================================================================================ 
Commit: 03e138ce65c266d25608a0bbc6bd28e1e35afdf2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 17:37:50 2021 -0800 
-------------------------------------------------------------------------------- 
Update SiPkg.dec for 4043

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
~$lease_Notes.docx

================================================================================ 
Commit: 5de288846afb4708f86fa646ac17290562b73b1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 17:10:32 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4043_00

Hsd-es-id: N/A
Original commit date: Wed Jan 20 11:10:47 2021 -0800
Change-Id: I28e528649b2b6475cb24b923527ed809a00c75c4
Original commit hash: 82e5f882942a0adbe7aeb1fbb01ab258863b38c9

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d89a247eb2afe4838f7956056b603a263bda00ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 17:10:28 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Wed Jan 20 10:33:17 2021 -0800
Change-Id: I571500ca6cbf9bbf396d8c88ed96b15337fa21d0
Original commit hash: abe220502d87889918a0253ec7ed702d34dca746

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 67fea3ed943cbd3754a5b1de325d70b9fd83c4e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 17:10:22 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jan 20 18:15:24 2021 +0000
Original commit date: Wed Jan 20 18:15:24 2021 +0000
Original commit hash: 685eba210566884d5b2a5b2d82a910e95ac2739b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 26bcc5d3d5e8370aae3adb5ade5341c66be96e72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 17:10:17 2021 -0800 
-------------------------------------------------------------------------------- 
Revert-ClientOneSiliconPkg/MemoryInit/Tgl:[TGL-H]unlimit the max freq for sagv point 2&3 on sagv freq table

This reverts commit 4e91c8d20cdbd38f8262de11cd1d8bceb45a331b.

Hsd-es-id: 14013388422
Original commit date: Wed Jan 20 08:07:52 2021 -0800
Change-Id: I9979d108bf3ca2af7e670d974724074120fa5000
Original commit hash: 1f067a53778c3d9f04006efcab7d172d39e15b02

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 82c925e6e5e43ba1c4bdfe06c75881416cf1b853 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 17:10:13 2021 -0800 
-------------------------------------------------------------------------------- 
TGL SH R0 - Need to increase Squelch pulse count in

Hsd-es-id: 22012169988
Original commit date: Tue Jan 19 12:39:51 2021 +0530
Change-Id: Ib86a52136a664f89e4d3f3d10f0a1368389c1b47
Original commit hash: ce70eb3cea973e5cbb36428d50ee64f74b2953a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuDmi/LibraryPrivate/PeiCpuDmiDekelInitLib/PeiCpuDmiDekelInitLib.c

================================================================================ 
Commit: 6aaca2b870d5a5c9ffb82190edcaee5c6e2b958c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 17:10:06 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4042_00

Hsd-es-id: N/A
Original commit date: Tue Jan 19 11:03:45 2021 -0800
Change-Id: I75d4bdc64fb59b9ff7099e8e9e035f861c865b5b
Original commit hash: c5c2ae8c127fe212670ed245ab34a76e6feca1dc

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d9c207e0950cbebe62fb542251311d0505f6d54b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 17:10:02 2021 -0800 
-------------------------------------------------------------------------------- 
BoardInitLib:  BIOS to include PEG60 PCIE PERST# delay option in BIOS menu

Move PEG60 PERST and PWREN GPIOs initialization to premem table

Hsd-es-id: 14013336867
Original commit date: Mon Jan 11 14:25:33 2021 -0800
Change-Id: Id37b88f73bb0ad38fc63297a4b8cd8f1e740098e
Original commit hash: 72071dade909c348e82879ce303fb8ec008448d2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/GpioTableTglHPreMem.h

================================================================================ 
Commit: fce6ad26009f8a0e737180651973716a7d6894b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 17:09:59 2021 -0800 
-------------------------------------------------------------------------------- 
[TGL_H][GC][R0][CONS][20H2]: SUT not booting to OS rather entering EFI shell after G3 with QXBP QDF part

Hsd-es-id: 1508683848
Original commit date: Mon Jan 18 14:51:52 2021 +0530
Change-Id: I883b0b5e8e260e33b234073d55c3e220181dcf31
Original commit hash: a555ed5093839acea0b14a658551eb4bba2763bd

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 292507488e196e28cb9f8024956124d3405ef40a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 17:09:55 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4041_00

Hsd-es-id: N/A
Original commit date: Mon Jan 18 11:02:41 2021 -0800
Change-Id: I29788250f68ad414c69d3a46a4ff2da1848e7d3c
Original commit hash: 9e4c890b392046c3173e2b4ed369839930fd0593

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 10f4a13f5103ca13f34e692c7521f57770f8af71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 17:09:52 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Mon Jan 18 10:34:21 2021 -0800
Change-Id: I94a4f0025e2927bd9d9f3911f120e92cb72369eb
Original commit hash: f2010a203cf048ab20845c74ee326cf84926106b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 1d6373ab6f4729601b06c997084456435b658174 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 17:09:48 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4037_00

Hsd-es-id: N/A
Original commit date: Sun Jan 17 11:03:10 2021 -0800
Change-Id: Ie9ac921b857d0036d31e2325bc9e1026a9d24af4
Original commit hash: 6937c11dd83fed9a6fd7cc33940ee0c1d65476fc

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: be1e78a196282b28d9fbe7ddf230e9973e0784b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 17:09:45 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun Jan 17 10:33:04 2021 -0800
Change-Id: Id3b92985df6990df55daf4af90653b28dfb970da
Original commit hash: 27a81150a8ba4ef37186c40de993d48d73319489

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: f9b2f1352d6e8d1e4552bfccd3a73489bd509408 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 17:09:42 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun Jan 17 10:02:49 2021 -0800
Change-Id: I0e2602ca8269610a410bff38ffd684061a2569ef
Original commit hash: ae1823f460a9229c49da8e4c7d3027efa95783d5

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: b65a95dc35b293a4e8ca06681a32f0f08cdad396 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 17:09:39 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4036_00

Hsd-es-id: N/A
Original commit date: Sat Jan 16 11:03:11 2021 -0800
Change-Id: I6435431ea1408af5c9795416bf321f90c9672cb8
Original commit hash: f532b25865599136a53d6e505ce4a331041bea8d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 08601568d5ebca3ce570170861a679f10919efeb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 17:09:35 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sat Jan 16 10:33:12 2021 -0800
Change-Id: Ic8b87d53af0dbf6d7e63647ea43f8122faaa5478
Original commit hash: 695582702ee52215bb45151c220f528ca5ab5256

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 7df7120aebbf92ce5d72127a95f5e72c62701317 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 17:09:32 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4035_01

Hsd-es-id: N/A
Original commit date: Fri Jan 15 16:01:55 2021 -0800
Change-Id: Ie8e056219fdc5e38dfe54917d5fcb3e420bff9e4
Original commit hash: b6f08a8a701cdb20df5b4edf2009e7d935b4cbc9

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a22d48ea3a90ac286a5edb479563adfb75735153 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 17:09:28 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Fri Jan 15 15:15:45 2021 -0800
Change-Id: I99c25e1a9ea8c5cee60f727d5484d26221deec49
Original commit hash: 41569e8ad32240bef2cc2b48541cd0f53b4c2077

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: cb73413a0d37534823a727c6a984565f66391382 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 17:09:25 2021 -0800 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update MrcVersion.h and ReleaseNotes to 1.0.18.0

Updating MrcVersion.h and ReleaseNotes

Original commit date: Fri Jan 15 09:44:58 2021 +0800
Change-Id: Ibb2bf5facc364ae5e23d9cac8879e1c3dbb0ae2e
Original commit hash: ed1ad5c757267cb8bbb40de4367ac78d359953c7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 53030d2405e76e04bf25ff7cf2b88ca950ef1cc3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 17:09:21 2021 -0800 
-------------------------------------------------------------------------------- 
TigerLakePltSamplePKG: Fix build issue for fspapi build.

fspapi BIOS build include different headers, thus build failed.
change to fix the build failure.

Hsd-es-id: N/A
Original commit date: Fri Jan 15 12:26:30 2021 +0800
Change-Id: Id652679e83c1097e9217796af9db5cc322a2e5e8
Original commit hash: a11e66bc089dd0255c95993ef02e7d92e1ff56e1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 0189ed9ca8f8829c30e66ca2aa3cf0468e22b761 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 17:09:18 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL]Change maximum allowable tCL to 40 on SaSetup

[Issue/Feature Description]
on the Micron ODP 2R parts, the tCL may go up to 40, and cause a assert error

[Resolution]
Set maximum allowable tCL to 40 on SaSetup

[Impacted Platform]
  ALL TGL

Hsd-es-id: 22011866007
Original commit date: Mon Jan 11 13:55:15 2021 +0800
Change-Id: I0954e3aa6c09eac5f7cd0bb08f2cc38cd871ed3d
Original commit hash: 41d9aebded25987d45be72e3e774579075fcdae8

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 36802c0a98c6100b6f65fb9e89cabc878e31bda2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 17:09:14 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Jan 14 07:30:24 2021 +0000
Original commit date: Thu Jan 14 07:30:24 2021 +0000
Original commit hash: e370bd0440179587b9ae2e05ab27e0a4ffc72d45

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5128e6ca88af9d4e6d5e7637a4215521e275a094 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 17:09:08 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Jan 14 06:44:00 2021 +0000
Original commit date: Thu Jan 14 06:44:00 2021 +0000
Original commit hash: afb541c4ffe0ea0ed56d070beff93b781bd332ba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 090b6b185ba31847acdab2b878edc62118827585 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 17:09:05 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl:[TGL-H]unlimit the max freq for sagv point 2&3 on sagv freq table

[Issue/Feature Description]
    The maximum frequency supported cannot be adjusted through fuse due to sagv freq table limits it

[Resolution]
    set the max freq for sagv point 2&3 to f8400 on sagv freq table,
    let fuse determine its maximum allowable value.

[Impacted Platform]
TGL-H

Hsd-es-id: 22011782743
Original commit date: Fri Dec 4 11:38:45 2020 +0800
Change-Id: I63a6c3a2d2c94c3c64c56176d10ec1778fd3975a
Original commit hash: 4e91c8d20cdbd38f8262de11cd1d8bceb45a331b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 0cafcd5796621604c9ccf1c3e13a77d2ae74bc8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 17:09:01 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Jan 14 06:25:50 2021 +0000
Original commit date: Thu Jan 14 06:25:50 2021 +0000
Change-Id: Idec206a88b46fef8c4605af0ec55554415530ca1
Original commit hash: 0b5e503713b458bd8952200dd2b60dd9b10bbc96

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0ed6997b91ca9530015a1ea672845bc4c1605d30 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 17:08:58 2021 -0800 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/TGL: Only save timings for highest frequency

[Issue]
Bios Memory info, Memory Frequency mismatches with timing.

[Resolusion]
1, Memory Freq is Max freq of each Sagv points.
2, Timing is last Sagv point.
Sagv point3 is 2933G1, the frequence is lower than point2 3200G2.
thus memory freq is 3200, but timing is for 2933.

Only save timings for highest frequency

additional changes:
do not update DdrFreqLimit from saved data.
disable Sagv when userprofile really selected.

[Impact Platform]
TGL all

Hsd-es-id: 1508623957
Original commit date: Wed Dec 9 11:35:01 2020 +0800
Change-Id: If46bb62df0ee0270ecd53eeae1121440535b43fe
Original commit hash: 2cc362ce98cf74c896f65629900721e69eed33cd

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 7e27c16811a5cddffe0bc1fe48525c7a04fb625f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 17:08:54 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Jan 4 10:27:58 2021 +0800
Original commit date: Mon Jan 4 10:27:58 2021 +0800
Change-Id: I5c4d69f542c6d991e10f20dc1413a3699d5f8156
Original commit hash: 928e0c798bc9061a16ffc49163cd5cc3f0562402

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fdf3a65ca466b017a761b678480ed4ff2c6053bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 17:08:46 2021 -0800 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update MrcVersion.h and ReleaseNotes to 1.0.17.0

Updating MrcVersion.h and ReleaseNotes

Mon Jan 4 10:03:46 2021 +0800
Original commit date: Mon Jan 4 10:03:46 2021 +0800
Change-Id: Ic120bcbbb9a5cf742e7096dcf744eae73deef878
Original commit hash: c5344e50ddb65fa89f91f7d2a11876caea7a2edc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2507eb8c405b9e0cf39db14c276b1cd5177ceb30 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 17:08:35 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4035_00

Hsd-es-id: N/A
Original commit date: Fri Jan 15 11:04:15 2021 -0800
Change-Id: I8f9040a5a060563a46b91eee3fbbb97727fc4263
Original commit hash: b2dd9272ead0512ccb340284d3ac43d809e401a5

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 87837bcdca5742a7ce0bdd4cd96757916aa711fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 17:08:31 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Fri Jan 15 10:34:39 2021 -0800
Change-Id: I12890c9b4328b41b5f5976d368d5966790a098a1
Original commit hash: 3a02fc6d9c47feca6fe69a0a3ac0b2602c586b22

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: dd1fb32b9cb5337d3243b0b28f4e5372e070eed9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 17:08:27 2021 -0800 
-------------------------------------------------------------------------------- 
TigerLake R0 Unified (uCode+Punit) Patch 0x14

Hsd-es-id: 22012041448
Original commit date: Thu Jan 14 21:56:15 2021 -0800
Change-Id: I953690df587478cdee11a103a1c85b832286ae9c
Original commit hash: 41fb858efcdd09b5eb53aa68435b3b80b565ff04

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 5b403db9bb11df893a1ff3eeeedbe1af4cb6007b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 17:08:18 2021 -0800 
-------------------------------------------------------------------------------- 
[TGL-H] BIOS to configure Retimer FORCE_PWR GPIO low by default

Changing retimer GPIO from high to low.

Hsd-es-id: 22012065927
Original commit date: Thu Jan 14 15:46:42 2021 -0800
Change-Id: I4f7f44770d57614a3ee309ec2d7d43d37bc355f4
Original commit hash: 482ab52c113f99a9b7c2e38d2d512c674f5e88f6

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/GpioTableTglHPreMem.h

================================================================================ 
Commit: 1e3241a901cab0483460e1ed738b608112a69230 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 17:08:13 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4034_00

Hsd-es-id: N/A
Original commit date: Thu Jan 14 11:04:15 2021 -0800
Change-Id: I82a6123a53a0599cd1da419e1cce7a5e5f0faa81
Original commit hash: cae2f5a1b3bb8aedf9205e4ea413ebedfc8265a7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fb1c9e9c7611260ab14a42d7cc61c84c4647767d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 17:08:09 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Thu Jan 14 10:34:00 2021 -0800
Change-Id: I8d5dcb59b0032db83e8f6ebd19aadbe4006e7942
Original commit hash: fc83dcb4fd26099257e5be5eb196d718b1ac380e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: f8be1814bf23aba97db31a504c575b0ed3c3fd19 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 17:07:58 2021 -0800 
-------------------------------------------------------------------------------- 
TGL-[U/Y/H]: BIOS should check for LTSSM=L0 with HAED=1 and increase timeout to 100ms per rate change

ANFES - Remove GetCpuPcieDeviceInfo from SpeedChange API

Hsd-es-id: 14012885432
Original commit date: Thu Dec 17 23:14:13 2020 +0530
Change-Id: I9c5e55785d1e3fae1581251de3fbb947d594cc07
Original commit hash: ed3fc95fce708d7658c7957af3843a4836dae58e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuDmi/LibraryPrivate/PeiCpuDmiDekelInitLib/PeiCpuDmiDekelInitLib.c

================================================================================ 
Commit: 7a9a7ee51be3747d0e272a6f0046db2261a93a95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 17:07:52 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4033_00

Hsd-es-id: N/A
Original commit date: Wed Jan 13 11:42:54 2021 -0800
Change-Id: Ic1af2a326dfe903e7a0d9d4f3a0757881cc49514
Original commit hash: 7cd41641caa1855b785693dc8e00d7a3b2795f20

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 02a6236a9b59dda214fbcc3e3f72136d4a909342 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 17:07:47 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Wed Jan 13 11:05:09 2021 -0800
Change-Id: I0f25afce154662e20581434b9aef6c2a919e8a27
Original commit hash: a12688b9e136450504cb914a23cad7472e4d9ecd

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 9d4d5e27e1bd6c58a9da4eaaef7a1f848b0781db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 17:07:42 2021 -0800 
-------------------------------------------------------------------------------- 
[TGL]Provide the flexibility to defeature TC COLD when any USB2/3 device is attached.

Add new setup item to control TC cold support usb connect or not.

Hsd-es-id: 1508711656
Original commit date: Thu Jan 7 14:37:24 2021 +0800
Change-Id: Ic3c20eacf5cb95818f57ecfa61ddebe939edfaf6
Original commit hash: b42047c81b9b2c6919fbd85317f5646683a72f28

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Include/SetupVariable.h

================================================================================ 
Commit: 50d7b06f49ccc53497db594a479371a67311379c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 17:07:28 2021 -0800 
-------------------------------------------------------------------------------- 
Passing BIOS debug settings as the Debug token payload

1. Add CSME Get Token HECI command
2. Get Token and override debug policies in pre mem.
3. Reflect token overriden values in setup menu.

Hsd-es-id: 1508362457
Original commit date: Mon Sep 21 11:39:39 2020 +0800
Change-Id: Ibe0dfab70da70c73d9b0e3d2dc918ed05f74c7af
Original commit hash: 6b60974858fcaef9451cff9e07066b9d7101f835

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 602888bd4f46c5aa1333da5fc9b25ec8b81ce456 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 17:07:16 2021 -0800 
-------------------------------------------------------------------------------- 
Update to TigerLake C0 Unified (uCode+Punit) Patch 0x08
Update to TigerLake R0 Unified (uCode+Punit) Patch 0x12

Hsd-es-id: 22012013801, 22012005975
Original commit date: Tue Jan 12 10:31:26 2021 -0800
Change-Id: Ic761c1be1d4bd4fcd81c4bf22cdd87331f9d5855
Original commit hash: 77d405f3933ba91046291a2fb911d6303c51ad68

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 9fbbd687c9100901c26c34566157b60dcfaebb29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 17:07:11 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4032_00

Hsd-es-id: N/A
Original commit date: Tue Jan 12 11:02:48 2021 -0800
Change-Id: I5818517124535762c6b228dafd7e205d0ae4adfc
Original commit hash: 395cfa7a1d48be36b4900e1c3a116678d74b6886

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f2250cfa260a2238fa0da66e8d9c99fa4358aa7c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 17:07:08 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Tue Jan 12 10:37:15 2021 -0800
Change-Id: I2a9a7560b0e1d0785d43795fbc037ab55f501f17
Original commit hash: b33db9b5c695e33933fb7d72f23e37c1e55da243

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 0ba98c97e154c470dfec2bf55a87675df3f07ede 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 17:07:03 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4031_00

Hsd-es-id: N/A
Original commit date: Mon Jan 11 11:03:28 2021 -0800
Change-Id: Ic647fbd29de790fa3d7caeb8d202650c3f15db75
Original commit hash: 9894958eb70d660a60fc1b21055975f8961763e2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: dfefc97e9d91aa92721dc20177c1c1d3c5ac8caa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 17:06:58 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Mon Jan 11 10:35:29 2021 -0800
Change-Id: I9c4d71d566d665e8b337670a55b479c844886840
Original commit hash: 5215c4aba3bd5c7421f80b96295a09ba6ad1d52c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: a17c1565a43989f48b293175ad7429b746d2f89f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 17:06:55 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4027_00

Hsd-es-id: N/A
Original commit date: Sun Jan 10 11:03:21 2021 -0800
Change-Id: Icca42ce56f792e6fa89bc181992ed119e0eaa8ab
Original commit hash: 1358b31d5677d591d6a900561762e0d87c39f1ab

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 13808507e785fec45758bacf5bd6cb70eb6ec852 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 17:06:52 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun Jan 10 10:34:05 2021 -0800
Change-Id: I58345eaf018385d5093d8c9cd323f97afcb11ae4
Original commit hash: 8a2abf1d640fbfe3a54ae1ed17a7a778fe994285

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 45c5dfd0226d0d7286cb778229069f6eb9d8524d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 17:06:48 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun Jan 10 10:04:42 2021 -0800
Change-Id: I2f8d6550423a1dd39c99356d7ba32a0ab26ab231
Original commit hash: 566f9bffe2d8694b356ed8ea961d247c18ff8660

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 428f37771f060677e3b0e7dbe31e452e2bb32337 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 17:06:44 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4026_00

Hsd-es-id: N/A
Original commit date: Sat Jan 9 11:03:17 2021 -0800
Change-Id: I351e5fb0b8e50f8adfb2d52524c790233ba83be8
Original commit hash: 6de5691e09bdef4047bce7822adbaad133aa2590

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 280cb7ca7ba9f0439dc53d5ac35610de7cab71f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 17:06:40 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sat Jan 9 10:34:23 2021 -0800
Change-Id: Ie152effa6b5b6d11cc8ae5fed5c585e41f666f39
Original commit hash: 48bb5da80f10e97c4c510c933bbf0df3037d814b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 3411eace525ca5c11fe19a1c713894b4056e1838 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 17:06:36 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4025_00

Hsd-es-id: N/A
Original commit date: Fri Jan 8 11:05:32 2021 -0800
Change-Id: I9c942e6b6b914b9c5d2e0e002691352d7b4e90cb
Original commit hash: 37238ecf36f2023931f5931827b349cad420bbbe

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1105a3ac601110c404e9f2d9624040210595351e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 17:06:32 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Fri Jan 8 10:33:41 2021 -0800
Change-Id: I3a21e03ef01fe5fb5e89f9f58d2074f464866341
Original commit hash: 95121d7f58071bf670e4d7adc62c02b6457ad36a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 1bea09eb6d2f75e41e080569524261bf0215681b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 17:06:26 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg, TigerLakeBoardPkg, TigerLakePlatSamplePkg: Utilize Extended BIOS Region feature

This commit implements sample usage of Extended BIOS Region
in ClientOneSiliconPkg, PlatSamplePkg and BoardPkg.

In ClientOneSiliconPkg:
- Implements PPI at PeiSpiExtendedDecodeLib to signal the extended BIOS
  decode readiness (gExtendedBiosDecodeReadyPpiGuid) for platform code
  to consume and to map code there. Without the PPI, BoardPkg which tries
  to install firmware volumes to the memory mapped region would fail on
  firmware volume installation there before Exteneded BIOS Decode is
  initialized.
- This patch supports FSP dispatch mode only.

In PlatSamplePkg and BoardPkg:
- A PCD, gPlatformModuleTokenSpaceGuid.PcdExtendedBiosRegionSupport,
  and a build environment variable, EXTENDEDREGION_BUILD, are introduced
  and set by a build option, "extended", so a BIOS rom image leveraging
  Extended BIOS Region feature is built accordingly. The two settings
  are used as a master switch to turn on/off the sample usage of
  Extended BIOS Region in platform code side.
  All the changes by this commit in PlatSamplePkg and BoardPkg are
  implemented along with the settings.
- A dedicated flashmap FDF, FlashMapIncludeExtended_autogen.fdf, is
  automatically generated by a new script, GenFlashmap.py, based on
  a default flashmap FDF file.
  Example, no build option other than "extended" let the script generate
  FlashMapIncludeExtended_autogen.fdf based on FlashMapInclude.fdf.
  If specifying build options "res" with "extended" together,
  the script generates FlashMapIncludeExtended_autogen.fdf based on
  FlashMapIncludeRes.fdf.
  The script refers FlashMapIncludeExtended.fdf.template which supports
  firmware volumes being mapped to Extended BIOS Region. The script
  adds them to FlashMapIncludeExtended_autogen.fdf.
- Three new macros with prefix "EXTENDED_REGION_" are added in the new
  flashmap template FDF. They are referenced by build files on build time.
- Two PCDs, PcdFlashExtendRegionOffset and PcdFlashExtendRegionSizeInUse,
  are introduced in BoardModule token space. Both of them are FixedAtBuild
  type and set in the new flashmap template FDF. They are referenced by
  platform code to find the base address and the size of the region in SPI
  linear address space which is mapped to Extended BIOS Region in memory.
  This commit references them to initialize SPI flash region for FPRR
  protection and for BiosGuard. They are also referenced by
  DxeSpiFlashCommonLib and SmmSpiFlashCommonLib to pass right offset
  addresses to SPI protocol. Otherwise variable read/write operation fails.
- Setup variable, ExtendedBiosDecodeRangeEnable, is changed to TRUE
  by default for the Extended BIOS Region supported build.
  If users boot up the Extended BIOS Region supported image and turn off
  ExtendedBiosDecodeRangeEnable through BIOS Setup option, the following
  firmware volume installation doesn't happen on the next boot so sample
  drivers in there don't run accordingly, still booting to OS.
  See below.
- Two new firmware volumes, FvExtendedPostMemory and FvExtendedAdvanced,
  are introdued. PeiReportFvLib installs those firmware volumes to
  Extended BIOS Region in memory by callback upon the Extended BIOS
  decode readiness PPI which is serviced by ClientOneSiliconPkg.

Sample drivers in PlatSamplePkg:
- ValidateExtendedBiosRegionPostMem and ValidateExtendedBiosRegionDxe
  are introduced as sample drivers.
  ValidateExtendedBiosRegionPostMem resides in FvExtendedPostMemory,
  ValidateExtendedBiosRegionDxe resides in FvExtendedAdvanced.
  Each driver purposes Extended BIOS Region feature validation.
- They output to debug log the GUIDs of the firmware volumes where they
  themselves actually reside, and do nothing else. PeiReportFvLib also
  outputs the information of the firmware volume being installed.
  This implementation intends to validate Extended  BIOS Region feature.
  All those output information should match and make sense.

- This commit adds new Simics IFWI image which supports 17MB BIOS region.

Hsd-es-id: 14012501479
Original commit date: Wed Sep 16 14:35:26 2020 -0700
Change-Id: I8ecbe41d9177ab330a304fbab21255251fa37e72
Original commit hash: 8a82ad2eb4e1ab2bae2ffd8e7cfcee6aa45fa268

-------------------------------------------------------------------------------- 
[Changed Files]
Release_Notes.docx
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakePlatSamplePkg/Setup/Setup.inf
~$lease_Notes.docx

================================================================================ 
Commit: 95891c1b52d978068f4dffc14f55da8be6a08a0e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:40:00 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jan 20 18:15:24 2021 +0000
Original commit date: Wed Jan 20 18:15:24 2021 +0000
Original commit hash: 685eba210566884d5b2a5b2d82a910e95ac2739b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9043e47ac014c60d56b65bd4398122aa29426fe4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:39:43 2021 -0800 
-------------------------------------------------------------------------------- 
Revert-ClientOneSiliconPkg/MemoryInit/Tgl:[TGL-H]unlimit the max freq for sagv point 2&3 on sagv freq table

This reverts commit 4e91c8d20cdbd38f8262de11cd1d8bceb45a331b.

Hsd-es-id: 14013388422
Original commit date: Wed Jan 20 08:07:52 2021 -0800
Change-Id: I9979d108bf3ca2af7e670d974724074120fa5000
Original commit hash: 1f067a53778c3d9f04006efcab7d172d39e15b02

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 97a4834c23242a3da2f8204fc5f1257f341b5163 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:39:31 2021 -0800 
-------------------------------------------------------------------------------- 
TGL SH R0 - Need to increase Squelch pulse count in

Hsd-es-id: 22012169988
Original commit date: Tue Jan 19 12:39:51 2021 +0530
Change-Id: Ib86a52136a664f89e4d3f3d10f0a1368389c1b47
Original commit hash: ce70eb3cea973e5cbb36428d50ee64f74b2953a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuDmi/LibraryPrivate/PeiCpuDmiDekelInitLib/PeiCpuDmiDekelInitLib.c
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c

================================================================================ 
Commit: 62d00ccb57b3e95bd77dd89d5b8e64cb74bae7d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:39:20 2021 -0800 
-------------------------------------------------------------------------------- 
DMI mismatch based on latest BWG

Hsd-es-id: 16012482365
Original commit date: Fri Jan 8 19:40:11 2021 +0530
Change-Id: If4f7b8001221fb8c742fe6c439943459036f8d4d
Original commit hash: c8075ae01bea65c11499affe66cf55074a21eff0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PchDmi15Regs.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c
TigerLakeFspPkg/Upd/FspmUpd.dsc

================================================================================ 
Commit: b95c4d78a928c91de496a45dcf58fed433fa2156 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:39:08 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4042_00

Hsd-es-id: N/A
Original commit date: Tue Jan 19 11:03:45 2021 -0800
Change-Id: I75d4bdc64fb59b9ff7099e8e9e035f861c865b5b
Original commit hash: c5c2ae8c127fe212670ed245ab34a76e6feca1dc

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 81017368dbbd3f793c50e93384587087c29ac040 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:38:57 2021 -0800 
-------------------------------------------------------------------------------- 
BoardInitLib:  BIOS to include PEG60 PCIE PERST# delay option in BIOS menu

Move PEG60 PERST and PWREN GPIOs initialization to premem table

Hsd-es-id: 14013336867
Original commit date: Mon Jan 11 14:25:33 2021 -0800
Change-Id: Id37b88f73bb0ad38fc63297a4b8cd8f1e740098e
Original commit hash: 72071dade909c348e82879ce303fb8ec008448d2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/GpioTableTglHPostMem.h
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/GpioTableTglHPreMem.h

================================================================================ 
Commit: 83ad090f933c9015f07fad71d0d3d6669e213de1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:38:45 2021 -0800 
-------------------------------------------------------------------------------- 
[TGL_H][GC][R0][CONS][20H2]: SUT not booting to OS rather entering EFI shell after G3 with QXBP QDF part

Hsd-es-id: 1508683848
Original commit date: Mon Jan 18 14:51:52 2021 +0530
Change-Id: I883b0b5e8e260e33b234073d55c3e220181dcf31
Original commit hash: a555ed5093839acea0b14a658551eb4bba2763bd

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 43ba401d5a37cb67ca6f29e8a9fa1bc50d169afc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:38:32 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4041_00

Hsd-es-id: N/A
Original commit date: Mon Jan 18 11:02:41 2021 -0800
Change-Id: I29788250f68ad414c69d3a46a4ff2da1848e7d3c
Original commit hash: 9e4c890b392046c3173e2b4ed369839930fd0593

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ddffb5033399d8f35beeb99449052e55edafb6c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:38:20 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Mon Jan 18 10:34:21 2021 -0800
Change-Id: I94a4f0025e2927bd9d9f3911f120e92cb72369eb
Original commit hash: f2010a203cf048ab20845c74ee326cf84926106b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: bd0319417e85a1456c7a4638211fc99a37e175a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:38:05 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4037_00

Hsd-es-id: N/A
Original commit date: Sun Jan 17 11:03:10 2021 -0800
Change-Id: Ie9ac921b857d0036d31e2325bc9e1026a9d24af4
Original commit hash: 6937c11dd83fed9a6fd7cc33940ee0c1d65476fc

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 744b499e22a749be101de1505dabba1ff4766ba9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:37:49 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun Jan 17 10:33:04 2021 -0800
Change-Id: Id3b92985df6990df55daf4af90653b28dfb970da
Original commit hash: 27a81150a8ba4ef37186c40de993d48d73319489

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: a9a02da805837c61033f778a8dce83a8c078c296 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:37:32 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun Jan 17 10:02:49 2021 -0800
Change-Id: I0e2602ca8269610a410bff38ffd684061a2569ef
Original commit hash: ae1823f460a9229c49da8e4c7d3027efa95783d5

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 3e0132ade494175d278a1d5a45ac7d2a6fd9c7bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:37:16 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4036_00

Hsd-es-id: N/A
Original commit date: Sat Jan 16 11:03:11 2021 -0800
Change-Id: I6435431ea1408af5c9795416bf321f90c9672cb8
Original commit hash: f532b25865599136a53d6e505ce4a331041bea8d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 27ebdd60478a1d57dca5739b36f8a0057d4de383 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:36:57 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sat Jan 16 10:33:12 2021 -0800
Change-Id: Ic8b87d53af0dbf6d7e63647ea43f8122faaa5478
Original commit hash: 695582702ee52215bb45151c220f528ca5ab5256

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 5edefc263adc7c3498ceff23a2891071cc28ddd5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:36:42 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4035_01

Hsd-es-id: N/A
Original commit date: Fri Jan 15 16:01:55 2021 -0800
Change-Id: Ie8e056219fdc5e38dfe54917d5fcb3e420bff9e4
Original commit hash: b6f08a8a701cdb20df5b4edf2009e7d935b4cbc9

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9f01a78cc44803056774d3a7fe0ebff50480a26d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:36:25 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Fri Jan 15 15:15:45 2021 -0800
Change-Id: I99c25e1a9ea8c5cee60f727d5484d26221deec49
Original commit hash: 41569e8ad32240bef2cc2b48541cd0f53b4c2077

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: be5139184d292013aa9c8cdbff6363fa3d77cdeb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:36:08 2021 -0800 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update MrcVersion.h and ReleaseNotes to 1.0.18.0

Updating MrcVersion.h and ReleaseNotes

Original commit date: Fri Jan 15 09:44:58 2021 +0800
Change-Id: Ibb2bf5facc364ae5e23d9cac8879e1c3dbb0ae2e
Original commit hash: ed1ad5c757267cb8bbb40de4367ac78d359953c7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d89a21f150b02ad56d8ce1c5a41a999cbe8d7aae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:35:57 2021 -0800 
-------------------------------------------------------------------------------- 
TigerLakePltSamplePKG: Fix build issue for fspapi build.

fspapi BIOS build include different headers, thus build failed.
change to fix the build failure.

Hsd-es-id: N/A
Original commit date: Fri Jan 15 12:26:30 2021 +0800
Change-Id: Id652679e83c1097e9217796af9db5cc322a2e5e8
Original commit hash: a11e66bc089dd0255c95993ef02e7d92e1ff56e1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 1de885def8049cda6fc23710a562ee989abf7e39 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:35:49 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL]Change maximum allowable tCL to 40 on SaSetup

[Issue/Feature Description]
on the Micron ODP 2R parts, the tCL may go up to 40, and cause a assert error

[Resolution]
Set maximum allowable tCL to 40 on SaSetup

[Impacted Platform]
  ALL TGL

Hsd-es-id: 22011866007
Original commit date: Mon Jan 11 13:55:15 2021 +0800
Change-Id: I0954e3aa6c09eac5f7cd0bb08f2cc38cd871ed3d
Original commit hash: 41d9aebded25987d45be72e3e774579075fcdae8

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 6ec038a0808803e8e0a2ba47d5a9a018811d56c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:35:40 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Jan 14 07:30:24 2021 +0000
Original commit date: Thu Jan 14 07:30:24 2021 +0000
Original commit hash: e370bd0440179587b9ae2e05ab27e0a4ffc72d45

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 803e41b31cda558242478ee033298cea1b502a4f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:35:32 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL-H]set SAGVFastBwDisable to 1 for 2dpc

[Issue Description]
  [TGLH][R0][MMEX] Byte3 corruption when running memtest + SAGV toggling with DFX mode

[Changes]
  set SAGVFastBwDisable to 1 for 2dpc to fix this issue

[Impacted Platform]
  TGL-H only

Hsd-es-id: 1508721417
Original commit date: Mon Jan 11 14:45:28 2021 +0800
Change-Id: I1ef34f410618d8368db279ecf931279839ee416e
Original commit hash: 4be359577bd5be1e9f89fdfc6634eea93ec6f67d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 0e6d03aaed1d2180f09542f16d969c8fc84e7d58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:35:24 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Jan 14 06:44:00 2021 +0000
Original commit date: Thu Jan 14 06:44:00 2021 +0000
Original commit hash: afb541c4ffe0ea0ed56d070beff93b781bd332ba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8511573ae24241326576cbbf2e7ca66faa4a62fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:35:16 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl:[TGL-H]unlimit the max freq for sagv point 2&3 on sagv freq table

[Issue/Feature Description]
    The maximum frequency supported cannot be adjusted through fuse due to sagv freq table limits it

[Resolution]
    set the max freq for sagv point 2&3 to f8400 on sagv freq table,
    let fuse determine its maximum allowable value.

[Impacted Platform]
TGL-H

Hsd-es-id: 22011782743
Original commit date: Fri Dec 4 11:38:45 2020 +0800
Change-Id: I63a6c3a2d2c94c3c64c56176d10ec1778fd3975a
Original commit hash: 4e91c8d20cdbd38f8262de11cd1d8bceb45a331b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 2e14d817ea6d515f53f6f485c34deb4a3ceb24ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:35:08 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Jan 14 06:25:50 2021 +0000
Original commit date: Thu Jan 14 06:25:50 2021 +0000
Change-Id: Idec206a88b46fef8c4605af0ec55554415530ca1
Original commit hash: 0b5e503713b458bd8952200dd2b60dd9b10bbc96

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 538b629f06555fe685203fe804242096f4895481 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:35:00 2021 -0800 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/TGL: Only save timings for highest frequency

[Issue]
Bios Memory info, Memory Frequency mismatches with timing.

[Resolusion]
1, Memory Freq is Max freq of each Sagv points.
2, Timing is last Sagv point.
Sagv point3 is 2933G1, the frequence is lower than point2 3200G2.
thus memory freq is 3200, but timing is for 2933.

Only save timings for highest frequency

additional changes:
do not update DdrFreqLimit from saved data.
disable Sagv when userprofile really selected.

[Impact Platform]
TGL all

Hsd-es-id: 1508623957
Original commit date: Wed Dec 9 11:35:01 2020 +0800
Change-Id: If46bb62df0ee0270ecd53eeae1121440535b43fe
Original commit hash: 2cc362ce98cf74c896f65629900721e69eed33cd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
TigerLakePlatSamplePkg/Features/OverClocking/OverClockInit/DxeOverClock.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 9bad7d257252a60ef56f59a40872b983ba06fa38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:34:50 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Jan 4 10:27:58 2021 +0800
Original commit date: Mon Jan 4 10:27:58 2021 +0800
Change-Id: I5c4d69f542c6d991e10f20dc1413a3699d5f8156
Original commit hash: 928e0c798bc9061a16ffc49163cd5cc3f0562402

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 07b8f5e0959f60b9987f12e8f27181b6d41c9089 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:34:41 2021 -0800 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: Update uCode for miniBios

P0: 4c --> 50
R0: 08 --> 0e
C0: 04 (new)

Hsd-es-id: N/A
Original commit date: Mon Jan 4 10:17:19 2021 +0800
Change-Id: I49ea95a241e75158807290f67c92d03449c9ef0f
Original commit hash: edc201066c41ecaddd4584bbe4597344f24df5d1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/SRC32/crcsetup.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_c2_806c2_00000004.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_c2_806d0_0000004c.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_c2_806d0_00000050.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_c2_806d1_00000008.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_c2_806d1_0000000e.inc

================================================================================ 
Commit: beddcc600100c81205f80c3b85ad998f1c3855b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:34:29 2021 -0800 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update MrcVersion.h and ReleaseNotes to 1.0.17.0

Updating MrcVersion.h and ReleaseNotes

Mon Jan 4 10:03:46 2021 +0800
Original commit date: Mon Jan 4 10:03:46 2021 +0800
Change-Id: Ic120bcbbb9a5cf742e7096dcf744eae73deef878
Original commit hash: c5344e50ddb65fa89f91f7d2a11876caea7a2edc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ea905fb0f92db6569f2e6cf49cea01d7ea506581 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:34:20 2021 -0800 
-------------------------------------------------------------------------------- 
BoardInitLib:  DP-IN display is not enumerating

PreMem GPIO tables were not assigned for CFG3 board

Hsd-es-id: 16012432783
Original commit date: Wed Jan 13 20:26:32 2021 -0800
Change-Id: I4879c070556bf9e54c263d45bc00fd9e0649bc7f
Original commit hash: 61de98b75e253c8fcca1d95aff564de887210a02

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c

================================================================================ 
Commit: ff272cd71f1dc4310713c027095357aa08828484 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:34:10 2021 -0800 
-------------------------------------------------------------------------------- 
[TGLH][TGP-H][OC] BIOS warm reset BCLK fix for TGL-H R-stepping

TGL-H r-step has a pcode change that cleans up a bug w/ the OCMB BCLK flow (command 0x24 previously returned 8MHz instead of 0 for no configuration).
BIOS was relying on this for the warm reset BCLK flow. This change request is to get approval to change the constant from 8MHz (P0 bug) to 0 (R0/R1 correct behavior).

Hsd-es-id: 22012070592
Original commit date: Mon Jan 11 21:15:34 2021 -0800
Change-Id: I8e167307c2963320e4e110c215f34c963c692505
Original commit hash: e1adee6800fb3f60f320bebbbdc2b765358bd0cb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/Library/PeiOcLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
TigerLakePlatSamplePkg/Setup/OverClockSetup.c
TigerLakePlatSamplePkg/Setup/OverClockSetup.hfr

================================================================================ 
Commit: 51916df19a3f4a95262161ffc4020bd7f3416884 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:34:01 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4035_00

Hsd-es-id: N/A
Original commit date: Fri Jan 15 11:04:15 2021 -0800
Change-Id: I8f9040a5a060563a46b91eee3fbbb97727fc4263
Original commit hash: b2dd9272ead0512ccb340284d3ac43d809e401a5

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 778679ac6ac576c73ff86b9f2f4ce2a82db53a0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:33:53 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Fri Jan 15 10:34:39 2021 -0800
Change-Id: I12890c9b4328b41b5f5976d368d5966790a098a1
Original commit hash: 3a02fc6d9c47feca6fe69a0a3ac0b2602c586b22

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 349b575ad42d5c99fd1e314e216fee075fdf25db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:33:46 2021 -0800 
-------------------------------------------------------------------------------- 
TigerLake R0 Unified (uCode+Punit) Patch 0x14

Hsd-es-id: 22012041448
Original commit date: Thu Jan 14 21:56:15 2021 -0800
Change-Id: I953690df587478cdee11a103a1c85b832286ae9c
Original commit hash: 41fb858efcdd09b5eb53aa68435b3b80b565ff04

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: f96d21f046d35fac699ab5367d577794727c3156 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:33:38 2021 -0800 
-------------------------------------------------------------------------------- 
[TGL][C1S] PeiTelemetryPolicyLib.h ifdef copy/paste error

Using the same definitions in the front of 2 header files.
Change one of TELEMETRY_PEI_PRIVATE_LIB_H_ to TELEMETRY_PEI_POLICY_LIB_H_.

Hsd-es-id: 22012009177
Original commit date: Tue Jan 12 14:57:30 2021 +0800
Change-Id: I0585c12b7791ccdc9e6c7eccc92c331cb1cce57d
Original commit hash: 6f94e00411c5cd38420825cf11229a230347185b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Telemetry/IncludePrivate/Library/PeiTelemetryPolicyLib.h

================================================================================ 
Commit: a3f1f827d3a8c76e81df6728ca5ffa2d7de2f886 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:33:31 2021 -0800 
-------------------------------------------------------------------------------- 
[TGL-H] BIOS to configure Retimer FORCE_PWR GPIO low by default

Changing retimer GPIO from high to low.

Hsd-es-id: 22012065927
Original commit date: Thu Jan 14 15:46:42 2021 -0800
Change-Id: I4f7f44770d57614a3ee309ec2d7d43d37bc355f4
Original commit hash: 482ab52c113f99a9b7c2e38d2d512c674f5e88f6

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/GpioTableTglHPreMem.h

================================================================================ 
Commit: 44546ca8caa6b3d03264de65de0b9be06b4ba5a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:33:24 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4034_00

Hsd-es-id: N/A
Original commit date: Thu Jan 14 11:04:15 2021 -0800
Change-Id: I82a6123a53a0599cd1da419e1cce7a5e5f0faa81
Original commit hash: cae2f5a1b3bb8aedf9205e4ea413ebedfc8265a7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2c7e8a5333dde9194037b650f661c6e743d044f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:33:16 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Thu Jan 14 10:34:00 2021 -0800
Change-Id: I8d5dcb59b0032db83e8f6ebd19aadbe4006e7942
Original commit hash: fc83dcb4fd26099257e5be5eb196d718b1ac380e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: e9a8d37c8a0634499bdfbc650512bfde2df9de4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:32:56 2021 -0800 
-------------------------------------------------------------------------------- 
TGL-[U/Y/H]: BIOS should check for LTSSM=L0 with HAED=1 and increase timeout to 100ms per rate change

ANFES - Remove GetCpuPcieDeviceInfo from SpeedChange API

Hsd-es-id: 14012885432
Original commit date: Thu Dec 17 23:14:13 2020 +0530
Change-Id: I9c5e55785d1e3fae1581251de3fbb947d594cc07
Original commit hash: ed3fc95fce708d7658c7957af3843a4836dae58e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuDmi/LibraryPrivate/PeiCpuDmiDekelInitLib/PeiCpuDmiDekelInitLib.c
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 713c59df04b092a725e3b44b80d18d1cb980a687 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:32:47 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4033_00

Hsd-es-id: N/A
Original commit date: Wed Jan 13 11:42:54 2021 -0800
Change-Id: Ic1af2a326dfe903e7a0d9d4f3a0757881cc49514
Original commit hash: 7cd41641caa1855b785693dc8e00d7a3b2795f20

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bf009c8f71a975d3261f68a1ee78df0755279434 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:32:40 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Wed Jan 13 11:05:09 2021 -0800
Change-Id: I0f25afce154662e20581434b9aef6c2a919e8a27
Original commit hash: a12688b9e136450504cb914a23cad7472e4d9ecd

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 1357b028c0196c39999bc65175eda0a27824baab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:32:32 2021 -0800 
-------------------------------------------------------------------------------- 
[TGL]Provide the flexibility to defeature TC COLD when any USB2/3 device is attached.

Add new setup item to control TC cold support usb connect or not.

Hsd-es-id: 1508711656
Original commit date: Thu Jan 7 14:37:24 2021 +0800
Change-Id: Ic3c20eacf5cb95818f57ecfa61ddebe939edfaf6
Original commit hash: b42047c81b9b2c6919fbd85317f5646683a72f28

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/IomRegs.h
ClientOneSiliconPkg/Include/ConfigBlock/Tcss/TcssPeiConfig.h
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr
TigerLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 4ef0be3350360a1a7ea8490bef935a7c8470058d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:32:21 2021 -0800 
-------------------------------------------------------------------------------- 
Boot with eDebug mode enabled takes 30 seconds for OS to boot and no boot at all with debug bios.

Added missing code, which installs EDebugHob

Hsd-es-id: 18013625167
Original commit date: Mon Nov 23 11:33:58 2020 +0100
Change-Id: I022f2a96fd44ac1cce9c876aa5feaa0ac1ead242
Original commit hash: ad13836393cddd97f333b9f076d973d0c500d9f2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/PeiMeEnhancedDebugLib.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PchMeUma.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PeiMeUmaLib.inf

================================================================================ 
Commit: 62320758b93ce44840985556c09fea995cf8ec60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:32:12 2021 -0800 
-------------------------------------------------------------------------------- 
CSME reset in MeFwDowngrade driver should use grt->resetsystem to request global reset.

Use pre-existing hook rather than direct call to global reset Heci API.

Hsd-es-id: 22011762897
Original commit date: Mon Dec 21 13:27:18 2020 +0100
Change-Id: I39e7d7c67ddad78116f2bd6b35f9e07667358e1d
Original commit hash: 0fe7bf179f0c077d67c365a4b175aa3093536245

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/MeFwDowngrade/Dxe/MeFwDowngrade.c
ClientOneSiliconPkg/IpBlock/Me/MeFwDowngrade/Dxe/MeFwDowngrade.inf

================================================================================ 
Commit: 6ea2f841beb7264677702a55d27f5ba937146ece 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:32:01 2021 -0800 
-------------------------------------------------------------------------------- 
Passing BIOS debug settings as the Debug token payload

1. Add CSME Get Token HECI command
2. Get Token and override debug policies in pre mem.
3. Reflect token overriden values in setup menu.

Hsd-es-id: 1508362457
Original commit date: Mon Sep 21 11:39:39 2020 +0800
Change-Id: Ibe0dfab70da70c73d9b0e3d2dc918ed05f74c7af
Original commit hash: 6b60974858fcaef9451cff9e07066b9d7101f835

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/BupMsgs.h
ClientOneSiliconPkg/Include/DebugTokenDataHob.h
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLib.c
ClientOneSiliconPkg/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLib.inf
ClientOneSiliconPkg/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLibPreMem.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.c
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Setup/Advanced.vfr
TigerLakePlatSamplePkg/Setup/DebugSetup.c
TigerLakePlatSamplePkg/Setup/DebugSetup.hfr
TigerLakePlatSamplePkg/Setup/DebugSetup.uni
TigerLakePlatSamplePkg/Setup/HiiConfigAccess.c
TigerLakePlatSamplePkg/Setup/Setup.c
TigerLakePlatSamplePkg/Setup/Setup.inf
TigerLakePlatSamplePkg/Setup/SetupId.h
TigerLakePlatSamplePkg/Setup/SetupPrivate.h

================================================================================ 
Commit: 2c79bc454b455ca4a12c951265dbcf93dd43b0ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:31:46 2021 -0800 
-------------------------------------------------------------------------------- 
C1S/DxeSaPolicyLib: Failed to boot Special_Pool Bios due to incorrect size of malloc

[Issue]
SUT is Hanging at PC 004F with latest Special_Pool Debug/Release Bios v4017_00_820
Page fault happens during MemoryDxeConfig initial.

[Resolution]
Fix pointer array memory allocation

[Impact platform]
All TGL

Hsd-es-id: 16012393221
Original commit date: Fri Jan 8 12:41:48 2021 +0800
Change-Id: I22efa46f42641a3335cb51748c0cee6479ee2067
Original commit hash: 048a30b52d3c968f86c7e17d4070ef72ce4ae6c3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeSaPolicyLib.c

================================================================================ 
Commit: ff27d3885da1ed7b277a03c938b6ff60c5161c5c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:31:37 2021 -0800 
-------------------------------------------------------------------------------- 
AcpiTable: BSOD DRIVER_POWER_STATE_FAILURE(9f) seen during CS cycling pointing to UsbHub3.sys

ModPhy SUS power gating is not POR for TGPH

[internal-only]:

Hsd-es-id: 14013128241
Original commit date: Tue Dec 15 14:02:25 2020 -0800
Change-Id: I9a4e498c4b984ea3ae37d5a77d1106d37c74b267
Original commit hash: 514c48649e07377ef8904a1c9b2b32a56aafcff8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl

================================================================================ 
Commit: 5f565bfcf0edd2c62fe292783ad24f8c7684b6cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:31:29 2021 -0800 
-------------------------------------------------------------------------------- 
Update to TigerLake C0 Unified (uCode+Punit) Patch 0x08
Update to TigerLake R0 Unified (uCode+Punit) Patch 0x12

Hsd-es-id: 22012013801, 22012005975
Original commit date: Tue Jan 12 10:31:26 2021 -0800
Change-Id: Ic761c1be1d4bd4fcd81c4bf22cdd87331f9d5855
Original commit hash: 77d405f3933ba91046291a2fb911d6303c51ad68

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 86ba7cbcce0dc982e8f30f66c609b143e67bc358 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:31:21 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4032_00

Hsd-es-id: N/A
Original commit date: Tue Jan 12 11:02:48 2021 -0800
Change-Id: I5818517124535762c6b228dafd7e205d0ae4adfc
Original commit hash: 395cfa7a1d48be36b4900e1c3a116678d74b6886

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 72eb7b957bf8443d31b8abedec797f0767cd02cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:31:10 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Tue Jan 12 10:37:15 2021 -0800
Change-Id: I2a9a7560b0e1d0785d43795fbc037ab55f501f17
Original commit hash: b33db9b5c695e33933fb7d72f23e37c1e55da243

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: c5c7d0167b3d9e64cb71afb16328768a856d4f3c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:31:01 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4031_00

Hsd-es-id: N/A
Original commit date: Mon Jan 11 11:03:28 2021 -0800
Change-Id: Ic647fbd29de790fa3d7caeb8d202650c3f15db75
Original commit hash: 9894958eb70d660a60fc1b21055975f8961763e2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 669eacd47d526526354245d4b70c7c5860c88997 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:30:50 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Mon Jan 11 10:35:29 2021 -0800
Change-Id: I9c4d71d566d665e8b337670a55b479c844886840
Original commit hash: 5215c4aba3bd5c7421f80b96295a09ba6ad1d52c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 6ea51f6905876a5644dacb55572cdbb68f2e10ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:30:43 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4027_00

Hsd-es-id: N/A
Original commit date: Sun Jan 10 11:03:21 2021 -0800
Change-Id: Icca42ce56f792e6fa89bc181992ed119e0eaa8ab
Original commit hash: 1358b31d5677d591d6a900561762e0d87c39f1ab

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d43e64560c6db77f469b0d4924381ec09fc4ac44 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:30:35 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun Jan 10 10:34:05 2021 -0800
Change-Id: I58345eaf018385d5093d8c9cd323f97afcb11ae4
Original commit hash: 8a2abf1d640fbfe3a54ae1ed17a7a778fe994285

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: e217141685cd3f27910d022737d8d4054ceb9839 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:30:29 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun Jan 10 10:04:42 2021 -0800
Change-Id: I2f8d6550423a1dd39c99356d7ba32a0ab26ab231
Original commit hash: 566f9bffe2d8694b356ed8ea961d247c18ff8660

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: d308c1eff3b8ac49fbaf34c44704cdca73bf2a24 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:30:22 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4026_00

Hsd-es-id: N/A
Original commit date: Sat Jan 9 11:03:17 2021 -0800
Change-Id: I351e5fb0b8e50f8adfb2d52524c790233ba83be8
Original commit hash: 6de5691e09bdef4047bce7822adbaad133aa2590

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a7cf10ad0d3ec9f09e0fddde9aed644f04c6d590 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:30:16 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sat Jan 9 10:34:23 2021 -0800
Change-Id: Ie152effa6b5b6d11cc8ae5fed5c585e41f666f39
Original commit hash: 48bb5da80f10e97c4c510c933bbf0df3037d814b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: d1ba459dd25f0f62de921c033442b4a59be2b6f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:30:10 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4025_00

Hsd-es-id: N/A
Original commit date: Fri Jan 8 11:05:32 2021 -0800
Change-Id: I9c942e6b6b914b9c5d2e0e002691352d7b4e90cb
Original commit hash: 37238ecf36f2023931f5931827b349cad420bbbe

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 18dd5456fd680183e2c8402e4c7bbc7098aac6cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:30:03 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Fri Jan 8 10:33:41 2021 -0800
Change-Id: I3a21e03ef01fe5fb5e89f9f58d2074f464866341
Original commit hash: 95121d7f58071bf670e4d7adc62c02b6457ad36a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 12d5db9425b549a865dff9d82783e8485ff9f3f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 26 15:29:55 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg, TigerLakeBoardPkg, TigerLakePlatSamplePkg: Utilize Extended BIOS Region feature

This commit implements sample usage of Extended BIOS Region
in ClientOneSiliconPkg, PlatSamplePkg and BoardPkg.

In ClientOneSiliconPkg:
- Implements PPI at PeiSpiExtendedDecodeLib to signal the extended BIOS
  decode readiness (gExtendedBiosDecodeReadyPpiGuid) for platform code
  to consume and to map code there. Without the PPI, BoardPkg which tries
  to install firmware volumes to the memory mapped region would fail on
  firmware volume installation there before Exteneded BIOS Decode is
  initialized.
- This patch supports FSP dispatch mode only.

In PlatSamplePkg and BoardPkg:
- A PCD, gPlatformModuleTokenSpaceGuid.PcdExtendedBiosRegionSupport,
  and a build environment variable, EXTENDEDREGION_BUILD, are introduced
  and set by a build option, "extended", so a BIOS rom image leveraging
  Extended BIOS Region feature is built accordingly. The two settings
  are used as a master switch to turn on/off the sample usage of
  Extended BIOS Region in platform code side.
  All the changes by this commit in PlatSamplePkg and BoardPkg are
  implemented along with the settings.
- A dedicated flashmap FDF, FlashMapIncludeExtended_autogen.fdf, is
  automatically generated by a new script, GenFlashmap.py, based on
  a default flashmap FDF file.
  Example, no build option other than "extended" let the script generate
  FlashMapIncludeExtended_autogen.fdf based on FlashMapInclude.fdf.
  If specifying build options "res" with "extended" together,
  the script generates FlashMapIncludeExtended_autogen.fdf based on
  FlashMapIncludeRes.fdf.
  The script refers FlashMapIncludeExtended.fdf.template which supports
  firmware volumes being mapped to Extended BIOS Region. The script
  adds them to FlashMapIncludeExtended_autogen.fdf.
- Three new macros with prefix "EXTENDED_REGION_" are added in the new
  flashmap template FDF. They are referenced by build files on build time.
- Two PCDs, PcdFlashExtendRegionOffset and PcdFlashExtendRegionSizeInUse,
  are introduced in BoardModule token space. Both of them are FixedAtBuild
  type and set in the new flashmap template FDF. They are referenced by
  platform code to find the base address and the size of the region in SPI
  linear address space which is mapped to Extended BIOS Region in memory.
  This commit references them to initialize SPI flash region for FPRR
  protection and for BiosGuard. They are also referenced by
  DxeSpiFlashCommonLib and SmmSpiFlashCommonLib to pass right offset
  addresses to SPI protocol. Otherwise variable read/write operation fails.
- Setup variable, ExtendedBiosDecodeRangeEnable, is changed to TRUE
  by default for the Extended BIOS Region supported build.
  If users boot up the Extended BIOS Region supported image and turn off
  ExtendedBiosDecodeRangeEnable through BIOS Setup option, the following
  firmware volume installation doesn't happen on the next boot so sample
  drivers in there don't run accordingly, still booting to OS.
  See below.
- Two new firmware volumes, FvExtendedPostMemory and FvExtendedAdvanced,
  are introdued. PeiReportFvLib installs those firmware volumes to
  Extended BIOS Region in memory by callback upon the Extended BIOS
  decode readiness PPI which is serviced by ClientOneSiliconPkg.

Sample drivers in PlatSamplePkg:
- ValidateExtendedBiosRegionPostMem and ValidateExtendedBiosRegionDxe
  are introduced as sample drivers.
  ValidateExtendedBiosRegionPostMem resides in FvExtendedPostMemory,
  ValidateExtendedBiosRegionDxe resides in FvExtendedAdvanced.
  Each driver purposes Extended BIOS Region feature validation.
- They output to debug log the GUIDs of the firmware volumes where they
  themselves actually reside, and do nothing else. PeiReportFvLib also
  outputs the information of the firmware volume being installed.
  This implementation intends to validate Extended  BIOS Region feature.
  All those output information should match and make sense.

- This commit adds new Simics IFWI image which supports 17MB BIOS region.

Hsd-es-id: 14012501479
Original commit date: Wed Sep 16 14:35:26 2020 -0700
Change-Id: I8ecbe41d9177ab330a304fbab21255251fa37e72
Original commit hash: 8a82ad2eb4e1ab2bae2ffd8e7cfcee6aa45fa268

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiExtendedDecodeLib/PeiSpiExtendedDecodeLib.c
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiExtendedDecodeLib/PeiSpiExtendedDecodeLib.inf
TigerLakeBoardPkg/BiosInfo/BiosInfo.c
TigerLakeBoardPkg/BiosInfo/BiosInfo.inf
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/BoardPkgConfigDefault.dsc
TigerLakeBoardPkg/Include/Fdf/FlashMapIncludeExtended.fdf.template
TigerLakeBoardPkg/Include/Fdf/FlashMapIncludeExtended_autogen.fdf
TigerLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c
TigerLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.inf
TigerLakeBoardPkg/Tools/GenFlashmap/GenFlashmap.py
TigerLakeBoardPkg/bld.bat
TigerLakeBoardPkg/postbuild.bat
TigerLakeBoardPkg/prep.bat
TigerLakeFspPkg/TigerLakeFspPkg.fdf
TigerLakePlatSamplePkg/Library/DxeSpiFlashCommonLib/DxeSpiFlashCommonLib.c
TigerLakePlatSamplePkg/Library/DxeSpiFlashCommonLib/DxeSpiFlashCommonLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
TigerLakePlatSamplePkg/Library/SmmSpiFlashCommonLib/SmmSpiFlashCommonLib.inf
TigerLakePlatSamplePkg/Library/SmmSpiFlashCommonLib/SmmSpiFlashCommonLibBiosGuard.inf
TigerLakePlatSamplePkg/Library/SmmSpiFlashCommonLib/SpiFlashCommonSmmLib.c
TigerLakePlatSamplePkg/Platform/SpiFvbService/Dxe/SpiFvbServiceDxe.c
TigerLakePlatSamplePkg/Platform/SpiFvbService/SpiFvbServiceDxe.inf
TigerLakePlatSamplePkg/Platform/ValidateExtendedBiosRegion/Dxe/ValidateExtendedBiosRegionDxe.c
TigerLakePlatSamplePkg/Platform/ValidateExtendedBiosRegion/Dxe/ValidateExtendedBiosRegionDxe.inf
TigerLakePlatSamplePkg/Platform/ValidateExtendedBiosRegion/Pei/ValidateExtendedBiosRegionPostMem.c
TigerLakePlatSamplePkg/Platform/ValidateExtendedBiosRegion/Pei/ValidateExtendedBiosRegionPostMem.inf
TigerLakePlatSamplePkg/PlatformPkg.dec
TigerLakePlatSamplePkg/Setup/PchSetup.hfr
TigerLakePlatSamplePkg/Setup/Setup.inf
