Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu May  8 13:19:09 2025
| Host         : Ido running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 302 register/latch pins with no clock driven by root clock pin: clk_in1 (HIGH)

 There are 363 register/latch pins with no clock driven by root clock pin: pclk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5895 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     29.193        0.000                      0                  931       -0.502      -40.998                     84                  931        3.000        0.000                       0                   558  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                     ------------         ----------      --------------
design_1_i/clk_wiz_0/inst/clk_in1         {0.000 5.000}        10.000          100.000         
  clk_interpolation_design_1_clk_wiz_0_0  {0.000 80.000}       160.000         6.250           
  clk_vga_design_1_clk_wiz_0_0            {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0           {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                           3.000        0.000                       0                     1  
  clk_interpolation_design_1_clk_wiz_0_0      158.766        0.000                      0                    1        0.260        0.000                      0                    1       53.360        0.000                       0                   196  
  clk_vga_design_1_clk_wiz_0_0                 32.203        0.000                      0                  654        0.130        0.000                      0                  654       19.500        0.000                       0                   358  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                             7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_vga_design_1_clk_wiz_0_0            clk_interpolation_design_1_clk_wiz_0_0       29.193        0.000                      0                  192        0.092        0.000                      0                  192  
clk_interpolation_design_1_clk_wiz_0_0  clk_vga_design_1_clk_wiz_0_0                 39.136        0.000                      0                   84       -0.502      -40.998                     84                   84  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_interpolation_design_1_clk_wiz_0_0
  To Clock:  clk_interpolation_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      158.766ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       53.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             158.766ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@160.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.456ns (43.989%)  route 0.581ns (56.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 161.583 - 160.000 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         1.699     1.701    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X79Y74         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y74         FDRE (Prop_fdre_C_Q)         0.456     2.157 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=2, routed)           0.581     2.738    design_1_i/BILINEAR_INTERPOLATI_0/U0/write_enable
    SLICE_X79Y74         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683   161.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   157.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   159.912    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   160.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         1.580   161.583    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X79Y74         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/C
                         clock pessimism              0.118   161.701    
                         clock uncertainty           -0.130   161.571    
    SLICE_X79Y74         FDRE (Setup_fdre_C_D)       -0.067   161.504    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg
  -------------------------------------------------------------------
                         required time                        161.504    
                         arrival time                          -2.738    
  -------------------------------------------------------------------
                         slack                                158.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.775%)  route 0.189ns (57.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         0.585     0.587    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X79Y74         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y74         FDRE (Prop_fdre_C_Q)         0.141     0.728 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=2, routed)           0.189     0.916    design_1_i/BILINEAR_INTERPOLATI_0/U0/write_enable
    SLICE_X79Y74         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         0.854     0.856    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X79Y74         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/C
                         clock pessimism             -0.269     0.587    
    SLICE_X79Y74         FDRE (Hold_fdre_C_D)         0.070     0.657    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_interpolation_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 80.000 }
Period(ns):         160.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         160.000     157.845    BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         160.000     158.751    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X74Y78     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X65Y76     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[100]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X65Y76     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[101]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X65Y76     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[102]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X65Y76     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[103]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X65Y77     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[104]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X65Y77     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[105]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X65Y77     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[106]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       160.000     53.360     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X63Y82     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[183]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X65Y76     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[100]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X65Y76     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[101]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X65Y76     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[102]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X65Y76     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[103]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X69Y78     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[109]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X67Y78     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X69Y78     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[110]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X69Y78     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[111]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X69Y78     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[112]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X65Y77     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[104]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X65Y77     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[105]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X65Y77     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[106]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X65Y77     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[107]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X69Y77     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[108]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X69Y80     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[117]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X69Y80     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[118]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X69Y80     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[119]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X67Y77     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X67Y80     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[121]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_design_1_clk_wiz_0_0
  To Clock:  clk_vga_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       32.203ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.203ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/v_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.131ns  (logic 1.616ns (22.661%)  route 5.515ns (77.339%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 41.507 - 40.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.624     1.626    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X52Y97         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/v_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.456     2.082 f  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/v_cnt_reg_reg[2]/Q
                         net (fo=7, routed)           1.151     3.233    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/v_cnt[2]
    SLICE_X48Y97         LUT2 (Prop_lut2_I1_O)        0.124     3.357 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/geqOp_carry_i_6/O
                         net (fo=1, routed)           0.000     3.357    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/S[1]
    SLICE_X48Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.907 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.907    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/geqOp_carry_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.064 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/geqOp_carry__0/CO[1]
                         net (fo=58, routed)          2.457     6.521    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/SR[0]
    SLICE_X56Y88         LUT3 (Prop_lut3_I2_O)        0.329     6.850 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_1/O
                         net (fo=12, routed)          1.908     8.757    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]_0[0]
    SLICE_X60Y89         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.504    41.507    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X60Y89         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[2]/C
                         clock pessimism              0.079    41.586    
                         clock uncertainty           -0.102    41.484    
    SLICE_X60Y89         FDRE (Setup_fdre_C_R)       -0.524    40.960    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[2]
  -------------------------------------------------------------------
                         required time                         40.960    
                         arrival time                          -8.757    
  -------------------------------------------------------------------
                         slack                                 32.203    

Slack (MET) :             32.431ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/v_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.905ns  (logic 1.616ns (23.404%)  route 5.289ns (76.596%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.624     1.626    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X52Y97         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/v_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.456     2.082 f  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/v_cnt_reg_reg[2]/Q
                         net (fo=7, routed)           1.151     3.233    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/v_cnt[2]
    SLICE_X48Y97         LUT2 (Prop_lut2_I1_O)        0.124     3.357 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/geqOp_carry_i_6/O
                         net (fo=1, routed)           0.000     3.357    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/S[1]
    SLICE_X48Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.907 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.907    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/geqOp_carry_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.064 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/geqOp_carry__0/CO[1]
                         net (fo=58, routed)          2.457     6.521    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/SR[0]
    SLICE_X56Y88         LUT3 (Prop_lut3_I2_O)        0.329     6.850 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_1/O
                         net (fo=12, routed)          1.681     8.531    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]_0[0]
    SLICE_X62Y89         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.506    41.509    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X62Y89         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]/C
                         clock pessimism              0.079    41.588    
                         clock uncertainty           -0.102    41.486    
    SLICE_X62Y89         FDRE (Setup_fdre_C_R)       -0.524    40.962    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]
  -------------------------------------------------------------------
                         required time                         40.962    
                         arrival time                          -8.531    
  -------------------------------------------------------------------
                         slack                                 32.431    

Slack (MET) :             32.478ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.182ns  (logic 1.653ns (23.016%)  route 5.529ns (76.984%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.620     1.622    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X54Y88         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.518     2.140 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[6]/Q
                         net (fo=31, routed)          1.842     3.983    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[6]
    SLICE_X61Y90         LUT2 (Prop_lut2_I0_O)        0.124     4.107 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_116/O
                         net (fo=1, routed)           0.000     4.107    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_116_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.508 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.508    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_65_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.665 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_20/CO[1]
                         net (fo=6, routed)           1.411     6.076    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/pixel_renderer_inst/geqOp15_in
    SLICE_X63Y89         LUT4 (Prop_lut4_I0_O)        0.329     6.405 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_7/O
                         net (fo=9, routed)           1.288     7.693    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_7_n_0
    SLICE_X61Y87         LUT4 (Prop_lut4_I2_O)        0.124     7.817 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.988     8.804    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/E[0]
    SLICE_X64Y89         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.507    41.510    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X64Y89         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[0]/C
                         clock pessimism              0.079    41.589    
                         clock uncertainty           -0.102    41.487    
    SLICE_X64Y89         FDRE (Setup_fdre_C_CE)      -0.205    41.282    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         41.282    
                         arrival time                          -8.804    
  -------------------------------------------------------------------
                         slack                                 32.478    

Slack (MET) :             32.478ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.182ns  (logic 1.653ns (23.016%)  route 5.529ns (76.984%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.620     1.622    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X54Y88         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.518     2.140 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[6]/Q
                         net (fo=31, routed)          1.842     3.983    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[6]
    SLICE_X61Y90         LUT2 (Prop_lut2_I0_O)        0.124     4.107 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_116/O
                         net (fo=1, routed)           0.000     4.107    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_116_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.508 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.508    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_65_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.665 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_20/CO[1]
                         net (fo=6, routed)           1.411     6.076    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/pixel_renderer_inst/geqOp15_in
    SLICE_X63Y89         LUT4 (Prop_lut4_I0_O)        0.329     6.405 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_7/O
                         net (fo=9, routed)           1.288     7.693    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_7_n_0
    SLICE_X61Y87         LUT4 (Prop_lut4_I2_O)        0.124     7.817 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.988     8.804    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/E[0]
    SLICE_X64Y89         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.507    41.510    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X64Y89         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[2]/C
                         clock pessimism              0.079    41.589    
                         clock uncertainty           -0.102    41.487    
    SLICE_X64Y89         FDRE (Setup_fdre_C_CE)      -0.205    41.282    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         41.282    
                         arrival time                          -8.804    
  -------------------------------------------------------------------
                         slack                                 32.478    

Slack (MET) :             32.478ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.182ns  (logic 1.653ns (23.016%)  route 5.529ns (76.984%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.620     1.622    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X54Y88         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.518     2.140 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[6]/Q
                         net (fo=31, routed)          1.842     3.983    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[6]
    SLICE_X61Y90         LUT2 (Prop_lut2_I0_O)        0.124     4.107 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_116/O
                         net (fo=1, routed)           0.000     4.107    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_116_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.508 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.508    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_65_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.665 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_20/CO[1]
                         net (fo=6, routed)           1.411     6.076    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/pixel_renderer_inst/geqOp15_in
    SLICE_X63Y89         LUT4 (Prop_lut4_I0_O)        0.329     6.405 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_7/O
                         net (fo=9, routed)           1.288     7.693    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_7_n_0
    SLICE_X61Y87         LUT4 (Prop_lut4_I2_O)        0.124     7.817 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.988     8.804    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/E[0]
    SLICE_X64Y89         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.507    41.510    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X64Y89         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]/C
                         clock pessimism              0.079    41.589    
                         clock uncertainty           -0.102    41.487    
    SLICE_X64Y89         FDRE (Setup_fdre_C_CE)      -0.205    41.282    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         41.282    
                         arrival time                          -8.804    
  -------------------------------------------------------------------
                         slack                                 32.478    

Slack (MET) :             32.526ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/v_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.905ns  (logic 1.616ns (23.404%)  route 5.289ns (76.596%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.624     1.626    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X52Y97         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/v_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.456     2.082 f  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/v_cnt_reg_reg[2]/Q
                         net (fo=7, routed)           1.151     3.233    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/v_cnt[2]
    SLICE_X48Y97         LUT2 (Prop_lut2_I1_O)        0.124     3.357 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/geqOp_carry_i_6/O
                         net (fo=1, routed)           0.000     3.357    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/S[1]
    SLICE_X48Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.907 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.907    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/geqOp_carry_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.064 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/geqOp_carry__0/CO[1]
                         net (fo=58, routed)          2.457     6.521    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/SR[0]
    SLICE_X56Y88         LUT3 (Prop_lut3_I2_O)        0.329     6.850 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_1/O
                         net (fo=12, routed)          1.681     8.531    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]_0[0]
    SLICE_X63Y89         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.506    41.509    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X63Y89         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[1]/C
                         clock pessimism              0.079    41.588    
                         clock uncertainty           -0.102    41.486    
    SLICE_X63Y89         FDRE (Setup_fdre_C_R)       -0.429    41.057    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         41.057    
                         arrival time                          -8.531    
  -------------------------------------------------------------------
                         slack                                 32.526    

Slack (MET) :             32.575ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.120ns  (logic 1.653ns (23.216%)  route 5.467ns (76.784%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.620     1.622    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X54Y88         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.518     2.140 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[6]/Q
                         net (fo=31, routed)          1.842     3.983    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[6]
    SLICE_X61Y90         LUT2 (Prop_lut2_I0_O)        0.124     4.107 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_116/O
                         net (fo=1, routed)           0.000     4.107    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_116_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.508 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.508    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_65_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.665 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_20/CO[1]
                         net (fo=6, routed)           1.411     6.076    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/pixel_renderer_inst/geqOp15_in
    SLICE_X63Y89         LUT4 (Prop_lut4_I0_O)        0.329     6.405 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_7/O
                         net (fo=9, routed)           1.288     7.693    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_7_n_0
    SLICE_X61Y87         LUT4 (Prop_lut4_I2_O)        0.124     7.817 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.926     8.743    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/E[0]
    SLICE_X62Y89         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.506    41.509    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X62Y89         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]/C
                         clock pessimism              0.079    41.588    
                         clock uncertainty           -0.102    41.486    
    SLICE_X62Y89         FDRE (Setup_fdre_C_CE)      -0.169    41.317    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]
  -------------------------------------------------------------------
                         required time                         41.317    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                 32.575    

Slack (MET) :             32.597ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/v_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 1.616ns (23.984%)  route 5.122ns (76.016%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 41.508 - 40.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.624     1.626    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X52Y97         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/v_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.456     2.082 f  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/v_cnt_reg_reg[2]/Q
                         net (fo=7, routed)           1.151     3.233    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/v_cnt[2]
    SLICE_X48Y97         LUT2 (Prop_lut2_I1_O)        0.124     3.357 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/geqOp_carry_i_6/O
                         net (fo=1, routed)           0.000     3.357    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/S[1]
    SLICE_X48Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.907 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.907    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/geqOp_carry_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.064 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/geqOp_carry__0/CO[1]
                         net (fo=58, routed)          2.457     6.521    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/SR[0]
    SLICE_X56Y88         LUT3 (Prop_lut3_I2_O)        0.329     6.850 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_1/O
                         net (fo=12, routed)          1.514     8.364    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]_0[0]
    SLICE_X62Y88         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.505    41.508    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X62Y88         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[1]/C
                         clock pessimism              0.079    41.587    
                         clock uncertainty           -0.102    41.485    
    SLICE_X62Y88         FDRE (Setup_fdre_C_R)       -0.524    40.961    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[1]
  -------------------------------------------------------------------
                         required time                         40.961    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                 32.597    

Slack (MET) :             32.721ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.938ns  (logic 1.653ns (23.827%)  route 5.285ns (76.173%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.620     1.622    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X54Y88         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.518     2.140 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[6]/Q
                         net (fo=31, routed)          1.842     3.983    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[6]
    SLICE_X61Y90         LUT2 (Prop_lut2_I0_O)        0.124     4.107 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_116/O
                         net (fo=1, routed)           0.000     4.107    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_116_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.508 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.508    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_65_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.665 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_20/CO[1]
                         net (fo=6, routed)           1.411     6.076    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/pixel_renderer_inst/geqOp15_in
    SLICE_X63Y89         LUT4 (Prop_lut4_I0_O)        0.329     6.405 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_7/O
                         net (fo=9, routed)           1.288     7.693    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_7_n_0
    SLICE_X61Y87         LUT4 (Prop_lut4_I2_O)        0.124     7.817 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.743     8.560    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/E[0]
    SLICE_X63Y89         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.506    41.509    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X63Y89         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[1]/C
                         clock pessimism              0.079    41.588    
                         clock uncertainty           -0.102    41.486    
    SLICE_X63Y89         FDRE (Setup_fdre_C_CE)      -0.205    41.281    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         41.281    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                 32.721    

Slack (MET) :             32.723ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 1.653ns (23.714%)  route 5.317ns (76.286%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 41.508 - 40.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.620     1.622    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X54Y88         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.518     2.140 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[6]/Q
                         net (fo=31, routed)          1.842     3.983    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[6]
    SLICE_X61Y90         LUT2 (Prop_lut2_I0_O)        0.124     4.107 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_116/O
                         net (fo=1, routed)           0.000     4.107    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_116_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.508 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.508    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_65_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.665 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red_reg[3]_i_20/CO[1]
                         net (fo=6, routed)           1.411     6.076    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/pixel_renderer_inst/geqOp15_in
    SLICE_X63Y89         LUT4 (Prop_lut4_I0_O)        0.329     6.405 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_7/O
                         net (fo=9, routed)           1.288     7.693    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_7_n_0
    SLICE_X61Y87         LUT4 (Prop_lut4_I2_O)        0.124     7.817 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.776     8.593    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/E[0]
    SLICE_X62Y88         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.505    41.508    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X62Y88         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[1]/C
                         clock pessimism              0.079    41.587    
                         clock uncertainty           -0.102    41.485    
    SLICE_X62Y88         FDRE (Setup_fdre_C_CE)      -0.169    41.316    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[1]
  -------------------------------------------------------------------
                         required time                         41.316    
                         arrival time                          -8.593    
  -------------------------------------------------------------------
                         slack                                 32.723    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.557     0.559    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X61Y81         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[44]/Q
                         net (fo=1, routed)           0.087     0.787    design_1_i/BILINEAR_INTERPOLATI_0/U0/p_0_in[8]
    SLICE_X60Y81         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.826     0.828    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X60Y81         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[8]/C
                         clock pessimism             -0.256     0.572    
    SLICE_X60Y81         FDRE (Hold_fdre_C_D)         0.085     0.657    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.692%)  route 0.099ns (41.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.556     0.558    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X61Y80         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[4]/Q
                         net (fo=3, routed)           0.099     0.798    design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg_n_0_[4]
    SLICE_X60Y80         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.825     0.827    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X60Y80         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[16]/C
                         clock pessimism             -0.256     0.571    
    SLICE_X60Y80         FDRE (Hold_fdre_C_D)         0.085     0.656    design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.715%)  route 0.103ns (42.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.553     0.555    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X63Y74         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[14]/Q
                         net (fo=3, routed)           0.103     0.799    design_1_i/BILINEAR_INTERPOLATI_0/U0/A[2]
    SLICE_X62Y74         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.821     0.823    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X62Y74         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[2]/C
                         clock pessimism             -0.255     0.568    
    SLICE_X62Y74         FDRE (Hold_fdre_C_D)         0.085     0.653    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.799    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.154%)  route 0.119ns (45.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.562     0.564    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X64Y84         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[45]/Q
                         net (fo=1, routed)           0.119     0.824    design_1_i/BILINEAR_INTERPOLATI_0/U0/p_0_in[9]
    SLICE_X63Y84         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.831     0.833    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X63Y84         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[9]/C
                         clock pessimism             -0.234     0.599    
    SLICE_X63Y84         FDRE (Hold_fdre_C_D)         0.070     0.669    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.824    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.189ns (62.306%)  route 0.114ns (37.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.598     0.600    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X79Y93         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.141     0.741 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[3]/Q
                         net (fo=5, routed)           0.114     0.855    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg_n_0_[3]
    SLICE_X78Y93         LUT5 (Prop_lut5_I0_O)        0.048     0.903 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider[4]_i_1/O
                         net (fo=1, routed)           0.000     0.903    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_0_in__0__0[4]
    SLICE_X78Y93         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.870     0.872    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X78Y93         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[4]/C
                         clock pessimism             -0.259     0.613    
    SLICE_X78Y93         FDRE (Hold_fdre_C_D)         0.131     0.744    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.744    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111103]__1/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[8]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.557     0.559    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X71Y79         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111103]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y79         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111103]__1/Q
                         net (fo=1, routed)           0.112     0.812    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111103]__1_n_0
    SLICE_X71Y80         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[8]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.828     0.830    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X71Y80         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[8]__0/C
                         clock pessimism             -0.256     0.574    
    SLICE_X71Y80         FDRE (Hold_fdre_C_D)         0.070     0.644    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[8]__0
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111102]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[9]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.562     0.564    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X64Y84         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111102]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111102]__0/Q
                         net (fo=1, routed)           0.116     0.820    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111102]__0_n_0
    SLICE_X65Y84         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[9]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.832     0.834    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X65Y84         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[9]__0/C
                         clock pessimism             -0.257     0.577    
    SLICE_X65Y84         FDRE (Hold_fdre_C_D)         0.075     0.652    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[9]__0
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.603     0.605    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X82Y92         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y92         FDRE (Prop_fdre_C_Q)         0.141     0.746 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[27]/Q
                         net (fo=1, routed)           0.116     0.861    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg_n_0_[27]
    SLICE_X83Y91         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.875     0.877    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X83Y91         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[28]/C
                         clock pessimism             -0.256     0.621    
    SLICE_X83Y91         FDRE (Hold_fdre_C_D)         0.071     0.692    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111106]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.556     0.558    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X64Y78         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111106]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111106]__0/Q
                         net (fo=1, routed)           0.118     0.817    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111106]__0_n_0
    SLICE_X65Y78         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.826     0.828    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X65Y78         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]__0/C
                         clock pessimism             -0.257     0.571    
    SLICE_X65Y78         FDRE (Hold_fdre_C_D)         0.070     0.641    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]__0
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.817    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111102]__1/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[9]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.570%)  route 0.132ns (48.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.557     0.559    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X65Y79         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111102]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111102]__1/Q
                         net (fo=1, routed)           0.132     0.832    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111102]__1_n_0
    SLICE_X66Y79         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[9]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.827     0.829    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X66Y79         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[9]__0/C
                         clock pessimism             -0.256     0.573    
    SLICE_X66Y79         FDRE (Hold_fdre_C_D)         0.083     0.656    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[9]__0
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_vga_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X3Y36     design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X58Y74     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y75     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y72     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y81     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[10]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X66Y84     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X65Y84     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y75     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y78     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y78     design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y78     design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y78     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111106]__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y72     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y84     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y84     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y84     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y84     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y78     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y74     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y75     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y81     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[10]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y84     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y84     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y75     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[1]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y84     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y84     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y78     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y78     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[4]__0/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_design_1_clk_wiz_0_0
  To Clock:  clk_interpolation_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       29.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.193ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@160.000ns - clk_vga_design_1_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        10.357ns  (logic 4.261ns (41.141%)  route 6.096ns (58.859%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 161.501 - 160.000 ) 
    Source Clock Delay      (SCD):    1.708ns = ( 121.708 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809   121.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   117.888 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   119.906    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   120.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.706   121.708    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X79Y79         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y79         FDRE (Prop_fdre_C_Q)         0.456   122.164 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[0]/Q
                         net (fo=11, routed)          3.102   125.266    design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg_n_0_[0]
    SLICE_X66Y78         LUT2 (Prop_lut2_I0_O)        0.124   125.390 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry_i_4/O
                         net (fo=1, routed)           0.000   125.390    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry_i_4_n_0
    SLICE_X66Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   125.903 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry/CO[3]
                         net (fo=1, routed)           0.000   125.903    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry_n_0
    SLICE_X66Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   126.122 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry__0/O[0]
                         net (fo=5, routed)           0.847   126.969    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry__0_n_7
    SLICE_X64Y79         LUT2 (Prop_lut2_I1_O)        0.295   127.264 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__0_i_4/O
                         net (fo=1, routed)           0.000   127.264    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__0_i_4_n_0
    SLICE_X64Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   127.796 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__0/CO[3]
                         net (fo=1, routed)           0.000   127.796    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__0_n_0
    SLICE_X64Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   128.130 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__1/O[1]
                         net (fo=2, routed)           1.248   129.378    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__1_n_6
    SLICE_X60Y80         LUT1 (Prop_lut1_I0_O)        0.303   129.681 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[58]_i_10/O
                         net (fo=1, routed)           0.000   129.681    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[58]_i_10_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   130.108 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_6/O[1]
                         net (fo=1, routed)           0.899   131.007    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_6_n_6
    SLICE_X62Y80         LUT4 (Prop_lut4_I2_O)        0.306   131.313 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[58]_i_4/O
                         net (fo=1, routed)           0.000   131.313    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[58]_i_4_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   131.846 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_1/CO[3]
                         net (fo=1, routed)           0.000   131.846    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_1_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   132.065 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[59]_i_1/O[0]
                         net (fo=1, routed)           0.000   132.065    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[59]_i_1_n_7
    SLICE_X62Y81         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683   161.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   157.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   159.912    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   160.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         1.498   161.501    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X62Y81         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[59]/C
                         clock pessimism             -0.101   161.400    
                         clock uncertainty           -0.250   161.150    
    SLICE_X62Y81         FDRE (Setup_fdre_C_D)        0.109   161.259    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[59]
  -------------------------------------------------------------------
                         required time                        161.259    
                         arrival time                        -132.065    
  -------------------------------------------------------------------
                         slack                                 29.193    

Slack (MET) :             29.301ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@160.000ns - clk_vga_design_1_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        10.248ns  (logic 4.152ns (40.515%)  route 6.096ns (59.485%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 161.500 - 160.000 ) 
    Source Clock Delay      (SCD):    1.708ns = ( 121.708 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809   121.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   117.888 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   119.906    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   120.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.706   121.708    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X79Y79         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y79         FDRE (Prop_fdre_C_Q)         0.456   122.164 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[0]/Q
                         net (fo=11, routed)          3.102   125.266    design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg_n_0_[0]
    SLICE_X66Y78         LUT2 (Prop_lut2_I0_O)        0.124   125.390 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry_i_4/O
                         net (fo=1, routed)           0.000   125.390    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry_i_4_n_0
    SLICE_X66Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   125.903 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry/CO[3]
                         net (fo=1, routed)           0.000   125.903    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry_n_0
    SLICE_X66Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   126.122 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry__0/O[0]
                         net (fo=5, routed)           0.847   126.969    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry__0_n_7
    SLICE_X64Y79         LUT2 (Prop_lut2_I1_O)        0.295   127.264 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__0_i_4/O
                         net (fo=1, routed)           0.000   127.264    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__0_i_4_n_0
    SLICE_X64Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   127.796 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__0/CO[3]
                         net (fo=1, routed)           0.000   127.796    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__0_n_0
    SLICE_X64Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   128.130 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__1/O[1]
                         net (fo=2, routed)           1.248   129.378    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__1_n_6
    SLICE_X60Y80         LUT1 (Prop_lut1_I0_O)        0.303   129.681 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[58]_i_10/O
                         net (fo=1, routed)           0.000   129.681    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[58]_i_10_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   130.108 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_6/O[1]
                         net (fo=1, routed)           0.899   131.007    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_6_n_6
    SLICE_X62Y80         LUT4 (Prop_lut4_I2_O)        0.306   131.313 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[58]_i_4/O
                         net (fo=1, routed)           0.000   131.313    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[58]_i_4_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643   131.956 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_1/O[3]
                         net (fo=1, routed)           0.000   131.956    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_1_n_4
    SLICE_X62Y80         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683   161.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   157.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   159.912    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   160.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         1.497   161.500    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X62Y80         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]/C
                         clock pessimism             -0.101   161.399    
                         clock uncertainty           -0.250   161.149    
    SLICE_X62Y80         FDRE (Setup_fdre_C_D)        0.109   161.258    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]
  -------------------------------------------------------------------
                         required time                        161.258    
                         arrival time                        -131.956    
  -------------------------------------------------------------------
                         slack                                 29.301    

Slack (MET) :             29.366ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@160.000ns - clk_vga_design_1_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        10.183ns  (logic 4.087ns (40.136%)  route 6.096ns (59.864%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 161.500 - 160.000 ) 
    Source Clock Delay      (SCD):    1.708ns = ( 121.708 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809   121.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   117.888 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   119.906    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   120.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.706   121.708    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X79Y79         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y79         FDRE (Prop_fdre_C_Q)         0.456   122.164 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[0]/Q
                         net (fo=11, routed)          3.102   125.266    design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg_n_0_[0]
    SLICE_X66Y78         LUT2 (Prop_lut2_I0_O)        0.124   125.390 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry_i_4/O
                         net (fo=1, routed)           0.000   125.390    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry_i_4_n_0
    SLICE_X66Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   125.903 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry/CO[3]
                         net (fo=1, routed)           0.000   125.903    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry_n_0
    SLICE_X66Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   126.122 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry__0/O[0]
                         net (fo=5, routed)           0.847   126.969    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry__0_n_7
    SLICE_X64Y79         LUT2 (Prop_lut2_I1_O)        0.295   127.264 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__0_i_4/O
                         net (fo=1, routed)           0.000   127.264    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__0_i_4_n_0
    SLICE_X64Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   127.796 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__0/CO[3]
                         net (fo=1, routed)           0.000   127.796    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__0_n_0
    SLICE_X64Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   128.130 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__1/O[1]
                         net (fo=2, routed)           1.248   129.378    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__1_n_6
    SLICE_X60Y80         LUT1 (Prop_lut1_I0_O)        0.303   129.681 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[58]_i_10/O
                         net (fo=1, routed)           0.000   129.681    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[58]_i_10_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   130.108 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_6/O[1]
                         net (fo=1, routed)           0.899   131.007    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_6_n_6
    SLICE_X62Y80         LUT4 (Prop_lut4_I2_O)        0.306   131.313 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[58]_i_4/O
                         net (fo=1, routed)           0.000   131.313    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[58]_i_4_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   131.891 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_1/O[2]
                         net (fo=1, routed)           0.000   131.891    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_1_n_5
    SLICE_X62Y80         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683   161.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   157.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   159.912    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   160.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         1.497   161.500    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X62Y80         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[57]/C
                         clock pessimism             -0.101   161.399    
                         clock uncertainty           -0.250   161.149    
    SLICE_X62Y80         FDRE (Setup_fdre_C_D)        0.109   161.258    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[57]
  -------------------------------------------------------------------
                         required time                        161.258    
                         arrival time                        -131.891    
  -------------------------------------------------------------------
                         slack                                 29.366    

Slack (MET) :             29.398ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@160.000ns - clk_vga_design_1_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        10.151ns  (logic 4.245ns (41.820%)  route 5.906ns (58.180%))
  Logic Levels:           11  (CARRY4=7 LUT1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 161.500 - 160.000 ) 
    Source Clock Delay      (SCD):    1.708ns = ( 121.708 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809   121.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   117.888 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   119.906    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   120.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.706   121.708    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X79Y79         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y79         FDRE (Prop_fdre_C_Q)         0.456   122.164 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[0]/Q
                         net (fo=11, routed)          3.102   125.266    design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg_n_0_[0]
    SLICE_X66Y78         LUT2 (Prop_lut2_I0_O)        0.124   125.390 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry_i_4/O
                         net (fo=1, routed)           0.000   125.390    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry_i_4_n_0
    SLICE_X66Y78         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   125.817 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry/O[1]
                         net (fo=4, routed)           0.827   126.644    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry_n_6
    SLICE_X64Y78         LUT1 (Prop_lut1_I0_O)        0.306   126.950 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry_i_3/O
                         net (fo=1, routed)           0.000   126.950    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry_i_3_n_0
    SLICE_X64Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   127.500 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry/CO[3]
                         net (fo=1, routed)           0.000   127.500    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry_n_0
    SLICE_X64Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   127.722 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__0/O[0]
                         net (fo=2, routed)           1.081   128.803    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__0_n_7
    SLICE_X60Y78         LUT1 (Prop_lut1_I0_O)        0.299   129.102 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[50]_i_8/O
                         net (fo=1, routed)           0.000   129.102    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[50]_i_8_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   129.478 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[50]_i_6/CO[3]
                         net (fo=1, routed)           0.000   129.478    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[50]_i_6_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   129.801 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[54]_i_6/O[1]
                         net (fo=1, routed)           0.897   130.697    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[54]_i_6_n_6
    SLICE_X62Y79         LUT4 (Prop_lut4_I2_O)        0.306   131.003 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[54]_i_4/O
                         net (fo=1, routed)           0.000   131.003    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[54]_i_4_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   131.536 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[54]_i_1/CO[3]
                         net (fo=1, routed)           0.000   131.536    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[54]_i_1_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   131.859 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_1/O[1]
                         net (fo=1, routed)           0.000   131.859    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_1_n_6
    SLICE_X62Y80         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683   161.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   157.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   159.912    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   160.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         1.497   161.500    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X62Y80         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[56]/C
                         clock pessimism             -0.101   161.399    
                         clock uncertainty           -0.250   161.149    
    SLICE_X62Y80         FDRE (Setup_fdre_C_D)        0.109   161.258    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[56]
  -------------------------------------------------------------------
                         required time                        161.258    
                         arrival time                        -131.859    
  -------------------------------------------------------------------
                         slack                                 29.398    

Slack (MET) :             29.502ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@160.000ns - clk_vga_design_1_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        10.047ns  (logic 4.141ns (41.217%)  route 5.906ns (58.783%))
  Logic Levels:           11  (CARRY4=7 LUT1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 161.500 - 160.000 ) 
    Source Clock Delay      (SCD):    1.708ns = ( 121.708 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809   121.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   117.888 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   119.906    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   120.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.706   121.708    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X79Y79         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y79         FDRE (Prop_fdre_C_Q)         0.456   122.164 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[0]/Q
                         net (fo=11, routed)          3.102   125.266    design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg_n_0_[0]
    SLICE_X66Y78         LUT2 (Prop_lut2_I0_O)        0.124   125.390 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry_i_4/O
                         net (fo=1, routed)           0.000   125.390    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry_i_4_n_0
    SLICE_X66Y78         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   125.817 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry/O[1]
                         net (fo=4, routed)           0.827   126.644    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry_n_6
    SLICE_X64Y78         LUT1 (Prop_lut1_I0_O)        0.306   126.950 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry_i_3/O
                         net (fo=1, routed)           0.000   126.950    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry_i_3_n_0
    SLICE_X64Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   127.500 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry/CO[3]
                         net (fo=1, routed)           0.000   127.500    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry_n_0
    SLICE_X64Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   127.722 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__0/O[0]
                         net (fo=2, routed)           1.081   128.803    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__0_n_7
    SLICE_X60Y78         LUT1 (Prop_lut1_I0_O)        0.299   129.102 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[50]_i_8/O
                         net (fo=1, routed)           0.000   129.102    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[50]_i_8_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   129.478 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[50]_i_6/CO[3]
                         net (fo=1, routed)           0.000   129.478    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[50]_i_6_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   129.801 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[54]_i_6/O[1]
                         net (fo=1, routed)           0.897   130.697    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[54]_i_6_n_6
    SLICE_X62Y79         LUT4 (Prop_lut4_I2_O)        0.306   131.003 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[54]_i_4/O
                         net (fo=1, routed)           0.000   131.003    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[54]_i_4_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   131.536 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[54]_i_1/CO[3]
                         net (fo=1, routed)           0.000   131.536    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[54]_i_1_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   131.755 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_1/O[0]
                         net (fo=1, routed)           0.000   131.755    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_1_n_7
    SLICE_X62Y80         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683   161.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   157.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   159.912    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   160.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         1.497   161.500    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X62Y80         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[55]/C
                         clock pessimism             -0.101   161.399    
                         clock uncertainty           -0.250   161.149    
    SLICE_X62Y80         FDRE (Setup_fdre_C_D)        0.109   161.258    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[55]
  -------------------------------------------------------------------
                         required time                        161.258    
                         arrival time                        -131.755    
  -------------------------------------------------------------------
                         slack                                 29.502    

Slack (MET) :             29.611ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@160.000ns - clk_vga_design_1_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        9.938ns  (logic 4.032ns (40.573%)  route 5.906ns (59.427%))
  Logic Levels:           10  (CARRY4=6 LUT1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 161.500 - 160.000 ) 
    Source Clock Delay      (SCD):    1.708ns = ( 121.708 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809   121.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   117.888 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   119.906    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   120.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.706   121.708    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X79Y79         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y79         FDRE (Prop_fdre_C_Q)         0.456   122.164 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[0]/Q
                         net (fo=11, routed)          3.102   125.266    design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg_n_0_[0]
    SLICE_X66Y78         LUT2 (Prop_lut2_I0_O)        0.124   125.390 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry_i_4/O
                         net (fo=1, routed)           0.000   125.390    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry_i_4_n_0
    SLICE_X66Y78         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   125.817 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry/O[1]
                         net (fo=4, routed)           0.827   126.644    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry_n_6
    SLICE_X64Y78         LUT1 (Prop_lut1_I0_O)        0.306   126.950 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry_i_3/O
                         net (fo=1, routed)           0.000   126.950    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry_i_3_n_0
    SLICE_X64Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   127.500 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry/CO[3]
                         net (fo=1, routed)           0.000   127.500    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry_n_0
    SLICE_X64Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   127.722 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__0/O[0]
                         net (fo=2, routed)           1.081   128.803    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__0_n_7
    SLICE_X60Y78         LUT1 (Prop_lut1_I0_O)        0.299   129.102 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[50]_i_8/O
                         net (fo=1, routed)           0.000   129.102    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[50]_i_8_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   129.478 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[50]_i_6/CO[3]
                         net (fo=1, routed)           0.000   129.478    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[50]_i_6_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   129.801 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[54]_i_6/O[1]
                         net (fo=1, routed)           0.897   130.697    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[54]_i_6_n_6
    SLICE_X62Y79         LUT4 (Prop_lut4_I2_O)        0.306   131.003 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[54]_i_4/O
                         net (fo=1, routed)           0.000   131.003    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[54]_i_4_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643   131.646 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[54]_i_1/O[3]
                         net (fo=1, routed)           0.000   131.646    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[54]_i_1_n_4
    SLICE_X62Y79         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683   161.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   157.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   159.912    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   160.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         1.497   161.500    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X62Y79         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[54]/C
                         clock pessimism             -0.101   161.399    
                         clock uncertainty           -0.250   161.149    
    SLICE_X62Y79         FDRE (Setup_fdre_C_D)        0.109   161.258    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[54]
  -------------------------------------------------------------------
                         required time                        161.258    
                         arrival time                        -131.646    
  -------------------------------------------------------------------
                         slack                                 29.611    

Slack (MET) :             29.629ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[167]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@160.000ns - clk_vga_design_1_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        9.951ns  (logic 4.063ns (40.830%)  route 5.888ns (59.170%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 161.498 - 160.000 ) 
    Source Clock Delay      (SCD):    1.628ns = ( 121.628 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809   121.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   117.888 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   119.906    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   120.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.626   121.628    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X64Y85         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.456   122.084 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[3]/Q
                         net (fo=9, routed)           2.873   124.957    design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg_n_0_[3]
    SLICE_X63Y75         LUT2 (Prop_lut2_I0_O)        0.124   125.081 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry_i_1/O
                         net (fo=1, routed)           0.000   125.081    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry_i_1_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   125.482 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry/CO[3]
                         net (fo=1, routed)           0.000   125.482    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   125.704 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0/O[0]
                         net (fo=5, routed)           1.399   127.103    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0_n_7
    SLICE_X63Y72         LUT2 (Prop_lut2_I1_O)        0.299   127.402 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0_i_4/O
                         net (fo=1, routed)           0.000   127.402    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0_i_4_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606   128.008 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0/O[3]
                         net (fo=2, routed)           1.020   129.029    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0_n_4
    SLICE_X62Y75         LUT1 (Prop_lut1_I0_O)        0.306   129.335 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[162]_i_8/O
                         net (fo=1, routed)           0.000   129.335    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[162]_i_8_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   129.715 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[162]_i_6/CO[3]
                         net (fo=1, routed)           0.000   129.715    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[162]_i_6_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   129.934 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_6/O[0]
                         net (fo=1, routed)           0.596   130.529    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_6_n_7
    SLICE_X64Y76         LUT4 (Prop_lut4_I2_O)        0.295   130.824 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[166]_i_5/O
                         net (fo=1, routed)           0.000   130.824    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[166]_i_5_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   131.356 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_1/CO[3]
                         net (fo=1, routed)           0.000   131.356    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_1_n_0
    SLICE_X64Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   131.579 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[167]_i_1/O[0]
                         net (fo=1, routed)           0.000   131.579    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[167]_i_1_n_7
    SLICE_X64Y77         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[167]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683   161.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   157.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   159.912    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   160.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         1.495   161.498    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X64Y77         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[167]/C
                         clock pessimism             -0.101   161.397    
                         clock uncertainty           -0.250   161.147    
    SLICE_X64Y77         FDRE (Setup_fdre_C_D)        0.062   161.209    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[167]
  -------------------------------------------------------------------
                         required time                        161.209    
                         arrival time                        -131.579    
  -------------------------------------------------------------------
                         slack                                 29.629    

Slack (MET) :             29.674ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@160.000ns - clk_vga_design_1_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        9.909ns  (logic 4.246ns (42.849%)  route 5.663ns (57.151%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 161.497 - 160.000 ) 
    Source Clock Delay      (SCD):    1.624ns = ( 121.624 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809   121.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   117.888 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   119.906    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   120.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.622   121.624    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X69Y82         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y82         FDRE (Prop_fdre_C_Q)         0.456   122.080 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[3]/Q
                         net (fo=12, routed)          3.134   125.214    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg_n_0_[3]
    SLICE_X67Y71         LUT2 (Prop_lut2_I0_O)        0.124   125.338 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry_i_1/O
                         net (fo=1, routed)           0.000   125.338    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry_i_1_n_0
    SLICE_X67Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   125.739 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry/CO[3]
                         net (fo=1, routed)           0.000   125.739    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry_n_0
    SLICE_X67Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   126.073 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0/O[1]
                         net (fo=5, routed)           0.840   126.913    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_n_6
    SLICE_X66Y70         LUT2 (Prop_lut2_I1_O)        0.303   127.216 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__0_i_3/O
                         net (fo=1, routed)           0.000   127.216    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__0_i_3_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   127.749 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__0/CO[3]
                         net (fo=1, routed)           0.000   127.749    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__0_n_0
    SLICE_X66Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   128.072 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__1/O[1]
                         net (fo=2, routed)           0.855   128.927    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__1_n_6
    SLICE_X62Y71         LUT1 (Prop_lut1_I0_O)        0.306   129.233 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[94]_i_10/O
                         net (fo=1, routed)           0.000   129.233    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[94]_i_10_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544   129.777 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_6/O[2]
                         net (fo=1, routed)           0.835   130.612    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_6_n_5
    SLICE_X64Y72         LUT4 (Prop_lut4_I2_O)        0.301   130.913 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[94]_i_3/O
                         net (fo=1, routed)           0.000   130.913    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[94]_i_3_n_0
    SLICE_X64Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   131.311 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_1/CO[3]
                         net (fo=1, routed)           0.000   131.311    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_1_n_0
    SLICE_X64Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   131.534 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[95]_i_1/O[0]
                         net (fo=1, routed)           0.000   131.534    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[95]_i_1_n_7
    SLICE_X64Y73         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683   161.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   157.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   159.912    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   160.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         1.494   161.497    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X64Y73         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[95]/C
                         clock pessimism             -0.101   161.396    
                         clock uncertainty           -0.250   161.146    
    SLICE_X64Y73         FDRE (Setup_fdre_C_D)        0.062   161.208    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[95]
  -------------------------------------------------------------------
                         required time                        161.208    
                         arrival time                        -131.533    
  -------------------------------------------------------------------
                         slack                                 29.674    

Slack (MET) :             29.676ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@160.000ns - clk_vga_design_1_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        9.873ns  (logic 3.967ns (40.181%)  route 5.906ns (59.819%))
  Logic Levels:           10  (CARRY4=6 LUT1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 161.500 - 160.000 ) 
    Source Clock Delay      (SCD):    1.708ns = ( 121.708 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809   121.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   117.888 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   119.906    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   120.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.706   121.708    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X79Y79         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y79         FDRE (Prop_fdre_C_Q)         0.456   122.164 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[0]/Q
                         net (fo=11, routed)          3.102   125.266    design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg_n_0_[0]
    SLICE_X66Y78         LUT2 (Prop_lut2_I0_O)        0.124   125.390 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry_i_4/O
                         net (fo=1, routed)           0.000   125.390    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry_i_4_n_0
    SLICE_X66Y78         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   125.817 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry/O[1]
                         net (fo=4, routed)           0.827   126.644    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry_n_6
    SLICE_X64Y78         LUT1 (Prop_lut1_I0_O)        0.306   126.950 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry_i_3/O
                         net (fo=1, routed)           0.000   126.950    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry_i_3_n_0
    SLICE_X64Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   127.500 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry/CO[3]
                         net (fo=1, routed)           0.000   127.500    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry_n_0
    SLICE_X64Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   127.722 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__0/O[0]
                         net (fo=2, routed)           1.081   128.803    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__0_n_7
    SLICE_X60Y78         LUT1 (Prop_lut1_I0_O)        0.299   129.102 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[50]_i_8/O
                         net (fo=1, routed)           0.000   129.102    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[50]_i_8_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   129.478 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[50]_i_6/CO[3]
                         net (fo=1, routed)           0.000   129.478    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[50]_i_6_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   129.801 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[54]_i_6/O[1]
                         net (fo=1, routed)           0.897   130.697    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[54]_i_6_n_6
    SLICE_X62Y79         LUT4 (Prop_lut4_I2_O)        0.306   131.003 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[54]_i_4/O
                         net (fo=1, routed)           0.000   131.003    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[54]_i_4_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   131.581 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[54]_i_1/O[2]
                         net (fo=1, routed)           0.000   131.581    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[54]_i_1_n_5
    SLICE_X62Y79         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683   161.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   157.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   159.912    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   160.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         1.497   161.500    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X62Y79         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[53]/C
                         clock pessimism             -0.101   161.399    
                         clock uncertainty           -0.250   161.149    
    SLICE_X62Y79         FDRE (Setup_fdre_C_D)        0.109   161.258    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[53]
  -------------------------------------------------------------------
                         required time                        161.258    
                         arrival time                        -131.581    
  -------------------------------------------------------------------
                         slack                                 29.676    

Slack (MET) :             29.700ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@160.000ns - clk_vga_design_1_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        9.969ns  (logic 4.326ns (43.396%)  route 5.643ns (56.604%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 161.583 - 160.000 ) 
    Source Clock Delay      (SCD):    1.624ns = ( 121.624 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809   121.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   117.888 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   119.906    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   120.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.622   121.624    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X69Y82         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y82         FDRE (Prop_fdre_C_Q)         0.456   122.080 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[3]/Q
                         net (fo=12, routed)          2.673   124.754    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg_n_0_[3]
    SLICE_X71Y74         LUT2 (Prop_lut2_I1_O)        0.124   124.878 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4_carry_i_1/O
                         net (fo=1, routed)           0.000   124.878    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4_carry_i_1_n_0
    SLICE_X71Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   125.279 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4_carry/CO[3]
                         net (fo=1, routed)           0.009   125.288    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4_carry_n_0
    SLICE_X71Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   125.622 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4_carry__0/O[1]
                         net (fo=5, routed)           1.098   126.720    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4_carry__0_n_6
    SLICE_X75Y74         LUT2 (Prop_lut2_I1_O)        0.303   127.023 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__35_carry__0_i_3/O
                         net (fo=1, routed)           0.000   127.023    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__35_carry__0_i_3_n_0
    SLICE_X75Y74         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   127.603 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__35_carry__0/O[2]
                         net (fo=2, routed)           0.992   128.595    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__35_carry__0_n_5
    SLICE_X73Y76         LUT1 (Prop_lut1_I0_O)        0.302   128.897 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[18]_i_9/O
                         net (fo=1, routed)           0.000   128.897    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[18]_i_9_n_0
    SLICE_X73Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   129.447 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000   129.447    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[18]_i_6_n_0
    SLICE_X73Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   129.669 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[22]_i_6/O[0]
                         net (fo=1, routed)           0.870   130.539    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[22]_i_6_n_7
    SLICE_X72Y77         LUT4 (Prop_lut4_I2_O)        0.299   130.838 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[22]_i_5/O
                         net (fo=1, routed)           0.000   130.838    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[22]_i_5_n_0
    SLICE_X72Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   131.370 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000   131.370    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[22]_i_1_n_0
    SLICE_X72Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   131.593 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000   131.593    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[23]_i_1_n_7
    SLICE_X72Y78         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683   161.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   157.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   159.912    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   160.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         1.580   161.583    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X72Y78         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[23]/C
                         clock pessimism             -0.101   161.482    
                         clock uncertainty           -0.250   161.232    
    SLICE_X72Y78         FDRE (Setup_fdre_C_D)        0.062   161.294    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[23]
  -------------------------------------------------------------------
                         required time                        161.294    
                         arrival time                        -131.593    
  -------------------------------------------------------------------
                         slack                                 29.700    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.458ns (59.324%)  route 0.314ns (40.676%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.559     0.561    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X65Y81         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[6]/Q
                         net (fo=9, routed)           0.118     0.819    design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg_n_0_[6]
    SLICE_X65Y80         LUT2 (Prop_lut2_I1_O)        0.045     0.864 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry__0_i_11/O
                         net (fo=1, routed)           0.000     0.864    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry__0_i_11_n_0
    SLICE_X65Y80         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.963 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry__0_i_9/O[3]
                         net (fo=4, routed)           0.196     1.160    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry__0_i_9_n_4
    SLICE_X67Y80         LUT4 (Prop_lut4_I2_O)        0.110     1.270 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.270    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry__0_i_5_n_0
    SLICE_X67Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.333 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.333    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1[7]
    SLICE_X67Y80         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         0.828     0.830    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X67Y80         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[124]/C
                         clock pessimism              0.056     0.885    
                         clock uncertainty            0.250     1.136    
    SLICE_X67Y80         FDRE (Hold_fdre_C_D)         0.105     1.241    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[124]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[129]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.433ns (55.644%)  route 0.345ns (44.356%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.562     0.564    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X65Y84         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]__0/Q
                         net (fo=1, routed)           0.142     0.847    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]__0_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.962 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry__2_i_1/O[0]
                         net (fo=4, routed)           0.203     1.165    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry__2_i_1_n_7
    SLICE_X67Y82         LUT5 (Prop_lut5_I4_O)        0.107     1.272 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry__2_i_3/O
                         net (fo=1, routed)           0.000     1.272    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry__2_i_3_n_0
    SLICE_X67Y82         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.342 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.342    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1[12]
    SLICE_X67Y82         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[129]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         0.830     0.832    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X67Y82         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[129]/C
                         clock pessimism              0.056     0.887    
                         clock uncertainty            0.250     1.138    
    SLICE_X67Y82         FDRE (Hold_fdre_C_D)         0.105     1.243    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[129]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[171]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.249ns (31.612%)  route 0.539ns (68.388%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.562     0.564    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X65Y84         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]/Q
                         net (fo=13, routed)          0.539     1.243    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg_n_0_[3]
    SLICE_X63Y79         LUT4 (Prop_lut4_I0_O)        0.045     1.288 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out0__237_carry_i_2/O
                         net (fo=1, routed)           0.000     1.288    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out0__237_carry_i_2_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.351 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out0__237_carry/O[3]
                         net (fo=1, routed)           0.000     1.351    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out0[3]
    SLICE_X63Y79         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[171]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         0.826     0.828    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X63Y79         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[171]/C
                         clock pessimism              0.056     0.883    
                         clock uncertainty            0.250     1.134    
    SLICE_X63Y79         FDRE (Hold_fdre_C_D)         0.105     1.239    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[171]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[131]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.531ns (67.382%)  route 0.257ns (32.618%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.562     0.564    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X65Y84         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]__0/Q
                         net (fo=1, routed)           0.142     0.847    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]__0_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.173     1.020 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry__2_i_1/CO[1]
                         net (fo=4, routed)           0.115     1.135    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry__2_i_1_n_2
    SLICE_X67Y82         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.217     1.352 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry__2/CO[2]
                         net (fo=1, routed)           0.000     1.352    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1[14]
    SLICE_X67Y82         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[131]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         0.830     0.832    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X67Y82         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[131]/C
                         clock pessimism              0.056     0.887    
                         clock uncertainty            0.250     1.138    
    SLICE_X67Y82         FDRE (Hold_fdre_C_D)         0.100     1.238    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[131]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[8]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.251ns (31.203%)  route 0.553ns (68.797%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.558     0.560    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X71Y80         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[8]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y80         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[8]__0/Q
                         net (fo=4, routed)           0.553     1.254    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[8]__0_n_0
    SLICE_X69Y79         LUT4 (Prop_lut4_I0_O)        0.045     1.299 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry__1_i_7/O
                         net (fo=1, routed)           0.000     1.299    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry__1_i_7_n_0
    SLICE_X69Y79         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.364 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.364    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry__1_n_6
    SLICE_X69Y79         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         0.827     0.829    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X69Y79         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[114]/C
                         clock pessimism              0.056     0.884    
                         clock uncertainty            0.250     1.135    
    SLICE_X69Y79         FDRE (Hold_fdre_C_D)         0.105     1.240    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[114]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[130]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.469ns (57.605%)  route 0.345ns (42.395%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.562     0.564    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X65Y84         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]__0/Q
                         net (fo=1, routed)           0.142     0.847    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]__0_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.962 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry__2_i_1/O[0]
                         net (fo=4, routed)           0.203     1.165    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry__2_i_1_n_7
    SLICE_X67Y82         LUT5 (Prop_lut5_I4_O)        0.107     1.272 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry__2_i_3/O
                         net (fo=1, routed)           0.000     1.272    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry__2_i_3_n_0
    SLICE_X67Y82         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.378 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.378    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1[13]
    SLICE_X67Y82         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[130]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         0.830     0.832    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X67Y82         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[130]/C
                         clock pessimism              0.056     0.887    
                         clock uncertainty            0.250     1.138    
    SLICE_X67Y82         FDRE (Hold_fdre_C_D)         0.105     1.243    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[130]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.274ns (33.322%)  route 0.548ns (66.678%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.554     0.556    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X60Y78         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[4]__0/Q
                         net (fo=4, routed)           0.548     1.268    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[4]__0_n_0
    SLICE_X67Y80         LUT4 (Prop_lut4_I0_O)        0.045     1.313 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry__0_i_7/O
                         net (fo=1, routed)           0.000     1.313    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry__0_i_7_n_0
    SLICE_X67Y80         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.378 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.378    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1[5]
    SLICE_X67Y80         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         0.828     0.830    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X67Y80         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[122]/C
                         clock pessimism              0.056     0.885    
                         clock uncertainty            0.250     1.136    
    SLICE_X67Y80         FDRE (Hold_fdre_C_D)         0.105     1.241    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[122]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[173]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.274ns (33.421%)  route 0.546ns (66.579%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.556     0.558    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X62Y72         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]/Q
                         net (fo=13, routed)          0.546     1.267    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg_n_0_[5]
    SLICE_X63Y80         LUT4 (Prop_lut4_I0_O)        0.045     1.312 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out0__237_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.312    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out0__237_carry__0_i_3_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.377 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out0__237_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.377    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out0[5]
    SLICE_X63Y80         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[173]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         0.827     0.829    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X63Y80         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[173]/C
                         clock pessimism              0.056     0.884    
                         clock uncertainty            0.250     1.135    
    SLICE_X63Y80         FDRE (Hold_fdre_C_D)         0.105     1.240    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[173]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[7]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.256ns (31.159%)  route 0.566ns (68.841%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.562     0.564    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X67Y85         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[7]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y85         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[7]__0/Q
                         net (fo=4, routed)           0.566     1.270    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[7]__0_n_0
    SLICE_X67Y81         LUT4 (Prop_lut4_I0_O)        0.045     1.315 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry__1_i_8/O
                         net (fo=1, routed)           0.000     1.315    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry__1_i_8_n_0
    SLICE_X67Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.385 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.385    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1[8]
    SLICE_X67Y81         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         0.829     0.831    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X67Y81         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[125]/C
                         clock pessimism              0.056     0.886    
                         clock uncertainty            0.250     1.137    
    SLICE_X67Y81         FDRE (Hold_fdre_C_D)         0.105     1.242    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[125]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.426ns (51.729%)  route 0.398ns (48.271%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.559     0.561    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X65Y81         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[6]/Q
                         net (fo=9, routed)           0.118     0.819    design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg_n_0_[6]
    SLICE_X65Y80         LUT2 (Prop_lut2_I1_O)        0.045     0.864 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry__0_i_11/O
                         net (fo=1, routed)           0.000     0.864    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry__0_i_11_n_0
    SLICE_X65Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.930 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry__0_i_9/O[2]
                         net (fo=4, routed)           0.280     1.210    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry__0_i_9_n_5
    SLICE_X68Y78         LUT4 (Prop_lut4_I2_O)        0.108     1.318 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry__0_i_6/O
                         net (fo=1, routed)           0.000     1.318    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry__0_i_6_n_0
    SLICE_X68Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.384 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.384    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry__0_n_5
    SLICE_X68Y78         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         0.826     0.828    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X68Y78         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[75]/C
                         clock pessimism              0.056     0.883    
                         clock uncertainty            0.250     1.134    
    SLICE_X68Y78         FDRE (Hold_fdre_C_D)         0.105     1.239    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[75]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.146    





---------------------------------------------------------------------------------------------------
From Clock:  clk_interpolation_design_1_clk_wiz_0_0
  To Clock:  clk_vga_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       39.136ns,  Total Violation        0.000ns
Hold  :           84  Failing Endpoints,  Worst Slack       -0.502ns,  Total Violation      -40.998ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.136ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@120.000ns - clk_interpolation_design_1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        3.927ns  (logic 0.096ns (2.444%)  route 3.831ns (97.555%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 121.507 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.112ns = ( 77.888 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 f  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809    81.809    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    77.888 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    79.906    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.002 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         1.813    81.815    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X64Y85         FDRE                                         f  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683   121.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   117.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   119.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   120.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.504   121.507    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X64Y85         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[3]/C
                         clock pessimism             -0.101   121.406    
                         clock uncertainty           -0.250   121.156    
    SLICE_X64Y85         FDRE (Setup_fdre_C_CE)      -0.205   120.951    design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[3]
  -------------------------------------------------------------------
                         required time                        120.951    
                         arrival time                         -81.815    
  -------------------------------------------------------------------
                         slack                                 39.136    

Slack (MET) :             39.136ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[3]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@120.000ns - clk_interpolation_design_1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        3.927ns  (logic 0.096ns (2.444%)  route 3.831ns (97.555%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 121.507 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.112ns = ( 77.888 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 f  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809    81.809    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    77.888 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    79.906    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.002 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         1.813    81.815    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X69Y85         FDRE                                         f  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[3]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683   121.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   117.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   119.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   120.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.504   121.507    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X69Y85         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[3]__0/C
                         clock pessimism             -0.101   121.406    
                         clock uncertainty           -0.250   121.156    
    SLICE_X69Y85         FDRE (Setup_fdre_C_CE)      -0.205   120.951    design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[3]__0
  -------------------------------------------------------------------
                         required time                        120.951    
                         arrival time                         -81.815    
  -------------------------------------------------------------------
                         slack                                 39.136    

Slack (MET) :             39.136ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[7]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@120.000ns - clk_interpolation_design_1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        3.927ns  (logic 0.096ns (2.444%)  route 3.831ns (97.555%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 121.507 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.112ns = ( 77.888 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 f  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809    81.809    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    77.888 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    79.906    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.002 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         1.813    81.815    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X69Y85         FDRE                                         f  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[7]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683   121.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   117.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   119.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   120.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.504   121.507    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X69Y85         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[7]__0/C
                         clock pessimism             -0.101   121.406    
                         clock uncertainty           -0.250   121.156    
    SLICE_X69Y85         FDRE (Setup_fdre_C_CE)      -0.205   120.951    design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[7]__0
  -------------------------------------------------------------------
                         required time                        120.951    
                         arrival time                         -81.815    
  -------------------------------------------------------------------
                         slack                                 39.136    

Slack (MET) :             39.136ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[8]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@120.000ns - clk_interpolation_design_1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        3.927ns  (logic 0.096ns (2.444%)  route 3.831ns (97.555%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 121.507 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.112ns = ( 77.888 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 f  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809    81.809    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    77.888 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    79.906    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.002 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         1.813    81.815    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X69Y85         FDRE                                         f  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[8]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683   121.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   117.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   119.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   120.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.504   121.507    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X69Y85         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[8]__0/C
                         clock pessimism             -0.101   121.406    
                         clock uncertainty           -0.250   121.156    
    SLICE_X69Y85         FDRE (Setup_fdre_C_CE)      -0.205   120.951    design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[8]__0
  -------------------------------------------------------------------
                         required time                        120.951    
                         arrival time                         -81.815    
  -------------------------------------------------------------------
                         slack                                 39.136    

Slack (MET) :             39.136ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[7]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@120.000ns - clk_interpolation_design_1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        3.927ns  (logic 0.096ns (2.444%)  route 3.831ns (97.555%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 121.507 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.112ns = ( 77.888 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 f  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809    81.809    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    77.888 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    79.906    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.002 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         1.813    81.815    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X67Y85         FDRE                                         f  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[7]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683   121.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   117.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   119.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   120.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.504   121.507    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X67Y85         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[7]__0/C
                         clock pessimism             -0.101   121.406    
                         clock uncertainty           -0.250   121.156    
    SLICE_X67Y85         FDRE (Setup_fdre_C_CE)      -0.205   120.951    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[7]__0
  -------------------------------------------------------------------
                         required time                        120.951    
                         arrival time                         -81.815    
  -------------------------------------------------------------------
                         slack                                 39.136    

Slack (MET) :             39.137ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@120.000ns - clk_interpolation_design_1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        3.925ns  (logic 0.096ns (2.446%)  route 3.829ns (97.554%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 121.506 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.112ns = ( 77.888 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 f  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809    81.809    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    77.888 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    79.906    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.002 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         1.811    81.813    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X65Y84         FDRE                                         f  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683   121.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   117.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   119.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   120.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.503   121.506    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X65Y84         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]__0/C
                         clock pessimism             -0.101   121.405    
                         clock uncertainty           -0.250   121.155    
    SLICE_X65Y84         FDRE (Setup_fdre_C_CE)      -0.205   120.950    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]__0
  -------------------------------------------------------------------
                         required time                        120.950    
                         arrival time                         -81.813    
  -------------------------------------------------------------------
                         slack                                 39.137    

Slack (MET) :             39.137ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@120.000ns - clk_interpolation_design_1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        3.925ns  (logic 0.096ns (2.446%)  route 3.829ns (97.554%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 121.506 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.112ns = ( 77.888 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 f  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809    81.809    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    77.888 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    79.906    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.002 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         1.811    81.813    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X65Y84         FDRE                                         f  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683   121.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   117.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   119.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   120.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.503   121.506    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X65Y84         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]/C
                         clock pessimism             -0.101   121.405    
                         clock uncertainty           -0.250   121.155    
    SLICE_X65Y84         FDRE (Setup_fdre_C_CE)      -0.205   120.950    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]
  -------------------------------------------------------------------
                         required time                        120.950    
                         arrival time                         -81.813    
  -------------------------------------------------------------------
                         slack                                 39.137    

Slack (MET) :             39.137ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@120.000ns - clk_interpolation_design_1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        3.925ns  (logic 0.096ns (2.446%)  route 3.829ns (97.554%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 121.506 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.112ns = ( 77.888 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 f  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809    81.809    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    77.888 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    79.906    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.002 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         1.811    81.813    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X65Y84         FDRE                                         f  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683   121.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   117.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   119.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   120.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.503   121.506    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X65Y84         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]__0/C
                         clock pessimism             -0.101   121.405    
                         clock uncertainty           -0.250   121.155    
    SLICE_X65Y84         FDRE (Setup_fdre_C_CE)      -0.205   120.950    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]__0
  -------------------------------------------------------------------
                         required time                        120.950    
                         arrival time                         -81.813    
  -------------------------------------------------------------------
                         slack                                 39.137    

Slack (MET) :             39.137ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[7]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@120.000ns - clk_interpolation_design_1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        3.925ns  (logic 0.096ns (2.446%)  route 3.829ns (97.554%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 121.506 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.112ns = ( 77.888 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 f  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809    81.809    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    77.888 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    79.906    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.002 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         1.811    81.813    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X65Y84         FDRE                                         f  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[7]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683   121.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   117.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   119.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   120.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.503   121.506    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X65Y84         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[7]__0/C
                         clock pessimism             -0.101   121.405    
                         clock uncertainty           -0.250   121.155    
    SLICE_X65Y84         FDRE (Setup_fdre_C_CE)      -0.205   120.950    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[7]__0
  -------------------------------------------------------------------
                         required time                        120.950    
                         arrival time                         -81.813    
  -------------------------------------------------------------------
                         slack                                 39.137    

Slack (MET) :             39.137ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[9]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@120.000ns - clk_interpolation_design_1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        3.925ns  (logic 0.096ns (2.446%)  route 3.829ns (97.554%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 121.506 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.112ns = ( 77.888 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 f  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.809    81.809    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    77.888 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    79.906    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.002 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         1.811    81.813    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X65Y84         FDRE                                         f  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[9]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   120.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.683   121.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   117.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   119.912    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   120.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.503   121.506    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X65Y84         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[9]__0/C
                         clock pessimism             -0.101   121.405    
                         clock uncertainty           -0.250   121.155    
    SLICE_X65Y84         FDRE (Setup_fdre_C_CE)      -0.205   120.950    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[9]__0
  -------------------------------------------------------------------
                         required time                        120.950    
                         arrival time                         -81.813    
  -------------------------------------------------------------------
                         slack                                 39.137    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.502ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[11]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.026ns (2.009%)  route 1.268ns (97.991%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         0.620     0.622    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X70Y86         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[11]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.833     0.835    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X70Y86         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[11]__0/C
                         clock pessimism              0.056     0.890    
                         clock uncertainty            0.250     1.141    
    SLICE_X70Y86         FDRE (Hold_fdre_C_CE)       -0.016     1.125    design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[11]__0
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           0.622    
  -------------------------------------------------------------------
                         slack                                 -0.502    

Slack (VIOLATED) :        -0.501ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@80.000ns - clk_interpolation_design_1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.294ns  (logic 0.026ns (2.009%)  route 1.268ns (97.991%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns = ( 80.834 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.672ns = ( 79.328 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 f  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624    80.624    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    79.328 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    79.976    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    80.002 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         0.620    80.622    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X66Y84         FDRE                                         f  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898    80.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    79.273 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    79.973    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    80.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.832    80.834    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X66Y84         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]/C
                         clock pessimism              0.056    80.889    
                         clock uncertainty            0.250    81.140    
    SLICE_X66Y84         FDRE (Hold_fdre_C_CE)       -0.016    81.124    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]
  -------------------------------------------------------------------
                         required time                        -81.124    
                         arrival time                          80.622    
  -------------------------------------------------------------------
                         slack                                 -0.501    

Slack (VIOLATED) :        -0.501ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@80.000ns - clk_interpolation_design_1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.291ns  (logic 0.026ns (2.014%)  route 1.265ns (97.986%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 80.831 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.672ns = ( 79.328 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 f  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624    80.624    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    79.328 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    79.976    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    80.002 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         0.617    80.619    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X66Y81         FDRE                                         f  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898    80.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    79.273 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    79.973    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    80.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.829    80.831    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X66Y81         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[6]/C
                         clock pessimism              0.056    80.886    
                         clock uncertainty            0.250    81.137    
    SLICE_X66Y81         FDRE (Hold_fdre_C_CE)       -0.016    81.121    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[6]
  -------------------------------------------------------------------
                         required time                        -81.121    
                         arrival time                          80.619    
  -------------------------------------------------------------------
                         slack                                 -0.501    

Slack (VIOLATED) :        -0.501ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@80.000ns - clk_interpolation_design_1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.294ns  (logic 0.026ns (2.009%)  route 1.268ns (97.991%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns = ( 80.834 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.672ns = ( 79.328 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 f  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624    80.624    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    79.328 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    79.976    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    80.002 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         0.620    80.622    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X66Y84         FDRE                                         f  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898    80.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    79.273 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    79.973    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    80.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.832    80.834    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X66Y84         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[11]/C
                         clock pessimism              0.056    80.889    
                         clock uncertainty            0.250    81.140    
    SLICE_X66Y84         FDRE (Hold_fdre_C_CE)       -0.016    81.124    design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[11]
  -------------------------------------------------------------------
                         required time                        -81.124    
                         arrival time                          80.622    
  -------------------------------------------------------------------
                         slack                                 -0.501    

Slack (VIOLATED) :        -0.501ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[1]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@80.000ns - clk_interpolation_design_1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.317ns  (logic 0.026ns (1.974%)  route 1.291ns (98.026%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns = ( 80.857 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.672ns = ( 79.328 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 f  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624    80.624    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    79.328 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    79.976    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    80.002 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         0.643    80.645    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X76Y77         FDRE                                         f  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[1]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898    80.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    79.273 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    79.973    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    80.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.855    80.857    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X76Y77         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[1]__0/C
                         clock pessimism              0.056    80.912    
                         clock uncertainty            0.250    81.163    
    SLICE_X76Y77         FDRE (Hold_fdre_C_CE)       -0.016    81.147    design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[1]__0
  -------------------------------------------------------------------
                         required time                        -81.147    
                         arrival time                          80.645    
  -------------------------------------------------------------------
                         slack                                 -0.501    

Slack (VIOLATED) :        -0.501ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[5]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@80.000ns - clk_interpolation_design_1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.314ns  (logic 0.026ns (1.979%)  route 1.288ns (98.021%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns = ( 80.854 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.672ns = ( 79.328 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 f  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624    80.624    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    79.328 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    79.976    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    80.002 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         0.640    80.642    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X74Y75         FDRE                                         f  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[5]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898    80.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    79.273 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    79.973    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    80.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.852    80.854    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X74Y75         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[5]__0/C
                         clock pessimism              0.056    80.909    
                         clock uncertainty            0.250    81.160    
    SLICE_X74Y75         FDRE (Hold_fdre_C_CE)       -0.016    81.144    design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[5]__0
  -------------------------------------------------------------------
                         required time                        -81.144    
                         arrival time                          80.642    
  -------------------------------------------------------------------
                         slack                                 -0.501    

Slack (VIOLATED) :        -0.501ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[6]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@80.000ns - clk_interpolation_design_1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.291ns  (logic 0.026ns (2.014%)  route 1.265ns (97.986%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 80.831 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.672ns = ( 79.328 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 f  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624    80.624    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    79.328 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    79.976    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    80.002 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         0.617    80.619    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X66Y81         FDRE                                         f  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[6]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898    80.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    79.273 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    79.973    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    80.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.829    80.831    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X66Y81         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[6]__0/C
                         clock pessimism              0.056    80.886    
                         clock uncertainty            0.250    81.137    
    SLICE_X66Y81         FDRE (Hold_fdre_C_CE)       -0.016    81.121    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[6]__0
  -------------------------------------------------------------------
                         required time                        -81.121    
                         arrival time                          80.619    
  -------------------------------------------------------------------
                         slack                                 -0.501    

Slack (VIOLATED) :        -0.501ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@80.000ns - clk_interpolation_design_1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.291ns  (logic 0.026ns (2.014%)  route 1.265ns (97.986%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 80.831 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.672ns = ( 79.328 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 f  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624    80.624    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    79.328 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    79.976    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    80.002 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         0.617    80.619    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X70Y81         FDRE                                         f  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898    80.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    79.273 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    79.973    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    80.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.829    80.831    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X70Y81         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[8]/C
                         clock pessimism              0.056    80.886    
                         clock uncertainty            0.250    81.137    
    SLICE_X70Y81         FDRE (Hold_fdre_C_CE)       -0.016    81.121    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[8]
  -------------------------------------------------------------------
                         required time                        -81.121    
                         arrival time                          80.619    
  -------------------------------------------------------------------
                         slack                                 -0.501    

Slack (VIOLATED) :        -0.501ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@80.000ns - clk_interpolation_design_1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.291ns  (logic 0.026ns (2.014%)  route 1.265ns (97.986%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 80.831 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.672ns = ( 79.328 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 f  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624    80.624    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    79.328 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    79.976    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    80.002 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         0.617    80.619    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X66Y81         FDRE                                         f  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898    80.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    79.273 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    79.973    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    80.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.829    80.831    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X66Y81         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[10]/C
                         clock pessimism              0.056    80.886    
                         clock uncertainty            0.250    81.137    
    SLICE_X66Y81         FDRE (Hold_fdre_C_CE)       -0.016    81.121    design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[10]
  -------------------------------------------------------------------
                         required time                        -81.121    
                         arrival time                          80.619    
  -------------------------------------------------------------------
                         slack                                 -0.501    

Slack (VIOLATED) :        -0.501ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@80.000ns - clk_interpolation_design_1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.291ns  (logic 0.026ns (2.014%)  route 1.265ns (97.986%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 80.831 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.672ns = ( 79.328 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 f  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.624    80.624    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    79.328 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    79.976    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    80.002 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=278, routed)         0.617    80.619    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X70Y81         FDRE                                         f  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.898    80.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    79.273 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    79.973    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    80.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.829    80.831    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X70Y81         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[3]/C
                         clock pessimism              0.056    80.886    
                         clock uncertainty            0.250    81.137    
    SLICE_X70Y81         FDRE (Hold_fdre_C_CE)       -0.016    81.121    design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[3]
  -------------------------------------------------------------------
                         required time                        -81.121    
                         arrival time                          80.619    
  -------------------------------------------------------------------
                         slack                                 -0.501    





