{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1719273332187 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1719273332187 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 24 20:55:32 2024 " "Processing started: Mon Jun 24 20:55:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1719273332187 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1719273332187 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1719273332187 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1719273332485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-arc " "Found design unit 1: ULA-arc" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719273332811 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719273332811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719273332811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadornbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadornbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadornbits-comportamento " "Found design unit 1: somadornbits-comportamento" {  } { { "somadornbits.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/somadornbits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719273332814 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadornbits " "Found entity 1: somadornbits" {  } { { "somadornbits.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/somadornbits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719273332814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719273332814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 porta_and-andi " "Found design unit 1: porta_and-andi" {  } { { "porta_and.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/porta_and.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719273332818 ""} { "Info" "ISGN_ENTITY_NAME" "1 porta_and " "Found entity 1: porta_and" {  } { { "porta_and.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/porta_and.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719273332818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719273332818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_or.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_or.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 porta_or-ori " "Found design unit 1: porta_or-ori" {  } { { "porta_or.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/porta_or.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719273332820 ""} { "Info" "ISGN_ENTITY_NAME" "1 porta_or " "Found entity 1: porta_or" {  } { { "porta_or.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/porta_or.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719273332820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719273332820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2para1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2para1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2para1-comportamento " "Found design unit 1: mux2para1-comportamento" {  } { { "mux2para1.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/mux2para1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719273332822 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2para1 " "Found entity 1: mux2para1" {  } { { "mux2para1.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/mux2para1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719273332822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719273332822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aritimetica.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aritimetica.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aritimetica-arc " "Found design unit 1: aritimetica-arc" {  } { { "aritimetica.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/aritimetica.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719273332824 ""} { "Info" "ISGN_ENTITY_NAME" "1 aritimetica " "Found entity 1: aritimetica" {  } { { "aritimetica.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/aritimetica.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719273332824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719273332824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logica.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logica.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logica-log " "Found design unit 1: logica-log" {  } { { "logica.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/logica.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719273332826 ""} { "Info" "ISGN_ENTITY_NAME" "1 logica " "Found entity 1: logica" {  } { { "logica.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/logica.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719273332826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719273332826 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULA " "Elaborating entity \"ULA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1719273332886 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ov ULA.vhd(29) " "Verilog HDL or VHDL warning at ULA.vhd(29): object \"ov\" assigned a value but never read" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1719273332889 "|ULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2para1 mux2para1:mux1 " "Elaborating entity \"mux2para1\" for hierarchy \"mux2para1:mux1\"" {  } { { "ULA.vhd" "mux1" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719273332890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logica logica:log " "Elaborating entity \"logica\" for hierarchy \"logica:log\"" {  } { { "ULA.vhd" "log" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719273332892 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "saida_porta_or logica.vhd(38) " "VHDL Process Statement warning at logica.vhd(38): signal \"saida_porta_or\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "logica.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/logica.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1719273332893 "|ULA|logica:log"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "saida_porta_and logica.vhd(40) " "VHDL Process Statement warning at logica.vhd(40): signal \"saida_porta_and\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "logica.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/logica.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1719273332893 "|ULA|logica:log"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "porta_and logica:log\|porta_and:porta_andi " "Elaborating entity \"porta_and\" for hierarchy \"logica:log\|porta_and:porta_andi\"" {  } { { "logica.vhd" "porta_andi" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/logica.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719273332894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "porta_or logica:log\|porta_or:porta_ori " "Elaborating entity \"porta_or\" for hierarchy \"logica:log\|porta_or:porta_ori\"" {  } { { "logica.vhd" "porta_ori" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/logica.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719273332896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aritimetica aritimetica:ari " "Elaborating entity \"aritimetica\" for hierarchy \"aritimetica:ari\"" {  } { { "ULA.vhd" "ari" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719273332899 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "overflow aritimetica.vhd(13) " "VHDL Signal Declaration warning at aritimetica.vhd(13): used implicit default value for signal \"overflow\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aritimetica.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/aritimetica.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1719273332903 "|ULA|aritimetica:ari"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "saida_subtrator aritimetica.vhd(45) " "VHDL Process Statement warning at aritimetica.vhd(45): signal \"saida_subtrator\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "aritimetica.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/aritimetica.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1719273332904 "|ULA|aritimetica:ari"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "saida_subtrator aritimetica.vhd(46) " "VHDL Process Statement warning at aritimetica.vhd(46): signal \"saida_subtrator\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "aritimetica.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/aritimetica.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1719273332904 "|ULA|aritimetica:ari"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "saida_somador aritimetica.vhd(52) " "VHDL Process Statement warning at aritimetica.vhd(52): signal \"saida_somador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "aritimetica.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/aritimetica.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1719273332905 "|ULA|aritimetica:ari"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Zero aritimetica.vhd(42) " "VHDL Process Statement warning at aritimetica.vhd(42): inferring latch(es) for signal or variable \"Zero\", which holds its previous value in one or more paths through the process" {  } { { "aritimetica.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/aritimetica.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1719273332905 "|ULA|aritimetica:ari"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zero aritimetica.vhd(42) " "Inferred latch for \"Zero\" at aritimetica.vhd(42)" {  } { { "aritimetica.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/aritimetica.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719273332908 "|ULA|aritimetica:ari"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadornbits aritimetica:ari\|somadornbits:somador " "Elaborating entity \"somadornbits\" for hierarchy \"aritimetica:ari\|somadornbits:somador\"" {  } { { "aritimetica.vhd" "somador" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/aritimetica.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719273332935 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "s\[4\] somadornbits.vhd(9) " "Using initial value X (don't care) for net \"s\[4\]\" at somadornbits.vhd(9)" {  } { { "somadornbits.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/somadornbits.vhd" 9 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719273332936 "|ULA|somadornbits:somador"}
{ "Warning" "WSGN_SEARCH_FILE" "somador1bit.vhd 2 1 " "Using design file somador1bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador1bit-comportamento " "Found design unit 1: somador1bit-comportamento" {  } { { "somador1bit.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/somador1bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719273332949 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador1bit " "Found entity 1: somador1bit" {  } { { "somador1bit.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/somador1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719273332949 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1719273332949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador1bit aritimetica:ari\|somadornbits:somador\|Somador1bit:\\scs:0:sc_internal:sc " "Elaborating entity \"Somador1bit\" for hierarchy \"aritimetica:ari\|somadornbits:somador\|Somador1bit:\\scs:0:sc_internal:sc\"" {  } { { "somadornbits.vhd" "\\scs:0:sc_internal:sc" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/somadornbits.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719273332949 ""}
{ "Warning" "WSGN_SEARCH_FILE" "subtratornbits.vhd 2 1 " "Using design file subtratornbits.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtratornbits-rtl " "Found design unit 1: subtratornbits-rtl" {  } { { "subtratornbits.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/subtratornbits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719273332964 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtratornbits " "Found entity 1: subtratornbits" {  } { { "subtratornbits.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/subtratornbits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719273332964 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1719273332964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtratornbits aritimetica:ari\|subtratornbits:subtrator " "Elaborating entity \"subtratornbits\" for hierarchy \"aritimetica:ari\|subtratornbits:subtrator\"" {  } { { "aritimetica.vhd" "subtrator" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/aritimetica.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719273332965 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1719273333570 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1719273333878 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719273333878 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1719273333953 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1719273333953 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Implemented 21 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1719273333953 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1719273333953 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4665 " "Peak virtual memory: 4665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1719273333969 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 24 20:55:33 2024 " "Processing ended: Mon Jun 24 20:55:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1719273333969 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1719273333969 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1719273333969 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1719273333969 ""}
