{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700440918363 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700440918363 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 19 18:41:58 2023 " "Processing started: Sun Nov 19 18:41:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700440918363 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1700440918363 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Filtro-de-imagenes -c Filtro-de-imagenes --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Filtro-de-imagenes -c Filtro-de-imagenes --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1700440918363 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1700440918647 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1700440918647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700440923925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700440923925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file main_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_tb " "Found entity 1: main_tb" {  } { { "main_tb.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/main_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700440923926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700440923926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700440923927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700440923927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/write_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/write_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 write_mem " "Found entity 1: write_mem" {  } { { "Modulos/Procesador/write_mem.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/write_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700440923929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700440923929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/topram_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/topram_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 topRam_tb " "Found entity 1: topRam_tb" {  } { { "Modulos/Procesador/topRam_tb.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/topRam_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700440923930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700440923930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/topram.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/topram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 topRam " "Found entity 1: topRam" {  } { { "Modulos/Procesador/topRam.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/topRam.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700440923931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700440923931 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "top_module.sv(38) " "Verilog HDL Module Instantiation warning at top_module.sv(38): ignored dangling comma in List of Port Connections" {  } { { "Modulos/Procesador/top_module.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/top_module.sv" 38 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Design Software" 0 -1 1700440923933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/top_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/top_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "Modulos/Procesador/top_module.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/top_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700440923933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700440923933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/sumador.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/sumador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "Modulos/Procesador/sumador.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/sumador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700440923934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700440923934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "Modulos/Procesador/register_file.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/register_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700440923936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700440923936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/pc_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/pc_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_logic " "Found entity 1: PC_logic" {  } { { "Modulos/Procesador/PC_logic.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/PC_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700440923937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700440923937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "Modulos/Procesador/mux2.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700440923938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700440923938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/mux_21.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/mux_21.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_21 " "Found entity 1: mux_21" {  } { { "Modulos/Procesador/mux_21.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/mux_21.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700440923940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700440923940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/main_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/main_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_decoder " "Found entity 1: main_decoder" {  } { { "Modulos/Procesador/main_decoder.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/main_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700440923941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700440923941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "Modulos/Procesador/imem.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700440923943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700440923943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/hhclock.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/hhclock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hhclock " "Found entity 1: hhclock" {  } { { "Modulos/Procesador/hhclock.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/hhclock.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700440923944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700440923944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "Modulos/Procesador/flopr.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700440923945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700440923945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "Modulos/Procesador/flopenr.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700440923947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700440923947 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.sv(12) " "Verilog HDL warning at extend.sv(12): extended using \"x\" or \"z\"" {  } { { "Modulos/Procesador/extend.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/extend.sv" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1700440923948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "Modulos/Procesador/extend.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700440923948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700440923948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/dmem_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/dmem_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem_tb " "Found entity 1: dmem_tb" {  } { { "Modulos/Procesador/dmem_tb.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/dmem_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700440923949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700440923949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "Modulos/Procesador/dmem.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/dmem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700440923951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700440923951 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(27) " "Verilog HDL warning at decoder.sv(27): extended using \"x\" or \"z\"" {  } { { "Modulos/Procesador/decoder.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/decoder.sv" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1700440923952 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(40) " "Verilog HDL warning at decoder.sv(40): extended using \"x\" or \"z\"" {  } { { "Modulos/Procesador/decoder.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/decoder.sv" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1700440923952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "Modulos/Procesador/decoder.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700440923952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700440923952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/deco_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/deco_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Deco_ALU " "Found entity 1: Deco_ALU" {  } { { "Modulos/Procesador/Deco_ALU.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/Deco_ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700440923954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700440923954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "Modulos/Procesador/datapath.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700440923955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700440923955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/d_fflopreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/d_fflopreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_fflopReg " "Found entity 1: D_fflopReg" {  } { { "Modulos/Procesador/D_fflopReg.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/D_fflopReg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700440923957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700440923957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "Modulos/Procesador/controller.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700440923958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700440923958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "Modulos/Procesador/control_unit.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/control_unit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700440923960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700440923960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/condition_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/condition_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condition_logic " "Found entity 1: condition_logic" {  } { { "Modulos/Procesador/condition_logic.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/condition_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700440923961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700440923961 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CondEx condEX condition_check.sv(3) " "Verilog HDL Declaration information at condition_check.sv(3): object \"CondEx\" differs only in case from object \"condEX\" in the same scope" {  } { { "Modulos/Procesador/condition_check.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/condition_check.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1700440923962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/condition_check.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/condition_check.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condition_check " "Found entity 1: condition_check" {  } { { "Modulos/Procesador/condition_check.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/condition_check.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700440923963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700440923963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/cond_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/cond_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condlogic " "Found entity 1: condlogic" {  } { { "Modulos/Procesador/cond_logic.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/cond_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700440923964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700440923964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/cond_check.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/cond_check.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cond_check " "Found entity 1: cond_check" {  } { { "Modulos/Procesador/cond_check.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/cond_check.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700440923965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700440923965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm " "Found entity 1: arm" {  } { { "Modulos/Procesador/arm.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/arm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700440923967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700440923967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/aluaritmetic.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/aluaritmetic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AluAritmetic " "Found entity 1: AluAritmetic" {  } { { "Modulos/Procesador/AluAritmetic.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/AluAritmetic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700440923968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700440923968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "Modulos/Procesador/alu.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700440923969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700440923969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/procesador/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/procesador/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "Modulos/Procesador/adder.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700440923971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700440923971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/vga/counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos/vga/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Modulos/VGA/Counter.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/VGA/Counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700440923972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700440923972 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addr_cont top_module.sv(17) " "Verilog HDL Implicit Net warning at top_module.sv(17): created implicit net for \"addr_cont\"" {  } { { "Modulos/Procesador/top_module.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/top_module.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1700440923972 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topRam " "Elaborating entity \"topRam\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1700440924033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:mem " "Elaborating entity \"ram\" for hierarchy \"ram:mem\"" {  } { { "Modulos/Procesador/topRam.sv" "mem" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/topRam.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700440924034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:mem\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/ram.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700440924066 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:mem\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/ram.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1700440924071 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700440924071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700440924071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram_data.mif " "Parameter \"init_file\" = \"ram_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700440924071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700440924071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700440924071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700440924071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700440924071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700440924071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700440924071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700440924071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700440924071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700440924071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700440924071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700440924071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700440924071 ""}  } { { "ram.v" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/ram.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1700440924071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mpo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mpo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mpo1 " "Found entity 1: altsyncram_mpo1" {  } { { "db/altsyncram_mpo1.tdf" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/db/altsyncram_mpo1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700440924142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700440924142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mpo1 ram:mem\|altsyncram:altsyncram_component\|altsyncram_mpo1:auto_generated " "Elaborating entity \"altsyncram_mpo1\" for hierarchy \"ram:mem\|altsyncram:altsyncram_component\|altsyncram_mpo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700440924142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700440924183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700440924183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla ram:mem\|altsyncram:altsyncram_component\|altsyncram_mpo1:auto_generated\|decode_dla:decode3 " "Elaborating entity \"decode_dla\" for hierarchy \"ram:mem\|altsyncram:altsyncram_component\|altsyncram_mpo1:auto_generated\|decode_dla:decode3\"" {  } { { "db/altsyncram_mpo1.tdf" "decode3" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/db/altsyncram_mpo1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700440924183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/db/decode_61a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700440924220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700440924220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a ram:mem\|altsyncram:altsyncram_component\|altsyncram_mpo1:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"ram:mem\|altsyncram:altsyncram_component\|altsyncram_mpo1:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_mpo1.tdf" "rden_decode" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/db/altsyncram_mpo1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700440924220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/db/mux_ahb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700440924258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700440924258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb ram:mem\|altsyncram:altsyncram_component\|altsyncram_mpo1:auto_generated\|mux_ahb:mux2 " "Elaborating entity \"mux_ahb\" for hierarchy \"ram:mem\|altsyncram:altsyncram_component\|altsyncram_mpo1:auto_generated\|mux_ahb:mux2\"" {  } { { "db/altsyncram_mpo1.tdf" "mux2" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/db/altsyncram_mpo1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700440924258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:cont " "Elaborating entity \"Counter\" for hierarchy \"Counter:cont\"" {  } { { "Modulos/Procesador/topRam.sv" "cont" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/topRam.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700440924266 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Counter.sv(18) " "Verilog HDL assignment warning at Counter.sv(18): truncated value with size 32 to match size of target (16)" {  } { { "Modulos/VGA/Counter.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/VGA/Counter.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1700440924266 "|topRam|Counter:cont"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_mem write_mem:escribir " "Elaborating entity \"write_mem\" for hierarchy \"write_mem:escribir\"" {  } { { "Modulos/Procesador/topRam.sv" "escribir" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/topRam.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700440924281 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data write_mem.sv(8) " "Verilog HDL Always Construct warning at write_mem.sv(8): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/Procesador/write_mem.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/write_mem.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1700440924282 "|topRam|write_mem:escribir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] write_mem.sv(8) " "Inferred latch for \"data\[0\]\" at write_mem.sv(8)" {  } { { "Modulos/Procesador/write_mem.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1700440924282 "|topRam|write_mem:escribir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] write_mem.sv(8) " "Inferred latch for \"data\[1\]\" at write_mem.sv(8)" {  } { { "Modulos/Procesador/write_mem.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1700440924282 "|topRam|write_mem:escribir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] write_mem.sv(8) " "Inferred latch for \"data\[2\]\" at write_mem.sv(8)" {  } { { "Modulos/Procesador/write_mem.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1700440924282 "|topRam|write_mem:escribir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] write_mem.sv(8) " "Inferred latch for \"data\[3\]\" at write_mem.sv(8)" {  } { { "Modulos/Procesador/write_mem.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1700440924282 "|topRam|write_mem:escribir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] write_mem.sv(8) " "Inferred latch for \"data\[4\]\" at write_mem.sv(8)" {  } { { "Modulos/Procesador/write_mem.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1700440924282 "|topRam|write_mem:escribir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] write_mem.sv(8) " "Inferred latch for \"data\[5\]\" at write_mem.sv(8)" {  } { { "Modulos/Procesador/write_mem.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1700440924282 "|topRam|write_mem:escribir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] write_mem.sv(8) " "Inferred latch for \"data\[6\]\" at write_mem.sv(8)" {  } { { "Modulos/Procesador/write_mem.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1700440924282 "|topRam|write_mem:escribir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] write_mem.sv(8) " "Inferred latch for \"data\[7\]\" at write_mem.sv(8)" {  } { { "Modulos/Procesador/write_mem.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1700440924282 "|topRam|write_mem:escribir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] write_mem.sv(8) " "Inferred latch for \"data\[8\]\" at write_mem.sv(8)" {  } { { "Modulos/Procesador/write_mem.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1700440924282 "|topRam|write_mem:escribir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] write_mem.sv(8) " "Inferred latch for \"data\[9\]\" at write_mem.sv(8)" {  } { { "Modulos/Procesador/write_mem.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1700440924282 "|topRam|write_mem:escribir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\] write_mem.sv(8) " "Inferred latch for \"data\[10\]\" at write_mem.sv(8)" {  } { { "Modulos/Procesador/write_mem.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1700440924282 "|topRam|write_mem:escribir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\] write_mem.sv(8) " "Inferred latch for \"data\[11\]\" at write_mem.sv(8)" {  } { { "Modulos/Procesador/write_mem.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1700440924282 "|topRam|write_mem:escribir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\] write_mem.sv(8) " "Inferred latch for \"data\[12\]\" at write_mem.sv(8)" {  } { { "Modulos/Procesador/write_mem.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1700440924282 "|topRam|write_mem:escribir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\] write_mem.sv(8) " "Inferred latch for \"data\[13\]\" at write_mem.sv(8)" {  } { { "Modulos/Procesador/write_mem.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1700440924282 "|topRam|write_mem:escribir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\] write_mem.sv(8) " "Inferred latch for \"data\[14\]\" at write_mem.sv(8)" {  } { { "Modulos/Procesador/write_mem.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1700440924282 "|topRam|write_mem:escribir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\] write_mem.sv(8) " "Inferred latch for \"data\[15\]\" at write_mem.sv(8)" {  } { { "Modulos/Procesador/write_mem.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1700440924282 "|topRam|write_mem:escribir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[16\] write_mem.sv(8) " "Inferred latch for \"data\[16\]\" at write_mem.sv(8)" {  } { { "Modulos/Procesador/write_mem.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1700440924282 "|topRam|write_mem:escribir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[17\] write_mem.sv(8) " "Inferred latch for \"data\[17\]\" at write_mem.sv(8)" {  } { { "Modulos/Procesador/write_mem.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1700440924282 "|topRam|write_mem:escribir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[18\] write_mem.sv(8) " "Inferred latch for \"data\[18\]\" at write_mem.sv(8)" {  } { { "Modulos/Procesador/write_mem.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1700440924282 "|topRam|write_mem:escribir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[19\] write_mem.sv(8) " "Inferred latch for \"data\[19\]\" at write_mem.sv(8)" {  } { { "Modulos/Procesador/write_mem.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1700440924282 "|topRam|write_mem:escribir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[20\] write_mem.sv(8) " "Inferred latch for \"data\[20\]\" at write_mem.sv(8)" {  } { { "Modulos/Procesador/write_mem.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1700440924282 "|topRam|write_mem:escribir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[21\] write_mem.sv(8) " "Inferred latch for \"data\[21\]\" at write_mem.sv(8)" {  } { { "Modulos/Procesador/write_mem.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1700440924282 "|topRam|write_mem:escribir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[22\] write_mem.sv(8) " "Inferred latch for \"data\[22\]\" at write_mem.sv(8)" {  } { { "Modulos/Procesador/write_mem.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1700440924282 "|topRam|write_mem:escribir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[23\] write_mem.sv(8) " "Inferred latch for \"data\[23\]\" at write_mem.sv(8)" {  } { { "Modulos/Procesador/write_mem.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1700440924282 "|topRam|write_mem:escribir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[24\] write_mem.sv(8) " "Inferred latch for \"data\[24\]\" at write_mem.sv(8)" {  } { { "Modulos/Procesador/write_mem.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1700440924282 "|topRam|write_mem:escribir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[25\] write_mem.sv(8) " "Inferred latch for \"data\[25\]\" at write_mem.sv(8)" {  } { { "Modulos/Procesador/write_mem.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1700440924282 "|topRam|write_mem:escribir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[26\] write_mem.sv(8) " "Inferred latch for \"data\[26\]\" at write_mem.sv(8)" {  } { { "Modulos/Procesador/write_mem.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1700440924282 "|topRam|write_mem:escribir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[27\] write_mem.sv(8) " "Inferred latch for \"data\[27\]\" at write_mem.sv(8)" {  } { { "Modulos/Procesador/write_mem.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1700440924282 "|topRam|write_mem:escribir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[28\] write_mem.sv(8) " "Inferred latch for \"data\[28\]\" at write_mem.sv(8)" {  } { { "Modulos/Procesador/write_mem.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1700440924282 "|topRam|write_mem:escribir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[29\] write_mem.sv(8) " "Inferred latch for \"data\[29\]\" at write_mem.sv(8)" {  } { { "Modulos/Procesador/write_mem.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1700440924282 "|topRam|write_mem:escribir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[30\] write_mem.sv(8) " "Inferred latch for \"data\[30\]\" at write_mem.sv(8)" {  } { { "Modulos/Procesador/write_mem.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1700440924282 "|topRam|write_mem:escribir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[31\] write_mem.sv(8) " "Inferred latch for \"data\[31\]\" at write_mem.sv(8)" {  } { { "Modulos/Procesador/write_mem.sv" "" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1700440924282 "|topRam|write_mem:escribir"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_21 mux_21:mux_21 " "Elaborating entity \"mux_21\" for hierarchy \"mux_21:mux_21\"" {  } { { "Modulos/Procesador/topRam.sv" "mux_21" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/topRam.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700440924283 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "address\[15\] address\[15\] " "Net \"address\[15\]\", which fans out to \"address\[15\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "write_mem:escribir\|addr\[15\] " "Net is fed by \"write_mem:escribir\|addr\[15\]\"" {  } { { "Modulos/Procesador/write_mem.sv" "addr\[15\]" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/write_mem.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1700440924349 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_21:mux_21\|C\[15\] " "Net is fed by \"mux_21:mux_21\|C\[15\]\"" {  } { { "Modulos/Procesador/mux_21.sv" "C\[15\]" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/mux_21.sv" 5 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1700440924349 ""}  } { { "Modulos/Procesador/topRam.sv" "address\[15\]" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/topRam.sv" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Design Software" 0 -1 1700440924349 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "address\[14\] address\[14\] " "Net \"address\[14\]\", which fans out to \"address\[14\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "write_mem:escribir\|addr\[14\] " "Net is fed by \"write_mem:escribir\|addr\[14\]\"" {  } { { "Modulos/Procesador/write_mem.sv" "addr\[14\]" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/write_mem.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1700440924349 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_21:mux_21\|C\[14\] " "Net is fed by \"mux_21:mux_21\|C\[14\]\"" {  } { { "Modulos/Procesador/mux_21.sv" "C\[14\]" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/mux_21.sv" 5 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1700440924349 ""}  } { { "Modulos/Procesador/topRam.sv" "address\[14\]" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/topRam.sv" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Design Software" 0 -1 1700440924349 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "address\[13\] address\[13\] " "Net \"address\[13\]\", which fans out to \"address\[13\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "write_mem:escribir\|addr\[13\] " "Net is fed by \"write_mem:escribir\|addr\[13\]\"" {  } { { "Modulos/Procesador/write_mem.sv" "addr\[13\]" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/write_mem.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1700440924349 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_21:mux_21\|C\[13\] " "Net is fed by \"mux_21:mux_21\|C\[13\]\"" {  } { { "Modulos/Procesador/mux_21.sv" "C\[13\]" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/mux_21.sv" 5 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1700440924349 ""}  } { { "Modulos/Procesador/topRam.sv" "address\[13\]" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/topRam.sv" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Design Software" 0 -1 1700440924349 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "address\[12\] address\[12\] " "Net \"address\[12\]\", which fans out to \"address\[12\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "write_mem:escribir\|addr\[12\] " "Net is fed by \"write_mem:escribir\|addr\[12\]\"" {  } { { "Modulos/Procesador/write_mem.sv" "addr\[12\]" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/write_mem.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1700440924349 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_21:mux_21\|C\[12\] " "Net is fed by \"mux_21:mux_21\|C\[12\]\"" {  } { { "Modulos/Procesador/mux_21.sv" "C\[12\]" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/mux_21.sv" 5 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1700440924349 ""}  } { { "Modulos/Procesador/topRam.sv" "address\[12\]" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/topRam.sv" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Design Software" 0 -1 1700440924349 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "address\[11\] address\[11\] " "Net \"address\[11\]\", which fans out to \"address\[11\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "write_mem:escribir\|addr\[11\] " "Net is fed by \"write_mem:escribir\|addr\[11\]\"" {  } { { "Modulos/Procesador/write_mem.sv" "addr\[11\]" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/write_mem.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1700440924349 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_21:mux_21\|C\[11\] " "Net is fed by \"mux_21:mux_21\|C\[11\]\"" {  } { { "Modulos/Procesador/mux_21.sv" "C\[11\]" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/mux_21.sv" 5 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1700440924349 ""}  } { { "Modulos/Procesador/topRam.sv" "address\[11\]" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/topRam.sv" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Design Software" 0 -1 1700440924349 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "address\[10\] address\[10\] " "Net \"address\[10\]\", which fans out to \"address\[10\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "write_mem:escribir\|addr\[10\] " "Net is fed by \"write_mem:escribir\|addr\[10\]\"" {  } { { "Modulos/Procesador/write_mem.sv" "addr\[10\]" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/write_mem.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1700440924349 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_21:mux_21\|C\[10\] " "Net is fed by \"mux_21:mux_21\|C\[10\]\"" {  } { { "Modulos/Procesador/mux_21.sv" "C\[10\]" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/mux_21.sv" 5 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1700440924349 ""}  } { { "Modulos/Procesador/topRam.sv" "address\[10\]" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/topRam.sv" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Design Software" 0 -1 1700440924349 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "address\[9\] address\[9\] " "Net \"address\[9\]\", which fans out to \"address\[9\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "write_mem:escribir\|addr\[9\] " "Net is fed by \"write_mem:escribir\|addr\[9\]\"" {  } { { "Modulos/Procesador/write_mem.sv" "addr\[9\]" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/write_mem.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1700440924349 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_21:mux_21\|C\[9\] " "Net is fed by \"mux_21:mux_21\|C\[9\]\"" {  } { { "Modulos/Procesador/mux_21.sv" "C\[9\]" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/mux_21.sv" 5 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1700440924349 ""}  } { { "Modulos/Procesador/topRam.sv" "address\[9\]" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/topRam.sv" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Design Software" 0 -1 1700440924349 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "address\[8\] address\[8\] " "Net \"address\[8\]\", which fans out to \"address\[8\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "write_mem:escribir\|addr\[8\] " "Net is fed by \"write_mem:escribir\|addr\[8\]\"" {  } { { "Modulos/Procesador/write_mem.sv" "addr\[8\]" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/write_mem.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1700440924349 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_21:mux_21\|C\[8\] " "Net is fed by \"mux_21:mux_21\|C\[8\]\"" {  } { { "Modulos/Procesador/mux_21.sv" "C\[8\]" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/mux_21.sv" 5 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1700440924349 ""}  } { { "Modulos/Procesador/topRam.sv" "address\[8\]" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/topRam.sv" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Design Software" 0 -1 1700440924349 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "address\[7\] address\[7\] " "Net \"address\[7\]\", which fans out to \"address\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "write_mem:escribir\|addr\[7\] " "Net is fed by \"write_mem:escribir\|addr\[7\]\"" {  } { { "Modulos/Procesador/write_mem.sv" "addr\[7\]" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/write_mem.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1700440924349 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_21:mux_21\|C\[7\] " "Net is fed by \"mux_21:mux_21\|C\[7\]\"" {  } { { "Modulos/Procesador/mux_21.sv" "C\[7\]" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/mux_21.sv" 5 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1700440924349 ""}  } { { "Modulos/Procesador/topRam.sv" "address\[7\]" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/topRam.sv" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Design Software" 0 -1 1700440924349 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "address\[6\] address\[6\] " "Net \"address\[6\]\", which fans out to \"address\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "write_mem:escribir\|addr\[6\] " "Net is fed by \"write_mem:escribir\|addr\[6\]\"" {  } { { "Modulos/Procesador/write_mem.sv" "addr\[6\]" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/write_mem.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1700440924349 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_21:mux_21\|C\[6\] " "Net is fed by \"mux_21:mux_21\|C\[6\]\"" {  } { { "Modulos/Procesador/mux_21.sv" "C\[6\]" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/mux_21.sv" 5 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1700440924349 ""}  } { { "Modulos/Procesador/topRam.sv" "address\[6\]" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/topRam.sv" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Design Software" 0 -1 1700440924349 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "address\[5\] address\[5\] " "Net \"address\[5\]\", which fans out to \"address\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "write_mem:escribir\|addr\[5\] " "Net is fed by \"write_mem:escribir\|addr\[5\]\"" {  } { { "Modulos/Procesador/write_mem.sv" "addr\[5\]" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/write_mem.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1700440924350 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_21:mux_21\|C\[5\] " "Net is fed by \"mux_21:mux_21\|C\[5\]\"" {  } { { "Modulos/Procesador/mux_21.sv" "C\[5\]" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/mux_21.sv" 5 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1700440924350 ""}  } { { "Modulos/Procesador/topRam.sv" "address\[5\]" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/topRam.sv" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Design Software" 0 -1 1700440924350 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "address\[4\] address\[4\] " "Net \"address\[4\]\", which fans out to \"address\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "write_mem:escribir\|addr\[4\] " "Net is fed by \"write_mem:escribir\|addr\[4\]\"" {  } { { "Modulos/Procesador/write_mem.sv" "addr\[4\]" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/write_mem.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1700440924350 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_21:mux_21\|C\[4\] " "Net is fed by \"mux_21:mux_21\|C\[4\]\"" {  } { { "Modulos/Procesador/mux_21.sv" "C\[4\]" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/mux_21.sv" 5 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1700440924350 ""}  } { { "Modulos/Procesador/topRam.sv" "address\[4\]" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/topRam.sv" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Design Software" 0 -1 1700440924350 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "address\[3\] address\[3\] " "Net \"address\[3\]\", which fans out to \"address\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "write_mem:escribir\|addr\[3\] " "Net is fed by \"write_mem:escribir\|addr\[3\]\"" {  } { { "Modulos/Procesador/write_mem.sv" "addr\[3\]" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/write_mem.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1700440924350 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_21:mux_21\|C\[3\] " "Net is fed by \"mux_21:mux_21\|C\[3\]\"" {  } { { "Modulos/Procesador/mux_21.sv" "C\[3\]" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/mux_21.sv" 5 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1700440924350 ""}  } { { "Modulos/Procesador/topRam.sv" "address\[3\]" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/topRam.sv" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Design Software" 0 -1 1700440924350 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "address\[2\] address\[2\] " "Net \"address\[2\]\", which fans out to \"address\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "write_mem:escribir\|addr\[2\] " "Net is fed by \"write_mem:escribir\|addr\[2\]\"" {  } { { "Modulos/Procesador/write_mem.sv" "addr\[2\]" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/write_mem.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1700440924350 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_21:mux_21\|C\[2\] " "Net is fed by \"mux_21:mux_21\|C\[2\]\"" {  } { { "Modulos/Procesador/mux_21.sv" "C\[2\]" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/mux_21.sv" 5 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1700440924350 ""}  } { { "Modulos/Procesador/topRam.sv" "address\[2\]" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/topRam.sv" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Design Software" 0 -1 1700440924350 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "address\[1\] address\[1\] " "Net \"address\[1\]\", which fans out to \"address\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "write_mem:escribir\|addr\[1\] " "Net is fed by \"write_mem:escribir\|addr\[1\]\"" {  } { { "Modulos/Procesador/write_mem.sv" "addr\[1\]" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/write_mem.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1700440924350 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_21:mux_21\|C\[1\] " "Net is fed by \"mux_21:mux_21\|C\[1\]\"" {  } { { "Modulos/Procesador/mux_21.sv" "C\[1\]" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/mux_21.sv" 5 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1700440924350 ""}  } { { "Modulos/Procesador/topRam.sv" "address\[1\]" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/topRam.sv" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Design Software" 0 -1 1700440924350 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "address\[0\] address\[0\] " "Net \"address\[0\]\", which fans out to \"address\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "write_mem:escribir\|addr\[0\] " "Net is fed by \"write_mem:escribir\|addr\[0\]\"" {  } { { "Modulos/Procesador/write_mem.sv" "addr\[0\]" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/write_mem.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1700440924350 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_21:mux_21\|C\[0\] " "Net is fed by \"mux_21:mux_21\|C\[0\]\"" {  } { { "Modulos/Procesador/mux_21.sv" "C\[0\]" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/mux_21.sv" 5 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1700440924350 ""}  } { { "Modulos/Procesador/topRam.sv" "address\[0\]" { Text "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/topRam.sv" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Design Software" 0 -1 1700440924350 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1700440924364 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/output_files/Filtro-de-imagenes.map.smsg " "Generated suppressed messages file C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/output_files/Filtro-de-imagenes.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1700440924394 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 48 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 48 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700440924400 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 19 18:42:04 2023 " "Processing ended: Sun Nov 19 18:42:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700440924400 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700440924400 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700440924400 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1700440924400 ""}
