================================================================================ 
Commit: 178601c1346268e1be9a12c910236096989e1e5c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:29:25 2023 +0530 
-------------------------------------------------------------------------------- 
Updated files Doxygen, ClientOneSiliconPkg/SiPkg.dec and LICENSE.txt
Code clean up.

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/Readme.md
ClientOneSiliconPkg/SiPkg.dec
LICENSE.txt
MeteorLakeBoardPkg/BiosId.env
MeteorLakeBoardPkg/CapsuleUpdateConfig/.gitignore
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Ucode/.gitignore

================================================================================ 
Commit: 71af918a597edc5f90a30045a5888bdc60a020bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:17:44 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.16.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Nov 14 13:55:15 2023 -0800
Change-Id: I74b50b261ad1051d9719a774aa780d42fc8d2dbb
Original commit hash: 090b3e6f13c1be7a299f9f7921af26b5147f3f46

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 787f5fb0988850edfe4f24a2e7d8cdd3486d5882 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:17:39 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-H | LP5 DDR5] Set WAKE_ON_WR_RETRAINING to 0

[Feature Description]
A memory corruption issue was causing display underrun in GFX.
A similar issue was noted in MTL-S. Until a solution is found, the fix
for now is to include MTL-M/P into the current MTL-S fix.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL-H

Hsd-es-id: 22019100409
Original commit date: Tue Nov 14 11:51:23 2023 -0800
Change-Id: I09cd6fd00d1b61e8f31c6caf54b773a5a083db81
Original commit hash: 947197b0c236346c93acf6f8354b23088220bd5f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMaintenance.c

================================================================================ 
Commit: 18a8350fe0a49023373e1ce4223cbf2de9d65a86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:17:34 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3424_87

Hsd-es-id: N/A"
Original commit date: Mon Nov 13 23:32:01 2023 -0800
Original commit hash: e957a795136c3a9004a892bae953a7217103e546

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0be8a41c316c74b7c69f47d5e5ccceed72d33bc7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:17:30 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.16.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Nov 9 17:31:08 2023 -0800
Change-Id: I1e08c54f933daeb4d6ba73fdc480eec8874f671c
Original commit hash: 69f8c7ee32b0ec19b0e22cfd6c33cd1e9d680f74

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 28ae10c3d45a261a84942c114e4576864012b46d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:17:26 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.15.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Nov 9 17:30:44 2023 -0800
Change-Id: I5e61c57af6e7ae06fb84c57b6f8081cca05ec26a
Original commit hash: 9ed5884403a260eb364c99be3b860ea4edd434fe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 305ab281e44bf919c90f26040fe148e1fa1782ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:17:23 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Update Left/Right Edges RefPI and RefPI4xover

[Feature Description]
MRC must implement new formulas for RefPi and RefPi4Xover
Left/Right Offsets at Vmin/Vmax respectively as follows,

RefPi:
LeftEdge@Vmin:(G4 ? 8 + 3.2*DataRateInGTs : 16)
LeftEdge@Vmax:(G4 ? 5 + 1.9*DataRateInGTs : 11)
RightEdge@Vmin:(G4 ? 200 : 120)
RightEdge@Vmax:(G4 ? 190 : 115)

RefPi4XOver:
LeftEdge@Vmin:(G4 ? 11 + 0.5*DataRateInGTs : 10)
LeftEdge@Vmax:(G4 ? 8 - 2*DataRateInGTs : 0)
RightEdge@Vmin:(66 + 2.4*DataRateInGTs)
RightEdge@Vmax:(G4 ? 62 - 0.6*DataRateInGTs : 62)

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22019081589
Original commit date: Wed Nov 8 18:37:30 2023 -0800
Change-Id: I81a8b2244f72c712a87731645ffc0f23758e4995
Original commit hash: 92652dd070f226d95d706d1426ed3cb09d8337f2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 02f4a0279c9d0272307672816ac775fbfd7b5d5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:17:19 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.15.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Nov 9 17:29:59 2023 -0800
Change-Id: I7a4d07994aad31c8f89ec04009f8fefd8243fc18
Original commit hash: fb6d9631f725f5debbe4e4e422819a713303c7a5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 36421d0de1945355981a901f80ac37361dfbe53f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:17:15 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] PPV parts failed on memory data...

[Feature Description]
MRC must change PMBiasAdj from 0 to 1 in PHY VccClkControl,
VccIogControl, VccDdqControl as temporary fix for resolving PPV failures at cool
temperature (10C)

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019080984
Original commit date: Wed Nov 8 13:55:42 2023 -0800
Change-Id: Ia3a27bbc075eda95306514e75827d1d13ccfcd4b
Original commit hash: bd4ce699140d8c9b75ff155a150bcdafc410074a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 79a922d4779c7078b9a08dfb83cdef92a67b9881 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:17:11 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.15.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Nov 9 17:29:05 2023 -0800
Change-Id: Ia063c357b6257fbdbb8f2baa919a2ffa629d5058
Original commit hash: 5a1427442b879fd99cc76837f4b6f86b259654d7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4d1e59cd4dd9d94851899414c9db81aa290039c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:17:07 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-P | DDR5] Limit Frequency for 1anm Dimms

[Feature Description]
If the DIMM is a 1anm DIMM, limit the DIMM Max Frequency

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S, P

Hsd-es-id: 22019052691, 22019057564
Original commit date: Wed Nov 1 13:51:42 2023 -0700
Change-Id: I1b4927b0eba45bd6e12f917c388232f9b1a1e392
Original commit hash: 5a8fc2fa0c7768bd7cab07f07bfff2477140b397

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 84a2d50a5a241c5b6319f6599124e53a109aa250 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:17:03 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.15.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Nov 9 17:20:05 2023 -0800
Change-Id: I9811f871216238013a2c1ea8df46ef9fb4e57486
Original commit hash: 6320b6cb48b6d1fcea25e1d9db11bb5ebfeef2e8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 084163d30798df0583f185e468fed9d99c2036dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:16:59 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3424_86

Hsd-es-id: N/A"
Original commit date: Mon Nov 13 22:38:55 2023 -0800
Original commit hash: 970fc48f1fab9a3af72a4b5d646322a5a1db0642

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7d9423216c2929aef36abe94f85264f82845a962 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:16:55 2023 +0530 
-------------------------------------------------------------------------------- 
[TCSS] UCSI 1.2 - 2.0 switch to support both Win10 and Win11

[Feature Description]
For the UCM driver to not Yellow Bang during the boot on Win 10,
one of the platform ingredient/s shall limit the sizes of the two
commands to remove the new fields to imitate UCSI 1.2, and on Win11
the same ingredient/s shall not restrict those commands to work per
UCSI 2.0 specification. On Win11 it was requested to
implement the _DSM function 5 to differentiate if platform does support
UCSI 2.0 truly. However, OS does not call _DSM when resume from
hibernate shutdown. In that case, user may remove power after
hibernate shutdown, then it is G3 for next boot. EC can not save data
in G3 case. To achieve that the platform ingredients have to be
enlighten on the operating systems running by user selection,
UCSI 1.2 for Win 10 or UCSI 2.0 for Win11; which meant a BIOS boot time
switch to share the platform preference to EC.

Package/Module:MeteorLakePlatSamplePkg, EcFeaturePkg

[Impacted Platform]
All

Hsd-es-id: 14020675649
Original commit date: Tue Oct 24 14:59:20 2023 -0700
Change-Id: I3005d8351824c61e345ac18c3588630779446e04
Original commit hash: defab640149aa607061cf25121b010fccd13d61c

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/Include/Library/EcMiscLib.h
Features/Ec/EcFeaturePkg/IncludePrivate/EcCommands.h
Features/Ec/EcFeaturePkg/Library/BaseEcMiscLib/BaseEcMiscLib.c
Features/Ec/EcFeaturePkg/Library/BaseEcMiscLibNull/BaseEcMiscLibNull.c
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeC.asl
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.c
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.inf

================================================================================ 
Commit: 25791ee5b7cb92944f21b94b65df966498cd772e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:16:51 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.14.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Nov 7 17:12:39 2023 -0800
Original commit hash: f5efc2150dfc4e2bdea8f5af0913bbdfd3d950cf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 96044f0a54f9e071f4a94edb8c3bb13e9aa6a971 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:16:47 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.13.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Nov 7 17:11:08 2023 -0800
Original commit hash: 97c311eae0ebc457900145052cee510ed91aeff6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: af2f663087e1c85ec96c5ead7a6773d5e128bd68 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:16:43 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] RefPI training enhancement

[Feature Description]
1) MRC must implement look up table of temperature coefficients based on
Silicon data from 4 data rates on per partition group basis.

2) Temperature coefficients for intermediate data rates should be
interpolated based on Qclk frequency of adjacent look up table points
i.e.
for x1<Qclk<x2, temp Co y= y1 + (x-x1)*(y2-y1)/(x2-x1) at Qclk=x

3) For Qclk <800MHz, use temperature coefficients of 800MHz
For Qclk >2800MHz, use temperature coefficients of 2800MHz

4) MRC must run RefPI/RefPI4xover FSMs 10 times at Vmin and Vmax
and use average of these results for RefPI/RefPI4xover values
and offset calculation, additions for average calculation need to be
done as reference to the 1st data point (not absolute value)
to take care of wrap around issue.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019065973
Original commit date: Tue Oct 24 01:35:00 2023 -0700
Change-Id: I2dbf80cc9a467f0f7143d2085f945053f5c3eedc
Original commit hash: fda894e4ae902bf8f8f523eecd5c768cfa50219f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfigPrivate.h

================================================================================ 
Commit: 3e8c061156929e582a73be2fd9b5e7edd6ce78c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:16:39 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.13.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 20:39:53 2023 -0700
Change-Id: Id0366f031c94775e5cb4264a943b48a3f349e2c0
Original commit hash: b3eb2363b15a3fdc702c2496b6d083640b548494

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c6d2e79e428160e86e129aabaa4f060eba3b654d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:16:35 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.12.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Nov 6 14:24:59 2023 -0800
Original commit hash: 077bd42708d9aa3e4f06b518a656b57b09736e63

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cba8d19ece9b7f513ec9ab5688d4b60e6e7ef162 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:16:31 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] MRC 1.1.10.0 dropped OSPID/ISPID=2...

[Issue Description]
MRC 1.1.10.0 Release dropped OSPID/ISPID=2 pointer separation

[Resolution]
Reinstate the OSPID=2 and ISPID=2 for all cases to increase
the MC/DDR SPID FIFO pointer separation by 1 additional QCLK.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019069607
Original commit date: Mon Nov 6 12:06:23 2023 -0800
Change-Id: I92b81a2b38b248dc7810d52680f51ce0e8d25d81
Original commit hash: 8eeb3b16e32b92991ebcf5b1962538aa0449e86d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcSchedulerParameters.c

================================================================================ 
Commit: 28f1de4a836c73e937b553a147f37a0124428561 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:16:27 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3424_85

Hsd-es-id: N/A"
Original commit date: Sun Nov 5 23:38:44 2023 -0800
Original commit hash: 845d5f9e30d6e18896e24886aa4e2edbd893dc68

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 94b60eaccc49bcd6ece6cfe3c9f02ba1a8ffbeec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:16:23 2023 +0530 
-------------------------------------------------------------------------------- 
Enhance Gfx dynamic DID to take into account memory capacity

[Feature Description]
Enhance Gfx dynamic DID to take into account memory capacity

Package/Module: Graphics

[Impacted Platform]
ALL

Hsd-es-id: 16022440068
Original commit date: Mon Oct 23 16:50:03 2023 +0530
Change-Id: I4aa9d15a240ddb05b604d989266a2953d412f5dc
Original commit hash: faa99b5d886db0b4c44ca27db6463ad81fc620c7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsPmInit.c

================================================================================ 
Commit: 53d4c8720d756b9973e3a6124a45b40a18027b49 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:16:18 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.12.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 10:08:02 2023 -0700
Change-Id: I6e3fe74ba142a64110cc270bd26f39f9be3751d8
Original commit hash: bea6c41e3656a8dcdcd76c4196f4b0b6aaa6b6ed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b726295961140bd1c64d134507a43bf395a12b9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:16:14 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.11.11

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 10:07:20 2023 -0700
Change-Id: I5228ab5c1b9cdfd3a5e522f3ac4be46b95113657
Original commit hash: 8988cafd0c8c33cc96ffe6b391d7fdfbf739461f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3f946bc9bd97e5f51c6e5fb29e85ac088ccdfabf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:16:10 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P MTL-M MTL-S | DDR5] Add to approve 5600 dimm ID

[Feature Description]
Add an Vendor ID to approve 5600 list

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019028146
Original commit date: Fri Oct 27 07:28:37 2023 -0700
Change-Id: Id451db911c8865d521697ceccc546d48638a0000
Original commit hash: c97f4463c4ae37b4d280af11ef910e88b01706b5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.h

================================================================================ 
Commit: e4f747734932c4ddab9e4fb1735224bd436b14d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:16:05 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.11.10

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 10:07:08 2023 -0700
Change-Id: I720cdd6d1a35530225eda10135d391f2d652d68f
Original commit hash: 1103ae088a9b0788b7f53c983ba0aea166ecc0c9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 300c3302a0c980c3dcf2406b35135cfc19fe6545 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:16:01 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5] RxVref Temperature Coeff VccSa Busy Edge Case

[Feature Description]
While applying our RxVref temperature offset, we need to set VccSa
to Vboot for our temperature readout. In the case that the Pcode doesn't
support this temperature polling, we must exit the function. Otherwise,
our temperature readout will default to the SSKPD fields default value
of 0 and our offset will be inaccuarate.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 22019052719
Original commit date: Wed Nov 1 09:01:14 2023 -0700
Change-Id: Iec89be40ef632f5fe4bb4e3cafff6cffe3b2a3d1
Original commit hash: 0457742585c1e4e6bc08eda30c7d92d63d25041a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 3c4bd6268512425d1ec705386eb22b80bcb48d08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:15:57 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.11.9

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 10:06:16 2023 -0700
Change-Id: Id931757fd345c922f737c4f824d0979b1d2fcac8
Original commit hash: 6696aec8fac7ac9be0a2f17c6c667b5fe9101155

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 33ba97c5cde8e1f640dd4ccbaa9b12914ee91459 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:15:54 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5] Enable Gear 2 for DDR5 2R configs

[Feature Description]
Remove forcing DDR5-G4 2R in MRC conditional check, so that Gear2
for DDR5 2R configs are allowed when SAGV is enabled.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 22019048759
Original commit date: Tue Oct 31 14:03:34 2023 -0700
Change-Id: I7ab4224bcc1be93e960930a2aedc9cb00f557cf8
Original commit hash: 5a9018f97d0db3c24626d1c03e823b35dd13e205

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 9efac1f951ed9bc9e138f5e83d673e89a64ad0e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:15:50 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.11.8

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 10:06:05 2023 -0700
Change-Id: I33c7ae9047c0a4b77efceea63d3dbf6198b97473
Original commit hash: 69fd48d4e633893ddde8d80e28bfbbdbb20de4d8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1d5c72bd6f145dda8bad04231cbb4b53e6348040 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:15:46 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P MTL-M MTL-S | DDR5 LP5] Mix Rank Config during TrainOpt

[Issue Description]
The Channel Bit Mask was getting altered during CAC training and
cause terrible margins for mix config setups.

[Resolution]
Save the Channel Bit mask and restore it at a later point

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019042927
Original commit date: Tue Oct 31 09:21:23 2023 -0700
Change-Id: Id06e3139b65c73c4425c958e95b7aaeab3f4b1e6
Original commit hash: 4089686dc744f1cb457e56eed222687c40fc435c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: d69426839cb7cafc6c3aa4b0785d8cd42aee9758 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:15:42 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.11.7

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 10:05:55 2023 -0700
Change-Id: Id3226f00187f1e5378655539a50d11a86370ea95
Original commit hash: 05b12a28bdc7aad8e1710c131ffee97630acaa65

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6cd4c55e3ea1fb4a0b34a77dfeb168d290660c3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:15:38 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5] RxVref Temperature Coefficient Offset

[Feature Description]
In order to fix low margins on DDR5 systems, MRC must
offset RxVref based on a linear interpolation of 0:RxVrefTempCoeff
of the current temperature between 0:105c. Temperature read will
leverage the implementation used in the new refpi flow. The current
equation uses 50% rounding to round up since we have increments of 1
tick for rxvref margins.

Additional Changes:
- Removed unused call table tasks from full BIOS build to reduce code
size: MrcLateCommandTraining, MrcVccClkFFOffsetCorrection

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 22019048883
Original commit date: Tue Oct 31 09:55:09 2023 -0700
Change-Id: I50610eec2b90f7f7f4dad6db1a17f934aa399e18
Original commit hash: 75c7d0bb6017fce9fbd6eeb7fa237c415e5a2e6d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterfaceGlobalTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 10c67db1e24b50618f44cfdead60b2a8674d442b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:15:34 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.11.6

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 10:05:44 2023 -0700
Change-Id: I91ad268ac64d1076535612145c44590cb13d3ec9
Original commit hash: 50dd6e068603ffd25eeedce1ea04cff22590d193

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d11689130e29a33f2d43c632f5014376e3d31f66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:15:30 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-P MTL-M | LPDDR5 DDR5] Move REPORT_STATUS_CODE

[Issue Description]
OEM are not able to properly convey memory failures

[Resolution]
Add REPORT_STATUS_CODE after MRC failure to allow vendors to
notify end-users any memory failure.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019017579
Original commit date: Wed Oct 25 10:38:34 2023 -0700
Change-Id: Ibce525d17e116650a0a9229a2d726957bc0bfbb9
Original commit hash: 57d2f7538a80f534e37532d2ff4ecae47bcff3d6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 52aa59d81071e2624d7a4fbb5cd7de162952b23b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:15:26 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.11.5

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 10:05:34 2023 -0700
Change-Id: I2a789e32a07672253368a392d48c62ca43296134
Original commit hash: deebfdd4e8e33074f93a5757ad411b01239437c9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 82b8054b3a410cdf98a7a5ba8aa66364d37b5141 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:15:22 2023 +0530 
-------------------------------------------------------------------------------- 
CA Parity Pattern Boot Time Optimization Revert for Desktop

[Feature Description]
Implement the requirements:
(1) MRC must use the high stress CA Parity Patter on Desktop IP based
Platforms (MTL-S, ARL-S, ARL-Hx).
(2) MRC must use the high stress CA Parity Patter on OC enabled configs.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 22019005545
Original commit date: Fri Oct 20 09:57:22 2023 -0700
Change-Id: I54900ef9212b29063d2cc4f1210a5e5314f6d4ba
Original commit hash: 17d7ca2feff1cded86ca3f5e037b34d50f410700

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 50287362ce64840174345bb85b17f85906609a4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:15:18 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.11.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 10:05:23 2023 -0700
Change-Id: Ie7738b58dd9754922132f08e9b642d87ab4f6513
Original commit hash: 5d1c0cc3f7a8b51fb7b50a29e7207a56fe142b38

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 51995523878c638b3d940b3cbfeaca55b0d88e41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:15:15 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P MTL-M MTL-S | DDR5 LP5] CA Parity Pattern Boot Time Optimization

[Feature Description]
Optimizations included:
1.) CA Parity Point test VA pattern rotations reduced to no rotations

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22018714178
Original commit date: Mon Apr 24 20:33:00 2023 -0700
Change-Id: Id20992cf8d15d8aaaa783804b1f14a2bd297d727
Original commit hash: 4ac48b8cf450b86799d08828b9127175d4d9a401

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTrainingPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: af92a5188c84891b8d1e9c39b457f0b126ccca16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:15:10 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.11.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 10:05:13 2023 -0700
Change-Id: I48803cb8465f7980bef055e88fbd955ad4362e73
Original commit hash: 701e8ef8a30f580b39fc7c8892a25073cabc3e47

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7e391cc8e550c62d9a4b6039e3c4ee7cb488da2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:15:07 2023 +0530 
-------------------------------------------------------------------------------- 
CR Access Boot Time Optimizations

[Feature Description]
Reduce MRC boot time by optimizing for reduced CR accesses
(register reads & writes).
1. Check if VTT ODT mode is enabled before processing the GetSet side
effect for GsmIocForceOdtOn and GsmIocForceOdtOnWithoutDrvEn
2. Clear the DDRCRDATACONTROL0 volatile mask to reduce unnecessary CR
read and merge-back
3. Cache CADB register values written in Cadb20LfsrSeed,
Cadb20UniseqCfg, and Cadb20ProgramPatGen

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P,M

Hsd-es-id: 22018809605
Original commit date: Mon Sep 4 10:41:46 2023 -0700
Change-Id: I1d4d26e9787dc285819b11c811b2f83bf46e1404
Original commit hash: d67ccf690ff76d6571c929262d961c5c58430514

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtl0xxx.h

================================================================================ 
Commit: b5fdf10218e95e2a4bb5452238abb8e8a77421c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:15:03 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.11.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 10:04:55 2023 -0700
Change-Id: Ia02fb27ab849a12cf7d1bc03867c7c64753860ea
Original commit hash: 2b869aba88c306b454684d485f6c08975f3fe926

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 221ef7cfc878bfd17e7714ed9a04d719eeb527a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:14:59 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5] Disabling 5600 G4 and enabling 5200 G2 as GV2 point

[Feature Description]
DDR5 SAGV tuning is needed to meet performance requirements. GV2 point
will be changed from 5600 G4 to 5200 G2.

1. Added SAGV settings entry.
2. Updated unit tests.
3. Updated MrcGetNextSupportedFreq to handle receiving a frequency value
less than the last supported frequency bin value.

Package/Module:
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 14020350654
Original commit date: Mon Sep 18 08:10:57 2023 -0700
Change-Id: I70328b826b234f49830624ddf3537533c3c150ce
Original commit hash: d67dc90ea25bae7e80c333bc3d478a61494eeb27

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: da7fedcf112973b987d59cb1f5fb965d8d8a086c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:14:55 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.11.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 10:04:45 2023 -0700
Change-Id: I7961d9004e1ed33627b587a85e4bf974f8732ac8
Original commit hash: 4286945032e3b5372ca8f7c92d94985d05230aba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8e1b87dabf58f9f2ed10d41267cca6fffb66b813 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:14:52 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5] Remove DR TAT Safe Bit

[Feature Description]
McSafeMode[5] (Different Rank TAT Safe Mode) needs to set to 0.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 22018817396
Original commit date: Thu Sep 7 14:21:42 2023 -0700
Change-Id: I28b80ef540c1de72fb80f7c8b713eaf065f2e46f
Original commit hash: b60300fe26a5ec4f30e6b88ac98b7e0facd70e0b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: c8b296dea6e8e4ff1e483bf8a28fd03b4e25785b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:14:48 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.11.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 3 10:04:06 2023 -0700
Change-Id: I8e9f131498639bdbfa34d055d7f2752962ae42b4
Original commit hash: 5294475fd1a0064460ab01c83e0adfdf19370615

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 447db4abdcd7deb6aab03bc2656ed0d9de016f65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:14:44 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3424_84

Hsd-es-id: N/A"
Original commit date: Tue Oct 31 06:44:31 2023 -0700
Original commit hash: 37ca20a55c53ba43ac0dd7854c0b98747f94902c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9c79ae5284fe4e51ea3a2f2f9ca51f3cb6f009a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:14:40 2023 +0530 
-------------------------------------------------------------------------------- 
BoardPkg: Return 0 from _S0W for integrated PCIe root ports

[Feature Description]
Return 0 from _S0W for integrated PCIe root ports, when we expect end
point device to enter into D3Hot.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
H

Hsd-es-id: 16022393840
Original commit date: Fri Oct 27 15:19:01 2023 +0530
Change-Id: I37118971fc8ba0bba2dc2c9cb58d0dc1882694fe
Original commit hash: 728cd078e985baaf07d719cd41992a231fb22029

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpGenericPcieDeviceRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpSsdStorageRtd3Hook.asl

================================================================================ 
Commit: adf146af71b881ae7e59a9c18852fa85b2937c12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:14:37 2023 +0530 
-------------------------------------------------------------------------------- 
Invalid TCSS xHCI programming

[Issue Description]
There's an invalid programming of PWRSCH_IT_IN_LTR in TCSS xHCI
controller which results in being unable to read NDE value.
BWG confirms this bit shouldn't be set for TCSS xHCI.

[Resolution]
Add condition to not program this bit for TCSS xHCI

Package/Module:
ClientOneSiliconPkg/IpBlock/Usb/.../PeiUsbHostControllerInitLib

[Impacted Platform]
MTL, ARL

Hsd-es-id: 18034597790
Original commit date: Thu Oct 26 18:25:58 2023 +0200
Change-Id: I4a70b7f403ca71fd1c6d50e9233cbc80f0bad399
Original commit hash: feab788659e33200d03edca9db68564ce1e3c660

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: a023ede143d6e926842e8fb00acea4fed355effb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:14:33 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-H] Fix:HSTI Test item fail

[Feature Description]
Update HSTI BIOS Region Flash Read Access code to accommodate
all permission values

Package/Module: PlatSamplePkg/HstiIhvDxe

[Impacted Platform]
ALL

Hsd-es-id: 13011321518
Original commit date: Fri Oct 20 02:46:23 2023 -0700
Change-Id: I5c71b70447929a42b88f16cb71f8b68179cc9f49
Original commit hash: bd2083b2ada7d2d30ca8669894f9ff7419fae52f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/BootFirmwareMediaProtection.c

================================================================================ 
Commit: 1ad048fadf5641d3b7246f0ec180e6ef37c07b39 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:14:29 2023 +0530 
-------------------------------------------------------------------------------- 
Fix C State was blocked and no MWAIT request was seen on the OS Side

[Issue Description]
Once TCSS IOM is not ready, OS is not requesting for Package C6 or C10
states.

[Resolution]
Previous IOM temporary fix blocks BIOS to report Package C6/C10 capabilities to OS
via _CST ACPI method once the IOM is not ready.
In the new IOM temporary fix, BIOS will report Package C6/C10 capabilities to OS,
and limit Package C state to C2 once IOM is not ready.

Package/Module:
ClientOneSiliconPkg/IpBlock/CpuPowerManagement
ClientOneSiliconPkg/IpBlock/Tcss

[Impacted Platform]
MTL, ARL

Hsd-es-id: 22018941534
Original commit date: Sat Oct 21 21:06:41 2023 +0800
Change-Id: I0a52263c67359da3c15f59f483eb94453b6c0bce
Original commit hash: 92fa1d6846b9169e646da1b0a89f22daa605a9d7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PeiCpuPowerManagementLib.inf
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerManagementInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtInit.h
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c

================================================================================ 
Commit: 99eaf8c542e9597c42e2142df1edd88ef2916da3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:14:25 2023 +0530 
-------------------------------------------------------------------------------- 
VGA Display in Pre Memory Phase

[Feature Description]
when the IGFX enabled and when the OEM want to use
VGA Display in Pre Memory Phase, VgaInitControl Policy will be used

Package/Module: Graphics

[Impacted Platform]
ALL

Hsd-es-id: 16022363525
Original commit date: Thu Oct 26 16:32:16 2023 +0530
Change-Id: I95a189e70d1b864f4132a016fc17b951fad29eee
Original commit hash: e27dff0cc9aa9c3c7f465cd22b4f3ac097daf786

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.c
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.inf
ClientOneSiliconPkg/Include/BupMsgs.h
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen13/GraphicsConfig.h
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/IpBlock/Graphics/Include/Ppi/GraphicsPlatformPolicyPpi.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen14Plus/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen14Plus/PeiDisplayInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen13/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.c
MeteorLakeFspPkg/FspPkgPcdInit.dsc
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPolicyUpdatePreMemLib.inf
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/MeteorLakeFspPkg.fdf
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakeFspPkg/Upd/UpdList/FSPM.txt

================================================================================ 
Commit: 17982d094247c248eefe3d13a0309b6cbeff24d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:14:21 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.10.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 30 19:52:40 2023 -0700
Change-Id: I143678d56dbc75b506639ef6fda76928bc5c17f0
Original commit hash: bad5d0b1dbc95334b088107828491a61a7dee8bb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b137c9581afbd0ca7b564631b965780ce4f7e642 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:14:17 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.9.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 30 19:51:54 2023 -0700
Change-Id: I59047a848ddbc554c7d2bb69007716fd640eb423
Original commit hash: b83a9db6aba3629ac223934fffb48982e57deb42

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0bd5eebf1d12086c8bb0c97c2830b87286673ae2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:14:13 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5] - Limit DIMMOdt DQS park range to 48 ohms for 2R DDR5

[Feature Description]
In DIMM ODT Power Training limit range to 48ohms in ODT Park values
for DDR5 2R.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 22019003340
Original commit date: Fri Oct 20 19:33:22 2023 -0700
Change-Id: Ibc92c128c4919e4e357ea24fe020fb1264f7641b
Original commit hash: 6141b3c4bc8db7de713e24780009483a14329aad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: cda450c5991e420d4861e17947d4eb4a50862017 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:14:09 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.9.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 30 19:51:36 2023 -0700
Change-Id: I2a3ce502a5bbfc865eb928db5d5d4a68df7bfeb0
Original commit hash: 2bac115df4f0655df8f4de8ebd66bd7a21a4c7df

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b91146ab7d29d3d43b96e6076c6c86f1a4233f45 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:14:05 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "CR Access Boot Time Optimizations"

This reverts commit c35eea7d85c8b50b1a895f8da2dc2570a2285be7.

Fri Oct 27 12:15:26 2023 -0700
Original commit date: Fri Oct 27 12:15:26 2023 -0700
Original commit hash: b0772d2cca83355ddccc64a820e34bea5ea1b4c6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtl0xxx.h

================================================================================ 
Commit: 1adce5b4b5e653116e6476b8f66a8758bb6751f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:14:01 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.9.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 30 19:50:33 2023 -0700
Change-Id: Ib646647f79702bc027aaf1c399dd4df98cf48bb4
Original commit hash: fcc2ae29ad9df37c71f1eb2b9f8bf22f7c182ae6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c47319c15c09abfa4b5b1ef2fdb1490b710a6395 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:13:57 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "[MTL-P MTL-M MTL-S | DDR5 LP5] CA Parity Pattern Boot Time Optimization"

This reverts commit 4efb97ef2c4a66f4102a2ccce5d82de8dc34c196.

Fri Oct 27 12:14:45 2023 -0700
Original commit date: Fri Oct 27 12:14:45 2023 -0700
Original commit hash: 68562a0d47e77f266798e05a0675de6fe025ef66

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTrainingPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: b03f37c961210624be9359a7ae30cee230be431a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:13:52 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.9.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 30 19:50:00 2023 -0700
Change-Id: I38c4cb8530bb8a7891fdfc4226fbf016816bb028
Original commit hash: 5b00480e23cf946153f18b2727b021fcaecb2cbc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8b779bba4fa1fc23afa2e52c4347ef1097742bda 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:13:47 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "CA Parity Pattern Boot Time Optimization Revert for Desktop"

This reverts commit 539dfc60abaf75ed57fd99dd1bdc200593a65668.

Fri Oct 27 12:14:07 2023 -0700
Original commit date: Fri Oct 27 12:14:07 2023 -0700
Original commit hash: e696b00a8a67aab5a7987bcc3ebcb6432a7cc565

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: f4d49a8bfcae0676dd38f35283a4b28c6f63f780 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:13:41 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.9.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 30 19:49:17 2023 -0700
Change-Id: Id5618934ade7e39505d9db06e75f24f05abb4d02
Original commit hash: 4b54b11df3dd33a1e3ccb01d26a1a2a1bb28e509

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bd08617a8e02687d3092418ed680f5c505480fac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:13:37 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.8.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Oct 24 08:01:53 2023 +0800
Change-Id: I8f43c06308a61da39e06af2677da8a222ff9e37f
Original commit hash: 7e52c05a2c2fb8c6cf423cc15456e8d288a81cfc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 612d3ecfa145f47c0382b9a339d5ed64a4f193f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:13:32 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.13

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Oct 24 08:01:22 2023 +0800
Change-Id: I9335fe3f18112b4307031e79731f0171221ab4de
Original commit hash: c1bd935b9c5bfb6d8f6fc5aec77939afb3f0b1ad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4f0847e656da388112315477876c6af09f13446a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:13:28 2023 +0530 
-------------------------------------------------------------------------------- 
CA Parity Pattern Boot Time Optimization Revert for Desktop

[Feature Description]
Implement the requirements:
(1) MRC must use the high stress CA Parity Patter on Desktop IP based
Platforms (MTL-S, ARL-S, ARL-Hx).
(2) MRC must use the high stress CA Parity Patter on OC enabled configs.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 22019005545
Original commit date: Fri Oct 20 09:57:22 2023 -0700
Change-Id: I54900ef9212b29063d2cc4f1210a5e5314f6d4ba
Original commit hash: 508d04f2515ab202437a6dd342ccbca00c020100

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: a03ceae23af36d1135bc733b4cb69d2f58dfccf2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:13:23 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.12

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Oct 24 08:00:58 2023 +0800
Change-Id: I4268daa2fbc6fc0837553b558c8170180160cd8e
Original commit hash: 668755e2f8d70e996a8b31237f617272b1a7910c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ec696bb4a80cfebd2f5f99cdef6dffc2bb0e836a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:13:19 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P MTL-M MTL-S | DDR5 LP5] CA Parity Pattern Boot Time Optimization

[Feature Description]
Optimizations included:
1.) CA Parity Point test VA pattern rotations reduced to no rotations

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22018714178
Original commit date: Mon Apr 24 20:33:00 2023 -0700
Change-Id: Id20992cf8d15d8aaaa783804b1f14a2bd297d727
Original commit hash: 0fa116940fe63319529e34cefeecdbc43437c636

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTrainingPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 35b3bfa25245c6a7de38afeaa124cc68d2f46c82 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:13:14 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.11

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 14:01:02 2023 +0800
Change-Id: Ie83f8d5b08488fa1c7392029b8fc490b1c286b54
Original commit hash: 236f1f7e40daef9170c7c7064a8aaa9fb601b457

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: aa2b836ad0c26d4bae0b5d94f80dbb56eb544781 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:13:09 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5 ] Fix High Deviation on RMT B2B

[Feature Description]
1, Changed VrefDqCalibrationValue(MR10) for 2SPC 0R1R and 0R2R config
2, DIMM Rtt Value changed:
Data:
{ 60, 0, 40, 40, 80 } // 2DPC 0R1R
{ 120, 0, 0, 80, 60 } // 2DPC 0R2R
CCC:
{{ 0, 0, 480 },{ 40, 40, 40 }} // 2DPC 0R1R
{{ 0, 0, 0 },{ 80, 40, 40 }} // 2DPC 0R2R
3, Rx DFE Initial Value changed
{ 50, 9, -2, 0} // 2DPC 0R1R
{ 50, 9, -2, 0} // 2DPC 0R2R
{ 0, 3, 0, 0} // 2DPC 2R2R
4, ARL-HX 1DPC RVP default rank is mapped to R2 and R3.
Since DFE for 2SPC 0R1R and 0R2R is changed,
therefore MRC is fixed to pick the correct DFE value for 1DPC RVP.
5, ODT Matrix is disabled for 2SPC 0R2R for all the vendors.
6, RComp Value for CA Ron and CS Ron Changed for 2SPC 0R1R and 0R2R.

Package/Module: ClientOneSiliconPkg/Ipblock/MemoryInit/Mtl

[Impacted Platform]
S DDR5

Hsd-es-id: 22018956756
Original commit date: Wed Oct 11 12:41:18 2023 +0800
Change-Id: Id3315f0aa77fe3da8e28b30718e06903f257a67b
Original commit hash: 2c425eeeb2f8f8d48acee28e5185306b497d3c9f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 19991f242909a2adf5459c9ecadbbd6eece8851d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:13:04 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.10

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 14:00:46 2023 +0800
Change-Id: Icd81c83ab1a5aeff1a4585dfba8e00dfd4ff523d
Original commit hash: ef80b45dc45c9931dfa80045484488492ed21b4b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3042d8ee0f652923f965282741b2bbff9e8e0cde 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:13:00 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Enhance freq 8400

[Feature Description]
Need stablish freq 8400 with Minibios.
Change RcompTagret a little to remove saturation.
Enable CMDVC for OC.
Fix a DEBUG output for CMDVC.
Change StepSize to 1 for CmdT and CmdV.
Change initial Odt DqDelay and DqsDelay using old formula
as new formula doesn't work for Gear2 at high freq. This
change will be reverted after designers give a workable
formula.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL-S OC.

Hsd-es-id: 15014373926
Original commit date: Thu Sep 28 14:54:51 2023 +0800
Change-Id: I73835df79501597da677b4678ee4fe0f84416474
Original commit hash: a4693f8b03713ea908c2edca4656b1810a826f16

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 5582f7f15578a5b734c7f02649d74babdf0ce829 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:12:54 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.9

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 14:00:25 2023 +0800
Change-Id: I3e6b66b2584f9995909e926c30d140f31dc63a45
Original commit hash: bf0063c883c8260173e509ae0d4f0dc5ded5e2c2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: eff706015985fd4596e5c6a0b48a668cc41a9267 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:12:49 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] DMB RMF use the same DIMM voltages for 2 points

[Feature Description]
On MTL-S OC, phy and dimm need use the same level of voltage.
At phy side, due to vccvdd2 config limitation, mrc need
use the same voltage for 2 sagv points when DMB or RMF is enabled.
Otherwise, sagv 0 might hit training failure.

When DMB or RMF is enabled, call MrcGetSagvConfig to get FreqMax
for STD_PROFILE.

When DMB failover happens, set FrexMax to 4000.

This change applied to both DMB and RMF features.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL-S OC.

Hsd-es-id: 15014373815
Original commit date: Mon Sep 25 16:44:49 2023 +0800
Change-Id: I262a6662539b6814acf7af381bfda237cf08e43f
Original commit hash: 74abfc7a309c514928c88bdcde97a5aa286a0bea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 722d644e7bc161c86d73fc9918c9e75f4d59e70b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:12:44 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.8

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 14:00:05 2023 +0800
Change-Id: Ib42142b271a74c6b839a2010695a6ce8783aba43
Original commit hash: 01895de5676ba020009ffe47090881a865c03f69

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ee5cb5f2848de9535ce207254fd3323dd7d9b67c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:12:35 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.7

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 13:59:50 2023 +0800
Change-Id: Ib382ca093d41781247af361e3e7c4dad94239e8e
Original commit hash: dca7068658100321e7172a9ca63cb2e58174b1ed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: acb62e3404a6e8c232323ee27f3354eb2ebc5005 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:12:31 2023 +0530 
-------------------------------------------------------------------------------- 
Disable changing VrefCS with VrefCA on OC profile

[Feature Description]
CsVref and CaVref are adjusted at the same time to keep them from
shifting relative to each other during CMDVC, but with OC speeds
(8400 MT/s) this significantly decreases system stability. For OC
profile, the value of CsVref should not be changed with CaVref.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 14020452539
Original commit date: Wed Sep 27 19:54:37 2023 -0700
Change-Id: Ifedf921bd713ee354c1da8e69928939584b1e198
Original commit hash: 014892bae81b0f1bc6658fa8857167e44c90532f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 597e94d1fdc15920a236495dfffccd7c7f6659dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:12:27 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.6

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 13:58:39 2023 +0800
Change-Id: Ib5fddf421b8cc2cebd74b6eddcb30dbba02be0aa
Original commit hash: 97e2c2dec6715913a6098c5f7e04e15fbde3cbf4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 28e4b2c780402982291f2e74e347f11868e53a6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:12:23 2023 +0530 
-------------------------------------------------------------------------------- 
Add check for support for new fields in XMP1.2 version

[Issue Description]
Some XMP memory SPD data doesn't support XMP1.2 version well.
XMP1.2 version adds some new fields in XMP section. However,
field values are incorrect.

[Resolution]
Add Inputs->IsXMP3Revision12Supported, which can be set if the SPD
data can support the new fields.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 14020344362
Original commit date: Wed Sep 20 17:29:52 2023 -0700
Change-Id: I6f462d7e577e0f3d6963fd85fb2c8efd1035047f
Original commit hash: 4a150449a08206a53cf3efe137954646629892cc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: f14704b39fc291282bc901a2fd887203977d90e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:12:19 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.5

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 13:58:13 2023 +0800
Change-Id: Ifa23ce225d4ad93831c5d6c3ca18c3e315e38101
Original commit hash: a2b805d18d70b1fb7f6d13b7116e77a4f977d38e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e7a7e47660f761e5c2a4c77a2998adfd65687943 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:12:15 2023 +0530 
-------------------------------------------------------------------------------- 
CR Access Boot Time Optimizations

[Feature Description]
Reduce MRC boot time by optimizing for reduced CR accesses
(register reads & writes).
1. Check if VTT ODT mode is enabled before processing the GetSet side
effect for GsmIocForceOdtOn and GsmIocForceOdtOnWithoutDrvEn
2. Clear the DDRCRDATACONTROL0 volatile mask to reduce unnecessary CR
read and merge-back
3. Cache CADB register values written in Cadb20LfsrSeed,
Cadb20UniseqCfg, and Cadb20ProgramPatGen

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P,M

Hsd-es-id: 22018809605
Original commit date: Mon Sep 4 10:41:46 2023 -0700
Change-Id: I1d4d26e9787dc285819b11c811b2f83bf46e1404
Original commit hash: c9630492a0486b2ee07a9c955a1865e996978056

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtl0xxx.h

================================================================================ 
Commit: 96c3c1d88a54b4e6e0bb84501ff149835f252b42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:12:11 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 13:55:58 2023 +0800
Change-Id: Ib119b20ef4d222eced2a206bc8c83d190dd5499c
Original commit hash: 0441f529c1b3de9c5122b30966d9574c288bf310

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 66b7f9514f95c1fb9e9a0de7e54c2aa38a11ef67 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:12:07 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] VDD2 CKE power reporting zero on DDR5 setup

[Feature Description]
To fix the DDR5 Pmeter reporting issue; will need an MRC to program
the following scalars for 1R; 2R and Mixed mode DDR config

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22018921827
Original commit date: Tue Sep 5 15:24:23 2023 -0700
Change-Id: I2e6a2eb430f49e442f76cb07682af7ecb9b10e4e
Original commit hash: e1cf7135b357065780a59b667b92e6fa20dd2c2b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosserPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 1a3b87f6d0a07956fc98f237baf3378548435e77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:12:02 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 13:54:59 2023 +0800
Change-Id: I9e74136700d6e5078a44f129559876a328fe5607
Original commit hash: f54ae96936400bf75259d3f19a5a0a3ee04a39af

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 949235f50b1fbca6f904cc1f01ce42c073bf24bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:11:59 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-P | DDR5] WrRd TAT Formula Adjustment

[Issue Description]
Minor issue for the DDR5 tWrRd TAT formula where the picosecond delay
was never converted to PI ticks before being added to the PI tick
portion of the equation

[Resolution]
Channel flight time is now converted to PI ticks from picoseconds
when used in the PI tick equation.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P,S

Hsd-es-id: 22018790128
Original commit date: Thu Aug 31 08:25:34 2023 -0700
Change-Id: Id9ec0f3ad1ba2d054146e3b858ee95c28a2f7353
Original commit hash: 2c5abcdc0797ca522e8cc03617754690bdbf2475

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c

================================================================================ 
Commit: 7f36838e72baee6f98108747648a413dce8f8db2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:11:55 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 13:53:30 2023 +0800
Change-Id: Id78e8a47e5339295f63fbf728999feac6406c851
Original commit hash: 3ad21f6d408b90ed47c004385e03f1bd2048edf0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5308060f58d76c9d1560ab87b1a308045e049d39 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:11:51 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5 LP] MC static defaults need update

[Feature Description]
Update MC static default register values

Package/Module:
Intel/ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22018555044
Original commit date: Wed Jul 19 13:43:08 2023 -0700
Change-Id: Ibc6f36260a8942179b363f9a908109ad42b5e888
Original commit hash: 7a8adeb28565265ceb5e0ad8be3174cdbbf32bfc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMaintenance.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRefreshConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRowHammer.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 6bff4babdb7e4d141b95c17ac62bc18139e35405 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:11:46 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 13:52:28 2023 +0800
Change-Id: Iaf1af264d5cb2c24854baeb1f2fc80f9599ee711
Original commit hash: 8e39a099103a29f589ab0ee91cb650895818acfa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0b28bdce556652712a1a354539a4b6e3cccb1f28 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:11:42 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL | LP5] CKE_ON toggle for WCK Always_on mode when changing frequency

[Issue Description]
When changing frequency during WCK Always on mode, the MC is not
notified when the QCLK is relocked and needs to trigger a resync of WCK.
This will result in WCK possibly becoming out of sync.

[Resolution]
Added a wrapper to check for WCK always on, then toggle CKE off before
frequency switches, and then back on once the frequency switch is
complete.

Package/Module:
ClientOneSiliconPkg/IpBlock/MemoryInit/

[Impacted Platform]
M

Hsd-es-id: 22018591516
Original commit date: Thu Aug 10 14:49:14 2023 -0700
Change-Id: Ic99978ddb010c9f9fdf4895a28e7402bcaa28a8a
Original commit hash: 090b60f4a42c0b758058eb479a12fddbde6a7ab2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c

================================================================================ 
Commit: c5cc48e85b90820593e51985ff409d0ed8ede282 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:11:38 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.1.7.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 13:51:45 2023 +0800
Change-Id: I63df40a1e66e1e05516e45f46b7077f2f0a54d1a
Original commit hash: 9704c947f659db88302519a61b840fb33c183c6c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 07e8557c98889fa9076ceac0e84f80067d14c445 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 22 17:11:26 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3424_83

Hsd-es-id: N/A"
Original commit date: Thu Oct 26 21:50:06 2023 -0700
Original commit hash: 97855e8ff1e68ff944d1683caa5ec9f5d8d58001

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/Readme.md
ClientOneSiliconPkg/SiPkg.dec
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/MeteorLake_FSP_Integration_Guide.chm
Doxygen/MeteorLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm
LICENSE.txt
MeteorLakeBoardPkg/CapsuleUpdateConfig/.gitignore
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Ucode/.gitignore
