; Test that the fetches are added to the merged Vs-Tcs shader.

; RUN: lgc -mcpu=gfx900 --print-after=lgc-patch-prepare-pipeline-abi -o - - <%s 2>&1 | FileCheck --check-prefixes=CHECK %s

; Find the second run of Patch LLVM for preparing pipeline ABI
; CHECK: IR Dump After Patch LLVM for preparing pipeline ABI
; CHECK: define dllexport amdgpu_hs void @_amdgpu_hs_main_fetchless({{.*}}, <4 x float> noundef [[vertInput:%[0-9]*]])
; CHECK: call amdgpu_ls void @_amdgpu_ls_main_fetchless({{.*}}, <4 x float> [[vertInput]])
; CHECK: define internal{{.*}} amdgpu_ls void @_amdgpu_ls_main_fetchless({{.*}}, <4 x float> noundef %vertex{{[0-9]*.[0-9]*}})

; ModuleID = 'lgcPipeline'
source_filename = "lgcPipeline"
target datalayout = "e-p:64:64-p1:64:64-p2:32:32-p3:32:32-p4:64:64-p5:32:32-p6:32:32-i64:64-v16:16-v24:32-v32:32-v48:64-v96:128-v192:256-v256:256-v512:512-v1024:1024-v2048:2048-n32:64-S32-A5-G1-ni:7"
target triple = "amdgcn--amdpal"

; Function Attrs: nounwind
define dllexport spir_func void @lgc.shader.VS.VkMain() local_unnamed_addr #0 !lgc.shaderstage !2 {
.entry:
  %0 = call <4 x float> (...) @lgc.create.read.generic.input.v4f32(i32 2, i32 0, i32 0, i32 0, i32 0, i32 undef)
  call void (...) @lgc.create.write.generic.output(<4 x float> %0, i32 6, i32 0, i32 0, i32 0, i32 0, i32 undef)
  ret void
}

; Function Attrs: nounwind readonly willreturn
declare <4 x float> @lgc.create.read.generic.input.v4f32(...) local_unnamed_addr #1

; Function Attrs: nounwind
declare void @lgc.create.write.generic.output(...) local_unnamed_addr #0

; Function Attrs: nounwind
define dllexport spir_func void @lgc.shader.TCS.VkMain() local_unnamed_addr #0 !lgc.shaderstage !10 {
.entry:
  ret void
}

; Function Attrs: nounwind
define dllexport spir_func void @lgc.shader.TES.VkMain() local_unnamed_addr #0 !lgc.shaderstage !13 {
.entry:
  ret void
}

attributes #0 = { nounwind }
attributes #1 = { nounwind readonly willreturn }

!llpc.tcs.mode = !{!0}
!lgc.client = !{!1}
!lgc.unlinked = !{!2}
!lgc.options = !{!3}
!lgc.options.VS = !{!4}
!lgc.options.TCS = !{!5}
!lgc.options.TES = !{!6}
!lgc.input.assembly.state = !{!7}
!lgc.rasterizer.state = !{!8}
!amdgpu.pal.metadata.msgpack = !{!9}

!0 = !{i32 3, i32 2, i32 1, i32 0, i32 3}
!1 = !{!"Vulkan"}
!2 = !{i32 1}
!3 = !{i32 594335421, i32 -791667120, i32 2071897816, i32 -1510553338, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 2}
!4 = !{i32 -1926247415, i32 372224270, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 64, i32 0, i32 0, i32 3, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 20, i32 1800}
!5 = !{i32 445265959, i32 1501682766, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 64, i32 0, i32 0, i32 3, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 20, i32 1800}
!6 = !{i32 2021703860, i32 1144599744, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 64, i32 0, i32 0, i32 3, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 20, i32 1800}
!7 = !{i32 5, i32 3}
!8 = !{i32 0, i32 0, i32 0, i32 1}
!9 = !{!"\82\B0amdpal.pipelines\91\84\AA.registers\80\B0.spill_threshold\CE\FF\FF\FF\FF\B0.user_data_limit\00\AF.xgl_cache_info\82\B3.128_bit_cache_hash\92\CF\87kq8\12\B1v`\CF\BC\B6Q\EB \00\F2\B2\AD.llpc_version\A450.0\AEamdpal.version\92\02\03"}
!10 = !{i32 2}
!11 = distinct !{!11}
!12 = distinct !{!12}
!13 = !{i32 3}
