// Seed: 2977863282
module module_0 (
    input  tri0 id_0,
    output wand id_1
    , id_7,
    output wand id_2,
    input  tri0 id_3,
    input  wand id_4,
    output tri1 id_5
);
  logic [7:0][1] id_8;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    input  logic id_0,
    input  tri   id_1,
    inout  logic id_2,
    output wor   id_3,
    input  tri0  id_4
);
  always_latch id_2 -= 1'h0 ? 1 : "";
  logic id_6;
  assign id_6 = id_0;
  module_0(
      id_1, id_3, id_3, id_1, id_1, id_3
  );
  initial id_6 <= id_2;
endmodule
