[%General]
%3Csource%3E=E:/Penny/graduate/1_1/AAML/Nexys-A7-100T-OOB-2018.2-1/vivado_proj/Nexys-A7-100T-OOB.srcs/sources_1/imports/src/hdl/LedBar.vhd
%3Cfilename%3E=E:/Penny/graduate/1_1/AAML/Nexys-A7-100T-OOB-2018.2-1/vivado_proj/Nexys-A7-100T-OOB.srcs/sources_1/imports/src/hdl/ledbar.v
%3Cclass%3E=100
%3Cbasename%3E=LedBar
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=c_sys_clk_freq_mhz, c_seconds_to_record
%3CportOrder%3E=clk_i, en_i, rnl_i, leds_o
behavioral\category=101
behavioral\port=0
behavioral\alias=Behavioral
c_seconds_to_record\category=111
c_seconds_to_record\port=0
c_seconds_to_record\alias=C_SECONDS_TO_RECORD
c_seconds_to_record\type\Subtype\mark1=ieee::integer
c_seconds_to_record\type\Subtype\mark2=ieee::integer
c_seconds_to_record\init\Constant\value=3
c_seconds_to_record\init\Constant\units=
c_seconds_to_record\init\Constant\typeClass=304
c_sys_clk_freq_mhz\category=111
c_sys_clk_freq_mhz\port=0
c_sys_clk_freq_mhz\alias=C_SYS_CLK_FREQ_MHZ
c_sys_clk_freq_mhz\type\Subtype\mark1=ieee::integer
c_sys_clk_freq_mhz\type\Subtype\mark2=ieee::integer
c_sys_clk_freq_mhz\init\Constant\value=75
c_sys_clk_freq_mhz\init\Constant\units=
c_sys_clk_freq_mhz\init\Constant\typeClass=304
clk_cnt\category=113
clk_cnt\port=0
clk_cnt\alias=CLK_CNT
clk_div\category=117
clk_div\port=0
clk_div\alias=clk_div
clk_div\type\Subtype\mark1=ieee::std_logic
clk_div\type\Subtype\mark2=ieee::std_logic
clk_div_ratio\category=106
clk_div_ratio\port=0
clk_div_ratio\alias=CLK_DIV_RATIO
clk_div_ratio\type\Subtype\mark1=ieee::integer
clk_div_ratio\type\Subtype\mark2=ieee::integer
clk_div_ratio\init\Unaryop\op=503
clk_div_ratio\init\Unaryop\right\Binop\op=423
clk_div_ratio\init\Unaryop\right\Binop\left\Unaryop\op=503
clk_div_ratio\init\Unaryop\right\Binop\left\Unaryop\right\Binop\op=403
clk_div_ratio\init\Unaryop\right\Binop\left\Unaryop\right\Binop\left\Unaryop\op=503
clk_div_ratio\init\Unaryop\right\Binop\left\Unaryop\right\Binop\left\Unaryop\right\Binop\op=411
clk_div_ratio\init\Unaryop\right\Binop\left\Unaryop\right\Binop\left\Unaryop\right\Binop\left\Binop\op=411
clk_div_ratio\init\Unaryop\right\Binop\left\Unaryop\right\Binop\left\Unaryop\right\Binop\left\Binop\left\Signal\entry=ledbar::c_seconds_to_record
clk_div_ratio\init\Unaryop\right\Binop\left\Unaryop\right\Binop\left\Unaryop\right\Binop\left\Binop\right\Signal\entry=ledbar::c_sys_clk_freq_mhz
clk_div_ratio\init\Unaryop\right\Binop\left\Unaryop\right\Binop\left\Unaryop\right\Binop\right\Constant\value=1000000
clk_div_ratio\init\Unaryop\right\Binop\left\Unaryop\right\Binop\left\Unaryop\right\Binop\right\Constant\units=
clk_div_ratio\init\Unaryop\right\Binop\left\Unaryop\right\Binop\left\Unaryop\right\Binop\right\Constant\typeClass=304
clk_div_ratio\init\Unaryop\right\Binop\left\Unaryop\right\Binop\right\Constant\value=16
clk_div_ratio\init\Unaryop\right\Binop\left\Unaryop\right\Binop\right\Constant\units=
clk_div_ratio\init\Unaryop\right\Binop\left\Unaryop\right\Binop\right\Constant\typeClass=304
clk_div_ratio\init\Unaryop\right\Binop\right\Constant\value=1
clk_div_ratio\init\Unaryop\right\Binop\right\Constant\units=
clk_div_ratio\init\Unaryop\right\Binop\right\Constant\typeClass=304
clk_i\category=117
clk_i\port=1
clk_i\alias=clk_i
clk_i\type\Subtype\mark1=ieee::std_logic
clk_i\type\Subtype\mark2=ieee::std_logic
cnt_clk\category=117
cnt_clk\port=0
cnt_clk\alias=cnt_clk
cnt_clk\type\Subtype\mark1=ieee::integer
cnt_clk\type\Subtype\mark2=ieee::integer
cnt_clk\init\Constant\value=0
cnt_clk\init\Constant\units=
cnt_clk\init\Constant\typeClass=304
en_i\category=117
en_i\port=1
en_i\alias=en_i
en_i\type\Subtype\mark1=ieee::std_logic
en_i\type\Subtype\mark2=ieee::std_logic
ledbar\category=100
ledbar\port=0
ledbar\alias=LedBar
leds_o\category=117
leds_o\port=2
leds_o\alias=leds_o
leds_o\type\Subtype\mark1=ieee::std_logic_vector
leds_o\type\Subtype\mark2=ieee::std_logic_vector
leds_o\type\Subtype\constraint\0\Range\dir=false
leds_o\type\Subtype\constraint\0\Range\left\Constant\value=15
leds_o\type\Subtype\constraint\0\Range\left\Constant\units=
leds_o\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
leds_o\type\Subtype\constraint\0\Range\right\Constant\value=0
leds_o\type\Subtype\constraint\0\Range\right\Constant\units=
leds_o\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
rnl_i\category=117
rnl_i\port=1
rnl_i\alias=rnl_i
rnl_i\type\Subtype\mark1=ieee::std_logic
rnl_i\type\Subtype\mark2=ieee::std_logic
shft\category=113
shft\port=0
shft\alias=SHFT
tmp_sig\category=117
tmp_sig\port=0
tmp_sig\alias=tmp_sig
tmp_sig\type\Subtype\mark1=ieee::std_logic_vector
tmp_sig\type\Subtype\mark2=ieee::std_logic_vector
tmp_sig\type\Subtype\constraint\0\Range\dir=false
tmp_sig\type\Subtype\constraint\0\Range\left\Constant\value=15
tmp_sig\type\Subtype\constraint\0\Range\left\Constant\units=
tmp_sig\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
tmp_sig\type\Subtype\constraint\0\Range\right\Constant\value=0
tmp_sig\type\Subtype\constraint\0\Range\right\Constant\units=
tmp_sig\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
%3ChasCode%3E=true
