-- Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition"

-- DATE "12/11/2014 20:50:39"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	DSDProject IS
    PORT (
	segments0 : OUT std_logic_vector(6 DOWNTO 0);
	segments1 : OUT std_logic_vector(6 DOWNTO 0);
	segments2 : OUT std_logic_vector(6 DOWNTO 0);
	segments3 : OUT std_logic_vector(6 DOWNTO 0);
	segments4 : OUT std_logic_vector(6 DOWNTO 0);
	segments5 : OUT std_logic_vector(6 DOWNTO 0);
	segments6 : OUT std_logic_vector(6 DOWNTO 0);
	segments7 : OUT std_logic_vector(6 DOWNTO 0);
	led : OUT std_logic_vector(3 DOWNTO 0);
	AUD_DACDAT : OUT std_logic;
	AUD_XCK : OUT std_logic;
	x : IN std_logic;
	y : IN std_logic;
	key0 : IN std_logic;
	key1 : IN std_logic;
	key2 : IN std_logic;
	key3 : IN std_logic;
	clk : IN std_logic;
	clk2 : IN std_logic;
	ir : IN std_logic;
	ps2_data : IN std_logic;
	ps2_clk : IN std_logic;
	AUD_ADCDAT : IN std_logic;
	AUD_ADCLRCK : INOUT std_logic;
	AUD_BCLK : INOUT std_logic;
	AUD_DACLRCK : INOUT std_logic;
	I2C_SCLK : OUT std_logic;
	I2C_SDAT : INOUT std_logic;
	TD_CLK27 : IN std_logic
	);
END DSDProject;

-- Design Ports Information
-- segments0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segments0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segments0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segments0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segments0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segments0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segments0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segments1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segments1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segments1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segments1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segments1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segments1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segments1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segments2[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segments2[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segments2[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segments2[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segments2[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segments2[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segments2[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segments3[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segments3[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segments3[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segments3[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segments3[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segments3[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segments3[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segments4[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segments4[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segments4[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segments4[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segments4[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segments4[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segments4[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segments5[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segments5[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segments5[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segments5[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segments5[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segments5[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segments5[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segments6[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segments6[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segments6[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segments6[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segments6[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segments6[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segments6[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segments7[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segments7[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segments7[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segments7[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segments7[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segments7[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segments7[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led[0]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led[1]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led[2]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led[3]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_DACDAT	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_XCK	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- key0	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- key1	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- key2	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk2	=>  Location: PIN_AG14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_ADCDAT	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I2C_SCLK	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ps2_clk	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ps2_data	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_ADCLRCK	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_BCLK	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_DACLRCK	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I2C_SDAT	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- y	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- key3	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ir	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- TD_CLK27	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF DSDProject IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_segments0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_segments1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_segments2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_segments3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_segments4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_segments5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_segments6 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_segments7 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_led : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_AUD_DACDAT : std_logic;
SIGNAL ww_AUD_XCK : std_logic;
SIGNAL ww_x : std_logic;
SIGNAL ww_y : std_logic;
SIGNAL ww_key0 : std_logic;
SIGNAL ww_key1 : std_logic;
SIGNAL ww_key2 : std_logic;
SIGNAL ww_key3 : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_clk2 : std_logic;
SIGNAL ww_ir : std_logic;
SIGNAL ww_ps2_data : std_logic;
SIGNAL ww_ps2_clk : std_logic;
SIGNAL ww_AUD_ADCDAT : std_logic;
SIGNAL ww_I2C_SCLK : std_logic;
SIGNAL ww_TD_CLK27 : std_logic;
SIGNAL \DEAUDIO|u1|altpll_component|pll_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \DEAUDIO|u1|altpll_component|pll_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \IR0|u0|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \IR0|u0|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \DEAUDIO|u7|Ram0_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \DEAUDIO|u7|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \DEAUDIO|ad1|LRCK_1X~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \DEAUDIO|u7|mI2C_CTRL_CLK~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \DEAUDIO|VGA_CLKo[18]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \DEAUDIO|u1|altpll_component|_clk1~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \DEAUDIO|ad1|oAUD_BCK~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \DEAUDIO|dd2|WideNor0~9clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \DEAUDIO|u1|altpll_component|_clk0\ : std_logic;
SIGNAL \DEAUDIO|u1|altpll_component|_clk2\ : std_logic;
SIGNAL \DEAUDIO|u1|altpll_component|pll~CLK3\ : std_logic;
SIGNAL \DEAUDIO|u1|altpll_component|pll~CLK4\ : std_logic;
SIGNAL \key0~input_o\ : std_logic;
SIGNAL \key1~input_o\ : std_logic;
SIGNAL \key2~input_o\ : std_logic;
SIGNAL \clk2~input_o\ : std_logic;
SIGNAL \AUD_ADCDAT~input_o\ : std_logic;
SIGNAL \ps2_clk~input_o\ : std_logic;
SIGNAL \ps2_data~input_o\ : std_logic;
SIGNAL \AUD_ADCLRCK~input_o\ : std_logic;
SIGNAL \AUD_BCLK~input_o\ : std_logic;
SIGNAL \AUD_DACLRCK~input_o\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \DEAUDIO|u7|mI2C_CLK_DIV[0]~16_combout\ : std_logic;
SIGNAL \IR0|u0|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \IR0|u1|bitcount[0]~6_combout\ : std_logic;
SIGNAL \IR0|u1|state_count[0]~18_combout\ : std_logic;
SIGNAL \ir~input_o\ : std_logic;
SIGNAL \IR0|u1|data_count[0]~18_combout\ : std_logic;
SIGNAL \IR0|u1|always5~1_combout\ : std_logic;
SIGNAL \IR0|u1|data_count_flag~q\ : std_logic;
SIGNAL \IR0|u1|data_count[0]~19\ : std_logic;
SIGNAL \IR0|u1|data_count[1]~20_combout\ : std_logic;
SIGNAL \IR0|u1|data_count[1]~21\ : std_logic;
SIGNAL \IR0|u1|data_count[2]~22_combout\ : std_logic;
SIGNAL \IR0|u1|data_count[2]~23\ : std_logic;
SIGNAL \IR0|u1|data_count[3]~24_combout\ : std_logic;
SIGNAL \IR0|u1|data_count[3]~25\ : std_logic;
SIGNAL \IR0|u1|data_count[4]~26_combout\ : std_logic;
SIGNAL \IR0|u1|Selector0~0_combout\ : std_logic;
SIGNAL \IR0|u1|data_count[4]~27\ : std_logic;
SIGNAL \IR0|u1|data_count[5]~28_combout\ : std_logic;
SIGNAL \IR0|u1|data_count[5]~29\ : std_logic;
SIGNAL \IR0|u1|data_count[6]~30_combout\ : std_logic;
SIGNAL \IR0|u1|data_count[6]~31\ : std_logic;
SIGNAL \IR0|u1|data_count[7]~32_combout\ : std_logic;
SIGNAL \IR0|u1|data_count[7]~33\ : std_logic;
SIGNAL \IR0|u1|data_count[8]~34_combout\ : std_logic;
SIGNAL \IR0|u1|data_count[8]~35\ : std_logic;
SIGNAL \IR0|u1|data_count[9]~36_combout\ : std_logic;
SIGNAL \IR0|u1|data_count[9]~37\ : std_logic;
SIGNAL \IR0|u1|data_count[10]~38_combout\ : std_logic;
SIGNAL \IR0|u1|data_count[10]~39\ : std_logic;
SIGNAL \IR0|u1|data_count[11]~40_combout\ : std_logic;
SIGNAL \IR0|u1|Selector0~1_combout\ : std_logic;
SIGNAL \IR0|u1|data_count[11]~41\ : std_logic;
SIGNAL \IR0|u1|data_count[12]~42_combout\ : std_logic;
SIGNAL \IR0|u1|data_count[12]~43\ : std_logic;
SIGNAL \IR0|u1|data_count[13]~44_combout\ : std_logic;
SIGNAL \IR0|u1|data_count[13]~45\ : std_logic;
SIGNAL \IR0|u1|data_count[14]~46_combout\ : std_logic;
SIGNAL \IR0|u1|Selector0~2_combout\ : std_logic;
SIGNAL \IR0|u1|Selector0~7_combout\ : std_logic;
SIGNAL \IR0|u1|Selector0~8_combout\ : std_logic;
SIGNAL \IR0|u1|data_count[14]~47\ : std_logic;
SIGNAL \IR0|u1|data_count[15]~48_combout\ : std_logic;
SIGNAL \IR0|u1|data_count[15]~49\ : std_logic;
SIGNAL \IR0|u1|data_count[16]~50_combout\ : std_logic;
SIGNAL \IR0|u1|data_count[16]~51\ : std_logic;
SIGNAL \IR0|u1|data_count[17]~52_combout\ : std_logic;
SIGNAL \IR0|u1|Selector0~9_combout\ : std_logic;
SIGNAL \IR0|u1|Selector0~10_combout\ : std_logic;
SIGNAL \IR0|u1|bitcount[3]~13\ : std_logic;
SIGNAL \IR0|u1|bitcount[4]~15_combout\ : std_logic;
SIGNAL \IR0|u1|Equal0~0_combout\ : std_logic;
SIGNAL \IR0|u1|LessThan4~0_combout\ : std_logic;
SIGNAL \IR0|u1|Equal0~1_combout\ : std_logic;
SIGNAL \IR0|u1|Equal0~2_combout\ : std_logic;
SIGNAL \IR0|u1|bitcount[0]~14_combout\ : std_logic;
SIGNAL \IR0|u1|bitcount[4]~16\ : std_logic;
SIGNAL \IR0|u1|bitcount[5]~17_combout\ : std_logic;
SIGNAL \IR0|u1|data_buf[31]~0_combout\ : std_logic;
SIGNAL \IR0|u1|data_buf[31]~7_combout\ : std_logic;
SIGNAL \IR0|u1|Selector0~11_combout\ : std_logic;
SIGNAL \IR0|u1|idle_count[0]~18_combout\ : std_logic;
SIGNAL \IR0|u1|Selector0~12_combout\ : std_logic;
SIGNAL \IR0|u1|state.IDLE~q\ : std_logic;
SIGNAL \IR0|u1|always1~1_combout\ : std_logic;
SIGNAL \IR0|u1|idle_count_flag~q\ : std_logic;
SIGNAL \IR0|u1|idle_count[0]~19\ : std_logic;
SIGNAL \IR0|u1|idle_count[1]~20_combout\ : std_logic;
SIGNAL \IR0|u1|idle_count[1]~21\ : std_logic;
SIGNAL \IR0|u1|idle_count[2]~22_combout\ : std_logic;
SIGNAL \IR0|u1|idle_count[2]~23\ : std_logic;
SIGNAL \IR0|u1|idle_count[3]~24_combout\ : std_logic;
SIGNAL \IR0|u1|idle_count[3]~25\ : std_logic;
SIGNAL \IR0|u1|idle_count[4]~26_combout\ : std_logic;
SIGNAL \IR0|u1|idle_count[4]~27\ : std_logic;
SIGNAL \IR0|u1|idle_count[5]~28_combout\ : std_logic;
SIGNAL \IR0|u1|idle_count[5]~29\ : std_logic;
SIGNAL \IR0|u1|idle_count[6]~30_combout\ : std_logic;
SIGNAL \IR0|u1|idle_count[6]~31\ : std_logic;
SIGNAL \IR0|u1|idle_count[7]~32_combout\ : std_logic;
SIGNAL \IR0|u1|idle_count[7]~33\ : std_logic;
SIGNAL \IR0|u1|idle_count[8]~34_combout\ : std_logic;
SIGNAL \IR0|u1|idle_count[8]~35\ : std_logic;
SIGNAL \IR0|u1|idle_count[9]~36_combout\ : std_logic;
SIGNAL \IR0|u1|idle_count[9]~37\ : std_logic;
SIGNAL \IR0|u1|idle_count[10]~38_combout\ : std_logic;
SIGNAL \IR0|u1|idle_count[10]~39\ : std_logic;
SIGNAL \IR0|u1|idle_count[11]~40_combout\ : std_logic;
SIGNAL \IR0|u1|idle_count[11]~41\ : std_logic;
SIGNAL \IR0|u1|idle_count[12]~42_combout\ : std_logic;
SIGNAL \IR0|u1|idle_count[12]~43\ : std_logic;
SIGNAL \IR0|u1|idle_count[13]~44_combout\ : std_logic;
SIGNAL \IR0|u1|idle_count[13]~45\ : std_logic;
SIGNAL \IR0|u1|idle_count[14]~46_combout\ : std_logic;
SIGNAL \IR0|u1|LessThan0~4_combout\ : std_logic;
SIGNAL \IR0|u1|LessThan0~1_combout\ : std_logic;
SIGNAL \IR0|u1|LessThan0~2_combout\ : std_logic;
SIGNAL \IR0|u1|LessThan0~3_combout\ : std_logic;
SIGNAL \IR0|u1|idle_count[14]~47\ : std_logic;
SIGNAL \IR0|u1|idle_count[15]~48_combout\ : std_logic;
SIGNAL \IR0|u1|idle_count[15]~49\ : std_logic;
SIGNAL \IR0|u1|idle_count[16]~50_combout\ : std_logic;
SIGNAL \IR0|u1|idle_count[16]~51\ : std_logic;
SIGNAL \IR0|u1|idle_count[17]~52_combout\ : std_logic;
SIGNAL \IR0|u1|LessThan0~0_combout\ : std_logic;
SIGNAL \IR0|u1|LessThan0~5_combout\ : std_logic;
SIGNAL \IR0|u1|Selector0~6_combout\ : std_logic;
SIGNAL \IR0|u1|Selector1~0_combout\ : std_logic;
SIGNAL \IR0|u1|state.GUIDANCE~q\ : std_logic;
SIGNAL \IR0|u1|always3~1_combout\ : std_logic;
SIGNAL \IR0|u1|state_count_flag~q\ : std_logic;
SIGNAL \IR0|u1|state_count[0]~19\ : std_logic;
SIGNAL \IR0|u1|state_count[1]~20_combout\ : std_logic;
SIGNAL \IR0|u1|state_count[1]~21\ : std_logic;
SIGNAL \IR0|u1|state_count[2]~22_combout\ : std_logic;
SIGNAL \IR0|u1|state_count[2]~23\ : std_logic;
SIGNAL \IR0|u1|state_count[3]~24_combout\ : std_logic;
SIGNAL \IR0|u1|state_count[3]~25\ : std_logic;
SIGNAL \IR0|u1|state_count[4]~26_combout\ : std_logic;
SIGNAL \IR0|u1|state_count[4]~27\ : std_logic;
SIGNAL \IR0|u1|state_count[5]~28_combout\ : std_logic;
SIGNAL \IR0|u1|state_count[5]~29\ : std_logic;
SIGNAL \IR0|u1|state_count[6]~30_combout\ : std_logic;
SIGNAL \IR0|u1|state_count[6]~31\ : std_logic;
SIGNAL \IR0|u1|state_count[7]~32_combout\ : std_logic;
SIGNAL \IR0|u1|state_count[7]~33\ : std_logic;
SIGNAL \IR0|u1|state_count[8]~34_combout\ : std_logic;
SIGNAL \IR0|u1|state_count[8]~35\ : std_logic;
SIGNAL \IR0|u1|state_count[9]~36_combout\ : std_logic;
SIGNAL \IR0|u1|state_count[9]~37\ : std_logic;
SIGNAL \IR0|u1|state_count[10]~38_combout\ : std_logic;
SIGNAL \IR0|u1|state_count[10]~39\ : std_logic;
SIGNAL \IR0|u1|state_count[11]~40_combout\ : std_logic;
SIGNAL \IR0|u1|state_count[11]~41\ : std_logic;
SIGNAL \IR0|u1|state_count[12]~42_combout\ : std_logic;
SIGNAL \IR0|u1|state_count[12]~43\ : std_logic;
SIGNAL \IR0|u1|state_count[13]~44_combout\ : std_logic;
SIGNAL \IR0|u1|state_count[13]~45\ : std_logic;
SIGNAL \IR0|u1|state_count[14]~46_combout\ : std_logic;
SIGNAL \IR0|u1|state_count[14]~47\ : std_logic;
SIGNAL \IR0|u1|state_count[15]~48_combout\ : std_logic;
SIGNAL \IR0|u1|LessThan1~0_combout\ : std_logic;
SIGNAL \IR0|u1|LessThan1~1_combout\ : std_logic;
SIGNAL \IR0|u1|LessThan1~2_combout\ : std_logic;
SIGNAL \IR0|u1|Selector0~3_combout\ : std_logic;
SIGNAL \IR0|u1|Selector0~4_combout\ : std_logic;
SIGNAL \IR0|u1|state_count[15]~49\ : std_logic;
SIGNAL \IR0|u1|state_count[16]~50_combout\ : std_logic;
SIGNAL \IR0|u1|state_count[16]~51\ : std_logic;
SIGNAL \IR0|u1|state_count[17]~52_combout\ : std_logic;
SIGNAL \IR0|u1|Selector0~5_combout\ : std_logic;
SIGNAL \IR0|u1|Selector2~0_combout\ : std_logic;
SIGNAL \IR0|u1|state.DATAREAD~q\ : std_logic;
SIGNAL \IR0|u1|bitcount[0]~7\ : std_logic;
SIGNAL \IR0|u1|bitcount[1]~8_combout\ : std_logic;
SIGNAL \IR0|u1|bitcount[1]~9\ : std_logic;
SIGNAL \IR0|u1|bitcount[2]~10_combout\ : std_logic;
SIGNAL \IR0|u1|bitcount[2]~11\ : std_logic;
SIGNAL \IR0|u1|bitcount[3]~12_combout\ : std_logic;
SIGNAL \IR0|u1|Decoder0~5_combout\ : std_logic;
SIGNAL \IR0|u1|data~13_combout\ : std_logic;
SIGNAL \IR0|u1|LessThan4~1_combout\ : std_logic;
SIGNAL \IR0|u1|LessThan4~2_combout\ : std_logic;
SIGNAL \IR0|u1|LessThan4~3_combout\ : std_logic;
SIGNAL \IR0|u1|data~1_combout\ : std_logic;
SIGNAL \IR0|u1|Decoder0~0_combout\ : std_logic;
SIGNAL \IR0|u1|data~3_combout\ : std_logic;
SIGNAL \IR0|u1|Decoder0~1_combout\ : std_logic;
SIGNAL \IR0|u1|data~4_combout\ : std_logic;
SIGNAL \IR0|u1|data~5_combout\ : std_logic;
SIGNAL \IR0|u1|data~2_combout\ : std_logic;
SIGNAL \IR0|u1|data_buf[31]~1_combout\ : std_logic;
SIGNAL \IR0|u1|Decoder0~3_combout\ : std_logic;
SIGNAL \IR0|u1|data~9_combout\ : std_logic;
SIGNAL \IR0|u1|Decoder0~2_combout\ : std_logic;
SIGNAL \IR0|u1|data~7_combout\ : std_logic;
SIGNAL \IR0|u1|data~6_combout\ : std_logic;
SIGNAL \IR0|u1|data~8_combout\ : std_logic;
SIGNAL \IR0|u1|data_buf[31]~2_combout\ : std_logic;
SIGNAL \IR0|u1|data_buf[31]~3_combout\ : std_logic;
SIGNAL \IR0|u1|Decoder0~6_combout\ : std_logic;
SIGNAL \IR0|u1|data~15_combout\ : std_logic;
SIGNAL \IR0|u1|Decoder0~7_combout\ : std_logic;
SIGNAL \IR0|u1|data~16_combout\ : std_logic;
SIGNAL \IR0|u1|Decoder0~8_combout\ : std_logic;
SIGNAL \IR0|u1|data~17_combout\ : std_logic;
SIGNAL \IR0|u1|data~14_combout\ : std_logic;
SIGNAL \IR0|u1|data_buf[31]~5_combout\ : std_logic;
SIGNAL \IR0|u1|data~12_combout\ : std_logic;
SIGNAL \IR0|u1|Decoder0~4_combout\ : std_logic;
SIGNAL \IR0|u1|data~10_combout\ : std_logic;
SIGNAL \IR0|u1|data~11_combout\ : std_logic;
SIGNAL \IR0|u1|data_buf[31]~4_combout\ : std_logic;
SIGNAL \IR0|u1|data_buf[31]~6_combout\ : std_logic;
SIGNAL \IR0|u1|data_ready~feeder_combout\ : std_logic;
SIGNAL \IR0|u1|data_ready~q\ : std_logic;
SIGNAL \IR0|u1|data_buf[23]~feeder_combout\ : std_logic;
SIGNAL \IR0|u1|oDATA[23]~feeder_combout\ : std_logic;
SIGNAL \IR0|u1|data_buf[24]~feeder_combout\ : std_logic;
SIGNAL \IR0|u1|data_buf[31]~feeder_combout\ : std_logic;
SIGNAL \IR0|u1|oDATA[31]~feeder_combout\ : std_logic;
SIGNAL \Equal12~0_combout\ : std_logic;
SIGNAL \IR0|u1|data_buf[21]~feeder_combout\ : std_logic;
SIGNAL \IR0|u1|oDATA[21]~feeder_combout\ : std_logic;
SIGNAL \IR0|u1|data_buf[16]~feeder_combout\ : std_logic;
SIGNAL \Equal12~1_combout\ : std_logic;
SIGNAL \IR0|u1|data_buf[19]~feeder_combout\ : std_logic;
SIGNAL \IR0|u1|oDATA[20]~feeder_combout\ : std_logic;
SIGNAL \IR0|u1|data_buf[25]~feeder_combout\ : std_logic;
SIGNAL \IR0|u1|data_buf[30]~feeder_combout\ : std_logic;
SIGNAL \IR0|u1|oDATA[30]~feeder_combout\ : std_logic;
SIGNAL \IR0|u1|data_buf[22]~feeder_combout\ : std_logic;
SIGNAL \IR0|u1|data_buf[17]~feeder_combout\ : std_logic;
SIGNAL \Equal12~2_combout\ : std_logic;
SIGNAL \IR0|u1|data_buf[18]~feeder_combout\ : std_logic;
SIGNAL \IR0|u1|data_buf[26]~feeder_combout\ : std_logic;
SIGNAL \Equal7~0_combout\ : std_logic;
SIGNAL \IR0|u1|data_buf[28]~feeder_combout\ : std_logic;
SIGNAL \IR0|u1|oDATA[28]~feeder_combout\ : std_logic;
SIGNAL \Equal12~3_combout\ : std_logic;
SIGNAL \IR0|u1|data_buf[27]~feeder_combout\ : std_logic;
SIGNAL \IR0|u1|oDATA[27]~feeder_combout\ : std_logic;
SIGNAL \Equal12~4_combout\ : std_logic;
SIGNAL \Equal8~0_combout\ : std_logic;
SIGNAL \Equal8~1_combout\ : std_logic;
SIGNAL \Equal6~0_combout\ : std_logic;
SIGNAL \Equal6~1_combout\ : std_logic;
SIGNAL \Equal6~2_combout\ : std_logic;
SIGNAL \n~6_combout\ : std_logic;
SIGNAL \n~35_combout\ : std_logic;
SIGNAL \Equal7~1_combout\ : std_logic;
SIGNAL \Equal9~0_combout\ : std_logic;
SIGNAL \WideNor1~0_combout\ : std_logic;
SIGNAL \IR0|u1|data~22_combout\ : std_logic;
SIGNAL \IR0|u1|data_buf[11]~feeder_combout\ : std_logic;
SIGNAL \IR0|u1|oDATA[11]~feeder_combout\ : std_logic;
SIGNAL \IR0|u1|data~21_combout\ : std_logic;
SIGNAL \IR0|u1|data_buf[12]~feeder_combout\ : std_logic;
SIGNAL \IR0|u1|oDATA[12]~feeder_combout\ : std_logic;
SIGNAL \IR0|u1|data~24_combout\ : std_logic;
SIGNAL \IR0|u1|data_buf[9]~feeder_combout\ : std_logic;
SIGNAL \IR0|u1|data~23_combout\ : std_logic;
SIGNAL \IR0|u1|data_buf[10]~feeder_combout\ : std_logic;
SIGNAL \IR0|u1|oDATA[10]~feeder_combout\ : std_logic;
SIGNAL \always1~1_combout\ : std_logic;
SIGNAL \IR0|u1|data~0_combout\ : std_logic;
SIGNAL \IR0|u1|data_buf[0]~feeder_combout\ : std_logic;
SIGNAL \IR0|u1|oDATA[0]~feeder_combout\ : std_logic;
SIGNAL \IR0|u1|data~19_combout\ : std_logic;
SIGNAL \IR0|u1|data_buf[14]~feeder_combout\ : std_logic;
SIGNAL \IR0|u1|oDATA[14]~feeder_combout\ : std_logic;
SIGNAL \IR0|u1|data~20_combout\ : std_logic;
SIGNAL \IR0|u1|data_buf[13]~feeder_combout\ : std_logic;
SIGNAL \IR0|u1|data~18_combout\ : std_logic;
SIGNAL \IR0|u1|data_buf[15]~feeder_combout\ : std_logic;
SIGNAL \IR0|u1|oDATA[15]~feeder_combout\ : std_logic;
SIGNAL \always1~0_combout\ : std_logic;
SIGNAL \IR0|u1|data~30_combout\ : std_logic;
SIGNAL \IR0|u1|data_buf[3]~feeder_combout\ : std_logic;
SIGNAL \IR0|u1|data~31_combout\ : std_logic;
SIGNAL \IR0|u1|data_buf[2]~feeder_combout\ : std_logic;
SIGNAL \IR0|u1|data~32_combout\ : std_logic;
SIGNAL \IR0|u1|data_buf[1]~feeder_combout\ : std_logic;
SIGNAL \IR0|u1|data~29_combout\ : std_logic;
SIGNAL \IR0|u1|data_buf[4]~feeder_combout\ : std_logic;
SIGNAL \IR0|u1|oDATA[4]~feeder_combout\ : std_logic;
SIGNAL \always1~3_combout\ : std_logic;
SIGNAL \IR0|u1|data~28_combout\ : std_logic;
SIGNAL \IR0|u1|data_buf[8]~feeder_combout\ : std_logic;
SIGNAL \IR0|u1|oDATA[8]~feeder_combout\ : std_logic;
SIGNAL \IR0|u1|data~26_combout\ : std_logic;
SIGNAL \IR0|u1|data_buf[6]~feeder_combout\ : std_logic;
SIGNAL \IR0|u1|data~27_combout\ : std_logic;
SIGNAL \IR0|u1|data_buf[5]~feeder_combout\ : std_logic;
SIGNAL \IR0|u1|data~25_combout\ : std_logic;
SIGNAL \IR0|u1|data_buf[7]~feeder_combout\ : std_logic;
SIGNAL \IR0|u1|oDATA[7]~feeder_combout\ : std_logic;
SIGNAL \always1~2_combout\ : std_logic;
SIGNAL \always1~4_combout\ : std_logic;
SIGNAL \Equal13~9_combout\ : std_logic;
SIGNAL \Add0~0_combout\ : std_logic;
SIGNAL \x~input_o\ : std_logic;
SIGNAL \Mux0~0_combout\ : std_logic;
SIGNAL \key3~input_o\ : std_logic;
SIGNAL \Mux2~1_combout\ : std_logic;
SIGNAL \y~input_o\ : std_logic;
SIGNAL \Mux2~0_combout\ : std_logic;
SIGNAL \Mux2~2_combout\ : std_logic;
SIGNAL \state~19_combout\ : std_logic;
SIGNAL \state~20_combout\ : std_logic;
SIGNAL \state[0]~17_combout\ : std_logic;
SIGNAL \state[0]~14_combout\ : std_logic;
SIGNAL \state[0]~23_combout\ : std_logic;
SIGNAL \state[0]~24_combout\ : std_logic;
SIGNAL \state~21_combout\ : std_logic;
SIGNAL \state~22_combout\ : std_logic;
SIGNAL \state[0]~18_combout\ : std_logic;
SIGNAL \Add1~9\ : std_logic;
SIGNAL \Add1~11\ : std_logic;
SIGNAL \Add1~13\ : std_logic;
SIGNAL \Add1~14_combout\ : std_logic;
SIGNAL \Add0~13\ : std_logic;
SIGNAL \Add0~14_combout\ : std_logic;
SIGNAL \count~20_combout\ : std_logic;
SIGNAL \count[31]~3_combout\ : std_logic;
SIGNAL \count[31]~4_combout\ : std_logic;
SIGNAL \count[31]~5_combout\ : std_logic;
SIGNAL \Add1~15\ : std_logic;
SIGNAL \Add1~16_combout\ : std_logic;
SIGNAL \Add0~15\ : std_logic;
SIGNAL \Add0~16_combout\ : std_logic;
SIGNAL \count~21_combout\ : std_logic;
SIGNAL \Add1~17\ : std_logic;
SIGNAL \Add1~18_combout\ : std_logic;
SIGNAL \Add0~17\ : std_logic;
SIGNAL \Add0~18_combout\ : std_logic;
SIGNAL \count~22_combout\ : std_logic;
SIGNAL \Add0~19\ : std_logic;
SIGNAL \Add0~20_combout\ : std_logic;
SIGNAL \Add1~19\ : std_logic;
SIGNAL \Add1~20_combout\ : std_logic;
SIGNAL \count~23_combout\ : std_logic;
SIGNAL \Add0~21\ : std_logic;
SIGNAL \Add0~22_combout\ : std_logic;
SIGNAL \Add1~21\ : std_logic;
SIGNAL \Add1~22_combout\ : std_logic;
SIGNAL \count~24_combout\ : std_logic;
SIGNAL \Add0~23\ : std_logic;
SIGNAL \Add0~24_combout\ : std_logic;
SIGNAL \Add1~23\ : std_logic;
SIGNAL \Add1~24_combout\ : std_logic;
SIGNAL \count~25_combout\ : std_logic;
SIGNAL \Add0~25\ : std_logic;
SIGNAL \Add0~26_combout\ : std_logic;
SIGNAL \Add1~25\ : std_logic;
SIGNAL \Add1~26_combout\ : std_logic;
SIGNAL \count~26_combout\ : std_logic;
SIGNAL \Add0~27\ : std_logic;
SIGNAL \Add0~28_combout\ : std_logic;
SIGNAL \Add1~27\ : std_logic;
SIGNAL \Add1~28_combout\ : std_logic;
SIGNAL \count~11_combout\ : std_logic;
SIGNAL \Add0~29\ : std_logic;
SIGNAL \Add0~30_combout\ : std_logic;
SIGNAL \Add1~29\ : std_logic;
SIGNAL \Add1~30_combout\ : std_logic;
SIGNAL \count~27_combout\ : std_logic;
SIGNAL \Add0~31\ : std_logic;
SIGNAL \Add0~32_combout\ : std_logic;
SIGNAL \Add1~31\ : std_logic;
SIGNAL \Add1~32_combout\ : std_logic;
SIGNAL \count~28_combout\ : std_logic;
SIGNAL \Add0~33\ : std_logic;
SIGNAL \Add0~34_combout\ : std_logic;
SIGNAL \Add1~33\ : std_logic;
SIGNAL \Add1~34_combout\ : std_logic;
SIGNAL \count~10_combout\ : std_logic;
SIGNAL \Add0~35\ : std_logic;
SIGNAL \Add0~36_combout\ : std_logic;
SIGNAL \Add1~35\ : std_logic;
SIGNAL \Add1~36_combout\ : std_logic;
SIGNAL \count~9_combout\ : std_logic;
SIGNAL \Add0~37\ : std_logic;
SIGNAL \Add0~38_combout\ : std_logic;
SIGNAL \Add1~37\ : std_logic;
SIGNAL \Add1~38_combout\ : std_logic;
SIGNAL \count~29_combout\ : std_logic;
SIGNAL \Add1~39\ : std_logic;
SIGNAL \Add1~40_combout\ : std_logic;
SIGNAL \Add0~39\ : std_logic;
SIGNAL \Add0~40_combout\ : std_logic;
SIGNAL \count~30_combout\ : std_logic;
SIGNAL \Add1~41\ : std_logic;
SIGNAL \Add1~42_combout\ : std_logic;
SIGNAL \Add0~41\ : std_logic;
SIGNAL \Add0~42_combout\ : std_logic;
SIGNAL \count~8_combout\ : std_logic;
SIGNAL \Add1~43\ : std_logic;
SIGNAL \Add1~44_combout\ : std_logic;
SIGNAL \Add0~43\ : std_logic;
SIGNAL \Add0~44_combout\ : std_logic;
SIGNAL \count~7_combout\ : std_logic;
SIGNAL \Add1~45\ : std_logic;
SIGNAL \Add1~46_combout\ : std_logic;
SIGNAL \Add0~45\ : std_logic;
SIGNAL \Add0~46_combout\ : std_logic;
SIGNAL \count~31_combout\ : std_logic;
SIGNAL \Add0~47\ : std_logic;
SIGNAL \Add0~48_combout\ : std_logic;
SIGNAL \Add1~47\ : std_logic;
SIGNAL \Add1~48_combout\ : std_logic;
SIGNAL \count~32_combout\ : std_logic;
SIGNAL \Add0~49\ : std_logic;
SIGNAL \Add0~50_combout\ : std_logic;
SIGNAL \Add1~49\ : std_logic;
SIGNAL \Add1~50_combout\ : std_logic;
SIGNAL \count~34_combout\ : std_logic;
SIGNAL \Add1~51\ : std_logic;
SIGNAL \Add1~52_combout\ : std_logic;
SIGNAL \Add0~51\ : std_logic;
SIGNAL \Add0~52_combout\ : std_logic;
SIGNAL \count~33_combout\ : std_logic;
SIGNAL \Add0~53\ : std_logic;
SIGNAL \Add0~54_combout\ : std_logic;
SIGNAL \Add1~53\ : std_logic;
SIGNAL \Add1~54_combout\ : std_logic;
SIGNAL \count~35_combout\ : std_logic;
SIGNAL \Add0~55\ : std_logic;
SIGNAL \Add0~56_combout\ : std_logic;
SIGNAL \Add1~55\ : std_logic;
SIGNAL \Add1~56_combout\ : std_logic;
SIGNAL \count~36_combout\ : std_logic;
SIGNAL \Add0~57\ : std_logic;
SIGNAL \Add0~58_combout\ : std_logic;
SIGNAL \Add1~57\ : std_logic;
SIGNAL \Add1~58_combout\ : std_logic;
SIGNAL \count~38_combout\ : std_logic;
SIGNAL \Add1~59\ : std_logic;
SIGNAL \Add1~60_combout\ : std_logic;
SIGNAL \Add0~59\ : std_logic;
SIGNAL \Add0~60_combout\ : std_logic;
SIGNAL \count~37_combout\ : std_logic;
SIGNAL \Equal13~0_combout\ : std_logic;
SIGNAL \Equal13~1_combout\ : std_logic;
SIGNAL \Equal13~2_combout\ : std_logic;
SIGNAL \Equal13~3_combout\ : std_logic;
SIGNAL \Equal13~4_combout\ : std_logic;
SIGNAL \Equal13~6_combout\ : std_logic;
SIGNAL \Equal13~7_combout\ : std_logic;
SIGNAL \Equal13~5_combout\ : std_logic;
SIGNAL \Equal13~8_combout\ : std_logic;
SIGNAL \count~1_combout\ : std_logic;
SIGNAL \Add1~0_combout\ : std_logic;
SIGNAL \count~2_combout\ : std_logic;
SIGNAL \Add0~1\ : std_logic;
SIGNAL \Add0~2_combout\ : std_logic;
SIGNAL \count~12_combout\ : std_logic;
SIGNAL \Add1~1\ : std_logic;
SIGNAL \Add1~2_combout\ : std_logic;
SIGNAL \count~13_combout\ : std_logic;
SIGNAL \Add1~3\ : std_logic;
SIGNAL \Add1~4_combout\ : std_logic;
SIGNAL \Add0~3\ : std_logic;
SIGNAL \Add0~4_combout\ : std_logic;
SIGNAL \count~14_combout\ : std_logic;
SIGNAL \count~15_combout\ : std_logic;
SIGNAL \Add1~5\ : std_logic;
SIGNAL \Add1~6_combout\ : std_logic;
SIGNAL \Add0~5\ : std_logic;
SIGNAL \Add0~6_combout\ : std_logic;
SIGNAL \count~16_combout\ : std_logic;
SIGNAL \Add1~7\ : std_logic;
SIGNAL \Add1~8_combout\ : std_logic;
SIGNAL \Add0~7\ : std_logic;
SIGNAL \Add0~8_combout\ : std_logic;
SIGNAL \count~17_combout\ : std_logic;
SIGNAL \Add0~9\ : std_logic;
SIGNAL \Add0~10_combout\ : std_logic;
SIGNAL \Add1~10_combout\ : std_logic;
SIGNAL \count~18_combout\ : std_logic;
SIGNAL \Add0~11\ : std_logic;
SIGNAL \Add0~12_combout\ : std_logic;
SIGNAL \Add1~12_combout\ : std_logic;
SIGNAL \count~19_combout\ : std_logic;
SIGNAL \Equal15~0_combout\ : std_logic;
SIGNAL \count~0_combout\ : std_logic;
SIGNAL \Add1~61\ : std_logic;
SIGNAL \Add1~62_combout\ : std_logic;
SIGNAL \Add0~61\ : std_logic;
SIGNAL \Add0~62_combout\ : std_logic;
SIGNAL \count~6_combout\ : std_logic;
SIGNAL \always1~5_combout\ : std_logic;
SIGNAL \flag~0_combout\ : std_logic;
SIGNAL \flag~1_combout\ : std_logic;
SIGNAL \flag~2_combout\ : std_logic;
SIGNAL \flag~q\ : std_logic;
SIGNAL \DEAUDIO|u7|mI2C_CLK_DIV[0]~17\ : std_logic;
SIGNAL \DEAUDIO|u7|mI2C_CLK_DIV[1]~18_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|mI2C_CLK_DIV[1]~19\ : std_logic;
SIGNAL \DEAUDIO|u7|mI2C_CLK_DIV[2]~20_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|mI2C_CLK_DIV[2]~21\ : std_logic;
SIGNAL \DEAUDIO|u7|mI2C_CLK_DIV[3]~22_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|mI2C_CLK_DIV[3]~23\ : std_logic;
SIGNAL \DEAUDIO|u7|mI2C_CLK_DIV[4]~24_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|mI2C_CLK_DIV[4]~25\ : std_logic;
SIGNAL \DEAUDIO|u7|mI2C_CLK_DIV[5]~26_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|mI2C_CLK_DIV[5]~27\ : std_logic;
SIGNAL \DEAUDIO|u7|mI2C_CLK_DIV[6]~28_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|mI2C_CLK_DIV[6]~29\ : std_logic;
SIGNAL \DEAUDIO|u7|mI2C_CLK_DIV[7]~30_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|mI2C_CLK_DIV[7]~31\ : std_logic;
SIGNAL \DEAUDIO|u7|mI2C_CLK_DIV[8]~32_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|mI2C_CLK_DIV[8]~33\ : std_logic;
SIGNAL \DEAUDIO|u7|mI2C_CLK_DIV[9]~34_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|mI2C_CLK_DIV[9]~35\ : std_logic;
SIGNAL \DEAUDIO|u7|mI2C_CLK_DIV[10]~36_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|mI2C_CLK_DIV[10]~37\ : std_logic;
SIGNAL \DEAUDIO|u7|mI2C_CLK_DIV[11]~38_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|LessThan0~3_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|LessThan0~1_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|LessThan0~2_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|mI2C_CLK_DIV[11]~39\ : std_logic;
SIGNAL \DEAUDIO|u7|mI2C_CLK_DIV[12]~40_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|mI2C_CLK_DIV[12]~41\ : std_logic;
SIGNAL \DEAUDIO|u7|mI2C_CLK_DIV[13]~42_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|mI2C_CLK_DIV[13]~43\ : std_logic;
SIGNAL \DEAUDIO|u7|mI2C_CLK_DIV[14]~44_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|mI2C_CLK_DIV[14]~45\ : std_logic;
SIGNAL \DEAUDIO|u7|mI2C_CLK_DIV[15]~46_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|LessThan0~0_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|LessThan0~4_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|mI2C_CTRL_CLK~0_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|mI2C_CTRL_CLK~feeder_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|mI2C_CTRL_CLK~q\ : std_logic;
SIGNAL \DEAUDIO|u7|mI2C_CTRL_CLK~clkctrl_outclk\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|SD_COUNTER[0]~6_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|END~0_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|SD_COUNTER[4]~17\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|SD_COUNTER[5]~18_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|SD_COUNTER[0]~8_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|SD_COUNTER[0]~9_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|END~1_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|END~q\ : std_logic;
SIGNAL \DEAUDIO|u7|Selector1~0_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|mSetup_ST.0000~q\ : std_logic;
SIGNAL \DEAUDIO|u7|Selector2~0_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|mSetup_ST.0001~q\ : std_logic;
SIGNAL \DEAUDIO|u7|Selector0~0_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|mI2C_GO~q\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|SD_COUNTER[0]~7\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|SD_COUNTER[1]~10_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|SD_COUNTER[1]~11\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|SD_COUNTER[2]~12_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|SD_COUNTER[2]~13\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|SD_COUNTER[3]~14_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|SD_COUNTER[3]~15\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|SD_COUNTER[4]~16_combout\ : std_logic;
SIGNAL \I2C_SDAT~input_o\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|ACK3~0_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|ACK3~1_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|ACK3~2_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|ACK3~q\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|ACK2~0_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|ACK2~1_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|ACK2~2_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|ACK2~q\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|Selector4~0_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|ACK1~0_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|ACK1~1_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|ACK1~q\ : std_logic;
SIGNAL \DEAUDIO|u7|mSetup_ST~12_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|mSetup_ST~13_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|mSetup_ST.0010~q\ : std_logic;
SIGNAL \DEAUDIO|u7|LUT_INDEX[1]~5_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|LUT_INDEX[5]~11_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|LessThan1~0_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|LUT_INDEX[0]~16_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|LUT_INDEX[1]~6\ : std_logic;
SIGNAL \DEAUDIO|u7|LUT_INDEX[2]~7_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|LUT_INDEX[2]~8\ : std_logic;
SIGNAL \DEAUDIO|u7|LUT_INDEX[3]~9_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|LUT_INDEX[3]~10\ : std_logic;
SIGNAL \DEAUDIO|u7|LUT_INDEX[4]~12_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|LUT_INDEX[4]~13\ : std_logic;
SIGNAL \DEAUDIO|u7|LUT_INDEX[5]~14_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|LessThan1~1_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|o_I2C_END~0_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|o_I2C_END~q\ : std_logic;
SIGNAL \TD_CLK27~input_o\ : std_logic;
SIGNAL \DEAUDIO|u1|altpll_component|pll~FBOUT\ : std_logic;
SIGNAL \DEAUDIO|u1|altpll_component|_clk1\ : std_logic;
SIGNAL \DEAUDIO|u1|altpll_component|_clk1~clkctrl_outclk\ : std_logic;
SIGNAL \DEAUDIO|ad1|LRCK_1X_DIV[0]~9_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|LessThan1~0_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|LessThan1~1_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|LessThan1~2_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|LRCK_1X_DIV[0]~10\ : std_logic;
SIGNAL \DEAUDIO|ad1|LRCK_1X_DIV[1]~11_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|LRCK_1X_DIV[1]~12\ : std_logic;
SIGNAL \DEAUDIO|ad1|LRCK_1X_DIV[2]~13_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|LRCK_1X_DIV[2]~14\ : std_logic;
SIGNAL \DEAUDIO|ad1|LRCK_1X_DIV[3]~15_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|LRCK_1X_DIV[3]~16\ : std_logic;
SIGNAL \DEAUDIO|ad1|LRCK_1X_DIV[4]~17_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|LRCK_1X_DIV[4]~18\ : std_logic;
SIGNAL \DEAUDIO|ad1|LRCK_1X_DIV[5]~19_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|LRCK_1X_DIV[5]~20\ : std_logic;
SIGNAL \DEAUDIO|ad1|LRCK_1X_DIV[6]~21_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|LRCK_1X_DIV[6]~22\ : std_logic;
SIGNAL \DEAUDIO|ad1|LRCK_1X_DIV[7]~23_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|LRCK_1X_DIV[7]~24\ : std_logic;
SIGNAL \DEAUDIO|ad1|LRCK_1X_DIV[8]~25_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|LRCK_1X~0_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|LRCK_1X~q\ : std_logic;
SIGNAL \DEAUDIO|ad1|BCK_DIV~2_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|BCK_DIV~0_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|BCK_DIV~1_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|oAUD_BCK~0_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|oAUD_BCK~q\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|Mux0~1_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|mI2C_DATA[0]~0_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|SD[22]~0_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|SD[22]~1_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|Mux0~8_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|Mux0~9_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|Mux0~2_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|Mux0~3_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|Mux0~4_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|Mux0~5_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|Mux0~6_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|Mux0~7_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|Mux0~10_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|Mux0~0_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|LessThan2~0_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|LessThan2~1_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|Mux0~13_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|Mux0~14_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|mI2C_DATA[22]~1_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|Mux0~11_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|Mux0~12_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|Mux0~15_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|Mux0~16_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|Mux0~17_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|Mux0~18_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|Mux0~19_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|SDO~q\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|_~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|_~3_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|_~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs2a[8]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|cs2a[10]~3_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs2a[12]~9_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|cs2a[15]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|cs2a[15]~5_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|cs2a[18]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|_~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|_~7_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|_~5_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|_~1_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|_~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs2a[21]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|_~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs2a[24]~11_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|cs2a[26]~7_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs2a[28]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|cs2a[30]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|cs2a[30]~9_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs2a[29]~13_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs2a[29]~14_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[21]~311_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[21]~310_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[20]~312_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[20]~313_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[19]~315_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[19]~314_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs2a[28]~15_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[18]~317_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[18]~316_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[28]~577_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[28]~318_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[27]~578_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[27]~319_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[26]~579_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[26]~320_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[25]~322_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[25]~321_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[24]~323_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[24]~324_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[33]~326_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[33]~499_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[32]~580_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[32]~327_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[31]~329_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[31]~328_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|cs2a[26]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[30]~330_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[30]~331_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[34]~498_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[34]~325_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[40]~332_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[40]~500_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[39]~501_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[39]~333_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[38]~502_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[38]~334_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[37]~335_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[37]~336_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[36]~504_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[36]~503_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[43]~340_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[43]~507_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs2a[24]~16_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[42]~342_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[42]~341_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[46]~505_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[46]~337_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[45]~338_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[45]~506_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[44]~339_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[44]~581_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[50]~510_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[52]~508_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[52]~343_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[51]~509_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[51]~344_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[50]~345_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[49]~347_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[49]~346_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs2a[20]~17_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|cs2a[22]~11_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[48]~349_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[48]~348_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[57]~512_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[58]~350_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[58]~511_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[57]~351_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[56]~582_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[56]~352_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[55]~354_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[55]~353_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|cs2a[22]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[54]~356_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[54]~355_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[64]~513_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[64]~357_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[63]~514_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[63]~358_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[62]~359_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[62]~515_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[61]~361_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[61]~360_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs2a[21]~18_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[60]~363_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[60]~362_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[70]~364_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[70]~516_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[69]~365_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[69]~517_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[68]~366_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[68]~583_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[67]~367_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[67]~368_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs2a[20]~19_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[66]~369_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[66]~370_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[76]~371_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[76]~518_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[75]~372_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[75]~519_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[74]~584_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[74]~373_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[73]~375_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[73]~374_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[72]~377_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[72]~376_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[79]~381_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[79]~382_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|cs2a[18]~13_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[78]~384_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[78]~383_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[82]~520_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[82]~378_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[81]~521_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[81]~379_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[80]~380_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[80]~585_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[88]~522_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[88]~385_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[87]~523_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[87]~386_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[86]~524_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[86]~387_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[85]~389_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[85]~388_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs2a[17]~23_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[84]~391_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[84]~390_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[93]~526_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[94]~525_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[94]~392_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[93]~393_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[92]~394_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[92]~586_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[91]~396_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[91]~395_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|cs2a[14]~14_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs2a[16]~20_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[90]~398_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[90]~397_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[100]~527_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[100]~399_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[99]~400_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[99]~528_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[98]~401_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[98]~587_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[97]~402_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[97]~403_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[96]~405_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[96]~404_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[106]~406_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[106]~529_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[105]~407_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[105]~530_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[104]~408_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[104]~588_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[103]~409_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[103]~410_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|cs2a[14]~15_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[102]~411_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[102]~412_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[112]~413_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[112]~531_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[111]~414_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[111]~532_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[110]~415_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[110]~533_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[109]~417_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[109]~416_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[108]~534_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[108]~535_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[118]~418_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[118]~536_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[117]~419_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[117]~537_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[116]~420_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[116]~589_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[115]~421_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[115]~538_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs2a[12]~21_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[114]~422_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[114]~423_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_20_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_20_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_20_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[124]~539_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_20_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[124]~424_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[123]~540_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[123]~425_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[122]~541_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[122]~426_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[121]~428_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[121]~427_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[120]~429_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[120]~430_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_21_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_21_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_21_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_21_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[130]~431_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[130]~542_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[129]~543_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[129]~432_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[128]~590_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[128]~433_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[127]~435_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[127]~434_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|cs2a[10]~16_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[126]~437_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[126]~436_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_22_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_22_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_22_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[136]~544_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_22_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[136]~438_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[135]~439_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[135]~545_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[134]~546_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[134]~440_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[133]~442_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[133]~441_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[132]~547_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[132]~548_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_23_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_23_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_23_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[142]~549_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_23_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[142]~443_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[141]~444_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[141]~550_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[140]~445_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[140]~591_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[139]~446_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[139]~551_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs2a[8]~22_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[138]~447_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[138]~448_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_24_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_24_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_24_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[148]~552_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_24_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[148]~449_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[147]~450_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[147]~553_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[146]~451_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[146]~554_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[145]~452_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[145]~453_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[144]~556_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[144]~555_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[154]~557_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[154]~454_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[153]~455_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[153]~558_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[152]~592_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[152]~456_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[151]~457_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[151]~559_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|cs2a[6]~17_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[150]~459_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[150]~458_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[158]~462_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[158]~562_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[157]~463_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[157]~464_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[156]~564_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[156]~563_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[160]~560_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[160]~460_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[159]~561_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[159]~461_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[165]~466_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[165]~566_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[164]~467_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[164]~593_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[163]~567_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[163]~468_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|cs2a[4]~18_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[162]~469_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[162]~470_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[166]~465_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[166]~565_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[172]~471_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[172]~568_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[171]~472_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[171]~569_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[170]~473_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[170]~570_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[169]~474_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[169]~475_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[168]~476_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[168]~477_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[178]~571_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[178]~478_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[177]~572_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[177]~479_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[176]~480_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[176]~594_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[175]~482_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[175]~481_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|cs2a[2]~19_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[174]~483_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[174]~484_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[184]~573_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[184]~485_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[183]~486_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[183]~574_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[182]~487_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[182]~575_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[181]~488_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[181]~489_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[180]~490_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[180]~491_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[186]~492_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[186]~493_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|op_2~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|remainder[0]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[188]~595_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[188]~496_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[187]~495_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[187]~494_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|op_2~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|op_2~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|op_2~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|remainder[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[189]~576_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[189]~497_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|op_2~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|op_2~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|remainder[3]~3_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|op_2~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|remainder[1]~1_combout\ : std_logic;
SIGNAL \M0|WideOr6~0_combout\ : std_logic;
SIGNAL \M0|WideOr5~0_combout\ : std_logic;
SIGNAL \M0|WideOr4~0_combout\ : std_logic;
SIGNAL \M0|WideOr3~0_combout\ : std_logic;
SIGNAL \M0|WideOr2~0_combout\ : std_logic;
SIGNAL \M0|WideOr1~0_combout\ : std_logic;
SIGNAL \M0|WideOr0~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[21]~300_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[21]~301_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[20]~303_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[20]~302_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[19]~304_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[19]~305_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[18]~306_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[18]~307_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[25]~311_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[25]~312_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[24]~313_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[24]~314_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[28]~560_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[28]~308_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[27]~309_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[27]~561_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[26]~562_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[26]~310_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[32]~563_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[34]~482_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[34]~315_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[33]~483_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[33]~316_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[32]~317_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[31]~319_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[31]~318_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[30]~320_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[30]~321_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[39]~485_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[40]~322_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[40]~484_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[39]~323_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[38]~324_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[38]~486_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[37]~326_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[37]~325_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[36]~487_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[36]~488_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[46]~489_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[46]~327_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[45]~328_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[45]~490_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[44]~329_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[44]~564_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[43]~330_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[43]~491_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[42]~332_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[42]~331_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[52]~333_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[52]~492_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[51]~493_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[51]~334_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[50]~335_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[50]~494_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[49]~337_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[49]~336_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[48]~339_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[48]~338_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[55]~344_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[55]~343_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[54]~346_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[54]~345_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[58]~495_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[58]~340_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[57]~341_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[57]~496_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[56]~342_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[56]~565_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[62]~499_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[64]~497_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[64]~347_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[63]~498_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[63]~348_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[62]~349_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[61]~350_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[61]~351_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[60]~352_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[60]~353_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[69]~501_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[69]~355_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[68]~566_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[68]~356_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[67]~357_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[67]~358_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[66]~360_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[66]~359_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[70]~500_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[70]~354_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[76]~361_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[76]~502_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[75]~362_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[75]~503_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[74]~363_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[74]~567_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[73]~365_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[73]~364_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[72]~367_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[72]~366_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[82]~504_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[82]~368_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[81]~369_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[81]~505_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[80]~370_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[80]~568_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[79]~372_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[79]~371_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[78]~374_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[78]~373_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[87]~507_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[87]~376_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[86]~508_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[86]~377_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[85]~379_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[85]~378_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[84]~381_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[84]~380_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[88]~375_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[88]~506_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[94]~382_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[94]~509_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[93]~510_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[93]~383_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[92]~569_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[92]~384_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[91]~386_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[91]~385_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[90]~388_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[90]~387_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[100]~511_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[100]~389_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[99]~390_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[99]~512_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[98]~570_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[98]~391_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[97]~392_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[97]~393_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[96]~395_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[96]~394_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[106]~513_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[106]~396_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[105]~397_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[105]~514_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[104]~398_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[104]~571_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[103]~400_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[103]~399_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[102]~402_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[102]~401_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[108]~519_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[108]~518_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[112]~515_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[112]~403_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[111]~404_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[111]~516_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[110]~517_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[110]~405_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[109]~406_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[109]~407_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[115]~411_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[115]~522_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[114]~412_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[114]~413_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[118]~408_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[118]~520_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[117]~521_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[117]~409_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[116]~410_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[116]~572_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[122]~416_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[122]~525_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[121]~417_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[121]~418_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[120]~420_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[120]~419_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[124]~523_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[124]~414_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[123]~524_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[123]~415_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[129]~422_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[129]~527_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[128]~423_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[128]~573_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[127]~425_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[127]~424_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[126]~427_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[126]~426_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[130]~526_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[130]~421_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[136]~428_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[136]~528_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[135]~429_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[135]~529_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[134]~430_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[134]~530_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[133]~431_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[133]~432_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[132]~531_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[132]~532_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[141]~434_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[141]~534_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[140]~435_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[140]~574_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[139]~436_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[139]~535_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[138]~438_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[138]~437_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[142]~533_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[142]~433_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[148]~439_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[148]~536_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[147]~537_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[147]~440_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[146]~538_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[146]~441_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[145]~442_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[145]~443_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[144]~539_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[144]~540_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[154]~444_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[154]~541_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[153]~542_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[153]~445_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[152]~446_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[152]~575_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[151]~543_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[151]~447_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[150]~448_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[150]~449_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[160]~544_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[160]~450_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[159]~451_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[159]~545_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[158]~546_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[158]~452_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[157]~454_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[157]~453_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[156]~548_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[156]~547_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[165]~550_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[166]~455_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[166]~549_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[165]~456_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[164]~457_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[164]~576_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[163]~551_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[163]~458_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[162]~459_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[162]~460_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[172]~552_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[172]~461_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[171]~553_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[171]~462_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[170]~463_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[170]~554_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[169]~464_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[169]~465_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[168]~466_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[168]~467_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[178]~555_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[178]~468_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[177]~556_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[177]~469_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[176]~470_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[176]~577_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[175]~471_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[175]~472_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[174]~473_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[174]~474_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[184]~557_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[184]~475_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[183]~476_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[183]~558_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[182]~477_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[182]~559_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[181]~479_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[181]~478_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[180]~480_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[180]~481_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|quotient[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|quotient[3]~3_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|quotient[1]~1_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|quotient[0]~0_combout\ : std_logic;
SIGNAL \M1|WideOr6~0_combout\ : std_logic;
SIGNAL \M1|WideOr5~0_combout\ : std_logic;
SIGNAL \M1|WideOr4~0_combout\ : std_logic;
SIGNAL \M1|WideOr3~0_combout\ : std_logic;
SIGNAL \M1|WideOr2~0_combout\ : std_logic;
SIGNAL \M1|WideOr1~0_combout\ : std_logic;
SIGNAL \M1|WideOr0~0_combout\ : std_logic;
SIGNAL \M3|WideOr6~0_combout\ : std_logic;
SIGNAL \M3|WideOr5~0_combout\ : std_logic;
SIGNAL \M3|WideOr4~0_combout\ : std_logic;
SIGNAL \M3|WideOr3~0_combout\ : std_logic;
SIGNAL \M3|WideOr2~0_combout\ : std_logic;
SIGNAL \M3|WideOr1~0_combout\ : std_logic;
SIGNAL \M3|WideOr0~0_combout\ : std_logic;
SIGNAL \WideOr4~combout\ : std_logic;
SIGNAL \Equal10~0_combout\ : std_logic;
SIGNAL \Selector0~0_combout\ : std_logic;
SIGNAL \Equal15~1_combout\ : std_logic;
SIGNAL \n[2]~29_combout\ : std_logic;
SIGNAL \n[2]~26_combout\ : std_logic;
SIGNAL \n[2]~27_combout\ : std_logic;
SIGNAL \n[2]~28_combout\ : std_logic;
SIGNAL \n[2]~30_combout\ : std_logic;
SIGNAL \n[2]~23_combout\ : std_logic;
SIGNAL \n[2]~22_combout\ : std_logic;
SIGNAL \n[2]~24_combout\ : std_logic;
SIGNAL \n[2]~21_combout\ : std_logic;
SIGNAL \n[2]~25_combout\ : std_logic;
SIGNAL \n[2]~31_combout\ : std_logic;
SIGNAL \n[2]~10_combout\ : std_logic;
SIGNAL \n[2]~12_combout\ : std_logic;
SIGNAL \n[2]~11_combout\ : std_logic;
SIGNAL \n[2]~9_combout\ : std_logic;
SIGNAL \n[2]~13_combout\ : std_logic;
SIGNAL \n[2]~14_combout\ : std_logic;
SIGNAL \n[2]~16_combout\ : std_logic;
SIGNAL \n[2]~15_combout\ : std_logic;
SIGNAL \n[2]~17_combout\ : std_logic;
SIGNAL \n[2]~18_combout\ : std_logic;
SIGNAL \n[2]~19_combout\ : std_logic;
SIGNAL \n[2]~20_combout\ : std_logic;
SIGNAL \n[2]~37_combout\ : std_logic;
SIGNAL \n[2]~32_combout\ : std_logic;
SIGNAL \n~36_combout\ : std_logic;
SIGNAL \n~7_combout\ : std_logic;
SIGNAL \n~8_combout\ : std_logic;
SIGNAL \led~0_combout\ : std_logic;
SIGNAL \n~33_combout\ : std_logic;
SIGNAL \n~34_combout\ : std_logic;
SIGNAL \WideOr0~0_combout\ : std_logic;
SIGNAL \Equal4~0_combout\ : std_logic;
SIGNAL \Equal4~1_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|LRCK_1X~clkctrl_outclk\ : std_logic;
SIGNAL \DEAUDIO|VGA_CLKo[0]~54_combout\ : std_logic;
SIGNAL \DEAUDIO|VGA_CLKo[1]~18_combout\ : std_logic;
SIGNAL \DEAUDIO|VGA_CLKo[1]~19\ : std_logic;
SIGNAL \DEAUDIO|VGA_CLKo[2]~20_combout\ : std_logic;
SIGNAL \DEAUDIO|VGA_CLKo[2]~21\ : std_logic;
SIGNAL \DEAUDIO|VGA_CLKo[3]~22_combout\ : std_logic;
SIGNAL \DEAUDIO|VGA_CLKo[3]~23\ : std_logic;
SIGNAL \DEAUDIO|VGA_CLKo[4]~24_combout\ : std_logic;
SIGNAL \DEAUDIO|VGA_CLKo[4]~25\ : std_logic;
SIGNAL \DEAUDIO|VGA_CLKo[5]~26_combout\ : std_logic;
SIGNAL \DEAUDIO|VGA_CLKo[5]~27\ : std_logic;
SIGNAL \DEAUDIO|VGA_CLKo[6]~28_combout\ : std_logic;
SIGNAL \DEAUDIO|VGA_CLKo[6]~29\ : std_logic;
SIGNAL \DEAUDIO|VGA_CLKo[7]~30_combout\ : std_logic;
SIGNAL \DEAUDIO|VGA_CLKo[7]~31\ : std_logic;
SIGNAL \DEAUDIO|VGA_CLKo[8]~32_combout\ : std_logic;
SIGNAL \DEAUDIO|VGA_CLKo[8]~33\ : std_logic;
SIGNAL \DEAUDIO|VGA_CLKo[9]~34_combout\ : std_logic;
SIGNAL \DEAUDIO|VGA_CLKo[9]~35\ : std_logic;
SIGNAL \DEAUDIO|VGA_CLKo[10]~36_combout\ : std_logic;
SIGNAL \DEAUDIO|VGA_CLKo[10]~37\ : std_logic;
SIGNAL \DEAUDIO|VGA_CLKo[11]~38_combout\ : std_logic;
SIGNAL \DEAUDIO|VGA_CLKo[11]~39\ : std_logic;
SIGNAL \DEAUDIO|VGA_CLKo[12]~40_combout\ : std_logic;
SIGNAL \DEAUDIO|VGA_CLKo[12]~41\ : std_logic;
SIGNAL \DEAUDIO|VGA_CLKo[13]~42_combout\ : std_logic;
SIGNAL \DEAUDIO|VGA_CLKo[13]~43\ : std_logic;
SIGNAL \DEAUDIO|VGA_CLKo[14]~44_combout\ : std_logic;
SIGNAL \DEAUDIO|VGA_CLKo[14]~45\ : std_logic;
SIGNAL \DEAUDIO|VGA_CLKo[15]~46_combout\ : std_logic;
SIGNAL \DEAUDIO|VGA_CLKo[15]~47\ : std_logic;
SIGNAL \DEAUDIO|VGA_CLKo[16]~48_combout\ : std_logic;
SIGNAL \DEAUDIO|VGA_CLKo[16]~49\ : std_logic;
SIGNAL \DEAUDIO|VGA_CLKo[17]~50_combout\ : std_logic;
SIGNAL \DEAUDIO|VGA_CLKo[17]~51\ : std_logic;
SIGNAL \DEAUDIO|VGA_CLKo[18]~52_combout\ : std_logic;
SIGNAL \DEAUDIO|VGA_CLKo[18]~feeder_combout\ : std_logic;
SIGNAL \DEAUDIO|VGA_CLKo[18]~clkctrl_outclk\ : std_logic;
SIGNAL \DEAUDIO|dd2|step[1]~15_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|tmp[0]~45_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|step[3]~20\ : std_logic;
SIGNAL \DEAUDIO|dd2|step[4]~22_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|step[4]~23\ : std_logic;
SIGNAL \DEAUDIO|dd2|step[5]~24_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|step[5]~25\ : std_logic;
SIGNAL \DEAUDIO|dd2|step[6]~26_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|step[6]~27\ : std_logic;
SIGNAL \DEAUDIO|dd2|step[7]~28_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|step[7]~29\ : std_logic;
SIGNAL \DEAUDIO|dd2|step[8]~30_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|step[8]~31\ : std_logic;
SIGNAL \DEAUDIO|dd2|step[9]~32_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|step[9]~33\ : std_logic;
SIGNAL \DEAUDIO|dd2|step[10]~34_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|step[10]~35\ : std_logic;
SIGNAL \DEAUDIO|dd2|step[11]~36_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|step[11]~37\ : std_logic;
SIGNAL \DEAUDIO|dd2|step[12]~38_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|step[12]~39\ : std_logic;
SIGNAL \DEAUDIO|dd2|step[13]~40_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|step[13]~41\ : std_logic;
SIGNAL \DEAUDIO|dd2|step[14]~42_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|step[14]~43\ : std_logic;
SIGNAL \DEAUDIO|dd2|step[15]~44_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Equal16~3_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Equal16~2_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Equal16~9_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|LessThan0~0_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|st[1]~0_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|st[1]~3_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|tr~0_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|tr~q\ : std_logic;
SIGNAL \DEAUDIO|dd2|tmp[1]~15_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|tmp[1]~16\ : std_logic;
SIGNAL \DEAUDIO|dd2|tmp[2]~17_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|tmp[2]~18\ : std_logic;
SIGNAL \DEAUDIO|dd2|tmp[3]~19_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|tmp[3]~20\ : std_logic;
SIGNAL \DEAUDIO|dd2|tmp[4]~21_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|tmp[4]~22\ : std_logic;
SIGNAL \DEAUDIO|dd2|tmp[5]~23_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|tmp[5]~24\ : std_logic;
SIGNAL \DEAUDIO|dd2|tmp[6]~25_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|tmp[6]~26\ : std_logic;
SIGNAL \DEAUDIO|dd2|tmp[7]~27_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|tmp[7]~28\ : std_logic;
SIGNAL \DEAUDIO|dd2|tmp[8]~29_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Equal24~2_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Equal50~0_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Equal54~0_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideOr6~6_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Equal16~4_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Equal16~7_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Equal21~0_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Equal20~0_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Equal19~0_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Equal19~1_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Equal32~0_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Equal32~1_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideOr6~8_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Equal52~1_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Equal39~7_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Equal39~5_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideOr6~7_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideOr6~9_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Equal16~5_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Equal16~6_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Equal27~0_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideOr6~0_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideOr6~10_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideOr6~11_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Equal17~3_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Equal48~0_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Equal16~8_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Equal20~1_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideOr15~4_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideNor0~3_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideOr8~0_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Equal17~0_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideOr15~2_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideOr15~8_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideOr15~3_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Equal52~0_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideOr17~0_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideOr17~1_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Equal22~0_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideOr8~1_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideOr8~2_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideNor0~4_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Equal63~0_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideNor0~11_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Equal17~4_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideNor0~5_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Equal23~0_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Equal25~0_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideNor0~6_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Equal24~3_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideOr10~12_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Equal39~6_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Equal39~4_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideOr10~10_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideOr10~11_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Equal32~2_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideOr10~13_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideOr10~14_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideOr10~15_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideOr10~16_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Equal35~0_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideOr13~0_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Equal43~0_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideOr6~1_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideOr6~2_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideOr6~3_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideOr6~4_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideOr6~5_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Equal18~0_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideOr10~7_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideOr10~8_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Equal17~1_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Equal17~2_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Equal69~0_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideOr17~2_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Equal31~0_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideOr10~3_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideOr10~4_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideNor0~2_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideOr10~5_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideOr10~2_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideOr10~19_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Equal37~0_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideOr10~6_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideOr10~9_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideOr13~1_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideNor0~7_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideNor0~8_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideNor0~9_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideNor0~9clkctrl_outclk\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideOr8~combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Equal72~0_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideOr10~combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideNor0~10_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|tmpa[8]~6_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|tmp[8]~30\ : std_logic;
SIGNAL \DEAUDIO|dd2|tmp[9]~31_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|tmp[9]~32\ : std_logic;
SIGNAL \DEAUDIO|dd2|tmp[10]~33_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|tmp[10]~34\ : std_logic;
SIGNAL \DEAUDIO|dd2|tmp[11]~35_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|tmp[11]~36\ : std_logic;
SIGNAL \DEAUDIO|dd2|tmp[12]~37_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|tmp[12]~38\ : std_logic;
SIGNAL \DEAUDIO|dd2|tmp[13]~39_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|tmp[13]~40\ : std_logic;
SIGNAL \DEAUDIO|dd2|tmp[14]~41_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|tmp[14]~42\ : std_logic;
SIGNAL \DEAUDIO|dd2|tmp[15]~43_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|LessThan1~0_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|LessThan1~1_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|tmpa[7]~1_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|tmpa[5]~2_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|tmpa[6]~3_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|tmpa[5]~4_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|tmpa[4]~5_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|LessThan1~2_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|LessThan1~3_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|LessThan1~4_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|LessThan1~5_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|LessThan1~6_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|LessThan1~7_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|go_end~0_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|go_end~q\ : std_logic;
SIGNAL \DEAUDIO|dd2|st[0]~4_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|step[15]~21_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|step[1]~16\ : std_logic;
SIGNAL \DEAUDIO|dd2|step[2]~17_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|step[2]~18\ : std_logic;
SIGNAL \DEAUDIO|dd2|step[3]~19_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|LessThan0~1_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|step[15]~46_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|st[2]~1_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|st[2]~2_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|step[0]~47_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Equal18~1_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideOr15~5_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideOr17~3_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideOr10~17_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideOr17~combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideOr13~2_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideOr13~3_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideOr13~combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|key_code1[0]~3_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|tmpa[8]~0_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Equal10~0_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Equal8~0_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Add2~1_cout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Add2~3\ : std_logic;
SIGNAL \DEAUDIO|dd2|Add2~5\ : std_logic;
SIGNAL \DEAUDIO|dd2|Add2~7\ : std_logic;
SIGNAL \DEAUDIO|dd2|Add2~9\ : std_logic;
SIGNAL \DEAUDIO|dd2|Add2~11\ : std_logic;
SIGNAL \DEAUDIO|dd2|Add2~13\ : std_logic;
SIGNAL \DEAUDIO|dd2|Add2~15\ : std_logic;
SIGNAL \DEAUDIO|dd2|Add2~17\ : std_logic;
SIGNAL \DEAUDIO|dd2|Add2~19\ : std_logic;
SIGNAL \DEAUDIO|dd2|Add2~21\ : std_logic;
SIGNAL \DEAUDIO|dd2|Add2~23\ : std_logic;
SIGNAL \DEAUDIO|dd2|Add2~24_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Add2~22_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Add2~20_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Add2~18_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Add2~16_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Add2~14_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Add2~12_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Add2~10_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Add2~8_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Add2~6_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Add2~4_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Add2~2_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|LessThan2~0_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|LessThan2~2_cout\ : std_logic;
SIGNAL \DEAUDIO|dd2|LessThan2~4_cout\ : std_logic;
SIGNAL \DEAUDIO|dd2|LessThan2~6_cout\ : std_logic;
SIGNAL \DEAUDIO|dd2|LessThan2~8_cout\ : std_logic;
SIGNAL \DEAUDIO|dd2|LessThan2~10_cout\ : std_logic;
SIGNAL \DEAUDIO|dd2|LessThan2~12_cout\ : std_logic;
SIGNAL \DEAUDIO|dd2|LessThan2~14_cout\ : std_logic;
SIGNAL \DEAUDIO|dd2|LessThan2~16_cout\ : std_logic;
SIGNAL \DEAUDIO|dd2|LessThan2~18_cout\ : std_logic;
SIGNAL \DEAUDIO|dd2|LessThan2~20_cout\ : std_logic;
SIGNAL \DEAUDIO|dd2|LessThan2~22_cout\ : std_logic;
SIGNAL \DEAUDIO|dd2|LessThan2~24_cout\ : std_logic;
SIGNAL \DEAUDIO|dd2|LessThan2~25_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|key_code1[0]~4_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideOr10~18_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideOr15~6_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideOr15~7_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|WideOr15~combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|key_code1[1]~0_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|key_code1[1]~1_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|key_code1[3]~5_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|key_code1[3]~6_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|key_code1[4]~2_combout\ : std_logic;
SIGNAL \DEAUDIO|st1|sound2~8_combout\ : std_logic;
SIGNAL \DEAUDIO|st1|sound2~9_combout\ : std_logic;
SIGNAL \DEAUDIO|st1|sound2~10_combout\ : std_logic;
SIGNAL \DEAUDIO|st1|Equal36~5_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|key_code[5]~0_combout\ : std_logic;
SIGNAL \DEAUDIO|st1|Equal36~2_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|key_code1[2]~7_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|key_code1[2]~8_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|key_code1[4]~9_combout\ : std_logic;
SIGNAL \DEAUDIO|st1|Equal36~3_combout\ : std_logic;
SIGNAL \DEAUDIO|st1|sound2~11_combout\ : std_logic;
SIGNAL \DEAUDIO|st1|Equal31~3_combout\ : std_logic;
SIGNAL \DEAUDIO|st1|Equal31~7_combout\ : std_logic;
SIGNAL \DEAUDIO|st1|Equal36~4_combout\ : std_logic;
SIGNAL \DEAUDIO|st1|sound2[10]~37_combout\ : std_logic;
SIGNAL \DEAUDIO|st1|sound2[10]~12_combout\ : std_logic;
SIGNAL \DEAUDIO|st1|sound2[7]~13_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|Equal3~0_combout\ : std_logic;
SIGNAL \DEAUDIO|st1|sound2[9]~14_combout\ : std_logic;
SIGNAL \DEAUDIO|st1|sound2[8]~5_combout\ : std_logic;
SIGNAL \DEAUDIO|st1|sound2[8]~38_combout\ : std_logic;
SIGNAL \DEAUDIO|st1|sound2~15_combout\ : std_logic;
SIGNAL \DEAUDIO|st1|sound2~16_combout\ : std_logic;
SIGNAL \DEAUDIO|st1|sound2[7]~17_combout\ : std_logic;
SIGNAL \DEAUDIO|st1|sound2[7]~36_combout\ : std_logic;
SIGNAL \DEAUDIO|st1|sound2[6]~18_combout\ : std_logic;
SIGNAL \DEAUDIO|dd2|LessThan2~27_combout\ : std_logic;
SIGNAL \DEAUDIO|st1|sound2[6]~20_combout\ : std_logic;
SIGNAL \DEAUDIO|st1|sound2[6]~19_combout\ : std_logic;
SIGNAL \DEAUDIO|st1|sound2[6]~21_combout\ : std_logic;
SIGNAL \DEAUDIO|st1|sound2[5]~22_combout\ : std_logic;
SIGNAL \DEAUDIO|st1|Equal31~6_combout\ : std_logic;
SIGNAL \DEAUDIO|st1|Equal32~0_combout\ : std_logic;
SIGNAL \DEAUDIO|st1|sound2~23_combout\ : std_logic;
SIGNAL \DEAUDIO|st1|sound2[5]~24_combout\ : std_logic;
SIGNAL \DEAUDIO|st1|sound2[4]~25_combout\ : std_logic;
SIGNAL \DEAUDIO|st1|sound2[4]~26_combout\ : std_logic;
SIGNAL \DEAUDIO|st1|sound2[3]~27_combout\ : std_logic;
SIGNAL \DEAUDIO|st1|sound2[3]~28_combout\ : std_logic;
SIGNAL \DEAUDIO|st1|sound2[3]~29_combout\ : std_logic;
SIGNAL \DEAUDIO|st1|sound2[2]~30_combout\ : std_logic;
SIGNAL \DEAUDIO|st1|sound2[2]~31_combout\ : std_logic;
SIGNAL \DEAUDIO|st1|sound2[1]~32_combout\ : std_logic;
SIGNAL \DEAUDIO|st1|sound2[1]~33_combout\ : std_logic;
SIGNAL \DEAUDIO|st1|sound2[1]~34_combout\ : std_logic;
SIGNAL \DEAUDIO|st1|sound2[0]~35_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp2[0]~16_combout\ : std_logic;
SIGNAL \DEAUDIO|st1|Equal1~3_combout\ : std_logic;
SIGNAL \DEAUDIO|st1|Equal1~4_combout\ : std_logic;
SIGNAL \DEAUDIO|st1|Equal1~2_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp2[10]~37\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp2[11]~38_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp2[11]~39\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp2[12]~40_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp2[12]~41\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp2[13]~42_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp2[13]~43\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp2[14]~44_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp2[14]~45\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp2[15]~46_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|LessThan3~0_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|LessThan3~1_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|LessThan3~2_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|LessThan3~3_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|LessThan3~4_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp2[0]~17\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp2[1]~18_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp2[1]~19\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp2[2]~20_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp2[2]~21\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp2[3]~22_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp2[3]~23\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp2[4]~24_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp2[4]~25\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp2[5]~26_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp2[5]~27\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp2[6]~28_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp2[6]~29\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp2[7]~30_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp2[7]~31\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp2[8]~32_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp2[8]~33\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp2[9]~34_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp2[9]~35\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp2[10]~36_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~16_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~14_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~13_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~15_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~12_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~17_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp1[0]~16_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|LessThan2~0_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|LessThan2~1_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|LessThan2~2_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|LessThan2~3_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|LessThan2~4_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp1[0]~17\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp1[1]~18_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp1[1]~19\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp1[2]~20_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp1[2]~21\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp1[3]~22_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp1[3]~23\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp1[4]~24_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp1[4]~25\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp1[5]~26_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp1[5]~27\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp1[6]~28_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp1[6]~29\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp1[7]~30_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp1[7]~31\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp1[8]~32_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp1[8]~33\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp1[9]~34_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp1[9]~35\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp1[10]~36_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp1[10]~37\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp1[11]~38_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp1[11]~39\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp1[12]~40_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp1[12]~41\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp1[13]~42_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp1[13]~43\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp1[14]~44_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp1[14]~45\ : std_logic;
SIGNAL \DEAUDIO|ad1|ramp1[15]~46_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~13_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~14_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~15_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~16_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~12_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~17_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~19_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~20_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~21_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~22_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~18_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~23_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~22_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~19_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~20_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~21_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~18_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~23_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~26_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~25_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~27_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~28_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~24_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~29_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~24_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~28_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~25_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~26_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~27_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~29_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~32_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~31_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~33_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~30_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~34_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~35_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~31_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~32_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~33_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~34_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~30_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~35_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~36_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~40_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~37_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~38_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~39_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~41_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~38_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~37_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~39_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~40_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~36_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~41_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~42_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~46_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~43_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~44_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~45_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~47_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~46_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~44_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~43_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~45_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~42_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~47_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~52_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~48_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~49_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~50_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~51_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~53_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~52_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~50_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~49_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~51_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~48_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~53_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~54_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~55_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~56_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~57_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~58_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~55_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~54_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~56_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~57_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~58_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|Add2~1\ : std_logic;
SIGNAL \DEAUDIO|ad1|Add2~3\ : std_logic;
SIGNAL \DEAUDIO|ad1|Add2~5\ : std_logic;
SIGNAL \DEAUDIO|ad1|Add2~7\ : std_logic;
SIGNAL \DEAUDIO|ad1|Add2~9\ : std_logic;
SIGNAL \DEAUDIO|ad1|Add2~11\ : std_logic;
SIGNAL \DEAUDIO|ad1|Add2~13\ : std_logic;
SIGNAL \DEAUDIO|ad1|Add2~14_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~67_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~66_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~68_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~65_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~69_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~70_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~66_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~67_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~68_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~65_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~69_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~70_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~71_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~75_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~72_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~73_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~74_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~76_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~72_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~73_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~74_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~75_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~71_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~76_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~1_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~2_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~3_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~4_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~0_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~5_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~1_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~2_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~3_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~4_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~0_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~5_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~7_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~8_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~9_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~6_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~10_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~11_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~10_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~8_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~7_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~9_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~6_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~11_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|Add2~15\ : std_logic;
SIGNAL \DEAUDIO|ad1|Add2~17\ : std_logic;
SIGNAL \DEAUDIO|ad1|Add2~19\ : std_logic;
SIGNAL \DEAUDIO|ad1|Add2~21\ : std_logic;
SIGNAL \DEAUDIO|ad1|Add2~22_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|oAUD_BCK~clkctrl_outclk\ : std_logic;
SIGNAL \DEAUDIO|ad1|SEL_Cont[0]~3_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|SEL_Cont[1]~2_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|SEL_Cont[2]~0_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~59_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~77_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~78_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~59_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~77_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~78_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~60_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~61_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~62_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~60_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~61_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~62_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~64_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~63_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~79_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s1|Ram0~80_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~63_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~64_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~79_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|s2|Ram0~80_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|Add2~23\ : std_logic;
SIGNAL \DEAUDIO|ad1|Add2~25\ : std_logic;
SIGNAL \DEAUDIO|ad1|Add2~27\ : std_logic;
SIGNAL \DEAUDIO|ad1|Add2~29\ : std_logic;
SIGNAL \DEAUDIO|ad1|Add2~30_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|SEL_Cont[3]~1_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|Mux0~4_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|Add2~6_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|Mux0~5_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|Add2~4_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|Add2~20_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|Add2~28_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|Mux0~2_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|Add2~12_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|Mux0~3_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|Mux0~6_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|Add2~8_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|Add2~24_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|Mux0~7_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|Add2~16_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|Add2~0_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|Mux0~8_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|Add2~18_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|Add2~26_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|Add2~10_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|Mux0~0_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|Add2~2_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|Mux0~1_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|Mux0~9_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|SCLK~0_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|SCLK~1_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|SCLK~2_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|SCLK~3_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|SCLK~q\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|I2C_SCLK~0_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|I2C_SCLK~1_combout\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|I2C_SCLK~2_combout\ : std_logic;
SIGNAL state : std_logic_vector(3 DOWNTO 0);
SIGNAL n : std_logic_vector(31 DOWNTO 0);
SIGNAL count : std_logic_vector(31 DOWNTO 0);
SIGNAL \DEAUDIO|VGA_CLKo\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DEAUDIO|u7|mI2C_DATA\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \DEAUDIO|u7|mI2C_CLK_DIV\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \DEAUDIO|u7|LUT_INDEX\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \DEAUDIO|u7|u0|SD_COUNTER\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \DEAUDIO|u7|u0|SD\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \DEAUDIO|dd2|tmp\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \DEAUDIO|dd2|step\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \DEAUDIO|dd2|st\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \DEAUDIO|dd2|TT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DEAUDIO|ad1|ramp2\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \DEAUDIO|ad1|ramp1\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \DEAUDIO|ad1|SEL_Cont\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \DEAUDIO|ad1|LRCK_1X_DIV\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \DEAUDIO|ad1|BCK_DIV\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \IR0|u0|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \IR0|u1|state_count\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \IR0|u1|data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \IR0|u1|data_count\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \IR0|u1|oDATA\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \IR0|u1|idle_count\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \IR0|u1|bitcount\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \IR0|u1|data_buf\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \M0|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \DEAUDIO|ad1|ALT_INV_oAUD_BCK~clkctrl_outclk\ : std_logic;
SIGNAL \DEAUDIO|ad1|ALT_INV_LRCK_1X~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_key3~input_o\ : std_logic;
SIGNAL \IR0|u1|ALT_INV_idle_count_flag~q\ : std_logic;
SIGNAL \IR0|u1|ALT_INV_state_count_flag~q\ : std_logic;
SIGNAL \IR0|u1|ALT_INV_data_count_flag~q\ : std_logic;
SIGNAL \IR0|u1|ALT_INV_state.DATAREAD~q\ : std_logic;
SIGNAL \DEAUDIO|u7|u0|ALT_INV_SDO~q\ : std_logic;
SIGNAL \DEAUDIO|u7|ALT_INV_mI2C_GO~q\ : std_logic;
SIGNAL \DEAUDIO|u7|ALT_INV_o_I2C_END~q\ : std_logic;
SIGNAL \DEAUDIO|st1|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \ALT_INV_led~0_combout\ : std_logic;
SIGNAL \ALT_INV_flag~q\ : std_logic;
SIGNAL \M3|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \M1|ALT_INV_WideOr0~0_combout\ : std_logic;

BEGIN

segments0 <= ww_segments0;
segments1 <= ww_segments1;
segments2 <= ww_segments2;
segments3 <= ww_segments3;
segments4 <= ww_segments4;
segments5 <= ww_segments5;
segments6 <= ww_segments6;
segments7 <= ww_segments7;
led <= ww_led;
AUD_DACDAT <= ww_AUD_DACDAT;
AUD_XCK <= ww_AUD_XCK;
ww_x <= x;
ww_y <= y;
ww_key0 <= key0;
ww_key1 <= key1;
ww_key2 <= key2;
ww_key3 <= key3;
ww_clk <= clk;
ww_clk2 <= clk2;
ww_ir <= ir;
ww_ps2_data <= ps2_data;
ww_ps2_clk <= ps2_clk;
ww_AUD_ADCDAT <= AUD_ADCDAT;
I2C_SCLK <= ww_I2C_SCLK;
ww_TD_CLK27 <= TD_CLK27;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\DEAUDIO|u1|altpll_component|pll_INCLK_bus\ <= (gnd & \TD_CLK27~input_o\);

\DEAUDIO|u1|altpll_component|_clk0\ <= \DEAUDIO|u1|altpll_component|pll_CLK_bus\(0);
\DEAUDIO|u1|altpll_component|_clk1\ <= \DEAUDIO|u1|altpll_component|pll_CLK_bus\(1);
\DEAUDIO|u1|altpll_component|_clk2\ <= \DEAUDIO|u1|altpll_component|pll_CLK_bus\(2);
\DEAUDIO|u1|altpll_component|pll~CLK3\ <= \DEAUDIO|u1|altpll_component|pll_CLK_bus\(3);
\DEAUDIO|u1|altpll_component|pll~CLK4\ <= \DEAUDIO|u1|altpll_component|pll_CLK_bus\(4);

\IR0|u0|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \clk~input_o\);

\IR0|u0|altpll_component|auto_generated|wire_pll1_clk\(0) <= \IR0|u0|altpll_component|auto_generated|pll1_CLK_bus\(0);
\IR0|u0|altpll_component|auto_generated|wire_pll1_clk\(1) <= \IR0|u0|altpll_component|auto_generated|pll1_CLK_bus\(1);
\IR0|u0|altpll_component|auto_generated|wire_pll1_clk\(2) <= \IR0|u0|altpll_component|auto_generated|pll1_CLK_bus\(2);
\IR0|u0|altpll_component|auto_generated|wire_pll1_clk\(3) <= \IR0|u0|altpll_component|auto_generated|pll1_CLK_bus\(3);
\IR0|u0|altpll_component|auto_generated|wire_pll1_clk\(4) <= \IR0|u0|altpll_component|auto_generated|pll1_CLK_bus\(4);

\DEAUDIO|u7|Ram0_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\DEAUDIO|u7|LUT_INDEX\(5) & \DEAUDIO|u7|LUT_INDEX\(4) & \DEAUDIO|u7|LUT_INDEX\(3) & \DEAUDIO|u7|LUT_INDEX\(2) & \DEAUDIO|u7|LUT_INDEX\(1) & \DEAUDIO|u7|LUT_INDEX\(0));

\DEAUDIO|u7|u0|SD\(0) <= \DEAUDIO|u7|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\DEAUDIO|u7|u0|SD\(1) <= \DEAUDIO|u7|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\DEAUDIO|u7|u0|SD\(2) <= \DEAUDIO|u7|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\DEAUDIO|u7|u0|SD\(3) <= \DEAUDIO|u7|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\DEAUDIO|u7|u0|SD\(4) <= \DEAUDIO|u7|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\DEAUDIO|u7|u0|SD\(5) <= \DEAUDIO|u7|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\DEAUDIO|u7|u0|SD\(6) <= \DEAUDIO|u7|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\DEAUDIO|u7|u0|SD\(7) <= \DEAUDIO|u7|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\DEAUDIO|u7|u0|SD\(8) <= \DEAUDIO|u7|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\DEAUDIO|u7|u0|SD\(9) <= \DEAUDIO|u7|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\DEAUDIO|u7|u0|SD\(10) <= \DEAUDIO|u7|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\DEAUDIO|u7|u0|SD\(11) <= \DEAUDIO|u7|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\DEAUDIO|u7|u0|SD\(12) <= \DEAUDIO|u7|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\DEAUDIO|u7|u0|SD\(13) <= \DEAUDIO|u7|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\DEAUDIO|u7|u0|SD\(14) <= \DEAUDIO|u7|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\DEAUDIO|u7|u0|SD\(15) <= \DEAUDIO|u7|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);

\clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk~input_o\);

\IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \IR0|u0|altpll_component|auto_generated|wire_pll1_clk\(0));

\DEAUDIO|ad1|LRCK_1X~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \DEAUDIO|ad1|LRCK_1X~q\);

\DEAUDIO|u7|mI2C_CTRL_CLK~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \DEAUDIO|u7|mI2C_CTRL_CLK~q\);

\DEAUDIO|VGA_CLKo[18]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \DEAUDIO|VGA_CLKo\(18));

\DEAUDIO|u1|altpll_component|_clk1~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \DEAUDIO|u1|altpll_component|_clk1\);

\DEAUDIO|ad1|oAUD_BCK~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \DEAUDIO|ad1|oAUD_BCK~q\);

\DEAUDIO|dd2|WideNor0~9clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \DEAUDIO|dd2|WideNor0~9_combout\);
\M0|ALT_INV_WideOr0~0_combout\ <= NOT \M0|WideOr0~0_combout\;
\DEAUDIO|ad1|ALT_INV_oAUD_BCK~clkctrl_outclk\ <= NOT \DEAUDIO|ad1|oAUD_BCK~clkctrl_outclk\;
\DEAUDIO|ad1|ALT_INV_LRCK_1X~clkctrl_outclk\ <= NOT \DEAUDIO|ad1|LRCK_1X~clkctrl_outclk\;
\ALT_INV_key3~input_o\ <= NOT \key3~input_o\;
\IR0|u1|ALT_INV_idle_count_flag~q\ <= NOT \IR0|u1|idle_count_flag~q\;
\IR0|u1|ALT_INV_state_count_flag~q\ <= NOT \IR0|u1|state_count_flag~q\;
\IR0|u1|ALT_INV_data_count_flag~q\ <= NOT \IR0|u1|data_count_flag~q\;
\IR0|u1|ALT_INV_state.DATAREAD~q\ <= NOT \IR0|u1|state.DATAREAD~q\;
\DEAUDIO|u7|u0|ALT_INV_SDO~q\ <= NOT \DEAUDIO|u7|u0|SDO~q\;
\DEAUDIO|u7|ALT_INV_mI2C_GO~q\ <= NOT \DEAUDIO|u7|mI2C_GO~q\;
\DEAUDIO|u7|ALT_INV_o_I2C_END~q\ <= NOT \DEAUDIO|u7|o_I2C_END~q\;
\DEAUDIO|st1|ALT_INV_Equal1~2_combout\ <= NOT \DEAUDIO|st1|Equal1~2_combout\;
\ALT_INV_WideOr0~0_combout\ <= NOT \WideOr0~0_combout\;
\ALT_INV_led~0_combout\ <= NOT \led~0_combout\;
\ALT_INV_flag~q\ <= NOT \flag~q\;
\M3|ALT_INV_WideOr0~0_combout\ <= NOT \M3|WideOr0~0_combout\;
\M1|ALT_INV_WideOr0~0_combout\ <= NOT \M1|WideOr0~0_combout\;

-- Location: IOOBUF_X69_Y73_N23
\segments0[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \M0|WideOr6~0_combout\,
	devoe => ww_devoe,
	o => ww_segments0(0));

-- Location: IOOBUF_X107_Y73_N23
\segments0[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \M0|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => ww_segments0(1));

-- Location: IOOBUF_X67_Y73_N23
\segments0[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \M0|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => ww_segments0(2));

-- Location: IOOBUF_X115_Y50_N2
\segments0[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \M0|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => ww_segments0(3));

-- Location: IOOBUF_X115_Y54_N16
\segments0[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \M0|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => ww_segments0(4));

-- Location: IOOBUF_X115_Y67_N16
\segments0[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \M0|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => ww_segments0(5));

-- Location: IOOBUF_X115_Y69_N2
\segments0[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \M0|ALT_INV_WideOr0~0_combout\,
	devoe => ww_devoe,
	o => ww_segments0(6));

-- Location: IOOBUF_X115_Y41_N2
\segments1[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \M1|WideOr6~0_combout\,
	devoe => ww_devoe,
	o => ww_segments1(0));

-- Location: IOOBUF_X115_Y30_N9
\segments1[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \M1|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => ww_segments1(1));

-- Location: IOOBUF_X115_Y25_N23
\segments1[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \M1|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => ww_segments1(2));

-- Location: IOOBUF_X115_Y30_N2
\segments1[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \M1|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => ww_segments1(3));

-- Location: IOOBUF_X115_Y20_N9
\segments1[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \M1|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => ww_segments1(4));

-- Location: IOOBUF_X115_Y22_N2
\segments1[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \M1|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => ww_segments1(5));

-- Location: IOOBUF_X115_Y28_N9
\segments1[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \M1|ALT_INV_WideOr0~0_combout\,
	devoe => ww_devoe,
	o => ww_segments1(6));

-- Location: IOOBUF_X85_Y0_N9
\segments2[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_segments2(0));

-- Location: IOOBUF_X87_Y0_N16
\segments2[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_segments2(1));

-- Location: IOOBUF_X98_Y0_N16
\segments2[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_segments2(2));

-- Location: IOOBUF_X72_Y0_N2
\segments2[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_segments2(3));

-- Location: IOOBUF_X72_Y0_N9
\segments2[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_segments2(4));

-- Location: IOOBUF_X79_Y0_N16
\segments2[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_segments2(5));

-- Location: IOOBUF_X69_Y0_N2
\segments2[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_segments2(6));

-- Location: IOOBUF_X98_Y0_N23
\segments3[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \M3|WideOr6~0_combout\,
	devoe => ww_devoe,
	o => ww_segments3(0));

-- Location: IOOBUF_X107_Y0_N9
\segments3[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \M3|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => ww_segments3(1));

-- Location: IOOBUF_X74_Y0_N9
\segments3[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \M3|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => ww_segments3(2));

-- Location: IOOBUF_X74_Y0_N2
\segments3[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \M3|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => ww_segments3(3));

-- Location: IOOBUF_X83_Y0_N23
\segments3[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \M3|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => ww_segments3(4));

-- Location: IOOBUF_X83_Y0_N16
\segments3[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \M3|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => ww_segments3(5));

-- Location: IOOBUF_X79_Y0_N23
\segments3[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \M3|ALT_INV_WideOr0~0_combout\,
	devoe => ww_devoe,
	o => ww_segments3(6));

-- Location: IOOBUF_X89_Y0_N23
\segments4[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \y~input_o\,
	devoe => ww_devoe,
	o => ww_segments4(0));

-- Location: IOOBUF_X65_Y0_N2
\segments4[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_segments4(1));

-- Location: IOOBUF_X65_Y0_N9
\segments4[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_segments4(2));

-- Location: IOOBUF_X89_Y0_N16
\segments4[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \y~input_o\,
	devoe => ww_devoe,
	o => ww_segments4(3));

-- Location: IOOBUF_X67_Y0_N16
\segments4[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \y~input_o\,
	devoe => ww_devoe,
	o => ww_segments4(4));

-- Location: IOOBUF_X67_Y0_N23
\segments4[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \y~input_o\,
	devoe => ww_devoe,
	o => ww_segments4(5));

-- Location: IOOBUF_X74_Y0_N23
\segments4[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_segments4(6));

-- Location: IOOBUF_X115_Y17_N9
\segments5[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_segments5(0));

-- Location: IOOBUF_X115_Y16_N2
\segments5[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_segments5(1));

-- Location: IOOBUF_X115_Y19_N9
\segments5[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_segments5(2));

-- Location: IOOBUF_X115_Y19_N2
\segments5[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_segments5(3));

-- Location: IOOBUF_X115_Y18_N2
\segments5[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_segments5(4));

-- Location: IOOBUF_X115_Y20_N2
\segments5[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_segments5(5));

-- Location: IOOBUF_X115_Y21_N16
\segments5[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_segments5(6));

-- Location: IOOBUF_X115_Y25_N16
\segments6[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_flag~q\,
	devoe => ww_devoe,
	o => ww_segments6(0));

-- Location: IOOBUF_X115_Y29_N2
\segments6[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_segments6(1));

-- Location: IOOBUF_X100_Y0_N2
\segments6[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_segments6(2));

-- Location: IOOBUF_X111_Y0_N2
\segments6[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_flag~q\,
	devoe => ww_devoe,
	o => ww_segments6(3));

-- Location: IOOBUF_X105_Y0_N23
\segments6[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_flag~q\,
	devoe => ww_devoe,
	o => ww_segments6(4));

-- Location: IOOBUF_X105_Y0_N9
\segments6[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_flag~q\,
	devoe => ww_devoe,
	o => ww_segments6(5));

-- Location: IOOBUF_X105_Y0_N2
\segments6[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_segments6(6));

-- Location: IOOBUF_X74_Y0_N16
\segments7[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \x~input_o\,
	devoe => ww_devoe,
	o => ww_segments7(0));

-- Location: IOOBUF_X67_Y0_N9
\segments7[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_segments7(1));

-- Location: IOOBUF_X62_Y0_N23
\segments7[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_segments7(2));

-- Location: IOOBUF_X62_Y0_N16
\segments7[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \x~input_o\,
	devoe => ww_devoe,
	o => ww_segments7(3));

-- Location: IOOBUF_X67_Y0_N2
\segments7[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \x~input_o\,
	devoe => ww_devoe,
	o => ww_segments7(4));

-- Location: IOOBUF_X69_Y0_N9
\segments7[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \x~input_o\,
	devoe => ww_devoe,
	o => ww_segments7(5));

-- Location: IOOBUF_X54_Y0_N23
\segments7[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_segments7(6));

-- Location: IOOBUF_X65_Y0_N23
\led[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_led~0_combout\,
	devoe => ww_devoe,
	o => ww_led(0));

-- Location: IOOBUF_X113_Y0_N9
\led[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_WideOr0~0_combout\,
	devoe => ww_devoe,
	o => ww_led(1));

-- Location: IOOBUF_X81_Y0_N23
\led[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Equal4~0_combout\,
	devoe => ww_devoe,
	o => ww_led(2));

-- Location: IOOBUF_X89_Y0_N2
\led[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Equal4~1_combout\,
	devoe => ww_devoe,
	o => ww_led(3));

-- Location: IOOBUF_X0_Y68_N9
\AUD_DACDAT~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DEAUDIO|ad1|Mux0~9_combout\,
	devoe => ww_devoe,
	o => ww_AUD_DACDAT);

-- Location: IOOBUF_X0_Y61_N23
\AUD_XCK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DEAUDIO|u1|altpll_component|_clk1~clkctrl_outclk\,
	devoe => ww_devoe,
	o => ww_AUD_XCK);

-- Location: IOOBUF_X29_Y73_N9
\I2C_SCLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DEAUDIO|u7|u0|I2C_SCLK~2_combout\,
	devoe => ww_devoe,
	o => ww_I2C_SCLK);

-- Location: IOOBUF_X0_Y69_N9
\AUD_ADCLRCK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DEAUDIO|ad1|LRCK_1X~q\,
	oe => VCC,
	devoe => ww_devoe,
	o => AUD_ADCLRCK);

-- Location: IOOBUF_X0_Y60_N16
\AUD_BCLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DEAUDIO|ad1|oAUD_BCK~q\,
	oe => VCC,
	devoe => ww_devoe,
	o => AUD_BCLK);

-- Location: IOOBUF_X0_Y66_N16
\AUD_DACLRCK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DEAUDIO|ad1|LRCK_1X~q\,
	oe => VCC,
	devoe => ww_devoe,
	o => AUD_DACLRCK);

-- Location: IOOBUF_X18_Y73_N23
\I2C_SDAT~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \DEAUDIO|u7|u0|ALT_INV_SDO~q\,
	oe => VCC,
	devoe => ww_devoe,
	o => I2C_SDAT);

-- Location: IOIBUF_X0_Y36_N15
\clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G4
\clk~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~inputclkctrl_outclk\);

-- Location: LCCOMB_X76_Y43_N0
\DEAUDIO|u7|mI2C_CLK_DIV[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|mI2C_CLK_DIV[0]~16_combout\ = \DEAUDIO|u7|mI2C_CLK_DIV\(0) $ (VCC)
-- \DEAUDIO|u7|mI2C_CLK_DIV[0]~17\ = CARRY(\DEAUDIO|u7|mI2C_CLK_DIV\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|u7|mI2C_CLK_DIV\(0),
	datad => VCC,
	combout => \DEAUDIO|u7|mI2C_CLK_DIV[0]~16_combout\,
	cout => \DEAUDIO|u7|mI2C_CLK_DIV[0]~17\);

-- Location: PLL_1
\IR0|u0|altpll_component|auto_generated|pll1\ : cycloneive_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 6,
	c0_initial => 1,
	c0_low => 6,
	c0_mode => "even",
	c0_ph => 0,
	c1_high => 0,
	c1_initial => 0,
	c1_low => 0,
	c1_mode => "bypass",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 0,
	c2_initial => 0,
	c2_low => 0,
	c2_mode => "bypass",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 1,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 1,
	clk0_phase_shift => "0",
	clk1_counter => "unused",
	clk1_divide_by => 0,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 0,
	clk1_phase_shift => "0",
	clk2_counter => "unused",
	clk2_divide_by => 0,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 0,
	clk2_phase_shift => "0",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 27,
	m => 12,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	pll_compensation_delay => 7101,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 208,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	fbin => \IR0|u0|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \IR0|u0|altpll_component|auto_generated|pll1_INCLK_bus\,
	fbout => \IR0|u0|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \IR0|u0|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: CLKCTRL_G3
\IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: LCCOMB_X80_Y18_N4
\IR0|u1|bitcount[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|bitcount[0]~6_combout\ = \IR0|u1|bitcount\(0) $ (VCC)
-- \IR0|u1|bitcount[0]~7\ = CARRY(\IR0|u1|bitcount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IR0|u1|bitcount\(0),
	datad => VCC,
	combout => \IR0|u1|bitcount[0]~6_combout\,
	cout => \IR0|u1|bitcount[0]~7\);

-- Location: LCCOMB_X79_Y15_N14
\IR0|u1|state_count[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|state_count[0]~18_combout\ = \IR0|u1|state_count\(0) $ (VCC)
-- \IR0|u1|state_count[0]~19\ = CARRY(\IR0|u1|state_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IR0|u1|state_count\(0),
	datad => VCC,
	combout => \IR0|u1|state_count[0]~18_combout\,
	cout => \IR0|u1|state_count[0]~19\);

-- Location: IOIBUF_X56_Y0_N1
\ir~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ir,
	o => \ir~input_o\);

-- Location: LCCOMB_X75_Y16_N14
\IR0|u1|data_count[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_count[0]~18_combout\ = \IR0|u1|data_count\(0) $ (VCC)
-- \IR0|u1|data_count[0]~19\ = CARRY(\IR0|u1|data_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IR0|u1|data_count\(0),
	datad => VCC,
	combout => \IR0|u1|data_count[0]~18_combout\,
	cout => \IR0|u1|data_count[0]~19\);

-- Location: LCCOMB_X79_Y14_N24
\IR0|u1|always5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|always5~1_combout\ = (\IR0|u1|state.DATAREAD~q\ & \ir~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|state.DATAREAD~q\,
	datac => \ir~input_o\,
	combout => \IR0|u1|always5~1_combout\);

-- Location: FF_X79_Y14_N25
\IR0|u1|data_count_flag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|always5~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data_count_flag~q\);

-- Location: FF_X75_Y16_N15
\IR0|u1|data_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data_count[0]~18_combout\,
	sclr => \IR0|u1|ALT_INV_data_count_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data_count\(0));

-- Location: LCCOMB_X75_Y16_N16
\IR0|u1|data_count[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_count[1]~20_combout\ = (\IR0|u1|data_count\(1) & (!\IR0|u1|data_count[0]~19\)) # (!\IR0|u1|data_count\(1) & ((\IR0|u1|data_count[0]~19\) # (GND)))
-- \IR0|u1|data_count[1]~21\ = CARRY((!\IR0|u1|data_count[0]~19\) # (!\IR0|u1|data_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IR0|u1|data_count\(1),
	datad => VCC,
	cin => \IR0|u1|data_count[0]~19\,
	combout => \IR0|u1|data_count[1]~20_combout\,
	cout => \IR0|u1|data_count[1]~21\);

-- Location: FF_X75_Y16_N17
\IR0|u1|data_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data_count[1]~20_combout\,
	sclr => \IR0|u1|ALT_INV_data_count_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data_count\(1));

-- Location: LCCOMB_X75_Y16_N18
\IR0|u1|data_count[2]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_count[2]~22_combout\ = (\IR0|u1|data_count\(2) & (\IR0|u1|data_count[1]~21\ $ (GND))) # (!\IR0|u1|data_count\(2) & (!\IR0|u1|data_count[1]~21\ & VCC))
-- \IR0|u1|data_count[2]~23\ = CARRY((\IR0|u1|data_count\(2) & !\IR0|u1|data_count[1]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IR0|u1|data_count\(2),
	datad => VCC,
	cin => \IR0|u1|data_count[1]~21\,
	combout => \IR0|u1|data_count[2]~22_combout\,
	cout => \IR0|u1|data_count[2]~23\);

-- Location: FF_X75_Y16_N19
\IR0|u1|data_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data_count[2]~22_combout\,
	sclr => \IR0|u1|ALT_INV_data_count_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data_count\(2));

-- Location: LCCOMB_X75_Y16_N20
\IR0|u1|data_count[3]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_count[3]~24_combout\ = (\IR0|u1|data_count\(3) & (!\IR0|u1|data_count[2]~23\)) # (!\IR0|u1|data_count\(3) & ((\IR0|u1|data_count[2]~23\) # (GND)))
-- \IR0|u1|data_count[3]~25\ = CARRY((!\IR0|u1|data_count[2]~23\) # (!\IR0|u1|data_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IR0|u1|data_count\(3),
	datad => VCC,
	cin => \IR0|u1|data_count[2]~23\,
	combout => \IR0|u1|data_count[3]~24_combout\,
	cout => \IR0|u1|data_count[3]~25\);

-- Location: FF_X75_Y16_N21
\IR0|u1|data_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data_count[3]~24_combout\,
	sclr => \IR0|u1|ALT_INV_data_count_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data_count\(3));

-- Location: LCCOMB_X75_Y16_N22
\IR0|u1|data_count[4]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_count[4]~26_combout\ = (\IR0|u1|data_count\(4) & (\IR0|u1|data_count[3]~25\ $ (GND))) # (!\IR0|u1|data_count\(4) & (!\IR0|u1|data_count[3]~25\ & VCC))
-- \IR0|u1|data_count[4]~27\ = CARRY((\IR0|u1|data_count\(4) & !\IR0|u1|data_count[3]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|data_count\(4),
	datad => VCC,
	cin => \IR0|u1|data_count[3]~25\,
	combout => \IR0|u1|data_count[4]~26_combout\,
	cout => \IR0|u1|data_count[4]~27\);

-- Location: FF_X75_Y16_N23
\IR0|u1|data_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data_count[4]~26_combout\,
	sclr => \IR0|u1|ALT_INV_data_count_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data_count\(4));

-- Location: LCCOMB_X75_Y16_N6
\IR0|u1|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|Selector0~0_combout\ = (\IR0|u1|data_count\(2) & (\IR0|u1|data_count\(4) & \IR0|u1|data_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IR0|u1|data_count\(2),
	datac => \IR0|u1|data_count\(4),
	datad => \IR0|u1|data_count\(3),
	combout => \IR0|u1|Selector0~0_combout\);

-- Location: LCCOMB_X75_Y16_N24
\IR0|u1|data_count[5]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_count[5]~28_combout\ = (\IR0|u1|data_count\(5) & (!\IR0|u1|data_count[4]~27\)) # (!\IR0|u1|data_count\(5) & ((\IR0|u1|data_count[4]~27\) # (GND)))
-- \IR0|u1|data_count[5]~29\ = CARRY((!\IR0|u1|data_count[4]~27\) # (!\IR0|u1|data_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IR0|u1|data_count\(5),
	datad => VCC,
	cin => \IR0|u1|data_count[4]~27\,
	combout => \IR0|u1|data_count[5]~28_combout\,
	cout => \IR0|u1|data_count[5]~29\);

-- Location: FF_X75_Y16_N25
\IR0|u1|data_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data_count[5]~28_combout\,
	sclr => \IR0|u1|ALT_INV_data_count_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data_count\(5));

-- Location: LCCOMB_X75_Y16_N26
\IR0|u1|data_count[6]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_count[6]~30_combout\ = (\IR0|u1|data_count\(6) & (\IR0|u1|data_count[5]~29\ $ (GND))) # (!\IR0|u1|data_count\(6) & (!\IR0|u1|data_count[5]~29\ & VCC))
-- \IR0|u1|data_count[6]~31\ = CARRY((\IR0|u1|data_count\(6) & !\IR0|u1|data_count[5]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|data_count\(6),
	datad => VCC,
	cin => \IR0|u1|data_count[5]~29\,
	combout => \IR0|u1|data_count[6]~30_combout\,
	cout => \IR0|u1|data_count[6]~31\);

-- Location: FF_X75_Y16_N27
\IR0|u1|data_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data_count[6]~30_combout\,
	sclr => \IR0|u1|ALT_INV_data_count_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data_count\(6));

-- Location: LCCOMB_X75_Y16_N28
\IR0|u1|data_count[7]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_count[7]~32_combout\ = (\IR0|u1|data_count\(7) & (!\IR0|u1|data_count[6]~31\)) # (!\IR0|u1|data_count\(7) & ((\IR0|u1|data_count[6]~31\) # (GND)))
-- \IR0|u1|data_count[7]~33\ = CARRY((!\IR0|u1|data_count[6]~31\) # (!\IR0|u1|data_count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IR0|u1|data_count\(7),
	datad => VCC,
	cin => \IR0|u1|data_count[6]~31\,
	combout => \IR0|u1|data_count[7]~32_combout\,
	cout => \IR0|u1|data_count[7]~33\);

-- Location: FF_X75_Y16_N29
\IR0|u1|data_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data_count[7]~32_combout\,
	sclr => \IR0|u1|ALT_INV_data_count_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data_count\(7));

-- Location: LCCOMB_X75_Y16_N30
\IR0|u1|data_count[8]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_count[8]~34_combout\ = (\IR0|u1|data_count\(8) & (\IR0|u1|data_count[7]~33\ $ (GND))) # (!\IR0|u1|data_count\(8) & (!\IR0|u1|data_count[7]~33\ & VCC))
-- \IR0|u1|data_count[8]~35\ = CARRY((\IR0|u1|data_count\(8) & !\IR0|u1|data_count[7]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|data_count\(8),
	datad => VCC,
	cin => \IR0|u1|data_count[7]~33\,
	combout => \IR0|u1|data_count[8]~34_combout\,
	cout => \IR0|u1|data_count[8]~35\);

-- Location: FF_X75_Y16_N31
\IR0|u1|data_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data_count[8]~34_combout\,
	sclr => \IR0|u1|ALT_INV_data_count_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data_count\(8));

-- Location: LCCOMB_X75_Y15_N0
\IR0|u1|data_count[9]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_count[9]~36_combout\ = (\IR0|u1|data_count\(9) & (!\IR0|u1|data_count[8]~35\)) # (!\IR0|u1|data_count\(9) & ((\IR0|u1|data_count[8]~35\) # (GND)))
-- \IR0|u1|data_count[9]~37\ = CARRY((!\IR0|u1|data_count[8]~35\) # (!\IR0|u1|data_count\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IR0|u1|data_count\(9),
	datad => VCC,
	cin => \IR0|u1|data_count[8]~35\,
	combout => \IR0|u1|data_count[9]~36_combout\,
	cout => \IR0|u1|data_count[9]~37\);

-- Location: FF_X75_Y15_N1
\IR0|u1|data_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data_count[9]~36_combout\,
	sclr => \IR0|u1|ALT_INV_data_count_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data_count\(9));

-- Location: LCCOMB_X75_Y15_N2
\IR0|u1|data_count[10]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_count[10]~38_combout\ = (\IR0|u1|data_count\(10) & (\IR0|u1|data_count[9]~37\ $ (GND))) # (!\IR0|u1|data_count\(10) & (!\IR0|u1|data_count[9]~37\ & VCC))
-- \IR0|u1|data_count[10]~39\ = CARRY((\IR0|u1|data_count\(10) & !\IR0|u1|data_count[9]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IR0|u1|data_count\(10),
	datad => VCC,
	cin => \IR0|u1|data_count[9]~37\,
	combout => \IR0|u1|data_count[10]~38_combout\,
	cout => \IR0|u1|data_count[10]~39\);

-- Location: FF_X75_Y15_N3
\IR0|u1|data_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data_count[10]~38_combout\,
	sclr => \IR0|u1|ALT_INV_data_count_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data_count\(10));

-- Location: LCCOMB_X75_Y15_N4
\IR0|u1|data_count[11]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_count[11]~40_combout\ = (\IR0|u1|data_count\(11) & (!\IR0|u1|data_count[10]~39\)) # (!\IR0|u1|data_count\(11) & ((\IR0|u1|data_count[10]~39\) # (GND)))
-- \IR0|u1|data_count[11]~41\ = CARRY((!\IR0|u1|data_count[10]~39\) # (!\IR0|u1|data_count\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IR0|u1|data_count\(11),
	datad => VCC,
	cin => \IR0|u1|data_count[10]~39\,
	combout => \IR0|u1|data_count[11]~40_combout\,
	cout => \IR0|u1|data_count[11]~41\);

-- Location: FF_X75_Y15_N5
\IR0|u1|data_count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data_count[11]~40_combout\,
	sclr => \IR0|u1|ALT_INV_data_count_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data_count\(11));

-- Location: LCCOMB_X75_Y15_N28
\IR0|u1|Selector0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|Selector0~1_combout\ = (\IR0|u1|data_count\(9) & (\IR0|u1|data_count\(10) & (\IR0|u1|data_count\(11) & \IR0|u1|data_count\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|data_count\(9),
	datab => \IR0|u1|data_count\(10),
	datac => \IR0|u1|data_count\(11),
	datad => \IR0|u1|data_count\(5),
	combout => \IR0|u1|Selector0~1_combout\);

-- Location: LCCOMB_X75_Y15_N6
\IR0|u1|data_count[12]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_count[12]~42_combout\ = (\IR0|u1|data_count\(12) & (\IR0|u1|data_count[11]~41\ $ (GND))) # (!\IR0|u1|data_count\(12) & (!\IR0|u1|data_count[11]~41\ & VCC))
-- \IR0|u1|data_count[12]~43\ = CARRY((\IR0|u1|data_count\(12) & !\IR0|u1|data_count[11]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|data_count\(12),
	datad => VCC,
	cin => \IR0|u1|data_count[11]~41\,
	combout => \IR0|u1|data_count[12]~42_combout\,
	cout => \IR0|u1|data_count[12]~43\);

-- Location: FF_X75_Y15_N7
\IR0|u1|data_count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data_count[12]~42_combout\,
	sclr => \IR0|u1|ALT_INV_data_count_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data_count\(12));

-- Location: LCCOMB_X75_Y15_N8
\IR0|u1|data_count[13]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_count[13]~44_combout\ = (\IR0|u1|data_count\(13) & (!\IR0|u1|data_count[12]~43\)) # (!\IR0|u1|data_count\(13) & ((\IR0|u1|data_count[12]~43\) # (GND)))
-- \IR0|u1|data_count[13]~45\ = CARRY((!\IR0|u1|data_count[12]~43\) # (!\IR0|u1|data_count\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IR0|u1|data_count\(13),
	datad => VCC,
	cin => \IR0|u1|data_count[12]~43\,
	combout => \IR0|u1|data_count[13]~44_combout\,
	cout => \IR0|u1|data_count[13]~45\);

-- Location: FF_X75_Y15_N9
\IR0|u1|data_count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data_count[13]~44_combout\,
	sclr => \IR0|u1|ALT_INV_data_count_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data_count\(13));

-- Location: LCCOMB_X75_Y15_N10
\IR0|u1|data_count[14]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_count[14]~46_combout\ = (\IR0|u1|data_count\(14) & (\IR0|u1|data_count[13]~45\ $ (GND))) # (!\IR0|u1|data_count\(14) & (!\IR0|u1|data_count[13]~45\ & VCC))
-- \IR0|u1|data_count[14]~47\ = CARRY((\IR0|u1|data_count\(14) & !\IR0|u1|data_count[13]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|data_count\(14),
	datad => VCC,
	cin => \IR0|u1|data_count[13]~45\,
	combout => \IR0|u1|data_count[14]~46_combout\,
	cout => \IR0|u1|data_count[14]~47\);

-- Location: FF_X75_Y15_N11
\IR0|u1|data_count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data_count[14]~46_combout\,
	sclr => \IR0|u1|ALT_INV_data_count_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data_count\(14));

-- Location: LCCOMB_X75_Y15_N22
\IR0|u1|Selector0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|Selector0~2_combout\ = (\IR0|u1|Selector0~1_combout\ & \IR0|u1|data_count\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IR0|u1|Selector0~1_combout\,
	datad => \IR0|u1|data_count\(14),
	combout => \IR0|u1|Selector0~2_combout\);

-- Location: LCCOMB_X75_Y16_N2
\IR0|u1|Selector0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|Selector0~7_combout\ = (\IR0|u1|data_count\(13) & (\IR0|u1|data_count\(12) & (\IR0|u1|data_count\(8) & \IR0|u1|data_count\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|data_count\(13),
	datab => \IR0|u1|data_count\(12),
	datac => \IR0|u1|data_count\(8),
	datad => \IR0|u1|data_count\(7),
	combout => \IR0|u1|Selector0~7_combout\);

-- Location: LCCOMB_X75_Y16_N12
\IR0|u1|Selector0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|Selector0~8_combout\ = (\IR0|u1|Selector0~0_combout\ & (\IR0|u1|Selector0~2_combout\ & (\IR0|u1|data_count\(6) & \IR0|u1|Selector0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|Selector0~0_combout\,
	datab => \IR0|u1|Selector0~2_combout\,
	datac => \IR0|u1|data_count\(6),
	datad => \IR0|u1|Selector0~7_combout\,
	combout => \IR0|u1|Selector0~8_combout\);

-- Location: LCCOMB_X75_Y15_N12
\IR0|u1|data_count[15]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_count[15]~48_combout\ = (\IR0|u1|data_count\(15) & (!\IR0|u1|data_count[14]~47\)) # (!\IR0|u1|data_count\(15) & ((\IR0|u1|data_count[14]~47\) # (GND)))
-- \IR0|u1|data_count[15]~49\ = CARRY((!\IR0|u1|data_count[14]~47\) # (!\IR0|u1|data_count\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|data_count\(15),
	datad => VCC,
	cin => \IR0|u1|data_count[14]~47\,
	combout => \IR0|u1|data_count[15]~48_combout\,
	cout => \IR0|u1|data_count[15]~49\);

-- Location: FF_X75_Y15_N13
\IR0|u1|data_count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data_count[15]~48_combout\,
	sclr => \IR0|u1|ALT_INV_data_count_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data_count\(15));

-- Location: LCCOMB_X75_Y15_N14
\IR0|u1|data_count[16]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_count[16]~50_combout\ = (\IR0|u1|data_count\(16) & (\IR0|u1|data_count[15]~49\ $ (GND))) # (!\IR0|u1|data_count\(16) & (!\IR0|u1|data_count[15]~49\ & VCC))
-- \IR0|u1|data_count[16]~51\ = CARRY((\IR0|u1|data_count\(16) & !\IR0|u1|data_count[15]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IR0|u1|data_count\(16),
	datad => VCC,
	cin => \IR0|u1|data_count[15]~49\,
	combout => \IR0|u1|data_count[16]~50_combout\,
	cout => \IR0|u1|data_count[16]~51\);

-- Location: FF_X75_Y15_N15
\IR0|u1|data_count[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data_count[16]~50_combout\,
	sclr => \IR0|u1|ALT_INV_data_count_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data_count\(16));

-- Location: LCCOMB_X75_Y15_N16
\IR0|u1|data_count[17]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_count[17]~52_combout\ = \IR0|u1|data_count[16]~51\ $ (\IR0|u1|data_count\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \IR0|u1|data_count\(17),
	cin => \IR0|u1|data_count[16]~51\,
	combout => \IR0|u1|data_count[17]~52_combout\);

-- Location: FF_X75_Y15_N17
\IR0|u1|data_count[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data_count[17]~52_combout\,
	sclr => \IR0|u1|ALT_INV_data_count_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data_count\(17));

-- Location: LCCOMB_X75_Y15_N18
\IR0|u1|Selector0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|Selector0~9_combout\ = (\IR0|u1|data_count\(15) & (\IR0|u1|data_count\(17) & (\IR0|u1|data_count\(16) & \IR0|u1|data_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|data_count\(15),
	datab => \IR0|u1|data_count\(17),
	datac => \IR0|u1|data_count\(16),
	datad => \IR0|u1|data_count\(0),
	combout => \IR0|u1|Selector0~9_combout\);

-- Location: LCCOMB_X76_Y15_N26
\IR0|u1|Selector0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|Selector0~10_combout\ = (\IR0|u1|Selector0~8_combout\ & (\IR0|u1|Selector0~9_combout\ & \IR0|u1|data_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|Selector0~8_combout\,
	datab => \IR0|u1|Selector0~9_combout\,
	datac => \IR0|u1|data_count\(1),
	combout => \IR0|u1|Selector0~10_combout\);

-- Location: LCCOMB_X80_Y18_N10
\IR0|u1|bitcount[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|bitcount[3]~12_combout\ = (\IR0|u1|bitcount\(3) & (!\IR0|u1|bitcount[2]~11\)) # (!\IR0|u1|bitcount\(3) & ((\IR0|u1|bitcount[2]~11\) # (GND)))
-- \IR0|u1|bitcount[3]~13\ = CARRY((!\IR0|u1|bitcount[2]~11\) # (!\IR0|u1|bitcount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|bitcount\(3),
	datad => VCC,
	cin => \IR0|u1|bitcount[2]~11\,
	combout => \IR0|u1|bitcount[3]~12_combout\,
	cout => \IR0|u1|bitcount[3]~13\);

-- Location: LCCOMB_X80_Y18_N12
\IR0|u1|bitcount[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|bitcount[4]~15_combout\ = (\IR0|u1|bitcount\(4) & (\IR0|u1|bitcount[3]~13\ $ (GND))) # (!\IR0|u1|bitcount\(4) & (!\IR0|u1|bitcount[3]~13\ & VCC))
-- \IR0|u1|bitcount[4]~16\ = CARRY((\IR0|u1|bitcount\(4) & !\IR0|u1|bitcount[3]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|bitcount\(4),
	datad => VCC,
	cin => \IR0|u1|bitcount[3]~13\,
	combout => \IR0|u1|bitcount[4]~15_combout\,
	cout => \IR0|u1|bitcount[4]~16\);

-- Location: LCCOMB_X75_Y16_N10
\IR0|u1|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|Equal0~0_combout\ = (\IR0|u1|data_count\(4)) # ((\IR0|u1|data_count\(16)) # ((\IR0|u1|data_count\(17)) # (\IR0|u1|data_count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|data_count\(4),
	datab => \IR0|u1|data_count\(16),
	datac => \IR0|u1|data_count\(17),
	datad => \IR0|u1|data_count\(3),
	combout => \IR0|u1|Equal0~0_combout\);

-- Location: LCCOMB_X75_Y16_N8
\IR0|u1|LessThan4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|LessThan4~0_combout\ = (!\IR0|u1|data_count\(6) & (!\IR0|u1|data_count\(8) & !\IR0|u1|data_count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|data_count\(6),
	datac => \IR0|u1|data_count\(8),
	datad => \IR0|u1|data_count\(7),
	combout => \IR0|u1|LessThan4~0_combout\);

-- Location: LCCOMB_X75_Y16_N0
\IR0|u1|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|Equal0~1_combout\ = (\IR0|u1|Equal0~0_combout\) # (((\IR0|u1|data_count\(2)) # (!\IR0|u1|LessThan4~0_combout\)) # (!\IR0|u1|Selector0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|Equal0~0_combout\,
	datab => \IR0|u1|Selector0~2_combout\,
	datac => \IR0|u1|LessThan4~0_combout\,
	datad => \IR0|u1|data_count\(2),
	combout => \IR0|u1|Equal0~1_combout\);

-- Location: LCCOMB_X75_Y15_N24
\IR0|u1|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|Equal0~2_combout\ = (\IR0|u1|data_count\(15)) # ((\IR0|u1|data_count\(0)) # ((\IR0|u1|data_count\(13)) # (\IR0|u1|data_count\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|data_count\(15),
	datab => \IR0|u1|data_count\(0),
	datac => \IR0|u1|data_count\(13),
	datad => \IR0|u1|data_count\(12),
	combout => \IR0|u1|Equal0~2_combout\);

-- Location: LCCOMB_X76_Y15_N4
\IR0|u1|bitcount[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|bitcount[0]~14_combout\ = ((!\IR0|u1|Equal0~1_combout\ & (!\IR0|u1|Equal0~2_combout\ & !\IR0|u1|data_count\(1)))) # (!\IR0|u1|state.DATAREAD~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|Equal0~1_combout\,
	datab => \IR0|u1|Equal0~2_combout\,
	datac => \IR0|u1|data_count\(1),
	datad => \IR0|u1|state.DATAREAD~q\,
	combout => \IR0|u1|bitcount[0]~14_combout\);

-- Location: FF_X80_Y18_N13
\IR0|u1|bitcount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|bitcount[4]~15_combout\,
	sclr => \IR0|u1|ALT_INV_state.DATAREAD~q\,
	ena => \IR0|u1|bitcount[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|bitcount\(4));

-- Location: LCCOMB_X80_Y18_N14
\IR0|u1|bitcount[5]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|bitcount[5]~17_combout\ = \IR0|u1|bitcount\(5) $ (\IR0|u1|bitcount[4]~16\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IR0|u1|bitcount\(5),
	cin => \IR0|u1|bitcount[4]~16\,
	combout => \IR0|u1|bitcount[5]~17_combout\);

-- Location: FF_X80_Y18_N15
\IR0|u1|bitcount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|bitcount[5]~17_combout\,
	sclr => \IR0|u1|ALT_INV_state.DATAREAD~q\,
	ena => \IR0|u1|bitcount[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|bitcount\(5));

-- Location: LCCOMB_X80_Y18_N24
\IR0|u1|data_buf[31]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_buf[31]~0_combout\ = (!\IR0|u1|bitcount\(3) & (!\IR0|u1|bitcount\(4) & (!\IR0|u1|bitcount\(0) & !\IR0|u1|bitcount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|bitcount\(3),
	datab => \IR0|u1|bitcount\(4),
	datac => \IR0|u1|bitcount\(0),
	datad => \IR0|u1|bitcount\(1),
	combout => \IR0|u1|data_buf[31]~0_combout\);

-- Location: LCCOMB_X79_Y18_N24
\IR0|u1|data_buf[31]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_buf[31]~7_combout\ = (!\IR0|u1|bitcount\(2) & \IR0|u1|data_buf[31]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \IR0|u1|bitcount\(2),
	datad => \IR0|u1|data_buf[31]~0_combout\,
	combout => \IR0|u1|data_buf[31]~7_combout\);

-- Location: LCCOMB_X79_Y18_N26
\IR0|u1|Selector0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|Selector0~11_combout\ = (\IR0|u1|state.DATAREAD~q\ & ((\IR0|u1|Selector0~10_combout\) # ((\IR0|u1|bitcount\(5) & !\IR0|u1|data_buf[31]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|state.DATAREAD~q\,
	datab => \IR0|u1|Selector0~10_combout\,
	datac => \IR0|u1|bitcount\(5),
	datad => \IR0|u1|data_buf[31]~7_combout\,
	combout => \IR0|u1|Selector0~11_combout\);

-- Location: LCCOMB_X79_Y12_N14
\IR0|u1|idle_count[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|idle_count[0]~18_combout\ = \IR0|u1|idle_count\(0) $ (VCC)
-- \IR0|u1|idle_count[0]~19\ = CARRY(\IR0|u1|idle_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IR0|u1|idle_count\(0),
	datad => VCC,
	combout => \IR0|u1|idle_count[0]~18_combout\,
	cout => \IR0|u1|idle_count[0]~19\);

-- Location: LCCOMB_X80_Y14_N20
\IR0|u1|Selector0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|Selector0~12_combout\ = (!\IR0|u1|Selector0~11_combout\ & ((\IR0|u1|LessThan0~5_combout\) # (\IR0|u1|state.IDLE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|LessThan0~5_combout\,
	datac => \IR0|u1|state.IDLE~q\,
	datad => \IR0|u1|Selector0~11_combout\,
	combout => \IR0|u1|Selector0~12_combout\);

-- Location: FF_X80_Y14_N21
\IR0|u1|state.IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|Selector0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|state.IDLE~q\);

-- Location: LCCOMB_X79_Y12_N2
\IR0|u1|always1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|always1~1_combout\ = (!\ir~input_o\ & !\IR0|u1|state.IDLE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ir~input_o\,
	datad => \IR0|u1|state.IDLE~q\,
	combout => \IR0|u1|always1~1_combout\);

-- Location: FF_X79_Y12_N3
\IR0|u1|idle_count_flag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|always1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|idle_count_flag~q\);

-- Location: FF_X79_Y12_N15
\IR0|u1|idle_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|idle_count[0]~18_combout\,
	sclr => \IR0|u1|ALT_INV_idle_count_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|idle_count\(0));

-- Location: LCCOMB_X79_Y12_N16
\IR0|u1|idle_count[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|idle_count[1]~20_combout\ = (\IR0|u1|idle_count\(1) & (!\IR0|u1|idle_count[0]~19\)) # (!\IR0|u1|idle_count\(1) & ((\IR0|u1|idle_count[0]~19\) # (GND)))
-- \IR0|u1|idle_count[1]~21\ = CARRY((!\IR0|u1|idle_count[0]~19\) # (!\IR0|u1|idle_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IR0|u1|idle_count\(1),
	datad => VCC,
	cin => \IR0|u1|idle_count[0]~19\,
	combout => \IR0|u1|idle_count[1]~20_combout\,
	cout => \IR0|u1|idle_count[1]~21\);

-- Location: FF_X79_Y12_N17
\IR0|u1|idle_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|idle_count[1]~20_combout\,
	sclr => \IR0|u1|ALT_INV_idle_count_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|idle_count\(1));

-- Location: LCCOMB_X79_Y12_N18
\IR0|u1|idle_count[2]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|idle_count[2]~22_combout\ = (\IR0|u1|idle_count\(2) & (\IR0|u1|idle_count[1]~21\ $ (GND))) # (!\IR0|u1|idle_count\(2) & (!\IR0|u1|idle_count[1]~21\ & VCC))
-- \IR0|u1|idle_count[2]~23\ = CARRY((\IR0|u1|idle_count\(2) & !\IR0|u1|idle_count[1]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IR0|u1|idle_count\(2),
	datad => VCC,
	cin => \IR0|u1|idle_count[1]~21\,
	combout => \IR0|u1|idle_count[2]~22_combout\,
	cout => \IR0|u1|idle_count[2]~23\);

-- Location: FF_X79_Y12_N19
\IR0|u1|idle_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|idle_count[2]~22_combout\,
	sclr => \IR0|u1|ALT_INV_idle_count_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|idle_count\(2));

-- Location: LCCOMB_X79_Y12_N20
\IR0|u1|idle_count[3]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|idle_count[3]~24_combout\ = (\IR0|u1|idle_count\(3) & (!\IR0|u1|idle_count[2]~23\)) # (!\IR0|u1|idle_count\(3) & ((\IR0|u1|idle_count[2]~23\) # (GND)))
-- \IR0|u1|idle_count[3]~25\ = CARRY((!\IR0|u1|idle_count[2]~23\) # (!\IR0|u1|idle_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IR0|u1|idle_count\(3),
	datad => VCC,
	cin => \IR0|u1|idle_count[2]~23\,
	combout => \IR0|u1|idle_count[3]~24_combout\,
	cout => \IR0|u1|idle_count[3]~25\);

-- Location: FF_X79_Y12_N21
\IR0|u1|idle_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|idle_count[3]~24_combout\,
	sclr => \IR0|u1|ALT_INV_idle_count_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|idle_count\(3));

-- Location: LCCOMB_X79_Y12_N22
\IR0|u1|idle_count[4]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|idle_count[4]~26_combout\ = (\IR0|u1|idle_count\(4) & (\IR0|u1|idle_count[3]~25\ $ (GND))) # (!\IR0|u1|idle_count\(4) & (!\IR0|u1|idle_count[3]~25\ & VCC))
-- \IR0|u1|idle_count[4]~27\ = CARRY((\IR0|u1|idle_count\(4) & !\IR0|u1|idle_count[3]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|idle_count\(4),
	datad => VCC,
	cin => \IR0|u1|idle_count[3]~25\,
	combout => \IR0|u1|idle_count[4]~26_combout\,
	cout => \IR0|u1|idle_count[4]~27\);

-- Location: FF_X79_Y12_N23
\IR0|u1|idle_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|idle_count[4]~26_combout\,
	sclr => \IR0|u1|ALT_INV_idle_count_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|idle_count\(4));

-- Location: LCCOMB_X79_Y12_N24
\IR0|u1|idle_count[5]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|idle_count[5]~28_combout\ = (\IR0|u1|idle_count\(5) & (!\IR0|u1|idle_count[4]~27\)) # (!\IR0|u1|idle_count\(5) & ((\IR0|u1|idle_count[4]~27\) # (GND)))
-- \IR0|u1|idle_count[5]~29\ = CARRY((!\IR0|u1|idle_count[4]~27\) # (!\IR0|u1|idle_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IR0|u1|idle_count\(5),
	datad => VCC,
	cin => \IR0|u1|idle_count[4]~27\,
	combout => \IR0|u1|idle_count[5]~28_combout\,
	cout => \IR0|u1|idle_count[5]~29\);

-- Location: FF_X79_Y12_N25
\IR0|u1|idle_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|idle_count[5]~28_combout\,
	sclr => \IR0|u1|ALT_INV_idle_count_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|idle_count\(5));

-- Location: LCCOMB_X79_Y12_N26
\IR0|u1|idle_count[6]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|idle_count[6]~30_combout\ = (\IR0|u1|idle_count\(6) & (\IR0|u1|idle_count[5]~29\ $ (GND))) # (!\IR0|u1|idle_count\(6) & (!\IR0|u1|idle_count[5]~29\ & VCC))
-- \IR0|u1|idle_count[6]~31\ = CARRY((\IR0|u1|idle_count\(6) & !\IR0|u1|idle_count[5]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|idle_count\(6),
	datad => VCC,
	cin => \IR0|u1|idle_count[5]~29\,
	combout => \IR0|u1|idle_count[6]~30_combout\,
	cout => \IR0|u1|idle_count[6]~31\);

-- Location: FF_X79_Y12_N27
\IR0|u1|idle_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|idle_count[6]~30_combout\,
	sclr => \IR0|u1|ALT_INV_idle_count_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|idle_count\(6));

-- Location: LCCOMB_X79_Y12_N28
\IR0|u1|idle_count[7]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|idle_count[7]~32_combout\ = (\IR0|u1|idle_count\(7) & (!\IR0|u1|idle_count[6]~31\)) # (!\IR0|u1|idle_count\(7) & ((\IR0|u1|idle_count[6]~31\) # (GND)))
-- \IR0|u1|idle_count[7]~33\ = CARRY((!\IR0|u1|idle_count[6]~31\) # (!\IR0|u1|idle_count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IR0|u1|idle_count\(7),
	datad => VCC,
	cin => \IR0|u1|idle_count[6]~31\,
	combout => \IR0|u1|idle_count[7]~32_combout\,
	cout => \IR0|u1|idle_count[7]~33\);

-- Location: FF_X79_Y12_N29
\IR0|u1|idle_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|idle_count[7]~32_combout\,
	sclr => \IR0|u1|ALT_INV_idle_count_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|idle_count\(7));

-- Location: LCCOMB_X79_Y12_N30
\IR0|u1|idle_count[8]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|idle_count[8]~34_combout\ = (\IR0|u1|idle_count\(8) & (\IR0|u1|idle_count[7]~33\ $ (GND))) # (!\IR0|u1|idle_count\(8) & (!\IR0|u1|idle_count[7]~33\ & VCC))
-- \IR0|u1|idle_count[8]~35\ = CARRY((\IR0|u1|idle_count\(8) & !\IR0|u1|idle_count[7]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|idle_count\(8),
	datad => VCC,
	cin => \IR0|u1|idle_count[7]~33\,
	combout => \IR0|u1|idle_count[8]~34_combout\,
	cout => \IR0|u1|idle_count[8]~35\);

-- Location: FF_X79_Y12_N31
\IR0|u1|idle_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|idle_count[8]~34_combout\,
	sclr => \IR0|u1|ALT_INV_idle_count_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|idle_count\(8));

-- Location: LCCOMB_X79_Y11_N0
\IR0|u1|idle_count[9]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|idle_count[9]~36_combout\ = (\IR0|u1|idle_count\(9) & (!\IR0|u1|idle_count[8]~35\)) # (!\IR0|u1|idle_count\(9) & ((\IR0|u1|idle_count[8]~35\) # (GND)))
-- \IR0|u1|idle_count[9]~37\ = CARRY((!\IR0|u1|idle_count[8]~35\) # (!\IR0|u1|idle_count\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IR0|u1|idle_count\(9),
	datad => VCC,
	cin => \IR0|u1|idle_count[8]~35\,
	combout => \IR0|u1|idle_count[9]~36_combout\,
	cout => \IR0|u1|idle_count[9]~37\);

-- Location: FF_X79_Y11_N1
\IR0|u1|idle_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|idle_count[9]~36_combout\,
	sclr => \IR0|u1|ALT_INV_idle_count_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|idle_count\(9));

-- Location: LCCOMB_X79_Y11_N2
\IR0|u1|idle_count[10]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|idle_count[10]~38_combout\ = (\IR0|u1|idle_count\(10) & (\IR0|u1|idle_count[9]~37\ $ (GND))) # (!\IR0|u1|idle_count\(10) & (!\IR0|u1|idle_count[9]~37\ & VCC))
-- \IR0|u1|idle_count[10]~39\ = CARRY((\IR0|u1|idle_count\(10) & !\IR0|u1|idle_count[9]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IR0|u1|idle_count\(10),
	datad => VCC,
	cin => \IR0|u1|idle_count[9]~37\,
	combout => \IR0|u1|idle_count[10]~38_combout\,
	cout => \IR0|u1|idle_count[10]~39\);

-- Location: FF_X79_Y11_N3
\IR0|u1|idle_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|idle_count[10]~38_combout\,
	sclr => \IR0|u1|ALT_INV_idle_count_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|idle_count\(10));

-- Location: LCCOMB_X79_Y11_N4
\IR0|u1|idle_count[11]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|idle_count[11]~40_combout\ = (\IR0|u1|idle_count\(11) & (!\IR0|u1|idle_count[10]~39\)) # (!\IR0|u1|idle_count\(11) & ((\IR0|u1|idle_count[10]~39\) # (GND)))
-- \IR0|u1|idle_count[11]~41\ = CARRY((!\IR0|u1|idle_count[10]~39\) # (!\IR0|u1|idle_count\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IR0|u1|idle_count\(11),
	datad => VCC,
	cin => \IR0|u1|idle_count[10]~39\,
	combout => \IR0|u1|idle_count[11]~40_combout\,
	cout => \IR0|u1|idle_count[11]~41\);

-- Location: FF_X79_Y11_N5
\IR0|u1|idle_count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|idle_count[11]~40_combout\,
	sclr => \IR0|u1|ALT_INV_idle_count_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|idle_count\(11));

-- Location: LCCOMB_X79_Y11_N6
\IR0|u1|idle_count[12]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|idle_count[12]~42_combout\ = (\IR0|u1|idle_count\(12) & (\IR0|u1|idle_count[11]~41\ $ (GND))) # (!\IR0|u1|idle_count\(12) & (!\IR0|u1|idle_count[11]~41\ & VCC))
-- \IR0|u1|idle_count[12]~43\ = CARRY((\IR0|u1|idle_count\(12) & !\IR0|u1|idle_count[11]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|idle_count\(12),
	datad => VCC,
	cin => \IR0|u1|idle_count[11]~41\,
	combout => \IR0|u1|idle_count[12]~42_combout\,
	cout => \IR0|u1|idle_count[12]~43\);

-- Location: FF_X79_Y11_N7
\IR0|u1|idle_count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|idle_count[12]~42_combout\,
	sclr => \IR0|u1|ALT_INV_idle_count_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|idle_count\(12));

-- Location: LCCOMB_X79_Y11_N8
\IR0|u1|idle_count[13]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|idle_count[13]~44_combout\ = (\IR0|u1|idle_count\(13) & (!\IR0|u1|idle_count[12]~43\)) # (!\IR0|u1|idle_count\(13) & ((\IR0|u1|idle_count[12]~43\) # (GND)))
-- \IR0|u1|idle_count[13]~45\ = CARRY((!\IR0|u1|idle_count[12]~43\) # (!\IR0|u1|idle_count\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IR0|u1|idle_count\(13),
	datad => VCC,
	cin => \IR0|u1|idle_count[12]~43\,
	combout => \IR0|u1|idle_count[13]~44_combout\,
	cout => \IR0|u1|idle_count[13]~45\);

-- Location: FF_X79_Y11_N9
\IR0|u1|idle_count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|idle_count[13]~44_combout\,
	sclr => \IR0|u1|ALT_INV_idle_count_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|idle_count\(13));

-- Location: LCCOMB_X79_Y11_N10
\IR0|u1|idle_count[14]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|idle_count[14]~46_combout\ = (\IR0|u1|idle_count\(14) & (\IR0|u1|idle_count[13]~45\ $ (GND))) # (!\IR0|u1|idle_count\(14) & (!\IR0|u1|idle_count[13]~45\ & VCC))
-- \IR0|u1|idle_count[14]~47\ = CARRY((\IR0|u1|idle_count\(14) & !\IR0|u1|idle_count[13]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|idle_count\(14),
	datad => VCC,
	cin => \IR0|u1|idle_count[13]~45\,
	combout => \IR0|u1|idle_count[14]~46_combout\,
	cout => \IR0|u1|idle_count[14]~47\);

-- Location: FF_X79_Y11_N11
\IR0|u1|idle_count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|idle_count[14]~46_combout\,
	sclr => \IR0|u1|ALT_INV_idle_count_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|idle_count\(14));

-- Location: LCCOMB_X79_Y11_N28
\IR0|u1|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|LessThan0~4_combout\ = (\IR0|u1|idle_count\(12)) # ((\IR0|u1|idle_count\(13)) # ((\IR0|u1|idle_count\(11)) # (\IR0|u1|idle_count\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|idle_count\(12),
	datab => \IR0|u1|idle_count\(13),
	datac => \IR0|u1|idle_count\(11),
	datad => \IR0|u1|idle_count\(10),
	combout => \IR0|u1|LessThan0~4_combout\);

-- Location: LCCOMB_X79_Y12_N0
\IR0|u1|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|LessThan0~1_combout\ = (\IR0|u1|idle_count\(2)) # ((\IR0|u1|idle_count\(3)) # ((\IR0|u1|idle_count\(0)) # (\IR0|u1|idle_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|idle_count\(2),
	datab => \IR0|u1|idle_count\(3),
	datac => \IR0|u1|idle_count\(0),
	datad => \IR0|u1|idle_count\(1),
	combout => \IR0|u1|LessThan0~1_combout\);

-- Location: LCCOMB_X79_Y12_N10
\IR0|u1|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|LessThan0~2_combout\ = (\IR0|u1|idle_count\(6) & (\IR0|u1|LessThan0~1_combout\ & (\IR0|u1|idle_count\(4) & \IR0|u1|idle_count\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|idle_count\(6),
	datab => \IR0|u1|LessThan0~1_combout\,
	datac => \IR0|u1|idle_count\(4),
	datad => \IR0|u1|idle_count\(5),
	combout => \IR0|u1|LessThan0~2_combout\);

-- Location: LCCOMB_X79_Y12_N4
\IR0|u1|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|LessThan0~3_combout\ = (\IR0|u1|idle_count\(9) & ((\IR0|u1|LessThan0~2_combout\) # ((\IR0|u1|idle_count\(8)) # (\IR0|u1|idle_count\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|LessThan0~2_combout\,
	datab => \IR0|u1|idle_count\(9),
	datac => \IR0|u1|idle_count\(8),
	datad => \IR0|u1|idle_count\(7),
	combout => \IR0|u1|LessThan0~3_combout\);

-- Location: LCCOMB_X79_Y11_N12
\IR0|u1|idle_count[15]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|idle_count[15]~48_combout\ = (\IR0|u1|idle_count\(15) & (!\IR0|u1|idle_count[14]~47\)) # (!\IR0|u1|idle_count\(15) & ((\IR0|u1|idle_count[14]~47\) # (GND)))
-- \IR0|u1|idle_count[15]~49\ = CARRY((!\IR0|u1|idle_count[14]~47\) # (!\IR0|u1|idle_count\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|idle_count\(15),
	datad => VCC,
	cin => \IR0|u1|idle_count[14]~47\,
	combout => \IR0|u1|idle_count[15]~48_combout\,
	cout => \IR0|u1|idle_count[15]~49\);

-- Location: FF_X79_Y11_N13
\IR0|u1|idle_count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|idle_count[15]~48_combout\,
	sclr => \IR0|u1|ALT_INV_idle_count_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|idle_count\(15));

-- Location: LCCOMB_X79_Y11_N14
\IR0|u1|idle_count[16]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|idle_count[16]~50_combout\ = (\IR0|u1|idle_count\(16) & (\IR0|u1|idle_count[15]~49\ $ (GND))) # (!\IR0|u1|idle_count\(16) & (!\IR0|u1|idle_count[15]~49\ & VCC))
-- \IR0|u1|idle_count[16]~51\ = CARRY((\IR0|u1|idle_count\(16) & !\IR0|u1|idle_count[15]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IR0|u1|idle_count\(16),
	datad => VCC,
	cin => \IR0|u1|idle_count[15]~49\,
	combout => \IR0|u1|idle_count[16]~50_combout\,
	cout => \IR0|u1|idle_count[16]~51\);

-- Location: FF_X79_Y11_N15
\IR0|u1|idle_count[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|idle_count[16]~50_combout\,
	sclr => \IR0|u1|ALT_INV_idle_count_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|idle_count\(16));

-- Location: LCCOMB_X79_Y11_N16
\IR0|u1|idle_count[17]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|idle_count[17]~52_combout\ = \IR0|u1|idle_count[16]~51\ $ (\IR0|u1|idle_count\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \IR0|u1|idle_count\(17),
	cin => \IR0|u1|idle_count[16]~51\,
	combout => \IR0|u1|idle_count[17]~52_combout\);

-- Location: FF_X79_Y11_N17
\IR0|u1|idle_count[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|idle_count[17]~52_combout\,
	sclr => \IR0|u1|ALT_INV_idle_count_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|idle_count\(17));

-- Location: LCCOMB_X79_Y11_N18
\IR0|u1|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|LessThan0~0_combout\ = (\IR0|u1|idle_count\(17) & (\IR0|u1|idle_count\(16) & \IR0|u1|idle_count\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IR0|u1|idle_count\(17),
	datac => \IR0|u1|idle_count\(16),
	datad => \IR0|u1|idle_count\(15),
	combout => \IR0|u1|LessThan0~0_combout\);

-- Location: LCCOMB_X79_Y11_N22
\IR0|u1|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|LessThan0~5_combout\ = (\IR0|u1|LessThan0~0_combout\ & ((\IR0|u1|idle_count\(14)) # ((\IR0|u1|LessThan0~4_combout\) # (\IR0|u1|LessThan0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|idle_count\(14),
	datab => \IR0|u1|LessThan0~4_combout\,
	datac => \IR0|u1|LessThan0~3_combout\,
	datad => \IR0|u1|LessThan0~0_combout\,
	combout => \IR0|u1|LessThan0~5_combout\);

-- Location: LCCOMB_X80_Y14_N26
\IR0|u1|Selector0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|Selector0~6_combout\ = (!\IR0|u1|Selector0~5_combout\ & ((\IR0|u1|state.IDLE~q\) # (!\IR0|u1|LessThan0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IR0|u1|Selector0~5_combout\,
	datac => \IR0|u1|LessThan0~5_combout\,
	datad => \IR0|u1|state.IDLE~q\,
	combout => \IR0|u1|Selector0~6_combout\);

-- Location: LCCOMB_X79_Y14_N28
\IR0|u1|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|Selector1~0_combout\ = (!\IR0|u1|Selector0~11_combout\ & ((\IR0|u1|Selector0~6_combout\ & ((\IR0|u1|state.GUIDANCE~q\))) # (!\IR0|u1|Selector0~6_combout\ & (!\IR0|u1|Selector0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|Selector0~5_combout\,
	datab => \IR0|u1|Selector0~11_combout\,
	datac => \IR0|u1|state.GUIDANCE~q\,
	datad => \IR0|u1|Selector0~6_combout\,
	combout => \IR0|u1|Selector1~0_combout\);

-- Location: FF_X79_Y14_N29
\IR0|u1|state.GUIDANCE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|state.GUIDANCE~q\);

-- Location: LCCOMB_X79_Y14_N22
\IR0|u1|always3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|always3~1_combout\ = (\ir~input_o\ & \IR0|u1|state.GUIDANCE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ir~input_o\,
	datad => \IR0|u1|state.GUIDANCE~q\,
	combout => \IR0|u1|always3~1_combout\);

-- Location: FF_X79_Y14_N23
\IR0|u1|state_count_flag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|always3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|state_count_flag~q\);

-- Location: FF_X79_Y15_N15
\IR0|u1|state_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|state_count[0]~18_combout\,
	sclr => \IR0|u1|ALT_INV_state_count_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|state_count\(0));

-- Location: LCCOMB_X79_Y15_N16
\IR0|u1|state_count[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|state_count[1]~20_combout\ = (\IR0|u1|state_count\(1) & (!\IR0|u1|state_count[0]~19\)) # (!\IR0|u1|state_count\(1) & ((\IR0|u1|state_count[0]~19\) # (GND)))
-- \IR0|u1|state_count[1]~21\ = CARRY((!\IR0|u1|state_count[0]~19\) # (!\IR0|u1|state_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IR0|u1|state_count\(1),
	datad => VCC,
	cin => \IR0|u1|state_count[0]~19\,
	combout => \IR0|u1|state_count[1]~20_combout\,
	cout => \IR0|u1|state_count[1]~21\);

-- Location: FF_X79_Y15_N17
\IR0|u1|state_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|state_count[1]~20_combout\,
	sclr => \IR0|u1|ALT_INV_state_count_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|state_count\(1));

-- Location: LCCOMB_X79_Y15_N18
\IR0|u1|state_count[2]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|state_count[2]~22_combout\ = (\IR0|u1|state_count\(2) & (\IR0|u1|state_count[1]~21\ $ (GND))) # (!\IR0|u1|state_count\(2) & (!\IR0|u1|state_count[1]~21\ & VCC))
-- \IR0|u1|state_count[2]~23\ = CARRY((\IR0|u1|state_count\(2) & !\IR0|u1|state_count[1]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IR0|u1|state_count\(2),
	datad => VCC,
	cin => \IR0|u1|state_count[1]~21\,
	combout => \IR0|u1|state_count[2]~22_combout\,
	cout => \IR0|u1|state_count[2]~23\);

-- Location: FF_X79_Y15_N19
\IR0|u1|state_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|state_count[2]~22_combout\,
	sclr => \IR0|u1|ALT_INV_state_count_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|state_count\(2));

-- Location: LCCOMB_X79_Y15_N20
\IR0|u1|state_count[3]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|state_count[3]~24_combout\ = (\IR0|u1|state_count\(3) & (!\IR0|u1|state_count[2]~23\)) # (!\IR0|u1|state_count\(3) & ((\IR0|u1|state_count[2]~23\) # (GND)))
-- \IR0|u1|state_count[3]~25\ = CARRY((!\IR0|u1|state_count[2]~23\) # (!\IR0|u1|state_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IR0|u1|state_count\(3),
	datad => VCC,
	cin => \IR0|u1|state_count[2]~23\,
	combout => \IR0|u1|state_count[3]~24_combout\,
	cout => \IR0|u1|state_count[3]~25\);

-- Location: FF_X79_Y15_N21
\IR0|u1|state_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|state_count[3]~24_combout\,
	sclr => \IR0|u1|ALT_INV_state_count_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|state_count\(3));

-- Location: LCCOMB_X79_Y15_N22
\IR0|u1|state_count[4]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|state_count[4]~26_combout\ = (\IR0|u1|state_count\(4) & (\IR0|u1|state_count[3]~25\ $ (GND))) # (!\IR0|u1|state_count\(4) & (!\IR0|u1|state_count[3]~25\ & VCC))
-- \IR0|u1|state_count[4]~27\ = CARRY((\IR0|u1|state_count\(4) & !\IR0|u1|state_count[3]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|state_count\(4),
	datad => VCC,
	cin => \IR0|u1|state_count[3]~25\,
	combout => \IR0|u1|state_count[4]~26_combout\,
	cout => \IR0|u1|state_count[4]~27\);

-- Location: FF_X79_Y15_N23
\IR0|u1|state_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|state_count[4]~26_combout\,
	sclr => \IR0|u1|ALT_INV_state_count_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|state_count\(4));

-- Location: LCCOMB_X79_Y15_N24
\IR0|u1|state_count[5]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|state_count[5]~28_combout\ = (\IR0|u1|state_count\(5) & (!\IR0|u1|state_count[4]~27\)) # (!\IR0|u1|state_count\(5) & ((\IR0|u1|state_count[4]~27\) # (GND)))
-- \IR0|u1|state_count[5]~29\ = CARRY((!\IR0|u1|state_count[4]~27\) # (!\IR0|u1|state_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IR0|u1|state_count\(5),
	datad => VCC,
	cin => \IR0|u1|state_count[4]~27\,
	combout => \IR0|u1|state_count[5]~28_combout\,
	cout => \IR0|u1|state_count[5]~29\);

-- Location: FF_X79_Y15_N25
\IR0|u1|state_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|state_count[5]~28_combout\,
	sclr => \IR0|u1|ALT_INV_state_count_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|state_count\(5));

-- Location: LCCOMB_X79_Y15_N26
\IR0|u1|state_count[6]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|state_count[6]~30_combout\ = (\IR0|u1|state_count\(6) & (\IR0|u1|state_count[5]~29\ $ (GND))) # (!\IR0|u1|state_count\(6) & (!\IR0|u1|state_count[5]~29\ & VCC))
-- \IR0|u1|state_count[6]~31\ = CARRY((\IR0|u1|state_count\(6) & !\IR0|u1|state_count[5]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|state_count\(6),
	datad => VCC,
	cin => \IR0|u1|state_count[5]~29\,
	combout => \IR0|u1|state_count[6]~30_combout\,
	cout => \IR0|u1|state_count[6]~31\);

-- Location: FF_X79_Y15_N27
\IR0|u1|state_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|state_count[6]~30_combout\,
	sclr => \IR0|u1|ALT_INV_state_count_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|state_count\(6));

-- Location: LCCOMB_X79_Y15_N28
\IR0|u1|state_count[7]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|state_count[7]~32_combout\ = (\IR0|u1|state_count\(7) & (!\IR0|u1|state_count[6]~31\)) # (!\IR0|u1|state_count\(7) & ((\IR0|u1|state_count[6]~31\) # (GND)))
-- \IR0|u1|state_count[7]~33\ = CARRY((!\IR0|u1|state_count[6]~31\) # (!\IR0|u1|state_count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IR0|u1|state_count\(7),
	datad => VCC,
	cin => \IR0|u1|state_count[6]~31\,
	combout => \IR0|u1|state_count[7]~32_combout\,
	cout => \IR0|u1|state_count[7]~33\);

-- Location: FF_X79_Y15_N29
\IR0|u1|state_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|state_count[7]~32_combout\,
	sclr => \IR0|u1|ALT_INV_state_count_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|state_count\(7));

-- Location: LCCOMB_X79_Y15_N30
\IR0|u1|state_count[8]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|state_count[8]~34_combout\ = (\IR0|u1|state_count\(8) & (\IR0|u1|state_count[7]~33\ $ (GND))) # (!\IR0|u1|state_count\(8) & (!\IR0|u1|state_count[7]~33\ & VCC))
-- \IR0|u1|state_count[8]~35\ = CARRY((\IR0|u1|state_count\(8) & !\IR0|u1|state_count[7]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|state_count\(8),
	datad => VCC,
	cin => \IR0|u1|state_count[7]~33\,
	combout => \IR0|u1|state_count[8]~34_combout\,
	cout => \IR0|u1|state_count[8]~35\);

-- Location: FF_X79_Y15_N31
\IR0|u1|state_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|state_count[8]~34_combout\,
	sclr => \IR0|u1|ALT_INV_state_count_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|state_count\(8));

-- Location: LCCOMB_X79_Y14_N0
\IR0|u1|state_count[9]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|state_count[9]~36_combout\ = (\IR0|u1|state_count\(9) & (!\IR0|u1|state_count[8]~35\)) # (!\IR0|u1|state_count\(9) & ((\IR0|u1|state_count[8]~35\) # (GND)))
-- \IR0|u1|state_count[9]~37\ = CARRY((!\IR0|u1|state_count[8]~35\) # (!\IR0|u1|state_count\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IR0|u1|state_count\(9),
	datad => VCC,
	cin => \IR0|u1|state_count[8]~35\,
	combout => \IR0|u1|state_count[9]~36_combout\,
	cout => \IR0|u1|state_count[9]~37\);

-- Location: FF_X79_Y14_N1
\IR0|u1|state_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|state_count[9]~36_combout\,
	sclr => \IR0|u1|ALT_INV_state_count_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|state_count\(9));

-- Location: LCCOMB_X79_Y14_N2
\IR0|u1|state_count[10]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|state_count[10]~38_combout\ = (\IR0|u1|state_count\(10) & (\IR0|u1|state_count[9]~37\ $ (GND))) # (!\IR0|u1|state_count\(10) & (!\IR0|u1|state_count[9]~37\ & VCC))
-- \IR0|u1|state_count[10]~39\ = CARRY((\IR0|u1|state_count\(10) & !\IR0|u1|state_count[9]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IR0|u1|state_count\(10),
	datad => VCC,
	cin => \IR0|u1|state_count[9]~37\,
	combout => \IR0|u1|state_count[10]~38_combout\,
	cout => \IR0|u1|state_count[10]~39\);

-- Location: FF_X79_Y14_N3
\IR0|u1|state_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|state_count[10]~38_combout\,
	sclr => \IR0|u1|ALT_INV_state_count_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|state_count\(10));

-- Location: LCCOMB_X79_Y14_N4
\IR0|u1|state_count[11]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|state_count[11]~40_combout\ = (\IR0|u1|state_count\(11) & (!\IR0|u1|state_count[10]~39\)) # (!\IR0|u1|state_count\(11) & ((\IR0|u1|state_count[10]~39\) # (GND)))
-- \IR0|u1|state_count[11]~41\ = CARRY((!\IR0|u1|state_count[10]~39\) # (!\IR0|u1|state_count\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IR0|u1|state_count\(11),
	datad => VCC,
	cin => \IR0|u1|state_count[10]~39\,
	combout => \IR0|u1|state_count[11]~40_combout\,
	cout => \IR0|u1|state_count[11]~41\);

-- Location: FF_X79_Y14_N5
\IR0|u1|state_count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|state_count[11]~40_combout\,
	sclr => \IR0|u1|ALT_INV_state_count_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|state_count\(11));

-- Location: LCCOMB_X79_Y14_N6
\IR0|u1|state_count[12]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|state_count[12]~42_combout\ = (\IR0|u1|state_count\(12) & (\IR0|u1|state_count[11]~41\ $ (GND))) # (!\IR0|u1|state_count\(12) & (!\IR0|u1|state_count[11]~41\ & VCC))
-- \IR0|u1|state_count[12]~43\ = CARRY((\IR0|u1|state_count\(12) & !\IR0|u1|state_count[11]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|state_count\(12),
	datad => VCC,
	cin => \IR0|u1|state_count[11]~41\,
	combout => \IR0|u1|state_count[12]~42_combout\,
	cout => \IR0|u1|state_count[12]~43\);

-- Location: FF_X79_Y14_N7
\IR0|u1|state_count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|state_count[12]~42_combout\,
	sclr => \IR0|u1|ALT_INV_state_count_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|state_count\(12));

-- Location: LCCOMB_X79_Y14_N8
\IR0|u1|state_count[13]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|state_count[13]~44_combout\ = (\IR0|u1|state_count\(13) & (!\IR0|u1|state_count[12]~43\)) # (!\IR0|u1|state_count\(13) & ((\IR0|u1|state_count[12]~43\) # (GND)))
-- \IR0|u1|state_count[13]~45\ = CARRY((!\IR0|u1|state_count[12]~43\) # (!\IR0|u1|state_count\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IR0|u1|state_count\(13),
	datad => VCC,
	cin => \IR0|u1|state_count[12]~43\,
	combout => \IR0|u1|state_count[13]~44_combout\,
	cout => \IR0|u1|state_count[13]~45\);

-- Location: FF_X79_Y14_N9
\IR0|u1|state_count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|state_count[13]~44_combout\,
	sclr => \IR0|u1|ALT_INV_state_count_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|state_count\(13));

-- Location: LCCOMB_X79_Y14_N10
\IR0|u1|state_count[14]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|state_count[14]~46_combout\ = (\IR0|u1|state_count\(14) & (\IR0|u1|state_count[13]~45\ $ (GND))) # (!\IR0|u1|state_count\(14) & (!\IR0|u1|state_count[13]~45\ & VCC))
-- \IR0|u1|state_count[14]~47\ = CARRY((\IR0|u1|state_count\(14) & !\IR0|u1|state_count[13]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|state_count\(14),
	datad => VCC,
	cin => \IR0|u1|state_count[13]~45\,
	combout => \IR0|u1|state_count[14]~46_combout\,
	cout => \IR0|u1|state_count[14]~47\);

-- Location: FF_X79_Y14_N11
\IR0|u1|state_count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|state_count[14]~46_combout\,
	sclr => \IR0|u1|ALT_INV_state_count_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|state_count\(14));

-- Location: LCCOMB_X79_Y14_N12
\IR0|u1|state_count[15]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|state_count[15]~48_combout\ = (\IR0|u1|state_count\(15) & (!\IR0|u1|state_count[14]~47\)) # (!\IR0|u1|state_count\(15) & ((\IR0|u1|state_count[14]~47\) # (GND)))
-- \IR0|u1|state_count[15]~49\ = CARRY((!\IR0|u1|state_count[14]~47\) # (!\IR0|u1|state_count\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|state_count\(15),
	datad => VCC,
	cin => \IR0|u1|state_count[14]~47\,
	combout => \IR0|u1|state_count[15]~48_combout\,
	cout => \IR0|u1|state_count[15]~49\);

-- Location: FF_X79_Y14_N13
\IR0|u1|state_count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|state_count[15]~48_combout\,
	sclr => \IR0|u1|ALT_INV_state_count_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|state_count\(15));

-- Location: LCCOMB_X79_Y15_N12
\IR0|u1|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|LessThan1~0_combout\ = (\IR0|u1|state_count\(3)) # ((\IR0|u1|state_count\(2)) # ((\IR0|u1|state_count\(0)) # (\IR0|u1|state_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|state_count\(3),
	datab => \IR0|u1|state_count\(2),
	datac => \IR0|u1|state_count\(0),
	datad => \IR0|u1|state_count\(1),
	combout => \IR0|u1|LessThan1~0_combout\);

-- Location: LCCOMB_X79_Y15_N10
\IR0|u1|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|LessThan1~1_combout\ = (\IR0|u1|state_count\(6) & ((\IR0|u1|state_count\(5)) # ((\IR0|u1|state_count\(4) & \IR0|u1|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|state_count\(4),
	datab => \IR0|u1|state_count\(5),
	datac => \IR0|u1|state_count\(6),
	datad => \IR0|u1|LessThan1~0_combout\,
	combout => \IR0|u1|LessThan1~1_combout\);

-- Location: LCCOMB_X79_Y15_N8
\IR0|u1|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|LessThan1~2_combout\ = (\IR0|u1|LessThan1~1_combout\) # ((\IR0|u1|state_count\(9)) # ((\IR0|u1|state_count\(8)) # (\IR0|u1|state_count\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|LessThan1~1_combout\,
	datab => \IR0|u1|state_count\(9),
	datac => \IR0|u1|state_count\(8),
	datad => \IR0|u1|state_count\(7),
	combout => \IR0|u1|LessThan1~2_combout\);

-- Location: LCCOMB_X79_Y14_N30
\IR0|u1|Selector0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|Selector0~3_combout\ = (\IR0|u1|state_count\(12) & ((\IR0|u1|state_count\(11)) # ((\IR0|u1|state_count\(10) & \IR0|u1|LessThan1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|state_count\(12),
	datab => \IR0|u1|state_count\(10),
	datac => \IR0|u1|state_count\(11),
	datad => \IR0|u1|LessThan1~2_combout\,
	combout => \IR0|u1|Selector0~3_combout\);

-- Location: LCCOMB_X79_Y14_N20
\IR0|u1|Selector0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|Selector0~4_combout\ = (\IR0|u1|state_count\(15)) # ((\IR0|u1|state_count\(14)) # ((\IR0|u1|state_count\(13) & \IR0|u1|Selector0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|state_count\(15),
	datab => \IR0|u1|state_count\(13),
	datac => \IR0|u1|Selector0~3_combout\,
	datad => \IR0|u1|state_count\(14),
	combout => \IR0|u1|Selector0~4_combout\);

-- Location: LCCOMB_X79_Y14_N14
\IR0|u1|state_count[16]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|state_count[16]~50_combout\ = (\IR0|u1|state_count\(16) & (\IR0|u1|state_count[15]~49\ $ (GND))) # (!\IR0|u1|state_count\(16) & (!\IR0|u1|state_count[15]~49\ & VCC))
-- \IR0|u1|state_count[16]~51\ = CARRY((\IR0|u1|state_count\(16) & !\IR0|u1|state_count[15]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IR0|u1|state_count\(16),
	datad => VCC,
	cin => \IR0|u1|state_count[15]~49\,
	combout => \IR0|u1|state_count[16]~50_combout\,
	cout => \IR0|u1|state_count[16]~51\);

-- Location: FF_X79_Y14_N15
\IR0|u1|state_count[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|state_count[16]~50_combout\,
	sclr => \IR0|u1|ALT_INV_state_count_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|state_count\(16));

-- Location: LCCOMB_X79_Y14_N16
\IR0|u1|state_count[17]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|state_count[17]~52_combout\ = \IR0|u1|state_count[16]~51\ $ (\IR0|u1|state_count\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \IR0|u1|state_count\(17),
	cin => \IR0|u1|state_count[16]~51\,
	combout => \IR0|u1|state_count[17]~52_combout\);

-- Location: FF_X79_Y14_N17
\IR0|u1|state_count[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|state_count[17]~52_combout\,
	sclr => \IR0|u1|ALT_INV_state_count_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|state_count\(17));

-- Location: LCCOMB_X79_Y14_N18
\IR0|u1|Selector0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|Selector0~5_combout\ = (\IR0|u1|Selector0~4_combout\ & (\IR0|u1|state.GUIDANCE~q\ & (\IR0|u1|state_count\(16) & \IR0|u1|state_count\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|Selector0~4_combout\,
	datab => \IR0|u1|state.GUIDANCE~q\,
	datac => \IR0|u1|state_count\(16),
	datad => \IR0|u1|state_count\(17),
	combout => \IR0|u1|Selector0~5_combout\);

-- Location: LCCOMB_X79_Y14_N26
\IR0|u1|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|Selector2~0_combout\ = (!\IR0|u1|Selector0~11_combout\ & ((\IR0|u1|Selector0~6_combout\ & ((\IR0|u1|state.DATAREAD~q\))) # (!\IR0|u1|Selector0~6_combout\ & (\IR0|u1|Selector0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|Selector0~5_combout\,
	datab => \IR0|u1|Selector0~11_combout\,
	datac => \IR0|u1|state.DATAREAD~q\,
	datad => \IR0|u1|Selector0~6_combout\,
	combout => \IR0|u1|Selector2~0_combout\);

-- Location: FF_X79_Y14_N27
\IR0|u1|state.DATAREAD\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|state.DATAREAD~q\);

-- Location: FF_X80_Y18_N5
\IR0|u1|bitcount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|bitcount[0]~6_combout\,
	sclr => \IR0|u1|ALT_INV_state.DATAREAD~q\,
	ena => \IR0|u1|bitcount[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|bitcount\(0));

-- Location: LCCOMB_X80_Y18_N6
\IR0|u1|bitcount[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|bitcount[1]~8_combout\ = (\IR0|u1|bitcount\(1) & (!\IR0|u1|bitcount[0]~7\)) # (!\IR0|u1|bitcount\(1) & ((\IR0|u1|bitcount[0]~7\) # (GND)))
-- \IR0|u1|bitcount[1]~9\ = CARRY((!\IR0|u1|bitcount[0]~7\) # (!\IR0|u1|bitcount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|bitcount\(1),
	datad => VCC,
	cin => \IR0|u1|bitcount[0]~7\,
	combout => \IR0|u1|bitcount[1]~8_combout\,
	cout => \IR0|u1|bitcount[1]~9\);

-- Location: FF_X80_Y18_N7
\IR0|u1|bitcount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|bitcount[1]~8_combout\,
	sclr => \IR0|u1|ALT_INV_state.DATAREAD~q\,
	ena => \IR0|u1|bitcount[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|bitcount\(1));

-- Location: LCCOMB_X80_Y18_N8
\IR0|u1|bitcount[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|bitcount[2]~10_combout\ = (\IR0|u1|bitcount\(2) & (\IR0|u1|bitcount[1]~9\ $ (GND))) # (!\IR0|u1|bitcount\(2) & (!\IR0|u1|bitcount[1]~9\ & VCC))
-- \IR0|u1|bitcount[2]~11\ = CARRY((\IR0|u1|bitcount\(2) & !\IR0|u1|bitcount[1]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|bitcount\(2),
	datad => VCC,
	cin => \IR0|u1|bitcount[1]~9\,
	combout => \IR0|u1|bitcount[2]~10_combout\,
	cout => \IR0|u1|bitcount[2]~11\);

-- Location: FF_X80_Y18_N9
\IR0|u1|bitcount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|bitcount[2]~10_combout\,
	sclr => \IR0|u1|ALT_INV_state.DATAREAD~q\,
	ena => \IR0|u1|bitcount[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|bitcount\(2));

-- Location: FF_X80_Y18_N11
\IR0|u1|bitcount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|bitcount[3]~12_combout\,
	sclr => \IR0|u1|ALT_INV_state.DATAREAD~q\,
	ena => \IR0|u1|bitcount[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|bitcount\(3));

-- Location: LCCOMB_X80_Y18_N0
\IR0|u1|Decoder0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|Decoder0~5_combout\ = (\IR0|u1|bitcount\(2) & (!\IR0|u1|bitcount\(0) & (!\IR0|u1|bitcount\(5) & \IR0|u1|bitcount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|bitcount\(2),
	datab => \IR0|u1|bitcount\(0),
	datac => \IR0|u1|bitcount\(5),
	datad => \IR0|u1|bitcount\(1),
	combout => \IR0|u1|Decoder0~5_combout\);

-- Location: LCCOMB_X79_Y19_N28
\IR0|u1|data~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data~13_combout\ = (\IR0|u1|data\(29)) # ((\IR0|u1|bitcount\(3) & (\IR0|u1|Decoder0~5_combout\ & \IR0|u1|bitcount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|bitcount\(3),
	datab => \IR0|u1|Decoder0~5_combout\,
	datac => \IR0|u1|data\(29),
	datad => \IR0|u1|bitcount\(4),
	combout => \IR0|u1|data~13_combout\);

-- Location: LCCOMB_X75_Y16_N4
\IR0|u1|LessThan4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|LessThan4~1_combout\ = ((!\IR0|u1|Selector0~0_combout\ & (\IR0|u1|LessThan4~0_combout\ & !\IR0|u1|data_count\(5)))) # (!\IR0|u1|data_count\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|Selector0~0_combout\,
	datab => \IR0|u1|data_count\(9),
	datac => \IR0|u1|LessThan4~0_combout\,
	datad => \IR0|u1|data_count\(5),
	combout => \IR0|u1|LessThan4~1_combout\);

-- Location: LCCOMB_X75_Y15_N26
\IR0|u1|LessThan4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|LessThan4~2_combout\ = (!\IR0|u1|data_count\(12) & (!\IR0|u1|data_count\(10) & (!\IR0|u1|data_count\(11) & \IR0|u1|LessThan4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|data_count\(12),
	datab => \IR0|u1|data_count\(10),
	datac => \IR0|u1|data_count\(11),
	datad => \IR0|u1|LessThan4~1_combout\,
	combout => \IR0|u1|LessThan4~2_combout\);

-- Location: LCCOMB_X75_Y15_N20
\IR0|u1|LessThan4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|LessThan4~3_combout\ = ((!\IR0|u1|data_count\(14) & ((\IR0|u1|LessThan4~2_combout\) # (!\IR0|u1|data_count\(13))))) # (!\IR0|u1|data_count\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|data_count\(14),
	datab => \IR0|u1|data_count\(13),
	datac => \IR0|u1|LessThan4~2_combout\,
	datad => \IR0|u1|data_count\(15),
	combout => \IR0|u1|LessThan4~3_combout\);

-- Location: LCCOMB_X75_Y15_N30
\IR0|u1|data~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data~1_combout\ = (((\IR0|u1|data_count\(16)) # (\IR0|u1|data_count\(17))) # (!\IR0|u1|LessThan4~3_combout\)) # (!\IR0|u1|state.DATAREAD~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|state.DATAREAD~q\,
	datab => \IR0|u1|LessThan4~3_combout\,
	datac => \IR0|u1|data_count\(16),
	datad => \IR0|u1|data_count\(17),
	combout => \IR0|u1|data~1_combout\);

-- Location: FF_X79_Y19_N29
\IR0|u1|data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data~13_combout\,
	sclr => \IR0|u1|ALT_INV_state.DATAREAD~q\,
	ena => \IR0|u1|data~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data\(29));

-- Location: LCCOMB_X80_Y18_N18
\IR0|u1|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|Decoder0~0_combout\ = (!\IR0|u1|bitcount\(2) & (\IR0|u1|bitcount\(0) & (!\IR0|u1|bitcount\(5) & !\IR0|u1|bitcount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|bitcount\(2),
	datab => \IR0|u1|bitcount\(0),
	datac => \IR0|u1|bitcount\(5),
	datad => \IR0|u1|bitcount\(1),
	combout => \IR0|u1|Decoder0~0_combout\);

-- Location: LCCOMB_X79_Y16_N30
\IR0|u1|data~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data~3_combout\ = (\IR0|u1|data\(24)) # ((\IR0|u1|bitcount\(3) & (\IR0|u1|bitcount\(4) & \IR0|u1|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|bitcount\(3),
	datab => \IR0|u1|bitcount\(4),
	datac => \IR0|u1|data\(24),
	datad => \IR0|u1|Decoder0~0_combout\,
	combout => \IR0|u1|data~3_combout\);

-- Location: FF_X79_Y16_N31
\IR0|u1|data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data~3_combout\,
	sclr => \IR0|u1|ALT_INV_state.DATAREAD~q\,
	ena => \IR0|u1|data~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data\(24));

-- Location: LCCOMB_X80_Y18_N20
\IR0|u1|Decoder0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|Decoder0~1_combout\ = (!\IR0|u1|bitcount\(2) & (!\IR0|u1|bitcount\(0) & (!\IR0|u1|bitcount\(5) & \IR0|u1|bitcount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|bitcount\(2),
	datab => \IR0|u1|bitcount\(0),
	datac => \IR0|u1|bitcount\(5),
	datad => \IR0|u1|bitcount\(1),
	combout => \IR0|u1|Decoder0~1_combout\);

-- Location: LCCOMB_X79_Y16_N16
\IR0|u1|data~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data~4_combout\ = (\IR0|u1|data\(17)) # ((!\IR0|u1|bitcount\(3) & (\IR0|u1|bitcount\(4) & \IR0|u1|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|bitcount\(3),
	datab => \IR0|u1|bitcount\(4),
	datac => \IR0|u1|data\(17),
	datad => \IR0|u1|Decoder0~1_combout\,
	combout => \IR0|u1|data~4_combout\);

-- Location: FF_X79_Y16_N17
\IR0|u1|data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data~4_combout\,
	sclr => \IR0|u1|ALT_INV_state.DATAREAD~q\,
	ena => \IR0|u1|data~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data\(17));

-- Location: LCCOMB_X79_Y16_N14
\IR0|u1|data~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data~5_combout\ = (\IR0|u1|data\(25)) # ((\IR0|u1|bitcount\(3) & (\IR0|u1|bitcount\(4) & \IR0|u1|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|bitcount\(3),
	datab => \IR0|u1|bitcount\(4),
	datac => \IR0|u1|data\(25),
	datad => \IR0|u1|Decoder0~1_combout\,
	combout => \IR0|u1|data~5_combout\);

-- Location: FF_X79_Y16_N15
\IR0|u1|data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data~5_combout\,
	sclr => \IR0|u1|ALT_INV_state.DATAREAD~q\,
	ena => \IR0|u1|data~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data\(25));

-- Location: LCCOMB_X79_Y16_N28
\IR0|u1|data~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data~2_combout\ = (\IR0|u1|data\(16)) # ((!\IR0|u1|bitcount\(3) & (\IR0|u1|bitcount\(4) & \IR0|u1|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|bitcount\(3),
	datab => \IR0|u1|bitcount\(4),
	datac => \IR0|u1|data\(16),
	datad => \IR0|u1|Decoder0~0_combout\,
	combout => \IR0|u1|data~2_combout\);

-- Location: FF_X79_Y16_N29
\IR0|u1|data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data~2_combout\,
	sclr => \IR0|u1|ALT_INV_state.DATAREAD~q\,
	ena => \IR0|u1|data~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data\(16));

-- Location: LCCOMB_X79_Y16_N10
\IR0|u1|data_buf[31]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_buf[31]~1_combout\ = (\IR0|u1|data\(24) & (!\IR0|u1|data\(16) & (\IR0|u1|data\(17) $ (\IR0|u1|data\(25))))) # (!\IR0|u1|data\(24) & (\IR0|u1|data\(16) & (\IR0|u1|data\(17) $ (\IR0|u1|data\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|data\(24),
	datab => \IR0|u1|data\(17),
	datac => \IR0|u1|data\(25),
	datad => \IR0|u1|data\(16),
	combout => \IR0|u1|data_buf[31]~1_combout\);

-- Location: LCCOMB_X80_Y18_N16
\IR0|u1|Decoder0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|Decoder0~3_combout\ = (\IR0|u1|bitcount\(2) & (!\IR0|u1|bitcount\(0) & (!\IR0|u1|bitcount\(5) & !\IR0|u1|bitcount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|bitcount\(2),
	datab => \IR0|u1|bitcount\(0),
	datac => \IR0|u1|bitcount\(5),
	datad => \IR0|u1|bitcount\(1),
	combout => \IR0|u1|Decoder0~3_combout\);

-- Location: LCCOMB_X77_Y16_N22
\IR0|u1|data~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data~9_combout\ = (\IR0|u1|data\(27)) # ((\IR0|u1|bitcount\(3) & (\IR0|u1|bitcount\(4) & \IR0|u1|Decoder0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|bitcount\(3),
	datab => \IR0|u1|bitcount\(4),
	datac => \IR0|u1|data\(27),
	datad => \IR0|u1|Decoder0~3_combout\,
	combout => \IR0|u1|data~9_combout\);

-- Location: FF_X77_Y16_N23
\IR0|u1|data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data~9_combout\,
	sclr => \IR0|u1|ALT_INV_state.DATAREAD~q\,
	ena => \IR0|u1|data~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data\(27));

-- Location: LCCOMB_X80_Y18_N2
\IR0|u1|Decoder0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|Decoder0~2_combout\ = (!\IR0|u1|bitcount\(2) & (\IR0|u1|bitcount\(0) & (!\IR0|u1|bitcount\(5) & \IR0|u1|bitcount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|bitcount\(2),
	datab => \IR0|u1|bitcount\(0),
	datac => \IR0|u1|bitcount\(5),
	datad => \IR0|u1|bitcount\(1),
	combout => \IR0|u1|Decoder0~2_combout\);

-- Location: LCCOMB_X77_Y16_N18
\IR0|u1|data~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data~7_combout\ = (\IR0|u1|data\(26)) # ((\IR0|u1|bitcount\(3) & (\IR0|u1|bitcount\(4) & \IR0|u1|Decoder0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|bitcount\(3),
	datab => \IR0|u1|bitcount\(4),
	datac => \IR0|u1|data\(26),
	datad => \IR0|u1|Decoder0~2_combout\,
	combout => \IR0|u1|data~7_combout\);

-- Location: FF_X77_Y16_N19
\IR0|u1|data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data~7_combout\,
	sclr => \IR0|u1|ALT_INV_state.DATAREAD~q\,
	ena => \IR0|u1|data~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data\(26));

-- Location: LCCOMB_X77_Y16_N8
\IR0|u1|data~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data~6_combout\ = (\IR0|u1|data\(18)) # ((!\IR0|u1|bitcount\(3) & (\IR0|u1|bitcount\(4) & \IR0|u1|Decoder0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|bitcount\(3),
	datab => \IR0|u1|bitcount\(4),
	datac => \IR0|u1|data\(18),
	datad => \IR0|u1|Decoder0~2_combout\,
	combout => \IR0|u1|data~6_combout\);

-- Location: FF_X77_Y16_N9
\IR0|u1|data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data~6_combout\,
	sclr => \IR0|u1|ALT_INV_state.DATAREAD~q\,
	ena => \IR0|u1|data~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data\(18));

-- Location: LCCOMB_X77_Y16_N28
\IR0|u1|data~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data~8_combout\ = (\IR0|u1|data\(19)) # ((!\IR0|u1|bitcount\(3) & (\IR0|u1|bitcount\(4) & \IR0|u1|Decoder0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|bitcount\(3),
	datab => \IR0|u1|bitcount\(4),
	datac => \IR0|u1|data\(19),
	datad => \IR0|u1|Decoder0~3_combout\,
	combout => \IR0|u1|data~8_combout\);

-- Location: FF_X77_Y16_N29
\IR0|u1|data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data~8_combout\,
	sclr => \IR0|u1|ALT_INV_state.DATAREAD~q\,
	ena => \IR0|u1|data~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data\(19));

-- Location: LCCOMB_X77_Y16_N26
\IR0|u1|data_buf[31]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_buf[31]~2_combout\ = (\IR0|u1|data\(27) & (!\IR0|u1|data\(19) & (\IR0|u1|data\(26) $ (\IR0|u1|data\(18))))) # (!\IR0|u1|data\(27) & (\IR0|u1|data\(19) & (\IR0|u1|data\(26) $ (\IR0|u1|data\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|data\(27),
	datab => \IR0|u1|data\(26),
	datac => \IR0|u1|data\(18),
	datad => \IR0|u1|data\(19),
	combout => \IR0|u1|data_buf[31]~2_combout\);

-- Location: LCCOMB_X79_Y18_N10
\IR0|u1|data_buf[31]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_buf[31]~3_combout\ = (\IR0|u1|data_buf[31]~1_combout\ & (\IR0|u1|data_buf[31]~2_combout\ & (!\IR0|u1|bitcount\(2) & \IR0|u1|data_buf[31]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|data_buf[31]~1_combout\,
	datab => \IR0|u1|data_buf[31]~2_combout\,
	datac => \IR0|u1|bitcount\(2),
	datad => \IR0|u1|data_buf[31]~0_combout\,
	combout => \IR0|u1|data_buf[31]~3_combout\);

-- Location: LCCOMB_X80_Y18_N26
\IR0|u1|Decoder0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|Decoder0~6_combout\ = (\IR0|u1|bitcount\(2) & (\IR0|u1|bitcount\(0) & (!\IR0|u1|bitcount\(5) & \IR0|u1|bitcount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|bitcount\(2),
	datab => \IR0|u1|bitcount\(0),
	datac => \IR0|u1|bitcount\(5),
	datad => \IR0|u1|bitcount\(1),
	combout => \IR0|u1|Decoder0~6_combout\);

-- Location: LCCOMB_X77_Y18_N26
\IR0|u1|data~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data~15_combout\ = (\IR0|u1|data\(30)) # ((\IR0|u1|bitcount\(3) & (\IR0|u1|bitcount\(4) & \IR0|u1|Decoder0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|bitcount\(3),
	datab => \IR0|u1|bitcount\(4),
	datac => \IR0|u1|data\(30),
	datad => \IR0|u1|Decoder0~6_combout\,
	combout => \IR0|u1|data~15_combout\);

-- Location: FF_X77_Y18_N27
\IR0|u1|data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data~15_combout\,
	sclr => \IR0|u1|ALT_INV_state.DATAREAD~q\,
	ena => \IR0|u1|data~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data\(30));

-- Location: LCCOMB_X80_Y18_N28
\IR0|u1|Decoder0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|Decoder0~7_combout\ = (!\IR0|u1|bitcount\(2) & (!\IR0|u1|bitcount\(0) & (\IR0|u1|bitcount\(5) & !\IR0|u1|bitcount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|bitcount\(2),
	datab => \IR0|u1|bitcount\(0),
	datac => \IR0|u1|bitcount\(5),
	datad => \IR0|u1|bitcount\(1),
	combout => \IR0|u1|Decoder0~7_combout\);

-- Location: LCCOMB_X77_Y18_N4
\IR0|u1|data~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data~16_combout\ = (\IR0|u1|data\(31)) # ((!\IR0|u1|bitcount\(3) & (!\IR0|u1|bitcount\(4) & \IR0|u1|Decoder0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|bitcount\(3),
	datab => \IR0|u1|bitcount\(4),
	datac => \IR0|u1|data\(31),
	datad => \IR0|u1|Decoder0~7_combout\,
	combout => \IR0|u1|data~16_combout\);

-- Location: FF_X77_Y18_N5
\IR0|u1|data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data~16_combout\,
	sclr => \IR0|u1|ALT_INV_state.DATAREAD~q\,
	ena => \IR0|u1|data~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data\(31));

-- Location: LCCOMB_X80_Y18_N22
\IR0|u1|Decoder0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|Decoder0~8_combout\ = (!\IR0|u1|bitcount\(2) & (!\IR0|u1|bitcount\(0) & (!\IR0|u1|bitcount\(5) & !\IR0|u1|bitcount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|bitcount\(2),
	datab => \IR0|u1|bitcount\(0),
	datac => \IR0|u1|bitcount\(5),
	datad => \IR0|u1|bitcount\(1),
	combout => \IR0|u1|Decoder0~8_combout\);

-- Location: LCCOMB_X77_Y18_N22
\IR0|u1|data~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data~17_combout\ = (\IR0|u1|data\(23)) # ((\IR0|u1|bitcount\(3) & (\IR0|u1|bitcount\(4) & \IR0|u1|Decoder0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|bitcount\(3),
	datab => \IR0|u1|bitcount\(4),
	datac => \IR0|u1|data\(23),
	datad => \IR0|u1|Decoder0~8_combout\,
	combout => \IR0|u1|data~17_combout\);

-- Location: FF_X77_Y18_N23
\IR0|u1|data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data~17_combout\,
	sclr => \IR0|u1|ALT_INV_state.DATAREAD~q\,
	ena => \IR0|u1|data~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data\(23));

-- Location: LCCOMB_X77_Y18_N28
\IR0|u1|data~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data~14_combout\ = (\IR0|u1|data\(22)) # ((!\IR0|u1|bitcount\(3) & (\IR0|u1|bitcount\(4) & \IR0|u1|Decoder0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|bitcount\(3),
	datab => \IR0|u1|bitcount\(4),
	datac => \IR0|u1|data\(22),
	datad => \IR0|u1|Decoder0~6_combout\,
	combout => \IR0|u1|data~14_combout\);

-- Location: FF_X77_Y18_N29
\IR0|u1|data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data~14_combout\,
	sclr => \IR0|u1|ALT_INV_state.DATAREAD~q\,
	ena => \IR0|u1|data~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data\(22));

-- Location: LCCOMB_X77_Y18_N6
\IR0|u1|data_buf[31]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_buf[31]~5_combout\ = (\IR0|u1|data\(30) & (!\IR0|u1|data\(22) & (\IR0|u1|data\(31) $ (\IR0|u1|data\(23))))) # (!\IR0|u1|data\(30) & (\IR0|u1|data\(22) & (\IR0|u1|data\(31) $ (\IR0|u1|data\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|data\(30),
	datab => \IR0|u1|data\(31),
	datac => \IR0|u1|data\(23),
	datad => \IR0|u1|data\(22),
	combout => \IR0|u1|data_buf[31]~5_combout\);

-- Location: LCCOMB_X79_Y19_N26
\IR0|u1|data~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data~12_combout\ = (\IR0|u1|data\(21)) # ((!\IR0|u1|bitcount\(3) & (\IR0|u1|Decoder0~5_combout\ & \IR0|u1|bitcount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|bitcount\(3),
	datab => \IR0|u1|Decoder0~5_combout\,
	datac => \IR0|u1|data\(21),
	datad => \IR0|u1|bitcount\(4),
	combout => \IR0|u1|data~12_combout\);

-- Location: FF_X79_Y19_N27
\IR0|u1|data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data~12_combout\,
	sclr => \IR0|u1|ALT_INV_state.DATAREAD~q\,
	ena => \IR0|u1|data~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data\(21));

-- Location: LCCOMB_X80_Y18_N30
\IR0|u1|Decoder0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|Decoder0~4_combout\ = (\IR0|u1|bitcount\(2) & (\IR0|u1|bitcount\(0) & (!\IR0|u1|bitcount\(5) & !\IR0|u1|bitcount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|bitcount\(2),
	datab => \IR0|u1|bitcount\(0),
	datac => \IR0|u1|bitcount\(5),
	datad => \IR0|u1|bitcount\(1),
	combout => \IR0|u1|Decoder0~4_combout\);

-- Location: LCCOMB_X79_Y19_N30
\IR0|u1|data~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data~10_combout\ = (\IR0|u1|data\(20)) # ((!\IR0|u1|bitcount\(3) & (\IR0|u1|Decoder0~4_combout\ & \IR0|u1|bitcount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|bitcount\(3),
	datab => \IR0|u1|Decoder0~4_combout\,
	datac => \IR0|u1|data\(20),
	datad => \IR0|u1|bitcount\(4),
	combout => \IR0|u1|data~10_combout\);

-- Location: FF_X79_Y19_N31
\IR0|u1|data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data~10_combout\,
	sclr => \IR0|u1|ALT_INV_state.DATAREAD~q\,
	ena => \IR0|u1|data~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data\(20));

-- Location: LCCOMB_X79_Y19_N8
\IR0|u1|data~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data~11_combout\ = (\IR0|u1|data\(28)) # ((\IR0|u1|bitcount\(3) & (\IR0|u1|Decoder0~4_combout\ & \IR0|u1|bitcount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|bitcount\(3),
	datab => \IR0|u1|Decoder0~4_combout\,
	datac => \IR0|u1|data\(28),
	datad => \IR0|u1|bitcount\(4),
	combout => \IR0|u1|data~11_combout\);

-- Location: FF_X79_Y19_N9
\IR0|u1|data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data~11_combout\,
	sclr => \IR0|u1|ALT_INV_state.DATAREAD~q\,
	ena => \IR0|u1|data~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data\(28));

-- Location: LCCOMB_X79_Y18_N16
\IR0|u1|data_buf[31]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_buf[31]~4_combout\ = (\IR0|u1|data\(21) & (!\IR0|u1|data\(29) & (\IR0|u1|data\(20) $ (\IR0|u1|data\(28))))) # (!\IR0|u1|data\(21) & (\IR0|u1|data\(29) & (\IR0|u1|data\(20) $ (\IR0|u1|data\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|data\(21),
	datab => \IR0|u1|data\(29),
	datac => \IR0|u1|data\(20),
	datad => \IR0|u1|data\(28),
	combout => \IR0|u1|data_buf[31]~4_combout\);

-- Location: LCCOMB_X79_Y18_N2
\IR0|u1|data_buf[31]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_buf[31]~6_combout\ = (\IR0|u1|data_buf[31]~3_combout\ & (\IR0|u1|data_buf[31]~5_combout\ & (\IR0|u1|bitcount\(5) & \IR0|u1|data_buf[31]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|data_buf[31]~3_combout\,
	datab => \IR0|u1|data_buf[31]~5_combout\,
	datac => \IR0|u1|bitcount\(5),
	datad => \IR0|u1|data_buf[31]~4_combout\,
	combout => \IR0|u1|data_buf[31]~6_combout\);

-- Location: FF_X79_Y18_N31
\IR0|u1|data_buf[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \IR0|u1|data\(29),
	sload => VCC,
	ena => \IR0|u1|data_buf[31]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data_buf\(29));

-- Location: LCCOMB_X77_Y17_N24
\IR0|u1|data_ready~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_ready~feeder_combout\ = \IR0|u1|data_buf[31]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IR0|u1|data_buf[31]~6_combout\,
	combout => \IR0|u1|data_ready~feeder_combout\);

-- Location: FF_X77_Y17_N25
\IR0|u1|data_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data_ready~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data_ready~q\);

-- Location: FF_X79_Y18_N29
\IR0|u1|oDATA[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \IR0|u1|data_buf\(29),
	sload => VCC,
	ena => \IR0|u1|data_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|oDATA\(29));

-- Location: LCCOMB_X77_Y18_N14
\IR0|u1|data_buf[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_buf[23]~feeder_combout\ = \IR0|u1|data\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \IR0|u1|data\(23),
	combout => \IR0|u1|data_buf[23]~feeder_combout\);

-- Location: FF_X77_Y18_N15
\IR0|u1|data_buf[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data_buf[23]~feeder_combout\,
	ena => \IR0|u1|data_buf[31]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data_buf\(23));

-- Location: LCCOMB_X79_Y17_N20
\IR0|u1|oDATA[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|oDATA[23]~feeder_combout\ = \IR0|u1|data_buf\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IR0|u1|data_buf\(23),
	combout => \IR0|u1|oDATA[23]~feeder_combout\);

-- Location: FF_X79_Y17_N21
\IR0|u1|oDATA[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|oDATA[23]~feeder_combout\,
	ena => \IR0|u1|data_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|oDATA\(23));

-- Location: LCCOMB_X79_Y16_N2
\IR0|u1|data_buf[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_buf[24]~feeder_combout\ = \IR0|u1|data\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \IR0|u1|data\(24),
	combout => \IR0|u1|data_buf[24]~feeder_combout\);

-- Location: FF_X79_Y16_N3
\IR0|u1|data_buf[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data_buf[24]~feeder_combout\,
	ena => \IR0|u1|data_buf[31]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data_buf\(24));

-- Location: FF_X79_Y17_N7
\IR0|u1|oDATA[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \IR0|u1|data_buf\(24),
	sload => VCC,
	ena => \IR0|u1|data_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|oDATA\(24));

-- Location: LCCOMB_X77_Y18_N20
\IR0|u1|data_buf[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_buf[31]~feeder_combout\ = \IR0|u1|data\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \IR0|u1|data\(31),
	combout => \IR0|u1|data_buf[31]~feeder_combout\);

-- Location: FF_X77_Y18_N21
\IR0|u1|data_buf[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data_buf[31]~feeder_combout\,
	ena => \IR0|u1|data_buf[31]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data_buf\(31));

-- Location: LCCOMB_X79_Y17_N8
\IR0|u1|oDATA[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|oDATA[31]~feeder_combout\ = \IR0|u1|data_buf\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IR0|u1|data_buf\(31),
	combout => \IR0|u1|oDATA[31]~feeder_combout\);

-- Location: FF_X79_Y17_N9
\IR0|u1|oDATA[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|oDATA[31]~feeder_combout\,
	ena => \IR0|u1|data_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|oDATA\(31));

-- Location: LCCOMB_X79_Y17_N6
\Equal12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal12~0_combout\ = (\IR0|u1|oDATA\(29) & (!\IR0|u1|oDATA\(23) & (\IR0|u1|oDATA\(24) & \IR0|u1|oDATA\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|oDATA\(29),
	datab => \IR0|u1|oDATA\(23),
	datac => \IR0|u1|oDATA\(24),
	datad => \IR0|u1|oDATA\(31),
	combout => \Equal12~0_combout\);

-- Location: LCCOMB_X79_Y18_N20
\IR0|u1|data_buf[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_buf[21]~feeder_combout\ = \IR0|u1|data\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IR0|u1|data\(21),
	combout => \IR0|u1|data_buf[21]~feeder_combout\);

-- Location: FF_X79_Y18_N21
\IR0|u1|data_buf[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data_buf[21]~feeder_combout\,
	ena => \IR0|u1|data_buf[31]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data_buf\(21));

-- Location: LCCOMB_X79_Y18_N22
\IR0|u1|oDATA[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|oDATA[21]~feeder_combout\ = \IR0|u1|data_buf\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IR0|u1|data_buf\(21),
	combout => \IR0|u1|oDATA[21]~feeder_combout\);

-- Location: FF_X79_Y18_N23
\IR0|u1|oDATA[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|oDATA[21]~feeder_combout\,
	ena => \IR0|u1|data_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|oDATA\(21));

-- Location: LCCOMB_X79_Y16_N20
\IR0|u1|data_buf[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_buf[16]~feeder_combout\ = \IR0|u1|data\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IR0|u1|data\(16),
	combout => \IR0|u1|data_buf[16]~feeder_combout\);

-- Location: FF_X79_Y16_N21
\IR0|u1|data_buf[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data_buf[16]~feeder_combout\,
	ena => \IR0|u1|data_buf[31]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data_buf\(16));

-- Location: FF_X79_Y17_N15
\IR0|u1|oDATA[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \IR0|u1|data_buf\(16),
	sload => VCC,
	ena => \IR0|u1|data_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|oDATA\(16));

-- Location: LCCOMB_X79_Y17_N14
\Equal12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal12~1_combout\ = (\Equal12~0_combout\ & (!\IR0|u1|oDATA\(21) & !\IR0|u1|oDATA\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal12~0_combout\,
	datab => \IR0|u1|oDATA\(21),
	datac => \IR0|u1|oDATA\(16),
	combout => \Equal12~1_combout\);

-- Location: LCCOMB_X79_Y16_N0
\IR0|u1|data_buf[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_buf[19]~feeder_combout\ = \IR0|u1|data\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IR0|u1|data\(19),
	combout => \IR0|u1|data_buf[19]~feeder_combout\);

-- Location: FF_X79_Y16_N1
\IR0|u1|data_buf[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data_buf[19]~feeder_combout\,
	ena => \IR0|u1|data_buf[31]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data_buf\(19));

-- Location: FF_X79_Y17_N3
\IR0|u1|oDATA[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \IR0|u1|data_buf\(19),
	sload => VCC,
	ena => \IR0|u1|data_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|oDATA\(19));

-- Location: FF_X79_Y18_N13
\IR0|u1|data_buf[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \IR0|u1|data\(20),
	sload => VCC,
	ena => \IR0|u1|data_buf[31]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data_buf\(20));

-- Location: LCCOMB_X79_Y17_N16
\IR0|u1|oDATA[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|oDATA[20]~feeder_combout\ = \IR0|u1|data_buf\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IR0|u1|data_buf\(20),
	combout => \IR0|u1|oDATA[20]~feeder_combout\);

-- Location: FF_X79_Y17_N17
\IR0|u1|oDATA[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|oDATA[20]~feeder_combout\,
	ena => \IR0|u1|data_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|oDATA\(20));

-- Location: LCCOMB_X79_Y16_N8
\IR0|u1|data_buf[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_buf[25]~feeder_combout\ = \IR0|u1|data\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \IR0|u1|data\(25),
	combout => \IR0|u1|data_buf[25]~feeder_combout\);

-- Location: FF_X79_Y16_N9
\IR0|u1|data_buf[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data_buf[25]~feeder_combout\,
	ena => \IR0|u1|data_buf[31]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data_buf\(25));

-- Location: FF_X79_Y17_N23
\IR0|u1|oDATA[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \IR0|u1|data_buf\(25),
	sload => VCC,
	ena => \IR0|u1|data_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|oDATA\(25));

-- Location: LCCOMB_X79_Y18_N6
\IR0|u1|data_buf[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_buf[30]~feeder_combout\ = \IR0|u1|data\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IR0|u1|data\(30),
	combout => \IR0|u1|data_buf[30]~feeder_combout\);

-- Location: FF_X79_Y18_N7
\IR0|u1|data_buf[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data_buf[30]~feeder_combout\,
	ena => \IR0|u1|data_buf[31]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data_buf\(30));

-- Location: LCCOMB_X79_Y17_N4
\IR0|u1|oDATA[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|oDATA[30]~feeder_combout\ = \IR0|u1|data_buf\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IR0|u1|data_buf\(30),
	combout => \IR0|u1|oDATA[30]~feeder_combout\);

-- Location: FF_X79_Y17_N5
\IR0|u1|oDATA[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|oDATA[30]~feeder_combout\,
	ena => \IR0|u1|data_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|oDATA\(30));

-- Location: LCCOMB_X77_Y18_N8
\IR0|u1|data_buf[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_buf[22]~feeder_combout\ = \IR0|u1|data\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IR0|u1|data\(22),
	combout => \IR0|u1|data_buf[22]~feeder_combout\);

-- Location: FF_X77_Y18_N9
\IR0|u1|data_buf[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data_buf[22]~feeder_combout\,
	ena => \IR0|u1|data_buf[31]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data_buf\(22));

-- Location: FF_X79_Y17_N29
\IR0|u1|oDATA[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \IR0|u1|data_buf\(22),
	sload => VCC,
	ena => \IR0|u1|data_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|oDATA\(22));

-- Location: LCCOMB_X79_Y16_N22
\IR0|u1|data_buf[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_buf[17]~feeder_combout\ = \IR0|u1|data\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IR0|u1|data\(17),
	combout => \IR0|u1|data_buf[17]~feeder_combout\);

-- Location: FF_X79_Y16_N23
\IR0|u1|data_buf[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data_buf[17]~feeder_combout\,
	ena => \IR0|u1|data_buf[31]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data_buf\(17));

-- Location: FF_X79_Y17_N27
\IR0|u1|oDATA[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \IR0|u1|data_buf\(17),
	sload => VCC,
	ena => \IR0|u1|data_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|oDATA\(17));

-- Location: LCCOMB_X79_Y17_N28
\Equal12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal12~2_combout\ = (!\IR0|u1|oDATA\(25) & (!\IR0|u1|oDATA\(30) & (\IR0|u1|oDATA\(22) & \IR0|u1|oDATA\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|oDATA\(25),
	datab => \IR0|u1|oDATA\(30),
	datac => \IR0|u1|oDATA\(22),
	datad => \IR0|u1|oDATA\(17),
	combout => \Equal12~2_combout\);

-- Location: LCCOMB_X77_Y16_N10
\IR0|u1|data_buf[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_buf[18]~feeder_combout\ = \IR0|u1|data\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \IR0|u1|data\(18),
	combout => \IR0|u1|data_buf[18]~feeder_combout\);

-- Location: FF_X77_Y16_N11
\IR0|u1|data_buf[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data_buf[18]~feeder_combout\,
	ena => \IR0|u1|data_buf[31]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data_buf\(18));

-- Location: FF_X81_Y17_N7
\IR0|u1|oDATA[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \IR0|u1|data_buf\(18),
	sload => VCC,
	ena => \IR0|u1|data_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|oDATA\(18));

-- Location: LCCOMB_X77_Y16_N4
\IR0|u1|data_buf[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_buf[26]~feeder_combout\ = \IR0|u1|data\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IR0|u1|data\(26),
	combout => \IR0|u1|data_buf[26]~feeder_combout\);

-- Location: FF_X77_Y16_N5
\IR0|u1|data_buf[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data_buf[26]~feeder_combout\,
	ena => \IR0|u1|data_buf[31]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data_buf\(26));

-- Location: FF_X81_Y17_N1
\IR0|u1|oDATA[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \IR0|u1|data_buf\(26),
	sload => VCC,
	ena => \IR0|u1|data_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|oDATA\(26));

-- Location: LCCOMB_X81_Y17_N6
\Equal7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal7~0_combout\ = (!\IR0|u1|oDATA\(18) & \IR0|u1|oDATA\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \IR0|u1|oDATA\(18),
	datad => \IR0|u1|oDATA\(26),
	combout => \Equal7~0_combout\);

-- Location: LCCOMB_X79_Y18_N4
\IR0|u1|data_buf[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_buf[28]~feeder_combout\ = \IR0|u1|data\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IR0|u1|data\(28),
	combout => \IR0|u1|data_buf[28]~feeder_combout\);

-- Location: FF_X79_Y18_N5
\IR0|u1|data_buf[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data_buf[28]~feeder_combout\,
	ena => \IR0|u1|data_buf[31]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data_buf\(28));

-- Location: LCCOMB_X79_Y17_N12
\IR0|u1|oDATA[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|oDATA[28]~feeder_combout\ = \IR0|u1|data_buf\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IR0|u1|data_buf\(28),
	combout => \IR0|u1|oDATA[28]~feeder_combout\);

-- Location: FF_X79_Y17_N13
\IR0|u1|oDATA[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|oDATA[28]~feeder_combout\,
	ena => \IR0|u1|data_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|oDATA\(28));

-- Location: LCCOMB_X80_Y17_N12
\Equal12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal12~3_combout\ = (!\IR0|u1|oDATA\(20) & (\Equal12~2_combout\ & (\Equal7~0_combout\ & \IR0|u1|oDATA\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|oDATA\(20),
	datab => \Equal12~2_combout\,
	datac => \Equal7~0_combout\,
	datad => \IR0|u1|oDATA\(28),
	combout => \Equal12~3_combout\);

-- Location: LCCOMB_X77_Y16_N0
\IR0|u1|data_buf[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_buf[27]~feeder_combout\ = \IR0|u1|data\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \IR0|u1|data\(27),
	combout => \IR0|u1|data_buf[27]~feeder_combout\);

-- Location: FF_X77_Y16_N1
\IR0|u1|data_buf[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data_buf[27]~feeder_combout\,
	ena => \IR0|u1|data_buf[31]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data_buf\(27));

-- Location: LCCOMB_X79_Y17_N0
\IR0|u1|oDATA[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|oDATA[27]~feeder_combout\ = \IR0|u1|data_buf\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IR0|u1|data_buf\(27),
	combout => \IR0|u1|oDATA[27]~feeder_combout\);

-- Location: FF_X79_Y17_N1
\IR0|u1|oDATA[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|oDATA[27]~feeder_combout\,
	ena => \IR0|u1|data_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|oDATA\(27));

-- Location: LCCOMB_X79_Y17_N24
\Equal12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal12~4_combout\ = (\Equal12~1_combout\ & (!\IR0|u1|oDATA\(19) & (\Equal12~3_combout\ & \IR0|u1|oDATA\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal12~1_combout\,
	datab => \IR0|u1|oDATA\(19),
	datac => \Equal12~3_combout\,
	datad => \IR0|u1|oDATA\(27),
	combout => \Equal12~4_combout\);

-- Location: LCCOMB_X79_Y17_N10
\Equal8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal8~0_combout\ = (!\IR0|u1|oDATA\(27) & (\Equal12~1_combout\ & (\IR0|u1|oDATA\(19) & \Equal12~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|oDATA\(27),
	datab => \Equal12~1_combout\,
	datac => \IR0|u1|oDATA\(19),
	datad => \Equal12~2_combout\,
	combout => \Equal8~0_combout\);

-- Location: LCCOMB_X79_Y17_N22
\Equal8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal8~1_combout\ = (!\IR0|u1|oDATA\(28) & (\Equal8~0_combout\ & \IR0|u1|oDATA\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|oDATA\(28),
	datab => \Equal8~0_combout\,
	datad => \IR0|u1|oDATA\(20),
	combout => \Equal8~1_combout\);

-- Location: LCCOMB_X80_Y17_N4
\Equal6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal6~0_combout\ = (\IR0|u1|oDATA\(18) & !\IR0|u1|oDATA\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \IR0|u1|oDATA\(18),
	datad => \IR0|u1|oDATA\(26),
	combout => \Equal6~0_combout\);

-- Location: LCCOMB_X79_Y17_N26
\Equal6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal6~1_combout\ = (\IR0|u1|oDATA\(25) & (\IR0|u1|oDATA\(30) & (!\IR0|u1|oDATA\(17) & !\IR0|u1|oDATA\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|oDATA\(25),
	datab => \IR0|u1|oDATA\(30),
	datac => \IR0|u1|oDATA\(17),
	datad => \IR0|u1|oDATA\(22),
	combout => \Equal6~1_combout\);

-- Location: LCCOMB_X79_Y17_N30
\Equal6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal6~2_combout\ = (\Equal12~1_combout\ & (\Equal6~1_combout\ & (!\IR0|u1|oDATA\(27) & \IR0|u1|oDATA\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal12~1_combout\,
	datab => \Equal6~1_combout\,
	datac => \IR0|u1|oDATA\(27),
	datad => \IR0|u1|oDATA\(19),
	combout => \Equal6~2_combout\);

-- Location: LCCOMB_X80_Y17_N10
\n~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \n~6_combout\ = ((\IR0|u1|oDATA\(28) $ (!\IR0|u1|oDATA\(20))) # (!\Equal6~2_combout\)) # (!\Equal6~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|oDATA\(28),
	datab => \IR0|u1|oDATA\(20),
	datac => \Equal6~0_combout\,
	datad => \Equal6~2_combout\,
	combout => \n~6_combout\);

-- Location: LCCOMB_X81_Y17_N8
\n~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \n~35_combout\ = (\n~6_combout\ & ((\IR0|u1|oDATA\(26)) # ((!\Equal8~1_combout\) # (!\IR0|u1|oDATA\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|oDATA\(26),
	datab => \IR0|u1|oDATA\(18),
	datac => \Equal8~1_combout\,
	datad => \n~6_combout\,
	combout => \n~35_combout\);

-- Location: LCCOMB_X80_Y17_N28
\Equal7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal7~1_combout\ = (\Equal6~2_combout\ & (\IR0|u1|oDATA\(20) & (\Equal7~0_combout\ & !\IR0|u1|oDATA\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal6~2_combout\,
	datab => \IR0|u1|oDATA\(20),
	datac => \Equal7~0_combout\,
	datad => \IR0|u1|oDATA\(28),
	combout => \Equal7~1_combout\);

-- Location: LCCOMB_X80_Y17_N26
\Equal9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal9~0_combout\ = (\IR0|u1|oDATA\(28) & (!\IR0|u1|oDATA\(20) & (\Equal7~0_combout\ & \Equal6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|oDATA\(28),
	datab => \IR0|u1|oDATA\(20),
	datac => \Equal7~0_combout\,
	datad => \Equal6~2_combout\,
	combout => \Equal9~0_combout\);

-- Location: LCCOMB_X81_Y17_N16
\WideNor1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \WideNor1~0_combout\ = (\n~35_combout\ & (!\Equal7~1_combout\ & !\Equal9~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n~35_combout\,
	datab => \Equal7~1_combout\,
	datac => \Equal9~0_combout\,
	combout => \WideNor1~0_combout\);

-- Location: LCCOMB_X77_Y16_N20
\IR0|u1|data~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data~22_combout\ = (\IR0|u1|data\(11)) # ((\IR0|u1|bitcount\(3) & (!\IR0|u1|bitcount\(4) & \IR0|u1|Decoder0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|bitcount\(3),
	datab => \IR0|u1|bitcount\(4),
	datac => \IR0|u1|data\(11),
	datad => \IR0|u1|Decoder0~3_combout\,
	combout => \IR0|u1|data~22_combout\);

-- Location: FF_X77_Y16_N21
\IR0|u1|data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data~22_combout\,
	sclr => \IR0|u1|ALT_INV_state.DATAREAD~q\,
	ena => \IR0|u1|data~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data\(11));

-- Location: LCCOMB_X77_Y16_N16
\IR0|u1|data_buf[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_buf[11]~feeder_combout\ = \IR0|u1|data\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IR0|u1|data\(11),
	combout => \IR0|u1|data_buf[11]~feeder_combout\);

-- Location: FF_X77_Y16_N17
\IR0|u1|data_buf[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data_buf[11]~feeder_combout\,
	ena => \IR0|u1|data_buf[31]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data_buf\(11));

-- Location: LCCOMB_X77_Y19_N26
\IR0|u1|oDATA[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|oDATA[11]~feeder_combout\ = \IR0|u1|data_buf\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IR0|u1|data_buf\(11),
	combout => \IR0|u1|oDATA[11]~feeder_combout\);

-- Location: FF_X77_Y19_N27
\IR0|u1|oDATA[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|oDATA[11]~feeder_combout\,
	ena => \IR0|u1|data_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|oDATA\(11));

-- Location: LCCOMB_X79_Y19_N24
\IR0|u1|data~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data~21_combout\ = (\IR0|u1|data\(12)) # ((\IR0|u1|bitcount\(3) & (\IR0|u1|Decoder0~4_combout\ & !\IR0|u1|bitcount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|bitcount\(3),
	datab => \IR0|u1|Decoder0~4_combout\,
	datac => \IR0|u1|data\(12),
	datad => \IR0|u1|bitcount\(4),
	combout => \IR0|u1|data~21_combout\);

-- Location: FF_X79_Y19_N25
\IR0|u1|data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data~21_combout\,
	sclr => \IR0|u1|ALT_INV_state.DATAREAD~q\,
	ena => \IR0|u1|data~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data\(12));

-- Location: LCCOMB_X79_Y19_N14
\IR0|u1|data_buf[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_buf[12]~feeder_combout\ = \IR0|u1|data\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IR0|u1|data\(12),
	combout => \IR0|u1|data_buf[12]~feeder_combout\);

-- Location: FF_X79_Y19_N15
\IR0|u1|data_buf[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data_buf[12]~feeder_combout\,
	ena => \IR0|u1|data_buf[31]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data_buf\(12));

-- Location: LCCOMB_X77_Y19_N4
\IR0|u1|oDATA[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|oDATA[12]~feeder_combout\ = \IR0|u1|data_buf\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IR0|u1|data_buf\(12),
	combout => \IR0|u1|oDATA[12]~feeder_combout\);

-- Location: FF_X77_Y19_N5
\IR0|u1|oDATA[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|oDATA[12]~feeder_combout\,
	ena => \IR0|u1|data_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|oDATA\(12));

-- Location: LCCOMB_X79_Y16_N12
\IR0|u1|data~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data~24_combout\ = (\IR0|u1|data\(9)) # ((\IR0|u1|bitcount\(3) & (!\IR0|u1|bitcount\(4) & \IR0|u1|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|bitcount\(3),
	datab => \IR0|u1|bitcount\(4),
	datac => \IR0|u1|data\(9),
	datad => \IR0|u1|Decoder0~1_combout\,
	combout => \IR0|u1|data~24_combout\);

-- Location: FF_X79_Y16_N13
\IR0|u1|data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data~24_combout\,
	sclr => \IR0|u1|ALT_INV_state.DATAREAD~q\,
	ena => \IR0|u1|data~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data\(9));

-- Location: LCCOMB_X79_Y16_N6
\IR0|u1|data_buf[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_buf[9]~feeder_combout\ = \IR0|u1|data\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IR0|u1|data\(9),
	combout => \IR0|u1|data_buf[9]~feeder_combout\);

-- Location: FF_X79_Y16_N7
\IR0|u1|data_buf[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data_buf[9]~feeder_combout\,
	ena => \IR0|u1|data_buf[31]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data_buf\(9));

-- Location: FF_X77_Y19_N11
\IR0|u1|oDATA[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \IR0|u1|data_buf\(9),
	sload => VCC,
	ena => \IR0|u1|data_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|oDATA\(9));

-- Location: LCCOMB_X77_Y16_N6
\IR0|u1|data~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data~23_combout\ = (\IR0|u1|data\(10)) # ((\IR0|u1|bitcount\(3) & (!\IR0|u1|bitcount\(4) & \IR0|u1|Decoder0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|bitcount\(3),
	datab => \IR0|u1|bitcount\(4),
	datac => \IR0|u1|data\(10),
	datad => \IR0|u1|Decoder0~2_combout\,
	combout => \IR0|u1|data~23_combout\);

-- Location: FF_X77_Y16_N7
\IR0|u1|data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data~23_combout\,
	sclr => \IR0|u1|ALT_INV_state.DATAREAD~q\,
	ena => \IR0|u1|data~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data\(10));

-- Location: LCCOMB_X77_Y16_N14
\IR0|u1|data_buf[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_buf[10]~feeder_combout\ = \IR0|u1|data\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IR0|u1|data\(10),
	combout => \IR0|u1|data_buf[10]~feeder_combout\);

-- Location: FF_X77_Y16_N15
\IR0|u1|data_buf[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data_buf[10]~feeder_combout\,
	ena => \IR0|u1|data_buf[31]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data_buf\(10));

-- Location: LCCOMB_X77_Y19_N20
\IR0|u1|oDATA[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|oDATA[10]~feeder_combout\ = \IR0|u1|data_buf\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IR0|u1|data_buf\(10),
	combout => \IR0|u1|oDATA[10]~feeder_combout\);

-- Location: FF_X77_Y19_N21
\IR0|u1|oDATA[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|oDATA[10]~feeder_combout\,
	ena => \IR0|u1|data_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|oDATA\(10));

-- Location: LCCOMB_X77_Y19_N10
\always1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \always1~1_combout\ = (((!\IR0|u1|oDATA\(10)) # (!\IR0|u1|oDATA\(9))) # (!\IR0|u1|oDATA\(12))) # (!\IR0|u1|oDATA\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|oDATA\(11),
	datab => \IR0|u1|oDATA\(12),
	datac => \IR0|u1|oDATA\(9),
	datad => \IR0|u1|oDATA\(10),
	combout => \always1~1_combout\);

-- Location: LCCOMB_X79_Y19_N16
\IR0|u1|data~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data~0_combout\ = (\IR0|u1|data\(0)) # ((!\IR0|u1|bitcount\(3) & (\IR0|u1|Decoder0~0_combout\ & !\IR0|u1|bitcount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|bitcount\(3),
	datab => \IR0|u1|Decoder0~0_combout\,
	datac => \IR0|u1|data\(0),
	datad => \IR0|u1|bitcount\(4),
	combout => \IR0|u1|data~0_combout\);

-- Location: FF_X79_Y19_N17
\IR0|u1|data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data~0_combout\,
	sclr => \IR0|u1|ALT_INV_state.DATAREAD~q\,
	ena => \IR0|u1|data~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data\(0));

-- Location: LCCOMB_X79_Y19_N6
\IR0|u1|data_buf[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_buf[0]~feeder_combout\ = \IR0|u1|data\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IR0|u1|data\(0),
	combout => \IR0|u1|data_buf[0]~feeder_combout\);

-- Location: FF_X79_Y19_N7
\IR0|u1|data_buf[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data_buf[0]~feeder_combout\,
	ena => \IR0|u1|data_buf[31]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data_buf\(0));

-- Location: LCCOMB_X77_Y19_N12
\IR0|u1|oDATA[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|oDATA[0]~feeder_combout\ = \IR0|u1|data_buf\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IR0|u1|data_buf\(0),
	combout => \IR0|u1|oDATA[0]~feeder_combout\);

-- Location: FF_X77_Y19_N13
\IR0|u1|oDATA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|oDATA[0]~feeder_combout\,
	ena => \IR0|u1|data_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|oDATA\(0));

-- Location: LCCOMB_X77_Y18_N10
\IR0|u1|data~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data~19_combout\ = (\IR0|u1|data\(14)) # ((\IR0|u1|bitcount\(3) & (!\IR0|u1|bitcount\(4) & \IR0|u1|Decoder0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|bitcount\(3),
	datab => \IR0|u1|bitcount\(4),
	datac => \IR0|u1|data\(14),
	datad => \IR0|u1|Decoder0~6_combout\,
	combout => \IR0|u1|data~19_combout\);

-- Location: FF_X77_Y18_N11
\IR0|u1|data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data~19_combout\,
	sclr => \IR0|u1|ALT_INV_state.DATAREAD~q\,
	ena => \IR0|u1|data~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data\(14));

-- Location: LCCOMB_X77_Y18_N2
\IR0|u1|data_buf[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_buf[14]~feeder_combout\ = \IR0|u1|data\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IR0|u1|data\(14),
	combout => \IR0|u1|data_buf[14]~feeder_combout\);

-- Location: FF_X77_Y18_N3
\IR0|u1|data_buf[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data_buf[14]~feeder_combout\,
	ena => \IR0|u1|data_buf[31]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data_buf\(14));

-- Location: LCCOMB_X77_Y19_N28
\IR0|u1|oDATA[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|oDATA[14]~feeder_combout\ = \IR0|u1|data_buf\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IR0|u1|data_buf\(14),
	combout => \IR0|u1|oDATA[14]~feeder_combout\);

-- Location: FF_X77_Y19_N29
\IR0|u1|oDATA[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|oDATA[14]~feeder_combout\,
	ena => \IR0|u1|data_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|oDATA\(14));

-- Location: LCCOMB_X79_Y19_N10
\IR0|u1|data~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data~20_combout\ = (\IR0|u1|data\(13)) # ((\IR0|u1|bitcount\(3) & (\IR0|u1|Decoder0~5_combout\ & !\IR0|u1|bitcount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|bitcount\(3),
	datab => \IR0|u1|Decoder0~5_combout\,
	datac => \IR0|u1|data\(13),
	datad => \IR0|u1|bitcount\(4),
	combout => \IR0|u1|data~20_combout\);

-- Location: FF_X79_Y19_N11
\IR0|u1|data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data~20_combout\,
	sclr => \IR0|u1|ALT_INV_state.DATAREAD~q\,
	ena => \IR0|u1|data~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data\(13));

-- Location: LCCOMB_X79_Y19_N4
\IR0|u1|data_buf[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_buf[13]~feeder_combout\ = \IR0|u1|data\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IR0|u1|data\(13),
	combout => \IR0|u1|data_buf[13]~feeder_combout\);

-- Location: FF_X79_Y19_N5
\IR0|u1|data_buf[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data_buf[13]~feeder_combout\,
	ena => \IR0|u1|data_buf[31]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data_buf\(13));

-- Location: FF_X77_Y19_N23
\IR0|u1|oDATA[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \IR0|u1|data_buf\(13),
	sload => VCC,
	ena => \IR0|u1|data_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|oDATA\(13));

-- Location: LCCOMB_X77_Y18_N12
\IR0|u1|data~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data~18_combout\ = (\IR0|u1|data\(15)) # ((!\IR0|u1|bitcount\(3) & (\IR0|u1|bitcount\(4) & \IR0|u1|Decoder0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|bitcount\(3),
	datab => \IR0|u1|bitcount\(4),
	datac => \IR0|u1|data\(15),
	datad => \IR0|u1|Decoder0~8_combout\,
	combout => \IR0|u1|data~18_combout\);

-- Location: FF_X77_Y18_N13
\IR0|u1|data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data~18_combout\,
	sclr => \IR0|u1|ALT_INV_state.DATAREAD~q\,
	ena => \IR0|u1|data~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data\(15));

-- Location: LCCOMB_X77_Y18_N0
\IR0|u1|data_buf[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_buf[15]~feeder_combout\ = \IR0|u1|data\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IR0|u1|data\(15),
	combout => \IR0|u1|data_buf[15]~feeder_combout\);

-- Location: FF_X77_Y18_N1
\IR0|u1|data_buf[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data_buf[15]~feeder_combout\,
	ena => \IR0|u1|data_buf[31]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data_buf\(15));

-- Location: LCCOMB_X77_Y19_N18
\IR0|u1|oDATA[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|oDATA[15]~feeder_combout\ = \IR0|u1|data_buf\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IR0|u1|data_buf\(15),
	combout => \IR0|u1|oDATA[15]~feeder_combout\);

-- Location: FF_X77_Y19_N19
\IR0|u1|oDATA[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|oDATA[15]~feeder_combout\,
	ena => \IR0|u1|data_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|oDATA\(15));

-- Location: LCCOMB_X77_Y19_N22
\always1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \always1~0_combout\ = (\IR0|u1|oDATA\(0)) # (((!\IR0|u1|oDATA\(15)) # (!\IR0|u1|oDATA\(13))) # (!\IR0|u1|oDATA\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|oDATA\(0),
	datab => \IR0|u1|oDATA\(14),
	datac => \IR0|u1|oDATA\(13),
	datad => \IR0|u1|oDATA\(15),
	combout => \always1~0_combout\);

-- Location: LCCOMB_X77_Y16_N24
\IR0|u1|data~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data~30_combout\ = (\IR0|u1|data\(3)) # ((!\IR0|u1|bitcount\(3) & (!\IR0|u1|bitcount\(4) & \IR0|u1|Decoder0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|bitcount\(3),
	datab => \IR0|u1|bitcount\(4),
	datac => \IR0|u1|data\(3),
	datad => \IR0|u1|Decoder0~3_combout\,
	combout => \IR0|u1|data~30_combout\);

-- Location: FF_X77_Y16_N25
\IR0|u1|data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data~30_combout\,
	sclr => \IR0|u1|ALT_INV_state.DATAREAD~q\,
	ena => \IR0|u1|data~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data\(3));

-- Location: LCCOMB_X77_Y16_N12
\IR0|u1|data_buf[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_buf[3]~feeder_combout\ = \IR0|u1|data\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IR0|u1|data\(3),
	combout => \IR0|u1|data_buf[3]~feeder_combout\);

-- Location: FF_X77_Y16_N13
\IR0|u1|data_buf[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data_buf[3]~feeder_combout\,
	ena => \IR0|u1|data_buf[31]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data_buf\(3));

-- Location: FF_X77_Y19_N31
\IR0|u1|oDATA[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \IR0|u1|data_buf\(3),
	sload => VCC,
	ena => \IR0|u1|data_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|oDATA\(3));

-- Location: LCCOMB_X77_Y16_N2
\IR0|u1|data~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data~31_combout\ = (\IR0|u1|data\(2)) # ((!\IR0|u1|bitcount\(3) & (!\IR0|u1|bitcount\(4) & \IR0|u1|Decoder0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|bitcount\(3),
	datab => \IR0|u1|bitcount\(4),
	datac => \IR0|u1|data\(2),
	datad => \IR0|u1|Decoder0~2_combout\,
	combout => \IR0|u1|data~31_combout\);

-- Location: FF_X77_Y16_N3
\IR0|u1|data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data~31_combout\,
	sclr => \IR0|u1|ALT_INV_state.DATAREAD~q\,
	ena => \IR0|u1|data~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data\(2));

-- Location: LCCOMB_X77_Y16_N30
\IR0|u1|data_buf[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_buf[2]~feeder_combout\ = \IR0|u1|data\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IR0|u1|data\(2),
	combout => \IR0|u1|data_buf[2]~feeder_combout\);

-- Location: FF_X77_Y16_N31
\IR0|u1|data_buf[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data_buf[2]~feeder_combout\,
	ena => \IR0|u1|data_buf[31]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data_buf\(2));

-- Location: FF_X77_Y19_N25
\IR0|u1|oDATA[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \IR0|u1|data_buf\(2),
	sload => VCC,
	ena => \IR0|u1|data_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|oDATA\(2));

-- Location: LCCOMB_X79_Y16_N4
\IR0|u1|data~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data~32_combout\ = (\IR0|u1|data\(1)) # ((!\IR0|u1|bitcount\(3) & (!\IR0|u1|bitcount\(4) & \IR0|u1|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|bitcount\(3),
	datab => \IR0|u1|bitcount\(4),
	datac => \IR0|u1|data\(1),
	datad => \IR0|u1|Decoder0~1_combout\,
	combout => \IR0|u1|data~32_combout\);

-- Location: FF_X79_Y16_N5
\IR0|u1|data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data~32_combout\,
	sclr => \IR0|u1|ALT_INV_state.DATAREAD~q\,
	ena => \IR0|u1|data~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data\(1));

-- Location: LCCOMB_X79_Y16_N18
\IR0|u1|data_buf[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_buf[1]~feeder_combout\ = \IR0|u1|data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \IR0|u1|data\(1),
	combout => \IR0|u1|data_buf[1]~feeder_combout\);

-- Location: FF_X79_Y16_N19
\IR0|u1|data_buf[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data_buf[1]~feeder_combout\,
	ena => \IR0|u1|data_buf[31]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data_buf\(1));

-- Location: FF_X77_Y19_N15
\IR0|u1|oDATA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \IR0|u1|data_buf\(1),
	sload => VCC,
	ena => \IR0|u1|data_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|oDATA\(1));

-- Location: LCCOMB_X79_Y19_N20
\IR0|u1|data~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data~29_combout\ = (\IR0|u1|data\(4)) # ((!\IR0|u1|bitcount\(3) & (\IR0|u1|Decoder0~4_combout\ & !\IR0|u1|bitcount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|bitcount\(3),
	datab => \IR0|u1|Decoder0~4_combout\,
	datac => \IR0|u1|data\(4),
	datad => \IR0|u1|bitcount\(4),
	combout => \IR0|u1|data~29_combout\);

-- Location: FF_X79_Y19_N21
\IR0|u1|data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data~29_combout\,
	sclr => \IR0|u1|ALT_INV_state.DATAREAD~q\,
	ena => \IR0|u1|data~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data\(4));

-- Location: LCCOMB_X79_Y19_N22
\IR0|u1|data_buf[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_buf[4]~feeder_combout\ = \IR0|u1|data\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IR0|u1|data\(4),
	combout => \IR0|u1|data_buf[4]~feeder_combout\);

-- Location: FF_X79_Y19_N23
\IR0|u1|data_buf[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data_buf[4]~feeder_combout\,
	ena => \IR0|u1|data_buf[31]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data_buf\(4));

-- Location: LCCOMB_X77_Y19_N16
\IR0|u1|oDATA[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|oDATA[4]~feeder_combout\ = \IR0|u1|data_buf\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IR0|u1|data_buf\(4),
	combout => \IR0|u1|oDATA[4]~feeder_combout\);

-- Location: FF_X77_Y19_N17
\IR0|u1|oDATA[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|oDATA[4]~feeder_combout\,
	ena => \IR0|u1|data_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|oDATA\(4));

-- Location: LCCOMB_X77_Y19_N14
\always1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \always1~3_combout\ = (\IR0|u1|oDATA\(3)) # ((\IR0|u1|oDATA\(2)) # ((\IR0|u1|oDATA\(1)) # (\IR0|u1|oDATA\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|oDATA\(3),
	datab => \IR0|u1|oDATA\(2),
	datac => \IR0|u1|oDATA\(1),
	datad => \IR0|u1|oDATA\(4),
	combout => \always1~3_combout\);

-- Location: LCCOMB_X79_Y16_N26
\IR0|u1|data~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data~28_combout\ = (\IR0|u1|data\(8)) # ((\IR0|u1|bitcount\(3) & (!\IR0|u1|bitcount\(4) & \IR0|u1|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|bitcount\(3),
	datab => \IR0|u1|bitcount\(4),
	datac => \IR0|u1|data\(8),
	datad => \IR0|u1|Decoder0~0_combout\,
	combout => \IR0|u1|data~28_combout\);

-- Location: FF_X79_Y16_N27
\IR0|u1|data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data~28_combout\,
	sclr => \IR0|u1|ALT_INV_state.DATAREAD~q\,
	ena => \IR0|u1|data~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data\(8));

-- Location: LCCOMB_X79_Y16_N24
\IR0|u1|data_buf[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_buf[8]~feeder_combout\ = \IR0|u1|data\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \IR0|u1|data\(8),
	combout => \IR0|u1|data_buf[8]~feeder_combout\);

-- Location: FF_X79_Y16_N25
\IR0|u1|data_buf[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data_buf[8]~feeder_combout\,
	ena => \IR0|u1|data_buf[31]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data_buf\(8));

-- Location: LCCOMB_X77_Y19_N6
\IR0|u1|oDATA[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|oDATA[8]~feeder_combout\ = \IR0|u1|data_buf\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IR0|u1|data_buf\(8),
	combout => \IR0|u1|oDATA[8]~feeder_combout\);

-- Location: FF_X77_Y19_N7
\IR0|u1|oDATA[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|oDATA[8]~feeder_combout\,
	ena => \IR0|u1|data_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|oDATA\(8));

-- Location: LCCOMB_X77_Y18_N18
\IR0|u1|data~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data~26_combout\ = (\IR0|u1|data\(6)) # ((!\IR0|u1|bitcount\(3) & (!\IR0|u1|bitcount\(4) & \IR0|u1|Decoder0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|bitcount\(3),
	datab => \IR0|u1|bitcount\(4),
	datac => \IR0|u1|data\(6),
	datad => \IR0|u1|Decoder0~6_combout\,
	combout => \IR0|u1|data~26_combout\);

-- Location: FF_X77_Y18_N19
\IR0|u1|data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data~26_combout\,
	sclr => \IR0|u1|ALT_INV_state.DATAREAD~q\,
	ena => \IR0|u1|data~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data\(6));

-- Location: LCCOMB_X77_Y18_N30
\IR0|u1|data_buf[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_buf[6]~feeder_combout\ = \IR0|u1|data\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IR0|u1|data\(6),
	combout => \IR0|u1|data_buf[6]~feeder_combout\);

-- Location: FF_X77_Y18_N31
\IR0|u1|data_buf[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data_buf[6]~feeder_combout\,
	ena => \IR0|u1|data_buf[31]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data_buf\(6));

-- Location: FF_X77_Y19_N3
\IR0|u1|oDATA[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \IR0|u1|data_buf\(6),
	sload => VCC,
	ena => \IR0|u1|data_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|oDATA\(6));

-- Location: LCCOMB_X79_Y19_N18
\IR0|u1|data~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data~27_combout\ = (\IR0|u1|data\(5)) # ((!\IR0|u1|bitcount\(3) & (\IR0|u1|Decoder0~5_combout\ & !\IR0|u1|bitcount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|bitcount\(3),
	datab => \IR0|u1|Decoder0~5_combout\,
	datac => \IR0|u1|data\(5),
	datad => \IR0|u1|bitcount\(4),
	combout => \IR0|u1|data~27_combout\);

-- Location: FF_X79_Y19_N19
\IR0|u1|data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data~27_combout\,
	sclr => \IR0|u1|ALT_INV_state.DATAREAD~q\,
	ena => \IR0|u1|data~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data\(5));

-- Location: LCCOMB_X79_Y19_N12
\IR0|u1|data_buf[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_buf[5]~feeder_combout\ = \IR0|u1|data\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IR0|u1|data\(5),
	combout => \IR0|u1|data_buf[5]~feeder_combout\);

-- Location: FF_X79_Y19_N13
\IR0|u1|data_buf[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data_buf[5]~feeder_combout\,
	ena => \IR0|u1|data_buf[31]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data_buf\(5));

-- Location: FF_X77_Y19_N9
\IR0|u1|oDATA[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \IR0|u1|data_buf\(5),
	sload => VCC,
	ena => \IR0|u1|data_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|oDATA\(5));

-- Location: LCCOMB_X77_Y18_N24
\IR0|u1|data~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data~25_combout\ = (\IR0|u1|data\(7)) # ((\IR0|u1|bitcount\(3) & (!\IR0|u1|bitcount\(4) & \IR0|u1|Decoder0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|bitcount\(3),
	datab => \IR0|u1|bitcount\(4),
	datac => \IR0|u1|data\(7),
	datad => \IR0|u1|Decoder0~8_combout\,
	combout => \IR0|u1|data~25_combout\);

-- Location: FF_X77_Y18_N25
\IR0|u1|data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data~25_combout\,
	sclr => \IR0|u1|ALT_INV_state.DATAREAD~q\,
	ena => \IR0|u1|data~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data\(7));

-- Location: LCCOMB_X77_Y18_N16
\IR0|u1|data_buf[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|data_buf[7]~feeder_combout\ = \IR0|u1|data\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IR0|u1|data\(7),
	combout => \IR0|u1|data_buf[7]~feeder_combout\);

-- Location: FF_X77_Y18_N17
\IR0|u1|data_buf[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|data_buf[7]~feeder_combout\,
	ena => \IR0|u1|data_buf[31]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|data_buf\(7));

-- Location: LCCOMB_X77_Y19_N0
\IR0|u1|oDATA[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IR0|u1|oDATA[7]~feeder_combout\ = \IR0|u1|data_buf\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IR0|u1|data_buf\(7),
	combout => \IR0|u1|oDATA[7]~feeder_combout\);

-- Location: FF_X77_Y19_N1
\IR0|u1|oDATA[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \IR0|u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \IR0|u1|oDATA[7]~feeder_combout\,
	ena => \IR0|u1|data_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR0|u1|oDATA\(7));

-- Location: LCCOMB_X77_Y19_N8
\always1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \always1~2_combout\ = ((\IR0|u1|oDATA\(6)) # ((\IR0|u1|oDATA\(5)) # (\IR0|u1|oDATA\(7)))) # (!\IR0|u1|oDATA\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|oDATA\(8),
	datab => \IR0|u1|oDATA\(6),
	datac => \IR0|u1|oDATA\(5),
	datad => \IR0|u1|oDATA\(7),
	combout => \always1~2_combout\);

-- Location: LCCOMB_X80_Y19_N16
\always1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \always1~4_combout\ = (\always1~1_combout\) # ((\always1~0_combout\) # ((\always1~3_combout\) # (\always1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \always1~1_combout\,
	datab => \always1~0_combout\,
	datac => \always1~3_combout\,
	datad => \always1~2_combout\,
	combout => \always1~4_combout\);

-- Location: LCCOMB_X77_Y21_N14
\Equal13~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal13~9_combout\ = (count(5) & (count(0) & (count(6) & !count(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(5),
	datab => count(0),
	datac => count(6),
	datad => count(31),
	combout => \Equal13~9_combout\);

-- Location: LCCOMB_X76_Y21_N0
\Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~0_combout\ = count(0) $ (VCC)
-- \Add0~1\ = CARRY(count(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(0),
	datad => VCC,
	combout => \Add0~0_combout\,
	cout => \Add0~1\);

-- Location: IOIBUF_X60_Y0_N22
\x~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x,
	o => \x~input_o\);

-- Location: LCCOMB_X80_Y15_N26
\Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux0~0_combout\ = (!\x~input_o\ & state(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \x~input_o\,
	datac => state(3),
	combout => \Mux0~0_combout\);

-- Location: IOIBUF_X115_Y35_N22
\key3~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_key3,
	o => \key3~input_o\);

-- Location: FF_X80_Y15_N27
\state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mux0~0_combout\,
	sclr => \ALT_INV_key3~input_o\,
	ena => \ir~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => state(3));

-- Location: LCCOMB_X80_Y15_N12
\Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux2~1_combout\ = (!state(3) & (!state(1) & (\x~input_o\ $ (state(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => state(3),
	datab => \x~input_o\,
	datac => state(2),
	datad => state(1),
	combout => \Mux2~1_combout\);

-- Location: IOIBUF_X96_Y0_N15
\y~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_y,
	o => \y~input_o\);

-- Location: LCCOMB_X80_Y15_N10
\Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux2~0_combout\ = (\state[0]~18_combout\ & (((!state(0))) # (!\y~input_o\))) # (!\state[0]~18_combout\ & (((!\x~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state[0]~18_combout\,
	datab => \y~input_o\,
	datac => \x~input_o\,
	datad => state(0),
	combout => \Mux2~0_combout\);

-- Location: LCCOMB_X80_Y15_N16
\Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux2~2_combout\ = (\Mux2~1_combout\ & ((state(0)) # ((state(1) & \Mux2~0_combout\)))) # (!\Mux2~1_combout\ & (((state(1) & \Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2~1_combout\,
	datab => state(0),
	datac => state(1),
	datad => \Mux2~0_combout\,
	combout => \Mux2~2_combout\);

-- Location: FF_X80_Y15_N17
\state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mux2~2_combout\,
	sclr => \ALT_INV_key3~input_o\,
	ena => \ir~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => state(1));

-- Location: LCCOMB_X80_Y15_N28
\state~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \state~19_combout\ = (!state(0) & ((state(2) & ((!state(1)))) # (!state(2) & ((state(1)) # (!\x~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => state(0),
	datab => \x~input_o\,
	datac => state(2),
	datad => state(1),
	combout => \state~19_combout\);

-- Location: LCCOMB_X80_Y15_N20
\state~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \state~20_combout\ = (\key3~input_o\ & (!state(3) & \state~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \key3~input_o\,
	datac => state(3),
	datad => \state~19_combout\,
	combout => \state~20_combout\);

-- Location: LCCOMB_X80_Y15_N6
\state[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \state[0]~17_combout\ = (state(1) & ((state(2)) # (state(0) $ (!\y~input_o\)))) # (!state(1) & (state(2) $ (((state(0)) # (!\y~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => state(0),
	datab => \y~input_o\,
	datac => state(2),
	datad => state(1),
	combout => \state[0]~17_combout\);

-- Location: LCCOMB_X80_Y15_N24
\state[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \state[0]~14_combout\ = (state(2) & (!state(1) & ((state(0)) # (\y~input_o\)))) # (!state(2) & (state(0) $ (((!state(1)) # (!\y~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100111100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => state(0),
	datab => \y~input_o\,
	datac => state(2),
	datad => state(1),
	combout => \state[0]~14_combout\);

-- Location: LCCOMB_X80_Y15_N4
\state[0]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \state[0]~23_combout\ = (\x~input_o\ & ((\state[0]~17_combout\) # ((state(3))))) # (!\x~input_o\ & (((!state(3) & \state[0]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state[0]~17_combout\,
	datab => \x~input_o\,
	datac => state(3),
	datad => \state[0]~14_combout\,
	combout => \state[0]~23_combout\);

-- Location: LCCOMB_X80_Y15_N2
\state[0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \state[0]~24_combout\ = (\ir~input_o\ & ((\state[0]~23_combout\) # (!\key3~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ir~input_o\,
	datac => \state[0]~23_combout\,
	datad => \key3~input_o\,
	combout => \state[0]~24_combout\);

-- Location: FF_X80_Y15_N21
\state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \state~20_combout\,
	ena => \state[0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => state(0));

-- Location: LCCOMB_X80_Y15_N18
\state~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \state~21_combout\ = (!state(1) & ((state(2)) # ((!state(0) & \x~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => state(0),
	datab => \x~input_o\,
	datac => state(2),
	datad => state(1),
	combout => \state~21_combout\);

-- Location: LCCOMB_X80_Y15_N14
\state~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \state~22_combout\ = (!state(3) & (\key3~input_o\ & \state~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => state(3),
	datab => \key3~input_o\,
	datad => \state~21_combout\,
	combout => \state~22_combout\);

-- Location: FF_X80_Y15_N15
\state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \state~22_combout\,
	ena => \state[0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => state(2));

-- Location: LCCOMB_X80_Y17_N14
\state[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \state[0]~18_combout\ = (!state(3) & !state(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => state(3),
	datad => state(2),
	combout => \state[0]~18_combout\);

-- Location: LCCOMB_X74_Y21_N8
\Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~8_combout\ = (count(4) & ((GND) # (!\Add1~7\))) # (!count(4) & (\Add1~7\ $ (GND)))
-- \Add1~9\ = CARRY((count(4)) # (!\Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => count(4),
	datad => VCC,
	cin => \Add1~7\,
	combout => \Add1~8_combout\,
	cout => \Add1~9\);

-- Location: LCCOMB_X74_Y21_N10
\Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~10_combout\ = (count(5) & (\Add1~9\ & VCC)) # (!count(5) & (!\Add1~9\))
-- \Add1~11\ = CARRY((!count(5) & !\Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count(5),
	datad => VCC,
	cin => \Add1~9\,
	combout => \Add1~10_combout\,
	cout => \Add1~11\);

-- Location: LCCOMB_X74_Y21_N12
\Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~12_combout\ = (count(6) & ((GND) # (!\Add1~11\))) # (!count(6) & (\Add1~11\ $ (GND)))
-- \Add1~13\ = CARRY((count(6)) # (!\Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count(6),
	datad => VCC,
	cin => \Add1~11\,
	combout => \Add1~12_combout\,
	cout => \Add1~13\);

-- Location: LCCOMB_X74_Y21_N14
\Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~14_combout\ = (count(7) & (\Add1~13\ & VCC)) # (!count(7) & (!\Add1~13\))
-- \Add1~15\ = CARRY((!count(7) & !\Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count(7),
	datad => VCC,
	cin => \Add1~13\,
	combout => \Add1~14_combout\,
	cout => \Add1~15\);

-- Location: LCCOMB_X76_Y21_N12
\Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~12_combout\ = (count(6) & (\Add0~11\ $ (GND))) # (!count(6) & (!\Add0~11\ & VCC))
-- \Add0~13\ = CARRY((count(6) & !\Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count(6),
	datad => VCC,
	cin => \Add0~11\,
	combout => \Add0~12_combout\,
	cout => \Add0~13\);

-- Location: LCCOMB_X76_Y21_N14
\Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~14_combout\ = (count(7) & (!\Add0~13\)) # (!count(7) & ((\Add0~13\) # (GND)))
-- \Add0~15\ = CARRY((!\Add0~13\) # (!count(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count(7),
	datad => VCC,
	cin => \Add0~13\,
	combout => \Add0~14_combout\,
	cout => \Add0~15\);

-- Location: LCCOMB_X75_Y22_N6
\count~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \count~20_combout\ = (\Add1~14_combout\ & ((\count~0_combout\) # ((\Add0~14_combout\ & \state[0]~18_combout\)))) # (!\Add1~14_combout\ & (\Add0~14_combout\ & ((\state[0]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~14_combout\,
	datab => \Add0~14_combout\,
	datac => \count~0_combout\,
	datad => \state[0]~18_combout\,
	combout => \count~20_combout\);

-- Location: LCCOMB_X80_Y15_N22
\count[31]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \count[31]~3_combout\ = (\state[0]~18_combout\ & (state(1) & (\y~input_o\ & state(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state[0]~18_combout\,
	datab => state(1),
	datac => \y~input_o\,
	datad => state(0),
	combout => \count[31]~3_combout\);

-- Location: LCCOMB_X80_Y15_N8
\count[31]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \count[31]~4_combout\ = (\x~input_o\ & ((state(3)) # ((state(2) & state(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => state(3),
	datab => \x~input_o\,
	datac => state(2),
	datad => state(1),
	combout => \count[31]~4_combout\);

-- Location: LCCOMB_X80_Y15_N30
\count[31]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \count[31]~5_combout\ = (\ir~input_o\ & ((\count[31]~3_combout\) # ((\count[31]~4_combout\) # (!\key3~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \count[31]~3_combout\,
	datab => \ir~input_o\,
	datac => \count[31]~4_combout\,
	datad => \key3~input_o\,
	combout => \count[31]~5_combout\);

-- Location: FF_X75_Y22_N7
\count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \count~20_combout\,
	sclr => \ALT_INV_key3~input_o\,
	ena => \count[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(7));

-- Location: LCCOMB_X74_Y21_N16
\Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~16_combout\ = (count(8) & ((GND) # (!\Add1~15\))) # (!count(8) & (\Add1~15\ $ (GND)))
-- \Add1~17\ = CARRY((count(8)) # (!\Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count(8),
	datad => VCC,
	cin => \Add1~15\,
	combout => \Add1~16_combout\,
	cout => \Add1~17\);

-- Location: LCCOMB_X76_Y21_N16
\Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~16_combout\ = (count(8) & (\Add0~15\ $ (GND))) # (!count(8) & (!\Add0~15\ & VCC))
-- \Add0~17\ = CARRY((count(8) & !\Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => count(8),
	datad => VCC,
	cin => \Add0~15\,
	combout => \Add0~16_combout\,
	cout => \Add0~17\);

-- Location: LCCOMB_X75_Y21_N6
\count~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \count~21_combout\ = (\Add1~16_combout\ & ((\count~0_combout\) # ((\state[0]~18_combout\ & \Add0~16_combout\)))) # (!\Add1~16_combout\ & (((\state[0]~18_combout\ & \Add0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~16_combout\,
	datab => \count~0_combout\,
	datac => \state[0]~18_combout\,
	datad => \Add0~16_combout\,
	combout => \count~21_combout\);

-- Location: FF_X75_Y21_N7
\count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \count~21_combout\,
	sclr => \ALT_INV_key3~input_o\,
	ena => \count[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(8));

-- Location: LCCOMB_X74_Y21_N18
\Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~18_combout\ = (count(9) & (\Add1~17\ & VCC)) # (!count(9) & (!\Add1~17\))
-- \Add1~19\ = CARRY((!count(9) & !\Add1~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count(9),
	datad => VCC,
	cin => \Add1~17\,
	combout => \Add1~18_combout\,
	cout => \Add1~19\);

-- Location: LCCOMB_X76_Y21_N18
\Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~18_combout\ = (count(9) & (!\Add0~17\)) # (!count(9) & ((\Add0~17\) # (GND)))
-- \Add0~19\ = CARRY((!\Add0~17\) # (!count(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => count(9),
	datad => VCC,
	cin => \Add0~17\,
	combout => \Add0~18_combout\,
	cout => \Add0~19\);

-- Location: LCCOMB_X76_Y23_N10
\count~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \count~22_combout\ = (\count~0_combout\ & ((\Add1~18_combout\) # ((\state[0]~18_combout\ & \Add0~18_combout\)))) # (!\count~0_combout\ & (\state[0]~18_combout\ & ((\Add0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \count~0_combout\,
	datab => \state[0]~18_combout\,
	datac => \Add1~18_combout\,
	datad => \Add0~18_combout\,
	combout => \count~22_combout\);

-- Location: FF_X76_Y23_N11
\count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \count~22_combout\,
	sclr => \ALT_INV_key3~input_o\,
	ena => \count[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(9));

-- Location: LCCOMB_X76_Y21_N20
\Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~20_combout\ = (count(10) & (\Add0~19\ $ (GND))) # (!count(10) & (!\Add0~19\ & VCC))
-- \Add0~21\ = CARRY((count(10) & !\Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => count(10),
	datad => VCC,
	cin => \Add0~19\,
	combout => \Add0~20_combout\,
	cout => \Add0~21\);

-- Location: LCCOMB_X74_Y21_N20
\Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~20_combout\ = (count(10) & ((GND) # (!\Add1~19\))) # (!count(10) & (\Add1~19\ $ (GND)))
-- \Add1~21\ = CARRY((count(10)) # (!\Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => count(10),
	datad => VCC,
	cin => \Add1~19\,
	combout => \Add1~20_combout\,
	cout => \Add1~21\);

-- Location: LCCOMB_X75_Y21_N24
\count~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \count~23_combout\ = (\Add0~20_combout\ & ((\state[0]~18_combout\) # ((\count~0_combout\ & \Add1~20_combout\)))) # (!\Add0~20_combout\ & (\count~0_combout\ & ((\Add1~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~20_combout\,
	datab => \count~0_combout\,
	datac => \state[0]~18_combout\,
	datad => \Add1~20_combout\,
	combout => \count~23_combout\);

-- Location: FF_X75_Y21_N25
\count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \count~23_combout\,
	sclr => \ALT_INV_key3~input_o\,
	ena => \count[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(10));

-- Location: LCCOMB_X76_Y21_N22
\Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~22_combout\ = (count(11) & (!\Add0~21\)) # (!count(11) & ((\Add0~21\) # (GND)))
-- \Add0~23\ = CARRY((!\Add0~21\) # (!count(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count(11),
	datad => VCC,
	cin => \Add0~21\,
	combout => \Add0~22_combout\,
	cout => \Add0~23\);

-- Location: LCCOMB_X74_Y21_N22
\Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~22_combout\ = (count(11) & (\Add1~21\ & VCC)) # (!count(11) & (!\Add1~21\))
-- \Add1~23\ = CARRY((!count(11) & !\Add1~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => count(11),
	datad => VCC,
	cin => \Add1~21\,
	combout => \Add1~22_combout\,
	cout => \Add1~23\);

-- Location: LCCOMB_X75_Y21_N10
\count~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \count~24_combout\ = (\count~0_combout\ & ((\Add1~22_combout\) # ((\Add0~22_combout\ & \state[0]~18_combout\)))) # (!\count~0_combout\ & (\Add0~22_combout\ & (\state[0]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \count~0_combout\,
	datab => \Add0~22_combout\,
	datac => \state[0]~18_combout\,
	datad => \Add1~22_combout\,
	combout => \count~24_combout\);

-- Location: FF_X75_Y21_N11
\count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \count~24_combout\,
	sclr => \ALT_INV_key3~input_o\,
	ena => \count[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(11));

-- Location: LCCOMB_X76_Y21_N24
\Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~24_combout\ = (count(12) & (\Add0~23\ $ (GND))) # (!count(12) & (!\Add0~23\ & VCC))
-- \Add0~25\ = CARRY((count(12) & !\Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => count(12),
	datad => VCC,
	cin => \Add0~23\,
	combout => \Add0~24_combout\,
	cout => \Add0~25\);

-- Location: LCCOMB_X74_Y21_N24
\Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~24_combout\ = (count(12) & ((GND) # (!\Add1~23\))) # (!count(12) & (\Add1~23\ $ (GND)))
-- \Add1~25\ = CARRY((count(12)) # (!\Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count(12),
	datad => VCC,
	cin => \Add1~23\,
	combout => \Add1~24_combout\,
	cout => \Add1~25\);

-- Location: LCCOMB_X75_Y21_N4
\count~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \count~25_combout\ = (\count~0_combout\ & ((\Add1~24_combout\) # ((\Add0~24_combout\ & \state[0]~18_combout\)))) # (!\count~0_combout\ & (\Add0~24_combout\ & (\state[0]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \count~0_combout\,
	datab => \Add0~24_combout\,
	datac => \state[0]~18_combout\,
	datad => \Add1~24_combout\,
	combout => \count~25_combout\);

-- Location: FF_X75_Y21_N5
\count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \count~25_combout\,
	sclr => \ALT_INV_key3~input_o\,
	ena => \count[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(12));

-- Location: LCCOMB_X76_Y21_N26
\Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~26_combout\ = (count(13) & (!\Add0~25\)) # (!count(13) & ((\Add0~25\) # (GND)))
-- \Add0~27\ = CARRY((!\Add0~25\) # (!count(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count(13),
	datad => VCC,
	cin => \Add0~25\,
	combout => \Add0~26_combout\,
	cout => \Add0~27\);

-- Location: LCCOMB_X74_Y21_N26
\Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~26_combout\ = (count(13) & (\Add1~25\ & VCC)) # (!count(13) & (!\Add1~25\))
-- \Add1~27\ = CARRY((!count(13) & !\Add1~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => count(13),
	datad => VCC,
	cin => \Add1~25\,
	combout => \Add1~26_combout\,
	cout => \Add1~27\);

-- Location: LCCOMB_X75_Y21_N14
\count~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \count~26_combout\ = (\Add0~26_combout\ & ((\state[0]~18_combout\) # ((\count~0_combout\ & \Add1~26_combout\)))) # (!\Add0~26_combout\ & (\count~0_combout\ & (\Add1~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~26_combout\,
	datab => \count~0_combout\,
	datac => \Add1~26_combout\,
	datad => \state[0]~18_combout\,
	combout => \count~26_combout\);

-- Location: FF_X75_Y21_N15
\count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \count~26_combout\,
	sclr => \ALT_INV_key3~input_o\,
	ena => \count[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(13));

-- Location: LCCOMB_X76_Y21_N28
\Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~28_combout\ = (count(14) & (\Add0~27\ $ (GND))) # (!count(14) & (!\Add0~27\ & VCC))
-- \Add0~29\ = CARRY((count(14) & !\Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => count(14),
	datad => VCC,
	cin => \Add0~27\,
	combout => \Add0~28_combout\,
	cout => \Add0~29\);

-- Location: LCCOMB_X74_Y21_N28
\Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~28_combout\ = (count(14) & ((GND) # (!\Add1~27\))) # (!count(14) & (\Add1~27\ $ (GND)))
-- \Add1~29\ = CARRY((count(14)) # (!\Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => count(14),
	datad => VCC,
	cin => \Add1~27\,
	combout => \Add1~28_combout\,
	cout => \Add1~29\);

-- Location: LCCOMB_X75_Y21_N18
\count~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \count~11_combout\ = (\Add0~28_combout\ & ((\state[0]~18_combout\) # ((\count~0_combout\ & \Add1~28_combout\)))) # (!\Add0~28_combout\ & (\count~0_combout\ & (\Add1~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~28_combout\,
	datab => \count~0_combout\,
	datac => \Add1~28_combout\,
	datad => \state[0]~18_combout\,
	combout => \count~11_combout\);

-- Location: FF_X75_Y21_N19
\count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \count~11_combout\,
	sclr => \ALT_INV_key3~input_o\,
	ena => \count[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(14));

-- Location: LCCOMB_X76_Y21_N30
\Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~30_combout\ = (count(15) & (!\Add0~29\)) # (!count(15) & ((\Add0~29\) # (GND)))
-- \Add0~31\ = CARRY((!\Add0~29\) # (!count(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count(15),
	datad => VCC,
	cin => \Add0~29\,
	combout => \Add0~30_combout\,
	cout => \Add0~31\);

-- Location: LCCOMB_X74_Y21_N30
\Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~30_combout\ = (count(15) & (\Add1~29\ & VCC)) # (!count(15) & (!\Add1~29\))
-- \Add1~31\ = CARRY((!count(15) & !\Add1~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => count(15),
	datad => VCC,
	cin => \Add1~29\,
	combout => \Add1~30_combout\,
	cout => \Add1~31\);

-- Location: LCCOMB_X75_Y21_N16
\count~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \count~27_combout\ = (\Add0~30_combout\ & ((\state[0]~18_combout\) # ((\count~0_combout\ & \Add1~30_combout\)))) # (!\Add0~30_combout\ & (\count~0_combout\ & ((\Add1~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~30_combout\,
	datab => \count~0_combout\,
	datac => \state[0]~18_combout\,
	datad => \Add1~30_combout\,
	combout => \count~27_combout\);

-- Location: FF_X75_Y21_N17
\count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \count~27_combout\,
	sclr => \ALT_INV_key3~input_o\,
	ena => \count[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(15));

-- Location: LCCOMB_X76_Y20_N0
\Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~32_combout\ = (count(16) & (\Add0~31\ $ (GND))) # (!count(16) & (!\Add0~31\ & VCC))
-- \Add0~33\ = CARRY((count(16) & !\Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count(16),
	datad => VCC,
	cin => \Add0~31\,
	combout => \Add0~32_combout\,
	cout => \Add0~33\);

-- Location: LCCOMB_X74_Y20_N0
\Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~32_combout\ = (count(16) & ((GND) # (!\Add1~31\))) # (!count(16) & (\Add1~31\ $ (GND)))
-- \Add1~33\ = CARRY((count(16)) # (!\Add1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count(16),
	datad => VCC,
	cin => \Add1~31\,
	combout => \Add1~32_combout\,
	cout => \Add1~33\);

-- Location: LCCOMB_X75_Y21_N2
\count~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \count~28_combout\ = (\count~0_combout\ & ((\Add1~32_combout\) # ((\Add0~32_combout\ & \state[0]~18_combout\)))) # (!\count~0_combout\ & (\Add0~32_combout\ & (\state[0]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \count~0_combout\,
	datab => \Add0~32_combout\,
	datac => \state[0]~18_combout\,
	datad => \Add1~32_combout\,
	combout => \count~28_combout\);

-- Location: FF_X75_Y21_N3
\count[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \count~28_combout\,
	sclr => \ALT_INV_key3~input_o\,
	ena => \count[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(16));

-- Location: LCCOMB_X76_Y20_N2
\Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~34_combout\ = (count(17) & (!\Add0~33\)) # (!count(17) & ((\Add0~33\) # (GND)))
-- \Add0~35\ = CARRY((!\Add0~33\) # (!count(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count(17),
	datad => VCC,
	cin => \Add0~33\,
	combout => \Add0~34_combout\,
	cout => \Add0~35\);

-- Location: LCCOMB_X74_Y20_N2
\Add1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~34_combout\ = (count(17) & (\Add1~33\ & VCC)) # (!count(17) & (!\Add1~33\))
-- \Add1~35\ = CARRY((!count(17) & !\Add1~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count(17),
	datad => VCC,
	cin => \Add1~33\,
	combout => \Add1~34_combout\,
	cout => \Add1~35\);

-- Location: LCCOMB_X75_Y21_N12
\count~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \count~10_combout\ = (\count~0_combout\ & ((\Add1~34_combout\) # ((\Add0~34_combout\ & \state[0]~18_combout\)))) # (!\count~0_combout\ & (\Add0~34_combout\ & (\state[0]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \count~0_combout\,
	datab => \Add0~34_combout\,
	datac => \state[0]~18_combout\,
	datad => \Add1~34_combout\,
	combout => \count~10_combout\);

-- Location: FF_X75_Y21_N13
\count[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \count~10_combout\,
	sclr => \ALT_INV_key3~input_o\,
	ena => \count[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(17));

-- Location: LCCOMB_X76_Y20_N4
\Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~36_combout\ = (count(18) & (\Add0~35\ $ (GND))) # (!count(18) & (!\Add0~35\ & VCC))
-- \Add0~37\ = CARRY((count(18) & !\Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => count(18),
	datad => VCC,
	cin => \Add0~35\,
	combout => \Add0~36_combout\,
	cout => \Add0~37\);

-- Location: LCCOMB_X74_Y20_N4
\Add1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~36_combout\ = (count(18) & ((GND) # (!\Add1~35\))) # (!count(18) & (\Add1~35\ $ (GND)))
-- \Add1~37\ = CARRY((count(18)) # (!\Add1~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => count(18),
	datad => VCC,
	cin => \Add1~35\,
	combout => \Add1~36_combout\,
	cout => \Add1~37\);

-- Location: LCCOMB_X75_Y20_N24
\count~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \count~9_combout\ = (\Add0~36_combout\ & ((\state[0]~18_combout\) # ((\count~0_combout\ & \Add1~36_combout\)))) # (!\Add0~36_combout\ & (\count~0_combout\ & (\Add1~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~36_combout\,
	datab => \count~0_combout\,
	datac => \Add1~36_combout\,
	datad => \state[0]~18_combout\,
	combout => \count~9_combout\);

-- Location: FF_X75_Y20_N25
\count[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \count~9_combout\,
	sclr => \ALT_INV_key3~input_o\,
	ena => \count[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(18));

-- Location: LCCOMB_X76_Y20_N6
\Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~38_combout\ = (count(19) & (!\Add0~37\)) # (!count(19) & ((\Add0~37\) # (GND)))
-- \Add0~39\ = CARRY((!\Add0~37\) # (!count(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => count(19),
	datad => VCC,
	cin => \Add0~37\,
	combout => \Add0~38_combout\,
	cout => \Add0~39\);

-- Location: LCCOMB_X74_Y20_N6
\Add1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~38_combout\ = (count(19) & (\Add1~37\ & VCC)) # (!count(19) & (!\Add1~37\))
-- \Add1~39\ = CARRY((!count(19) & !\Add1~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => count(19),
	datad => VCC,
	cin => \Add1~37\,
	combout => \Add1~38_combout\,
	cout => \Add1~39\);

-- Location: LCCOMB_X75_Y20_N18
\count~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \count~29_combout\ = (\Add0~38_combout\ & ((\state[0]~18_combout\) # ((\count~0_combout\ & \Add1~38_combout\)))) # (!\Add0~38_combout\ & (\count~0_combout\ & (\Add1~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~38_combout\,
	datab => \count~0_combout\,
	datac => \Add1~38_combout\,
	datad => \state[0]~18_combout\,
	combout => \count~29_combout\);

-- Location: FF_X75_Y20_N19
\count[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \count~29_combout\,
	sclr => \ALT_INV_key3~input_o\,
	ena => \count[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(19));

-- Location: LCCOMB_X74_Y20_N8
\Add1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~40_combout\ = (count(20) & ((GND) # (!\Add1~39\))) # (!count(20) & (\Add1~39\ $ (GND)))
-- \Add1~41\ = CARRY((count(20)) # (!\Add1~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => count(20),
	datad => VCC,
	cin => \Add1~39\,
	combout => \Add1~40_combout\,
	cout => \Add1~41\);

-- Location: LCCOMB_X76_Y20_N8
\Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~40_combout\ = (count(20) & (\Add0~39\ $ (GND))) # (!count(20) & (!\Add0~39\ & VCC))
-- \Add0~41\ = CARRY((count(20) & !\Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count(20),
	datad => VCC,
	cin => \Add0~39\,
	combout => \Add0~40_combout\,
	cout => \Add0~41\);

-- Location: LCCOMB_X75_Y20_N12
\count~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \count~30_combout\ = (\Add1~40_combout\ & ((\count~0_combout\) # ((\Add0~40_combout\ & \state[0]~18_combout\)))) # (!\Add1~40_combout\ & (((\Add0~40_combout\ & \state[0]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~40_combout\,
	datab => \count~0_combout\,
	datac => \Add0~40_combout\,
	datad => \state[0]~18_combout\,
	combout => \count~30_combout\);

-- Location: FF_X75_Y20_N13
\count[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \count~30_combout\,
	sclr => \ALT_INV_key3~input_o\,
	ena => \count[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(20));

-- Location: LCCOMB_X74_Y20_N10
\Add1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~42_combout\ = (count(21) & (\Add1~41\ & VCC)) # (!count(21) & (!\Add1~41\))
-- \Add1~43\ = CARRY((!count(21) & !\Add1~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => count(21),
	datad => VCC,
	cin => \Add1~41\,
	combout => \Add1~42_combout\,
	cout => \Add1~43\);

-- Location: LCCOMB_X76_Y20_N10
\Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~42_combout\ = (count(21) & (!\Add0~41\)) # (!count(21) & ((\Add0~41\) # (GND)))
-- \Add0~43\ = CARRY((!\Add0~41\) # (!count(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count(21),
	datad => VCC,
	cin => \Add0~41\,
	combout => \Add0~42_combout\,
	cout => \Add0~43\);

-- Location: LCCOMB_X75_Y20_N10
\count~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \count~8_combout\ = (\Add1~42_combout\ & ((\count~0_combout\) # ((\Add0~42_combout\ & \state[0]~18_combout\)))) # (!\Add1~42_combout\ & (((\Add0~42_combout\ & \state[0]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~42_combout\,
	datab => \count~0_combout\,
	datac => \Add0~42_combout\,
	datad => \state[0]~18_combout\,
	combout => \count~8_combout\);

-- Location: FF_X75_Y20_N11
\count[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \count~8_combout\,
	sclr => \ALT_INV_key3~input_o\,
	ena => \count[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(21));

-- Location: LCCOMB_X74_Y20_N12
\Add1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~44_combout\ = (count(22) & ((GND) # (!\Add1~43\))) # (!count(22) & (\Add1~43\ $ (GND)))
-- \Add1~45\ = CARRY((count(22)) # (!\Add1~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count(22),
	datad => VCC,
	cin => \Add1~43\,
	combout => \Add1~44_combout\,
	cout => \Add1~45\);

-- Location: LCCOMB_X76_Y20_N12
\Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~44_combout\ = (count(22) & (\Add0~43\ $ (GND))) # (!count(22) & (!\Add0~43\ & VCC))
-- \Add0~45\ = CARRY((count(22) & !\Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => count(22),
	datad => VCC,
	cin => \Add0~43\,
	combout => \Add0~44_combout\,
	cout => \Add0~45\);

-- Location: LCCOMB_X75_Y20_N20
\count~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \count~7_combout\ = (\Add1~44_combout\ & ((\count~0_combout\) # ((\Add0~44_combout\ & \state[0]~18_combout\)))) # (!\Add1~44_combout\ & (((\Add0~44_combout\ & \state[0]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~44_combout\,
	datab => \count~0_combout\,
	datac => \Add0~44_combout\,
	datad => \state[0]~18_combout\,
	combout => \count~7_combout\);

-- Location: FF_X75_Y20_N21
\count[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \count~7_combout\,
	sclr => \ALT_INV_key3~input_o\,
	ena => \count[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(22));

-- Location: LCCOMB_X74_Y20_N14
\Add1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~46_combout\ = (count(23) & (\Add1~45\ & VCC)) # (!count(23) & (!\Add1~45\))
-- \Add1~47\ = CARRY((!count(23) & !\Add1~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => count(23),
	datad => VCC,
	cin => \Add1~45\,
	combout => \Add1~46_combout\,
	cout => \Add1~47\);

-- Location: LCCOMB_X76_Y20_N14
\Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~46_combout\ = (count(23) & (!\Add0~45\)) # (!count(23) & ((\Add0~45\) # (GND)))
-- \Add0~47\ = CARRY((!\Add0~45\) # (!count(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count(23),
	datad => VCC,
	cin => \Add0~45\,
	combout => \Add0~46_combout\,
	cout => \Add0~47\);

-- Location: LCCOMB_X75_Y20_N2
\count~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \count~31_combout\ = (\Add1~46_combout\ & ((\count~0_combout\) # ((\Add0~46_combout\ & \state[0]~18_combout\)))) # (!\Add1~46_combout\ & (((\Add0~46_combout\ & \state[0]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~46_combout\,
	datab => \count~0_combout\,
	datac => \Add0~46_combout\,
	datad => \state[0]~18_combout\,
	combout => \count~31_combout\);

-- Location: FF_X75_Y20_N3
\count[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \count~31_combout\,
	sclr => \ALT_INV_key3~input_o\,
	ena => \count[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(23));

-- Location: LCCOMB_X76_Y20_N16
\Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~48_combout\ = (count(24) & (\Add0~47\ $ (GND))) # (!count(24) & (!\Add0~47\ & VCC))
-- \Add0~49\ = CARRY((count(24) & !\Add0~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => count(24),
	datad => VCC,
	cin => \Add0~47\,
	combout => \Add0~48_combout\,
	cout => \Add0~49\);

-- Location: LCCOMB_X74_Y20_N16
\Add1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~48_combout\ = (count(24) & ((GND) # (!\Add1~47\))) # (!count(24) & (\Add1~47\ $ (GND)))
-- \Add1~49\ = CARRY((count(24)) # (!\Add1~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count(24),
	datad => VCC,
	cin => \Add1~47\,
	combout => \Add1~48_combout\,
	cout => \Add1~49\);

-- Location: LCCOMB_X75_Y20_N4
\count~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \count~32_combout\ = (\state[0]~18_combout\ & ((\Add0~48_combout\) # ((\Add1~48_combout\ & \count~0_combout\)))) # (!\state[0]~18_combout\ & (((\Add1~48_combout\ & \count~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state[0]~18_combout\,
	datab => \Add0~48_combout\,
	datac => \Add1~48_combout\,
	datad => \count~0_combout\,
	combout => \count~32_combout\);

-- Location: FF_X75_Y20_N5
\count[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \count~32_combout\,
	sclr => \ALT_INV_key3~input_o\,
	ena => \count[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(24));

-- Location: LCCOMB_X76_Y20_N18
\Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~50_combout\ = (count(25) & (!\Add0~49\)) # (!count(25) & ((\Add0~49\) # (GND)))
-- \Add0~51\ = CARRY((!\Add0~49\) # (!count(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count(25),
	datad => VCC,
	cin => \Add0~49\,
	combout => \Add0~50_combout\,
	cout => \Add0~51\);

-- Location: LCCOMB_X74_Y20_N18
\Add1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~50_combout\ = (count(25) & (\Add1~49\ & VCC)) # (!count(25) & (!\Add1~49\))
-- \Add1~51\ = CARRY((!count(25) & !\Add1~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => count(25),
	datad => VCC,
	cin => \Add1~49\,
	combout => \Add1~50_combout\,
	cout => \Add1~51\);

-- Location: LCCOMB_X75_Y20_N16
\count~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \count~34_combout\ = (\state[0]~18_combout\ & ((\Add0~50_combout\) # ((\Add1~50_combout\ & \count~0_combout\)))) # (!\state[0]~18_combout\ & (((\Add1~50_combout\ & \count~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state[0]~18_combout\,
	datab => \Add0~50_combout\,
	datac => \Add1~50_combout\,
	datad => \count~0_combout\,
	combout => \count~34_combout\);

-- Location: FF_X75_Y20_N17
\count[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \count~34_combout\,
	sclr => \ALT_INV_key3~input_o\,
	ena => \count[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(25));

-- Location: LCCOMB_X74_Y20_N20
\Add1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~52_combout\ = (count(26) & ((GND) # (!\Add1~51\))) # (!count(26) & (\Add1~51\ $ (GND)))
-- \Add1~53\ = CARRY((count(26)) # (!\Add1~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count(26),
	datad => VCC,
	cin => \Add1~51\,
	combout => \Add1~52_combout\,
	cout => \Add1~53\);

-- Location: LCCOMB_X76_Y20_N20
\Add0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~52_combout\ = (count(26) & (\Add0~51\ $ (GND))) # (!count(26) & (!\Add0~51\ & VCC))
-- \Add0~53\ = CARRY((count(26) & !\Add0~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => count(26),
	datad => VCC,
	cin => \Add0~51\,
	combout => \Add0~52_combout\,
	cout => \Add0~53\);

-- Location: LCCOMB_X75_Y20_N6
\count~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \count~33_combout\ = (\state[0]~18_combout\ & ((\Add0~52_combout\) # ((\Add1~52_combout\ & \count~0_combout\)))) # (!\state[0]~18_combout\ & (\Add1~52_combout\ & ((\count~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state[0]~18_combout\,
	datab => \Add1~52_combout\,
	datac => \Add0~52_combout\,
	datad => \count~0_combout\,
	combout => \count~33_combout\);

-- Location: FF_X75_Y20_N7
\count[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \count~33_combout\,
	sclr => \ALT_INV_key3~input_o\,
	ena => \count[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(26));

-- Location: LCCOMB_X76_Y20_N22
\Add0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~54_combout\ = (count(27) & (!\Add0~53\)) # (!count(27) & ((\Add0~53\) # (GND)))
-- \Add0~55\ = CARRY((!\Add0~53\) # (!count(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => count(27),
	datad => VCC,
	cin => \Add0~53\,
	combout => \Add0~54_combout\,
	cout => \Add0~55\);

-- Location: LCCOMB_X74_Y20_N22
\Add1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~54_combout\ = (count(27) & (\Add1~53\ & VCC)) # (!count(27) & (!\Add1~53\))
-- \Add1~55\ = CARRY((!count(27) & !\Add1~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => count(27),
	datad => VCC,
	cin => \Add1~53\,
	combout => \Add1~54_combout\,
	cout => \Add1~55\);

-- Location: LCCOMB_X75_Y22_N16
\count~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \count~35_combout\ = (\count~0_combout\ & ((\Add1~54_combout\) # ((\Add0~54_combout\ & \state[0]~18_combout\)))) # (!\count~0_combout\ & (\Add0~54_combout\ & ((\state[0]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \count~0_combout\,
	datab => \Add0~54_combout\,
	datac => \Add1~54_combout\,
	datad => \state[0]~18_combout\,
	combout => \count~35_combout\);

-- Location: FF_X75_Y22_N17
\count[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \count~35_combout\,
	sclr => \ALT_INV_key3~input_o\,
	ena => \count[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(27));

-- Location: LCCOMB_X76_Y20_N24
\Add0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~56_combout\ = (count(28) & (\Add0~55\ $ (GND))) # (!count(28) & (!\Add0~55\ & VCC))
-- \Add0~57\ = CARRY((count(28) & !\Add0~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => count(28),
	datad => VCC,
	cin => \Add0~55\,
	combout => \Add0~56_combout\,
	cout => \Add0~57\);

-- Location: LCCOMB_X74_Y20_N24
\Add1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~56_combout\ = (count(28) & ((GND) # (!\Add1~55\))) # (!count(28) & (\Add1~55\ $ (GND)))
-- \Add1~57\ = CARRY((count(28)) # (!\Add1~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count(28),
	datad => VCC,
	cin => \Add1~55\,
	combout => \Add1~56_combout\,
	cout => \Add1~57\);

-- Location: LCCOMB_X75_Y22_N14
\count~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \count~36_combout\ = (\Add0~56_combout\ & ((\state[0]~18_combout\) # ((\Add1~56_combout\ & \count~0_combout\)))) # (!\Add0~56_combout\ & (\Add1~56_combout\ & (\count~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~56_combout\,
	datab => \Add1~56_combout\,
	datac => \count~0_combout\,
	datad => \state[0]~18_combout\,
	combout => \count~36_combout\);

-- Location: FF_X75_Y22_N15
\count[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \count~36_combout\,
	sclr => \ALT_INV_key3~input_o\,
	ena => \count[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(28));

-- Location: LCCOMB_X76_Y20_N26
\Add0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~58_combout\ = (count(29) & (!\Add0~57\)) # (!count(29) & ((\Add0~57\) # (GND)))
-- \Add0~59\ = CARRY((!\Add0~57\) # (!count(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => count(29),
	datad => VCC,
	cin => \Add0~57\,
	combout => \Add0~58_combout\,
	cout => \Add0~59\);

-- Location: LCCOMB_X74_Y20_N26
\Add1~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~58_combout\ = (count(29) & (\Add1~57\ & VCC)) # (!count(29) & (!\Add1~57\))
-- \Add1~59\ = CARRY((!count(29) & !\Add1~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count(29),
	datad => VCC,
	cin => \Add1~57\,
	combout => \Add1~58_combout\,
	cout => \Add1~59\);

-- Location: LCCOMB_X75_Y22_N18
\count~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \count~38_combout\ = (\Add0~58_combout\ & ((\state[0]~18_combout\) # ((\Add1~58_combout\ & \count~0_combout\)))) # (!\Add0~58_combout\ & (\Add1~58_combout\ & (\count~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~58_combout\,
	datab => \Add1~58_combout\,
	datac => \count~0_combout\,
	datad => \state[0]~18_combout\,
	combout => \count~38_combout\);

-- Location: FF_X75_Y22_N19
\count[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \count~38_combout\,
	sclr => \ALT_INV_key3~input_o\,
	ena => \count[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(29));

-- Location: LCCOMB_X74_Y20_N28
\Add1~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~60_combout\ = (count(30) & ((GND) # (!\Add1~59\))) # (!count(30) & (\Add1~59\ $ (GND)))
-- \Add1~61\ = CARRY((count(30)) # (!\Add1~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => count(30),
	datad => VCC,
	cin => \Add1~59\,
	combout => \Add1~60_combout\,
	cout => \Add1~61\);

-- Location: LCCOMB_X76_Y20_N28
\Add0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~60_combout\ = (count(30) & (\Add0~59\ $ (GND))) # (!count(30) & (!\Add0~59\ & VCC))
-- \Add0~61\ = CARRY((count(30) & !\Add0~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => count(30),
	datad => VCC,
	cin => \Add0~59\,
	combout => \Add0~60_combout\,
	cout => \Add0~61\);

-- Location: LCCOMB_X75_Y22_N0
\count~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \count~37_combout\ = (\Add1~60_combout\ & ((\count~0_combout\) # ((\Add0~60_combout\ & \state[0]~18_combout\)))) # (!\Add1~60_combout\ & (\Add0~60_combout\ & ((\state[0]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~60_combout\,
	datab => \Add0~60_combout\,
	datac => \count~0_combout\,
	datad => \state[0]~18_combout\,
	combout => \count~37_combout\);

-- Location: FF_X75_Y22_N1
\count[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \count~37_combout\,
	sclr => \ALT_INV_key3~input_o\,
	ena => \count[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(30));

-- Location: LCCOMB_X75_Y22_N10
\Equal13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal13~0_combout\ = (!count(29) & (!count(27) & (!count(28) & !count(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(29),
	datab => count(27),
	datac => count(28),
	datad => count(30),
	combout => \Equal13~0_combout\);

-- Location: LCCOMB_X75_Y22_N24
\Equal13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal13~1_combout\ = (!count(23) & (!count(25) & (!count(24) & !count(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(23),
	datab => count(25),
	datac => count(24),
	datad => count(26),
	combout => \Equal13~1_combout\);

-- Location: LCCOMB_X74_Y22_N26
\Equal13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal13~2_combout\ = (!count(20) & (!count(22) & (!count(21) & !count(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(20),
	datab => count(22),
	datac => count(21),
	datad => count(19),
	combout => \Equal13~2_combout\);

-- Location: LCCOMB_X75_Y21_N0
\Equal13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal13~3_combout\ = (!count(17) & (!count(16) & (!count(18) & !count(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(17),
	datab => count(16),
	datac => count(18),
	datad => count(15),
	combout => \Equal13~3_combout\);

-- Location: LCCOMB_X75_Y22_N2
\Equal13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal13~4_combout\ = (\Equal13~0_combout\ & (\Equal13~1_combout\ & (\Equal13~2_combout\ & \Equal13~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal13~0_combout\,
	datab => \Equal13~1_combout\,
	datac => \Equal13~2_combout\,
	datad => \Equal13~3_combout\,
	combout => \Equal13~4_combout\);

-- Location: LCCOMB_X76_Y23_N18
\Equal13~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal13~6_combout\ = (!count(9) & (!count(10) & (!count(7) & !count(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(9),
	datab => count(10),
	datac => count(7),
	datad => count(8),
	combout => \Equal13~6_combout\);

-- Location: LCCOMB_X75_Y22_N12
\Equal13~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal13~7_combout\ = (!count(3) & (!count(4) & !count(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(3),
	datac => count(4),
	datad => count(2),
	combout => \Equal13~7_combout\);

-- Location: LCCOMB_X76_Y23_N0
\Equal13~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal13~5_combout\ = (!count(13) & (!count(11) & (!count(12) & !count(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(13),
	datab => count(11),
	datac => count(12),
	datad => count(14),
	combout => \Equal13~5_combout\);

-- Location: LCCOMB_X76_Y23_N20
\Equal13~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal13~8_combout\ = (\Equal13~4_combout\ & (\Equal13~6_combout\ & (\Equal13~7_combout\ & \Equal13~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal13~4_combout\,
	datab => \Equal13~6_combout\,
	datac => \Equal13~7_combout\,
	datad => \Equal13~5_combout\,
	combout => \Equal13~8_combout\);

-- Location: LCCOMB_X77_Y21_N12
\count~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \count~1_combout\ = (\Add0~0_combout\) # ((count(1) & (\Equal13~9_combout\ & \Equal13~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(1),
	datab => \Equal13~9_combout\,
	datac => \Add0~0_combout\,
	datad => \Equal13~8_combout\,
	combout => \count~1_combout\);

-- Location: LCCOMB_X74_Y21_N0
\Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~0_combout\ = count(0) $ (VCC)
-- \Add1~1\ = CARRY(count(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(0),
	datad => VCC,
	combout => \Add1~0_combout\,
	cout => \Add1~1\);

-- Location: LCCOMB_X77_Y21_N20
\count~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \count~2_combout\ = (\count~1_combout\ & ((\state[0]~18_combout\) # ((\Add1~0_combout\ & \count~0_combout\)))) # (!\count~1_combout\ & (\Add1~0_combout\ & ((\count~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \count~1_combout\,
	datab => \Add1~0_combout\,
	datac => \state[0]~18_combout\,
	datad => \count~0_combout\,
	combout => \count~2_combout\);

-- Location: FF_X77_Y21_N21
\count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \count~2_combout\,
	sclr => \ALT_INV_key3~input_o\,
	ena => \count[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(0));

-- Location: LCCOMB_X76_Y21_N2
\Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~2_combout\ = (count(1) & (!\Add0~1\)) # (!count(1) & ((\Add0~1\) # (GND)))
-- \Add0~3\ = CARRY((!\Add0~1\) # (!count(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count(1),
	datad => VCC,
	cin => \Add0~1\,
	combout => \Add0~2_combout\,
	cout => \Add0~3\);

-- Location: LCCOMB_X77_Y21_N10
\count~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \count~12_combout\ = (!\Add0~2_combout\ & (((!\Equal13~8_combout\) # (!count(1))) # (!\Equal13~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~2_combout\,
	datab => \Equal13~9_combout\,
	datac => count(1),
	datad => \Equal13~8_combout\,
	combout => \count~12_combout\);

-- Location: LCCOMB_X74_Y21_N2
\Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~2_combout\ = (count(1) & (\Add1~1\ & VCC)) # (!count(1) & (!\Add1~1\))
-- \Add1~3\ = CARRY((!count(1) & !\Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count(1),
	datad => VCC,
	cin => \Add1~1\,
	combout => \Add1~2_combout\,
	cout => \Add1~3\);

-- Location: LCCOMB_X77_Y21_N30
\count~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \count~13_combout\ = (\count~12_combout\ & (\count~0_combout\ & ((\Add1~2_combout\)))) # (!\count~12_combout\ & ((\state[0]~18_combout\) # ((\count~0_combout\ & \Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \count~12_combout\,
	datab => \count~0_combout\,
	datac => \state[0]~18_combout\,
	datad => \Add1~2_combout\,
	combout => \count~13_combout\);

-- Location: FF_X77_Y21_N31
\count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \count~13_combout\,
	sclr => \ALT_INV_key3~input_o\,
	ena => \count[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(1));

-- Location: LCCOMB_X74_Y21_N4
\Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~4_combout\ = (count(2) & ((GND) # (!\Add1~3\))) # (!count(2) & (\Add1~3\ $ (GND)))
-- \Add1~5\ = CARRY((count(2)) # (!\Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => count(2),
	datad => VCC,
	cin => \Add1~3\,
	combout => \Add1~4_combout\,
	cout => \Add1~5\);

-- Location: LCCOMB_X76_Y21_N4
\Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~4_combout\ = (count(2) & (\Add0~3\ $ (GND))) # (!count(2) & (!\Add0~3\ & VCC))
-- \Add0~5\ = CARRY((count(2) & !\Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => count(2),
	datad => VCC,
	cin => \Add0~3\,
	combout => \Add0~4_combout\,
	cout => \Add0~5\);

-- Location: LCCOMB_X77_Y21_N28
\count~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \count~14_combout\ = (\state[0]~18_combout\ & (((!\Equal13~8_combout\) # (!\Equal13~9_combout\)) # (!count(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(1),
	datab => \state[0]~18_combout\,
	datac => \Equal13~9_combout\,
	datad => \Equal13~8_combout\,
	combout => \count~14_combout\);

-- Location: LCCOMB_X77_Y21_N8
\count~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \count~15_combout\ = (\Add1~4_combout\ & ((\count~0_combout\) # ((\Add0~4_combout\ & \count~14_combout\)))) # (!\Add1~4_combout\ & (((\Add0~4_combout\ & \count~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~4_combout\,
	datab => \count~0_combout\,
	datac => \Add0~4_combout\,
	datad => \count~14_combout\,
	combout => \count~15_combout\);

-- Location: FF_X77_Y21_N9
\count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \count~15_combout\,
	sclr => \ALT_INV_key3~input_o\,
	ena => \count[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(2));

-- Location: LCCOMB_X74_Y21_N6
\Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~6_combout\ = (count(3) & (\Add1~5\ & VCC)) # (!count(3) & (!\Add1~5\))
-- \Add1~7\ = CARRY((!count(3) & !\Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => count(3),
	datad => VCC,
	cin => \Add1~5\,
	combout => \Add1~6_combout\,
	cout => \Add1~7\);

-- Location: LCCOMB_X76_Y21_N6
\Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~6_combout\ = (count(3) & (!\Add0~5\)) # (!count(3) & ((\Add0~5\) # (GND)))
-- \Add0~7\ = CARRY((!\Add0~5\) # (!count(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => count(3),
	datad => VCC,
	cin => \Add0~5\,
	combout => \Add0~6_combout\,
	cout => \Add0~7\);

-- Location: LCCOMB_X77_Y21_N26
\count~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \count~16_combout\ = (\Add1~6_combout\ & ((\count~0_combout\) # ((\Add0~6_combout\ & \state[0]~18_combout\)))) # (!\Add1~6_combout\ & (\Add0~6_combout\ & (\state[0]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~6_combout\,
	datab => \Add0~6_combout\,
	datac => \state[0]~18_combout\,
	datad => \count~0_combout\,
	combout => \count~16_combout\);

-- Location: FF_X77_Y21_N27
\count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \count~16_combout\,
	sclr => \ALT_INV_key3~input_o\,
	ena => \count[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(3));

-- Location: LCCOMB_X76_Y21_N8
\Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~8_combout\ = (count(4) & (\Add0~7\ $ (GND))) # (!count(4) & (!\Add0~7\ & VCC))
-- \Add0~9\ = CARRY((count(4) & !\Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count(4),
	datad => VCC,
	cin => \Add0~7\,
	combout => \Add0~8_combout\,
	cout => \Add0~9\);

-- Location: LCCOMB_X75_Y21_N8
\count~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \count~17_combout\ = (\Add1~8_combout\ & ((\count~0_combout\) # ((\state[0]~18_combout\ & \Add0~8_combout\)))) # (!\Add1~8_combout\ & (((\state[0]~18_combout\ & \Add0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~8_combout\,
	datab => \count~0_combout\,
	datac => \state[0]~18_combout\,
	datad => \Add0~8_combout\,
	combout => \count~17_combout\);

-- Location: FF_X75_Y21_N9
\count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \count~17_combout\,
	sclr => \ALT_INV_key3~input_o\,
	ena => \count[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(4));

-- Location: LCCOMB_X76_Y21_N10
\Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~10_combout\ = (count(5) & (!\Add0~9\)) # (!count(5) & ((\Add0~9\) # (GND)))
-- \Add0~11\ = CARRY((!\Add0~9\) # (!count(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => count(5),
	datad => VCC,
	cin => \Add0~9\,
	combout => \Add0~10_combout\,
	cout => \Add0~11\);

-- Location: LCCOMB_X77_Y21_N16
\count~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \count~18_combout\ = (\Add0~10_combout\ & ((\state[0]~18_combout\) # ((\count~0_combout\ & \Add1~10_combout\)))) # (!\Add0~10_combout\ & (\count~0_combout\ & ((\Add1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~10_combout\,
	datab => \count~0_combout\,
	datac => \state[0]~18_combout\,
	datad => \Add1~10_combout\,
	combout => \count~18_combout\);

-- Location: FF_X77_Y21_N17
\count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \count~18_combout\,
	sclr => \ALT_INV_key3~input_o\,
	ena => \count[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(5));

-- Location: LCCOMB_X76_Y23_N24
\count~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \count~19_combout\ = (\Add0~12_combout\ & ((\state[0]~18_combout\) # ((\count~0_combout\ & \Add1~12_combout\)))) # (!\Add0~12_combout\ & (((\count~0_combout\ & \Add1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~12_combout\,
	datab => \state[0]~18_combout\,
	datac => \count~0_combout\,
	datad => \Add1~12_combout\,
	combout => \count~19_combout\);

-- Location: FF_X76_Y23_N25
\count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \count~19_combout\,
	sclr => \ALT_INV_key3~input_o\,
	ena => \count[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(6));

-- Location: LCCOMB_X77_Y21_N22
\Equal15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal15~0_combout\ = (!count(6) & (!count(0) & (!count(1) & !count(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(6),
	datab => count(0),
	datac => count(1),
	datad => count(5),
	combout => \Equal15~0_combout\);

-- Location: LCCOMB_X77_Y21_N24
\count~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \count~0_combout\ = (!\state[0]~18_combout\ & (((count(31)) # (!\Equal13~8_combout\)) # (!\Equal15~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal15~0_combout\,
	datab => \Equal13~8_combout\,
	datac => \state[0]~18_combout\,
	datad => count(31),
	combout => \count~0_combout\);

-- Location: LCCOMB_X74_Y20_N30
\Add1~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~62_combout\ = count(31) $ (!\Add1~61\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count(31),
	cin => \Add1~61\,
	combout => \Add1~62_combout\);

-- Location: LCCOMB_X76_Y20_N30
\Add0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~62_combout\ = count(31) $ (\Add0~61\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count(31),
	cin => \Add0~61\,
	combout => \Add0~62_combout\);

-- Location: LCCOMB_X75_Y22_N8
\count~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \count~6_combout\ = (\count~0_combout\ & ((\Add1~62_combout\) # ((\Add0~62_combout\ & \state[0]~18_combout\)))) # (!\count~0_combout\ & (((\Add0~62_combout\ & \state[0]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \count~0_combout\,
	datab => \Add1~62_combout\,
	datac => \Add0~62_combout\,
	datad => \state[0]~18_combout\,
	combout => \count~6_combout\);

-- Location: FF_X75_Y22_N9
\count[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \count~6_combout\,
	sclr => \ALT_INV_key3~input_o\,
	ena => \count[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(31));

-- Location: LCCOMB_X77_Y21_N2
\always1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \always1~5_combout\ = (\always1~4_combout\) # ((count(31)) # ((\Equal15~0_combout\ & \Equal13~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \always1~4_combout\,
	datab => count(31),
	datac => \Equal15~0_combout\,
	datad => \Equal13~8_combout\,
	combout => \always1~5_combout\);

-- Location: LCCOMB_X81_Y17_N12
\flag~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \flag~0_combout\ = (\ir~input_o\) # (\always1~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir~input_o\,
	datad => \always1~5_combout\,
	combout => \flag~0_combout\);

-- Location: LCCOMB_X81_Y17_N2
\flag~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \flag~1_combout\ = (((\flag~0_combout\) # (!\Equal8~1_combout\)) # (!\Equal7~0_combout\)) # (!\WideNor1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideNor1~0_combout\,
	datab => \Equal7~0_combout\,
	datac => \Equal8~1_combout\,
	datad => \flag~0_combout\,
	combout => \flag~1_combout\);

-- Location: LCCOMB_X81_Y44_N12
\flag~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \flag~2_combout\ = (\flag~q\ & (((\flag~0_combout\)) # (!\Equal12~4_combout\))) # (!\flag~q\ & (!\flag~1_combout\ & ((\flag~0_combout\) # (!\Equal12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \flag~q\,
	datab => \Equal12~4_combout\,
	datac => \flag~1_combout\,
	datad => \flag~0_combout\,
	combout => \flag~2_combout\);

-- Location: FF_X73_Y44_N31
flag : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \flag~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \flag~q\);

-- Location: FF_X76_Y43_N1
\DEAUDIO|u7|mI2C_CLK_DIV[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \DEAUDIO|u7|mI2C_CLK_DIV[0]~16_combout\,
	clrn => \ALT_INV_flag~q\,
	sclr => \DEAUDIO|u7|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|u7|mI2C_CLK_DIV\(0));

-- Location: LCCOMB_X76_Y43_N2
\DEAUDIO|u7|mI2C_CLK_DIV[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|mI2C_CLK_DIV[1]~18_combout\ = (\DEAUDIO|u7|mI2C_CLK_DIV\(1) & (!\DEAUDIO|u7|mI2C_CLK_DIV[0]~17\)) # (!\DEAUDIO|u7|mI2C_CLK_DIV\(1) & ((\DEAUDIO|u7|mI2C_CLK_DIV[0]~17\) # (GND)))
-- \DEAUDIO|u7|mI2C_CLK_DIV[1]~19\ = CARRY((!\DEAUDIO|u7|mI2C_CLK_DIV[0]~17\) # (!\DEAUDIO|u7|mI2C_CLK_DIV\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|u7|mI2C_CLK_DIV\(1),
	datad => VCC,
	cin => \DEAUDIO|u7|mI2C_CLK_DIV[0]~17\,
	combout => \DEAUDIO|u7|mI2C_CLK_DIV[1]~18_combout\,
	cout => \DEAUDIO|u7|mI2C_CLK_DIV[1]~19\);

-- Location: FF_X76_Y43_N3
\DEAUDIO|u7|mI2C_CLK_DIV[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \DEAUDIO|u7|mI2C_CLK_DIV[1]~18_combout\,
	clrn => \ALT_INV_flag~q\,
	sclr => \DEAUDIO|u7|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|u7|mI2C_CLK_DIV\(1));

-- Location: LCCOMB_X76_Y43_N4
\DEAUDIO|u7|mI2C_CLK_DIV[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|mI2C_CLK_DIV[2]~20_combout\ = (\DEAUDIO|u7|mI2C_CLK_DIV\(2) & (\DEAUDIO|u7|mI2C_CLK_DIV[1]~19\ $ (GND))) # (!\DEAUDIO|u7|mI2C_CLK_DIV\(2) & (!\DEAUDIO|u7|mI2C_CLK_DIV[1]~19\ & VCC))
-- \DEAUDIO|u7|mI2C_CLK_DIV[2]~21\ = CARRY((\DEAUDIO|u7|mI2C_CLK_DIV\(2) & !\DEAUDIO|u7|mI2C_CLK_DIV[1]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|u7|mI2C_CLK_DIV\(2),
	datad => VCC,
	cin => \DEAUDIO|u7|mI2C_CLK_DIV[1]~19\,
	combout => \DEAUDIO|u7|mI2C_CLK_DIV[2]~20_combout\,
	cout => \DEAUDIO|u7|mI2C_CLK_DIV[2]~21\);

-- Location: FF_X76_Y43_N5
\DEAUDIO|u7|mI2C_CLK_DIV[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \DEAUDIO|u7|mI2C_CLK_DIV[2]~20_combout\,
	clrn => \ALT_INV_flag~q\,
	sclr => \DEAUDIO|u7|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|u7|mI2C_CLK_DIV\(2));

-- Location: LCCOMB_X76_Y43_N6
\DEAUDIO|u7|mI2C_CLK_DIV[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|mI2C_CLK_DIV[3]~22_combout\ = (\DEAUDIO|u7|mI2C_CLK_DIV\(3) & (!\DEAUDIO|u7|mI2C_CLK_DIV[2]~21\)) # (!\DEAUDIO|u7|mI2C_CLK_DIV\(3) & ((\DEAUDIO|u7|mI2C_CLK_DIV[2]~21\) # (GND)))
-- \DEAUDIO|u7|mI2C_CLK_DIV[3]~23\ = CARRY((!\DEAUDIO|u7|mI2C_CLK_DIV[2]~21\) # (!\DEAUDIO|u7|mI2C_CLK_DIV\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|mI2C_CLK_DIV\(3),
	datad => VCC,
	cin => \DEAUDIO|u7|mI2C_CLK_DIV[2]~21\,
	combout => \DEAUDIO|u7|mI2C_CLK_DIV[3]~22_combout\,
	cout => \DEAUDIO|u7|mI2C_CLK_DIV[3]~23\);

-- Location: FF_X76_Y43_N7
\DEAUDIO|u7|mI2C_CLK_DIV[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \DEAUDIO|u7|mI2C_CLK_DIV[3]~22_combout\,
	clrn => \ALT_INV_flag~q\,
	sclr => \DEAUDIO|u7|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|u7|mI2C_CLK_DIV\(3));

-- Location: LCCOMB_X76_Y43_N8
\DEAUDIO|u7|mI2C_CLK_DIV[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|mI2C_CLK_DIV[4]~24_combout\ = (\DEAUDIO|u7|mI2C_CLK_DIV\(4) & (\DEAUDIO|u7|mI2C_CLK_DIV[3]~23\ $ (GND))) # (!\DEAUDIO|u7|mI2C_CLK_DIV\(4) & (!\DEAUDIO|u7|mI2C_CLK_DIV[3]~23\ & VCC))
-- \DEAUDIO|u7|mI2C_CLK_DIV[4]~25\ = CARRY((\DEAUDIO|u7|mI2C_CLK_DIV\(4) & !\DEAUDIO|u7|mI2C_CLK_DIV[3]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|u7|mI2C_CLK_DIV\(4),
	datad => VCC,
	cin => \DEAUDIO|u7|mI2C_CLK_DIV[3]~23\,
	combout => \DEAUDIO|u7|mI2C_CLK_DIV[4]~24_combout\,
	cout => \DEAUDIO|u7|mI2C_CLK_DIV[4]~25\);

-- Location: FF_X76_Y43_N9
\DEAUDIO|u7|mI2C_CLK_DIV[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \DEAUDIO|u7|mI2C_CLK_DIV[4]~24_combout\,
	clrn => \ALT_INV_flag~q\,
	sclr => \DEAUDIO|u7|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|u7|mI2C_CLK_DIV\(4));

-- Location: LCCOMB_X76_Y43_N10
\DEAUDIO|u7|mI2C_CLK_DIV[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|mI2C_CLK_DIV[5]~26_combout\ = (\DEAUDIO|u7|mI2C_CLK_DIV\(5) & (!\DEAUDIO|u7|mI2C_CLK_DIV[4]~25\)) # (!\DEAUDIO|u7|mI2C_CLK_DIV\(5) & ((\DEAUDIO|u7|mI2C_CLK_DIV[4]~25\) # (GND)))
-- \DEAUDIO|u7|mI2C_CLK_DIV[5]~27\ = CARRY((!\DEAUDIO|u7|mI2C_CLK_DIV[4]~25\) # (!\DEAUDIO|u7|mI2C_CLK_DIV\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|mI2C_CLK_DIV\(5),
	datad => VCC,
	cin => \DEAUDIO|u7|mI2C_CLK_DIV[4]~25\,
	combout => \DEAUDIO|u7|mI2C_CLK_DIV[5]~26_combout\,
	cout => \DEAUDIO|u7|mI2C_CLK_DIV[5]~27\);

-- Location: FF_X76_Y43_N11
\DEAUDIO|u7|mI2C_CLK_DIV[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \DEAUDIO|u7|mI2C_CLK_DIV[5]~26_combout\,
	clrn => \ALT_INV_flag~q\,
	sclr => \DEAUDIO|u7|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|u7|mI2C_CLK_DIV\(5));

-- Location: LCCOMB_X76_Y43_N12
\DEAUDIO|u7|mI2C_CLK_DIV[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|mI2C_CLK_DIV[6]~28_combout\ = (\DEAUDIO|u7|mI2C_CLK_DIV\(6) & (\DEAUDIO|u7|mI2C_CLK_DIV[5]~27\ $ (GND))) # (!\DEAUDIO|u7|mI2C_CLK_DIV\(6) & (!\DEAUDIO|u7|mI2C_CLK_DIV[5]~27\ & VCC))
-- \DEAUDIO|u7|mI2C_CLK_DIV[6]~29\ = CARRY((\DEAUDIO|u7|mI2C_CLK_DIV\(6) & !\DEAUDIO|u7|mI2C_CLK_DIV[5]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|mI2C_CLK_DIV\(6),
	datad => VCC,
	cin => \DEAUDIO|u7|mI2C_CLK_DIV[5]~27\,
	combout => \DEAUDIO|u7|mI2C_CLK_DIV[6]~28_combout\,
	cout => \DEAUDIO|u7|mI2C_CLK_DIV[6]~29\);

-- Location: FF_X76_Y43_N13
\DEAUDIO|u7|mI2C_CLK_DIV[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \DEAUDIO|u7|mI2C_CLK_DIV[6]~28_combout\,
	clrn => \ALT_INV_flag~q\,
	sclr => \DEAUDIO|u7|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|u7|mI2C_CLK_DIV\(6));

-- Location: LCCOMB_X76_Y43_N14
\DEAUDIO|u7|mI2C_CLK_DIV[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|mI2C_CLK_DIV[7]~30_combout\ = (\DEAUDIO|u7|mI2C_CLK_DIV\(7) & (!\DEAUDIO|u7|mI2C_CLK_DIV[6]~29\)) # (!\DEAUDIO|u7|mI2C_CLK_DIV\(7) & ((\DEAUDIO|u7|mI2C_CLK_DIV[6]~29\) # (GND)))
-- \DEAUDIO|u7|mI2C_CLK_DIV[7]~31\ = CARRY((!\DEAUDIO|u7|mI2C_CLK_DIV[6]~29\) # (!\DEAUDIO|u7|mI2C_CLK_DIV\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|u7|mI2C_CLK_DIV\(7),
	datad => VCC,
	cin => \DEAUDIO|u7|mI2C_CLK_DIV[6]~29\,
	combout => \DEAUDIO|u7|mI2C_CLK_DIV[7]~30_combout\,
	cout => \DEAUDIO|u7|mI2C_CLK_DIV[7]~31\);

-- Location: FF_X76_Y43_N15
\DEAUDIO|u7|mI2C_CLK_DIV[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \DEAUDIO|u7|mI2C_CLK_DIV[7]~30_combout\,
	clrn => \ALT_INV_flag~q\,
	sclr => \DEAUDIO|u7|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|u7|mI2C_CLK_DIV\(7));

-- Location: LCCOMB_X76_Y43_N16
\DEAUDIO|u7|mI2C_CLK_DIV[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|mI2C_CLK_DIV[8]~32_combout\ = (\DEAUDIO|u7|mI2C_CLK_DIV\(8) & (\DEAUDIO|u7|mI2C_CLK_DIV[7]~31\ $ (GND))) # (!\DEAUDIO|u7|mI2C_CLK_DIV\(8) & (!\DEAUDIO|u7|mI2C_CLK_DIV[7]~31\ & VCC))
-- \DEAUDIO|u7|mI2C_CLK_DIV[8]~33\ = CARRY((\DEAUDIO|u7|mI2C_CLK_DIV\(8) & !\DEAUDIO|u7|mI2C_CLK_DIV[7]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|u7|mI2C_CLK_DIV\(8),
	datad => VCC,
	cin => \DEAUDIO|u7|mI2C_CLK_DIV[7]~31\,
	combout => \DEAUDIO|u7|mI2C_CLK_DIV[8]~32_combout\,
	cout => \DEAUDIO|u7|mI2C_CLK_DIV[8]~33\);

-- Location: FF_X76_Y43_N17
\DEAUDIO|u7|mI2C_CLK_DIV[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \DEAUDIO|u7|mI2C_CLK_DIV[8]~32_combout\,
	clrn => \ALT_INV_flag~q\,
	sclr => \DEAUDIO|u7|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|u7|mI2C_CLK_DIV\(8));

-- Location: LCCOMB_X76_Y43_N18
\DEAUDIO|u7|mI2C_CLK_DIV[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|mI2C_CLK_DIV[9]~34_combout\ = (\DEAUDIO|u7|mI2C_CLK_DIV\(9) & (!\DEAUDIO|u7|mI2C_CLK_DIV[8]~33\)) # (!\DEAUDIO|u7|mI2C_CLK_DIV\(9) & ((\DEAUDIO|u7|mI2C_CLK_DIV[8]~33\) # (GND)))
-- \DEAUDIO|u7|mI2C_CLK_DIV[9]~35\ = CARRY((!\DEAUDIO|u7|mI2C_CLK_DIV[8]~33\) # (!\DEAUDIO|u7|mI2C_CLK_DIV\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|u7|mI2C_CLK_DIV\(9),
	datad => VCC,
	cin => \DEAUDIO|u7|mI2C_CLK_DIV[8]~33\,
	combout => \DEAUDIO|u7|mI2C_CLK_DIV[9]~34_combout\,
	cout => \DEAUDIO|u7|mI2C_CLK_DIV[9]~35\);

-- Location: FF_X76_Y43_N19
\DEAUDIO|u7|mI2C_CLK_DIV[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \DEAUDIO|u7|mI2C_CLK_DIV[9]~34_combout\,
	clrn => \ALT_INV_flag~q\,
	sclr => \DEAUDIO|u7|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|u7|mI2C_CLK_DIV\(9));

-- Location: LCCOMB_X76_Y43_N20
\DEAUDIO|u7|mI2C_CLK_DIV[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|mI2C_CLK_DIV[10]~36_combout\ = (\DEAUDIO|u7|mI2C_CLK_DIV\(10) & (\DEAUDIO|u7|mI2C_CLK_DIV[9]~35\ $ (GND))) # (!\DEAUDIO|u7|mI2C_CLK_DIV\(10) & (!\DEAUDIO|u7|mI2C_CLK_DIV[9]~35\ & VCC))
-- \DEAUDIO|u7|mI2C_CLK_DIV[10]~37\ = CARRY((\DEAUDIO|u7|mI2C_CLK_DIV\(10) & !\DEAUDIO|u7|mI2C_CLK_DIV[9]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|u7|mI2C_CLK_DIV\(10),
	datad => VCC,
	cin => \DEAUDIO|u7|mI2C_CLK_DIV[9]~35\,
	combout => \DEAUDIO|u7|mI2C_CLK_DIV[10]~36_combout\,
	cout => \DEAUDIO|u7|mI2C_CLK_DIV[10]~37\);

-- Location: FF_X76_Y43_N21
\DEAUDIO|u7|mI2C_CLK_DIV[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \DEAUDIO|u7|mI2C_CLK_DIV[10]~36_combout\,
	clrn => \ALT_INV_flag~q\,
	sclr => \DEAUDIO|u7|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|u7|mI2C_CLK_DIV\(10));

-- Location: LCCOMB_X76_Y43_N22
\DEAUDIO|u7|mI2C_CLK_DIV[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|mI2C_CLK_DIV[11]~38_combout\ = (\DEAUDIO|u7|mI2C_CLK_DIV\(11) & (!\DEAUDIO|u7|mI2C_CLK_DIV[10]~37\)) # (!\DEAUDIO|u7|mI2C_CLK_DIV\(11) & ((\DEAUDIO|u7|mI2C_CLK_DIV[10]~37\) # (GND)))
-- \DEAUDIO|u7|mI2C_CLK_DIV[11]~39\ = CARRY((!\DEAUDIO|u7|mI2C_CLK_DIV[10]~37\) # (!\DEAUDIO|u7|mI2C_CLK_DIV\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|mI2C_CLK_DIV\(11),
	datad => VCC,
	cin => \DEAUDIO|u7|mI2C_CLK_DIV[10]~37\,
	combout => \DEAUDIO|u7|mI2C_CLK_DIV[11]~38_combout\,
	cout => \DEAUDIO|u7|mI2C_CLK_DIV[11]~39\);

-- Location: FF_X76_Y43_N23
\DEAUDIO|u7|mI2C_CLK_DIV[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \DEAUDIO|u7|mI2C_CLK_DIV[11]~38_combout\,
	clrn => \ALT_INV_flag~q\,
	sclr => \DEAUDIO|u7|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|u7|mI2C_CLK_DIV\(11));

-- Location: LCCOMB_X77_Y43_N24
\DEAUDIO|u7|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|LessThan0~3_combout\ = (!\DEAUDIO|u7|mI2C_CLK_DIV\(10) & !\DEAUDIO|u7|mI2C_CLK_DIV\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|u7|mI2C_CLK_DIV\(10),
	datad => \DEAUDIO|u7|mI2C_CLK_DIV\(9),
	combout => \DEAUDIO|u7|LessThan0~3_combout\);

-- Location: LCCOMB_X77_Y43_N18
\DEAUDIO|u7|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|LessThan0~1_combout\ = (!\DEAUDIO|u7|mI2C_CLK_DIV\(5) & (!\DEAUDIO|u7|mI2C_CLK_DIV\(3) & (!\DEAUDIO|u7|mI2C_CLK_DIV\(2) & !\DEAUDIO|u7|mI2C_CLK_DIV\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|mI2C_CLK_DIV\(5),
	datab => \DEAUDIO|u7|mI2C_CLK_DIV\(3),
	datac => \DEAUDIO|u7|mI2C_CLK_DIV\(2),
	datad => \DEAUDIO|u7|mI2C_CLK_DIV\(4),
	combout => \DEAUDIO|u7|LessThan0~1_combout\);

-- Location: LCCOMB_X77_Y43_N30
\DEAUDIO|u7|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|LessThan0~2_combout\ = ((\DEAUDIO|u7|LessThan0~1_combout\) # ((!\DEAUDIO|u7|mI2C_CLK_DIV\(6)) # (!\DEAUDIO|u7|mI2C_CLK_DIV\(8)))) # (!\DEAUDIO|u7|mI2C_CLK_DIV\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|mI2C_CLK_DIV\(7),
	datab => \DEAUDIO|u7|LessThan0~1_combout\,
	datac => \DEAUDIO|u7|mI2C_CLK_DIV\(8),
	datad => \DEAUDIO|u7|mI2C_CLK_DIV\(6),
	combout => \DEAUDIO|u7|LessThan0~2_combout\);

-- Location: LCCOMB_X76_Y43_N24
\DEAUDIO|u7|mI2C_CLK_DIV[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|mI2C_CLK_DIV[12]~40_combout\ = (\DEAUDIO|u7|mI2C_CLK_DIV\(12) & (\DEAUDIO|u7|mI2C_CLK_DIV[11]~39\ $ (GND))) # (!\DEAUDIO|u7|mI2C_CLK_DIV\(12) & (!\DEAUDIO|u7|mI2C_CLK_DIV[11]~39\ & VCC))
-- \DEAUDIO|u7|mI2C_CLK_DIV[12]~41\ = CARRY((\DEAUDIO|u7|mI2C_CLK_DIV\(12) & !\DEAUDIO|u7|mI2C_CLK_DIV[11]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|u7|mI2C_CLK_DIV\(12),
	datad => VCC,
	cin => \DEAUDIO|u7|mI2C_CLK_DIV[11]~39\,
	combout => \DEAUDIO|u7|mI2C_CLK_DIV[12]~40_combout\,
	cout => \DEAUDIO|u7|mI2C_CLK_DIV[12]~41\);

-- Location: FF_X76_Y43_N25
\DEAUDIO|u7|mI2C_CLK_DIV[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \DEAUDIO|u7|mI2C_CLK_DIV[12]~40_combout\,
	clrn => \ALT_INV_flag~q\,
	sclr => \DEAUDIO|u7|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|u7|mI2C_CLK_DIV\(12));

-- Location: LCCOMB_X76_Y43_N26
\DEAUDIO|u7|mI2C_CLK_DIV[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|mI2C_CLK_DIV[13]~42_combout\ = (\DEAUDIO|u7|mI2C_CLK_DIV\(13) & (!\DEAUDIO|u7|mI2C_CLK_DIV[12]~41\)) # (!\DEAUDIO|u7|mI2C_CLK_DIV\(13) & ((\DEAUDIO|u7|mI2C_CLK_DIV[12]~41\) # (GND)))
-- \DEAUDIO|u7|mI2C_CLK_DIV[13]~43\ = CARRY((!\DEAUDIO|u7|mI2C_CLK_DIV[12]~41\) # (!\DEAUDIO|u7|mI2C_CLK_DIV\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|mI2C_CLK_DIV\(13),
	datad => VCC,
	cin => \DEAUDIO|u7|mI2C_CLK_DIV[12]~41\,
	combout => \DEAUDIO|u7|mI2C_CLK_DIV[13]~42_combout\,
	cout => \DEAUDIO|u7|mI2C_CLK_DIV[13]~43\);

-- Location: FF_X76_Y43_N27
\DEAUDIO|u7|mI2C_CLK_DIV[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \DEAUDIO|u7|mI2C_CLK_DIV[13]~42_combout\,
	clrn => \ALT_INV_flag~q\,
	sclr => \DEAUDIO|u7|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|u7|mI2C_CLK_DIV\(13));

-- Location: LCCOMB_X76_Y43_N28
\DEAUDIO|u7|mI2C_CLK_DIV[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|mI2C_CLK_DIV[14]~44_combout\ = (\DEAUDIO|u7|mI2C_CLK_DIV\(14) & (\DEAUDIO|u7|mI2C_CLK_DIV[13]~43\ $ (GND))) # (!\DEAUDIO|u7|mI2C_CLK_DIV\(14) & (!\DEAUDIO|u7|mI2C_CLK_DIV[13]~43\ & VCC))
-- \DEAUDIO|u7|mI2C_CLK_DIV[14]~45\ = CARRY((\DEAUDIO|u7|mI2C_CLK_DIV\(14) & !\DEAUDIO|u7|mI2C_CLK_DIV[13]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|u7|mI2C_CLK_DIV\(14),
	datad => VCC,
	cin => \DEAUDIO|u7|mI2C_CLK_DIV[13]~43\,
	combout => \DEAUDIO|u7|mI2C_CLK_DIV[14]~44_combout\,
	cout => \DEAUDIO|u7|mI2C_CLK_DIV[14]~45\);

-- Location: FF_X76_Y43_N29
\DEAUDIO|u7|mI2C_CLK_DIV[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \DEAUDIO|u7|mI2C_CLK_DIV[14]~44_combout\,
	clrn => \ALT_INV_flag~q\,
	sclr => \DEAUDIO|u7|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|u7|mI2C_CLK_DIV\(14));

-- Location: LCCOMB_X76_Y43_N30
\DEAUDIO|u7|mI2C_CLK_DIV[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|mI2C_CLK_DIV[15]~46_combout\ = \DEAUDIO|u7|mI2C_CLK_DIV\(15) $ (\DEAUDIO|u7|mI2C_CLK_DIV[14]~45\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|mI2C_CLK_DIV\(15),
	cin => \DEAUDIO|u7|mI2C_CLK_DIV[14]~45\,
	combout => \DEAUDIO|u7|mI2C_CLK_DIV[15]~46_combout\);

-- Location: FF_X76_Y43_N31
\DEAUDIO|u7|mI2C_CLK_DIV[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \DEAUDIO|u7|mI2C_CLK_DIV[15]~46_combout\,
	clrn => \ALT_INV_flag~q\,
	sclr => \DEAUDIO|u7|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|u7|mI2C_CLK_DIV\(15));

-- Location: LCCOMB_X77_Y43_N20
\DEAUDIO|u7|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|LessThan0~0_combout\ = (!\DEAUDIO|u7|mI2C_CLK_DIV\(15) & (!\DEAUDIO|u7|mI2C_CLK_DIV\(14) & (!\DEAUDIO|u7|mI2C_CLK_DIV\(13) & !\DEAUDIO|u7|mI2C_CLK_DIV\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|mI2C_CLK_DIV\(15),
	datab => \DEAUDIO|u7|mI2C_CLK_DIV\(14),
	datac => \DEAUDIO|u7|mI2C_CLK_DIV\(13),
	datad => \DEAUDIO|u7|mI2C_CLK_DIV\(12),
	combout => \DEAUDIO|u7|LessThan0~0_combout\);

-- Location: LCCOMB_X77_Y43_N22
\DEAUDIO|u7|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|LessThan0~4_combout\ = ((\DEAUDIO|u7|mI2C_CLK_DIV\(11) & ((!\DEAUDIO|u7|LessThan0~2_combout\) # (!\DEAUDIO|u7|LessThan0~3_combout\)))) # (!\DEAUDIO|u7|LessThan0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|mI2C_CLK_DIV\(11),
	datab => \DEAUDIO|u7|LessThan0~3_combout\,
	datac => \DEAUDIO|u7|LessThan0~2_combout\,
	datad => \DEAUDIO|u7|LessThan0~0_combout\,
	combout => \DEAUDIO|u7|LessThan0~4_combout\);

-- Location: LCCOMB_X74_Y43_N6
\DEAUDIO|u7|mI2C_CTRL_CLK~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|mI2C_CTRL_CLK~0_combout\ = \DEAUDIO|u7|LessThan0~4_combout\ $ (\DEAUDIO|u7|mI2C_CTRL_CLK~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|LessThan0~4_combout\,
	datad => \DEAUDIO|u7|mI2C_CTRL_CLK~q\,
	combout => \DEAUDIO|u7|mI2C_CTRL_CLK~0_combout\);

-- Location: LCCOMB_X74_Y43_N24
\DEAUDIO|u7|mI2C_CTRL_CLK~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|mI2C_CTRL_CLK~feeder_combout\ = \DEAUDIO|u7|mI2C_CTRL_CLK~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|mI2C_CTRL_CLK~0_combout\,
	combout => \DEAUDIO|u7|mI2C_CTRL_CLK~feeder_combout\);

-- Location: FF_X74_Y43_N25
\DEAUDIO|u7|mI2C_CTRL_CLK\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \DEAUDIO|u7|mI2C_CTRL_CLK~feeder_combout\,
	clrn => \ALT_INV_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|u7|mI2C_CTRL_CLK~q\);

-- Location: CLKCTRL_G6
\DEAUDIO|u7|mI2C_CTRL_CLK~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \DEAUDIO|u7|mI2C_CTRL_CLK~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \DEAUDIO|u7|mI2C_CTRL_CLK~clkctrl_outclk\);

-- Location: LCCOMB_X72_Y43_N18
\DEAUDIO|u7|u0|SD_COUNTER[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|u0|SD_COUNTER[0]~6_combout\ = !\DEAUDIO|u7|u0|SD_COUNTER\(0)
-- \DEAUDIO|u7|u0|SD_COUNTER[0]~7\ = CARRY(!\DEAUDIO|u7|u0|SD_COUNTER\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|u0|SD_COUNTER\(0),
	combout => \DEAUDIO|u7|u0|SD_COUNTER[0]~6_combout\,
	cout => \DEAUDIO|u7|u0|SD_COUNTER[0]~7\);

-- Location: LCCOMB_X73_Y43_N20
\DEAUDIO|u7|u0|END~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|u0|END~0_combout\ = (\DEAUDIO|u7|u0|SD_COUNTER\(4) & (\DEAUDIO|u7|u0|SD_COUNTER\(3) & (\DEAUDIO|u7|u0|SD_COUNTER\(0) & \DEAUDIO|u7|u0|SD_COUNTER\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|u0|SD_COUNTER\(4),
	datab => \DEAUDIO|u7|u0|SD_COUNTER\(3),
	datac => \DEAUDIO|u7|u0|SD_COUNTER\(0),
	datad => \DEAUDIO|u7|u0|SD_COUNTER\(2),
	combout => \DEAUDIO|u7|u0|END~0_combout\);

-- Location: LCCOMB_X72_Y43_N26
\DEAUDIO|u7|u0|SD_COUNTER[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|u0|SD_COUNTER[4]~16_combout\ = (\DEAUDIO|u7|u0|SD_COUNTER\(4) & (\DEAUDIO|u7|u0|SD_COUNTER[3]~15\ & VCC)) # (!\DEAUDIO|u7|u0|SD_COUNTER\(4) & (!\DEAUDIO|u7|u0|SD_COUNTER[3]~15\))
-- \DEAUDIO|u7|u0|SD_COUNTER[4]~17\ = CARRY((!\DEAUDIO|u7|u0|SD_COUNTER\(4) & !\DEAUDIO|u7|u0|SD_COUNTER[3]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|u0|SD_COUNTER\(4),
	datad => VCC,
	cin => \DEAUDIO|u7|u0|SD_COUNTER[3]~15\,
	combout => \DEAUDIO|u7|u0|SD_COUNTER[4]~16_combout\,
	cout => \DEAUDIO|u7|u0|SD_COUNTER[4]~17\);

-- Location: LCCOMB_X72_Y43_N28
\DEAUDIO|u7|u0|SD_COUNTER[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|u0|SD_COUNTER[5]~18_combout\ = \DEAUDIO|u7|u0|SD_COUNTER[4]~17\ $ (\DEAUDIO|u7|u0|SD_COUNTER\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \DEAUDIO|u7|u0|SD_COUNTER\(5),
	cin => \DEAUDIO|u7|u0|SD_COUNTER[4]~17\,
	combout => \DEAUDIO|u7|u0|SD_COUNTER[5]~18_combout\);

-- Location: LCCOMB_X72_Y43_N16
\DEAUDIO|u7|u0|SD_COUNTER[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|u0|SD_COUNTER[0]~8_combout\ = (!\DEAUDIO|u7|u0|SD_COUNTER\(2) & (!\DEAUDIO|u7|u0|SD_COUNTER\(1) & (\DEAUDIO|u7|mI2C_GO~q\ & !\DEAUDIO|u7|u0|SD_COUNTER\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|u0|SD_COUNTER\(2),
	datab => \DEAUDIO|u7|u0|SD_COUNTER\(1),
	datac => \DEAUDIO|u7|mI2C_GO~q\,
	datad => \DEAUDIO|u7|u0|SD_COUNTER\(3),
	combout => \DEAUDIO|u7|u0|SD_COUNTER[0]~8_combout\);

-- Location: LCCOMB_X72_Y43_N2
\DEAUDIO|u7|u0|SD_COUNTER[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|u0|SD_COUNTER[0]~9_combout\ = (\DEAUDIO|u7|u0|SD_COUNTER\(0)) # ((\DEAUDIO|u7|u0|SD_COUNTER\(5)) # ((\DEAUDIO|u7|u0|SD_COUNTER\(4)) # (!\DEAUDIO|u7|u0|SD_COUNTER[0]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|u0|SD_COUNTER\(0),
	datab => \DEAUDIO|u7|u0|SD_COUNTER\(5),
	datac => \DEAUDIO|u7|u0|SD_COUNTER\(4),
	datad => \DEAUDIO|u7|u0|SD_COUNTER[0]~8_combout\,
	combout => \DEAUDIO|u7|u0|SD_COUNTER[0]~9_combout\);

-- Location: FF_X72_Y43_N29
\DEAUDIO|u7|u0|SD_COUNTER[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|u7|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \DEAUDIO|u7|u0|SD_COUNTER[5]~18_combout\,
	asdata => VCC,
	clrn => \ALT_INV_flag~q\,
	sload => \DEAUDIO|u7|ALT_INV_mI2C_GO~q\,
	ena => \DEAUDIO|u7|u0|SD_COUNTER[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|u7|u0|SD_COUNTER\(5));

-- Location: LCCOMB_X73_Y43_N24
\DEAUDIO|u7|u0|END~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|u0|END~1_combout\ = (\DEAUDIO|u7|u0|END~0_combout\ & ((\DEAUDIO|u7|u0|SD_COUNTER\(1) & ((\DEAUDIO|u7|u0|SD_COUNTER\(5)))) # (!\DEAUDIO|u7|u0|SD_COUNTER\(1) & (\DEAUDIO|u7|u0|END~q\)))) # (!\DEAUDIO|u7|u0|END~0_combout\ & 
-- (((\DEAUDIO|u7|u0|END~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|u0|END~0_combout\,
	datab => \DEAUDIO|u7|u0|SD_COUNTER\(1),
	datac => \DEAUDIO|u7|u0|END~q\,
	datad => \DEAUDIO|u7|u0|SD_COUNTER\(5),
	combout => \DEAUDIO|u7|u0|END~1_combout\);

-- Location: FF_X73_Y43_N25
\DEAUDIO|u7|u0|END\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|u7|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \DEAUDIO|u7|u0|END~1_combout\,
	clrn => \ALT_INV_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|u7|u0|END~q\);

-- Location: LCCOMB_X74_Y42_N10
\DEAUDIO|u7|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|Selector1~0_combout\ = (!\DEAUDIO|u7|mSetup_ST.0010~q\ & ((\DEAUDIO|u7|u0|END~q\) # ((\DEAUDIO|u7|mSetup_ST~12_combout\) # (!\DEAUDIO|u7|mSetup_ST.0001~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|mSetup_ST.0010~q\,
	datab => \DEAUDIO|u7|u0|END~q\,
	datac => \DEAUDIO|u7|mSetup_ST~12_combout\,
	datad => \DEAUDIO|u7|mSetup_ST.0001~q\,
	combout => \DEAUDIO|u7|Selector1~0_combout\);

-- Location: FF_X74_Y42_N11
\DEAUDIO|u7|mSetup_ST.0000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|u7|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \DEAUDIO|u7|Selector1~0_combout\,
	clrn => \ALT_INV_flag~q\,
	ena => \DEAUDIO|u7|LessThan1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|u7|mSetup_ST.0000~q\);

-- Location: LCCOMB_X74_Y42_N28
\DEAUDIO|u7|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|Selector2~0_combout\ = ((\DEAUDIO|u7|u0|END~q\ & \DEAUDIO|u7|mSetup_ST.0001~q\)) # (!\DEAUDIO|u7|mSetup_ST.0000~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|u7|u0|END~q\,
	datac => \DEAUDIO|u7|mSetup_ST.0001~q\,
	datad => \DEAUDIO|u7|mSetup_ST.0000~q\,
	combout => \DEAUDIO|u7|Selector2~0_combout\);

-- Location: FF_X74_Y42_N29
\DEAUDIO|u7|mSetup_ST.0001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|u7|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \DEAUDIO|u7|Selector2~0_combout\,
	clrn => \ALT_INV_flag~q\,
	ena => \DEAUDIO|u7|LessThan1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|u7|mSetup_ST.0001~q\);

-- Location: LCCOMB_X74_Y42_N18
\DEAUDIO|u7|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|Selector0~0_combout\ = (\DEAUDIO|u7|mI2C_GO~q\ & (((\DEAUDIO|u7|u0|END~q\) # (!\DEAUDIO|u7|mSetup_ST.0001~q\)))) # (!\DEAUDIO|u7|mI2C_GO~q\ & (!\DEAUDIO|u7|mSetup_ST.0010~q\ & ((!\DEAUDIO|u7|mSetup_ST.0001~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|mSetup_ST.0010~q\,
	datab => \DEAUDIO|u7|u0|END~q\,
	datac => \DEAUDIO|u7|mI2C_GO~q\,
	datad => \DEAUDIO|u7|mSetup_ST.0001~q\,
	combout => \DEAUDIO|u7|Selector0~0_combout\);

-- Location: FF_X74_Y42_N19
\DEAUDIO|u7|mI2C_GO\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|u7|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \DEAUDIO|u7|Selector0~0_combout\,
	clrn => \ALT_INV_flag~q\,
	ena => \DEAUDIO|u7|LessThan1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|u7|mI2C_GO~q\);

-- Location: FF_X72_Y43_N19
\DEAUDIO|u7|u0|SD_COUNTER[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|u7|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \DEAUDIO|u7|u0|SD_COUNTER[0]~6_combout\,
	asdata => VCC,
	clrn => \ALT_INV_flag~q\,
	sload => \DEAUDIO|u7|ALT_INV_mI2C_GO~q\,
	ena => \DEAUDIO|u7|u0|SD_COUNTER[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|u7|u0|SD_COUNTER\(0));

-- Location: LCCOMB_X72_Y43_N20
\DEAUDIO|u7|u0|SD_COUNTER[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|u0|SD_COUNTER[1]~10_combout\ = (\DEAUDIO|u7|u0|SD_COUNTER\(1) & ((GND) # (!\DEAUDIO|u7|u0|SD_COUNTER[0]~7\))) # (!\DEAUDIO|u7|u0|SD_COUNTER\(1) & (\DEAUDIO|u7|u0|SD_COUNTER[0]~7\ $ (GND)))
-- \DEAUDIO|u7|u0|SD_COUNTER[1]~11\ = CARRY((\DEAUDIO|u7|u0|SD_COUNTER\(1)) # (!\DEAUDIO|u7|u0|SD_COUNTER[0]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|u7|u0|SD_COUNTER\(1),
	datad => VCC,
	cin => \DEAUDIO|u7|u0|SD_COUNTER[0]~7\,
	combout => \DEAUDIO|u7|u0|SD_COUNTER[1]~10_combout\,
	cout => \DEAUDIO|u7|u0|SD_COUNTER[1]~11\);

-- Location: FF_X72_Y43_N21
\DEAUDIO|u7|u0|SD_COUNTER[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|u7|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \DEAUDIO|u7|u0|SD_COUNTER[1]~10_combout\,
	asdata => VCC,
	clrn => \ALT_INV_flag~q\,
	sload => \DEAUDIO|u7|ALT_INV_mI2C_GO~q\,
	ena => \DEAUDIO|u7|u0|SD_COUNTER[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|u7|u0|SD_COUNTER\(1));

-- Location: LCCOMB_X72_Y43_N22
\DEAUDIO|u7|u0|SD_COUNTER[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|u0|SD_COUNTER[2]~12_combout\ = (\DEAUDIO|u7|u0|SD_COUNTER\(2) & (\DEAUDIO|u7|u0|SD_COUNTER[1]~11\ & VCC)) # (!\DEAUDIO|u7|u0|SD_COUNTER\(2) & (!\DEAUDIO|u7|u0|SD_COUNTER[1]~11\))
-- \DEAUDIO|u7|u0|SD_COUNTER[2]~13\ = CARRY((!\DEAUDIO|u7|u0|SD_COUNTER\(2) & !\DEAUDIO|u7|u0|SD_COUNTER[1]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|u0|SD_COUNTER\(2),
	datad => VCC,
	cin => \DEAUDIO|u7|u0|SD_COUNTER[1]~11\,
	combout => \DEAUDIO|u7|u0|SD_COUNTER[2]~12_combout\,
	cout => \DEAUDIO|u7|u0|SD_COUNTER[2]~13\);

-- Location: FF_X72_Y43_N23
\DEAUDIO|u7|u0|SD_COUNTER[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|u7|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \DEAUDIO|u7|u0|SD_COUNTER[2]~12_combout\,
	asdata => VCC,
	clrn => \ALT_INV_flag~q\,
	sload => \DEAUDIO|u7|ALT_INV_mI2C_GO~q\,
	ena => \DEAUDIO|u7|u0|SD_COUNTER[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|u7|u0|SD_COUNTER\(2));

-- Location: LCCOMB_X72_Y43_N24
\DEAUDIO|u7|u0|SD_COUNTER[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|u0|SD_COUNTER[3]~14_combout\ = (\DEAUDIO|u7|u0|SD_COUNTER\(3) & ((GND) # (!\DEAUDIO|u7|u0|SD_COUNTER[2]~13\))) # (!\DEAUDIO|u7|u0|SD_COUNTER\(3) & (\DEAUDIO|u7|u0|SD_COUNTER[2]~13\ $ (GND)))
-- \DEAUDIO|u7|u0|SD_COUNTER[3]~15\ = CARRY((\DEAUDIO|u7|u0|SD_COUNTER\(3)) # (!\DEAUDIO|u7|u0|SD_COUNTER[2]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|u7|u0|SD_COUNTER\(3),
	datad => VCC,
	cin => \DEAUDIO|u7|u0|SD_COUNTER[2]~13\,
	combout => \DEAUDIO|u7|u0|SD_COUNTER[3]~14_combout\,
	cout => \DEAUDIO|u7|u0|SD_COUNTER[3]~15\);

-- Location: FF_X72_Y43_N25
\DEAUDIO|u7|u0|SD_COUNTER[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|u7|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \DEAUDIO|u7|u0|SD_COUNTER[3]~14_combout\,
	asdata => VCC,
	clrn => \ALT_INV_flag~q\,
	sload => \DEAUDIO|u7|ALT_INV_mI2C_GO~q\,
	ena => \DEAUDIO|u7|u0|SD_COUNTER[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|u7|u0|SD_COUNTER\(3));

-- Location: FF_X72_Y43_N27
\DEAUDIO|u7|u0|SD_COUNTER[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|u7|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \DEAUDIO|u7|u0|SD_COUNTER[4]~16_combout\,
	asdata => VCC,
	clrn => \ALT_INV_flag~q\,
	sload => \DEAUDIO|u7|ALT_INV_mI2C_GO~q\,
	ena => \DEAUDIO|u7|u0|SD_COUNTER[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|u7|u0|SD_COUNTER\(4));

-- Location: IOIBUF_X18_Y73_N22
\I2C_SDAT~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => I2C_SDAT,
	o => \I2C_SDAT~input_o\);

-- Location: LCCOMB_X73_Y43_N10
\DEAUDIO|u7|u0|ACK3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|u0|ACK3~0_combout\ = (\DEAUDIO|u7|u0|SD_COUNTER\(5) & (\DEAUDIO|u7|u0|SD_COUNTER\(0) & (\DEAUDIO|u7|u0|SD_COUNTER\(1) $ (!\DEAUDIO|u7|u0|SD_COUNTER\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|u0|SD_COUNTER\(1),
	datab => \DEAUDIO|u7|u0|SD_COUNTER\(5),
	datac => \DEAUDIO|u7|u0|SD_COUNTER\(0),
	datad => \DEAUDIO|u7|u0|SD_COUNTER\(2),
	combout => \DEAUDIO|u7|u0|ACK3~0_combout\);

-- Location: LCCOMB_X73_Y43_N28
\DEAUDIO|u7|u0|ACK3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|u0|ACK3~1_combout\ = (\DEAUDIO|u7|u0|ACK3~0_combout\ & ((\DEAUDIO|u7|u0|SD_COUNTER\(3) & (\DEAUDIO|u7|u0|SD_COUNTER\(4) & \DEAUDIO|u7|u0|SD_COUNTER\(2))) # (!\DEAUDIO|u7|u0|SD_COUNTER\(3) & (!\DEAUDIO|u7|u0|SD_COUNTER\(4) & 
-- !\DEAUDIO|u7|u0|SD_COUNTER\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|u0|ACK3~0_combout\,
	datab => \DEAUDIO|u7|u0|SD_COUNTER\(3),
	datac => \DEAUDIO|u7|u0|SD_COUNTER\(4),
	datad => \DEAUDIO|u7|u0|SD_COUNTER\(2),
	combout => \DEAUDIO|u7|u0|ACK3~1_combout\);

-- Location: LCCOMB_X72_Y43_N12
\DEAUDIO|u7|u0|ACK3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|u0|ACK3~2_combout\ = (\DEAUDIO|u7|u0|ACK3~1_combout\ & (!\DEAUDIO|u7|u0|SD_COUNTER\(4) & (\I2C_SDAT~input_o\))) # (!\DEAUDIO|u7|u0|ACK3~1_combout\ & (((\DEAUDIO|u7|u0|ACK3~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|u0|SD_COUNTER\(4),
	datab => \I2C_SDAT~input_o\,
	datac => \DEAUDIO|u7|u0|ACK3~q\,
	datad => \DEAUDIO|u7|u0|ACK3~1_combout\,
	combout => \DEAUDIO|u7|u0|ACK3~2_combout\);

-- Location: FF_X72_Y43_N13
\DEAUDIO|u7|u0|ACK3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|u7|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \DEAUDIO|u7|u0|ACK3~2_combout\,
	clrn => \ALT_INV_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|u7|u0|ACK3~q\);

-- Location: LCCOMB_X72_Y43_N8
\DEAUDIO|u7|u0|ACK2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|u0|ACK2~0_combout\ = (\DEAUDIO|u7|u0|SD_COUNTER\(3) & (\DEAUDIO|u7|u0|SD_COUNTER\(5) & \DEAUDIO|u7|u0|SD_COUNTER\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|u7|u0|SD_COUNTER\(3),
	datac => \DEAUDIO|u7|u0|SD_COUNTER\(5),
	datad => \DEAUDIO|u7|u0|SD_COUNTER\(1),
	combout => \DEAUDIO|u7|u0|ACK2~0_combout\);

-- Location: LCCOMB_X72_Y43_N10
\DEAUDIO|u7|u0|ACK2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|u0|ACK2~1_combout\ = (\DEAUDIO|u7|u0|ACK2~0_combout\ & ((\DEAUDIO|u7|u0|SD_COUNTER\(4) & (\DEAUDIO|u7|u0|SD_COUNTER\(2) & \DEAUDIO|u7|u0|SD_COUNTER\(0))) # (!\DEAUDIO|u7|u0|SD_COUNTER\(4) & (!\DEAUDIO|u7|u0|SD_COUNTER\(2) & 
-- !\DEAUDIO|u7|u0|SD_COUNTER\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|u0|SD_COUNTER\(4),
	datab => \DEAUDIO|u7|u0|ACK2~0_combout\,
	datac => \DEAUDIO|u7|u0|SD_COUNTER\(2),
	datad => \DEAUDIO|u7|u0|SD_COUNTER\(0),
	combout => \DEAUDIO|u7|u0|ACK2~1_combout\);

-- Location: LCCOMB_X72_Y43_N14
\DEAUDIO|u7|u0|ACK2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|u0|ACK2~2_combout\ = (\DEAUDIO|u7|u0|ACK2~1_combout\ & (!\DEAUDIO|u7|u0|SD_COUNTER\(4) & (\I2C_SDAT~input_o\))) # (!\DEAUDIO|u7|u0|ACK2~1_combout\ & (((\DEAUDIO|u7|u0|ACK2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|u0|SD_COUNTER\(4),
	datab => \I2C_SDAT~input_o\,
	datac => \DEAUDIO|u7|u0|ACK2~q\,
	datad => \DEAUDIO|u7|u0|ACK2~1_combout\,
	combout => \DEAUDIO|u7|u0|ACK2~2_combout\);

-- Location: FF_X72_Y43_N15
\DEAUDIO|u7|u0|ACK2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|u7|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \DEAUDIO|u7|u0|ACK2~2_combout\,
	clrn => \ALT_INV_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|u7|u0|ACK2~q\);

-- Location: LCCOMB_X72_Y43_N4
\DEAUDIO|u7|u0|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|u0|Selector4~0_combout\ = (\DEAUDIO|u7|u0|SD_COUNTER\(0) & (\I2C_SDAT~input_o\ & (!\DEAUDIO|u7|u0|SD_COUNTER\(2)))) # (!\DEAUDIO|u7|u0|SD_COUNTER\(0) & (((\DEAUDIO|u7|u0|ACK1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|u0|SD_COUNTER\(0),
	datab => \I2C_SDAT~input_o\,
	datac => \DEAUDIO|u7|u0|SD_COUNTER\(2),
	datad => \DEAUDIO|u7|u0|ACK1~q\,
	combout => \DEAUDIO|u7|u0|Selector4~0_combout\);

-- Location: LCCOMB_X72_Y43_N6
\DEAUDIO|u7|u0|ACK1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|u0|ACK1~0_combout\ = (\DEAUDIO|u7|u0|SD_COUNTER\(5) & (\DEAUDIO|u7|u0|SD_COUNTER\(1) & (\DEAUDIO|u7|u0|SD_COUNTER\(3) $ (!\DEAUDIO|u7|u0|SD_COUNTER\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|u0|SD_COUNTER\(5),
	datab => \DEAUDIO|u7|u0|SD_COUNTER\(3),
	datac => \DEAUDIO|u7|u0|SD_COUNTER\(2),
	datad => \DEAUDIO|u7|u0|SD_COUNTER\(1),
	combout => \DEAUDIO|u7|u0|ACK1~0_combout\);

-- Location: LCCOMB_X72_Y43_N0
\DEAUDIO|u7|u0|ACK1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|u0|ACK1~1_combout\ = (\DEAUDIO|u7|u0|SD_COUNTER\(4) & ((\DEAUDIO|u7|u0|ACK1~0_combout\ & (\DEAUDIO|u7|u0|Selector4~0_combout\)) # (!\DEAUDIO|u7|u0|ACK1~0_combout\ & ((\DEAUDIO|u7|u0|ACK1~q\))))) # (!\DEAUDIO|u7|u0|SD_COUNTER\(4) & 
-- (((\DEAUDIO|u7|u0|ACK1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|u0|SD_COUNTER\(4),
	datab => \DEAUDIO|u7|u0|Selector4~0_combout\,
	datac => \DEAUDIO|u7|u0|ACK1~q\,
	datad => \DEAUDIO|u7|u0|ACK1~0_combout\,
	combout => \DEAUDIO|u7|u0|ACK1~1_combout\);

-- Location: FF_X72_Y43_N1
\DEAUDIO|u7|u0|ACK1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|u7|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \DEAUDIO|u7|u0|ACK1~1_combout\,
	clrn => \ALT_INV_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|u7|u0|ACK1~q\);

-- Location: LCCOMB_X72_Y43_N30
\DEAUDIO|u7|mSetup_ST~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|mSetup_ST~12_combout\ = (!\DEAUDIO|u7|u0|ACK3~q\ & (!\DEAUDIO|u7|u0|ACK2~q\ & !\DEAUDIO|u7|u0|ACK1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|u0|ACK3~q\,
	datac => \DEAUDIO|u7|u0|ACK2~q\,
	datad => \DEAUDIO|u7|u0|ACK1~q\,
	combout => \DEAUDIO|u7|mSetup_ST~12_combout\);

-- Location: LCCOMB_X74_Y42_N26
\DEAUDIO|u7|mSetup_ST~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|mSetup_ST~13_combout\ = (\DEAUDIO|u7|mSetup_ST~12_combout\ & (!\DEAUDIO|u7|u0|END~q\ & \DEAUDIO|u7|mSetup_ST.0001~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|mSetup_ST~12_combout\,
	datac => \DEAUDIO|u7|u0|END~q\,
	datad => \DEAUDIO|u7|mSetup_ST.0001~q\,
	combout => \DEAUDIO|u7|mSetup_ST~13_combout\);

-- Location: FF_X74_Y42_N27
\DEAUDIO|u7|mSetup_ST.0010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|u7|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \DEAUDIO|u7|mSetup_ST~13_combout\,
	clrn => \ALT_INV_flag~q\,
	ena => \DEAUDIO|u7|LessThan1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|u7|mSetup_ST.0010~q\);

-- Location: LCCOMB_X77_Y43_N4
\DEAUDIO|u7|LUT_INDEX[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|LUT_INDEX[1]~5_combout\ = (\DEAUDIO|u7|LUT_INDEX\(0) & (\DEAUDIO|u7|LUT_INDEX\(1) $ (VCC))) # (!\DEAUDIO|u7|LUT_INDEX\(0) & (\DEAUDIO|u7|LUT_INDEX\(1) & VCC))
-- \DEAUDIO|u7|LUT_INDEX[1]~6\ = CARRY((\DEAUDIO|u7|LUT_INDEX\(0) & \DEAUDIO|u7|LUT_INDEX\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|LUT_INDEX\(0),
	datab => \DEAUDIO|u7|LUT_INDEX\(1),
	datad => VCC,
	combout => \DEAUDIO|u7|LUT_INDEX[1]~5_combout\,
	cout => \DEAUDIO|u7|LUT_INDEX[1]~6\);

-- Location: LCCOMB_X77_Y43_N26
\DEAUDIO|u7|LUT_INDEX[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|LUT_INDEX[5]~11_combout\ = (\DEAUDIO|u7|mSetup_ST.0010~q\ & ((\DEAUDIO|u7|LessThan1~0_combout\) # (!\DEAUDIO|u7|LUT_INDEX\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|u7|LessThan1~0_combout\,
	datac => \DEAUDIO|u7|mSetup_ST.0010~q\,
	datad => \DEAUDIO|u7|LUT_INDEX\(5),
	combout => \DEAUDIO|u7|LUT_INDEX[5]~11_combout\);

-- Location: FF_X77_Y43_N5
\DEAUDIO|u7|LUT_INDEX[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|u7|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \DEAUDIO|u7|LUT_INDEX[1]~5_combout\,
	clrn => \ALT_INV_flag~q\,
	ena => \DEAUDIO|u7|LUT_INDEX[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|u7|LUT_INDEX\(1));

-- Location: LCCOMB_X77_Y43_N0
\DEAUDIO|u7|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|LessThan1~0_combout\ = ((!\DEAUDIO|u7|LUT_INDEX\(2) & (!\DEAUDIO|u7|LUT_INDEX\(1) & !\DEAUDIO|u7|LUT_INDEX\(3)))) # (!\DEAUDIO|u7|LUT_INDEX\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|LUT_INDEX\(2),
	datab => \DEAUDIO|u7|LUT_INDEX\(1),
	datac => \DEAUDIO|u7|LUT_INDEX\(3),
	datad => \DEAUDIO|u7|LUT_INDEX\(4),
	combout => \DEAUDIO|u7|LessThan1~0_combout\);

-- Location: LCCOMB_X73_Y43_N22
\DEAUDIO|u7|LUT_INDEX[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|LUT_INDEX[0]~16_combout\ = \DEAUDIO|u7|LUT_INDEX\(0) $ (((\DEAUDIO|u7|mSetup_ST.0010~q\ & ((\DEAUDIO|u7|LessThan1~0_combout\) # (!\DEAUDIO|u7|LUT_INDEX\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|mSetup_ST.0010~q\,
	datab => \DEAUDIO|u7|LUT_INDEX\(5),
	datac => \DEAUDIO|u7|LUT_INDEX\(0),
	datad => \DEAUDIO|u7|LessThan1~0_combout\,
	combout => \DEAUDIO|u7|LUT_INDEX[0]~16_combout\);

-- Location: FF_X73_Y43_N23
\DEAUDIO|u7|LUT_INDEX[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|u7|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \DEAUDIO|u7|LUT_INDEX[0]~16_combout\,
	clrn => \ALT_INV_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|u7|LUT_INDEX\(0));

-- Location: LCCOMB_X77_Y43_N6
\DEAUDIO|u7|LUT_INDEX[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|LUT_INDEX[2]~7_combout\ = (\DEAUDIO|u7|LUT_INDEX\(2) & (!\DEAUDIO|u7|LUT_INDEX[1]~6\)) # (!\DEAUDIO|u7|LUT_INDEX\(2) & ((\DEAUDIO|u7|LUT_INDEX[1]~6\) # (GND)))
-- \DEAUDIO|u7|LUT_INDEX[2]~8\ = CARRY((!\DEAUDIO|u7|LUT_INDEX[1]~6\) # (!\DEAUDIO|u7|LUT_INDEX\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|LUT_INDEX\(2),
	datad => VCC,
	cin => \DEAUDIO|u7|LUT_INDEX[1]~6\,
	combout => \DEAUDIO|u7|LUT_INDEX[2]~7_combout\,
	cout => \DEAUDIO|u7|LUT_INDEX[2]~8\);

-- Location: FF_X77_Y43_N7
\DEAUDIO|u7|LUT_INDEX[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|u7|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \DEAUDIO|u7|LUT_INDEX[2]~7_combout\,
	clrn => \ALT_INV_flag~q\,
	ena => \DEAUDIO|u7|LUT_INDEX[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|u7|LUT_INDEX\(2));

-- Location: LCCOMB_X77_Y43_N8
\DEAUDIO|u7|LUT_INDEX[3]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|LUT_INDEX[3]~9_combout\ = (\DEAUDIO|u7|LUT_INDEX\(3) & (\DEAUDIO|u7|LUT_INDEX[2]~8\ $ (GND))) # (!\DEAUDIO|u7|LUT_INDEX\(3) & (!\DEAUDIO|u7|LUT_INDEX[2]~8\ & VCC))
-- \DEAUDIO|u7|LUT_INDEX[3]~10\ = CARRY((\DEAUDIO|u7|LUT_INDEX\(3) & !\DEAUDIO|u7|LUT_INDEX[2]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|u7|LUT_INDEX\(3),
	datad => VCC,
	cin => \DEAUDIO|u7|LUT_INDEX[2]~8\,
	combout => \DEAUDIO|u7|LUT_INDEX[3]~9_combout\,
	cout => \DEAUDIO|u7|LUT_INDEX[3]~10\);

-- Location: FF_X77_Y43_N9
\DEAUDIO|u7|LUT_INDEX[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|u7|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \DEAUDIO|u7|LUT_INDEX[3]~9_combout\,
	clrn => \ALT_INV_flag~q\,
	ena => \DEAUDIO|u7|LUT_INDEX[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|u7|LUT_INDEX\(3));

-- Location: LCCOMB_X77_Y43_N10
\DEAUDIO|u7|LUT_INDEX[4]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|LUT_INDEX[4]~12_combout\ = (\DEAUDIO|u7|LUT_INDEX\(4) & (!\DEAUDIO|u7|LUT_INDEX[3]~10\)) # (!\DEAUDIO|u7|LUT_INDEX\(4) & ((\DEAUDIO|u7|LUT_INDEX[3]~10\) # (GND)))
-- \DEAUDIO|u7|LUT_INDEX[4]~13\ = CARRY((!\DEAUDIO|u7|LUT_INDEX[3]~10\) # (!\DEAUDIO|u7|LUT_INDEX\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|LUT_INDEX\(4),
	datad => VCC,
	cin => \DEAUDIO|u7|LUT_INDEX[3]~10\,
	combout => \DEAUDIO|u7|LUT_INDEX[4]~12_combout\,
	cout => \DEAUDIO|u7|LUT_INDEX[4]~13\);

-- Location: FF_X77_Y43_N11
\DEAUDIO|u7|LUT_INDEX[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|u7|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \DEAUDIO|u7|LUT_INDEX[4]~12_combout\,
	clrn => \ALT_INV_flag~q\,
	ena => \DEAUDIO|u7|LUT_INDEX[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|u7|LUT_INDEX\(4));

-- Location: LCCOMB_X77_Y43_N12
\DEAUDIO|u7|LUT_INDEX[5]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|LUT_INDEX[5]~14_combout\ = \DEAUDIO|u7|LUT_INDEX[4]~13\ $ (!\DEAUDIO|u7|LUT_INDEX\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \DEAUDIO|u7|LUT_INDEX\(5),
	cin => \DEAUDIO|u7|LUT_INDEX[4]~13\,
	combout => \DEAUDIO|u7|LUT_INDEX[5]~14_combout\);

-- Location: FF_X77_Y43_N13
\DEAUDIO|u7|LUT_INDEX[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|u7|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \DEAUDIO|u7|LUT_INDEX[5]~14_combout\,
	clrn => \ALT_INV_flag~q\,
	ena => \DEAUDIO|u7|LUT_INDEX[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|u7|LUT_INDEX\(5));

-- Location: LCCOMB_X74_Y42_N16
\DEAUDIO|u7|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|LessThan1~1_combout\ = (\DEAUDIO|u7|LessThan1~0_combout\) # (!\DEAUDIO|u7|LUT_INDEX\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DEAUDIO|u7|LUT_INDEX\(5),
	datad => \DEAUDIO|u7|LessThan1~0_combout\,
	combout => \DEAUDIO|u7|LessThan1~1_combout\);

-- Location: LCCOMB_X74_Y42_N12
\DEAUDIO|u7|o_I2C_END~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|o_I2C_END~0_combout\ = !\DEAUDIO|u7|LessThan1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DEAUDIO|u7|LessThan1~1_combout\,
	combout => \DEAUDIO|u7|o_I2C_END~0_combout\);

-- Location: FF_X74_Y42_N13
\DEAUDIO|u7|o_I2C_END\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|u7|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \DEAUDIO|u7|o_I2C_END~0_combout\,
	ena => \ALT_INV_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|u7|o_I2C_END~q\);

-- Location: IOIBUF_X56_Y73_N22
\TD_CLK27~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_CLK27,
	o => \TD_CLK27~input_o\);

-- Location: PLL_3
\DEAUDIO|u1|altpll_component|pll\ : cycloneive_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 18,
	c0_initial => 1,
	c0_low => 18,
	c0_mode => "even",
	c0_ph => 0,
	c1_high => 0,
	c1_initial => 0,
	c1_low => 0,
	c1_mode => "bypass",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 0,
	c2_initial => 0,
	c2_low => 0,
	c2_mode => "bypass",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "unused",
	clk0_divide_by => 0,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 0,
	clk0_phase_shift => "0",
	clk1_counter => "c0",
	clk1_divide_by => 3,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 2,
	clk1_phase_shift => "0",
	clk2_counter => "unused",
	clk2_divide_by => 0,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 0,
	clk2_phase_shift => "0",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock1",
	inclk0_input_frequency => 37037,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 24,
	m => 24,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	pll_compensation_delay => 7060,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "manual",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 192,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	areset => \DEAUDIO|u7|ALT_INV_o_I2C_END~q\,
	fbin => \DEAUDIO|u1|altpll_component|pll~FBOUT\,
	inclk => \DEAUDIO|u1|altpll_component|pll_INCLK_bus\,
	fbout => \DEAUDIO|u1|altpll_component|pll~FBOUT\,
	clk => \DEAUDIO|u1|altpll_component|pll_CLK_bus\);

-- Location: CLKCTRL_G13
\DEAUDIO|u1|altpll_component|_clk1~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \DEAUDIO|u1|altpll_component|_clk1~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \DEAUDIO|u1|altpll_component|_clk1~clkctrl_outclk\);

-- Location: LCCOMB_X73_Y42_N10
\DEAUDIO|ad1|LRCK_1X_DIV[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|LRCK_1X_DIV[0]~9_combout\ = \DEAUDIO|ad1|LRCK_1X_DIV\(0) $ (VCC)
-- \DEAUDIO|ad1|LRCK_1X_DIV[0]~10\ = CARRY(\DEAUDIO|ad1|LRCK_1X_DIV\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|LRCK_1X_DIV\(0),
	datad => VCC,
	combout => \DEAUDIO|ad1|LRCK_1X_DIV[0]~9_combout\,
	cout => \DEAUDIO|ad1|LRCK_1X_DIV[0]~10\);

-- Location: LCCOMB_X73_Y42_N28
\DEAUDIO|ad1|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|LessThan1~0_combout\ = (((!\DEAUDIO|ad1|LRCK_1X_DIV\(0)) # (!\DEAUDIO|ad1|LRCK_1X_DIV\(2))) # (!\DEAUDIO|ad1|LRCK_1X_DIV\(3))) # (!\DEAUDIO|ad1|LRCK_1X_DIV\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|LRCK_1X_DIV\(1),
	datab => \DEAUDIO|ad1|LRCK_1X_DIV\(3),
	datac => \DEAUDIO|ad1|LRCK_1X_DIV\(2),
	datad => \DEAUDIO|ad1|LRCK_1X_DIV\(0),
	combout => \DEAUDIO|ad1|LessThan1~0_combout\);

-- Location: LCCOMB_X73_Y42_N4
\DEAUDIO|ad1|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|LessThan1~1_combout\ = (!\DEAUDIO|ad1|LRCK_1X_DIV\(6) & (((\DEAUDIO|ad1|LessThan1~0_combout\) # (!\DEAUDIO|ad1|LRCK_1X_DIV\(5))) # (!\DEAUDIO|ad1|LRCK_1X_DIV\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|LRCK_1X_DIV\(4),
	datab => \DEAUDIO|ad1|LRCK_1X_DIV\(5),
	datac => \DEAUDIO|ad1|LRCK_1X_DIV\(6),
	datad => \DEAUDIO|ad1|LessThan1~0_combout\,
	combout => \DEAUDIO|ad1|LessThan1~1_combout\);

-- Location: LCCOMB_X73_Y42_N8
\DEAUDIO|ad1|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|LessThan1~2_combout\ = (\DEAUDIO|ad1|LRCK_1X_DIV\(8)) # ((!\DEAUDIO|ad1|LessThan1~1_combout\ & \DEAUDIO|ad1|LRCK_1X_DIV\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|ad1|LessThan1~1_combout\,
	datac => \DEAUDIO|ad1|LRCK_1X_DIV\(8),
	datad => \DEAUDIO|ad1|LRCK_1X_DIV\(7),
	combout => \DEAUDIO|ad1|LessThan1~2_combout\);

-- Location: FF_X73_Y42_N11
\DEAUDIO|ad1|LRCK_1X_DIV[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|u1|altpll_component|_clk1~clkctrl_outclk\,
	d => \DEAUDIO|ad1|LRCK_1X_DIV[0]~9_combout\,
	clrn => \ALT_INV_flag~q\,
	sclr => \DEAUDIO|ad1|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|ad1|LRCK_1X_DIV\(0));

-- Location: LCCOMB_X73_Y42_N12
\DEAUDIO|ad1|LRCK_1X_DIV[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|LRCK_1X_DIV[1]~11_combout\ = (\DEAUDIO|ad1|LRCK_1X_DIV\(1) & (!\DEAUDIO|ad1|LRCK_1X_DIV[0]~10\)) # (!\DEAUDIO|ad1|LRCK_1X_DIV\(1) & ((\DEAUDIO|ad1|LRCK_1X_DIV[0]~10\) # (GND)))
-- \DEAUDIO|ad1|LRCK_1X_DIV[1]~12\ = CARRY((!\DEAUDIO|ad1|LRCK_1X_DIV[0]~10\) # (!\DEAUDIO|ad1|LRCK_1X_DIV\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|LRCK_1X_DIV\(1),
	datad => VCC,
	cin => \DEAUDIO|ad1|LRCK_1X_DIV[0]~10\,
	combout => \DEAUDIO|ad1|LRCK_1X_DIV[1]~11_combout\,
	cout => \DEAUDIO|ad1|LRCK_1X_DIV[1]~12\);

-- Location: FF_X73_Y42_N13
\DEAUDIO|ad1|LRCK_1X_DIV[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|u1|altpll_component|_clk1~clkctrl_outclk\,
	d => \DEAUDIO|ad1|LRCK_1X_DIV[1]~11_combout\,
	clrn => \ALT_INV_flag~q\,
	sclr => \DEAUDIO|ad1|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|ad1|LRCK_1X_DIV\(1));

-- Location: LCCOMB_X73_Y42_N14
\DEAUDIO|ad1|LRCK_1X_DIV[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|LRCK_1X_DIV[2]~13_combout\ = (\DEAUDIO|ad1|LRCK_1X_DIV\(2) & (\DEAUDIO|ad1|LRCK_1X_DIV[1]~12\ $ (GND))) # (!\DEAUDIO|ad1|LRCK_1X_DIV\(2) & (!\DEAUDIO|ad1|LRCK_1X_DIV[1]~12\ & VCC))
-- \DEAUDIO|ad1|LRCK_1X_DIV[2]~14\ = CARRY((\DEAUDIO|ad1|LRCK_1X_DIV\(2) & !\DEAUDIO|ad1|LRCK_1X_DIV[1]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|ad1|LRCK_1X_DIV\(2),
	datad => VCC,
	cin => \DEAUDIO|ad1|LRCK_1X_DIV[1]~12\,
	combout => \DEAUDIO|ad1|LRCK_1X_DIV[2]~13_combout\,
	cout => \DEAUDIO|ad1|LRCK_1X_DIV[2]~14\);

-- Location: FF_X73_Y42_N15
\DEAUDIO|ad1|LRCK_1X_DIV[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|u1|altpll_component|_clk1~clkctrl_outclk\,
	d => \DEAUDIO|ad1|LRCK_1X_DIV[2]~13_combout\,
	clrn => \ALT_INV_flag~q\,
	sclr => \DEAUDIO|ad1|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|ad1|LRCK_1X_DIV\(2));

-- Location: LCCOMB_X73_Y42_N16
\DEAUDIO|ad1|LRCK_1X_DIV[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|LRCK_1X_DIV[3]~15_combout\ = (\DEAUDIO|ad1|LRCK_1X_DIV\(3) & (!\DEAUDIO|ad1|LRCK_1X_DIV[2]~14\)) # (!\DEAUDIO|ad1|LRCK_1X_DIV\(3) & ((\DEAUDIO|ad1|LRCK_1X_DIV[2]~14\) # (GND)))
-- \DEAUDIO|ad1|LRCK_1X_DIV[3]~16\ = CARRY((!\DEAUDIO|ad1|LRCK_1X_DIV[2]~14\) # (!\DEAUDIO|ad1|LRCK_1X_DIV\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|ad1|LRCK_1X_DIV\(3),
	datad => VCC,
	cin => \DEAUDIO|ad1|LRCK_1X_DIV[2]~14\,
	combout => \DEAUDIO|ad1|LRCK_1X_DIV[3]~15_combout\,
	cout => \DEAUDIO|ad1|LRCK_1X_DIV[3]~16\);

-- Location: FF_X73_Y42_N17
\DEAUDIO|ad1|LRCK_1X_DIV[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|u1|altpll_component|_clk1~clkctrl_outclk\,
	d => \DEAUDIO|ad1|LRCK_1X_DIV[3]~15_combout\,
	clrn => \ALT_INV_flag~q\,
	sclr => \DEAUDIO|ad1|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|ad1|LRCK_1X_DIV\(3));

-- Location: LCCOMB_X73_Y42_N18
\DEAUDIO|ad1|LRCK_1X_DIV[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|LRCK_1X_DIV[4]~17_combout\ = (\DEAUDIO|ad1|LRCK_1X_DIV\(4) & (\DEAUDIO|ad1|LRCK_1X_DIV[3]~16\ $ (GND))) # (!\DEAUDIO|ad1|LRCK_1X_DIV\(4) & (!\DEAUDIO|ad1|LRCK_1X_DIV[3]~16\ & VCC))
-- \DEAUDIO|ad1|LRCK_1X_DIV[4]~18\ = CARRY((\DEAUDIO|ad1|LRCK_1X_DIV\(4) & !\DEAUDIO|ad1|LRCK_1X_DIV[3]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|LRCK_1X_DIV\(4),
	datad => VCC,
	cin => \DEAUDIO|ad1|LRCK_1X_DIV[3]~16\,
	combout => \DEAUDIO|ad1|LRCK_1X_DIV[4]~17_combout\,
	cout => \DEAUDIO|ad1|LRCK_1X_DIV[4]~18\);

-- Location: FF_X73_Y42_N19
\DEAUDIO|ad1|LRCK_1X_DIV[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|u1|altpll_component|_clk1~clkctrl_outclk\,
	d => \DEAUDIO|ad1|LRCK_1X_DIV[4]~17_combout\,
	clrn => \ALT_INV_flag~q\,
	sclr => \DEAUDIO|ad1|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|ad1|LRCK_1X_DIV\(4));

-- Location: LCCOMB_X73_Y42_N20
\DEAUDIO|ad1|LRCK_1X_DIV[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|LRCK_1X_DIV[5]~19_combout\ = (\DEAUDIO|ad1|LRCK_1X_DIV\(5) & (!\DEAUDIO|ad1|LRCK_1X_DIV[4]~18\)) # (!\DEAUDIO|ad1|LRCK_1X_DIV\(5) & ((\DEAUDIO|ad1|LRCK_1X_DIV[4]~18\) # (GND)))
-- \DEAUDIO|ad1|LRCK_1X_DIV[5]~20\ = CARRY((!\DEAUDIO|ad1|LRCK_1X_DIV[4]~18\) # (!\DEAUDIO|ad1|LRCK_1X_DIV\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|ad1|LRCK_1X_DIV\(5),
	datad => VCC,
	cin => \DEAUDIO|ad1|LRCK_1X_DIV[4]~18\,
	combout => \DEAUDIO|ad1|LRCK_1X_DIV[5]~19_combout\,
	cout => \DEAUDIO|ad1|LRCK_1X_DIV[5]~20\);

-- Location: FF_X73_Y42_N21
\DEAUDIO|ad1|LRCK_1X_DIV[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|u1|altpll_component|_clk1~clkctrl_outclk\,
	d => \DEAUDIO|ad1|LRCK_1X_DIV[5]~19_combout\,
	clrn => \ALT_INV_flag~q\,
	sclr => \DEAUDIO|ad1|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|ad1|LRCK_1X_DIV\(5));

-- Location: LCCOMB_X73_Y42_N22
\DEAUDIO|ad1|LRCK_1X_DIV[6]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|LRCK_1X_DIV[6]~21_combout\ = (\DEAUDIO|ad1|LRCK_1X_DIV\(6) & (\DEAUDIO|ad1|LRCK_1X_DIV[5]~20\ $ (GND))) # (!\DEAUDIO|ad1|LRCK_1X_DIV\(6) & (!\DEAUDIO|ad1|LRCK_1X_DIV[5]~20\ & VCC))
-- \DEAUDIO|ad1|LRCK_1X_DIV[6]~22\ = CARRY((\DEAUDIO|ad1|LRCK_1X_DIV\(6) & !\DEAUDIO|ad1|LRCK_1X_DIV[5]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|LRCK_1X_DIV\(6),
	datad => VCC,
	cin => \DEAUDIO|ad1|LRCK_1X_DIV[5]~20\,
	combout => \DEAUDIO|ad1|LRCK_1X_DIV[6]~21_combout\,
	cout => \DEAUDIO|ad1|LRCK_1X_DIV[6]~22\);

-- Location: FF_X73_Y42_N23
\DEAUDIO|ad1|LRCK_1X_DIV[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|u1|altpll_component|_clk1~clkctrl_outclk\,
	d => \DEAUDIO|ad1|LRCK_1X_DIV[6]~21_combout\,
	clrn => \ALT_INV_flag~q\,
	sclr => \DEAUDIO|ad1|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|ad1|LRCK_1X_DIV\(6));

-- Location: LCCOMB_X73_Y42_N24
\DEAUDIO|ad1|LRCK_1X_DIV[7]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|LRCK_1X_DIV[7]~23_combout\ = (\DEAUDIO|ad1|LRCK_1X_DIV\(7) & (!\DEAUDIO|ad1|LRCK_1X_DIV[6]~22\)) # (!\DEAUDIO|ad1|LRCK_1X_DIV\(7) & ((\DEAUDIO|ad1|LRCK_1X_DIV[6]~22\) # (GND)))
-- \DEAUDIO|ad1|LRCK_1X_DIV[7]~24\ = CARRY((!\DEAUDIO|ad1|LRCK_1X_DIV[6]~22\) # (!\DEAUDIO|ad1|LRCK_1X_DIV\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|ad1|LRCK_1X_DIV\(7),
	datad => VCC,
	cin => \DEAUDIO|ad1|LRCK_1X_DIV[6]~22\,
	combout => \DEAUDIO|ad1|LRCK_1X_DIV[7]~23_combout\,
	cout => \DEAUDIO|ad1|LRCK_1X_DIV[7]~24\);

-- Location: FF_X73_Y42_N25
\DEAUDIO|ad1|LRCK_1X_DIV[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|u1|altpll_component|_clk1~clkctrl_outclk\,
	d => \DEAUDIO|ad1|LRCK_1X_DIV[7]~23_combout\,
	clrn => \ALT_INV_flag~q\,
	sclr => \DEAUDIO|ad1|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|ad1|LRCK_1X_DIV\(7));

-- Location: LCCOMB_X73_Y42_N26
\DEAUDIO|ad1|LRCK_1X_DIV[8]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|LRCK_1X_DIV[8]~25_combout\ = \DEAUDIO|ad1|LRCK_1X_DIV\(8) $ (!\DEAUDIO|ad1|LRCK_1X_DIV[7]~24\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|LRCK_1X_DIV\(8),
	cin => \DEAUDIO|ad1|LRCK_1X_DIV[7]~24\,
	combout => \DEAUDIO|ad1|LRCK_1X_DIV[8]~25_combout\);

-- Location: FF_X73_Y42_N27
\DEAUDIO|ad1|LRCK_1X_DIV[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|u1|altpll_component|_clk1~clkctrl_outclk\,
	d => \DEAUDIO|ad1|LRCK_1X_DIV[8]~25_combout\,
	clrn => \ALT_INV_flag~q\,
	sclr => \DEAUDIO|ad1|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|ad1|LRCK_1X_DIV\(8));

-- Location: LCCOMB_X73_Y42_N6
\DEAUDIO|ad1|LRCK_1X~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|LRCK_1X~0_combout\ = \DEAUDIO|ad1|LRCK_1X~q\ $ (((\DEAUDIO|ad1|LRCK_1X_DIV\(8)) # ((!\DEAUDIO|ad1|LessThan1~1_combout\ & \DEAUDIO|ad1|LRCK_1X_DIV\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|LRCK_1X_DIV\(8),
	datab => \DEAUDIO|ad1|LessThan1~1_combout\,
	datac => \DEAUDIO|ad1|LRCK_1X~q\,
	datad => \DEAUDIO|ad1|LRCK_1X_DIV\(7),
	combout => \DEAUDIO|ad1|LRCK_1X~0_combout\);

-- Location: FF_X73_Y42_N7
\DEAUDIO|ad1|LRCK_1X\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|u1|altpll_component|_clk1~clkctrl_outclk\,
	d => \DEAUDIO|ad1|LRCK_1X~0_combout\,
	clrn => \ALT_INV_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|ad1|LRCK_1X~q\);

-- Location: LCCOMB_X72_Y42_N18
\DEAUDIO|ad1|BCK_DIV~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|BCK_DIV~2_combout\ = (!\DEAUDIO|ad1|BCK_DIV\(0) & ((!\DEAUDIO|ad1|BCK_DIV\(2)) # (!\DEAUDIO|ad1|BCK_DIV\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|BCK_DIV\(1),
	datac => \DEAUDIO|ad1|BCK_DIV\(0),
	datad => \DEAUDIO|ad1|BCK_DIV\(2),
	combout => \DEAUDIO|ad1|BCK_DIV~2_combout\);

-- Location: FF_X72_Y42_N19
\DEAUDIO|ad1|BCK_DIV[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|u1|altpll_component|_clk1~clkctrl_outclk\,
	d => \DEAUDIO|ad1|BCK_DIV~2_combout\,
	clrn => \ALT_INV_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|ad1|BCK_DIV\(0));

-- Location: LCCOMB_X72_Y42_N24
\DEAUDIO|ad1|BCK_DIV~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|BCK_DIV~0_combout\ = (\DEAUDIO|ad1|BCK_DIV\(1) & (!\DEAUDIO|ad1|BCK_DIV\(2) & \DEAUDIO|ad1|BCK_DIV\(0))) # (!\DEAUDIO|ad1|BCK_DIV\(1) & (\DEAUDIO|ad1|BCK_DIV\(2) & !\DEAUDIO|ad1|BCK_DIV\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|BCK_DIV\(1),
	datac => \DEAUDIO|ad1|BCK_DIV\(2),
	datad => \DEAUDIO|ad1|BCK_DIV\(0),
	combout => \DEAUDIO|ad1|BCK_DIV~0_combout\);

-- Location: FF_X72_Y42_N25
\DEAUDIO|ad1|BCK_DIV[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|u1|altpll_component|_clk1~clkctrl_outclk\,
	d => \DEAUDIO|ad1|BCK_DIV~0_combout\,
	clrn => \ALT_INV_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|ad1|BCK_DIV\(2));

-- Location: LCCOMB_X72_Y42_N8
\DEAUDIO|ad1|BCK_DIV~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|BCK_DIV~1_combout\ = (!\DEAUDIO|ad1|BCK_DIV\(2) & (\DEAUDIO|ad1|BCK_DIV\(1) $ (\DEAUDIO|ad1|BCK_DIV\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|ad1|BCK_DIV\(2),
	datac => \DEAUDIO|ad1|BCK_DIV\(1),
	datad => \DEAUDIO|ad1|BCK_DIV\(0),
	combout => \DEAUDIO|ad1|BCK_DIV~1_combout\);

-- Location: FF_X72_Y42_N9
\DEAUDIO|ad1|BCK_DIV[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|u1|altpll_component|_clk1~clkctrl_outclk\,
	d => \DEAUDIO|ad1|BCK_DIV~1_combout\,
	clrn => \ALT_INV_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|ad1|BCK_DIV\(1));

-- Location: LCCOMB_X72_Y42_N20
\DEAUDIO|ad1|oAUD_BCK~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|oAUD_BCK~0_combout\ = \DEAUDIO|ad1|oAUD_BCK~q\ $ (((\DEAUDIO|ad1|BCK_DIV\(2) & ((\DEAUDIO|ad1|BCK_DIV\(1)) # (\DEAUDIO|ad1|BCK_DIV\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|BCK_DIV\(1),
	datab => \DEAUDIO|ad1|BCK_DIV\(2),
	datac => \DEAUDIO|ad1|oAUD_BCK~q\,
	datad => \DEAUDIO|ad1|BCK_DIV\(0),
	combout => \DEAUDIO|ad1|oAUD_BCK~0_combout\);

-- Location: FF_X72_Y42_N21
\DEAUDIO|ad1|oAUD_BCK\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|u1|altpll_component|_clk1~clkctrl_outclk\,
	d => \DEAUDIO|ad1|oAUD_BCK~0_combout\,
	clrn => \ALT_INV_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|ad1|oAUD_BCK~q\);

-- Location: LCCOMB_X75_Y43_N22
\DEAUDIO|u7|u0|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|u0|Mux0~1_combout\ = (\DEAUDIO|u7|u0|SD_COUNTER\(2) & (\DEAUDIO|u7|u0|SD_COUNTER\(0) & (\DEAUDIO|u7|u0|SD_COUNTER\(3) & \DEAUDIO|u7|u0|SD_COUNTER\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|u0|SD_COUNTER\(2),
	datab => \DEAUDIO|u7|u0|SD_COUNTER\(0),
	datac => \DEAUDIO|u7|u0|SD_COUNTER\(3),
	datad => \DEAUDIO|u7|u0|SD_COUNTER\(1),
	combout => \DEAUDIO|u7|u0|Mux0~1_combout\);

-- Location: LCCOMB_X73_Y43_N14
\DEAUDIO|u7|mI2C_DATA[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|mI2C_DATA[0]~0_combout\ = (!\flag~q\ & (!\DEAUDIO|u7|mSetup_ST.0000~q\ & ((\DEAUDIO|u7|LessThan1~0_combout\) # (!\DEAUDIO|u7|LUT_INDEX\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \flag~q\,
	datab => \DEAUDIO|u7|LUT_INDEX\(5),
	datac => \DEAUDIO|u7|mSetup_ST.0000~q\,
	datad => \DEAUDIO|u7|LessThan1~0_combout\,
	combout => \DEAUDIO|u7|mI2C_DATA[0]~0_combout\);

-- Location: LCCOMB_X74_Y43_N20
\DEAUDIO|u7|u0|SD[22]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|u0|SD[22]~0_combout\ = (\DEAUDIO|u7|u0|SD_COUNTER\(4) & (\DEAUDIO|u7|u0|SD_COUNTER\(2) & (\DEAUDIO|u7|u0|SD_COUNTER\(1) & \DEAUDIO|u7|u0|SD_COUNTER\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|u0|SD_COUNTER\(4),
	datab => \DEAUDIO|u7|u0|SD_COUNTER\(2),
	datac => \DEAUDIO|u7|u0|SD_COUNTER\(1),
	datad => \DEAUDIO|u7|u0|SD_COUNTER\(3),
	combout => \DEAUDIO|u7|u0|SD[22]~0_combout\);

-- Location: LCCOMB_X74_Y43_N26
\DEAUDIO|u7|u0|SD[22]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|u0|SD[22]~1_combout\ = (\DEAUDIO|u7|u0|SD_COUNTER\(5) & (\DEAUDIO|u7|u0|SD[22]~0_combout\ & (!\flag~q\ & !\DEAUDIO|u7|u0|SD_COUNTER\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|u0|SD_COUNTER\(5),
	datab => \DEAUDIO|u7|u0|SD[22]~0_combout\,
	datac => \flag~q\,
	datad => \DEAUDIO|u7|u0|SD_COUNTER\(0),
	combout => \DEAUDIO|u7|u0|SD[22]~1_combout\);

-- Location: M9K_X78_Y43_N0
\DEAUDIO|u7|Ram0_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000381430D20BFD02EEE0B7C82C8C0AC001100028800B0001008100000140510014000E7853980CE5800DE8033840CA0431123A83CE43E35FA8D5A0341207D001F24C77C5163B45218140800E8031200C305140103A1605D041500048041002038040C000281808F8019EC047B00868001A",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/DSDProject.rom0_I2C_AV_Config_fe53227f.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7|altsyncram:Ram0_rtl_0|altsyncram_cj81:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 6,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \DEAUDIO|u7|mI2C_CTRL_CLK~clkctrl_outclk\,
	clk1 => \DEAUDIO|u7|mI2C_CTRL_CLK~clkctrl_outclk\,
	ena0 => \DEAUDIO|u7|mI2C_DATA[0]~0_combout\,
	ena1 => \DEAUDIO|u7|u0|SD[22]~1_combout\,
	portaaddr => \DEAUDIO|u7|Ram0_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DEAUDIO|u7|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X75_Y43_N20
\DEAUDIO|u7|u0|Mux0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|u0|Mux0~8_combout\ = (\DEAUDIO|u7|u0|SD_COUNTER\(3) & ((\DEAUDIO|u7|u0|SD_COUNTER\(0) & (\DEAUDIO|u7|u0|SD\(6))) # (!\DEAUDIO|u7|u0|SD_COUNTER\(0) & ((\DEAUDIO|u7|u0|SD\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|u0|SD_COUNTER\(3),
	datab => \DEAUDIO|u7|u0|SD_COUNTER\(0),
	datac => \DEAUDIO|u7|u0|SD\(6),
	datad => \DEAUDIO|u7|u0|SD\(5),
	combout => \DEAUDIO|u7|u0|Mux0~8_combout\);

-- Location: LCCOMB_X75_Y43_N30
\DEAUDIO|u7|u0|Mux0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|u0|Mux0~9_combout\ = (\DEAUDIO|u7|u0|Mux0~8_combout\) # ((!\DEAUDIO|u7|u0|SD_COUNTER\(3) & (!\DEAUDIO|u7|u0|SD_COUNTER\(0) & !\DEAUDIO|u7|u0|SDO~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|u0|SD_COUNTER\(3),
	datab => \DEAUDIO|u7|u0|SD_COUNTER\(0),
	datac => \DEAUDIO|u7|u0|SDO~q\,
	datad => \DEAUDIO|u7|u0|Mux0~8_combout\,
	combout => \DEAUDIO|u7|u0|Mux0~9_combout\);

-- Location: LCCOMB_X75_Y43_N24
\DEAUDIO|u7|u0|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|u0|Mux0~2_combout\ = (\DEAUDIO|u7|u0|SD_COUNTER\(3) & (\DEAUDIO|u7|u0|SD_COUNTER\(0) & (\DEAUDIO|u7|u0|SD\(9)))) # (!\DEAUDIO|u7|u0|SD_COUNTER\(3) & (((\DEAUDIO|u7|u0|SD\(2))) # (!\DEAUDIO|u7|u0|SD_COUNTER\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|u0|SD_COUNTER\(3),
	datab => \DEAUDIO|u7|u0|SD_COUNTER\(0),
	datac => \DEAUDIO|u7|u0|SD\(9),
	datad => \DEAUDIO|u7|u0|SD\(2),
	combout => \DEAUDIO|u7|u0|Mux0~2_combout\);

-- Location: LCCOMB_X75_Y43_N14
\DEAUDIO|u7|u0|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|u0|Mux0~3_combout\ = (\DEAUDIO|u7|u0|SD_COUNTER\(0) & (((\DEAUDIO|u7|u0|Mux0~2_combout\)))) # (!\DEAUDIO|u7|u0|SD_COUNTER\(0) & ((\DEAUDIO|u7|u0|Mux0~2_combout\ & (\DEAUDIO|u7|u0|SD\(1))) # (!\DEAUDIO|u7|u0|Mux0~2_combout\ & 
-- ((\DEAUDIO|u7|u0|SD\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|u0|SD\(1),
	datab => \DEAUDIO|u7|u0|SD_COUNTER\(0),
	datac => \DEAUDIO|u7|u0|SD\(8),
	datad => \DEAUDIO|u7|u0|Mux0~2_combout\,
	combout => \DEAUDIO|u7|u0|Mux0~3_combout\);

-- Location: LCCOMB_X75_Y43_N8
\DEAUDIO|u7|u0|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|u0|Mux0~4_combout\ = (\DEAUDIO|u7|u0|SD_COUNTER\(3) & ((\DEAUDIO|u7|u0|SD\(7)) # ((\DEAUDIO|u7|u0|SD_COUNTER\(0))))) # (!\DEAUDIO|u7|u0|SD_COUNTER\(3) & (((\DEAUDIO|u7|u0|SD\(0)) # (!\DEAUDIO|u7|u0|SD_COUNTER\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|u0|SD_COUNTER\(3),
	datab => \DEAUDIO|u7|u0|SD\(7),
	datac => \DEAUDIO|u7|u0|SD_COUNTER\(0),
	datad => \DEAUDIO|u7|u0|SD\(0),
	combout => \DEAUDIO|u7|u0|Mux0~4_combout\);

-- Location: LCCOMB_X75_Y43_N2
\DEAUDIO|u7|u0|Mux0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|u0|Mux0~5_combout\ = (\DEAUDIO|u7|u0|SD_COUNTER\(3) & (\DEAUDIO|u7|u0|SD_COUNTER\(0) & ((\DEAUDIO|u7|u0|SD\(11))))) # (!\DEAUDIO|u7|u0|SD_COUNTER\(3) & (((\DEAUDIO|u7|u0|SD\(4))) # (!\DEAUDIO|u7|u0|SD_COUNTER\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|u0|SD_COUNTER\(3),
	datab => \DEAUDIO|u7|u0|SD_COUNTER\(0),
	datac => \DEAUDIO|u7|u0|SD\(4),
	datad => \DEAUDIO|u7|u0|SD\(11),
	combout => \DEAUDIO|u7|u0|Mux0~5_combout\);

-- Location: LCCOMB_X75_Y43_N16
\DEAUDIO|u7|u0|Mux0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|u0|Mux0~6_combout\ = (\DEAUDIO|u7|u0|SD_COUNTER\(0) & (((\DEAUDIO|u7|u0|Mux0~5_combout\)))) # (!\DEAUDIO|u7|u0|SD_COUNTER\(0) & ((\DEAUDIO|u7|u0|Mux0~5_combout\ & ((\DEAUDIO|u7|u0|SD\(3)))) # (!\DEAUDIO|u7|u0|Mux0~5_combout\ & 
-- (\DEAUDIO|u7|u0|SD\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|u0|SD\(10),
	datab => \DEAUDIO|u7|u0|SD\(3),
	datac => \DEAUDIO|u7|u0|SD_COUNTER\(0),
	datad => \DEAUDIO|u7|u0|Mux0~5_combout\,
	combout => \DEAUDIO|u7|u0|Mux0~6_combout\);

-- Location: LCCOMB_X75_Y43_N6
\DEAUDIO|u7|u0|Mux0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|u0|Mux0~7_combout\ = (\DEAUDIO|u7|u0|SD_COUNTER\(2) & (\DEAUDIO|u7|u0|SD_COUNTER\(1) & ((\DEAUDIO|u7|u0|Mux0~6_combout\)))) # (!\DEAUDIO|u7|u0|SD_COUNTER\(2) & (((\DEAUDIO|u7|u0|Mux0~4_combout\)) # (!\DEAUDIO|u7|u0|SD_COUNTER\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|u0|SD_COUNTER\(2),
	datab => \DEAUDIO|u7|u0|SD_COUNTER\(1),
	datac => \DEAUDIO|u7|u0|Mux0~4_combout\,
	datad => \DEAUDIO|u7|u0|Mux0~6_combout\,
	combout => \DEAUDIO|u7|u0|Mux0~7_combout\);

-- Location: LCCOMB_X75_Y43_N4
\DEAUDIO|u7|u0|Mux0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|u0|Mux0~10_combout\ = (\DEAUDIO|u7|u0|SD_COUNTER\(1) & (((\DEAUDIO|u7|u0|Mux0~7_combout\)))) # (!\DEAUDIO|u7|u0|SD_COUNTER\(1) & ((\DEAUDIO|u7|u0|Mux0~7_combout\ & (\DEAUDIO|u7|u0|Mux0~9_combout\)) # (!\DEAUDIO|u7|u0|Mux0~7_combout\ & 
-- ((\DEAUDIO|u7|u0|Mux0~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|u0|Mux0~9_combout\,
	datab => \DEAUDIO|u7|u0|SD_COUNTER\(1),
	datac => \DEAUDIO|u7|u0|Mux0~3_combout\,
	datad => \DEAUDIO|u7|u0|Mux0~7_combout\,
	combout => \DEAUDIO|u7|u0|Mux0~10_combout\);

-- Location: LCCOMB_X74_Y43_N4
\DEAUDIO|u7|u0|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|u0|Mux0~0_combout\ = (!\DEAUDIO|u7|u0|SD_COUNTER\(1) & !\DEAUDIO|u7|u0|SD_COUNTER\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DEAUDIO|u7|u0|SD_COUNTER\(1),
	datad => \DEAUDIO|u7|u0|SD_COUNTER\(3),
	combout => \DEAUDIO|u7|u0|Mux0~0_combout\);

-- Location: LCCOMB_X77_Y43_N28
\DEAUDIO|u7|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|LessThan2~0_combout\ = (!\DEAUDIO|u7|LUT_INDEX\(4) & (((!\DEAUDIO|u7|LUT_INDEX\(2) & !\DEAUDIO|u7|LUT_INDEX\(1))) # (!\DEAUDIO|u7|LUT_INDEX\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|LUT_INDEX\(2),
	datab => \DEAUDIO|u7|LUT_INDEX\(1),
	datac => \DEAUDIO|u7|LUT_INDEX\(3),
	datad => \DEAUDIO|u7|LUT_INDEX\(4),
	combout => \DEAUDIO|u7|LessThan2~0_combout\);

-- Location: LCCOMB_X73_Y43_N26
\DEAUDIO|u7|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|LessThan2~1_combout\ = (\DEAUDIO|u7|LessThan2~0_combout\ & !\DEAUDIO|u7|LUT_INDEX\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DEAUDIO|u7|LessThan2~0_combout\,
	datad => \DEAUDIO|u7|LUT_INDEX\(5),
	combout => \DEAUDIO|u7|LessThan2~1_combout\);

-- Location: FF_X73_Y43_N27
\DEAUDIO|u7|mI2C_DATA[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|u7|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \DEAUDIO|u7|LessThan2~1_combout\,
	ena => \DEAUDIO|u7|mI2C_DATA[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|u7|mI2C_DATA\(18));

-- Location: FF_X74_Y43_N7
\DEAUDIO|u7|u0|SD[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|u7|mI2C_CTRL_CLK~clkctrl_outclk\,
	asdata => \DEAUDIO|u7|mI2C_DATA\(18),
	sload => VCC,
	ena => \DEAUDIO|u7|u0|SD[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|u7|u0|SD\(18));

-- Location: LCCOMB_X74_Y43_N12
\DEAUDIO|u7|u0|Mux0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|u0|Mux0~13_combout\ = (\DEAUDIO|u7|u0|SD_COUNTER\(1) & ((\DEAUDIO|u7|u0|SD\(18)) # ((\DEAUDIO|u7|u0|SD_COUNTER\(3))))) # (!\DEAUDIO|u7|u0|SD_COUNTER\(1) & (((!\DEAUDIO|u7|u0|SDO~q\ & \DEAUDIO|u7|u0|SD_COUNTER\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|u0|SD\(18),
	datab => \DEAUDIO|u7|u0|SDO~q\,
	datac => \DEAUDIO|u7|u0|SD_COUNTER\(1),
	datad => \DEAUDIO|u7|u0|SD_COUNTER\(3),
	combout => \DEAUDIO|u7|u0|Mux0~13_combout\);

-- Location: LCCOMB_X74_Y43_N22
\DEAUDIO|u7|u0|Mux0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|u0|Mux0~14_combout\ = (\DEAUDIO|u7|u0|SD_COUNTER\(0) & (\DEAUDIO|u7|u0|SD_COUNTER\(2) & ((\DEAUDIO|u7|u0|Mux0~13_combout\)))) # (!\DEAUDIO|u7|u0|SD_COUNTER\(0) & (((\DEAUDIO|u7|u0|Mux0~0_combout\)) # (!\DEAUDIO|u7|u0|SD_COUNTER\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|u0|SD_COUNTER\(0),
	datab => \DEAUDIO|u7|u0|SD_COUNTER\(2),
	datac => \DEAUDIO|u7|u0|Mux0~0_combout\,
	datad => \DEAUDIO|u7|u0|Mux0~13_combout\,
	combout => \DEAUDIO|u7|u0|Mux0~14_combout\);

-- Location: LCCOMB_X73_Y43_N4
\DEAUDIO|u7|mI2C_DATA[22]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|mI2C_DATA[22]~1_combout\ = !\DEAUDIO|u7|LessThan2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DEAUDIO|u7|LessThan2~1_combout\,
	combout => \DEAUDIO|u7|mI2C_DATA[22]~1_combout\);

-- Location: FF_X73_Y43_N5
\DEAUDIO|u7|mI2C_DATA[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|u7|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \DEAUDIO|u7|mI2C_DATA[22]~1_combout\,
	ena => \DEAUDIO|u7|mI2C_DATA[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|u7|mI2C_DATA\(22));

-- Location: FF_X74_Y43_N19
\DEAUDIO|u7|u0|SD[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|u7|mI2C_CTRL_CLK~clkctrl_outclk\,
	asdata => \DEAUDIO|u7|mI2C_DATA\(22),
	sload => VCC,
	ena => \DEAUDIO|u7|u0|SD[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|u7|u0|SD\(22));

-- Location: LCCOMB_X74_Y43_N18
\DEAUDIO|u7|u0|Mux0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|u0|Mux0~11_combout\ = (\DEAUDIO|u7|u0|SD_COUNTER\(1) & ((\DEAUDIO|u7|u0|SD_COUNTER\(3) & (\DEAUDIO|u7|u0|SD\(22))) # (!\DEAUDIO|u7|u0|SD_COUNTER\(3) & ((\DEAUDIO|u7|u0|SD\(15)))))) # (!\DEAUDIO|u7|u0|SD_COUNTER\(1) & 
-- (!\DEAUDIO|u7|u0|SD_COUNTER\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|u0|SD_COUNTER\(1),
	datab => \DEAUDIO|u7|u0|SD_COUNTER\(3),
	datac => \DEAUDIO|u7|u0|SD\(22),
	datad => \DEAUDIO|u7|u0|SD\(15),
	combout => \DEAUDIO|u7|u0|Mux0~11_combout\);

-- Location: LCCOMB_X74_Y43_N8
\DEAUDIO|u7|u0|Mux0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|u0|Mux0~12_combout\ = (\DEAUDIO|u7|u0|SD_COUNTER\(1) & (((\DEAUDIO|u7|u0|Mux0~11_combout\)))) # (!\DEAUDIO|u7|u0|SD_COUNTER\(1) & ((\DEAUDIO|u7|u0|Mux0~11_combout\ & ((\DEAUDIO|u7|u0|SD\(13)))) # (!\DEAUDIO|u7|u0|Mux0~11_combout\ & 
-- (\DEAUDIO|u7|u0|SD\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|u0|SD\(18),
	datab => \DEAUDIO|u7|u0|SD_COUNTER\(1),
	datac => \DEAUDIO|u7|u0|SD\(13),
	datad => \DEAUDIO|u7|u0|Mux0~11_combout\,
	combout => \DEAUDIO|u7|u0|Mux0~12_combout\);

-- Location: LCCOMB_X74_Y43_N10
\DEAUDIO|u7|u0|Mux0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|u0|Mux0~15_combout\ = (\DEAUDIO|u7|u0|SD_COUNTER\(3) & (\DEAUDIO|u7|u0|SD\(18))) # (!\DEAUDIO|u7|u0|SD_COUNTER\(3) & ((\DEAUDIO|u7|u0|SD\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|u0|SD\(18),
	datac => \DEAUDIO|u7|u0|SD\(14),
	datad => \DEAUDIO|u7|u0|SD_COUNTER\(3),
	combout => \DEAUDIO|u7|u0|Mux0~15_combout\);

-- Location: LCCOMB_X74_Y43_N16
\DEAUDIO|u7|u0|Mux0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|u0|Mux0~16_combout\ = (\DEAUDIO|u7|u0|SD_COUNTER\(1) & (((\DEAUDIO|u7|u0|Mux0~15_combout\)))) # (!\DEAUDIO|u7|u0|SD_COUNTER\(1) & (!\DEAUDIO|u7|u0|SD_COUNTER\(3) & (\DEAUDIO|u7|u0|SD\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|u0|SD_COUNTER\(1),
	datab => \DEAUDIO|u7|u0|SD_COUNTER\(3),
	datac => \DEAUDIO|u7|u0|SD\(12),
	datad => \DEAUDIO|u7|u0|Mux0~15_combout\,
	combout => \DEAUDIO|u7|u0|Mux0~16_combout\);

-- Location: LCCOMB_X74_Y43_N14
\DEAUDIO|u7|u0|Mux0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|u0|Mux0~17_combout\ = (\DEAUDIO|u7|u0|Mux0~14_combout\ & ((\DEAUDIO|u7|u0|SD_COUNTER\(2)) # ((\DEAUDIO|u7|u0|Mux0~16_combout\)))) # (!\DEAUDIO|u7|u0|Mux0~14_combout\ & (!\DEAUDIO|u7|u0|SD_COUNTER\(2) & (\DEAUDIO|u7|u0|Mux0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|u0|Mux0~14_combout\,
	datab => \DEAUDIO|u7|u0|SD_COUNTER\(2),
	datac => \DEAUDIO|u7|u0|Mux0~12_combout\,
	datad => \DEAUDIO|u7|u0|Mux0~16_combout\,
	combout => \DEAUDIO|u7|u0|Mux0~17_combout\);

-- Location: LCCOMB_X75_Y43_N10
\DEAUDIO|u7|u0|Mux0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|u0|Mux0~18_combout\ = (\DEAUDIO|u7|u0|SD_COUNTER\(4) & (\DEAUDIO|u7|u0|SD_COUNTER\(5) & ((\DEAUDIO|u7|u0|Mux0~17_combout\)))) # (!\DEAUDIO|u7|u0|SD_COUNTER\(4) & (((\DEAUDIO|u7|u0|Mux0~10_combout\)) # (!\DEAUDIO|u7|u0|SD_COUNTER\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|u0|SD_COUNTER\(4),
	datab => \DEAUDIO|u7|u0|SD_COUNTER\(5),
	datac => \DEAUDIO|u7|u0|Mux0~10_combout\,
	datad => \DEAUDIO|u7|u0|Mux0~17_combout\,
	combout => \DEAUDIO|u7|u0|Mux0~18_combout\);

-- Location: LCCOMB_X75_Y43_N12
\DEAUDIO|u7|u0|Mux0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|u0|Mux0~19_combout\ = (\DEAUDIO|u7|u0|SD_COUNTER\(5) & (((!\DEAUDIO|u7|u0|Mux0~18_combout\)))) # (!\DEAUDIO|u7|u0|SD_COUNTER\(5) & (\DEAUDIO|u7|u0|SDO~q\ & ((\DEAUDIO|u7|u0|Mux0~18_combout\) # (!\DEAUDIO|u7|u0|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|u0|Mux0~1_combout\,
	datab => \DEAUDIO|u7|u0|SD_COUNTER\(5),
	datac => \DEAUDIO|u7|u0|SDO~q\,
	datad => \DEAUDIO|u7|u0|Mux0~18_combout\,
	combout => \DEAUDIO|u7|u0|Mux0~19_combout\);

-- Location: FF_X75_Y43_N13
\DEAUDIO|u7|u0|SDO\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|u7|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \DEAUDIO|u7|u0|Mux0~19_combout\,
	clrn => \ALT_INV_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|u7|u0|SDO~q\);

-- Location: LCCOMB_X75_Y23_N12
\Mod0|auto_generated|divider|my_abs_num|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|_~4_combout\ = count(16) $ (count(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => count(16),
	datad => count(31),
	combout => \Mod0|auto_generated|divider|my_abs_num|_~4_combout\);

-- Location: LCCOMB_X75_Y23_N18
\Mod0|auto_generated|divider|my_abs_num|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|_~3_combout\ = count(17) $ (count(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(17),
	datad => count(31),
	combout => \Mod0|auto_generated|divider|my_abs_num|_~3_combout\);

-- Location: LCCOMB_X75_Y23_N8
\Mod0|auto_generated|divider|my_abs_num|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|_~2_combout\ = count(18) $ (count(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => count(18),
	datad => count(31),
	combout => \Mod0|auto_generated|divider|my_abs_num|_~2_combout\);

-- Location: LCCOMB_X80_Y22_N12
\Mod0|auto_generated|divider|my_abs_num|cs2a[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\ = (count(31) & (!count(0) & (!count(1) & !count(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(31),
	datab => count(0),
	datac => count(1),
	datad => count(2),
	combout => \Mod0|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\);

-- Location: LCCOMB_X80_Y22_N14
\Mod0|auto_generated|divider|my_abs_num|cs2a[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\ & ((count(31) & (!count(3) & !count(4))) # (!count(31) & (count(3) & count(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(31),
	datab => count(3),
	datac => count(4),
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\);

-- Location: LCCOMB_X81_Y24_N4
\Mod0|auto_generated|divider|my_abs_num|cs2a[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\ & ((count(6) & (!count(31) & count(5))) # (!count(6) & (count(31) & !count(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\,
	datab => count(6),
	datac => count(31),
	datad => count(5),
	combout => \Mod0|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\);

-- Location: LCCOMB_X76_Y23_N12
\Div0|auto_generated|divider|my_abs_num|cs2a[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs2a[8]~8_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\ & ((count(31) & (!count(7) & !count(8))) # (!count(31) & (count(7) & count(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(31),
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\,
	datac => count(7),
	datad => count(8),
	combout => \Div0|auto_generated|divider|my_abs_num|cs2a[8]~8_combout\);

-- Location: LCCOMB_X76_Y23_N30
\Mod0|auto_generated|divider|my_abs_num|cs2a[10]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[10]~3_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs2a[8]~8_combout\ & ((count(9) & (count(10) & !count(31))) # (!count(9) & (!count(10) & count(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(9),
	datab => count(10),
	datac => count(31),
	datad => \Div0|auto_generated|divider|my_abs_num|cs2a[8]~8_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|cs2a[10]~3_combout\);

-- Location: LCCOMB_X73_Y25_N8
\Div0|auto_generated|divider|my_abs_num|cs2a[12]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs2a[12]~9_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[10]~3_combout\ & ((count(12) & (count(11) & !count(31))) # (!count(12) & (!count(11) & count(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(12),
	datab => count(11),
	datac => count(31),
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[10]~3_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|cs2a[12]~9_combout\);

-- Location: LCCOMB_X75_Y23_N0
\Mod0|auto_generated|divider|my_abs_num|cs2a[15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[15]~4_combout\ = (count(15) & ((count(13)) # (count(31)))) # (!count(15) & (count(13) & count(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(15),
	datac => count(13),
	datad => count(31),
	combout => \Mod0|auto_generated|divider|my_abs_num|cs2a[15]~4_combout\);

-- Location: LCCOMB_X75_Y23_N10
\Mod0|auto_generated|divider|my_abs_num|cs2a[15]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[15]~5_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs2a[12]~9_combout\ & ((count(31) & (!count(14) & !\Mod0|auto_generated|divider|my_abs_num|cs2a[15]~4_combout\)) # (!count(31) & (count(14) & 
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[15]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|cs2a[12]~9_combout\,
	datab => count(31),
	datac => count(14),
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[15]~4_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|cs2a[15]~5_combout\);

-- Location: LCCOMB_X75_Y23_N26
\Mod0|auto_generated|divider|my_abs_num|cs2a[18]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[18]~6_combout\ = (\Mod0|auto_generated|divider|my_abs_num|_~4_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~3_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~2_combout\ & 
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[15]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|_~4_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|_~3_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|_~2_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[15]~5_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|cs2a[18]~6_combout\);

-- Location: LCCOMB_X73_Y21_N12
\Mod0|auto_generated|divider|my_abs_num|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|_~0_combout\ = count(22) $ (count(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => count(22),
	datad => count(31),
	combout => \Mod0|auto_generated|divider|my_abs_num|_~0_combout\);

-- Location: LCCOMB_X73_Y21_N18
\Mod0|auto_generated|divider|my_abs_num|_~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|_~7_combout\ = count(23) $ (count(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => count(23),
	datad => count(31),
	combout => \Mod0|auto_generated|divider|my_abs_num|_~7_combout\);

-- Location: LCCOMB_X74_Y22_N18
\Mod0|auto_generated|divider|my_abs_num|_~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|_~5_combout\ = count(31) $ (count(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => count(31),
	datac => count(19),
	combout => \Mod0|auto_generated|divider|my_abs_num|_~5_combout\);

-- Location: LCCOMB_X74_Y22_N8
\Mod0|auto_generated|divider|my_abs_num|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|_~1_combout\ = count(31) $ (count(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => count(31),
	datac => count(21),
	combout => \Mod0|auto_generated|divider|my_abs_num|_~1_combout\);

-- Location: LCCOMB_X74_Y22_N20
\Mod0|auto_generated|divider|my_abs_num|_~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|_~6_combout\ = count(31) $ (count(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => count(31),
	datad => count(20),
	combout => \Mod0|auto_generated|divider|my_abs_num|_~6_combout\);

-- Location: LCCOMB_X74_Y22_N2
\Div0|auto_generated|divider|my_abs_num|cs2a[21]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs2a[21]~10_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[18]~6_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~5_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~1_combout\ & 
-- \Mod0|auto_generated|divider|my_abs_num|_~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|cs2a[18]~6_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|_~5_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|_~1_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|_~6_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|cs2a[21]~10_combout\);

-- Location: LCCOMB_X73_Y21_N28
\Mod0|auto_generated|divider|my_abs_num|_~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|_~8_combout\ = count(24) $ (count(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => count(24),
	datad => count(31),
	combout => \Mod0|auto_generated|divider|my_abs_num|_~8_combout\);

-- Location: LCCOMB_X73_Y21_N30
\Div0|auto_generated|divider|my_abs_num|cs2a[24]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs2a[24]~11_combout\ = (\Mod0|auto_generated|divider|my_abs_num|_~0_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~7_combout\ & (\Div0|auto_generated|divider|my_abs_num|cs2a[21]~10_combout\ & 
-- \Mod0|auto_generated|divider|my_abs_num|_~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|_~0_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|_~7_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[21]~10_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|_~8_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|cs2a[24]~11_combout\);

-- Location: LCCOMB_X69_Y22_N8
\Mod0|auto_generated|divider|my_abs_num|cs2a[26]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[26]~7_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs2a[24]~11_combout\ & ((count(26) & (!count(31) & count(25))) # (!count(26) & (count(31) & !count(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(26),
	datab => count(31),
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[24]~11_combout\,
	datad => count(25),
	combout => \Mod0|auto_generated|divider|my_abs_num|cs2a[26]~7_combout\);

-- Location: LCCOMB_X75_Y22_N4
\Div0|auto_generated|divider|my_abs_num|cs2a[28]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs2a[28]~12_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[26]~7_combout\ & ((count(31) & (!count(28) & !count(27))) # (!count(31) & (count(28) & count(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|cs2a[26]~7_combout\,
	datab => count(31),
	datac => count(28),
	datad => count(27),
	combout => \Div0|auto_generated|divider|my_abs_num|cs2a[28]~12_combout\);

-- Location: LCCOMB_X69_Y24_N8
\Mod0|auto_generated|divider|my_abs_num|cs2a[30]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[30]~8_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs2a[28]~12_combout\ & ((count(31) & (!count(29) & !count(30))) # (!count(31) & (count(29) & count(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(31),
	datab => count(29),
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[28]~12_combout\,
	datad => count(30),
	combout => \Mod0|auto_generated|divider|my_abs_num|cs2a[30]~8_combout\);

-- Location: LCCOMB_X69_Y24_N10
\Mod0|auto_generated|divider|my_abs_num|cs2a[30]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[30]~9_combout\ = count(30) $ (((\Div0|auto_generated|divider|my_abs_num|cs2a[28]~12_combout\ & ((count(29)))) # (!\Div0|auto_generated|divider|my_abs_num|cs2a[28]~12_combout\ & (count(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(31),
	datab => count(29),
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[28]~12_combout\,
	datad => count(30),
	combout => \Mod0|auto_generated|divider|my_abs_num|cs2a[30]~9_combout\);

-- Location: LCCOMB_X75_Y22_N26
\Div0|auto_generated|divider|my_abs_num|cs2a[29]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs2a[29]~13_combout\ = (count(28) & ((count(31)) # (count(27)))) # (!count(28) & (count(31) & count(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => count(28),
	datac => count(31),
	datad => count(27),
	combout => \Div0|auto_generated|divider|my_abs_num|cs2a[29]~13_combout\);

-- Location: LCCOMB_X74_Y22_N12
\Div0|auto_generated|divider|my_abs_num|cs2a[29]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs2a[29]~14_combout\ = count(29) $ (((\Mod0|auto_generated|divider|my_abs_num|cs2a[26]~7_combout\ & (\Div0|auto_generated|divider|my_abs_num|cs2a[29]~13_combout\)) # 
-- (!\Mod0|auto_generated|divider|my_abs_num|cs2a[26]~7_combout\ & ((count(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|cs2a[26]~7_combout\,
	datab => \Div0|auto_generated|divider|my_abs_num|cs2a[29]~13_combout\,
	datac => count(31),
	datad => count(29),
	combout => \Div0|auto_generated|divider|my_abs_num|cs2a[29]~14_combout\);

-- Location: LCCOMB_X67_Y24_N0
\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \Div0|auto_generated|divider|my_abs_num|cs2a[29]~14_combout\ $ (VCC)
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\Div0|auto_generated|divider|my_abs_num|cs2a[29]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|my_abs_num|cs2a[29]~14_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X67_Y24_N2
\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[30]~9_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # 
-- (!\Mod0|auto_generated|divider|my_abs_num|cs2a[30]~9_combout\ & (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|my_abs_num|cs2a[30]~9_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|cs2a[30]~9_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X67_Y24_N4
\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[30]~8_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # 
-- (!\Mod0|auto_generated|divider|my_abs_num|cs2a[30]~8_combout\ & (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\Mod0|auto_generated|divider|my_abs_num|cs2a[30]~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[30]~8_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X67_Y24_N6
\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X66_Y24_N12
\Mod0|auto_generated|divider|divider|StageOut[21]~311\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[21]~311_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[21]~311_combout\);

-- Location: LCCOMB_X67_Y24_N12
\Mod0|auto_generated|divider|divider|StageOut[21]~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[21]~310_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod0|auto_generated|divider|my_abs_num|cs2a[30]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[30]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[21]~310_combout\);

-- Location: LCCOMB_X66_Y24_N2
\Mod0|auto_generated|divider|divider|StageOut[20]~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[20]~312_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod0|auto_generated|divider|my_abs_num|cs2a[30]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[30]~9_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[20]~312_combout\);

-- Location: LCCOMB_X66_Y24_N8
\Mod0|auto_generated|divider|divider|StageOut[20]~313\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[20]~313_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[20]~313_combout\);

-- Location: LCCOMB_X66_Y24_N6
\Mod0|auto_generated|divider|divider|StageOut[19]~315\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[19]~315_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[19]~315_combout\);

-- Location: LCCOMB_X67_Y24_N22
\Mod0|auto_generated|divider|divider|StageOut[19]~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[19]~314_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div0|auto_generated|divider|my_abs_num|cs2a[29]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[29]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[19]~314_combout\);

-- Location: LCCOMB_X75_Y22_N20
\Div0|auto_generated|divider|my_abs_num|cs2a[28]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs2a[28]~15_combout\ = count(28) $ (((\Mod0|auto_generated|divider|my_abs_num|cs2a[26]~7_combout\ & ((count(27)))) # (!\Mod0|auto_generated|divider|my_abs_num|cs2a[26]~7_combout\ & (count(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|cs2a[26]~7_combout\,
	datab => count(31),
	datac => count(28),
	datad => count(27),
	combout => \Div0|auto_generated|divider|my_abs_num|cs2a[28]~15_combout\);

-- Location: LCCOMB_X66_Y24_N10
\Mod0|auto_generated|divider|divider|StageOut[18]~317\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[18]~317_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs2a[28]~15_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[28]~15_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[18]~317_combout\);

-- Location: LCCOMB_X66_Y24_N4
\Mod0|auto_generated|divider|divider|StageOut[18]~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[18]~316_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs2a[28]~15_combout\ & \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[28]~15_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[18]~316_combout\);

-- Location: LCCOMB_X66_Y24_N18
\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[18]~317_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[18]~316_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[18]~317_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[18]~316_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[18]~317_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[18]~316_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X66_Y24_N20
\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[19]~315_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[19]~314_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[19]~315_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[19]~314_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[19]~315_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[19]~314_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[19]~315_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[19]~314_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X66_Y24_N22
\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[20]~312_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[20]~313_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[20]~312_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[20]~313_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[20]~312_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[20]~313_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[20]~312_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[20]~313_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X66_Y24_N24
\Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[21]~311_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[21]~310_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[21]~311_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[21]~310_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[21]~311_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[21]~310_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[21]~311_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[21]~310_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X66_Y24_N26
\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X66_Y24_N16
\Mod0|auto_generated|divider|divider|StageOut[28]~577\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[28]~577_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- (\Mod0|auto_generated|divider|my_abs_num|cs2a[30]~8_combout\)) # (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[30]~8_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[28]~577_combout\);

-- Location: LCCOMB_X66_Y24_N28
\Mod0|auto_generated|divider|divider|StageOut[28]~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[28]~318_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[28]~318_combout\);

-- Location: LCCOMB_X66_Y24_N0
\Mod0|auto_generated|divider|divider|StageOut[27]~578\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[27]~578_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- (\Mod0|auto_generated|divider|my_abs_num|cs2a[30]~9_combout\)) # (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[30]~9_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[27]~578_combout\);

-- Location: LCCOMB_X66_Y23_N4
\Mod0|auto_generated|divider|divider|StageOut[27]~319\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[27]~319_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[27]~319_combout\);

-- Location: LCCOMB_X66_Y24_N14
\Mod0|auto_generated|divider|divider|StageOut[26]~579\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[26]~579_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|cs2a[29]~14_combout\)) # (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Div0|auto_generated|divider|my_abs_num|cs2a[29]~14_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[26]~579_combout\);

-- Location: LCCOMB_X66_Y23_N30
\Mod0|auto_generated|divider|divider|StageOut[26]~320\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[26]~320_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[26]~320_combout\);

-- Location: LCCOMB_X66_Y24_N30
\Mod0|auto_generated|divider|divider|StageOut[25]~322\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[25]~322_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[25]~322_combout\);

-- Location: LCCOMB_X66_Y23_N0
\Mod0|auto_generated|divider|divider|StageOut[25]~321\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[25]~321_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs2a[28]~15_combout\ & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[28]~15_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[25]~321_combout\);

-- Location: LCCOMB_X66_Y23_N22
\Mod0|auto_generated|divider|divider|StageOut[24]~323\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[24]~323_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (count(31) $ (count(27) $ (\Mod0|auto_generated|divider|my_abs_num|cs2a[26]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(31),
	datab => count(27),
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[26]~7_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[24]~323_combout\);

-- Location: LCCOMB_X66_Y23_N28
\Mod0|auto_generated|divider|divider|StageOut[24]~324\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[24]~324_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (count(31) $ (count(27) $ (\Mod0|auto_generated|divider|my_abs_num|cs2a[26]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(31),
	datab => count(27),
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[26]~7_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[24]~324_combout\);

-- Location: LCCOMB_X66_Y23_N10
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[24]~323_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[24]~324_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[24]~323_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[24]~324_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[24]~323_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[24]~324_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X66_Y23_N12
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[25]~322_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[25]~321_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[25]~322_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[25]~321_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[25]~322_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[25]~321_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[25]~322_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[25]~321_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X66_Y23_N14
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[26]~579_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[26]~320_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[26]~579_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[26]~320_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[26]~579_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[26]~320_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[26]~579_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[26]~320_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X66_Y23_N16
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[27]~578_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[27]~319_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[27]~578_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[27]~319_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[27]~578_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[27]~319_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[27]~578_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[27]~319_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X66_Y23_N18
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[28]~577_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[28]~318_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[28]~577_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[28]~318_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\);

-- Location: LCCOMB_X66_Y23_N20
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X67_Y23_N6
\Mod0|auto_generated|divider|divider|StageOut[33]~326\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[33]~326_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[33]~326_combout\);

-- Location: LCCOMB_X66_Y23_N24
\Mod0|auto_generated|divider|divider|StageOut[33]~499\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[33]~499_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[26]~579_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[26]~579_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[33]~499_combout\);

-- Location: LCCOMB_X66_Y23_N26
\Mod0|auto_generated|divider|divider|StageOut[32]~580\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[32]~580_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\Div0|auto_generated|divider|my_abs_num|cs2a[28]~15_combout\))) # (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[28]~15_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[32]~580_combout\);

-- Location: LCCOMB_X67_Y23_N8
\Mod0|auto_generated|divider|divider|StageOut[32]~327\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[32]~327_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[32]~327_combout\);

-- Location: LCCOMB_X67_Y23_N10
\Mod0|auto_generated|divider|divider|StageOut[31]~329\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[31]~329_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[31]~329_combout\);

-- Location: LCCOMB_X66_Y23_N6
\Mod0|auto_generated|divider|divider|StageOut[31]~328\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[31]~328_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (count(31) $ (count(27) $ (\Mod0|auto_generated|divider|my_abs_num|cs2a[26]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(31),
	datab => count(27),
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[26]~7_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[31]~328_combout\);

-- Location: LCCOMB_X68_Y23_N28
\Mod0|auto_generated|divider|my_abs_num|cs2a[26]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[26]~10_combout\ = count(26) $ (((\Div0|auto_generated|divider|my_abs_num|cs2a[24]~11_combout\ & ((count(25)))) # (!\Div0|auto_generated|divider|my_abs_num|cs2a[24]~11_combout\ & (count(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(31),
	datab => count(26),
	datac => count(25),
	datad => \Div0|auto_generated|divider|my_abs_num|cs2a[24]~11_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|cs2a[26]~10_combout\);

-- Location: LCCOMB_X66_Y23_N8
\Mod0|auto_generated|divider|divider|StageOut[30]~330\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[30]~330_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|my_abs_num|cs2a[26]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[26]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[30]~330_combout\);

-- Location: LCCOMB_X67_Y23_N0
\Mod0|auto_generated|divider|divider|StageOut[30]~331\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[30]~331_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|my_abs_num|cs2a[26]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[26]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[30]~331_combout\);

-- Location: LCCOMB_X67_Y23_N20
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[30]~330_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[30]~331_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[30]~330_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[30]~331_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[30]~330_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[30]~331_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X67_Y23_N22
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[31]~329_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[31]~328_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[31]~329_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[31]~328_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[31]~329_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[31]~328_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[31]~329_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[31]~328_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X67_Y23_N24
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[32]~580_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[32]~327_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[32]~580_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[32]~327_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[32]~580_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[32]~327_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[32]~580_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[32]~327_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X67_Y23_N26
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[33]~326_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[33]~499_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[33]~326_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[33]~499_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[33]~326_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[33]~499_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[33]~326_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[33]~499_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X66_Y23_N2
\Mod0|auto_generated|divider|divider|StageOut[34]~498\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[34]~498_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[27]~578_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[27]~578_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[34]~498_combout\);

-- Location: LCCOMB_X67_Y23_N16
\Mod0|auto_generated|divider|divider|StageOut[34]~325\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[34]~325_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[34]~325_combout\);

-- Location: LCCOMB_X67_Y23_N28
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[34]~498_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[34]~325_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[34]~498_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[34]~325_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\);

-- Location: LCCOMB_X67_Y23_N30
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\);

-- Location: LCCOMB_X67_Y23_N2
\Mod0|auto_generated|divider|divider|StageOut[40]~332\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[40]~332_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[40]~332_combout\);

-- Location: LCCOMB_X67_Y23_N18
\Mod0|auto_generated|divider|divider|StageOut[40]~500\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[40]~500_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[33]~499_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[33]~499_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[40]~500_combout\);

-- Location: LCCOMB_X67_Y23_N12
\Mod0|auto_generated|divider|divider|StageOut[39]~501\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[39]~501_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[32]~580_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[32]~580_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[39]~501_combout\);

-- Location: LCCOMB_X68_Y23_N2
\Mod0|auto_generated|divider|divider|StageOut[39]~333\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[39]~333_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[39]~333_combout\);

-- Location: LCCOMB_X67_Y23_N14
\Mod0|auto_generated|divider|divider|StageOut[38]~502\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[38]~502_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[31]~328_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[31]~328_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[38]~502_combout\);

-- Location: LCCOMB_X68_Y23_N24
\Mod0|auto_generated|divider|divider|StageOut[38]~334\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[38]~334_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[38]~334_combout\);

-- Location: LCCOMB_X68_Y23_N26
\Mod0|auto_generated|divider|divider|StageOut[37]~335\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[37]~335_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|my_abs_num|cs2a[26]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[26]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[37]~335_combout\);

-- Location: LCCOMB_X67_Y23_N4
\Mod0|auto_generated|divider|divider|StageOut[37]~336\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[37]~336_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[37]~336_combout\);

-- Location: LCCOMB_X68_Y23_N30
\Mod0|auto_generated|divider|divider|StageOut[36]~504\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[36]~504_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & (count(31) $ (count(25) $ (\Div0|auto_generated|divider|my_abs_num|cs2a[24]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(31),
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datac => count(25),
	datad => \Div0|auto_generated|divider|my_abs_num|cs2a[24]~11_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[36]~504_combout\);

-- Location: LCCOMB_X68_Y23_N4
\Mod0|auto_generated|divider|divider|StageOut[36]~503\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[36]~503_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & (count(31) $ (count(25) $ (\Div0|auto_generated|divider|my_abs_num|cs2a[24]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(31),
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datac => count(25),
	datad => \Div0|auto_generated|divider|my_abs_num|cs2a[24]~11_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[36]~503_combout\);

-- Location: LCCOMB_X68_Y23_N6
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[36]~504_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[36]~503_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[36]~504_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[36]~503_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[36]~504_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[36]~503_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X68_Y23_N8
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[37]~335_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[37]~336_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[37]~335_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[37]~336_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[37]~335_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[37]~336_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[37]~335_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[37]~336_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X68_Y23_N10
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[38]~502_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[38]~334_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[38]~502_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[38]~334_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[38]~502_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[38]~334_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[38]~502_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[38]~334_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X68_Y23_N12
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[39]~501_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[39]~333_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[39]~501_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[39]~333_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[39]~501_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[39]~333_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[39]~501_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[39]~333_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X68_Y23_N14
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[40]~332_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[40]~500_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[40]~332_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[40]~500_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\);

-- Location: LCCOMB_X68_Y23_N16
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\);

-- Location: LCCOMB_X69_Y23_N10
\Mod0|auto_generated|divider|divider|StageOut[43]~340\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[43]~340_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[43]~340_combout\);

-- Location: LCCOMB_X68_Y23_N20
\Mod0|auto_generated|divider|divider|StageOut[43]~507\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[43]~507_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & (count(31) $ (count(25) $ (\Div0|auto_generated|divider|my_abs_num|cs2a[24]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(31),
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datac => count(25),
	datad => \Div0|auto_generated|divider|my_abs_num|cs2a[24]~11_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[43]~507_combout\);

-- Location: LCCOMB_X73_Y21_N4
\Div0|auto_generated|divider|my_abs_num|cs2a[24]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs2a[24]~16_combout\ = \Mod0|auto_generated|divider|my_abs_num|_~8_combout\ $ (((\Mod0|auto_generated|divider|my_abs_num|_~0_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~7_combout\ & 
-- \Div0|auto_generated|divider|my_abs_num|cs2a[21]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|_~0_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|_~7_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[21]~10_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|_~8_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|cs2a[24]~16_combout\);

-- Location: LCCOMB_X69_Y23_N26
\Mod0|auto_generated|divider|divider|StageOut[42]~342\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[42]~342_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & \Div0|auto_generated|divider|my_abs_num|cs2a[24]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs2a[24]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[42]~342_combout\);

-- Location: LCCOMB_X69_Y23_N4
\Mod0|auto_generated|divider|divider|StageOut[42]~341\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[42]~341_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & \Div0|auto_generated|divider|my_abs_num|cs2a[24]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs2a[24]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[42]~341_combout\);

-- Location: LCCOMB_X69_Y23_N12
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[42]~342_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[42]~341_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[42]~342_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[42]~341_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[42]~342_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[42]~341_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X69_Y23_N14
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[43]~340_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[43]~507_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[43]~340_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[43]~507_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[43]~340_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[43]~507_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[43]~340_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[43]~507_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X68_Y23_N0
\Mod0|auto_generated|divider|divider|StageOut[46]~505\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[46]~505_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[39]~501_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[39]~501_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[46]~505_combout\);

-- Location: LCCOMB_X69_Y23_N8
\Mod0|auto_generated|divider|divider|StageOut[46]~337\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[46]~337_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[46]~337_combout\);

-- Location: LCCOMB_X69_Y23_N30
\Mod0|auto_generated|divider|divider|StageOut[45]~338\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[45]~338_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[45]~338_combout\);

-- Location: LCCOMB_X68_Y23_N22
\Mod0|auto_generated|divider|divider|StageOut[45]~506\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[45]~506_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[38]~502_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[38]~502_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[45]~506_combout\);

-- Location: LCCOMB_X69_Y23_N24
\Mod0|auto_generated|divider|divider|StageOut[44]~339\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[44]~339_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[44]~339_combout\);

-- Location: LCCOMB_X68_Y23_N18
\Mod0|auto_generated|divider|divider|StageOut[44]~581\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[44]~581_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & 
-- (\Mod0|auto_generated|divider|my_abs_num|cs2a[26]~10_combout\)) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|cs2a[26]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[44]~581_combout\);

-- Location: LCCOMB_X69_Y23_N16
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[44]~339_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[44]~581_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[44]~339_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[44]~581_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[44]~339_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[44]~581_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[44]~339_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[44]~581_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X69_Y23_N18
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[45]~338_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[45]~506_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[45]~338_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[45]~506_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[45]~338_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[45]~506_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[45]~338_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[45]~506_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\);

-- Location: LCCOMB_X69_Y23_N20
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[46]~505_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[46]~337_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[46]~505_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[46]~337_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\);

-- Location: LCCOMB_X69_Y23_N22
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\);

-- Location: LCCOMB_X69_Y23_N6
\Mod0|auto_generated|divider|divider|StageOut[50]~510\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[50]~510_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[43]~507_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[43]~507_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[50]~510_combout\);

-- Location: LCCOMB_X69_Y23_N2
\Mod0|auto_generated|divider|divider|StageOut[52]~508\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[52]~508_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[45]~506_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[45]~506_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[52]~508_combout\);

-- Location: LCCOMB_X69_Y23_N28
\Mod0|auto_generated|divider|divider|StageOut[52]~343\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[52]~343_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[52]~343_combout\);

-- Location: LCCOMB_X69_Y23_N0
\Mod0|auto_generated|divider|divider|StageOut[51]~509\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[51]~509_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[44]~581_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[44]~581_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[51]~509_combout\);

-- Location: LCCOMB_X70_Y23_N4
\Mod0|auto_generated|divider|divider|StageOut[51]~344\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[51]~344_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[51]~344_combout\);

-- Location: LCCOMB_X70_Y23_N26
\Mod0|auto_generated|divider|divider|StageOut[50]~345\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[50]~345_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[50]~345_combout\);

-- Location: LCCOMB_X70_Y23_N30
\Mod0|auto_generated|divider|divider|StageOut[49]~347\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[49]~347_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[49]~347_combout\);

-- Location: LCCOMB_X70_Y23_N8
\Mod0|auto_generated|divider|divider|StageOut[49]~346\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[49]~346_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & \Div0|auto_generated|divider|my_abs_num|cs2a[24]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[24]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[49]~346_combout\);

-- Location: LCCOMB_X74_Y22_N10
\Div0|auto_generated|divider|my_abs_num|cs2a[20]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs2a[20]~17_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[18]~6_combout\ & ((count(20) & (count(19) & !count(31))) # (!count(20) & (!count(19) & count(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(20),
	datab => count(19),
	datac => count(31),
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[18]~6_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|cs2a[20]~17_combout\);

-- Location: LCCOMB_X74_Y22_N4
\Mod0|auto_generated|divider|my_abs_num|cs2a[22]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[22]~11_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs2a[20]~17_combout\ & ((count(31) & (!count(22) & !count(21))) # (!count(31) & (count(22) & count(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|cs2a[20]~17_combout\,
	datab => count(31),
	datac => count(22),
	datad => count(21),
	combout => \Mod0|auto_generated|divider|my_abs_num|cs2a[22]~11_combout\);

-- Location: LCCOMB_X70_Y23_N6
\Mod0|auto_generated|divider|divider|StageOut[48]~349\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[48]~349_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & (count(31) $ (count(23) $ (\Mod0|auto_generated|divider|my_abs_num|cs2a[22]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(31),
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => count(23),
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[22]~11_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[48]~349_combout\);

-- Location: LCCOMB_X70_Y23_N28
\Mod0|auto_generated|divider|divider|StageOut[48]~348\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[48]~348_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & (count(31) $ (count(23) $ (\Mod0|auto_generated|divider|my_abs_num|cs2a[22]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(31),
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => count(23),
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[22]~11_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[48]~348_combout\);

-- Location: LCCOMB_X70_Y23_N14
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[48]~349_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[48]~348_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[48]~349_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[48]~348_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[48]~349_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[48]~348_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X70_Y23_N16
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[49]~347_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[49]~346_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[49]~347_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[49]~346_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[49]~347_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[49]~346_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[49]~347_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[49]~346_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X70_Y23_N18
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[50]~345_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[50]~510_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[50]~345_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[50]~510_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[50]~345_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[50]~510_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[50]~345_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[50]~510_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X70_Y23_N20
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[51]~509_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[51]~344_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[51]~509_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[51]~344_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[51]~509_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[51]~344_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[51]~509_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[51]~344_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\);

-- Location: LCCOMB_X70_Y23_N22
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[52]~508_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[52]~343_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[52]~508_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[52]~343_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\);

-- Location: LCCOMB_X70_Y23_N24
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\);

-- Location: LCCOMB_X70_Y23_N12
\Mod0|auto_generated|divider|divider|StageOut[57]~512\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[57]~512_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[50]~510_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[50]~510_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[57]~512_combout\);

-- Location: LCCOMB_X70_Y21_N12
\Mod0|auto_generated|divider|divider|StageOut[58]~350\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[58]~350_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[58]~350_combout\);

-- Location: LCCOMB_X70_Y23_N10
\Mod0|auto_generated|divider|divider|StageOut[58]~511\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[58]~511_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[51]~509_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[51]~509_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[58]~511_combout\);

-- Location: LCCOMB_X70_Y21_N14
\Mod0|auto_generated|divider|divider|StageOut[57]~351\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[57]~351_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[57]~351_combout\);

-- Location: LCCOMB_X70_Y23_N2
\Mod0|auto_generated|divider|divider|StageOut[56]~582\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[56]~582_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & 
-- ((\Div0|auto_generated|divider|my_abs_num|cs2a[24]~16_combout\))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[24]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[56]~582_combout\);

-- Location: LCCOMB_X70_Y21_N16
\Mod0|auto_generated|divider|divider|StageOut[56]~352\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[56]~352_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[56]~352_combout\);

-- Location: LCCOMB_X70_Y21_N6
\Mod0|auto_generated|divider|divider|StageOut[55]~354\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[55]~354_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[55]~354_combout\);

-- Location: LCCOMB_X70_Y23_N0
\Mod0|auto_generated|divider|divider|StageOut[55]~353\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[55]~353_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & (count(31) $ (count(23) $ (\Mod0|auto_generated|divider|my_abs_num|cs2a[22]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(31),
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datac => count(23),
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[22]~11_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[55]~353_combout\);

-- Location: LCCOMB_X74_Y22_N6
\Mod0|auto_generated|divider|my_abs_num|cs2a[22]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[22]~12_combout\ = count(22) $ (((\Div0|auto_generated|divider|my_abs_num|cs2a[20]~17_combout\ & ((count(21)))) # (!\Div0|auto_generated|divider|my_abs_num|cs2a[20]~17_combout\ & (count(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|cs2a[20]~17_combout\,
	datab => count(31),
	datac => count(22),
	datad => count(21),
	combout => \Mod0|auto_generated|divider|my_abs_num|cs2a[22]~12_combout\);

-- Location: LCCOMB_X70_Y21_N10
\Mod0|auto_generated|divider|divider|StageOut[54]~356\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[54]~356_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[22]~12_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|cs2a[22]~12_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[54]~356_combout\);

-- Location: LCCOMB_X70_Y21_N4
\Mod0|auto_generated|divider|divider|StageOut[54]~355\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[54]~355_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[22]~12_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|cs2a[22]~12_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[54]~355_combout\);

-- Location: LCCOMB_X70_Y21_N18
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[54]~356_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[54]~355_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[54]~356_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[54]~355_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[54]~356_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[54]~355_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X70_Y21_N20
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[55]~354_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[55]~353_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[55]~354_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[55]~353_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[55]~354_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[55]~353_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[55]~354_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[55]~353_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X70_Y21_N22
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[56]~582_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[56]~352_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[56]~582_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[56]~352_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[56]~582_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[56]~352_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[56]~582_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[56]~352_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X70_Y21_N24
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[57]~512_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[57]~351_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[57]~512_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[57]~351_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[57]~512_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[57]~351_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[57]~512_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[57]~351_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\);

-- Location: LCCOMB_X70_Y21_N26
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[58]~350_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[58]~511_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[58]~350_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[58]~511_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\);

-- Location: LCCOMB_X70_Y21_N28
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\);

-- Location: LCCOMB_X70_Y21_N30
\Mod0|auto_generated|divider|divider|StageOut[64]~513\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[64]~513_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[57]~512_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[57]~512_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[64]~513_combout\);

-- Location: LCCOMB_X70_Y21_N0
\Mod0|auto_generated|divider|divider|StageOut[64]~357\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[64]~357_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[64]~357_combout\);

-- Location: LCCOMB_X70_Y21_N8
\Mod0|auto_generated|divider|divider|StageOut[63]~514\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[63]~514_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[56]~582_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[56]~582_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[63]~514_combout\);

-- Location: LCCOMB_X72_Y21_N0
\Mod0|auto_generated|divider|divider|StageOut[63]~358\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[63]~358_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[63]~358_combout\);

-- Location: LCCOMB_X72_Y21_N6
\Mod0|auto_generated|divider|divider|StageOut[62]~359\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[62]~359_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[62]~359_combout\);

-- Location: LCCOMB_X70_Y21_N2
\Mod0|auto_generated|divider|divider|StageOut[62]~515\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[62]~515_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[55]~353_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[55]~353_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[62]~515_combout\);

-- Location: LCCOMB_X72_Y21_N30
\Mod0|auto_generated|divider|divider|StageOut[61]~361\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[61]~361_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[61]~361_combout\);

-- Location: LCCOMB_X72_Y21_N8
\Mod0|auto_generated|divider|divider|StageOut[61]~360\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[61]~360_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[22]~12_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[22]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[61]~360_combout\);

-- Location: LCCOMB_X74_Y22_N24
\Div0|auto_generated|divider|my_abs_num|cs2a[21]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs2a[21]~18_combout\ = \Mod0|auto_generated|divider|my_abs_num|_~1_combout\ $ (((\Mod0|auto_generated|divider|my_abs_num|cs2a[18]~6_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~5_combout\ & 
-- \Mod0|auto_generated|divider|my_abs_num|_~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|cs2a[18]~6_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|_~5_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|_~1_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|_~6_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|cs2a[21]~18_combout\);

-- Location: LCCOMB_X72_Y21_N10
\Mod0|auto_generated|divider|divider|StageOut[60]~363\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[60]~363_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & \Div0|auto_generated|divider|my_abs_num|cs2a[21]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs2a[21]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[60]~363_combout\);

-- Location: LCCOMB_X72_Y21_N28
\Mod0|auto_generated|divider|divider|StageOut[60]~362\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[60]~362_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & \Div0|auto_generated|divider|my_abs_num|cs2a[21]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs2a[21]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[60]~362_combout\);

-- Location: LCCOMB_X72_Y21_N12
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[60]~363_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[60]~362_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[60]~363_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[60]~362_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[60]~363_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[60]~362_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X72_Y21_N14
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[61]~361_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[61]~360_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[61]~361_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[61]~360_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[61]~361_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[61]~360_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[61]~361_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[61]~360_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X72_Y21_N16
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[62]~359_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[62]~515_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[62]~359_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[62]~515_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[62]~359_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[62]~515_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[62]~359_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[62]~515_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X72_Y21_N18
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[63]~514_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[63]~358_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[63]~514_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[63]~358_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[63]~514_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[63]~358_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[63]~514_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[63]~358_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\);

-- Location: LCCOMB_X72_Y21_N20
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[64]~513_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[64]~357_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[64]~513_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[64]~357_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\);

-- Location: LCCOMB_X72_Y21_N22
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\);

-- Location: LCCOMB_X72_Y21_N4
\Mod0|auto_generated|divider|divider|StageOut[70]~364\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[70]~364_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[70]~364_combout\);

-- Location: LCCOMB_X67_Y21_N16
\Mod0|auto_generated|divider|divider|StageOut[70]~516\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[70]~516_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[63]~514_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[63]~514_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[70]~516_combout\);

-- Location: LCCOMB_X67_Y21_N28
\Mod0|auto_generated|divider|divider|StageOut[69]~365\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[69]~365_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[69]~365_combout\);

-- Location: LCCOMB_X67_Y21_N18
\Mod0|auto_generated|divider|divider|StageOut[69]~517\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[69]~517_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[62]~515_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[62]~515_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[69]~517_combout\);

-- Location: LCCOMB_X67_Y21_N26
\Mod0|auto_generated|divider|divider|StageOut[68]~366\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[68]~366_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[68]~366_combout\);

-- Location: LCCOMB_X72_Y21_N24
\Mod0|auto_generated|divider|divider|StageOut[68]~583\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[68]~583_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & 
-- ((\Mod0|auto_generated|divider|my_abs_num|cs2a[22]~12_combout\))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[22]~12_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[68]~583_combout\);

-- Location: LCCOMB_X72_Y21_N2
\Mod0|auto_generated|divider|divider|StageOut[67]~367\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[67]~367_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & \Div0|auto_generated|divider|my_abs_num|cs2a[21]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs2a[21]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[67]~367_combout\);

-- Location: LCCOMB_X67_Y21_N24
\Mod0|auto_generated|divider|divider|StageOut[67]~368\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[67]~368_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[67]~368_combout\);

-- Location: LCCOMB_X74_Y22_N30
\Div0|auto_generated|divider|my_abs_num|cs2a[20]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs2a[20]~19_combout\ = count(20) $ (((\Mod0|auto_generated|divider|my_abs_num|cs2a[18]~6_combout\ & (count(19))) # (!\Mod0|auto_generated|divider|my_abs_num|cs2a[18]~6_combout\ & ((count(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(20),
	datab => count(19),
	datac => count(31),
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[18]~6_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|cs2a[20]~19_combout\);

-- Location: LCCOMB_X67_Y21_N30
\Mod0|auto_generated|divider|divider|StageOut[66]~369\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[66]~369_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & \Div0|auto_generated|divider|my_abs_num|cs2a[20]~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[20]~19_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[66]~369_combout\);

-- Location: LCCOMB_X67_Y21_N20
\Mod0|auto_generated|divider|divider|StageOut[66]~370\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[66]~370_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & \Div0|auto_generated|divider|my_abs_num|cs2a[20]~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[20]~19_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[66]~370_combout\);

-- Location: LCCOMB_X67_Y21_N4
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[66]~369_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[66]~370_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[66]~369_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[66]~370_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[66]~369_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[66]~370_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X67_Y21_N6
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[67]~367_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[67]~368_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[67]~367_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[67]~368_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[67]~367_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[67]~368_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[67]~367_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[67]~368_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X67_Y21_N8
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[68]~366_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[68]~583_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[68]~366_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[68]~583_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[68]~366_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[68]~583_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[68]~366_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[68]~583_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X67_Y21_N10
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[69]~365_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[69]~517_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[69]~365_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[69]~517_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[69]~365_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[69]~517_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[69]~365_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[69]~517_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\);

-- Location: LCCOMB_X67_Y21_N12
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[70]~364_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[70]~516_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[70]~364_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[70]~516_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\);

-- Location: LCCOMB_X67_Y21_N14
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\);

-- Location: LCCOMB_X67_Y21_N22
\Mod0|auto_generated|divider|divider|StageOut[76]~371\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[76]~371_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[76]~371_combout\);

-- Location: LCCOMB_X67_Y21_N0
\Mod0|auto_generated|divider|divider|StageOut[76]~518\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[76]~518_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[69]~517_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[69]~517_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[76]~518_combout\);

-- Location: LCCOMB_X67_Y22_N24
\Mod0|auto_generated|divider|divider|StageOut[75]~372\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[75]~372_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[75]~372_combout\);

-- Location: LCCOMB_X67_Y21_N2
\Mod0|auto_generated|divider|divider|StageOut[75]~519\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[75]~519_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[68]~583_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[68]~583_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[75]~519_combout\);

-- Location: LCCOMB_X72_Y21_N26
\Mod0|auto_generated|divider|divider|StageOut[74]~584\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[74]~584_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|cs2a[21]~18_combout\)) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|my_abs_num|cs2a[21]~18_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[74]~584_combout\);

-- Location: LCCOMB_X67_Y22_N2
\Mod0|auto_generated|divider|divider|StageOut[74]~373\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[74]~373_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[74]~373_combout\);

-- Location: LCCOMB_X67_Y22_N10
\Mod0|auto_generated|divider|divider|StageOut[73]~375\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[73]~375_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[73]~375_combout\);

-- Location: LCCOMB_X67_Y22_N8
\Mod0|auto_generated|divider|divider|StageOut[73]~374\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[73]~374_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & \Div0|auto_generated|divider|my_abs_num|cs2a[20]~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs2a[20]~19_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[73]~374_combout\);

-- Location: LCCOMB_X74_Y22_N22
\Mod0|auto_generated|divider|divider|StageOut[72]~377\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[72]~377_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & (count(19) $ (count(31) $ (\Mod0|auto_generated|divider|my_abs_num|cs2a[18]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datab => count(19),
	datac => count(31),
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[18]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[72]~377_combout\);

-- Location: LCCOMB_X74_Y22_N16
\Mod0|auto_generated|divider|divider|StageOut[72]~376\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[72]~376_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & (count(19) $ (count(31) $ (\Mod0|auto_generated|divider|my_abs_num|cs2a[18]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datab => count(19),
	datac => count(31),
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[18]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[72]~376_combout\);

-- Location: LCCOMB_X67_Y22_N12
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[72]~377_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[72]~376_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[72]~377_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[72]~376_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[72]~377_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[72]~376_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\);

-- Location: LCCOMB_X67_Y22_N14
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[73]~375_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[73]~374_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[73]~375_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[73]~374_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[73]~375_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[73]~374_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[73]~375_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[73]~374_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\);

-- Location: LCCOMB_X67_Y22_N16
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[74]~584_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[74]~373_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[74]~584_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[74]~373_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[74]~584_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[74]~373_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[74]~584_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[74]~373_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\);

-- Location: LCCOMB_X67_Y22_N18
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[75]~372_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[75]~519_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[75]~372_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[75]~519_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[75]~372_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[75]~519_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[75]~372_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[75]~519_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\);

-- Location: LCCOMB_X67_Y22_N20
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[76]~371_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[76]~518_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[76]~371_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[76]~518_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\);

-- Location: LCCOMB_X67_Y22_N22
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\);

-- Location: LCCOMB_X74_Y22_N0
\Mod0|auto_generated|divider|divider|StageOut[79]~381\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[79]~381_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|cs2a[18]~6_combout\ $ (count(31) $ (count(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|cs2a[18]~6_combout\,
	datab => count(31),
	datac => count(19),
	datad => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[79]~381_combout\);

-- Location: LCCOMB_X66_Y22_N14
\Mod0|auto_generated|divider|divider|StageOut[79]~382\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[79]~382_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[79]~382_combout\);

-- Location: LCCOMB_X75_Y23_N28
\Mod0|auto_generated|divider|my_abs_num|cs2a[18]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[18]~13_combout\ = \Mod0|auto_generated|divider|my_abs_num|_~2_combout\ $ (((\Mod0|auto_generated|divider|my_abs_num|_~4_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~3_combout\ & 
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[15]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|_~4_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|_~3_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|_~2_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[15]~5_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|cs2a[18]~13_combout\);

-- Location: LCCOMB_X66_Y22_N6
\Mod0|auto_generated|divider|divider|StageOut[78]~384\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[78]~384_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[18]~13_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[18]~13_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[78]~384_combout\);

-- Location: LCCOMB_X66_Y22_N8
\Mod0|auto_generated|divider|divider|StageOut[78]~383\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[78]~383_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[18]~13_combout\ & \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[18]~13_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[78]~383_combout\);

-- Location: LCCOMB_X66_Y22_N20
\Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[78]~384_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[78]~383_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[78]~384_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[78]~383_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[78]~384_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[78]~383_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\);

-- Location: LCCOMB_X66_Y22_N22
\Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[79]~381_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[79]~382_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[79]~381_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[79]~382_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[79]~381_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[79]~382_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[79]~381_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[79]~382_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\);

-- Location: LCCOMB_X67_Y22_N4
\Mod0|auto_generated|divider|divider|StageOut[82]~520\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[82]~520_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[75]~519_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[75]~519_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[82]~520_combout\);

-- Location: LCCOMB_X66_Y22_N4
\Mod0|auto_generated|divider|divider|StageOut[82]~378\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[82]~378_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[82]~378_combout\);

-- Location: LCCOMB_X67_Y22_N30
\Mod0|auto_generated|divider|divider|StageOut[81]~521\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[81]~521_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[74]~584_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[74]~584_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[81]~521_combout\);

-- Location: LCCOMB_X66_Y22_N2
\Mod0|auto_generated|divider|divider|StageOut[81]~379\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[81]~379_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[81]~379_combout\);

-- Location: LCCOMB_X66_Y22_N12
\Mod0|auto_generated|divider|divider|StageOut[80]~380\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[80]~380_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[80]~380_combout\);

-- Location: LCCOMB_X67_Y22_N28
\Mod0|auto_generated|divider|divider|StageOut[80]~585\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[80]~585_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & 
-- ((\Div0|auto_generated|divider|my_abs_num|cs2a[20]~19_combout\))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs2a[20]~19_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[80]~585_combout\);

-- Location: LCCOMB_X66_Y22_N24
\Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[80]~380_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[80]~585_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[80]~380_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[80]~585_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[80]~380_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[80]~585_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[80]~380_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[80]~585_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\);

-- Location: LCCOMB_X66_Y22_N26
\Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[81]~521_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[81]~379_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[81]~521_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[81]~379_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[81]~521_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[81]~379_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[81]~521_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[81]~379_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7\);

-- Location: LCCOMB_X66_Y22_N28
\Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[82]~520_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[82]~378_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[82]~520_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[82]~378_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~9_cout\);

-- Location: LCCOMB_X66_Y22_N30
\Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\);

-- Location: LCCOMB_X66_Y22_N0
\Mod0|auto_generated|divider|divider|StageOut[88]~522\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[88]~522_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[81]~521_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[81]~521_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[88]~522_combout\);

-- Location: LCCOMB_X65_Y22_N28
\Mod0|auto_generated|divider|divider|StageOut[88]~385\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[88]~385_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[88]~385_combout\);

-- Location: LCCOMB_X66_Y22_N10
\Mod0|auto_generated|divider|divider|StageOut[87]~523\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[87]~523_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[80]~585_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[80]~585_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[87]~523_combout\);

-- Location: LCCOMB_X65_Y21_N0
\Mod0|auto_generated|divider|divider|StageOut[87]~386\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[87]~386_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[87]~386_combout\);

-- Location: LCCOMB_X66_Y22_N16
\Mod0|auto_generated|divider|divider|StageOut[86]~524\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[86]~524_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[79]~381_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[79]~381_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[86]~524_combout\);

-- Location: LCCOMB_X65_Y21_N30
\Mod0|auto_generated|divider|divider|StageOut[86]~387\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[86]~387_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[86]~387_combout\);

-- Location: LCCOMB_X65_Y21_N10
\Mod0|auto_generated|divider|divider|StageOut[85]~389\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[85]~389_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[85]~389_combout\);

-- Location: LCCOMB_X65_Y21_N4
\Mod0|auto_generated|divider|divider|StageOut[85]~388\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[85]~388_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[18]~13_combout\ & \Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[18]~13_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[85]~388_combout\);

-- Location: LCCOMB_X75_Y23_N6
\Div0|auto_generated|divider|my_abs_num|cs2a[17]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs2a[17]~23_combout\ = count(17) $ (((\Mod0|auto_generated|divider|my_abs_num|cs2a[15]~5_combout\ & ((count(16)))) # (!\Mod0|auto_generated|divider|my_abs_num|cs2a[15]~5_combout\ & (count(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|cs2a[15]~5_combout\,
	datab => count(31),
	datac => count(16),
	datad => count(17),
	combout => \Div0|auto_generated|divider|my_abs_num|cs2a[17]~23_combout\);

-- Location: LCCOMB_X65_Y21_N26
\Mod0|auto_generated|divider|divider|StageOut[84]~391\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[84]~391_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs2a[17]~23_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[17]~23_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[84]~391_combout\);

-- Location: LCCOMB_X65_Y21_N8
\Mod0|auto_generated|divider|divider|StageOut[84]~390\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[84]~390_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs2a[17]~23_combout\ & \Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[17]~23_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[84]~390_combout\);

-- Location: LCCOMB_X65_Y21_N14
\Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[84]~391_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[84]~390_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[84]~391_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[84]~390_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[84]~391_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[84]~390_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\);

-- Location: LCCOMB_X65_Y21_N16
\Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[85]~389_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[85]~388_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[85]~389_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[85]~388_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[85]~389_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[85]~388_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[85]~389_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[85]~388_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\);

-- Location: LCCOMB_X65_Y21_N18
\Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[86]~524_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[86]~387_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[86]~524_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[86]~387_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[86]~524_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[86]~387_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[86]~524_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[86]~387_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\);

-- Location: LCCOMB_X65_Y21_N20
\Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[87]~523_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[87]~386_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[87]~523_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[87]~386_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[87]~523_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[87]~386_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[87]~523_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[87]~386_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7\);

-- Location: LCCOMB_X65_Y21_N22
\Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[88]~522_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[88]~385_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[88]~522_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[88]~385_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~9_cout\);

-- Location: LCCOMB_X65_Y21_N24
\Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\);

-- Location: LCCOMB_X65_Y21_N12
\Mod0|auto_generated|divider|divider|StageOut[93]~526\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[93]~526_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[86]~524_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[86]~524_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[93]~526_combout\);

-- Location: LCCOMB_X65_Y21_N2
\Mod0|auto_generated|divider|divider|StageOut[94]~525\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[94]~525_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[87]~523_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[87]~523_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[94]~525_combout\);

-- Location: LCCOMB_X65_Y21_N28
\Mod0|auto_generated|divider|divider|StageOut[94]~392\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[94]~392_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[94]~392_combout\);

-- Location: LCCOMB_X66_Y21_N0
\Mod0|auto_generated|divider|divider|StageOut[93]~393\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[93]~393_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[93]~393_combout\);

-- Location: LCCOMB_X66_Y21_N18
\Mod0|auto_generated|divider|divider|StageOut[92]~394\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[92]~394_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[92]~394_combout\);

-- Location: LCCOMB_X65_Y21_N6
\Mod0|auto_generated|divider|divider|StageOut[92]~586\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[92]~586_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ & 
-- ((\Mod0|auto_generated|divider|my_abs_num|cs2a[18]~13_combout\))) # (!\Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[18]~13_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[92]~586_combout\);

-- Location: LCCOMB_X66_Y21_N26
\Mod0|auto_generated|divider|divider|StageOut[91]~396\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[91]~396_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[91]~396_combout\);

-- Location: LCCOMB_X66_Y21_N4
\Mod0|auto_generated|divider|divider|StageOut[91]~395\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[91]~395_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs2a[17]~23_combout\ & \Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[17]~23_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[91]~395_combout\);

-- Location: LCCOMB_X73_Y25_N10
\Mod0|auto_generated|divider|my_abs_num|cs2a[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[14]~14_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs2a[12]~9_combout\ & ((count(13) & (!count(31) & count(14))) # (!count(13) & (count(31) & !count(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(13),
	datab => count(31),
	datac => count(14),
	datad => \Div0|auto_generated|divider|my_abs_num|cs2a[12]~9_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|cs2a[14]~14_combout\);

-- Location: LCCOMB_X69_Y21_N24
\Div0|auto_generated|divider|my_abs_num|cs2a[16]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs2a[16]~20_combout\ = count(16) $ (((\Mod0|auto_generated|divider|my_abs_num|cs2a[14]~14_combout\ & ((count(15)))) # (!\Mod0|auto_generated|divider|my_abs_num|cs2a[14]~14_combout\ & (count(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(16),
	datab => count(31),
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[14]~14_combout\,
	datad => count(15),
	combout => \Div0|auto_generated|divider|my_abs_num|cs2a[16]~20_combout\);

-- Location: LCCOMB_X66_Y21_N30
\Mod0|auto_generated|divider|divider|StageOut[90]~398\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[90]~398_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ & \Div0|auto_generated|divider|my_abs_num|cs2a[16]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[16]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[90]~398_combout\);

-- Location: LCCOMB_X66_Y21_N28
\Mod0|auto_generated|divider|divider|StageOut[90]~397\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[90]~397_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ & \Div0|auto_generated|divider|my_abs_num|cs2a[16]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[16]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[90]~397_combout\);

-- Location: LCCOMB_X66_Y21_N6
\Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[90]~398_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[90]~397_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[90]~398_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[90]~397_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[90]~398_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[90]~397_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\);

-- Location: LCCOMB_X66_Y21_N8
\Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[91]~396_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[91]~395_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[91]~396_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[91]~395_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[91]~396_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[91]~395_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[91]~396_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[91]~395_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\);

-- Location: LCCOMB_X66_Y21_N10
\Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[92]~394_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[92]~586_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[92]~394_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[92]~586_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[92]~394_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[92]~586_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[92]~394_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[92]~586_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~5\);

-- Location: LCCOMB_X66_Y21_N12
\Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[93]~526_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[93]~393_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[93]~526_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[93]~393_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[93]~526_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[93]~393_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[93]~526_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[93]~393_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~7\);

-- Location: LCCOMB_X66_Y21_N14
\Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[94]~525_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[94]~392_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[94]~525_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[94]~392_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~9_cout\);

-- Location: LCCOMB_X66_Y21_N16
\Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\);

-- Location: LCCOMB_X66_Y21_N24
\Mod0|auto_generated|divider|divider|StageOut[100]~527\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[100]~527_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[93]~526_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[93]~526_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[100]~527_combout\);

-- Location: LCCOMB_X67_Y25_N4
\Mod0|auto_generated|divider|divider|StageOut[100]~399\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[100]~399_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[100]~399_combout\);

-- Location: LCCOMB_X67_Y25_N10
\Mod0|auto_generated|divider|divider|StageOut[99]~400\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[99]~400_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[99]~400_combout\);

-- Location: LCCOMB_X66_Y21_N22
\Mod0|auto_generated|divider|divider|StageOut[99]~528\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[99]~528_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[92]~586_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[92]~586_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[99]~528_combout\);

-- Location: LCCOMB_X67_Y25_N24
\Mod0|auto_generated|divider|divider|StageOut[98]~401\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[98]~401_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[98]~401_combout\);

-- Location: LCCOMB_X66_Y21_N20
\Mod0|auto_generated|divider|divider|StageOut[98]~587\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[98]~587_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ & 
-- ((\Div0|auto_generated|divider|my_abs_num|cs2a[17]~23_combout\))) # (!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[17]~23_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[98]~587_combout\);

-- Location: LCCOMB_X67_Y25_N26
\Mod0|auto_generated|divider|divider|StageOut[97]~402\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[97]~402_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ & \Div0|auto_generated|divider|my_abs_num|cs2a[16]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs2a[16]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[97]~402_combout\);

-- Location: LCCOMB_X67_Y25_N0
\Mod0|auto_generated|divider|divider|StageOut[97]~403\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[97]~403_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[97]~403_combout\);

-- Location: LCCOMB_X68_Y25_N4
\Mod0|auto_generated|divider|divider|StageOut[96]~405\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[96]~405_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ & (count(31) $ (count(15) $ (\Mod0|auto_generated|divider|my_abs_num|cs2a[14]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(31),
	datab => count(15),
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[14]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[96]~405_combout\);

-- Location: LCCOMB_X67_Y25_N2
\Mod0|auto_generated|divider|divider|StageOut[96]~404\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[96]~404_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ & (count(31) $ (count(15) $ (\Mod0|auto_generated|divider|my_abs_num|cs2a[14]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(31),
	datab => count(15),
	datac => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[14]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[96]~404_combout\);

-- Location: LCCOMB_X67_Y25_N12
\Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[96]~405_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[96]~404_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[96]~405_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[96]~404_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[96]~405_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[96]~404_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\);

-- Location: LCCOMB_X67_Y25_N14
\Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[97]~402_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[97]~403_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[97]~402_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[97]~403_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[97]~402_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[97]~403_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[97]~402_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[97]~403_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\);

-- Location: LCCOMB_X67_Y25_N16
\Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[98]~401_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[98]~587_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[98]~401_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[98]~587_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[98]~401_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[98]~587_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[98]~401_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[98]~587_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~5\);

-- Location: LCCOMB_X67_Y25_N18
\Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[99]~400_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[99]~528_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[99]~400_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[99]~528_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[99]~400_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[99]~528_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[99]~400_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[99]~528_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~7\);

-- Location: LCCOMB_X67_Y25_N20
\Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[100]~527_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[100]~399_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[100]~527_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[100]~399_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~9_cout\);

-- Location: LCCOMB_X67_Y25_N22
\Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\);

-- Location: LCCOMB_X67_Y25_N8
\Mod0|auto_generated|divider|divider|StageOut[106]~406\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[106]~406_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[106]~406_combout\);

-- Location: LCCOMB_X67_Y25_N6
\Mod0|auto_generated|divider|divider|StageOut[106]~529\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[106]~529_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[99]~528_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[99]~528_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[106]~529_combout\);

-- Location: LCCOMB_X68_Y25_N10
\Mod0|auto_generated|divider|divider|StageOut[105]~407\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[105]~407_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[105]~407_combout\);

-- Location: LCCOMB_X67_Y25_N28
\Mod0|auto_generated|divider|divider|StageOut[105]~530\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[105]~530_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[98]~587_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[98]~587_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[105]~530_combout\);

-- Location: LCCOMB_X68_Y25_N12
\Mod0|auto_generated|divider|divider|StageOut[104]~408\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[104]~408_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[104]~408_combout\);

-- Location: LCCOMB_X67_Y25_N30
\Mod0|auto_generated|divider|divider|StageOut[104]~588\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[104]~588_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ & 
-- ((\Div0|auto_generated|divider|my_abs_num|cs2a[16]~20_combout\))) # (!\Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs2a[16]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[104]~588_combout\);

-- Location: LCCOMB_X68_Y25_N6
\Mod0|auto_generated|divider|divider|StageOut[103]~409\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[103]~409_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ & (count(31) $ (count(15) $ (\Mod0|auto_generated|divider|my_abs_num|cs2a[14]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(31),
	datab => count(15),
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[14]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[103]~409_combout\);

-- Location: LCCOMB_X68_Y25_N8
\Mod0|auto_generated|divider|divider|StageOut[103]~410\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[103]~410_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[103]~410_combout\);

-- Location: LCCOMB_X73_Y25_N24
\Mod0|auto_generated|divider|my_abs_num|cs2a[14]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[14]~15_combout\ = count(14) $ (((\Div0|auto_generated|divider|my_abs_num|cs2a[12]~9_combout\ & (count(13))) # (!\Div0|auto_generated|divider|my_abs_num|cs2a[12]~9_combout\ & ((count(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(13),
	datab => count(31),
	datac => count(14),
	datad => \Div0|auto_generated|divider|my_abs_num|cs2a[12]~9_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|cs2a[14]~15_combout\);

-- Location: LCCOMB_X68_Y25_N30
\Mod0|auto_generated|divider|divider|StageOut[102]~411\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[102]~411_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|my_abs_num|cs2a[14]~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[14]~15_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[102]~411_combout\);

-- Location: LCCOMB_X68_Y25_N0
\Mod0|auto_generated|divider|divider|StageOut[102]~412\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[102]~412_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|my_abs_num|cs2a[14]~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[14]~15_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[102]~412_combout\);

-- Location: LCCOMB_X68_Y25_N16
\Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[102]~411_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[102]~412_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[102]~411_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[102]~412_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[102]~411_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[102]~412_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\);

-- Location: LCCOMB_X68_Y25_N18
\Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[103]~409_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[103]~410_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[103]~409_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[103]~410_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[103]~409_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[103]~410_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[103]~409_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[103]~410_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\);

-- Location: LCCOMB_X68_Y25_N20
\Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[104]~408_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[104]~588_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[104]~408_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[104]~588_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[104]~408_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[104]~588_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[104]~408_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[104]~588_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~5\);

-- Location: LCCOMB_X68_Y25_N22
\Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[105]~407_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[105]~530_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[105]~407_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[105]~530_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[105]~407_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[105]~530_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[105]~407_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[105]~530_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~7\);

-- Location: LCCOMB_X68_Y25_N24
\Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[106]~406_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[106]~529_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[106]~406_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[106]~529_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~9_cout\);

-- Location: LCCOMB_X68_Y25_N26
\Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\);

-- Location: LCCOMB_X68_Y25_N2
\Mod0|auto_generated|divider|divider|StageOut[112]~413\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[112]~413_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[112]~413_combout\);

-- Location: LCCOMB_X68_Y25_N28
\Mod0|auto_generated|divider|divider|StageOut[112]~531\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[112]~531_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[105]~530_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[105]~530_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[112]~531_combout\);

-- Location: LCCOMB_X72_Y25_N28
\Mod0|auto_generated|divider|divider|StageOut[111]~414\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[111]~414_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[111]~414_combout\);

-- Location: LCCOMB_X68_Y25_N14
\Mod0|auto_generated|divider|divider|StageOut[111]~532\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[111]~532_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[104]~588_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[104]~588_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[111]~532_combout\);

-- Location: LCCOMB_X72_Y25_N30
\Mod0|auto_generated|divider|divider|StageOut[110]~415\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[110]~415_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[110]~415_combout\);

-- Location: LCCOMB_X72_Y25_N24
\Mod0|auto_generated|divider|divider|StageOut[110]~533\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[110]~533_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[103]~409_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[103]~409_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[110]~533_combout\);

-- Location: LCCOMB_X72_Y25_N22
\Mod0|auto_generated|divider|divider|StageOut[109]~417\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[109]~417_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[109]~417_combout\);

-- Location: LCCOMB_X72_Y25_N16
\Mod0|auto_generated|divider|divider|StageOut[109]~416\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[109]~416_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|my_abs_num|cs2a[14]~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[14]~15_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[109]~416_combout\);

-- Location: LCCOMB_X73_Y25_N2
\Mod0|auto_generated|divider|divider|StageOut[108]~534\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[108]~534_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & (count(13) $ (\Div0|auto_generated|divider|my_abs_num|cs2a[12]~9_combout\ $ (count(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(13),
	datab => \Div0|auto_generated|divider|my_abs_num|cs2a[12]~9_combout\,
	datac => count(31),
	datad => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[108]~534_combout\);

-- Location: LCCOMB_X73_Y25_N12
\Mod0|auto_generated|divider|divider|StageOut[108]~535\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[108]~535_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & (count(13) $ (\Div0|auto_generated|divider|my_abs_num|cs2a[12]~9_combout\ $ (count(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(13),
	datab => \Div0|auto_generated|divider|my_abs_num|cs2a[12]~9_combout\,
	datac => count(31),
	datad => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[108]~535_combout\);

-- Location: LCCOMB_X72_Y25_N4
\Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[108]~534_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[108]~535_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[108]~534_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[108]~535_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[108]~534_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[108]~535_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\);

-- Location: LCCOMB_X72_Y25_N6
\Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[109]~417_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[109]~416_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[109]~417_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[109]~416_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[109]~417_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[109]~416_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[109]~417_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[109]~416_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\);

-- Location: LCCOMB_X72_Y25_N8
\Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[110]~415_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[110]~533_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[110]~415_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[110]~533_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[110]~415_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[110]~533_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[110]~415_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[110]~533_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~5\);

-- Location: LCCOMB_X72_Y25_N10
\Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[111]~414_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[111]~532_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[111]~414_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[111]~532_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[111]~414_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[111]~532_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[111]~414_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[111]~532_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~7\);

-- Location: LCCOMB_X72_Y25_N12
\Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[112]~413_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[112]~531_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[112]~413_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[112]~531_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~9_cout\);

-- Location: LCCOMB_X72_Y25_N14
\Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\);

-- Location: LCCOMB_X72_Y24_N16
\Mod0|auto_generated|divider|divider|StageOut[118]~418\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[118]~418_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[118]~418_combout\);

-- Location: LCCOMB_X72_Y25_N18
\Mod0|auto_generated|divider|divider|StageOut[118]~536\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[118]~536_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[111]~532_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[111]~532_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[118]~536_combout\);

-- Location: LCCOMB_X73_Y24_N28
\Mod0|auto_generated|divider|divider|StageOut[117]~419\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[117]~419_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[117]~419_combout\);

-- Location: LCCOMB_X72_Y25_N20
\Mod0|auto_generated|divider|divider|StageOut[117]~537\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[117]~537_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[110]~533_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[110]~533_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[117]~537_combout\);

-- Location: LCCOMB_X73_Y24_N10
\Mod0|auto_generated|divider|divider|StageOut[116]~420\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[116]~420_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[116]~420_combout\);

-- Location: LCCOMB_X72_Y25_N26
\Mod0|auto_generated|divider|divider|StageOut[116]~589\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[116]~589_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & 
-- ((\Mod0|auto_generated|divider|my_abs_num|cs2a[14]~15_combout\))) # (!\Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[14]~15_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[116]~589_combout\);

-- Location: LCCOMB_X73_Y24_N24
\Mod0|auto_generated|divider|divider|StageOut[115]~421\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[115]~421_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[115]~421_combout\);

-- Location: LCCOMB_X73_Y24_N0
\Mod0|auto_generated|divider|divider|StageOut[115]~538\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[115]~538_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ & (count(13) $ (count(31) $ (\Div0|auto_generated|divider|my_abs_num|cs2a[12]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(13),
	datab => count(31),
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[12]~9_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[115]~538_combout\);

-- Location: LCCOMB_X73_Y25_N30
\Div0|auto_generated|divider|my_abs_num|cs2a[12]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs2a[12]~21_combout\ = count(12) $ (((\Mod0|auto_generated|divider|my_abs_num|cs2a[10]~3_combout\ & (count(11))) # (!\Mod0|auto_generated|divider|my_abs_num|cs2a[10]~3_combout\ & ((count(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(12),
	datab => count(11),
	datac => count(31),
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[10]~3_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|cs2a[12]~21_combout\);

-- Location: LCCOMB_X73_Y24_N30
\Mod0|auto_generated|divider|divider|StageOut[114]~422\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[114]~422_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs2a[12]~21_combout\ & \Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[12]~21_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[114]~422_combout\);

-- Location: LCCOMB_X73_Y24_N4
\Mod0|auto_generated|divider|divider|StageOut[114]~423\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[114]~423_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs2a[12]~21_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[12]~21_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[114]~423_combout\);

-- Location: LCCOMB_X73_Y24_N12
\Mod0|auto_generated|divider|divider|add_sub_20_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[114]~422_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[114]~423_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_20_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[114]~422_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[114]~423_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[114]~422_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[114]~423_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[1]~1\);

-- Location: LCCOMB_X73_Y24_N14
\Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_20_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[115]~421_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[115]~538_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_20_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[115]~421_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[115]~538_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[115]~421_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[115]~538_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_20_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[115]~421_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[115]~538_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~3\);

-- Location: LCCOMB_X73_Y24_N16
\Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[116]~420_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[116]~589_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[116]~420_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[116]~589_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[116]~420_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[116]~589_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[116]~420_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[116]~589_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~5\);

-- Location: LCCOMB_X73_Y24_N18
\Mod0|auto_generated|divider|divider|add_sub_20_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_20_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[117]~419_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[117]~537_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[117]~419_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[117]~537_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_20_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[117]~419_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[117]~537_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[117]~419_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[117]~537_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[4]~7\);

-- Location: LCCOMB_X73_Y24_N20
\Mod0|auto_generated|divider|divider|add_sub_20_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_20_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[118]~418_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[118]~536_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_20_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[118]~418_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[118]~536_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[4]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[5]~9_cout\);

-- Location: LCCOMB_X73_Y24_N22
\Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_20_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[5]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\);

-- Location: LCCOMB_X73_Y24_N2
\Mod0|auto_generated|divider|divider|StageOut[124]~539\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[124]~539_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[117]~537_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[117]~537_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[124]~539_combout\);

-- Location: LCCOMB_X73_Y24_N6
\Mod0|auto_generated|divider|divider|StageOut[124]~424\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[124]~424_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_20_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[124]~424_combout\);

-- Location: LCCOMB_X73_Y24_N8
\Mod0|auto_generated|divider|divider|StageOut[123]~540\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[123]~540_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[116]~589_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[116]~589_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[123]~540_combout\);

-- Location: LCCOMB_X74_Y24_N4
\Mod0|auto_generated|divider|divider|StageOut[123]~425\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[123]~425_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[123]~425_combout\);

-- Location: LCCOMB_X73_Y24_N26
\Mod0|auto_generated|divider|divider|StageOut[122]~541\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[122]~541_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[115]~538_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[115]~538_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[122]~541_combout\);

-- Location: LCCOMB_X74_Y24_N2
\Mod0|auto_generated|divider|divider|StageOut[122]~426\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[122]~426_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[122]~426_combout\);

-- Location: LCCOMB_X74_Y24_N10
\Mod0|auto_generated|divider|divider|StageOut[121]~428\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[121]~428_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[121]~428_combout\);

-- Location: LCCOMB_X74_Y24_N8
\Mod0|auto_generated|divider|divider|StageOut[121]~427\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[121]~427_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs2a[12]~21_combout\ & \Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[12]~21_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[121]~427_combout\);

-- Location: LCCOMB_X74_Y24_N12
\Mod0|auto_generated|divider|divider|StageOut[120]~429\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[120]~429_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ & (count(31) $ (\Mod0|auto_generated|divider|my_abs_num|cs2a[10]~3_combout\ $ (count(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(31),
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[10]~3_combout\,
	datac => count(11),
	datad => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[120]~429_combout\);

-- Location: LCCOMB_X74_Y24_N30
\Mod0|auto_generated|divider|divider|StageOut[120]~430\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[120]~430_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ & (count(31) $ (\Mod0|auto_generated|divider|my_abs_num|cs2a[10]~3_combout\ $ (count(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(31),
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[10]~3_combout\,
	datac => count(11),
	datad => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[120]~430_combout\);

-- Location: LCCOMB_X74_Y24_N18
\Mod0|auto_generated|divider|divider|add_sub_21_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[120]~429_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[120]~430_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_21_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[120]~429_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[120]~430_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[120]~429_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[120]~430_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[1]~1\);

-- Location: LCCOMB_X74_Y24_N20
\Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_21_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[121]~428_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[121]~427_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_21_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[121]~428_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[121]~427_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[121]~428_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[121]~427_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_21_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[121]~428_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[121]~427_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~3\);

-- Location: LCCOMB_X74_Y24_N22
\Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[122]~541_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[122]~426_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[122]~541_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[122]~426_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[122]~541_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[122]~426_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[122]~541_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[122]~426_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~5\);

-- Location: LCCOMB_X74_Y24_N24
\Mod0|auto_generated|divider|divider|add_sub_21_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_21_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[123]~540_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[123]~425_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[123]~540_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[123]~425_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_21_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[123]~540_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[123]~425_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[123]~540_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[123]~425_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[4]~7\);

-- Location: LCCOMB_X74_Y24_N26
\Mod0|auto_generated|divider|divider|add_sub_21_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_21_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[124]~539_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[124]~424_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_21_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[124]~539_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[124]~424_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[4]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[5]~9_cout\);

-- Location: LCCOMB_X74_Y24_N28
\Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_21_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[5]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\);

-- Location: LCCOMB_X74_Y24_N16
\Mod0|auto_generated|divider|divider|StageOut[130]~431\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[130]~431_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_21_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[130]~431_combout\);

-- Location: LCCOMB_X74_Y24_N6
\Mod0|auto_generated|divider|divider|StageOut[130]~542\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[130]~542_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[123]~540_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[123]~540_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[130]~542_combout\);

-- Location: LCCOMB_X74_Y24_N0
\Mod0|auto_generated|divider|divider|StageOut[129]~543\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[129]~543_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[122]~541_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[122]~541_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[129]~543_combout\);

-- Location: LCCOMB_X75_Y24_N4
\Mod0|auto_generated|divider|divider|StageOut[129]~432\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[129]~432_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[129]~432_combout\);

-- Location: LCCOMB_X74_Y24_N14
\Mod0|auto_generated|divider|divider|StageOut[128]~590\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[128]~590_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ & 
-- ((\Div0|auto_generated|divider|my_abs_num|cs2a[12]~21_combout\))) # (!\Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[12]~21_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[128]~590_combout\);

-- Location: LCCOMB_X75_Y24_N2
\Mod0|auto_generated|divider|divider|StageOut[128]~433\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[128]~433_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[128]~433_combout\);

-- Location: LCCOMB_X75_Y24_N30
\Mod0|auto_generated|divider|divider|StageOut[127]~435\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[127]~435_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[127]~435_combout\);

-- Location: LCCOMB_X75_Y24_N8
\Mod0|auto_generated|divider|divider|StageOut[127]~434\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[127]~434_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\ & (count(31) $ (count(11) $ (\Mod0|auto_generated|divider|my_abs_num|cs2a[10]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(31),
	datab => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	datac => count(11),
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[10]~3_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[127]~434_combout\);

-- Location: LCCOMB_X76_Y23_N16
\Mod0|auto_generated|divider|my_abs_num|cs2a[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[10]~16_combout\ = count(10) $ (((\Div0|auto_generated|divider|my_abs_num|cs2a[8]~8_combout\ & (count(9))) # (!\Div0|auto_generated|divider|my_abs_num|cs2a[8]~8_combout\ & ((count(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(9),
	datab => count(10),
	datac => count(31),
	datad => \Div0|auto_generated|divider|my_abs_num|cs2a[8]~8_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|cs2a[10]~16_combout\);

-- Location: LCCOMB_X75_Y24_N10
\Mod0|auto_generated|divider|divider|StageOut[126]~437\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[126]~437_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|my_abs_num|cs2a[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[10]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[126]~437_combout\);

-- Location: LCCOMB_X75_Y24_N28
\Mod0|auto_generated|divider|divider|StageOut[126]~436\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[126]~436_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|my_abs_num|cs2a[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[10]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[126]~436_combout\);

-- Location: LCCOMB_X75_Y24_N14
\Mod0|auto_generated|divider|divider|add_sub_22_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[126]~437_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[126]~436_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_22_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[126]~437_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[126]~436_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[126]~437_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[126]~436_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[1]~1\);

-- Location: LCCOMB_X75_Y24_N16
\Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_22_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[127]~435_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[127]~434_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_22_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[127]~435_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[127]~434_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[127]~435_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[127]~434_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_22_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[127]~435_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[127]~434_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~3\);

-- Location: LCCOMB_X75_Y24_N18
\Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[128]~590_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[128]~433_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[128]~590_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[128]~433_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[128]~590_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[128]~433_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[128]~590_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[128]~433_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~5\);

-- Location: LCCOMB_X75_Y24_N20
\Mod0|auto_generated|divider|divider|add_sub_22_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_22_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[129]~543_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[129]~432_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[129]~543_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[129]~432_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_22_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[129]~543_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[129]~432_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[129]~543_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[129]~432_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[4]~7\);

-- Location: LCCOMB_X75_Y24_N22
\Mod0|auto_generated|divider|divider|add_sub_22_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_22_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[130]~431_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[130]~542_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_22_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[130]~431_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[130]~542_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[4]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[5]~9_cout\);

-- Location: LCCOMB_X75_Y24_N24
\Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_22_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[5]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\);

-- Location: LCCOMB_X75_Y24_N6
\Mod0|auto_generated|divider|divider|StageOut[136]~544\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[136]~544_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[129]~543_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[129]~543_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[136]~544_combout\);

-- Location: LCCOMB_X75_Y24_N0
\Mod0|auto_generated|divider|divider|StageOut[136]~438\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[136]~438_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_22_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[136]~438_combout\);

-- Location: LCCOMB_X75_Y25_N20
\Mod0|auto_generated|divider|divider|StageOut[135]~439\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[135]~439_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[135]~439_combout\);

-- Location: LCCOMB_X75_Y24_N12
\Mod0|auto_generated|divider|divider|StageOut[135]~545\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[135]~545_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[128]~590_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[128]~590_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[135]~545_combout\);

-- Location: LCCOMB_X75_Y24_N26
\Mod0|auto_generated|divider|divider|StageOut[134]~546\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[134]~546_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[127]~434_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[127]~434_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[134]~546_combout\);

-- Location: LCCOMB_X75_Y25_N22
\Mod0|auto_generated|divider|divider|StageOut[134]~440\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[134]~440_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[134]~440_combout\);

-- Location: LCCOMB_X75_Y25_N26
\Mod0|auto_generated|divider|divider|StageOut[133]~442\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[133]~442_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[133]~442_combout\);

-- Location: LCCOMB_X75_Y25_N24
\Mod0|auto_generated|divider|divider|StageOut[133]~441\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[133]~441_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|my_abs_num|cs2a[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[10]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[133]~441_combout\);

-- Location: LCCOMB_X76_Y23_N26
\Mod0|auto_generated|divider|divider|StageOut[132]~547\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[132]~547_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ & (count(9) $ (count(31) $ (\Div0|auto_generated|divider|my_abs_num|cs2a[8]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(9),
	datab => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	datac => count(31),
	datad => \Div0|auto_generated|divider|my_abs_num|cs2a[8]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[132]~547_combout\);

-- Location: LCCOMB_X75_Y25_N2
\Mod0|auto_generated|divider|divider|StageOut[132]~548\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[132]~548_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ & (\Div0|auto_generated|divider|my_abs_num|cs2a[8]~8_combout\ $ (count(31) $ (count(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|cs2a[8]~8_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	datac => count(31),
	datad => count(9),
	combout => \Mod0|auto_generated|divider|divider|StageOut[132]~548_combout\);

-- Location: LCCOMB_X75_Y25_N8
\Mod0|auto_generated|divider|divider|add_sub_23_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[132]~547_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[132]~548_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_23_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[132]~547_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[132]~548_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[132]~547_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[132]~548_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[1]~1\);

-- Location: LCCOMB_X75_Y25_N10
\Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_23_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[133]~442_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[133]~441_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_23_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[133]~442_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[133]~441_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[133]~442_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[133]~441_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_23_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[133]~442_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[133]~441_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~3\);

-- Location: LCCOMB_X75_Y25_N12
\Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[134]~546_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[134]~440_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[134]~546_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[134]~440_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[134]~546_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[134]~440_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[134]~546_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[134]~440_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~5\);

-- Location: LCCOMB_X75_Y25_N14
\Mod0|auto_generated|divider|divider|add_sub_23_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_23_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[135]~439_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[135]~545_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[135]~439_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[135]~545_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_23_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[135]~439_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[135]~545_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[135]~439_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[135]~545_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[4]~7\);

-- Location: LCCOMB_X75_Y25_N16
\Mod0|auto_generated|divider|divider|add_sub_23_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_23_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[136]~544_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[136]~438_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_23_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[136]~544_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[136]~438_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[4]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[5]~9_cout\);

-- Location: LCCOMB_X75_Y25_N18
\Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_23_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[5]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\);

-- Location: LCCOMB_X75_Y25_N0
\Mod0|auto_generated|divider|divider|StageOut[142]~549\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[142]~549_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[135]~545_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[135]~545_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[142]~549_combout\);

-- Location: LCCOMB_X75_Y25_N28
\Mod0|auto_generated|divider|divider|StageOut[142]~443\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[142]~443_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_23_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[142]~443_combout\);

-- Location: LCCOMB_X76_Y25_N12
\Mod0|auto_generated|divider|divider|StageOut[141]~444\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[141]~444_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[141]~444_combout\);

-- Location: LCCOMB_X75_Y25_N6
\Mod0|auto_generated|divider|divider|StageOut[141]~550\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[141]~550_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[134]~546_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[134]~546_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[141]~550_combout\);

-- Location: LCCOMB_X76_Y25_N26
\Mod0|auto_generated|divider|divider|StageOut[140]~445\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[140]~445_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[140]~445_combout\);

-- Location: LCCOMB_X75_Y25_N30
\Mod0|auto_generated|divider|divider|StageOut[140]~591\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[140]~591_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ & 
-- ((\Mod0|auto_generated|divider|my_abs_num|cs2a[10]~16_combout\))) # (!\Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[10]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[140]~591_combout\);

-- Location: LCCOMB_X76_Y25_N28
\Mod0|auto_generated|divider|divider|StageOut[139]~446\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[139]~446_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[139]~446_combout\);

-- Location: LCCOMB_X75_Y25_N4
\Mod0|auto_generated|divider|divider|StageOut[139]~551\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[139]~551_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\ & (\Div0|auto_generated|divider|my_abs_num|cs2a[8]~8_combout\ $ (count(31) $ (count(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|cs2a[8]~8_combout\,
	datab => count(31),
	datac => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	datad => count(9),
	combout => \Mod0|auto_generated|divider|divider|StageOut[139]~551_combout\);

-- Location: LCCOMB_X76_Y23_N22
\Div0|auto_generated|divider|my_abs_num|cs2a[8]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs2a[8]~22_combout\ = count(8) $ (((\Mod0|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\ & ((count(7)))) # (!\Mod0|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\ & (count(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(31),
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\,
	datac => count(7),
	datad => count(8),
	combout => \Div0|auto_generated|divider|my_abs_num|cs2a[8]~22_combout\);

-- Location: LCCOMB_X76_Y25_N30
\Mod0|auto_generated|divider|divider|StageOut[138]~447\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[138]~447_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs2a[8]~22_combout\ & \Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[8]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[138]~447_combout\);

-- Location: LCCOMB_X76_Y25_N16
\Mod0|auto_generated|divider|divider|StageOut[138]~448\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[138]~448_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs2a[8]~22_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[8]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[138]~448_combout\);

-- Location: LCCOMB_X76_Y25_N0
\Mod0|auto_generated|divider|divider|add_sub_24_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[138]~447_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[138]~448_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[138]~447_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[138]~448_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[138]~447_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[138]~448_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\);

-- Location: LCCOMB_X76_Y25_N2
\Mod0|auto_generated|divider|divider|add_sub_24_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[139]~446_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[139]~551_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[139]~446_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[139]~551_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[139]~446_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[139]~551_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[139]~446_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[139]~551_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\);

-- Location: LCCOMB_X76_Y25_N4
\Mod0|auto_generated|divider|divider|add_sub_24_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[140]~445_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[140]~591_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[140]~445_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[140]~591_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_24_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[140]~445_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[140]~591_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[140]~445_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[140]~591_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[3]~5\);

-- Location: LCCOMB_X76_Y25_N6
\Mod0|auto_generated|divider|divider|add_sub_24_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_24_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_24_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[141]~444_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[141]~550_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_24_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[141]~444_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[141]~550_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_24_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[141]~444_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[141]~550_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_24_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[141]~444_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[141]~550_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[4]~7\);

-- Location: LCCOMB_X76_Y25_N8
\Mod0|auto_generated|divider|divider|add_sub_24_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_24_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[142]~549_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[142]~443_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_24_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[142]~549_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[142]~443_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[4]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[5]~9_cout\);

-- Location: LCCOMB_X76_Y25_N10
\Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_24_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[5]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\);

-- Location: LCCOMB_X76_Y25_N14
\Mod0|auto_generated|divider|divider|StageOut[148]~552\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[148]~552_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[141]~550_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[141]~550_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[148]~552_combout\);

-- Location: LCCOMB_X77_Y25_N16
\Mod0|auto_generated|divider|divider|StageOut[148]~449\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[148]~449_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_24_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[148]~449_combout\);

-- Location: LCCOMB_X77_Y25_N10
\Mod0|auto_generated|divider|divider|StageOut[147]~450\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[147]~450_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[147]~450_combout\);

-- Location: LCCOMB_X76_Y25_N24
\Mod0|auto_generated|divider|divider|StageOut[147]~553\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[147]~553_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[140]~591_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[140]~591_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[147]~553_combout\);

-- Location: LCCOMB_X77_Y25_N12
\Mod0|auto_generated|divider|divider|StageOut[146]~451\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[146]~451_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[146]~451_combout\);

-- Location: LCCOMB_X76_Y25_N18
\Mod0|auto_generated|divider|divider|StageOut[146]~554\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[146]~554_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[139]~551_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[139]~551_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[146]~554_combout\);

-- Location: LCCOMB_X77_Y25_N6
\Mod0|auto_generated|divider|divider|StageOut[145]~452\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[145]~452_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs2a[8]~22_combout\ & \Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[8]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[145]~452_combout\);

-- Location: LCCOMB_X77_Y25_N0
\Mod0|auto_generated|divider|divider|StageOut[145]~453\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[145]~453_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[145]~453_combout\);

-- Location: LCCOMB_X77_Y25_N4
\Mod0|auto_generated|divider|divider|StageOut[144]~556\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[144]~556_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\ $ (count(31) $ (count(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\,
	datac => count(31),
	datad => count(7),
	combout => \Mod0|auto_generated|divider|divider|StageOut[144]~556_combout\);

-- Location: LCCOMB_X77_Y25_N2
\Mod0|auto_generated|divider|divider|StageOut[144]~555\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[144]~555_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\ $ (count(31) $ (count(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\,
	datac => count(31),
	datad => count(7),
	combout => \Mod0|auto_generated|divider|divider|StageOut[144]~555_combout\);

-- Location: LCCOMB_X77_Y25_N20
\Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[144]~556_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[144]~555_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[144]~556_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[144]~555_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[144]~556_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[144]~555_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~1\);

-- Location: LCCOMB_X77_Y25_N22
\Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[145]~452_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[145]~453_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[145]~452_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[145]~453_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[145]~452_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[145]~453_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[145]~452_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[145]~453_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~3\);

-- Location: LCCOMB_X77_Y25_N24
\Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[146]~451_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[146]~554_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[146]~451_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[146]~554_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[146]~451_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[146]~554_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[146]~451_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[146]~554_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~5\);

-- Location: LCCOMB_X77_Y25_N26
\Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[147]~450_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[147]~553_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[147]~450_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[147]~553_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[147]~450_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[147]~553_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[147]~450_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[147]~553_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~7\);

-- Location: LCCOMB_X77_Y25_N28
\Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[148]~552_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[148]~449_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[148]~552_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[148]~449_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~9_cout\);

-- Location: LCCOMB_X77_Y25_N30
\Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\);

-- Location: LCCOMB_X77_Y25_N18
\Mod0|auto_generated|divider|divider|StageOut[154]~557\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[154]~557_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[147]~553_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[147]~553_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[154]~557_combout\);

-- Location: LCCOMB_X79_Y25_N20
\Mod0|auto_generated|divider|divider|StageOut[154]~454\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[154]~454_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[154]~454_combout\);

-- Location: LCCOMB_X79_Y25_N22
\Mod0|auto_generated|divider|divider|StageOut[153]~455\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[153]~455_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[153]~455_combout\);

-- Location: LCCOMB_X77_Y25_N8
\Mod0|auto_generated|divider|divider|StageOut[153]~558\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[153]~558_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[146]~554_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[146]~554_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[153]~558_combout\);

-- Location: LCCOMB_X77_Y25_N14
\Mod0|auto_generated|divider|divider|StageOut[152]~592\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[152]~592_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & 
-- ((\Div0|auto_generated|divider|my_abs_num|cs2a[8]~22_combout\))) # (!\Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\,
	datab => \Div0|auto_generated|divider|my_abs_num|cs2a[8]~22_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[152]~592_combout\);

-- Location: LCCOMB_X79_Y25_N24
\Mod0|auto_generated|divider|divider|StageOut[152]~456\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[152]~456_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[152]~456_combout\);

-- Location: LCCOMB_X79_Y25_N30
\Mod0|auto_generated|divider|divider|StageOut[151]~457\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[151]~457_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[151]~457_combout\);

-- Location: LCCOMB_X79_Y25_N28
\Mod0|auto_generated|divider|divider|StageOut[151]~559\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[151]~559_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\ $ (count(31) $ (count(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\,
	datac => count(31),
	datad => count(7),
	combout => \Mod0|auto_generated|divider|divider|StageOut[151]~559_combout\);

-- Location: LCCOMB_X81_Y22_N28
\Mod0|auto_generated|divider|my_abs_num|cs2a[6]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[6]~17_combout\ = count(6) $ (((\Mod0|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\ & (count(5))) # (!\Mod0|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\ & ((count(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(5),
	datab => count(6),
	datac => count(31),
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|cs2a[6]~17_combout\);

-- Location: LCCOMB_X79_Y25_N26
\Mod0|auto_generated|divider|divider|StageOut[150]~459\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[150]~459_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|my_abs_num|cs2a[6]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[6]~17_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[150]~459_combout\);

-- Location: LCCOMB_X79_Y25_N16
\Mod0|auto_generated|divider|divider|StageOut[150]~458\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[150]~458_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|my_abs_num|cs2a[6]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[6]~17_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[150]~458_combout\);

-- Location: LCCOMB_X79_Y25_N0
\Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[150]~459_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[150]~458_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[150]~459_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[150]~458_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[150]~459_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[150]~458_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~1\);

-- Location: LCCOMB_X79_Y25_N2
\Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[151]~457_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[151]~559_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[151]~457_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[151]~559_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[151]~457_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[151]~559_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[151]~457_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[151]~559_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~3\);

-- Location: LCCOMB_X79_Y25_N4
\Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[152]~592_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[152]~456_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[152]~592_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[152]~456_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[152]~592_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[152]~456_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[152]~592_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[152]~456_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~5\);

-- Location: LCCOMB_X79_Y25_N6
\Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[153]~455_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[153]~558_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[153]~455_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[153]~558_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[153]~455_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[153]~558_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[153]~455_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[153]~558_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~7\);

-- Location: LCCOMB_X79_Y25_N8
\Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[154]~557_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[154]~454_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[154]~557_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[154]~454_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~9_cout\);

-- Location: LCCOMB_X79_Y25_N10
\Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\);

-- Location: LCCOMB_X80_Y25_N0
\Mod0|auto_generated|divider|divider|StageOut[158]~462\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[158]~462_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[158]~462_combout\);

-- Location: LCCOMB_X79_Y25_N18
\Mod0|auto_generated|divider|divider|StageOut[158]~562\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[158]~562_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[151]~559_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[151]~559_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[158]~562_combout\);

-- Location: LCCOMB_X80_Y25_N26
\Mod0|auto_generated|divider|divider|StageOut[157]~463\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[157]~463_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[6]~17_combout\ & \Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|cs2a[6]~17_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[157]~463_combout\);

-- Location: LCCOMB_X81_Y25_N0
\Mod0|auto_generated|divider|divider|StageOut[157]~464\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[157]~464_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[157]~464_combout\);

-- Location: LCCOMB_X80_Y25_N18
\Mod0|auto_generated|divider|divider|StageOut[156]~564\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[156]~564_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ & (count(5) $ (count(31) $ (\Mod0|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	datab => count(5),
	datac => count(31),
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[156]~564_combout\);

-- Location: LCCOMB_X81_Y25_N14
\Mod0|auto_generated|divider|divider|StageOut[156]~563\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[156]~563_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\ $ (count(31) $ (count(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\,
	datab => count(31),
	datac => count(5),
	datad => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[156]~563_combout\);

-- Location: LCCOMB_X80_Y25_N2
\Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[156]~564_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[156]~563_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[156]~564_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[156]~563_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[156]~564_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[156]~563_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~1\);

-- Location: LCCOMB_X80_Y25_N4
\Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[157]~463_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[157]~464_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[157]~463_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[157]~464_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[157]~463_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[157]~464_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[157]~463_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[157]~464_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~3\);

-- Location: LCCOMB_X80_Y25_N6
\Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[158]~462_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[158]~562_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[158]~462_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[158]~562_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[158]~462_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[158]~562_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[158]~462_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[158]~562_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~5\);

-- Location: LCCOMB_X79_Y25_N14
\Mod0|auto_generated|divider|divider|StageOut[160]~560\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[160]~560_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[153]~558_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[153]~558_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[160]~560_combout\);

-- Location: LCCOMB_X80_Y25_N20
\Mod0|auto_generated|divider|divider|StageOut[160]~460\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[160]~460_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[160]~460_combout\);

-- Location: LCCOMB_X79_Y25_N12
\Mod0|auto_generated|divider|divider|StageOut[159]~561\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[159]~561_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[152]~592_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[152]~592_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[159]~561_combout\);

-- Location: LCCOMB_X80_Y25_N14
\Mod0|auto_generated|divider|divider|StageOut[159]~461\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[159]~461_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[159]~461_combout\);

-- Location: LCCOMB_X80_Y25_N8
\Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[159]~561_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[159]~461_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[159]~561_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[159]~461_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[159]~561_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[159]~461_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[159]~561_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[159]~461_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~7\);

-- Location: LCCOMB_X80_Y25_N10
\Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[160]~560_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[160]~460_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[160]~560_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[160]~460_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~9_cout\);

-- Location: LCCOMB_X80_Y25_N12
\Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\);

-- Location: LCCOMB_X79_Y23_N24
\Mod0|auto_generated|divider|divider|StageOut[165]~466\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[165]~466_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[165]~466_combout\);

-- Location: LCCOMB_X80_Y25_N30
\Mod0|auto_generated|divider|divider|StageOut[165]~566\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[165]~566_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[158]~562_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[158]~562_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[165]~566_combout\);

-- Location: LCCOMB_X81_Y25_N30
\Mod0|auto_generated|divider|divider|StageOut[164]~467\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[164]~467_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[164]~467_combout\);

-- Location: LCCOMB_X81_Y25_N28
\Mod0|auto_generated|divider|divider|StageOut[164]~593\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[164]~593_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ & 
-- ((\Mod0|auto_generated|divider|my_abs_num|cs2a[6]~17_combout\))) # (!\Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[6]~17_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[164]~593_combout\);

-- Location: LCCOMB_X81_Y25_N24
\Mod0|auto_generated|divider|divider|StageOut[163]~567\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[163]~567_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ & (count(31) $ (count(5) $ (\Mod0|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	datab => count(31),
	datac => count(5),
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[163]~567_combout\);

-- Location: LCCOMB_X81_Y25_N20
\Mod0|auto_generated|divider|divider|StageOut[163]~468\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[163]~468_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[163]~468_combout\);

-- Location: LCCOMB_X80_Y22_N28
\Mod0|auto_generated|divider|my_abs_num|cs2a[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[4]~18_combout\ = count(4) $ (((\Mod0|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\ & ((count(3)))) # (!\Mod0|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\ & (count(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(31),
	datab => count(3),
	datac => count(4),
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|cs2a[4]~18_combout\);

-- Location: LCCOMB_X81_Y25_N22
\Mod0|auto_generated|divider|divider|StageOut[162]~469\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[162]~469_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[4]~18_combout\ & \Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[4]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[162]~469_combout\);

-- Location: LCCOMB_X81_Y25_N16
\Mod0|auto_generated|divider|divider|StageOut[162]~470\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[162]~470_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[4]~18_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[4]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[162]~470_combout\);

-- Location: LCCOMB_X81_Y25_N2
\Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[162]~469_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[162]~470_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[162]~469_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[162]~470_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[162]~469_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[162]~470_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~1\);

-- Location: LCCOMB_X81_Y25_N4
\Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[163]~567_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[163]~468_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[163]~567_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[163]~468_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[163]~567_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[163]~468_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[163]~567_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[163]~468_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~3\);

-- Location: LCCOMB_X81_Y25_N6
\Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[164]~467_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[164]~593_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[164]~467_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[164]~593_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[164]~467_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[164]~593_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[164]~467_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[164]~593_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~5\);

-- Location: LCCOMB_X81_Y25_N8
\Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[165]~466_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[165]~566_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[165]~466_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[165]~566_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[165]~466_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[165]~566_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[165]~466_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[165]~566_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~7\);

-- Location: LCCOMB_X80_Y25_N16
\Mod0|auto_generated|divider|divider|StageOut[166]~465\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[166]~465_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[166]~465_combout\);

-- Location: LCCOMB_X80_Y25_N28
\Mod0|auto_generated|divider|divider|StageOut[166]~565\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[166]~565_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[159]~561_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[159]~561_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[166]~565_combout\);

-- Location: LCCOMB_X81_Y25_N10
\Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[166]~465_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[166]~565_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[166]~465_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[166]~565_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~9_cout\);

-- Location: LCCOMB_X81_Y25_N12
\Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\);

-- Location: LCCOMB_X80_Y23_N4
\Mod0|auto_generated|divider|divider|StageOut[172]~471\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[172]~471_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[172]~471_combout\);

-- Location: LCCOMB_X80_Y25_N24
\Mod0|auto_generated|divider|divider|StageOut[172]~568\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[172]~568_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[165]~566_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[165]~566_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[172]~568_combout\);

-- Location: LCCOMB_X79_Y23_N22
\Mod0|auto_generated|divider|divider|StageOut[171]~472\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[171]~472_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[171]~472_combout\);

-- Location: LCCOMB_X81_Y25_N18
\Mod0|auto_generated|divider|divider|StageOut[171]~569\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[171]~569_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[164]~593_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[164]~593_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[171]~569_combout\);

-- Location: LCCOMB_X79_Y23_N20
\Mod0|auto_generated|divider|divider|StageOut[170]~473\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[170]~473_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[170]~473_combout\);

-- Location: LCCOMB_X80_Y25_N22
\Mod0|auto_generated|divider|divider|StageOut[170]~570\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[170]~570_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[163]~567_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[163]~567_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[170]~570_combout\);

-- Location: LCCOMB_X79_Y23_N30
\Mod0|auto_generated|divider|divider|StageOut[169]~474\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[169]~474_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|my_abs_num|cs2a[4]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[4]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[169]~474_combout\);

-- Location: LCCOMB_X79_Y23_N28
\Mod0|auto_generated|divider|divider|StageOut[169]~475\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[169]~475_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[169]~475_combout\);

-- Location: LCCOMB_X80_Y22_N18
\Mod0|auto_generated|divider|divider|StageOut[168]~476\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[168]~476_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ & (count(31) $ (count(3) $ (\Mod0|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(31),
	datab => count(3),
	datac => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[168]~476_combout\);

-- Location: LCCOMB_X80_Y22_N8
\Mod0|auto_generated|divider|divider|StageOut[168]~477\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[168]~477_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ & (count(31) $ (count(3) $ (\Mod0|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(31),
	datab => count(3),
	datac => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[168]~477_combout\);

-- Location: LCCOMB_X79_Y23_N4
\Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[168]~476_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[168]~477_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[168]~476_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[168]~477_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[168]~476_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[168]~477_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~1\);

-- Location: LCCOMB_X79_Y23_N6
\Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[169]~474_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[169]~475_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[169]~474_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[169]~475_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[169]~474_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[169]~475_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[169]~474_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[169]~475_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~3\);

-- Location: LCCOMB_X79_Y23_N8
\Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[170]~473_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[170]~570_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[170]~473_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[170]~570_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[170]~473_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[170]~570_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[170]~473_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[170]~570_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~5\);

-- Location: LCCOMB_X79_Y23_N10
\Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[171]~472_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[171]~569_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[171]~472_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[171]~569_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[171]~472_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[171]~569_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[171]~472_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[171]~569_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~7\);

-- Location: LCCOMB_X79_Y23_N12
\Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[172]~471_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[172]~568_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[172]~471_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[172]~568_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~9_cout\);

-- Location: LCCOMB_X79_Y23_N14
\Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\);

-- Location: LCCOMB_X79_Y23_N26
\Mod0|auto_generated|divider|divider|StageOut[178]~571\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[178]~571_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[171]~569_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[171]~569_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[178]~571_combout\);

-- Location: LCCOMB_X80_Y23_N2
\Mod0|auto_generated|divider|divider|StageOut[178]~478\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[178]~478_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[178]~478_combout\);

-- Location: LCCOMB_X79_Y23_N16
\Mod0|auto_generated|divider|divider|StageOut[177]~572\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[177]~572_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[170]~570_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[170]~570_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[177]~572_combout\);

-- Location: LCCOMB_X80_Y23_N0
\Mod0|auto_generated|divider|divider|StageOut[177]~479\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[177]~479_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[177]~479_combout\);

-- Location: LCCOMB_X80_Y23_N30
\Mod0|auto_generated|divider|divider|StageOut[176]~480\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[176]~480_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[176]~480_combout\);

-- Location: LCCOMB_X79_Y23_N18
\Mod0|auto_generated|divider|divider|StageOut[176]~594\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[176]~594_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ & 
-- ((\Mod0|auto_generated|divider|my_abs_num|cs2a[4]~18_combout\))) # (!\Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[4]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[176]~594_combout\);

-- Location: LCCOMB_X80_Y23_N20
\Mod0|auto_generated|divider|divider|StageOut[175]~482\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[175]~482_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[175]~482_combout\);

-- Location: LCCOMB_X80_Y22_N10
\Mod0|auto_generated|divider|divider|StageOut[175]~481\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[175]~481_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ & (count(31) $ (count(3) $ (\Mod0|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(31),
	datab => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	datac => count(3),
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[175]~481_combout\);

-- Location: LCCOMB_X80_Y22_N0
\Mod0|auto_generated|divider|my_abs_num|cs2a[2]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[2]~19_combout\ = count(2) $ (((count(31) & ((count(0)) # (count(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(31),
	datab => count(0),
	datac => count(1),
	datad => count(2),
	combout => \Mod0|auto_generated|divider|my_abs_num|cs2a[2]~19_combout\);

-- Location: LCCOMB_X80_Y23_N22
\Mod0|auto_generated|divider|divider|StageOut[174]~483\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[174]~483_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|my_abs_num|cs2a[2]~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[2]~19_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[174]~483_combout\);

-- Location: LCCOMB_X80_Y23_N24
\Mod0|auto_generated|divider|divider|StageOut[174]~484\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[174]~484_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|my_abs_num|cs2a[2]~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[2]~19_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[174]~484_combout\);

-- Location: LCCOMB_X80_Y23_N6
\Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[174]~483_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[174]~484_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[174]~483_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[174]~484_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[174]~483_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[174]~484_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~1\);

-- Location: LCCOMB_X80_Y23_N8
\Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[175]~482_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[175]~481_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[175]~482_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[175]~481_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[175]~482_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[175]~481_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[175]~482_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[175]~481_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~3\);

-- Location: LCCOMB_X80_Y23_N10
\Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[176]~480_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[176]~594_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[176]~480_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[176]~594_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[176]~480_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[176]~594_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[176]~480_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[176]~594_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~5\);

-- Location: LCCOMB_X80_Y23_N12
\Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[177]~572_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[177]~479_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[177]~572_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[177]~479_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[177]~572_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[177]~479_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[177]~572_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[177]~479_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~7\);

-- Location: LCCOMB_X80_Y23_N14
\Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[178]~571_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[178]~478_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[178]~571_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[178]~478_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~9_cout\);

-- Location: LCCOMB_X80_Y23_N16
\Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\);

-- Location: LCCOMB_X80_Y23_N26
\Mod0|auto_generated|divider|divider|StageOut[184]~573\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[184]~573_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[177]~572_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[177]~572_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[184]~573_combout\);

-- Location: LCCOMB_X81_Y23_N4
\Mod0|auto_generated|divider|divider|StageOut[184]~485\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[184]~485_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[184]~485_combout\);

-- Location: LCCOMB_X81_Y23_N10
\Mod0|auto_generated|divider|divider|StageOut[183]~486\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[183]~486_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[183]~486_combout\);

-- Location: LCCOMB_X80_Y23_N28
\Mod0|auto_generated|divider|divider|StageOut[183]~574\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[183]~574_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[176]~594_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[176]~594_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[183]~574_combout\);

-- Location: LCCOMB_X81_Y23_N12
\Mod0|auto_generated|divider|divider|StageOut[182]~487\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[182]~487_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[182]~487_combout\);

-- Location: LCCOMB_X80_Y23_N18
\Mod0|auto_generated|divider|divider|StageOut[182]~575\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[182]~575_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[175]~481_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[175]~481_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[182]~575_combout\);

-- Location: LCCOMB_X81_Y23_N6
\Mod0|auto_generated|divider|divider|StageOut[181]~488\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[181]~488_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|my_abs_num|cs2a[2]~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[2]~19_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[181]~488_combout\);

-- Location: LCCOMB_X81_Y23_N28
\Mod0|auto_generated|divider|divider|StageOut[181]~489\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[181]~489_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[181]~489_combout\);

-- Location: LCCOMB_X81_Y23_N30
\Mod0|auto_generated|divider|divider|StageOut[180]~490\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[180]~490_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ & (count(1) $ (((count(31) & count(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(1),
	datab => count(31),
	datac => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	datad => count(0),
	combout => \Mod0|auto_generated|divider|divider|StageOut[180]~490_combout\);

-- Location: LCCOMB_X81_Y23_N0
\Mod0|auto_generated|divider|divider|StageOut[180]~491\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[180]~491_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ & (count(1) $ (((count(31) & count(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(1),
	datab => count(31),
	datac => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	datad => count(0),
	combout => \Mod0|auto_generated|divider|divider|StageOut[180]~491_combout\);

-- Location: LCCOMB_X81_Y23_N16
\Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[180]~490_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[180]~491_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[180]~490_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[180]~491_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[180]~490_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[180]~491_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~1\);

-- Location: LCCOMB_X81_Y23_N18
\Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[181]~488_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[181]~489_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[181]~488_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[181]~489_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[181]~488_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[181]~489_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[181]~488_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[181]~489_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~3\);

-- Location: LCCOMB_X81_Y23_N20
\Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[182]~487_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[182]~575_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[182]~487_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[182]~575_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[182]~487_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[182]~575_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[182]~487_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[182]~575_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~5\);

-- Location: LCCOMB_X81_Y23_N22
\Mod0|auto_generated|divider|divider|add_sub_31_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[183]~486_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[183]~574_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[183]~486_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[183]~574_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~5\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout\);

-- Location: LCCOMB_X81_Y23_N24
\Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[184]~573_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[184]~485_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[184]~573_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[184]~485_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~9_cout\);

-- Location: LCCOMB_X81_Y23_N26
\Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\);

-- Location: LCCOMB_X85_Y23_N12
\Mod0|auto_generated|divider|divider|StageOut[186]~492\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[186]~492_combout\ = (count(0) & \Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(0),
	datad => \Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[186]~492_combout\);

-- Location: LCCOMB_X85_Y23_N2
\Mod0|auto_generated|divider|divider|StageOut[186]~493\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[186]~493_combout\ = (count(0) & !\Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(0),
	datad => \Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[186]~493_combout\);

-- Location: LCCOMB_X85_Y23_N20
\Mod0|auto_generated|divider|op_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|op_2~0_combout\ = (((!\Mod0|auto_generated|divider|divider|StageOut[186]~492_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[186]~493_combout\)))
-- \Mod0|auto_generated|divider|op_2~1\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[186]~492_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[186]~493_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[186]~492_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[186]~493_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|op_2~0_combout\,
	cout => \Mod0|auto_generated|divider|op_2~1\);

-- Location: LCCOMB_X85_Y23_N0
\Mod0|auto_generated|divider|remainder[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|remainder[0]~0_combout\ = (count(31) & ((\Mod0|auto_generated|divider|op_2~0_combout\))) # (!count(31) & (count(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(0),
	datac => count(31),
	datad => \Mod0|auto_generated|divider|op_2~0_combout\,
	combout => \Mod0|auto_generated|divider|remainder[0]~0_combout\);

-- Location: LCCOMB_X81_Y23_N8
\Mod0|auto_generated|divider|divider|StageOut[188]~595\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[188]~595_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ & 
-- ((\Mod0|auto_generated|divider|my_abs_num|cs2a[2]~19_combout\))) # (!\Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[2]~19_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[188]~595_combout\);

-- Location: LCCOMB_X85_Y23_N28
\Mod0|auto_generated|divider|divider|StageOut[188]~496\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[188]~496_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[188]~496_combout\);

-- Location: LCCOMB_X85_Y23_N8
\Mod0|auto_generated|divider|divider|StageOut[187]~495\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[187]~495_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[187]~495_combout\);

-- Location: LCCOMB_X85_Y23_N18
\Mod0|auto_generated|divider|divider|StageOut[187]~494\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[187]~494_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\ & (count(1) $ (((count(0) & count(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(0),
	datab => count(1),
	datac => count(31),
	datad => \Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[187]~494_combout\);

-- Location: LCCOMB_X85_Y23_N22
\Mod0|auto_generated|divider|op_2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|op_2~2_combout\ = (\Mod0|auto_generated|divider|op_2~1\ & ((\Mod0|auto_generated|divider|divider|StageOut[187]~495_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[187]~494_combout\)))) # 
-- (!\Mod0|auto_generated|divider|op_2~1\ & (((!\Mod0|auto_generated|divider|divider|StageOut[187]~495_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[187]~494_combout\)) # (GND)))
-- \Mod0|auto_generated|divider|op_2~3\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[187]~495_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[187]~494_combout\) # (!\Mod0|auto_generated|divider|op_2~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[187]~495_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[187]~494_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|op_2~1\,
	combout => \Mod0|auto_generated|divider|op_2~2_combout\,
	cout => \Mod0|auto_generated|divider|op_2~3\);

-- Location: LCCOMB_X85_Y23_N24
\Mod0|auto_generated|divider|op_2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|op_2~4_combout\ = (\Mod0|auto_generated|divider|op_2~3\ & (!\Mod0|auto_generated|divider|divider|StageOut[188]~595_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[188]~496_combout\ & VCC))) # 
-- (!\Mod0|auto_generated|divider|op_2~3\ & ((((!\Mod0|auto_generated|divider|divider|StageOut[188]~595_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[188]~496_combout\)))))
-- \Mod0|auto_generated|divider|op_2~5\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[188]~595_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[188]~496_combout\ & !\Mod0|auto_generated|divider|op_2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[188]~595_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[188]~496_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|op_2~3\,
	combout => \Mod0|auto_generated|divider|op_2~4_combout\,
	cout => \Mod0|auto_generated|divider|op_2~5\);

-- Location: LCCOMB_X85_Y23_N14
\Mod0|auto_generated|divider|remainder[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|remainder[2]~2_combout\ = (count(31) & (((\Mod0|auto_generated|divider|op_2~4_combout\)))) # (!count(31) & ((\Mod0|auto_generated|divider|divider|StageOut[188]~595_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[188]~496_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[188]~595_combout\,
	datab => \Mod0|auto_generated|divider|op_2~4_combout\,
	datac => count(31),
	datad => \Mod0|auto_generated|divider|divider|StageOut[188]~496_combout\,
	combout => \Mod0|auto_generated|divider|remainder[2]~2_combout\);

-- Location: LCCOMB_X81_Y23_N14
\Mod0|auto_generated|divider|divider|StageOut[189]~576\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[189]~576_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[182]~575_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[182]~575_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[189]~576_combout\);

-- Location: LCCOMB_X85_Y23_N16
\Mod0|auto_generated|divider|divider|StageOut[189]~497\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[189]~497_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[189]~497_combout\);

-- Location: LCCOMB_X85_Y23_N26
\Mod0|auto_generated|divider|op_2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|op_2~6_combout\ = \Mod0|auto_generated|divider|op_2~5\ $ (((!\Mod0|auto_generated|divider|divider|StageOut[189]~576_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[189]~497_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|StageOut[189]~576_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[189]~497_combout\,
	cin => \Mod0|auto_generated|divider|op_2~5\,
	combout => \Mod0|auto_generated|divider|op_2~6_combout\);

-- Location: LCCOMB_X85_Y23_N10
\Mod0|auto_generated|divider|remainder[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|remainder[3]~3_combout\ = (count(31) & (((\Mod0|auto_generated|divider|op_2~6_combout\)))) # (!count(31) & ((\Mod0|auto_generated|divider|divider|StageOut[189]~576_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[189]~497_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(31),
	datab => \Mod0|auto_generated|divider|divider|StageOut[189]~576_combout\,
	datac => \Mod0|auto_generated|divider|op_2~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[189]~497_combout\,
	combout => \Mod0|auto_generated|divider|remainder[3]~3_combout\);

-- Location: LCCOMB_X85_Y23_N30
\Mod0|auto_generated|divider|remainder[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|remainder[1]~1_combout\ = (count(31) & (((\Mod0|auto_generated|divider|op_2~2_combout\)))) # (!count(31) & ((\Mod0|auto_generated|divider|divider|StageOut[187]~495_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[187]~494_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(31),
	datab => \Mod0|auto_generated|divider|divider|StageOut[187]~495_combout\,
	datac => \Mod0|auto_generated|divider|op_2~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[187]~494_combout\,
	combout => \Mod0|auto_generated|divider|remainder[1]~1_combout\);

-- Location: LCCOMB_X99_Y55_N28
\M0|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \M0|WideOr6~0_combout\ = (\Mod0|auto_generated|divider|remainder[1]~1_combout\ & (((\Mod0|auto_generated|divider|remainder[3]~3_combout\)))) # (!\Mod0|auto_generated|divider|remainder[1]~1_combout\ & (\Mod0|auto_generated|divider|remainder[2]~2_combout\ $ 
-- (((\Mod0|auto_generated|divider|remainder[0]~0_combout\ & !\Mod0|auto_generated|divider|remainder[3]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|remainder[0]~0_combout\,
	datab => \Mod0|auto_generated|divider|remainder[2]~2_combout\,
	datac => \Mod0|auto_generated|divider|remainder[3]~3_combout\,
	datad => \Mod0|auto_generated|divider|remainder[1]~1_combout\,
	combout => \M0|WideOr6~0_combout\);

-- Location: LCCOMB_X99_Y55_N22
\M0|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \M0|WideOr5~0_combout\ = (\Mod0|auto_generated|divider|remainder[2]~2_combout\ & ((\Mod0|auto_generated|divider|remainder[3]~3_combout\) # (\Mod0|auto_generated|divider|remainder[0]~0_combout\ $ (\Mod0|auto_generated|divider|remainder[1]~1_combout\)))) # 
-- (!\Mod0|auto_generated|divider|remainder[2]~2_combout\ & (((\Mod0|auto_generated|divider|remainder[3]~3_combout\ & \Mod0|auto_generated|divider|remainder[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|remainder[0]~0_combout\,
	datab => \Mod0|auto_generated|divider|remainder[2]~2_combout\,
	datac => \Mod0|auto_generated|divider|remainder[3]~3_combout\,
	datad => \Mod0|auto_generated|divider|remainder[1]~1_combout\,
	combout => \M0|WideOr5~0_combout\);

-- Location: LCCOMB_X99_Y55_N12
\M0|WideOr4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \M0|WideOr4~0_combout\ = (\Mod0|auto_generated|divider|remainder[2]~2_combout\ & (((\Mod0|auto_generated|divider|remainder[3]~3_combout\)))) # (!\Mod0|auto_generated|divider|remainder[2]~2_combout\ & (\Mod0|auto_generated|divider|remainder[1]~1_combout\ & 
-- ((\Mod0|auto_generated|divider|remainder[3]~3_combout\) # (!\Mod0|auto_generated|divider|remainder[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|remainder[0]~0_combout\,
	datab => \Mod0|auto_generated|divider|remainder[2]~2_combout\,
	datac => \Mod0|auto_generated|divider|remainder[3]~3_combout\,
	datad => \Mod0|auto_generated|divider|remainder[1]~1_combout\,
	combout => \M0|WideOr4~0_combout\);

-- Location: LCCOMB_X99_Y55_N18
\M0|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \M0|WideOr3~0_combout\ = (\Mod0|auto_generated|divider|remainder[1]~1_combout\ & ((\Mod0|auto_generated|divider|remainder[3]~3_combout\) # ((\Mod0|auto_generated|divider|remainder[0]~0_combout\ & \Mod0|auto_generated|divider|remainder[2]~2_combout\)))) # 
-- (!\Mod0|auto_generated|divider|remainder[1]~1_combout\ & (\Mod0|auto_generated|divider|remainder[2]~2_combout\ $ (((\Mod0|auto_generated|divider|remainder[0]~0_combout\ & !\Mod0|auto_generated|divider|remainder[3]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|remainder[0]~0_combout\,
	datab => \Mod0|auto_generated|divider|remainder[2]~2_combout\,
	datac => \Mod0|auto_generated|divider|remainder[3]~3_combout\,
	datad => \Mod0|auto_generated|divider|remainder[1]~1_combout\,
	combout => \M0|WideOr3~0_combout\);

-- Location: LCCOMB_X99_Y55_N4
\M0|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \M0|WideOr2~0_combout\ = (\Mod0|auto_generated|divider|remainder[0]~0_combout\) # ((\Mod0|auto_generated|divider|remainder[1]~1_combout\ & ((\Mod0|auto_generated|divider|remainder[3]~3_combout\))) # (!\Mod0|auto_generated|divider|remainder[1]~1_combout\ & 
-- (\Mod0|auto_generated|divider|remainder[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|remainder[0]~0_combout\,
	datab => \Mod0|auto_generated|divider|remainder[2]~2_combout\,
	datac => \Mod0|auto_generated|divider|remainder[3]~3_combout\,
	datad => \Mod0|auto_generated|divider|remainder[1]~1_combout\,
	combout => \M0|WideOr2~0_combout\);

-- Location: LCCOMB_X99_Y55_N26
\M0|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \M0|WideOr1~0_combout\ = (\Mod0|auto_generated|divider|remainder[0]~0_combout\ & ((\Mod0|auto_generated|divider|remainder[1]~1_combout\) # (\Mod0|auto_generated|divider|remainder[2]~2_combout\ $ (!\Mod0|auto_generated|divider|remainder[3]~3_combout\)))) # 
-- (!\Mod0|auto_generated|divider|remainder[0]~0_combout\ & ((\Mod0|auto_generated|divider|remainder[2]~2_combout\ & (\Mod0|auto_generated|divider|remainder[3]~3_combout\)) # (!\Mod0|auto_generated|divider|remainder[2]~2_combout\ & 
-- ((\Mod0|auto_generated|divider|remainder[1]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|remainder[0]~0_combout\,
	datab => \Mod0|auto_generated|divider|remainder[2]~2_combout\,
	datac => \Mod0|auto_generated|divider|remainder[3]~3_combout\,
	datad => \Mod0|auto_generated|divider|remainder[1]~1_combout\,
	combout => \M0|WideOr1~0_combout\);

-- Location: LCCOMB_X99_Y55_N24
\M0|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \M0|WideOr0~0_combout\ = (\Mod0|auto_generated|divider|remainder[2]~2_combout\ & (!\Mod0|auto_generated|divider|remainder[3]~3_combout\ & ((!\Mod0|auto_generated|divider|remainder[1]~1_combout\) # (!\Mod0|auto_generated|divider|remainder[0]~0_combout\)))) 
-- # (!\Mod0|auto_generated|divider|remainder[2]~2_combout\ & ((\Mod0|auto_generated|divider|remainder[3]~3_combout\ $ (\Mod0|auto_generated|divider|remainder[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|remainder[0]~0_combout\,
	datab => \Mod0|auto_generated|divider|remainder[2]~2_combout\,
	datac => \Mod0|auto_generated|divider|remainder[3]~3_combout\,
	datad => \Mod0|auto_generated|divider|remainder[1]~1_combout\,
	combout => \M0|WideOr0~0_combout\);

-- Location: LCCOMB_X69_Y24_N12
\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \Div0|auto_generated|divider|my_abs_num|cs2a[29]~14_combout\ $ (VCC)
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\Div0|auto_generated|divider|my_abs_num|cs2a[29]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|my_abs_num|cs2a[29]~14_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X69_Y24_N14
\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[30]~9_combout\ & (\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # 
-- (!\Mod0|auto_generated|divider|my_abs_num|cs2a[30]~9_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|my_abs_num|cs2a[30]~9_combout\ & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|cs2a[30]~9_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X69_Y24_N16
\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[30]~8_combout\ & (\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # 
-- (!\Mod0|auto_generated|divider|my_abs_num|cs2a[30]~8_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\Mod0|auto_generated|divider|my_abs_num|cs2a[30]~8_combout\ & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[30]~8_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X69_Y24_N18
\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X69_Y24_N0
\Div0|auto_generated|divider|divider|StageOut[21]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[21]~300_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[30]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[30]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[21]~300_combout\);

-- Location: LCCOMB_X69_Y24_N6
\Div0|auto_generated|divider|divider|StageOut[21]~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[21]~301_combout\ = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[21]~301_combout\);

-- Location: LCCOMB_X70_Y24_N10
\Div0|auto_generated|divider|divider|StageOut[20]~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[20]~303_combout\ = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[20]~303_combout\);

-- Location: LCCOMB_X70_Y24_N4
\Div0|auto_generated|divider|divider|StageOut[20]~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[20]~302_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[30]~9_combout\ & \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|cs2a[30]~9_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[20]~302_combout\);

-- Location: LCCOMB_X70_Y24_N12
\Div0|auto_generated|divider|divider|StageOut[19]~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[19]~304_combout\ = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div0|auto_generated|divider|my_abs_num|cs2a[29]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs2a[29]~14_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[19]~304_combout\);

-- Location: LCCOMB_X69_Y24_N24
\Div0|auto_generated|divider|divider|StageOut[19]~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[19]~305_combout\ = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[19]~305_combout\);

-- Location: LCCOMB_X70_Y24_N6
\Div0|auto_generated|divider|divider|StageOut[18]~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[18]~306_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs2a[28]~15_combout\ & \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[28]~15_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[18]~306_combout\);

-- Location: LCCOMB_X70_Y24_N20
\Div0|auto_generated|divider|divider|StageOut[18]~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[18]~307_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs2a[28]~15_combout\ & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[28]~15_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[18]~307_combout\);

-- Location: LCCOMB_X70_Y24_N22
\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[18]~306_combout\) # (\Div0|auto_generated|divider|divider|StageOut[18]~307_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[18]~306_combout\) # (\Div0|auto_generated|divider|divider|StageOut[18]~307_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[18]~306_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[18]~307_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X70_Y24_N24
\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[19]~304_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[19]~305_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[19]~304_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[19]~305_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[19]~304_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[19]~305_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[19]~304_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[19]~305_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X70_Y24_N26
\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[20]~303_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[20]~302_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[20]~303_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[20]~302_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[20]~303_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[20]~302_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[20]~303_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[20]~302_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X70_Y24_N28
\Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[21]~300_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[21]~301_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[21]~300_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[21]~301_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[21]~300_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[21]~301_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[21]~300_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[21]~301_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X70_Y24_N30
\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X70_Y22_N26
\Div0|auto_generated|divider|divider|StageOut[25]~311\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[25]~311_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs2a[28]~15_combout\ & \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[28]~15_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[25]~311_combout\);

-- Location: LCCOMB_X70_Y22_N20
\Div0|auto_generated|divider|divider|StageOut[25]~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[25]~312_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[25]~312_combout\);

-- Location: LCCOMB_X70_Y22_N22
\Div0|auto_generated|divider|divider|StageOut[24]~313\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[24]~313_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (count(27) $ (count(31) $ (\Mod0|auto_generated|divider|my_abs_num|cs2a[26]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(27),
	datab => count(31),
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[26]~7_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[24]~313_combout\);

-- Location: LCCOMB_X70_Y22_N0
\Div0|auto_generated|divider|divider|StageOut[24]~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[24]~314_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (count(27) $ (count(31) $ (\Mod0|auto_generated|divider|my_abs_num|cs2a[26]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(27),
	datab => count(31),
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[26]~7_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[24]~314_combout\);

-- Location: LCCOMB_X70_Y22_N2
\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[24]~313_combout\) # (\Div0|auto_generated|divider|divider|StageOut[24]~314_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[24]~313_combout\) # (\Div0|auto_generated|divider|divider|StageOut[24]~314_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[24]~313_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[24]~314_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X70_Y22_N4
\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[25]~311_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[25]~312_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[25]~311_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[25]~312_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[25]~311_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[25]~312_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[25]~311_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[25]~312_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X69_Y24_N4
\Div0|auto_generated|divider|divider|StageOut[28]~560\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[28]~560_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\Mod0|auto_generated|divider|my_abs_num|cs2a[30]~8_combout\))) # (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[30]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[28]~560_combout\);

-- Location: LCCOMB_X70_Y24_N14
\Div0|auto_generated|divider|divider|StageOut[28]~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[28]~308_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[28]~308_combout\);

-- Location: LCCOMB_X70_Y24_N16
\Div0|auto_generated|divider|divider|StageOut[27]~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[27]~309_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[27]~309_combout\);

-- Location: LCCOMB_X70_Y24_N8
\Div0|auto_generated|divider|divider|StageOut[27]~561\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[27]~561_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- (\Mod0|auto_generated|divider|my_abs_num|cs2a[30]~9_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|cs2a[30]~9_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[27]~561_combout\);

-- Location: LCCOMB_X69_Y24_N26
\Div0|auto_generated|divider|divider|StageOut[26]~562\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[26]~562_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|cs2a[29]~14_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[29]~14_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[26]~562_combout\);

-- Location: LCCOMB_X70_Y22_N16
\Div0|auto_generated|divider|divider|StageOut[26]~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[26]~310_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[26]~310_combout\);

-- Location: LCCOMB_X70_Y22_N6
\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[26]~562_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[26]~310_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[26]~562_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[26]~310_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[26]~562_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[26]~310_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[26]~562_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[26]~310_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X70_Y22_N8
\Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[27]~309_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[27]~561_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[27]~309_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[27]~561_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[27]~309_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[27]~561_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[27]~309_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[27]~561_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X70_Y22_N10
\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[28]~560_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[28]~308_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[28]~560_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[28]~308_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\);

-- Location: LCCOMB_X70_Y22_N12
\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X70_Y22_N28
\Div0|auto_generated|divider|divider|StageOut[32]~563\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[32]~563_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\Div0|auto_generated|divider|my_abs_num|cs2a[28]~15_combout\))) # (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[28]~15_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[32]~563_combout\);

-- Location: LCCOMB_X70_Y24_N18
\Div0|auto_generated|divider|divider|StageOut[34]~482\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[34]~482_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[27]~561_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[27]~561_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[34]~482_combout\);

-- Location: LCCOMB_X69_Y22_N14
\Div0|auto_generated|divider|divider|StageOut[34]~315\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[34]~315_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[34]~315_combout\);

-- Location: LCCOMB_X70_Y22_N30
\Div0|auto_generated|divider|divider|StageOut[33]~483\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[33]~483_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[26]~562_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[26]~562_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[33]~483_combout\);

-- Location: LCCOMB_X68_Y22_N4
\Div0|auto_generated|divider|divider|StageOut[33]~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[33]~316_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[33]~316_combout\);

-- Location: LCCOMB_X70_Y22_N14
\Div0|auto_generated|divider|divider|StageOut[32]~317\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[32]~317_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[32]~317_combout\);

-- Location: LCCOMB_X69_Y22_N12
\Div0|auto_generated|divider|divider|StageOut[31]~319\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[31]~319_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[31]~319_combout\);

-- Location: LCCOMB_X70_Y22_N24
\Div0|auto_generated|divider|divider|StageOut[31]~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[31]~318_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (count(27) $ (count(31) $ (\Mod0|auto_generated|divider|my_abs_num|cs2a[26]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(27),
	datab => count(31),
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[26]~7_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[31]~318_combout\);

-- Location: LCCOMB_X68_Y22_N26
\Div0|auto_generated|divider|divider|StageOut[30]~320\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[30]~320_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[26]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[26]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[30]~320_combout\);

-- Location: LCCOMB_X68_Y22_N28
\Div0|auto_generated|divider|divider|StageOut[30]~321\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[30]~321_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[26]~10_combout\ & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[26]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[30]~321_combout\);

-- Location: LCCOMB_X69_Y22_N16
\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[30]~320_combout\) # (\Div0|auto_generated|divider|divider|StageOut[30]~321_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[30]~320_combout\) # (\Div0|auto_generated|divider|divider|StageOut[30]~321_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[30]~320_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[30]~321_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X69_Y22_N18
\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[31]~319_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[31]~318_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[31]~319_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[31]~318_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[31]~319_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[31]~318_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[31]~319_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[31]~318_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X69_Y22_N20
\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[32]~317_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[32]~563_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[32]~317_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[32]~563_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[32]~317_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[32]~563_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[32]~317_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[32]~563_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X69_Y22_N22
\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[33]~483_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[33]~316_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[33]~483_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[33]~316_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[33]~483_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[33]~316_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[33]~483_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[33]~316_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X69_Y22_N24
\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[34]~482_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[34]~315_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[34]~482_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[34]~315_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\);

-- Location: LCCOMB_X69_Y22_N26
\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\);

-- Location: LCCOMB_X69_Y22_N30
\Div0|auto_generated|divider|divider|StageOut[39]~485\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[39]~485_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[32]~563_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[32]~563_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[39]~485_combout\);

-- Location: LCCOMB_X68_Y22_N6
\Div0|auto_generated|divider|divider|StageOut[40]~322\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[40]~322_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[40]~322_combout\);

-- Location: LCCOMB_X68_Y22_N0
\Div0|auto_generated|divider|divider|StageOut[40]~484\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[40]~484_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[33]~483_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[33]~483_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[40]~484_combout\);

-- Location: LCCOMB_X68_Y22_N8
\Div0|auto_generated|divider|divider|StageOut[39]~323\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[39]~323_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[39]~323_combout\);

-- Location: LCCOMB_X68_Y22_N22
\Div0|auto_generated|divider|divider|StageOut[38]~324\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[38]~324_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[38]~324_combout\);

-- Location: LCCOMB_X69_Y22_N0
\Div0|auto_generated|divider|divider|StageOut[38]~486\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[38]~486_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[31]~318_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[31]~318_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[38]~486_combout\);

-- Location: LCCOMB_X68_Y22_N2
\Div0|auto_generated|divider|divider|StageOut[37]~326\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[37]~326_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[37]~326_combout\);

-- Location: LCCOMB_X68_Y22_N24
\Div0|auto_generated|divider|divider|StageOut[37]~325\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[37]~325_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[26]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[26]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[37]~325_combout\);

-- Location: LCCOMB_X69_Y22_N2
\Div0|auto_generated|divider|divider|StageOut[36]~487\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[36]~487_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & (count(31) $ (\Div0|auto_generated|divider|my_abs_num|cs2a[24]~11_combout\ $ (count(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datab => count(31),
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[24]~11_combout\,
	datad => count(25),
	combout => \Div0|auto_generated|divider|divider|StageOut[36]~487_combout\);

-- Location: LCCOMB_X69_Y22_N28
\Div0|auto_generated|divider|divider|StageOut[36]~488\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[36]~488_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & (count(31) $ (\Div0|auto_generated|divider|my_abs_num|cs2a[24]~11_combout\ $ (count(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datab => count(31),
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[24]~11_combout\,
	datad => count(25),
	combout => \Div0|auto_generated|divider|divider|StageOut[36]~488_combout\);

-- Location: LCCOMB_X68_Y22_N10
\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[36]~487_combout\) # (\Div0|auto_generated|divider|divider|StageOut[36]~488_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[36]~487_combout\) # (\Div0|auto_generated|divider|divider|StageOut[36]~488_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[36]~487_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[36]~488_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X68_Y22_N12
\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[37]~326_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[37]~325_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[37]~326_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[37]~325_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[37]~326_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[37]~325_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[37]~326_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[37]~325_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X68_Y22_N14
\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[38]~324_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[38]~486_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[38]~324_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[38]~486_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[38]~324_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[38]~486_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[38]~324_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[38]~486_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X68_Y22_N16
\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[39]~485_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[39]~323_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[39]~485_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[39]~323_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[39]~485_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[39]~323_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[39]~485_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[39]~323_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X68_Y22_N18
\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[40]~322_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[40]~484_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[40]~322_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[40]~484_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\);

-- Location: LCCOMB_X68_Y22_N20
\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\);

-- Location: LCCOMB_X69_Y22_N6
\Div0|auto_generated|divider|divider|StageOut[46]~489\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[46]~489_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[39]~485_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[39]~485_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[46]~489_combout\);

-- Location: LCCOMB_X69_Y20_N24
\Div0|auto_generated|divider|divider|StageOut[46]~327\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[46]~327_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[46]~327_combout\);

-- Location: LCCOMB_X69_Y20_N26
\Div0|auto_generated|divider|divider|StageOut[45]~328\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[45]~328_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[45]~328_combout\);

-- Location: LCCOMB_X68_Y22_N30
\Div0|auto_generated|divider|divider|StageOut[45]~490\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[45]~490_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[38]~486_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[38]~486_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[45]~490_combout\);

-- Location: LCCOMB_X69_Y20_N16
\Div0|auto_generated|divider|divider|StageOut[44]~329\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[44]~329_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[44]~329_combout\);

-- Location: LCCOMB_X69_Y22_N10
\Div0|auto_generated|divider|divider|StageOut[44]~564\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[44]~564_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & 
-- (\Mod0|auto_generated|divider|my_abs_num|cs2a[26]~10_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|cs2a[26]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[44]~564_combout\);

-- Location: LCCOMB_X69_Y20_N22
\Div0|auto_generated|divider|divider|StageOut[43]~330\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[43]~330_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[43]~330_combout\);

-- Location: LCCOMB_X69_Y22_N4
\Div0|auto_generated|divider|divider|StageOut[43]~491\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[43]~491_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & (count(25) $ (count(31) $ (\Div0|auto_generated|divider|my_abs_num|cs2a[24]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(25),
	datab => count(31),
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[24]~11_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[43]~491_combout\);

-- Location: LCCOMB_X69_Y20_N30
\Div0|auto_generated|divider|divider|StageOut[42]~332\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[42]~332_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & \Div0|auto_generated|divider|my_abs_num|cs2a[24]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[24]~16_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[42]~332_combout\);

-- Location: LCCOMB_X69_Y20_N20
\Div0|auto_generated|divider|divider|StageOut[42]~331\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[42]~331_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & \Div0|auto_generated|divider|my_abs_num|cs2a[24]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[24]~16_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[42]~331_combout\);

-- Location: LCCOMB_X69_Y20_N4
\Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[42]~332_combout\) # (\Div0|auto_generated|divider|divider|StageOut[42]~331_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[42]~332_combout\) # (\Div0|auto_generated|divider|divider|StageOut[42]~331_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[42]~332_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[42]~331_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X69_Y20_N6
\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[43]~330_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[43]~491_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[43]~330_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[43]~491_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[43]~330_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[43]~491_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[43]~330_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[43]~491_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X69_Y20_N8
\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[44]~329_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[44]~564_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[44]~329_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[44]~564_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[44]~329_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[44]~564_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[44]~329_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[44]~564_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X69_Y20_N10
\Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[45]~328_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[45]~490_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[45]~328_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[45]~490_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[45]~328_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[45]~490_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[45]~328_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[45]~490_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\);

-- Location: LCCOMB_X69_Y20_N12
\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[46]~489_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[46]~327_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[46]~489_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[46]~327_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\);

-- Location: LCCOMB_X69_Y20_N14
\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\);

-- Location: LCCOMB_X69_Y20_N0
\Div0|auto_generated|divider|divider|StageOut[52]~333\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[52]~333_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[52]~333_combout\);

-- Location: LCCOMB_X69_Y20_N2
\Div0|auto_generated|divider|divider|StageOut[52]~492\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[52]~492_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[45]~490_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[45]~490_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[52]~492_combout\);

-- Location: LCCOMB_X69_Y20_N28
\Div0|auto_generated|divider|divider|StageOut[51]~493\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[51]~493_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[44]~564_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[44]~564_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[51]~493_combout\);

-- Location: LCCOMB_X72_Y20_N16
\Div0|auto_generated|divider|divider|StageOut[51]~334\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[51]~334_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[51]~334_combout\);

-- Location: LCCOMB_X72_Y20_N10
\Div0|auto_generated|divider|divider|StageOut[50]~335\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[50]~335_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[50]~335_combout\);

-- Location: LCCOMB_X69_Y20_N18
\Div0|auto_generated|divider|divider|StageOut[50]~494\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[50]~494_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[43]~491_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[43]~491_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[50]~494_combout\);

-- Location: LCCOMB_X72_Y20_N30
\Div0|auto_generated|divider|divider|StageOut[49]~337\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[49]~337_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[49]~337_combout\);

-- Location: LCCOMB_X72_Y20_N0
\Div0|auto_generated|divider|divider|StageOut[49]~336\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[49]~336_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & \Div0|auto_generated|divider|my_abs_num|cs2a[24]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs2a[24]~16_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[49]~336_combout\);

-- Location: LCCOMB_X72_Y20_N6
\Div0|auto_generated|divider|divider|StageOut[48]~339\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[48]~339_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & (count(31) $ (count(23) $ (\Mod0|auto_generated|divider|my_abs_num|cs2a[22]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(31),
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => count(23),
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[22]~11_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[48]~339_combout\);

-- Location: LCCOMB_X72_Y20_N8
\Div0|auto_generated|divider|divider|StageOut[48]~338\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[48]~338_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & (count(31) $ (count(23) $ (\Mod0|auto_generated|divider|my_abs_num|cs2a[22]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(31),
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => count(23),
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[22]~11_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[48]~338_combout\);

-- Location: LCCOMB_X72_Y20_N18
\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[48]~339_combout\) # (\Div0|auto_generated|divider|divider|StageOut[48]~338_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[48]~339_combout\) # (\Div0|auto_generated|divider|divider|StageOut[48]~338_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[48]~339_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[48]~338_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X72_Y20_N20
\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[49]~337_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[49]~336_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[49]~337_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[49]~336_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[49]~337_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[49]~336_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[49]~337_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[49]~336_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X72_Y20_N22
\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[50]~335_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[50]~494_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[50]~335_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[50]~494_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[50]~335_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[50]~494_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[50]~335_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[50]~494_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X72_Y20_N24
\Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[51]~493_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[51]~334_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[51]~493_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[51]~334_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[51]~493_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[51]~334_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[51]~493_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[51]~334_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\);

-- Location: LCCOMB_X72_Y20_N26
\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[52]~333_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[52]~492_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[52]~333_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[52]~492_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\);

-- Location: LCCOMB_X72_Y20_N28
\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\);

-- Location: LCCOMB_X72_Y23_N10
\Div0|auto_generated|divider|divider|StageOut[55]~344\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[55]~344_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[55]~344_combout\);

-- Location: LCCOMB_X72_Y23_N28
\Div0|auto_generated|divider|divider|StageOut[55]~343\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[55]~343_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & (count(31) $ (count(23) $ (\Mod0|auto_generated|divider|my_abs_num|cs2a[22]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datab => count(31),
	datac => count(23),
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[22]~11_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[55]~343_combout\);

-- Location: LCCOMB_X72_Y23_N26
\Div0|auto_generated|divider|divider|StageOut[54]~346\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[54]~346_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|my_abs_num|cs2a[22]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[22]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[54]~346_combout\);

-- Location: LCCOMB_X72_Y23_N4
\Div0|auto_generated|divider|divider|StageOut[54]~345\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[54]~345_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|my_abs_num|cs2a[22]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[22]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[54]~345_combout\);

-- Location: LCCOMB_X72_Y23_N14
\Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[54]~346_combout\) # (\Div0|auto_generated|divider|divider|StageOut[54]~345_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[54]~346_combout\) # (\Div0|auto_generated|divider|divider|StageOut[54]~345_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[54]~346_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[54]~345_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X72_Y23_N16
\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[55]~344_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[55]~343_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[55]~344_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[55]~343_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[55]~344_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[55]~343_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[55]~344_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[55]~343_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X72_Y20_N2
\Div0|auto_generated|divider|divider|StageOut[58]~495\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[58]~495_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[51]~493_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[51]~493_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[58]~495_combout\);

-- Location: LCCOMB_X72_Y20_N12
\Div0|auto_generated|divider|divider|StageOut[58]~340\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[58]~340_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[58]~340_combout\);

-- Location: LCCOMB_X72_Y23_N12
\Div0|auto_generated|divider|divider|StageOut[57]~341\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[57]~341_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[57]~341_combout\);

-- Location: LCCOMB_X72_Y23_N0
\Div0|auto_generated|divider|divider|StageOut[57]~496\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[57]~496_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[50]~494_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[50]~494_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[57]~496_combout\);

-- Location: LCCOMB_X72_Y23_N6
\Div0|auto_generated|divider|divider|StageOut[56]~342\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[56]~342_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[56]~342_combout\);

-- Location: LCCOMB_X72_Y20_N4
\Div0|auto_generated|divider|divider|StageOut[56]~565\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[56]~565_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & 
-- ((\Div0|auto_generated|divider|my_abs_num|cs2a[24]~16_combout\))) # (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & (\Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs2a[24]~16_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[56]~565_combout\);

-- Location: LCCOMB_X72_Y23_N18
\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[56]~342_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[56]~565_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[56]~342_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[56]~565_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[56]~342_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[56]~565_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[56]~342_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[56]~565_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X72_Y23_N20
\Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[57]~341_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[57]~496_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[57]~341_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[57]~496_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[57]~341_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[57]~496_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[57]~341_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[57]~496_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\);

-- Location: LCCOMB_X72_Y23_N22
\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[58]~495_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[58]~340_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[58]~495_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[58]~340_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\);

-- Location: LCCOMB_X72_Y23_N24
\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\);

-- Location: LCCOMB_X72_Y23_N30
\Div0|auto_generated|divider|divider|StageOut[62]~499\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[62]~499_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[55]~343_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[55]~343_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[62]~499_combout\);

-- Location: LCCOMB_X72_Y23_N2
\Div0|auto_generated|divider|divider|StageOut[64]~497\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[64]~497_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[57]~496_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[57]~496_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[64]~497_combout\);

-- Location: LCCOMB_X73_Y23_N28
\Div0|auto_generated|divider|divider|StageOut[64]~347\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[64]~347_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[64]~347_combout\);

-- Location: LCCOMB_X72_Y23_N8
\Div0|auto_generated|divider|divider|StageOut[63]~498\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[63]~498_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[56]~565_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[56]~565_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[63]~498_combout\);

-- Location: LCCOMB_X73_Y23_N18
\Div0|auto_generated|divider|divider|StageOut[63]~348\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[63]~348_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[63]~348_combout\);

-- Location: LCCOMB_X73_Y23_N24
\Div0|auto_generated|divider|divider|StageOut[62]~349\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[62]~349_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[62]~349_combout\);

-- Location: LCCOMB_X73_Y23_N22
\Div0|auto_generated|divider|divider|StageOut[61]~350\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[61]~350_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[22]~12_combout\ & \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[22]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[61]~350_combout\);

-- Location: LCCOMB_X73_Y23_N0
\Div0|auto_generated|divider|divider|StageOut[61]~351\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[61]~351_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[61]~351_combout\);

-- Location: LCCOMB_X73_Y23_N30
\Div0|auto_generated|divider|divider|StageOut[60]~352\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[60]~352_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & \Div0|auto_generated|divider|my_abs_num|cs2a[21]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs2a[21]~18_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[60]~352_combout\);

-- Location: LCCOMB_X73_Y23_N20
\Div0|auto_generated|divider|divider|StageOut[60]~353\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[60]~353_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & \Div0|auto_generated|divider|my_abs_num|cs2a[21]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs2a[21]~18_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[60]~353_combout\);

-- Location: LCCOMB_X73_Y23_N4
\Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[60]~352_combout\) # (\Div0|auto_generated|divider|divider|StageOut[60]~353_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[60]~352_combout\) # (\Div0|auto_generated|divider|divider|StageOut[60]~353_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[60]~352_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[60]~353_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X73_Y23_N6
\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[61]~350_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[61]~351_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[61]~350_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[61]~351_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[61]~350_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[61]~351_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[61]~350_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[61]~351_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X73_Y23_N8
\Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[62]~349_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[62]~499_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[62]~349_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[62]~499_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[62]~349_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[62]~499_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[62]~349_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[62]~499_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X73_Y23_N10
\Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[63]~498_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[63]~348_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[63]~498_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[63]~348_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[63]~498_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[63]~348_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[63]~498_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[63]~348_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\);

-- Location: LCCOMB_X73_Y23_N12
\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[64]~497_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[64]~347_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[64]~497_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[64]~347_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\);

-- Location: LCCOMB_X73_Y23_N14
\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\);

-- Location: LCCOMB_X73_Y23_N16
\Div0|auto_generated|divider|divider|StageOut[69]~501\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[69]~501_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[62]~499_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[62]~499_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[69]~501_combout\);

-- Location: LCCOMB_X74_Y23_N18
\Div0|auto_generated|divider|divider|StageOut[69]~355\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[69]~355_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[69]~355_combout\);

-- Location: LCCOMB_X73_Y23_N26
\Div0|auto_generated|divider|divider|StageOut[68]~566\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[68]~566_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & 
-- ((\Mod0|auto_generated|divider|my_abs_num|cs2a[22]~12_combout\))) # (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & (\Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[22]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[68]~566_combout\);

-- Location: LCCOMB_X74_Y23_N28
\Div0|auto_generated|divider|divider|StageOut[68]~356\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[68]~356_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[68]~356_combout\);

-- Location: LCCOMB_X74_Y23_N22
\Div0|auto_generated|divider|divider|StageOut[67]~357\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[67]~357_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & \Div0|auto_generated|divider|my_abs_num|cs2a[21]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[21]~18_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[67]~357_combout\);

-- Location: LCCOMB_X74_Y23_N20
\Div0|auto_generated|divider|divider|StageOut[67]~358\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[67]~358_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[67]~358_combout\);

-- Location: LCCOMB_X74_Y23_N12
\Div0|auto_generated|divider|divider|StageOut[66]~360\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[66]~360_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & \Div0|auto_generated|divider|my_abs_num|cs2a[20]~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs2a[20]~19_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[66]~360_combout\);

-- Location: LCCOMB_X74_Y23_N14
\Div0|auto_generated|divider|divider|StageOut[66]~359\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[66]~359_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & \Div0|auto_generated|divider|my_abs_num|cs2a[20]~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs2a[20]~19_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[66]~359_combout\);

-- Location: LCCOMB_X74_Y23_N0
\Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[66]~360_combout\) # (\Div0|auto_generated|divider|divider|StageOut[66]~359_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[66]~360_combout\) # (\Div0|auto_generated|divider|divider|StageOut[66]~359_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[66]~360_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[66]~359_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X74_Y23_N2
\Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[67]~357_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[67]~358_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[67]~357_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[67]~358_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[67]~357_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[67]~358_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[67]~357_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[67]~358_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X74_Y23_N4
\Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[68]~566_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[68]~356_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[68]~566_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[68]~356_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[68]~566_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[68]~356_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[68]~566_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[68]~356_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X74_Y23_N6
\Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[69]~501_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[69]~355_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[69]~501_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[69]~355_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[69]~501_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[69]~355_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[69]~501_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[69]~355_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\);

-- Location: LCCOMB_X73_Y23_N2
\Div0|auto_generated|divider|divider|StageOut[70]~500\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[70]~500_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[63]~498_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[63]~498_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[70]~500_combout\);

-- Location: LCCOMB_X74_Y23_N24
\Div0|auto_generated|divider|divider|StageOut[70]~354\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[70]~354_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[70]~354_combout\);

-- Location: LCCOMB_X74_Y23_N8
\Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[70]~500_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[70]~354_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[70]~500_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[70]~354_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\);

-- Location: LCCOMB_X74_Y23_N10
\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\);

-- Location: LCCOMB_X74_Y23_N26
\Div0|auto_generated|divider|divider|StageOut[76]~361\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[76]~361_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[76]~361_combout\);

-- Location: LCCOMB_X74_Y23_N16
\Div0|auto_generated|divider|divider|StageOut[76]~502\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[76]~502_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[69]~501_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[69]~501_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[76]~502_combout\);

-- Location: LCCOMB_X74_Y26_N24
\Div0|auto_generated|divider|divider|StageOut[75]~362\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[75]~362_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[75]~362_combout\);

-- Location: LCCOMB_X74_Y23_N30
\Div0|auto_generated|divider|divider|StageOut[75]~503\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[75]~503_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[68]~566_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[68]~566_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[75]~503_combout\);

-- Location: LCCOMB_X74_Y26_N22
\Div0|auto_generated|divider|divider|StageOut[74]~363\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[74]~363_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[74]~363_combout\);

-- Location: LCCOMB_X74_Y26_N0
\Div0|auto_generated|divider|divider|StageOut[74]~567\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[74]~567_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|cs2a[21]~18_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|my_abs_num|cs2a[21]~18_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[74]~567_combout\);

-- Location: LCCOMB_X74_Y26_N30
\Div0|auto_generated|divider|divider|StageOut[73]~365\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[73]~365_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[73]~365_combout\);

-- Location: LCCOMB_X74_Y26_N28
\Div0|auto_generated|divider|divider|StageOut[73]~364\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[73]~364_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & \Div0|auto_generated|divider|my_abs_num|cs2a[20]~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[20]~19_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[73]~364_combout\);

-- Location: LCCOMB_X74_Y22_N28
\Div0|auto_generated|divider|divider|StageOut[72]~367\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[72]~367_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|cs2a[18]~6_combout\ $ (count(31) $ (count(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|cs2a[18]~6_combout\,
	datab => count(31),
	datac => count(19),
	datad => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[72]~367_combout\);

-- Location: LCCOMB_X74_Y22_N14
\Div0|auto_generated|divider|divider|StageOut[72]~366\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[72]~366_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|cs2a[18]~6_combout\ $ (count(31) $ (count(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|cs2a[18]~6_combout\,
	datab => count(31),
	datac => count(19),
	datad => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[72]~366_combout\);

-- Location: LCCOMB_X74_Y26_N2
\Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[72]~367_combout\) # (\Div0|auto_generated|divider|divider|StageOut[72]~366_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[72]~367_combout\) # (\Div0|auto_generated|divider|divider|StageOut[72]~366_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[72]~367_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[72]~366_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\);

-- Location: LCCOMB_X74_Y26_N4
\Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[73]~365_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[73]~364_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[73]~365_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[73]~364_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[73]~365_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[73]~364_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[73]~365_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[73]~364_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\);

-- Location: LCCOMB_X74_Y26_N6
\Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[74]~363_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[74]~567_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[74]~363_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[74]~567_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[74]~363_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[74]~567_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[74]~363_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[74]~567_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\);

-- Location: LCCOMB_X74_Y26_N8
\Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[75]~362_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[75]~503_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[75]~362_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[75]~503_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[75]~362_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[75]~503_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[75]~362_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[75]~503_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\);

-- Location: LCCOMB_X74_Y26_N10
\Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[76]~361_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[76]~502_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[76]~361_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[76]~502_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\);

-- Location: LCCOMB_X74_Y26_N12
\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\);

-- Location: LCCOMB_X74_Y26_N20
\Div0|auto_generated|divider|divider|StageOut[82]~504\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[82]~504_combout\ = (\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[75]~503_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[75]~503_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[82]~504_combout\);

-- Location: LCCOMB_X74_Y26_N16
\Div0|auto_generated|divider|divider|StageOut[82]~368\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[82]~368_combout\ = (\Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[82]~368_combout\);

-- Location: LCCOMB_X73_Y26_N0
\Div0|auto_generated|divider|divider|StageOut[81]~369\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[81]~369_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[81]~369_combout\);

-- Location: LCCOMB_X74_Y26_N18
\Div0|auto_generated|divider|divider|StageOut[81]~505\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[81]~505_combout\ = (\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[74]~567_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[74]~567_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[81]~505_combout\);

-- Location: LCCOMB_X73_Y26_N10
\Div0|auto_generated|divider|divider|StageOut[80]~370\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[80]~370_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[80]~370_combout\);

-- Location: LCCOMB_X74_Y26_N14
\Div0|auto_generated|divider|divider|StageOut[80]~568\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[80]~568_combout\ = (\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & 
-- ((\Div0|auto_generated|divider|my_abs_num|cs2a[20]~19_combout\))) # (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & (\Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[20]~19_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[80]~568_combout\);

-- Location: LCCOMB_X73_Y26_N12
\Div0|auto_generated|divider|divider|StageOut[79]~372\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[79]~372_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[79]~372_combout\);

-- Location: LCCOMB_X74_Y26_N26
\Div0|auto_generated|divider|divider|StageOut[79]~371\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[79]~371_combout\ = (\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ & (count(19) $ (count(31) $ (\Mod0|auto_generated|divider|my_abs_num|cs2a[18]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	datab => count(19),
	datac => count(31),
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[18]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[79]~371_combout\);

-- Location: LCCOMB_X73_Y26_N16
\Div0|auto_generated|divider|divider|StageOut[78]~374\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[78]~374_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[18]~13_combout\ & !\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|cs2a[18]~13_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[78]~374_combout\);

-- Location: LCCOMB_X73_Y26_N18
\Div0|auto_generated|divider|divider|StageOut[78]~373\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[78]~373_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[18]~13_combout\ & \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|cs2a[18]~13_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[78]~373_combout\);

-- Location: LCCOMB_X73_Y26_N20
\Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[78]~374_combout\) # (\Div0|auto_generated|divider|divider|StageOut[78]~373_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[78]~374_combout\) # (\Div0|auto_generated|divider|divider|StageOut[78]~373_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[78]~374_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[78]~373_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\);

-- Location: LCCOMB_X73_Y26_N22
\Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[79]~372_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[79]~371_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[79]~372_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[79]~371_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[79]~372_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[79]~371_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[79]~372_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[79]~371_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\);

-- Location: LCCOMB_X73_Y26_N24
\Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[80]~370_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[80]~568_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[80]~370_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[80]~568_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[80]~370_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[80]~568_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[80]~370_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[80]~568_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\);

-- Location: LCCOMB_X73_Y26_N26
\Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[81]~369_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[81]~505_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[81]~369_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[81]~505_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[81]~369_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[81]~505_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[81]~369_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[81]~505_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7\);

-- Location: LCCOMB_X73_Y26_N28
\Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[82]~504_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[82]~368_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[82]~504_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[82]~368_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~9_cout\);

-- Location: LCCOMB_X73_Y26_N30
\Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\);

-- Location: LCCOMB_X73_Y26_N6
\Div0|auto_generated|divider|divider|StageOut[87]~507\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[87]~507_combout\ = (\Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[80]~568_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[80]~568_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[87]~507_combout\);

-- Location: LCCOMB_X72_Y26_N4
\Div0|auto_generated|divider|divider|StageOut[87]~376\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[87]~376_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[87]~376_combout\);

-- Location: LCCOMB_X73_Y26_N4
\Div0|auto_generated|divider|divider|StageOut[86]~508\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[86]~508_combout\ = (\Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[79]~371_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[79]~371_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[86]~508_combout\);

-- Location: LCCOMB_X72_Y26_N2
\Div0|auto_generated|divider|divider|StageOut[86]~377\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[86]~377_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[86]~377_combout\);

-- Location: LCCOMB_X72_Y26_N10
\Div0|auto_generated|divider|divider|StageOut[85]~379\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[85]~379_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[85]~379_combout\);

-- Location: LCCOMB_X72_Y26_N8
\Div0|auto_generated|divider|divider|StageOut[85]~378\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[85]~378_combout\ = (\Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|my_abs_num|cs2a[18]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[18]~13_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[85]~378_combout\);

-- Location: LCCOMB_X72_Y26_N6
\Div0|auto_generated|divider|divider|StageOut[84]~381\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[84]~381_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs2a[17]~23_combout\ & !\Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|my_abs_num|cs2a[17]~23_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[84]~381_combout\);

-- Location: LCCOMB_X72_Y26_N16
\Div0|auto_generated|divider|divider|StageOut[84]~380\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[84]~380_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs2a[17]~23_combout\ & \Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|my_abs_num|cs2a[17]~23_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[84]~380_combout\);

-- Location: LCCOMB_X72_Y26_N20
\Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[84]~381_combout\) # (\Div0|auto_generated|divider|divider|StageOut[84]~380_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[84]~381_combout\) # (\Div0|auto_generated|divider|divider|StageOut[84]~380_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[84]~381_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[84]~380_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\);

-- Location: LCCOMB_X72_Y26_N22
\Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[85]~379_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[85]~378_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[85]~379_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[85]~378_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[85]~379_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[85]~378_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[85]~379_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[85]~378_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\);

-- Location: LCCOMB_X72_Y26_N24
\Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[86]~508_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[86]~377_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[86]~508_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[86]~377_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[86]~508_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[86]~377_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[86]~508_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[86]~377_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\);

-- Location: LCCOMB_X72_Y26_N26
\Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[87]~507_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[87]~376_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[87]~507_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[87]~376_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[87]~507_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[87]~376_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[87]~507_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[87]~376_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~7\);

-- Location: LCCOMB_X73_Y26_N2
\Div0|auto_generated|divider|divider|StageOut[88]~375\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[88]~375_combout\ = (\Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[88]~375_combout\);

-- Location: LCCOMB_X73_Y26_N8
\Div0|auto_generated|divider|divider|StageOut[88]~506\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[88]~506_combout\ = (\Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[81]~505_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[81]~505_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[88]~506_combout\);

-- Location: LCCOMB_X72_Y26_N28
\Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[88]~375_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[88]~506_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[88]~375_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[88]~506_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~9_cout\);

-- Location: LCCOMB_X72_Y26_N30
\Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\);

-- Location: LCCOMB_X72_Y26_N12
\Div0|auto_generated|divider|divider|StageOut[94]~382\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[94]~382_combout\ = (\Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~6_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[94]~382_combout\);

-- Location: LCCOMB_X72_Y26_N14
\Div0|auto_generated|divider|divider|StageOut[94]~509\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[94]~509_combout\ = (\Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[87]~507_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[87]~507_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[94]~509_combout\);

-- Location: LCCOMB_X72_Y26_N0
\Div0|auto_generated|divider|divider|StageOut[93]~510\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[93]~510_combout\ = (\Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[86]~508_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[86]~508_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[93]~510_combout\);

-- Location: LCCOMB_X70_Y26_N28
\Div0|auto_generated|divider|divider|StageOut[93]~383\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[93]~383_combout\ = (\Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[93]~383_combout\);

-- Location: LCCOMB_X72_Y26_N18
\Div0|auto_generated|divider|divider|StageOut[92]~569\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[92]~569_combout\ = (\Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ & 
-- ((\Mod0|auto_generated|divider|my_abs_num|cs2a[18]~13_combout\))) # (!\Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ & (\Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[18]~13_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[92]~569_combout\);

-- Location: LCCOMB_X70_Y26_N2
\Div0|auto_generated|divider|divider|StageOut[92]~384\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[92]~384_combout\ = (\Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[92]~384_combout\);

-- Location: LCCOMB_X70_Y26_N26
\Div0|auto_generated|divider|divider|StageOut[91]~386\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[91]~386_combout\ = (\Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[91]~386_combout\);

-- Location: LCCOMB_X70_Y26_N0
\Div0|auto_generated|divider|divider|StageOut[91]~385\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[91]~385_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs2a[17]~23_combout\ & \Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[17]~23_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[91]~385_combout\);

-- Location: LCCOMB_X70_Y26_N22
\Div0|auto_generated|divider|divider|StageOut[90]~388\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[90]~388_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs2a[16]~20_combout\ & !\Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[16]~20_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[90]~388_combout\);

-- Location: LCCOMB_X70_Y26_N8
\Div0|auto_generated|divider|divider|StageOut[90]~387\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[90]~387_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs2a[16]~20_combout\ & \Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[16]~20_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[90]~387_combout\);

-- Location: LCCOMB_X70_Y26_N10
\Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[90]~388_combout\) # (\Div0|auto_generated|divider|divider|StageOut[90]~387_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[90]~388_combout\) # (\Div0|auto_generated|divider|divider|StageOut[90]~387_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[90]~388_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[90]~387_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\);

-- Location: LCCOMB_X70_Y26_N12
\Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[91]~386_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[91]~385_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[91]~386_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[91]~385_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[91]~386_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[91]~385_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[91]~386_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[91]~385_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\);

-- Location: LCCOMB_X70_Y26_N14
\Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[92]~569_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[92]~384_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[92]~569_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[92]~384_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[92]~569_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[92]~384_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[92]~569_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[92]~384_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~5\);

-- Location: LCCOMB_X70_Y26_N16
\Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[93]~510_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[93]~383_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[93]~510_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[93]~383_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[93]~510_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[93]~383_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[93]~510_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[93]~383_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~7\);

-- Location: LCCOMB_X70_Y26_N18
\Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[94]~382_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[94]~509_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[94]~382_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[94]~509_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~9_cout\);

-- Location: LCCOMB_X70_Y26_N20
\Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\);

-- Location: LCCOMB_X70_Y26_N6
\Div0|auto_generated|divider|divider|StageOut[100]~511\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[100]~511_combout\ = (\Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[93]~510_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[93]~510_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[100]~511_combout\);

-- Location: LCCOMB_X69_Y26_N24
\Div0|auto_generated|divider|divider|StageOut[100]~389\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[100]~389_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[100]~389_combout\);

-- Location: LCCOMB_X69_Y26_N22
\Div0|auto_generated|divider|divider|StageOut[99]~390\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[99]~390_combout\ = (\Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[99]~390_combout\);

-- Location: LCCOMB_X70_Y26_N24
\Div0|auto_generated|divider|divider|StageOut[99]~512\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[99]~512_combout\ = (\Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[92]~569_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[92]~569_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[99]~512_combout\);

-- Location: LCCOMB_X70_Y26_N30
\Div0|auto_generated|divider|divider|StageOut[98]~570\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[98]~570_combout\ = (\Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ & 
-- ((\Div0|auto_generated|divider|my_abs_num|cs2a[17]~23_combout\))) # (!\Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ & (\Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[17]~23_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[98]~570_combout\);

-- Location: LCCOMB_X69_Y26_N20
\Div0|auto_generated|divider|divider|StageOut[98]~391\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[98]~391_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[98]~391_combout\);

-- Location: LCCOMB_X70_Y26_N4
\Div0|auto_generated|divider|divider|StageOut[97]~392\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[97]~392_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs2a[16]~20_combout\ & \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[16]~20_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[97]~392_combout\);

-- Location: LCCOMB_X69_Y26_N18
\Div0|auto_generated|divider|divider|StageOut[97]~393\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[97]~393_combout\ = (\Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[97]~393_combout\);

-- Location: LCCOMB_X69_Y26_N26
\Div0|auto_generated|divider|divider|StageOut[96]~395\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[96]~395_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ & (count(15) $ (\Mod0|auto_generated|divider|my_abs_num|cs2a[14]~14_combout\ $ (count(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(15),
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[14]~14_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	datad => count(31),
	combout => \Div0|auto_generated|divider|divider|StageOut[96]~395_combout\);

-- Location: LCCOMB_X69_Y26_N16
\Div0|auto_generated|divider|divider|StageOut[96]~394\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[96]~394_combout\ = (\Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ & (count(15) $ (\Mod0|auto_generated|divider|my_abs_num|cs2a[14]~14_combout\ $ (count(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(15),
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[14]~14_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	datad => count(31),
	combout => \Div0|auto_generated|divider|divider|StageOut[96]~394_combout\);

-- Location: LCCOMB_X69_Y26_N4
\Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[96]~395_combout\) # (\Div0|auto_generated|divider|divider|StageOut[96]~394_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[96]~395_combout\) # (\Div0|auto_generated|divider|divider|StageOut[96]~394_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[96]~395_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[96]~394_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\);

-- Location: LCCOMB_X69_Y26_N6
\Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[97]~392_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[97]~393_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[97]~392_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[97]~393_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[97]~392_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[97]~393_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[97]~392_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[97]~393_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\);

-- Location: LCCOMB_X69_Y26_N8
\Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[98]~570_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[98]~391_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[98]~570_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[98]~391_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[98]~570_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[98]~391_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[98]~570_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[98]~391_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~5\);

-- Location: LCCOMB_X69_Y26_N10
\Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[99]~390_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[99]~512_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[99]~390_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[99]~512_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[99]~390_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[99]~512_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[99]~390_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[99]~512_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~7\);

-- Location: LCCOMB_X69_Y26_N12
\Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[100]~511_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[100]~389_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[100]~511_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[100]~389_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~9_cout\);

-- Location: LCCOMB_X69_Y26_N14
\Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\);

-- Location: LCCOMB_X69_Y26_N28
\Div0|auto_generated|divider|divider|StageOut[106]~513\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[106]~513_combout\ = (\Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[99]~512_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[99]~512_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[106]~513_combout\);

-- Location: LCCOMB_X69_Y24_N2
\Div0|auto_generated|divider|divider|StageOut[106]~396\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[106]~396_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[106]~396_combout\);

-- Location: LCCOMB_X68_Y21_N16
\Div0|auto_generated|divider|divider|StageOut[105]~397\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[105]~397_combout\ = (\Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[105]~397_combout\);

-- Location: LCCOMB_X69_Y26_N30
\Div0|auto_generated|divider|divider|StageOut[105]~514\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[105]~514_combout\ = (\Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[98]~570_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[98]~570_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[105]~514_combout\);

-- Location: LCCOMB_X69_Y21_N26
\Div0|auto_generated|divider|divider|StageOut[104]~398\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[104]~398_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[104]~398_combout\);

-- Location: LCCOMB_X68_Y26_N8
\Div0|auto_generated|divider|divider|StageOut[104]~571\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[104]~571_combout\ = (\Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|cs2a[16]~20_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|cs2a[16]~20_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[104]~571_combout\);

-- Location: LCCOMB_X69_Y21_N22
\Div0|auto_generated|divider|divider|StageOut[103]~400\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[103]~400_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[103]~400_combout\);

-- Location: LCCOMB_X69_Y21_N20
\Div0|auto_generated|divider|divider|StageOut[103]~399\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[103]~399_combout\ = (\Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ & (count(15) $ (\Mod0|auto_generated|divider|my_abs_num|cs2a[14]~14_combout\ $ (count(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(15),
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[14]~14_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	datad => count(31),
	combout => \Div0|auto_generated|divider|divider|StageOut[103]~399_combout\);

-- Location: LCCOMB_X69_Y21_N30
\Div0|auto_generated|divider|divider|StageOut[102]~402\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[102]~402_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[14]~15_combout\ & !\Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|cs2a[14]~15_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[102]~402_combout\);

-- Location: LCCOMB_X69_Y21_N28
\Div0|auto_generated|divider|divider|StageOut[102]~401\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[102]~401_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[14]~15_combout\ & \Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|cs2a[14]~15_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[102]~401_combout\);

-- Location: LCCOMB_X69_Y21_N6
\Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[102]~402_combout\) # (\Div0|auto_generated|divider|divider|StageOut[102]~401_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[102]~402_combout\) # (\Div0|auto_generated|divider|divider|StageOut[102]~401_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[102]~402_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[102]~401_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\);

-- Location: LCCOMB_X69_Y21_N8
\Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[103]~400_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[103]~399_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[103]~400_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[103]~399_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[103]~400_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[103]~399_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[103]~400_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[103]~399_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\);

-- Location: LCCOMB_X69_Y21_N10
\Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[104]~398_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[104]~571_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[104]~398_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[104]~571_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[104]~398_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[104]~571_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[104]~398_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[104]~571_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~5\);

-- Location: LCCOMB_X69_Y21_N12
\Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[105]~397_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[105]~514_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[105]~397_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[105]~514_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[105]~397_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[105]~514_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[105]~397_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[105]~514_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~7\);

-- Location: LCCOMB_X69_Y21_N14
\Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[106]~513_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[106]~396_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[106]~513_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[106]~396_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~9_cout\);

-- Location: LCCOMB_X69_Y21_N16
\Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\);

-- Location: LCCOMB_X73_Y25_N0
\Div0|auto_generated|divider|divider|StageOut[108]~519\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[108]~519_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & (count(13) $ (count(31) $ (\Div0|auto_generated|divider|my_abs_num|cs2a[12]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(13),
	datab => count(31),
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[12]~9_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[108]~519_combout\);

-- Location: LCCOMB_X73_Y25_N26
\Div0|auto_generated|divider|divider|StageOut[108]~518\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[108]~518_combout\ = (\Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & (count(13) $ (count(31) $ (\Div0|auto_generated|divider|my_abs_num|cs2a[12]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(13),
	datab => count(31),
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[12]~9_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[108]~518_combout\);

-- Location: LCCOMB_X68_Y21_N20
\Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[108]~519_combout\) # (\Div0|auto_generated|divider|divider|StageOut[108]~518_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[108]~519_combout\) # (\Div0|auto_generated|divider|divider|StageOut[108]~518_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[108]~519_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[108]~518_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\);

-- Location: LCCOMB_X68_Y21_N12
\Div0|auto_generated|divider|divider|StageOut[112]~515\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[112]~515_combout\ = (\Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[105]~514_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[105]~514_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[112]~515_combout\);

-- Location: LCCOMB_X69_Y21_N0
\Div0|auto_generated|divider|divider|StageOut[112]~403\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[112]~403_combout\ = (\Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[112]~403_combout\);

-- Location: LCCOMB_X68_Y21_N6
\Div0|auto_generated|divider|divider|StageOut[111]~404\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[111]~404_combout\ = (\Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[111]~404_combout\);

-- Location: LCCOMB_X69_Y21_N18
\Div0|auto_generated|divider|divider|StageOut[111]~516\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[111]~516_combout\ = (\Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[104]~571_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[104]~571_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[111]~516_combout\);

-- Location: LCCOMB_X69_Y21_N4
\Div0|auto_generated|divider|divider|StageOut[110]~517\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[110]~517_combout\ = (\Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[103]~399_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[103]~399_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[110]~517_combout\);

-- Location: LCCOMB_X68_Y21_N8
\Div0|auto_generated|divider|divider|StageOut[110]~405\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[110]~405_combout\ = (\Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[110]~405_combout\);

-- Location: LCCOMB_X68_Y21_N10
\Div0|auto_generated|divider|divider|StageOut[109]~406\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[109]~406_combout\ = (\Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|my_abs_num|cs2a[14]~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[14]~15_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[109]~406_combout\);

-- Location: LCCOMB_X68_Y21_N4
\Div0|auto_generated|divider|divider|StageOut[109]~407\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[109]~407_combout\ = (\Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[109]~407_combout\);

-- Location: LCCOMB_X68_Y21_N22
\Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[109]~406_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[109]~407_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[109]~406_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[109]~407_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[109]~406_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[109]~407_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[109]~406_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[109]~407_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\);

-- Location: LCCOMB_X68_Y21_N24
\Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[110]~517_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[110]~405_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[110]~517_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[110]~405_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[110]~517_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[110]~405_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[110]~517_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[110]~405_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~5\);

-- Location: LCCOMB_X68_Y21_N26
\Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[111]~404_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[111]~516_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[111]~404_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[111]~516_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[111]~404_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[111]~516_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[111]~404_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[111]~516_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~7\);

-- Location: LCCOMB_X68_Y21_N28
\Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[112]~515_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[112]~403_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[112]~515_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[112]~403_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~9_cout\);

-- Location: LCCOMB_X68_Y21_N30
\Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\);

-- Location: LCCOMB_X72_Y22_N0
\Div0|auto_generated|divider|divider|StageOut[115]~411\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[115]~411_combout\ = (\Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[115]~411_combout\);

-- Location: LCCOMB_X72_Y22_N18
\Div0|auto_generated|divider|divider|StageOut[115]~522\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[115]~522_combout\ = (\Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ & (count(31) $ (count(13) $ (\Div0|auto_generated|divider|my_abs_num|cs2a[12]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(31),
	datab => count(13),
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[12]~9_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[115]~522_combout\);

-- Location: LCCOMB_X72_Y22_N30
\Div0|auto_generated|divider|divider|StageOut[114]~412\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[114]~412_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs2a[12]~21_combout\ & \Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[12]~21_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[114]~412_combout\);

-- Location: LCCOMB_X72_Y22_N20
\Div0|auto_generated|divider|divider|StageOut[114]~413\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[114]~413_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs2a[12]~21_combout\ & !\Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[12]~21_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[114]~413_combout\);

-- Location: LCCOMB_X72_Y22_N2
\Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[114]~412_combout\) # (\Div0|auto_generated|divider|divider|StageOut[114]~413_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[114]~412_combout\) # (\Div0|auto_generated|divider|divider|StageOut[114]~413_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[114]~412_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[114]~413_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~1\);

-- Location: LCCOMB_X72_Y22_N4
\Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[115]~411_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[115]~522_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[115]~411_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[115]~522_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[115]~411_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[115]~522_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[115]~411_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[115]~522_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~3\);

-- Location: LCCOMB_X68_Y21_N2
\Div0|auto_generated|divider|divider|StageOut[118]~408\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[118]~408_combout\ = (\Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~6_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[118]~408_combout\);

-- Location: LCCOMB_X68_Y21_N14
\Div0|auto_generated|divider|divider|StageOut[118]~520\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[118]~520_combout\ = (\Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[111]~516_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[111]~516_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[118]~520_combout\);

-- Location: LCCOMB_X68_Y21_N0
\Div0|auto_generated|divider|divider|StageOut[117]~521\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[117]~521_combout\ = (\Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[110]~517_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[110]~517_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[117]~521_combout\);

-- Location: LCCOMB_X72_Y22_N24
\Div0|auto_generated|divider|divider|StageOut[117]~409\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[117]~409_combout\ = (\Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[117]~409_combout\);

-- Location: LCCOMB_X72_Y22_N26
\Div0|auto_generated|divider|divider|StageOut[116]~410\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[116]~410_combout\ = (\Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[116]~410_combout\);

-- Location: LCCOMB_X68_Y21_N18
\Div0|auto_generated|divider|divider|StageOut[116]~572\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[116]~572_combout\ = (\Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & 
-- ((\Mod0|auto_generated|divider|my_abs_num|cs2a[14]~15_combout\))) # (!\Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & (\Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[14]~15_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[116]~572_combout\);

-- Location: LCCOMB_X72_Y22_N6
\Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[116]~410_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[116]~572_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[116]~410_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[116]~572_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[116]~410_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[116]~572_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[116]~410_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[116]~572_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~5\);

-- Location: LCCOMB_X72_Y22_N8
\Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[117]~521_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[117]~409_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[117]~521_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[117]~409_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[117]~521_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[117]~409_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[117]~521_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[117]~409_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~7\);

-- Location: LCCOMB_X72_Y22_N10
\Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[118]~408_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[118]~520_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[118]~408_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[118]~520_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~9_cout\);

-- Location: LCCOMB_X72_Y22_N12
\Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\);

-- Location: LCCOMB_X73_Y22_N20
\Div0|auto_generated|divider|divider|StageOut[122]~416\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[122]~416_combout\ = (\Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[122]~416_combout\);

-- Location: LCCOMB_X72_Y22_N28
\Div0|auto_generated|divider|divider|StageOut[122]~525\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[122]~525_combout\ = (\Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[115]~522_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[115]~522_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[122]~525_combout\);

-- Location: LCCOMB_X73_Y22_N6
\Div0|auto_generated|divider|divider|StageOut[121]~417\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[121]~417_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs2a[12]~21_combout\ & \Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|my_abs_num|cs2a[12]~21_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[121]~417_combout\);

-- Location: LCCOMB_X73_Y22_N4
\Div0|auto_generated|divider|divider|StageOut[121]~418\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[121]~418_combout\ = (\Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[121]~418_combout\);

-- Location: LCCOMB_X73_Y22_N30
\Div0|auto_generated|divider|divider|StageOut[120]~420\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[120]~420_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ & (count(31) $ (count(11) $ (\Mod0|auto_generated|divider|my_abs_num|cs2a[10]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(31),
	datab => count(11),
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[10]~3_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[120]~420_combout\);

-- Location: LCCOMB_X73_Y25_N28
\Div0|auto_generated|divider|divider|StageOut[120]~419\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[120]~419_combout\ = (\Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ & (count(11) $ (count(31) $ (\Mod0|auto_generated|divider|my_abs_num|cs2a[10]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(11),
	datab => count(31),
	datac => \Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[10]~3_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[120]~419_combout\);

-- Location: LCCOMB_X73_Y22_N8
\Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[120]~420_combout\) # (\Div0|auto_generated|divider|divider|StageOut[120]~419_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[120]~420_combout\) # (\Div0|auto_generated|divider|divider|StageOut[120]~419_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[120]~420_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[120]~419_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~1\);

-- Location: LCCOMB_X73_Y22_N10
\Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[121]~417_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[121]~418_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[121]~417_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[121]~418_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[121]~417_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[121]~418_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[121]~417_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[121]~418_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~3\);

-- Location: LCCOMB_X73_Y22_N12
\Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[122]~416_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[122]~525_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[122]~416_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[122]~525_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[122]~416_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[122]~525_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[122]~416_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[122]~525_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~5\);

-- Location: LCCOMB_X72_Y22_N16
\Div0|auto_generated|divider|divider|StageOut[124]~523\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[124]~523_combout\ = (\Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[117]~521_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[117]~521_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[124]~523_combout\);

-- Location: LCCOMB_X73_Y22_N0
\Div0|auto_generated|divider|divider|StageOut[124]~414\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[124]~414_combout\ = (\Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[124]~414_combout\);

-- Location: LCCOMB_X72_Y22_N14
\Div0|auto_generated|divider|divider|StageOut[123]~524\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[123]~524_combout\ = (\Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[116]~572_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[116]~572_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[123]~524_combout\);

-- Location: LCCOMB_X73_Y22_N22
\Div0|auto_generated|divider|divider|StageOut[123]~415\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[123]~415_combout\ = (\Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[123]~415_combout\);

-- Location: LCCOMB_X73_Y22_N14
\Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[123]~524_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[123]~415_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[123]~524_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[123]~415_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[123]~524_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[123]~415_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[123]~524_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[123]~415_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~7\);

-- Location: LCCOMB_X73_Y22_N16
\Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[124]~523_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[124]~414_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[124]~523_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[124]~414_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~9_cout\);

-- Location: LCCOMB_X73_Y22_N18
\Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\);

-- Location: LCCOMB_X73_Y22_N28
\Div0|auto_generated|divider|divider|StageOut[129]~422\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[129]~422_combout\ = (\Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[129]~422_combout\);

-- Location: LCCOMB_X73_Y22_N24
\Div0|auto_generated|divider|divider|StageOut[129]~527\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[129]~527_combout\ = (\Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[122]~525_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[122]~525_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[129]~527_combout\);

-- Location: LCCOMB_X76_Y22_N26
\Div0|auto_generated|divider|divider|StageOut[128]~423\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[128]~423_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[128]~423_combout\);

-- Location: LCCOMB_X73_Y22_N2
\Div0|auto_generated|divider|divider|StageOut[128]~573\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[128]~573_combout\ = (\Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|cs2a[12]~21_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|my_abs_num|cs2a[12]~21_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[128]~573_combout\);

-- Location: LCCOMB_X76_Y22_N22
\Div0|auto_generated|divider|divider|StageOut[127]~425\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[127]~425_combout\ = (\Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[127]~425_combout\);

-- Location: LCCOMB_X76_Y22_N28
\Div0|auto_generated|divider|divider|StageOut[127]~424\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[127]~424_combout\ = (\Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\ & (count(11) $ (count(31) $ (\Mod0|auto_generated|divider|my_abs_num|cs2a[10]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(11),
	datab => count(31),
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[10]~3_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[127]~424_combout\);

-- Location: LCCOMB_X76_Y22_N30
\Div0|auto_generated|divider|divider|StageOut[126]~427\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[126]~427_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[10]~16_combout\ & !\Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[10]~16_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[126]~427_combout\);

-- Location: LCCOMB_X76_Y22_N8
\Div0|auto_generated|divider|divider|StageOut[126]~426\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[126]~426_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[10]~16_combout\ & \Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[10]~16_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[126]~426_combout\);

-- Location: LCCOMB_X76_Y22_N10
\Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[126]~427_combout\) # (\Div0|auto_generated|divider|divider|StageOut[126]~426_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[126]~427_combout\) # (\Div0|auto_generated|divider|divider|StageOut[126]~426_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[126]~427_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[126]~426_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~1\);

-- Location: LCCOMB_X76_Y22_N12
\Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[127]~425_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[127]~424_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[127]~425_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[127]~424_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[127]~425_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[127]~424_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[127]~425_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[127]~424_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~3\);

-- Location: LCCOMB_X76_Y22_N14
\Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[128]~423_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[128]~573_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[128]~423_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[128]~573_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[128]~423_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[128]~573_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[128]~423_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[128]~573_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~5\);

-- Location: LCCOMB_X76_Y22_N16
\Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[129]~422_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[129]~527_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[129]~422_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[129]~527_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[129]~422_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[129]~527_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[129]~422_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[129]~527_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~7\);

-- Location: LCCOMB_X73_Y22_N26
\Div0|auto_generated|divider|divider|StageOut[130]~526\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[130]~526_combout\ = (\Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[123]~524_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[123]~524_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[130]~526_combout\);

-- Location: LCCOMB_X76_Y22_N4
\Div0|auto_generated|divider|divider|StageOut[130]~421\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[130]~421_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[130]~421_combout\);

-- Location: LCCOMB_X76_Y22_N18
\Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[130]~526_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[130]~421_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[130]~526_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[130]~421_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~9_cout\);

-- Location: LCCOMB_X76_Y22_N20
\Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\);

-- Location: LCCOMB_X77_Y22_N20
\Div0|auto_generated|divider|divider|StageOut[136]~428\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[136]~428_combout\ = (\Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[136]~428_combout\);

-- Location: LCCOMB_X77_Y22_N16
\Div0|auto_generated|divider|divider|StageOut[136]~528\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[136]~528_combout\ = (\Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[129]~527_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[129]~527_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[136]~528_combout\);

-- Location: LCCOMB_X77_Y22_N22
\Div0|auto_generated|divider|divider|StageOut[135]~429\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[135]~429_combout\ = (\Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[135]~429_combout\);

-- Location: LCCOMB_X76_Y22_N24
\Div0|auto_generated|divider|divider|StageOut[135]~529\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[135]~529_combout\ = (\Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[128]~573_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[128]~573_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[135]~529_combout\);

-- Location: LCCOMB_X77_Y22_N28
\Div0|auto_generated|divider|divider|StageOut[134]~430\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[134]~430_combout\ = (\Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[134]~430_combout\);

-- Location: LCCOMB_X76_Y22_N6
\Div0|auto_generated|divider|divider|StageOut[134]~530\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[134]~530_combout\ = (\Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[127]~424_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[127]~424_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[134]~530_combout\);

-- Location: LCCOMB_X77_Y22_N30
\Div0|auto_generated|divider|divider|StageOut[133]~431\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[133]~431_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[10]~16_combout\ & \Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[10]~16_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[133]~431_combout\);

-- Location: LCCOMB_X77_Y22_N0
\Div0|auto_generated|divider|divider|StageOut[133]~432\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[133]~432_combout\ = (\Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[133]~432_combout\);

-- Location: LCCOMB_X76_Y23_N28
\Div0|auto_generated|divider|divider|StageOut[132]~531\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[132]~531_combout\ = (\Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ & (count(9) $ (count(31) $ (\Div0|auto_generated|divider|my_abs_num|cs2a[8]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(9),
	datab => \Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	datac => count(31),
	datad => \Div0|auto_generated|divider|my_abs_num|cs2a[8]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[132]~531_combout\);

-- Location: LCCOMB_X76_Y23_N2
\Div0|auto_generated|divider|divider|StageOut[132]~532\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[132]~532_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ & (count(9) $ (count(31) $ (\Div0|auto_generated|divider|my_abs_num|cs2a[8]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(9),
	datab => \Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	datac => count(31),
	datad => \Div0|auto_generated|divider|my_abs_num|cs2a[8]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[132]~532_combout\);

-- Location: LCCOMB_X77_Y22_N2
\Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[132]~531_combout\) # (\Div0|auto_generated|divider|divider|StageOut[132]~532_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[132]~531_combout\) # (\Div0|auto_generated|divider|divider|StageOut[132]~532_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[132]~531_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[132]~532_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~1\);

-- Location: LCCOMB_X77_Y22_N4
\Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[133]~431_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[133]~432_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[133]~431_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[133]~432_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[133]~431_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[133]~432_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[133]~431_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[133]~432_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~3\);

-- Location: LCCOMB_X77_Y22_N6
\Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[134]~430_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[134]~530_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[134]~430_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[134]~530_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[134]~430_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[134]~530_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[134]~430_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[134]~530_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~5\);

-- Location: LCCOMB_X77_Y22_N8
\Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[135]~429_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[135]~529_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[135]~429_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[135]~529_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[135]~429_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[135]~529_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[135]~429_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[135]~529_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~7\);

-- Location: LCCOMB_X77_Y22_N10
\Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[136]~428_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[136]~528_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[136]~428_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[136]~528_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~9_cout\);

-- Location: LCCOMB_X77_Y22_N12
\Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\);

-- Location: LCCOMB_X77_Y24_N16
\Div0|auto_generated|divider|divider|StageOut[141]~434\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[141]~434_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[141]~434_combout\);

-- Location: LCCOMB_X77_Y22_N18
\Div0|auto_generated|divider|divider|StageOut[141]~534\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[141]~534_combout\ = (\Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[134]~530_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[134]~530_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[141]~534_combout\);

-- Location: LCCOMB_X77_Y23_N0
\Div0|auto_generated|divider|divider|StageOut[140]~435\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[140]~435_combout\ = (\Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[140]~435_combout\);

-- Location: LCCOMB_X77_Y22_N24
\Div0|auto_generated|divider|divider|StageOut[140]~574\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[140]~574_combout\ = (\Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ & 
-- ((\Mod0|auto_generated|divider|my_abs_num|cs2a[10]~16_combout\))) # (!\Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ & (\Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[10]~16_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[140]~574_combout\);

-- Location: LCCOMB_X77_Y24_N22
\Div0|auto_generated|divider|divider|StageOut[139]~436\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[139]~436_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[139]~436_combout\);

-- Location: LCCOMB_X76_Y24_N24
\Div0|auto_generated|divider|divider|StageOut[139]~535\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[139]~535_combout\ = (\Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\ & (count(9) $ (count(31) $ (\Div0|auto_generated|divider|my_abs_num|cs2a[8]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(9),
	datab => count(31),
	datac => \Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs2a[8]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[139]~535_combout\);

-- Location: LCCOMB_X77_Y24_N30
\Div0|auto_generated|divider|divider|StageOut[138]~438\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[138]~438_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs2a[8]~22_combout\ & !\Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|cs2a[8]~22_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[138]~438_combout\);

-- Location: LCCOMB_X77_Y24_N24
\Div0|auto_generated|divider|divider|StageOut[138]~437\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[138]~437_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs2a[8]~22_combout\ & \Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|cs2a[8]~22_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[138]~437_combout\);

-- Location: LCCOMB_X77_Y24_N4
\Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[138]~438_combout\) # (\Div0|auto_generated|divider|divider|StageOut[138]~437_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[138]~438_combout\) # (\Div0|auto_generated|divider|divider|StageOut[138]~437_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[138]~438_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[138]~437_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\);

-- Location: LCCOMB_X77_Y24_N6
\Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[139]~436_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[139]~535_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[139]~436_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[139]~535_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[139]~436_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[139]~535_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[139]~436_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[139]~535_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\);

-- Location: LCCOMB_X77_Y24_N8
\Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[140]~435_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[140]~574_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[140]~435_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[140]~574_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[140]~435_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[140]~574_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[140]~435_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[140]~574_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~5\);

-- Location: LCCOMB_X77_Y24_N10
\Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[141]~434_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[141]~534_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[141]~434_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[141]~534_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[141]~434_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[141]~534_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[141]~434_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[141]~534_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~7\);

-- Location: LCCOMB_X76_Y22_N0
\Div0|auto_generated|divider|divider|StageOut[142]~533\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[142]~533_combout\ = (\Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[135]~529_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[135]~529_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[142]~533_combout\);

-- Location: LCCOMB_X77_Y22_N26
\Div0|auto_generated|divider|divider|StageOut[142]~433\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[142]~433_combout\ = (\Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[142]~433_combout\);

-- Location: LCCOMB_X77_Y24_N12
\Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[142]~533_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[142]~433_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[142]~533_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[142]~433_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~9_cout\);

-- Location: LCCOMB_X77_Y24_N14
\Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\);

-- Location: LCCOMB_X76_Y24_N0
\Div0|auto_generated|divider|divider|StageOut[148]~439\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[148]~439_combout\ = (\Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~6_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[148]~439_combout\);

-- Location: LCCOMB_X77_Y24_N0
\Div0|auto_generated|divider|divider|StageOut[148]~536\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[148]~536_combout\ = (\Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[141]~534_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[141]~534_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[148]~536_combout\);

-- Location: LCCOMB_X77_Y24_N2
\Div0|auto_generated|divider|divider|StageOut[147]~537\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[147]~537_combout\ = (\Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[140]~574_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[140]~574_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[147]~537_combout\);

-- Location: LCCOMB_X76_Y24_N2
\Div0|auto_generated|divider|divider|StageOut[147]~440\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[147]~440_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[147]~440_combout\);

-- Location: LCCOMB_X77_Y24_N20
\Div0|auto_generated|divider|divider|StageOut[146]~538\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[146]~538_combout\ = (\Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[139]~535_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[139]~535_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[146]~538_combout\);

-- Location: LCCOMB_X76_Y24_N4
\Div0|auto_generated|divider|divider|StageOut[146]~441\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[146]~441_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[146]~441_combout\);

-- Location: LCCOMB_X76_Y24_N10
\Div0|auto_generated|divider|divider|StageOut[145]~442\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[145]~442_combout\ = (\Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & \Div0|auto_generated|divider|my_abs_num|cs2a[8]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs2a[8]~22_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[145]~442_combout\);

-- Location: LCCOMB_X76_Y24_N28
\Div0|auto_generated|divider|divider|StageOut[145]~443\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[145]~443_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[145]~443_combout\);

-- Location: LCCOMB_X76_Y24_N26
\Div0|auto_generated|divider|divider|StageOut[144]~539\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[144]~539_combout\ = (\Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & (count(31) $ (\Mod0|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\ $ (count(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(31),
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	datad => count(7),
	combout => \Div0|auto_generated|divider|divider|StageOut[144]~539_combout\);

-- Location: LCCOMB_X76_Y24_N8
\Div0|auto_generated|divider|divider|StageOut[144]~540\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[144]~540_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & (count(31) $ (\Mod0|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\ $ (count(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(31),
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	datad => count(7),
	combout => \Div0|auto_generated|divider|divider|StageOut[144]~540_combout\);

-- Location: LCCOMB_X76_Y24_N12
\Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[144]~539_combout\) # (\Div0|auto_generated|divider|divider|StageOut[144]~540_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[144]~539_combout\) # (\Div0|auto_generated|divider|divider|StageOut[144]~540_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[144]~539_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[144]~540_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~1\);

-- Location: LCCOMB_X76_Y24_N14
\Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[145]~442_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[145]~443_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[145]~442_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[145]~443_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[145]~442_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[145]~443_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[145]~442_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[145]~443_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~3\);

-- Location: LCCOMB_X76_Y24_N16
\Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[146]~538_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[146]~441_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[146]~538_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[146]~441_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[146]~538_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[146]~441_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[146]~538_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[146]~441_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~5\);

-- Location: LCCOMB_X76_Y24_N18
\Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[147]~537_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[147]~440_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[147]~537_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[147]~440_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[147]~537_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[147]~440_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[147]~537_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[147]~440_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~7\);

-- Location: LCCOMB_X76_Y24_N20
\Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[148]~439_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[148]~536_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[148]~439_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[148]~536_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~9_cout\);

-- Location: LCCOMB_X76_Y24_N22
\Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\);

-- Location: LCCOMB_X76_Y24_N6
\Div0|auto_generated|divider|divider|StageOut[154]~444\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[154]~444_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[154]~444_combout\);

-- Location: LCCOMB_X77_Y24_N18
\Div0|auto_generated|divider|divider|StageOut[154]~541\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[154]~541_combout\ = (\Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[147]~537_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[147]~537_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[154]~541_combout\);

-- Location: LCCOMB_X77_Y24_N28
\Div0|auto_generated|divider|divider|StageOut[153]~542\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[153]~542_combout\ = (\Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[146]~538_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[146]~538_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[153]~542_combout\);

-- Location: LCCOMB_X80_Y24_N0
\Div0|auto_generated|divider|divider|StageOut[153]~445\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[153]~445_combout\ = (\Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[153]~445_combout\);

-- Location: LCCOMB_X80_Y24_N22
\Div0|auto_generated|divider|divider|StageOut[152]~446\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[152]~446_combout\ = (\Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[152]~446_combout\);

-- Location: LCCOMB_X77_Y24_N26
\Div0|auto_generated|divider|divider|StageOut[152]~575\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[152]~575_combout\ = (\Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|cs2a[8]~22_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|cs2a[8]~22_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[152]~575_combout\);

-- Location: LCCOMB_X76_Y24_N30
\Div0|auto_generated|divider|divider|StageOut[151]~543\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[151]~543_combout\ = (\Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ & (count(31) $ (\Mod0|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\ $ (count(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	datab => count(31),
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\,
	datad => count(7),
	combout => \Div0|auto_generated|divider|divider|StageOut[151]~543_combout\);

-- Location: LCCOMB_X80_Y24_N20
\Div0|auto_generated|divider|divider|StageOut[151]~447\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[151]~447_combout\ = (\Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[151]~447_combout\);

-- Location: LCCOMB_X80_Y24_N30
\Div0|auto_generated|divider|divider|StageOut[150]~448\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[150]~448_combout\ = (\Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|my_abs_num|cs2a[6]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[6]~17_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[150]~448_combout\);

-- Location: LCCOMB_X80_Y24_N24
\Div0|auto_generated|divider|divider|StageOut[150]~449\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[150]~449_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|my_abs_num|cs2a[6]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[6]~17_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[150]~449_combout\);

-- Location: LCCOMB_X80_Y24_N2
\Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[150]~448_combout\) # (\Div0|auto_generated|divider|divider|StageOut[150]~449_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[150]~448_combout\) # (\Div0|auto_generated|divider|divider|StageOut[150]~449_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[150]~448_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[150]~449_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~1\);

-- Location: LCCOMB_X80_Y24_N4
\Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[151]~543_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[151]~447_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[151]~543_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[151]~447_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[151]~543_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[151]~447_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[151]~543_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[151]~447_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~3\);

-- Location: LCCOMB_X80_Y24_N6
\Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[152]~446_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[152]~575_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[152]~446_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[152]~575_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[152]~446_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[152]~575_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[152]~446_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[152]~575_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~5\);

-- Location: LCCOMB_X80_Y24_N8
\Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[153]~542_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[153]~445_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[153]~542_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[153]~445_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[153]~542_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[153]~445_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[153]~542_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[153]~445_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~7\);

-- Location: LCCOMB_X80_Y24_N10
\Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[154]~444_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[154]~541_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[154]~444_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[154]~541_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~9_cout\);

-- Location: LCCOMB_X80_Y24_N12
\Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\);

-- Location: LCCOMB_X80_Y24_N26
\Div0|auto_generated|divider|divider|StageOut[160]~544\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[160]~544_combout\ = (\Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[153]~542_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[153]~542_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[160]~544_combout\);

-- Location: LCCOMB_X80_Y24_N18
\Div0|auto_generated|divider|divider|StageOut[160]~450\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[160]~450_combout\ = (\Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[160]~450_combout\);

-- Location: LCCOMB_X80_Y24_N16
\Div0|auto_generated|divider|divider|StageOut[159]~451\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[159]~451_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[159]~451_combout\);

-- Location: LCCOMB_X80_Y24_N28
\Div0|auto_generated|divider|divider|StageOut[159]~545\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[159]~545_combout\ = (\Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[152]~575_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[152]~575_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[159]~545_combout\);

-- Location: LCCOMB_X80_Y24_N14
\Div0|auto_generated|divider|divider|StageOut[158]~546\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[158]~546_combout\ = (\Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[151]~543_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[151]~543_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[158]~546_combout\);

-- Location: LCCOMB_X81_Y24_N2
\Div0|auto_generated|divider|divider|StageOut[158]~452\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[158]~452_combout\ = (\Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[158]~452_combout\);

-- Location: LCCOMB_X81_Y24_N30
\Div0|auto_generated|divider|divider|StageOut[157]~454\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[157]~454_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[157]~454_combout\);

-- Location: LCCOMB_X81_Y24_N24
\Div0|auto_generated|divider|divider|StageOut[157]~453\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[157]~453_combout\ = (\Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|my_abs_num|cs2a[6]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[6]~17_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[157]~453_combout\);

-- Location: LCCOMB_X81_Y24_N22
\Div0|auto_generated|divider|divider|StageOut[156]~548\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[156]~548_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\ $ (count(5) $ (count(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\,
	datab => count(5),
	datac => count(31),
	datad => \Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[156]~548_combout\);

-- Location: LCCOMB_X81_Y24_N20
\Div0|auto_generated|divider|divider|StageOut[156]~547\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[156]~547_combout\ = (\Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\ $ (count(5) $ (count(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\,
	datab => count(5),
	datac => count(31),
	datad => \Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[156]~547_combout\);

-- Location: LCCOMB_X81_Y24_N8
\Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[156]~548_combout\) # (\Div0|auto_generated|divider|divider|StageOut[156]~547_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[156]~548_combout\) # (\Div0|auto_generated|divider|divider|StageOut[156]~547_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[156]~548_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[156]~547_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~1\);

-- Location: LCCOMB_X81_Y24_N10
\Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[157]~454_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[157]~453_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[157]~454_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[157]~453_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[157]~454_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[157]~453_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[157]~454_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[157]~453_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~3\);

-- Location: LCCOMB_X81_Y24_N12
\Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[158]~546_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[158]~452_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[158]~546_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[158]~452_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[158]~546_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[158]~452_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[158]~546_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[158]~452_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~5\);

-- Location: LCCOMB_X81_Y24_N14
\Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[159]~451_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[159]~545_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[159]~451_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[159]~545_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[159]~451_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[159]~545_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[159]~451_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[159]~545_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~7\);

-- Location: LCCOMB_X81_Y24_N16
\Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[160]~544_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[160]~450_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[160]~544_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[160]~450_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~9_cout\);

-- Location: LCCOMB_X81_Y24_N18
\Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\);

-- Location: LCCOMB_X81_Y24_N6
\Div0|auto_generated|divider|divider|StageOut[165]~550\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[165]~550_combout\ = (\Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[158]~546_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[158]~546_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[165]~550_combout\);

-- Location: LCCOMB_X81_Y22_N26
\Div0|auto_generated|divider|divider|StageOut[166]~455\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[166]~455_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[166]~455_combout\);

-- Location: LCCOMB_X81_Y24_N28
\Div0|auto_generated|divider|divider|StageOut[166]~549\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[166]~549_combout\ = (\Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[159]~545_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[159]~545_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[166]~549_combout\);

-- Location: LCCOMB_X81_Y22_N24
\Div0|auto_generated|divider|divider|StageOut[165]~456\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[165]~456_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[165]~456_combout\);

-- Location: LCCOMB_X81_Y22_N30
\Div0|auto_generated|divider|divider|StageOut[164]~457\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[164]~457_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[164]~457_combout\);

-- Location: LCCOMB_X81_Y24_N26
\Div0|auto_generated|divider|divider|StageOut[164]~576\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[164]~576_combout\ = (\Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ & 
-- ((\Mod0|auto_generated|divider|my_abs_num|cs2a[6]~17_combout\))) # (!\Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ & (\Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[6]~17_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[164]~576_combout\);

-- Location: LCCOMB_X81_Y22_N22
\Div0|auto_generated|divider|divider|StageOut[163]~551\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[163]~551_combout\ = (\Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ & (count(5) $ (count(31) $ (\Mod0|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(5),
	datab => count(31),
	datac => \Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[163]~551_combout\);

-- Location: LCCOMB_X81_Y22_N20
\Div0|auto_generated|divider|divider|StageOut[163]~458\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[163]~458_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[163]~458_combout\);

-- Location: LCCOMB_X81_Y22_N2
\Div0|auto_generated|divider|divider|StageOut[162]~459\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[162]~459_combout\ = (\Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|my_abs_num|cs2a[4]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[4]~18_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[162]~459_combout\);

-- Location: LCCOMB_X81_Y22_N4
\Div0|auto_generated|divider|divider|StageOut[162]~460\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[162]~460_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|my_abs_num|cs2a[4]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[4]~18_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[162]~460_combout\);

-- Location: LCCOMB_X81_Y22_N6
\Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[162]~459_combout\) # (\Div0|auto_generated|divider|divider|StageOut[162]~460_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[162]~459_combout\) # (\Div0|auto_generated|divider|divider|StageOut[162]~460_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[162]~459_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[162]~460_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~1\);

-- Location: LCCOMB_X81_Y22_N8
\Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[163]~551_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[163]~458_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[163]~551_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[163]~458_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[163]~551_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[163]~458_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[163]~551_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[163]~458_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~3\);

-- Location: LCCOMB_X81_Y22_N10
\Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[164]~457_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[164]~576_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[164]~457_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[164]~576_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[164]~457_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[164]~576_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[164]~457_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[164]~576_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~5\);

-- Location: LCCOMB_X81_Y22_N12
\Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[165]~550_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[165]~456_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[165]~550_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[165]~456_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[165]~550_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[165]~456_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[165]~550_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[165]~456_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~7\);

-- Location: LCCOMB_X81_Y22_N14
\Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[166]~455_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[166]~549_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[166]~455_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[166]~549_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~9_cout\);

-- Location: LCCOMB_X81_Y22_N16
\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\);

-- Location: LCCOMB_X81_Y22_N0
\Div0|auto_generated|divider|divider|StageOut[172]~552\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[172]~552_combout\ = (\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[165]~550_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[165]~550_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[172]~552_combout\);

-- Location: LCCOMB_X82_Y22_N20
\Div0|auto_generated|divider|divider|StageOut[172]~461\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[172]~461_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[172]~461_combout\);

-- Location: LCCOMB_X81_Y24_N0
\Div0|auto_generated|divider|divider|StageOut[171]~553\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[171]~553_combout\ = (\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[164]~576_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[164]~576_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[171]~553_combout\);

-- Location: LCCOMB_X82_Y22_N18
\Div0|auto_generated|divider|divider|StageOut[171]~462\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[171]~462_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[171]~462_combout\);

-- Location: LCCOMB_X82_Y22_N12
\Div0|auto_generated|divider|divider|StageOut[170]~463\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[170]~463_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[170]~463_combout\);

-- Location: LCCOMB_X81_Y22_N18
\Div0|auto_generated|divider|divider|StageOut[170]~554\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[170]~554_combout\ = (\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[163]~551_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[163]~551_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[170]~554_combout\);

-- Location: LCCOMB_X82_Y22_N26
\Div0|auto_generated|divider|divider|StageOut[169]~464\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[169]~464_combout\ = (\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|my_abs_num|cs2a[4]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[4]~18_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[169]~464_combout\);

-- Location: LCCOMB_X82_Y22_N24
\Div0|auto_generated|divider|divider|StageOut[169]~465\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[169]~465_combout\ = (\Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[169]~465_combout\);

-- Location: LCCOMB_X80_Y22_N26
\Div0|auto_generated|divider|divider|StageOut[168]~466\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[168]~466_combout\ = (\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ & (count(31) $ (count(3) $ (\Mod0|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(31),
	datab => \Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	datac => count(3),
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[168]~466_combout\);

-- Location: LCCOMB_X80_Y22_N20
\Div0|auto_generated|divider|divider|StageOut[168]~467\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[168]~467_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ & (count(31) $ (count(3) $ (\Mod0|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(31),
	datab => \Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	datac => count(3),
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[168]~467_combout\);

-- Location: LCCOMB_X82_Y22_N0
\Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[168]~466_combout\) # (\Div0|auto_generated|divider|divider|StageOut[168]~467_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[168]~466_combout\) # (\Div0|auto_generated|divider|divider|StageOut[168]~467_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[168]~466_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[168]~467_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~1\);

-- Location: LCCOMB_X82_Y22_N2
\Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[169]~464_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[169]~465_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[169]~464_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[169]~465_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[169]~464_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[169]~465_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[169]~464_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[169]~465_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~3\);

-- Location: LCCOMB_X82_Y22_N4
\Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[170]~463_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[170]~554_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[170]~463_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[170]~554_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[170]~463_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[170]~554_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[170]~463_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[170]~554_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~5\);

-- Location: LCCOMB_X82_Y22_N6
\Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[171]~553_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[171]~462_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[171]~553_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[171]~462_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[171]~553_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[171]~462_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[171]~553_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[171]~462_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~7\);

-- Location: LCCOMB_X82_Y22_N8
\Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[172]~552_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[172]~461_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[172]~552_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[172]~461_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~9_cout\);

-- Location: LCCOMB_X82_Y22_N10
\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\);

-- Location: LCCOMB_X82_Y22_N22
\Div0|auto_generated|divider|divider|StageOut[178]~555\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[178]~555_combout\ = (\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[171]~553_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[171]~553_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[178]~555_combout\);

-- Location: LCCOMB_X83_Y22_N0
\Div0|auto_generated|divider|divider|StageOut[178]~468\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[178]~468_combout\ = (\Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[178]~468_combout\);

-- Location: LCCOMB_X82_Y22_N28
\Div0|auto_generated|divider|divider|StageOut[177]~556\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[177]~556_combout\ = (\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[170]~554_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[170]~554_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[177]~556_combout\);

-- Location: LCCOMB_X83_Y23_N0
\Div0|auto_generated|divider|divider|StageOut[177]~469\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[177]~469_combout\ = (\Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[177]~469_combout\);

-- Location: LCCOMB_X83_Y23_N22
\Div0|auto_generated|divider|divider|StageOut[176]~470\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[176]~470_combout\ = (\Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[176]~470_combout\);

-- Location: LCCOMB_X82_Y22_N14
\Div0|auto_generated|divider|divider|StageOut[176]~577\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[176]~577_combout\ = (\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ & 
-- (\Mod0|auto_generated|divider|my_abs_num|cs2a[4]~18_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[4]~18_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[176]~577_combout\);

-- Location: LCCOMB_X80_Y22_N22
\Div0|auto_generated|divider|divider|StageOut[175]~471\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[175]~471_combout\ = (\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\ $ (count(3) $ (count(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\,
	datab => count(3),
	datac => \Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	datad => count(31),
	combout => \Div0|auto_generated|divider|divider|StageOut[175]~471_combout\);

-- Location: LCCOMB_X83_Y23_N20
\Div0|auto_generated|divider|divider|StageOut[175]~472\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[175]~472_combout\ = (\Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[175]~472_combout\);

-- Location: LCCOMB_X83_Y23_N6
\Div0|auto_generated|divider|divider|StageOut[174]~473\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[174]~473_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[2]~19_combout\ & \Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[2]~19_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[174]~473_combout\);

-- Location: LCCOMB_X83_Y23_N24
\Div0|auto_generated|divider|divider|StageOut[174]~474\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[174]~474_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[2]~19_combout\ & !\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[2]~19_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[174]~474_combout\);

-- Location: LCCOMB_X83_Y23_N8
\Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[174]~473_combout\) # (\Div0|auto_generated|divider|divider|StageOut[174]~474_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[174]~473_combout\) # (\Div0|auto_generated|divider|divider|StageOut[174]~474_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[174]~473_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[174]~474_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~1\);

-- Location: LCCOMB_X83_Y23_N10
\Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[175]~471_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[175]~472_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[175]~471_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[175]~472_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[175]~471_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[175]~472_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[175]~471_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[175]~472_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~3\);

-- Location: LCCOMB_X83_Y23_N12
\Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[176]~470_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[176]~577_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[176]~470_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[176]~577_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[176]~470_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[176]~577_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[176]~470_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[176]~577_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~5\);

-- Location: LCCOMB_X83_Y23_N14
\Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[177]~556_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[177]~469_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[177]~556_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[177]~469_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[177]~556_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[177]~469_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[177]~556_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[177]~469_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~7\);

-- Location: LCCOMB_X83_Y23_N16
\Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[178]~555_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[178]~468_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[178]~555_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[178]~468_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~9_cout\);

-- Location: LCCOMB_X83_Y23_N18
\Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\);

-- Location: LCCOMB_X83_Y23_N30
\Div0|auto_generated|divider|divider|StageOut[184]~557\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[184]~557_combout\ = (\Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[177]~556_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[177]~556_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[184]~557_combout\);

-- Location: LCCOMB_X82_Y23_N24
\Div0|auto_generated|divider|divider|StageOut[184]~475\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[184]~475_combout\ = (\Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[184]~475_combout\);

-- Location: LCCOMB_X82_Y23_N22
\Div0|auto_generated|divider|divider|StageOut[183]~476\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[183]~476_combout\ = (\Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[183]~476_combout\);

-- Location: LCCOMB_X83_Y23_N28
\Div0|auto_generated|divider|divider|StageOut[183]~558\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[183]~558_combout\ = (\Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[176]~577_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[176]~577_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[183]~558_combout\);

-- Location: LCCOMB_X83_Y23_N2
\Div0|auto_generated|divider|divider|StageOut[182]~477\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[182]~477_combout\ = (\Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[182]~477_combout\);

-- Location: LCCOMB_X83_Y23_N26
\Div0|auto_generated|divider|divider|StageOut[182]~559\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[182]~559_combout\ = (\Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[175]~471_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[175]~471_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[182]~559_combout\);

-- Location: LCCOMB_X83_Y23_N4
\Div0|auto_generated|divider|divider|StageOut[181]~479\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[181]~479_combout\ = (\Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[181]~479_combout\);

-- Location: LCCOMB_X82_Y23_N16
\Div0|auto_generated|divider|divider|StageOut[181]~478\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[181]~478_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[2]~19_combout\ & \Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[2]~19_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[181]~478_combout\);

-- Location: LCCOMB_X82_Y23_N26
\Div0|auto_generated|divider|divider|StageOut[180]~480\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[180]~480_combout\ = (\Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ & (count(1) $ (((count(31) & count(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(31),
	datab => count(1),
	datac => count(0),
	datad => \Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[180]~480_combout\);

-- Location: LCCOMB_X82_Y23_N28
\Div0|auto_generated|divider|divider|StageOut[180]~481\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[180]~481_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ & (count(1) $ (((count(31) & count(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(31),
	datab => count(1),
	datac => count(0),
	datad => \Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[180]~481_combout\);

-- Location: LCCOMB_X82_Y23_N0
\Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~1_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[180]~480_combout\) # (\Div0|auto_generated|divider|divider|StageOut[180]~481_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[180]~480_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[180]~481_combout\,
	datad => VCC,
	cout => \Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~1_cout\);

-- Location: LCCOMB_X82_Y23_N2
\Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~3_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[181]~479_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[181]~478_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[181]~479_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[181]~478_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~1_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~3_cout\);

-- Location: LCCOMB_X82_Y23_N4
\Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~5_cout\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~3_cout\ & ((\Div0|auto_generated|divider|divider|StageOut[182]~477_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[182]~559_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[182]~477_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[182]~559_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~3_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~5_cout\);

-- Location: LCCOMB_X82_Y23_N6
\Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[183]~476_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[183]~558_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[183]~476_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[183]~558_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~5_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout\);

-- Location: LCCOMB_X82_Y23_N8
\Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[184]~557_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[184]~475_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[184]~557_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[184]~475_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~9_cout\);

-- Location: LCCOMB_X82_Y23_N10
\Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\);

-- Location: LCCOMB_X84_Y24_N10
\Div0|auto_generated|divider|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~0_combout\ = \Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\ $ (VCC)
-- \Div0|auto_generated|divider|op_1~1\ = CARRY(\Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|op_1~0_combout\,
	cout => \Div0|auto_generated|divider|op_1~1\);

-- Location: LCCOMB_X84_Y24_N12
\Div0|auto_generated|divider|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ & (!\Div0|auto_generated|divider|op_1~1\)) # (!\Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ & 
-- ((\Div0|auto_generated|divider|op_1~1\) # (GND)))
-- \Div0|auto_generated|divider|op_1~3\ = CARRY((!\Div0|auto_generated|divider|op_1~1\) # (!\Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|op_1~1\,
	combout => \Div0|auto_generated|divider|op_1~2_combout\,
	cout => \Div0|auto_generated|divider|op_1~3\);

-- Location: LCCOMB_X84_Y24_N14
\Div0|auto_generated|divider|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ & (\Div0|auto_generated|divider|op_1~3\ $ (GND))) # (!\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ & 
-- (!\Div0|auto_generated|divider|op_1~3\ & VCC))
-- \Div0|auto_generated|divider|op_1~5\ = CARRY((\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ & !\Div0|auto_generated|divider|op_1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|op_1~3\,
	combout => \Div0|auto_generated|divider|op_1~4_combout\,
	cout => \Div0|auto_generated|divider|op_1~5\);

-- Location: LCCOMB_X84_Y24_N24
\Div0|auto_generated|divider|quotient[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|quotient[2]~2_combout\ = (count(31) & ((\Div0|auto_generated|divider|op_1~4_combout\))) # (!count(31) & (!\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(31),
	datab => \Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|op_1~4_combout\,
	combout => \Div0|auto_generated|divider|quotient[2]~2_combout\);

-- Location: LCCOMB_X84_Y24_N16
\Div0|auto_generated|divider|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~6_combout\ = \Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ $ (\Div0|auto_generated|divider|op_1~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	cin => \Div0|auto_generated|divider|op_1~5\,
	combout => \Div0|auto_generated|divider|op_1~6_combout\);

-- Location: LCCOMB_X84_Y24_N2
\Div0|auto_generated|divider|quotient[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|quotient[3]~3_combout\ = (count(31) & ((\Div0|auto_generated|divider|op_1~6_combout\))) # (!count(31) & (!\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	datac => count(31),
	datad => \Div0|auto_generated|divider|op_1~6_combout\,
	combout => \Div0|auto_generated|divider|quotient[3]~3_combout\);

-- Location: LCCOMB_X84_Y24_N26
\Div0|auto_generated|divider|quotient[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|quotient[1]~1_combout\ = (count(31) & ((\Div0|auto_generated|divider|op_1~2_combout\))) # (!count(31) & (!\Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	datac => count(31),
	datad => \Div0|auto_generated|divider|op_1~2_combout\,
	combout => \Div0|auto_generated|divider|quotient[1]~1_combout\);

-- Location: LCCOMB_X84_Y24_N4
\Div0|auto_generated|divider|quotient[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|quotient[0]~0_combout\ = (count(31) & ((\Div0|auto_generated|divider|op_1~0_combout\))) # (!count(31) & (!\Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\,
	datac => count(31),
	datad => \Div0|auto_generated|divider|op_1~0_combout\,
	combout => \Div0|auto_generated|divider|quotient[0]~0_combout\);

-- Location: LCCOMB_X91_Y24_N12
\M1|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \M1|WideOr6~0_combout\ = (\Div0|auto_generated|divider|quotient[1]~1_combout\ & (((\Div0|auto_generated|divider|quotient[3]~3_combout\)))) # (!\Div0|auto_generated|divider|quotient[1]~1_combout\ & (\Div0|auto_generated|divider|quotient[2]~2_combout\ $ 
-- (((!\Div0|auto_generated|divider|quotient[3]~3_combout\ & \Div0|auto_generated|divider|quotient[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|quotient[2]~2_combout\,
	datab => \Div0|auto_generated|divider|quotient[3]~3_combout\,
	datac => \Div0|auto_generated|divider|quotient[1]~1_combout\,
	datad => \Div0|auto_generated|divider|quotient[0]~0_combout\,
	combout => \M1|WideOr6~0_combout\);

-- Location: LCCOMB_X91_Y24_N22
\M1|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \M1|WideOr5~0_combout\ = (\Div0|auto_generated|divider|quotient[2]~2_combout\ & ((\Div0|auto_generated|divider|quotient[3]~3_combout\) # (\Div0|auto_generated|divider|quotient[1]~1_combout\ $ (\Div0|auto_generated|divider|quotient[0]~0_combout\)))) # 
-- (!\Div0|auto_generated|divider|quotient[2]~2_combout\ & (\Div0|auto_generated|divider|quotient[3]~3_combout\ & (\Div0|auto_generated|divider|quotient[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|quotient[2]~2_combout\,
	datab => \Div0|auto_generated|divider|quotient[3]~3_combout\,
	datac => \Div0|auto_generated|divider|quotient[1]~1_combout\,
	datad => \Div0|auto_generated|divider|quotient[0]~0_combout\,
	combout => \M1|WideOr5~0_combout\);

-- Location: LCCOMB_X91_Y24_N0
\M1|WideOr4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \M1|WideOr4~0_combout\ = (\Div0|auto_generated|divider|quotient[2]~2_combout\ & (\Div0|auto_generated|divider|quotient[3]~3_combout\)) # (!\Div0|auto_generated|divider|quotient[2]~2_combout\ & (\Div0|auto_generated|divider|quotient[1]~1_combout\ & 
-- ((\Div0|auto_generated|divider|quotient[3]~3_combout\) # (!\Div0|auto_generated|divider|quotient[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|quotient[2]~2_combout\,
	datab => \Div0|auto_generated|divider|quotient[3]~3_combout\,
	datac => \Div0|auto_generated|divider|quotient[1]~1_combout\,
	datad => \Div0|auto_generated|divider|quotient[0]~0_combout\,
	combout => \M1|WideOr4~0_combout\);

-- Location: LCCOMB_X91_Y24_N10
\M1|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \M1|WideOr3~0_combout\ = (\Div0|auto_generated|divider|quotient[1]~1_combout\ & ((\Div0|auto_generated|divider|quotient[3]~3_combout\) # ((\Div0|auto_generated|divider|quotient[2]~2_combout\ & \Div0|auto_generated|divider|quotient[0]~0_combout\)))) # 
-- (!\Div0|auto_generated|divider|quotient[1]~1_combout\ & (\Div0|auto_generated|divider|quotient[2]~2_combout\ $ (((!\Div0|auto_generated|divider|quotient[3]~3_combout\ & \Div0|auto_generated|divider|quotient[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|quotient[2]~2_combout\,
	datab => \Div0|auto_generated|divider|quotient[3]~3_combout\,
	datac => \Div0|auto_generated|divider|quotient[1]~1_combout\,
	datad => \Div0|auto_generated|divider|quotient[0]~0_combout\,
	combout => \M1|WideOr3~0_combout\);

-- Location: LCCOMB_X91_Y24_N16
\M1|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \M1|WideOr2~0_combout\ = (\Div0|auto_generated|divider|quotient[0]~0_combout\) # ((\Div0|auto_generated|divider|quotient[1]~1_combout\ & ((\Div0|auto_generated|divider|quotient[3]~3_combout\))) # (!\Div0|auto_generated|divider|quotient[1]~1_combout\ & 
-- (\Div0|auto_generated|divider|quotient[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|quotient[2]~2_combout\,
	datab => \Div0|auto_generated|divider|quotient[3]~3_combout\,
	datac => \Div0|auto_generated|divider|quotient[1]~1_combout\,
	datad => \Div0|auto_generated|divider|quotient[0]~0_combout\,
	combout => \M1|WideOr2~0_combout\);

-- Location: LCCOMB_X91_Y24_N14
\M1|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \M1|WideOr1~0_combout\ = (\Div0|auto_generated|divider|quotient[2]~2_combout\ & ((\Div0|auto_generated|divider|quotient[3]~3_combout\) # ((\Div0|auto_generated|divider|quotient[1]~1_combout\ & \Div0|auto_generated|divider|quotient[0]~0_combout\)))) # 
-- (!\Div0|auto_generated|divider|quotient[2]~2_combout\ & ((\Div0|auto_generated|divider|quotient[1]~1_combout\) # ((!\Div0|auto_generated|divider|quotient[3]~3_combout\ & \Div0|auto_generated|divider|quotient[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|quotient[2]~2_combout\,
	datab => \Div0|auto_generated|divider|quotient[3]~3_combout\,
	datac => \Div0|auto_generated|divider|quotient[1]~1_combout\,
	datad => \Div0|auto_generated|divider|quotient[0]~0_combout\,
	combout => \M1|WideOr1~0_combout\);

-- Location: LCCOMB_X91_Y24_N8
\M1|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \M1|WideOr0~0_combout\ = (\Div0|auto_generated|divider|quotient[2]~2_combout\ & (!\Div0|auto_generated|divider|quotient[3]~3_combout\ & ((!\Div0|auto_generated|divider|quotient[0]~0_combout\) # (!\Div0|auto_generated|divider|quotient[1]~1_combout\)))) # 
-- (!\Div0|auto_generated|divider|quotient[2]~2_combout\ & (\Div0|auto_generated|divider|quotient[3]~3_combout\ $ ((\Div0|auto_generated|divider|quotient[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|quotient[2]~2_combout\,
	datab => \Div0|auto_generated|divider|quotient[3]~3_combout\,
	datac => \Div0|auto_generated|divider|quotient[1]~1_combout\,
	datad => \Div0|auto_generated|divider|quotient[0]~0_combout\,
	combout => \M1|WideOr0~0_combout\);

-- Location: LCCOMB_X80_Y17_N30
\M3|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \M3|WideOr6~0_combout\ = (state(1) & (((state(3))))) # (!state(1) & (state(2) $ (((!state(3) & state(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => state(2),
	datab => state(1),
	datac => state(3),
	datad => state(0),
	combout => \M3|WideOr6~0_combout\);

-- Location: LCCOMB_X80_Y15_N0
\M3|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \M3|WideOr5~0_combout\ = (state(3) & ((state(1)) # ((state(2))))) # (!state(3) & (state(2) & (state(1) $ (state(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => state(3),
	datab => state(1),
	datac => state(2),
	datad => state(0),
	combout => \M3|WideOr5~0_combout\);

-- Location: LCCOMB_X80_Y17_N24
\M3|WideOr4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \M3|WideOr4~0_combout\ = (state(2) & (((state(3))))) # (!state(2) & (state(1) & ((state(3)) # (!state(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => state(2),
	datab => state(1),
	datac => state(3),
	datad => state(0),
	combout => \M3|WideOr4~0_combout\);

-- Location: LCCOMB_X80_Y17_N2
\M3|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \M3|WideOr3~0_combout\ = (state(1) & ((state(3)) # ((state(2) & state(0))))) # (!state(1) & (state(2) $ (((!state(3) & state(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => state(2),
	datab => state(1),
	datac => state(3),
	datad => state(0),
	combout => \M3|WideOr3~0_combout\);

-- Location: LCCOMB_X80_Y17_N16
\M3|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \M3|WideOr2~0_combout\ = (state(0)) # ((state(1) & ((state(3)))) # (!state(1) & (state(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => state(2),
	datab => state(1),
	datac => state(3),
	datad => state(0),
	combout => \M3|WideOr2~0_combout\);

-- Location: LCCOMB_X80_Y17_N22
\M3|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \M3|WideOr1~0_combout\ = (state(2) & ((state(3)) # ((state(1) & state(0))))) # (!state(2) & ((state(1)) # ((!state(3) & state(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => state(2),
	datab => state(1),
	datac => state(3),
	datad => state(0),
	combout => \M3|WideOr1~0_combout\);

-- Location: LCCOMB_X80_Y17_N8
\M3|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \M3|WideOr0~0_combout\ = (state(2) & (!state(3) & ((!state(0)) # (!state(1))))) # (!state(2) & (state(1) $ ((state(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => state(2),
	datab => state(1),
	datac => state(3),
	datad => state(0),
	combout => \M3|WideOr0~0_combout\);

-- Location: LCCOMB_X81_Y17_N24
WideOr4 : cycloneive_lcell_comb
-- Equation(s):
-- \WideOr4~combout\ = (\WideNor1~0_combout\) # ((\Equal12~4_combout\) # ((\Equal7~0_combout\ & \Equal8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideNor1~0_combout\,
	datab => \Equal7~0_combout\,
	datac => \Equal8~1_combout\,
	datad => \Equal12~4_combout\,
	combout => \WideOr4~combout\);

-- Location: LCCOMB_X80_Y17_N20
\Equal10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal10~0_combout\ = (!\IR0|u1|oDATA\(28) & (\IR0|u1|oDATA\(20) & (\Equal6~2_combout\ & \Equal6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR0|u1|oDATA\(28),
	datab => \IR0|u1|oDATA\(20),
	datac => \Equal6~2_combout\,
	datad => \Equal6~0_combout\,
	combout => \Equal10~0_combout\);

-- Location: LCCOMB_X80_Y17_N0
\Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector0~0_combout\ = (\Equal10~0_combout\) # ((\Equal9~0_combout\) # ((\WideOr4~combout\ & n(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideOr4~combout\,
	datab => \Equal10~0_combout\,
	datac => n(2),
	datad => \Equal9~0_combout\,
	combout => \Selector0~0_combout\);

-- Location: LCCOMB_X77_Y21_N6
\Equal15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal15~1_combout\ = (!count(31) & (\Equal15~0_combout\ & \Equal13~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => count(31),
	datac => \Equal15~0_combout\,
	datad => \Equal13~8_combout\,
	combout => \Equal15~1_combout\);

-- Location: LCCOMB_X75_Y18_N12
\n[2]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \n[2]~29_combout\ = (\Add1~6_combout\) # ((\Add1~4_combout\) # ((\Add1~2_combout\) # (\Add1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~6_combout\,
	datab => \Add1~4_combout\,
	datac => \Add1~2_combout\,
	datad => \Add1~0_combout\,
	combout => \n[2]~29_combout\);

-- Location: LCCOMB_X75_Y21_N28
\n[2]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \n[2]~26_combout\ = (\Add1~26_combout\) # ((\Add1~30_combout\) # ((\Add1~28_combout\) # (\Add1~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~26_combout\,
	datab => \Add1~30_combout\,
	datac => \Add1~28_combout\,
	datad => \Add1~24_combout\,
	combout => \n[2]~26_combout\);

-- Location: LCCOMB_X75_Y21_N22
\n[2]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \n[2]~27_combout\ = (\Add1~16_combout\) # ((\Add1~22_combout\) # ((\Add1~18_combout\) # (\Add1~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~16_combout\,
	datab => \Add1~22_combout\,
	datac => \Add1~18_combout\,
	datad => \Add1~20_combout\,
	combout => \n[2]~27_combout\);

-- Location: LCCOMB_X75_Y22_N30
\n[2]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \n[2]~28_combout\ = (\Add1~14_combout\) # ((\Add1~12_combout\) # ((\Add1~10_combout\) # (\Add1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~14_combout\,
	datab => \Add1~12_combout\,
	datac => \Add1~10_combout\,
	datad => \Add1~8_combout\,
	combout => \n[2]~28_combout\);

-- Location: LCCOMB_X75_Y18_N6
\n[2]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \n[2]~30_combout\ = (\n[2]~29_combout\) # ((\n[2]~26_combout\) # ((\n[2]~27_combout\) # (\n[2]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n[2]~29_combout\,
	datab => \n[2]~26_combout\,
	datac => \n[2]~27_combout\,
	datad => \n[2]~28_combout\,
	combout => \n[2]~30_combout\);

-- Location: LCCOMB_X75_Y20_N26
\n[2]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \n[2]~23_combout\ = (\Add1~44_combout\) # ((\Add1~42_combout\) # ((\Add1~46_combout\) # (\Add1~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~44_combout\,
	datab => \Add1~42_combout\,
	datac => \Add1~46_combout\,
	datad => \Add1~40_combout\,
	combout => \n[2]~23_combout\);

-- Location: LCCOMB_X75_Y20_N28
\n[2]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \n[2]~22_combout\ = (\Add1~48_combout\) # ((\Add1~52_combout\) # ((\Add1~50_combout\) # (\Add1~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~48_combout\,
	datab => \Add1~52_combout\,
	datac => \Add1~50_combout\,
	datad => \Add1~54_combout\,
	combout => \n[2]~22_combout\);

-- Location: LCCOMB_X75_Y20_N8
\n[2]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \n[2]~24_combout\ = (\Add1~32_combout\) # ((\Add1~36_combout\) # ((\Add1~38_combout\) # (\Add1~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~32_combout\,
	datab => \Add1~36_combout\,
	datac => \Add1~38_combout\,
	datad => \Add1~34_combout\,
	combout => \n[2]~24_combout\);

-- Location: LCCOMB_X75_Y22_N28
\n[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \n[2]~21_combout\ = (\Add1~60_combout\) # ((\Add1~62_combout\) # ((\Add1~58_combout\) # (\Add1~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~60_combout\,
	datab => \Add1~62_combout\,
	datac => \Add1~58_combout\,
	datad => \Add1~56_combout\,
	combout => \n[2]~21_combout\);

-- Location: LCCOMB_X75_Y20_N30
\n[2]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \n[2]~25_combout\ = (\n[2]~23_combout\) # ((\n[2]~22_combout\) # ((\n[2]~24_combout\) # (\n[2]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n[2]~23_combout\,
	datab => \n[2]~22_combout\,
	datac => \n[2]~24_combout\,
	datad => \n[2]~21_combout\,
	combout => \n[2]~25_combout\);

-- Location: LCCOMB_X76_Y18_N8
\n[2]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \n[2]~31_combout\ = ((!\Equal15~1_combout\ & ((\n[2]~30_combout\) # (\n[2]~25_combout\)))) # (!\x~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal15~1_combout\,
	datab => \n[2]~30_combout\,
	datac => \x~input_o\,
	datad => \n[2]~25_combout\,
	combout => \n[2]~31_combout\);

-- Location: LCCOMB_X75_Y22_N22
\n[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \n[2]~10_combout\ = (\Add0~58_combout\) # ((\Add0~54_combout\) # ((\Add0~52_combout\) # (\Add0~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~58_combout\,
	datab => \Add0~54_combout\,
	datac => \Add0~52_combout\,
	datad => \Add0~56_combout\,
	combout => \n[2]~10_combout\);

-- Location: LCCOMB_X75_Y20_N0
\n[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \n[2]~12_combout\ = (\Add0~38_combout\) # ((\Add0~40_combout\) # ((\Add0~42_combout\) # (\Add0~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~38_combout\,
	datab => \Add0~40_combout\,
	datac => \Add0~42_combout\,
	datad => \Add0~36_combout\,
	combout => \n[2]~12_combout\);

-- Location: LCCOMB_X75_Y20_N14
\n[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \n[2]~11_combout\ = (\Add0~50_combout\) # ((\Add0~46_combout\) # ((\Add0~44_combout\) # (\Add0~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~50_combout\,
	datab => \Add0~46_combout\,
	datac => \Add0~44_combout\,
	datad => \Add0~48_combout\,
	combout => \n[2]~11_combout\);

-- Location: LCCOMB_X76_Y19_N24
\n[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \n[2]~9_combout\ = (\Add0~62_combout\) # (((\Add0~60_combout\) # (!\y~input_o\)) # (!state(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~62_combout\,
	datab => state(0),
	datac => \y~input_o\,
	datad => \Add0~60_combout\,
	combout => \n[2]~9_combout\);

-- Location: LCCOMB_X75_Y20_N22
\n[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \n[2]~13_combout\ = (\n[2]~10_combout\) # ((\n[2]~12_combout\) # ((\n[2]~11_combout\) # (\n[2]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n[2]~10_combout\,
	datab => \n[2]~12_combout\,
	datac => \n[2]~11_combout\,
	datad => \n[2]~9_combout\,
	combout => \n[2]~13_combout\);

-- Location: LCCOMB_X75_Y21_N30
\n[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \n[2]~14_combout\ = (\Add0~30_combout\) # ((\Add0~34_combout\) # ((\Add0~28_combout\) # (\Add0~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~30_combout\,
	datab => \Add0~34_combout\,
	datac => \Add0~28_combout\,
	datad => \Add0~32_combout\,
	combout => \n[2]~14_combout\);

-- Location: LCCOMB_X75_Y21_N26
\n[2]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \n[2]~16_combout\ = (\Add0~12_combout\) # ((\Add0~18_combout\) # ((\Add0~14_combout\) # (\Add0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~12_combout\,
	datab => \Add0~18_combout\,
	datac => \Add0~14_combout\,
	datad => \Add0~16_combout\,
	combout => \n[2]~16_combout\);

-- Location: LCCOMB_X75_Y21_N20
\n[2]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \n[2]~15_combout\ = (\Add0~26_combout\) # ((\Add0~22_combout\) # ((\Add0~20_combout\) # (\Add0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~26_combout\,
	datab => \Add0~22_combout\,
	datac => \Add0~20_combout\,
	datad => \Add0~24_combout\,
	combout => \n[2]~15_combout\);

-- Location: LCCOMB_X77_Y21_N0
\n[2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \n[2]~17_combout\ = (\Add0~8_combout\) # ((\Add0~4_combout\) # ((\Add0~6_combout\) # (\Add0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~8_combout\,
	datab => \Add0~4_combout\,
	datac => \Add0~6_combout\,
	datad => \Add0~10_combout\,
	combout => \n[2]~17_combout\);

-- Location: LCCOMB_X77_Y21_N18
\n[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \n[2]~18_combout\ = (\n[2]~14_combout\) # ((\n[2]~16_combout\) # ((\n[2]~15_combout\) # (\n[2]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n[2]~14_combout\,
	datab => \n[2]~16_combout\,
	datac => \n[2]~15_combout\,
	datad => \n[2]~17_combout\,
	combout => \n[2]~18_combout\);

-- Location: LCCOMB_X77_Y21_N4
\n[2]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \n[2]~19_combout\ = ((\n[2]~13_combout\) # ((\n[2]~18_combout\) # (!\Add0~0_combout\))) # (!\count~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \count~12_combout\,
	datab => \n[2]~13_combout\,
	datac => \Add0~0_combout\,
	datad => \n[2]~18_combout\,
	combout => \n[2]~19_combout\);

-- Location: LCCOMB_X80_Y17_N18
\n[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \n[2]~20_combout\ = (!state(3) & (((!state(2) & \n[2]~19_combout\)) # (!state(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => state(2),
	datab => state(1),
	datac => state(3),
	datad => \n[2]~19_combout\,
	combout => \n[2]~20_combout\);

-- Location: LCCOMB_X80_Y17_N6
\n[2]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \n[2]~37_combout\ = (\n[2]~20_combout\) # ((\n[2]~31_combout\ & ((state(2)) # (state(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => state(2),
	datab => state(3),
	datac => \n[2]~31_combout\,
	datad => \n[2]~20_combout\,
	combout => \n[2]~37_combout\);

-- Location: LCCOMB_X81_Y17_N4
\n[2]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \n[2]~32_combout\ = (\ir~input_o\ & (((!\n[2]~37_combout\) # (!\key3~input_o\)))) # (!\ir~input_o\ & (!\always1~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \always1~5_combout\,
	datab => \key3~input_o\,
	datac => \n[2]~37_combout\,
	datad => \ir~input_o\,
	combout => \n[2]~32_combout\);

-- Location: FF_X80_Y17_N1
\n[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Selector0~0_combout\,
	sclr => \ir~input_o\,
	ena => \n[2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => n(2));

-- Location: LCCOMB_X81_Y17_N30
\n~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \n~36_combout\ = (\Equal7~1_combout\) # ((\Equal8~1_combout\ & (!\IR0|u1|oDATA\(26) & \IR0|u1|oDATA\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal8~1_combout\,
	datab => \Equal7~1_combout\,
	datac => \IR0|u1|oDATA\(26),
	datad => \IR0|u1|oDATA\(18),
	combout => \n~36_combout\);

-- Location: LCCOMB_X81_Y17_N20
\n~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \n~7_combout\ = (!\ir~input_o\ & ((\n~36_combout\) # ((\WideOr4~combout\ & n(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n~36_combout\,
	datab => \WideOr4~combout\,
	datac => n(1),
	datad => \ir~input_o\,
	combout => \n~7_combout\);

-- Location: LCCOMB_X81_Y17_N14
\n~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \n~8_combout\ = (\n~7_combout\) # ((\ir~input_o\ & (\key3~input_o\ & \state[0]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir~input_o\,
	datab => \key3~input_o\,
	datac => \n~7_combout\,
	datad => \state[0]~18_combout\,
	combout => \n~8_combout\);

-- Location: FF_X81_Y17_N21
\n[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \n~8_combout\,
	sload => VCC,
	ena => \n[2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => n(1));

-- Location: LCCOMB_X81_Y17_N18
\led~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \led~0_combout\ = n(2) $ (!n(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => n(2),
	datad => n(1),
	combout => \led~0_combout\);

-- Location: LCCOMB_X81_Y17_N28
\n~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \n~33_combout\ = (!\ir~input_o\ & (((\WideOr4~combout\ & n(0))) # (!\n~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir~input_o\,
	datab => \WideOr4~combout\,
	datac => n(0),
	datad => \n~35_combout\,
	combout => \n~33_combout\);

-- Location: LCCOMB_X81_Y17_N26
\n~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \n~34_combout\ = (\n~33_combout\) # ((\ir~input_o\ & (\key3~input_o\ & \state[0]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir~input_o\,
	datab => \key3~input_o\,
	datac => \n~33_combout\,
	datad => \state[0]~18_combout\,
	combout => \n~34_combout\);

-- Location: FF_X81_Y17_N29
\n[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \n~34_combout\,
	sload => VCC,
	ena => \n[2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => n(0));

-- Location: LCCOMB_X81_Y17_N22
\WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \WideOr0~0_combout\ = (n(2) & (n(1))) # (!n(2) & ((!n(0)) # (!n(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n(2),
	datab => n(1),
	datad => n(0),
	combout => \WideOr0~0_combout\);

-- Location: LCCOMB_X81_Y17_N0
\Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal4~0_combout\ = (n(2) & !n(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n(2),
	datad => n(1),
	combout => \Equal4~0_combout\);

-- Location: LCCOMB_X81_Y17_N10
\Equal4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal4~1_combout\ = (n(2) & (!n(1) & n(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n(2),
	datab => n(1),
	datad => n(0),
	combout => \Equal4~1_combout\);

-- Location: CLKCTRL_G11
\DEAUDIO|ad1|LRCK_1X~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \DEAUDIO|ad1|LRCK_1X~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \DEAUDIO|ad1|LRCK_1X~clkctrl_outclk\);

-- Location: LCCOMB_X95_Y39_N12
\DEAUDIO|VGA_CLKo[0]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|VGA_CLKo[0]~54_combout\ = !\DEAUDIO|VGA_CLKo\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DEAUDIO|VGA_CLKo\(0),
	combout => \DEAUDIO|VGA_CLKo[0]~54_combout\);

-- Location: FF_X95_Y39_N13
\DEAUDIO|VGA_CLKo[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \DEAUDIO|VGA_CLKo[0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|VGA_CLKo\(0));

-- Location: LCCOMB_X95_Y39_N14
\DEAUDIO|VGA_CLKo[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|VGA_CLKo[1]~18_combout\ = (\DEAUDIO|VGA_CLKo\(0) & (\DEAUDIO|VGA_CLKo\(1) $ (VCC))) # (!\DEAUDIO|VGA_CLKo\(0) & (\DEAUDIO|VGA_CLKo\(1) & VCC))
-- \DEAUDIO|VGA_CLKo[1]~19\ = CARRY((\DEAUDIO|VGA_CLKo\(0) & \DEAUDIO|VGA_CLKo\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|VGA_CLKo\(0),
	datab => \DEAUDIO|VGA_CLKo\(1),
	datad => VCC,
	combout => \DEAUDIO|VGA_CLKo[1]~18_combout\,
	cout => \DEAUDIO|VGA_CLKo[1]~19\);

-- Location: FF_X95_Y39_N15
\DEAUDIO|VGA_CLKo[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \DEAUDIO|VGA_CLKo[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|VGA_CLKo\(1));

-- Location: LCCOMB_X95_Y39_N16
\DEAUDIO|VGA_CLKo[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|VGA_CLKo[2]~20_combout\ = (\DEAUDIO|VGA_CLKo\(2) & (!\DEAUDIO|VGA_CLKo[1]~19\)) # (!\DEAUDIO|VGA_CLKo\(2) & ((\DEAUDIO|VGA_CLKo[1]~19\) # (GND)))
-- \DEAUDIO|VGA_CLKo[2]~21\ = CARRY((!\DEAUDIO|VGA_CLKo[1]~19\) # (!\DEAUDIO|VGA_CLKo\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|VGA_CLKo\(2),
	datad => VCC,
	cin => \DEAUDIO|VGA_CLKo[1]~19\,
	combout => \DEAUDIO|VGA_CLKo[2]~20_combout\,
	cout => \DEAUDIO|VGA_CLKo[2]~21\);

-- Location: FF_X95_Y39_N17
\DEAUDIO|VGA_CLKo[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \DEAUDIO|VGA_CLKo[2]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|VGA_CLKo\(2));

-- Location: LCCOMB_X95_Y39_N18
\DEAUDIO|VGA_CLKo[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|VGA_CLKo[3]~22_combout\ = (\DEAUDIO|VGA_CLKo\(3) & (\DEAUDIO|VGA_CLKo[2]~21\ $ (GND))) # (!\DEAUDIO|VGA_CLKo\(3) & (!\DEAUDIO|VGA_CLKo[2]~21\ & VCC))
-- \DEAUDIO|VGA_CLKo[3]~23\ = CARRY((\DEAUDIO|VGA_CLKo\(3) & !\DEAUDIO|VGA_CLKo[2]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|VGA_CLKo\(3),
	datad => VCC,
	cin => \DEAUDIO|VGA_CLKo[2]~21\,
	combout => \DEAUDIO|VGA_CLKo[3]~22_combout\,
	cout => \DEAUDIO|VGA_CLKo[3]~23\);

-- Location: FF_X95_Y39_N19
\DEAUDIO|VGA_CLKo[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \DEAUDIO|VGA_CLKo[3]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|VGA_CLKo\(3));

-- Location: LCCOMB_X95_Y39_N20
\DEAUDIO|VGA_CLKo[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|VGA_CLKo[4]~24_combout\ = (\DEAUDIO|VGA_CLKo\(4) & (!\DEAUDIO|VGA_CLKo[3]~23\)) # (!\DEAUDIO|VGA_CLKo\(4) & ((\DEAUDIO|VGA_CLKo[3]~23\) # (GND)))
-- \DEAUDIO|VGA_CLKo[4]~25\ = CARRY((!\DEAUDIO|VGA_CLKo[3]~23\) # (!\DEAUDIO|VGA_CLKo\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|VGA_CLKo\(4),
	datad => VCC,
	cin => \DEAUDIO|VGA_CLKo[3]~23\,
	combout => \DEAUDIO|VGA_CLKo[4]~24_combout\,
	cout => \DEAUDIO|VGA_CLKo[4]~25\);

-- Location: FF_X95_Y39_N21
\DEAUDIO|VGA_CLKo[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \DEAUDIO|VGA_CLKo[4]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|VGA_CLKo\(4));

-- Location: LCCOMB_X95_Y39_N22
\DEAUDIO|VGA_CLKo[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|VGA_CLKo[5]~26_combout\ = (\DEAUDIO|VGA_CLKo\(5) & (\DEAUDIO|VGA_CLKo[4]~25\ $ (GND))) # (!\DEAUDIO|VGA_CLKo\(5) & (!\DEAUDIO|VGA_CLKo[4]~25\ & VCC))
-- \DEAUDIO|VGA_CLKo[5]~27\ = CARRY((\DEAUDIO|VGA_CLKo\(5) & !\DEAUDIO|VGA_CLKo[4]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|VGA_CLKo\(5),
	datad => VCC,
	cin => \DEAUDIO|VGA_CLKo[4]~25\,
	combout => \DEAUDIO|VGA_CLKo[5]~26_combout\,
	cout => \DEAUDIO|VGA_CLKo[5]~27\);

-- Location: FF_X95_Y39_N23
\DEAUDIO|VGA_CLKo[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \DEAUDIO|VGA_CLKo[5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|VGA_CLKo\(5));

-- Location: LCCOMB_X95_Y39_N24
\DEAUDIO|VGA_CLKo[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|VGA_CLKo[6]~28_combout\ = (\DEAUDIO|VGA_CLKo\(6) & (!\DEAUDIO|VGA_CLKo[5]~27\)) # (!\DEAUDIO|VGA_CLKo\(6) & ((\DEAUDIO|VGA_CLKo[5]~27\) # (GND)))
-- \DEAUDIO|VGA_CLKo[6]~29\ = CARRY((!\DEAUDIO|VGA_CLKo[5]~27\) # (!\DEAUDIO|VGA_CLKo\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|VGA_CLKo\(6),
	datad => VCC,
	cin => \DEAUDIO|VGA_CLKo[5]~27\,
	combout => \DEAUDIO|VGA_CLKo[6]~28_combout\,
	cout => \DEAUDIO|VGA_CLKo[6]~29\);

-- Location: FF_X95_Y39_N25
\DEAUDIO|VGA_CLKo[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \DEAUDIO|VGA_CLKo[6]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|VGA_CLKo\(6));

-- Location: LCCOMB_X95_Y39_N26
\DEAUDIO|VGA_CLKo[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|VGA_CLKo[7]~30_combout\ = (\DEAUDIO|VGA_CLKo\(7) & (\DEAUDIO|VGA_CLKo[6]~29\ $ (GND))) # (!\DEAUDIO|VGA_CLKo\(7) & (!\DEAUDIO|VGA_CLKo[6]~29\ & VCC))
-- \DEAUDIO|VGA_CLKo[7]~31\ = CARRY((\DEAUDIO|VGA_CLKo\(7) & !\DEAUDIO|VGA_CLKo[6]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|VGA_CLKo\(7),
	datad => VCC,
	cin => \DEAUDIO|VGA_CLKo[6]~29\,
	combout => \DEAUDIO|VGA_CLKo[7]~30_combout\,
	cout => \DEAUDIO|VGA_CLKo[7]~31\);

-- Location: FF_X95_Y39_N27
\DEAUDIO|VGA_CLKo[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \DEAUDIO|VGA_CLKo[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|VGA_CLKo\(7));

-- Location: LCCOMB_X95_Y39_N28
\DEAUDIO|VGA_CLKo[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|VGA_CLKo[8]~32_combout\ = (\DEAUDIO|VGA_CLKo\(8) & (!\DEAUDIO|VGA_CLKo[7]~31\)) # (!\DEAUDIO|VGA_CLKo\(8) & ((\DEAUDIO|VGA_CLKo[7]~31\) # (GND)))
-- \DEAUDIO|VGA_CLKo[8]~33\ = CARRY((!\DEAUDIO|VGA_CLKo[7]~31\) # (!\DEAUDIO|VGA_CLKo\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|VGA_CLKo\(8),
	datad => VCC,
	cin => \DEAUDIO|VGA_CLKo[7]~31\,
	combout => \DEAUDIO|VGA_CLKo[8]~32_combout\,
	cout => \DEAUDIO|VGA_CLKo[8]~33\);

-- Location: FF_X95_Y39_N29
\DEAUDIO|VGA_CLKo[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \DEAUDIO|VGA_CLKo[8]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|VGA_CLKo\(8));

-- Location: LCCOMB_X95_Y39_N30
\DEAUDIO|VGA_CLKo[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|VGA_CLKo[9]~34_combout\ = (\DEAUDIO|VGA_CLKo\(9) & (\DEAUDIO|VGA_CLKo[8]~33\ $ (GND))) # (!\DEAUDIO|VGA_CLKo\(9) & (!\DEAUDIO|VGA_CLKo[8]~33\ & VCC))
-- \DEAUDIO|VGA_CLKo[9]~35\ = CARRY((\DEAUDIO|VGA_CLKo\(9) & !\DEAUDIO|VGA_CLKo[8]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|VGA_CLKo\(9),
	datad => VCC,
	cin => \DEAUDIO|VGA_CLKo[8]~33\,
	combout => \DEAUDIO|VGA_CLKo[9]~34_combout\,
	cout => \DEAUDIO|VGA_CLKo[9]~35\);

-- Location: FF_X95_Y39_N31
\DEAUDIO|VGA_CLKo[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \DEAUDIO|VGA_CLKo[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|VGA_CLKo\(9));

-- Location: LCCOMB_X95_Y38_N0
\DEAUDIO|VGA_CLKo[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|VGA_CLKo[10]~36_combout\ = (\DEAUDIO|VGA_CLKo\(10) & (!\DEAUDIO|VGA_CLKo[9]~35\)) # (!\DEAUDIO|VGA_CLKo\(10) & ((\DEAUDIO|VGA_CLKo[9]~35\) # (GND)))
-- \DEAUDIO|VGA_CLKo[10]~37\ = CARRY((!\DEAUDIO|VGA_CLKo[9]~35\) # (!\DEAUDIO|VGA_CLKo\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|VGA_CLKo\(10),
	datad => VCC,
	cin => \DEAUDIO|VGA_CLKo[9]~35\,
	combout => \DEAUDIO|VGA_CLKo[10]~36_combout\,
	cout => \DEAUDIO|VGA_CLKo[10]~37\);

-- Location: FF_X95_Y38_N1
\DEAUDIO|VGA_CLKo[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \DEAUDIO|VGA_CLKo[10]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|VGA_CLKo\(10));

-- Location: LCCOMB_X95_Y38_N2
\DEAUDIO|VGA_CLKo[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|VGA_CLKo[11]~38_combout\ = (\DEAUDIO|VGA_CLKo\(11) & (\DEAUDIO|VGA_CLKo[10]~37\ $ (GND))) # (!\DEAUDIO|VGA_CLKo\(11) & (!\DEAUDIO|VGA_CLKo[10]~37\ & VCC))
-- \DEAUDIO|VGA_CLKo[11]~39\ = CARRY((\DEAUDIO|VGA_CLKo\(11) & !\DEAUDIO|VGA_CLKo[10]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|VGA_CLKo\(11),
	datad => VCC,
	cin => \DEAUDIO|VGA_CLKo[10]~37\,
	combout => \DEAUDIO|VGA_CLKo[11]~38_combout\,
	cout => \DEAUDIO|VGA_CLKo[11]~39\);

-- Location: FF_X95_Y38_N3
\DEAUDIO|VGA_CLKo[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \DEAUDIO|VGA_CLKo[11]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|VGA_CLKo\(11));

-- Location: LCCOMB_X95_Y38_N4
\DEAUDIO|VGA_CLKo[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|VGA_CLKo[12]~40_combout\ = (\DEAUDIO|VGA_CLKo\(12) & (!\DEAUDIO|VGA_CLKo[11]~39\)) # (!\DEAUDIO|VGA_CLKo\(12) & ((\DEAUDIO|VGA_CLKo[11]~39\) # (GND)))
-- \DEAUDIO|VGA_CLKo[12]~41\ = CARRY((!\DEAUDIO|VGA_CLKo[11]~39\) # (!\DEAUDIO|VGA_CLKo\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|VGA_CLKo\(12),
	datad => VCC,
	cin => \DEAUDIO|VGA_CLKo[11]~39\,
	combout => \DEAUDIO|VGA_CLKo[12]~40_combout\,
	cout => \DEAUDIO|VGA_CLKo[12]~41\);

-- Location: FF_X95_Y38_N5
\DEAUDIO|VGA_CLKo[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \DEAUDIO|VGA_CLKo[12]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|VGA_CLKo\(12));

-- Location: LCCOMB_X95_Y38_N6
\DEAUDIO|VGA_CLKo[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|VGA_CLKo[13]~42_combout\ = (\DEAUDIO|VGA_CLKo\(13) & (\DEAUDIO|VGA_CLKo[12]~41\ $ (GND))) # (!\DEAUDIO|VGA_CLKo\(13) & (!\DEAUDIO|VGA_CLKo[12]~41\ & VCC))
-- \DEAUDIO|VGA_CLKo[13]~43\ = CARRY((\DEAUDIO|VGA_CLKo\(13) & !\DEAUDIO|VGA_CLKo[12]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|VGA_CLKo\(13),
	datad => VCC,
	cin => \DEAUDIO|VGA_CLKo[12]~41\,
	combout => \DEAUDIO|VGA_CLKo[13]~42_combout\,
	cout => \DEAUDIO|VGA_CLKo[13]~43\);

-- Location: FF_X95_Y38_N7
\DEAUDIO|VGA_CLKo[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \DEAUDIO|VGA_CLKo[13]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|VGA_CLKo\(13));

-- Location: LCCOMB_X95_Y38_N8
\DEAUDIO|VGA_CLKo[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|VGA_CLKo[14]~44_combout\ = (\DEAUDIO|VGA_CLKo\(14) & (!\DEAUDIO|VGA_CLKo[13]~43\)) # (!\DEAUDIO|VGA_CLKo\(14) & ((\DEAUDIO|VGA_CLKo[13]~43\) # (GND)))
-- \DEAUDIO|VGA_CLKo[14]~45\ = CARRY((!\DEAUDIO|VGA_CLKo[13]~43\) # (!\DEAUDIO|VGA_CLKo\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|VGA_CLKo\(14),
	datad => VCC,
	cin => \DEAUDIO|VGA_CLKo[13]~43\,
	combout => \DEAUDIO|VGA_CLKo[14]~44_combout\,
	cout => \DEAUDIO|VGA_CLKo[14]~45\);

-- Location: FF_X95_Y38_N9
\DEAUDIO|VGA_CLKo[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \DEAUDIO|VGA_CLKo[14]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|VGA_CLKo\(14));

-- Location: LCCOMB_X95_Y38_N10
\DEAUDIO|VGA_CLKo[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|VGA_CLKo[15]~46_combout\ = (\DEAUDIO|VGA_CLKo\(15) & (\DEAUDIO|VGA_CLKo[14]~45\ $ (GND))) # (!\DEAUDIO|VGA_CLKo\(15) & (!\DEAUDIO|VGA_CLKo[14]~45\ & VCC))
-- \DEAUDIO|VGA_CLKo[15]~47\ = CARRY((\DEAUDIO|VGA_CLKo\(15) & !\DEAUDIO|VGA_CLKo[14]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|VGA_CLKo\(15),
	datad => VCC,
	cin => \DEAUDIO|VGA_CLKo[14]~45\,
	combout => \DEAUDIO|VGA_CLKo[15]~46_combout\,
	cout => \DEAUDIO|VGA_CLKo[15]~47\);

-- Location: FF_X95_Y38_N11
\DEAUDIO|VGA_CLKo[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \DEAUDIO|VGA_CLKo[15]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|VGA_CLKo\(15));

-- Location: LCCOMB_X95_Y38_N12
\DEAUDIO|VGA_CLKo[16]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|VGA_CLKo[16]~48_combout\ = (\DEAUDIO|VGA_CLKo\(16) & (!\DEAUDIO|VGA_CLKo[15]~47\)) # (!\DEAUDIO|VGA_CLKo\(16) & ((\DEAUDIO|VGA_CLKo[15]~47\) # (GND)))
-- \DEAUDIO|VGA_CLKo[16]~49\ = CARRY((!\DEAUDIO|VGA_CLKo[15]~47\) # (!\DEAUDIO|VGA_CLKo\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|VGA_CLKo\(16),
	datad => VCC,
	cin => \DEAUDIO|VGA_CLKo[15]~47\,
	combout => \DEAUDIO|VGA_CLKo[16]~48_combout\,
	cout => \DEAUDIO|VGA_CLKo[16]~49\);

-- Location: FF_X95_Y38_N13
\DEAUDIO|VGA_CLKo[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \DEAUDIO|VGA_CLKo[16]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|VGA_CLKo\(16));

-- Location: LCCOMB_X95_Y38_N14
\DEAUDIO|VGA_CLKo[17]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|VGA_CLKo[17]~50_combout\ = (\DEAUDIO|VGA_CLKo\(17) & (\DEAUDIO|VGA_CLKo[16]~49\ $ (GND))) # (!\DEAUDIO|VGA_CLKo\(17) & (!\DEAUDIO|VGA_CLKo[16]~49\ & VCC))
-- \DEAUDIO|VGA_CLKo[17]~51\ = CARRY((\DEAUDIO|VGA_CLKo\(17) & !\DEAUDIO|VGA_CLKo[16]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|VGA_CLKo\(17),
	datad => VCC,
	cin => \DEAUDIO|VGA_CLKo[16]~49\,
	combout => \DEAUDIO|VGA_CLKo[17]~50_combout\,
	cout => \DEAUDIO|VGA_CLKo[17]~51\);

-- Location: FF_X95_Y38_N15
\DEAUDIO|VGA_CLKo[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \DEAUDIO|VGA_CLKo[17]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|VGA_CLKo\(17));

-- Location: LCCOMB_X95_Y38_N16
\DEAUDIO|VGA_CLKo[18]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|VGA_CLKo[18]~52_combout\ = \DEAUDIO|VGA_CLKo\(18) $ (\DEAUDIO|VGA_CLKo[17]~51\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|VGA_CLKo\(18),
	cin => \DEAUDIO|VGA_CLKo[17]~51\,
	combout => \DEAUDIO|VGA_CLKo[18]~52_combout\);

-- Location: LCCOMB_X95_Y42_N10
\DEAUDIO|VGA_CLKo[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|VGA_CLKo[18]~feeder_combout\ = \DEAUDIO|VGA_CLKo[18]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|VGA_CLKo[18]~52_combout\,
	combout => \DEAUDIO|VGA_CLKo[18]~feeder_combout\);

-- Location: FF_X95_Y42_N11
\DEAUDIO|VGA_CLKo[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \DEAUDIO|VGA_CLKo[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|VGA_CLKo\(18));

-- Location: CLKCTRL_G8
\DEAUDIO|VGA_CLKo[18]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \DEAUDIO|VGA_CLKo[18]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \DEAUDIO|VGA_CLKo[18]~clkctrl_outclk\);

-- Location: LCCOMB_X73_Y44_N0
\DEAUDIO|dd2|step[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|step[1]~15_combout\ = (\DEAUDIO|dd2|step\(0) & (\DEAUDIO|dd2|step\(1) $ (VCC))) # (!\DEAUDIO|dd2|step\(0) & (\DEAUDIO|dd2|step\(1) & VCC))
-- \DEAUDIO|dd2|step[1]~16\ = CARRY((\DEAUDIO|dd2|step\(0) & \DEAUDIO|dd2|step\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|step\(0),
	datab => \DEAUDIO|dd2|step\(1),
	datad => VCC,
	combout => \DEAUDIO|dd2|step[1]~15_combout\,
	cout => \DEAUDIO|dd2|step[1]~16\);

-- Location: LCCOMB_X67_Y44_N10
\DEAUDIO|dd2|tmp[0]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|tmp[0]~45_combout\ = \DEAUDIO|dd2|tmp\(0) $ (\DEAUDIO|dd2|LessThan1~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DEAUDIO|dd2|tmp\(0),
	datad => \DEAUDIO|dd2|LessThan1~7_combout\,
	combout => \DEAUDIO|dd2|tmp[0]~45_combout\);

-- Location: LCCOMB_X73_Y44_N4
\DEAUDIO|dd2|step[3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|step[3]~19_combout\ = (\DEAUDIO|dd2|step\(3) & (\DEAUDIO|dd2|step[2]~18\ $ (GND))) # (!\DEAUDIO|dd2|step\(3) & (!\DEAUDIO|dd2|step[2]~18\ & VCC))
-- \DEAUDIO|dd2|step[3]~20\ = CARRY((\DEAUDIO|dd2|step\(3) & !\DEAUDIO|dd2|step[2]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|dd2|step\(3),
	datad => VCC,
	cin => \DEAUDIO|dd2|step[2]~18\,
	combout => \DEAUDIO|dd2|step[3]~19_combout\,
	cout => \DEAUDIO|dd2|step[3]~20\);

-- Location: LCCOMB_X73_Y44_N6
\DEAUDIO|dd2|step[4]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|step[4]~22_combout\ = (\DEAUDIO|dd2|step\(4) & (!\DEAUDIO|dd2|step[3]~20\)) # (!\DEAUDIO|dd2|step\(4) & ((\DEAUDIO|dd2|step[3]~20\) # (GND)))
-- \DEAUDIO|dd2|step[4]~23\ = CARRY((!\DEAUDIO|dd2|step[3]~20\) # (!\DEAUDIO|dd2|step\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|step\(4),
	datad => VCC,
	cin => \DEAUDIO|dd2|step[3]~20\,
	combout => \DEAUDIO|dd2|step[4]~22_combout\,
	cout => \DEAUDIO|dd2|step[4]~23\);

-- Location: FF_X73_Y44_N7
\DEAUDIO|dd2|step[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|VGA_CLKo\(18),
	d => \DEAUDIO|dd2|step[4]~22_combout\,
	clrn => \ALT_INV_flag~q\,
	ena => \DEAUDIO|dd2|step[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|dd2|step\(4));

-- Location: LCCOMB_X73_Y44_N8
\DEAUDIO|dd2|step[5]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|step[5]~24_combout\ = (\DEAUDIO|dd2|step\(5) & (\DEAUDIO|dd2|step[4]~23\ $ (GND))) # (!\DEAUDIO|dd2|step\(5) & (!\DEAUDIO|dd2|step[4]~23\ & VCC))
-- \DEAUDIO|dd2|step[5]~25\ = CARRY((\DEAUDIO|dd2|step\(5) & !\DEAUDIO|dd2|step[4]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|dd2|step\(5),
	datad => VCC,
	cin => \DEAUDIO|dd2|step[4]~23\,
	combout => \DEAUDIO|dd2|step[5]~24_combout\,
	cout => \DEAUDIO|dd2|step[5]~25\);

-- Location: FF_X73_Y44_N9
\DEAUDIO|dd2|step[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|VGA_CLKo\(18),
	d => \DEAUDIO|dd2|step[5]~24_combout\,
	clrn => \ALT_INV_flag~q\,
	ena => \DEAUDIO|dd2|step[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|dd2|step\(5));

-- Location: LCCOMB_X73_Y44_N10
\DEAUDIO|dd2|step[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|step[6]~26_combout\ = (\DEAUDIO|dd2|step\(6) & (!\DEAUDIO|dd2|step[5]~25\)) # (!\DEAUDIO|dd2|step\(6) & ((\DEAUDIO|dd2|step[5]~25\) # (GND)))
-- \DEAUDIO|dd2|step[6]~27\ = CARRY((!\DEAUDIO|dd2|step[5]~25\) # (!\DEAUDIO|dd2|step\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|step\(6),
	datad => VCC,
	cin => \DEAUDIO|dd2|step[5]~25\,
	combout => \DEAUDIO|dd2|step[6]~26_combout\,
	cout => \DEAUDIO|dd2|step[6]~27\);

-- Location: FF_X73_Y44_N11
\DEAUDIO|dd2|step[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|VGA_CLKo\(18),
	d => \DEAUDIO|dd2|step[6]~26_combout\,
	clrn => \ALT_INV_flag~q\,
	ena => \DEAUDIO|dd2|step[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|dd2|step\(6));

-- Location: LCCOMB_X73_Y44_N12
\DEAUDIO|dd2|step[7]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|step[7]~28_combout\ = (\DEAUDIO|dd2|step\(7) & (\DEAUDIO|dd2|step[6]~27\ $ (GND))) # (!\DEAUDIO|dd2|step\(7) & (!\DEAUDIO|dd2|step[6]~27\ & VCC))
-- \DEAUDIO|dd2|step[7]~29\ = CARRY((\DEAUDIO|dd2|step\(7) & !\DEAUDIO|dd2|step[6]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|step\(7),
	datad => VCC,
	cin => \DEAUDIO|dd2|step[6]~27\,
	combout => \DEAUDIO|dd2|step[7]~28_combout\,
	cout => \DEAUDIO|dd2|step[7]~29\);

-- Location: FF_X73_Y44_N13
\DEAUDIO|dd2|step[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|VGA_CLKo\(18),
	d => \DEAUDIO|dd2|step[7]~28_combout\,
	clrn => \ALT_INV_flag~q\,
	ena => \DEAUDIO|dd2|step[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|dd2|step\(7));

-- Location: LCCOMB_X73_Y44_N14
\DEAUDIO|dd2|step[8]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|step[8]~30_combout\ = (\DEAUDIO|dd2|step\(8) & (!\DEAUDIO|dd2|step[7]~29\)) # (!\DEAUDIO|dd2|step\(8) & ((\DEAUDIO|dd2|step[7]~29\) # (GND)))
-- \DEAUDIO|dd2|step[8]~31\ = CARRY((!\DEAUDIO|dd2|step[7]~29\) # (!\DEAUDIO|dd2|step\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|dd2|step\(8),
	datad => VCC,
	cin => \DEAUDIO|dd2|step[7]~29\,
	combout => \DEAUDIO|dd2|step[8]~30_combout\,
	cout => \DEAUDIO|dd2|step[8]~31\);

-- Location: FF_X73_Y44_N15
\DEAUDIO|dd2|step[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|VGA_CLKo\(18),
	d => \DEAUDIO|dd2|step[8]~30_combout\,
	clrn => \ALT_INV_flag~q\,
	ena => \DEAUDIO|dd2|step[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|dd2|step\(8));

-- Location: LCCOMB_X73_Y44_N16
\DEAUDIO|dd2|step[9]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|step[9]~32_combout\ = (\DEAUDIO|dd2|step\(9) & (\DEAUDIO|dd2|step[8]~31\ $ (GND))) # (!\DEAUDIO|dd2|step\(9) & (!\DEAUDIO|dd2|step[8]~31\ & VCC))
-- \DEAUDIO|dd2|step[9]~33\ = CARRY((\DEAUDIO|dd2|step\(9) & !\DEAUDIO|dd2|step[8]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|dd2|step\(9),
	datad => VCC,
	cin => \DEAUDIO|dd2|step[8]~31\,
	combout => \DEAUDIO|dd2|step[9]~32_combout\,
	cout => \DEAUDIO|dd2|step[9]~33\);

-- Location: FF_X73_Y44_N17
\DEAUDIO|dd2|step[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|VGA_CLKo\(18),
	d => \DEAUDIO|dd2|step[9]~32_combout\,
	clrn => \ALT_INV_flag~q\,
	ena => \DEAUDIO|dd2|step[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|dd2|step\(9));

-- Location: LCCOMB_X73_Y44_N18
\DEAUDIO|dd2|step[10]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|step[10]~34_combout\ = (\DEAUDIO|dd2|step\(10) & (!\DEAUDIO|dd2|step[9]~33\)) # (!\DEAUDIO|dd2|step\(10) & ((\DEAUDIO|dd2|step[9]~33\) # (GND)))
-- \DEAUDIO|dd2|step[10]~35\ = CARRY((!\DEAUDIO|dd2|step[9]~33\) # (!\DEAUDIO|dd2|step\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|dd2|step\(10),
	datad => VCC,
	cin => \DEAUDIO|dd2|step[9]~33\,
	combout => \DEAUDIO|dd2|step[10]~34_combout\,
	cout => \DEAUDIO|dd2|step[10]~35\);

-- Location: FF_X73_Y44_N19
\DEAUDIO|dd2|step[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|VGA_CLKo\(18),
	d => \DEAUDIO|dd2|step[10]~34_combout\,
	clrn => \ALT_INV_flag~q\,
	ena => \DEAUDIO|dd2|step[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|dd2|step\(10));

-- Location: LCCOMB_X73_Y44_N20
\DEAUDIO|dd2|step[11]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|step[11]~36_combout\ = (\DEAUDIO|dd2|step\(11) & (\DEAUDIO|dd2|step[10]~35\ $ (GND))) # (!\DEAUDIO|dd2|step\(11) & (!\DEAUDIO|dd2|step[10]~35\ & VCC))
-- \DEAUDIO|dd2|step[11]~37\ = CARRY((\DEAUDIO|dd2|step\(11) & !\DEAUDIO|dd2|step[10]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|dd2|step\(11),
	datad => VCC,
	cin => \DEAUDIO|dd2|step[10]~35\,
	combout => \DEAUDIO|dd2|step[11]~36_combout\,
	cout => \DEAUDIO|dd2|step[11]~37\);

-- Location: FF_X73_Y44_N21
\DEAUDIO|dd2|step[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|VGA_CLKo\(18),
	d => \DEAUDIO|dd2|step[11]~36_combout\,
	clrn => \ALT_INV_flag~q\,
	ena => \DEAUDIO|dd2|step[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|dd2|step\(11));

-- Location: LCCOMB_X73_Y44_N22
\DEAUDIO|dd2|step[12]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|step[12]~38_combout\ = (\DEAUDIO|dd2|step\(12) & (!\DEAUDIO|dd2|step[11]~37\)) # (!\DEAUDIO|dd2|step\(12) & ((\DEAUDIO|dd2|step[11]~37\) # (GND)))
-- \DEAUDIO|dd2|step[12]~39\ = CARRY((!\DEAUDIO|dd2|step[11]~37\) # (!\DEAUDIO|dd2|step\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|step\(12),
	datad => VCC,
	cin => \DEAUDIO|dd2|step[11]~37\,
	combout => \DEAUDIO|dd2|step[12]~38_combout\,
	cout => \DEAUDIO|dd2|step[12]~39\);

-- Location: FF_X73_Y44_N23
\DEAUDIO|dd2|step[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|VGA_CLKo\(18),
	d => \DEAUDIO|dd2|step[12]~38_combout\,
	clrn => \ALT_INV_flag~q\,
	ena => \DEAUDIO|dd2|step[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|dd2|step\(12));

-- Location: LCCOMB_X73_Y44_N24
\DEAUDIO|dd2|step[13]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|step[13]~40_combout\ = (\DEAUDIO|dd2|step\(13) & (\DEAUDIO|dd2|step[12]~39\ $ (GND))) # (!\DEAUDIO|dd2|step\(13) & (!\DEAUDIO|dd2|step[12]~39\ & VCC))
-- \DEAUDIO|dd2|step[13]~41\ = CARRY((\DEAUDIO|dd2|step\(13) & !\DEAUDIO|dd2|step[12]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|dd2|step\(13),
	datad => VCC,
	cin => \DEAUDIO|dd2|step[12]~39\,
	combout => \DEAUDIO|dd2|step[13]~40_combout\,
	cout => \DEAUDIO|dd2|step[13]~41\);

-- Location: FF_X73_Y44_N25
\DEAUDIO|dd2|step[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|VGA_CLKo\(18),
	d => \DEAUDIO|dd2|step[13]~40_combout\,
	clrn => \ALT_INV_flag~q\,
	ena => \DEAUDIO|dd2|step[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|dd2|step\(13));

-- Location: LCCOMB_X73_Y44_N26
\DEAUDIO|dd2|step[14]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|step[14]~42_combout\ = (\DEAUDIO|dd2|step\(14) & (!\DEAUDIO|dd2|step[13]~41\)) # (!\DEAUDIO|dd2|step\(14) & ((\DEAUDIO|dd2|step[13]~41\) # (GND)))
-- \DEAUDIO|dd2|step[14]~43\ = CARRY((!\DEAUDIO|dd2|step[13]~41\) # (!\DEAUDIO|dd2|step\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|step\(14),
	datad => VCC,
	cin => \DEAUDIO|dd2|step[13]~41\,
	combout => \DEAUDIO|dd2|step[14]~42_combout\,
	cout => \DEAUDIO|dd2|step[14]~43\);

-- Location: FF_X73_Y44_N27
\DEAUDIO|dd2|step[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|VGA_CLKo\(18),
	d => \DEAUDIO|dd2|step[14]~42_combout\,
	clrn => \ALT_INV_flag~q\,
	ena => \DEAUDIO|dd2|step[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|dd2|step\(14));

-- Location: LCCOMB_X73_Y44_N28
\DEAUDIO|dd2|step[15]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|step[15]~44_combout\ = \DEAUDIO|dd2|step\(15) $ (!\DEAUDIO|dd2|step[14]~43\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|dd2|step\(15),
	cin => \DEAUDIO|dd2|step[14]~43\,
	combout => \DEAUDIO|dd2|step[15]~44_combout\);

-- Location: FF_X73_Y44_N29
\DEAUDIO|dd2|step[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|VGA_CLKo\(18),
	d => \DEAUDIO|dd2|step[15]~44_combout\,
	clrn => \ALT_INV_flag~q\,
	ena => \DEAUDIO|dd2|step[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|dd2|step\(15));

-- Location: LCCOMB_X74_Y44_N8
\DEAUDIO|dd2|Equal16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Equal16~3_combout\ = (!\DEAUDIO|dd2|step\(12) & (!\DEAUDIO|dd2|step\(11) & (!\DEAUDIO|dd2|step\(10) & !\DEAUDIO|dd2|step\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|step\(12),
	datab => \DEAUDIO|dd2|step\(11),
	datac => \DEAUDIO|dd2|step\(10),
	datad => \DEAUDIO|dd2|step\(13),
	combout => \DEAUDIO|dd2|Equal16~3_combout\);

-- Location: LCCOMB_X74_Y44_N16
\DEAUDIO|dd2|Equal16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Equal16~2_combout\ = (!\DEAUDIO|dd2|step\(6) & (!\DEAUDIO|dd2|step\(8) & (!\DEAUDIO|dd2|step\(9) & !\DEAUDIO|dd2|step\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|step\(6),
	datab => \DEAUDIO|dd2|step\(8),
	datac => \DEAUDIO|dd2|step\(9),
	datad => \DEAUDIO|dd2|step\(7),
	combout => \DEAUDIO|dd2|Equal16~2_combout\);

-- Location: LCCOMB_X74_Y44_N10
\DEAUDIO|dd2|Equal16~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Equal16~9_combout\ = (!\DEAUDIO|dd2|step\(14) & (!\DEAUDIO|dd2|step\(15) & (\DEAUDIO|dd2|Equal16~3_combout\ & \DEAUDIO|dd2|Equal16~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|step\(14),
	datab => \DEAUDIO|dd2|step\(15),
	datac => \DEAUDIO|dd2|Equal16~3_combout\,
	datad => \DEAUDIO|dd2|Equal16~2_combout\,
	combout => \DEAUDIO|dd2|Equal16~9_combout\);

-- Location: LCCOMB_X72_Y44_N12
\DEAUDIO|dd2|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|LessThan0~0_combout\ = (((!\DEAUDIO|dd2|step\(2) & !\DEAUDIO|dd2|step\(1))) # (!\DEAUDIO|dd2|step\(5))) # (!\DEAUDIO|dd2|step\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|step\(4),
	datab => \DEAUDIO|dd2|step\(5),
	datac => \DEAUDIO|dd2|step\(2),
	datad => \DEAUDIO|dd2|step\(1),
	combout => \DEAUDIO|dd2|LessThan0~0_combout\);

-- Location: LCCOMB_X72_Y44_N4
\DEAUDIO|dd2|st[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|st[1]~0_combout\ = (\DEAUDIO|dd2|Equal16~9_combout\ & (!\DEAUDIO|dd2|st\(2) & ((\DEAUDIO|dd2|LessThan0~0_combout\) # (!\DEAUDIO|dd2|step\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|Equal16~9_combout\,
	datab => \DEAUDIO|dd2|step\(3),
	datac => \DEAUDIO|dd2|LessThan0~0_combout\,
	datad => \DEAUDIO|dd2|st\(2),
	combout => \DEAUDIO|dd2|st[1]~0_combout\);

-- Location: LCCOMB_X72_Y44_N22
\DEAUDIO|dd2|st[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|st[1]~3_combout\ = (\DEAUDIO|dd2|st[1]~0_combout\ & ((\DEAUDIO|dd2|st\(1) & ((!\DEAUDIO|dd2|st\(0)) # (!\DEAUDIO|dd2|go_end~q\))) # (!\DEAUDIO|dd2|st\(1) & ((\DEAUDIO|dd2|st\(0)))))) # (!\DEAUDIO|dd2|st[1]~0_combout\ & 
-- (((\DEAUDIO|dd2|st\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|go_end~q\,
	datab => \DEAUDIO|dd2|st[1]~0_combout\,
	datac => \DEAUDIO|dd2|st\(1),
	datad => \DEAUDIO|dd2|st\(0),
	combout => \DEAUDIO|dd2|st[1]~3_combout\);

-- Location: FF_X72_Y44_N23
\DEAUDIO|dd2|st[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|VGA_CLKo[18]~clkctrl_outclk\,
	d => \DEAUDIO|dd2|st[1]~3_combout\,
	clrn => \ALT_INV_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|dd2|st\(1));

-- Location: LCCOMB_X66_Y44_N30
\DEAUDIO|dd2|tr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|tr~0_combout\ = (\DEAUDIO|dd2|st\(1) & ((\DEAUDIO|dd2|tr~q\) # ((!\DEAUDIO|dd2|st\(0) & \DEAUDIO|dd2|st[1]~0_combout\)))) # (!\DEAUDIO|dd2|st\(1) & (\DEAUDIO|dd2|tr~q\ & ((!\DEAUDIO|dd2|st[1]~0_combout\) # (!\DEAUDIO|dd2|st\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|st\(1),
	datab => \DEAUDIO|dd2|st\(0),
	datac => \DEAUDIO|dd2|tr~q\,
	datad => \DEAUDIO|dd2|st[1]~0_combout\,
	combout => \DEAUDIO|dd2|tr~0_combout\);

-- Location: FF_X66_Y44_N31
\DEAUDIO|dd2|tr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|VGA_CLKo[18]~clkctrl_outclk\,
	d => \DEAUDIO|dd2|tr~0_combout\,
	clrn => \ALT_INV_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|dd2|tr~q\);

-- Location: FF_X67_Y44_N11
\DEAUDIO|dd2|tmp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|VGA_CLKo[18]~clkctrl_outclk\,
	d => \DEAUDIO|dd2|tmp[0]~45_combout\,
	clrn => \DEAUDIO|dd2|tr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|dd2|tmp\(0));

-- Location: LCCOMB_X66_Y44_N0
\DEAUDIO|dd2|tmp[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|tmp[1]~15_combout\ = (\DEAUDIO|dd2|tmp\(0) & (\DEAUDIO|dd2|tmp\(1) $ (VCC))) # (!\DEAUDIO|dd2|tmp\(0) & (\DEAUDIO|dd2|tmp\(1) & VCC))
-- \DEAUDIO|dd2|tmp[1]~16\ = CARRY((\DEAUDIO|dd2|tmp\(0) & \DEAUDIO|dd2|tmp\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|tmp\(0),
	datab => \DEAUDIO|dd2|tmp\(1),
	datad => VCC,
	combout => \DEAUDIO|dd2|tmp[1]~15_combout\,
	cout => \DEAUDIO|dd2|tmp[1]~16\);

-- Location: FF_X66_Y44_N1
\DEAUDIO|dd2|tmp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|VGA_CLKo[18]~clkctrl_outclk\,
	d => \DEAUDIO|dd2|tmp[1]~15_combout\,
	clrn => \DEAUDIO|dd2|tr~q\,
	ena => \DEAUDIO|dd2|LessThan1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|dd2|tmp\(1));

-- Location: LCCOMB_X66_Y44_N2
\DEAUDIO|dd2|tmp[2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|tmp[2]~17_combout\ = (\DEAUDIO|dd2|tmp\(2) & (!\DEAUDIO|dd2|tmp[1]~16\)) # (!\DEAUDIO|dd2|tmp\(2) & ((\DEAUDIO|dd2|tmp[1]~16\) # (GND)))
-- \DEAUDIO|dd2|tmp[2]~18\ = CARRY((!\DEAUDIO|dd2|tmp[1]~16\) # (!\DEAUDIO|dd2|tmp\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|dd2|tmp\(2),
	datad => VCC,
	cin => \DEAUDIO|dd2|tmp[1]~16\,
	combout => \DEAUDIO|dd2|tmp[2]~17_combout\,
	cout => \DEAUDIO|dd2|tmp[2]~18\);

-- Location: FF_X66_Y44_N3
\DEAUDIO|dd2|tmp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|VGA_CLKo[18]~clkctrl_outclk\,
	d => \DEAUDIO|dd2|tmp[2]~17_combout\,
	clrn => \DEAUDIO|dd2|tr~q\,
	ena => \DEAUDIO|dd2|LessThan1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|dd2|tmp\(2));

-- Location: LCCOMB_X66_Y44_N4
\DEAUDIO|dd2|tmp[3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|tmp[3]~19_combout\ = (\DEAUDIO|dd2|tmp\(3) & (\DEAUDIO|dd2|tmp[2]~18\ $ (GND))) # (!\DEAUDIO|dd2|tmp\(3) & (!\DEAUDIO|dd2|tmp[2]~18\ & VCC))
-- \DEAUDIO|dd2|tmp[3]~20\ = CARRY((\DEAUDIO|dd2|tmp\(3) & !\DEAUDIO|dd2|tmp[2]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|dd2|tmp\(3),
	datad => VCC,
	cin => \DEAUDIO|dd2|tmp[2]~18\,
	combout => \DEAUDIO|dd2|tmp[3]~19_combout\,
	cout => \DEAUDIO|dd2|tmp[3]~20\);

-- Location: FF_X66_Y44_N5
\DEAUDIO|dd2|tmp[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|VGA_CLKo[18]~clkctrl_outclk\,
	d => \DEAUDIO|dd2|tmp[3]~19_combout\,
	clrn => \DEAUDIO|dd2|tr~q\,
	ena => \DEAUDIO|dd2|LessThan1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|dd2|tmp\(3));

-- Location: LCCOMB_X66_Y44_N6
\DEAUDIO|dd2|tmp[4]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|tmp[4]~21_combout\ = (\DEAUDIO|dd2|tmp\(4) & (!\DEAUDIO|dd2|tmp[3]~20\)) # (!\DEAUDIO|dd2|tmp\(4) & ((\DEAUDIO|dd2|tmp[3]~20\) # (GND)))
-- \DEAUDIO|dd2|tmp[4]~22\ = CARRY((!\DEAUDIO|dd2|tmp[3]~20\) # (!\DEAUDIO|dd2|tmp\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|tmp\(4),
	datad => VCC,
	cin => \DEAUDIO|dd2|tmp[3]~20\,
	combout => \DEAUDIO|dd2|tmp[4]~21_combout\,
	cout => \DEAUDIO|dd2|tmp[4]~22\);

-- Location: FF_X66_Y44_N7
\DEAUDIO|dd2|tmp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|VGA_CLKo[18]~clkctrl_outclk\,
	d => \DEAUDIO|dd2|tmp[4]~21_combout\,
	clrn => \DEAUDIO|dd2|tr~q\,
	ena => \DEAUDIO|dd2|LessThan1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|dd2|tmp\(4));

-- Location: LCCOMB_X66_Y44_N8
\DEAUDIO|dd2|tmp[5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|tmp[5]~23_combout\ = (\DEAUDIO|dd2|tmp\(5) & (\DEAUDIO|dd2|tmp[4]~22\ $ (GND))) # (!\DEAUDIO|dd2|tmp\(5) & (!\DEAUDIO|dd2|tmp[4]~22\ & VCC))
-- \DEAUDIO|dd2|tmp[5]~24\ = CARRY((\DEAUDIO|dd2|tmp\(5) & !\DEAUDIO|dd2|tmp[4]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|dd2|tmp\(5),
	datad => VCC,
	cin => \DEAUDIO|dd2|tmp[4]~22\,
	combout => \DEAUDIO|dd2|tmp[5]~23_combout\,
	cout => \DEAUDIO|dd2|tmp[5]~24\);

-- Location: FF_X66_Y44_N9
\DEAUDIO|dd2|tmp[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|VGA_CLKo[18]~clkctrl_outclk\,
	d => \DEAUDIO|dd2|tmp[5]~23_combout\,
	clrn => \DEAUDIO|dd2|tr~q\,
	ena => \DEAUDIO|dd2|LessThan1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|dd2|tmp\(5));

-- Location: LCCOMB_X66_Y44_N10
\DEAUDIO|dd2|tmp[6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|tmp[6]~25_combout\ = (\DEAUDIO|dd2|tmp\(6) & (!\DEAUDIO|dd2|tmp[5]~24\)) # (!\DEAUDIO|dd2|tmp\(6) & ((\DEAUDIO|dd2|tmp[5]~24\) # (GND)))
-- \DEAUDIO|dd2|tmp[6]~26\ = CARRY((!\DEAUDIO|dd2|tmp[5]~24\) # (!\DEAUDIO|dd2|tmp\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|tmp\(6),
	datad => VCC,
	cin => \DEAUDIO|dd2|tmp[5]~24\,
	combout => \DEAUDIO|dd2|tmp[6]~25_combout\,
	cout => \DEAUDIO|dd2|tmp[6]~26\);

-- Location: FF_X66_Y44_N11
\DEAUDIO|dd2|tmp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|VGA_CLKo[18]~clkctrl_outclk\,
	d => \DEAUDIO|dd2|tmp[6]~25_combout\,
	clrn => \DEAUDIO|dd2|tr~q\,
	ena => \DEAUDIO|dd2|LessThan1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|dd2|tmp\(6));

-- Location: LCCOMB_X66_Y44_N12
\DEAUDIO|dd2|tmp[7]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|tmp[7]~27_combout\ = (\DEAUDIO|dd2|tmp\(7) & (\DEAUDIO|dd2|tmp[6]~26\ $ (GND))) # (!\DEAUDIO|dd2|tmp\(7) & (!\DEAUDIO|dd2|tmp[6]~26\ & VCC))
-- \DEAUDIO|dd2|tmp[7]~28\ = CARRY((\DEAUDIO|dd2|tmp\(7) & !\DEAUDIO|dd2|tmp[6]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|tmp\(7),
	datad => VCC,
	cin => \DEAUDIO|dd2|tmp[6]~26\,
	combout => \DEAUDIO|dd2|tmp[7]~27_combout\,
	cout => \DEAUDIO|dd2|tmp[7]~28\);

-- Location: FF_X66_Y44_N13
\DEAUDIO|dd2|tmp[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|VGA_CLKo[18]~clkctrl_outclk\,
	d => \DEAUDIO|dd2|tmp[7]~27_combout\,
	clrn => \DEAUDIO|dd2|tr~q\,
	ena => \DEAUDIO|dd2|LessThan1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|dd2|tmp\(7));

-- Location: LCCOMB_X66_Y44_N14
\DEAUDIO|dd2|tmp[8]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|tmp[8]~29_combout\ = (\DEAUDIO|dd2|tmp\(8) & (!\DEAUDIO|dd2|tmp[7]~28\)) # (!\DEAUDIO|dd2|tmp\(8) & ((\DEAUDIO|dd2|tmp[7]~28\) # (GND)))
-- \DEAUDIO|dd2|tmp[8]~30\ = CARRY((!\DEAUDIO|dd2|tmp[7]~28\) # (!\DEAUDIO|dd2|tmp\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|dd2|tmp\(8),
	datad => VCC,
	cin => \DEAUDIO|dd2|tmp[7]~28\,
	combout => \DEAUDIO|dd2|tmp[8]~29_combout\,
	cout => \DEAUDIO|dd2|tmp[8]~30\);

-- Location: FF_X66_Y44_N15
\DEAUDIO|dd2|tmp[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|VGA_CLKo[18]~clkctrl_outclk\,
	d => \DEAUDIO|dd2|tmp[8]~29_combout\,
	clrn => \DEAUDIO|dd2|tr~q\,
	ena => \DEAUDIO|dd2|LessThan1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|dd2|tmp\(8));

-- Location: LCCOMB_X74_Y44_N28
\DEAUDIO|dd2|Equal24~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Equal24~2_combout\ = (!\DEAUDIO|dd2|step\(4) & (\DEAUDIO|dd2|step\(3) & (\DEAUDIO|dd2|step\(0) & \DEAUDIO|dd2|Equal16~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|step\(4),
	datab => \DEAUDIO|dd2|step\(3),
	datac => \DEAUDIO|dd2|step\(0),
	datad => \DEAUDIO|dd2|Equal16~9_combout\,
	combout => \DEAUDIO|dd2|Equal24~2_combout\);

-- Location: LCCOMB_X69_Y44_N14
\DEAUDIO|dd2|Equal50~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Equal50~0_combout\ = (!\DEAUDIO|dd2|step\(2) & (\DEAUDIO|dd2|step\(1) & \DEAUDIO|dd2|step\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|step\(2),
	datac => \DEAUDIO|dd2|step\(1),
	datad => \DEAUDIO|dd2|step\(5),
	combout => \DEAUDIO|dd2|Equal50~0_combout\);

-- Location: LCCOMB_X69_Y44_N16
\DEAUDIO|dd2|Equal54~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Equal54~0_combout\ = (\DEAUDIO|dd2|step\(2) & (\DEAUDIO|dd2|step\(1) & \DEAUDIO|dd2|step\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|step\(2),
	datac => \DEAUDIO|dd2|step\(1),
	datad => \DEAUDIO|dd2|step\(5),
	combout => \DEAUDIO|dd2|Equal54~0_combout\);

-- Location: LCCOMB_X74_Y44_N22
\DEAUDIO|dd2|WideOr6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideOr6~6_combout\ = (!\DEAUDIO|dd2|Equal18~1_combout\ & (((!\DEAUDIO|dd2|Equal50~0_combout\ & !\DEAUDIO|dd2|Equal54~0_combout\)) # (!\DEAUDIO|dd2|Equal24~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|Equal18~1_combout\,
	datab => \DEAUDIO|dd2|Equal24~2_combout\,
	datac => \DEAUDIO|dd2|Equal50~0_combout\,
	datad => \DEAUDIO|dd2|Equal54~0_combout\,
	combout => \DEAUDIO|dd2|WideOr6~6_combout\);

-- Location: LCCOMB_X74_Y44_N18
\DEAUDIO|dd2|Equal16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Equal16~4_combout\ = (!\DEAUDIO|dd2|step\(14) & !\DEAUDIO|dd2|step\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DEAUDIO|dd2|step\(14),
	datad => \DEAUDIO|dd2|step\(15),
	combout => \DEAUDIO|dd2|Equal16~4_combout\);

-- Location: LCCOMB_X74_Y44_N0
\DEAUDIO|dd2|Equal16~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Equal16~7_combout\ = (\DEAUDIO|dd2|Equal16~2_combout\ & (!\DEAUDIO|dd2|step\(3) & (\DEAUDIO|dd2|Equal16~3_combout\ & \DEAUDIO|dd2|Equal16~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|Equal16~2_combout\,
	datab => \DEAUDIO|dd2|step\(3),
	datac => \DEAUDIO|dd2|Equal16~3_combout\,
	datad => \DEAUDIO|dd2|Equal16~4_combout\,
	combout => \DEAUDIO|dd2|Equal16~7_combout\);

-- Location: LCCOMB_X74_Y44_N26
\DEAUDIO|dd2|Equal21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Equal21~0_combout\ = (!\DEAUDIO|dd2|step\(0) & (!\DEAUDIO|dd2|step\(4) & (\DEAUDIO|dd2|step\(1) & \DEAUDIO|dd2|Equal16~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|step\(0),
	datab => \DEAUDIO|dd2|step\(4),
	datac => \DEAUDIO|dd2|step\(1),
	datad => \DEAUDIO|dd2|Equal16~7_combout\,
	combout => \DEAUDIO|dd2|Equal21~0_combout\);

-- Location: LCCOMB_X76_Y44_N4
\DEAUDIO|dd2|Equal20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Equal20~0_combout\ = (!\DEAUDIO|dd2|step\(1) & (!\DEAUDIO|dd2|step\(5) & \DEAUDIO|dd2|step\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|step\(1),
	datac => \DEAUDIO|dd2|step\(5),
	datad => \DEAUDIO|dd2|step\(2),
	combout => \DEAUDIO|dd2|Equal20~0_combout\);

-- Location: LCCOMB_X75_Y44_N26
\DEAUDIO|dd2|Equal19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Equal19~0_combout\ = (!\DEAUDIO|dd2|step\(1) & (!\DEAUDIO|dd2|step\(3) & (\DEAUDIO|dd2|step\(2) & !\DEAUDIO|dd2|step\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|step\(1),
	datab => \DEAUDIO|dd2|step\(3),
	datac => \DEAUDIO|dd2|step\(2),
	datad => \DEAUDIO|dd2|step\(0),
	combout => \DEAUDIO|dd2|Equal19~0_combout\);

-- Location: LCCOMB_X75_Y44_N28
\DEAUDIO|dd2|Equal19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Equal19~1_combout\ = (\DEAUDIO|dd2|Equal16~3_combout\ & (\DEAUDIO|dd2|Equal16~2_combout\ & (\DEAUDIO|dd2|Equal19~0_combout\ & \DEAUDIO|dd2|Equal16~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|Equal16~3_combout\,
	datab => \DEAUDIO|dd2|Equal16~2_combout\,
	datac => \DEAUDIO|dd2|Equal19~0_combout\,
	datad => \DEAUDIO|dd2|Equal16~4_combout\,
	combout => \DEAUDIO|dd2|Equal19~1_combout\);

-- Location: LCCOMB_X75_Y44_N8
\DEAUDIO|dd2|Equal32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Equal32~0_combout\ = (!\DEAUDIO|dd2|step\(3) & (\DEAUDIO|dd2|step\(4) & \DEAUDIO|dd2|step\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|dd2|step\(3),
	datac => \DEAUDIO|dd2|step\(4),
	datad => \DEAUDIO|dd2|step\(0),
	combout => \DEAUDIO|dd2|Equal32~0_combout\);

-- Location: LCCOMB_X75_Y44_N12
\DEAUDIO|dd2|Equal32~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Equal32~1_combout\ = (\DEAUDIO|dd2|Equal16~3_combout\ & (\DEAUDIO|dd2|Equal32~0_combout\ & (\DEAUDIO|dd2|Equal16~2_combout\ & \DEAUDIO|dd2|Equal16~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|Equal16~3_combout\,
	datab => \DEAUDIO|dd2|Equal32~0_combout\,
	datac => \DEAUDIO|dd2|Equal16~2_combout\,
	datad => \DEAUDIO|dd2|Equal16~4_combout\,
	combout => \DEAUDIO|dd2|Equal32~1_combout\);

-- Location: LCCOMB_X76_Y44_N18
\DEAUDIO|dd2|WideOr6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideOr6~8_combout\ = (\DEAUDIO|dd2|step\(5) & (!\DEAUDIO|dd2|Equal19~1_combout\ & ((!\DEAUDIO|dd2|Equal32~1_combout\) # (!\DEAUDIO|dd2|Equal20~0_combout\)))) # (!\DEAUDIO|dd2|step\(5) & (((!\DEAUDIO|dd2|Equal32~1_combout\)) # 
-- (!\DEAUDIO|dd2|Equal20~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|step\(5),
	datab => \DEAUDIO|dd2|Equal20~0_combout\,
	datac => \DEAUDIO|dd2|Equal19~1_combout\,
	datad => \DEAUDIO|dd2|Equal32~1_combout\,
	combout => \DEAUDIO|dd2|WideOr6~8_combout\);

-- Location: LCCOMB_X69_Y44_N24
\DEAUDIO|dd2|Equal52~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Equal52~1_combout\ = (\DEAUDIO|dd2|step\(2) & \DEAUDIO|dd2|step\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DEAUDIO|dd2|step\(2),
	datad => \DEAUDIO|dd2|step\(5),
	combout => \DEAUDIO|dd2|Equal52~1_combout\);

-- Location: LCCOMB_X72_Y44_N26
\DEAUDIO|dd2|Equal39~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Equal39~7_combout\ = (\DEAUDIO|dd2|step\(3) & (!\DEAUDIO|dd2|step\(1) & (!\DEAUDIO|dd2|step\(5) & \DEAUDIO|dd2|step\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|step\(3),
	datab => \DEAUDIO|dd2|step\(1),
	datac => \DEAUDIO|dd2|step\(5),
	datad => \DEAUDIO|dd2|step\(4),
	combout => \DEAUDIO|dd2|Equal39~7_combout\);

-- Location: LCCOMB_X75_Y44_N2
\DEAUDIO|dd2|Equal39~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Equal39~5_combout\ = (\DEAUDIO|dd2|Equal16~3_combout\ & (\DEAUDIO|dd2|Equal16~2_combout\ & (\DEAUDIO|dd2|Equal39~7_combout\ & \DEAUDIO|dd2|Equal16~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|Equal16~3_combout\,
	datab => \DEAUDIO|dd2|Equal16~2_combout\,
	datac => \DEAUDIO|dd2|Equal39~7_combout\,
	datad => \DEAUDIO|dd2|Equal16~4_combout\,
	combout => \DEAUDIO|dd2|Equal39~5_combout\);

-- Location: LCCOMB_X70_Y44_N14
\DEAUDIO|dd2|WideOr6~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideOr6~7_combout\ = ((!\DEAUDIO|dd2|Equal39~5_combout\) # (!\DEAUDIO|dd2|step\(2))) # (!\DEAUDIO|dd2|step\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|step\(0),
	datab => \DEAUDIO|dd2|step\(2),
	datad => \DEAUDIO|dd2|Equal39~5_combout\,
	combout => \DEAUDIO|dd2|WideOr6~7_combout\);

-- Location: LCCOMB_X69_Y44_N30
\DEAUDIO|dd2|WideOr6~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideOr6~9_combout\ = (\DEAUDIO|dd2|WideOr6~8_combout\ & (\DEAUDIO|dd2|WideOr6~7_combout\ & ((!\DEAUDIO|dd2|Equal52~1_combout\) # (!\DEAUDIO|dd2|Equal21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|Equal21~0_combout\,
	datab => \DEAUDIO|dd2|WideOr6~8_combout\,
	datac => \DEAUDIO|dd2|Equal52~1_combout\,
	datad => \DEAUDIO|dd2|WideOr6~7_combout\,
	combout => \DEAUDIO|dd2|WideOr6~9_combout\);

-- Location: LCCOMB_X74_Y44_N4
\DEAUDIO|dd2|Equal16~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Equal16~5_combout\ = (!\DEAUDIO|dd2|step\(4) & (!\DEAUDIO|dd2|step\(3) & \DEAUDIO|dd2|step\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|dd2|step\(4),
	datac => \DEAUDIO|dd2|step\(3),
	datad => \DEAUDIO|dd2|step\(0),
	combout => \DEAUDIO|dd2|Equal16~5_combout\);

-- Location: LCCOMB_X74_Y44_N24
\DEAUDIO|dd2|Equal16~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Equal16~6_combout\ = (\DEAUDIO|dd2|Equal16~2_combout\ & (\DEAUDIO|dd2|Equal16~3_combout\ & (\DEAUDIO|dd2|Equal16~5_combout\ & \DEAUDIO|dd2|Equal16~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|Equal16~2_combout\,
	datab => \DEAUDIO|dd2|Equal16~3_combout\,
	datac => \DEAUDIO|dd2|Equal16~5_combout\,
	datad => \DEAUDIO|dd2|Equal16~4_combout\,
	combout => \DEAUDIO|dd2|Equal16~6_combout\);

-- Location: LCCOMB_X74_Y44_N14
\DEAUDIO|dd2|Equal27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Equal27~0_combout\ = (!\DEAUDIO|dd2|step\(0) & (!\DEAUDIO|dd2|step\(4) & (\DEAUDIO|dd2|step\(3) & \DEAUDIO|dd2|Equal16~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|step\(0),
	datab => \DEAUDIO|dd2|step\(4),
	datac => \DEAUDIO|dd2|step\(3),
	datad => \DEAUDIO|dd2|Equal16~9_combout\,
	combout => \DEAUDIO|dd2|Equal27~0_combout\);

-- Location: LCCOMB_X69_Y44_N6
\DEAUDIO|dd2|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideOr6~0_combout\ = ((!\DEAUDIO|dd2|Equal27~0_combout\ & ((!\DEAUDIO|dd2|Equal16~6_combout\) # (!\DEAUDIO|dd2|step\(1))))) # (!\DEAUDIO|dd2|Equal52~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|step\(1),
	datab => \DEAUDIO|dd2|Equal52~1_combout\,
	datac => \DEAUDIO|dd2|Equal16~6_combout\,
	datad => \DEAUDIO|dd2|Equal27~0_combout\,
	combout => \DEAUDIO|dd2|WideOr6~0_combout\);

-- Location: LCCOMB_X69_Y44_N26
\DEAUDIO|dd2|WideOr6~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideOr6~10_combout\ = (\DEAUDIO|dd2|WideOr6~0_combout\ & ((!\DEAUDIO|dd2|Equal16~6_combout\) # (!\DEAUDIO|dd2|Equal50~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|dd2|Equal50~0_combout\,
	datac => \DEAUDIO|dd2|Equal16~6_combout\,
	datad => \DEAUDIO|dd2|WideOr6~0_combout\,
	combout => \DEAUDIO|dd2|WideOr6~10_combout\);

-- Location: LCCOMB_X69_Y44_N28
\DEAUDIO|dd2|WideOr6~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideOr6~11_combout\ = (\DEAUDIO|dd2|WideOr6~6_combout\ & (\DEAUDIO|dd2|WideOr6~9_combout\ & \DEAUDIO|dd2|WideOr6~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|WideOr6~6_combout\,
	datab => \DEAUDIO|dd2|WideOr6~9_combout\,
	datad => \DEAUDIO|dd2|WideOr6~10_combout\,
	combout => \DEAUDIO|dd2|WideOr6~11_combout\);

-- Location: LCCOMB_X70_Y44_N22
\DEAUDIO|dd2|Equal17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Equal17~3_combout\ = (!\DEAUDIO|dd2|step\(2) & !\DEAUDIO|dd2|step\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DEAUDIO|dd2|step\(2),
	datad => \DEAUDIO|dd2|step\(0),
	combout => \DEAUDIO|dd2|Equal17~3_combout\);

-- Location: LCCOMB_X72_Y44_N16
\DEAUDIO|dd2|Equal48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Equal48~0_combout\ = (!\DEAUDIO|dd2|step\(1) & (\DEAUDIO|dd2|step\(5) & !\DEAUDIO|dd2|step\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|step\(1),
	datac => \DEAUDIO|dd2|step\(5),
	datad => \DEAUDIO|dd2|step\(2),
	combout => \DEAUDIO|dd2|Equal48~0_combout\);

-- Location: LCCOMB_X70_Y44_N10
\DEAUDIO|dd2|Equal16~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Equal16~8_combout\ = (!\DEAUDIO|dd2|step\(2) & !\DEAUDIO|dd2|step\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DEAUDIO|dd2|step\(2),
	datad => \DEAUDIO|dd2|step\(5),
	combout => \DEAUDIO|dd2|Equal16~8_combout\);

-- Location: LCCOMB_X73_Y44_N30
\DEAUDIO|dd2|Equal20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Equal20~1_combout\ = (!\DEAUDIO|dd2|step\(5) & \DEAUDIO|dd2|step\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|dd2|step\(5),
	datad => \DEAUDIO|dd2|step\(2),
	combout => \DEAUDIO|dd2|Equal20~1_combout\);

-- Location: LCCOMB_X68_Y44_N28
\DEAUDIO|dd2|WideOr15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideOr15~4_combout\ = (\DEAUDIO|dd2|Equal20~1_combout\ & (!\DEAUDIO|dd2|Equal21~0_combout\ & ((!\DEAUDIO|dd2|Equal32~1_combout\) # (!\DEAUDIO|dd2|Equal54~0_combout\)))) # (!\DEAUDIO|dd2|Equal20~1_combout\ & 
-- (((!\DEAUDIO|dd2|Equal32~1_combout\)) # (!\DEAUDIO|dd2|Equal54~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|Equal20~1_combout\,
	datab => \DEAUDIO|dd2|Equal54~0_combout\,
	datac => \DEAUDIO|dd2|Equal32~1_combout\,
	datad => \DEAUDIO|dd2|Equal21~0_combout\,
	combout => \DEAUDIO|dd2|WideOr15~4_combout\);

-- Location: LCCOMB_X68_Y44_N18
\DEAUDIO|dd2|WideNor0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideNor0~3_combout\ = (\DEAUDIO|dd2|WideOr15~4_combout\ & ((\DEAUDIO|dd2|step\(1)) # ((!\DEAUDIO|dd2|Equal16~8_combout\) # (!\DEAUDIO|dd2|Equal16~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|step\(1),
	datab => \DEAUDIO|dd2|Equal16~6_combout\,
	datac => \DEAUDIO|dd2|Equal16~8_combout\,
	datad => \DEAUDIO|dd2|WideOr15~4_combout\,
	combout => \DEAUDIO|dd2|WideNor0~3_combout\);

-- Location: LCCOMB_X76_Y44_N30
\DEAUDIO|dd2|WideOr8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideOr8~0_combout\ = (\DEAUDIO|dd2|step\(5)) # ((\DEAUDIO|dd2|step\(4)) # (!\DEAUDIO|dd2|Equal19~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|step\(5),
	datac => \DEAUDIO|dd2|step\(4),
	datad => \DEAUDIO|dd2|Equal19~1_combout\,
	combout => \DEAUDIO|dd2|WideOr8~0_combout\);

-- Location: LCCOMB_X77_Y44_N30
\DEAUDIO|dd2|Equal17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Equal17~0_combout\ = (!\DEAUDIO|dd2|step\(2) & (!\DEAUDIO|dd2|step\(0) & !\DEAUDIO|dd2|step\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|dd2|step\(2),
	datac => \DEAUDIO|dd2|step\(0),
	datad => \DEAUDIO|dd2|step\(5),
	combout => \DEAUDIO|dd2|Equal17~0_combout\);

-- Location: LCCOMB_X77_Y44_N8
\DEAUDIO|dd2|WideOr15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideOr15~2_combout\ = ((\DEAUDIO|dd2|step\(4)) # (\DEAUDIO|dd2|step\(1))) # (!\DEAUDIO|dd2|step\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|step\(3),
	datac => \DEAUDIO|dd2|step\(4),
	datad => \DEAUDIO|dd2|step\(1),
	combout => \DEAUDIO|dd2|WideOr15~2_combout\);

-- Location: LCCOMB_X77_Y44_N16
\DEAUDIO|dd2|WideOr15~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideOr15~8_combout\ = (((!\DEAUDIO|dd2|Equal48~0_combout\) # (!\DEAUDIO|dd2|step\(0))) # (!\DEAUDIO|dd2|step\(4))) # (!\DEAUDIO|dd2|step\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|step\(3),
	datab => \DEAUDIO|dd2|step\(4),
	datac => \DEAUDIO|dd2|step\(0),
	datad => \DEAUDIO|dd2|Equal48~0_combout\,
	combout => \DEAUDIO|dd2|WideOr15~8_combout\);

-- Location: LCCOMB_X77_Y44_N18
\DEAUDIO|dd2|WideOr15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideOr15~3_combout\ = ((\DEAUDIO|dd2|WideOr15~8_combout\ & ((\DEAUDIO|dd2|WideOr15~2_combout\) # (!\DEAUDIO|dd2|Equal17~0_combout\)))) # (!\DEAUDIO|dd2|Equal16~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|Equal17~0_combout\,
	datab => \DEAUDIO|dd2|WideOr15~2_combout\,
	datac => \DEAUDIO|dd2|Equal16~9_combout\,
	datad => \DEAUDIO|dd2|WideOr15~8_combout\,
	combout => \DEAUDIO|dd2|WideOr15~3_combout\);

-- Location: LCCOMB_X76_Y44_N0
\DEAUDIO|dd2|Equal52~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Equal52~0_combout\ = (!\DEAUDIO|dd2|step\(1) & (\DEAUDIO|dd2|step\(5) & \DEAUDIO|dd2|step\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|step\(1),
	datac => \DEAUDIO|dd2|step\(5),
	datad => \DEAUDIO|dd2|step\(2),
	combout => \DEAUDIO|dd2|Equal52~0_combout\);

-- Location: LCCOMB_X76_Y44_N16
\DEAUDIO|dd2|WideOr17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideOr17~0_combout\ = (\DEAUDIO|dd2|step\(0) & ((!\DEAUDIO|dd2|Equal52~0_combout\))) # (!\DEAUDIO|dd2|step\(0) & (!\DEAUDIO|dd2|Equal20~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|step\(0),
	datac => \DEAUDIO|dd2|Equal20~0_combout\,
	datad => \DEAUDIO|dd2|Equal52~0_combout\,
	combout => \DEAUDIO|dd2|WideOr17~0_combout\);

-- Location: LCCOMB_X76_Y44_N22
\DEAUDIO|dd2|WideOr17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideOr17~1_combout\ = (\DEAUDIO|dd2|step\(4)) # ((\DEAUDIO|dd2|WideOr17~0_combout\) # ((!\DEAUDIO|dd2|step\(3)) # (!\DEAUDIO|dd2|Equal16~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|step\(4),
	datab => \DEAUDIO|dd2|WideOr17~0_combout\,
	datac => \DEAUDIO|dd2|Equal16~9_combout\,
	datad => \DEAUDIO|dd2|step\(3),
	combout => \DEAUDIO|dd2|WideOr17~1_combout\);

-- Location: LCCOMB_X76_Y44_N14
\DEAUDIO|dd2|Equal22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Equal22~0_combout\ = (\DEAUDIO|dd2|step\(1) & (!\DEAUDIO|dd2|step\(5) & \DEAUDIO|dd2|step\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|step\(1),
	datac => \DEAUDIO|dd2|step\(5),
	datad => \DEAUDIO|dd2|step\(2),
	combout => \DEAUDIO|dd2|Equal22~0_combout\);

-- Location: LCCOMB_X76_Y44_N2
\DEAUDIO|dd2|WideOr8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideOr8~1_combout\ = (\DEAUDIO|dd2|Equal16~6_combout\ & (!\DEAUDIO|dd2|Equal52~0_combout\ & ((!\DEAUDIO|dd2|Equal27~0_combout\) # (!\DEAUDIO|dd2|Equal22~0_combout\)))) # (!\DEAUDIO|dd2|Equal16~6_combout\ & (((!\DEAUDIO|dd2|Equal27~0_combout\) 
-- # (!\DEAUDIO|dd2|Equal22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|Equal16~6_combout\,
	datab => \DEAUDIO|dd2|Equal52~0_combout\,
	datac => \DEAUDIO|dd2|Equal22~0_combout\,
	datad => \DEAUDIO|dd2|Equal27~0_combout\,
	combout => \DEAUDIO|dd2|WideOr8~1_combout\);

-- Location: LCCOMB_X76_Y44_N24
\DEAUDIO|dd2|WideOr8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideOr8~2_combout\ = (\DEAUDIO|dd2|WideOr8~0_combout\ & (\DEAUDIO|dd2|WideOr15~3_combout\ & (\DEAUDIO|dd2|WideOr17~1_combout\ & \DEAUDIO|dd2|WideOr8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|WideOr8~0_combout\,
	datab => \DEAUDIO|dd2|WideOr15~3_combout\,
	datac => \DEAUDIO|dd2|WideOr17~1_combout\,
	datad => \DEAUDIO|dd2|WideOr8~1_combout\,
	combout => \DEAUDIO|dd2|WideOr8~2_combout\);

-- Location: LCCOMB_X68_Y44_N22
\DEAUDIO|dd2|WideNor0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideNor0~4_combout\ = (\DEAUDIO|dd2|WideNor0~3_combout\ & (\DEAUDIO|dd2|WideOr8~2_combout\ & ((!\DEAUDIO|dd2|Equal32~1_combout\) # (!\DEAUDIO|dd2|Equal48~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|Equal48~0_combout\,
	datab => \DEAUDIO|dd2|WideNor0~3_combout\,
	datac => \DEAUDIO|dd2|Equal32~1_combout\,
	datad => \DEAUDIO|dd2|WideOr8~2_combout\,
	combout => \DEAUDIO|dd2|WideNor0~4_combout\);

-- Location: LCCOMB_X76_Y44_N28
\DEAUDIO|dd2|Equal63~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Equal63~0_combout\ = (!\DEAUDIO|dd2|step\(1) & (!\DEAUDIO|dd2|step\(0) & (!\DEAUDIO|dd2|step\(2) & \DEAUDIO|dd2|step\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|step\(1),
	datab => \DEAUDIO|dd2|step\(0),
	datac => \DEAUDIO|dd2|step\(2),
	datad => \DEAUDIO|dd2|step\(5),
	combout => \DEAUDIO|dd2|Equal63~0_combout\);

-- Location: LCCOMB_X76_Y44_N26
\DEAUDIO|dd2|WideNor0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideNor0~11_combout\ = (((!\DEAUDIO|dd2|step\(3)) # (!\DEAUDIO|dd2|Equal16~9_combout\)) # (!\DEAUDIO|dd2|Equal63~0_combout\)) # (!\DEAUDIO|dd2|step\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|step\(4),
	datab => \DEAUDIO|dd2|Equal63~0_combout\,
	datac => \DEAUDIO|dd2|Equal16~9_combout\,
	datad => \DEAUDIO|dd2|step\(3),
	combout => \DEAUDIO|dd2|WideNor0~11_combout\);

-- Location: LCCOMB_X77_Y44_N28
\DEAUDIO|dd2|Equal17~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Equal17~4_combout\ = (!\DEAUDIO|dd2|step\(4) & (\DEAUDIO|dd2|step\(1) & (\DEAUDIO|dd2|Equal17~0_combout\ & \DEAUDIO|dd2|Equal16~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|step\(4),
	datab => \DEAUDIO|dd2|step\(1),
	datac => \DEAUDIO|dd2|Equal17~0_combout\,
	datad => \DEAUDIO|dd2|Equal16~7_combout\,
	combout => \DEAUDIO|dd2|Equal17~4_combout\);

-- Location: LCCOMB_X76_Y44_N12
\DEAUDIO|dd2|WideNor0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideNor0~5_combout\ = (\DEAUDIO|dd2|WideNor0~11_combout\ & (!\DEAUDIO|dd2|Equal17~4_combout\ & ((!\DEAUDIO|dd2|Equal22~0_combout\) # (!\DEAUDIO|dd2|Equal16~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|Equal16~6_combout\,
	datab => \DEAUDIO|dd2|Equal22~0_combout\,
	datac => \DEAUDIO|dd2|WideNor0~11_combout\,
	datad => \DEAUDIO|dd2|Equal17~4_combout\,
	combout => \DEAUDIO|dd2|WideNor0~5_combout\);

-- Location: LCCOMB_X77_Y44_N20
\DEAUDIO|dd2|Equal23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Equal23~0_combout\ = (!\DEAUDIO|dd2|step\(4) & (\DEAUDIO|dd2|Equal16~9_combout\ & \DEAUDIO|dd2|step\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|step\(4),
	datac => \DEAUDIO|dd2|Equal16~9_combout\,
	datad => \DEAUDIO|dd2|step\(3),
	combout => \DEAUDIO|dd2|Equal23~0_combout\);

-- Location: LCCOMB_X77_Y44_N26
\DEAUDIO|dd2|Equal25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Equal25~0_combout\ = (\DEAUDIO|dd2|step\(1) & (\DEAUDIO|dd2|Equal17~0_combout\ & \DEAUDIO|dd2|Equal23~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|dd2|step\(1),
	datac => \DEAUDIO|dd2|Equal17~0_combout\,
	datad => \DEAUDIO|dd2|Equal23~0_combout\,
	combout => \DEAUDIO|dd2|Equal25~0_combout\);

-- Location: LCCOMB_X68_Y44_N0
\DEAUDIO|dd2|WideNor0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideNor0~6_combout\ = (\DEAUDIO|dd2|WideOr6~6_combout\ & (\DEAUDIO|dd2|WideNor0~5_combout\ & !\DEAUDIO|dd2|Equal25~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|WideOr6~6_combout\,
	datac => \DEAUDIO|dd2|WideNor0~5_combout\,
	datad => \DEAUDIO|dd2|Equal25~0_combout\,
	combout => \DEAUDIO|dd2|WideNor0~6_combout\);

-- Location: LCCOMB_X70_Y44_N6
\DEAUDIO|dd2|Equal24~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Equal24~3_combout\ = (!\DEAUDIO|dd2|step\(5) & (!\DEAUDIO|dd2|step\(2) & (!\DEAUDIO|dd2|step\(1) & \DEAUDIO|dd2|Equal24~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|step\(5),
	datab => \DEAUDIO|dd2|step\(2),
	datac => \DEAUDIO|dd2|step\(1),
	datad => \DEAUDIO|dd2|Equal24~2_combout\,
	combout => \DEAUDIO|dd2|Equal24~3_combout\);

-- Location: LCCOMB_X70_Y44_N16
\DEAUDIO|dd2|WideOr10~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideOr10~12_combout\ = ((!\DEAUDIO|dd2|Equal48~0_combout\ & ((!\DEAUDIO|dd2|Equal16~8_combout\) # (!\DEAUDIO|dd2|step\(1))))) # (!\DEAUDIO|dd2|Equal24~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|Equal48~0_combout\,
	datab => \DEAUDIO|dd2|step\(1),
	datac => \DEAUDIO|dd2|Equal24~2_combout\,
	datad => \DEAUDIO|dd2|Equal16~8_combout\,
	combout => \DEAUDIO|dd2|WideOr10~12_combout\);

-- Location: LCCOMB_X75_Y44_N14
\DEAUDIO|dd2|Equal39~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Equal39~6_combout\ = (\DEAUDIO|dd2|step\(3) & (\DEAUDIO|dd2|step\(4) & !\DEAUDIO|dd2|step\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|dd2|step\(3),
	datac => \DEAUDIO|dd2|step\(4),
	datad => \DEAUDIO|dd2|step\(5),
	combout => \DEAUDIO|dd2|Equal39~6_combout\);

-- Location: LCCOMB_X75_Y44_N22
\DEAUDIO|dd2|Equal39~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Equal39~4_combout\ = (\DEAUDIO|dd2|Equal16~3_combout\ & (\DEAUDIO|dd2|Equal39~6_combout\ & (\DEAUDIO|dd2|Equal16~2_combout\ & \DEAUDIO|dd2|Equal16~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|Equal16~3_combout\,
	datab => \DEAUDIO|dd2|Equal39~6_combout\,
	datac => \DEAUDIO|dd2|Equal16~2_combout\,
	datad => \DEAUDIO|dd2|Equal16~4_combout\,
	combout => \DEAUDIO|dd2|Equal39~4_combout\);

-- Location: LCCOMB_X70_Y44_N2
\DEAUDIO|dd2|WideOr10~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideOr10~10_combout\ = (\DEAUDIO|dd2|step\(0)) # ((\DEAUDIO|dd2|step\(2)) # ((!\DEAUDIO|dd2|step\(4)) # (!\DEAUDIO|dd2|Equal16~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|step\(0),
	datab => \DEAUDIO|dd2|step\(2),
	datac => \DEAUDIO|dd2|Equal16~7_combout\,
	datad => \DEAUDIO|dd2|step\(4),
	combout => \DEAUDIO|dd2|WideOr10~10_combout\);

-- Location: LCCOMB_X70_Y44_N30
\DEAUDIO|dd2|WideOr10~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideOr10~11_combout\ = ((\DEAUDIO|dd2|WideOr10~10_combout\ & ((!\DEAUDIO|dd2|Equal39~4_combout\) # (!\DEAUDIO|dd2|Equal17~3_combout\)))) # (!\DEAUDIO|dd2|step\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|Equal17~3_combout\,
	datab => \DEAUDIO|dd2|step\(1),
	datac => \DEAUDIO|dd2|Equal39~4_combout\,
	datad => \DEAUDIO|dd2|WideOr10~10_combout\,
	combout => \DEAUDIO|dd2|WideOr10~11_combout\);

-- Location: LCCOMB_X75_Y44_N18
\DEAUDIO|dd2|Equal32~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Equal32~2_combout\ = (!\DEAUDIO|dd2|step\(5) & (!\DEAUDIO|dd2|step\(1) & (!\DEAUDIO|dd2|step\(2) & \DEAUDIO|dd2|Equal32~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|step\(5),
	datab => \DEAUDIO|dd2|step\(1),
	datac => \DEAUDIO|dd2|step\(2),
	datad => \DEAUDIO|dd2|Equal32~1_combout\,
	combout => \DEAUDIO|dd2|Equal32~2_combout\);

-- Location: LCCOMB_X75_Y44_N30
\DEAUDIO|dd2|WideOr10~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideOr10~13_combout\ = (((\DEAUDIO|dd2|step\(4)) # (!\DEAUDIO|dd2|Equal17~3_combout\)) # (!\DEAUDIO|dd2|step\(3))) # (!\DEAUDIO|dd2|step\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|step\(5),
	datab => \DEAUDIO|dd2|step\(3),
	datac => \DEAUDIO|dd2|step\(4),
	datad => \DEAUDIO|dd2|Equal17~3_combout\,
	combout => \DEAUDIO|dd2|WideOr10~13_combout\);

-- Location: LCCOMB_X75_Y44_N10
\DEAUDIO|dd2|WideOr10~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideOr10~14_combout\ = (\DEAUDIO|dd2|step\(2)) # ((!\DEAUDIO|dd2|Equal39~5_combout\) # (!\DEAUDIO|dd2|step\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|step\(2),
	datac => \DEAUDIO|dd2|step\(0),
	datad => \DEAUDIO|dd2|Equal39~5_combout\,
	combout => \DEAUDIO|dd2|WideOr10~14_combout\);

-- Location: LCCOMB_X75_Y44_N16
\DEAUDIO|dd2|WideOr10~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideOr10~15_combout\ = (!\DEAUDIO|dd2|Equal32~2_combout\ & (\DEAUDIO|dd2|WideOr10~14_combout\ & ((\DEAUDIO|dd2|WideOr10~13_combout\) # (!\DEAUDIO|dd2|Equal16~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|Equal16~9_combout\,
	datab => \DEAUDIO|dd2|Equal32~2_combout\,
	datac => \DEAUDIO|dd2|WideOr10~13_combout\,
	datad => \DEAUDIO|dd2|WideOr10~14_combout\,
	combout => \DEAUDIO|dd2|WideOr10~15_combout\);

-- Location: LCCOMB_X70_Y44_N24
\DEAUDIO|dd2|WideOr10~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideOr10~16_combout\ = (!\DEAUDIO|dd2|Equal24~3_combout\ & (\DEAUDIO|dd2|WideOr10~12_combout\ & (\DEAUDIO|dd2|WideOr10~11_combout\ & \DEAUDIO|dd2|WideOr10~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|Equal24~3_combout\,
	datab => \DEAUDIO|dd2|WideOr10~12_combout\,
	datac => \DEAUDIO|dd2|WideOr10~11_combout\,
	datad => \DEAUDIO|dd2|WideOr10~15_combout\,
	combout => \DEAUDIO|dd2|WideOr10~16_combout\);

-- Location: LCCOMB_X69_Y44_N0
\DEAUDIO|dd2|Equal35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Equal35~0_combout\ = (\DEAUDIO|dd2|step\(4) & !\DEAUDIO|dd2|step\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DEAUDIO|dd2|step\(4),
	datad => \DEAUDIO|dd2|step\(5),
	combout => \DEAUDIO|dd2|Equal35~0_combout\);

-- Location: LCCOMB_X69_Y44_N4
\DEAUDIO|dd2|WideOr13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideOr13~0_combout\ = (\DEAUDIO|dd2|Equal19~1_combout\ & (!\DEAUDIO|dd2|Equal35~0_combout\ & ((!\DEAUDIO|dd2|Equal50~0_combout\) # (!\DEAUDIO|dd2|Equal32~1_combout\)))) # (!\DEAUDIO|dd2|Equal19~1_combout\ & 
-- (((!\DEAUDIO|dd2|Equal50~0_combout\)) # (!\DEAUDIO|dd2|Equal32~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|Equal19~1_combout\,
	datab => \DEAUDIO|dd2|Equal32~1_combout\,
	datac => \DEAUDIO|dd2|Equal50~0_combout\,
	datad => \DEAUDIO|dd2|Equal35~0_combout\,
	combout => \DEAUDIO|dd2|WideOr13~0_combout\);

-- Location: LCCOMB_X75_Y44_N6
\DEAUDIO|dd2|Equal43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Equal43~0_combout\ = (\DEAUDIO|dd2|Equal39~5_combout\ & (\DEAUDIO|dd2|step\(2) & !\DEAUDIO|dd2|step\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|dd2|Equal39~5_combout\,
	datac => \DEAUDIO|dd2|step\(2),
	datad => \DEAUDIO|dd2|step\(0),
	combout => \DEAUDIO|dd2|Equal43~0_combout\);

-- Location: LCCOMB_X70_Y44_N8
\DEAUDIO|dd2|WideOr6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideOr6~1_combout\ = (!\DEAUDIO|dd2|step\(1) & (\DEAUDIO|dd2|Equal16~7_combout\ & \DEAUDIO|dd2|step\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|dd2|step\(1),
	datac => \DEAUDIO|dd2|Equal16~7_combout\,
	datad => \DEAUDIO|dd2|step\(5),
	combout => \DEAUDIO|dd2|WideOr6~1_combout\);

-- Location: LCCOMB_X70_Y44_N12
\DEAUDIO|dd2|WideOr6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideOr6~2_combout\ = (\DEAUDIO|dd2|step\(0) & ((\DEAUDIO|dd2|Equal39~5_combout\))) # (!\DEAUDIO|dd2|step\(0) & (\DEAUDIO|dd2|WideOr6~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|dd2|step\(0),
	datac => \DEAUDIO|dd2|WideOr6~1_combout\,
	datad => \DEAUDIO|dd2|Equal39~5_combout\,
	combout => \DEAUDIO|dd2|WideOr6~2_combout\);

-- Location: LCCOMB_X69_Y44_N18
\DEAUDIO|dd2|WideOr6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideOr6~3_combout\ = (\DEAUDIO|dd2|Equal16~6_combout\ & (!\DEAUDIO|dd2|Equal50~0_combout\ & ((!\DEAUDIO|dd2|Equal21~0_combout\) # (!\DEAUDIO|dd2|Equal52~1_combout\)))) # (!\DEAUDIO|dd2|Equal16~6_combout\ & 
-- (((!\DEAUDIO|dd2|Equal21~0_combout\)) # (!\DEAUDIO|dd2|Equal52~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|Equal16~6_combout\,
	datab => \DEAUDIO|dd2|Equal52~1_combout\,
	datac => \DEAUDIO|dd2|Equal50~0_combout\,
	datad => \DEAUDIO|dd2|Equal21~0_combout\,
	combout => \DEAUDIO|dd2|WideOr6~3_combout\);

-- Location: LCCOMB_X69_Y44_N10
\DEAUDIO|dd2|WideOr6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideOr6~4_combout\ = (\DEAUDIO|dd2|WideOr6~3_combout\ & ((!\DEAUDIO|dd2|Equal32~1_combout\) # (!\DEAUDIO|dd2|Equal20~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|Equal20~0_combout\,
	datac => \DEAUDIO|dd2|Equal32~1_combout\,
	datad => \DEAUDIO|dd2|WideOr6~3_combout\,
	combout => \DEAUDIO|dd2|WideOr6~4_combout\);

-- Location: LCCOMB_X69_Y44_N20
\DEAUDIO|dd2|WideOr6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideOr6~5_combout\ = (\DEAUDIO|dd2|WideOr6~0_combout\ & (\DEAUDIO|dd2|WideOr6~4_combout\ & ((!\DEAUDIO|dd2|WideOr6~2_combout\) # (!\DEAUDIO|dd2|step\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|WideOr6~0_combout\,
	datab => \DEAUDIO|dd2|step\(2),
	datac => \DEAUDIO|dd2|WideOr6~2_combout\,
	datad => \DEAUDIO|dd2|WideOr6~4_combout\,
	combout => \DEAUDIO|dd2|WideOr6~5_combout\);

-- Location: LCCOMB_X75_Y44_N20
\DEAUDIO|dd2|Equal18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Equal18~0_combout\ = (!\DEAUDIO|dd2|step\(5) & (!\DEAUDIO|dd2|step\(2) & \DEAUDIO|dd2|step\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|dd2|step\(5),
	datac => \DEAUDIO|dd2|step\(2),
	datad => \DEAUDIO|dd2|step\(1),
	combout => \DEAUDIO|dd2|Equal18~0_combout\);

-- Location: LCCOMB_X75_Y44_N24
\DEAUDIO|dd2|WideOr10~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideOr10~7_combout\ = (\DEAUDIO|dd2|step\(2)) # ((\DEAUDIO|dd2|step\(1) $ (\DEAUDIO|dd2|step\(0))) # (!\DEAUDIO|dd2|Equal39~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|step\(2),
	datab => \DEAUDIO|dd2|step\(1),
	datac => \DEAUDIO|dd2|Equal39~4_combout\,
	datad => \DEAUDIO|dd2|step\(0),
	combout => \DEAUDIO|dd2|WideOr10~7_combout\);

-- Location: LCCOMB_X75_Y44_N0
\DEAUDIO|dd2|WideOr10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideOr10~8_combout\ = (\DEAUDIO|dd2|WideOr10~7_combout\ & (((!\DEAUDIO|dd2|Equal18~0_combout\ & !\DEAUDIO|dd2|Equal22~0_combout\)) # (!\DEAUDIO|dd2|Equal32~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|Equal32~1_combout\,
	datab => \DEAUDIO|dd2|Equal18~0_combout\,
	datac => \DEAUDIO|dd2|Equal22~0_combout\,
	datad => \DEAUDIO|dd2|WideOr10~7_combout\,
	combout => \DEAUDIO|dd2|WideOr10~8_combout\);

-- Location: LCCOMB_X72_Y44_N8
\DEAUDIO|dd2|Equal17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Equal17~1_combout\ = (\DEAUDIO|dd2|step\(1) & !\DEAUDIO|dd2|step\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DEAUDIO|dd2|step\(1),
	datad => \DEAUDIO|dd2|step\(3),
	combout => \DEAUDIO|dd2|Equal17~1_combout\);

-- Location: LCCOMB_X74_Y44_N6
\DEAUDIO|dd2|Equal17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Equal17~2_combout\ = (\DEAUDIO|dd2|Equal16~2_combout\ & (\DEAUDIO|dd2|Equal16~4_combout\ & (\DEAUDIO|dd2|Equal16~3_combout\ & \DEAUDIO|dd2|Equal17~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|Equal16~2_combout\,
	datab => \DEAUDIO|dd2|Equal16~4_combout\,
	datac => \DEAUDIO|dd2|Equal16~3_combout\,
	datad => \DEAUDIO|dd2|Equal17~1_combout\,
	combout => \DEAUDIO|dd2|Equal17~2_combout\);

-- Location: LCCOMB_X74_Y44_N2
\DEAUDIO|dd2|Equal69~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Equal69~0_combout\ = (\DEAUDIO|dd2|Equal52~1_combout\ & (\DEAUDIO|dd2|step\(4) & (!\DEAUDIO|dd2|step\(0) & \DEAUDIO|dd2|Equal17~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|Equal52~1_combout\,
	datab => \DEAUDIO|dd2|step\(4),
	datac => \DEAUDIO|dd2|step\(0),
	datad => \DEAUDIO|dd2|Equal17~2_combout\,
	combout => \DEAUDIO|dd2|Equal69~0_combout\);

-- Location: LCCOMB_X74_Y44_N20
\DEAUDIO|dd2|WideOr17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideOr17~2_combout\ = (!\DEAUDIO|dd2|Equal69~0_combout\ & (((!\DEAUDIO|dd2|Equal16~6_combout\ & !\DEAUDIO|dd2|Equal24~2_combout\)) # (!\DEAUDIO|dd2|Equal20~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|Equal16~6_combout\,
	datab => \DEAUDIO|dd2|Equal24~2_combout\,
	datac => \DEAUDIO|dd2|Equal20~0_combout\,
	datad => \DEAUDIO|dd2|Equal69~0_combout\,
	combout => \DEAUDIO|dd2|WideOr17~2_combout\);

-- Location: LCCOMB_X77_Y44_N12
\DEAUDIO|dd2|Equal31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Equal31~0_combout\ = (\DEAUDIO|dd2|step\(4) & (!\DEAUDIO|dd2|step\(1) & (\DEAUDIO|dd2|Equal17~0_combout\ & \DEAUDIO|dd2|Equal16~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|step\(4),
	datab => \DEAUDIO|dd2|step\(1),
	datac => \DEAUDIO|dd2|Equal17~0_combout\,
	datad => \DEAUDIO|dd2|Equal16~7_combout\,
	combout => \DEAUDIO|dd2|Equal31~0_combout\);

-- Location: LCCOMB_X68_Y44_N8
\DEAUDIO|dd2|WideOr10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideOr10~3_combout\ = (!\DEAUDIO|dd2|Equal31~0_combout\ & ((!\DEAUDIO|dd2|Equal22~0_combout\) # (!\DEAUDIO|dd2|Equal24~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|Equal24~2_combout\,
	datac => \DEAUDIO|dd2|Equal22~0_combout\,
	datad => \DEAUDIO|dd2|Equal31~0_combout\,
	combout => \DEAUDIO|dd2|WideOr10~3_combout\);

-- Location: LCCOMB_X76_Y44_N20
\DEAUDIO|dd2|WideOr10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideOr10~4_combout\ = (!\DEAUDIO|dd2|step\(2)) # (!\DEAUDIO|dd2|step\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|step\(1),
	datad => \DEAUDIO|dd2|step\(2),
	combout => \DEAUDIO|dd2|WideOr10~4_combout\);

-- Location: LCCOMB_X76_Y44_N10
\DEAUDIO|dd2|WideNor0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideNor0~2_combout\ = (\DEAUDIO|dd2|step\(4) & \DEAUDIO|dd2|step\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DEAUDIO|dd2|step\(4),
	datad => \DEAUDIO|dd2|step\(3),
	combout => \DEAUDIO|dd2|WideNor0~2_combout\);

-- Location: LCCOMB_X75_Y44_N4
\DEAUDIO|dd2|WideOr10~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideOr10~5_combout\ = (\DEAUDIO|dd2|WideOr10~4_combout\) # ((\DEAUDIO|dd2|step\(5)) # ((!\DEAUDIO|dd2|Equal16~9_combout\) # (!\DEAUDIO|dd2|WideNor0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|WideOr10~4_combout\,
	datab => \DEAUDIO|dd2|step\(5),
	datac => \DEAUDIO|dd2|WideNor0~2_combout\,
	datad => \DEAUDIO|dd2|Equal16~9_combout\,
	combout => \DEAUDIO|dd2|WideOr10~5_combout\);

-- Location: LCCOMB_X70_Y44_N28
\DEAUDIO|dd2|WideOr10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideOr10~2_combout\ = (\DEAUDIO|dd2|step\(4) & ((\DEAUDIO|dd2|step\(1)) # (\DEAUDIO|dd2|step\(2) $ (\DEAUDIO|dd2|step\(0))))) # (!\DEAUDIO|dd2|step\(4) & ((\DEAUDIO|dd2|step\(2)) # ((\DEAUDIO|dd2|step\(1) & \DEAUDIO|dd2|step\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|step\(4),
	datab => \DEAUDIO|dd2|step\(2),
	datac => \DEAUDIO|dd2|step\(1),
	datad => \DEAUDIO|dd2|step\(0),
	combout => \DEAUDIO|dd2|WideOr10~2_combout\);

-- Location: LCCOMB_X70_Y44_N26
\DEAUDIO|dd2|WideOr10~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideOr10~19_combout\ = (\DEAUDIO|dd2|WideOr10~2_combout\) # (!\DEAUDIO|dd2|step\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|step\(5),
	datad => \DEAUDIO|dd2|WideOr10~2_combout\,
	combout => \DEAUDIO|dd2|WideOr10~19_combout\);

-- Location: LCCOMB_X74_Y44_N12
\DEAUDIO|dd2|Equal37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Equal37~0_combout\ = (!\DEAUDIO|dd2|step\(0) & (\DEAUDIO|dd2|Equal20~1_combout\ & (\DEAUDIO|dd2|step\(4) & \DEAUDIO|dd2|Equal17~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|step\(0),
	datab => \DEAUDIO|dd2|Equal20~1_combout\,
	datac => \DEAUDIO|dd2|step\(4),
	datad => \DEAUDIO|dd2|Equal17~2_combout\,
	combout => \DEAUDIO|dd2|Equal37~0_combout\);

-- Location: LCCOMB_X70_Y44_N18
\DEAUDIO|dd2|WideOr10~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideOr10~6_combout\ = (\DEAUDIO|dd2|WideOr10~5_combout\ & (!\DEAUDIO|dd2|Equal37~0_combout\ & ((\DEAUDIO|dd2|WideOr10~19_combout\) # (!\DEAUDIO|dd2|Equal16~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|WideOr10~5_combout\,
	datab => \DEAUDIO|dd2|Equal16~7_combout\,
	datac => \DEAUDIO|dd2|WideOr10~19_combout\,
	datad => \DEAUDIO|dd2|Equal37~0_combout\,
	combout => \DEAUDIO|dd2|WideOr10~6_combout\);

-- Location: LCCOMB_X68_Y44_N24
\DEAUDIO|dd2|WideOr10~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideOr10~9_combout\ = (\DEAUDIO|dd2|WideOr10~8_combout\ & (\DEAUDIO|dd2|WideOr17~2_combout\ & (\DEAUDIO|dd2|WideOr10~3_combout\ & \DEAUDIO|dd2|WideOr10~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|WideOr10~8_combout\,
	datab => \DEAUDIO|dd2|WideOr17~2_combout\,
	datac => \DEAUDIO|dd2|WideOr10~3_combout\,
	datad => \DEAUDIO|dd2|WideOr10~6_combout\,
	combout => \DEAUDIO|dd2|WideOr10~9_combout\);

-- Location: LCCOMB_X68_Y44_N2
\DEAUDIO|dd2|WideOr13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideOr13~1_combout\ = (\DEAUDIO|dd2|WideOr13~0_combout\ & (!\DEAUDIO|dd2|Equal43~0_combout\ & (\DEAUDIO|dd2|WideOr6~5_combout\ & \DEAUDIO|dd2|WideOr10~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|WideOr13~0_combout\,
	datab => \DEAUDIO|dd2|Equal43~0_combout\,
	datac => \DEAUDIO|dd2|WideOr6~5_combout\,
	datad => \DEAUDIO|dd2|WideOr10~9_combout\,
	combout => \DEAUDIO|dd2|WideOr13~1_combout\);

-- Location: LCCOMB_X68_Y44_N30
\DEAUDIO|dd2|WideNor0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideNor0~7_combout\ = (\DEAUDIO|dd2|WideNor0~4_combout\ & (\DEAUDIO|dd2|WideNor0~6_combout\ & (\DEAUDIO|dd2|WideOr10~16_combout\ & \DEAUDIO|dd2|WideOr13~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|WideNor0~4_combout\,
	datab => \DEAUDIO|dd2|WideNor0~6_combout\,
	datac => \DEAUDIO|dd2|WideOr10~16_combout\,
	datad => \DEAUDIO|dd2|WideOr13~1_combout\,
	combout => \DEAUDIO|dd2|WideNor0~7_combout\);

-- Location: LCCOMB_X72_Y44_N24
\DEAUDIO|dd2|WideNor0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideNor0~8_combout\ = (\DEAUDIO|dd2|step\(3) & (\DEAUDIO|dd2|step\(5) & (\DEAUDIO|dd2|step\(1) & \DEAUDIO|dd2|step\(4)))) # (!\DEAUDIO|dd2|step\(3) & (!\DEAUDIO|dd2|step\(5) & (!\DEAUDIO|dd2|step\(1) & !\DEAUDIO|dd2|step\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|step\(3),
	datab => \DEAUDIO|dd2|step\(5),
	datac => \DEAUDIO|dd2|step\(1),
	datad => \DEAUDIO|dd2|step\(4),
	combout => \DEAUDIO|dd2|WideNor0~8_combout\);

-- Location: LCCOMB_X72_Y44_N30
\DEAUDIO|dd2|WideNor0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideNor0~9_combout\ = ((\DEAUDIO|dd2|Equal17~3_combout\ & (\DEAUDIO|dd2|Equal16~9_combout\ & \DEAUDIO|dd2|WideNor0~8_combout\))) # (!\DEAUDIO|dd2|WideNor0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|Equal17~3_combout\,
	datab => \DEAUDIO|dd2|Equal16~9_combout\,
	datac => \DEAUDIO|dd2|WideNor0~7_combout\,
	datad => \DEAUDIO|dd2|WideNor0~8_combout\,
	combout => \DEAUDIO|dd2|WideNor0~9_combout\);

-- Location: CLKCTRL_G10
\DEAUDIO|dd2|WideNor0~9clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \DEAUDIO|dd2|WideNor0~9clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \DEAUDIO|dd2|WideNor0~9clkctrl_outclk\);

-- Location: LCCOMB_X67_Y44_N30
\DEAUDIO|dd2|TT[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|TT\(6) = (GLOBAL(\DEAUDIO|dd2|WideNor0~9clkctrl_outclk\) & (!\DEAUDIO|dd2|WideOr6~11_combout\)) # (!GLOBAL(\DEAUDIO|dd2|WideNor0~9clkctrl_outclk\) & ((\DEAUDIO|dd2|TT\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|WideOr6~11_combout\,
	datac => \DEAUDIO|dd2|TT\(6),
	datad => \DEAUDIO|dd2|WideNor0~9clkctrl_outclk\,
	combout => \DEAUDIO|dd2|TT\(6));

-- Location: LCCOMB_X69_Y44_N8
\DEAUDIO|dd2|WideOr8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideOr8~combout\ = ((\DEAUDIO|dd2|Equal25~0_combout\) # ((!\DEAUDIO|dd2|WideOr6~5_combout\) # (!\DEAUDIO|dd2|WideOr6~6_combout\))) # (!\DEAUDIO|dd2|WideOr8~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|WideOr8~2_combout\,
	datab => \DEAUDIO|dd2|Equal25~0_combout\,
	datac => \DEAUDIO|dd2|WideOr6~6_combout\,
	datad => \DEAUDIO|dd2|WideOr6~5_combout\,
	combout => \DEAUDIO|dd2|WideOr8~combout\);

-- Location: LCCOMB_X67_Y44_N16
\DEAUDIO|dd2|TT[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|TT\(5) = (GLOBAL(\DEAUDIO|dd2|WideNor0~9clkctrl_outclk\) & ((\DEAUDIO|dd2|WideOr8~combout\))) # (!GLOBAL(\DEAUDIO|dd2|WideNor0~9clkctrl_outclk\) & (\DEAUDIO|dd2|TT\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|dd2|TT\(5),
	datac => \DEAUDIO|dd2|WideOr8~combout\,
	datad => \DEAUDIO|dd2|WideNor0~9clkctrl_outclk\,
	combout => \DEAUDIO|dd2|TT\(5));

-- Location: LCCOMB_X72_Y44_N18
\DEAUDIO|dd2|Equal72~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Equal72~0_combout\ = (\DEAUDIO|dd2|Equal16~9_combout\ & (\DEAUDIO|dd2|WideNor0~2_combout\ & (\DEAUDIO|dd2|step\(0) & \DEAUDIO|dd2|Equal48~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|Equal16~9_combout\,
	datab => \DEAUDIO|dd2|WideNor0~2_combout\,
	datac => \DEAUDIO|dd2|step\(0),
	datad => \DEAUDIO|dd2|Equal48~0_combout\,
	combout => \DEAUDIO|dd2|Equal72~0_combout\);

-- Location: LCCOMB_X68_Y44_N16
\DEAUDIO|dd2|WideOr10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideOr10~combout\ = (\DEAUDIO|dd2|Equal72~0_combout\) # ((!\DEAUDIO|dd2|WideOr10~9_combout\) # (!\DEAUDIO|dd2|WideOr10~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|dd2|Equal72~0_combout\,
	datac => \DEAUDIO|dd2|WideOr10~16_combout\,
	datad => \DEAUDIO|dd2|WideOr10~9_combout\,
	combout => \DEAUDIO|dd2|WideOr10~combout\);

-- Location: LCCOMB_X67_Y44_N22
\DEAUDIO|dd2|TT[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|TT\(4) = (GLOBAL(\DEAUDIO|dd2|WideNor0~9clkctrl_outclk\) & (!\DEAUDIO|dd2|WideOr10~combout\)) # (!GLOBAL(\DEAUDIO|dd2|WideNor0~9clkctrl_outclk\) & ((\DEAUDIO|dd2|TT\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|dd2|WideOr10~combout\,
	datac => \DEAUDIO|dd2|TT\(4),
	datad => \DEAUDIO|dd2|WideNor0~9clkctrl_outclk\,
	combout => \DEAUDIO|dd2|TT\(4));

-- Location: LCCOMB_X68_Y44_N6
\DEAUDIO|dd2|WideNor0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideNor0~10_combout\ = (\DEAUDIO|dd2|WideOr6~6_combout\ & (!\DEAUDIO|dd2|Equal17~4_combout\ & (\DEAUDIO|dd2|WideOr10~16_combout\ & \DEAUDIO|dd2|WideOr13~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|WideOr6~6_combout\,
	datab => \DEAUDIO|dd2|Equal17~4_combout\,
	datac => \DEAUDIO|dd2|WideOr10~16_combout\,
	datad => \DEAUDIO|dd2|WideOr13~1_combout\,
	combout => \DEAUDIO|dd2|WideNor0~10_combout\);

-- Location: LCCOMB_X68_Y44_N4
\DEAUDIO|dd2|TT[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|TT\(7) = (GLOBAL(\DEAUDIO|dd2|WideNor0~9clkctrl_outclk\) & ((!\DEAUDIO|dd2|WideNor0~10_combout\))) # (!GLOBAL(\DEAUDIO|dd2|WideNor0~9clkctrl_outclk\) & (\DEAUDIO|dd2|TT\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|dd2|TT\(7),
	datac => \DEAUDIO|dd2|WideNor0~10_combout\,
	datad => \DEAUDIO|dd2|WideNor0~9clkctrl_outclk\,
	combout => \DEAUDIO|dd2|TT\(7));

-- Location: LCCOMB_X67_Y44_N26
\DEAUDIO|dd2|tmpa[8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|tmpa[8]~6_combout\ = (\DEAUDIO|dd2|TT\(6) & (!\DEAUDIO|dd2|TT\(5) & (!\DEAUDIO|dd2|TT\(4) & !\DEAUDIO|dd2|TT\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|TT\(6),
	datab => \DEAUDIO|dd2|TT\(5),
	datac => \DEAUDIO|dd2|TT\(4),
	datad => \DEAUDIO|dd2|TT\(7),
	combout => \DEAUDIO|dd2|tmpa[8]~6_combout\);

-- Location: LCCOMB_X66_Y44_N16
\DEAUDIO|dd2|tmp[9]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|tmp[9]~31_combout\ = (\DEAUDIO|dd2|tmp\(9) & (\DEAUDIO|dd2|tmp[8]~30\ $ (GND))) # (!\DEAUDIO|dd2|tmp\(9) & (!\DEAUDIO|dd2|tmp[8]~30\ & VCC))
-- \DEAUDIO|dd2|tmp[9]~32\ = CARRY((\DEAUDIO|dd2|tmp\(9) & !\DEAUDIO|dd2|tmp[8]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|dd2|tmp\(9),
	datad => VCC,
	cin => \DEAUDIO|dd2|tmp[8]~30\,
	combout => \DEAUDIO|dd2|tmp[9]~31_combout\,
	cout => \DEAUDIO|dd2|tmp[9]~32\);

-- Location: FF_X66_Y44_N17
\DEAUDIO|dd2|tmp[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|VGA_CLKo[18]~clkctrl_outclk\,
	d => \DEAUDIO|dd2|tmp[9]~31_combout\,
	clrn => \DEAUDIO|dd2|tr~q\,
	ena => \DEAUDIO|dd2|LessThan1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|dd2|tmp\(9));

-- Location: LCCOMB_X66_Y44_N18
\DEAUDIO|dd2|tmp[10]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|tmp[10]~33_combout\ = (\DEAUDIO|dd2|tmp\(10) & (!\DEAUDIO|dd2|tmp[9]~32\)) # (!\DEAUDIO|dd2|tmp\(10) & ((\DEAUDIO|dd2|tmp[9]~32\) # (GND)))
-- \DEAUDIO|dd2|tmp[10]~34\ = CARRY((!\DEAUDIO|dd2|tmp[9]~32\) # (!\DEAUDIO|dd2|tmp\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|dd2|tmp\(10),
	datad => VCC,
	cin => \DEAUDIO|dd2|tmp[9]~32\,
	combout => \DEAUDIO|dd2|tmp[10]~33_combout\,
	cout => \DEAUDIO|dd2|tmp[10]~34\);

-- Location: FF_X66_Y44_N19
\DEAUDIO|dd2|tmp[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|VGA_CLKo[18]~clkctrl_outclk\,
	d => \DEAUDIO|dd2|tmp[10]~33_combout\,
	clrn => \DEAUDIO|dd2|tr~q\,
	ena => \DEAUDIO|dd2|LessThan1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|dd2|tmp\(10));

-- Location: LCCOMB_X66_Y44_N20
\DEAUDIO|dd2|tmp[11]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|tmp[11]~35_combout\ = (\DEAUDIO|dd2|tmp\(11) & (\DEAUDIO|dd2|tmp[10]~34\ $ (GND))) # (!\DEAUDIO|dd2|tmp\(11) & (!\DEAUDIO|dd2|tmp[10]~34\ & VCC))
-- \DEAUDIO|dd2|tmp[11]~36\ = CARRY((\DEAUDIO|dd2|tmp\(11) & !\DEAUDIO|dd2|tmp[10]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|dd2|tmp\(11),
	datad => VCC,
	cin => \DEAUDIO|dd2|tmp[10]~34\,
	combout => \DEAUDIO|dd2|tmp[11]~35_combout\,
	cout => \DEAUDIO|dd2|tmp[11]~36\);

-- Location: FF_X66_Y44_N21
\DEAUDIO|dd2|tmp[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|VGA_CLKo[18]~clkctrl_outclk\,
	d => \DEAUDIO|dd2|tmp[11]~35_combout\,
	clrn => \DEAUDIO|dd2|tr~q\,
	ena => \DEAUDIO|dd2|LessThan1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|dd2|tmp\(11));

-- Location: LCCOMB_X66_Y44_N22
\DEAUDIO|dd2|tmp[12]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|tmp[12]~37_combout\ = (\DEAUDIO|dd2|tmp\(12) & (!\DEAUDIO|dd2|tmp[11]~36\)) # (!\DEAUDIO|dd2|tmp\(12) & ((\DEAUDIO|dd2|tmp[11]~36\) # (GND)))
-- \DEAUDIO|dd2|tmp[12]~38\ = CARRY((!\DEAUDIO|dd2|tmp[11]~36\) # (!\DEAUDIO|dd2|tmp\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|tmp\(12),
	datad => VCC,
	cin => \DEAUDIO|dd2|tmp[11]~36\,
	combout => \DEAUDIO|dd2|tmp[12]~37_combout\,
	cout => \DEAUDIO|dd2|tmp[12]~38\);

-- Location: FF_X66_Y44_N23
\DEAUDIO|dd2|tmp[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|VGA_CLKo[18]~clkctrl_outclk\,
	d => \DEAUDIO|dd2|tmp[12]~37_combout\,
	clrn => \DEAUDIO|dd2|tr~q\,
	ena => \DEAUDIO|dd2|LessThan1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|dd2|tmp\(12));

-- Location: LCCOMB_X66_Y44_N24
\DEAUDIO|dd2|tmp[13]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|tmp[13]~39_combout\ = (\DEAUDIO|dd2|tmp\(13) & (\DEAUDIO|dd2|tmp[12]~38\ $ (GND))) # (!\DEAUDIO|dd2|tmp\(13) & (!\DEAUDIO|dd2|tmp[12]~38\ & VCC))
-- \DEAUDIO|dd2|tmp[13]~40\ = CARRY((\DEAUDIO|dd2|tmp\(13) & !\DEAUDIO|dd2|tmp[12]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|dd2|tmp\(13),
	datad => VCC,
	cin => \DEAUDIO|dd2|tmp[12]~38\,
	combout => \DEAUDIO|dd2|tmp[13]~39_combout\,
	cout => \DEAUDIO|dd2|tmp[13]~40\);

-- Location: FF_X66_Y44_N25
\DEAUDIO|dd2|tmp[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|VGA_CLKo[18]~clkctrl_outclk\,
	d => \DEAUDIO|dd2|tmp[13]~39_combout\,
	clrn => \DEAUDIO|dd2|tr~q\,
	ena => \DEAUDIO|dd2|LessThan1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|dd2|tmp\(13));

-- Location: LCCOMB_X66_Y44_N26
\DEAUDIO|dd2|tmp[14]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|tmp[14]~41_combout\ = (\DEAUDIO|dd2|tmp\(14) & (!\DEAUDIO|dd2|tmp[13]~40\)) # (!\DEAUDIO|dd2|tmp\(14) & ((\DEAUDIO|dd2|tmp[13]~40\) # (GND)))
-- \DEAUDIO|dd2|tmp[14]~42\ = CARRY((!\DEAUDIO|dd2|tmp[13]~40\) # (!\DEAUDIO|dd2|tmp\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|tmp\(14),
	datad => VCC,
	cin => \DEAUDIO|dd2|tmp[13]~40\,
	combout => \DEAUDIO|dd2|tmp[14]~41_combout\,
	cout => \DEAUDIO|dd2|tmp[14]~42\);

-- Location: FF_X66_Y44_N27
\DEAUDIO|dd2|tmp[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|VGA_CLKo[18]~clkctrl_outclk\,
	d => \DEAUDIO|dd2|tmp[14]~41_combout\,
	clrn => \DEAUDIO|dd2|tr~q\,
	ena => \DEAUDIO|dd2|LessThan1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|dd2|tmp\(14));

-- Location: LCCOMB_X66_Y44_N28
\DEAUDIO|dd2|tmp[15]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|tmp[15]~43_combout\ = \DEAUDIO|dd2|tmp[14]~42\ $ (!\DEAUDIO|dd2|tmp\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \DEAUDIO|dd2|tmp\(15),
	cin => \DEAUDIO|dd2|tmp[14]~42\,
	combout => \DEAUDIO|dd2|tmp[15]~43_combout\);

-- Location: FF_X66_Y44_N29
\DEAUDIO|dd2|tmp[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|VGA_CLKo[18]~clkctrl_outclk\,
	d => \DEAUDIO|dd2|tmp[15]~43_combout\,
	clrn => \DEAUDIO|dd2|tr~q\,
	ena => \DEAUDIO|dd2|LessThan1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|dd2|tmp\(15));

-- Location: LCCOMB_X65_Y44_N28
\DEAUDIO|dd2|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|LessThan1~0_combout\ = (\DEAUDIO|dd2|tmp\(11)) # ((\DEAUDIO|dd2|tmp\(15)) # ((\DEAUDIO|dd2|tmp\(10)) # (\DEAUDIO|dd2|tmp\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|tmp\(11),
	datab => \DEAUDIO|dd2|tmp\(15),
	datac => \DEAUDIO|dd2|tmp\(10),
	datad => \DEAUDIO|dd2|tmp\(9),
	combout => \DEAUDIO|dd2|LessThan1~0_combout\);

-- Location: LCCOMB_X65_Y44_N22
\DEAUDIO|dd2|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|LessThan1~1_combout\ = (\DEAUDIO|dd2|tmp\(14)) # ((\DEAUDIO|dd2|tmp\(12)) # ((\DEAUDIO|dd2|tmp\(13)) # (\DEAUDIO|dd2|LessThan1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|tmp\(14),
	datab => \DEAUDIO|dd2|tmp\(12),
	datac => \DEAUDIO|dd2|tmp\(13),
	datad => \DEAUDIO|dd2|LessThan1~0_combout\,
	combout => \DEAUDIO|dd2|LessThan1~1_combout\);

-- Location: LCCOMB_X67_Y44_N0
\DEAUDIO|dd2|tmpa[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|tmpa[7]~1_combout\ = (\DEAUDIO|dd2|TT\(5) & (!\DEAUDIO|dd2|TT\(4) & !\DEAUDIO|dd2|TT\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|dd2|TT\(5),
	datac => \DEAUDIO|dd2|TT\(4),
	datad => \DEAUDIO|dd2|TT\(7),
	combout => \DEAUDIO|dd2|tmpa[7]~1_combout\);

-- Location: LCCOMB_X67_Y44_N6
\DEAUDIO|dd2|tmpa[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|tmpa[5]~2_combout\ = (\DEAUDIO|dd2|TT\(4) & (\DEAUDIO|dd2|TT\(5) & (!\DEAUDIO|dd2|TT\(6) & !\DEAUDIO|dd2|TT\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|TT\(4),
	datab => \DEAUDIO|dd2|TT\(5),
	datac => \DEAUDIO|dd2|TT\(6),
	datad => \DEAUDIO|dd2|TT\(7),
	combout => \DEAUDIO|dd2|tmpa[5]~2_combout\);

-- Location: LCCOMB_X67_Y44_N8
\DEAUDIO|dd2|tmpa[6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|tmpa[6]~3_combout\ = (\DEAUDIO|dd2|TT\(6)) # ((\DEAUDIO|dd2|TT\(5)) # ((\DEAUDIO|dd2|TT\(7)) # (!\DEAUDIO|dd2|TT\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|TT\(6),
	datab => \DEAUDIO|dd2|TT\(5),
	datac => \DEAUDIO|dd2|TT\(4),
	datad => \DEAUDIO|dd2|TT\(7),
	combout => \DEAUDIO|dd2|tmpa[6]~3_combout\);

-- Location: LCCOMB_X67_Y44_N14
\DEAUDIO|dd2|tmpa[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|tmpa[5]~4_combout\ = (!\DEAUDIO|dd2|TT\(5) & (!\DEAUDIO|dd2|TT\(6) & \DEAUDIO|dd2|TT\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|dd2|TT\(5),
	datac => \DEAUDIO|dd2|TT\(6),
	datad => \DEAUDIO|dd2|TT\(7),
	combout => \DEAUDIO|dd2|tmpa[5]~4_combout\);

-- Location: LCCOMB_X67_Y44_N4
\DEAUDIO|dd2|tmpa[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|tmpa[4]~5_combout\ = (\DEAUDIO|dd2|TT\(4) & (\DEAUDIO|dd2|TT\(7) & (\DEAUDIO|dd2|TT\(6) $ (!\DEAUDIO|dd2|TT\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|TT\(6),
	datab => \DEAUDIO|dd2|TT\(5),
	datac => \DEAUDIO|dd2|TT\(4),
	datad => \DEAUDIO|dd2|TT\(7),
	combout => \DEAUDIO|dd2|tmpa[4]~5_combout\);

-- Location: LCCOMB_X67_Y44_N12
\DEAUDIO|dd2|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|LessThan1~2_combout\ = (\DEAUDIO|dd2|tmp\(2)) # ((\DEAUDIO|dd2|tmp\(0)) # ((\DEAUDIO|dd2|tmp\(3)) # (\DEAUDIO|dd2|tmp\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|tmp\(2),
	datab => \DEAUDIO|dd2|tmp\(0),
	datac => \DEAUDIO|dd2|tmp\(3),
	datad => \DEAUDIO|dd2|tmp\(1),
	combout => \DEAUDIO|dd2|LessThan1~2_combout\);

-- Location: LCCOMB_X67_Y44_N18
\DEAUDIO|dd2|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|LessThan1~3_combout\ = (\DEAUDIO|dd2|tmp\(4) & ((\DEAUDIO|dd2|LessThan1~2_combout\) # (!\DEAUDIO|dd2|tmpa[4]~5_combout\))) # (!\DEAUDIO|dd2|tmp\(4) & (!\DEAUDIO|dd2|tmpa[4]~5_combout\ & \DEAUDIO|dd2|LessThan1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|dd2|tmp\(4),
	datac => \DEAUDIO|dd2|tmpa[4]~5_combout\,
	datad => \DEAUDIO|dd2|LessThan1~2_combout\,
	combout => \DEAUDIO|dd2|LessThan1~3_combout\);

-- Location: LCCOMB_X67_Y44_N20
\DEAUDIO|dd2|LessThan1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|LessThan1~4_combout\ = (\DEAUDIO|dd2|tmp\(5) & ((\DEAUDIO|dd2|LessThan1~3_combout\) # ((!\DEAUDIO|dd2|tmpa[5]~2_combout\ & !\DEAUDIO|dd2|tmpa[5]~4_combout\)))) # (!\DEAUDIO|dd2|tmp\(5) & (!\DEAUDIO|dd2|tmpa[5]~2_combout\ & 
-- (!\DEAUDIO|dd2|tmpa[5]~4_combout\ & \DEAUDIO|dd2|LessThan1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|tmpa[5]~2_combout\,
	datab => \DEAUDIO|dd2|tmp\(5),
	datac => \DEAUDIO|dd2|tmpa[5]~4_combout\,
	datad => \DEAUDIO|dd2|LessThan1~3_combout\,
	combout => \DEAUDIO|dd2|LessThan1~4_combout\);

-- Location: LCCOMB_X67_Y44_N2
\DEAUDIO|dd2|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|LessThan1~5_combout\ = (\DEAUDIO|dd2|tmp\(6) & ((\DEAUDIO|dd2|LessThan1~4_combout\) # ((!\DEAUDIO|dd2|tmpa[5]~2_combout\ & \DEAUDIO|dd2|tmpa[6]~3_combout\)))) # (!\DEAUDIO|dd2|tmp\(6) & (!\DEAUDIO|dd2|tmpa[5]~2_combout\ & 
-- (\DEAUDIO|dd2|tmpa[6]~3_combout\ & \DEAUDIO|dd2|LessThan1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|tmpa[5]~2_combout\,
	datab => \DEAUDIO|dd2|tmp\(6),
	datac => \DEAUDIO|dd2|tmpa[6]~3_combout\,
	datad => \DEAUDIO|dd2|LessThan1~4_combout\,
	combout => \DEAUDIO|dd2|LessThan1~5_combout\);

-- Location: LCCOMB_X67_Y44_N28
\DEAUDIO|dd2|LessThan1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|LessThan1~6_combout\ = (\DEAUDIO|dd2|tmp\(7) & ((\DEAUDIO|dd2|TT\(6)) # ((\DEAUDIO|dd2|LessThan1~5_combout\) # (!\DEAUDIO|dd2|tmpa[7]~1_combout\)))) # (!\DEAUDIO|dd2|tmp\(7) & (\DEAUDIO|dd2|LessThan1~5_combout\ & ((\DEAUDIO|dd2|TT\(6)) # 
-- (!\DEAUDIO|dd2|tmpa[7]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|TT\(6),
	datab => \DEAUDIO|dd2|tmp\(7),
	datac => \DEAUDIO|dd2|tmpa[7]~1_combout\,
	datad => \DEAUDIO|dd2|LessThan1~5_combout\,
	combout => \DEAUDIO|dd2|LessThan1~6_combout\);

-- Location: LCCOMB_X67_Y44_N24
\DEAUDIO|dd2|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|LessThan1~7_combout\ = (!\DEAUDIO|dd2|LessThan1~1_combout\ & ((\DEAUDIO|dd2|tmp\(8) & (\DEAUDIO|dd2|tmpa[8]~6_combout\ & !\DEAUDIO|dd2|LessThan1~6_combout\)) # (!\DEAUDIO|dd2|tmp\(8) & ((\DEAUDIO|dd2|tmpa[8]~6_combout\) # 
-- (!\DEAUDIO|dd2|LessThan1~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|tmp\(8),
	datab => \DEAUDIO|dd2|tmpa[8]~6_combout\,
	datac => \DEAUDIO|dd2|LessThan1~1_combout\,
	datad => \DEAUDIO|dd2|LessThan1~6_combout\,
	combout => \DEAUDIO|dd2|LessThan1~7_combout\);

-- Location: LCCOMB_X65_Y44_N24
\DEAUDIO|dd2|go_end~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|go_end~0_combout\ = (\DEAUDIO|dd2|go_end~q\) # (!\DEAUDIO|dd2|LessThan1~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DEAUDIO|dd2|go_end~q\,
	datad => \DEAUDIO|dd2|LessThan1~7_combout\,
	combout => \DEAUDIO|dd2|go_end~0_combout\);

-- Location: FF_X65_Y44_N25
\DEAUDIO|dd2|go_end\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|VGA_CLKo[18]~clkctrl_outclk\,
	d => \DEAUDIO|dd2|go_end~0_combout\,
	clrn => \DEAUDIO|dd2|tr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|dd2|go_end~q\);

-- Location: LCCOMB_X72_Y44_N28
\DEAUDIO|dd2|st[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|st[0]~4_combout\ = (\DEAUDIO|dd2|st[1]~0_combout\ & (((!\DEAUDIO|dd2|go_end~q\ & \DEAUDIO|dd2|st\(1))) # (!\DEAUDIO|dd2|st\(0)))) # (!\DEAUDIO|dd2|st[1]~0_combout\ & (((\DEAUDIO|dd2|st\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|go_end~q\,
	datab => \DEAUDIO|dd2|st[1]~0_combout\,
	datac => \DEAUDIO|dd2|st\(0),
	datad => \DEAUDIO|dd2|st\(1),
	combout => \DEAUDIO|dd2|st[0]~4_combout\);

-- Location: FF_X72_Y44_N29
\DEAUDIO|dd2|st[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|VGA_CLKo[18]~clkctrl_outclk\,
	d => \DEAUDIO|dd2|st[0]~4_combout\,
	clrn => \ALT_INV_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|dd2|st\(0));

-- Location: LCCOMB_X72_Y44_N6
\DEAUDIO|dd2|step[15]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|step[15]~21_combout\ = (\DEAUDIO|dd2|st\(2) & (!\DEAUDIO|dd2|st\(0) & (!\DEAUDIO|dd2|st\(1) & \DEAUDIO|dd2|LessThan0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|st\(2),
	datab => \DEAUDIO|dd2|st\(0),
	datac => \DEAUDIO|dd2|st\(1),
	datad => \DEAUDIO|dd2|LessThan0~1_combout\,
	combout => \DEAUDIO|dd2|step[15]~21_combout\);

-- Location: FF_X72_Y44_N15
\DEAUDIO|dd2|step[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|VGA_CLKo\(18),
	asdata => \DEAUDIO|dd2|step[1]~15_combout\,
	clrn => \ALT_INV_flag~q\,
	sload => VCC,
	ena => \DEAUDIO|dd2|step[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|dd2|step\(1));

-- Location: LCCOMB_X73_Y44_N2
\DEAUDIO|dd2|step[2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|step[2]~17_combout\ = (\DEAUDIO|dd2|step\(2) & (!\DEAUDIO|dd2|step[1]~16\)) # (!\DEAUDIO|dd2|step\(2) & ((\DEAUDIO|dd2|step[1]~16\) # (GND)))
-- \DEAUDIO|dd2|step[2]~18\ = CARRY((!\DEAUDIO|dd2|step[1]~16\) # (!\DEAUDIO|dd2|step\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|dd2|step\(2),
	datad => VCC,
	cin => \DEAUDIO|dd2|step[1]~16\,
	combout => \DEAUDIO|dd2|step[2]~17_combout\,
	cout => \DEAUDIO|dd2|step[2]~18\);

-- Location: FF_X73_Y44_N3
\DEAUDIO|dd2|step[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|VGA_CLKo\(18),
	d => \DEAUDIO|dd2|step[2]~17_combout\,
	clrn => \ALT_INV_flag~q\,
	ena => \DEAUDIO|dd2|step[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|dd2|step\(2));

-- Location: FF_X73_Y44_N5
\DEAUDIO|dd2|step[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|VGA_CLKo\(18),
	d => \DEAUDIO|dd2|step[3]~19_combout\,
	clrn => \ALT_INV_flag~q\,
	ena => \DEAUDIO|dd2|step[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|dd2|step\(3));

-- Location: LCCOMB_X72_Y44_N20
\DEAUDIO|dd2|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|LessThan0~1_combout\ = (\DEAUDIO|dd2|Equal16~9_combout\ & ((\DEAUDIO|dd2|LessThan0~0_combout\) # (!\DEAUDIO|dd2|step\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|step\(3),
	datac => \DEAUDIO|dd2|Equal16~9_combout\,
	datad => \DEAUDIO|dd2|LessThan0~0_combout\,
	combout => \DEAUDIO|dd2|LessThan0~1_combout\);

-- Location: LCCOMB_X72_Y44_N14
\DEAUDIO|dd2|step[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|step[15]~46_combout\ = (!\DEAUDIO|dd2|st\(1) & !\DEAUDIO|dd2|st\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|dd2|st\(1),
	datad => \DEAUDIO|dd2|st\(0),
	combout => \DEAUDIO|dd2|step[15]~46_combout\);

-- Location: LCCOMB_X72_Y44_N2
\DEAUDIO|dd2|st[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|st[2]~1_combout\ = (\DEAUDIO|dd2|st\(0) & (\DEAUDIO|dd2|go_end~q\ & \DEAUDIO|dd2|st\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|dd2|st\(0),
	datac => \DEAUDIO|dd2|go_end~q\,
	datad => \DEAUDIO|dd2|st\(1),
	combout => \DEAUDIO|dd2|st[2]~1_combout\);

-- Location: LCCOMB_X72_Y44_N10
\DEAUDIO|dd2|st[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|st[2]~2_combout\ = (\DEAUDIO|dd2|LessThan0~1_combout\ & ((\DEAUDIO|dd2|st[2]~1_combout\) # ((!\DEAUDIO|dd2|step[15]~46_combout\ & \DEAUDIO|dd2|st\(2))))) # (!\DEAUDIO|dd2|LessThan0~1_combout\ & (((\DEAUDIO|dd2|st\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|LessThan0~1_combout\,
	datab => \DEAUDIO|dd2|step[15]~46_combout\,
	datac => \DEAUDIO|dd2|st\(2),
	datad => \DEAUDIO|dd2|st[2]~1_combout\,
	combout => \DEAUDIO|dd2|st[2]~2_combout\);

-- Location: FF_X72_Y44_N11
\DEAUDIO|dd2|st[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|VGA_CLKo[18]~clkctrl_outclk\,
	d => \DEAUDIO|dd2|st[2]~2_combout\,
	clrn => \ALT_INV_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|dd2|st\(2));

-- Location: LCCOMB_X72_Y44_N0
\DEAUDIO|dd2|step[0]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|step[0]~47_combout\ = \DEAUDIO|dd2|step\(0) $ (((\DEAUDIO|dd2|st\(2) & (\DEAUDIO|dd2|step[15]~46_combout\ & \DEAUDIO|dd2|LessThan0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|st\(2),
	datab => \DEAUDIO|dd2|step\(0),
	datac => \DEAUDIO|dd2|step[15]~46_combout\,
	datad => \DEAUDIO|dd2|LessThan0~1_combout\,
	combout => \DEAUDIO|dd2|step[0]~47_combout\);

-- Location: FF_X74_Y44_N29
\DEAUDIO|dd2|step[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|VGA_CLKo[18]~clkctrl_outclk\,
	asdata => \DEAUDIO|dd2|step[0]~47_combout\,
	clrn => \ALT_INV_flag~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|dd2|step\(0));

-- Location: LCCOMB_X74_Y44_N30
\DEAUDIO|dd2|Equal18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Equal18~1_combout\ = (\DEAUDIO|dd2|step\(0) & (!\DEAUDIO|dd2|step\(4) & (\DEAUDIO|dd2|Equal18~0_combout\ & \DEAUDIO|dd2|Equal16~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|step\(0),
	datab => \DEAUDIO|dd2|step\(4),
	datac => \DEAUDIO|dd2|Equal18~0_combout\,
	datad => \DEAUDIO|dd2|Equal16~7_combout\,
	combout => \DEAUDIO|dd2|Equal18~1_combout\);

-- Location: LCCOMB_X77_Y44_N6
\DEAUDIO|dd2|WideOr15~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideOr15~5_combout\ = (!\DEAUDIO|dd2|Equal18~1_combout\ & (((!\DEAUDIO|dd2|Equal17~0_combout\) # (!\DEAUDIO|dd2|step\(1))) # (!\DEAUDIO|dd2|Equal23~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|Equal18~1_combout\,
	datab => \DEAUDIO|dd2|Equal23~0_combout\,
	datac => \DEAUDIO|dd2|step\(1),
	datad => \DEAUDIO|dd2|Equal17~0_combout\,
	combout => \DEAUDIO|dd2|WideOr15~5_combout\);

-- Location: LCCOMB_X69_Y44_N2
\DEAUDIO|dd2|WideOr17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideOr17~3_combout\ = (!\DEAUDIO|dd2|WideOr17~1_combout\) # (!\DEAUDIO|dd2|WideOr15~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|dd2|WideOr15~5_combout\,
	datad => \DEAUDIO|dd2|WideOr17~1_combout\,
	combout => \DEAUDIO|dd2|WideOr17~3_combout\);

-- Location: LCCOMB_X70_Y44_N0
\DEAUDIO|dd2|WideOr10~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideOr10~17_combout\ = (\DEAUDIO|dd2|WideOr10~11_combout\ & (((!\DEAUDIO|dd2|Equal16~8_combout\) # (!\DEAUDIO|dd2|Equal24~2_combout\)) # (!\DEAUDIO|dd2|step\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|WideOr10~11_combout\,
	datab => \DEAUDIO|dd2|step\(1),
	datac => \DEAUDIO|dd2|Equal24~2_combout\,
	datad => \DEAUDIO|dd2|Equal16~8_combout\,
	combout => \DEAUDIO|dd2|WideOr10~17_combout\);

-- Location: LCCOMB_X69_Y44_N22
\DEAUDIO|dd2|WideOr17\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideOr17~combout\ = (\DEAUDIO|dd2|WideOr17~3_combout\) # (((!\DEAUDIO|dd2|WideOr10~17_combout\) # (!\DEAUDIO|dd2|WideOr6~9_combout\)) # (!\DEAUDIO|dd2|WideOr17~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|WideOr17~3_combout\,
	datab => \DEAUDIO|dd2|WideOr17~2_combout\,
	datac => \DEAUDIO|dd2|WideOr6~9_combout\,
	datad => \DEAUDIO|dd2|WideOr10~17_combout\,
	combout => \DEAUDIO|dd2|WideOr17~combout\);

-- Location: LCCOMB_X69_Y44_N12
\DEAUDIO|dd2|TT[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|TT\(0) = (GLOBAL(\DEAUDIO|dd2|WideNor0~9clkctrl_outclk\) & (!\DEAUDIO|dd2|WideOr17~combout\)) # (!GLOBAL(\DEAUDIO|dd2|WideNor0~9clkctrl_outclk\) & ((\DEAUDIO|dd2|TT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|WideOr17~combout\,
	datac => \DEAUDIO|dd2|WideNor0~9clkctrl_outclk\,
	datad => \DEAUDIO|dd2|TT\(0),
	combout => \DEAUDIO|dd2|TT\(0));

-- Location: LCCOMB_X68_Y44_N20
\DEAUDIO|dd2|WideOr13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideOr13~2_combout\ = (\DEAUDIO|dd2|Equal43~0_combout\) # (((\DEAUDIO|dd2|Equal48~0_combout\ & \DEAUDIO|dd2|Equal32~1_combout\)) # (!\DEAUDIO|dd2|WideOr13~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|Equal48~0_combout\,
	datab => \DEAUDIO|dd2|Equal32~1_combout\,
	datac => \DEAUDIO|dd2|Equal43~0_combout\,
	datad => \DEAUDIO|dd2|WideOr13~0_combout\,
	combout => \DEAUDIO|dd2|WideOr13~2_combout\);

-- Location: LCCOMB_X68_Y44_N12
\DEAUDIO|dd2|WideOr13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideOr13~3_combout\ = (!\DEAUDIO|dd2|WideNor0~3_combout\) # (!\DEAUDIO|dd2|WideOr8~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|WideOr8~2_combout\,
	datad => \DEAUDIO|dd2|WideNor0~3_combout\,
	combout => \DEAUDIO|dd2|WideOr13~3_combout\);

-- Location: LCCOMB_X68_Y44_N26
\DEAUDIO|dd2|WideOr13\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideOr13~combout\ = ((\DEAUDIO|dd2|WideOr13~2_combout\) # ((\DEAUDIO|dd2|WideOr13~3_combout\) # (!\DEAUDIO|dd2|WideOr6~5_combout\))) # (!\DEAUDIO|dd2|WideOr10~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|WideOr10~9_combout\,
	datab => \DEAUDIO|dd2|WideOr13~2_combout\,
	datac => \DEAUDIO|dd2|WideOr13~3_combout\,
	datad => \DEAUDIO|dd2|WideOr6~5_combout\,
	combout => \DEAUDIO|dd2|WideOr13~combout\);

-- Location: LCCOMB_X68_Y44_N10
\DEAUDIO|dd2|TT[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|TT\(2) = (GLOBAL(\DEAUDIO|dd2|WideNor0~9clkctrl_outclk\) & ((!\DEAUDIO|dd2|WideOr13~combout\))) # (!GLOBAL(\DEAUDIO|dd2|WideNor0~9clkctrl_outclk\) & (\DEAUDIO|dd2|TT\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|TT\(2),
	datab => \DEAUDIO|dd2|WideOr13~combout\,
	datad => \DEAUDIO|dd2|WideNor0~9clkctrl_outclk\,
	combout => \DEAUDIO|dd2|TT\(2));

-- Location: LCCOMB_X70_Y45_N12
\DEAUDIO|dd2|key_code1[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|key_code1[0]~3_combout\ = \DEAUDIO|dd2|TT\(0) $ (\DEAUDIO|dd2|TT\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DEAUDIO|dd2|TT\(0),
	datad => \DEAUDIO|dd2|TT\(2),
	combout => \DEAUDIO|dd2|key_code1[0]~3_combout\);

-- Location: LCCOMB_X68_Y44_N14
\DEAUDIO|dd2|TT[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|TT\(3) = (GLOBAL(\DEAUDIO|dd2|WideNor0~9clkctrl_outclk\) & (\DEAUDIO|dd2|WideNor0~7_combout\)) # (!GLOBAL(\DEAUDIO|dd2|WideNor0~9clkctrl_outclk\) & ((\DEAUDIO|dd2|TT\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|WideNor0~7_combout\,
	datac => \DEAUDIO|dd2|TT\(3),
	datad => \DEAUDIO|dd2|WideNor0~9clkctrl_outclk\,
	combout => \DEAUDIO|dd2|TT\(3));

-- Location: LCCOMB_X66_Y45_N30
\DEAUDIO|dd2|tmpa[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|tmpa[8]~0_combout\ = (\DEAUDIO|dd2|TT\(5)) # ((\DEAUDIO|dd2|TT\(4)) # (\DEAUDIO|dd2|TT\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|dd2|TT\(5),
	datac => \DEAUDIO|dd2|TT\(4),
	datad => \DEAUDIO|dd2|TT\(7),
	combout => \DEAUDIO|dd2|tmpa[8]~0_combout\);

-- Location: LCCOMB_X66_Y45_N26
\DEAUDIO|dd2|Equal10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Equal10~0_combout\ = (\DEAUDIO|dd2|TT\(7) & (!\DEAUDIO|dd2|TT\(5) & (\DEAUDIO|dd2|TT\(4) & !\DEAUDIO|dd2|TT\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|TT\(7),
	datab => \DEAUDIO|dd2|TT\(5),
	datac => \DEAUDIO|dd2|TT\(4),
	datad => \DEAUDIO|dd2|TT\(6),
	combout => \DEAUDIO|dd2|Equal10~0_combout\);

-- Location: LCCOMB_X66_Y45_N28
\DEAUDIO|dd2|Equal8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Equal8~0_combout\ = (\DEAUDIO|dd2|TT\(7) & (\DEAUDIO|dd2|TT\(5) & (\DEAUDIO|dd2|TT\(4) & \DEAUDIO|dd2|TT\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|TT\(7),
	datab => \DEAUDIO|dd2|TT\(5),
	datac => \DEAUDIO|dd2|TT\(4),
	datad => \DEAUDIO|dd2|TT\(6),
	combout => \DEAUDIO|dd2|Equal8~0_combout\);

-- Location: LCCOMB_X66_Y45_N0
\DEAUDIO|dd2|Add2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Add2~1_cout\ = CARRY((\DEAUDIO|dd2|Equal10~0_combout\) # (\DEAUDIO|dd2|Equal8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|Equal10~0_combout\,
	datab => \DEAUDIO|dd2|Equal8~0_combout\,
	datad => VCC,
	cout => \DEAUDIO|dd2|Add2~1_cout\);

-- Location: LCCOMB_X66_Y45_N2
\DEAUDIO|dd2|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Add2~2_combout\ = (\DEAUDIO|dd2|Add2~1_cout\ & (((\DEAUDIO|dd2|tmpa[5]~4_combout\) # (\DEAUDIO|dd2|tmpa[5]~2_combout\)))) # (!\DEAUDIO|dd2|Add2~1_cout\ & (!\DEAUDIO|dd2|tmpa[5]~4_combout\ & (!\DEAUDIO|dd2|tmpa[5]~2_combout\)))
-- \DEAUDIO|dd2|Add2~3\ = CARRY((!\DEAUDIO|dd2|tmpa[5]~4_combout\ & (!\DEAUDIO|dd2|tmpa[5]~2_combout\ & !\DEAUDIO|dd2|Add2~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|tmpa[5]~4_combout\,
	datab => \DEAUDIO|dd2|tmpa[5]~2_combout\,
	datad => VCC,
	cin => \DEAUDIO|dd2|Add2~1_cout\,
	combout => \DEAUDIO|dd2|Add2~2_combout\,
	cout => \DEAUDIO|dd2|Add2~3\);

-- Location: LCCOMB_X66_Y45_N4
\DEAUDIO|dd2|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Add2~4_combout\ = (\DEAUDIO|dd2|Add2~3\ & ((((\DEAUDIO|dd2|tmpa[5]~2_combout\) # (!\DEAUDIO|dd2|tmpa[6]~3_combout\))))) # (!\DEAUDIO|dd2|Add2~3\ & (((\DEAUDIO|dd2|tmpa[5]~2_combout\) # (GND)) # (!\DEAUDIO|dd2|tmpa[6]~3_combout\)))
-- \DEAUDIO|dd2|Add2~5\ = CARRY(((\DEAUDIO|dd2|tmpa[5]~2_combout\) # (!\DEAUDIO|dd2|Add2~3\)) # (!\DEAUDIO|dd2|tmpa[6]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110111011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|tmpa[6]~3_combout\,
	datab => \DEAUDIO|dd2|tmpa[5]~2_combout\,
	datad => VCC,
	cin => \DEAUDIO|dd2|Add2~3\,
	combout => \DEAUDIO|dd2|Add2~4_combout\,
	cout => \DEAUDIO|dd2|Add2~5\);

-- Location: LCCOMB_X66_Y45_N6
\DEAUDIO|dd2|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Add2~6_combout\ = (\DEAUDIO|dd2|TT\(6) & (((!\DEAUDIO|dd2|Add2~5\)))) # (!\DEAUDIO|dd2|TT\(6) & ((\DEAUDIO|dd2|tmpa[7]~1_combout\ & (\DEAUDIO|dd2|Add2~5\ & VCC)) # (!\DEAUDIO|dd2|tmpa[7]~1_combout\ & (!\DEAUDIO|dd2|Add2~5\))))
-- \DEAUDIO|dd2|Add2~7\ = CARRY((!\DEAUDIO|dd2|Add2~5\ & ((\DEAUDIO|dd2|TT\(6)) # (!\DEAUDIO|dd2|tmpa[7]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101100001011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|TT\(6),
	datab => \DEAUDIO|dd2|tmpa[7]~1_combout\,
	datad => VCC,
	cin => \DEAUDIO|dd2|Add2~5\,
	combout => \DEAUDIO|dd2|Add2~6_combout\,
	cout => \DEAUDIO|dd2|Add2~7\);

-- Location: LCCOMB_X66_Y45_N8
\DEAUDIO|dd2|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Add2~8_combout\ = (\DEAUDIO|dd2|Add2~7\ & ((((!\DEAUDIO|dd2|tmpa[8]~0_combout\ & \DEAUDIO|dd2|TT\(6)))))) # (!\DEAUDIO|dd2|Add2~7\ & (((!\DEAUDIO|dd2|tmpa[8]~0_combout\ & \DEAUDIO|dd2|TT\(6))) # (GND)))
-- \DEAUDIO|dd2|Add2~9\ = CARRY(((!\DEAUDIO|dd2|tmpa[8]~0_combout\ & \DEAUDIO|dd2|TT\(6))) # (!\DEAUDIO|dd2|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010001001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|tmpa[8]~0_combout\,
	datab => \DEAUDIO|dd2|TT\(6),
	datad => VCC,
	cin => \DEAUDIO|dd2|Add2~7\,
	combout => \DEAUDIO|dd2|Add2~8_combout\,
	cout => \DEAUDIO|dd2|Add2~9\);

-- Location: LCCOMB_X66_Y45_N10
\DEAUDIO|dd2|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Add2~10_combout\ = !\DEAUDIO|dd2|Add2~9\
-- \DEAUDIO|dd2|Add2~11\ = CARRY(!\DEAUDIO|dd2|Add2~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \DEAUDIO|dd2|Add2~9\,
	combout => \DEAUDIO|dd2|Add2~10_combout\,
	cout => \DEAUDIO|dd2|Add2~11\);

-- Location: LCCOMB_X66_Y45_N12
\DEAUDIO|dd2|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Add2~12_combout\ = \DEAUDIO|dd2|Add2~11\ $ (GND)
-- \DEAUDIO|dd2|Add2~13\ = CARRY(!\DEAUDIO|dd2|Add2~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \DEAUDIO|dd2|Add2~11\,
	combout => \DEAUDIO|dd2|Add2~12_combout\,
	cout => \DEAUDIO|dd2|Add2~13\);

-- Location: LCCOMB_X66_Y45_N14
\DEAUDIO|dd2|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Add2~14_combout\ = !\DEAUDIO|dd2|Add2~13\
-- \DEAUDIO|dd2|Add2~15\ = CARRY(!\DEAUDIO|dd2|Add2~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \DEAUDIO|dd2|Add2~13\,
	combout => \DEAUDIO|dd2|Add2~14_combout\,
	cout => \DEAUDIO|dd2|Add2~15\);

-- Location: LCCOMB_X66_Y45_N16
\DEAUDIO|dd2|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Add2~16_combout\ = \DEAUDIO|dd2|Add2~15\ $ (GND)
-- \DEAUDIO|dd2|Add2~17\ = CARRY(!\DEAUDIO|dd2|Add2~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \DEAUDIO|dd2|Add2~15\,
	combout => \DEAUDIO|dd2|Add2~16_combout\,
	cout => \DEAUDIO|dd2|Add2~17\);

-- Location: LCCOMB_X66_Y45_N18
\DEAUDIO|dd2|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Add2~18_combout\ = !\DEAUDIO|dd2|Add2~17\
-- \DEAUDIO|dd2|Add2~19\ = CARRY(!\DEAUDIO|dd2|Add2~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \DEAUDIO|dd2|Add2~17\,
	combout => \DEAUDIO|dd2|Add2~18_combout\,
	cout => \DEAUDIO|dd2|Add2~19\);

-- Location: LCCOMB_X66_Y45_N20
\DEAUDIO|dd2|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Add2~20_combout\ = \DEAUDIO|dd2|Add2~19\ $ (GND)
-- \DEAUDIO|dd2|Add2~21\ = CARRY(!\DEAUDIO|dd2|Add2~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \DEAUDIO|dd2|Add2~19\,
	combout => \DEAUDIO|dd2|Add2~20_combout\,
	cout => \DEAUDIO|dd2|Add2~21\);

-- Location: LCCOMB_X66_Y45_N22
\DEAUDIO|dd2|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Add2~22_combout\ = !\DEAUDIO|dd2|Add2~21\
-- \DEAUDIO|dd2|Add2~23\ = CARRY(!\DEAUDIO|dd2|Add2~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \DEAUDIO|dd2|Add2~21\,
	combout => \DEAUDIO|dd2|Add2~22_combout\,
	cout => \DEAUDIO|dd2|Add2~23\);

-- Location: LCCOMB_X66_Y45_N24
\DEAUDIO|dd2|Add2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Add2~24_combout\ = !\DEAUDIO|dd2|Add2~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \DEAUDIO|dd2|Add2~23\,
	combout => \DEAUDIO|dd2|Add2~24_combout\);

-- Location: LCCOMB_X67_Y45_N30
\DEAUDIO|dd2|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|LessThan2~0_combout\ = (((!\DEAUDIO|dd2|tmp\(2)) # (!\DEAUDIO|dd2|tmp\(3))) # (!\DEAUDIO|dd2|tmp\(1))) # (!\DEAUDIO|dd2|tmp\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|tmp\(0),
	datab => \DEAUDIO|dd2|tmp\(1),
	datac => \DEAUDIO|dd2|tmp\(3),
	datad => \DEAUDIO|dd2|tmp\(2),
	combout => \DEAUDIO|dd2|LessThan2~0_combout\);

-- Location: LCCOMB_X67_Y45_N0
\DEAUDIO|dd2|LessThan2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|LessThan2~2_cout\ = CARRY(\DEAUDIO|dd2|LessThan2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|LessThan2~0_combout\,
	datad => VCC,
	cout => \DEAUDIO|dd2|LessThan2~2_cout\);

-- Location: LCCOMB_X67_Y45_N2
\DEAUDIO|dd2|LessThan2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|LessThan2~4_cout\ = CARRY((\DEAUDIO|dd2|tmp\(4) & ((\DEAUDIO|dd2|tmpa[4]~5_combout\) # (!\DEAUDIO|dd2|LessThan2~2_cout\))) # (!\DEAUDIO|dd2|tmp\(4) & (\DEAUDIO|dd2|tmpa[4]~5_combout\ & !\DEAUDIO|dd2|LessThan2~2_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|tmp\(4),
	datab => \DEAUDIO|dd2|tmpa[4]~5_combout\,
	datad => VCC,
	cin => \DEAUDIO|dd2|LessThan2~2_cout\,
	cout => \DEAUDIO|dd2|LessThan2~4_cout\);

-- Location: LCCOMB_X67_Y45_N4
\DEAUDIO|dd2|LessThan2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|LessThan2~6_cout\ = CARRY((\DEAUDIO|dd2|Add2~2_combout\ & ((!\DEAUDIO|dd2|LessThan2~4_cout\) # (!\DEAUDIO|dd2|tmp\(5)))) # (!\DEAUDIO|dd2|Add2~2_combout\ & (!\DEAUDIO|dd2|tmp\(5) & !\DEAUDIO|dd2|LessThan2~4_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|Add2~2_combout\,
	datab => \DEAUDIO|dd2|tmp\(5),
	datad => VCC,
	cin => \DEAUDIO|dd2|LessThan2~4_cout\,
	cout => \DEAUDIO|dd2|LessThan2~6_cout\);

-- Location: LCCOMB_X67_Y45_N6
\DEAUDIO|dd2|LessThan2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|LessThan2~8_cout\ = CARRY((\DEAUDIO|dd2|tmp\(6) & ((!\DEAUDIO|dd2|LessThan2~6_cout\) # (!\DEAUDIO|dd2|Add2~4_combout\))) # (!\DEAUDIO|dd2|tmp\(6) & (!\DEAUDIO|dd2|Add2~4_combout\ & !\DEAUDIO|dd2|LessThan2~6_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|tmp\(6),
	datab => \DEAUDIO|dd2|Add2~4_combout\,
	datad => VCC,
	cin => \DEAUDIO|dd2|LessThan2~6_cout\,
	cout => \DEAUDIO|dd2|LessThan2~8_cout\);

-- Location: LCCOMB_X67_Y45_N8
\DEAUDIO|dd2|LessThan2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|LessThan2~10_cout\ = CARRY((\DEAUDIO|dd2|tmp\(7) & (\DEAUDIO|dd2|Add2~6_combout\ & !\DEAUDIO|dd2|LessThan2~8_cout\)) # (!\DEAUDIO|dd2|tmp\(7) & ((\DEAUDIO|dd2|Add2~6_combout\) # (!\DEAUDIO|dd2|LessThan2~8_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|tmp\(7),
	datab => \DEAUDIO|dd2|Add2~6_combout\,
	datad => VCC,
	cin => \DEAUDIO|dd2|LessThan2~8_cout\,
	cout => \DEAUDIO|dd2|LessThan2~10_cout\);

-- Location: LCCOMB_X67_Y45_N10
\DEAUDIO|dd2|LessThan2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|LessThan2~12_cout\ = CARRY((\DEAUDIO|dd2|Add2~8_combout\ & (\DEAUDIO|dd2|tmp\(8) & !\DEAUDIO|dd2|LessThan2~10_cout\)) # (!\DEAUDIO|dd2|Add2~8_combout\ & ((\DEAUDIO|dd2|tmp\(8)) # (!\DEAUDIO|dd2|LessThan2~10_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|Add2~8_combout\,
	datab => \DEAUDIO|dd2|tmp\(8),
	datad => VCC,
	cin => \DEAUDIO|dd2|LessThan2~10_cout\,
	cout => \DEAUDIO|dd2|LessThan2~12_cout\);

-- Location: LCCOMB_X67_Y45_N12
\DEAUDIO|dd2|LessThan2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|LessThan2~14_cout\ = CARRY((\DEAUDIO|dd2|Add2~10_combout\ & ((!\DEAUDIO|dd2|LessThan2~12_cout\) # (!\DEAUDIO|dd2|tmp\(9)))) # (!\DEAUDIO|dd2|Add2~10_combout\ & (!\DEAUDIO|dd2|tmp\(9) & !\DEAUDIO|dd2|LessThan2~12_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|Add2~10_combout\,
	datab => \DEAUDIO|dd2|tmp\(9),
	datad => VCC,
	cin => \DEAUDIO|dd2|LessThan2~12_cout\,
	cout => \DEAUDIO|dd2|LessThan2~14_cout\);

-- Location: LCCOMB_X67_Y45_N14
\DEAUDIO|dd2|LessThan2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|LessThan2~16_cout\ = CARRY((\DEAUDIO|dd2|Add2~12_combout\ & (\DEAUDIO|dd2|tmp\(10) & !\DEAUDIO|dd2|LessThan2~14_cout\)) # (!\DEAUDIO|dd2|Add2~12_combout\ & ((\DEAUDIO|dd2|tmp\(10)) # (!\DEAUDIO|dd2|LessThan2~14_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|Add2~12_combout\,
	datab => \DEAUDIO|dd2|tmp\(10),
	datad => VCC,
	cin => \DEAUDIO|dd2|LessThan2~14_cout\,
	cout => \DEAUDIO|dd2|LessThan2~16_cout\);

-- Location: LCCOMB_X67_Y45_N16
\DEAUDIO|dd2|LessThan2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|LessThan2~18_cout\ = CARRY((\DEAUDIO|dd2|Add2~14_combout\ & ((!\DEAUDIO|dd2|LessThan2~16_cout\) # (!\DEAUDIO|dd2|tmp\(11)))) # (!\DEAUDIO|dd2|Add2~14_combout\ & (!\DEAUDIO|dd2|tmp\(11) & !\DEAUDIO|dd2|LessThan2~16_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|Add2~14_combout\,
	datab => \DEAUDIO|dd2|tmp\(11),
	datad => VCC,
	cin => \DEAUDIO|dd2|LessThan2~16_cout\,
	cout => \DEAUDIO|dd2|LessThan2~18_cout\);

-- Location: LCCOMB_X67_Y45_N18
\DEAUDIO|dd2|LessThan2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|LessThan2~20_cout\ = CARRY((\DEAUDIO|dd2|Add2~16_combout\ & (\DEAUDIO|dd2|tmp\(12) & !\DEAUDIO|dd2|LessThan2~18_cout\)) # (!\DEAUDIO|dd2|Add2~16_combout\ & ((\DEAUDIO|dd2|tmp\(12)) # (!\DEAUDIO|dd2|LessThan2~18_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|Add2~16_combout\,
	datab => \DEAUDIO|dd2|tmp\(12),
	datad => VCC,
	cin => \DEAUDIO|dd2|LessThan2~18_cout\,
	cout => \DEAUDIO|dd2|LessThan2~20_cout\);

-- Location: LCCOMB_X67_Y45_N20
\DEAUDIO|dd2|LessThan2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|LessThan2~22_cout\ = CARRY((\DEAUDIO|dd2|tmp\(13) & (\DEAUDIO|dd2|Add2~18_combout\ & !\DEAUDIO|dd2|LessThan2~20_cout\)) # (!\DEAUDIO|dd2|tmp\(13) & ((\DEAUDIO|dd2|Add2~18_combout\) # (!\DEAUDIO|dd2|LessThan2~20_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|tmp\(13),
	datab => \DEAUDIO|dd2|Add2~18_combout\,
	datad => VCC,
	cin => \DEAUDIO|dd2|LessThan2~20_cout\,
	cout => \DEAUDIO|dd2|LessThan2~22_cout\);

-- Location: LCCOMB_X67_Y45_N22
\DEAUDIO|dd2|LessThan2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|LessThan2~24_cout\ = CARRY((\DEAUDIO|dd2|tmp\(14) & ((!\DEAUDIO|dd2|LessThan2~22_cout\) # (!\DEAUDIO|dd2|Add2~20_combout\))) # (!\DEAUDIO|dd2|tmp\(14) & (!\DEAUDIO|dd2|Add2~20_combout\ & !\DEAUDIO|dd2|LessThan2~22_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|tmp\(14),
	datab => \DEAUDIO|dd2|Add2~20_combout\,
	datad => VCC,
	cin => \DEAUDIO|dd2|LessThan2~22_cout\,
	cout => \DEAUDIO|dd2|LessThan2~24_cout\);

-- Location: LCCOMB_X67_Y45_N24
\DEAUDIO|dd2|LessThan2~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|LessThan2~25_combout\ = (\DEAUDIO|dd2|tmp\(15) & (!\DEAUDIO|dd2|LessThan2~24_cout\ & \DEAUDIO|dd2|Add2~22_combout\)) # (!\DEAUDIO|dd2|tmp\(15) & ((\DEAUDIO|dd2|Add2~22_combout\) # (!\DEAUDIO|dd2|LessThan2~24_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|tmp\(15),
	datad => \DEAUDIO|dd2|Add2~22_combout\,
	cin => \DEAUDIO|dd2|LessThan2~24_cout\,
	combout => \DEAUDIO|dd2|LessThan2~25_combout\);

-- Location: LCCOMB_X70_Y45_N6
\DEAUDIO|dd2|key_code1[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|key_code1[0]~4_combout\ = (\DEAUDIO|dd2|key_code1[0]~3_combout\ & (!\DEAUDIO|dd2|TT\(3) & ((\DEAUDIO|dd2|LessThan2~25_combout\) # (!\DEAUDIO|dd2|Add2~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|key_code1[0]~3_combout\,
	datab => \DEAUDIO|dd2|TT\(3),
	datac => \DEAUDIO|dd2|Add2~24_combout\,
	datad => \DEAUDIO|dd2|LessThan2~25_combout\,
	combout => \DEAUDIO|dd2|key_code1[0]~4_combout\);

-- Location: LCCOMB_X70_Y44_N20
\DEAUDIO|dd2|WideOr10~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideOr10~18_combout\ = (!\DEAUDIO|dd2|Equal32~2_combout\ & (((\DEAUDIO|dd2|step\(2)) # (!\DEAUDIO|dd2|Equal39~5_combout\)) # (!\DEAUDIO|dd2|step\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|step\(0),
	datab => \DEAUDIO|dd2|step\(2),
	datac => \DEAUDIO|dd2|Equal32~2_combout\,
	datad => \DEAUDIO|dd2|Equal39~5_combout\,
	combout => \DEAUDIO|dd2|WideOr10~18_combout\);

-- Location: LCCOMB_X70_Y44_N4
\DEAUDIO|dd2|WideOr15~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideOr15~6_combout\ = (\DEAUDIO|dd2|Equal24~3_combout\) # (((!\DEAUDIO|dd2|WideOr10~18_combout\) # (!\DEAUDIO|dd2|WideOr10~6_combout\)) # (!\DEAUDIO|dd2|WideOr10~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|Equal24~3_combout\,
	datab => \DEAUDIO|dd2|WideOr10~17_combout\,
	datac => \DEAUDIO|dd2|WideOr10~6_combout\,
	datad => \DEAUDIO|dd2|WideOr10~18_combout\,
	combout => \DEAUDIO|dd2|WideOr15~6_combout\);

-- Location: LCCOMB_X77_Y44_N14
\DEAUDIO|dd2|WideOr15~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideOr15~7_combout\ = ((\DEAUDIO|dd2|Equal17~4_combout\) # (!\DEAUDIO|dd2|WideOr6~10_combout\)) # (!\DEAUDIO|dd2|WideOr15~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|dd2|WideOr15~4_combout\,
	datac => \DEAUDIO|dd2|Equal17~4_combout\,
	datad => \DEAUDIO|dd2|WideOr6~10_combout\,
	combout => \DEAUDIO|dd2|WideOr15~7_combout\);

-- Location: LCCOMB_X77_Y44_N24
\DEAUDIO|dd2|WideOr15\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|WideOr15~combout\ = (\DEAUDIO|dd2|WideOr15~6_combout\) # (((\DEAUDIO|dd2|WideOr15~7_combout\) # (!\DEAUDIO|dd2|WideOr15~5_combout\)) # (!\DEAUDIO|dd2|WideOr15~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|WideOr15~6_combout\,
	datab => \DEAUDIO|dd2|WideOr15~3_combout\,
	datac => \DEAUDIO|dd2|WideOr15~7_combout\,
	datad => \DEAUDIO|dd2|WideOr15~5_combout\,
	combout => \DEAUDIO|dd2|WideOr15~combout\);

-- Location: LCCOMB_X77_Y44_N22
\DEAUDIO|dd2|TT[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|TT\(1) = (GLOBAL(\DEAUDIO|dd2|WideNor0~9clkctrl_outclk\) & ((!\DEAUDIO|dd2|WideOr15~combout\))) # (!GLOBAL(\DEAUDIO|dd2|WideNor0~9clkctrl_outclk\) & (\DEAUDIO|dd2|TT\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|TT\(1),
	datac => \DEAUDIO|dd2|WideOr15~combout\,
	datad => \DEAUDIO|dd2|WideNor0~9clkctrl_outclk\,
	combout => \DEAUDIO|dd2|TT\(1));

-- Location: LCCOMB_X68_Y45_N30
\DEAUDIO|dd2|key_code1[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|key_code1[1]~0_combout\ = (\DEAUDIO|dd2|TT\(3) & (\DEAUDIO|dd2|TT\(1) & (!\DEAUDIO|dd2|TT\(2) & !\DEAUDIO|dd2|TT\(0)))) # (!\DEAUDIO|dd2|TT\(3) & ((\DEAUDIO|dd2|TT\(2) & ((!\DEAUDIO|dd2|TT\(0)) # (!\DEAUDIO|dd2|TT\(1)))) # 
-- (!\DEAUDIO|dd2|TT\(2) & ((\DEAUDIO|dd2|TT\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|TT\(1),
	datab => \DEAUDIO|dd2|TT\(3),
	datac => \DEAUDIO|dd2|TT\(2),
	datad => \DEAUDIO|dd2|TT\(0),
	combout => \DEAUDIO|dd2|key_code1[1]~0_combout\);

-- Location: LCCOMB_X68_Y45_N12
\DEAUDIO|dd2|key_code1[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|key_code1[1]~1_combout\ = (\DEAUDIO|dd2|key_code1[1]~0_combout\ & ((\DEAUDIO|dd2|LessThan2~25_combout\) # (!\DEAUDIO|dd2|Add2~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|dd2|Add2~24_combout\,
	datac => \DEAUDIO|dd2|key_code1[1]~0_combout\,
	datad => \DEAUDIO|dd2|LessThan2~25_combout\,
	combout => \DEAUDIO|dd2|key_code1[1]~1_combout\);

-- Location: LCCOMB_X70_Y45_N4
\DEAUDIO|dd2|key_code1[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|key_code1[3]~5_combout\ = (!\DEAUDIO|dd2|TT\(3) & (\DEAUDIO|dd2|TT\(2) $ (((!\DEAUDIO|dd2|TT\(1) & \DEAUDIO|dd2|TT\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|TT\(1),
	datab => \DEAUDIO|dd2|TT\(0),
	datac => \DEAUDIO|dd2|TT\(3),
	datad => \DEAUDIO|dd2|TT\(2),
	combout => \DEAUDIO|dd2|key_code1[3]~5_combout\);

-- Location: LCCOMB_X69_Y45_N16
\DEAUDIO|dd2|key_code1[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|key_code1[3]~6_combout\ = (\DEAUDIO|dd2|key_code1[3]~5_combout\ & ((\DEAUDIO|dd2|LessThan2~25_combout\) # (!\DEAUDIO|dd2|Add2~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|key_code1[3]~5_combout\,
	datac => \DEAUDIO|dd2|Add2~24_combout\,
	datad => \DEAUDIO|dd2|LessThan2~25_combout\,
	combout => \DEAUDIO|dd2|key_code1[3]~6_combout\);

-- Location: LCCOMB_X68_Y45_N22
\DEAUDIO|dd2|key_code1[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|key_code1[4]~2_combout\ = (!\DEAUDIO|dd2|TT\(3) & ((\DEAUDIO|dd2|TT\(1) & (\DEAUDIO|dd2|TT\(2))) # (!\DEAUDIO|dd2|TT\(1) & ((\DEAUDIO|dd2|TT\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|TT\(1),
	datab => \DEAUDIO|dd2|TT\(3),
	datac => \DEAUDIO|dd2|TT\(2),
	datad => \DEAUDIO|dd2|TT\(0),
	combout => \DEAUDIO|dd2|key_code1[4]~2_combout\);

-- Location: LCCOMB_X68_Y45_N4
\DEAUDIO|st1|sound2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|st1|sound2~8_combout\ = ((\DEAUDIO|dd2|TT\(3)) # (\DEAUDIO|dd2|TT\(2) $ (\DEAUDIO|dd2|TT\(0)))) # (!\DEAUDIO|dd2|TT\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|TT\(1),
	datab => \DEAUDIO|dd2|TT\(3),
	datac => \DEAUDIO|dd2|TT\(2),
	datad => \DEAUDIO|dd2|TT\(0),
	combout => \DEAUDIO|st1|sound2~8_combout\);

-- Location: LCCOMB_X68_Y45_N26
\DEAUDIO|st1|sound2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|st1|sound2~9_combout\ = (\DEAUDIO|dd2|key_code1[4]~2_combout\ & (\DEAUDIO|dd2|Add2~24_combout\ & ((!\DEAUDIO|dd2|LessThan2~25_combout\)))) # (!\DEAUDIO|dd2|key_code1[4]~2_combout\ & ((\DEAUDIO|st1|sound2~8_combout\) # 
-- ((\DEAUDIO|dd2|Add2~24_combout\ & !\DEAUDIO|dd2|LessThan2~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|key_code1[4]~2_combout\,
	datab => \DEAUDIO|dd2|Add2~24_combout\,
	datac => \DEAUDIO|st1|sound2~8_combout\,
	datad => \DEAUDIO|dd2|LessThan2~25_combout\,
	combout => \DEAUDIO|st1|sound2~9_combout\);

-- Location: LCCOMB_X69_Y45_N18
\DEAUDIO|st1|sound2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|st1|sound2~10_combout\ = (\DEAUDIO|dd2|key_code1[1]~1_combout\ & (\DEAUDIO|st1|sound2~9_combout\ & (\DEAUDIO|dd2|key_code1[3]~6_combout\ $ (!\DEAUDIO|dd2|key_code1[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|key_code1[1]~1_combout\,
	datab => \DEAUDIO|dd2|key_code1[3]~6_combout\,
	datac => \DEAUDIO|st1|sound2~9_combout\,
	datad => \DEAUDIO|dd2|key_code1[0]~4_combout\,
	combout => \DEAUDIO|st1|sound2~10_combout\);

-- Location: LCCOMB_X68_Y45_N2
\DEAUDIO|st1|Equal36~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|st1|Equal36~5_combout\ = (\DEAUDIO|dd2|TT\(3)) # (\DEAUDIO|dd2|TT\(2) $ (((!\DEAUDIO|dd2|TT\(1) & !\DEAUDIO|dd2|TT\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|TT\(1),
	datab => \DEAUDIO|dd2|TT\(3),
	datac => \DEAUDIO|dd2|TT\(2),
	datad => \DEAUDIO|dd2|TT\(0),
	combout => \DEAUDIO|st1|Equal36~5_combout\);

-- Location: LCCOMB_X68_Y45_N24
\DEAUDIO|dd2|key_code[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|key_code[5]~0_combout\ = (\DEAUDIO|dd2|TT\(0) & (((\DEAUDIO|dd2|TT\(3)) # (!\DEAUDIO|dd2|TT\(2))))) # (!\DEAUDIO|dd2|TT\(0) & ((\DEAUDIO|dd2|TT\(3) $ (!\DEAUDIO|dd2|TT\(2))) # (!\DEAUDIO|dd2|TT\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|TT\(1),
	datab => \DEAUDIO|dd2|TT\(3),
	datac => \DEAUDIO|dd2|TT\(2),
	datad => \DEAUDIO|dd2|TT\(0),
	combout => \DEAUDIO|dd2|key_code[5]~0_combout\);

-- Location: LCCOMB_X67_Y45_N28
\DEAUDIO|st1|Equal36~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|st1|Equal36~2_combout\ = (\DEAUDIO|st1|Equal36~5_combout\ & (!\DEAUDIO|dd2|key_code[5]~0_combout\ & ((\DEAUDIO|dd2|LessThan2~25_combout\) # (!\DEAUDIO|dd2|Add2~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|st1|Equal36~5_combout\,
	datab => \DEAUDIO|dd2|Add2~24_combout\,
	datac => \DEAUDIO|dd2|key_code[5]~0_combout\,
	datad => \DEAUDIO|dd2|LessThan2~25_combout\,
	combout => \DEAUDIO|st1|Equal36~2_combout\);

-- Location: LCCOMB_X72_Y45_N4
\DEAUDIO|dd2|key_code1[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|key_code1[2]~7_combout\ = (!\DEAUDIO|dd2|TT\(3) & (\DEAUDIO|dd2|TT\(2) $ (!\DEAUDIO|dd2|TT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|TT\(3),
	datab => \DEAUDIO|dd2|TT\(2),
	datad => \DEAUDIO|dd2|TT\(0),
	combout => \DEAUDIO|dd2|key_code1[2]~7_combout\);

-- Location: LCCOMB_X69_Y45_N8
\DEAUDIO|dd2|key_code1[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|key_code1[2]~8_combout\ = (\DEAUDIO|dd2|key_code1[2]~7_combout\ & (\DEAUDIO|dd2|TT\(1) & ((\DEAUDIO|dd2|LessThan2~25_combout\) # (!\DEAUDIO|dd2|Add2~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|key_code1[2]~7_combout\,
	datab => \DEAUDIO|dd2|TT\(1),
	datac => \DEAUDIO|dd2|Add2~24_combout\,
	datad => \DEAUDIO|dd2|LessThan2~25_combout\,
	combout => \DEAUDIO|dd2|key_code1[2]~8_combout\);

-- Location: LCCOMB_X69_Y45_N10
\DEAUDIO|dd2|key_code1[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|key_code1[4]~9_combout\ = ((\DEAUDIO|dd2|Add2~24_combout\ & !\DEAUDIO|dd2|LessThan2~25_combout\)) # (!\DEAUDIO|dd2|key_code1[4]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|dd2|key_code1[4]~2_combout\,
	datac => \DEAUDIO|dd2|Add2~24_combout\,
	datad => \DEAUDIO|dd2|LessThan2~25_combout\,
	combout => \DEAUDIO|dd2|key_code1[4]~9_combout\);

-- Location: LCCOMB_X69_Y45_N4
\DEAUDIO|st1|Equal36~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|st1|Equal36~3_combout\ = (!\DEAUDIO|dd2|key_code1[1]~1_combout\ & (\DEAUDIO|dd2|key_code1[3]~6_combout\ & (\DEAUDIO|dd2|key_code1[2]~8_combout\ & !\DEAUDIO|dd2|key_code1[4]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|key_code1[1]~1_combout\,
	datab => \DEAUDIO|dd2|key_code1[3]~6_combout\,
	datac => \DEAUDIO|dd2|key_code1[2]~8_combout\,
	datad => \DEAUDIO|dd2|key_code1[4]~9_combout\,
	combout => \DEAUDIO|st1|Equal36~3_combout\);

-- Location: LCCOMB_X69_Y45_N30
\DEAUDIO|st1|sound2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|st1|sound2~11_combout\ = (\DEAUDIO|st1|Equal36~2_combout\ & ((\DEAUDIO|st1|sound2~10_combout\) # ((!\DEAUDIO|dd2|key_code1[0]~4_combout\ & \DEAUDIO|st1|Equal36~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|key_code1[0]~4_combout\,
	datab => \DEAUDIO|st1|sound2~10_combout\,
	datac => \DEAUDIO|st1|Equal36~2_combout\,
	datad => \DEAUDIO|st1|Equal36~3_combout\,
	combout => \DEAUDIO|st1|sound2~11_combout\);

-- Location: LCCOMB_X70_Y45_N16
\DEAUDIO|st1|Equal31~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|st1|Equal31~3_combout\ = (\DEAUDIO|dd2|Add2~24_combout\ & (\DEAUDIO|dd2|LessThan2~25_combout\ & (\DEAUDIO|dd2|TT\(1) $ (\DEAUDIO|dd2|TT\(0))))) # (!\DEAUDIO|dd2|Add2~24_combout\ & (\DEAUDIO|dd2|TT\(1) $ ((\DEAUDIO|dd2|TT\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|TT\(1),
	datab => \DEAUDIO|dd2|TT\(0),
	datac => \DEAUDIO|dd2|Add2~24_combout\,
	datad => \DEAUDIO|dd2|LessThan2~25_combout\,
	combout => \DEAUDIO|st1|Equal31~3_combout\);

-- Location: LCCOMB_X70_Y45_N26
\DEAUDIO|st1|Equal31~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|st1|Equal31~7_combout\ = (\DEAUDIO|dd2|TT\(2) & (!\DEAUDIO|dd2|TT\(3) & \DEAUDIO|st1|Equal31~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|TT\(2),
	datac => \DEAUDIO|dd2|TT\(3),
	datad => \DEAUDIO|st1|Equal31~3_combout\,
	combout => \DEAUDIO|st1|Equal31~7_combout\);

-- Location: LCCOMB_X69_Y45_N24
\DEAUDIO|st1|Equal36~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|st1|Equal36~4_combout\ = (\DEAUDIO|st1|Equal36~2_combout\ & (\DEAUDIO|st1|Equal36~3_combout\ & \DEAUDIO|dd2|key_code1[0]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|st1|Equal36~2_combout\,
	datac => \DEAUDIO|st1|Equal36~3_combout\,
	datad => \DEAUDIO|dd2|key_code1[0]~4_combout\,
	combout => \DEAUDIO|st1|Equal36~4_combout\);

-- Location: LCCOMB_X70_Y45_N24
\DEAUDIO|st1|sound2[10]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|st1|sound2[10]~37_combout\ = (!\DEAUDIO|st1|Equal36~4_combout\ & (((\DEAUDIO|dd2|key_code1[3]~6_combout\ & !\DEAUDIO|dd2|key_code1[0]~4_combout\)) # (!\DEAUDIO|st1|Equal31~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|key_code1[3]~6_combout\,
	datab => \DEAUDIO|dd2|key_code1[0]~4_combout\,
	datac => \DEAUDIO|st1|Equal31~7_combout\,
	datad => \DEAUDIO|st1|Equal36~4_combout\,
	combout => \DEAUDIO|st1|sound2[10]~37_combout\);

-- Location: LCCOMB_X70_Y45_N2
\DEAUDIO|st1|sound2[10]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|st1|sound2[10]~12_combout\ = (\DEAUDIO|st1|sound2~11_combout\ & \DEAUDIO|st1|sound2[10]~37_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|st1|sound2~11_combout\,
	datad => \DEAUDIO|st1|sound2[10]~37_combout\,
	combout => \DEAUDIO|st1|sound2[10]~12_combout\);

-- Location: LCCOMB_X70_Y45_N0
\DEAUDIO|st1|sound2[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|st1|sound2[7]~13_combout\ = (!\DEAUDIO|dd2|TT\(3) & ((\DEAUDIO|dd2|LessThan2~25_combout\) # (!\DEAUDIO|dd2|Add2~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|dd2|TT\(3),
	datac => \DEAUDIO|dd2|Add2~24_combout\,
	datad => \DEAUDIO|dd2|LessThan2~25_combout\,
	combout => \DEAUDIO|st1|sound2[7]~13_combout\);

-- Location: LCCOMB_X70_Y45_N30
\DEAUDIO|dd2|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|Equal3~0_combout\ = (!\DEAUDIO|dd2|TT\(0) & !\DEAUDIO|dd2|TT\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|dd2|TT\(0),
	datac => \DEAUDIO|dd2|TT\(1),
	combout => \DEAUDIO|dd2|Equal3~0_combout\);

-- Location: LCCOMB_X70_Y45_N14
\DEAUDIO|st1|sound2[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|st1|sound2[9]~14_combout\ = ((\DEAUDIO|st1|sound2[7]~13_combout\ & (\DEAUDIO|dd2|TT\(2) $ (!\DEAUDIO|dd2|Equal3~0_combout\)))) # (!\DEAUDIO|st1|sound2[10]~37_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|TT\(2),
	datab => \DEAUDIO|st1|sound2[7]~13_combout\,
	datac => \DEAUDIO|dd2|Equal3~0_combout\,
	datad => \DEAUDIO|st1|sound2[10]~37_combout\,
	combout => \DEAUDIO|st1|sound2[9]~14_combout\);

-- Location: LCCOMB_X72_Y45_N18
\DEAUDIO|st1|sound2[8]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|st1|sound2[8]~5_combout\ = (\DEAUDIO|dd2|Add2~24_combout\ & (\DEAUDIO|dd2|LessThan2~25_combout\ & (\DEAUDIO|dd2|TT\(1) $ (\DEAUDIO|dd2|TT\(0))))) # (!\DEAUDIO|dd2|Add2~24_combout\ & (\DEAUDIO|dd2|TT\(1) $ (((\DEAUDIO|dd2|TT\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|Add2~24_combout\,
	datab => \DEAUDIO|dd2|TT\(1),
	datac => \DEAUDIO|dd2|LessThan2~25_combout\,
	datad => \DEAUDIO|dd2|TT\(0),
	combout => \DEAUDIO|st1|sound2[8]~5_combout\);

-- Location: LCCOMB_X72_Y45_N0
\DEAUDIO|st1|sound2[8]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|st1|sound2[8]~38_combout\ = (\DEAUDIO|dd2|TT\(2) & (!\DEAUDIO|dd2|TT\(3) & \DEAUDIO|st1|sound2[8]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|dd2|TT\(2),
	datac => \DEAUDIO|dd2|TT\(3),
	datad => \DEAUDIO|st1|sound2[8]~5_combout\,
	combout => \DEAUDIO|st1|sound2[8]~38_combout\);

-- Location: LCCOMB_X70_Y45_N20
\DEAUDIO|st1|sound2~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|st1|sound2~15_combout\ = (\DEAUDIO|dd2|key_code1[1]~1_combout\ & (\DEAUDIO|dd2|key_code1[3]~6_combout\ & !\DEAUDIO|dd2|key_code1[2]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|key_code1[1]~1_combout\,
	datac => \DEAUDIO|dd2|key_code1[3]~6_combout\,
	datad => \DEAUDIO|dd2|key_code1[2]~8_combout\,
	combout => \DEAUDIO|st1|sound2~15_combout\);

-- Location: LCCOMB_X70_Y45_N18
\DEAUDIO|st1|sound2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|st1|sound2~16_combout\ = (\DEAUDIO|dd2|key_code1[0]~4_combout\ & (\DEAUDIO|st1|Equal36~2_combout\ & ((\DEAUDIO|st1|Equal36~3_combout\) # (\DEAUDIO|st1|sound2~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|key_code1[0]~4_combout\,
	datab => \DEAUDIO|st1|Equal36~2_combout\,
	datac => \DEAUDIO|st1|Equal36~3_combout\,
	datad => \DEAUDIO|st1|sound2~15_combout\,
	combout => \DEAUDIO|st1|sound2~16_combout\);

-- Location: LCCOMB_X70_Y45_N28
\DEAUDIO|st1|sound2[7]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|st1|sound2[7]~17_combout\ = (\DEAUDIO|dd2|TT\(1) & ((\DEAUDIO|dd2|TT\(2) & ((\DEAUDIO|st1|sound2~16_combout\))) # (!\DEAUDIO|dd2|TT\(2) & (\DEAUDIO|dd2|TT\(0))))) # (!\DEAUDIO|dd2|TT\(1) & (!\DEAUDIO|dd2|TT\(0) & ((\DEAUDIO|dd2|TT\(2)) # 
-- (\DEAUDIO|st1|sound2~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|TT\(2),
	datab => \DEAUDIO|dd2|TT\(0),
	datac => \DEAUDIO|dd2|TT\(1),
	datad => \DEAUDIO|st1|sound2~16_combout\,
	combout => \DEAUDIO|st1|sound2[7]~17_combout\);

-- Location: LCCOMB_X70_Y45_N10
\DEAUDIO|st1|sound2[7]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|st1|sound2[7]~36_combout\ = (!\DEAUDIO|dd2|TT\(3) & (\DEAUDIO|st1|sound2[7]~17_combout\ & ((\DEAUDIO|dd2|LessThan2~25_combout\) # (!\DEAUDIO|dd2|Add2~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|Add2~24_combout\,
	datab => \DEAUDIO|dd2|LessThan2~25_combout\,
	datac => \DEAUDIO|dd2|TT\(3),
	datad => \DEAUDIO|st1|sound2[7]~17_combout\,
	combout => \DEAUDIO|st1|sound2[7]~36_combout\);

-- Location: LCCOMB_X72_Y45_N10
\DEAUDIO|st1|sound2[6]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|st1|sound2[6]~18_combout\ = (!\DEAUDIO|dd2|TT\(3) & (\DEAUDIO|dd2|TT\(2) $ (\DEAUDIO|dd2|TT\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|TT\(3),
	datab => \DEAUDIO|dd2|TT\(2),
	datad => \DEAUDIO|dd2|TT\(1),
	combout => \DEAUDIO|st1|sound2[6]~18_combout\);

-- Location: LCCOMB_X68_Y45_N16
\DEAUDIO|dd2|LessThan2~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|dd2|LessThan2~27_combout\ = (\DEAUDIO|dd2|LessThan2~25_combout\) # (!\DEAUDIO|dd2|Add2~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|dd2|Add2~24_combout\,
	datad => \DEAUDIO|dd2|LessThan2~25_combout\,
	combout => \DEAUDIO|dd2|LessThan2~27_combout\);

-- Location: LCCOMB_X68_Y45_N0
\DEAUDIO|st1|sound2[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|st1|sound2[6]~20_combout\ = (!\DEAUDIO|dd2|key_code1[4]~2_combout\ & (\DEAUDIO|dd2|TT\(3) & (\DEAUDIO|dd2|key_code1[1]~0_combout\ & \DEAUDIO|dd2|LessThan2~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|key_code1[4]~2_combout\,
	datab => \DEAUDIO|dd2|TT\(3),
	datac => \DEAUDIO|dd2|key_code1[1]~0_combout\,
	datad => \DEAUDIO|dd2|LessThan2~27_combout\,
	combout => \DEAUDIO|st1|sound2[6]~20_combout\);

-- Location: LCCOMB_X68_Y45_N10
\DEAUDIO|st1|sound2[6]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|st1|sound2[6]~19_combout\ = (!\DEAUDIO|dd2|key_code[5]~0_combout\ & (\DEAUDIO|dd2|LessThan2~27_combout\ & (!\DEAUDIO|dd2|key_code1[0]~4_combout\ & !\DEAUDIO|dd2|key_code1[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|key_code[5]~0_combout\,
	datab => \DEAUDIO|dd2|LessThan2~27_combout\,
	datac => \DEAUDIO|dd2|key_code1[0]~4_combout\,
	datad => \DEAUDIO|dd2|key_code1[3]~6_combout\,
	combout => \DEAUDIO|st1|sound2[6]~19_combout\);

-- Location: LCCOMB_X68_Y45_N14
\DEAUDIO|st1|sound2[6]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|st1|sound2[6]~21_combout\ = (\DEAUDIO|dd2|LessThan2~27_combout\ & ((\DEAUDIO|st1|sound2[6]~18_combout\) # ((\DEAUDIO|st1|sound2[6]~20_combout\ & \DEAUDIO|st1|sound2[6]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|st1|sound2[6]~18_combout\,
	datab => \DEAUDIO|dd2|LessThan2~27_combout\,
	datac => \DEAUDIO|st1|sound2[6]~20_combout\,
	datad => \DEAUDIO|st1|sound2[6]~19_combout\,
	combout => \DEAUDIO|st1|sound2[6]~21_combout\);

-- Location: LCCOMB_X72_Y45_N12
\DEAUDIO|st1|sound2[5]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|st1|sound2[5]~22_combout\ = (!\DEAUDIO|dd2|TT\(3) & ((\DEAUDIO|dd2|TT\(0) & (!\DEAUDIO|dd2|TT\(2) & !\DEAUDIO|dd2|TT\(1))) # (!\DEAUDIO|dd2|TT\(0) & (\DEAUDIO|dd2|TT\(2) $ (\DEAUDIO|dd2|TT\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|TT\(0),
	datab => \DEAUDIO|dd2|TT\(2),
	datac => \DEAUDIO|dd2|TT\(3),
	datad => \DEAUDIO|dd2|TT\(1),
	combout => \DEAUDIO|st1|sound2[5]~22_combout\);

-- Location: LCCOMB_X69_Y45_N2
\DEAUDIO|st1|Equal31~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|st1|Equal31~6_combout\ = (\DEAUDIO|dd2|key_code1[1]~1_combout\ & (\DEAUDIO|st1|Equal36~2_combout\ & !\DEAUDIO|dd2|key_code1[2]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|key_code1[1]~1_combout\,
	datac => \DEAUDIO|st1|Equal36~2_combout\,
	datad => \DEAUDIO|dd2|key_code1[2]~8_combout\,
	combout => \DEAUDIO|st1|Equal31~6_combout\);

-- Location: LCCOMB_X69_Y45_N12
\DEAUDIO|st1|Equal32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|st1|Equal32~0_combout\ = (!\DEAUDIO|dd2|key_code1[4]~9_combout\ & (\DEAUDIO|dd2|key_code1[3]~6_combout\ & (\DEAUDIO|dd2|key_code1[0]~4_combout\ & \DEAUDIO|st1|Equal31~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|key_code1[4]~9_combout\,
	datab => \DEAUDIO|dd2|key_code1[3]~6_combout\,
	datac => \DEAUDIO|dd2|key_code1[0]~4_combout\,
	datad => \DEAUDIO|st1|Equal31~6_combout\,
	combout => \DEAUDIO|st1|Equal32~0_combout\);

-- Location: LCCOMB_X69_Y45_N6
\DEAUDIO|st1|sound2~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|st1|sound2~23_combout\ = (\DEAUDIO|st1|Equal36~4_combout\) # ((\DEAUDIO|st1|sound2~11_combout\) # (\DEAUDIO|st1|Equal32~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|st1|Equal36~4_combout\,
	datac => \DEAUDIO|st1|sound2~11_combout\,
	datad => \DEAUDIO|st1|Equal32~0_combout\,
	combout => \DEAUDIO|st1|sound2~23_combout\);

-- Location: LCCOMB_X69_Y45_N20
\DEAUDIO|st1|sound2[5]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|st1|sound2[5]~24_combout\ = (\DEAUDIO|dd2|LessThan2~27_combout\ & ((\DEAUDIO|st1|sound2[5]~22_combout\) # ((!\DEAUDIO|st1|sound2[6]~18_combout\ & \DEAUDIO|st1|sound2~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|st1|sound2[5]~22_combout\,
	datab => \DEAUDIO|st1|sound2[6]~18_combout\,
	datac => \DEAUDIO|dd2|LessThan2~27_combout\,
	datad => \DEAUDIO|st1|sound2~23_combout\,
	combout => \DEAUDIO|st1|sound2[5]~24_combout\);

-- Location: LCCOMB_X69_Y45_N26
\DEAUDIO|st1|sound2[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|st1|sound2[4]~25_combout\ = (\DEAUDIO|dd2|TT\(1) & ((\DEAUDIO|dd2|TT\(2) & ((\DEAUDIO|st1|Equal32~0_combout\))) # (!\DEAUDIO|dd2|TT\(2) & (!\DEAUDIO|dd2|TT\(0))))) # (!\DEAUDIO|dd2|TT\(1) & (\DEAUDIO|dd2|TT\(0) $ ((\DEAUDIO|dd2|TT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011000010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|TT\(1),
	datab => \DEAUDIO|dd2|TT\(0),
	datac => \DEAUDIO|dd2|TT\(2),
	datad => \DEAUDIO|st1|Equal32~0_combout\,
	combout => \DEAUDIO|st1|sound2[4]~25_combout\);

-- Location: LCCOMB_X69_Y45_N0
\DEAUDIO|st1|sound2[4]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|st1|sound2[4]~26_combout\ = (\DEAUDIO|dd2|LessThan2~27_combout\ & ((\DEAUDIO|dd2|TT\(3) & (\DEAUDIO|st1|Equal32~0_combout\)) # (!\DEAUDIO|dd2|TT\(3) & ((\DEAUDIO|st1|sound2[4]~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|st1|Equal32~0_combout\,
	datab => \DEAUDIO|dd2|TT\(3),
	datac => \DEAUDIO|st1|sound2[4]~25_combout\,
	datad => \DEAUDIO|dd2|LessThan2~27_combout\,
	combout => \DEAUDIO|st1|sound2[4]~26_combout\);

-- Location: LCCOMB_X69_Y45_N22
\DEAUDIO|st1|sound2[3]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|st1|sound2[3]~27_combout\ = (\DEAUDIO|st1|Equal36~2_combout\ & ((\DEAUDIO|st1|Equal36~3_combout\) # (\DEAUDIO|st1|sound2~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|st1|Equal36~2_combout\,
	datac => \DEAUDIO|st1|Equal36~3_combout\,
	datad => \DEAUDIO|st1|sound2~10_combout\,
	combout => \DEAUDIO|st1|sound2[3]~27_combout\);

-- Location: LCCOMB_X72_Y45_N6
\DEAUDIO|st1|sound2[3]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|st1|sound2[3]~28_combout\ = (\DEAUDIO|dd2|TT\(2) & (\DEAUDIO|dd2|TT\(0) & ((\DEAUDIO|st1|sound2[3]~27_combout\) # (!\DEAUDIO|dd2|TT\(1))))) # (!\DEAUDIO|dd2|TT\(2) & (((\DEAUDIO|dd2|TT\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|TT\(0),
	datab => \DEAUDIO|dd2|TT\(1),
	datac => \DEAUDIO|dd2|TT\(2),
	datad => \DEAUDIO|st1|sound2[3]~27_combout\,
	combout => \DEAUDIO|st1|sound2[3]~28_combout\);

-- Location: LCCOMB_X72_Y45_N16
\DEAUDIO|st1|sound2[3]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|st1|sound2[3]~29_combout\ = (\DEAUDIO|dd2|LessThan2~27_combout\ & ((\DEAUDIO|dd2|TT\(3) & (\DEAUDIO|st1|sound2[3]~27_combout\)) # (!\DEAUDIO|dd2|TT\(3) & ((\DEAUDIO|st1|sound2[3]~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|LessThan2~27_combout\,
	datab => \DEAUDIO|dd2|TT\(3),
	datac => \DEAUDIO|st1|sound2[3]~27_combout\,
	datad => \DEAUDIO|st1|sound2[3]~28_combout\,
	combout => \DEAUDIO|st1|sound2[3]~29_combout\);

-- Location: LCCOMB_X70_Y45_N22
\DEAUDIO|st1|sound2[2]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|st1|sound2[2]~30_combout\ = (\DEAUDIO|st1|sound2[7]~13_combout\ & ((\DEAUDIO|dd2|TT\(2) & ((\DEAUDIO|dd2|TT\(0)) # (\DEAUDIO|dd2|TT\(1)))) # (!\DEAUDIO|dd2|TT\(2) & ((!\DEAUDIO|dd2|TT\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|TT\(2),
	datab => \DEAUDIO|dd2|TT\(0),
	datac => \DEAUDIO|dd2|TT\(1),
	datad => \DEAUDIO|st1|sound2[7]~13_combout\,
	combout => \DEAUDIO|st1|sound2[2]~30_combout\);

-- Location: LCCOMB_X70_Y45_N8
\DEAUDIO|st1|sound2[2]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|st1|sound2[2]~31_combout\ = (\DEAUDIO|st1|sound2[2]~30_combout\ & ((\DEAUDIO|st1|sound2~16_combout\) # ((!\DEAUDIO|dd2|TT\(1) & \DEAUDIO|dd2|TT\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|TT\(1),
	datab => \DEAUDIO|dd2|TT\(0),
	datac => \DEAUDIO|st1|sound2[2]~30_combout\,
	datad => \DEAUDIO|st1|sound2~16_combout\,
	combout => \DEAUDIO|st1|sound2[2]~31_combout\);

-- Location: LCCOMB_X68_Y45_N28
\DEAUDIO|st1|sound2[1]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|st1|sound2[1]~32_combout\ = (\DEAUDIO|dd2|LessThan2~27_combout\ & ((\DEAUDIO|dd2|TT\(2)) # ((\DEAUDIO|dd2|TT\(3)) # (!\DEAUDIO|dd2|TT\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|TT\(2),
	datab => \DEAUDIO|dd2|TT\(0),
	datac => \DEAUDIO|dd2|TT\(3),
	datad => \DEAUDIO|dd2|LessThan2~27_combout\,
	combout => \DEAUDIO|st1|sound2[1]~32_combout\);

-- Location: LCCOMB_X69_Y45_N28
\DEAUDIO|st1|sound2[1]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|st1|sound2[1]~33_combout\ = (\DEAUDIO|st1|Equal36~4_combout\) # ((!\DEAUDIO|dd2|TT\(3) & (\DEAUDIO|dd2|TT\(1) $ (\DEAUDIO|dd2|TT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|TT\(3),
	datab => \DEAUDIO|dd2|TT\(1),
	datac => \DEAUDIO|dd2|TT\(2),
	datad => \DEAUDIO|st1|Equal36~4_combout\,
	combout => \DEAUDIO|st1|sound2[1]~33_combout\);

-- Location: LCCOMB_X69_Y45_N14
\DEAUDIO|st1|sound2[1]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|st1|sound2[1]~34_combout\ = (\DEAUDIO|st1|sound2[1]~32_combout\ & ((\DEAUDIO|st1|Equal32~0_combout\) # ((\DEAUDIO|st1|sound2~11_combout\) # (\DEAUDIO|st1|sound2[1]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|st1|Equal32~0_combout\,
	datab => \DEAUDIO|st1|sound2[1]~32_combout\,
	datac => \DEAUDIO|st1|sound2~11_combout\,
	datad => \DEAUDIO|st1|sound2[1]~33_combout\,
	combout => \DEAUDIO|st1|sound2[1]~34_combout\);

-- Location: LCCOMB_X68_Y45_N18
\DEAUDIO|st1|sound2[0]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|st1|sound2[0]~35_combout\ = ((\DEAUDIO|dd2|TT\(3)) # ((\DEAUDIO|dd2|TT\(2)) # (!\DEAUDIO|dd2|LessThan2~27_combout\))) # (!\DEAUDIO|dd2|TT\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|TT\(1),
	datab => \DEAUDIO|dd2|TT\(3),
	datac => \DEAUDIO|dd2|TT\(2),
	datad => \DEAUDIO|dd2|LessThan2~27_combout\,
	combout => \DEAUDIO|st1|sound2[0]~35_combout\);

-- Location: LCCOMB_X73_Y45_N0
\DEAUDIO|ad1|ramp2[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|ramp2[0]~16_combout\ = (\DEAUDIO|st1|sound2[0]~35_combout\ & (\DEAUDIO|ad1|ramp2\(0) $ (VCC))) # (!\DEAUDIO|st1|sound2[0]~35_combout\ & (\DEAUDIO|ad1|ramp2\(0) & VCC))
-- \DEAUDIO|ad1|ramp2[0]~17\ = CARRY((\DEAUDIO|st1|sound2[0]~35_combout\ & \DEAUDIO|ad1|ramp2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|st1|sound2[0]~35_combout\,
	datab => \DEAUDIO|ad1|ramp2\(0),
	datad => VCC,
	combout => \DEAUDIO|ad1|ramp2[0]~16_combout\,
	cout => \DEAUDIO|ad1|ramp2[0]~17\);

-- Location: LCCOMB_X68_Y45_N20
\DEAUDIO|st1|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|st1|Equal1~3_combout\ = (\DEAUDIO|dd2|TT\(2) & (((\DEAUDIO|dd2|TT\(3))))) # (!\DEAUDIO|dd2|TT\(2) & ((\DEAUDIO|dd2|TT\(0) & ((\DEAUDIO|dd2|TT\(3)))) # (!\DEAUDIO|dd2|TT\(0) & (!\DEAUDIO|dd2|TT\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|TT\(1),
	datab => \DEAUDIO|dd2|TT\(3),
	datac => \DEAUDIO|dd2|TT\(2),
	datad => \DEAUDIO|dd2|TT\(0),
	combout => \DEAUDIO|st1|Equal1~3_combout\);

-- Location: LCCOMB_X68_Y45_N6
\DEAUDIO|st1|Equal1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|st1|Equal1~4_combout\ = (\DEAUDIO|st1|Equal1~3_combout\) # ((\DEAUDIO|dd2|Add2~24_combout\ & !\DEAUDIO|dd2|LessThan2~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|dd2|Add2~24_combout\,
	datac => \DEAUDIO|st1|Equal1~3_combout\,
	datad => \DEAUDIO|dd2|LessThan2~25_combout\,
	combout => \DEAUDIO|st1|Equal1~4_combout\);

-- Location: LCCOMB_X68_Y45_N8
\DEAUDIO|st1|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|st1|Equal1~2_combout\ = (!\DEAUDIO|dd2|key_code1[1]~1_combout\ & (\DEAUDIO|st1|sound2~9_combout\ & \DEAUDIO|st1|Equal1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|dd2|key_code1[1]~1_combout\,
	datac => \DEAUDIO|st1|sound2~9_combout\,
	datad => \DEAUDIO|st1|Equal1~4_combout\,
	combout => \DEAUDIO|st1|Equal1~2_combout\);

-- Location: LCCOMB_X73_Y45_N20
\DEAUDIO|ad1|ramp2[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|ramp2[10]~36_combout\ = ((\DEAUDIO|st1|sound2[10]~12_combout\ $ (\DEAUDIO|ad1|ramp2\(10) $ (!\DEAUDIO|ad1|ramp2[9]~35\)))) # (GND)
-- \DEAUDIO|ad1|ramp2[10]~37\ = CARRY((\DEAUDIO|st1|sound2[10]~12_combout\ & ((\DEAUDIO|ad1|ramp2\(10)) # (!\DEAUDIO|ad1|ramp2[9]~35\))) # (!\DEAUDIO|st1|sound2[10]~12_combout\ & (\DEAUDIO|ad1|ramp2\(10) & !\DEAUDIO|ad1|ramp2[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|st1|sound2[10]~12_combout\,
	datab => \DEAUDIO|ad1|ramp2\(10),
	datad => VCC,
	cin => \DEAUDIO|ad1|ramp2[9]~35\,
	combout => \DEAUDIO|ad1|ramp2[10]~36_combout\,
	cout => \DEAUDIO|ad1|ramp2[10]~37\);

-- Location: LCCOMB_X73_Y45_N22
\DEAUDIO|ad1|ramp2[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|ramp2[11]~38_combout\ = (\DEAUDIO|ad1|ramp2\(11) & (!\DEAUDIO|ad1|ramp2[10]~37\)) # (!\DEAUDIO|ad1|ramp2\(11) & ((\DEAUDIO|ad1|ramp2[10]~37\) # (GND)))
-- \DEAUDIO|ad1|ramp2[11]~39\ = CARRY((!\DEAUDIO|ad1|ramp2[10]~37\) # (!\DEAUDIO|ad1|ramp2\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(11),
	datad => VCC,
	cin => \DEAUDIO|ad1|ramp2[10]~37\,
	combout => \DEAUDIO|ad1|ramp2[11]~38_combout\,
	cout => \DEAUDIO|ad1|ramp2[11]~39\);

-- Location: FF_X73_Y45_N23
\DEAUDIO|ad1|ramp2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|ad1|ALT_INV_LRCK_1X~clkctrl_outclk\,
	d => \DEAUDIO|ad1|ramp2[11]~38_combout\,
	clrn => \DEAUDIO|st1|ALT_INV_Equal1~2_combout\,
	sclr => \DEAUDIO|ad1|LessThan3~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|ad1|ramp2\(11));

-- Location: LCCOMB_X73_Y45_N24
\DEAUDIO|ad1|ramp2[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|ramp2[12]~40_combout\ = (\DEAUDIO|ad1|ramp2\(12) & (\DEAUDIO|ad1|ramp2[11]~39\ $ (GND))) # (!\DEAUDIO|ad1|ramp2\(12) & (!\DEAUDIO|ad1|ramp2[11]~39\ & VCC))
-- \DEAUDIO|ad1|ramp2[12]~41\ = CARRY((\DEAUDIO|ad1|ramp2\(12) & !\DEAUDIO|ad1|ramp2[11]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|ad1|ramp2\(12),
	datad => VCC,
	cin => \DEAUDIO|ad1|ramp2[11]~39\,
	combout => \DEAUDIO|ad1|ramp2[12]~40_combout\,
	cout => \DEAUDIO|ad1|ramp2[12]~41\);

-- Location: FF_X73_Y45_N25
\DEAUDIO|ad1|ramp2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|ad1|ALT_INV_LRCK_1X~clkctrl_outclk\,
	d => \DEAUDIO|ad1|ramp2[12]~40_combout\,
	clrn => \DEAUDIO|st1|ALT_INV_Equal1~2_combout\,
	sclr => \DEAUDIO|ad1|LessThan3~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|ad1|ramp2\(12));

-- Location: LCCOMB_X73_Y45_N26
\DEAUDIO|ad1|ramp2[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|ramp2[13]~42_combout\ = (\DEAUDIO|ad1|ramp2\(13) & (!\DEAUDIO|ad1|ramp2[12]~41\)) # (!\DEAUDIO|ad1|ramp2\(13) & ((\DEAUDIO|ad1|ramp2[12]~41\) # (GND)))
-- \DEAUDIO|ad1|ramp2[13]~43\ = CARRY((!\DEAUDIO|ad1|ramp2[12]~41\) # (!\DEAUDIO|ad1|ramp2\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(13),
	datad => VCC,
	cin => \DEAUDIO|ad1|ramp2[12]~41\,
	combout => \DEAUDIO|ad1|ramp2[13]~42_combout\,
	cout => \DEAUDIO|ad1|ramp2[13]~43\);

-- Location: FF_X73_Y45_N27
\DEAUDIO|ad1|ramp2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|ad1|ALT_INV_LRCK_1X~clkctrl_outclk\,
	d => \DEAUDIO|ad1|ramp2[13]~42_combout\,
	clrn => \DEAUDIO|st1|ALT_INV_Equal1~2_combout\,
	sclr => \DEAUDIO|ad1|LessThan3~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|ad1|ramp2\(13));

-- Location: LCCOMB_X73_Y45_N28
\DEAUDIO|ad1|ramp2[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|ramp2[14]~44_combout\ = (\DEAUDIO|ad1|ramp2\(14) & (\DEAUDIO|ad1|ramp2[13]~43\ $ (GND))) # (!\DEAUDIO|ad1|ramp2\(14) & (!\DEAUDIO|ad1|ramp2[13]~43\ & VCC))
-- \DEAUDIO|ad1|ramp2[14]~45\ = CARRY((\DEAUDIO|ad1|ramp2\(14) & !\DEAUDIO|ad1|ramp2[13]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|ad1|ramp2\(14),
	datad => VCC,
	cin => \DEAUDIO|ad1|ramp2[13]~43\,
	combout => \DEAUDIO|ad1|ramp2[14]~44_combout\,
	cout => \DEAUDIO|ad1|ramp2[14]~45\);

-- Location: FF_X73_Y45_N29
\DEAUDIO|ad1|ramp2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|ad1|ALT_INV_LRCK_1X~clkctrl_outclk\,
	d => \DEAUDIO|ad1|ramp2[14]~44_combout\,
	clrn => \DEAUDIO|st1|ALT_INV_Equal1~2_combout\,
	sclr => \DEAUDIO|ad1|LessThan3~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|ad1|ramp2\(14));

-- Location: LCCOMB_X73_Y45_N30
\DEAUDIO|ad1|ramp2[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|ramp2[15]~46_combout\ = \DEAUDIO|ad1|ramp2\(15) $ (\DEAUDIO|ad1|ramp2[14]~45\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(15),
	cin => \DEAUDIO|ad1|ramp2[14]~45\,
	combout => \DEAUDIO|ad1|ramp2[15]~46_combout\);

-- Location: FF_X73_Y45_N31
\DEAUDIO|ad1|ramp2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|ad1|ALT_INV_LRCK_1X~clkctrl_outclk\,
	d => \DEAUDIO|ad1|ramp2[15]~46_combout\,
	clrn => \DEAUDIO|st1|ALT_INV_Equal1~2_combout\,
	sclr => \DEAUDIO|ad1|LessThan3~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|ad1|ramp2\(15));

-- Location: LCCOMB_X74_Y45_N6
\DEAUDIO|ad1|LessThan3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|LessThan3~0_combout\ = (\DEAUDIO|ad1|ramp2\(1)) # ((\DEAUDIO|ad1|ramp2\(3)) # ((\DEAUDIO|ad1|ramp2\(0)) # (\DEAUDIO|ad1|ramp2\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(1),
	datab => \DEAUDIO|ad1|ramp2\(3),
	datac => \DEAUDIO|ad1|ramp2\(0),
	datad => \DEAUDIO|ad1|ramp2\(2),
	combout => \DEAUDIO|ad1|LessThan3~0_combout\);

-- Location: LCCOMB_X74_Y45_N16
\DEAUDIO|ad1|LessThan3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|LessThan3~1_combout\ = (\DEAUDIO|ad1|ramp2\(6) & (\DEAUDIO|ad1|ramp2\(5) & ((\DEAUDIO|ad1|ramp2\(4)) # (\DEAUDIO|ad1|LessThan3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(4),
	datab => \DEAUDIO|ad1|ramp2\(6),
	datac => \DEAUDIO|ad1|ramp2\(5),
	datad => \DEAUDIO|ad1|LessThan3~0_combout\,
	combout => \DEAUDIO|ad1|LessThan3~1_combout\);

-- Location: LCCOMB_X74_Y45_N10
\DEAUDIO|ad1|LessThan3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|LessThan3~2_combout\ = (\DEAUDIO|ad1|ramp2\(9) & ((\DEAUDIO|ad1|ramp2\(7)) # ((\DEAUDIO|ad1|ramp2\(8)) # (\DEAUDIO|ad1|LessThan3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(7),
	datab => \DEAUDIO|ad1|ramp2\(9),
	datac => \DEAUDIO|ad1|ramp2\(8),
	datad => \DEAUDIO|ad1|LessThan3~1_combout\,
	combout => \DEAUDIO|ad1|LessThan3~2_combout\);

-- Location: LCCOMB_X74_Y45_N20
\DEAUDIO|ad1|LessThan3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|LessThan3~3_combout\ = (\DEAUDIO|ad1|ramp2\(12)) # ((\DEAUDIO|ad1|ramp2\(11) & ((\DEAUDIO|ad1|ramp2\(10)) # (\DEAUDIO|ad1|LessThan3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(12),
	datab => \DEAUDIO|ad1|ramp2\(11),
	datac => \DEAUDIO|ad1|ramp2\(10),
	datad => \DEAUDIO|ad1|LessThan3~2_combout\,
	combout => \DEAUDIO|ad1|LessThan3~3_combout\);

-- Location: LCCOMB_X74_Y45_N30
\DEAUDIO|ad1|LessThan3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|LessThan3~4_combout\ = (\DEAUDIO|ad1|ramp2\(14) & (\DEAUDIO|ad1|ramp2\(15) & (\DEAUDIO|ad1|ramp2\(13) & \DEAUDIO|ad1|LessThan3~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(14),
	datab => \DEAUDIO|ad1|ramp2\(15),
	datac => \DEAUDIO|ad1|ramp2\(13),
	datad => \DEAUDIO|ad1|LessThan3~3_combout\,
	combout => \DEAUDIO|ad1|LessThan3~4_combout\);

-- Location: FF_X73_Y45_N1
\DEAUDIO|ad1|ramp2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|ad1|ALT_INV_LRCK_1X~clkctrl_outclk\,
	d => \DEAUDIO|ad1|ramp2[0]~16_combout\,
	clrn => \DEAUDIO|st1|ALT_INV_Equal1~2_combout\,
	sclr => \DEAUDIO|ad1|LessThan3~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|ad1|ramp2\(0));

-- Location: LCCOMB_X73_Y45_N2
\DEAUDIO|ad1|ramp2[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|ramp2[1]~18_combout\ = (\DEAUDIO|st1|sound2[1]~34_combout\ & ((\DEAUDIO|ad1|ramp2\(1) & (\DEAUDIO|ad1|ramp2[0]~17\ & VCC)) # (!\DEAUDIO|ad1|ramp2\(1) & (!\DEAUDIO|ad1|ramp2[0]~17\)))) # (!\DEAUDIO|st1|sound2[1]~34_combout\ & 
-- ((\DEAUDIO|ad1|ramp2\(1) & (!\DEAUDIO|ad1|ramp2[0]~17\)) # (!\DEAUDIO|ad1|ramp2\(1) & ((\DEAUDIO|ad1|ramp2[0]~17\) # (GND)))))
-- \DEAUDIO|ad1|ramp2[1]~19\ = CARRY((\DEAUDIO|st1|sound2[1]~34_combout\ & (!\DEAUDIO|ad1|ramp2\(1) & !\DEAUDIO|ad1|ramp2[0]~17\)) # (!\DEAUDIO|st1|sound2[1]~34_combout\ & ((!\DEAUDIO|ad1|ramp2[0]~17\) # (!\DEAUDIO|ad1|ramp2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|st1|sound2[1]~34_combout\,
	datab => \DEAUDIO|ad1|ramp2\(1),
	datad => VCC,
	cin => \DEAUDIO|ad1|ramp2[0]~17\,
	combout => \DEAUDIO|ad1|ramp2[1]~18_combout\,
	cout => \DEAUDIO|ad1|ramp2[1]~19\);

-- Location: FF_X73_Y45_N3
\DEAUDIO|ad1|ramp2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|ad1|ALT_INV_LRCK_1X~clkctrl_outclk\,
	d => \DEAUDIO|ad1|ramp2[1]~18_combout\,
	clrn => \DEAUDIO|st1|ALT_INV_Equal1~2_combout\,
	sclr => \DEAUDIO|ad1|LessThan3~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|ad1|ramp2\(1));

-- Location: LCCOMB_X73_Y45_N4
\DEAUDIO|ad1|ramp2[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|ramp2[2]~20_combout\ = ((\DEAUDIO|st1|sound2[2]~31_combout\ $ (\DEAUDIO|ad1|ramp2\(2) $ (!\DEAUDIO|ad1|ramp2[1]~19\)))) # (GND)
-- \DEAUDIO|ad1|ramp2[2]~21\ = CARRY((\DEAUDIO|st1|sound2[2]~31_combout\ & ((\DEAUDIO|ad1|ramp2\(2)) # (!\DEAUDIO|ad1|ramp2[1]~19\))) # (!\DEAUDIO|st1|sound2[2]~31_combout\ & (\DEAUDIO|ad1|ramp2\(2) & !\DEAUDIO|ad1|ramp2[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|st1|sound2[2]~31_combout\,
	datab => \DEAUDIO|ad1|ramp2\(2),
	datad => VCC,
	cin => \DEAUDIO|ad1|ramp2[1]~19\,
	combout => \DEAUDIO|ad1|ramp2[2]~20_combout\,
	cout => \DEAUDIO|ad1|ramp2[2]~21\);

-- Location: FF_X73_Y45_N5
\DEAUDIO|ad1|ramp2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|ad1|ALT_INV_LRCK_1X~clkctrl_outclk\,
	d => \DEAUDIO|ad1|ramp2[2]~20_combout\,
	clrn => \DEAUDIO|st1|ALT_INV_Equal1~2_combout\,
	sclr => \DEAUDIO|ad1|LessThan3~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|ad1|ramp2\(2));

-- Location: LCCOMB_X73_Y45_N6
\DEAUDIO|ad1|ramp2[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|ramp2[3]~22_combout\ = (\DEAUDIO|st1|sound2[3]~29_combout\ & ((\DEAUDIO|ad1|ramp2\(3) & (\DEAUDIO|ad1|ramp2[2]~21\ & VCC)) # (!\DEAUDIO|ad1|ramp2\(3) & (!\DEAUDIO|ad1|ramp2[2]~21\)))) # (!\DEAUDIO|st1|sound2[3]~29_combout\ & 
-- ((\DEAUDIO|ad1|ramp2\(3) & (!\DEAUDIO|ad1|ramp2[2]~21\)) # (!\DEAUDIO|ad1|ramp2\(3) & ((\DEAUDIO|ad1|ramp2[2]~21\) # (GND)))))
-- \DEAUDIO|ad1|ramp2[3]~23\ = CARRY((\DEAUDIO|st1|sound2[3]~29_combout\ & (!\DEAUDIO|ad1|ramp2\(3) & !\DEAUDIO|ad1|ramp2[2]~21\)) # (!\DEAUDIO|st1|sound2[3]~29_combout\ & ((!\DEAUDIO|ad1|ramp2[2]~21\) # (!\DEAUDIO|ad1|ramp2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|st1|sound2[3]~29_combout\,
	datab => \DEAUDIO|ad1|ramp2\(3),
	datad => VCC,
	cin => \DEAUDIO|ad1|ramp2[2]~21\,
	combout => \DEAUDIO|ad1|ramp2[3]~22_combout\,
	cout => \DEAUDIO|ad1|ramp2[3]~23\);

-- Location: FF_X73_Y45_N7
\DEAUDIO|ad1|ramp2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|ad1|ALT_INV_LRCK_1X~clkctrl_outclk\,
	d => \DEAUDIO|ad1|ramp2[3]~22_combout\,
	clrn => \DEAUDIO|st1|ALT_INV_Equal1~2_combout\,
	sclr => \DEAUDIO|ad1|LessThan3~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|ad1|ramp2\(3));

-- Location: LCCOMB_X73_Y45_N8
\DEAUDIO|ad1|ramp2[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|ramp2[4]~24_combout\ = ((\DEAUDIO|st1|sound2[4]~26_combout\ $ (\DEAUDIO|ad1|ramp2\(4) $ (!\DEAUDIO|ad1|ramp2[3]~23\)))) # (GND)
-- \DEAUDIO|ad1|ramp2[4]~25\ = CARRY((\DEAUDIO|st1|sound2[4]~26_combout\ & ((\DEAUDIO|ad1|ramp2\(4)) # (!\DEAUDIO|ad1|ramp2[3]~23\))) # (!\DEAUDIO|st1|sound2[4]~26_combout\ & (\DEAUDIO|ad1|ramp2\(4) & !\DEAUDIO|ad1|ramp2[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|st1|sound2[4]~26_combout\,
	datab => \DEAUDIO|ad1|ramp2\(4),
	datad => VCC,
	cin => \DEAUDIO|ad1|ramp2[3]~23\,
	combout => \DEAUDIO|ad1|ramp2[4]~24_combout\,
	cout => \DEAUDIO|ad1|ramp2[4]~25\);

-- Location: FF_X73_Y45_N9
\DEAUDIO|ad1|ramp2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|ad1|ALT_INV_LRCK_1X~clkctrl_outclk\,
	d => \DEAUDIO|ad1|ramp2[4]~24_combout\,
	clrn => \DEAUDIO|st1|ALT_INV_Equal1~2_combout\,
	sclr => \DEAUDIO|ad1|LessThan3~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|ad1|ramp2\(4));

-- Location: LCCOMB_X73_Y45_N10
\DEAUDIO|ad1|ramp2[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|ramp2[5]~26_combout\ = (\DEAUDIO|ad1|ramp2\(5) & ((\DEAUDIO|st1|sound2[5]~24_combout\ & (\DEAUDIO|ad1|ramp2[4]~25\ & VCC)) # (!\DEAUDIO|st1|sound2[5]~24_combout\ & (!\DEAUDIO|ad1|ramp2[4]~25\)))) # (!\DEAUDIO|ad1|ramp2\(5) & 
-- ((\DEAUDIO|st1|sound2[5]~24_combout\ & (!\DEAUDIO|ad1|ramp2[4]~25\)) # (!\DEAUDIO|st1|sound2[5]~24_combout\ & ((\DEAUDIO|ad1|ramp2[4]~25\) # (GND)))))
-- \DEAUDIO|ad1|ramp2[5]~27\ = CARRY((\DEAUDIO|ad1|ramp2\(5) & (!\DEAUDIO|st1|sound2[5]~24_combout\ & !\DEAUDIO|ad1|ramp2[4]~25\)) # (!\DEAUDIO|ad1|ramp2\(5) & ((!\DEAUDIO|ad1|ramp2[4]~25\) # (!\DEAUDIO|st1|sound2[5]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(5),
	datab => \DEAUDIO|st1|sound2[5]~24_combout\,
	datad => VCC,
	cin => \DEAUDIO|ad1|ramp2[4]~25\,
	combout => \DEAUDIO|ad1|ramp2[5]~26_combout\,
	cout => \DEAUDIO|ad1|ramp2[5]~27\);

-- Location: FF_X73_Y45_N11
\DEAUDIO|ad1|ramp2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|ad1|ALT_INV_LRCK_1X~clkctrl_outclk\,
	d => \DEAUDIO|ad1|ramp2[5]~26_combout\,
	clrn => \DEAUDIO|st1|ALT_INV_Equal1~2_combout\,
	sclr => \DEAUDIO|ad1|LessThan3~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|ad1|ramp2\(5));

-- Location: LCCOMB_X73_Y45_N12
\DEAUDIO|ad1|ramp2[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|ramp2[6]~28_combout\ = ((\DEAUDIO|st1|sound2[6]~21_combout\ $ (\DEAUDIO|ad1|ramp2\(6) $ (!\DEAUDIO|ad1|ramp2[5]~27\)))) # (GND)
-- \DEAUDIO|ad1|ramp2[6]~29\ = CARRY((\DEAUDIO|st1|sound2[6]~21_combout\ & ((\DEAUDIO|ad1|ramp2\(6)) # (!\DEAUDIO|ad1|ramp2[5]~27\))) # (!\DEAUDIO|st1|sound2[6]~21_combout\ & (\DEAUDIO|ad1|ramp2\(6) & !\DEAUDIO|ad1|ramp2[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|st1|sound2[6]~21_combout\,
	datab => \DEAUDIO|ad1|ramp2\(6),
	datad => VCC,
	cin => \DEAUDIO|ad1|ramp2[5]~27\,
	combout => \DEAUDIO|ad1|ramp2[6]~28_combout\,
	cout => \DEAUDIO|ad1|ramp2[6]~29\);

-- Location: FF_X73_Y45_N13
\DEAUDIO|ad1|ramp2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|ad1|ALT_INV_LRCK_1X~clkctrl_outclk\,
	d => \DEAUDIO|ad1|ramp2[6]~28_combout\,
	clrn => \DEAUDIO|st1|ALT_INV_Equal1~2_combout\,
	sclr => \DEAUDIO|ad1|LessThan3~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|ad1|ramp2\(6));

-- Location: LCCOMB_X73_Y45_N14
\DEAUDIO|ad1|ramp2[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|ramp2[7]~30_combout\ = (\DEAUDIO|st1|sound2[7]~36_combout\ & ((\DEAUDIO|ad1|ramp2\(7) & (\DEAUDIO|ad1|ramp2[6]~29\ & VCC)) # (!\DEAUDIO|ad1|ramp2\(7) & (!\DEAUDIO|ad1|ramp2[6]~29\)))) # (!\DEAUDIO|st1|sound2[7]~36_combout\ & 
-- ((\DEAUDIO|ad1|ramp2\(7) & (!\DEAUDIO|ad1|ramp2[6]~29\)) # (!\DEAUDIO|ad1|ramp2\(7) & ((\DEAUDIO|ad1|ramp2[6]~29\) # (GND)))))
-- \DEAUDIO|ad1|ramp2[7]~31\ = CARRY((\DEAUDIO|st1|sound2[7]~36_combout\ & (!\DEAUDIO|ad1|ramp2\(7) & !\DEAUDIO|ad1|ramp2[6]~29\)) # (!\DEAUDIO|st1|sound2[7]~36_combout\ & ((!\DEAUDIO|ad1|ramp2[6]~29\) # (!\DEAUDIO|ad1|ramp2\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|st1|sound2[7]~36_combout\,
	datab => \DEAUDIO|ad1|ramp2\(7),
	datad => VCC,
	cin => \DEAUDIO|ad1|ramp2[6]~29\,
	combout => \DEAUDIO|ad1|ramp2[7]~30_combout\,
	cout => \DEAUDIO|ad1|ramp2[7]~31\);

-- Location: FF_X73_Y45_N15
\DEAUDIO|ad1|ramp2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|ad1|ALT_INV_LRCK_1X~clkctrl_outclk\,
	d => \DEAUDIO|ad1|ramp2[7]~30_combout\,
	clrn => \DEAUDIO|st1|ALT_INV_Equal1~2_combout\,
	sclr => \DEAUDIO|ad1|LessThan3~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|ad1|ramp2\(7));

-- Location: LCCOMB_X73_Y45_N16
\DEAUDIO|ad1|ramp2[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|ramp2[8]~32_combout\ = ((\DEAUDIO|st1|sound2[8]~38_combout\ $ (\DEAUDIO|ad1|ramp2\(8) $ (!\DEAUDIO|ad1|ramp2[7]~31\)))) # (GND)
-- \DEAUDIO|ad1|ramp2[8]~33\ = CARRY((\DEAUDIO|st1|sound2[8]~38_combout\ & ((\DEAUDIO|ad1|ramp2\(8)) # (!\DEAUDIO|ad1|ramp2[7]~31\))) # (!\DEAUDIO|st1|sound2[8]~38_combout\ & (\DEAUDIO|ad1|ramp2\(8) & !\DEAUDIO|ad1|ramp2[7]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|st1|sound2[8]~38_combout\,
	datab => \DEAUDIO|ad1|ramp2\(8),
	datad => VCC,
	cin => \DEAUDIO|ad1|ramp2[7]~31\,
	combout => \DEAUDIO|ad1|ramp2[8]~32_combout\,
	cout => \DEAUDIO|ad1|ramp2[8]~33\);

-- Location: FF_X73_Y45_N17
\DEAUDIO|ad1|ramp2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|ad1|ALT_INV_LRCK_1X~clkctrl_outclk\,
	d => \DEAUDIO|ad1|ramp2[8]~32_combout\,
	clrn => \DEAUDIO|st1|ALT_INV_Equal1~2_combout\,
	sclr => \DEAUDIO|ad1|LessThan3~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|ad1|ramp2\(8));

-- Location: LCCOMB_X73_Y45_N18
\DEAUDIO|ad1|ramp2[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|ramp2[9]~34_combout\ = (\DEAUDIO|st1|sound2[9]~14_combout\ & ((\DEAUDIO|ad1|ramp2\(9) & (\DEAUDIO|ad1|ramp2[8]~33\ & VCC)) # (!\DEAUDIO|ad1|ramp2\(9) & (!\DEAUDIO|ad1|ramp2[8]~33\)))) # (!\DEAUDIO|st1|sound2[9]~14_combout\ & 
-- ((\DEAUDIO|ad1|ramp2\(9) & (!\DEAUDIO|ad1|ramp2[8]~33\)) # (!\DEAUDIO|ad1|ramp2\(9) & ((\DEAUDIO|ad1|ramp2[8]~33\) # (GND)))))
-- \DEAUDIO|ad1|ramp2[9]~35\ = CARRY((\DEAUDIO|st1|sound2[9]~14_combout\ & (!\DEAUDIO|ad1|ramp2\(9) & !\DEAUDIO|ad1|ramp2[8]~33\)) # (!\DEAUDIO|st1|sound2[9]~14_combout\ & ((!\DEAUDIO|ad1|ramp2[8]~33\) # (!\DEAUDIO|ad1|ramp2\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|st1|sound2[9]~14_combout\,
	datab => \DEAUDIO|ad1|ramp2\(9),
	datad => VCC,
	cin => \DEAUDIO|ad1|ramp2[8]~33\,
	combout => \DEAUDIO|ad1|ramp2[9]~34_combout\,
	cout => \DEAUDIO|ad1|ramp2[9]~35\);

-- Location: FF_X73_Y45_N19
\DEAUDIO|ad1|ramp2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|ad1|ALT_INV_LRCK_1X~clkctrl_outclk\,
	d => \DEAUDIO|ad1|ramp2[9]~34_combout\,
	clrn => \DEAUDIO|st1|ALT_INV_Equal1~2_combout\,
	sclr => \DEAUDIO|ad1|LessThan3~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|ad1|ramp2\(9));

-- Location: FF_X73_Y45_N21
\DEAUDIO|ad1|ramp2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|ad1|ALT_INV_LRCK_1X~clkctrl_outclk\,
	d => \DEAUDIO|ad1|ramp2[10]~36_combout\,
	clrn => \DEAUDIO|st1|ALT_INV_Equal1~2_combout\,
	sclr => \DEAUDIO|ad1|LessThan3~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|ad1|ramp2\(10));

-- Location: LCCOMB_X70_Y42_N26
\DEAUDIO|ad1|s2|Ram0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~16_combout\ = (\DEAUDIO|ad1|ramp2\(10) & (!\DEAUDIO|ad1|ramp2\(12) & (!\DEAUDIO|ad1|ramp2\(15)))) # (!\DEAUDIO|ad1|ramp2\(10) & (((\DEAUDIO|ad1|ramp2\(15) & !\DEAUDIO|ad1|ramp2\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(10),
	datab => \DEAUDIO|ad1|ramp2\(12),
	datac => \DEAUDIO|ad1|ramp2\(15),
	datad => \DEAUDIO|ad1|ramp2\(11),
	combout => \DEAUDIO|ad1|s2|Ram0~16_combout\);

-- Location: LCCOMB_X74_Y45_N22
\DEAUDIO|ad1|s2|Ram0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~14_combout\ = (\DEAUDIO|ad1|ramp2\(15) & ((\DEAUDIO|ad1|ramp2\(12) & (\DEAUDIO|ad1|ramp2\(10) & \DEAUDIO|ad1|ramp2\(11))) # (!\DEAUDIO|ad1|ramp2\(12) & ((!\DEAUDIO|ad1|ramp2\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(12),
	datab => \DEAUDIO|ad1|ramp2\(15),
	datac => \DEAUDIO|ad1|ramp2\(10),
	datad => \DEAUDIO|ad1|ramp2\(11),
	combout => \DEAUDIO|ad1|s2|Ram0~14_combout\);

-- Location: LCCOMB_X74_Y45_N12
\DEAUDIO|ad1|s2|Ram0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~13_combout\ = (\DEAUDIO|ad1|ramp2\(10) & (((\DEAUDIO|ad1|ramp2\(15) & \DEAUDIO|ad1|ramp2\(11))) # (!\DEAUDIO|ad1|ramp2\(12)))) # (!\DEAUDIO|ad1|ramp2\(10) & (\DEAUDIO|ad1|ramp2\(12) $ (((\DEAUDIO|ad1|ramp2\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(12),
	datab => \DEAUDIO|ad1|ramp2\(15),
	datac => \DEAUDIO|ad1|ramp2\(10),
	datad => \DEAUDIO|ad1|ramp2\(11),
	combout => \DEAUDIO|ad1|s2|Ram0~13_combout\);

-- Location: LCCOMB_X74_Y45_N4
\DEAUDIO|ad1|s2|Ram0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~15_combout\ = (\DEAUDIO|ad1|ramp2\(14) & (((\DEAUDIO|ad1|ramp2\(13))))) # (!\DEAUDIO|ad1|ramp2\(14) & ((\DEAUDIO|ad1|ramp2\(13) & ((!\DEAUDIO|ad1|s2|Ram0~13_combout\))) # (!\DEAUDIO|ad1|ramp2\(13) & 
-- (\DEAUDIO|ad1|s2|Ram0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|s2|Ram0~14_combout\,
	datab => \DEAUDIO|ad1|ramp2\(14),
	datac => \DEAUDIO|ad1|ramp2\(13),
	datad => \DEAUDIO|ad1|s2|Ram0~13_combout\,
	combout => \DEAUDIO|ad1|s2|Ram0~15_combout\);

-- Location: LCCOMB_X70_Y42_N16
\DEAUDIO|ad1|s2|Ram0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~12_combout\ = (\DEAUDIO|ad1|ramp2\(10) & ((\DEAUDIO|ad1|ramp2\(11) & (!\DEAUDIO|ad1|ramp2\(12))) # (!\DEAUDIO|ad1|ramp2\(11) & ((!\DEAUDIO|ad1|ramp2\(15)))))) # (!\DEAUDIO|ad1|ramp2\(10) & (\DEAUDIO|ad1|ramp2\(11) $ 
-- (((!\DEAUDIO|ad1|ramp2\(12) & \DEAUDIO|ad1|ramp2\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011100011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(10),
	datab => \DEAUDIO|ad1|ramp2\(12),
	datac => \DEAUDIO|ad1|ramp2\(15),
	datad => \DEAUDIO|ad1|ramp2\(11),
	combout => \DEAUDIO|ad1|s2|Ram0~12_combout\);

-- Location: LCCOMB_X70_Y42_N20
\DEAUDIO|ad1|s2|Ram0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~17_combout\ = (\DEAUDIO|ad1|ramp2\(14) & ((\DEAUDIO|ad1|s2|Ram0~15_combout\ & (!\DEAUDIO|ad1|s2|Ram0~16_combout\)) # (!\DEAUDIO|ad1|s2|Ram0~15_combout\ & ((\DEAUDIO|ad1|s2|Ram0~12_combout\))))) # (!\DEAUDIO|ad1|ramp2\(14) & 
-- (((\DEAUDIO|ad1|s2|Ram0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|s2|Ram0~16_combout\,
	datab => \DEAUDIO|ad1|ramp2\(14),
	datac => \DEAUDIO|ad1|s2|Ram0~15_combout\,
	datad => \DEAUDIO|ad1|s2|Ram0~12_combout\,
	combout => \DEAUDIO|ad1|s2|Ram0~17_combout\);

-- Location: LCCOMB_X62_Y39_N0
\DEAUDIO|ad1|ramp1[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|ramp1[0]~16_combout\ = \DEAUDIO|ad1|ramp1\(0) $ (VCC)
-- \DEAUDIO|ad1|ramp1[0]~17\ = CARRY(\DEAUDIO|ad1|ramp1\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|ad1|ramp1\(0),
	datad => VCC,
	combout => \DEAUDIO|ad1|ramp1[0]~16_combout\,
	cout => \DEAUDIO|ad1|ramp1[0]~17\);

-- Location: LCCOMB_X63_Y39_N0
\DEAUDIO|ad1|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|LessThan2~0_combout\ = (\DEAUDIO|ad1|ramp1\(0)) # ((\DEAUDIO|ad1|ramp1\(2)) # ((\DEAUDIO|ad1|ramp1\(3)) # (\DEAUDIO|ad1|ramp1\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(0),
	datab => \DEAUDIO|ad1|ramp1\(2),
	datac => \DEAUDIO|ad1|ramp1\(3),
	datad => \DEAUDIO|ad1|ramp1\(1),
	combout => \DEAUDIO|ad1|LessThan2~0_combout\);

-- Location: LCCOMB_X63_Y39_N10
\DEAUDIO|ad1|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|LessThan2~1_combout\ = (\DEAUDIO|ad1|ramp1\(6) & (\DEAUDIO|ad1|ramp1\(5) & ((\DEAUDIO|ad1|ramp1\(4)) # (\DEAUDIO|ad1|LessThan2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(4),
	datab => \DEAUDIO|ad1|ramp1\(6),
	datac => \DEAUDIO|ad1|ramp1\(5),
	datad => \DEAUDIO|ad1|LessThan2~0_combout\,
	combout => \DEAUDIO|ad1|LessThan2~1_combout\);

-- Location: LCCOMB_X63_Y39_N20
\DEAUDIO|ad1|LessThan2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|LessThan2~2_combout\ = (\DEAUDIO|ad1|ramp1\(9) & ((\DEAUDIO|ad1|ramp1\(8)) # ((\DEAUDIO|ad1|ramp1\(7)) # (\DEAUDIO|ad1|LessThan2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(8),
	datab => \DEAUDIO|ad1|ramp1\(9),
	datac => \DEAUDIO|ad1|ramp1\(7),
	datad => \DEAUDIO|ad1|LessThan2~1_combout\,
	combout => \DEAUDIO|ad1|LessThan2~2_combout\);

-- Location: LCCOMB_X63_Y39_N24
\DEAUDIO|ad1|LessThan2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|LessThan2~3_combout\ = (\DEAUDIO|ad1|ramp1\(12)) # ((\DEAUDIO|ad1|ramp1\(11) & ((\DEAUDIO|ad1|ramp1\(10)) # (\DEAUDIO|ad1|LessThan2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(10),
	datab => \DEAUDIO|ad1|ramp1\(11),
	datac => \DEAUDIO|ad1|ramp1\(12),
	datad => \DEAUDIO|ad1|LessThan2~2_combout\,
	combout => \DEAUDIO|ad1|LessThan2~3_combout\);

-- Location: LCCOMB_X63_Y39_N26
\DEAUDIO|ad1|LessThan2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|LessThan2~4_combout\ = (\DEAUDIO|ad1|ramp1\(14) & (\DEAUDIO|ad1|ramp1\(15) & (\DEAUDIO|ad1|ramp1\(13) & \DEAUDIO|ad1|LessThan2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(14),
	datab => \DEAUDIO|ad1|ramp1\(15),
	datac => \DEAUDIO|ad1|ramp1\(13),
	datad => \DEAUDIO|ad1|LessThan2~3_combout\,
	combout => \DEAUDIO|ad1|LessThan2~4_combout\);

-- Location: FF_X62_Y39_N1
\DEAUDIO|ad1|ramp1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|ad1|ALT_INV_LRCK_1X~clkctrl_outclk\,
	d => \DEAUDIO|ad1|ramp1[0]~16_combout\,
	sclr => \DEAUDIO|ad1|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|ad1|ramp1\(0));

-- Location: LCCOMB_X62_Y39_N2
\DEAUDIO|ad1|ramp1[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|ramp1[1]~18_combout\ = (\DEAUDIO|ad1|ramp1\(1) & (!\DEAUDIO|ad1|ramp1[0]~17\)) # (!\DEAUDIO|ad1|ramp1\(1) & ((\DEAUDIO|ad1|ramp1[0]~17\) # (GND)))
-- \DEAUDIO|ad1|ramp1[1]~19\ = CARRY((!\DEAUDIO|ad1|ramp1[0]~17\) # (!\DEAUDIO|ad1|ramp1\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(1),
	datad => VCC,
	cin => \DEAUDIO|ad1|ramp1[0]~17\,
	combout => \DEAUDIO|ad1|ramp1[1]~18_combout\,
	cout => \DEAUDIO|ad1|ramp1[1]~19\);

-- Location: FF_X63_Y39_N3
\DEAUDIO|ad1|ramp1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|ad1|ALT_INV_LRCK_1X~clkctrl_outclk\,
	asdata => \DEAUDIO|ad1|ramp1[1]~18_combout\,
	sclr => \DEAUDIO|ad1|LessThan2~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|ad1|ramp1\(1));

-- Location: LCCOMB_X62_Y39_N4
\DEAUDIO|ad1|ramp1[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|ramp1[2]~20_combout\ = (\DEAUDIO|ad1|ramp1\(2) & (\DEAUDIO|ad1|ramp1[1]~19\ $ (GND))) # (!\DEAUDIO|ad1|ramp1\(2) & (!\DEAUDIO|ad1|ramp1[1]~19\ & VCC))
-- \DEAUDIO|ad1|ramp1[2]~21\ = CARRY((\DEAUDIO|ad1|ramp1\(2) & !\DEAUDIO|ad1|ramp1[1]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|ad1|ramp1\(2),
	datad => VCC,
	cin => \DEAUDIO|ad1|ramp1[1]~19\,
	combout => \DEAUDIO|ad1|ramp1[2]~20_combout\,
	cout => \DEAUDIO|ad1|ramp1[2]~21\);

-- Location: FF_X62_Y39_N5
\DEAUDIO|ad1|ramp1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|ad1|ALT_INV_LRCK_1X~clkctrl_outclk\,
	d => \DEAUDIO|ad1|ramp1[2]~20_combout\,
	sclr => \DEAUDIO|ad1|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|ad1|ramp1\(2));

-- Location: LCCOMB_X62_Y39_N6
\DEAUDIO|ad1|ramp1[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|ramp1[3]~22_combout\ = (\DEAUDIO|ad1|ramp1\(3) & (!\DEAUDIO|ad1|ramp1[2]~21\)) # (!\DEAUDIO|ad1|ramp1\(3) & ((\DEAUDIO|ad1|ramp1[2]~21\) # (GND)))
-- \DEAUDIO|ad1|ramp1[3]~23\ = CARRY((!\DEAUDIO|ad1|ramp1[2]~21\) # (!\DEAUDIO|ad1|ramp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|ad1|ramp1\(3),
	datad => VCC,
	cin => \DEAUDIO|ad1|ramp1[2]~21\,
	combout => \DEAUDIO|ad1|ramp1[3]~22_combout\,
	cout => \DEAUDIO|ad1|ramp1[3]~23\);

-- Location: FF_X63_Y39_N1
\DEAUDIO|ad1|ramp1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|ad1|ALT_INV_LRCK_1X~clkctrl_outclk\,
	asdata => \DEAUDIO|ad1|ramp1[3]~22_combout\,
	sclr => \DEAUDIO|ad1|LessThan2~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|ad1|ramp1\(3));

-- Location: LCCOMB_X62_Y39_N8
\DEAUDIO|ad1|ramp1[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|ramp1[4]~24_combout\ = (\DEAUDIO|ad1|ramp1\(4) & (\DEAUDIO|ad1|ramp1[3]~23\ $ (GND))) # (!\DEAUDIO|ad1|ramp1\(4) & (!\DEAUDIO|ad1|ramp1[3]~23\ & VCC))
-- \DEAUDIO|ad1|ramp1[4]~25\ = CARRY((\DEAUDIO|ad1|ramp1\(4) & !\DEAUDIO|ad1|ramp1[3]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|ad1|ramp1\(4),
	datad => VCC,
	cin => \DEAUDIO|ad1|ramp1[3]~23\,
	combout => \DEAUDIO|ad1|ramp1[4]~24_combout\,
	cout => \DEAUDIO|ad1|ramp1[4]~25\);

-- Location: FF_X62_Y39_N9
\DEAUDIO|ad1|ramp1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|ad1|ALT_INV_LRCK_1X~clkctrl_outclk\,
	d => \DEAUDIO|ad1|ramp1[4]~24_combout\,
	sclr => \DEAUDIO|ad1|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|ad1|ramp1\(4));

-- Location: LCCOMB_X62_Y39_N10
\DEAUDIO|ad1|ramp1[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|ramp1[5]~26_combout\ = (\DEAUDIO|ad1|ramp1\(5) & (!\DEAUDIO|ad1|ramp1[4]~25\)) # (!\DEAUDIO|ad1|ramp1\(5) & ((\DEAUDIO|ad1|ramp1[4]~25\) # (GND)))
-- \DEAUDIO|ad1|ramp1[5]~27\ = CARRY((!\DEAUDIO|ad1|ramp1[4]~25\) # (!\DEAUDIO|ad1|ramp1\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|ad1|ramp1\(5),
	datad => VCC,
	cin => \DEAUDIO|ad1|ramp1[4]~25\,
	combout => \DEAUDIO|ad1|ramp1[5]~26_combout\,
	cout => \DEAUDIO|ad1|ramp1[5]~27\);

-- Location: FF_X63_Y39_N11
\DEAUDIO|ad1|ramp1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|ad1|ALT_INV_LRCK_1X~clkctrl_outclk\,
	asdata => \DEAUDIO|ad1|ramp1[5]~26_combout\,
	sclr => \DEAUDIO|ad1|LessThan2~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|ad1|ramp1\(5));

-- Location: LCCOMB_X62_Y39_N12
\DEAUDIO|ad1|ramp1[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|ramp1[6]~28_combout\ = (\DEAUDIO|ad1|ramp1\(6) & (\DEAUDIO|ad1|ramp1[5]~27\ $ (GND))) # (!\DEAUDIO|ad1|ramp1\(6) & (!\DEAUDIO|ad1|ramp1[5]~27\ & VCC))
-- \DEAUDIO|ad1|ramp1[6]~29\ = CARRY((\DEAUDIO|ad1|ramp1\(6) & !\DEAUDIO|ad1|ramp1[5]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(6),
	datad => VCC,
	cin => \DEAUDIO|ad1|ramp1[5]~27\,
	combout => \DEAUDIO|ad1|ramp1[6]~28_combout\,
	cout => \DEAUDIO|ad1|ramp1[6]~29\);

-- Location: FF_X62_Y39_N13
\DEAUDIO|ad1|ramp1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|ad1|ALT_INV_LRCK_1X~clkctrl_outclk\,
	d => \DEAUDIO|ad1|ramp1[6]~28_combout\,
	sclr => \DEAUDIO|ad1|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|ad1|ramp1\(6));

-- Location: LCCOMB_X62_Y39_N14
\DEAUDIO|ad1|ramp1[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|ramp1[7]~30_combout\ = (\DEAUDIO|ad1|ramp1\(7) & (!\DEAUDIO|ad1|ramp1[6]~29\)) # (!\DEAUDIO|ad1|ramp1\(7) & ((\DEAUDIO|ad1|ramp1[6]~29\) # (GND)))
-- \DEAUDIO|ad1|ramp1[7]~31\ = CARRY((!\DEAUDIO|ad1|ramp1[6]~29\) # (!\DEAUDIO|ad1|ramp1\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(7),
	datad => VCC,
	cin => \DEAUDIO|ad1|ramp1[6]~29\,
	combout => \DEAUDIO|ad1|ramp1[7]~30_combout\,
	cout => \DEAUDIO|ad1|ramp1[7]~31\);

-- Location: FF_X63_Y39_N21
\DEAUDIO|ad1|ramp1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|ad1|ALT_INV_LRCK_1X~clkctrl_outclk\,
	asdata => \DEAUDIO|ad1|ramp1[7]~30_combout\,
	sclr => \DEAUDIO|ad1|LessThan2~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|ad1|ramp1\(7));

-- Location: LCCOMB_X62_Y39_N16
\DEAUDIO|ad1|ramp1[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|ramp1[8]~32_combout\ = (\DEAUDIO|ad1|ramp1\(8) & (\DEAUDIO|ad1|ramp1[7]~31\ $ (GND))) # (!\DEAUDIO|ad1|ramp1\(8) & (!\DEAUDIO|ad1|ramp1[7]~31\ & VCC))
-- \DEAUDIO|ad1|ramp1[8]~33\ = CARRY((\DEAUDIO|ad1|ramp1\(8) & !\DEAUDIO|ad1|ramp1[7]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|ad1|ramp1\(8),
	datad => VCC,
	cin => \DEAUDIO|ad1|ramp1[7]~31\,
	combout => \DEAUDIO|ad1|ramp1[8]~32_combout\,
	cout => \DEAUDIO|ad1|ramp1[8]~33\);

-- Location: FF_X62_Y39_N17
\DEAUDIO|ad1|ramp1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|ad1|ALT_INV_LRCK_1X~clkctrl_outclk\,
	d => \DEAUDIO|ad1|ramp1[8]~32_combout\,
	sclr => \DEAUDIO|ad1|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|ad1|ramp1\(8));

-- Location: LCCOMB_X62_Y39_N18
\DEAUDIO|ad1|ramp1[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|ramp1[9]~34_combout\ = (\DEAUDIO|ad1|ramp1\(9) & (!\DEAUDIO|ad1|ramp1[8]~33\)) # (!\DEAUDIO|ad1|ramp1\(9) & ((\DEAUDIO|ad1|ramp1[8]~33\) # (GND)))
-- \DEAUDIO|ad1|ramp1[9]~35\ = CARRY((!\DEAUDIO|ad1|ramp1[8]~33\) # (!\DEAUDIO|ad1|ramp1\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|ad1|ramp1\(9),
	datad => VCC,
	cin => \DEAUDIO|ad1|ramp1[8]~33\,
	combout => \DEAUDIO|ad1|ramp1[9]~34_combout\,
	cout => \DEAUDIO|ad1|ramp1[9]~35\);

-- Location: FF_X62_Y39_N19
\DEAUDIO|ad1|ramp1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|ad1|ALT_INV_LRCK_1X~clkctrl_outclk\,
	d => \DEAUDIO|ad1|ramp1[9]~34_combout\,
	sclr => \DEAUDIO|ad1|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|ad1|ramp1\(9));

-- Location: LCCOMB_X62_Y39_N20
\DEAUDIO|ad1|ramp1[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|ramp1[10]~36_combout\ = (\DEAUDIO|ad1|ramp1\(10) & (\DEAUDIO|ad1|ramp1[9]~35\ $ (GND))) # (!\DEAUDIO|ad1|ramp1\(10) & (!\DEAUDIO|ad1|ramp1[9]~35\ & VCC))
-- \DEAUDIO|ad1|ramp1[10]~37\ = CARRY((\DEAUDIO|ad1|ramp1\(10) & !\DEAUDIO|ad1|ramp1[9]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|ad1|ramp1\(10),
	datad => VCC,
	cin => \DEAUDIO|ad1|ramp1[9]~35\,
	combout => \DEAUDIO|ad1|ramp1[10]~36_combout\,
	cout => \DEAUDIO|ad1|ramp1[10]~37\);

-- Location: FF_X62_Y39_N21
\DEAUDIO|ad1|ramp1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|ad1|ALT_INV_LRCK_1X~clkctrl_outclk\,
	d => \DEAUDIO|ad1|ramp1[10]~36_combout\,
	sclr => \DEAUDIO|ad1|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|ad1|ramp1\(10));

-- Location: LCCOMB_X62_Y39_N22
\DEAUDIO|ad1|ramp1[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|ramp1[11]~38_combout\ = (\DEAUDIO|ad1|ramp1\(11) & (!\DEAUDIO|ad1|ramp1[10]~37\)) # (!\DEAUDIO|ad1|ramp1\(11) & ((\DEAUDIO|ad1|ramp1[10]~37\) # (GND)))
-- \DEAUDIO|ad1|ramp1[11]~39\ = CARRY((!\DEAUDIO|ad1|ramp1[10]~37\) # (!\DEAUDIO|ad1|ramp1\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(11),
	datad => VCC,
	cin => \DEAUDIO|ad1|ramp1[10]~37\,
	combout => \DEAUDIO|ad1|ramp1[11]~38_combout\,
	cout => \DEAUDIO|ad1|ramp1[11]~39\);

-- Location: FF_X62_Y39_N23
\DEAUDIO|ad1|ramp1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|ad1|ALT_INV_LRCK_1X~clkctrl_outclk\,
	d => \DEAUDIO|ad1|ramp1[11]~38_combout\,
	sclr => \DEAUDIO|ad1|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|ad1|ramp1\(11));

-- Location: LCCOMB_X62_Y39_N24
\DEAUDIO|ad1|ramp1[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|ramp1[12]~40_combout\ = (\DEAUDIO|ad1|ramp1\(12) & (\DEAUDIO|ad1|ramp1[11]~39\ $ (GND))) # (!\DEAUDIO|ad1|ramp1\(12) & (!\DEAUDIO|ad1|ramp1[11]~39\ & VCC))
-- \DEAUDIO|ad1|ramp1[12]~41\ = CARRY((\DEAUDIO|ad1|ramp1\(12) & !\DEAUDIO|ad1|ramp1[11]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|ad1|ramp1\(12),
	datad => VCC,
	cin => \DEAUDIO|ad1|ramp1[11]~39\,
	combout => \DEAUDIO|ad1|ramp1[12]~40_combout\,
	cout => \DEAUDIO|ad1|ramp1[12]~41\);

-- Location: FF_X62_Y39_N25
\DEAUDIO|ad1|ramp1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|ad1|ALT_INV_LRCK_1X~clkctrl_outclk\,
	d => \DEAUDIO|ad1|ramp1[12]~40_combout\,
	sclr => \DEAUDIO|ad1|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|ad1|ramp1\(12));

-- Location: LCCOMB_X62_Y39_N26
\DEAUDIO|ad1|ramp1[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|ramp1[13]~42_combout\ = (\DEAUDIO|ad1|ramp1\(13) & (!\DEAUDIO|ad1|ramp1[12]~41\)) # (!\DEAUDIO|ad1|ramp1\(13) & ((\DEAUDIO|ad1|ramp1[12]~41\) # (GND)))
-- \DEAUDIO|ad1|ramp1[13]~43\ = CARRY((!\DEAUDIO|ad1|ramp1[12]~41\) # (!\DEAUDIO|ad1|ramp1\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(13),
	datad => VCC,
	cin => \DEAUDIO|ad1|ramp1[12]~41\,
	combout => \DEAUDIO|ad1|ramp1[13]~42_combout\,
	cout => \DEAUDIO|ad1|ramp1[13]~43\);

-- Location: FF_X62_Y39_N27
\DEAUDIO|ad1|ramp1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|ad1|ALT_INV_LRCK_1X~clkctrl_outclk\,
	d => \DEAUDIO|ad1|ramp1[13]~42_combout\,
	sclr => \DEAUDIO|ad1|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|ad1|ramp1\(13));

-- Location: LCCOMB_X62_Y39_N28
\DEAUDIO|ad1|ramp1[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|ramp1[14]~44_combout\ = (\DEAUDIO|ad1|ramp1\(14) & (\DEAUDIO|ad1|ramp1[13]~43\ $ (GND))) # (!\DEAUDIO|ad1|ramp1\(14) & (!\DEAUDIO|ad1|ramp1[13]~43\ & VCC))
-- \DEAUDIO|ad1|ramp1[14]~45\ = CARRY((\DEAUDIO|ad1|ramp1\(14) & !\DEAUDIO|ad1|ramp1[13]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|ad1|ramp1\(14),
	datad => VCC,
	cin => \DEAUDIO|ad1|ramp1[13]~43\,
	combout => \DEAUDIO|ad1|ramp1[14]~44_combout\,
	cout => \DEAUDIO|ad1|ramp1[14]~45\);

-- Location: FF_X62_Y39_N29
\DEAUDIO|ad1|ramp1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|ad1|ALT_INV_LRCK_1X~clkctrl_outclk\,
	d => \DEAUDIO|ad1|ramp1[14]~44_combout\,
	sclr => \DEAUDIO|ad1|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|ad1|ramp1\(14));

-- Location: LCCOMB_X62_Y39_N30
\DEAUDIO|ad1|ramp1[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|ramp1[15]~46_combout\ = \DEAUDIO|ad1|ramp1\(15) $ (\DEAUDIO|ad1|ramp1[14]~45\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(15),
	cin => \DEAUDIO|ad1|ramp1[14]~45\,
	combout => \DEAUDIO|ad1|ramp1[15]~46_combout\);

-- Location: FF_X62_Y39_N31
\DEAUDIO|ad1|ramp1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|ad1|ALT_INV_LRCK_1X~clkctrl_outclk\,
	d => \DEAUDIO|ad1|ramp1[15]~46_combout\,
	sclr => \DEAUDIO|ad1|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|ad1|ramp1\(15));

-- Location: LCCOMB_X65_Y40_N6
\DEAUDIO|ad1|s1|Ram0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~13_combout\ = (\DEAUDIO|ad1|ramp1\(11) & (((\DEAUDIO|ad1|ramp1\(15) & \DEAUDIO|ad1|ramp1\(10))) # (!\DEAUDIO|ad1|ramp1\(12)))) # (!\DEAUDIO|ad1|ramp1\(11) & ((\DEAUDIO|ad1|ramp1\(12) $ (\DEAUDIO|ad1|ramp1\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(15),
	datab => \DEAUDIO|ad1|ramp1\(12),
	datac => \DEAUDIO|ad1|ramp1\(11),
	datad => \DEAUDIO|ad1|ramp1\(10),
	combout => \DEAUDIO|ad1|s1|Ram0~13_combout\);

-- Location: LCCOMB_X65_Y40_N4
\DEAUDIO|ad1|s1|Ram0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~14_combout\ = (\DEAUDIO|ad1|ramp1\(15) & ((\DEAUDIO|ad1|ramp1\(12) & (\DEAUDIO|ad1|ramp1\(11) & \DEAUDIO|ad1|ramp1\(10))) # (!\DEAUDIO|ad1|ramp1\(12) & (!\DEAUDIO|ad1|ramp1\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(15),
	datab => \DEAUDIO|ad1|ramp1\(12),
	datac => \DEAUDIO|ad1|ramp1\(11),
	datad => \DEAUDIO|ad1|ramp1\(10),
	combout => \DEAUDIO|ad1|s1|Ram0~14_combout\);

-- Location: LCCOMB_X65_Y40_N10
\DEAUDIO|ad1|s1|Ram0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~15_combout\ = (\DEAUDIO|ad1|ramp1\(14) & (((\DEAUDIO|ad1|ramp1\(13))))) # (!\DEAUDIO|ad1|ramp1\(14) & ((\DEAUDIO|ad1|ramp1\(13) & (!\DEAUDIO|ad1|s1|Ram0~13_combout\)) # (!\DEAUDIO|ad1|ramp1\(13) & 
-- ((\DEAUDIO|ad1|s1|Ram0~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|s1|Ram0~13_combout\,
	datab => \DEAUDIO|ad1|ramp1\(14),
	datac => \DEAUDIO|ad1|s1|Ram0~14_combout\,
	datad => \DEAUDIO|ad1|ramp1\(13),
	combout => \DEAUDIO|ad1|s1|Ram0~15_combout\);

-- Location: LCCOMB_X65_Y40_N20
\DEAUDIO|ad1|s1|Ram0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~16_combout\ = (\DEAUDIO|ad1|ramp1\(15) & (((!\DEAUDIO|ad1|ramp1\(11) & !\DEAUDIO|ad1|ramp1\(10))))) # (!\DEAUDIO|ad1|ramp1\(15) & (!\DEAUDIO|ad1|ramp1\(12) & ((\DEAUDIO|ad1|ramp1\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(15),
	datab => \DEAUDIO|ad1|ramp1\(12),
	datac => \DEAUDIO|ad1|ramp1\(11),
	datad => \DEAUDIO|ad1|ramp1\(10),
	combout => \DEAUDIO|ad1|s1|Ram0~16_combout\);

-- Location: LCCOMB_X65_Y40_N28
\DEAUDIO|ad1|s1|Ram0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~12_combout\ = (\DEAUDIO|ad1|ramp1\(10) & ((\DEAUDIO|ad1|ramp1\(11) & ((!\DEAUDIO|ad1|ramp1\(12)))) # (!\DEAUDIO|ad1|ramp1\(11) & (!\DEAUDIO|ad1|ramp1\(15))))) # (!\DEAUDIO|ad1|ramp1\(10) & (\DEAUDIO|ad1|ramp1\(11) $ 
-- (((\DEAUDIO|ad1|ramp1\(15) & !\DEAUDIO|ad1|ramp1\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(15),
	datab => \DEAUDIO|ad1|ramp1\(12),
	datac => \DEAUDIO|ad1|ramp1\(11),
	datad => \DEAUDIO|ad1|ramp1\(10),
	combout => \DEAUDIO|ad1|s1|Ram0~12_combout\);

-- Location: LCCOMB_X65_Y40_N22
\DEAUDIO|ad1|s1|Ram0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~17_combout\ = (\DEAUDIO|ad1|s1|Ram0~15_combout\ & (((!\DEAUDIO|ad1|ramp1\(14))) # (!\DEAUDIO|ad1|s1|Ram0~16_combout\))) # (!\DEAUDIO|ad1|s1|Ram0~15_combout\ & (((\DEAUDIO|ad1|ramp1\(14) & \DEAUDIO|ad1|s1|Ram0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|s1|Ram0~15_combout\,
	datab => \DEAUDIO|ad1|s1|Ram0~16_combout\,
	datac => \DEAUDIO|ad1|ramp1\(14),
	datad => \DEAUDIO|ad1|s1|Ram0~12_combout\,
	combout => \DEAUDIO|ad1|s1|Ram0~17_combout\);

-- Location: LCCOMB_X69_Y43_N26
\DEAUDIO|ad1|s2|Ram0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~19_combout\ = (\DEAUDIO|ad1|ramp2\(12) & (((\DEAUDIO|ad1|ramp2\(11))))) # (!\DEAUDIO|ad1|ramp2\(12) & (\DEAUDIO|ad1|ramp2\(10) $ (((\DEAUDIO|ad1|ramp2\(13) & !\DEAUDIO|ad1|ramp2\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(12),
	datab => \DEAUDIO|ad1|ramp2\(10),
	datac => \DEAUDIO|ad1|ramp2\(13),
	datad => \DEAUDIO|ad1|ramp2\(11),
	combout => \DEAUDIO|ad1|s2|Ram0~19_combout\);

-- Location: LCCOMB_X69_Y43_N20
\DEAUDIO|ad1|s2|Ram0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~20_combout\ = (\DEAUDIO|ad1|ramp2\(11) & (\DEAUDIO|ad1|ramp2\(12) & (\DEAUDIO|ad1|ramp2\(10)))) # (!\DEAUDIO|ad1|ramp2\(11) & (\DEAUDIO|ad1|ramp2\(13) & ((\DEAUDIO|ad1|ramp2\(12)) # (\DEAUDIO|ad1|ramp2\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(12),
	datab => \DEAUDIO|ad1|ramp2\(10),
	datac => \DEAUDIO|ad1|ramp2\(13),
	datad => \DEAUDIO|ad1|ramp2\(11),
	combout => \DEAUDIO|ad1|s2|Ram0~20_combout\);

-- Location: LCCOMB_X69_Y43_N22
\DEAUDIO|ad1|s2|Ram0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~21_combout\ = (\DEAUDIO|ad1|ramp2\(15) & (((\DEAUDIO|ad1|ramp2\(14))) # (!\DEAUDIO|ad1|s2|Ram0~19_combout\))) # (!\DEAUDIO|ad1|ramp2\(15) & (((!\DEAUDIO|ad1|ramp2\(14) & \DEAUDIO|ad1|s2|Ram0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|s2|Ram0~19_combout\,
	datab => \DEAUDIO|ad1|ramp2\(15),
	datac => \DEAUDIO|ad1|ramp2\(14),
	datad => \DEAUDIO|ad1|s2|Ram0~20_combout\,
	combout => \DEAUDIO|ad1|s2|Ram0~21_combout\);

-- Location: LCCOMB_X69_Y43_N16
\DEAUDIO|ad1|s2|Ram0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~22_combout\ = (!\DEAUDIO|ad1|ramp2\(13) & (!\DEAUDIO|ad1|ramp2\(11) & (\DEAUDIO|ad1|ramp2\(12) $ (\DEAUDIO|ad1|ramp2\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(12),
	datab => \DEAUDIO|ad1|ramp2\(10),
	datac => \DEAUDIO|ad1|ramp2\(13),
	datad => \DEAUDIO|ad1|ramp2\(11),
	combout => \DEAUDIO|ad1|s2|Ram0~22_combout\);

-- Location: LCCOMB_X69_Y43_N24
\DEAUDIO|ad1|s2|Ram0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~18_combout\ = (\DEAUDIO|ad1|ramp2\(13) & (\DEAUDIO|ad1|ramp2\(10) & (\DEAUDIO|ad1|ramp2\(12) $ (!\DEAUDIO|ad1|ramp2\(11))))) # (!\DEAUDIO|ad1|ramp2\(13) & ((\DEAUDIO|ad1|ramp2\(12) & (!\DEAUDIO|ad1|ramp2\(10))) # 
-- (!\DEAUDIO|ad1|ramp2\(12) & ((\DEAUDIO|ad1|ramp2\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(12),
	datab => \DEAUDIO|ad1|ramp2\(10),
	datac => \DEAUDIO|ad1|ramp2\(13),
	datad => \DEAUDIO|ad1|ramp2\(11),
	combout => \DEAUDIO|ad1|s2|Ram0~18_combout\);

-- Location: LCCOMB_X69_Y43_N14
\DEAUDIO|ad1|s2|Ram0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~23_combout\ = (\DEAUDIO|ad1|s2|Ram0~21_combout\ & (((!\DEAUDIO|ad1|ramp2\(14))) # (!\DEAUDIO|ad1|s2|Ram0~22_combout\))) # (!\DEAUDIO|ad1|s2|Ram0~21_combout\ & (((\DEAUDIO|ad1|ramp2\(14) & \DEAUDIO|ad1|s2|Ram0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|s2|Ram0~21_combout\,
	datab => \DEAUDIO|ad1|s2|Ram0~22_combout\,
	datac => \DEAUDIO|ad1|ramp2\(14),
	datad => \DEAUDIO|ad1|s2|Ram0~18_combout\,
	combout => \DEAUDIO|ad1|s2|Ram0~23_combout\);

-- Location: LCCOMB_X68_Y40_N24
\DEAUDIO|ad1|s1|Ram0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~22_combout\ = (!\DEAUDIO|ad1|ramp1\(11) & (!\DEAUDIO|ad1|ramp1\(13) & (\DEAUDIO|ad1|ramp1\(12) $ (\DEAUDIO|ad1|ramp1\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(11),
	datab => \DEAUDIO|ad1|ramp1\(12),
	datac => \DEAUDIO|ad1|ramp1\(10),
	datad => \DEAUDIO|ad1|ramp1\(13),
	combout => \DEAUDIO|ad1|s1|Ram0~22_combout\);

-- Location: LCCOMB_X68_Y40_N30
\DEAUDIO|ad1|s1|Ram0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~19_combout\ = (\DEAUDIO|ad1|ramp1\(12) & (\DEAUDIO|ad1|ramp1\(11))) # (!\DEAUDIO|ad1|ramp1\(12) & (\DEAUDIO|ad1|ramp1\(10) $ (((!\DEAUDIO|ad1|ramp1\(11) & \DEAUDIO|ad1|ramp1\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(11),
	datab => \DEAUDIO|ad1|ramp1\(12),
	datac => \DEAUDIO|ad1|ramp1\(10),
	datad => \DEAUDIO|ad1|ramp1\(13),
	combout => \DEAUDIO|ad1|s1|Ram0~19_combout\);

-- Location: LCCOMB_X68_Y40_N20
\DEAUDIO|ad1|s1|Ram0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~20_combout\ = (\DEAUDIO|ad1|ramp1\(11) & (\DEAUDIO|ad1|ramp1\(12) & (\DEAUDIO|ad1|ramp1\(10)))) # (!\DEAUDIO|ad1|ramp1\(11) & (\DEAUDIO|ad1|ramp1\(13) & ((\DEAUDIO|ad1|ramp1\(12)) # (\DEAUDIO|ad1|ramp1\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(11),
	datab => \DEAUDIO|ad1|ramp1\(12),
	datac => \DEAUDIO|ad1|ramp1\(10),
	datad => \DEAUDIO|ad1|ramp1\(13),
	combout => \DEAUDIO|ad1|s1|Ram0~20_combout\);

-- Location: LCCOMB_X68_Y40_N22
\DEAUDIO|ad1|s1|Ram0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~21_combout\ = (\DEAUDIO|ad1|ramp1\(14) & (\DEAUDIO|ad1|ramp1\(15))) # (!\DEAUDIO|ad1|ramp1\(14) & ((\DEAUDIO|ad1|ramp1\(15) & (!\DEAUDIO|ad1|s1|Ram0~19_combout\)) # (!\DEAUDIO|ad1|ramp1\(15) & ((\DEAUDIO|ad1|s1|Ram0~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(14),
	datab => \DEAUDIO|ad1|ramp1\(15),
	datac => \DEAUDIO|ad1|s1|Ram0~19_combout\,
	datad => \DEAUDIO|ad1|s1|Ram0~20_combout\,
	combout => \DEAUDIO|ad1|s1|Ram0~21_combout\);

-- Location: LCCOMB_X68_Y40_N28
\DEAUDIO|ad1|s1|Ram0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~18_combout\ = (\DEAUDIO|ad1|ramp1\(13) & (\DEAUDIO|ad1|ramp1\(10) & (\DEAUDIO|ad1|ramp1\(11) $ (!\DEAUDIO|ad1|ramp1\(12))))) # (!\DEAUDIO|ad1|ramp1\(13) & ((\DEAUDIO|ad1|ramp1\(12) & ((!\DEAUDIO|ad1|ramp1\(10)))) # 
-- (!\DEAUDIO|ad1|ramp1\(12) & (\DEAUDIO|ad1|ramp1\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(11),
	datab => \DEAUDIO|ad1|ramp1\(12),
	datac => \DEAUDIO|ad1|ramp1\(10),
	datad => \DEAUDIO|ad1|ramp1\(13),
	combout => \DEAUDIO|ad1|s1|Ram0~18_combout\);

-- Location: LCCOMB_X68_Y40_N2
\DEAUDIO|ad1|s1|Ram0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~23_combout\ = (\DEAUDIO|ad1|ramp1\(14) & ((\DEAUDIO|ad1|s1|Ram0~21_combout\ & (!\DEAUDIO|ad1|s1|Ram0~22_combout\)) # (!\DEAUDIO|ad1|s1|Ram0~21_combout\ & ((\DEAUDIO|ad1|s1|Ram0~18_combout\))))) # (!\DEAUDIO|ad1|ramp1\(14) & 
-- (((\DEAUDIO|ad1|s1|Ram0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(14),
	datab => \DEAUDIO|ad1|s1|Ram0~22_combout\,
	datac => \DEAUDIO|ad1|s1|Ram0~21_combout\,
	datad => \DEAUDIO|ad1|s1|Ram0~18_combout\,
	combout => \DEAUDIO|ad1|s1|Ram0~23_combout\);

-- Location: LCCOMB_X67_Y40_N4
\DEAUDIO|ad1|s1|Ram0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~26_combout\ = (\DEAUDIO|ad1|ramp1\(11) & (!\DEAUDIO|ad1|ramp1\(15) & (\DEAUDIO|ad1|ramp1\(10) & \DEAUDIO|ad1|ramp1\(12)))) # (!\DEAUDIO|ad1|ramp1\(11) & (\DEAUDIO|ad1|ramp1\(15) & (!\DEAUDIO|ad1|ramp1\(10) & 
-- !\DEAUDIO|ad1|ramp1\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(11),
	datab => \DEAUDIO|ad1|ramp1\(15),
	datac => \DEAUDIO|ad1|ramp1\(10),
	datad => \DEAUDIO|ad1|ramp1\(12),
	combout => \DEAUDIO|ad1|s1|Ram0~26_combout\);

-- Location: LCCOMB_X67_Y40_N10
\DEAUDIO|ad1|s1|Ram0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~25_combout\ = (\DEAUDIO|ad1|ramp1\(15) & (\DEAUDIO|ad1|ramp1\(10) $ (((\DEAUDIO|ad1|ramp1\(11)) # (\DEAUDIO|ad1|ramp1\(12)))))) # (!\DEAUDIO|ad1|ramp1\(15) & (\DEAUDIO|ad1|ramp1\(10) & ((!\DEAUDIO|ad1|ramp1\(12)) # 
-- (!\DEAUDIO|ad1|ramp1\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(11),
	datab => \DEAUDIO|ad1|ramp1\(15),
	datac => \DEAUDIO|ad1|ramp1\(10),
	datad => \DEAUDIO|ad1|ramp1\(12),
	combout => \DEAUDIO|ad1|s1|Ram0~25_combout\);

-- Location: LCCOMB_X67_Y40_N26
\DEAUDIO|ad1|s1|Ram0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~27_combout\ = (\DEAUDIO|ad1|ramp1\(13) & (((\DEAUDIO|ad1|ramp1\(14)) # (\DEAUDIO|ad1|s1|Ram0~25_combout\)))) # (!\DEAUDIO|ad1|ramp1\(13) & (\DEAUDIO|ad1|s1|Ram0~26_combout\ & (!\DEAUDIO|ad1|ramp1\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(13),
	datab => \DEAUDIO|ad1|s1|Ram0~26_combout\,
	datac => \DEAUDIO|ad1|ramp1\(14),
	datad => \DEAUDIO|ad1|s1|Ram0~25_combout\,
	combout => \DEAUDIO|ad1|s1|Ram0~27_combout\);

-- Location: LCCOMB_X67_Y40_N16
\DEAUDIO|ad1|s1|Ram0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~28_combout\ = (\DEAUDIO|ad1|ramp1\(15) & (((!\DEAUDIO|ad1|ramp1\(11) & !\DEAUDIO|ad1|ramp1\(12))) # (!\DEAUDIO|ad1|ramp1\(10)))) # (!\DEAUDIO|ad1|ramp1\(15) & (\DEAUDIO|ad1|ramp1\(11) & ((\DEAUDIO|ad1|ramp1\(10)) # 
-- (\DEAUDIO|ad1|ramp1\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(11),
	datab => \DEAUDIO|ad1|ramp1\(15),
	datac => \DEAUDIO|ad1|ramp1\(10),
	datad => \DEAUDIO|ad1|ramp1\(12),
	combout => \DEAUDIO|ad1|s1|Ram0~28_combout\);

-- Location: LCCOMB_X67_Y40_N28
\DEAUDIO|ad1|s1|Ram0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~24_combout\ = (\DEAUDIO|ad1|ramp1\(15) & ((\DEAUDIO|ad1|ramp1\(10) & ((!\DEAUDIO|ad1|ramp1\(12)) # (!\DEAUDIO|ad1|ramp1\(11)))) # (!\DEAUDIO|ad1|ramp1\(10) & ((\DEAUDIO|ad1|ramp1\(12)))))) # (!\DEAUDIO|ad1|ramp1\(15) & 
-- (\DEAUDIO|ad1|ramp1\(11) & (!\DEAUDIO|ad1|ramp1\(10) & !\DEAUDIO|ad1|ramp1\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(11),
	datab => \DEAUDIO|ad1|ramp1\(15),
	datac => \DEAUDIO|ad1|ramp1\(10),
	datad => \DEAUDIO|ad1|ramp1\(12),
	combout => \DEAUDIO|ad1|s1|Ram0~24_combout\);

-- Location: LCCOMB_X67_Y40_N2
\DEAUDIO|ad1|s1|Ram0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~29_combout\ = (\DEAUDIO|ad1|s1|Ram0~27_combout\ & ((\DEAUDIO|ad1|s1|Ram0~28_combout\) # ((!\DEAUDIO|ad1|ramp1\(14))))) # (!\DEAUDIO|ad1|s1|Ram0~27_combout\ & (((\DEAUDIO|ad1|ramp1\(14) & !\DEAUDIO|ad1|s1|Ram0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|s1|Ram0~27_combout\,
	datab => \DEAUDIO|ad1|s1|Ram0~28_combout\,
	datac => \DEAUDIO|ad1|ramp1\(14),
	datad => \DEAUDIO|ad1|s1|Ram0~24_combout\,
	combout => \DEAUDIO|ad1|s1|Ram0~29_combout\);

-- Location: LCCOMB_X75_Y42_N12
\DEAUDIO|ad1|s2|Ram0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~24_combout\ = (\DEAUDIO|ad1|ramp2\(15) & ((\DEAUDIO|ad1|ramp2\(12) & ((!\DEAUDIO|ad1|ramp2\(10)) # (!\DEAUDIO|ad1|ramp2\(11)))) # (!\DEAUDIO|ad1|ramp2\(12) & ((\DEAUDIO|ad1|ramp2\(10)))))) # (!\DEAUDIO|ad1|ramp2\(15) & 
-- (!\DEAUDIO|ad1|ramp2\(12) & (\DEAUDIO|ad1|ramp2\(11) & !\DEAUDIO|ad1|ramp2\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(15),
	datab => \DEAUDIO|ad1|ramp2\(12),
	datac => \DEAUDIO|ad1|ramp2\(11),
	datad => \DEAUDIO|ad1|ramp2\(10),
	combout => \DEAUDIO|ad1|s2|Ram0~24_combout\);

-- Location: LCCOMB_X75_Y42_N8
\DEAUDIO|ad1|s2|Ram0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~28_combout\ = (\DEAUDIO|ad1|ramp2\(15) & (((!\DEAUDIO|ad1|ramp2\(12) & !\DEAUDIO|ad1|ramp2\(11))) # (!\DEAUDIO|ad1|ramp2\(10)))) # (!\DEAUDIO|ad1|ramp2\(15) & (\DEAUDIO|ad1|ramp2\(11) & ((\DEAUDIO|ad1|ramp2\(12)) # 
-- (\DEAUDIO|ad1|ramp2\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(15),
	datab => \DEAUDIO|ad1|ramp2\(12),
	datac => \DEAUDIO|ad1|ramp2\(11),
	datad => \DEAUDIO|ad1|ramp2\(10),
	combout => \DEAUDIO|ad1|s2|Ram0~28_combout\);

-- Location: LCCOMB_X75_Y42_N26
\DEAUDIO|ad1|s2|Ram0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~25_combout\ = (\DEAUDIO|ad1|ramp2\(15) & (\DEAUDIO|ad1|ramp2\(10) $ (((\DEAUDIO|ad1|ramp2\(12)) # (\DEAUDIO|ad1|ramp2\(11)))))) # (!\DEAUDIO|ad1|ramp2\(15) & (\DEAUDIO|ad1|ramp2\(10) & ((!\DEAUDIO|ad1|ramp2\(11)) # 
-- (!\DEAUDIO|ad1|ramp2\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(15),
	datab => \DEAUDIO|ad1|ramp2\(12),
	datac => \DEAUDIO|ad1|ramp2\(11),
	datad => \DEAUDIO|ad1|ramp2\(10),
	combout => \DEAUDIO|ad1|s2|Ram0~25_combout\);

-- Location: LCCOMB_X75_Y42_N28
\DEAUDIO|ad1|s2|Ram0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~26_combout\ = (\DEAUDIO|ad1|ramp2\(15) & (!\DEAUDIO|ad1|ramp2\(12) & (!\DEAUDIO|ad1|ramp2\(11) & !\DEAUDIO|ad1|ramp2\(10)))) # (!\DEAUDIO|ad1|ramp2\(15) & (\DEAUDIO|ad1|ramp2\(12) & (\DEAUDIO|ad1|ramp2\(11) & 
-- \DEAUDIO|ad1|ramp2\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(15),
	datab => \DEAUDIO|ad1|ramp2\(12),
	datac => \DEAUDIO|ad1|ramp2\(11),
	datad => \DEAUDIO|ad1|ramp2\(10),
	combout => \DEAUDIO|ad1|s2|Ram0~26_combout\);

-- Location: LCCOMB_X75_Y42_N2
\DEAUDIO|ad1|s2|Ram0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~27_combout\ = (\DEAUDIO|ad1|ramp2\(14) & (((\DEAUDIO|ad1|ramp2\(13))))) # (!\DEAUDIO|ad1|ramp2\(14) & ((\DEAUDIO|ad1|ramp2\(13) & (\DEAUDIO|ad1|s2|Ram0~25_combout\)) # (!\DEAUDIO|ad1|ramp2\(13) & 
-- ((\DEAUDIO|ad1|s2|Ram0~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|s2|Ram0~25_combout\,
	datab => \DEAUDIO|ad1|ramp2\(14),
	datac => \DEAUDIO|ad1|ramp2\(13),
	datad => \DEAUDIO|ad1|s2|Ram0~26_combout\,
	combout => \DEAUDIO|ad1|s2|Ram0~27_combout\);

-- Location: LCCOMB_X75_Y42_N22
\DEAUDIO|ad1|s2|Ram0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~29_combout\ = (\DEAUDIO|ad1|ramp2\(14) & ((\DEAUDIO|ad1|s2|Ram0~27_combout\ & ((\DEAUDIO|ad1|s2|Ram0~28_combout\))) # (!\DEAUDIO|ad1|s2|Ram0~27_combout\ & (!\DEAUDIO|ad1|s2|Ram0~24_combout\)))) # (!\DEAUDIO|ad1|ramp2\(14) & 
-- (((\DEAUDIO|ad1|s2|Ram0~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|s2|Ram0~24_combout\,
	datab => \DEAUDIO|ad1|ramp2\(14),
	datac => \DEAUDIO|ad1|s2|Ram0~28_combout\,
	datad => \DEAUDIO|ad1|s2|Ram0~27_combout\,
	combout => \DEAUDIO|ad1|s2|Ram0~29_combout\);

-- Location: LCCOMB_X68_Y40_N16
\DEAUDIO|ad1|s1|Ram0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~32_combout\ = (\DEAUDIO|ad1|ramp1\(11) & (\DEAUDIO|ad1|ramp1\(13) & ((\DEAUDIO|ad1|ramp1\(12)) # (\DEAUDIO|ad1|ramp1\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(11),
	datab => \DEAUDIO|ad1|ramp1\(12),
	datac => \DEAUDIO|ad1|ramp1\(10),
	datad => \DEAUDIO|ad1|ramp1\(13),
	combout => \DEAUDIO|ad1|s1|Ram0~32_combout\);

-- Location: LCCOMB_X68_Y40_N6
\DEAUDIO|ad1|s1|Ram0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~31_combout\ = (\DEAUDIO|ad1|ramp1\(12) & ((\DEAUDIO|ad1|ramp1\(13) & (!\DEAUDIO|ad1|ramp1\(11))) # (!\DEAUDIO|ad1|ramp1\(13) & ((!\DEAUDIO|ad1|ramp1\(10)))))) # (!\DEAUDIO|ad1|ramp1\(12) & ((\DEAUDIO|ad1|ramp1\(13) & 
-- ((!\DEAUDIO|ad1|ramp1\(10)))) # (!\DEAUDIO|ad1|ramp1\(13) & (\DEAUDIO|ad1|ramp1\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011100101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(11),
	datab => \DEAUDIO|ad1|ramp1\(12),
	datac => \DEAUDIO|ad1|ramp1\(10),
	datad => \DEAUDIO|ad1|ramp1\(13),
	combout => \DEAUDIO|ad1|s1|Ram0~31_combout\);

-- Location: LCCOMB_X68_Y40_N18
\DEAUDIO|ad1|s1|Ram0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~33_combout\ = (\DEAUDIO|ad1|ramp1\(14) & (((\DEAUDIO|ad1|ramp1\(15))))) # (!\DEAUDIO|ad1|ramp1\(14) & ((\DEAUDIO|ad1|ramp1\(15) & ((!\DEAUDIO|ad1|s1|Ram0~31_combout\))) # (!\DEAUDIO|ad1|ramp1\(15) & 
-- (\DEAUDIO|ad1|s1|Ram0~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(14),
	datab => \DEAUDIO|ad1|s1|Ram0~32_combout\,
	datac => \DEAUDIO|ad1|ramp1\(15),
	datad => \DEAUDIO|ad1|s1|Ram0~31_combout\,
	combout => \DEAUDIO|ad1|s1|Ram0~33_combout\);

-- Location: LCCOMB_X68_Y40_N4
\DEAUDIO|ad1|s1|Ram0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~30_combout\ = (\DEAUDIO|ad1|ramp1\(11) & ((\DEAUDIO|ad1|ramp1\(13)) # ((!\DEAUDIO|ad1|ramp1\(12) & !\DEAUDIO|ad1|ramp1\(10))))) # (!\DEAUDIO|ad1|ramp1\(11) & (\DEAUDIO|ad1|ramp1\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(11),
	datab => \DEAUDIO|ad1|ramp1\(12),
	datac => \DEAUDIO|ad1|ramp1\(10),
	datad => \DEAUDIO|ad1|ramp1\(13),
	combout => \DEAUDIO|ad1|s1|Ram0~30_combout\);

-- Location: LCCOMB_X68_Y40_N12
\DEAUDIO|ad1|s1|Ram0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~34_combout\ = (\DEAUDIO|ad1|ramp1\(11) & (((\DEAUDIO|ad1|ramp1\(13))) # (!\DEAUDIO|ad1|ramp1\(12)))) # (!\DEAUDIO|ad1|ramp1\(11) & ((\DEAUDIO|ad1|ramp1\(12)) # ((\DEAUDIO|ad1|ramp1\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(11),
	datab => \DEAUDIO|ad1|ramp1\(12),
	datac => \DEAUDIO|ad1|ramp1\(10),
	datad => \DEAUDIO|ad1|ramp1\(13),
	combout => \DEAUDIO|ad1|s1|Ram0~34_combout\);

-- Location: LCCOMB_X68_Y40_N10
\DEAUDIO|ad1|s1|Ram0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~35_combout\ = (\DEAUDIO|ad1|ramp1\(14) & ((\DEAUDIO|ad1|s1|Ram0~33_combout\ & ((\DEAUDIO|ad1|s1|Ram0~34_combout\))) # (!\DEAUDIO|ad1|s1|Ram0~33_combout\ & (!\DEAUDIO|ad1|s1|Ram0~30_combout\)))) # (!\DEAUDIO|ad1|ramp1\(14) & 
-- (\DEAUDIO|ad1|s1|Ram0~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111001000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(14),
	datab => \DEAUDIO|ad1|s1|Ram0~33_combout\,
	datac => \DEAUDIO|ad1|s1|Ram0~30_combout\,
	datad => \DEAUDIO|ad1|s1|Ram0~34_combout\,
	combout => \DEAUDIO|ad1|s1|Ram0~35_combout\);

-- Location: LCCOMB_X76_Y42_N26
\DEAUDIO|ad1|s2|Ram0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~31_combout\ = (\DEAUDIO|ad1|ramp2\(13) & ((\DEAUDIO|ad1|ramp2\(12) & ((!\DEAUDIO|ad1|ramp2\(11)))) # (!\DEAUDIO|ad1|ramp2\(12) & (!\DEAUDIO|ad1|ramp2\(10))))) # (!\DEAUDIO|ad1|ramp2\(13) & ((\DEAUDIO|ad1|ramp2\(12) & 
-- (!\DEAUDIO|ad1|ramp2\(10))) # (!\DEAUDIO|ad1|ramp2\(12) & ((\DEAUDIO|ad1|ramp2\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011110110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(13),
	datab => \DEAUDIO|ad1|ramp2\(10),
	datac => \DEAUDIO|ad1|ramp2\(12),
	datad => \DEAUDIO|ad1|ramp2\(11),
	combout => \DEAUDIO|ad1|s2|Ram0~31_combout\);

-- Location: LCCOMB_X76_Y42_N24
\DEAUDIO|ad1|s2|Ram0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~32_combout\ = (\DEAUDIO|ad1|ramp2\(13) & (\DEAUDIO|ad1|ramp2\(11) & ((\DEAUDIO|ad1|ramp2\(10)) # (\DEAUDIO|ad1|ramp2\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(13),
	datab => \DEAUDIO|ad1|ramp2\(10),
	datac => \DEAUDIO|ad1|ramp2\(12),
	datad => \DEAUDIO|ad1|ramp2\(11),
	combout => \DEAUDIO|ad1|s2|Ram0~32_combout\);

-- Location: LCCOMB_X76_Y42_N30
\DEAUDIO|ad1|s2|Ram0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~33_combout\ = (\DEAUDIO|ad1|ramp2\(14) & (((\DEAUDIO|ad1|ramp2\(15))))) # (!\DEAUDIO|ad1|ramp2\(14) & ((\DEAUDIO|ad1|ramp2\(15) & (!\DEAUDIO|ad1|s2|Ram0~31_combout\)) # (!\DEAUDIO|ad1|ramp2\(15) & 
-- ((\DEAUDIO|ad1|s2|Ram0~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|s2|Ram0~31_combout\,
	datab => \DEAUDIO|ad1|s2|Ram0~32_combout\,
	datac => \DEAUDIO|ad1|ramp2\(14),
	datad => \DEAUDIO|ad1|ramp2\(15),
	combout => \DEAUDIO|ad1|s2|Ram0~33_combout\);

-- Location: LCCOMB_X76_Y42_N20
\DEAUDIO|ad1|s2|Ram0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~34_combout\ = (\DEAUDIO|ad1|ramp2\(12) & ((\DEAUDIO|ad1|ramp2\(13)) # ((!\DEAUDIO|ad1|ramp2\(11))))) # (!\DEAUDIO|ad1|ramp2\(12) & (((\DEAUDIO|ad1|ramp2\(10)) # (\DEAUDIO|ad1|ramp2\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(13),
	datab => \DEAUDIO|ad1|ramp2\(10),
	datac => \DEAUDIO|ad1|ramp2\(12),
	datad => \DEAUDIO|ad1|ramp2\(11),
	combout => \DEAUDIO|ad1|s2|Ram0~34_combout\);

-- Location: LCCOMB_X76_Y42_N16
\DEAUDIO|ad1|s2|Ram0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~30_combout\ = (\DEAUDIO|ad1|ramp2\(11) & ((\DEAUDIO|ad1|ramp2\(13)) # ((!\DEAUDIO|ad1|ramp2\(10) & !\DEAUDIO|ad1|ramp2\(12))))) # (!\DEAUDIO|ad1|ramp2\(11) & (((\DEAUDIO|ad1|ramp2\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(13),
	datab => \DEAUDIO|ad1|ramp2\(10),
	datac => \DEAUDIO|ad1|ramp2\(12),
	datad => \DEAUDIO|ad1|ramp2\(11),
	combout => \DEAUDIO|ad1|s2|Ram0~30_combout\);

-- Location: LCCOMB_X76_Y42_N18
\DEAUDIO|ad1|s2|Ram0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~35_combout\ = (\DEAUDIO|ad1|s2|Ram0~33_combout\ & ((\DEAUDIO|ad1|s2|Ram0~34_combout\) # ((!\DEAUDIO|ad1|ramp2\(14))))) # (!\DEAUDIO|ad1|s2|Ram0~33_combout\ & (((\DEAUDIO|ad1|ramp2\(14) & !\DEAUDIO|ad1|s2|Ram0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|s2|Ram0~33_combout\,
	datab => \DEAUDIO|ad1|s2|Ram0~34_combout\,
	datac => \DEAUDIO|ad1|ramp2\(14),
	datad => \DEAUDIO|ad1|s2|Ram0~30_combout\,
	combout => \DEAUDIO|ad1|s2|Ram0~35_combout\);

-- Location: LCCOMB_X68_Y39_N16
\DEAUDIO|ad1|s1|Ram0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~36_combout\ = (\DEAUDIO|ad1|ramp1\(13) & (((\DEAUDIO|ad1|ramp1\(10))) # (!\DEAUDIO|ad1|ramp1\(12)))) # (!\DEAUDIO|ad1|ramp1\(13) & (!\DEAUDIO|ad1|ramp1\(11) & (\DEAUDIO|ad1|ramp1\(12) $ (\DEAUDIO|ad1|ramp1\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(12),
	datab => \DEAUDIO|ad1|ramp1\(11),
	datac => \DEAUDIO|ad1|ramp1\(10),
	datad => \DEAUDIO|ad1|ramp1\(13),
	combout => \DEAUDIO|ad1|s1|Ram0~36_combout\);

-- Location: LCCOMB_X68_Y39_N30
\DEAUDIO|ad1|s1|Ram0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~40_combout\ = (\DEAUDIO|ad1|ramp1\(11) & ((\DEAUDIO|ad1|ramp1\(13) & ((!\DEAUDIO|ad1|ramp1\(10)))) # (!\DEAUDIO|ad1|ramp1\(13) & (\DEAUDIO|ad1|ramp1\(12))))) # (!\DEAUDIO|ad1|ramp1\(11) & (\DEAUDIO|ad1|ramp1\(10) & 
-- (\DEAUDIO|ad1|ramp1\(12) $ (!\DEAUDIO|ad1|ramp1\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(12),
	datab => \DEAUDIO|ad1|ramp1\(11),
	datac => \DEAUDIO|ad1|ramp1\(10),
	datad => \DEAUDIO|ad1|ramp1\(13),
	combout => \DEAUDIO|ad1|s1|Ram0~40_combout\);

-- Location: LCCOMB_X68_Y39_N22
\DEAUDIO|ad1|s1|Ram0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~37_combout\ = (\DEAUDIO|ad1|ramp1\(12) & ((\DEAUDIO|ad1|ramp1\(10) & ((\DEAUDIO|ad1|ramp1\(13)))) # (!\DEAUDIO|ad1|ramp1\(10) & ((\DEAUDIO|ad1|ramp1\(11)) # (!\DEAUDIO|ad1|ramp1\(13)))))) # (!\DEAUDIO|ad1|ramp1\(12) & 
-- (!\DEAUDIO|ad1|ramp1\(11) & ((\DEAUDIO|ad1|ramp1\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(12),
	datab => \DEAUDIO|ad1|ramp1\(11),
	datac => \DEAUDIO|ad1|ramp1\(10),
	datad => \DEAUDIO|ad1|ramp1\(13),
	combout => \DEAUDIO|ad1|s1|Ram0~37_combout\);

-- Location: LCCOMB_X65_Y39_N8
\DEAUDIO|ad1|s1|Ram0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~38_combout\ = (\DEAUDIO|ad1|ramp1\(13) & ((\DEAUDIO|ad1|ramp1\(11)) # ((\DEAUDIO|ad1|ramp1\(12) & \DEAUDIO|ad1|ramp1\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(11),
	datab => \DEAUDIO|ad1|ramp1\(12),
	datac => \DEAUDIO|ad1|ramp1\(10),
	datad => \DEAUDIO|ad1|ramp1\(13),
	combout => \DEAUDIO|ad1|s1|Ram0~38_combout\);

-- Location: LCCOMB_X68_Y39_N28
\DEAUDIO|ad1|s1|Ram0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~39_combout\ = (\DEAUDIO|ad1|ramp1\(14) & (((\DEAUDIO|ad1|ramp1\(15))))) # (!\DEAUDIO|ad1|ramp1\(14) & ((\DEAUDIO|ad1|ramp1\(15) & (\DEAUDIO|ad1|s1|Ram0~37_combout\)) # (!\DEAUDIO|ad1|ramp1\(15) & 
-- ((\DEAUDIO|ad1|s1|Ram0~38_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|s1|Ram0~37_combout\,
	datab => \DEAUDIO|ad1|ramp1\(14),
	datac => \DEAUDIO|ad1|s1|Ram0~38_combout\,
	datad => \DEAUDIO|ad1|ramp1\(15),
	combout => \DEAUDIO|ad1|s1|Ram0~39_combout\);

-- Location: LCCOMB_X68_Y39_N4
\DEAUDIO|ad1|s1|Ram0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~41_combout\ = (\DEAUDIO|ad1|ramp1\(14) & ((\DEAUDIO|ad1|s1|Ram0~39_combout\ & ((!\DEAUDIO|ad1|s1|Ram0~40_combout\))) # (!\DEAUDIO|ad1|s1|Ram0~39_combout\ & (!\DEAUDIO|ad1|s1|Ram0~36_combout\)))) # (!\DEAUDIO|ad1|ramp1\(14) & 
-- (((\DEAUDIO|ad1|s1|Ram0~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(14),
	datab => \DEAUDIO|ad1|s1|Ram0~36_combout\,
	datac => \DEAUDIO|ad1|s1|Ram0~40_combout\,
	datad => \DEAUDIO|ad1|s1|Ram0~39_combout\,
	combout => \DEAUDIO|ad1|s1|Ram0~41_combout\);

-- Location: LCCOMB_X76_Y42_N12
\DEAUDIO|ad1|s2|Ram0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~38_combout\ = (\DEAUDIO|ad1|ramp2\(13) & ((\DEAUDIO|ad1|ramp2\(11)) # ((\DEAUDIO|ad1|ramp2\(10) & \DEAUDIO|ad1|ramp2\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(13),
	datab => \DEAUDIO|ad1|ramp2\(10),
	datac => \DEAUDIO|ad1|ramp2\(12),
	datad => \DEAUDIO|ad1|ramp2\(11),
	combout => \DEAUDIO|ad1|s2|Ram0~38_combout\);

-- Location: LCCOMB_X76_Y42_N2
\DEAUDIO|ad1|s2|Ram0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~37_combout\ = (\DEAUDIO|ad1|ramp2\(13) & ((\DEAUDIO|ad1|ramp2\(12) & ((\DEAUDIO|ad1|ramp2\(10)) # (\DEAUDIO|ad1|ramp2\(11)))) # (!\DEAUDIO|ad1|ramp2\(12) & ((!\DEAUDIO|ad1|ramp2\(11)))))) # (!\DEAUDIO|ad1|ramp2\(13) & 
-- (!\DEAUDIO|ad1|ramp2\(10) & (\DEAUDIO|ad1|ramp2\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(13),
	datab => \DEAUDIO|ad1|ramp2\(10),
	datac => \DEAUDIO|ad1|ramp2\(12),
	datad => \DEAUDIO|ad1|ramp2\(11),
	combout => \DEAUDIO|ad1|s2|Ram0~37_combout\);

-- Location: LCCOMB_X76_Y42_N6
\DEAUDIO|ad1|s2|Ram0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~39_combout\ = (\DEAUDIO|ad1|ramp2\(15) & (((\DEAUDIO|ad1|ramp2\(14)) # (\DEAUDIO|ad1|s2|Ram0~37_combout\)))) # (!\DEAUDIO|ad1|ramp2\(15) & (\DEAUDIO|ad1|s2|Ram0~38_combout\ & (!\DEAUDIO|ad1|ramp2\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|s2|Ram0~38_combout\,
	datab => \DEAUDIO|ad1|ramp2\(15),
	datac => \DEAUDIO|ad1|ramp2\(14),
	datad => \DEAUDIO|ad1|s2|Ram0~37_combout\,
	combout => \DEAUDIO|ad1|s2|Ram0~39_combout\);

-- Location: LCCOMB_X75_Y42_N24
\DEAUDIO|ad1|s2|Ram0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~40_combout\ = (\DEAUDIO|ad1|ramp2\(11) & ((\DEAUDIO|ad1|ramp2\(13) & ((!\DEAUDIO|ad1|ramp2\(10)))) # (!\DEAUDIO|ad1|ramp2\(13) & (\DEAUDIO|ad1|ramp2\(12))))) # (!\DEAUDIO|ad1|ramp2\(11) & (\DEAUDIO|ad1|ramp2\(10) & 
-- (\DEAUDIO|ad1|ramp2\(13) $ (!\DEAUDIO|ad1|ramp2\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(13),
	datab => \DEAUDIO|ad1|ramp2\(12),
	datac => \DEAUDIO|ad1|ramp2\(11),
	datad => \DEAUDIO|ad1|ramp2\(10),
	combout => \DEAUDIO|ad1|s2|Ram0~40_combout\);

-- Location: LCCOMB_X76_Y42_N0
\DEAUDIO|ad1|s2|Ram0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~36_combout\ = (\DEAUDIO|ad1|ramp2\(13) & ((\DEAUDIO|ad1|ramp2\(10)) # ((!\DEAUDIO|ad1|ramp2\(12))))) # (!\DEAUDIO|ad1|ramp2\(13) & (!\DEAUDIO|ad1|ramp2\(11) & (\DEAUDIO|ad1|ramp2\(10) $ (\DEAUDIO|ad1|ramp2\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(13),
	datab => \DEAUDIO|ad1|ramp2\(10),
	datac => \DEAUDIO|ad1|ramp2\(12),
	datad => \DEAUDIO|ad1|ramp2\(11),
	combout => \DEAUDIO|ad1|s2|Ram0~36_combout\);

-- Location: LCCOMB_X76_Y42_N8
\DEAUDIO|ad1|s2|Ram0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~41_combout\ = (\DEAUDIO|ad1|s2|Ram0~39_combout\ & (((!\DEAUDIO|ad1|ramp2\(14))) # (!\DEAUDIO|ad1|s2|Ram0~40_combout\))) # (!\DEAUDIO|ad1|s2|Ram0~39_combout\ & (((\DEAUDIO|ad1|ramp2\(14) & !\DEAUDIO|ad1|s2|Ram0~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101001111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|s2|Ram0~39_combout\,
	datab => \DEAUDIO|ad1|s2|Ram0~40_combout\,
	datac => \DEAUDIO|ad1|ramp2\(14),
	datad => \DEAUDIO|ad1|s2|Ram0~36_combout\,
	combout => \DEAUDIO|ad1|s2|Ram0~41_combout\);

-- Location: LCCOMB_X67_Y40_N24
\DEAUDIO|ad1|s1|Ram0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~42_combout\ = (\DEAUDIO|ad1|ramp1\(10) & (\DEAUDIO|ad1|ramp1\(15) $ (((\DEAUDIO|ad1|ramp1\(11) & !\DEAUDIO|ad1|ramp1\(12)))))) # (!\DEAUDIO|ad1|ramp1\(10) & (!\DEAUDIO|ad1|ramp1\(15) & (\DEAUDIO|ad1|ramp1\(11) $ 
-- (\DEAUDIO|ad1|ramp1\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(11),
	datab => \DEAUDIO|ad1|ramp1\(15),
	datac => \DEAUDIO|ad1|ramp1\(10),
	datad => \DEAUDIO|ad1|ramp1\(12),
	combout => \DEAUDIO|ad1|s1|Ram0~42_combout\);

-- Location: LCCOMB_X68_Y40_N8
\DEAUDIO|ad1|s1|Ram0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~46_combout\ = (\DEAUDIO|ad1|ramp1\(10) & ((\DEAUDIO|ad1|ramp1\(12) & (\DEAUDIO|ad1|ramp1\(11))) # (!\DEAUDIO|ad1|ramp1\(12) & ((\DEAUDIO|ad1|ramp1\(15)))))) # (!\DEAUDIO|ad1|ramp1\(10) & (\DEAUDIO|ad1|ramp1\(12) $ 
-- (((\DEAUDIO|ad1|ramp1\(11) & \DEAUDIO|ad1|ramp1\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(11),
	datab => \DEAUDIO|ad1|ramp1\(15),
	datac => \DEAUDIO|ad1|ramp1\(10),
	datad => \DEAUDIO|ad1|ramp1\(12),
	combout => \DEAUDIO|ad1|s1|Ram0~46_combout\);

-- Location: LCCOMB_X67_Y40_N22
\DEAUDIO|ad1|s1|Ram0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~43_combout\ = (\DEAUDIO|ad1|ramp1\(11) & ((\DEAUDIO|ad1|ramp1\(10) & ((\DEAUDIO|ad1|ramp1\(12)))) # (!\DEAUDIO|ad1|ramp1\(10) & (\DEAUDIO|ad1|ramp1\(15))))) # (!\DEAUDIO|ad1|ramp1\(11) & (\DEAUDIO|ad1|ramp1\(15) $ 
-- (((!\DEAUDIO|ad1|ramp1\(10) & \DEAUDIO|ad1|ramp1\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(11),
	datab => \DEAUDIO|ad1|ramp1\(15),
	datac => \DEAUDIO|ad1|ramp1\(10),
	datad => \DEAUDIO|ad1|ramp1\(12),
	combout => \DEAUDIO|ad1|s1|Ram0~43_combout\);

-- Location: LCCOMB_X67_Y40_N20
\DEAUDIO|ad1|s1|Ram0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~44_combout\ = (\DEAUDIO|ad1|ramp1\(11) & (\DEAUDIO|ad1|ramp1\(12) & ((\DEAUDIO|ad1|ramp1\(15)) # (\DEAUDIO|ad1|ramp1\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(11),
	datab => \DEAUDIO|ad1|ramp1\(15),
	datac => \DEAUDIO|ad1|ramp1\(10),
	datad => \DEAUDIO|ad1|ramp1\(12),
	combout => \DEAUDIO|ad1|s1|Ram0~44_combout\);

-- Location: LCCOMB_X67_Y40_N14
\DEAUDIO|ad1|s1|Ram0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~45_combout\ = (\DEAUDIO|ad1|ramp1\(13) & ((\DEAUDIO|ad1|ramp1\(14)) # ((\DEAUDIO|ad1|s1|Ram0~43_combout\)))) # (!\DEAUDIO|ad1|ramp1\(13) & (!\DEAUDIO|ad1|ramp1\(14) & ((\DEAUDIO|ad1|s1|Ram0~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(13),
	datab => \DEAUDIO|ad1|ramp1\(14),
	datac => \DEAUDIO|ad1|s1|Ram0~43_combout\,
	datad => \DEAUDIO|ad1|s1|Ram0~44_combout\,
	combout => \DEAUDIO|ad1|s1|Ram0~45_combout\);

-- Location: LCCOMB_X68_Y40_N14
\DEAUDIO|ad1|s1|Ram0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~47_combout\ = (\DEAUDIO|ad1|ramp1\(14) & ((\DEAUDIO|ad1|s1|Ram0~45_combout\ & ((!\DEAUDIO|ad1|s1|Ram0~46_combout\))) # (!\DEAUDIO|ad1|s1|Ram0~45_combout\ & (\DEAUDIO|ad1|s1|Ram0~42_combout\)))) # (!\DEAUDIO|ad1|ramp1\(14) & 
-- (((\DEAUDIO|ad1|s1|Ram0~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(14),
	datab => \DEAUDIO|ad1|s1|Ram0~42_combout\,
	datac => \DEAUDIO|ad1|s1|Ram0~46_combout\,
	datad => \DEAUDIO|ad1|s1|Ram0~45_combout\,
	combout => \DEAUDIO|ad1|s1|Ram0~47_combout\);

-- Location: LCCOMB_X75_Y42_N6
\DEAUDIO|ad1|s2|Ram0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~46_combout\ = (\DEAUDIO|ad1|ramp2\(10) & ((\DEAUDIO|ad1|ramp2\(12) & ((\DEAUDIO|ad1|ramp2\(11)))) # (!\DEAUDIO|ad1|ramp2\(12) & (\DEAUDIO|ad1|ramp2\(15))))) # (!\DEAUDIO|ad1|ramp2\(10) & (\DEAUDIO|ad1|ramp2\(12) $ 
-- (((\DEAUDIO|ad1|ramp2\(15) & \DEAUDIO|ad1|ramp2\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(15),
	datab => \DEAUDIO|ad1|ramp2\(12),
	datac => \DEAUDIO|ad1|ramp2\(11),
	datad => \DEAUDIO|ad1|ramp2\(10),
	combout => \DEAUDIO|ad1|s2|Ram0~46_combout\);

-- Location: LCCOMB_X75_Y42_N10
\DEAUDIO|ad1|s2|Ram0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~44_combout\ = (\DEAUDIO|ad1|ramp2\(12) & (\DEAUDIO|ad1|ramp2\(11) & ((\DEAUDIO|ad1|ramp2\(15)) # (\DEAUDIO|ad1|ramp2\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(15),
	datab => \DEAUDIO|ad1|ramp2\(12),
	datac => \DEAUDIO|ad1|ramp2\(11),
	datad => \DEAUDIO|ad1|ramp2\(10),
	combout => \DEAUDIO|ad1|s2|Ram0~44_combout\);

-- Location: LCCOMB_X75_Y42_N16
\DEAUDIO|ad1|s2|Ram0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~43_combout\ = (\DEAUDIO|ad1|ramp2\(11) & ((\DEAUDIO|ad1|ramp2\(10) & ((\DEAUDIO|ad1|ramp2\(12)))) # (!\DEAUDIO|ad1|ramp2\(10) & (\DEAUDIO|ad1|ramp2\(15))))) # (!\DEAUDIO|ad1|ramp2\(11) & (\DEAUDIO|ad1|ramp2\(15) $ 
-- (((\DEAUDIO|ad1|ramp2\(12) & !\DEAUDIO|ad1|ramp2\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(15),
	datab => \DEAUDIO|ad1|ramp2\(12),
	datac => \DEAUDIO|ad1|ramp2\(11),
	datad => \DEAUDIO|ad1|ramp2\(10),
	combout => \DEAUDIO|ad1|s2|Ram0~43_combout\);

-- Location: LCCOMB_X75_Y42_N20
\DEAUDIO|ad1|s2|Ram0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~45_combout\ = (\DEAUDIO|ad1|ramp2\(14) & (((\DEAUDIO|ad1|ramp2\(13))))) # (!\DEAUDIO|ad1|ramp2\(14) & ((\DEAUDIO|ad1|ramp2\(13) & ((\DEAUDIO|ad1|s2|Ram0~43_combout\))) # (!\DEAUDIO|ad1|ramp2\(13) & 
-- (\DEAUDIO|ad1|s2|Ram0~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|s2|Ram0~44_combout\,
	datab => \DEAUDIO|ad1|ramp2\(14),
	datac => \DEAUDIO|ad1|ramp2\(13),
	datad => \DEAUDIO|ad1|s2|Ram0~43_combout\,
	combout => \DEAUDIO|ad1|s2|Ram0~45_combout\);

-- Location: LCCOMB_X75_Y42_N30
\DEAUDIO|ad1|s2|Ram0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~42_combout\ = (\DEAUDIO|ad1|ramp2\(10) & (\DEAUDIO|ad1|ramp2\(15) $ (((!\DEAUDIO|ad1|ramp2\(12) & \DEAUDIO|ad1|ramp2\(11)))))) # (!\DEAUDIO|ad1|ramp2\(10) & (!\DEAUDIO|ad1|ramp2\(15) & (\DEAUDIO|ad1|ramp2\(12) $ 
-- (\DEAUDIO|ad1|ramp2\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(15),
	datab => \DEAUDIO|ad1|ramp2\(12),
	datac => \DEAUDIO|ad1|ramp2\(11),
	datad => \DEAUDIO|ad1|ramp2\(10),
	combout => \DEAUDIO|ad1|s2|Ram0~42_combout\);

-- Location: LCCOMB_X75_Y42_N0
\DEAUDIO|ad1|s2|Ram0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~47_combout\ = (\DEAUDIO|ad1|s2|Ram0~45_combout\ & (((!\DEAUDIO|ad1|ramp2\(14))) # (!\DEAUDIO|ad1|s2|Ram0~46_combout\))) # (!\DEAUDIO|ad1|s2|Ram0~45_combout\ & (((\DEAUDIO|ad1|s2|Ram0~42_combout\ & \DEAUDIO|ad1|ramp2\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|s2|Ram0~46_combout\,
	datab => \DEAUDIO|ad1|s2|Ram0~45_combout\,
	datac => \DEAUDIO|ad1|s2|Ram0~42_combout\,
	datad => \DEAUDIO|ad1|ramp2\(14),
	combout => \DEAUDIO|ad1|s2|Ram0~47_combout\);

-- Location: LCCOMB_X70_Y42_N6
\DEAUDIO|ad1|s2|Ram0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~52_combout\ = (\DEAUDIO|ad1|ramp2\(13) & (\DEAUDIO|ad1|ramp2\(15) $ (((\DEAUDIO|ad1|ramp2\(10)) # (\DEAUDIO|ad1|ramp2\(11)))))) # (!\DEAUDIO|ad1|ramp2\(13) & (\DEAUDIO|ad1|ramp2\(11) & (\DEAUDIO|ad1|ramp2\(10) $ 
-- (\DEAUDIO|ad1|ramp2\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(10),
	datab => \DEAUDIO|ad1|ramp2\(13),
	datac => \DEAUDIO|ad1|ramp2\(15),
	datad => \DEAUDIO|ad1|ramp2\(11),
	combout => \DEAUDIO|ad1|s2|Ram0~52_combout\);

-- Location: LCCOMB_X70_Y42_N10
\DEAUDIO|ad1|s2|Ram0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~48_combout\ = (\DEAUDIO|ad1|ramp2\(13) & (\DEAUDIO|ad1|ramp2\(11) $ (((\DEAUDIO|ad1|ramp2\(10)) # (!\DEAUDIO|ad1|ramp2\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(10),
	datab => \DEAUDIO|ad1|ramp2\(13),
	datac => \DEAUDIO|ad1|ramp2\(15),
	datad => \DEAUDIO|ad1|ramp2\(11),
	combout => \DEAUDIO|ad1|s2|Ram0~48_combout\);

-- Location: LCCOMB_X70_Y42_N12
\DEAUDIO|ad1|s2|Ram0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~49_combout\ = (\DEAUDIO|ad1|ramp2\(13) & (!\DEAUDIO|ad1|ramp2\(15) & ((\DEAUDIO|ad1|ramp2\(10)) # (\DEAUDIO|ad1|ramp2\(11))))) # (!\DEAUDIO|ad1|ramp2\(13) & ((\DEAUDIO|ad1|ramp2\(10) & ((\DEAUDIO|ad1|ramp2\(11)))) # 
-- (!\DEAUDIO|ad1|ramp2\(10) & (\DEAUDIO|ad1|ramp2\(15) & !\DEAUDIO|ad1|ramp2\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(10),
	datab => \DEAUDIO|ad1|ramp2\(13),
	datac => \DEAUDIO|ad1|ramp2\(15),
	datad => \DEAUDIO|ad1|ramp2\(11),
	combout => \DEAUDIO|ad1|s2|Ram0~49_combout\);

-- Location: LCCOMB_X70_Y42_N30
\DEAUDIO|ad1|s2|Ram0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~50_combout\ = (\DEAUDIO|ad1|ramp2\(15) & (\DEAUDIO|ad1|ramp2\(13) $ (((!\DEAUDIO|ad1|ramp2\(11)) # (!\DEAUDIO|ad1|ramp2\(10)))))) # (!\DEAUDIO|ad1|ramp2\(15) & (\DEAUDIO|ad1|ramp2\(13) & (\DEAUDIO|ad1|ramp2\(10) $ 
-- (!\DEAUDIO|ad1|ramp2\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(10),
	datab => \DEAUDIO|ad1|ramp2\(13),
	datac => \DEAUDIO|ad1|ramp2\(15),
	datad => \DEAUDIO|ad1|ramp2\(11),
	combout => \DEAUDIO|ad1|s2|Ram0~50_combout\);

-- Location: LCCOMB_X70_Y42_N24
\DEAUDIO|ad1|s2|Ram0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~51_combout\ = (\DEAUDIO|ad1|ramp2\(12) & ((\DEAUDIO|ad1|s2|Ram0~49_combout\) # ((\DEAUDIO|ad1|ramp2\(14))))) # (!\DEAUDIO|ad1|ramp2\(12) & (((\DEAUDIO|ad1|s2|Ram0~50_combout\ & !\DEAUDIO|ad1|ramp2\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|s2|Ram0~49_combout\,
	datab => \DEAUDIO|ad1|ramp2\(12),
	datac => \DEAUDIO|ad1|s2|Ram0~50_combout\,
	datad => \DEAUDIO|ad1|ramp2\(14),
	combout => \DEAUDIO|ad1|s2|Ram0~51_combout\);

-- Location: LCCOMB_X70_Y42_N4
\DEAUDIO|ad1|s2|Ram0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~53_combout\ = (\DEAUDIO|ad1|ramp2\(14) & ((\DEAUDIO|ad1|s2|Ram0~51_combout\ & (!\DEAUDIO|ad1|s2|Ram0~52_combout\)) # (!\DEAUDIO|ad1|s2|Ram0~51_combout\ & ((\DEAUDIO|ad1|s2|Ram0~48_combout\))))) # (!\DEAUDIO|ad1|ramp2\(14) & 
-- (((\DEAUDIO|ad1|s2|Ram0~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|s2|Ram0~52_combout\,
	datab => \DEAUDIO|ad1|ramp2\(14),
	datac => \DEAUDIO|ad1|s2|Ram0~48_combout\,
	datad => \DEAUDIO|ad1|s2|Ram0~51_combout\,
	combout => \DEAUDIO|ad1|s2|Ram0~53_combout\);

-- Location: LCCOMB_X68_Y39_N2
\DEAUDIO|ad1|s1|Ram0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~52_combout\ = (\DEAUDIO|ad1|ramp1\(13) & (\DEAUDIO|ad1|ramp1\(15) $ (((\DEAUDIO|ad1|ramp1\(10)) # (\DEAUDIO|ad1|ramp1\(11)))))) # (!\DEAUDIO|ad1|ramp1\(13) & (\DEAUDIO|ad1|ramp1\(11) & (\DEAUDIO|ad1|ramp1\(15) $ 
-- (\DEAUDIO|ad1|ramp1\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(13),
	datab => \DEAUDIO|ad1|ramp1\(15),
	datac => \DEAUDIO|ad1|ramp1\(10),
	datad => \DEAUDIO|ad1|ramp1\(11),
	combout => \DEAUDIO|ad1|s1|Ram0~52_combout\);

-- Location: LCCOMB_X68_Y39_N14
\DEAUDIO|ad1|s1|Ram0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~50_combout\ = (\DEAUDIO|ad1|ramp1\(15) & (\DEAUDIO|ad1|ramp1\(13) $ (((!\DEAUDIO|ad1|ramp1\(11)) # (!\DEAUDIO|ad1|ramp1\(10)))))) # (!\DEAUDIO|ad1|ramp1\(15) & (\DEAUDIO|ad1|ramp1\(13) & (\DEAUDIO|ad1|ramp1\(10) $ 
-- (!\DEAUDIO|ad1|ramp1\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010001000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(13),
	datab => \DEAUDIO|ad1|ramp1\(15),
	datac => \DEAUDIO|ad1|ramp1\(10),
	datad => \DEAUDIO|ad1|ramp1\(11),
	combout => \DEAUDIO|ad1|s1|Ram0~50_combout\);

-- Location: LCCOMB_X68_Y39_N20
\DEAUDIO|ad1|s1|Ram0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~49_combout\ = (\DEAUDIO|ad1|ramp1\(13) & (!\DEAUDIO|ad1|ramp1\(15) & ((\DEAUDIO|ad1|ramp1\(10)) # (\DEAUDIO|ad1|ramp1\(11))))) # (!\DEAUDIO|ad1|ramp1\(13) & ((\DEAUDIO|ad1|ramp1\(10) & ((\DEAUDIO|ad1|ramp1\(11)))) # 
-- (!\DEAUDIO|ad1|ramp1\(10) & (\DEAUDIO|ad1|ramp1\(15) & !\DEAUDIO|ad1|ramp1\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(13),
	datab => \DEAUDIO|ad1|ramp1\(15),
	datac => \DEAUDIO|ad1|ramp1\(10),
	datad => \DEAUDIO|ad1|ramp1\(11),
	combout => \DEAUDIO|ad1|s1|Ram0~49_combout\);

-- Location: LCCOMB_X68_Y39_N8
\DEAUDIO|ad1|s1|Ram0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~51_combout\ = (\DEAUDIO|ad1|ramp1\(12) & ((\DEAUDIO|ad1|ramp1\(14)) # ((\DEAUDIO|ad1|s1|Ram0~49_combout\)))) # (!\DEAUDIO|ad1|ramp1\(12) & (!\DEAUDIO|ad1|ramp1\(14) & (\DEAUDIO|ad1|s1|Ram0~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(12),
	datab => \DEAUDIO|ad1|ramp1\(14),
	datac => \DEAUDIO|ad1|s1|Ram0~50_combout\,
	datad => \DEAUDIO|ad1|s1|Ram0~49_combout\,
	combout => \DEAUDIO|ad1|s1|Ram0~51_combout\);

-- Location: LCCOMB_X68_Y39_N18
\DEAUDIO|ad1|s1|Ram0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~48_combout\ = (\DEAUDIO|ad1|ramp1\(13) & (\DEAUDIO|ad1|ramp1\(11) $ (((\DEAUDIO|ad1|ramp1\(10)) # (!\DEAUDIO|ad1|ramp1\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(13),
	datab => \DEAUDIO|ad1|ramp1\(15),
	datac => \DEAUDIO|ad1|ramp1\(10),
	datad => \DEAUDIO|ad1|ramp1\(11),
	combout => \DEAUDIO|ad1|s1|Ram0~48_combout\);

-- Location: LCCOMB_X68_Y39_N24
\DEAUDIO|ad1|s1|Ram0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~53_combout\ = (\DEAUDIO|ad1|ramp1\(14) & ((\DEAUDIO|ad1|s1|Ram0~51_combout\ & (!\DEAUDIO|ad1|s1|Ram0~52_combout\)) # (!\DEAUDIO|ad1|s1|Ram0~51_combout\ & ((\DEAUDIO|ad1|s1|Ram0~48_combout\))))) # (!\DEAUDIO|ad1|ramp1\(14) & 
-- (((\DEAUDIO|ad1|s1|Ram0~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(14),
	datab => \DEAUDIO|ad1|s1|Ram0~52_combout\,
	datac => \DEAUDIO|ad1|s1|Ram0~51_combout\,
	datad => \DEAUDIO|ad1|s1|Ram0~48_combout\,
	combout => \DEAUDIO|ad1|s1|Ram0~53_combout\);

-- Location: LCCOMB_X76_Y42_N10
\DEAUDIO|ad1|s2|Ram0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~54_combout\ = (\DEAUDIO|ad1|ramp2\(13) & (\DEAUDIO|ad1|ramp2\(14) $ (\DEAUDIO|ad1|ramp2\(10) $ (!\DEAUDIO|ad1|ramp2\(12))))) # (!\DEAUDIO|ad1|ramp2\(13) & (\DEAUDIO|ad1|ramp2\(14) & (\DEAUDIO|ad1|ramp2\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(14),
	datab => \DEAUDIO|ad1|ramp2\(10),
	datac => \DEAUDIO|ad1|ramp2\(13),
	datad => \DEAUDIO|ad1|ramp2\(12),
	combout => \DEAUDIO|ad1|s2|Ram0~54_combout\);

-- Location: LCCOMB_X76_Y42_N28
\DEAUDIO|ad1|s2|Ram0~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~55_combout\ = (\DEAUDIO|ad1|ramp2\(14) & (\DEAUDIO|ad1|ramp2\(12) $ (((\DEAUDIO|ad1|ramp2\(10) & \DEAUDIO|ad1|ramp2\(13)))))) # (!\DEAUDIO|ad1|ramp2\(14) & (((\DEAUDIO|ad1|ramp2\(13) & \DEAUDIO|ad1|ramp2\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(14),
	datab => \DEAUDIO|ad1|ramp2\(10),
	datac => \DEAUDIO|ad1|ramp2\(13),
	datad => \DEAUDIO|ad1|ramp2\(12),
	combout => \DEAUDIO|ad1|s2|Ram0~55_combout\);

-- Location: LCCOMB_X76_Y42_N14
\DEAUDIO|ad1|s2|Ram0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~56_combout\ = (\DEAUDIO|ad1|ramp2\(14) & (!\DEAUDIO|ad1|s2|Ram0~55_combout\ & (\DEAUDIO|ad1|s2|Ram0~54_combout\ $ (!\DEAUDIO|ad1|ramp2\(11))))) # (!\DEAUDIO|ad1|ramp2\(14) & (\DEAUDIO|ad1|s2|Ram0~55_combout\ & 
-- (\DEAUDIO|ad1|s2|Ram0~54_combout\ $ (\DEAUDIO|ad1|ramp2\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|s2|Ram0~54_combout\,
	datab => \DEAUDIO|ad1|ramp2\(11),
	datac => \DEAUDIO|ad1|ramp2\(14),
	datad => \DEAUDIO|ad1|s2|Ram0~55_combout\,
	combout => \DEAUDIO|ad1|s2|Ram0~56_combout\);

-- Location: LCCOMB_X76_Y42_N4
\DEAUDIO|ad1|s2|Ram0~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~57_combout\ = (\DEAUDIO|ad1|s2|Ram0~54_combout\ & ((\DEAUDIO|ad1|ramp2\(11) & ((\DEAUDIO|ad1|ramp2\(14)) # (!\DEAUDIO|ad1|s2|Ram0~55_combout\))) # (!\DEAUDIO|ad1|ramp2\(11) & (\DEAUDIO|ad1|ramp2\(14) $ 
-- (\DEAUDIO|ad1|s2|Ram0~55_combout\))))) # (!\DEAUDIO|ad1|s2|Ram0~54_combout\ & (((\DEAUDIO|ad1|s2|Ram0~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|s2|Ram0~54_combout\,
	datab => \DEAUDIO|ad1|ramp2\(11),
	datac => \DEAUDIO|ad1|ramp2\(14),
	datad => \DEAUDIO|ad1|s2|Ram0~55_combout\,
	combout => \DEAUDIO|ad1|s2|Ram0~57_combout\);

-- Location: LCCOMB_X76_Y42_N22
\DEAUDIO|ad1|s2|Ram0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~58_combout\ = \DEAUDIO|ad1|s2|Ram0~56_combout\ $ (((\DEAUDIO|ad1|s2|Ram0~57_combout\ & \DEAUDIO|ad1|ramp2\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|ad1|s2|Ram0~56_combout\,
	datac => \DEAUDIO|ad1|s2|Ram0~57_combout\,
	datad => \DEAUDIO|ad1|ramp2\(15),
	combout => \DEAUDIO|ad1|s2|Ram0~58_combout\);

-- Location: LCCOMB_X63_Y39_N6
\DEAUDIO|ad1|s1|Ram0~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~55_combout\ = (\DEAUDIO|ad1|ramp1\(14) & (\DEAUDIO|ad1|ramp1\(12) $ (((\DEAUDIO|ad1|ramp1\(10) & \DEAUDIO|ad1|ramp1\(13)))))) # (!\DEAUDIO|ad1|ramp1\(14) & (((\DEAUDIO|ad1|ramp1\(13) & \DEAUDIO|ad1|ramp1\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(10),
	datab => \DEAUDIO|ad1|ramp1\(14),
	datac => \DEAUDIO|ad1|ramp1\(13),
	datad => \DEAUDIO|ad1|ramp1\(12),
	combout => \DEAUDIO|ad1|s1|Ram0~55_combout\);

-- Location: LCCOMB_X63_Y39_N4
\DEAUDIO|ad1|s1|Ram0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~54_combout\ = (\DEAUDIO|ad1|ramp1\(13) & (\DEAUDIO|ad1|ramp1\(10) $ (\DEAUDIO|ad1|ramp1\(14) $ (!\DEAUDIO|ad1|ramp1\(12))))) # (!\DEAUDIO|ad1|ramp1\(13) & (\DEAUDIO|ad1|ramp1\(10) & (\DEAUDIO|ad1|ramp1\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(10),
	datab => \DEAUDIO|ad1|ramp1\(14),
	datac => \DEAUDIO|ad1|ramp1\(13),
	datad => \DEAUDIO|ad1|ramp1\(12),
	combout => \DEAUDIO|ad1|s1|Ram0~54_combout\);

-- Location: LCCOMB_X63_Y39_N12
\DEAUDIO|ad1|s1|Ram0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~56_combout\ = (\DEAUDIO|ad1|s1|Ram0~55_combout\ & (!\DEAUDIO|ad1|ramp1\(14) & (\DEAUDIO|ad1|ramp1\(11) $ (\DEAUDIO|ad1|s1|Ram0~54_combout\)))) # (!\DEAUDIO|ad1|s1|Ram0~55_combout\ & (\DEAUDIO|ad1|ramp1\(14) & (\DEAUDIO|ad1|ramp1\(11) 
-- $ (!\DEAUDIO|ad1|s1|Ram0~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|s1|Ram0~55_combout\,
	datab => \DEAUDIO|ad1|ramp1\(11),
	datac => \DEAUDIO|ad1|s1|Ram0~54_combout\,
	datad => \DEAUDIO|ad1|ramp1\(14),
	combout => \DEAUDIO|ad1|s1|Ram0~56_combout\);

-- Location: LCCOMB_X63_Y39_N18
\DEAUDIO|ad1|s1|Ram0~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~57_combout\ = (\DEAUDIO|ad1|s1|Ram0~55_combout\ & ((\DEAUDIO|ad1|ramp1\(11) $ (!\DEAUDIO|ad1|ramp1\(14))) # (!\DEAUDIO|ad1|s1|Ram0~54_combout\))) # (!\DEAUDIO|ad1|s1|Ram0~55_combout\ & (\DEAUDIO|ad1|s1|Ram0~54_combout\ & 
-- ((\DEAUDIO|ad1|ramp1\(11)) # (\DEAUDIO|ad1|ramp1\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|s1|Ram0~55_combout\,
	datab => \DEAUDIO|ad1|ramp1\(11),
	datac => \DEAUDIO|ad1|s1|Ram0~54_combout\,
	datad => \DEAUDIO|ad1|ramp1\(14),
	combout => \DEAUDIO|ad1|s1|Ram0~57_combout\);

-- Location: LCCOMB_X63_Y39_N2
\DEAUDIO|ad1|s1|Ram0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~58_combout\ = \DEAUDIO|ad1|s1|Ram0~56_combout\ $ (((\DEAUDIO|ad1|s1|Ram0~57_combout\ & \DEAUDIO|ad1|ramp1\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|s1|Ram0~56_combout\,
	datab => \DEAUDIO|ad1|s1|Ram0~57_combout\,
	datad => \DEAUDIO|ad1|ramp1\(15),
	combout => \DEAUDIO|ad1|s1|Ram0~58_combout\);

-- Location: LCCOMB_X69_Y42_N0
\DEAUDIO|ad1|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|Add2~0_combout\ = (\DEAUDIO|ad1|s2|Ram0~58_combout\ & (\DEAUDIO|ad1|s1|Ram0~58_combout\ $ (VCC))) # (!\DEAUDIO|ad1|s2|Ram0~58_combout\ & (\DEAUDIO|ad1|s1|Ram0~58_combout\ & VCC))
-- \DEAUDIO|ad1|Add2~1\ = CARRY((\DEAUDIO|ad1|s2|Ram0~58_combout\ & \DEAUDIO|ad1|s1|Ram0~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|s2|Ram0~58_combout\,
	datab => \DEAUDIO|ad1|s1|Ram0~58_combout\,
	datad => VCC,
	combout => \DEAUDIO|ad1|Add2~0_combout\,
	cout => \DEAUDIO|ad1|Add2~1\);

-- Location: LCCOMB_X69_Y42_N2
\DEAUDIO|ad1|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|Add2~2_combout\ = (\DEAUDIO|ad1|s2|Ram0~53_combout\ & ((\DEAUDIO|ad1|s1|Ram0~53_combout\ & (\DEAUDIO|ad1|Add2~1\ & VCC)) # (!\DEAUDIO|ad1|s1|Ram0~53_combout\ & (!\DEAUDIO|ad1|Add2~1\)))) # (!\DEAUDIO|ad1|s2|Ram0~53_combout\ & 
-- ((\DEAUDIO|ad1|s1|Ram0~53_combout\ & (!\DEAUDIO|ad1|Add2~1\)) # (!\DEAUDIO|ad1|s1|Ram0~53_combout\ & ((\DEAUDIO|ad1|Add2~1\) # (GND)))))
-- \DEAUDIO|ad1|Add2~3\ = CARRY((\DEAUDIO|ad1|s2|Ram0~53_combout\ & (!\DEAUDIO|ad1|s1|Ram0~53_combout\ & !\DEAUDIO|ad1|Add2~1\)) # (!\DEAUDIO|ad1|s2|Ram0~53_combout\ & ((!\DEAUDIO|ad1|Add2~1\) # (!\DEAUDIO|ad1|s1|Ram0~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|s2|Ram0~53_combout\,
	datab => \DEAUDIO|ad1|s1|Ram0~53_combout\,
	datad => VCC,
	cin => \DEAUDIO|ad1|Add2~1\,
	combout => \DEAUDIO|ad1|Add2~2_combout\,
	cout => \DEAUDIO|ad1|Add2~3\);

-- Location: LCCOMB_X69_Y42_N4
\DEAUDIO|ad1|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|Add2~4_combout\ = ((\DEAUDIO|ad1|s1|Ram0~47_combout\ $ (\DEAUDIO|ad1|s2|Ram0~47_combout\ $ (!\DEAUDIO|ad1|Add2~3\)))) # (GND)
-- \DEAUDIO|ad1|Add2~5\ = CARRY((\DEAUDIO|ad1|s1|Ram0~47_combout\ & ((\DEAUDIO|ad1|s2|Ram0~47_combout\) # (!\DEAUDIO|ad1|Add2~3\))) # (!\DEAUDIO|ad1|s1|Ram0~47_combout\ & (\DEAUDIO|ad1|s2|Ram0~47_combout\ & !\DEAUDIO|ad1|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|s1|Ram0~47_combout\,
	datab => \DEAUDIO|ad1|s2|Ram0~47_combout\,
	datad => VCC,
	cin => \DEAUDIO|ad1|Add2~3\,
	combout => \DEAUDIO|ad1|Add2~4_combout\,
	cout => \DEAUDIO|ad1|Add2~5\);

-- Location: LCCOMB_X69_Y42_N6
\DEAUDIO|ad1|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|Add2~6_combout\ = (\DEAUDIO|ad1|s1|Ram0~41_combout\ & ((\DEAUDIO|ad1|s2|Ram0~41_combout\ & (\DEAUDIO|ad1|Add2~5\ & VCC)) # (!\DEAUDIO|ad1|s2|Ram0~41_combout\ & (!\DEAUDIO|ad1|Add2~5\)))) # (!\DEAUDIO|ad1|s1|Ram0~41_combout\ & 
-- ((\DEAUDIO|ad1|s2|Ram0~41_combout\ & (!\DEAUDIO|ad1|Add2~5\)) # (!\DEAUDIO|ad1|s2|Ram0~41_combout\ & ((\DEAUDIO|ad1|Add2~5\) # (GND)))))
-- \DEAUDIO|ad1|Add2~7\ = CARRY((\DEAUDIO|ad1|s1|Ram0~41_combout\ & (!\DEAUDIO|ad1|s2|Ram0~41_combout\ & !\DEAUDIO|ad1|Add2~5\)) # (!\DEAUDIO|ad1|s1|Ram0~41_combout\ & ((!\DEAUDIO|ad1|Add2~5\) # (!\DEAUDIO|ad1|s2|Ram0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|s1|Ram0~41_combout\,
	datab => \DEAUDIO|ad1|s2|Ram0~41_combout\,
	datad => VCC,
	cin => \DEAUDIO|ad1|Add2~5\,
	combout => \DEAUDIO|ad1|Add2~6_combout\,
	cout => \DEAUDIO|ad1|Add2~7\);

-- Location: LCCOMB_X69_Y42_N8
\DEAUDIO|ad1|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|Add2~8_combout\ = ((\DEAUDIO|ad1|s1|Ram0~35_combout\ $ (\DEAUDIO|ad1|s2|Ram0~35_combout\ $ (!\DEAUDIO|ad1|Add2~7\)))) # (GND)
-- \DEAUDIO|ad1|Add2~9\ = CARRY((\DEAUDIO|ad1|s1|Ram0~35_combout\ & ((\DEAUDIO|ad1|s2|Ram0~35_combout\) # (!\DEAUDIO|ad1|Add2~7\))) # (!\DEAUDIO|ad1|s1|Ram0~35_combout\ & (\DEAUDIO|ad1|s2|Ram0~35_combout\ & !\DEAUDIO|ad1|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|s1|Ram0~35_combout\,
	datab => \DEAUDIO|ad1|s2|Ram0~35_combout\,
	datad => VCC,
	cin => \DEAUDIO|ad1|Add2~7\,
	combout => \DEAUDIO|ad1|Add2~8_combout\,
	cout => \DEAUDIO|ad1|Add2~9\);

-- Location: LCCOMB_X69_Y42_N10
\DEAUDIO|ad1|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|Add2~10_combout\ = (\DEAUDIO|ad1|s1|Ram0~29_combout\ & ((\DEAUDIO|ad1|s2|Ram0~29_combout\ & (\DEAUDIO|ad1|Add2~9\ & VCC)) # (!\DEAUDIO|ad1|s2|Ram0~29_combout\ & (!\DEAUDIO|ad1|Add2~9\)))) # (!\DEAUDIO|ad1|s1|Ram0~29_combout\ & 
-- ((\DEAUDIO|ad1|s2|Ram0~29_combout\ & (!\DEAUDIO|ad1|Add2~9\)) # (!\DEAUDIO|ad1|s2|Ram0~29_combout\ & ((\DEAUDIO|ad1|Add2~9\) # (GND)))))
-- \DEAUDIO|ad1|Add2~11\ = CARRY((\DEAUDIO|ad1|s1|Ram0~29_combout\ & (!\DEAUDIO|ad1|s2|Ram0~29_combout\ & !\DEAUDIO|ad1|Add2~9\)) # (!\DEAUDIO|ad1|s1|Ram0~29_combout\ & ((!\DEAUDIO|ad1|Add2~9\) # (!\DEAUDIO|ad1|s2|Ram0~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|s1|Ram0~29_combout\,
	datab => \DEAUDIO|ad1|s2|Ram0~29_combout\,
	datad => VCC,
	cin => \DEAUDIO|ad1|Add2~9\,
	combout => \DEAUDIO|ad1|Add2~10_combout\,
	cout => \DEAUDIO|ad1|Add2~11\);

-- Location: LCCOMB_X69_Y42_N12
\DEAUDIO|ad1|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|Add2~12_combout\ = ((\DEAUDIO|ad1|s2|Ram0~23_combout\ $ (\DEAUDIO|ad1|s1|Ram0~23_combout\ $ (!\DEAUDIO|ad1|Add2~11\)))) # (GND)
-- \DEAUDIO|ad1|Add2~13\ = CARRY((\DEAUDIO|ad1|s2|Ram0~23_combout\ & ((\DEAUDIO|ad1|s1|Ram0~23_combout\) # (!\DEAUDIO|ad1|Add2~11\))) # (!\DEAUDIO|ad1|s2|Ram0~23_combout\ & (\DEAUDIO|ad1|s1|Ram0~23_combout\ & !\DEAUDIO|ad1|Add2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|s2|Ram0~23_combout\,
	datab => \DEAUDIO|ad1|s1|Ram0~23_combout\,
	datad => VCC,
	cin => \DEAUDIO|ad1|Add2~11\,
	combout => \DEAUDIO|ad1|Add2~12_combout\,
	cout => \DEAUDIO|ad1|Add2~13\);

-- Location: LCCOMB_X69_Y42_N14
\DEAUDIO|ad1|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|Add2~14_combout\ = (\DEAUDIO|ad1|s2|Ram0~17_combout\ & ((\DEAUDIO|ad1|s1|Ram0~17_combout\ & (\DEAUDIO|ad1|Add2~13\ & VCC)) # (!\DEAUDIO|ad1|s1|Ram0~17_combout\ & (!\DEAUDIO|ad1|Add2~13\)))) # (!\DEAUDIO|ad1|s2|Ram0~17_combout\ & 
-- ((\DEAUDIO|ad1|s1|Ram0~17_combout\ & (!\DEAUDIO|ad1|Add2~13\)) # (!\DEAUDIO|ad1|s1|Ram0~17_combout\ & ((\DEAUDIO|ad1|Add2~13\) # (GND)))))
-- \DEAUDIO|ad1|Add2~15\ = CARRY((\DEAUDIO|ad1|s2|Ram0~17_combout\ & (!\DEAUDIO|ad1|s1|Ram0~17_combout\ & !\DEAUDIO|ad1|Add2~13\)) # (!\DEAUDIO|ad1|s2|Ram0~17_combout\ & ((!\DEAUDIO|ad1|Add2~13\) # (!\DEAUDIO|ad1|s1|Ram0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|s2|Ram0~17_combout\,
	datab => \DEAUDIO|ad1|s1|Ram0~17_combout\,
	datad => VCC,
	cin => \DEAUDIO|ad1|Add2~13\,
	combout => \DEAUDIO|ad1|Add2~14_combout\,
	cout => \DEAUDIO|ad1|Add2~15\);

-- Location: LCCOMB_X68_Y39_N6
\DEAUDIO|ad1|s1|Ram0~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~67_combout\ = (\DEAUDIO|ad1|ramp1\(13) & (!\DEAUDIO|ad1|ramp1\(15) & (\DEAUDIO|ad1|ramp1\(10)))) # (!\DEAUDIO|ad1|ramp1\(13) & (\DEAUDIO|ad1|ramp1\(15) & ((\DEAUDIO|ad1|ramp1\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(13),
	datab => \DEAUDIO|ad1|ramp1\(15),
	datac => \DEAUDIO|ad1|ramp1\(10),
	datad => \DEAUDIO|ad1|ramp1\(11),
	combout => \DEAUDIO|ad1|s1|Ram0~67_combout\);

-- Location: LCCOMB_X68_Y39_N0
\DEAUDIO|ad1|s1|Ram0~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~66_combout\ = (\DEAUDIO|ad1|ramp1\(11) & (\DEAUDIO|ad1|ramp1\(13) & (!\DEAUDIO|ad1|ramp1\(15)))) # (!\DEAUDIO|ad1|ramp1\(11) & (!\DEAUDIO|ad1|ramp1\(10) & (\DEAUDIO|ad1|ramp1\(13) $ (\DEAUDIO|ad1|ramp1\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(13),
	datab => \DEAUDIO|ad1|ramp1\(15),
	datac => \DEAUDIO|ad1|ramp1\(10),
	datad => \DEAUDIO|ad1|ramp1\(11),
	combout => \DEAUDIO|ad1|s1|Ram0~66_combout\);

-- Location: LCCOMB_X68_Y39_N12
\DEAUDIO|ad1|s1|Ram0~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~68_combout\ = (\DEAUDIO|ad1|ramp1\(14) & (((\DEAUDIO|ad1|ramp1\(12))))) # (!\DEAUDIO|ad1|ramp1\(14) & ((\DEAUDIO|ad1|ramp1\(12) & ((\DEAUDIO|ad1|s1|Ram0~66_combout\))) # (!\DEAUDIO|ad1|ramp1\(12) & 
-- (\DEAUDIO|ad1|s1|Ram0~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|s1|Ram0~67_combout\,
	datab => \DEAUDIO|ad1|ramp1\(14),
	datac => \DEAUDIO|ad1|ramp1\(12),
	datad => \DEAUDIO|ad1|s1|Ram0~66_combout\,
	combout => \DEAUDIO|ad1|s1|Ram0~68_combout\);

-- Location: LCCOMB_X68_Y39_N26
\DEAUDIO|ad1|s1|Ram0~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~65_combout\ = (\DEAUDIO|ad1|ramp1\(13) & (!\DEAUDIO|ad1|ramp1\(10) & (\DEAUDIO|ad1|ramp1\(15) $ (\DEAUDIO|ad1|ramp1\(11))))) # (!\DEAUDIO|ad1|ramp1\(13) & (!\DEAUDIO|ad1|ramp1\(15) & ((\DEAUDIO|ad1|ramp1\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(13),
	datab => \DEAUDIO|ad1|ramp1\(15),
	datac => \DEAUDIO|ad1|ramp1\(10),
	datad => \DEAUDIO|ad1|ramp1\(11),
	combout => \DEAUDIO|ad1|s1|Ram0~65_combout\);

-- Location: LCCOMB_X65_Y39_N22
\DEAUDIO|ad1|s1|Ram0~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~69_combout\ = (\DEAUDIO|ad1|ramp1\(15) & (((!\DEAUDIO|ad1|ramp1\(13)) # (!\DEAUDIO|ad1|ramp1\(11))) # (!\DEAUDIO|ad1|ramp1\(10)))) # (!\DEAUDIO|ad1|ramp1\(15) & ((\DEAUDIO|ad1|ramp1\(10) & (\DEAUDIO|ad1|ramp1\(11))) # 
-- (!\DEAUDIO|ad1|ramp1\(10) & ((\DEAUDIO|ad1|ramp1\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(15),
	datab => \DEAUDIO|ad1|ramp1\(10),
	datac => \DEAUDIO|ad1|ramp1\(11),
	datad => \DEAUDIO|ad1|ramp1\(13),
	combout => \DEAUDIO|ad1|s1|Ram0~69_combout\);

-- Location: LCCOMB_X68_Y39_N10
\DEAUDIO|ad1|s1|Ram0~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~70_combout\ = (\DEAUDIO|ad1|s1|Ram0~68_combout\ & (((\DEAUDIO|ad1|s1|Ram0~69_combout\)) # (!\DEAUDIO|ad1|ramp1\(14)))) # (!\DEAUDIO|ad1|s1|Ram0~68_combout\ & (\DEAUDIO|ad1|ramp1\(14) & (\DEAUDIO|ad1|s1|Ram0~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|s1|Ram0~68_combout\,
	datab => \DEAUDIO|ad1|ramp1\(14),
	datac => \DEAUDIO|ad1|s1|Ram0~65_combout\,
	datad => \DEAUDIO|ad1|s1|Ram0~69_combout\,
	combout => \DEAUDIO|ad1|s1|Ram0~70_combout\);

-- Location: LCCOMB_X70_Y43_N22
\DEAUDIO|ad1|s2|Ram0~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~66_combout\ = (\DEAUDIO|ad1|ramp2\(11) & (((!\DEAUDIO|ad1|ramp2\(15) & \DEAUDIO|ad1|ramp2\(13))))) # (!\DEAUDIO|ad1|ramp2\(11) & (!\DEAUDIO|ad1|ramp2\(10) & (\DEAUDIO|ad1|ramp2\(15) $ (\DEAUDIO|ad1|ramp2\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(10),
	datab => \DEAUDIO|ad1|ramp2\(15),
	datac => \DEAUDIO|ad1|ramp2\(11),
	datad => \DEAUDIO|ad1|ramp2\(13),
	combout => \DEAUDIO|ad1|s2|Ram0~66_combout\);

-- Location: LCCOMB_X70_Y43_N20
\DEAUDIO|ad1|s2|Ram0~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~67_combout\ = (\DEAUDIO|ad1|ramp2\(15) & (((\DEAUDIO|ad1|ramp2\(11) & !\DEAUDIO|ad1|ramp2\(13))))) # (!\DEAUDIO|ad1|ramp2\(15) & (\DEAUDIO|ad1|ramp2\(10) & ((\DEAUDIO|ad1|ramp2\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(10),
	datab => \DEAUDIO|ad1|ramp2\(15),
	datac => \DEAUDIO|ad1|ramp2\(11),
	datad => \DEAUDIO|ad1|ramp2\(13),
	combout => \DEAUDIO|ad1|s2|Ram0~67_combout\);

-- Location: LCCOMB_X70_Y43_N6
\DEAUDIO|ad1|s2|Ram0~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~68_combout\ = (\DEAUDIO|ad1|ramp2\(12) & ((\DEAUDIO|ad1|s2|Ram0~66_combout\) # ((\DEAUDIO|ad1|ramp2\(14))))) # (!\DEAUDIO|ad1|ramp2\(12) & (((\DEAUDIO|ad1|s2|Ram0~67_combout\ & !\DEAUDIO|ad1|ramp2\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|s2|Ram0~66_combout\,
	datab => \DEAUDIO|ad1|s2|Ram0~67_combout\,
	datac => \DEAUDIO|ad1|ramp2\(12),
	datad => \DEAUDIO|ad1|ramp2\(14),
	combout => \DEAUDIO|ad1|s2|Ram0~68_combout\);

-- Location: LCCOMB_X70_Y43_N16
\DEAUDIO|ad1|s2|Ram0~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~65_combout\ = (\DEAUDIO|ad1|ramp2\(13) & (!\DEAUDIO|ad1|ramp2\(10) & (\DEAUDIO|ad1|ramp2\(15) $ (\DEAUDIO|ad1|ramp2\(11))))) # (!\DEAUDIO|ad1|ramp2\(13) & (((!\DEAUDIO|ad1|ramp2\(15) & \DEAUDIO|ad1|ramp2\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(10),
	datab => \DEAUDIO|ad1|ramp2\(15),
	datac => \DEAUDIO|ad1|ramp2\(11),
	datad => \DEAUDIO|ad1|ramp2\(13),
	combout => \DEAUDIO|ad1|s2|Ram0~65_combout\);

-- Location: LCCOMB_X70_Y43_N8
\DEAUDIO|ad1|s2|Ram0~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~69_combout\ = (\DEAUDIO|ad1|ramp2\(10) & ((\DEAUDIO|ad1|ramp2\(15) & ((!\DEAUDIO|ad1|ramp2\(13)) # (!\DEAUDIO|ad1|ramp2\(11)))) # (!\DEAUDIO|ad1|ramp2\(15) & (\DEAUDIO|ad1|ramp2\(11))))) # (!\DEAUDIO|ad1|ramp2\(10) & 
-- ((\DEAUDIO|ad1|ramp2\(15)) # ((\DEAUDIO|ad1|ramp2\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(10),
	datab => \DEAUDIO|ad1|ramp2\(15),
	datac => \DEAUDIO|ad1|ramp2\(11),
	datad => \DEAUDIO|ad1|ramp2\(13),
	combout => \DEAUDIO|ad1|s2|Ram0~69_combout\);

-- Location: LCCOMB_X70_Y43_N14
\DEAUDIO|ad1|s2|Ram0~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~70_combout\ = (\DEAUDIO|ad1|s2|Ram0~68_combout\ & (((\DEAUDIO|ad1|s2|Ram0~69_combout\) # (!\DEAUDIO|ad1|ramp2\(14))))) # (!\DEAUDIO|ad1|s2|Ram0~68_combout\ & (\DEAUDIO|ad1|s2|Ram0~65_combout\ & ((\DEAUDIO|ad1|ramp2\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|s2|Ram0~68_combout\,
	datab => \DEAUDIO|ad1|s2|Ram0~65_combout\,
	datac => \DEAUDIO|ad1|s2|Ram0~69_combout\,
	datad => \DEAUDIO|ad1|ramp2\(14),
	combout => \DEAUDIO|ad1|s2|Ram0~70_combout\);

-- Location: LCCOMB_X65_Y40_N12
\DEAUDIO|ad1|s1|Ram0~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~71_combout\ = (\DEAUDIO|ad1|ramp1\(14) & (!\DEAUDIO|ad1|ramp1\(11) & (\DEAUDIO|ad1|ramp1\(13) $ (!\DEAUDIO|ad1|ramp1\(10))))) # (!\DEAUDIO|ad1|ramp1\(14) & (!\DEAUDIO|ad1|ramp1\(13) & ((\DEAUDIO|ad1|ramp1\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(13),
	datab => \DEAUDIO|ad1|ramp1\(14),
	datac => \DEAUDIO|ad1|ramp1\(11),
	datad => \DEAUDIO|ad1|ramp1\(10),
	combout => \DEAUDIO|ad1|s1|Ram0~71_combout\);

-- Location: LCCOMB_X65_Y40_N0
\DEAUDIO|ad1|s1|Ram0~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~75_combout\ = (\DEAUDIO|ad1|ramp1\(11) & (\DEAUDIO|ad1|ramp1\(13) $ (((\DEAUDIO|ad1|ramp1\(10)) # (!\DEAUDIO|ad1|ramp1\(14)))))) # (!\DEAUDIO|ad1|ramp1\(11) & (\DEAUDIO|ad1|ramp1\(10) & (\DEAUDIO|ad1|ramp1\(13) $ 
-- (!\DEAUDIO|ad1|ramp1\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(13),
	datab => \DEAUDIO|ad1|ramp1\(14),
	datac => \DEAUDIO|ad1|ramp1\(11),
	datad => \DEAUDIO|ad1|ramp1\(10),
	combout => \DEAUDIO|ad1|s1|Ram0~75_combout\);

-- Location: LCCOMB_X65_Y40_N26
\DEAUDIO|ad1|s1|Ram0~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~72_combout\ = (\DEAUDIO|ad1|ramp1\(14) & (\DEAUDIO|ad1|ramp1\(13) $ (((\DEAUDIO|ad1|ramp1\(10)) # (!\DEAUDIO|ad1|ramp1\(11)))))) # (!\DEAUDIO|ad1|ramp1\(14) & (\DEAUDIO|ad1|ramp1\(13) & (\DEAUDIO|ad1|ramp1\(11) $ 
-- (!\DEAUDIO|ad1|ramp1\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(13),
	datab => \DEAUDIO|ad1|ramp1\(14),
	datac => \DEAUDIO|ad1|ramp1\(11),
	datad => \DEAUDIO|ad1|ramp1\(10),
	combout => \DEAUDIO|ad1|s1|Ram0~72_combout\);

-- Location: LCCOMB_X65_Y40_N16
\DEAUDIO|ad1|s1|Ram0~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~73_combout\ = (!\DEAUDIO|ad1|ramp1\(11) & (\DEAUDIO|ad1|ramp1\(13) $ (((\DEAUDIO|ad1|ramp1\(14) & \DEAUDIO|ad1|ramp1\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(13),
	datab => \DEAUDIO|ad1|ramp1\(14),
	datac => \DEAUDIO|ad1|ramp1\(11),
	datad => \DEAUDIO|ad1|ramp1\(10),
	combout => \DEAUDIO|ad1|s1|Ram0~73_combout\);

-- Location: LCCOMB_X65_Y40_N14
\DEAUDIO|ad1|s1|Ram0~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~74_combout\ = (\DEAUDIO|ad1|ramp1\(12) & ((\DEAUDIO|ad1|s1|Ram0~72_combout\) # ((\DEAUDIO|ad1|ramp1\(15))))) # (!\DEAUDIO|ad1|ramp1\(12) & (((!\DEAUDIO|ad1|ramp1\(15) & \DEAUDIO|ad1|s1|Ram0~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|s1|Ram0~72_combout\,
	datab => \DEAUDIO|ad1|ramp1\(12),
	datac => \DEAUDIO|ad1|ramp1\(15),
	datad => \DEAUDIO|ad1|s1|Ram0~73_combout\,
	combout => \DEAUDIO|ad1|s1|Ram0~74_combout\);

-- Location: LCCOMB_X65_Y40_N18
\DEAUDIO|ad1|s1|Ram0~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~76_combout\ = (\DEAUDIO|ad1|s1|Ram0~74_combout\ & (((\DEAUDIO|ad1|s1|Ram0~75_combout\) # (!\DEAUDIO|ad1|ramp1\(15))))) # (!\DEAUDIO|ad1|s1|Ram0~74_combout\ & (!\DEAUDIO|ad1|s1|Ram0~71_combout\ & ((\DEAUDIO|ad1|ramp1\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|s1|Ram0~71_combout\,
	datab => \DEAUDIO|ad1|s1|Ram0~75_combout\,
	datac => \DEAUDIO|ad1|s1|Ram0~74_combout\,
	datad => \DEAUDIO|ad1|ramp1\(15),
	combout => \DEAUDIO|ad1|s1|Ram0~76_combout\);

-- Location: LCCOMB_X70_Y43_N26
\DEAUDIO|ad1|s2|Ram0~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~72_combout\ = (\DEAUDIO|ad1|ramp2\(14) & (\DEAUDIO|ad1|ramp2\(13) $ (((\DEAUDIO|ad1|ramp2\(10)) # (!\DEAUDIO|ad1|ramp2\(11)))))) # (!\DEAUDIO|ad1|ramp2\(14) & (\DEAUDIO|ad1|ramp2\(13) & (\DEAUDIO|ad1|ramp2\(10) $ 
-- (!\DEAUDIO|ad1|ramp2\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(10),
	datab => \DEAUDIO|ad1|ramp2\(13),
	datac => \DEAUDIO|ad1|ramp2\(11),
	datad => \DEAUDIO|ad1|ramp2\(14),
	combout => \DEAUDIO|ad1|s2|Ram0~72_combout\);

-- Location: LCCOMB_X70_Y43_N24
\DEAUDIO|ad1|s2|Ram0~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~73_combout\ = (!\DEAUDIO|ad1|ramp2\(11) & (\DEAUDIO|ad1|ramp2\(13) $ (((\DEAUDIO|ad1|ramp2\(10) & \DEAUDIO|ad1|ramp2\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(10),
	datab => \DEAUDIO|ad1|ramp2\(13),
	datac => \DEAUDIO|ad1|ramp2\(11),
	datad => \DEAUDIO|ad1|ramp2\(14),
	combout => \DEAUDIO|ad1|s2|Ram0~73_combout\);

-- Location: LCCOMB_X70_Y43_N10
\DEAUDIO|ad1|s2|Ram0~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~74_combout\ = (\DEAUDIO|ad1|ramp2\(12) & ((\DEAUDIO|ad1|s2|Ram0~72_combout\) # ((\DEAUDIO|ad1|ramp2\(15))))) # (!\DEAUDIO|ad1|ramp2\(12) & (((!\DEAUDIO|ad1|ramp2\(15) & \DEAUDIO|ad1|s2|Ram0~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|s2|Ram0~72_combout\,
	datab => \DEAUDIO|ad1|ramp2\(12),
	datac => \DEAUDIO|ad1|ramp2\(15),
	datad => \DEAUDIO|ad1|s2|Ram0~73_combout\,
	combout => \DEAUDIO|ad1|s2|Ram0~74_combout\);

-- Location: LCCOMB_X70_Y43_N4
\DEAUDIO|ad1|s2|Ram0~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~75_combout\ = (\DEAUDIO|ad1|ramp2\(10) & (\DEAUDIO|ad1|ramp2\(13) $ (((\DEAUDIO|ad1|ramp2\(11)) # (!\DEAUDIO|ad1|ramp2\(14)))))) # (!\DEAUDIO|ad1|ramp2\(10) & (\DEAUDIO|ad1|ramp2\(11) & (\DEAUDIO|ad1|ramp2\(13) $ 
-- (!\DEAUDIO|ad1|ramp2\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(10),
	datab => \DEAUDIO|ad1|ramp2\(13),
	datac => \DEAUDIO|ad1|ramp2\(11),
	datad => \DEAUDIO|ad1|ramp2\(14),
	combout => \DEAUDIO|ad1|s2|Ram0~75_combout\);

-- Location: LCCOMB_X70_Y43_N28
\DEAUDIO|ad1|s2|Ram0~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~71_combout\ = (\DEAUDIO|ad1|ramp2\(14) & (!\DEAUDIO|ad1|ramp2\(11) & (\DEAUDIO|ad1|ramp2\(10) $ (!\DEAUDIO|ad1|ramp2\(13))))) # (!\DEAUDIO|ad1|ramp2\(14) & (\DEAUDIO|ad1|ramp2\(10) & (!\DEAUDIO|ad1|ramp2\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(10),
	datab => \DEAUDIO|ad1|ramp2\(13),
	datac => \DEAUDIO|ad1|ramp2\(11),
	datad => \DEAUDIO|ad1|ramp2\(14),
	combout => \DEAUDIO|ad1|s2|Ram0~71_combout\);

-- Location: LCCOMB_X70_Y43_N30
\DEAUDIO|ad1|s2|Ram0~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~76_combout\ = (\DEAUDIO|ad1|s2|Ram0~74_combout\ & ((\DEAUDIO|ad1|s2|Ram0~75_combout\) # ((!\DEAUDIO|ad1|ramp2\(15))))) # (!\DEAUDIO|ad1|s2|Ram0~74_combout\ & (((\DEAUDIO|ad1|ramp2\(15) & !\DEAUDIO|ad1|s2|Ram0~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|s2|Ram0~74_combout\,
	datab => \DEAUDIO|ad1|s2|Ram0~75_combout\,
	datac => \DEAUDIO|ad1|ramp2\(15),
	datad => \DEAUDIO|ad1|s2|Ram0~71_combout\,
	combout => \DEAUDIO|ad1|s2|Ram0~76_combout\);

-- Location: LCCOMB_X63_Y39_N22
\DEAUDIO|ad1|s1|Ram0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~1_combout\ = (\DEAUDIO|ad1|ramp1\(12) & (\DEAUDIO|ad1|ramp1\(11) & (!\DEAUDIO|ad1|ramp1\(10) & !\DEAUDIO|ad1|ramp1\(15)))) # (!\DEAUDIO|ad1|ramp1\(12) & (((\DEAUDIO|ad1|ramp1\(10)) # (\DEAUDIO|ad1|ramp1\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(12),
	datab => \DEAUDIO|ad1|ramp1\(11),
	datac => \DEAUDIO|ad1|ramp1\(10),
	datad => \DEAUDIO|ad1|ramp1\(15),
	combout => \DEAUDIO|ad1|s1|Ram0~1_combout\);

-- Location: LCCOMB_X63_Y39_N28
\DEAUDIO|ad1|s1|Ram0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~2_combout\ = (\DEAUDIO|ad1|ramp1\(12) & (\DEAUDIO|ad1|ramp1\(10) & (\DEAUDIO|ad1|ramp1\(11) $ (\DEAUDIO|ad1|ramp1\(15))))) # (!\DEAUDIO|ad1|ramp1\(12) & (\DEAUDIO|ad1|ramp1\(11) & ((\DEAUDIO|ad1|ramp1\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(12),
	datab => \DEAUDIO|ad1|ramp1\(11),
	datac => \DEAUDIO|ad1|ramp1\(10),
	datad => \DEAUDIO|ad1|ramp1\(15),
	combout => \DEAUDIO|ad1|s1|Ram0~2_combout\);

-- Location: LCCOMB_X63_Y39_N30
\DEAUDIO|ad1|s1|Ram0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~3_combout\ = (\DEAUDIO|ad1|ramp1\(14) & (((\DEAUDIO|ad1|ramp1\(13))))) # (!\DEAUDIO|ad1|ramp1\(14) & ((\DEAUDIO|ad1|ramp1\(13) & (!\DEAUDIO|ad1|s1|Ram0~1_combout\)) # (!\DEAUDIO|ad1|ramp1\(13) & ((\DEAUDIO|ad1|s1|Ram0~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|s1|Ram0~1_combout\,
	datab => \DEAUDIO|ad1|ramp1\(14),
	datac => \DEAUDIO|ad1|ramp1\(13),
	datad => \DEAUDIO|ad1|s1|Ram0~2_combout\,
	combout => \DEAUDIO|ad1|s1|Ram0~3_combout\);

-- Location: LCCOMB_X63_Y39_N8
\DEAUDIO|ad1|s1|Ram0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~4_combout\ = (\DEAUDIO|ad1|ramp1\(12) & ((\DEAUDIO|ad1|ramp1\(15) & ((\DEAUDIO|ad1|ramp1\(10)))) # (!\DEAUDIO|ad1|ramp1\(15) & (\DEAUDIO|ad1|ramp1\(11))))) # (!\DEAUDIO|ad1|ramp1\(12) & (\DEAUDIO|ad1|ramp1\(11) $ 
-- ((\DEAUDIO|ad1|ramp1\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(12),
	datab => \DEAUDIO|ad1|ramp1\(11),
	datac => \DEAUDIO|ad1|ramp1\(10),
	datad => \DEAUDIO|ad1|ramp1\(15),
	combout => \DEAUDIO|ad1|s1|Ram0~4_combout\);

-- Location: LCCOMB_X63_Y39_N16
\DEAUDIO|ad1|s1|Ram0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~0_combout\ = (\DEAUDIO|ad1|ramp1\(11) & (((\DEAUDIO|ad1|ramp1\(12) & \DEAUDIO|ad1|ramp1\(10))) # (!\DEAUDIO|ad1|ramp1\(15)))) # (!\DEAUDIO|ad1|ramp1\(11) & ((\DEAUDIO|ad1|ramp1\(12) & (\DEAUDIO|ad1|ramp1\(10) $ 
-- (\DEAUDIO|ad1|ramp1\(15)))) # (!\DEAUDIO|ad1|ramp1\(12) & (\DEAUDIO|ad1|ramp1\(10) & \DEAUDIO|ad1|ramp1\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(12),
	datab => \DEAUDIO|ad1|ramp1\(11),
	datac => \DEAUDIO|ad1|ramp1\(10),
	datad => \DEAUDIO|ad1|ramp1\(15),
	combout => \DEAUDIO|ad1|s1|Ram0~0_combout\);

-- Location: LCCOMB_X63_Y39_N14
\DEAUDIO|ad1|s1|Ram0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~5_combout\ = (\DEAUDIO|ad1|s1|Ram0~3_combout\ & (((!\DEAUDIO|ad1|s1|Ram0~4_combout\)) # (!\DEAUDIO|ad1|ramp1\(14)))) # (!\DEAUDIO|ad1|s1|Ram0~3_combout\ & (\DEAUDIO|ad1|ramp1\(14) & ((!\DEAUDIO|ad1|s1|Ram0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|s1|Ram0~3_combout\,
	datab => \DEAUDIO|ad1|ramp1\(14),
	datac => \DEAUDIO|ad1|s1|Ram0~4_combout\,
	datad => \DEAUDIO|ad1|s1|Ram0~0_combout\,
	combout => \DEAUDIO|ad1|s1|Ram0~5_combout\);

-- Location: LCCOMB_X74_Y45_N18
\DEAUDIO|ad1|s2|Ram0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~1_combout\ = (\DEAUDIO|ad1|ramp2\(12) & (!\DEAUDIO|ad1|ramp2\(15) & (!\DEAUDIO|ad1|ramp2\(10) & \DEAUDIO|ad1|ramp2\(11)))) # (!\DEAUDIO|ad1|ramp2\(12) & ((\DEAUDIO|ad1|ramp2\(15)) # ((\DEAUDIO|ad1|ramp2\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(12),
	datab => \DEAUDIO|ad1|ramp2\(15),
	datac => \DEAUDIO|ad1|ramp2\(10),
	datad => \DEAUDIO|ad1|ramp2\(11),
	combout => \DEAUDIO|ad1|s2|Ram0~1_combout\);

-- Location: LCCOMB_X74_Y45_N28
\DEAUDIO|ad1|s2|Ram0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~2_combout\ = (\DEAUDIO|ad1|ramp2\(12) & (\DEAUDIO|ad1|ramp2\(10) & (\DEAUDIO|ad1|ramp2\(15) $ (\DEAUDIO|ad1|ramp2\(11))))) # (!\DEAUDIO|ad1|ramp2\(12) & (\DEAUDIO|ad1|ramp2\(15) & ((\DEAUDIO|ad1|ramp2\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(12),
	datab => \DEAUDIO|ad1|ramp2\(15),
	datac => \DEAUDIO|ad1|ramp2\(10),
	datad => \DEAUDIO|ad1|ramp2\(11),
	combout => \DEAUDIO|ad1|s2|Ram0~2_combout\);

-- Location: LCCOMB_X74_Y45_N26
\DEAUDIO|ad1|s2|Ram0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~3_combout\ = (\DEAUDIO|ad1|ramp2\(14) & (((\DEAUDIO|ad1|ramp2\(13))))) # (!\DEAUDIO|ad1|ramp2\(14) & ((\DEAUDIO|ad1|ramp2\(13) & (!\DEAUDIO|ad1|s2|Ram0~1_combout\)) # (!\DEAUDIO|ad1|ramp2\(13) & ((\DEAUDIO|ad1|s2|Ram0~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(14),
	datab => \DEAUDIO|ad1|s2|Ram0~1_combout\,
	datac => \DEAUDIO|ad1|ramp2\(13),
	datad => \DEAUDIO|ad1|s2|Ram0~2_combout\,
	combout => \DEAUDIO|ad1|s2|Ram0~3_combout\);

-- Location: LCCOMB_X74_Y45_N8
\DEAUDIO|ad1|s2|Ram0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~4_combout\ = (\DEAUDIO|ad1|ramp2\(12) & ((\DEAUDIO|ad1|ramp2\(15) & (\DEAUDIO|ad1|ramp2\(10))) # (!\DEAUDIO|ad1|ramp2\(15) & ((\DEAUDIO|ad1|ramp2\(11)))))) # (!\DEAUDIO|ad1|ramp2\(12) & ((\DEAUDIO|ad1|ramp2\(10) $ 
-- (\DEAUDIO|ad1|ramp2\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(12),
	datab => \DEAUDIO|ad1|ramp2\(15),
	datac => \DEAUDIO|ad1|ramp2\(10),
	datad => \DEAUDIO|ad1|ramp2\(11),
	combout => \DEAUDIO|ad1|s2|Ram0~4_combout\);

-- Location: LCCOMB_X74_Y45_N24
\DEAUDIO|ad1|s2|Ram0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~0_combout\ = (\DEAUDIO|ad1|ramp2\(15) & ((\DEAUDIO|ad1|ramp2\(12) & (\DEAUDIO|ad1|ramp2\(10) $ (!\DEAUDIO|ad1|ramp2\(11)))) # (!\DEAUDIO|ad1|ramp2\(12) & (\DEAUDIO|ad1|ramp2\(10) & !\DEAUDIO|ad1|ramp2\(11))))) # 
-- (!\DEAUDIO|ad1|ramp2\(15) & ((\DEAUDIO|ad1|ramp2\(11)) # ((\DEAUDIO|ad1|ramp2\(12) & \DEAUDIO|ad1|ramp2\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001101101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(12),
	datab => \DEAUDIO|ad1|ramp2\(15),
	datac => \DEAUDIO|ad1|ramp2\(10),
	datad => \DEAUDIO|ad1|ramp2\(11),
	combout => \DEAUDIO|ad1|s2|Ram0~0_combout\);

-- Location: LCCOMB_X74_Y45_N14
\DEAUDIO|ad1|s2|Ram0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~5_combout\ = (\DEAUDIO|ad1|s2|Ram0~3_combout\ & (((!\DEAUDIO|ad1|s2|Ram0~4_combout\)) # (!\DEAUDIO|ad1|ramp2\(14)))) # (!\DEAUDIO|ad1|s2|Ram0~3_combout\ & (\DEAUDIO|ad1|ramp2\(14) & ((!\DEAUDIO|ad1|s2|Ram0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|s2|Ram0~3_combout\,
	datab => \DEAUDIO|ad1|ramp2\(14),
	datac => \DEAUDIO|ad1|s2|Ram0~4_combout\,
	datad => \DEAUDIO|ad1|s2|Ram0~0_combout\,
	combout => \DEAUDIO|ad1|s2|Ram0~5_combout\);

-- Location: LCCOMB_X70_Y42_N22
\DEAUDIO|ad1|s2|Ram0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~7_combout\ = (\DEAUDIO|ad1|ramp2\(13) & (\DEAUDIO|ad1|ramp2\(12) & (\DEAUDIO|ad1|ramp2\(10) $ (!\DEAUDIO|ad1|ramp2\(11))))) # (!\DEAUDIO|ad1|ramp2\(13) & ((\DEAUDIO|ad1|ramp2\(12) & (!\DEAUDIO|ad1|ramp2\(10) & 
-- \DEAUDIO|ad1|ramp2\(11))) # (!\DEAUDIO|ad1|ramp2\(12) & (\DEAUDIO|ad1|ramp2\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(13),
	datab => \DEAUDIO|ad1|ramp2\(12),
	datac => \DEAUDIO|ad1|ramp2\(10),
	datad => \DEAUDIO|ad1|ramp2\(11),
	combout => \DEAUDIO|ad1|s2|Ram0~7_combout\);

-- Location: LCCOMB_X70_Y42_N0
\DEAUDIO|ad1|s2|Ram0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~8_combout\ = (\DEAUDIO|ad1|ramp2\(10) & (\DEAUDIO|ad1|ramp2\(12) & (\DEAUDIO|ad1|ramp2\(13) $ (\DEAUDIO|ad1|ramp2\(11))))) # (!\DEAUDIO|ad1|ramp2\(10) & (\DEAUDIO|ad1|ramp2\(13) & (\DEAUDIO|ad1|ramp2\(12) $ 
-- (!\DEAUDIO|ad1|ramp2\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(13),
	datab => \DEAUDIO|ad1|ramp2\(12),
	datac => \DEAUDIO|ad1|ramp2\(10),
	datad => \DEAUDIO|ad1|ramp2\(11),
	combout => \DEAUDIO|ad1|s2|Ram0~8_combout\);

-- Location: LCCOMB_X70_Y42_N14
\DEAUDIO|ad1|s2|Ram0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~9_combout\ = (\DEAUDIO|ad1|ramp2\(14) & (((\DEAUDIO|ad1|ramp2\(15))))) # (!\DEAUDIO|ad1|ramp2\(14) & ((\DEAUDIO|ad1|ramp2\(15) & (\DEAUDIO|ad1|s2|Ram0~7_combout\)) # (!\DEAUDIO|ad1|ramp2\(15) & ((\DEAUDIO|ad1|s2|Ram0~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|s2|Ram0~7_combout\,
	datab => \DEAUDIO|ad1|ramp2\(14),
	datac => \DEAUDIO|ad1|ramp2\(15),
	datad => \DEAUDIO|ad1|s2|Ram0~8_combout\,
	combout => \DEAUDIO|ad1|s2|Ram0~9_combout\);

-- Location: LCCOMB_X70_Y42_N8
\DEAUDIO|ad1|s2|Ram0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~6_combout\ = (\DEAUDIO|ad1|ramp2\(10) & (((\DEAUDIO|ad1|ramp2\(11)) # (!\DEAUDIO|ad1|ramp2\(12))) # (!\DEAUDIO|ad1|ramp2\(13)))) # (!\DEAUDIO|ad1|ramp2\(10) & (\DEAUDIO|ad1|ramp2\(13) $ (((\DEAUDIO|ad1|ramp2\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(13),
	datab => \DEAUDIO|ad1|ramp2\(12),
	datac => \DEAUDIO|ad1|ramp2\(10),
	datad => \DEAUDIO|ad1|ramp2\(11),
	combout => \DEAUDIO|ad1|s2|Ram0~6_combout\);

-- Location: LCCOMB_X70_Y42_N28
\DEAUDIO|ad1|s2|Ram0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~10_combout\ = (\DEAUDIO|ad1|ramp2\(12) & ((\DEAUDIO|ad1|ramp2\(13)) # ((\DEAUDIO|ad1|ramp2\(10) & !\DEAUDIO|ad1|ramp2\(11))))) # (!\DEAUDIO|ad1|ramp2\(12) & (((!\DEAUDIO|ad1|ramp2\(10) & \DEAUDIO|ad1|ramp2\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(13),
	datab => \DEAUDIO|ad1|ramp2\(12),
	datac => \DEAUDIO|ad1|ramp2\(10),
	datad => \DEAUDIO|ad1|ramp2\(11),
	combout => \DEAUDIO|ad1|s2|Ram0~10_combout\);

-- Location: LCCOMB_X70_Y42_N2
\DEAUDIO|ad1|s2|Ram0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~11_combout\ = (\DEAUDIO|ad1|s2|Ram0~9_combout\ & (((!\DEAUDIO|ad1|s2|Ram0~10_combout\)) # (!\DEAUDIO|ad1|ramp2\(14)))) # (!\DEAUDIO|ad1|s2|Ram0~9_combout\ & (\DEAUDIO|ad1|ramp2\(14) & (!\DEAUDIO|ad1|s2|Ram0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|s2|Ram0~9_combout\,
	datab => \DEAUDIO|ad1|ramp2\(14),
	datac => \DEAUDIO|ad1|s2|Ram0~6_combout\,
	datad => \DEAUDIO|ad1|s2|Ram0~10_combout\,
	combout => \DEAUDIO|ad1|s2|Ram0~11_combout\);

-- Location: LCCOMB_X65_Y39_N16
\DEAUDIO|ad1|s1|Ram0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~10_combout\ = (\DEAUDIO|ad1|ramp1\(12) & ((\DEAUDIO|ad1|ramp1\(13)) # ((!\DEAUDIO|ad1|ramp1\(11) & \DEAUDIO|ad1|ramp1\(10))))) # (!\DEAUDIO|ad1|ramp1\(12) & (\DEAUDIO|ad1|ramp1\(11) & (!\DEAUDIO|ad1|ramp1\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(11),
	datab => \DEAUDIO|ad1|ramp1\(12),
	datac => \DEAUDIO|ad1|ramp1\(10),
	datad => \DEAUDIO|ad1|ramp1\(13),
	combout => \DEAUDIO|ad1|s1|Ram0~10_combout\);

-- Location: LCCOMB_X65_Y39_N28
\DEAUDIO|ad1|s1|Ram0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~8_combout\ = (\DEAUDIO|ad1|ramp1\(11) & (\DEAUDIO|ad1|ramp1\(12) & (\DEAUDIO|ad1|ramp1\(10) $ (\DEAUDIO|ad1|ramp1\(13))))) # (!\DEAUDIO|ad1|ramp1\(11) & (\DEAUDIO|ad1|ramp1\(13) & (\DEAUDIO|ad1|ramp1\(12) $ 
-- (!\DEAUDIO|ad1|ramp1\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(11),
	datab => \DEAUDIO|ad1|ramp1\(12),
	datac => \DEAUDIO|ad1|ramp1\(10),
	datad => \DEAUDIO|ad1|ramp1\(13),
	combout => \DEAUDIO|ad1|s1|Ram0~8_combout\);

-- Location: LCCOMB_X65_Y39_N6
\DEAUDIO|ad1|s1|Ram0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~7_combout\ = (\DEAUDIO|ad1|ramp1\(12) & ((\DEAUDIO|ad1|ramp1\(11) & (\DEAUDIO|ad1|ramp1\(10) $ (!\DEAUDIO|ad1|ramp1\(13)))) # (!\DEAUDIO|ad1|ramp1\(11) & (!\DEAUDIO|ad1|ramp1\(10) & \DEAUDIO|ad1|ramp1\(13))))) # 
-- (!\DEAUDIO|ad1|ramp1\(12) & (((\DEAUDIO|ad1|ramp1\(10) & !\DEAUDIO|ad1|ramp1\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(11),
	datab => \DEAUDIO|ad1|ramp1\(12),
	datac => \DEAUDIO|ad1|ramp1\(10),
	datad => \DEAUDIO|ad1|ramp1\(13),
	combout => \DEAUDIO|ad1|s1|Ram0~7_combout\);

-- Location: LCCOMB_X65_Y39_N26
\DEAUDIO|ad1|s1|Ram0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~9_combout\ = (\DEAUDIO|ad1|ramp1\(14) & (((\DEAUDIO|ad1|ramp1\(15))))) # (!\DEAUDIO|ad1|ramp1\(14) & ((\DEAUDIO|ad1|ramp1\(15) & ((\DEAUDIO|ad1|s1|Ram0~7_combout\))) # (!\DEAUDIO|ad1|ramp1\(15) & (\DEAUDIO|ad1|s1|Ram0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(14),
	datab => \DEAUDIO|ad1|s1|Ram0~8_combout\,
	datac => \DEAUDIO|ad1|ramp1\(15),
	datad => \DEAUDIO|ad1|s1|Ram0~7_combout\,
	combout => \DEAUDIO|ad1|s1|Ram0~9_combout\);

-- Location: LCCOMB_X65_Y39_N12
\DEAUDIO|ad1|s1|Ram0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~6_combout\ = (\DEAUDIO|ad1|ramp1\(10) & ((\DEAUDIO|ad1|ramp1\(11)) # ((!\DEAUDIO|ad1|ramp1\(13)) # (!\DEAUDIO|ad1|ramp1\(12))))) # (!\DEAUDIO|ad1|ramp1\(10) & (\DEAUDIO|ad1|ramp1\(11) $ (((\DEAUDIO|ad1|ramp1\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(11),
	datab => \DEAUDIO|ad1|ramp1\(12),
	datac => \DEAUDIO|ad1|ramp1\(10),
	datad => \DEAUDIO|ad1|ramp1\(13),
	combout => \DEAUDIO|ad1|s1|Ram0~6_combout\);

-- Location: LCCOMB_X65_Y39_N14
\DEAUDIO|ad1|s1|Ram0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~11_combout\ = (\DEAUDIO|ad1|ramp1\(14) & ((\DEAUDIO|ad1|s1|Ram0~9_combout\ & (!\DEAUDIO|ad1|s1|Ram0~10_combout\)) # (!\DEAUDIO|ad1|s1|Ram0~9_combout\ & ((!\DEAUDIO|ad1|s1|Ram0~6_combout\))))) # (!\DEAUDIO|ad1|ramp1\(14) & 
-- (((\DEAUDIO|ad1|s1|Ram0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(14),
	datab => \DEAUDIO|ad1|s1|Ram0~10_combout\,
	datac => \DEAUDIO|ad1|s1|Ram0~9_combout\,
	datad => \DEAUDIO|ad1|s1|Ram0~6_combout\,
	combout => \DEAUDIO|ad1|s1|Ram0~11_combout\);

-- Location: LCCOMB_X69_Y42_N16
\DEAUDIO|ad1|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|Add2~16_combout\ = ((\DEAUDIO|ad1|s2|Ram0~11_combout\ $ (\DEAUDIO|ad1|s1|Ram0~11_combout\ $ (!\DEAUDIO|ad1|Add2~15\)))) # (GND)
-- \DEAUDIO|ad1|Add2~17\ = CARRY((\DEAUDIO|ad1|s2|Ram0~11_combout\ & ((\DEAUDIO|ad1|s1|Ram0~11_combout\) # (!\DEAUDIO|ad1|Add2~15\))) # (!\DEAUDIO|ad1|s2|Ram0~11_combout\ & (\DEAUDIO|ad1|s1|Ram0~11_combout\ & !\DEAUDIO|ad1|Add2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|s2|Ram0~11_combout\,
	datab => \DEAUDIO|ad1|s1|Ram0~11_combout\,
	datad => VCC,
	cin => \DEAUDIO|ad1|Add2~15\,
	combout => \DEAUDIO|ad1|Add2~16_combout\,
	cout => \DEAUDIO|ad1|Add2~17\);

-- Location: LCCOMB_X69_Y42_N18
\DEAUDIO|ad1|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|Add2~18_combout\ = (\DEAUDIO|ad1|s1|Ram0~5_combout\ & ((\DEAUDIO|ad1|s2|Ram0~5_combout\ & (\DEAUDIO|ad1|Add2~17\ & VCC)) # (!\DEAUDIO|ad1|s2|Ram0~5_combout\ & (!\DEAUDIO|ad1|Add2~17\)))) # (!\DEAUDIO|ad1|s1|Ram0~5_combout\ & 
-- ((\DEAUDIO|ad1|s2|Ram0~5_combout\ & (!\DEAUDIO|ad1|Add2~17\)) # (!\DEAUDIO|ad1|s2|Ram0~5_combout\ & ((\DEAUDIO|ad1|Add2~17\) # (GND)))))
-- \DEAUDIO|ad1|Add2~19\ = CARRY((\DEAUDIO|ad1|s1|Ram0~5_combout\ & (!\DEAUDIO|ad1|s2|Ram0~5_combout\ & !\DEAUDIO|ad1|Add2~17\)) # (!\DEAUDIO|ad1|s1|Ram0~5_combout\ & ((!\DEAUDIO|ad1|Add2~17\) # (!\DEAUDIO|ad1|s2|Ram0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|s1|Ram0~5_combout\,
	datab => \DEAUDIO|ad1|s2|Ram0~5_combout\,
	datad => VCC,
	cin => \DEAUDIO|ad1|Add2~17\,
	combout => \DEAUDIO|ad1|Add2~18_combout\,
	cout => \DEAUDIO|ad1|Add2~19\);

-- Location: LCCOMB_X69_Y42_N20
\DEAUDIO|ad1|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|Add2~20_combout\ = ((\DEAUDIO|ad1|s1|Ram0~76_combout\ $ (\DEAUDIO|ad1|s2|Ram0~76_combout\ $ (!\DEAUDIO|ad1|Add2~19\)))) # (GND)
-- \DEAUDIO|ad1|Add2~21\ = CARRY((\DEAUDIO|ad1|s1|Ram0~76_combout\ & ((\DEAUDIO|ad1|s2|Ram0~76_combout\) # (!\DEAUDIO|ad1|Add2~19\))) # (!\DEAUDIO|ad1|s1|Ram0~76_combout\ & (\DEAUDIO|ad1|s2|Ram0~76_combout\ & !\DEAUDIO|ad1|Add2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|s1|Ram0~76_combout\,
	datab => \DEAUDIO|ad1|s2|Ram0~76_combout\,
	datad => VCC,
	cin => \DEAUDIO|ad1|Add2~19\,
	combout => \DEAUDIO|ad1|Add2~20_combout\,
	cout => \DEAUDIO|ad1|Add2~21\);

-- Location: LCCOMB_X69_Y42_N22
\DEAUDIO|ad1|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|Add2~22_combout\ = (\DEAUDIO|ad1|s1|Ram0~70_combout\ & ((\DEAUDIO|ad1|s2|Ram0~70_combout\ & (\DEAUDIO|ad1|Add2~21\ & VCC)) # (!\DEAUDIO|ad1|s2|Ram0~70_combout\ & (!\DEAUDIO|ad1|Add2~21\)))) # (!\DEAUDIO|ad1|s1|Ram0~70_combout\ & 
-- ((\DEAUDIO|ad1|s2|Ram0~70_combout\ & (!\DEAUDIO|ad1|Add2~21\)) # (!\DEAUDIO|ad1|s2|Ram0~70_combout\ & ((\DEAUDIO|ad1|Add2~21\) # (GND)))))
-- \DEAUDIO|ad1|Add2~23\ = CARRY((\DEAUDIO|ad1|s1|Ram0~70_combout\ & (!\DEAUDIO|ad1|s2|Ram0~70_combout\ & !\DEAUDIO|ad1|Add2~21\)) # (!\DEAUDIO|ad1|s1|Ram0~70_combout\ & ((!\DEAUDIO|ad1|Add2~21\) # (!\DEAUDIO|ad1|s2|Ram0~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|s1|Ram0~70_combout\,
	datab => \DEAUDIO|ad1|s2|Ram0~70_combout\,
	datad => VCC,
	cin => \DEAUDIO|ad1|Add2~21\,
	combout => \DEAUDIO|ad1|Add2~22_combout\,
	cout => \DEAUDIO|ad1|Add2~23\);

-- Location: CLKCTRL_G14
\DEAUDIO|ad1|oAUD_BCK~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \DEAUDIO|ad1|oAUD_BCK~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \DEAUDIO|ad1|oAUD_BCK~clkctrl_outclk\);

-- Location: LCCOMB_X72_Y42_N10
\DEAUDIO|ad1|SEL_Cont[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|SEL_Cont[0]~3_combout\ = !\DEAUDIO|ad1|SEL_Cont\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DEAUDIO|ad1|SEL_Cont\(0),
	combout => \DEAUDIO|ad1|SEL_Cont[0]~3_combout\);

-- Location: FF_X72_Y42_N11
\DEAUDIO|ad1|SEL_Cont[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|ad1|ALT_INV_oAUD_BCK~clkctrl_outclk\,
	d => \DEAUDIO|ad1|SEL_Cont[0]~3_combout\,
	clrn => \ALT_INV_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|ad1|SEL_Cont\(0));

-- Location: LCCOMB_X72_Y42_N12
\DEAUDIO|ad1|SEL_Cont[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|SEL_Cont[1]~2_combout\ = \DEAUDIO|ad1|SEL_Cont\(1) $ (\DEAUDIO|ad1|SEL_Cont\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DEAUDIO|ad1|SEL_Cont\(1),
	datad => \DEAUDIO|ad1|SEL_Cont\(0),
	combout => \DEAUDIO|ad1|SEL_Cont[1]~2_combout\);

-- Location: FF_X72_Y42_N13
\DEAUDIO|ad1|SEL_Cont[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|ad1|ALT_INV_oAUD_BCK~clkctrl_outclk\,
	d => \DEAUDIO|ad1|SEL_Cont[1]~2_combout\,
	clrn => \ALT_INV_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|ad1|SEL_Cont\(1));

-- Location: LCCOMB_X72_Y42_N6
\DEAUDIO|ad1|SEL_Cont[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|SEL_Cont[2]~0_combout\ = \DEAUDIO|ad1|SEL_Cont\(2) $ (((\DEAUDIO|ad1|SEL_Cont\(0) & \DEAUDIO|ad1|SEL_Cont\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|SEL_Cont\(0),
	datac => \DEAUDIO|ad1|SEL_Cont\(2),
	datad => \DEAUDIO|ad1|SEL_Cont\(1),
	combout => \DEAUDIO|ad1|SEL_Cont[2]~0_combout\);

-- Location: FF_X72_Y42_N7
\DEAUDIO|ad1|SEL_Cont[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|ad1|ALT_INV_oAUD_BCK~clkctrl_outclk\,
	d => \DEAUDIO|ad1|SEL_Cont[2]~0_combout\,
	clrn => \ALT_INV_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|ad1|SEL_Cont\(2));

-- Location: LCCOMB_X69_Y43_N4
\DEAUDIO|ad1|s2|Ram0~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~59_combout\ = (((!\DEAUDIO|ad1|ramp2\(11)) # (!\DEAUDIO|ad1|ramp2\(13))) # (!\DEAUDIO|ad1|ramp2\(10))) # (!\DEAUDIO|ad1|ramp2\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(12),
	datab => \DEAUDIO|ad1|ramp2\(10),
	datac => \DEAUDIO|ad1|ramp2\(13),
	datad => \DEAUDIO|ad1|ramp2\(11),
	combout => \DEAUDIO|ad1|s2|Ram0~59_combout\);

-- Location: LCCOMB_X69_Y43_N28
\DEAUDIO|ad1|s2|Ram0~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~77_combout\ = (\DEAUDIO|ad1|ramp2\(12) & (\DEAUDIO|ad1|ramp2\(13) & \DEAUDIO|ad1|ramp2\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(12),
	datac => \DEAUDIO|ad1|ramp2\(13),
	datad => \DEAUDIO|ad1|ramp2\(11),
	combout => \DEAUDIO|ad1|s2|Ram0~77_combout\);

-- Location: LCCOMB_X69_Y43_N30
\DEAUDIO|ad1|s2|Ram0~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~78_combout\ = (\DEAUDIO|ad1|ramp2\(14) & ((\DEAUDIO|ad1|ramp2\(15) & (\DEAUDIO|ad1|s2|Ram0~59_combout\)) # (!\DEAUDIO|ad1|ramp2\(15) & ((\DEAUDIO|ad1|s2|Ram0~77_combout\))))) # (!\DEAUDIO|ad1|ramp2\(14) & (\DEAUDIO|ad1|ramp2\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(14),
	datab => \DEAUDIO|ad1|ramp2\(15),
	datac => \DEAUDIO|ad1|s2|Ram0~59_combout\,
	datad => \DEAUDIO|ad1|s2|Ram0~77_combout\,
	combout => \DEAUDIO|ad1|s2|Ram0~78_combout\);

-- Location: LCCOMB_X65_Y39_N30
\DEAUDIO|ad1|s1|Ram0~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~59_combout\ = (((!\DEAUDIO|ad1|ramp1\(13)) # (!\DEAUDIO|ad1|ramp1\(10))) # (!\DEAUDIO|ad1|ramp1\(12))) # (!\DEAUDIO|ad1|ramp1\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(11),
	datab => \DEAUDIO|ad1|ramp1\(12),
	datac => \DEAUDIO|ad1|ramp1\(10),
	datad => \DEAUDIO|ad1|ramp1\(13),
	combout => \DEAUDIO|ad1|s1|Ram0~59_combout\);

-- Location: LCCOMB_X65_Y39_N20
\DEAUDIO|ad1|s1|Ram0~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~77_combout\ = (\DEAUDIO|ad1|ramp1\(12) & (\DEAUDIO|ad1|ramp1\(11) & \DEAUDIO|ad1|ramp1\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|ad1|ramp1\(12),
	datac => \DEAUDIO|ad1|ramp1\(11),
	datad => \DEAUDIO|ad1|ramp1\(13),
	combout => \DEAUDIO|ad1|s1|Ram0~77_combout\);

-- Location: LCCOMB_X65_Y39_N10
\DEAUDIO|ad1|s1|Ram0~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~78_combout\ = (\DEAUDIO|ad1|ramp1\(14) & ((\DEAUDIO|ad1|ramp1\(15) & (\DEAUDIO|ad1|s1|Ram0~59_combout\)) # (!\DEAUDIO|ad1|ramp1\(15) & ((\DEAUDIO|ad1|s1|Ram0~77_combout\))))) # (!\DEAUDIO|ad1|ramp1\(14) & (\DEAUDIO|ad1|ramp1\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(14),
	datab => \DEAUDIO|ad1|ramp1\(15),
	datac => \DEAUDIO|ad1|s1|Ram0~59_combout\,
	datad => \DEAUDIO|ad1|s1|Ram0~77_combout\,
	combout => \DEAUDIO|ad1|s1|Ram0~78_combout\);

-- Location: LCCOMB_X69_Y43_N10
\DEAUDIO|ad1|s2|Ram0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~60_combout\ = (\DEAUDIO|ad1|ramp2\(11)) # ((\DEAUDIO|ad1|ramp2\(10) & !\DEAUDIO|ad1|ramp2\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|ad1|ramp2\(10),
	datac => \DEAUDIO|ad1|ramp2\(14),
	datad => \DEAUDIO|ad1|ramp2\(11),
	combout => \DEAUDIO|ad1|s2|Ram0~60_combout\);

-- Location: LCCOMB_X69_Y43_N12
\DEAUDIO|ad1|s2|Ram0~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~61_combout\ = (\DEAUDIO|ad1|ramp2\(13) & ((\DEAUDIO|ad1|ramp2\(14) & (\DEAUDIO|ad1|ramp2\(12) $ (\DEAUDIO|ad1|s2|Ram0~60_combout\))) # (!\DEAUDIO|ad1|ramp2\(14) & (\DEAUDIO|ad1|ramp2\(12) & \DEAUDIO|ad1|s2|Ram0~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(14),
	datab => \DEAUDIO|ad1|ramp2\(12),
	datac => \DEAUDIO|ad1|ramp2\(13),
	datad => \DEAUDIO|ad1|s2|Ram0~60_combout\,
	combout => \DEAUDIO|ad1|s2|Ram0~61_combout\);

-- Location: LCCOMB_X69_Y43_N18
\DEAUDIO|ad1|s2|Ram0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~62_combout\ = (\DEAUDIO|ad1|ramp2\(15) & (((\DEAUDIO|ad1|s2|Ram0~59_combout\)) # (!\DEAUDIO|ad1|ramp2\(14)))) # (!\DEAUDIO|ad1|ramp2\(15) & (\DEAUDIO|ad1|ramp2\(14) $ (((\DEAUDIO|ad1|s2|Ram0~61_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(14),
	datab => \DEAUDIO|ad1|ramp2\(15),
	datac => \DEAUDIO|ad1|s2|Ram0~59_combout\,
	datad => \DEAUDIO|ad1|s2|Ram0~61_combout\,
	combout => \DEAUDIO|ad1|s2|Ram0~62_combout\);

-- Location: LCCOMB_X65_Y39_N4
\DEAUDIO|ad1|s1|Ram0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~60_combout\ = (\DEAUDIO|ad1|ramp1\(11)) # ((!\DEAUDIO|ad1|ramp1\(14) & \DEAUDIO|ad1|ramp1\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(14),
	datac => \DEAUDIO|ad1|ramp1\(11),
	datad => \DEAUDIO|ad1|ramp1\(10),
	combout => \DEAUDIO|ad1|s1|Ram0~60_combout\);

-- Location: LCCOMB_X65_Y39_N18
\DEAUDIO|ad1|s1|Ram0~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~61_combout\ = (\DEAUDIO|ad1|ramp1\(13) & ((\DEAUDIO|ad1|ramp1\(14) & (\DEAUDIO|ad1|s1|Ram0~60_combout\ $ (\DEAUDIO|ad1|ramp1\(12)))) # (!\DEAUDIO|ad1|ramp1\(14) & (\DEAUDIO|ad1|s1|Ram0~60_combout\ & \DEAUDIO|ad1|ramp1\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(14),
	datab => \DEAUDIO|ad1|ramp1\(13),
	datac => \DEAUDIO|ad1|s1|Ram0~60_combout\,
	datad => \DEAUDIO|ad1|ramp1\(12),
	combout => \DEAUDIO|ad1|s1|Ram0~61_combout\);

-- Location: LCCOMB_X65_Y39_N24
\DEAUDIO|ad1|s1|Ram0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~62_combout\ = (\DEAUDIO|ad1|ramp1\(15) & (((\DEAUDIO|ad1|s1|Ram0~59_combout\)) # (!\DEAUDIO|ad1|ramp1\(14)))) # (!\DEAUDIO|ad1|ramp1\(15) & (\DEAUDIO|ad1|ramp1\(14) $ (((\DEAUDIO|ad1|s1|Ram0~61_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(14),
	datab => \DEAUDIO|ad1|ramp1\(15),
	datac => \DEAUDIO|ad1|s1|Ram0~59_combout\,
	datad => \DEAUDIO|ad1|s1|Ram0~61_combout\,
	combout => \DEAUDIO|ad1|s1|Ram0~62_combout\);

-- Location: LCCOMB_X65_Y40_N30
\DEAUDIO|ad1|s1|Ram0~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~64_combout\ = (\DEAUDIO|ad1|ramp1\(13) & ((\DEAUDIO|ad1|ramp1\(14) & ((!\DEAUDIO|ad1|ramp1\(11)))) # (!\DEAUDIO|ad1|ramp1\(14) & (!\DEAUDIO|ad1|ramp1\(15) & \DEAUDIO|ad1|ramp1\(11))))) # (!\DEAUDIO|ad1|ramp1\(13) & 
-- (\DEAUDIO|ad1|ramp1\(15) & ((\DEAUDIO|ad1|ramp1\(14)) # (!\DEAUDIO|ad1|ramp1\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(15),
	datab => \DEAUDIO|ad1|ramp1\(14),
	datac => \DEAUDIO|ad1|ramp1\(11),
	datad => \DEAUDIO|ad1|ramp1\(13),
	combout => \DEAUDIO|ad1|s1|Ram0~64_combout\);

-- Location: LCCOMB_X65_Y40_N8
\DEAUDIO|ad1|s1|Ram0~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~63_combout\ = (\DEAUDIO|ad1|ramp1\(11) & (\DEAUDIO|ad1|ramp1\(14) & (\DEAUDIO|ad1|ramp1\(15) $ (!\DEAUDIO|ad1|ramp1\(13))))) # (!\DEAUDIO|ad1|ramp1\(11) & (\DEAUDIO|ad1|ramp1\(13) & (\DEAUDIO|ad1|ramp1\(15) $ 
-- (!\DEAUDIO|ad1|ramp1\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp1\(15),
	datab => \DEAUDIO|ad1|ramp1\(14),
	datac => \DEAUDIO|ad1|ramp1\(11),
	datad => \DEAUDIO|ad1|ramp1\(13),
	combout => \DEAUDIO|ad1|s1|Ram0~63_combout\);

-- Location: LCCOMB_X65_Y40_N24
\DEAUDIO|ad1|s1|Ram0~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~79_combout\ = (\DEAUDIO|ad1|s1|Ram0~64_combout\ & ((\DEAUDIO|ad1|ramp1\(14) & ((\DEAUDIO|ad1|ramp1\(12)) # (\DEAUDIO|ad1|ramp1\(10)))) # (!\DEAUDIO|ad1|ramp1\(14) & (!\DEAUDIO|ad1|ramp1\(12))))) # (!\DEAUDIO|ad1|s1|Ram0~64_combout\ & 
-- ((\DEAUDIO|ad1|ramp1\(12) & ((!\DEAUDIO|ad1|ramp1\(10)))) # (!\DEAUDIO|ad1|ramp1\(12) & (\DEAUDIO|ad1|ramp1\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|s1|Ram0~64_combout\,
	datab => \DEAUDIO|ad1|ramp1\(14),
	datac => \DEAUDIO|ad1|ramp1\(12),
	datad => \DEAUDIO|ad1|ramp1\(10),
	combout => \DEAUDIO|ad1|s1|Ram0~79_combout\);

-- Location: LCCOMB_X65_Y40_N2
\DEAUDIO|ad1|s1|Ram0~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s1|Ram0~80_combout\ = (\DEAUDIO|ad1|s1|Ram0~64_combout\ & (\DEAUDIO|ad1|s1|Ram0~79_combout\ & (\DEAUDIO|ad1|ramp1\(14) $ (!\DEAUDIO|ad1|s1|Ram0~63_combout\)))) # (!\DEAUDIO|ad1|s1|Ram0~64_combout\ & ((\DEAUDIO|ad1|s1|Ram0~63_combout\ & 
-- ((\DEAUDIO|ad1|s1|Ram0~79_combout\))) # (!\DEAUDIO|ad1|s1|Ram0~63_combout\ & (\DEAUDIO|ad1|ramp1\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|s1|Ram0~64_combout\,
	datab => \DEAUDIO|ad1|ramp1\(14),
	datac => \DEAUDIO|ad1|s1|Ram0~63_combout\,
	datad => \DEAUDIO|ad1|s1|Ram0~79_combout\,
	combout => \DEAUDIO|ad1|s1|Ram0~80_combout\);

-- Location: LCCOMB_X70_Y43_N12
\DEAUDIO|ad1|s2|Ram0~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~63_combout\ = (\DEAUDIO|ad1|ramp2\(11) & (\DEAUDIO|ad1|ramp2\(14) & (\DEAUDIO|ad1|ramp2\(15) $ (!\DEAUDIO|ad1|ramp2\(13))))) # (!\DEAUDIO|ad1|ramp2\(11) & (\DEAUDIO|ad1|ramp2\(13) & (\DEAUDIO|ad1|ramp2\(15) $ 
-- (!\DEAUDIO|ad1|ramp2\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(15),
	datab => \DEAUDIO|ad1|ramp2\(14),
	datac => \DEAUDIO|ad1|ramp2\(11),
	datad => \DEAUDIO|ad1|ramp2\(13),
	combout => \DEAUDIO|ad1|s2|Ram0~63_combout\);

-- Location: LCCOMB_X70_Y43_N2
\DEAUDIO|ad1|s2|Ram0~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~64_combout\ = (\DEAUDIO|ad1|ramp2\(13) & ((\DEAUDIO|ad1|ramp2\(14) & ((!\DEAUDIO|ad1|ramp2\(11)))) # (!\DEAUDIO|ad1|ramp2\(14) & (!\DEAUDIO|ad1|ramp2\(15) & \DEAUDIO|ad1|ramp2\(11))))) # (!\DEAUDIO|ad1|ramp2\(13) & 
-- (\DEAUDIO|ad1|ramp2\(15) & ((\DEAUDIO|ad1|ramp2\(14)) # (!\DEAUDIO|ad1|ramp2\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(15),
	datab => \DEAUDIO|ad1|ramp2\(14),
	datac => \DEAUDIO|ad1|ramp2\(11),
	datad => \DEAUDIO|ad1|ramp2\(13),
	combout => \DEAUDIO|ad1|s2|Ram0~64_combout\);

-- Location: LCCOMB_X70_Y43_N0
\DEAUDIO|ad1|s2|Ram0~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~79_combout\ = (\DEAUDIO|ad1|s2|Ram0~64_combout\ & ((\DEAUDIO|ad1|ramp2\(12) & ((\DEAUDIO|ad1|ramp2\(14)))) # (!\DEAUDIO|ad1|ramp2\(12) & ((\DEAUDIO|ad1|ramp2\(10)) # (!\DEAUDIO|ad1|ramp2\(14)))))) # (!\DEAUDIO|ad1|s2|Ram0~64_combout\ 
-- & ((\DEAUDIO|ad1|ramp2\(12) & (!\DEAUDIO|ad1|ramp2\(10))) # (!\DEAUDIO|ad1|ramp2\(12) & ((\DEAUDIO|ad1|ramp2\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101100011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|ramp2\(10),
	datab => \DEAUDIO|ad1|s2|Ram0~64_combout\,
	datac => \DEAUDIO|ad1|ramp2\(12),
	datad => \DEAUDIO|ad1|ramp2\(14),
	combout => \DEAUDIO|ad1|s2|Ram0~79_combout\);

-- Location: LCCOMB_X70_Y43_N18
\DEAUDIO|ad1|s2|Ram0~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|s2|Ram0~80_combout\ = (\DEAUDIO|ad1|s2|Ram0~64_combout\ & (\DEAUDIO|ad1|s2|Ram0~79_combout\ & (\DEAUDIO|ad1|s2|Ram0~63_combout\ $ (!\DEAUDIO|ad1|ramp2\(14))))) # (!\DEAUDIO|ad1|s2|Ram0~64_combout\ & ((\DEAUDIO|ad1|s2|Ram0~63_combout\ & 
-- (\DEAUDIO|ad1|s2|Ram0~79_combout\)) # (!\DEAUDIO|ad1|s2|Ram0~63_combout\ & ((\DEAUDIO|ad1|ramp2\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|s2|Ram0~63_combout\,
	datab => \DEAUDIO|ad1|s2|Ram0~64_combout\,
	datac => \DEAUDIO|ad1|s2|Ram0~79_combout\,
	datad => \DEAUDIO|ad1|ramp2\(14),
	combout => \DEAUDIO|ad1|s2|Ram0~80_combout\);

-- Location: LCCOMB_X69_Y42_N24
\DEAUDIO|ad1|Add2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|Add2~24_combout\ = ((\DEAUDIO|ad1|s1|Ram0~80_combout\ $ (\DEAUDIO|ad1|s2|Ram0~80_combout\ $ (!\DEAUDIO|ad1|Add2~23\)))) # (GND)
-- \DEAUDIO|ad1|Add2~25\ = CARRY((\DEAUDIO|ad1|s1|Ram0~80_combout\ & ((\DEAUDIO|ad1|s2|Ram0~80_combout\) # (!\DEAUDIO|ad1|Add2~23\))) # (!\DEAUDIO|ad1|s1|Ram0~80_combout\ & (\DEAUDIO|ad1|s2|Ram0~80_combout\ & !\DEAUDIO|ad1|Add2~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|s1|Ram0~80_combout\,
	datab => \DEAUDIO|ad1|s2|Ram0~80_combout\,
	datad => VCC,
	cin => \DEAUDIO|ad1|Add2~23\,
	combout => \DEAUDIO|ad1|Add2~24_combout\,
	cout => \DEAUDIO|ad1|Add2~25\);

-- Location: LCCOMB_X69_Y42_N26
\DEAUDIO|ad1|Add2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|Add2~26_combout\ = (\DEAUDIO|ad1|s2|Ram0~62_combout\ & ((\DEAUDIO|ad1|s1|Ram0~62_combout\ & (\DEAUDIO|ad1|Add2~25\ & VCC)) # (!\DEAUDIO|ad1|s1|Ram0~62_combout\ & (!\DEAUDIO|ad1|Add2~25\)))) # (!\DEAUDIO|ad1|s2|Ram0~62_combout\ & 
-- ((\DEAUDIO|ad1|s1|Ram0~62_combout\ & (!\DEAUDIO|ad1|Add2~25\)) # (!\DEAUDIO|ad1|s1|Ram0~62_combout\ & ((\DEAUDIO|ad1|Add2~25\) # (GND)))))
-- \DEAUDIO|ad1|Add2~27\ = CARRY((\DEAUDIO|ad1|s2|Ram0~62_combout\ & (!\DEAUDIO|ad1|s1|Ram0~62_combout\ & !\DEAUDIO|ad1|Add2~25\)) # (!\DEAUDIO|ad1|s2|Ram0~62_combout\ & ((!\DEAUDIO|ad1|Add2~25\) # (!\DEAUDIO|ad1|s1|Ram0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|s2|Ram0~62_combout\,
	datab => \DEAUDIO|ad1|s1|Ram0~62_combout\,
	datad => VCC,
	cin => \DEAUDIO|ad1|Add2~25\,
	combout => \DEAUDIO|ad1|Add2~26_combout\,
	cout => \DEAUDIO|ad1|Add2~27\);

-- Location: LCCOMB_X69_Y42_N28
\DEAUDIO|ad1|Add2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|Add2~28_combout\ = ((\DEAUDIO|ad1|s2|Ram0~78_combout\ $ (\DEAUDIO|ad1|s1|Ram0~78_combout\ $ (!\DEAUDIO|ad1|Add2~27\)))) # (GND)
-- \DEAUDIO|ad1|Add2~29\ = CARRY((\DEAUDIO|ad1|s2|Ram0~78_combout\ & ((\DEAUDIO|ad1|s1|Ram0~78_combout\) # (!\DEAUDIO|ad1|Add2~27\))) # (!\DEAUDIO|ad1|s2|Ram0~78_combout\ & (\DEAUDIO|ad1|s1|Ram0~78_combout\ & !\DEAUDIO|ad1|Add2~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|s2|Ram0~78_combout\,
	datab => \DEAUDIO|ad1|s1|Ram0~78_combout\,
	datad => VCC,
	cin => \DEAUDIO|ad1|Add2~27\,
	combout => \DEAUDIO|ad1|Add2~28_combout\,
	cout => \DEAUDIO|ad1|Add2~29\);

-- Location: LCCOMB_X69_Y42_N30
\DEAUDIO|ad1|Add2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|Add2~30_combout\ = \DEAUDIO|ad1|s2|Ram0~78_combout\ $ (\DEAUDIO|ad1|Add2~29\ $ (\DEAUDIO|ad1|s1|Ram0~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|s2|Ram0~78_combout\,
	datad => \DEAUDIO|ad1|s1|Ram0~78_combout\,
	cin => \DEAUDIO|ad1|Add2~29\,
	combout => \DEAUDIO|ad1|Add2~30_combout\);

-- Location: LCCOMB_X72_Y42_N14
\DEAUDIO|ad1|SEL_Cont[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|SEL_Cont[3]~1_combout\ = \DEAUDIO|ad1|SEL_Cont\(3) $ (((\DEAUDIO|ad1|SEL_Cont\(0) & (\DEAUDIO|ad1|SEL_Cont\(2) & \DEAUDIO|ad1|SEL_Cont\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|SEL_Cont\(0),
	datab => \DEAUDIO|ad1|SEL_Cont\(2),
	datac => \DEAUDIO|ad1|SEL_Cont\(3),
	datad => \DEAUDIO|ad1|SEL_Cont\(1),
	combout => \DEAUDIO|ad1|SEL_Cont[3]~1_combout\);

-- Location: FF_X72_Y42_N15
\DEAUDIO|ad1|SEL_Cont[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|ad1|ALT_INV_oAUD_BCK~clkctrl_outclk\,
	d => \DEAUDIO|ad1|SEL_Cont[3]~1_combout\,
	clrn => \ALT_INV_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|ad1|SEL_Cont\(3));

-- Location: LCCOMB_X73_Y42_N2
\DEAUDIO|ad1|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|Mux0~4_combout\ = (\DEAUDIO|ad1|SEL_Cont\(2) & ((\DEAUDIO|ad1|Add2~22_combout\) # ((\DEAUDIO|ad1|SEL_Cont\(3))))) # (!\DEAUDIO|ad1|SEL_Cont\(2) & (((\DEAUDIO|ad1|Add2~30_combout\ & !\DEAUDIO|ad1|SEL_Cont\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|Add2~22_combout\,
	datab => \DEAUDIO|ad1|SEL_Cont\(2),
	datac => \DEAUDIO|ad1|Add2~30_combout\,
	datad => \DEAUDIO|ad1|SEL_Cont\(3),
	combout => \DEAUDIO|ad1|Mux0~4_combout\);

-- Location: LCCOMB_X73_Y42_N30
\DEAUDIO|ad1|Mux0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|Mux0~5_combout\ = (\DEAUDIO|ad1|Mux0~4_combout\ & (((\DEAUDIO|ad1|Add2~6_combout\) # (!\DEAUDIO|ad1|SEL_Cont\(3))))) # (!\DEAUDIO|ad1|Mux0~4_combout\ & (\DEAUDIO|ad1|Add2~14_combout\ & ((\DEAUDIO|ad1|SEL_Cont\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|Add2~14_combout\,
	datab => \DEAUDIO|ad1|Mux0~4_combout\,
	datac => \DEAUDIO|ad1|Add2~6_combout\,
	datad => \DEAUDIO|ad1|SEL_Cont\(3),
	combout => \DEAUDIO|ad1|Mux0~5_combout\);

-- Location: LCCOMB_X72_Y42_N0
\DEAUDIO|ad1|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|Mux0~2_combout\ = (\DEAUDIO|ad1|SEL_Cont\(3) & (((\DEAUDIO|ad1|SEL_Cont\(2))))) # (!\DEAUDIO|ad1|SEL_Cont\(3) & ((\DEAUDIO|ad1|SEL_Cont\(2) & (\DEAUDIO|ad1|Add2~20_combout\)) # (!\DEAUDIO|ad1|SEL_Cont\(2) & 
-- ((\DEAUDIO|ad1|Add2~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|Add2~20_combout\,
	datab => \DEAUDIO|ad1|Add2~28_combout\,
	datac => \DEAUDIO|ad1|SEL_Cont\(3),
	datad => \DEAUDIO|ad1|SEL_Cont\(2),
	combout => \DEAUDIO|ad1|Mux0~2_combout\);

-- Location: LCCOMB_X72_Y42_N22
\DEAUDIO|ad1|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|Mux0~3_combout\ = (\DEAUDIO|ad1|Mux0~2_combout\ & ((\DEAUDIO|ad1|Add2~4_combout\) # ((!\DEAUDIO|ad1|SEL_Cont\(3))))) # (!\DEAUDIO|ad1|Mux0~2_combout\ & (((\DEAUDIO|ad1|SEL_Cont\(3) & \DEAUDIO|ad1|Add2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|Add2~4_combout\,
	datab => \DEAUDIO|ad1|Mux0~2_combout\,
	datac => \DEAUDIO|ad1|SEL_Cont\(3),
	datad => \DEAUDIO|ad1|Add2~12_combout\,
	combout => \DEAUDIO|ad1|Mux0~3_combout\);

-- Location: LCCOMB_X72_Y42_N4
\DEAUDIO|ad1|Mux0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|Mux0~6_combout\ = (\DEAUDIO|ad1|SEL_Cont\(1) & (((\DEAUDIO|ad1|SEL_Cont\(0))))) # (!\DEAUDIO|ad1|SEL_Cont\(1) & ((\DEAUDIO|ad1|SEL_Cont\(0) & ((\DEAUDIO|ad1|Mux0~3_combout\))) # (!\DEAUDIO|ad1|SEL_Cont\(0) & (\DEAUDIO|ad1|Mux0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|Mux0~5_combout\,
	datab => \DEAUDIO|ad1|SEL_Cont\(1),
	datac => \DEAUDIO|ad1|Mux0~3_combout\,
	datad => \DEAUDIO|ad1|SEL_Cont\(0),
	combout => \DEAUDIO|ad1|Mux0~6_combout\);

-- Location: LCCOMB_X72_Y42_N28
\DEAUDIO|ad1|Mux0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|Mux0~7_combout\ = (\DEAUDIO|ad1|SEL_Cont\(3) & ((\DEAUDIO|ad1|Add2~8_combout\) # ((\DEAUDIO|ad1|SEL_Cont\(2))))) # (!\DEAUDIO|ad1|SEL_Cont\(3) & (((\DEAUDIO|ad1|Add2~24_combout\ & !\DEAUDIO|ad1|SEL_Cont\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|Add2~8_combout\,
	datab => \DEAUDIO|ad1|Add2~24_combout\,
	datac => \DEAUDIO|ad1|SEL_Cont\(3),
	datad => \DEAUDIO|ad1|SEL_Cont\(2),
	combout => \DEAUDIO|ad1|Mux0~7_combout\);

-- Location: LCCOMB_X72_Y42_N16
\DEAUDIO|ad1|Mux0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|Mux0~8_combout\ = (\DEAUDIO|ad1|Mux0~7_combout\ & (((\DEAUDIO|ad1|Add2~0_combout\) # (!\DEAUDIO|ad1|SEL_Cont\(2))))) # (!\DEAUDIO|ad1|Mux0~7_combout\ & (\DEAUDIO|ad1|Add2~16_combout\ & ((\DEAUDIO|ad1|SEL_Cont\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|Mux0~7_combout\,
	datab => \DEAUDIO|ad1|Add2~16_combout\,
	datac => \DEAUDIO|ad1|Add2~0_combout\,
	datad => \DEAUDIO|ad1|SEL_Cont\(2),
	combout => \DEAUDIO|ad1|Mux0~8_combout\);

-- Location: LCCOMB_X72_Y42_N30
\DEAUDIO|ad1|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|Mux0~0_combout\ = (\DEAUDIO|ad1|SEL_Cont\(3) & (((\DEAUDIO|ad1|Add2~10_combout\) # (\DEAUDIO|ad1|SEL_Cont\(2))))) # (!\DEAUDIO|ad1|SEL_Cont\(3) & (\DEAUDIO|ad1|Add2~26_combout\ & ((!\DEAUDIO|ad1|SEL_Cont\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|Add2~26_combout\,
	datab => \DEAUDIO|ad1|Add2~10_combout\,
	datac => \DEAUDIO|ad1|SEL_Cont\(3),
	datad => \DEAUDIO|ad1|SEL_Cont\(2),
	combout => \DEAUDIO|ad1|Mux0~0_combout\);

-- Location: LCCOMB_X72_Y42_N26
\DEAUDIO|ad1|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|Mux0~1_combout\ = (\DEAUDIO|ad1|Mux0~0_combout\ & (((\DEAUDIO|ad1|Add2~2_combout\) # (!\DEAUDIO|ad1|SEL_Cont\(2))))) # (!\DEAUDIO|ad1|Mux0~0_combout\ & (\DEAUDIO|ad1|Add2~18_combout\ & ((\DEAUDIO|ad1|SEL_Cont\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|Add2~18_combout\,
	datab => \DEAUDIO|ad1|Mux0~0_combout\,
	datac => \DEAUDIO|ad1|Add2~2_combout\,
	datad => \DEAUDIO|ad1|SEL_Cont\(2),
	combout => \DEAUDIO|ad1|Mux0~1_combout\);

-- Location: LCCOMB_X72_Y42_N2
\DEAUDIO|ad1|Mux0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|ad1|Mux0~9_combout\ = (\DEAUDIO|ad1|Mux0~6_combout\ & ((\DEAUDIO|ad1|Mux0~8_combout\) # ((!\DEAUDIO|ad1|SEL_Cont\(1))))) # (!\DEAUDIO|ad1|Mux0~6_combout\ & (((\DEAUDIO|ad1|Mux0~1_combout\ & \DEAUDIO|ad1|SEL_Cont\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|ad1|Mux0~6_combout\,
	datab => \DEAUDIO|ad1|Mux0~8_combout\,
	datac => \DEAUDIO|ad1|Mux0~1_combout\,
	datad => \DEAUDIO|ad1|SEL_Cont\(1),
	combout => \DEAUDIO|ad1|Mux0~9_combout\);

-- Location: LCCOMB_X73_Y43_N18
\DEAUDIO|u7|u0|SCLK~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|u0|SCLK~0_combout\ = (\DEAUDIO|u7|u0|SD_COUNTER\(1) & ((!\DEAUDIO|u7|u0|SD_COUNTER\(4)))) # (!\DEAUDIO|u7|u0|SD_COUNTER\(1) & (\DEAUDIO|u7|u0|SD_COUNTER\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|u7|u0|SD_COUNTER\(3),
	datac => \DEAUDIO|u7|u0|SD_COUNTER\(4),
	datad => \DEAUDIO|u7|u0|SD_COUNTER\(1),
	combout => \DEAUDIO|u7|u0|SCLK~0_combout\);

-- Location: LCCOMB_X73_Y43_N12
\DEAUDIO|u7|u0|SCLK~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|u0|SCLK~1_combout\ = (\DEAUDIO|u7|u0|SD_COUNTER\(4) & (((!\DEAUDIO|u7|u0|SCLK~0_combout\) # (!\DEAUDIO|u7|u0|SD_COUNTER\(0))) # (!\DEAUDIO|u7|u0|SD_COUNTER\(2)))) # (!\DEAUDIO|u7|u0|SD_COUNTER\(4) & ((\DEAUDIO|u7|u0|SD_COUNTER\(2)) # 
-- ((\DEAUDIO|u7|u0|SCLK~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|u0|SD_COUNTER\(4),
	datab => \DEAUDIO|u7|u0|SD_COUNTER\(2),
	datac => \DEAUDIO|u7|u0|SD_COUNTER\(0),
	datad => \DEAUDIO|u7|u0|SCLK~0_combout\,
	combout => \DEAUDIO|u7|u0|SCLK~1_combout\);

-- Location: LCCOMB_X73_Y43_N30
\DEAUDIO|u7|u0|SCLK~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|u0|SCLK~2_combout\ = (\DEAUDIO|u7|u0|SD_COUNTER\(0) & (\DEAUDIO|u7|u0|SD[22]~0_combout\ $ (!\DEAUDIO|u7|u0|SCLK~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DEAUDIO|u7|u0|SD_COUNTER\(0),
	datac => \DEAUDIO|u7|u0|SD[22]~0_combout\,
	datad => \DEAUDIO|u7|u0|SCLK~1_combout\,
	combout => \DEAUDIO|u7|u0|SCLK~2_combout\);

-- Location: LCCOMB_X73_Y43_N16
\DEAUDIO|u7|u0|SCLK~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|u0|SCLK~3_combout\ = (\DEAUDIO|u7|u0|SD_COUNTER\(5) & ((\DEAUDIO|u7|u0|SCLK~2_combout\ & ((!\DEAUDIO|u7|u0|SCLK~1_combout\))) # (!\DEAUDIO|u7|u0|SCLK~2_combout\ & (\DEAUDIO|u7|u0|SCLK~q\ & \DEAUDIO|u7|u0|SCLK~1_combout\)))) # 
-- (!\DEAUDIO|u7|u0|SD_COUNTER\(5) & (((\DEAUDIO|u7|u0|SCLK~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|u0|SCLK~2_combout\,
	datab => \DEAUDIO|u7|u0|SD_COUNTER\(5),
	datac => \DEAUDIO|u7|u0|SCLK~q\,
	datad => \DEAUDIO|u7|u0|SCLK~1_combout\,
	combout => \DEAUDIO|u7|u0|SCLK~3_combout\);

-- Location: FF_X73_Y43_N17
\DEAUDIO|u7|u0|SCLK\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DEAUDIO|u7|mI2C_CTRL_CLK~clkctrl_outclk\,
	d => \DEAUDIO|u7|u0|SCLK~3_combout\,
	clrn => \ALT_INV_flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DEAUDIO|u7|u0|SCLK~q\);

-- Location: LCCOMB_X74_Y43_N30
\DEAUDIO|u7|u0|I2C_SCLK~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|u0|I2C_SCLK~0_combout\ = (!\DEAUDIO|u7|u0|SD_COUNTER\(4) & ((\DEAUDIO|u7|u0|SD_COUNTER\(0)) # ((\DEAUDIO|u7|u0|SD_COUNTER\(2)) # (!\DEAUDIO|u7|u0|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|u0|SD_COUNTER\(0),
	datab => \DEAUDIO|u7|u0|SD_COUNTER\(2),
	datac => \DEAUDIO|u7|u0|Mux0~0_combout\,
	datad => \DEAUDIO|u7|u0|SD_COUNTER\(4),
	combout => \DEAUDIO|u7|u0|I2C_SCLK~0_combout\);

-- Location: LCCOMB_X74_Y43_N2
\DEAUDIO|u7|u0|I2C_SCLK~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|u0|I2C_SCLK~1_combout\ = (\DEAUDIO|u7|u0|I2C_SCLK~0_combout\) # ((\DEAUDIO|u7|u0|SD_COUNTER\(4) & ((!\DEAUDIO|u7|u0|SD_COUNTER\(3)) # (!\DEAUDIO|u7|u0|SD_COUNTER\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|u0|SD_COUNTER\(4),
	datab => \DEAUDIO|u7|u0|SD_COUNTER\(2),
	datac => \DEAUDIO|u7|u0|I2C_SCLK~0_combout\,
	datad => \DEAUDIO|u7|u0|SD_COUNTER\(3),
	combout => \DEAUDIO|u7|u0|I2C_SCLK~1_combout\);

-- Location: LCCOMB_X74_Y43_N28
\DEAUDIO|u7|u0|I2C_SCLK~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DEAUDIO|u7|u0|I2C_SCLK~2_combout\ = ((\DEAUDIO|u7|u0|I2C_SCLK~1_combout\ & (\DEAUDIO|u7|u0|SD_COUNTER\(5) & !\DEAUDIO|u7|mI2C_CTRL_CLK~q\))) # (!\DEAUDIO|u7|u0|SCLK~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DEAUDIO|u7|u0|SCLK~q\,
	datab => \DEAUDIO|u7|u0|I2C_SCLK~1_combout\,
	datac => \DEAUDIO|u7|u0|SD_COUNTER\(5),
	datad => \DEAUDIO|u7|mI2C_CTRL_CLK~q\,
	combout => \DEAUDIO|u7|u0|I2C_SCLK~2_combout\);

-- Location: IOIBUF_X115_Y40_N8
\key0~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_key0,
	o => \key0~input_o\);

-- Location: IOIBUF_X115_Y53_N15
\key1~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_key1,
	o => \key1~input_o\);

-- Location: IOIBUF_X115_Y42_N15
\key2~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_key2,
	o => \key2~input_o\);

-- Location: IOIBUF_X58_Y0_N22
\clk2~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk2,
	o => \clk2~input_o\);

-- Location: IOIBUF_X0_Y68_N1
\AUD_ADCDAT~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_AUD_ADCDAT,
	o => \AUD_ADCDAT~input_o\);

-- Location: IOIBUF_X0_Y67_N15
\ps2_clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ps2_clk,
	o => \ps2_clk~input_o\);

-- Location: IOIBUF_X0_Y59_N22
\ps2_data~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ps2_data,
	o => \ps2_data~input_o\);

-- Location: IOIBUF_X0_Y69_N8
\AUD_ADCLRCK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => AUD_ADCLRCK,
	o => \AUD_ADCLRCK~input_o\);

-- Location: IOIBUF_X0_Y60_N15
\AUD_BCLK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => AUD_BCLK,
	o => \AUD_BCLK~input_o\);

-- Location: IOIBUF_X0_Y66_N15
\AUD_DACLRCK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => AUD_DACLRCK,
	o => \AUD_DACLRCK~input_o\);
END structure;


