
LCDAlfaInit.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  0000028c  00000320  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000028c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000002  00800100  00800100  00000320  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000320  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000090  00000000  00000000  00000350  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000083a  00000000  00000000  000003e0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000038d  00000000  00000000  00000c1a  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000031d  00000000  00000000  00000fa7  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000124  00000000  00000000  000012c4  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000281  00000000  00000000  000013e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000034b  00000000  00000000  00001669  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000070  00000000  00000000  000019b4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__trampolines_end>:
  68:	54 65       	ori	r21, 0x54	; 84
  6a:	73 74       	andi	r23, 0x43	; 67
  6c:	20 4c       	sbci	r18, 0xC0	; 192
  6e:	43 44       	sbci	r20, 0x43	; 67
  70:	2e 0a       	sbc	r2, r30
  72:	44 72       	andi	r20, 0x24	; 36
  74:	75 67       	ori	r23, 0x75	; 117
  76:	61 20       	and	r6, r1
  78:	6c 69       	ori	r22, 0x9C	; 156
  7a:	6e 69       	ori	r22, 0x9E	; 158
  7c:	61 00       	.word	0x0061	; ????

0000007e <__ctors_end>:
  7e:	11 24       	eor	r1, r1
  80:	1f be       	out	0x3f, r1	; 63
  82:	cf ef       	ldi	r28, 0xFF	; 255
  84:	d8 e0       	ldi	r29, 0x08	; 8
  86:	de bf       	out	0x3e, r29	; 62
  88:	cd bf       	out	0x3d, r28	; 61

0000008a <__do_clear_bss>:
  8a:	21 e0       	ldi	r18, 0x01	; 1
  8c:	a0 e0       	ldi	r26, 0x00	; 0
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	a2 30       	cpi	r26, 0x02	; 2
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 3c 01 	call	0x278	; 0x278 <main>
  9e:	0c 94 44 01 	jmp	0x288	; 0x288 <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <hd44780_outnibble>:
 * Send one nibble out to the LCD controller.
 */
static void
hd44780_outnibble(uint8_t n, uint8_t rs)
{
  CLR(PORT, HD44780_RW);
  a6:	5b 98       	cbi	0x0b, 3	; 11
  if (rs)
  a8:	66 23       	and	r22, r22
  aa:	11 f0       	breq	.+4      	; 0xb0 <hd44780_outnibble+0xa>
    SET(PORT, HD44780_RS);
  ac:	5c 9a       	sbi	0x0b, 4	; 11
  ae:	01 c0       	rjmp	.+2      	; 0xb2 <hd44780_outnibble+0xc>
  else
    CLR(PORT, HD44780_RS);
  b0:	5c 98       	cbi	0x0b, 4	; 11
  ASSIGN(PORT, HD44780_D4, n);
  b2:	98 b1       	in	r25, 0x08	; 8
  b4:	90 7f       	andi	r25, 0xF0	; 240
  b6:	98 2b       	or	r25, r24
  b8:	98 b9       	out	0x08, r25	; 8
static inline uint8_t
hd44780_pulse_e(bool readback)
{
  uint8_t x;

  SET(PORT, HD44780_E);
  ba:	5a 9a       	sbi	0x0b, 2	; 11
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
  bc:	82 e0       	ldi	r24, 0x02	; 2
  be:	8a 95       	dec	r24
  c0:	f1 f7       	brne	.-4      	; 0xbe <hd44780_outnibble+0x18>
  c2:	00 c0       	rjmp	.+0      	; 0xc4 <hd44780_outnibble+0x1e>
#endif
  if (readback)
    x = READ(PIN, HD44780_D4);
  else
    x = 0;
  CLR(PORT, HD44780_E);
  c4:	5a 98       	cbi	0x0b, 2	; 11
  c6:	08 95       	ret

000000c8 <hd44780_innibble>:
static uint8_t
hd44780_innibble(uint8_t rs)
{
  uint8_t x;

  SET(PORT, HD44780_RW);
  c8:	5b 9a       	sbi	0x0b, 3	; 11
  ASSIGN(DDR, HD44780_D4, 0x00);
  ca:	97 b1       	in	r25, 0x07	; 7
  cc:	90 7f       	andi	r25, 0xF0	; 240
  ce:	97 b9       	out	0x07, r25	; 7
  if (rs)
  d0:	88 23       	and	r24, r24
  d2:	11 f0       	breq	.+4      	; 0xd8 <hd44780_innibble+0x10>
    SET(PORT, HD44780_RS);
  d4:	5c 9a       	sbi	0x0b, 4	; 11
  d6:	01 c0       	rjmp	.+2      	; 0xda <hd44780_innibble+0x12>
  else
    CLR(PORT, HD44780_RS);
  d8:	5c 98       	cbi	0x0b, 4	; 11
static inline uint8_t
hd44780_pulse_e(bool readback)
{
  uint8_t x;

  SET(PORT, HD44780_E);
  da:	5a 9a       	sbi	0x0b, 2	; 11
  dc:	82 e0       	ldi	r24, 0x02	; 2
  de:	8a 95       	dec	r24
  e0:	f1 f7       	brne	.-4      	; 0xde <hd44780_innibble+0x16>
  e2:	00 c0       	rjmp	.+0      	; 0xe4 <hd44780_innibble+0x1c>
  __asm__ volatile("nop");
#    endif /* F_CPU > 2000000UL */
#  endif /* F_CPU > 1000000UL */
#endif
  if (readback)
    x = READ(PIN, HD44780_D4);
  e4:	86 b1       	in	r24, 0x06	; 6
  else
    x = 0;
  CLR(PORT, HD44780_E);
  e6:	5a 98       	cbi	0x0b, 2	; 11
  if (rs)
    SET(PORT, HD44780_RS);
  else
    CLR(PORT, HD44780_RS);
  x = hd44780_pulse_e(true);
  ASSIGN(DDR, HD44780_D4, 0x0F);
  e8:	97 b1       	in	r25, 0x07	; 7
  ea:	9f 60       	ori	r25, 0x0F	; 15
  ec:	97 b9       	out	0x07, r25	; 7
  CLR(PORT, HD44780_RW);
  ee:	5b 98       	cbi	0x0b, 3	; 11

  return x;
}
  f0:	8f 70       	andi	r24, 0x0F	; 15
  f2:	08 95       	ret

000000f4 <hd44780_outbyte>:
 * Send one byte to the LCD controller.  As we are in 4-bit mode, we
 * have to send two nibbles.
 */
void
hd44780_outbyte(uint8_t b, uint8_t rs)
{
  f4:	cf 93       	push	r28
  f6:	df 93       	push	r29
  f8:	c8 2f       	mov	r28, r24
  fa:	d6 2f       	mov	r29, r22
  hd44780_outnibble(b >> 4, rs);
  fc:	82 95       	swap	r24
  fe:	8f 70       	andi	r24, 0x0F	; 15
 100:	0e 94 53 00 	call	0xa6	; 0xa6 <hd44780_outnibble>
  hd44780_outnibble(b & 0xf, rs);
 104:	6d 2f       	mov	r22, r29
 106:	8c 2f       	mov	r24, r28
 108:	8f 70       	andi	r24, 0x0F	; 15
}
 10a:	df 91       	pop	r29
 10c:	cf 91       	pop	r28
 */
void
hd44780_outbyte(uint8_t b, uint8_t rs)
{
  hd44780_outnibble(b >> 4, rs);
  hd44780_outnibble(b & 0xf, rs);
 10e:	0c 94 53 00 	jmp	0xa6	; 0xa6 <hd44780_outnibble>

00000112 <hd44780_inbyte>:
/*
 * Read one byte (i.e. two nibbles) from the LCD controller.
 */
uint8_t
hd44780_inbyte(uint8_t rs)
{
 112:	cf 93       	push	r28
 114:	df 93       	push	r29
 116:	c8 2f       	mov	r28, r24
  uint8_t x;

  x = hd44780_innibble(rs) << 4;
 118:	0e 94 64 00 	call	0xc8	; 0xc8 <hd44780_innibble>
 11c:	d8 2f       	mov	r29, r24
 11e:	d2 95       	swap	r29
 120:	d0 7f       	andi	r29, 0xF0	; 240
  x |= hd44780_innibble(rs);
 122:	8c 2f       	mov	r24, r28
 124:	0e 94 64 00 	call	0xc8	; 0xc8 <hd44780_innibble>

  return x;
}
 128:	8d 2b       	or	r24, r29
 12a:	df 91       	pop	r29
 12c:	cf 91       	pop	r28
 12e:	08 95       	ret

00000130 <hd44780_wait_ready>:
 */
void
hd44780_wait_ready(bool longwait)
{
#if USE_BUSY_BIT
  while (hd44780_incmd() & HD44780_BUSYFLAG) ;
 130:	80 e0       	ldi	r24, 0x00	; 0
 132:	0e 94 89 00 	call	0x112	; 0x112 <hd44780_inbyte>
 136:	87 fd       	sbrc	r24, 7
 138:	fb cf       	rjmp	.-10     	; 0x130 <hd44780_wait_ready>
  if (longwait)
    _delay_ms(1.52);
  else
    _delay_us(37);
#endif
}
 13a:	08 95       	ret

0000013c <hd44780_init>:
 * the busy flag cannot be probed initially.
 */
void
hd44780_init(void)
{
  SET(DDR, HD44780_RS);
 13c:	54 9a       	sbi	0x0a, 4	; 10
  SET(DDR, HD44780_RW);
 13e:	53 9a       	sbi	0x0a, 3	; 10
  SET(DDR, HD44780_E);
 140:	52 9a       	sbi	0x0a, 2	; 10
  ASSIGN(DDR, HD44780_D4, 0x0F);
 142:	87 b1       	in	r24, 0x07	; 7
 144:	8f 60       	ori	r24, 0x0F	; 15
 146:	87 b9       	out	0x07, r24	; 7
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 148:	8f e5       	ldi	r24, 0x5F	; 95
 14a:	9a ee       	ldi	r25, 0xEA	; 234
 14c:	01 97       	sbiw	r24, 0x01	; 1
 14e:	f1 f7       	brne	.-4      	; 0x14c <hd44780_init+0x10>
 150:	00 c0       	rjmp	.+0      	; 0x152 <hd44780_init+0x16>
 152:	00 00       	nop

  _delay_ms(15);		/* 40 ms needed for Vcc = 2.7 V */
  hd44780_outnibble(HD44780_FNSET(1, 0, 0) >> 4, 0);
 154:	60 e0       	ldi	r22, 0x00	; 0
 156:	83 e0       	ldi	r24, 0x03	; 3
 158:	0e 94 53 00 	call	0xa6	; 0xa6 <hd44780_outnibble>
 15c:	8f e0       	ldi	r24, 0x0F	; 15
 15e:	90 e4       	ldi	r25, 0x40	; 64
 160:	01 97       	sbiw	r24, 0x01	; 1
 162:	f1 f7       	brne	.-4      	; 0x160 <hd44780_init+0x24>
 164:	00 c0       	rjmp	.+0      	; 0x166 <hd44780_init+0x2a>
 166:	00 00       	nop
  _delay_ms(4.1);
  hd44780_outnibble(HD44780_FNSET(1, 0, 0) >> 4, 0);
 168:	60 e0       	ldi	r22, 0x00	; 0
 16a:	83 e0       	ldi	r24, 0x03	; 3
 16c:	0e 94 53 00 	call	0xa6	; 0xa6 <hd44780_outnibble>
 170:	8f e8       	ldi	r24, 0x8F	; 143
 172:	91 e0       	ldi	r25, 0x01	; 1
 174:	01 97       	sbiw	r24, 0x01	; 1
 176:	f1 f7       	brne	.-4      	; 0x174 <hd44780_init+0x38>
 178:	00 c0       	rjmp	.+0      	; 0x17a <hd44780_init+0x3e>
 17a:	00 00       	nop
  _delay_ms(0.1);
  hd44780_outnibble(HD44780_FNSET(1, 0, 0) >> 4, 0);
 17c:	60 e0       	ldi	r22, 0x00	; 0
 17e:	83 e0       	ldi	r24, 0x03	; 3
 180:	0e 94 53 00 	call	0xa6	; 0xa6 <hd44780_outnibble>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 184:	95 ec       	ldi	r25, 0xC5	; 197
 186:	9a 95       	dec	r25
 188:	f1 f7       	brne	.-4      	; 0x186 <hd44780_init+0x4a>
 18a:	00 00       	nop
  _delay_us(37);

  hd44780_outnibble(HD44780_FNSET(0, 1, 0) >> 4, 0);
 18c:	60 e0       	ldi	r22, 0x00	; 0
 18e:	82 e0       	ldi	r24, 0x02	; 2
 190:	0e 94 53 00 	call	0xa6	; 0xa6 <hd44780_outnibble>
  hd44780_wait_ready(false);
 194:	80 e0       	ldi	r24, 0x00	; 0
 196:	0e 94 98 00 	call	0x130	; 0x130 <hd44780_wait_ready>
  hd44780_outcmd(HD44780_FNSET(0, 1, 0));
 19a:	60 e0       	ldi	r22, 0x00	; 0
 19c:	88 e2       	ldi	r24, 0x28	; 40
 19e:	0e 94 7a 00 	call	0xf4	; 0xf4 <hd44780_outbyte>
  hd44780_wait_ready(false);
 1a2:	80 e0       	ldi	r24, 0x00	; 0
 1a4:	0e 94 98 00 	call	0x130	; 0x130 <hd44780_wait_ready>
  hd44780_outcmd(HD44780_DISPCTL(0, 0, 0));
 1a8:	60 e0       	ldi	r22, 0x00	; 0
 1aa:	88 e0       	ldi	r24, 0x08	; 8
 1ac:	0e 94 7a 00 	call	0xf4	; 0xf4 <hd44780_outbyte>
  hd44780_wait_ready(false);
 1b0:	80 e0       	ldi	r24, 0x00	; 0
 1b2:	0c 94 98 00 	jmp	0x130	; 0x130 <hd44780_wait_ready>

000001b6 <lcd_init>:
#include <util\delay.h>

void lcd_init()
{

	hd44780_init();				//Podstawowa inicjalizacja modu³u
 1b6:	0e 94 9e 00 	call	0x13c	; 0x13c <hd44780_init>
	hd44780_outcmd(HD44780_CLR);	//Wyczyœæ pamiêæ DDRAM
 1ba:	60 e0       	ldi	r22, 0x00	; 0
 1bc:	81 e0       	ldi	r24, 0x01	; 1
 1be:	0e 94 7a 00 	call	0xf4	; 0xf4 <hd44780_outbyte>
	hd44780_wait_ready(1000);
 1c2:	81 e0       	ldi	r24, 0x01	; 1
 1c4:	0e 94 98 00 	call	0x130	; 0x130 <hd44780_wait_ready>
	hd44780_outcmd(HD44780_ENTMODE(1, 0));	//Tryb autoinkrementacji AC
 1c8:	60 e0       	ldi	r22, 0x00	; 0
 1ca:	86 e0       	ldi	r24, 0x06	; 6
 1cc:	0e 94 7a 00 	call	0xf4	; 0xf4 <hd44780_outbyte>
	hd44780_wait_ready(1000);
 1d0:	81 e0       	ldi	r24, 0x01	; 1
 1d2:	0e 94 98 00 	call	0x130	; 0x130 <hd44780_wait_ready>
	hd44780_outcmd(HD44780_DISPCTL(1, 0, 0));	//W³¹cz wyœwietlacz, wy³¹cz kursor
 1d6:	60 e0       	ldi	r22, 0x00	; 0
 1d8:	8c e0       	ldi	r24, 0x0C	; 12
 1da:	0e 94 7a 00 	call	0xf4	; 0xf4 <hd44780_outbyte>
	hd44780_wait_ready(1000);
 1de:	81 e0       	ldi	r24, 0x01	; 1
 1e0:	0c 94 98 00 	jmp	0x130	; 0x130 <hd44780_wait_ready>

000001e4 <lcd_putchar>:
}

void lcd_putchar(char c)
{
 1e4:	cf 93       	push	r28
 1e6:	c8 2f       	mov	r28, r24
	static bool second_nl_seen;
	static uint8_t line=0;
	
	if ((second_nl_seen) && (c != '\n')&&(line==0))
 1e8:	80 91 01 01 	lds	r24, 0x0101
 1ec:	88 23       	and	r24, r24
 1ee:	99 f0       	breq	.+38     	; 0x216 <lcd_putchar+0x32>
 1f0:	ca 30       	cpi	r28, 0x0A	; 10
 1f2:	99 f0       	breq	.+38     	; 0x21a <lcd_putchar+0x36>
 1f4:	80 91 00 01 	lds	r24, 0x0100
 1f8:	81 11       	cpse	r24, r1
 1fa:	20 c0       	rjmp	.+64     	; 0x23c <lcd_putchar+0x58>
	{//Odebrano pierwszy znak
		hd44780_wait_ready(40);
 1fc:	81 e0       	ldi	r24, 0x01	; 1
 1fe:	0e 94 98 00 	call	0x130	; 0x130 <hd44780_wait_ready>
		hd44780_outcmd(HD44780_CLR);
 202:	60 e0       	ldi	r22, 0x00	; 0
 204:	81 e0       	ldi	r24, 0x01	; 1
 206:	0e 94 7a 00 	call	0xf4	; 0xf4 <hd44780_outbyte>
		hd44780_wait_ready(1600);
 20a:	81 e0       	ldi	r24, 0x01	; 1
 20c:	0e 94 98 00 	call	0x130	; 0x130 <hd44780_wait_ready>
		second_nl_seen=false;
 210:	10 92 01 01 	sts	0x0101, r1
 214:	13 c0       	rjmp	.+38     	; 0x23c <lcd_putchar+0x58>
	}
	if (c == '\n')
 216:	ca 30       	cpi	r28, 0x0A	; 10
 218:	89 f4       	brne	.+34     	; 0x23c <lcd_putchar+0x58>
	{
		if (line==0)
 21a:	80 91 00 01 	lds	r24, 0x0100
 21e:	81 11       	cpse	r24, r1
 220:	06 c0       	rjmp	.+12     	; 0x22e <lcd_putchar+0x4a>
		{
			line++;
 222:	81 e0       	ldi	r24, 0x01	; 1
 224:	80 93 00 01 	sts	0x0100, r24
			hd44780_outcmd(HD44780_DDADDR(64));	//Adres pierwszego znaku drugiej linii
 228:	60 e0       	ldi	r22, 0x00	; 0
 22a:	80 ec       	ldi	r24, 0xC0	; 192
 22c:	09 c0       	rjmp	.+18     	; 0x240 <lcd_putchar+0x5c>
			hd44780_wait_ready(1000);
		}
		else
		{
			second_nl_seen=true;
 22e:	81 e0       	ldi	r24, 0x01	; 1
 230:	80 93 01 01 	sts	0x0101, r24
			line=0;
 234:	10 92 00 01 	sts	0x0100, r1
	else
	{
		hd44780_outdata(c);
		hd44780_wait_ready(40);
	}
}
 238:	cf 91       	pop	r28
 23a:	08 95       	ret
			line=0;
		}
	}
	else
	{
		hd44780_outdata(c);
 23c:	61 e0       	ldi	r22, 0x01	; 1
 23e:	8c 2f       	mov	r24, r28
 240:	0e 94 7a 00 	call	0xf4	; 0xf4 <hd44780_outbyte>
		hd44780_wait_ready(40);
 244:	81 e0       	ldi	r24, 0x01	; 1
	}
}
 246:	cf 91       	pop	r28
		}
	}
	else
	{
		hd44780_outdata(c);
		hd44780_wait_ready(40);
 248:	0c 94 98 00 	jmp	0x130	; 0x130 <hd44780_wait_ready>

0000024c <lcd_puttext>:
		txt++;
	}
}

void lcd_puttext(const char __memx *txt)
{
 24c:	cf 92       	push	r12
 24e:	df 92       	push	r13
 250:	ef 92       	push	r14
 252:	6b 01       	movw	r12, r22
 254:	e8 2e       	mov	r14, r24
	char ch;
	while((ch=*txt))
 256:	f6 01       	movw	r30, r12
 258:	84 91       	lpm	r24, Z
 25a:	e7 fc       	sbrc	r14, 7
 25c:	80 81       	ld	r24, Z
 25e:	88 23       	and	r24, r24
 260:	39 f0       	breq	.+14     	; 0x270 <lcd_puttext+0x24>
	{
		lcd_putchar(ch);
 262:	0e 94 f2 00 	call	0x1e4	; 0x1e4 <lcd_putchar>
		txt++;
 266:	8f ef       	ldi	r24, 0xFF	; 255
 268:	c8 1a       	sub	r12, r24
 26a:	d8 0a       	sbc	r13, r24
 26c:	e8 0a       	sbc	r14, r24
 26e:	f3 cf       	rjmp	.-26     	; 0x256 <lcd_puttext+0xa>
	}
}
 270:	ef 90       	pop	r14
 272:	df 90       	pop	r13
 274:	cf 90       	pop	r12
 276:	08 95       	ret

00000278 <main>:

int main()
{
	lcd_init();
 278:	0e 94 db 00 	call	0x1b6	; 0x1b6 <lcd_init>
	lcd_puttext(PSTR("Test LCD.\nDruga linia"));
 27c:	68 e6       	ldi	r22, 0x68	; 104
 27e:	70 e0       	ldi	r23, 0x00	; 0
 280:	80 e0       	ldi	r24, 0x00	; 0
 282:	0e 94 26 01 	call	0x24c	; 0x24c <lcd_puttext>
 286:	ff cf       	rjmp	.-2      	; 0x286 <main+0xe>

00000288 <_exit>:
 288:	f8 94       	cli

0000028a <__stop_program>:
 28a:	ff cf       	rjmp	.-2      	; 0x28a <__stop_program>
