<!DOCTYPE html>
<html lang="en-US">
<head>

	<title>OpenWrt Forum Archive</title>

	<meta charset="UTF-8">

	<meta http-equiv="X-UA-Compatible" content="IE=edge">

	<meta name="viewport" content="width=device-width, initial-scale=1.0">
	<link rel="stylesheet" href="assets/css/common.css">

</head>
<body>

<div class="container">

<header class="main-header">
	<h1 class="logo"><a href="index.html"><img src="assets/img/logo.png" width="376" height="88" alt="OpenWrt Forum Archive"></a></h1>
</header>

<aside>
	<p>This is a read-only archive of the old OpenWrt forum. The current OpenWrt forum resides at <a href="https://forum.openwrt.org/">https://forum.openwrt.org/</a>.</p>
	<p class="minor">In May 2018, the OpenWrt forum suffered a total data loss. This archive is an effort to restore and make available as much content as possible. Content may be missing or not representing the latest edited version.</p>
</aside>

<main>
	<header>
		<h1><span class="minor">Topic:</span> Meraki MR12</h1>
	</header>
	<div class="notice minor">
		<p>
			The content of this topic has been archived
							between 17 Apr 2018 and 4 May 2018.
										There are no obvious gaps in this topic, but there may still be some posts missing at the end.
					</p>
	</div>

	<div class="pagination"><div class="pagination-number">Page 1 of 2</div><nav><ul><li class="pagination-current"><span>1</span></li><li><a href="viewtopic.php%3Fid=48461&amp;p=2.html">2</a></li></ul></nav></div>
			
		
		
			<article class="post" id="p222915">
				<div class="post-metadata">
					<div class="post-num">Post #1</div>
					<div class="post-author">superpippo82xxx</div>
					<div class="post-datetime">
						16 Jan 2014, 18:16					</div>
				</div>
				<div class="post-content content">
					<p>I&#039;ve access to meraki mr12, license for cloud manage is expired, i want to run openwrt.<br />I&#039;ve open the AP to try access to boot loader/console and i&#039;ve found this</p><p>PB93 (ar7241 - Virian) U-boot<br />DRAM:&nbsp; <br />sri<br />ar7240_ddr_initial_config(133): virian ddr1 init<br />#### TAP VALUE 1 = 0x2, 2 = 0x2 [0x1d0cc0: 0x21f7]<br />64 MB<br />Top of RAM usable for U-Boot at: 84000000<br />Reserving 272k for U-Boot at: 83fb8000<br />Reserving 192k for malloc() at: 83f88000<br />Reserving 44 Bytes for Board Info at: 83f87fd4<br />Reserving 36 Bytes for Global Data at: 83f87fb0<br />Reserving 128k for boot params() at: 83f67fb0<br />Stack Pointer at: 83f67f98<br />Now running in RAM - U-Boot at: 83fb8000<br />id read 0x100000ff<br />flash size 16MB, sector count = 256<br />Flash: 16 MB<br />*** Warning - bad CRC, using default environment</p><p>In:&nbsp; &nbsp; serial<br />Out:&nbsp; &nbsp;serial<br />Err:&nbsp; &nbsp;serial<br />Net:&nbsp; &nbsp;ag7240_enet_initialize...<br />Fetching MAC Address from 0x83fe7ea0<br />Virian External MII mode MDC CFG Value ==&gt; 6<br />: cfg1 0xf cfg2 0x7014<br />eth0 link down<br />ATHRSF1_PHY: PHY unit 0x0, address 0x4, ID 0xd04e,<br />ATHRSF1_PHY: Port 0, Neg Success<br />ATHRSF1_PHY: unit 0 port 0 phy addr 4 <br />eth0 up<br />eth0<br />RESET is un-pushed<br />Hit any key to stop autoboot:&nbsp; 0 <br />ar7240&gt; bdinfo<br />boot_params = 0x83F67FB0<br />memstart&nbsp; &nbsp; = 0x80000000<br />memsize&nbsp; &nbsp; &nbsp;= 0x04000000<br />flashstart&nbsp; = 0x9F000000<br />flashsize&nbsp; &nbsp;= 0x01000000<br />flashoffset = 0x0003A060<br />ethaddr&nbsp; &nbsp; &nbsp;= 00:AA:BB:CC:DD:EE<br />ip_addr&nbsp; &nbsp; &nbsp;= 192.168.1.1<br />baudrate&nbsp; &nbsp; = 115200 bps<br />ar7240&gt; printenv<br />bootargs=console=ttyS0,115200 root=31:02 rootfstype=jffs2 init=/sbin/init mtdparts=ar7240-nor0:256k(u-boot),256k(u-boot-env),6144k(rootfs),1024k(uImage),256k(NVRAM),8448k(ART)<br />bootcmd=cpckgo.b 0x9f2c0000 0x9f940000 0x80060000<br />bootdelay=1<br />baudrate=115200<br />ethaddr=0x00:0xaa:0xbb:0xcc:0xdd:0xee<br />ipaddr=192.168.1.1<br />serverip=192.168.1.101<br />loadUboot=tftpboot 0x80010000 u-boot.bin;erase 0x9f000000 +0x40000;cp.b 0x80010000 0x9f000000 0x40000<br />loadLinux=tftpboot 0x80010000 vmlinux.gz.uImage;erase 0x9f680000 +0x200000;cp.b 0x80010000 0x9f680000 0x200000<br />loadFiles=tftpboot 0x80010000 ap96-jffs2;erase 0x9f080000 +0x600000;cp.b 0x80010000 0x9f080000 0x600000<br />loadAll=run loadUboot;run loadLinux;run loadFiles<br />factory_boot=tftpboot 0x3000000 vmlinux.gz.uImage;bootm 0x3000000<br />stdin=serial<br />stdout=serial<br />stderr=serial<br />ethact=eth0</p><br /><p>i&#039;ve made a full dump of spi MX25L12845EMI</p><p>Thanks for you support</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p223117">
				<div class="post-metadata">
					<div class="post-num">Post #2</div>
					<div class="post-author">revellion</div>
					<div class="post-datetime">
						19 Jan 2014, 00:55					</div>
				</div>
				<div class="post-content content">
					<p>I&#039;ve also got a Meraki MR12 laying around. Been googling around and it seems it&#039;s an atheros based SoC.</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p223145">
				<div class="post-metadata">
					<div class="post-num">Post #3</div>
					<div class="post-author">superpippo82xxx</div>
					<div class="post-datetime">
						19 Jan 2014, 11:02					</div>
				</div>
				<div class="post-content content">
					<p>i&#039;ve asked to merwaki gpl soure code. They use openwrt in their device</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p223477">
				<div class="post-metadata">
					<div class="post-num">Post #4</div>
					<div class="post-author">superpippo82xxx</div>
					<div class="post-datetime">
						22 Jan 2014, 18:03					</div>
				</div>
				<div class="post-content content">
					<p>no source from meraki, they give gpl source only for old product....</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p223494">
				<div class="post-metadata">
					<div class="post-num">Post #5</div>
					<div class="post-author">neryba</div>
					<div class="post-datetime">
						22 Jan 2014, 20:48					</div>
				</div>
				<div class="post-content content">
					<p>print default firmware bootlog</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p223578">
				<div class="post-metadata">
					<div class="post-num">Post #6</div>
					<div class="post-author">superpippo82xxx</div>
					<div class="post-datetime">
						23 Jan 2014, 22:44					</div>
				</div>
				<div class="post-content content">
					<p>This is bootlog without network cable:</p><p>.</p><p>U-Boot 1.1.4-g0c3911dd (Mar&nbsp; 3 2011 - 17:08:51)</p><p>PB93 (ar7241 - Virian) U-boot<br />DRAM:&nbsp; <br />sri<br />ar7240_ddr_initial_config(133): virian ddr1 init<br />#### TAP VALUE 1 = 0x2, 2 = 0x2 [0x38: 0x0]<br />64 MB<br />Top of RAM usable for U-Boot at: 84000000<br />Reserving 272k for U-Boot at: 83fb8000<br />Reserving 192k for malloc() at: 83f88000<br />Reserving 44 Bytes for Board Info at: 83f87fd4<br />Reserving 36 Bytes for Global Data at: 83f87fb0<br />Reserving 128k for boot params() at: 83f67fb0<br />Stack Pointer at: 83f67f98<br />Now running in RAM - U-Boot at: 83fb8000<br />id read 0x100000ff<br />flash size 16MB, sector count = 256<br />Flash: 16 MB<br />In:&nbsp; &nbsp; serial<br />Out:&nbsp; &nbsp;serial<br />Err:&nbsp; &nbsp;serial<br />Net:&nbsp; &nbsp;ag7240_enet_initialize...<br />Fetching MAC Address from 0x83fe7ea0<br />Virian External MII mode MDC CFG Value ==&gt; 6<br />: cfg1 0xf cfg2 0x7014<br />eth0 link down<br />ATHRSF1_PHY: PHY unit 0x0, address 0x4, ID 0xd04e,<br />ATHRSF1_PHY: Port 0, Neg Success<br />ATHRSF1_PHY: unit 0 port 0 phy addr 4 <br />eth0 up<br />eth0<br />RESET is un-pushed<br />Hit any key to stop autoboot:&nbsp; 1 ... 0 <br />part0: Copying image to memory ... done.<br />part0: Checking sha1 (from 0x80060000 length 4432552) ... match<br />part0: sha1 calculated: d63574f49f2fca7ac4fecd1bc38f5101d1de2de6<br />## Starting application at 0x80060000 ...<br />starting stage2<br />decompressing embedded kernel image 0x81a02640(0x437c4a)<br />got osize 1044610<br />....................done<br />starting linux<br />Booting AR7240(Python)...<br />.<br />[&nbsp; &nbsp; &nbsp;0.000] Linux version 2.6.16.16-meraki-ar7100 (meraki@buildbot102.meraki.com) (gcc version 4.7.1 (GCC) ) #2 Mon Oct 7 17:43:15 PDT 2013</p><p>[&nbsp; &nbsp; &nbsp;0.000] flash_size passed from bootloader = -1</p><p>[&nbsp; &nbsp; &nbsp;0.000] setting it to 16 anyway</p><p>[&nbsp; &nbsp; &nbsp;0.000] CPU revision is: 00019374</p><p>[&nbsp; &nbsp; &nbsp;0.000] Determined physical RAM map:</p><p>[&nbsp; &nbsp; &nbsp;0.000]&nbsp; memory: 04000000 @ 00000000 (usable)</p><p>[&nbsp; &nbsp; &nbsp;0.000] Built 1 zonelists</p><p>[&nbsp; &nbsp; &nbsp;0.000] Kernel command line: &quot;console=ttyS0,115200 root=01:00 rd_start=0x80600000 rd_size=8388608 init=/sbin/init&quot;</p><p>[&nbsp; &nbsp; &nbsp;0.000] Primary instruction cache 64kB, physically tagged, 4-way, linesize 32 bytes.</p><p>[&nbsp; &nbsp; &nbsp;0.000] Primary data cache 32kB, 4-way, linesize 32 bytes.</p><p>[&nbsp; &nbsp; &nbsp;0.000] Synthesized TLB refill handler (20 instructions).</p><p>[&nbsp; &nbsp; &nbsp;0.000] Synthesized TLB load handler fastpath (32 instructions).</p><p>[&nbsp; &nbsp; &nbsp;0.000] Synthesized TLB store handler fastpath (32 instructions).</p><p>[&nbsp; &nbsp; &nbsp;0.000] Synthesized TLB modify handler fastpath (31 instructions).</p><p>[&nbsp; &nbsp; &nbsp;0.000] Cache parity protection disabled</p><p>[&nbsp; &nbsp; &nbsp;0.000] PID hash table entries: 512 (order: 9, 8192 bytes)</p><p>[&nbsp; &nbsp; &nbsp;0.000] Using 200.000 MHz high precision timer.</p><p>[&nbsp; &nbsp; &nbsp;0.001] Dentry cache hash table entries: 16384 (order: 4, 65536 bytes)</p><p>[&nbsp; &nbsp; &nbsp;0.002] Inode-cache hash table entries: 8192 (order: 3, 32768 bytes)</p><p>[&nbsp; &nbsp; &nbsp;0.009] Memory: 47360k/65536k available (1445k kernel code, 18148k reserved, 359k data, 14852k init, 0k highmem)</p><p>[&nbsp; &nbsp; &nbsp;0.032] Mount-cache hash table entries: 512</p><p>[&nbsp; &nbsp; &nbsp;0.033] Checking for &#039;wait&#039; instruction...&nbsp; available.</p><p>[&nbsp; &nbsp; &nbsp;0.035] unpacking initramfs....done in 0.176000</p><p>[&nbsp; &nbsp; &nbsp;0.213] NET: Registered protocol family 16</p><p>[&nbsp; &nbsp; &nbsp;0.214] PCI init:ar7240_pcibios_init</p><p>[&nbsp; &nbsp; &nbsp;0.215] ar7240_pcibios_init(298): PCI CMD write: 0x356</p><p>[&nbsp; &nbsp; &nbsp;0.222] Algorithmics/MIPS FPU Emulator v1.5</p><p>[&nbsp; &nbsp; &nbsp;0.238] Returning IRQ 48</p><p>[&nbsp; &nbsp; &nbsp;0.314] ar7240_wdt_init: last reboot watchdog: 1</p><p>[&nbsp; &nbsp; &nbsp;0.491] JFFS2 version 2.2. (C) 2001-2003 Red Hat, Inc.</p><p>[&nbsp; &nbsp; &nbsp;0.492] Initializing Cryptographic API</p><p>[&nbsp; &nbsp; &nbsp;0.493] io scheduler noop registered</p><p>[&nbsp; &nbsp; &nbsp;0.494] io scheduler deadline registered (default)</p><p>[&nbsp; &nbsp; &nbsp;0.527] Serial: 8250/16550 driver $Revision: 1.90 $ 1 ports, IRQ sharing disabled</p><p>[&nbsp; &nbsp; &nbsp;0.538] serial8250: ttyS0 at MMIO 0x0 (irq = 19) is a 16550A</p><p>[&nbsp; &nbsp; &nbsp;0.570] AG7240: Length per segment 1536</p><p>[&nbsp; &nbsp; &nbsp;0.571] AG7240: Max segments per packet 2</p><p>[&nbsp; &nbsp; &nbsp;0.572] AG7240: Max tx descriptor count&nbsp; &nbsp; 200</p><p>[&nbsp; &nbsp; &nbsp;0.573] AG7240: Max rx descriptor count&nbsp; &nbsp; 252</p><p>[&nbsp; &nbsp; &nbsp;0.574] AG7240: fifo cfg 3 01f00140</p><p>[&nbsp; &nbsp; &nbsp;0.575] AG7240CHH: Mac address for unit 0</p><p>[&nbsp; &nbsp; &nbsp;0.576] AG7240CHH: 00:03:7f:ff:ff:ff </p><p>[&nbsp; &nbsp; &nbsp;0.787] AG7240CHH: Mac address for unit 1</p><p>[&nbsp; &nbsp; &nbsp;0.788] AG7240CHH: 00:03:7f:ff:ff:fe </p><p>[&nbsp; &nbsp; &nbsp;1.010] tun: Universal TUN/TAP device driver, 1.6</p><p>[&nbsp; &nbsp; &nbsp;1.011] tun: (C) 1999-2004 Max Krasnyansky &lt;maxk@qualcomm.com&gt;</p><p>[&nbsp; &nbsp; &nbsp;1.022] Creating 8 MTD partitions on &quot;ar7100-nor0&quot;:</p><p>[&nbsp; &nbsp; &nbsp;1.023] 0x00000000-0x00080000 : &quot;Uboot &amp; env&quot;</p><p>[&nbsp; &nbsp; &nbsp;1.055] 0x00080000-0x000a0000 : &quot;board config&quot;</p><p>[&nbsp; &nbsp; &nbsp;1.087] 0x000a0000-0x000c0000 : &quot;panic&quot;</p><p>[&nbsp; &nbsp; &nbsp;1.119] 0x000c0000-0x002c0000 : &quot;storage&quot;</p><p>[&nbsp; &nbsp; &nbsp;1.151] 0x00fe0000-0x01000000 : &quot;caldata&quot;</p><p>[&nbsp; &nbsp; &nbsp;1.168] 0x002c0000-0x007e0000 : &quot;part1&quot;</p><p>[&nbsp; &nbsp; &nbsp;1.181] 0x00940000-0x00e60000 : &quot;part2&quot;</p><p>[&nbsp; &nbsp; &nbsp;1.213] 0x00000000-0x01000000 : &quot;ALL&quot;</p><p>[&nbsp; &nbsp; &nbsp;1.235] i2c /dev entries driver</p><p>[&nbsp; &nbsp; &nbsp;1.246] NET: Registered protocol family 2</p><p>[&nbsp; &nbsp; &nbsp;1.291] IP route cache hash table entries: 1024 (order: 0, 4096 bytes)</p><p>[&nbsp; &nbsp; &nbsp;1.292] TCP established hash table entries: 4096 (order: 3, 32768 bytes)</p><p>[&nbsp; &nbsp; &nbsp;1.293] TCP bind hash table entries: 4096 (order: 3, 32768 bytes)</p><p>[&nbsp; &nbsp; &nbsp;1.294] TCP: Hash tables configured (established 4096 bind 4096)</p><p>[&nbsp; &nbsp; &nbsp;1.295] TCP reno registered</p><p>[&nbsp; &nbsp; &nbsp;1.296] TCP bic registered</p><p>[&nbsp; &nbsp; &nbsp;1.297] NET: Registered protocol family 1</p><p>[&nbsp; &nbsp; &nbsp;1.298] NET: Registered protocol family 17</p><p>[&nbsp; &nbsp; &nbsp;1.302] Freeing unused kernel memory: 2129028k freed</p><br /><p>init started: BusyBox v1.20.2 (2013-10-07 17:24:22 PDT)<br />[&nbsp; &nbsp; &nbsp;2.136] sysctl: error: &#039;kernel.softlockup_panic&#039; is an unknown key</p><p>[&nbsp; &nbsp; &nbsp;2.137] sysctl: error: &#039;kernel.hung_task_panic&#039; is an unknown key</p><p>[&nbsp; &nbsp; &nbsp;2.138] sysctl: error: &#039;vm.panic_on_oom&#039; is an unknown key</p><p>[&nbsp; &nbsp; &nbsp;2.240] module load for dummy load 0.027000 init 0.025000 total 0.052000</p><p>[&nbsp; &nbsp; &nbsp;2.339] ag7240_ring_alloc Allocated 3200 at 0x83230000</p><p>[&nbsp; &nbsp; &nbsp;2.340] ag7240_ring_alloc Allocated 4032 at 0x8324c000</p><p>[&nbsp; &nbsp; &nbsp;2.342] Virian CFG Value ==&gt; 6</p><p>[&nbsp; &nbsp; &nbsp;2.343] Virian MDC CFG Value ==&gt; 6</p><p>[&nbsp; &nbsp; &nbsp;2.344] ATHRSF1_PHY: athr_reg_init </p><p>[&nbsp; &nbsp; &nbsp;2.345] Setting PHY...</p><p>[&nbsp; &nbsp; &nbsp;2.346] ATHRSF1_PHY: Port 0, Neg Success</p><p>[&nbsp; &nbsp; &nbsp;2.347] ATHRSF1_PHY: unit 0 phy addr 4 Not enabling interrupts in AR7242 yet...</p><p>[&nbsp; &nbsp; &nbsp;2.411] ag7240_ring_alloc Allocated 3200 at 0x81027000</p><p>[&nbsp; &nbsp; &nbsp;2.412] ag7240_ring_alloc Allocated 4032 at 0x80237000</p><p>[&nbsp; &nbsp; &nbsp;2.414] Virian mac 1 CFG Value ==&gt; 6</p><p>[&nbsp; &nbsp; &nbsp;2.415] Virian MDC CFG Value ==&gt; 6</p><p>[&nbsp; &nbsp; &nbsp;2.416] ATHRS26: resetting s26</p><p>[&nbsp; &nbsp; &nbsp;2.517] ATHRS26: s26 reset done</p><p>[&nbsp; &nbsp; &nbsp;2.521] Setting PHY...</p><p>[&nbsp; &nbsp; &nbsp;4.271] ath_hal: module license &#039;Proprietary&#039; taints kernel.</p><p>[&nbsp; &nbsp; &nbsp;4.305] ath_hal: 0.9.17.1 (AR5416, DEBUG, REGOPS_FUNC, PRIVATE_DIAG, WRITE_EEPROM, 11D, AH_SUPPORT_EEPROM_AR9287)</p><p>[&nbsp; &nbsp; &nbsp;4.312] module load for ath_hal load 0.044000 init 0.007000 total 0.051000</p><p>[&nbsp; &nbsp; &nbsp;4.495] ath_dfs: Version 2.0.0</p><p>[&nbsp; &nbsp; &nbsp;4.495] Copyright (c) 2005-2006 Atheros Communications, Inc. All Rights Reserved</p><p>[&nbsp; &nbsp; &nbsp;4.496] module load for ath_dfs load 0.032000 init 0.001000 total 0.033000</p><p>[&nbsp; &nbsp; &nbsp;4.598] ath_rate_atheros: Copyright (c) 2001-2005 Atheros Communications, Inc, All Rights Reserved</p><p>[&nbsp; &nbsp; &nbsp;4.599] module load for ath_rate_atheros load 0.031000 init 0.001000 total 0.032000</p><p>[&nbsp; &nbsp; &nbsp;4.753] wlan: 0.8.4.2 (Atheros/multi-bss)</p><p>[&nbsp; &nbsp; &nbsp;4.754] module load for wlan load 0.076000 init 0.001000 total 0.077000</p><p>[&nbsp; &nbsp; &nbsp;4.858] ath_spectral: Version 2.0.0</p><p>[&nbsp; &nbsp; &nbsp;4.858] Copyright (c) 2005-2009 Atheros Communications, Inc. All Rights Reserved</p><p>[&nbsp; &nbsp; &nbsp;4.859] SPECTRAL module built on Oct&nbsp; 7 2013 17:41:45</p><p>[&nbsp; &nbsp; &nbsp;4.860] module load for ath_spectral load 0.032000 init 0.002000 total 0.034000</p><p>[&nbsp; &nbsp; &nbsp;4.986] ath_dev: Copyright (c) 2001-2007 Atheros Communications, Inc, All Rights Reserved</p><p>[&nbsp; &nbsp; &nbsp;4.987] module load for ath_dev load 0.051000 init 0.001000 total 0.052000</p><p>[&nbsp; &nbsp; &nbsp;5.086] module load for proclikefs load 0.028000 init 0.000000 total 0.028000</p><p>[&nbsp; &nbsp; &nbsp;5.157] Single synchronous check for reset</p><p>[&nbsp; &nbsp; &nbsp;5.266] ath_pci: 0.9.4.5 (Atheros/multi-bss)</p><p>[&nbsp; &nbsp; &nbsp;5.304] ath_descdma_setup: tx DMA map: a3820000 (75776) -&gt; 3820000 (75776)</p><p>[&nbsp; &nbsp; &nbsp;5.306] ath_descdma_setup: beacon DMA map: a12cc000 (2960) -&gt; 12cc000 (2960)</p><p>[&nbsp; &nbsp; &nbsp;5.307] ath_descdma_setup: rx DMA map: a12d0000 (37888) -&gt; 12d0000 (37888)</p><p>[&nbsp; &nbsp; &nbsp;5.335] wifi0: Atheros 9280: mem=0x10000000, irq=48 hw_base=0xb0000000 ver=0x80 rev=0x2</p><p>[&nbsp; &nbsp; &nbsp;5.336] module load for ath_pci load 0.044000 init 0.070000 total 0.114000</p><p>[&nbsp; &nbsp; &nbsp;5.759] module load for merakiclick load 0.244000 init 0.001000 total 0.245000</p><p>[&nbsp; &nbsp; &nbsp;5.796] click: starting router thread pid 272 (83358780)</p><p>[&nbsp; &nbsp; &nbsp;5.910] module load for pca9534 load 0.027000 init 0.025000 total 0.052000</p><p>[&nbsp; &nbsp; &nbsp;6.029] wlan: mac acl policy registered</p><p>[&nbsp; &nbsp; &nbsp;6.030] module load for wlan_acl load 0.027000 init 0.001000 total 0.028000</p><p>[&nbsp; &nbsp; &nbsp;6.150] module load for wlan_ccmp load 0.029000 init 0.000000 total 0.029000</p><p>[&nbsp; &nbsp; &nbsp;6.271] module load for wlan_scan_ap load 0.030000 init 0.000000 total 0.030000</p><p>[&nbsp; &nbsp; &nbsp;6.393] module load for wlan_scan_sta load 0.030000 init 0.000000 total 0.030000</p><p>[&nbsp; &nbsp; &nbsp;6.513] module load for wlan_tkip load 0.029000 init 0.000000 total 0.029000</p><p>[&nbsp; &nbsp; &nbsp;6.631] module load for wlan_wep load 0.027000 init 0.000000 total 0.027000</p><p>[&nbsp; &nbsp; &nbsp;6.749] module load for wlan_xauth load 0.026000 init 0.000000 total 0.026000</p><p>[&nbsp; &nbsp; &nbsp;6.936] </p><p>[&nbsp; &nbsp; &nbsp;6.971] boot 38 build 20-118937 board ar7100 mac 00:18:0A:22:60:E1</p><p>[&nbsp; &nbsp; &nbsp;6.982] Module: dummy&nbsp; .text=0xc0053000 .data=0xc0053700 .bss=0xc0053860</p><p>[&nbsp; &nbsp; &nbsp;6.982] Module: ath_hal&nbsp; .text=0xc00b5000 .data=0xc00fc1d0 .bss=0xc00ffc60</p><p>[&nbsp; &nbsp; &nbsp;6.982] Module: ath_dfs&nbsp; .text=0xc0067000 .data=0xc0070610 .bss=0xc0070780</p><p>[&nbsp; &nbsp; &nbsp;6.982] Module: ath_rate_atheros&nbsp; .text=0xc0061000 .data=0xc0065070 .bss=0xc0065400</p><p>[&nbsp; &nbsp; &nbsp;6.982] Module: wlan&nbsp; .text=0xc016d000 .data=0xc01b28e0 .bss=0xc01b42c0</p><p>[&nbsp; &nbsp; &nbsp;6.982] Module: ath_spectral&nbsp; .text=0xc0091000 .data=0xc009aa00 .bss=0xc009ab80</p><p>[&nbsp; &nbsp; &nbsp;6.982] Module: ath_dev&nbsp; .text=0xc01b6000 .data=0xc01dff10 .bss=0xc01e0300</p><p>[&nbsp; &nbsp; &nbsp;6.982] Module: proclikefs&nbsp; .text=0xc0050000 .data=0xc00515e0 .bss=0xc0051720</p><p>[&nbsp; &nbsp; &nbsp;6.982] Module: ath_pci&nbsp; .text=0xc010c000 .data=0xc0119880 .bss=0xc0119e40</p><p>[&nbsp; &nbsp; &nbsp;6.982] Module: merakiclick&nbsp; .text= .data= .bss=</p><p>[&nbsp; &nbsp; &nbsp;6.982] Module: pca9534&nbsp; .text=0xc009f000 .data=0xc009fd50 .bss=0xc00a01a0</p><p>[&nbsp; &nbsp; &nbsp;6.982] Module: wlan_acl&nbsp; .text=0xc00a4000 .data=0xc00a5030 .bss=0xc00a5180</p><p>[&nbsp; &nbsp; &nbsp;6.982] Module: wlan_ccmp&nbsp; .text=0xc00ad000 .data=0xc00aefd0 .bss=0xc00af120</p><p>[&nbsp; &nbsp; &nbsp;6.982] Module: wlan_scan_ap&nbsp; .text=0xc00a9000 .data=0xc00ab240 .bss=0xc00ab380</p><p>[&nbsp; &nbsp; &nbsp;6.982] Module: wlan_scan_sta&nbsp; .text=0xc0121000 .data=0xc0123cc0 .bss=0xc0123e00</p><p>[&nbsp; &nbsp; &nbsp;6.982] Module: wlan_tkip &lt;5&gt;brain: unloading click config</p><p>[&nbsp; &nbsp; &nbsp;8.925] ath_set_country: set country to US</p><p>[&nbsp; &nbsp; &nbsp;9.875] brain: loading click config</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p223962">
				<div class="post-metadata">
					<div class="post-num">Post #7</div>
					<div class="post-author">neryba</div>
					<div class="post-datetime">
						28 Jan 2014, 15:43					</div>
				</div>
				<div class="post-content content">
					<p>SPI MX25L12845E have this ID 0xc22018, same id have mx25l12805d what is supported by m25p80.c default kernel driver.</p><p>try build own image for example based on PB92. just edit target/linux/ar71xx/image/Makefile on line 179 (AA)</p><div class="codebox"><pre><code>pb92_mtdlayout=mtdparts=spi0.0:256k(u-boot)ro,256k(u-boot-env)ro,1024k(kernel),6144k(rootfs),256k(nvram),8448k(art),7168k@0x80000(firmware)</code></pre></div><p>and line 803<br /></p><div class="codebox"><pre><code>$(eval $(call SingleProfile,AthLzma,$(fs_64k),PB92,pb92,PB92,ttyS0,115200,$$(pb92_mtdlayout),1048576,6291456,KRuImage))</code></pre></div>											<p class="post-edited">(Last edited by <strong>neryba</strong> on 29 Jan 2014, 09:43)</p>
									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p242962">
				<div class="post-metadata">
					<div class="post-num">Post #8</div>
					<div class="post-author">wooyah</div>
					<div class="post-datetime">
						6 Aug 2014, 15:17					</div>
				</div>
				<div class="post-content content">
					<p>Bumping this for updates. </p><p>Anyone had any success?&nbsp; I&#039;d imagine there&#039;s a whole load of people (me included) out there looking for an alt firmware on these devices... <img src="https://forum.openwrt.org/img/smilies/smile.png" width="15" height="15" alt="smile" /> </p><p>I&#039;ve got an image built to flash (learning as I go) but not sure which method to use, serial/tftp etc?</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p243239">
				<div class="post-metadata">
					<div class="post-num">Post #9</div>
					<div class="post-author">Kaloz</div>
					<div class="post-datetime">
						8 Aug 2014, 15:53					</div>
				</div>
				<div class="post-content content">
					<div class="quotebox"><cite>wooyah wrote:</cite><blockquote><p>Bumping this for updates. </p><p>Anyone had any success?&nbsp; I&#039;d imagine there&#039;s a whole load of people (me included) out there looking for an alt firmware on these devices... <img src="https://forum.openwrt.org/img/smilies/smile.png" width="15" height="15" alt="smile" /> </p><p>I&#039;ve got an image built to flash (learning as I go) but not sure which method to use, serial/tftp etc?</p></blockquote></div><p>I would try tftp loading a ramdisk based OpenWrt image first. It&#039;s enough to actually write something on the flash when everything works.</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p243242">
				<div class="post-metadata">
					<div class="post-num">Post #10</div>
					<div class="post-author">wooyah</div>
					<div class="post-datetime">
						8 Aug 2014, 16:17					</div>
				</div>
				<div class="post-content content">
					<p>Hey Kaloz, </p><p>Thanks for the reply. </p><p>On my list of things to do this weekend. <img src="https://forum.openwrt.org/img/smilies/smile.png" width="15" height="15" alt="smile" /></p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p243340">
				<div class="post-metadata">
					<div class="post-num">Post #11</div>
					<div class="post-author">wooyah</div>
					<div class="post-datetime">
						9 Aug 2014, 14:45					</div>
				</div>
				<div class="post-content content">
					<p>Hmm.&nbsp; </p><p>I got overconfident and failed, looks like it&#039;s bricked.&nbsp; </p><p>TFTPboot worked, but when I went to flash it I think I calculated the memory values incorrectly and erased/overwrote the wrong part of the flash.&nbsp; All I get now are 4 green lights and an orange. </p><p>Nothing out of serial, and the J2 ports only give me garbled nonsense so I&#039;m presuming that&#039;s a JTAG port?&nbsp; </p><p>Damn.</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p243362">
				<div class="post-metadata">
					<div class="post-num">Post #12</div>
					<div class="post-author">wooyah</div>
					<div class="post-datetime">
						9 Aug 2014, 19:18					</div>
				</div>
				<div class="post-content content">
					<p>superpippo82xxx - if you&#039;ve still got it, can you mail me the dump you took of MX25L12845EMI please?</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p243444">
				<div class="post-metadata">
					<div class="post-num">Post #13</div>
					<div class="post-author">superpippo82xxx</div>
					<div class="post-datetime">
						10 Aug 2014, 19:25					</div>
				</div>
				<div class="post-content content">
					<p>@wooyah i&#039;ve the dump, give me you adrress and i&#039;ll send you.</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p243452">
				<div class="post-metadata">
					<div class="post-num">Post #14</div>
					<div class="post-author">wooyah</div>
					<div class="post-datetime">
						11 Aug 2014, 11:22					</div>
				</div>
				<div class="post-content content">
					<p>Superb, thanks! </p><p>Did you work out if J2 was a JTAG connection by the way?&nbsp; It&#039;s only 4 pins, but if I connect a serial console to it the output is very similar to what you&#039;d see if you connected a serial console to a JTAG connector (i.e garbled nonsense!).</p><p>Instead of email, could you post to <a href="http://www.zippyshare.com/">http://www.zippyshare.com/</a> please?&nbsp; Makes more sense thinking about it. <img src="https://forum.openwrt.org/img/smilies/smile.png" width="15" height="15" alt="smile" /></p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p243471">
				<div class="post-metadata">
					<div class="post-num">Post #15</div>
					<div class="post-author">ammaree</div>
					<div class="post-datetime">
						11 Aug 2014, 14:19					</div>
				</div>
				<div class="post-content content">
					<p>Guys, I think there are a ton of people watching your progress. I have an MR12 coming out of cloud license in 3 weeks, would love to convert it to OpenWRT.</p><p>All feedback MUCH appreciated....</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p243476">
				<div class="post-metadata">
					<div class="post-num">Post #16</div>
					<div class="post-author">superpippo82xxx</div>
					<div class="post-datetime">
						11 Aug 2014, 15:24					</div>
				</div>
				<div class="post-content content">
					<p>this is the dump</p><p><a href="http://www8.zippyshare.com/v/9347503/file.html">http://www8.zippyshare.com/v/9347503/file.html</a></p><p>i&#039;&#039;ve made dump from spi <br />if i remember jp2 is tty</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p243477">
				<div class="post-metadata">
					<div class="post-num">Post #17</div>
					<div class="post-author">wooyah</div>
					<div class="post-datetime">
						11 Aug 2014, 15:28					</div>
				</div>
				<div class="post-content content">
					<p>Hey Ammaree, </p><p>Yeah I had a feeling there would be a lot of people in the same boat, particularly as Cisco are giving these APs away to everyone.</p><p>I think it&#039;s basically there, just needs the final confirmation and a write up.&nbsp; I&#039;ve started putting the wiki page together with bits and pieces I&#039;ve found along the way already, but it&#039;s definitely lacking.</p><p>Installation wise, I think tftp/serial is the way to go as I couldn&#039;t get the raw_upgrade page (<a href="http://10.128.128.128/configure/raw_upgrade.html">http://10.128.128.128/configure/raw_upgrade.html</a>) to take any image at all.</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p243478">
				<div class="post-metadata">
					<div class="post-num">Post #18</div>
					<div class="post-author">wooyah</div>
					<div class="post-datetime">
						11 Aug 2014, 15:31					</div>
				</div>
				<div class="post-content content">
					<div class="quotebox"><cite>superpippo82xxx wrote:</cite><blockquote><p>this is the dump</p><p><a href="http://www8.zippyshare.com/v/9347503/file.html">http://www8.zippyshare.com/v/9347503/file.html</a></p><p>i&#039;&#039;ve made dump from spi <br />if i remember jp2 is tty</p></blockquote></div><p>Thank you very much! </p><p>Hmm, interesting.&nbsp; I previously accessed the console via JP1, would it have two serial ports?&nbsp; JP2 seems to have a couple of broken traces/resistors missing on the back of the board thinking about it. </p><p>Hmm, going to make flashing that SPI interesting...</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p243596">
				<div class="post-metadata">
					<div class="post-num">Post #19</div>
					<div class="post-author">wooyah</div>
					<div class="post-datetime">
						12 Aug 2014, 11:11					</div>
				</div>
				<div class="post-content content">
					<p>Got a testing clip and an FTDI SPI programmer on the way. </p><p>One way or another this thing is going to be running OpenWRT by the weekend. <img src="https://forum.openwrt.org/img/smilies/big_smile.png" width="15" height="15" alt="big_smile" /></p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p243621">
				<div class="post-metadata">
					<div class="post-num">Post #20</div>
					<div class="post-author">wooyah</div>
					<div class="post-datetime">
						12 Aug 2014, 16:04					</div>
				</div>
				<div class="post-content content">
					<p>Also, noted this in the Community section: </p><p><a href="https://forum.openwrt.org/viewtopic.php?id=51824&amp;login=1">https://forum.openwrt.org/viewtopic.php â€¦ mp;login=1</a></p><p>OP has had success with the MR16, again via serial flash method only but looks promising.</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p243787">
				<div class="post-metadata">
					<div class="post-num">Post #21</div>
					<div class="post-author">parker955</div>
					<div class="post-datetime">
						14 Aug 2014, 03:07					</div>
				</div>
				<div class="post-content content">
					<p>Hey Wooyah, if you join the #openwrt IRC channel I&#039;ll be more than happy to take a peak and see what we can do. Just PM me on IRC, I use the same nic as here.</p><p>It shouldn&#039;t be too hard getting it to run. Should be very similar to that of the MR16.</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p243819">
				<div class="post-metadata">
					<div class="post-num">Post #22</div>
					<div class="post-author">wooyah</div>
					<div class="post-datetime">
						14 Aug 2014, 12:15					</div>
				</div>
				<div class="post-content content">
					<p>Hey parker955, will do.&nbsp; </p><p>Just waiting on my test clip to arrive so I can re-write the flash.&nbsp; Once I&#039;m back up I&#039;ll drop you a line.&nbsp; </p><p>Thanks. <img src="https://forum.openwrt.org/img/smilies/smile.png" width="15" height="15" alt="smile" /></p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p245492">
				<div class="post-metadata">
					<div class="post-num">Post #23</div>
					<div class="post-author">Dingus</div>
					<div class="post-datetime">
						31 Aug 2014, 19:24					</div>
				</div>
				<div class="post-content content">
					<p>Just wondering if anyone is having any luck on this.&nbsp; A chunk of this is over my head but I&#039;d be glad to contribute time and hardware to making this work.&nbsp; Thousands of APs coming off license ---- no wonder people are interested in doing this.</p>											<p class="post-edited">(Last edited by <strong>Dingus</strong> on 31 Aug 2014, 19:25)</p>
									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p245728">
				<div class="post-metadata">
					<div class="post-num">Post #24</div>
					<div class="post-author">wooyah</div>
					<div class="post-datetime">
						2 Sep 2014, 12:17					</div>
				</div>
				<div class="post-content content">
					<p>Struggling to rewrite my SOIC which is kind of annoying, just plain refuses to be detected in flashrom.&nbsp; </p><p>Might de-solder and retry it this weekend.</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p245738">
				<div class="post-metadata">
					<div class="post-num">Post #25</div>
					<div class="post-author">superpippo82xxx</div>
					<div class="post-datetime">
						2 Sep 2014, 13:38					</div>
				</div>
				<div class="post-content content">
					<div class="quotebox"><cite>wooyah wrote:</cite><blockquote><p>Struggling to rewrite my SOIC which is kind of annoying, just plain refuses to be detected in flashrom.&nbsp; </p><p>Might de-solder and retry it this weekend.</p></blockquote></div><br /><p>I&#039;ve used raspberry to write end read flash.<br />Do you need help?</p>									</div>
			</article>

			
		
			
		
	
	<div class="pagination"><div class="pagination-number">Page 1 of 2</div><nav><ul><li class="pagination-current"><span>1</span></li><li><a href="viewtopic.php%3Fid=48461&amp;p=2.html">2</a></li></ul></nav></div>
</main>

</div>


<!-- Created in a hurry and not indicative of usual code quality. Here's a number: 0 -->

</body>
</html>