Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon May 20 13:32:36 2019
| Host         : DESKTOP-5DO16DV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file z80_tester_timing_summary_routed.rpt -pb z80_tester_timing_summary_routed.pb -rpx z80_tester_timing_summary_routed.rpx -warn_on_violation
| Design       : z80_tester
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 363 register/latch pins with no clock driven by root clock pin: fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[18].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[19].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[20].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[21].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fdiv/clkDiv_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mem/CLK50MHZ_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mem/ball_x_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mem/ball_x_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mem/ball_x_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mem/ball_x_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mem/ball_x_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mem/ball_x_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mem/ball_x_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mem/ball_x_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mem/ball_y_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mem/ball_y_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mem/ball_y_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mem/ball_y_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mem/ball_y_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mem/ball_y_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mem/ball_y_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mem/ball_y_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mem/fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[0].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[10].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[11].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[12].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[13].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[14].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[15].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[16].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[17].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[1].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[2].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[3].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[4].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[5].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[6].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[7].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[8].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[9].fdiv/clkDiv_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mem/left_bar_y_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mem/left_bar_y_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mem/left_bar_y_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mem/left_bar_y_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mem/left_bar_y_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mem/left_bar_y_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mem/left_bar_y_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mem/left_bar_y_reg[9]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: mem/uut/db_clk/O_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mem/vga_sync_unit/h_count_reg_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mem/vga_sync_unit/h_count_reg_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mem/vga_sync_unit/h_count_reg_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mem/vga_sync_unit/h_count_reg_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mem/vga_sync_unit/h_count_reg_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mem/vga_sync_unit/h_count_reg_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mem/vga_sync_unit/h_count_reg_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mem/vga_sync_unit/h_count_reg_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mem/vga_sync_unit/h_count_reg_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mem/vga_sync_unit/h_count_reg_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mem/vga_sync_unit/v_count_reg_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mem/vga_sync_unit/v_count_reg_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mem/vga_sync_unit/v_count_reg_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mem/vga_sync_unit/v_count_reg_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mem/vga_sync_unit/v_count_reg_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mem/vga_sync_unit/v_count_reg_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mem/vga_sync_unit/v_count_reg_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mem/vga_sync_unit/v_count_reg_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mem/vga_sync_unit/v_count_reg_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mem/vga_sync_unit/v_count_reg_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 866 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 41 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 69 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.210        0.000                      0                 4220        0.205        0.000                      0                 4220        3.750        0.000                       0                  4201  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.210        0.000                      0                 4220        0.205        0.000                      0                 4220        3.750        0.000                       0                  4201  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 mem/mem_reg_24320_24575_5_5/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg_6656_6911_5_5/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.910ns  (logic 3.396ns (38.114%)  route 5.514ns (61.886%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT6=3 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4200, routed)        1.554     5.075    mem/mem_reg_24320_24575_5_5/WCLK
    SLICE_X46Y20         RAMS64E                                      r  mem/mem_reg_24320_24575_5_5/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y20         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.389 r  mem/mem_reg_24320_24575_5_5/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.389    mem/mem_reg_24320_24575_5_5/OC
    SLICE_X46Y20         MUXF7 (Prop_muxf7_I1_O)      0.247     6.636 r  mem/mem_reg_24320_24575_5_5/F7.B/O
                         net (fo=1, routed)           0.000     6.636    mem/mem_reg_24320_24575_5_5/O0
    SLICE_X46Y20         MUXF8 (Prop_muxf8_I0_O)      0.098     6.734 r  mem/mem_reg_24320_24575_5_5/F8/O
                         net (fo=1, routed)           1.162     7.896    mem/mem_reg_24320_24575_5_5_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I0_O)        0.319     8.215 r  mem/ball_x[7]_i_63/O
                         net (fo=1, routed)           0.000     8.215    mem/ball_x[7]_i_63_n_0
    SLICE_X51Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     8.432 r  mem/ball_x_reg[7]_i_33/O
                         net (fo=1, routed)           0.000     8.432    mem/ball_x_reg[7]_i_33_n_0
    SLICE_X51Y24         MUXF8 (Prop_muxf8_I1_O)      0.094     8.526 r  mem/ball_x_reg[7]_i_18/O
                         net (fo=1, routed)           1.289     9.815    mem/ball_x_reg[7]_i_18_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I3_O)        0.316    10.131 r  mem/ball_x[7]_i_10/O
                         net (fo=1, routed)           0.000    10.131    cpu/address_pins_/ball_x[7]_i_4_0
    SLICE_X32Y25         MUXF7 (Prop_muxf7_I1_O)      0.245    10.376 r  cpu/address_pins_/ball_x_reg[7]_i_6/O
                         net (fo=1, routed)           0.292    10.668    cpu/address_pins_/ball_x_reg[7]_i_6_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I3_O)        0.298    10.966 r  cpu/address_pins_/ball_x[7]_i_4/O
                         net (fo=1, routed)           0.554    11.520    cpu/data_pins_/timer_reg[5]
    SLICE_X35Y27         LUT4 (Prop_lut4_I2_O)        0.124    11.644 r  cpu/data_pins_/ball_x[7]_i_2/O
                         net (fo=1, routed)           0.264    11.908    cpu/data_pins_/ball_x[7]_i_2_n_0
    SLICE_X35Y27         LUT2 (Prop_lut2_I0_O)        0.124    12.032 r  cpu/data_pins_/ball_x[7]_i_1/O
                         net (fo=519, routed)         1.953    13.985    mem/mem_reg_6656_6911_5_5/D
    SLICE_X42Y60         RAMS64E                                      r  mem/mem_reg_6656_6911_5_5/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4200, routed)        1.435    14.776    mem/mem_reg_6656_6911_5_5/WCLK
    SLICE_X42Y60         RAMS64E                                      r  mem/mem_reg_6656_6911_5_5/RAMS64E_A/CLK
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X42Y60         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.195    mem/mem_reg_6656_6911_5_5/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.195    
                         arrival time                         -13.985    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (required time - arrival time)
  Source:                 mem/mem_reg_24320_24575_5_5/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg_5888_6143_5_5/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.908ns  (logic 3.396ns (38.125%)  route 5.512ns (61.875%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT6=3 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4200, routed)        1.554     5.075    mem/mem_reg_24320_24575_5_5/WCLK
    SLICE_X46Y20         RAMS64E                                      r  mem/mem_reg_24320_24575_5_5/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y20         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.389 r  mem/mem_reg_24320_24575_5_5/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.389    mem/mem_reg_24320_24575_5_5/OC
    SLICE_X46Y20         MUXF7 (Prop_muxf7_I1_O)      0.247     6.636 r  mem/mem_reg_24320_24575_5_5/F7.B/O
                         net (fo=1, routed)           0.000     6.636    mem/mem_reg_24320_24575_5_5/O0
    SLICE_X46Y20         MUXF8 (Prop_muxf8_I0_O)      0.098     6.734 r  mem/mem_reg_24320_24575_5_5/F8/O
                         net (fo=1, routed)           1.162     7.896    mem/mem_reg_24320_24575_5_5_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I0_O)        0.319     8.215 r  mem/ball_x[7]_i_63/O
                         net (fo=1, routed)           0.000     8.215    mem/ball_x[7]_i_63_n_0
    SLICE_X51Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     8.432 r  mem/ball_x_reg[7]_i_33/O
                         net (fo=1, routed)           0.000     8.432    mem/ball_x_reg[7]_i_33_n_0
    SLICE_X51Y24         MUXF8 (Prop_muxf8_I1_O)      0.094     8.526 r  mem/ball_x_reg[7]_i_18/O
                         net (fo=1, routed)           1.289     9.815    mem/ball_x_reg[7]_i_18_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I3_O)        0.316    10.131 r  mem/ball_x[7]_i_10/O
                         net (fo=1, routed)           0.000    10.131    cpu/address_pins_/ball_x[7]_i_4_0
    SLICE_X32Y25         MUXF7 (Prop_muxf7_I1_O)      0.245    10.376 r  cpu/address_pins_/ball_x_reg[7]_i_6/O
                         net (fo=1, routed)           0.292    10.668    cpu/address_pins_/ball_x_reg[7]_i_6_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I3_O)        0.298    10.966 r  cpu/address_pins_/ball_x[7]_i_4/O
                         net (fo=1, routed)           0.554    11.520    cpu/data_pins_/timer_reg[5]
    SLICE_X35Y27         LUT4 (Prop_lut4_I2_O)        0.124    11.644 r  cpu/data_pins_/ball_x[7]_i_2/O
                         net (fo=1, routed)           0.264    11.908    cpu/data_pins_/ball_x[7]_i_2_n_0
    SLICE_X35Y27         LUT2 (Prop_lut2_I0_O)        0.124    12.032 r  cpu/data_pins_/ball_x[7]_i_1/O
                         net (fo=519, routed)         1.951    13.983    mem/mem_reg_5888_6143_5_5/D
    SLICE_X42Y61         RAMS64E                                      r  mem/mem_reg_5888_6143_5_5/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4200, routed)        1.434    14.775    mem/mem_reg_5888_6143_5_5/WCLK
    SLICE_X42Y61         RAMS64E                                      r  mem/mem_reg_5888_6143_5_5/RAMS64E_A/CLK
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X42Y61         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.194    mem/mem_reg_5888_6143_5_5/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.194    
                         arrival time                         -13.983    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 mem/mem_reg_24320_24575_5_5/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg_0_255_5_5/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.905ns  (logic 3.396ns (38.136%)  route 5.509ns (61.864%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT6=3 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4200, routed)        1.554     5.075    mem/mem_reg_24320_24575_5_5/WCLK
    SLICE_X46Y20         RAMS64E                                      r  mem/mem_reg_24320_24575_5_5/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y20         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.389 r  mem/mem_reg_24320_24575_5_5/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.389    mem/mem_reg_24320_24575_5_5/OC
    SLICE_X46Y20         MUXF7 (Prop_muxf7_I1_O)      0.247     6.636 r  mem/mem_reg_24320_24575_5_5/F7.B/O
                         net (fo=1, routed)           0.000     6.636    mem/mem_reg_24320_24575_5_5/O0
    SLICE_X46Y20         MUXF8 (Prop_muxf8_I0_O)      0.098     6.734 r  mem/mem_reg_24320_24575_5_5/F8/O
                         net (fo=1, routed)           1.162     7.896    mem/mem_reg_24320_24575_5_5_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I0_O)        0.319     8.215 r  mem/ball_x[7]_i_63/O
                         net (fo=1, routed)           0.000     8.215    mem/ball_x[7]_i_63_n_0
    SLICE_X51Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     8.432 r  mem/ball_x_reg[7]_i_33/O
                         net (fo=1, routed)           0.000     8.432    mem/ball_x_reg[7]_i_33_n_0
    SLICE_X51Y24         MUXF8 (Prop_muxf8_I1_O)      0.094     8.526 r  mem/ball_x_reg[7]_i_18/O
                         net (fo=1, routed)           1.289     9.815    mem/ball_x_reg[7]_i_18_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I3_O)        0.316    10.131 r  mem/ball_x[7]_i_10/O
                         net (fo=1, routed)           0.000    10.131    cpu/address_pins_/ball_x[7]_i_4_0
    SLICE_X32Y25         MUXF7 (Prop_muxf7_I1_O)      0.245    10.376 r  cpu/address_pins_/ball_x_reg[7]_i_6/O
                         net (fo=1, routed)           0.292    10.668    cpu/address_pins_/ball_x_reg[7]_i_6_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I3_O)        0.298    10.966 r  cpu/address_pins_/ball_x[7]_i_4/O
                         net (fo=1, routed)           0.554    11.520    cpu/data_pins_/timer_reg[5]
    SLICE_X35Y27         LUT4 (Prop_lut4_I2_O)        0.124    11.644 r  cpu/data_pins_/ball_x[7]_i_2/O
                         net (fo=1, routed)           0.264    11.908    cpu/data_pins_/ball_x[7]_i_2_n_0
    SLICE_X35Y27         LUT2 (Prop_lut2_I0_O)        0.124    12.032 r  cpu/data_pins_/ball_x[7]_i_1/O
                         net (fo=519, routed)         1.948    13.980    mem/mem_reg_0_255_5_5/D
    SLICE_X38Y59         RAMS64E                                      r  mem/mem_reg_0_255_5_5/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4200, routed)        1.433    14.774    mem/mem_reg_0_255_5_5/WCLK
    SLICE_X38Y59         RAMS64E                                      r  mem/mem_reg_0_255_5_5/RAMS64E_A/CLK
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.035    14.918    
    SLICE_X38Y59         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.193    mem/mem_reg_0_255_5_5/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.193    
                         arrival time                         -13.980    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 mem/mem_reg_24320_24575_5_5/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg_7936_8191_5_5/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.905ns  (logic 3.396ns (38.135%)  route 5.509ns (61.865%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT6=3 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4200, routed)        1.554     5.075    mem/mem_reg_24320_24575_5_5/WCLK
    SLICE_X46Y20         RAMS64E                                      r  mem/mem_reg_24320_24575_5_5/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y20         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.389 r  mem/mem_reg_24320_24575_5_5/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.389    mem/mem_reg_24320_24575_5_5/OC
    SLICE_X46Y20         MUXF7 (Prop_muxf7_I1_O)      0.247     6.636 r  mem/mem_reg_24320_24575_5_5/F7.B/O
                         net (fo=1, routed)           0.000     6.636    mem/mem_reg_24320_24575_5_5/O0
    SLICE_X46Y20         MUXF8 (Prop_muxf8_I0_O)      0.098     6.734 r  mem/mem_reg_24320_24575_5_5/F8/O
                         net (fo=1, routed)           1.162     7.896    mem/mem_reg_24320_24575_5_5_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I0_O)        0.319     8.215 r  mem/ball_x[7]_i_63/O
                         net (fo=1, routed)           0.000     8.215    mem/ball_x[7]_i_63_n_0
    SLICE_X51Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     8.432 r  mem/ball_x_reg[7]_i_33/O
                         net (fo=1, routed)           0.000     8.432    mem/ball_x_reg[7]_i_33_n_0
    SLICE_X51Y24         MUXF8 (Prop_muxf8_I1_O)      0.094     8.526 r  mem/ball_x_reg[7]_i_18/O
                         net (fo=1, routed)           1.289     9.815    mem/ball_x_reg[7]_i_18_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I3_O)        0.316    10.131 r  mem/ball_x[7]_i_10/O
                         net (fo=1, routed)           0.000    10.131    cpu/address_pins_/ball_x[7]_i_4_0
    SLICE_X32Y25         MUXF7 (Prop_muxf7_I1_O)      0.245    10.376 r  cpu/address_pins_/ball_x_reg[7]_i_6/O
                         net (fo=1, routed)           0.292    10.668    cpu/address_pins_/ball_x_reg[7]_i_6_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I3_O)        0.298    10.966 r  cpu/address_pins_/ball_x[7]_i_4/O
                         net (fo=1, routed)           0.554    11.520    cpu/data_pins_/timer_reg[5]
    SLICE_X35Y27         LUT4 (Prop_lut4_I2_O)        0.124    11.644 r  cpu/data_pins_/ball_x[7]_i_2/O
                         net (fo=1, routed)           0.264    11.908    cpu/data_pins_/ball_x[7]_i_2_n_0
    SLICE_X35Y27         LUT2 (Prop_lut2_I0_O)        0.124    12.032 r  cpu/data_pins_/ball_x[7]_i_1/O
                         net (fo=519, routed)         1.948    13.980    mem/mem_reg_7936_8191_5_5/D
    SLICE_X38Y58         RAMS64E                                      r  mem/mem_reg_7936_8191_5_5/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4200, routed)        1.434    14.775    mem/mem_reg_7936_8191_5_5/WCLK
    SLICE_X38Y58         RAMS64E                                      r  mem/mem_reg_7936_8191_5_5/RAMS64E_A/CLK
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X38Y58         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.194    mem/mem_reg_7936_8191_5_5/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.194    
                         arrival time                         -13.980    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 mem/mem_reg_24320_24575_5_5/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg_1024_1279_5_5/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.886ns  (logic 3.396ns (38.218%)  route 5.490ns (61.782%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT6=3 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4200, routed)        1.554     5.075    mem/mem_reg_24320_24575_5_5/WCLK
    SLICE_X46Y20         RAMS64E                                      r  mem/mem_reg_24320_24575_5_5/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y20         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.389 r  mem/mem_reg_24320_24575_5_5/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.389    mem/mem_reg_24320_24575_5_5/OC
    SLICE_X46Y20         MUXF7 (Prop_muxf7_I1_O)      0.247     6.636 r  mem/mem_reg_24320_24575_5_5/F7.B/O
                         net (fo=1, routed)           0.000     6.636    mem/mem_reg_24320_24575_5_5/O0
    SLICE_X46Y20         MUXF8 (Prop_muxf8_I0_O)      0.098     6.734 r  mem/mem_reg_24320_24575_5_5/F8/O
                         net (fo=1, routed)           1.162     7.896    mem/mem_reg_24320_24575_5_5_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I0_O)        0.319     8.215 r  mem/ball_x[7]_i_63/O
                         net (fo=1, routed)           0.000     8.215    mem/ball_x[7]_i_63_n_0
    SLICE_X51Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     8.432 r  mem/ball_x_reg[7]_i_33/O
                         net (fo=1, routed)           0.000     8.432    mem/ball_x_reg[7]_i_33_n_0
    SLICE_X51Y24         MUXF8 (Prop_muxf8_I1_O)      0.094     8.526 r  mem/ball_x_reg[7]_i_18/O
                         net (fo=1, routed)           1.289     9.815    mem/ball_x_reg[7]_i_18_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I3_O)        0.316    10.131 r  mem/ball_x[7]_i_10/O
                         net (fo=1, routed)           0.000    10.131    cpu/address_pins_/ball_x[7]_i_4_0
    SLICE_X32Y25         MUXF7 (Prop_muxf7_I1_O)      0.245    10.376 r  cpu/address_pins_/ball_x_reg[7]_i_6/O
                         net (fo=1, routed)           0.292    10.668    cpu/address_pins_/ball_x_reg[7]_i_6_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I3_O)        0.298    10.966 r  cpu/address_pins_/ball_x[7]_i_4/O
                         net (fo=1, routed)           0.554    11.520    cpu/data_pins_/timer_reg[5]
    SLICE_X35Y27         LUT4 (Prop_lut4_I2_O)        0.124    11.644 r  cpu/data_pins_/ball_x[7]_i_2/O
                         net (fo=1, routed)           0.264    11.908    cpu/data_pins_/ball_x[7]_i_2_n_0
    SLICE_X35Y27         LUT2 (Prop_lut2_I0_O)        0.124    12.032 r  cpu/data_pins_/ball_x[7]_i_1/O
                         net (fo=519, routed)         1.929    13.961    mem/mem_reg_1024_1279_5_5/D
    SLICE_X38Y63         RAMS64E                                      r  mem/mem_reg_1024_1279_5_5/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4200, routed)        1.430    14.771    mem/mem_reg_1024_1279_5_5/WCLK
    SLICE_X38Y63         RAMS64E                                      r  mem/mem_reg_1024_1279_5_5/RAMS64E_A/CLK
                         clock pessimism              0.180    14.951    
                         clock uncertainty           -0.035    14.915    
    SLICE_X38Y63         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.190    mem/mem_reg_1024_1279_5_5/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.190    
                         arrival time                         -13.961    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 mem/mem_reg_24320_24575_5_5/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg_29184_29439_5_5/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.880ns  (logic 3.396ns (38.244%)  route 5.484ns (61.756%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT6=3 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4200, routed)        1.554     5.075    mem/mem_reg_24320_24575_5_5/WCLK
    SLICE_X46Y20         RAMS64E                                      r  mem/mem_reg_24320_24575_5_5/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y20         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.389 r  mem/mem_reg_24320_24575_5_5/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.389    mem/mem_reg_24320_24575_5_5/OC
    SLICE_X46Y20         MUXF7 (Prop_muxf7_I1_O)      0.247     6.636 r  mem/mem_reg_24320_24575_5_5/F7.B/O
                         net (fo=1, routed)           0.000     6.636    mem/mem_reg_24320_24575_5_5/O0
    SLICE_X46Y20         MUXF8 (Prop_muxf8_I0_O)      0.098     6.734 r  mem/mem_reg_24320_24575_5_5/F8/O
                         net (fo=1, routed)           1.162     7.896    mem/mem_reg_24320_24575_5_5_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I0_O)        0.319     8.215 r  mem/ball_x[7]_i_63/O
                         net (fo=1, routed)           0.000     8.215    mem/ball_x[7]_i_63_n_0
    SLICE_X51Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     8.432 r  mem/ball_x_reg[7]_i_33/O
                         net (fo=1, routed)           0.000     8.432    mem/ball_x_reg[7]_i_33_n_0
    SLICE_X51Y24         MUXF8 (Prop_muxf8_I1_O)      0.094     8.526 r  mem/ball_x_reg[7]_i_18/O
                         net (fo=1, routed)           1.289     9.815    mem/ball_x_reg[7]_i_18_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I3_O)        0.316    10.131 r  mem/ball_x[7]_i_10/O
                         net (fo=1, routed)           0.000    10.131    cpu/address_pins_/ball_x[7]_i_4_0
    SLICE_X32Y25         MUXF7 (Prop_muxf7_I1_O)      0.245    10.376 r  cpu/address_pins_/ball_x_reg[7]_i_6/O
                         net (fo=1, routed)           0.292    10.668    cpu/address_pins_/ball_x_reg[7]_i_6_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I3_O)        0.298    10.966 r  cpu/address_pins_/ball_x[7]_i_4/O
                         net (fo=1, routed)           0.554    11.520    cpu/data_pins_/timer_reg[5]
    SLICE_X35Y27         LUT4 (Prop_lut4_I2_O)        0.124    11.644 r  cpu/data_pins_/ball_x[7]_i_2/O
                         net (fo=1, routed)           0.264    11.908    cpu/data_pins_/ball_x[7]_i_2_n_0
    SLICE_X35Y27         LUT2 (Prop_lut2_I0_O)        0.124    12.032 r  cpu/data_pins_/ball_x[7]_i_1/O
                         net (fo=519, routed)         1.923    13.955    mem/mem_reg_29184_29439_5_5/D
    SLICE_X42Y55         RAMS64E                                      r  mem/mem_reg_29184_29439_5_5/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4200, routed)        1.437    14.778    mem/mem_reg_29184_29439_5_5/WCLK
    SLICE_X42Y55         RAMS64E                                      r  mem/mem_reg_29184_29439_5_5/RAMS64E_A/CLK
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X42Y55         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.197    mem/mem_reg_29184_29439_5_5/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.197    
                         arrival time                         -13.955    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 mem/mem_reg_24320_24575_5_5/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg_256_511_5_5/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.872ns  (logic 3.396ns (38.277%)  route 5.476ns (61.723%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT6=3 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4200, routed)        1.554     5.075    mem/mem_reg_24320_24575_5_5/WCLK
    SLICE_X46Y20         RAMS64E                                      r  mem/mem_reg_24320_24575_5_5/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y20         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.389 r  mem/mem_reg_24320_24575_5_5/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.389    mem/mem_reg_24320_24575_5_5/OC
    SLICE_X46Y20         MUXF7 (Prop_muxf7_I1_O)      0.247     6.636 r  mem/mem_reg_24320_24575_5_5/F7.B/O
                         net (fo=1, routed)           0.000     6.636    mem/mem_reg_24320_24575_5_5/O0
    SLICE_X46Y20         MUXF8 (Prop_muxf8_I0_O)      0.098     6.734 r  mem/mem_reg_24320_24575_5_5/F8/O
                         net (fo=1, routed)           1.162     7.896    mem/mem_reg_24320_24575_5_5_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I0_O)        0.319     8.215 r  mem/ball_x[7]_i_63/O
                         net (fo=1, routed)           0.000     8.215    mem/ball_x[7]_i_63_n_0
    SLICE_X51Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     8.432 r  mem/ball_x_reg[7]_i_33/O
                         net (fo=1, routed)           0.000     8.432    mem/ball_x_reg[7]_i_33_n_0
    SLICE_X51Y24         MUXF8 (Prop_muxf8_I1_O)      0.094     8.526 r  mem/ball_x_reg[7]_i_18/O
                         net (fo=1, routed)           1.289     9.815    mem/ball_x_reg[7]_i_18_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I3_O)        0.316    10.131 r  mem/ball_x[7]_i_10/O
                         net (fo=1, routed)           0.000    10.131    cpu/address_pins_/ball_x[7]_i_4_0
    SLICE_X32Y25         MUXF7 (Prop_muxf7_I1_O)      0.245    10.376 r  cpu/address_pins_/ball_x_reg[7]_i_6/O
                         net (fo=1, routed)           0.292    10.668    cpu/address_pins_/ball_x_reg[7]_i_6_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I3_O)        0.298    10.966 r  cpu/address_pins_/ball_x[7]_i_4/O
                         net (fo=1, routed)           0.554    11.520    cpu/data_pins_/timer_reg[5]
    SLICE_X35Y27         LUT4 (Prop_lut4_I2_O)        0.124    11.644 r  cpu/data_pins_/ball_x[7]_i_2/O
                         net (fo=1, routed)           0.264    11.908    cpu/data_pins_/ball_x[7]_i_2_n_0
    SLICE_X35Y27         LUT2 (Prop_lut2_I0_O)        0.124    12.032 r  cpu/data_pins_/ball_x[7]_i_1/O
                         net (fo=519, routed)         1.915    13.947    mem/mem_reg_256_511_5_5/D
    SLICE_X42Y57         RAMS64E                                      r  mem/mem_reg_256_511_5_5/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4200, routed)        1.436    14.777    mem/mem_reg_256_511_5_5/WCLK
    SLICE_X42Y57         RAMS64E                                      r  mem/mem_reg_256_511_5_5/RAMS64E_A/CLK
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X42Y57         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.196    mem/mem_reg_256_511_5_5/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.196    
                         arrival time                         -13.947    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 mem/mem_reg_24320_24575_5_5/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg_7168_7423_5_5/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.846ns  (logic 3.396ns (38.388%)  route 5.450ns (61.612%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT6=3 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4200, routed)        1.554     5.075    mem/mem_reg_24320_24575_5_5/WCLK
    SLICE_X46Y20         RAMS64E                                      r  mem/mem_reg_24320_24575_5_5/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y20         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.389 r  mem/mem_reg_24320_24575_5_5/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.389    mem/mem_reg_24320_24575_5_5/OC
    SLICE_X46Y20         MUXF7 (Prop_muxf7_I1_O)      0.247     6.636 r  mem/mem_reg_24320_24575_5_5/F7.B/O
                         net (fo=1, routed)           0.000     6.636    mem/mem_reg_24320_24575_5_5/O0
    SLICE_X46Y20         MUXF8 (Prop_muxf8_I0_O)      0.098     6.734 r  mem/mem_reg_24320_24575_5_5/F8/O
                         net (fo=1, routed)           1.162     7.896    mem/mem_reg_24320_24575_5_5_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I0_O)        0.319     8.215 r  mem/ball_x[7]_i_63/O
                         net (fo=1, routed)           0.000     8.215    mem/ball_x[7]_i_63_n_0
    SLICE_X51Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     8.432 r  mem/ball_x_reg[7]_i_33/O
                         net (fo=1, routed)           0.000     8.432    mem/ball_x_reg[7]_i_33_n_0
    SLICE_X51Y24         MUXF8 (Prop_muxf8_I1_O)      0.094     8.526 r  mem/ball_x_reg[7]_i_18/O
                         net (fo=1, routed)           1.289     9.815    mem/ball_x_reg[7]_i_18_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I3_O)        0.316    10.131 r  mem/ball_x[7]_i_10/O
                         net (fo=1, routed)           0.000    10.131    cpu/address_pins_/ball_x[7]_i_4_0
    SLICE_X32Y25         MUXF7 (Prop_muxf7_I1_O)      0.245    10.376 r  cpu/address_pins_/ball_x_reg[7]_i_6/O
                         net (fo=1, routed)           0.292    10.668    cpu/address_pins_/ball_x_reg[7]_i_6_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I3_O)        0.298    10.966 r  cpu/address_pins_/ball_x[7]_i_4/O
                         net (fo=1, routed)           0.554    11.520    cpu/data_pins_/timer_reg[5]
    SLICE_X35Y27         LUT4 (Prop_lut4_I2_O)        0.124    11.644 r  cpu/data_pins_/ball_x[7]_i_2/O
                         net (fo=1, routed)           0.264    11.908    cpu/data_pins_/ball_x[7]_i_2_n_0
    SLICE_X35Y27         LUT2 (Prop_lut2_I0_O)        0.124    12.032 r  cpu/data_pins_/ball_x[7]_i_1/O
                         net (fo=519, routed)         1.890    13.922    mem/mem_reg_7168_7423_5_5/D
    SLICE_X34Y58         RAMS64E                                      r  mem/mem_reg_7168_7423_5_5/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4200, routed)        1.433    14.774    mem/mem_reg_7168_7423_5_5/WCLK
    SLICE_X34Y58         RAMS64E                                      r  mem/mem_reg_7168_7423_5_5/RAMS64E_A/CLK
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.035    14.918    
    SLICE_X34Y58         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.193    mem/mem_reg_7168_7423_5_5/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.193    
                         arrival time                         -13.922    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 mem/mem_reg_15872_16127_3_3/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg_2816_3071_3_3/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.850ns  (logic 3.101ns (35.040%)  route 5.749ns (64.960%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4200, routed)        1.567     5.088    mem/mem_reg_15872_16127_3_3/WCLK
    SLICE_X14Y40         RAMS64E                                      r  mem/mem_reg_15872_16127_3_3/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.402 r  mem/mem_reg_15872_16127_3_3/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.402    mem/mem_reg_15872_16127_3_3/OC
    SLICE_X14Y40         MUXF7 (Prop_muxf7_I1_O)      0.247     6.649 r  mem/mem_reg_15872_16127_3_3/F7.B/O
                         net (fo=1, routed)           0.000     6.649    mem/mem_reg_15872_16127_3_3/O0
    SLICE_X14Y40         MUXF8 (Prop_muxf8_I0_O)      0.098     6.747 r  mem/mem_reg_15872_16127_3_3/F8/O
                         net (fo=1, routed)           1.322     8.069    mem/mem_reg_15872_16127_3_3_n_0
    SLICE_X28Y28         LUT6 (Prop_lut6_I1_O)        0.319     8.388 r  mem/ball_x[5]_i_56/O
                         net (fo=1, routed)           0.000     8.388    mem/ball_x[5]_i_56_n_0
    SLICE_X28Y28         MUXF7 (Prop_muxf7_I1_O)      0.217     8.605 r  mem/ball_x_reg[5]_i_30/O
                         net (fo=1, routed)           0.000     8.605    mem/ball_x_reg[5]_i_30_n_0
    SLICE_X28Y28         MUXF8 (Prop_muxf8_I1_O)      0.094     8.699 r  mem/ball_x_reg[5]_i_17/O
                         net (fo=1, routed)           0.928     9.627    cpu/address_pins_/ball_x[5]_i_5_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I0_O)        0.316     9.943 r  cpu/address_pins_/ball_x[5]_i_10/O
                         net (fo=1, routed)           0.478    10.421    cpu/address_pins_/ball_x[5]_i_10_n_0
    SLICE_X28Y26         LUT5 (Prop_lut5_I4_O)        0.124    10.545 r  cpu/address_pins_/ball_x[5]_i_5/O
                         net (fo=1, routed)           0.159    10.703    cpu/address_pins_/mem/data_out0[3]
    SLICE_X28Y26         LUT5 (Prop_lut5_I0_O)        0.124    10.827 r  cpu/address_pins_/ball_x[5]_i_4/O
                         net (fo=1, routed)           0.762    11.589    cpu/data_pins_/timer_reg[3]
    SLICE_X31Y35         LUT4 (Prop_lut4_I2_O)        0.124    11.713 r  cpu/data_pins_/ball_x[5]_i_2/O
                         net (fo=1, routed)           0.410    12.123    cpu/data_pins_/ball_x[5]_i_2_n_0
    SLICE_X32Y35         LUT2 (Prop_lut2_I0_O)        0.124    12.247 r  cpu/data_pins_/ball_x[5]_i_1/O
                         net (fo=521, routed)         1.691    13.938    mem/mem_reg_2816_3071_3_3/D
    SLICE_X50Y29         RAMS64E                                      r  mem/mem_reg_2816_3071_3_3/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4200, routed)        1.441    14.782    mem/mem_reg_2816_3071_3_3/WCLK
    SLICE_X50Y29         RAMS64E                                      r  mem/mem_reg_2816_3071_3_3/RAMS64E_A/CLK
                         clock pessimism              0.188    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X50Y29         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.210    mem/mem_reg_2816_3071_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.210    
                         arrival time                         -13.938    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 mem/mem_reg_15872_16127_3_3/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg_20224_20479_3_3/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.834ns  (logic 3.101ns (35.102%)  route 5.733ns (64.898%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4200, routed)        1.567     5.088    mem/mem_reg_15872_16127_3_3/WCLK
    SLICE_X14Y40         RAMS64E                                      r  mem/mem_reg_15872_16127_3_3/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.402 r  mem/mem_reg_15872_16127_3_3/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.402    mem/mem_reg_15872_16127_3_3/OC
    SLICE_X14Y40         MUXF7 (Prop_muxf7_I1_O)      0.247     6.649 r  mem/mem_reg_15872_16127_3_3/F7.B/O
                         net (fo=1, routed)           0.000     6.649    mem/mem_reg_15872_16127_3_3/O0
    SLICE_X14Y40         MUXF8 (Prop_muxf8_I0_O)      0.098     6.747 r  mem/mem_reg_15872_16127_3_3/F8/O
                         net (fo=1, routed)           1.322     8.069    mem/mem_reg_15872_16127_3_3_n_0
    SLICE_X28Y28         LUT6 (Prop_lut6_I1_O)        0.319     8.388 r  mem/ball_x[5]_i_56/O
                         net (fo=1, routed)           0.000     8.388    mem/ball_x[5]_i_56_n_0
    SLICE_X28Y28         MUXF7 (Prop_muxf7_I1_O)      0.217     8.605 r  mem/ball_x_reg[5]_i_30/O
                         net (fo=1, routed)           0.000     8.605    mem/ball_x_reg[5]_i_30_n_0
    SLICE_X28Y28         MUXF8 (Prop_muxf8_I1_O)      0.094     8.699 r  mem/ball_x_reg[5]_i_17/O
                         net (fo=1, routed)           0.928     9.627    cpu/address_pins_/ball_x[5]_i_5_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I0_O)        0.316     9.943 r  cpu/address_pins_/ball_x[5]_i_10/O
                         net (fo=1, routed)           0.478    10.421    cpu/address_pins_/ball_x[5]_i_10_n_0
    SLICE_X28Y26         LUT5 (Prop_lut5_I4_O)        0.124    10.545 r  cpu/address_pins_/ball_x[5]_i_5/O
                         net (fo=1, routed)           0.159    10.703    cpu/address_pins_/mem/data_out0[3]
    SLICE_X28Y26         LUT5 (Prop_lut5_I0_O)        0.124    10.827 r  cpu/address_pins_/ball_x[5]_i_4/O
                         net (fo=1, routed)           0.762    11.589    cpu/data_pins_/timer_reg[3]
    SLICE_X31Y35         LUT4 (Prop_lut4_I2_O)        0.124    11.713 r  cpu/data_pins_/ball_x[5]_i_2/O
                         net (fo=1, routed)           0.410    12.123    cpu/data_pins_/ball_x[5]_i_2_n_0
    SLICE_X32Y35         LUT2 (Prop_lut2_I0_O)        0.124    12.247 r  cpu/data_pins_/ball_x[5]_i_1/O
                         net (fo=521, routed)         1.676    13.923    mem/mem_reg_20224_20479_3_3/D
    SLICE_X46Y22         RAMS64E                                      r  mem/mem_reg_20224_20479_3_3/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4200, routed)        1.434    14.775    mem/mem_reg_20224_20479_3_3/WCLK
    SLICE_X46Y22         RAMS64E                                      r  mem/mem_reg_20224_20479_3_3/RAMS64E_A/CLK
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X46Y22         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.203    mem/mem_reg_20224_20479_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.203    
                         arrival time                         -13.923    
  -------------------------------------------------------------------
                         slack                                  0.280    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 mem/vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/vga_sync_unit/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.288%)  route 0.123ns (39.712%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4200, routed)        0.562     1.445    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X28Y52         FDCE                                         r  mem/vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  mem/vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=19, routed)          0.123     1.709    mem/vga_sync_unit/h_count_reg_reg[9]_0[0]
    SLICE_X29Y52         LUT5 (Prop_lut5_I1_O)        0.045     1.754 r  mem/vga_sync_unit/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.754    mem/vga_sync_unit/h_count_reg[4]_i_1_n_0
    SLICE_X29Y52         FDCE                                         r  mem/vga_sync_unit/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4200, routed)        0.832     1.959    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X29Y52         FDCE                                         r  mem/vga_sync_unit/h_count_reg_reg[4]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X29Y52         FDCE (Hold_fdce_C_D)         0.091     1.549    mem/vga_sync_unit/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 mem/vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/vga_sync_unit/vsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.790%)  route 0.173ns (48.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4200, routed)        0.590     1.473    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y57          FDCE                                         r  mem/vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  mem/vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=90, routed)          0.173     1.787    mem/vga_sync_unit/Q[1]
    SLICE_X4Y57          LUT6 (Prop_lut6_I4_O)        0.045     1.832 r  mem/vga_sync_unit/vsync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.832    mem/vga_sync_unit/vsync_next
    SLICE_X4Y57          FDCE                                         r  mem/vga_sync_unit/vsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4200, routed)        0.860     1.988    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X4Y57          FDCE                                         r  mem/vga_sync_unit/vsync_reg_reg/C
                         clock pessimism             -0.502     1.486    
    SLICE_X4Y57          FDCE (Hold_fdce_C_D)         0.092     1.578    mem/vga_sync_unit/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 mem/vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/vga_sync_unit/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.537%)  route 0.182ns (49.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4200, routed)        0.562     1.445    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X28Y52         FDCE                                         r  mem/vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  mem/vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=77, routed)          0.182     1.768    mem/vga_sync_unit/h_count_reg_reg[9]_0[7]
    SLICE_X29Y52         LUT6 (Prop_lut6_I3_O)        0.045     1.813 r  mem/vga_sync_unit/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.813    mem/vga_sync_unit/h_count_reg[5]_i_1_n_0
    SLICE_X29Y52         FDCE                                         r  mem/vga_sync_unit/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4200, routed)        0.832     1.959    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X29Y52         FDCE                                         r  mem/vga_sync_unit/h_count_reg_reg[5]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X29Y52         FDCE (Hold_fdce_C_D)         0.092     1.550    mem/vga_sync_unit/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 genblk1[0].fdiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[0].fdiv/clkDiv_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4200, routed)        0.588     1.471    genblk1[0].fdiv/clk_IBUF_BUFG
    SLICE_X60Y63         FDRE                                         r  genblk1[0].fdiv/clkDiv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDRE (Prop_fdre_C_Q)         0.164     1.635 f  genblk1[0].fdiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.175     1.810    genblk1[0].fdiv/clkDiv_reg_0
    SLICE_X60Y63         LUT1 (Prop_lut1_I0_O)        0.045     1.855 r  genblk1[0].fdiv/clkDiv_i_1__18/O
                         net (fo=1, routed)           0.000     1.855    genblk1[0].fdiv/clkDiv_i_1__18_n_0
    SLICE_X60Y63         FDRE                                         r  genblk1[0].fdiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4200, routed)        0.856     1.984    genblk1[0].fdiv/clk_IBUF_BUFG
    SLICE_X60Y63         FDRE                                         r  genblk1[0].fdiv/clkDiv_reg/C
                         clock pessimism             -0.513     1.471    
    SLICE_X60Y63         FDRE (Hold_fdre_C_D)         0.120     1.591    genblk1[0].fdiv/clkDiv_reg
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 mem/CLK50MHZ_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/CLK50MHZ_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4200, routed)        0.563     1.446    mem/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  mem/CLK50MHZ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  mem/CLK50MHZ_reg/Q
                         net (fo=2, routed)           0.185     1.772    mem/CLK50MHZ_reg_0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.817 r  mem/CLK50MHZ_i_1/O
                         net (fo=1, routed)           0.000     1.817    mem/CLK50MHZ_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  mem/CLK50MHZ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4200, routed)        0.832     1.959    mem/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  mem/CLK50MHZ_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    mem/CLK50MHZ_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 mem/ball_speed_y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/ball_speed_y_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4200, routed)        0.562     1.445    mem/clk_IBUF_BUFG
    SLICE_X44Y39         FDRE                                         r  mem/ball_speed_y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  mem/ball_speed_y_reg/Q
                         net (fo=2, routed)           0.185     1.771    cpu/address_pins_/ball_speed_y_reg_1
    SLICE_X44Y39         LUT6 (Prop_lut6_I4_O)        0.045     1.816 r  cpu/address_pins_/ball_speed_y_i_1/O
                         net (fo=1, routed)           0.000     1.816    mem/ball_speed_y_reg_1
    SLICE_X44Y39         FDRE                                         r  mem/ball_speed_y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4200, routed)        0.832     1.959    mem/clk_IBUF_BUFG
    SLICE_X44Y39         FDRE                                         r  mem/ball_speed_y_reg/C
                         clock pessimism             -0.514     1.445    
    SLICE_X44Y39         FDRE (Hold_fdre_C_D)         0.091     1.536    mem/ball_speed_y_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 mem/state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4200, routed)        0.593     1.476    mem/clk_IBUF_BUFG
    SLICE_X62Y38         FDRE                                         r  mem/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y38         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  mem/state_reg/Q
                         net (fo=16, routed)          0.187     1.804    mem/uut/state_reg_0
    SLICE_X62Y38         LUT5 (Prop_lut5_I0_O)        0.045     1.849 r  mem/uut/state_i_1/O
                         net (fo=1, routed)           0.000     1.849    mem/uut_n_9
    SLICE_X62Y38         FDRE                                         r  mem/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4200, routed)        0.864     1.991    mem/clk_IBUF_BUFG
    SLICE_X62Y38         FDRE                                         r  mem/state_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X62Y38         FDRE (Hold_fdre_C_D)         0.091     1.567    mem/state_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 mem/vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/vga_sync_unit/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.874%)  route 0.195ns (51.126%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4200, routed)        0.590     1.473    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X7Y58          FDCE                                         r  mem/vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  mem/vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=41, routed)          0.195     1.809    mem/vga_sync_unit/Q[5]
    SLICE_X7Y58          LUT6 (Prop_lut6_I0_O)        0.045     1.854 r  mem/vga_sync_unit/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.854    mem/vga_sync_unit/v_count_reg[5]_i_1_n_0
    SLICE_X7Y58          FDCE                                         r  mem/vga_sync_unit/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4200, routed)        0.860     1.988    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X7Y58          FDCE                                         r  mem/vga_sync_unit/v_count_reg_reg[5]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X7Y58          FDCE (Hold_fdce_C_D)         0.092     1.565    mem/vga_sync_unit/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 mem/stage_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/stage_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.259%)  route 0.208ns (52.741%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4200, routed)        0.561     1.444    mem/clk_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  mem/stage_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  mem/stage_reg/Q
                         net (fo=2, routed)           0.208     1.793    cpu/address_pins_/stage_reg_0
    SLICE_X43Y39         LUT5 (Prop_lut5_I3_O)        0.045     1.838 r  cpu/address_pins_/stage_i_1/O
                         net (fo=1, routed)           0.000     1.838    mem/stage_reg_1
    SLICE_X43Y39         FDRE                                         r  mem/stage_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4200, routed)        0.831     1.958    mem/clk_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  mem/stage_reg/C
                         clock pessimism             -0.514     1.444    
    SLICE_X43Y39         FDRE (Hold_fdre_C_D)         0.091     1.535    mem/stage_reg
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 mem/vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/vga_sync_unit/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.136%)  route 0.209ns (52.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4200, routed)        0.561     1.444    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X28Y53         FDCE                                         r  mem/vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  mem/vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=24, routed)          0.209     1.794    mem/vga_sync_unit/h_count_reg_reg[9]_0[9]
    SLICE_X28Y53         LUT6 (Prop_lut6_I2_O)        0.045     1.839 r  mem/vga_sync_unit/h_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     1.839    mem/vga_sync_unit/h_count_reg[9]_i_2_n_0
    SLICE_X28Y53         FDCE                                         r  mem/vga_sync_unit/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4200, routed)        0.831     1.958    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X28Y53         FDCE                                         r  mem/vga_sync_unit/h_count_reg_reg[9]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X28Y53         FDCE (Hold_fdce_C_D)         0.092     1.536    mem/vga_sync_unit/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y46   mem/CLK50MHZ_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y39   mem/ball_speed_x_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y39   mem/ball_speed_y_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X28Y52   mem/vga_sync_unit/h_count_reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X28Y53   mem/vga_sync_unit/h_count_reg_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X28Y53   mem/vga_sync_unit/h_count_reg_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X28Y52   mem/vga_sync_unit/h_count_reg_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X29Y52   mem/vga_sync_unit/h_count_reg_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X29Y52   mem/vga_sync_unit/h_count_reg_reg[5]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y69   mem/mem_reg_3840_4095_7_7/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y69   mem/mem_reg_3840_4095_7_7/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y69   mem/mem_reg_3840_4095_7_7/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y69   mem/mem_reg_3840_4095_7_7/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y34   mem/mem_reg_12800_13055_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y34   mem/mem_reg_12800_13055_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y34   mem/mem_reg_12800_13055_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y34   mem/mem_reg_12800_13055_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y35   mem/mem_reg_16128_16383_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y35   mem/mem_reg_16128_16383_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y43   mem/mem_reg_15872_16127_7_7/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y43   mem/mem_reg_15872_16127_7_7/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y3    mem/mem_reg_19456_19711_6_6/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y3    mem/mem_reg_19456_19711_6_6/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y3    mem/mem_reg_19456_19711_6_6/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y22   mem/mem_reg_29952_30207_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y39   mem/mem_reg_4096_4351_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y40   mem/mem_reg_7680_7935_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y40   mem/mem_reg_7680_7935_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y43   mem/mem_reg_15872_16127_7_7/RAMS64E_C/CLK



