strict digraph "" {
	node [label="\N"];
	"1828:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee0406d0>",
		fillcolor=springgreen,
		label="1828:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1831:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee040710>",
		fillcolor=springgreen,
		label="1831:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1828:IF" -> "1831:IF"	 [cond="['SetRxCIrq']",
		label="!(SetRxCIrq)",
		lineno=1828];
	"1829:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee040a90>",
		fillcolor=firebrick,
		label="1829:NS
irq_rxc <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee040a90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1828:IF" -> "1829:NS"	 [cond="['SetRxCIrq']",
		label=SetRxCIrq,
		lineno=1828];
	"1823:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbdee040c10>",
		clk_sens=True,
		fillcolor=gold,
		label="1823:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'INT_SOURCE_Wr', 'DataIn', 'SetRxCIrq']"];
	"1824:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbdee040d90>",
		fillcolor=turquoise,
		label="1824:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1823:AL" -> "1824:BL"	 [cond="[]",
		lineno=None];
	"1832:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee040750>",
		fillcolor=firebrick,
		label="1832:NS
irq_rxc <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee040750>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1831:IF" -> "1832:NS"	 [cond="['INT_SOURCE_Wr', 'DataIn']",
		label="(INT_SOURCE_Wr[0] & DataIn[6])",
		lineno=1831];
	"Leaf_1823:AL"	 [def_var="['irq_rxc']",
		label="Leaf_1823:AL"];
	"1832:NS" -> "Leaf_1823:AL"	 [cond="[]",
		lineno=None];
	"1825:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee0c8450>",
		fillcolor=springgreen,
		label="1825:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1824:BL" -> "1825:IF"	 [cond="[]",
		lineno=None];
	"1826:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee0c84d0>",
		fillcolor=firebrick,
		label="1826:NS
irq_rxc <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee0c84d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1826:NS" -> "Leaf_1823:AL"	 [cond="[]",
		lineno=None];
	"1825:IF" -> "1828:IF"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=1825];
	"1825:IF" -> "1826:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=1825];
	"1829:NS" -> "Leaf_1823:AL"	 [cond="[]",
		lineno=None];
}
