WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500044 heartbeat IPC: 3.99994 cumulative IPC: 3.99994 (Simulation time: 0 hr 0 min 42 sec) 
Warmup finished CPU 0 instructions: 10000003 cycles: 2500045 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 42 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2500045 (Simulation time: 0 hr 0 min 42 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 26034118 heartbeat IPC: 0.424916 cumulative IPC: 0.424916 (Simulation time: 0 hr 3 min 18 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 49496161 heartbeat IPC: 0.426221 cumulative IPC: 0.425568 (Simulation time: 0 hr 4 min 56 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 73028973 heartbeat IPC: 0.424939 cumulative IPC: 0.425358 (Simulation time: 0 hr 6 min 18 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 96559996 heartbeat IPC: 0.424971 cumulative IPC: 0.425261 (Simulation time: 0 hr 7 min 41 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 120088108 heartbeat IPC: 0.425024 cumulative IPC: 0.425214 (Simulation time: 0 hr 9 min 12 sec) 
Simulation finished CPU 0 instructions: 50000002 cycles: 117588065 cumulative IPC: 0.425214 (Simulation time: 0 hr 9 min 12 sec) 

Simulation complete CPU 0 instructions: 50000002 cycles: 117588065 (Simulation time: 0 hr 9 min 12 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs traces/for_measure/602.gcc_s-1850B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.425214 instructions: 50000002 cycles: 117588065
CPU 0 Branch Prediction Accuracy: 87.8417% MPKI: 31.1734 Average ROB Occupancy at Mispredict: 12.9107
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01114
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 31.1623
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:     892363  HIT:       2208  MISS:     890155
LLC LOAD         ACCESS:     889298  HIT:        970  MISS:     888328
LLC RFO          ACCESS:        303  HIT:          0  MISS:        303
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:       1014  HIT:       1014  MISS:          0
LLC TRANSLATION  ACCESS:       1748  HIT:        224  MISS:       1524
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 78.9928 cycles
cpu0_DTLB TOTAL       ACCESS:   12199862  HIT:   12134301  MISS:      65561
cpu0_DTLB LOAD         ACCESS:   12199862  HIT:   12134301  MISS:      65561
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 55.9615 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   16491770  HIT:   13354188  MISS:    3137582
cpu0_L1D LOAD         ACCESS:   11764201  HIT:    8629355  MISS:    3134846
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    4712161  HIT:    4711765  MISS:        396
cpu0_L1D TRANSLATION  ACCESS:      15408  HIT:      13068  MISS:       2340
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 32.5086 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:    1206647  HIT:     315298  MISS:     891349
cpu0_L2C LOAD         ACCESS:    1201417  HIT:     312119  MISS:     889298
cpu0_L2C RFO          ACCESS:        303  HIT:          0  MISS:        303
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:       2622  HIT:       2622  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:       2305  HIT:        557  MISS:       1748
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 99.8857 cycles
cpu0_STLB TOTAL       ACCESS:      16260  HIT:       1042  MISS:      15218
cpu0_STLB LOAD         ACCESS:      16260  HIT:       1042  MISS:      15218
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 231.539 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:     838342
  ROW_BUFFER_MISS:      51813
 AVG DBUS CONGESTED CYCLE:    3.86418
 WQ ROW_BUFFER_HIT:        692
  ROW_BUFFER_MISS:        327  FULL:          0

