

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s'
================================================================
* Date:           Wed Feb 26 01:38:21 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.166 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.16>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%data_27_val_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %data_27_val" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 2 'read' 'data_27_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_12_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_12_val" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 3 'read' 'data_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 4 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 45, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 5 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i8 %data_12_val_read" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln42_3 = zext i8 %data_12_val_read" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7 'zext' 'zext_ln42_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %data_12_val_read, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 8 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %data_12_val_read, i2 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 9 'bitconcatenate' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln42_4 = zext i10 %tmp_22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 10 'zext' 'zext_ln42_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.74ns)   --->   "%sub_ln42 = sub i12 %p_shl1, i12 %zext_ln42_4" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 11 'sub' 'sub_ln42' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln42_5 = zext i12 %sub_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 12 'zext' 'zext_ln42_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %data_12_val_read, i3 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 13 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.73ns)   --->   "%sub_ln42_1 = sub i11 %p_shl2, i11 %zext_ln42_3" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 14 'sub' 'sub_ln42_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln42_6 = zext i11 %sub_ln42_1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 15 'zext' 'zext_ln42_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln42_7 = zext i12 %p_shl1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 16 'zext' 'zext_ln42_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln42_8 = zext i4 %data_27_val_read" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 17 'zext' 'zext_ln42_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%shl_ln42_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %data_27_val_read, i3 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 18 'bitconcatenate' 'shl_ln42_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln42_9 = zext i7 %shl_ln42_1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 19 'zext' 'zext_ln42_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %data_27_val_read, i5 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 20 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %data_27_val_read, i2 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 21 'bitconcatenate' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln42_10 = zext i6 %tmp_23" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 22 'zext' 'zext_ln42_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln42_2 = sub i9 %p_shl3, i9 %zext_ln42_10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 23 'sub' 'sub_ln42_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %data_27_val_read, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 24 'bitconcatenate' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln42_11 = zext i8 %tmp_24" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 25 'zext' 'zext_ln42_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.70ns)   --->   "%sub_ln42_3 = sub i9 0, i9 %zext_ln42_11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 26 'sub' 'sub_ln42_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i9 %sub_ln42_3" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 27 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln42_12 = zext i7 %shl_ln42_1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 28 'zext' 'zext_ln42_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.70ns)   --->   "%sub_ln42_4 = sub i8 0, i8 %zext_ln42_12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 29 'sub' 'sub_ln42_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i8 %sub_ln42_4" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 30 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.72ns)   --->   "%add_ln58 = add i10 %zext_ln42_9, i10 706" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 31 'add' 'add_ln58' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln58_1 = sext i10 %add_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 32 'sext' 'sext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.74ns)   --->   "%add_ln58_4 = add i13 %sext_ln58_1, i13 %zext_ln42_5" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 33 'add' 'add_ln58_4' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln58_5 = add i9 %sub_ln42_2, i9 270" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 34 'add' 'add_ln58_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln58_2 = sext i9 %add_ln58_5" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 35 'sext' 'sext_ln58_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.72ns)   --->   "%add_ln58_6 = add i12 %sext_ln58_2, i12 %zext_ln42_4" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 36 'add' 'add_ln58_6' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.71ns)   --->   "%add_ln58_7 = add i10 %sext_ln42, i10 957" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 37 'add' 'add_ln58_7' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln58_3 = sext i10 %add_ln58_7" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 38 'sext' 'sext_ln58_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.73ns)   --->   "%add_ln58_8 = add i12 %sext_ln58_3, i12 %zext_ln42_6" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 39 'add' 'add_ln58_8' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.70ns)   --->   "%tmp = add i9 %zext_ln42_8, i9 %zext_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 40 'add' 'tmp' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%empty = trunc i9 %tmp" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 41 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %empty, i5 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 42 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %tmp, i3 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 43 'bitconcatenate' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_shl5 = zext i12 %tmp_25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 44 'zext' 'p_shl5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = sub i13 %p_shl5, i13 %p_shl" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 45 'sub' 'tmp1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 46 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_9 = add i13 %tmp1, i13 510" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 46 'add' 'add_ln58_9' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 47 [1/1] (0.71ns)   --->   "%add_ln58_10 = add i9 %sext_ln58, i9 311" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 47 'add' 'add_ln58_10' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i9 %add_ln58_10" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 48 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.74ns)   --->   "%sub_ln58 = sub i13 %zext_ln58, i13 %zext_ln42_7" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 49 'sub' 'sub_ln58' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln58_4, i32 1, i32 12" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 50 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln111_2 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln58_6, i32 1, i32 11" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 51 'partselect' 'trunc_ln111_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln111 = sext i11 %trunc_ln111_2" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 52 'sext' 'sext_ln111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln111_3 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln58_8, i32 1, i32 11" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 53 'partselect' 'trunc_ln111_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln111_1 = sext i11 %trunc_ln111_3" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 54 'sext' 'sext_ln111_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln111_4 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln58_9, i32 1, i32 12" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 55 'partselect' 'trunc_ln111_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln111_5 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln58, i32 1, i32 12" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 56 'partselect' 'trunc_ln111_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%mrv = insertvalue i60 <undef>, i12 %trunc_ln" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 57 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i60 %mrv, i12 %sext_ln111" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 58 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i60 %mrv_1, i12 %sext_ln111_1" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 59 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i60 %mrv_2, i12 %trunc_ln111_4" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 60 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i60 %mrv_3, i12 %trunc_ln111_5" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 61 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i60 %mrv_4" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 62 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 2.166ns
The critical path consists of the following:
	wire read operation ('data_27_val_read', firmware/nnet_utils/nnet_dense_latency.h:33) on port 'data_27_val' (firmware/nnet_utils/nnet_dense_latency.h:33) [3]  (0.000 ns)
	'sub' operation 8 bit ('sub_ln42_4', firmware/nnet_utils/nnet_dense_latency.h:42) [30]  (0.706 ns)
	'add' operation 9 bit ('add_ln58_10', firmware/nnet_utils/nnet_dense_latency.h:58) [48]  (0.715 ns)
	'sub' operation 13 bit ('sub_ln58', firmware/nnet_utils/nnet_dense_latency.h:58) [50]  (0.745 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
