============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.10-p002_1
  Generated on:           Jul 22 2024  04:40:43 pm
  Module:                 apb_slave
  Technology library:     fast_vdd1v0 1.0
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                      
     Type      Instances  Area Area % 
--------------------------------------
sequential          8225 0.000    0.0 
inverter               2 0.000    0.0 
logic              18436 0.000    0.0 
physical_cells         0 0.000    0.0 
--------------------------------------
total              26663 0.000    0.0 

