//===- AMDGCNInsts.cpp - AMDGCN Instructions ------------------------------===//
//
// Copyright 2025 The ASTER Authors
//
// Licensed under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//

#include "aster/Dialect/AMDGCN/IR/AMDGCNEnums.h"
#include "aster/Dialect/AMDGCN/IR/AMDGCNInst.h"
#include "aster/Dialect/AMDGCN/IR/AMDGCNOps.h"
#include "aster/Dialect/AMDGCN/IR/Utils.h"
#include "mlir/IR/DialectImplementation.h"
#include "llvm/ADT/TypeSwitch.h"
#include "llvm/Support/ErrorHandling.h"

using namespace mlir;
using namespace mlir::aster;
using namespace mlir::aster::amdgcn;

//===----------------------------------------------------------------------===//
// Helper functions
//===----------------------------------------------------------------------===//

/// Helper to get either the type of a Value or return the type itself.
template <typename T, std::enable_if_t<std::is_base_of_v<Value, T>, int> = 0>
static auto getTypeOrValue(T value) {
  using Type = decltype(value.getType());
  if (value == nullptr)
    return Type();
  return value.getType();
}
/// Helper to passthrough values that are not MLIR Values.
template <typename T, std::enable_if_t<!std::is_base_of_v<Value, T>, int> = 0>
static T &&getTypeOrValue(T &&value) {
  return std::forward<T>(value);
}

//===----------------------------------------------------------------------===//
// AMDGCN dialect
//===----------------------------------------------------------------------===//

void AMDGCNDialect::initializeAttributes() {
  addAttributes<
#define GET_ATTRDEF_LIST
#include "aster/Dialect/AMDGCN/IR/AMDGCNAttrs.cpp.inc"
      >();
}

//===----------------------------------------------------------------------===//
// AddressSpaceAttr
//===----------------------------------------------------------------------===//

LogicalResult
AddressSpaceAttr::verify(function_ref<InFlightDiagnostic()> emitError,
                         AddressSpaceKind space, AccessKind kind) {
  if (space != AddressSpaceKind::Local && space != AddressSpaceKind::Global) {
    emitError() << "unsupported address space: "
                << stringifyAddressSpaceKind(space);
    return failure();
  }
  if (kind == AccessKind::Unspecified) {
    emitError() << "access kind is unspecified";
    return failure();
  }
  return success();
}

bool AddressSpaceAttr::isValidLoad(
    Type type, ptr::AtomicOrdering ordering, std::optional<int64_t> alignment,
    const DataLayout *dataLayout,
    function_ref<InFlightDiagnostic()> emitError) const {
  bool isValid = getKind() != AccessKind::WriteOnly;
  if (!isValid && emitError) {
    emitError() << "memory space '" << *this << "' is write-only";
  }
  return isValid;
}

bool AddressSpaceAttr::isValidStore(
    Type type, ptr::AtomicOrdering ordering, std::optional<int64_t> alignment,
    const DataLayout *dataLayout,
    function_ref<InFlightDiagnostic()> emitError) const {
  bool isValid = getKind() != AccessKind::ReadOnly;
  if (!isValid && emitError) {
    emitError() << "memory space '" << *this << "' is read-only";
  }
  return isValid;
}

bool AddressSpaceAttr::isValidAtomicOp(
    ptr::AtomicBinOp op, Type type, ptr::AtomicOrdering ordering,
    std::optional<int64_t> alignment, const DataLayout *dataLayout,
    function_ref<InFlightDiagnostic()> emitError) const {
  bool isValid = getKind() != AccessKind::ReadWrite;
  if (!isValid && emitError) {
    emitError() << "memory space '" << *this << "' is not read-write";
  }
  return isValid;
}

bool AddressSpaceAttr::isValidAtomicXchg(
    Type type, ptr::AtomicOrdering successOrdering,
    ptr::AtomicOrdering failureOrdering, std::optional<int64_t> alignment,
    const DataLayout *dataLayout,
    function_ref<InFlightDiagnostic()> emitError) const {
  bool isValid = getKind() != AccessKind::ReadWrite;
  if (!isValid && emitError) {
    emitError() << "memory space '" << *this << "' is not read-write";
  }
  return isValid;
}

bool AddressSpaceAttr::isValidAddrSpaceCast(
    Type tgt, Type src, function_ref<InFlightDiagnostic()> emitError) const {
  // TODO: update this method once the `addrspace_cast` op is added to the
  // dialect.
  assert(false && "unimplemented, see TODO in the source.");
  return false;
}

bool AddressSpaceAttr::isValidPtrIntCast(
    Type intLikeTy, Type ptrLikeTy,
    function_ref<InFlightDiagnostic()> emitError) const {
  // TODO: update this method once the int-cast ops are added to the dialect.
  assert(false && "unimplemented, see TODO in the source.");
  return false;
}

LogicalResult
AddressSpaceAttr::getSupportedOpWidths(Type type, Value addr, Value offset,
                                       Value const_offset, bool isRead,
                                       SmallVectorImpl<int32_t> &widths) const {
  return success();
  AddressSpaceKind space = getSpace();
  OperandKind addrKind = getOperandKind(addr.getType());
  OperandKind offsetKind = getOperandKind(offset.getType());
  OperandKind constOffsetKind = getOperandKind(const_offset.getType());
  // Fail if the operand kinds are not valid.
  if (!isOperandOf(addrKind, {OperandKind::SGPR, OperandKind::VGPR}) ||
      !isOperandOf(offsetKind, {OperandKind::SGPR, OperandKind::VGPR,
                                OperandKind::IntImm}) ||
      !isOperandOf(constOffsetKind, {OperandKind::IntImm})) {
    return failure();
  }
  assert(isAddressSpaceOf(
             space, {AddressSpaceKind::Local, AddressSpaceKind::Global}) &&
         "unsupported address space");
  if (addrKind == OperandKind::SGPR && offsetKind == OperandKind::SGPR) {
    // Invalid operands.
    if (space == AddressSpaceKind::Local) {
      // TODO: Add error reporting here.
      llvm_unreachable("unhandled case in getSupportedOpWidths");
      return failure();
    }

    // These correspond to the available SMEM instructions.
    widths.push_back(32);
    widths.push_back(32 * 2);
    widths.push_back(32 * 4);
    widths.push_back(32 * 8);
    widths.push_back(32 * 16);
    return success();
  }
  if (isOperandOf(addrKind, {OperandKind::SGPR, OperandKind::VGPR}) &&
      offsetKind == OperandKind::VGPR) {
    // Invalid operands.
    if (space == AddressSpaceKind::Local) {
      // TODO: Add error reporting here.
      llvm_unreachable("unhandled case in getSupportedOpWidths");
      return failure();
    }

    // These correspond to the available FLAT instructions.
    widths.push_back(32);
    widths.push_back(32 * 2);
    widths.push_back(32 * 3);
    widths.push_back(32 * 4);
    return success();
  }
  if (isOperandOf(addrKind, {OperandKind::VGPR}) &&
      offsetKind == OperandKind::VGPR) {
    // These correspond to the available FLAT/DS instructions.
    widths.push_back(32);
    widths.push_back(32 * 2);
    widths.push_back(32 * 3);
    widths.push_back(32 * 4);
    return success();
  }
  // TODO: Add error reporting here.
  llvm_unreachable("unhandled case in getSupportedOpWidths");
  return failure();
}

//===----------------------------------------------------------------------===//
// InstMetadata
//===----------------------------------------------------------------------===//

/// Verify that a register type matches the expected size and alignment.
static bool isValidRegisterType(Type tR, int32_t size, int32_t alignment) {
  auto type = dyn_cast<RegisterTypeInterface>(getTypeOrValue(tR));
  if (type == nullptr)
    return size == 0;
  RegisterRange range = type.getAsRange();
  return range.size() == size &&
         (alignment <= 0 || range.alignment() == alignment);
}

/// Verify that a type is either a register type of given size, or an immediate.
static bool isValidRegImmType(Type tR, int32_t size) {
  auto type = dyn_cast<RegisterTypeInterface>(getTypeOrValue(tR));
  if (type == nullptr)
    return tR.isSignlessInteger(32) || tR.isF32();
  RegisterRange range = type.getAsRange();
  return range.size() == size;
}

/// Helper to get the size of a register range type, or -1 if not a register
/// type.
static int64_t getRangeSize(Type type) {
  if (auto rTy = dyn_cast<RegisterTypeInterface>(type))
    return rTy.getAsRange().size();
  return -1;
}

/// Helper to allocate instruction metadata.
template <typename ConcreteTy>
static mlir::aster::amdgcn::InstMetadata *
allocateInstMetadata(AttributeStorageAllocator &allocator) {
  return ::new (allocator.allocate<ConcreteTy>()) ConcreteTy();
}

/// Instruction Attribute Storage
struct amdgcn::detail::InstAttrStorage : public mlir::AttributeStorage {
  using KeyTy = OpCode;
  InstAttrStorage(InstMetadata *metadata) : metadata(metadata) {}

  /// Equality operator.
  bool operator==(const KeyTy &key) const {
    return key == metadata->getOpCode();
  }

  /// Hashing function.
  static llvm::hash_code hashKey(const KeyTy &key) {
    return llvm::hash_value(key);
  }

  /// Get the key from an OpCode.
  static KeyTy getKey(OpCode opCode) { return KeyTy(opCode); }

  /// Get the key from this instance.
  KeyTy getAsKey() const { return KeyTy(metadata->getOpCode()); }

  /// Construct the storage instance.
  static InstAttrStorage *construct(AttributeStorageAllocator &allocator,
                                    const KeyTy &key);

  /// Initialize the metadata.
  void initialize(MLIRContext *context) { metadata->initialize(context); }

  /// The instruction metadata.
  InstMetadata *metadata;
};

OpCode InstAttr::getValue() const { return getImpl()->metadata->getOpCode(); }

/// Get the instruction metadata.
const mlir::aster::amdgcn::InstMetadata *InstAttr::getMetadata() const {
  return getImpl()->metadata;
}

// Instruction definitions, generated from TableGen.
#define AMDGCN_GEN_INST_DEFS
#include "aster/Dialect/AMDGCN/IR/AMDGCNInsts.cpp.inc"

// This needs to be defined here because `getMetadataForOpCode` is defined in
// AMDGCNInsts.cpp.inc.
amdgcn::detail::InstAttrStorage *
amdgcn::detail::InstAttrStorage::construct(AttributeStorageAllocator &allocator,
                                           const KeyTy &key) {
  return new (allocator.allocate<InstAttrStorage>())
      InstAttrStorage(getMetadataForOpCode(allocator, key));
}

//===----------------------------------------------------------------------===//
// ThreadScopeAttr
//===----------------------------------------------------------------------===//

Attribute ThreadScopeAttr::parse(AsmParser &parser, Type odsType) {
  SmallVector<int64_t> grid;
  // Parse optional `<[d0, d1, ...]>`.
  if (succeeded(parser.parseOptionalLess())) {
    if (parser.parseLSquare()) {
      return {};
    }
    if (failed(parser.parseOptionalRSquare())) {
      // Parse comma-separated integers.
      int64_t dim = 0;
      if (parser.parseInteger(dim)) {
        return {};
      }
      grid.push_back(dim);
      while (succeeded(parser.parseOptionalComma())) {
        if (parser.parseInteger(dim)) {
          return {};
        }
        grid.push_back(dim);
      }
      if (parser.parseRSquare()) {
        return {};
      }
    }
    if (parser.parseGreater()) {
      return {};
    }
  }
  return ThreadScopeAttr::get(parser.getContext(), grid);
}

void ThreadScopeAttr::print(AsmPrinter &printer) const {
  ArrayRef<int64_t> grid = getSubgroupGrid();
  if (grid.empty()) {
    return;
  }
  printer << "<[";
  llvm::interleaveComma(grid, printer);
  printer << "]>";
}

#define GET_ATTRDEF_CLASSES
#include "aster/Dialect/AMDGCN/IR/AMDGCNAttrs.cpp.inc"
