Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Dec  9 18:16:30 2020
| Host         : Nich running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (22)
7. checking multiple_clock (7919)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (7919)
---------------------------------
 There are 7919 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.801      -17.286                     11                17672        0.010        0.000                      0                17672        3.000        0.000                       0                  7929  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 4.808}        9.615           104.000         
  clk_out2_clk_wiz_0    {0.000 7.692}        15.385          65.000          
  clk_out3_clk_wiz_0    {0.000 31.250}       62.500          16.000          
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 4.808}        9.615           104.000         
  clk_out2_clk_wiz_0_1  {0.000 7.692}        15.385          65.000          
  clk_out3_clk_wiz_0_1  {0.000 31.250}       62.500          16.000          
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          2.163        0.000                      0                17408        0.131        0.000                      0                17408        3.558        0.000                       0                  7791  
  clk_out2_clk_wiz_0         10.424        0.000                      0                  123        0.179        0.000                      0                  123        6.712        0.000                       0                    86  
  clk_out3_clk_wiz_0         59.167        0.000                      0                   98        0.206        0.000                      0                   98       30.750        0.000                       0                    48  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        2.165        0.000                      0                17408        0.131        0.000                      0                17408        3.558        0.000                       0                  7791  
  clk_out2_clk_wiz_0_1       10.426        0.000                      0                  123        0.179        0.000                      0                  123        6.712        0.000                       0                    86  
  clk_out3_clk_wiz_0_1       59.174        0.000                      0                   98        0.206        0.000                      0                   98       30.750        0.000                       0                    48  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0         -0.304       -0.304                      1                    1        0.160        0.000                      0                    1  
clk_out3_clk_wiz_0    clk_out1_clk_wiz_0          0.724        0.000                      0                   26        0.172        0.000                      0                   26  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          2.163        0.000                      0                17408        0.010        0.000                      0                17408  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0         -0.302       -0.302                      1                    1        0.162        0.000                      0                    1  
clk_out3_clk_wiz_0_1  clk_out1_clk_wiz_0          0.731        0.000                      0                   26        0.179        0.000                      0                   26  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0         -1.801      -16.982                     10                   10        0.097        0.000                      0                   10  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0         -1.801      -16.982                     10                   10        0.097        0.000                      0                   10  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0         10.424        0.000                      0                  123        0.050        0.000                      0                  123  
clk_out1_clk_wiz_0    clk_out3_clk_wiz_0          1.394        0.000                      0                   29        0.198        0.000                      0                   29  
clk_out1_clk_wiz_0_1  clk_out3_clk_wiz_0          1.394        0.000                      0                   29        0.198        0.000                      0                   29  
clk_out3_clk_wiz_0_1  clk_out3_clk_wiz_0         59.167        0.000                      0                   98        0.046        0.000                      0                   98  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        2.163        0.000                      0                17408        0.010        0.000                      0                17408  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0_1       -0.304       -0.304                      1                    1        0.160        0.000                      0                    1  
clk_out3_clk_wiz_0    clk_out1_clk_wiz_0_1        0.724        0.000                      0                   26        0.172        0.000                      0                   26  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0_1       -0.302       -0.302                      1                    1        0.162        0.000                      0                    1  
clk_out3_clk_wiz_0_1  clk_out1_clk_wiz_0_1        0.731        0.000                      0                   26        0.179        0.000                      0                   26  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0_1       -1.799      -16.963                     10                   10        0.099        0.000                      0                   10  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1       10.424        0.000                      0                  123        0.050        0.000                      0                  123  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0_1       -1.799      -16.963                     10                   10        0.099        0.000                      0                   10  
clk_out1_clk_wiz_0    clk_out3_clk_wiz_0_1        1.401        0.000                      0                   29        0.205        0.000                      0                   29  
clk_out3_clk_wiz_0    clk_out3_clk_wiz_0_1       59.167        0.000                      0                   98        0.046        0.000                      0                   98  
clk_out1_clk_wiz_0_1  clk_out3_clk_wiz_0_1        1.401        0.000                      0                   29        0.205        0.000                      0                   29  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.163ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.558ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.163ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][26]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.697ns  (logic 0.518ns (7.735%)  route 6.179ns (92.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.123 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.724    -0.816    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X2Y57          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.179     5.881    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/ce
    SLICE_X10Y50         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][26]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.528     8.123    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X10Y50         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][26]_srl32/CLK
                         clock pessimism              0.559     8.683    
                         clock uncertainty           -0.121     8.561    
    SLICE_X10Y50         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.044    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                          8.044    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  2.163    

Slack (MET) :             2.163ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][27]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.697ns  (logic 0.518ns (7.735%)  route 6.179ns (92.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.123 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.724    -0.816    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X2Y57          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.179     5.881    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/ce
    SLICE_X10Y50         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][27]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.528     8.123    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X10Y50         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][27]_srl32/CLK
                         clock pessimism              0.559     8.683    
                         clock uncertainty           -0.121     8.561    
    SLICE_X10Y50         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.044    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                          8.044    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  2.163    

Slack (MET) :             2.163ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[60][26]_srl29/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.697ns  (logic 0.518ns (7.735%)  route 6.179ns (92.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.123 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.724    -0.816    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X2Y57          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.179     5.881    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/ce
    SLICE_X10Y50         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[60][26]_srl29/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.528     8.123    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X10Y50         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[60][26]_srl29/CLK
                         clock pessimism              0.559     8.683    
                         clock uncertainty           -0.121     8.561    
    SLICE_X10Y50         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.044    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[60][26]_srl29
  -------------------------------------------------------------------
                         required time                          8.044    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  2.163    

Slack (MET) :             2.163ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[60][27]_srl29/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.697ns  (logic 0.518ns (7.735%)  route 6.179ns (92.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.123 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.724    -0.816    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X2Y57          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.179     5.881    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/ce
    SLICE_X10Y50         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[60][27]_srl29/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.528     8.123    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X10Y50         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[60][27]_srl29/CLK
                         clock pessimism              0.559     8.683    
                         clock uncertainty           -0.121     8.561    
    SLICE_X10Y50         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.044    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[60][27]_srl29
  -------------------------------------------------------------------
                         required time                          8.044    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  2.163    

Slack (MET) :             2.189ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][6]_srl29/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.661ns  (logic 0.518ns (7.777%)  route 6.143ns (92.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.113 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.724    -0.816    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X2Y57          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.143     5.845    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/ce
    SLICE_X30Y59         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][6]_srl29/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.518     8.113    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X30Y59         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][6]_srl29/CLK
                         clock pessimism              0.559     8.673    
                         clock uncertainty           -0.121     8.551    
    SLICE_X30Y59         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.034    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][6]_srl29
  -------------------------------------------------------------------
                         required time                          8.034    
                         arrival time                          -5.845    
  -------------------------------------------------------------------
                         slack                                  2.189    

Slack (MET) :             2.189ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][7]_srl29/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.661ns  (logic 0.518ns (7.777%)  route 6.143ns (92.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.113 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.724    -0.816    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X2Y57          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.143     5.845    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/ce
    SLICE_X30Y59         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][7]_srl29/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.518     8.113    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X30Y59         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][7]_srl29/CLK
                         clock pessimism              0.559     8.673    
                         clock uncertainty           -0.121     8.551    
    SLICE_X30Y59         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.034    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][7]_srl29
  -------------------------------------------------------------------
                         required time                          8.034    
                         arrival time                          -5.845    
  -------------------------------------------------------------------
                         slack                                  2.189    

Slack (MET) :             2.189ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][8]_srl29/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.661ns  (logic 0.518ns (7.777%)  route 6.143ns (92.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.113 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.724    -0.816    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X2Y57          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.143     5.845    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/ce
    SLICE_X30Y59         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][8]_srl29/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.518     8.113    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X30Y59         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][8]_srl29/CLK
                         clock pessimism              0.559     8.673    
                         clock uncertainty           -0.121     8.551    
    SLICE_X30Y59         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.034    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][8]_srl29
  -------------------------------------------------------------------
                         required time                          8.034    
                         arrival time                          -5.845    
  -------------------------------------------------------------------
                         slack                                  2.189    

Slack (MET) :             2.189ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][9]_srl29/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.661ns  (logic 0.518ns (7.777%)  route 6.143ns (92.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.113 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.724    -0.816    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X2Y57          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.143     5.845    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/ce
    SLICE_X30Y59         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][9]_srl29/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.518     8.113    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X30Y59         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][9]_srl29/CLK
                         clock pessimism              0.559     8.673    
                         clock uncertainty           -0.121     8.551    
    SLICE_X30Y59         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.034    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][9]_srl29
  -------------------------------------------------------------------
                         required time                          8.034    
                         arrival time                          -5.845    
  -------------------------------------------------------------------
                         slack                                  2.189    

Slack (MET) :             2.192ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.659ns  (logic 0.518ns (7.779%)  route 6.141ns (92.221%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.114 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.724    -0.816    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X2Y57          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.141     5.843    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/ce_w2c
    SLICE_X30Y58         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.519     8.114    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/aclk
    SLICE_X30Y58         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CLK
                         clock pessimism              0.559     8.674    
                         clock uncertainty           -0.121     8.552    
    SLICE_X30Y58         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.035    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0
  -------------------------------------------------------------------
                         required time                          8.035    
                         arrival time                          -5.843    
  -------------------------------------------------------------------
                         slack                                  2.192    

Slack (MET) :             2.192ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.659ns  (logic 0.518ns (7.779%)  route 6.141ns (92.221%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.114 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.724    -0.816    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X2Y57          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.141     5.843    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/ce_w2c
    SLICE_X30Y58         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.519     8.114    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/aclk
    SLICE_X30Y58         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/CLK
                         clock pessimism              0.559     8.674    
                         clock uncertainty           -0.121     8.552    
    SLICE_X30Y58         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.035    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1
  -------------------------------------------------------------------
                         required time                          8.035    
                         arrival time                          -5.843    
  -------------------------------------------------------------------
                         slack                                  2.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[8].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.571    -0.593    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/aclk
    SLICE_X12Y63         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[8].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[8].ff/Q
                         net (fo=1, routed)           0.099    -0.330    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_fdre1_0[8]
    SLICE_X14Y64         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.841    -0.832    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X14Y64         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CLK
                         clock pessimism              0.254    -0.578    
    SLICE_X14Y64         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.461    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[0].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.573    -0.591    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/aclk
    SLICE_X12Y61         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[0].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[0].ff/Q
                         net (fo=1, routed)           0.099    -0.328    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_fdre1_0[0]
    SLICE_X14Y62         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.842    -0.831    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X14Y62         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CLK
                         clock pessimism              0.254    -0.577    
    SLICE_X14Y62         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.460    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][22]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.453%)  route 0.148ns (53.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.576    -0.588    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X15Y52         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[5]/Q
                         net (fo=1, routed)           0.148    -0.313    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[22]
    SLICE_X14Y52         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][22]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.847    -0.826    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X14Y52         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][22]_srl29/CLK
                         clock pessimism              0.251    -0.575    
    SLICE_X14Y52         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130    -0.445    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][22]_srl29
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.453%)  route 0.148ns (53.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.641    -0.523    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X9Y45          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.128    -0.395 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[1]/Q
                         net (fo=1, routed)           0.148    -0.247    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[19]
    SLICE_X8Y45          SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][19]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.916    -0.757    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X8Y45          SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][19]_srl32/CLK
                         clock pessimism              0.248    -0.510    
    SLICE_X8Y45          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130    -0.380    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.569    -0.595    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X15Y67         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=1, routed)           0.116    -0.338    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_A/D[4]
    SLICE_X14Y66         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.839    -0.834    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_A/aclk
    SLICE_X14Y66         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CLK
                         clock pessimism              0.254    -0.580    
    SLICE_X14Y66         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.471    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.595    -0.569    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X5Y69          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=1, routed)           0.100    -0.328    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/out_commutator_A/D[3]
    SLICE_X6Y70          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.863    -0.810    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/out_commutator_A/aclk
    SLICE_X6Y70          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/CLK
                         clock pessimism              0.254    -0.556    
    SLICE_X6Y70          SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.462    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.663    -0.501    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X7Y17          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=1, routed)           0.087    -0.273    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[16]_0[4]
    SLICE_X6Y17          LUT2 (Prop_lut2_I0_O)        0.045    -0.228 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[2].mlut0/O
                         net (fo=1, routed)           0.000    -0.228    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/qi[4]
    SLICE_X6Y17          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.938    -0.735    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X6Y17          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[4]/C
                         clock pessimism              0.248    -0.488    
    SLICE_X6Y17          FDRE (Hold_fdre_C_D)         0.120    -0.368    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.664    -0.500    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X7Y16          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.272    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[16]_0[0]
    SLICE_X6Y16          LUT2 (Prop_lut2_I0_O)        0.045    -0.227 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[0].mlut0/O
                         net (fo=1, routed)           0.000    -0.227    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/qi[0]
    SLICE_X6Y16          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.939    -0.734    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X6Y16          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/C
                         clock pessimism              0.248    -0.487    
    SLICE_X6Y16          FDRE (Hold_fdre_C_D)         0.120    -0.367    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.658    -0.506    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X3Y23          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.278    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/out[0]
    SLICE_X2Y23          LUT3 (Prop_lut3_I1_O)        0.045    -0.233 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[0].mlut0/O
                         net (fo=1, routed)           0.000    -0.233    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/qi[0]
    SLICE_X2Y23          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.932    -0.741    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X2Y23          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/C
                         clock pessimism              0.249    -0.493    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.120    -0.373    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][9]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.128ns (44.657%)  route 0.159ns (55.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.570    -0.594    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X33Y58         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[9]/Q
                         net (fo=1, routed)           0.159    -0.308    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[9]
    SLICE_X30Y59         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][9]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.841    -0.832    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X30Y59         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][9]_srl29/CLK
                         clock pessimism              0.254    -0.578    
    SLICE_X30Y59         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130    -0.448    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][9]_srl29
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.808 }
Period(ns):         9.615
Sources:            { clockgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         9.615       7.039      RAMB36_X0Y7      bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.615       7.039      RAMB36_X0Y7      bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         9.615       7.039      RAMB36_X0Y10     bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.615       7.039      RAMB36_X0Y10     bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.615       7.039      RAMB18_X0Y30     bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.615       7.039      RAMB18_X0Y16     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/sin_pre_read_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.615       7.039      RAMB18_X0Y16     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/sin_pre_read_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.615       7.039      RAMB18_X0Y10     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/sin_pre_read_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.615       7.039      RAMB18_X0Y10     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/sin_pre_read_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.615       7.039      RAMB18_X0Y17     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.615       203.745    MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X42Y49     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X42Y49     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_10_10/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X42Y49     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_11_11/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X42Y49     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_12_12/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X42Y50     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_7_7/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X42Y50     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_8_8/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X42Y50     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_9_9/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X42Y50     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X38Y49     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_10_10/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X38Y49     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_11_11/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X38Y49     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_10_10/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X38Y49     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_11_11/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X38Y49     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_12_12/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X38Y49     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_13_13/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X38Y50     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_7_7/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X38Y50     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_8_8/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X38Y50     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_9_9/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X42Y49     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X42Y49     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X42Y49     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_10_10/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.424ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 0.964ns (21.697%)  route 3.479ns (78.303%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 13.960 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.635    -0.905    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.419    -0.486 f  xvga1/hcount_reg[7]/Q
                         net (fo=11, routed)          0.837     0.351    xvga1/hcount[7]
    SLICE_X9Y82          LUT4 (Prop_lut4_I2_O)        0.297     0.648 r  xvga1/hcount[10]_i_3/O
                         net (fo=2, routed)           0.821     1.469    xvga1/hcount[10]_i_3_n_0
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.124     1.593 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.434     3.027    xvga1/hreset
    SLICE_X5Y83          LUT2 (Prop_lut2_I0_O)        0.124     3.151 r  xvga1/vcount[5]_i_1/O
                         net (fo=2, routed)           0.387     3.538    xvga1/vcount0
    SLICE_X5Y83          FDRE                                         r  xvga1/vcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.596    13.960    xvga1/clk_out2
    SLICE_X5Y83          FDRE                                         r  xvga1/vcount_reg[0]/C
                         clock pessimism              0.559    14.520    
                         clock uncertainty           -0.129    14.391    
    SLICE_X5Y83          FDRE (Setup_fdre_C_R)       -0.429    13.962    xvga1/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                         13.962    
                         arrival time                          -3.538    
  -------------------------------------------------------------------
                         slack                                 10.424    

Slack (MET) :             10.424ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 0.964ns (21.697%)  route 3.479ns (78.303%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 13.960 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.635    -0.905    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.419    -0.486 f  xvga1/hcount_reg[7]/Q
                         net (fo=11, routed)          0.837     0.351    xvga1/hcount[7]
    SLICE_X9Y82          LUT4 (Prop_lut4_I2_O)        0.297     0.648 r  xvga1/hcount[10]_i_3/O
                         net (fo=2, routed)           0.821     1.469    xvga1/hcount[10]_i_3_n_0
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.124     1.593 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.434     3.027    xvga1/hreset
    SLICE_X5Y83          LUT2 (Prop_lut2_I0_O)        0.124     3.151 r  xvga1/vcount[5]_i_1/O
                         net (fo=2, routed)           0.387     3.538    xvga1/vcount0
    SLICE_X5Y83          FDRE                                         r  xvga1/vcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.596    13.960    xvga1/clk_out2
    SLICE_X5Y83          FDRE                                         r  xvga1/vcount_reg[5]/C
                         clock pessimism              0.559    14.520    
                         clock uncertainty           -0.129    14.391    
    SLICE_X5Y83          FDRE (Setup_fdre_C_R)       -0.429    13.962    xvga1/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                         13.962    
                         arrival time                          -3.538    
  -------------------------------------------------------------------
                         slack                                 10.424    

Slack (MET) :             11.116ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.840ns (22.637%)  route 2.871ns (77.363%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 13.878 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.635    -0.905    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.419    -0.486 f  xvga1/hcount_reg[7]/Q
                         net (fo=11, routed)          0.837     0.351    xvga1/hcount[7]
    SLICE_X9Y82          LUT4 (Prop_lut4_I2_O)        0.297     0.648 r  xvga1/hcount[10]_i_3/O
                         net (fo=2, routed)           0.821     1.469    xvga1/hcount[10]_i_3_n_0
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.124     1.593 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.213     2.806    xvga1/hreset
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.514    13.878    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[0]/C
                         clock pessimism              0.601    14.480    
                         clock uncertainty           -0.129    14.351    
    SLICE_X9Y81          FDRE (Setup_fdre_C_R)       -0.429    13.922    xvga1/hcount_reg[0]
  -------------------------------------------------------------------
                         required time                         13.922    
                         arrival time                          -2.806    
  -------------------------------------------------------------------
                         slack                                 11.116    

Slack (MET) :             11.116ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.840ns (22.637%)  route 2.871ns (77.363%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 13.878 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.635    -0.905    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.419    -0.486 f  xvga1/hcount_reg[7]/Q
                         net (fo=11, routed)          0.837     0.351    xvga1/hcount[7]
    SLICE_X9Y82          LUT4 (Prop_lut4_I2_O)        0.297     0.648 r  xvga1/hcount[10]_i_3/O
                         net (fo=2, routed)           0.821     1.469    xvga1/hcount[10]_i_3_n_0
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.124     1.593 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.213     2.806    xvga1/hreset
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.514    13.878    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[1]/C
                         clock pessimism              0.601    14.480    
                         clock uncertainty           -0.129    14.351    
    SLICE_X9Y81          FDRE (Setup_fdre_C_R)       -0.429    13.922    xvga1/hcount_reg[1]
  -------------------------------------------------------------------
                         required time                         13.922    
                         arrival time                          -2.806    
  -------------------------------------------------------------------
                         slack                                 11.116    

Slack (MET) :             11.116ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.840ns (22.637%)  route 2.871ns (77.363%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 13.878 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.635    -0.905    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.419    -0.486 f  xvga1/hcount_reg[7]/Q
                         net (fo=11, routed)          0.837     0.351    xvga1/hcount[7]
    SLICE_X9Y82          LUT4 (Prop_lut4_I2_O)        0.297     0.648 r  xvga1/hcount[10]_i_3/O
                         net (fo=2, routed)           0.821     1.469    xvga1/hcount[10]_i_3_n_0
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.124     1.593 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.213     2.806    xvga1/hreset
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.514    13.878    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[2]/C
                         clock pessimism              0.601    14.480    
                         clock uncertainty           -0.129    14.351    
    SLICE_X9Y81          FDRE (Setup_fdre_C_R)       -0.429    13.922    xvga1/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                         13.922    
                         arrival time                          -2.806    
  -------------------------------------------------------------------
                         slack                                 11.116    

Slack (MET) :             11.116ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.840ns (22.637%)  route 2.871ns (77.363%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 13.878 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.635    -0.905    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.419    -0.486 f  xvga1/hcount_reg[7]/Q
                         net (fo=11, routed)          0.837     0.351    xvga1/hcount[7]
    SLICE_X9Y82          LUT4 (Prop_lut4_I2_O)        0.297     0.648 r  xvga1/hcount[10]_i_3/O
                         net (fo=2, routed)           0.821     1.469    xvga1/hcount[10]_i_3_n_0
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.124     1.593 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.213     2.806    xvga1/hreset
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.514    13.878    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[5]/C
                         clock pessimism              0.601    14.480    
                         clock uncertainty           -0.129    14.351    
    SLICE_X9Y81          FDRE (Setup_fdre_C_R)       -0.429    13.922    xvga1/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                         13.922    
                         arrival time                          -2.806    
  -------------------------------------------------------------------
                         slack                                 11.116    

Slack (MET) :             11.116ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.840ns (22.637%)  route 2.871ns (77.363%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 13.878 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.635    -0.905    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.419    -0.486 f  xvga1/hcount_reg[7]/Q
                         net (fo=11, routed)          0.837     0.351    xvga1/hcount[7]
    SLICE_X9Y82          LUT4 (Prop_lut4_I2_O)        0.297     0.648 r  xvga1/hcount[10]_i_3/O
                         net (fo=2, routed)           0.821     1.469    xvga1/hcount[10]_i_3_n_0
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.124     1.593 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.213     2.806    xvga1/hreset
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.514    13.878    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[6]/C
                         clock pessimism              0.601    14.480    
                         clock uncertainty           -0.129    14.351    
    SLICE_X9Y81          FDRE (Setup_fdre_C_R)       -0.429    13.922    xvga1/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                         13.922    
                         arrival time                          -2.806    
  -------------------------------------------------------------------
                         slack                                 11.116    

Slack (MET) :             11.116ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.840ns (22.637%)  route 2.871ns (77.363%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 13.878 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.635    -0.905    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.419    -0.486 f  xvga1/hcount_reg[7]/Q
                         net (fo=11, routed)          0.837     0.351    xvga1/hcount[7]
    SLICE_X9Y82          LUT4 (Prop_lut4_I2_O)        0.297     0.648 r  xvga1/hcount[10]_i_3/O
                         net (fo=2, routed)           0.821     1.469    xvga1/hcount[10]_i_3_n_0
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.124     1.593 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.213     2.806    xvga1/hreset
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.514    13.878    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[7]/C
                         clock pessimism              0.601    14.480    
                         clock uncertainty           -0.129    14.351    
    SLICE_X9Y81          FDRE (Setup_fdre_C_R)       -0.429    13.922    xvga1/hcount_reg[7]
  -------------------------------------------------------------------
                         required time                         13.922    
                         arrival time                          -2.806    
  -------------------------------------------------------------------
                         slack                                 11.116    

Slack (MET) :             11.116ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.840ns (22.637%)  route 2.871ns (77.363%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 13.878 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.635    -0.905    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.419    -0.486 f  xvga1/hcount_reg[7]/Q
                         net (fo=11, routed)          0.837     0.351    xvga1/hcount[7]
    SLICE_X9Y82          LUT4 (Prop_lut4_I2_O)        0.297     0.648 r  xvga1/hcount[10]_i_3/O
                         net (fo=2, routed)           0.821     1.469    xvga1/hcount[10]_i_3_n_0
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.124     1.593 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.213     2.806    xvga1/hreset
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.514    13.878    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[8]/C
                         clock pessimism              0.601    14.480    
                         clock uncertainty           -0.129    14.351    
    SLICE_X9Y81          FDRE (Setup_fdre_C_R)       -0.429    13.922    xvga1/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                         13.922    
                         arrival time                          -2.806    
  -------------------------------------------------------------------
                         slack                                 11.116    

Slack (MET) :             11.116ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.840ns (22.637%)  route 2.871ns (77.363%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 13.878 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.635    -0.905    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.419    -0.486 f  xvga1/hcount_reg[7]/Q
                         net (fo=11, routed)          0.837     0.351    xvga1/hcount[7]
    SLICE_X9Y82          LUT4 (Prop_lut4_I2_O)        0.297     0.648 r  xvga1/hcount[10]_i_3/O
                         net (fo=2, routed)           0.821     1.469    xvga1/hcount[10]_i_3_n_0
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.124     1.593 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.213     2.806    xvga1/hreset
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.514    13.878    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[9]/C
                         clock pessimism              0.601    14.480    
                         clock uncertainty           -0.129    14.351    
    SLICE_X9Y81          FDRE (Setup_fdre_C_R)       -0.429    13.922    xvga1/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                         13.922    
                         arrival time                          -2.806    
  -------------------------------------------------------------------
                         slack                                 11.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 display/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/strobe_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.208%)  route 0.110ns (36.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.605    -0.559    display/clk_out2
    SLICE_X0Y97          FDRE                                         r  display/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  display/counter_reg[12]/Q
                         net (fo=15, routed)          0.110    -0.308    display/p_0_in[1]
    SLICE_X1Y97          LUT3 (Prop_lut3_I0_O)        0.048    -0.260 r  display/strobe[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    display/strobe[6]_i_1_n_0
    SLICE_X1Y97          FDRE                                         r  display/strobe_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.878    -0.795    display/clk_out2
    SLICE_X1Y97          FDRE                                         r  display/strobe_reg[6]/C
                         clock pessimism              0.249    -0.546    
    SLICE_X1Y97          FDRE (Hold_fdre_C_D)         0.107    -0.439    display/strobe_reg[6]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 display/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/strobe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.835%)  route 0.110ns (37.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.605    -0.559    display/clk_out2
    SLICE_X0Y97          FDRE                                         r  display/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 f  display/counter_reg[12]/Q
                         net (fo=15, routed)          0.110    -0.308    display/p_0_in[1]
    SLICE_X1Y97          LUT3 (Prop_lut3_I2_O)        0.045    -0.263 r  display/strobe[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    display/strobe[0]_i_1_n_0
    SLICE_X1Y97          FDRE                                         r  display/strobe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.878    -0.795    display/clk_out2
    SLICE_X1Y97          FDRE                                         r  display/strobe_reg[0]/C
                         clock pessimism              0.249    -0.546    
    SLICE_X1Y97          FDRE (Hold_fdre_C_D)         0.091    -0.455    display/strobe_reg[0]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.189ns (51.246%)  route 0.180ns (48.754%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.568    -0.596    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  xvga1/hcount_reg[0]/Q
                         net (fo=9, routed)           0.180    -0.275    xvga1/hcount[0]
    SLICE_X10Y82         LUT5 (Prop_lut5_I1_O)        0.048    -0.227 r  xvga1/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    xvga1/p_0_in[4]
    SLICE_X10Y82         FDRE                                         r  xvga1/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.838    -0.835    xvga1/clk_out2
    SLICE_X10Y82         FDRE                                         r  xvga1/hcount_reg[4]/C
                         clock pessimism              0.275    -0.560    
    SLICE_X10Y82         FDRE (Hold_fdre_C_D)         0.131    -0.429    xvga1/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.846%)  route 0.180ns (49.154%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.568    -0.596    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  xvga1/hcount_reg[0]/Q
                         net (fo=9, routed)           0.180    -0.275    xvga1/hcount[0]
    SLICE_X10Y82         LUT4 (Prop_lut4_I1_O)        0.045    -0.230 r  xvga1/hcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    xvga1/p_0_in[3]
    SLICE_X10Y82         FDRE                                         r  xvga1/hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.838    -0.835    xvga1/clk_out2
    SLICE_X10Y82         FDRE                                         r  xvga1/hcount_reg[3]/C
                         clock pessimism              0.275    -0.560    
    SLICE_X10Y82         FDRE (Hold_fdre_C_D)         0.120    -0.440    xvga1/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.498%)  route 0.154ns (42.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.569    -0.595    xvga1/clk_out2
    SLICE_X10Y82         FDRE                                         r  xvga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  xvga1/hcount_reg[3]/Q
                         net (fo=11, routed)          0.154    -0.277    xvga1/hcount[3]
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.045    -0.232 r  xvga1/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    xvga1/p_0_in[5]
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.837    -0.836    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[5]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X9Y81          FDRE (Hold_fdre_C_D)         0.092    -0.469    xvga1/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_plot/vheight_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.227ns (64.800%)  route 0.123ns (35.200%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.599    -0.565    xvga1/clk_out2
    SLICE_X5Y84          FDRE                                         r  xvga1/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.128    -0.437 f  xvga1/vcount_reg[6]/Q
                         net (fo=7, routed)           0.123    -0.314    xvga1/vcount[6]
    SLICE_X7Y83          LUT1 (Prop_lut1_I0_O)        0.099    -0.215 r  xvga1/vheight[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    fft_plot/vheight_reg[9]_0[6]
    SLICE_X7Y83          FDRE                                         r  fft_plot/vheight_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.867    -0.806    fft_plot/clk_out2
    SLICE_X7Y83          FDRE                                         r  fft_plot/vheight_reg[6]/C
                         clock pessimism              0.254    -0.552    
    SLICE_X7Y83          FDRE (Hold_fdre_C_D)         0.091    -0.461    fft_plot/vheight_reg[6]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.227ns (66.448%)  route 0.115ns (33.552%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.598    -0.566    xvga1/clk_out2
    SLICE_X5Y83          FDRE                                         r  xvga1/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  xvga1/vcount_reg[0]/Q
                         net (fo=10, routed)          0.115    -0.324    xvga1/vcount[0]
    SLICE_X5Y83          LUT6 (Prop_lut6_I2_O)        0.099    -0.225 r  xvga1/vcount[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.225    xvga1/p_0_in__0[5]
    SLICE_X5Y83          FDRE                                         r  xvga1/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.867    -0.806    xvga1/clk_out2
    SLICE_X5Y83          FDRE                                         r  xvga1/vcount_reg[5]/C
                         clock pessimism              0.240    -0.566    
    SLICE_X5Y83          FDRE (Hold_fdre_C_D)         0.091    -0.475    xvga1/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.226ns (65.814%)  route 0.117ns (34.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.599    -0.565    xvga1/clk_out2
    SLICE_X5Y84          FDRE                                         r  xvga1/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  xvga1/vcount_reg[8]/Q
                         net (fo=6, routed)           0.117    -0.320    xvga1/vcount_reg[8]_0[8]
    SLICE_X5Y84          LUT6 (Prop_lut6_I4_O)        0.098    -0.222 r  xvga1/vcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    xvga1/vcount[9]_i_1_n_0
    SLICE_X5Y84          FDRE                                         r  xvga1/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.868    -0.805    xvga1/clk_out2
    SLICE_X5Y84          FDRE                                         r  xvga1/vcount_reg[9]/C
                         clock pessimism              0.240    -0.565    
    SLICE_X5Y84          FDRE (Hold_fdre_C_D)         0.092    -0.473    xvga1/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 display/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/seg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.190ns (50.064%)  route 0.190ns (49.936%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.605    -0.559    display/clk_out2
    SLICE_X0Y97          FDRE                                         r  display/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  display/counter_reg[12]/Q
                         net (fo=15, routed)          0.190    -0.229    display/p_0_in[1]
    SLICE_X1Y95          LUT3 (Prop_lut3_I0_O)        0.049    -0.180 r  display/seg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    display/seg[6]_i_1_n_0
    SLICE_X1Y95          FDRE                                         r  display/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.877    -0.796    display/clk_out2
    SLICE_X1Y95          FDRE                                         r  display/seg_reg[6]/C
                         clock pessimism              0.252    -0.544    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.107    -0.437    display/seg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.183ns (50.086%)  route 0.182ns (49.914%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.568    -0.596    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  xvga1/hcount_reg[8]/Q
                         net (fo=10, routed)          0.182    -0.273    xvga1/hcount[8]
    SLICE_X9Y81          LUT5 (Prop_lut5_I3_O)        0.042    -0.231 r  xvga1/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    xvga1/p_0_in[9]
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.837    -0.836    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[9]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X9Y81          FDRE (Hold_fdre_C_D)         0.107    -0.489    xvga1/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clockgen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y30     bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y18   clockgen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y94      display/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y96      display/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y96      display/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y97      display/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y97      display/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y94      display/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y94      display/counter_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y83      hsync_delay_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y83      hsync_delay_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y83      vsync_delay_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y83      vsync_delay_reg[1]_srl2/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y94      display/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y96      display/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y96      display/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y94      display/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y94      display/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y94      display/counter_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y83      hsync_delay_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y83      hsync_delay_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y83      vsync_delay_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y83      vsync_delay_reg[1]_srl2/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y83      fft_plot/hheight_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y83      fft_plot/hheight_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y83      fft_plot/hheight_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y83      fft_plot/hheight_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y83      fft_plot/hheight_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y83      fft_plot/hheight_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       59.167ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             59.167ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.718ns (27.362%)  route 1.906ns (72.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.900    -0.640    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.419    -0.221 f  adc_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           1.086     0.865    adc_inst/cnt_reg[2]
    SLICE_X1Y47          LUT5 (Prop_lut5_I1_O)        0.299     1.164 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820     1.984    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[10]/C
                         clock pessimism              0.584    61.835    
                         clock uncertainty           -0.160    61.675    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    61.151    adc_inst/serial_data_reg[10]
  -------------------------------------------------------------------
                         required time                         61.151    
                         arrival time                          -1.984    
  -------------------------------------------------------------------
                         slack                                 59.167    

Slack (MET) :             59.167ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.718ns (27.362%)  route 1.906ns (72.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.900    -0.640    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.419    -0.221 f  adc_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           1.086     0.865    adc_inst/cnt_reg[2]
    SLICE_X1Y47          LUT5 (Prop_lut5_I1_O)        0.299     1.164 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820     1.984    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[11]/C
                         clock pessimism              0.584    61.835    
                         clock uncertainty           -0.160    61.675    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    61.151    adc_inst/serial_data_reg[11]
  -------------------------------------------------------------------
                         required time                         61.151    
                         arrival time                          -1.984    
  -------------------------------------------------------------------
                         slack                                 59.167    

Slack (MET) :             59.167ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.718ns (27.362%)  route 1.906ns (72.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.900    -0.640    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.419    -0.221 f  adc_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           1.086     0.865    adc_inst/cnt_reg[2]
    SLICE_X1Y47          LUT5 (Prop_lut5_I1_O)        0.299     1.164 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820     1.984    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[5]/C
                         clock pessimism              0.584    61.835    
                         clock uncertainty           -0.160    61.675    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    61.151    adc_inst/serial_data_reg[5]
  -------------------------------------------------------------------
                         required time                         61.151    
                         arrival time                          -1.984    
  -------------------------------------------------------------------
                         slack                                 59.167    

Slack (MET) :             59.167ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.718ns (27.362%)  route 1.906ns (72.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.900    -0.640    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.419    -0.221 f  adc_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           1.086     0.865    adc_inst/cnt_reg[2]
    SLICE_X1Y47          LUT5 (Prop_lut5_I1_O)        0.299     1.164 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820     1.984    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[6]/C
                         clock pessimism              0.584    61.835    
                         clock uncertainty           -0.160    61.675    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    61.151    adc_inst/serial_data_reg[6]
  -------------------------------------------------------------------
                         required time                         61.151    
                         arrival time                          -1.984    
  -------------------------------------------------------------------
                         slack                                 59.167    

Slack (MET) :             59.167ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.718ns (27.362%)  route 1.906ns (72.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.900    -0.640    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.419    -0.221 f  adc_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           1.086     0.865    adc_inst/cnt_reg[2]
    SLICE_X1Y47          LUT5 (Prop_lut5_I1_O)        0.299     1.164 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820     1.984    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[7]/C
                         clock pessimism              0.584    61.835    
                         clock uncertainty           -0.160    61.675    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    61.151    adc_inst/serial_data_reg[7]
  -------------------------------------------------------------------
                         required time                         61.151    
                         arrival time                          -1.984    
  -------------------------------------------------------------------
                         slack                                 59.167    

Slack (MET) :             59.167ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.718ns (27.362%)  route 1.906ns (72.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.900    -0.640    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.419    -0.221 f  adc_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           1.086     0.865    adc_inst/cnt_reg[2]
    SLICE_X1Y47          LUT5 (Prop_lut5_I1_O)        0.299     1.164 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820     1.984    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[8]/C
                         clock pessimism              0.584    61.835    
                         clock uncertainty           -0.160    61.675    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    61.151    adc_inst/serial_data_reg[8]
  -------------------------------------------------------------------
                         required time                         61.151    
                         arrival time                          -1.984    
  -------------------------------------------------------------------
                         slack                                 59.167    

Slack (MET) :             59.167ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.718ns (27.362%)  route 1.906ns (72.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.900    -0.640    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.419    -0.221 f  adc_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           1.086     0.865    adc_inst/cnt_reg[2]
    SLICE_X1Y47          LUT5 (Prop_lut5_I1_O)        0.299     1.164 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820     1.984    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[9]/C
                         clock pessimism              0.584    61.835    
                         clock uncertainty           -0.160    61.675    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    61.151    adc_inst/serial_data_reg[9]
  -------------------------------------------------------------------
                         required time                         61.151    
                         arrival time                          -1.984    
  -------------------------------------------------------------------
                         slack                                 59.167    

Slack (MET) :             59.191ns  (required time - arrival time)
  Source:                 decimator_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            decimator_0/data_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 0.718ns (24.632%)  route 2.197ns (75.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 61.245 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.898    -0.642    decimator_0/CLK
    SLICE_X5Y44          FDRE                                         r  decimator_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.419    -0.223 r  decimator_0/count_reg[2]/Q
                         net (fo=4, routed)           0.887     0.664    decimator_0/count_reg_n_0_[2]
    SLICE_X5Y44          LUT6 (Prop_lut6_I2_O)        0.299     0.963 r  decimator_0/bram1_i_1/O
                         net (fo=26, routed)          1.310     2.273    decimator_0/fft_ce
    SLICE_X7Y37          FDRE                                         r  decimator_0/data_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.766    61.245    decimator_0/CLK
    SLICE_X7Y37          FDRE                                         r  decimator_0/data_out_reg[2]/C
                         clock pessimism              0.584    61.829    
                         clock uncertainty           -0.160    61.669    
    SLICE_X7Y37          FDRE (Setup_fdre_C_CE)      -0.205    61.464    decimator_0/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         61.464    
                         arrival time                          -2.273    
  -------------------------------------------------------------------
                         slack                                 59.191    

Slack (MET) :             59.200ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.591ns  (logic 0.718ns (27.708%)  route 1.873ns (72.292%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.900    -0.640    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.419    -0.221 f  adc_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           1.086     0.865    adc_inst/cnt_reg[2]
    SLICE_X1Y47          LUT5 (Prop_lut5_I1_O)        0.299     1.164 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.787     1.952    adc_inst/serial_data
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[0]/C
                         clock pessimism              0.584    61.835    
                         clock uncertainty           -0.160    61.675    
    SLICE_X2Y47          FDRE (Setup_fdre_C_R)       -0.524    61.151    adc_inst/serial_data_reg[0]
  -------------------------------------------------------------------
                         required time                         61.151    
                         arrival time                          -1.952    
  -------------------------------------------------------------------
                         slack                                 59.200    

Slack (MET) :             59.200ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.591ns  (logic 0.718ns (27.708%)  route 1.873ns (72.292%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.900    -0.640    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.419    -0.221 f  adc_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           1.086     0.865    adc_inst/cnt_reg[2]
    SLICE_X1Y47          LUT5 (Prop_lut5_I1_O)        0.299     1.164 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.787     1.952    adc_inst/serial_data
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[1]/C
                         clock pessimism              0.584    61.835    
                         clock uncertainty           -0.160    61.675    
    SLICE_X2Y47          FDRE (Setup_fdre_C_R)       -0.524    61.151    adc_inst/serial_data_reg[1]
  -------------------------------------------------------------------
                         required time                         61.151    
                         arrival time                          -1.952    
  -------------------------------------------------------------------
                         slack                                 59.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.760%)  route 0.120ns (42.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.671    -0.493    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  adc_inst/serial_data_reg[2]/Q
                         net (fo=2, routed)           0.120    -0.209    adc_inst/p_1_in[3]
    SLICE_X2Y46          FDRE                                         r  adc_inst/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.947    -0.726    adc_inst/CLK
    SLICE_X2Y46          FDRE                                         r  adc_inst/data_reg[2]/C
                         clock pessimism              0.249    -0.478    
    SLICE_X2Y46          FDRE (Hold_fdre_C_D)         0.063    -0.415    adc_inst/data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.671    -0.493    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  adc_inst/serial_data_reg[1]/Q
                         net (fo=2, routed)           0.122    -0.207    adc_inst/p_1_in[2]
    SLICE_X2Y46          FDRE                                         r  adc_inst/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.947    -0.726    adc_inst/CLK
    SLICE_X2Y46          FDRE                                         r  adc_inst/data_reg[1]/C
                         clock pessimism              0.249    -0.478    
    SLICE_X2Y46          FDRE (Hold_fdre_C_D)         0.052    -0.426    adc_inst/data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.354%)  route 0.117ns (41.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.671    -0.493    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  adc_inst/serial_data_reg[6]/Q
                         net (fo=2, routed)           0.117    -0.212    adc_inst/p_1_in[7]
    SLICE_X3Y48          FDRE                                         r  adc_inst/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X3Y48          FDRE                                         r  adc_inst/data_reg[6]/C
                         clock pessimism              0.246    -0.480    
    SLICE_X3Y48          FDRE (Hold_fdre_C_D)         0.047    -0.433    adc_inst/data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.671    -0.493    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  adc_inst/serial_data_reg[6]/Q
                         net (fo=2, routed)           0.121    -0.208    adc_inst/p_1_in[7]
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[7]/C
                         clock pessimism              0.233    -0.493    
    SLICE_X2Y48          FDRE (Hold_fdre_C_D)         0.060    -0.433    adc_inst/serial_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 adc_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.671    -0.493    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  adc_inst/cnt_reg[3]/Q
                         net (fo=6, routed)           0.170    -0.181    adc_inst/cnt_reg[3]
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.045    -0.136 r  adc_inst/ready_i_1/O
                         net (fo=1, routed)           0.000    -0.136    adc_inst/ready_i_1_n_0
    SLICE_X1Y47          FDRE                                         r  adc_inst/ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X1Y47          FDRE                                         r  adc_inst/ready_reg/C
                         clock pessimism              0.246    -0.480    
    SLICE_X1Y47          FDRE (Hold_fdre_C_D)         0.091    -0.389    adc_inst/ready_reg
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.368%)  route 0.155ns (48.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.671    -0.493    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  adc_inst/serial_data_reg[3]/Q
                         net (fo=2, routed)           0.155    -0.173    adc_inst/p_1_in[4]
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[4]/C
                         clock pessimism              0.233    -0.493    
    SLICE_X2Y47          FDRE (Hold_fdre_C_D)         0.060    -0.433    adc_inst/serial_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 adc_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.183ns (48.464%)  route 0.195ns (51.536%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.671    -0.493    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  adc_inst/cnt_reg[1]/Q
                         net (fo=7, routed)           0.195    -0.157    adc_inst/cnt_reg[1]
    SLICE_X0Y47          LUT3 (Prop_lut3_I1_O)        0.042    -0.115 r  adc_inst/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.115    adc_inst/p_0_in[2]
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[2]/C
                         clock pessimism              0.233    -0.493    
    SLICE_X0Y47          FDRE (Hold_fdre_C_D)         0.107    -0.386    adc_inst/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 adc_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.314%)  route 0.184ns (49.686%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.671    -0.493    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  adc_inst/cnt_reg[1]/Q
                         net (fo=7, routed)           0.184    -0.168    adc_inst/cnt_reg[1]
    SLICE_X0Y47          LUT4 (Prop_lut4_I0_O)        0.045    -0.123 r  adc_inst/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.123    adc_inst/p_0_in[3]
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[3]/C
                         clock pessimism              0.233    -0.493    
    SLICE_X0Y47          FDRE (Hold_fdre_C_D)         0.092    -0.401    adc_inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.343%)  route 0.182ns (52.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.671    -0.493    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  adc_inst/serial_data_reg[1]/Q
                         net (fo=2, routed)           0.182    -0.146    adc_inst/p_1_in[2]
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[2]/C
                         clock pessimism              0.233    -0.493    
    SLICE_X2Y47          FDRE (Hold_fdre_C_D)         0.063    -0.430    adc_inst/serial_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 adc_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.870%)  route 0.195ns (51.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.671    -0.493    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  adc_inst/cnt_reg[1]/Q
                         net (fo=7, routed)           0.195    -0.157    adc_inst/cnt_reg[1]
    SLICE_X0Y47          LUT2 (Prop_lut2_I1_O)        0.045    -0.112 r  adc_inst/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.112    adc_inst/p_0_in[1]
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[1]/C
                         clock pessimism              0.233    -0.493    
    SLICE_X0Y47          FDRE (Hold_fdre_C_D)         0.091    -0.402    adc_inst/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { clockgen/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         62.500      60.345     BUFGCTRL_X0Y16   clockgen/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         62.500      61.251     MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X0Y47      adc_inst/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X0Y47      adc_inst/cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X0Y47      adc_inst/cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X0Y47      adc_inst/cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X2Y46      adc_inst/data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X3Y48      adc_inst/data_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X3Y48      adc_inst/data_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X2Y46      adc_inst/data_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       62.500      150.860    MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y46      adc_inst/data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y46      adc_inst/data_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y46      adc_inst/data_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y46      adc_inst/data_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y46      adc_inst/data_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X5Y44      decimator_0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X5Y44      decimator_0/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X5Y44      decimator_0/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X5Y44      decimator_0/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X5Y44      decimator_0/count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X0Y47      adc_inst/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X0Y47      adc_inst/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X0Y47      adc_inst/cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X0Y47      adc_inst/cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y46      adc_inst/data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y46      adc_inst/data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X3Y48      adc_inst/data_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X3Y48      adc_inst/data_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y46      adc_inst/data_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y46      adc_inst/data_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clockgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y19   clockgen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.165ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.558ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.165ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][26]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.697ns  (logic 0.518ns (7.735%)  route 6.179ns (92.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.123 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.724    -0.816    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X2Y57          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.179     5.881    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/ce
    SLICE_X10Y50         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][26]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.528     8.123    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X10Y50         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][26]_srl32/CLK
                         clock pessimism              0.559     8.683    
                         clock uncertainty           -0.119     8.563    
    SLICE_X10Y50         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.046    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                          8.046    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  2.165    

Slack (MET) :             2.165ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][27]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.697ns  (logic 0.518ns (7.735%)  route 6.179ns (92.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.123 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.724    -0.816    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X2Y57          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.179     5.881    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/ce
    SLICE_X10Y50         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][27]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.528     8.123    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X10Y50         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][27]_srl32/CLK
                         clock pessimism              0.559     8.683    
                         clock uncertainty           -0.119     8.563    
    SLICE_X10Y50         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.046    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                          8.046    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  2.165    

Slack (MET) :             2.165ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[60][26]_srl29/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.697ns  (logic 0.518ns (7.735%)  route 6.179ns (92.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.123 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.724    -0.816    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X2Y57          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.179     5.881    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/ce
    SLICE_X10Y50         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[60][26]_srl29/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.528     8.123    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X10Y50         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[60][26]_srl29/CLK
                         clock pessimism              0.559     8.683    
                         clock uncertainty           -0.119     8.563    
    SLICE_X10Y50         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.046    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[60][26]_srl29
  -------------------------------------------------------------------
                         required time                          8.046    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  2.165    

Slack (MET) :             2.165ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[60][27]_srl29/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.697ns  (logic 0.518ns (7.735%)  route 6.179ns (92.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.123 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.724    -0.816    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X2Y57          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.179     5.881    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/ce
    SLICE_X10Y50         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[60][27]_srl29/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.528     8.123    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X10Y50         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[60][27]_srl29/CLK
                         clock pessimism              0.559     8.683    
                         clock uncertainty           -0.119     8.563    
    SLICE_X10Y50         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.046    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[60][27]_srl29
  -------------------------------------------------------------------
                         required time                          8.046    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  2.165    

Slack (MET) :             2.191ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][6]_srl29/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.661ns  (logic 0.518ns (7.777%)  route 6.143ns (92.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.113 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.724    -0.816    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X2Y57          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.143     5.845    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/ce
    SLICE_X30Y59         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][6]_srl29/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.518     8.113    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X30Y59         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][6]_srl29/CLK
                         clock pessimism              0.559     8.673    
                         clock uncertainty           -0.119     8.553    
    SLICE_X30Y59         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.036    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][6]_srl29
  -------------------------------------------------------------------
                         required time                          8.036    
                         arrival time                          -5.845    
  -------------------------------------------------------------------
                         slack                                  2.191    

Slack (MET) :             2.191ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][7]_srl29/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.661ns  (logic 0.518ns (7.777%)  route 6.143ns (92.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.113 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.724    -0.816    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X2Y57          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.143     5.845    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/ce
    SLICE_X30Y59         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][7]_srl29/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.518     8.113    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X30Y59         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][7]_srl29/CLK
                         clock pessimism              0.559     8.673    
                         clock uncertainty           -0.119     8.553    
    SLICE_X30Y59         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.036    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][7]_srl29
  -------------------------------------------------------------------
                         required time                          8.036    
                         arrival time                          -5.845    
  -------------------------------------------------------------------
                         slack                                  2.191    

Slack (MET) :             2.191ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][8]_srl29/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.661ns  (logic 0.518ns (7.777%)  route 6.143ns (92.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.113 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.724    -0.816    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X2Y57          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.143     5.845    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/ce
    SLICE_X30Y59         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][8]_srl29/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.518     8.113    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X30Y59         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][8]_srl29/CLK
                         clock pessimism              0.559     8.673    
                         clock uncertainty           -0.119     8.553    
    SLICE_X30Y59         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.036    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][8]_srl29
  -------------------------------------------------------------------
                         required time                          8.036    
                         arrival time                          -5.845    
  -------------------------------------------------------------------
                         slack                                  2.191    

Slack (MET) :             2.191ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][9]_srl29/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.661ns  (logic 0.518ns (7.777%)  route 6.143ns (92.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.113 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.724    -0.816    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X2Y57          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.143     5.845    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/ce
    SLICE_X30Y59         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][9]_srl29/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.518     8.113    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X30Y59         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][9]_srl29/CLK
                         clock pessimism              0.559     8.673    
                         clock uncertainty           -0.119     8.553    
    SLICE_X30Y59         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.036    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][9]_srl29
  -------------------------------------------------------------------
                         required time                          8.036    
                         arrival time                          -5.845    
  -------------------------------------------------------------------
                         slack                                  2.191    

Slack (MET) :             2.194ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.659ns  (logic 0.518ns (7.779%)  route 6.141ns (92.221%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.114 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.724    -0.816    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X2Y57          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.141     5.843    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/ce_w2c
    SLICE_X30Y58         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.519     8.114    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/aclk
    SLICE_X30Y58         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CLK
                         clock pessimism              0.559     8.674    
                         clock uncertainty           -0.119     8.554    
    SLICE_X30Y58         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.037    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0
  -------------------------------------------------------------------
                         required time                          8.037    
                         arrival time                          -5.843    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.194ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.659ns  (logic 0.518ns (7.779%)  route 6.141ns (92.221%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.114 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.724    -0.816    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X2Y57          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.141     5.843    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/ce_w2c
    SLICE_X30Y58         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.519     8.114    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/aclk
    SLICE_X30Y58         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/CLK
                         clock pessimism              0.559     8.674    
                         clock uncertainty           -0.119     8.554    
    SLICE_X30Y58         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.037    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1
  -------------------------------------------------------------------
                         required time                          8.037    
                         arrival time                          -5.843    
  -------------------------------------------------------------------
                         slack                                  2.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[8].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.571    -0.593    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/aclk
    SLICE_X12Y63         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[8].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[8].ff/Q
                         net (fo=1, routed)           0.099    -0.330    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_fdre1_0[8]
    SLICE_X14Y64         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.841    -0.832    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X14Y64         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CLK
                         clock pessimism              0.254    -0.578    
    SLICE_X14Y64         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.461    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[0].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.573    -0.591    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/aclk
    SLICE_X12Y61         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[0].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[0].ff/Q
                         net (fo=1, routed)           0.099    -0.328    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_fdre1_0[0]
    SLICE_X14Y62         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.842    -0.831    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X14Y62         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CLK
                         clock pessimism              0.254    -0.577    
    SLICE_X14Y62         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.460    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][22]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.453%)  route 0.148ns (53.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.576    -0.588    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X15Y52         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[5]/Q
                         net (fo=1, routed)           0.148    -0.313    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[22]
    SLICE_X14Y52         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][22]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.847    -0.826    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X14Y52         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][22]_srl29/CLK
                         clock pessimism              0.251    -0.575    
    SLICE_X14Y52         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130    -0.445    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][22]_srl29
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.453%)  route 0.148ns (53.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.641    -0.523    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X9Y45          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.128    -0.395 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[1]/Q
                         net (fo=1, routed)           0.148    -0.247    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[19]
    SLICE_X8Y45          SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][19]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.916    -0.757    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X8Y45          SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][19]_srl32/CLK
                         clock pessimism              0.248    -0.510    
    SLICE_X8Y45          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130    -0.380    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.569    -0.595    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X15Y67         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=1, routed)           0.116    -0.338    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_A/D[4]
    SLICE_X14Y66         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.839    -0.834    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_A/aclk
    SLICE_X14Y66         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CLK
                         clock pessimism              0.254    -0.580    
    SLICE_X14Y66         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.471    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.595    -0.569    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X5Y69          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=1, routed)           0.100    -0.328    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/out_commutator_A/D[3]
    SLICE_X6Y70          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.863    -0.810    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/out_commutator_A/aclk
    SLICE_X6Y70          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/CLK
                         clock pessimism              0.254    -0.556    
    SLICE_X6Y70          SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.462    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.663    -0.501    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X7Y17          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=1, routed)           0.087    -0.273    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[16]_0[4]
    SLICE_X6Y17          LUT2 (Prop_lut2_I0_O)        0.045    -0.228 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[2].mlut0/O
                         net (fo=1, routed)           0.000    -0.228    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/qi[4]
    SLICE_X6Y17          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.938    -0.735    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X6Y17          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[4]/C
                         clock pessimism              0.248    -0.488    
    SLICE_X6Y17          FDRE (Hold_fdre_C_D)         0.120    -0.368    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.664    -0.500    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X7Y16          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.272    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[16]_0[0]
    SLICE_X6Y16          LUT2 (Prop_lut2_I0_O)        0.045    -0.227 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[0].mlut0/O
                         net (fo=1, routed)           0.000    -0.227    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/qi[0]
    SLICE_X6Y16          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.939    -0.734    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X6Y16          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/C
                         clock pessimism              0.248    -0.487    
    SLICE_X6Y16          FDRE (Hold_fdre_C_D)         0.120    -0.367    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.658    -0.506    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X3Y23          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.278    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/out[0]
    SLICE_X2Y23          LUT3 (Prop_lut3_I1_O)        0.045    -0.233 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[0].mlut0/O
                         net (fo=1, routed)           0.000    -0.233    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/qi[0]
    SLICE_X2Y23          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.932    -0.741    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X2Y23          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/C
                         clock pessimism              0.249    -0.493    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.120    -0.373    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][9]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.128ns (44.657%)  route 0.159ns (55.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.570    -0.594    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X33Y58         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[9]/Q
                         net (fo=1, routed)           0.159    -0.308    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[9]
    SLICE_X30Y59         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][9]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.841    -0.832    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X30Y59         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][9]_srl29/CLK
                         clock pessimism              0.254    -0.578    
    SLICE_X30Y59         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130    -0.448    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][9]_srl29
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 4.808 }
Period(ns):         9.615
Sources:            { clockgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         9.615       7.039      RAMB36_X0Y7      bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.615       7.039      RAMB36_X0Y7      bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         9.615       7.039      RAMB36_X0Y10     bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.615       7.039      RAMB36_X0Y10     bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.615       7.039      RAMB18_X0Y30     bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.615       7.039      RAMB18_X0Y16     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/sin_pre_read_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.615       7.039      RAMB18_X0Y16     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/sin_pre_read_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.615       7.039      RAMB18_X0Y10     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/sin_pre_read_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.615       7.039      RAMB18_X0Y10     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/sin_pre_read_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.615       7.039      RAMB18_X0Y17     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.615       203.745    MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X42Y49     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X42Y49     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_10_10/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X42Y49     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_11_11/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X42Y49     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_12_12/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X42Y50     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_7_7/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X42Y50     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_8_8/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X42Y50     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_9_9/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X42Y50     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X38Y49     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_10_10/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X38Y49     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_11_11/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X38Y49     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_10_10/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X38Y49     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_11_11/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X38Y49     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_12_12/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X38Y49     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_13_13/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X38Y50     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_7_7/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X38Y50     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_8_8/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X38Y50     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_9_9/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X42Y49     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X42Y49     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X42Y49     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_10_10/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       10.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.426ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 0.964ns (21.697%)  route 3.479ns (78.303%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 13.960 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.635    -0.905    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.419    -0.486 f  xvga1/hcount_reg[7]/Q
                         net (fo=11, routed)          0.837     0.351    xvga1/hcount[7]
    SLICE_X9Y82          LUT4 (Prop_lut4_I2_O)        0.297     0.648 r  xvga1/hcount[10]_i_3/O
                         net (fo=2, routed)           0.821     1.469    xvga1/hcount[10]_i_3_n_0
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.124     1.593 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.434     3.027    xvga1/hreset
    SLICE_X5Y83          LUT2 (Prop_lut2_I0_O)        0.124     3.151 r  xvga1/vcount[5]_i_1/O
                         net (fo=2, routed)           0.387     3.538    xvga1/vcount0
    SLICE_X5Y83          FDRE                                         r  xvga1/vcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.596    13.960    xvga1/clk_out2
    SLICE_X5Y83          FDRE                                         r  xvga1/vcount_reg[0]/C
                         clock pessimism              0.559    14.520    
                         clock uncertainty           -0.127    14.393    
    SLICE_X5Y83          FDRE (Setup_fdre_C_R)       -0.429    13.964    xvga1/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                         13.964    
                         arrival time                          -3.538    
  -------------------------------------------------------------------
                         slack                                 10.426    

Slack (MET) :             10.426ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 0.964ns (21.697%)  route 3.479ns (78.303%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 13.960 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.635    -0.905    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.419    -0.486 f  xvga1/hcount_reg[7]/Q
                         net (fo=11, routed)          0.837     0.351    xvga1/hcount[7]
    SLICE_X9Y82          LUT4 (Prop_lut4_I2_O)        0.297     0.648 r  xvga1/hcount[10]_i_3/O
                         net (fo=2, routed)           0.821     1.469    xvga1/hcount[10]_i_3_n_0
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.124     1.593 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.434     3.027    xvga1/hreset
    SLICE_X5Y83          LUT2 (Prop_lut2_I0_O)        0.124     3.151 r  xvga1/vcount[5]_i_1/O
                         net (fo=2, routed)           0.387     3.538    xvga1/vcount0
    SLICE_X5Y83          FDRE                                         r  xvga1/vcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.596    13.960    xvga1/clk_out2
    SLICE_X5Y83          FDRE                                         r  xvga1/vcount_reg[5]/C
                         clock pessimism              0.559    14.520    
                         clock uncertainty           -0.127    14.393    
    SLICE_X5Y83          FDRE (Setup_fdre_C_R)       -0.429    13.964    xvga1/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                         13.964    
                         arrival time                          -3.538    
  -------------------------------------------------------------------
                         slack                                 10.426    

Slack (MET) :             11.118ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.840ns (22.637%)  route 2.871ns (77.363%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 13.878 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.635    -0.905    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.419    -0.486 f  xvga1/hcount_reg[7]/Q
                         net (fo=11, routed)          0.837     0.351    xvga1/hcount[7]
    SLICE_X9Y82          LUT4 (Prop_lut4_I2_O)        0.297     0.648 r  xvga1/hcount[10]_i_3/O
                         net (fo=2, routed)           0.821     1.469    xvga1/hcount[10]_i_3_n_0
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.124     1.593 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.213     2.806    xvga1/hreset
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.514    13.878    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[0]/C
                         clock pessimism              0.601    14.480    
                         clock uncertainty           -0.127    14.353    
    SLICE_X9Y81          FDRE (Setup_fdre_C_R)       -0.429    13.924    xvga1/hcount_reg[0]
  -------------------------------------------------------------------
                         required time                         13.924    
                         arrival time                          -2.806    
  -------------------------------------------------------------------
                         slack                                 11.118    

Slack (MET) :             11.118ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.840ns (22.637%)  route 2.871ns (77.363%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 13.878 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.635    -0.905    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.419    -0.486 f  xvga1/hcount_reg[7]/Q
                         net (fo=11, routed)          0.837     0.351    xvga1/hcount[7]
    SLICE_X9Y82          LUT4 (Prop_lut4_I2_O)        0.297     0.648 r  xvga1/hcount[10]_i_3/O
                         net (fo=2, routed)           0.821     1.469    xvga1/hcount[10]_i_3_n_0
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.124     1.593 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.213     2.806    xvga1/hreset
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.514    13.878    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[1]/C
                         clock pessimism              0.601    14.480    
                         clock uncertainty           -0.127    14.353    
    SLICE_X9Y81          FDRE (Setup_fdre_C_R)       -0.429    13.924    xvga1/hcount_reg[1]
  -------------------------------------------------------------------
                         required time                         13.924    
                         arrival time                          -2.806    
  -------------------------------------------------------------------
                         slack                                 11.118    

Slack (MET) :             11.118ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.840ns (22.637%)  route 2.871ns (77.363%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 13.878 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.635    -0.905    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.419    -0.486 f  xvga1/hcount_reg[7]/Q
                         net (fo=11, routed)          0.837     0.351    xvga1/hcount[7]
    SLICE_X9Y82          LUT4 (Prop_lut4_I2_O)        0.297     0.648 r  xvga1/hcount[10]_i_3/O
                         net (fo=2, routed)           0.821     1.469    xvga1/hcount[10]_i_3_n_0
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.124     1.593 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.213     2.806    xvga1/hreset
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.514    13.878    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[2]/C
                         clock pessimism              0.601    14.480    
                         clock uncertainty           -0.127    14.353    
    SLICE_X9Y81          FDRE (Setup_fdre_C_R)       -0.429    13.924    xvga1/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                         13.924    
                         arrival time                          -2.806    
  -------------------------------------------------------------------
                         slack                                 11.118    

Slack (MET) :             11.118ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.840ns (22.637%)  route 2.871ns (77.363%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 13.878 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.635    -0.905    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.419    -0.486 f  xvga1/hcount_reg[7]/Q
                         net (fo=11, routed)          0.837     0.351    xvga1/hcount[7]
    SLICE_X9Y82          LUT4 (Prop_lut4_I2_O)        0.297     0.648 r  xvga1/hcount[10]_i_3/O
                         net (fo=2, routed)           0.821     1.469    xvga1/hcount[10]_i_3_n_0
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.124     1.593 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.213     2.806    xvga1/hreset
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.514    13.878    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[5]/C
                         clock pessimism              0.601    14.480    
                         clock uncertainty           -0.127    14.353    
    SLICE_X9Y81          FDRE (Setup_fdre_C_R)       -0.429    13.924    xvga1/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                         13.924    
                         arrival time                          -2.806    
  -------------------------------------------------------------------
                         slack                                 11.118    

Slack (MET) :             11.118ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.840ns (22.637%)  route 2.871ns (77.363%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 13.878 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.635    -0.905    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.419    -0.486 f  xvga1/hcount_reg[7]/Q
                         net (fo=11, routed)          0.837     0.351    xvga1/hcount[7]
    SLICE_X9Y82          LUT4 (Prop_lut4_I2_O)        0.297     0.648 r  xvga1/hcount[10]_i_3/O
                         net (fo=2, routed)           0.821     1.469    xvga1/hcount[10]_i_3_n_0
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.124     1.593 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.213     2.806    xvga1/hreset
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.514    13.878    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[6]/C
                         clock pessimism              0.601    14.480    
                         clock uncertainty           -0.127    14.353    
    SLICE_X9Y81          FDRE (Setup_fdre_C_R)       -0.429    13.924    xvga1/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                         13.924    
                         arrival time                          -2.806    
  -------------------------------------------------------------------
                         slack                                 11.118    

Slack (MET) :             11.118ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.840ns (22.637%)  route 2.871ns (77.363%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 13.878 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.635    -0.905    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.419    -0.486 f  xvga1/hcount_reg[7]/Q
                         net (fo=11, routed)          0.837     0.351    xvga1/hcount[7]
    SLICE_X9Y82          LUT4 (Prop_lut4_I2_O)        0.297     0.648 r  xvga1/hcount[10]_i_3/O
                         net (fo=2, routed)           0.821     1.469    xvga1/hcount[10]_i_3_n_0
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.124     1.593 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.213     2.806    xvga1/hreset
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.514    13.878    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[7]/C
                         clock pessimism              0.601    14.480    
                         clock uncertainty           -0.127    14.353    
    SLICE_X9Y81          FDRE (Setup_fdre_C_R)       -0.429    13.924    xvga1/hcount_reg[7]
  -------------------------------------------------------------------
                         required time                         13.924    
                         arrival time                          -2.806    
  -------------------------------------------------------------------
                         slack                                 11.118    

Slack (MET) :             11.118ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.840ns (22.637%)  route 2.871ns (77.363%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 13.878 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.635    -0.905    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.419    -0.486 f  xvga1/hcount_reg[7]/Q
                         net (fo=11, routed)          0.837     0.351    xvga1/hcount[7]
    SLICE_X9Y82          LUT4 (Prop_lut4_I2_O)        0.297     0.648 r  xvga1/hcount[10]_i_3/O
                         net (fo=2, routed)           0.821     1.469    xvga1/hcount[10]_i_3_n_0
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.124     1.593 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.213     2.806    xvga1/hreset
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.514    13.878    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[8]/C
                         clock pessimism              0.601    14.480    
                         clock uncertainty           -0.127    14.353    
    SLICE_X9Y81          FDRE (Setup_fdre_C_R)       -0.429    13.924    xvga1/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                         13.924    
                         arrival time                          -2.806    
  -------------------------------------------------------------------
                         slack                                 11.118    

Slack (MET) :             11.118ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.840ns (22.637%)  route 2.871ns (77.363%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 13.878 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.635    -0.905    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.419    -0.486 f  xvga1/hcount_reg[7]/Q
                         net (fo=11, routed)          0.837     0.351    xvga1/hcount[7]
    SLICE_X9Y82          LUT4 (Prop_lut4_I2_O)        0.297     0.648 r  xvga1/hcount[10]_i_3/O
                         net (fo=2, routed)           0.821     1.469    xvga1/hcount[10]_i_3_n_0
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.124     1.593 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.213     2.806    xvga1/hreset
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.514    13.878    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[9]/C
                         clock pessimism              0.601    14.480    
                         clock uncertainty           -0.127    14.353    
    SLICE_X9Y81          FDRE (Setup_fdre_C_R)       -0.429    13.924    xvga1/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                         13.924    
                         arrival time                          -2.806    
  -------------------------------------------------------------------
                         slack                                 11.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 display/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/strobe_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.208%)  route 0.110ns (36.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.605    -0.559    display/clk_out2
    SLICE_X0Y97          FDRE                                         r  display/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  display/counter_reg[12]/Q
                         net (fo=15, routed)          0.110    -0.308    display/p_0_in[1]
    SLICE_X1Y97          LUT3 (Prop_lut3_I0_O)        0.048    -0.260 r  display/strobe[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    display/strobe[6]_i_1_n_0
    SLICE_X1Y97          FDRE                                         r  display/strobe_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.878    -0.795    display/clk_out2
    SLICE_X1Y97          FDRE                                         r  display/strobe_reg[6]/C
                         clock pessimism              0.249    -0.546    
    SLICE_X1Y97          FDRE (Hold_fdre_C_D)         0.107    -0.439    display/strobe_reg[6]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 display/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/strobe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.835%)  route 0.110ns (37.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.605    -0.559    display/clk_out2
    SLICE_X0Y97          FDRE                                         r  display/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 f  display/counter_reg[12]/Q
                         net (fo=15, routed)          0.110    -0.308    display/p_0_in[1]
    SLICE_X1Y97          LUT3 (Prop_lut3_I2_O)        0.045    -0.263 r  display/strobe[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    display/strobe[0]_i_1_n_0
    SLICE_X1Y97          FDRE                                         r  display/strobe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.878    -0.795    display/clk_out2
    SLICE_X1Y97          FDRE                                         r  display/strobe_reg[0]/C
                         clock pessimism              0.249    -0.546    
    SLICE_X1Y97          FDRE (Hold_fdre_C_D)         0.091    -0.455    display/strobe_reg[0]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.189ns (51.246%)  route 0.180ns (48.754%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.568    -0.596    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  xvga1/hcount_reg[0]/Q
                         net (fo=9, routed)           0.180    -0.275    xvga1/hcount[0]
    SLICE_X10Y82         LUT5 (Prop_lut5_I1_O)        0.048    -0.227 r  xvga1/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    xvga1/p_0_in[4]
    SLICE_X10Y82         FDRE                                         r  xvga1/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.838    -0.835    xvga1/clk_out2
    SLICE_X10Y82         FDRE                                         r  xvga1/hcount_reg[4]/C
                         clock pessimism              0.275    -0.560    
    SLICE_X10Y82         FDRE (Hold_fdre_C_D)         0.131    -0.429    xvga1/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.846%)  route 0.180ns (49.154%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.568    -0.596    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  xvga1/hcount_reg[0]/Q
                         net (fo=9, routed)           0.180    -0.275    xvga1/hcount[0]
    SLICE_X10Y82         LUT4 (Prop_lut4_I1_O)        0.045    -0.230 r  xvga1/hcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    xvga1/p_0_in[3]
    SLICE_X10Y82         FDRE                                         r  xvga1/hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.838    -0.835    xvga1/clk_out2
    SLICE_X10Y82         FDRE                                         r  xvga1/hcount_reg[3]/C
                         clock pessimism              0.275    -0.560    
    SLICE_X10Y82         FDRE (Hold_fdre_C_D)         0.120    -0.440    xvga1/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.498%)  route 0.154ns (42.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.569    -0.595    xvga1/clk_out2
    SLICE_X10Y82         FDRE                                         r  xvga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  xvga1/hcount_reg[3]/Q
                         net (fo=11, routed)          0.154    -0.277    xvga1/hcount[3]
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.045    -0.232 r  xvga1/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    xvga1/p_0_in[5]
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.837    -0.836    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[5]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X9Y81          FDRE (Hold_fdre_C_D)         0.092    -0.469    xvga1/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_plot/vheight_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.227ns (64.800%)  route 0.123ns (35.200%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.599    -0.565    xvga1/clk_out2
    SLICE_X5Y84          FDRE                                         r  xvga1/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.128    -0.437 f  xvga1/vcount_reg[6]/Q
                         net (fo=7, routed)           0.123    -0.314    xvga1/vcount[6]
    SLICE_X7Y83          LUT1 (Prop_lut1_I0_O)        0.099    -0.215 r  xvga1/vheight[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    fft_plot/vheight_reg[9]_0[6]
    SLICE_X7Y83          FDRE                                         r  fft_plot/vheight_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.867    -0.806    fft_plot/clk_out2
    SLICE_X7Y83          FDRE                                         r  fft_plot/vheight_reg[6]/C
                         clock pessimism              0.254    -0.552    
    SLICE_X7Y83          FDRE (Hold_fdre_C_D)         0.091    -0.461    fft_plot/vheight_reg[6]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.227ns (66.448%)  route 0.115ns (33.552%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.598    -0.566    xvga1/clk_out2
    SLICE_X5Y83          FDRE                                         r  xvga1/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  xvga1/vcount_reg[0]/Q
                         net (fo=10, routed)          0.115    -0.324    xvga1/vcount[0]
    SLICE_X5Y83          LUT6 (Prop_lut6_I2_O)        0.099    -0.225 r  xvga1/vcount[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.225    xvga1/p_0_in__0[5]
    SLICE_X5Y83          FDRE                                         r  xvga1/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.867    -0.806    xvga1/clk_out2
    SLICE_X5Y83          FDRE                                         r  xvga1/vcount_reg[5]/C
                         clock pessimism              0.240    -0.566    
    SLICE_X5Y83          FDRE (Hold_fdre_C_D)         0.091    -0.475    xvga1/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.226ns (65.814%)  route 0.117ns (34.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.599    -0.565    xvga1/clk_out2
    SLICE_X5Y84          FDRE                                         r  xvga1/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  xvga1/vcount_reg[8]/Q
                         net (fo=6, routed)           0.117    -0.320    xvga1/vcount_reg[8]_0[8]
    SLICE_X5Y84          LUT6 (Prop_lut6_I4_O)        0.098    -0.222 r  xvga1/vcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    xvga1/vcount[9]_i_1_n_0
    SLICE_X5Y84          FDRE                                         r  xvga1/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.868    -0.805    xvga1/clk_out2
    SLICE_X5Y84          FDRE                                         r  xvga1/vcount_reg[9]/C
                         clock pessimism              0.240    -0.565    
    SLICE_X5Y84          FDRE (Hold_fdre_C_D)         0.092    -0.473    xvga1/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 display/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/seg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.190ns (50.064%)  route 0.190ns (49.936%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.605    -0.559    display/clk_out2
    SLICE_X0Y97          FDRE                                         r  display/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  display/counter_reg[12]/Q
                         net (fo=15, routed)          0.190    -0.229    display/p_0_in[1]
    SLICE_X1Y95          LUT3 (Prop_lut3_I0_O)        0.049    -0.180 r  display/seg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    display/seg[6]_i_1_n_0
    SLICE_X1Y95          FDRE                                         r  display/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.877    -0.796    display/clk_out2
    SLICE_X1Y95          FDRE                                         r  display/seg_reg[6]/C
                         clock pessimism              0.252    -0.544    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.107    -0.437    display/seg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.183ns (50.086%)  route 0.182ns (49.914%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.568    -0.596    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  xvga1/hcount_reg[8]/Q
                         net (fo=10, routed)          0.182    -0.273    xvga1/hcount[8]
    SLICE_X9Y81          LUT5 (Prop_lut5_I3_O)        0.042    -0.231 r  xvga1/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    xvga1/p_0_in[9]
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.837    -0.836    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[9]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X9Y81          FDRE (Hold_fdre_C_D)         0.107    -0.489    xvga1/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clockgen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y30     bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y18   clockgen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y94      display/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y96      display/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y96      display/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y97      display/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y97      display/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y94      display/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y94      display/counter_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y83      hsync_delay_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y83      hsync_delay_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y83      vsync_delay_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y83      vsync_delay_reg[1]_srl2/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y94      display/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y96      display/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y96      display/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y94      display/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y94      display/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y94      display/counter_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y83      hsync_delay_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y83      hsync_delay_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y83      vsync_delay_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y83      vsync_delay_reg[1]_srl2/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y83      fft_plot/hheight_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y83      fft_plot/hheight_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y83      fft_plot/hheight_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y83      fft_plot/hheight_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y83      fft_plot/hheight_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y83      fft_plot/hheight_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       59.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             59.174ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.718ns (27.362%)  route 1.906ns (72.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.900    -0.640    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.419    -0.221 f  adc_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           1.086     0.865    adc_inst/cnt_reg[2]
    SLICE_X1Y47          LUT5 (Prop_lut5_I1_O)        0.299     1.164 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820     1.984    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[10]/C
                         clock pessimism              0.584    61.835    
                         clock uncertainty           -0.153    61.682    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    61.158    adc_inst/serial_data_reg[10]
  -------------------------------------------------------------------
                         required time                         61.158    
                         arrival time                          -1.984    
  -------------------------------------------------------------------
                         slack                                 59.174    

Slack (MET) :             59.174ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.718ns (27.362%)  route 1.906ns (72.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.900    -0.640    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.419    -0.221 f  adc_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           1.086     0.865    adc_inst/cnt_reg[2]
    SLICE_X1Y47          LUT5 (Prop_lut5_I1_O)        0.299     1.164 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820     1.984    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[11]/C
                         clock pessimism              0.584    61.835    
                         clock uncertainty           -0.153    61.682    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    61.158    adc_inst/serial_data_reg[11]
  -------------------------------------------------------------------
                         required time                         61.158    
                         arrival time                          -1.984    
  -------------------------------------------------------------------
                         slack                                 59.174    

Slack (MET) :             59.174ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.718ns (27.362%)  route 1.906ns (72.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.900    -0.640    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.419    -0.221 f  adc_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           1.086     0.865    adc_inst/cnt_reg[2]
    SLICE_X1Y47          LUT5 (Prop_lut5_I1_O)        0.299     1.164 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820     1.984    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[5]/C
                         clock pessimism              0.584    61.835    
                         clock uncertainty           -0.153    61.682    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    61.158    adc_inst/serial_data_reg[5]
  -------------------------------------------------------------------
                         required time                         61.158    
                         arrival time                          -1.984    
  -------------------------------------------------------------------
                         slack                                 59.174    

Slack (MET) :             59.174ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.718ns (27.362%)  route 1.906ns (72.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.900    -0.640    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.419    -0.221 f  adc_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           1.086     0.865    adc_inst/cnt_reg[2]
    SLICE_X1Y47          LUT5 (Prop_lut5_I1_O)        0.299     1.164 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820     1.984    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[6]/C
                         clock pessimism              0.584    61.835    
                         clock uncertainty           -0.153    61.682    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    61.158    adc_inst/serial_data_reg[6]
  -------------------------------------------------------------------
                         required time                         61.158    
                         arrival time                          -1.984    
  -------------------------------------------------------------------
                         slack                                 59.174    

Slack (MET) :             59.174ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.718ns (27.362%)  route 1.906ns (72.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.900    -0.640    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.419    -0.221 f  adc_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           1.086     0.865    adc_inst/cnt_reg[2]
    SLICE_X1Y47          LUT5 (Prop_lut5_I1_O)        0.299     1.164 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820     1.984    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[7]/C
                         clock pessimism              0.584    61.835    
                         clock uncertainty           -0.153    61.682    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    61.158    adc_inst/serial_data_reg[7]
  -------------------------------------------------------------------
                         required time                         61.158    
                         arrival time                          -1.984    
  -------------------------------------------------------------------
                         slack                                 59.174    

Slack (MET) :             59.174ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.718ns (27.362%)  route 1.906ns (72.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.900    -0.640    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.419    -0.221 f  adc_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           1.086     0.865    adc_inst/cnt_reg[2]
    SLICE_X1Y47          LUT5 (Prop_lut5_I1_O)        0.299     1.164 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820     1.984    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[8]/C
                         clock pessimism              0.584    61.835    
                         clock uncertainty           -0.153    61.682    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    61.158    adc_inst/serial_data_reg[8]
  -------------------------------------------------------------------
                         required time                         61.158    
                         arrival time                          -1.984    
  -------------------------------------------------------------------
                         slack                                 59.174    

Slack (MET) :             59.174ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.718ns (27.362%)  route 1.906ns (72.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.900    -0.640    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.419    -0.221 f  adc_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           1.086     0.865    adc_inst/cnt_reg[2]
    SLICE_X1Y47          LUT5 (Prop_lut5_I1_O)        0.299     1.164 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820     1.984    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[9]/C
                         clock pessimism              0.584    61.835    
                         clock uncertainty           -0.153    61.682    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    61.158    adc_inst/serial_data_reg[9]
  -------------------------------------------------------------------
                         required time                         61.158    
                         arrival time                          -1.984    
  -------------------------------------------------------------------
                         slack                                 59.174    

Slack (MET) :             59.198ns  (required time - arrival time)
  Source:                 decimator_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            decimator_0/data_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 0.718ns (24.632%)  route 2.197ns (75.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 61.245 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.898    -0.642    decimator_0/CLK
    SLICE_X5Y44          FDRE                                         r  decimator_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.419    -0.223 r  decimator_0/count_reg[2]/Q
                         net (fo=4, routed)           0.887     0.664    decimator_0/count_reg_n_0_[2]
    SLICE_X5Y44          LUT6 (Prop_lut6_I2_O)        0.299     0.963 r  decimator_0/bram1_i_1/O
                         net (fo=26, routed)          1.310     2.273    decimator_0/fft_ce
    SLICE_X7Y37          FDRE                                         r  decimator_0/data_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.766    61.245    decimator_0/CLK
    SLICE_X7Y37          FDRE                                         r  decimator_0/data_out_reg[2]/C
                         clock pessimism              0.584    61.829    
                         clock uncertainty           -0.153    61.676    
    SLICE_X7Y37          FDRE (Setup_fdre_C_CE)      -0.205    61.471    decimator_0/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         61.471    
                         arrival time                          -2.273    
  -------------------------------------------------------------------
                         slack                                 59.198    

Slack (MET) :             59.207ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.591ns  (logic 0.718ns (27.708%)  route 1.873ns (72.292%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.900    -0.640    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.419    -0.221 f  adc_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           1.086     0.865    adc_inst/cnt_reg[2]
    SLICE_X1Y47          LUT5 (Prop_lut5_I1_O)        0.299     1.164 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.787     1.952    adc_inst/serial_data
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[0]/C
                         clock pessimism              0.584    61.835    
                         clock uncertainty           -0.153    61.682    
    SLICE_X2Y47          FDRE (Setup_fdre_C_R)       -0.524    61.158    adc_inst/serial_data_reg[0]
  -------------------------------------------------------------------
                         required time                         61.158    
                         arrival time                          -1.952    
  -------------------------------------------------------------------
                         slack                                 59.207    

Slack (MET) :             59.207ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.591ns  (logic 0.718ns (27.708%)  route 1.873ns (72.292%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.900    -0.640    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.419    -0.221 f  adc_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           1.086     0.865    adc_inst/cnt_reg[2]
    SLICE_X1Y47          LUT5 (Prop_lut5_I1_O)        0.299     1.164 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.787     1.952    adc_inst/serial_data
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[1]/C
                         clock pessimism              0.584    61.835    
                         clock uncertainty           -0.153    61.682    
    SLICE_X2Y47          FDRE (Setup_fdre_C_R)       -0.524    61.158    adc_inst/serial_data_reg[1]
  -------------------------------------------------------------------
                         required time                         61.158    
                         arrival time                          -1.952    
  -------------------------------------------------------------------
                         slack                                 59.207    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.760%)  route 0.120ns (42.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.671    -0.493    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  adc_inst/serial_data_reg[2]/Q
                         net (fo=2, routed)           0.120    -0.209    adc_inst/p_1_in[3]
    SLICE_X2Y46          FDRE                                         r  adc_inst/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.947    -0.726    adc_inst/CLK
    SLICE_X2Y46          FDRE                                         r  adc_inst/data_reg[2]/C
                         clock pessimism              0.249    -0.478    
    SLICE_X2Y46          FDRE (Hold_fdre_C_D)         0.063    -0.415    adc_inst/data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.671    -0.493    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  adc_inst/serial_data_reg[1]/Q
                         net (fo=2, routed)           0.122    -0.207    adc_inst/p_1_in[2]
    SLICE_X2Y46          FDRE                                         r  adc_inst/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.947    -0.726    adc_inst/CLK
    SLICE_X2Y46          FDRE                                         r  adc_inst/data_reg[1]/C
                         clock pessimism              0.249    -0.478    
    SLICE_X2Y46          FDRE (Hold_fdre_C_D)         0.052    -0.426    adc_inst/data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.354%)  route 0.117ns (41.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.671    -0.493    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  adc_inst/serial_data_reg[6]/Q
                         net (fo=2, routed)           0.117    -0.212    adc_inst/p_1_in[7]
    SLICE_X3Y48          FDRE                                         r  adc_inst/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X3Y48          FDRE                                         r  adc_inst/data_reg[6]/C
                         clock pessimism              0.246    -0.480    
    SLICE_X3Y48          FDRE (Hold_fdre_C_D)         0.047    -0.433    adc_inst/data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.671    -0.493    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  adc_inst/serial_data_reg[6]/Q
                         net (fo=2, routed)           0.121    -0.208    adc_inst/p_1_in[7]
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[7]/C
                         clock pessimism              0.233    -0.493    
    SLICE_X2Y48          FDRE (Hold_fdre_C_D)         0.060    -0.433    adc_inst/serial_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 adc_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.671    -0.493    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  adc_inst/cnt_reg[3]/Q
                         net (fo=6, routed)           0.170    -0.181    adc_inst/cnt_reg[3]
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.045    -0.136 r  adc_inst/ready_i_1/O
                         net (fo=1, routed)           0.000    -0.136    adc_inst/ready_i_1_n_0
    SLICE_X1Y47          FDRE                                         r  adc_inst/ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X1Y47          FDRE                                         r  adc_inst/ready_reg/C
                         clock pessimism              0.246    -0.480    
    SLICE_X1Y47          FDRE (Hold_fdre_C_D)         0.091    -0.389    adc_inst/ready_reg
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.368%)  route 0.155ns (48.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.671    -0.493    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  adc_inst/serial_data_reg[3]/Q
                         net (fo=2, routed)           0.155    -0.173    adc_inst/p_1_in[4]
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[4]/C
                         clock pessimism              0.233    -0.493    
    SLICE_X2Y47          FDRE (Hold_fdre_C_D)         0.060    -0.433    adc_inst/serial_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 adc_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.183ns (48.464%)  route 0.195ns (51.536%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.671    -0.493    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  adc_inst/cnt_reg[1]/Q
                         net (fo=7, routed)           0.195    -0.157    adc_inst/cnt_reg[1]
    SLICE_X0Y47          LUT3 (Prop_lut3_I1_O)        0.042    -0.115 r  adc_inst/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.115    adc_inst/p_0_in[2]
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[2]/C
                         clock pessimism              0.233    -0.493    
    SLICE_X0Y47          FDRE (Hold_fdre_C_D)         0.107    -0.386    adc_inst/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 adc_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.314%)  route 0.184ns (49.686%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.671    -0.493    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  adc_inst/cnt_reg[1]/Q
                         net (fo=7, routed)           0.184    -0.168    adc_inst/cnt_reg[1]
    SLICE_X0Y47          LUT4 (Prop_lut4_I0_O)        0.045    -0.123 r  adc_inst/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.123    adc_inst/p_0_in[3]
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[3]/C
                         clock pessimism              0.233    -0.493    
    SLICE_X0Y47          FDRE (Hold_fdre_C_D)         0.092    -0.401    adc_inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.343%)  route 0.182ns (52.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.671    -0.493    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  adc_inst/serial_data_reg[1]/Q
                         net (fo=2, routed)           0.182    -0.146    adc_inst/p_1_in[2]
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[2]/C
                         clock pessimism              0.233    -0.493    
    SLICE_X2Y47          FDRE (Hold_fdre_C_D)         0.063    -0.430    adc_inst/serial_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 adc_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.870%)  route 0.195ns (51.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.671    -0.493    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  adc_inst/cnt_reg[1]/Q
                         net (fo=7, routed)           0.195    -0.157    adc_inst/cnt_reg[1]
    SLICE_X0Y47          LUT2 (Prop_lut2_I1_O)        0.045    -0.112 r  adc_inst/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.112    adc_inst/p_0_in[1]
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[1]/C
                         clock pessimism              0.233    -0.493    
    SLICE_X0Y47          FDRE (Hold_fdre_C_D)         0.091    -0.402    adc_inst/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0_1
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { clockgen/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         62.500      60.345     BUFGCTRL_X0Y16   clockgen/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         62.500      61.251     MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X0Y47      adc_inst/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X0Y47      adc_inst/cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X0Y47      adc_inst/cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X0Y47      adc_inst/cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X2Y46      adc_inst/data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X3Y48      adc_inst/data_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X3Y48      adc_inst/data_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X2Y46      adc_inst/data_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       62.500      150.860    MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y46      adc_inst/data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y46      adc_inst/data_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y46      adc_inst/data_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y46      adc_inst/data_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y46      adc_inst/data_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X5Y44      decimator_0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X5Y44      decimator_0/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X5Y44      decimator_0/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X5Y44      decimator_0/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X5Y44      decimator_0/count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X0Y47      adc_inst/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X0Y47      adc_inst/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X0Y47      adc_inst/cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X0Y47      adc_inst/cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y46      adc_inst/data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y46      adc_inst/data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X3Y48      adc_inst/data_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X3Y48      adc_inst/data_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y46      adc_inst/data_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y46      adc_inst/data_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clockgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y19   clockgen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.304ns,  Total Violation       -0.304ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.304ns  (required time - arrival time)
  Source:                 xvga1/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_synchronize/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out1_clk_wiz_0 rise@48.077ns - clk_out2_clk_wiz_0 rise@46.154ns)
  Data Path Delay:        1.745ns  (logic 0.456ns (26.125%)  route 1.289ns (73.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 46.652 - 48.077 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 45.329 - 46.154 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     46.154    46.154 r  
    E3                                                0.000    46.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    46.154    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    47.636 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    48.869    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    41.798 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    43.518    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    43.614 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.715    45.329    xvga1/clk_out2
    SLICE_X5Y82          FDRE                                         r  xvga1/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456    45.785 r  xvga1/vsync_reg/Q
                         net (fo=3, routed)           1.289    47.075    vsync_synchronize/vsync
    SLICE_X6Y82          FDRE                                         r  vsync_synchronize/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     48.077    48.077 r  
    E3                                                0.000    48.077 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    48.077    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    49.488 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    50.650    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    43.326 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    44.965    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.056 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.595    46.652    vsync_synchronize/clk_out1
    SLICE_X6Y82          FDRE                                         r  vsync_synchronize/sync_reg[0]/C
                         clock pessimism              0.395    47.047    
                         clock uncertainty           -0.249    46.798    
    SLICE_X6Y82          FDRE (Setup_fdre_C_D)       -0.028    46.770    vsync_synchronize/sync_reg[0]
  -------------------------------------------------------------------
                         required time                         46.770    
                         arrival time                         -47.075    
  -------------------------------------------------------------------
                         slack                                 -0.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xvga1/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_synchronize/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.141ns (17.883%)  route 0.647ns (82.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.597    -0.567    xvga1/clk_out2
    SLICE_X5Y82          FDRE                                         r  xvga1/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  xvga1/vsync_reg/Q
                         net (fo=3, routed)           0.647     0.221    vsync_synchronize/vsync
    SLICE_X6Y82          FDRE                                         r  vsync_synchronize/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.866    -0.807    vsync_synchronize/clk_out1
    SLICE_X6Y82          FDRE                                         r  vsync_synchronize/sync_reg[0]/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.249    -0.002    
    SLICE_X6Y82          FDRE (Hold_fdre_C_D)         0.063     0.061    vsync_synchronize/sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.160    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.724ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.724ns  (required time - arrival time)
  Source:                 decimator_0/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0 rise@67.308ns - clk_out3_clk_wiz_0 rise@62.500ns)
  Data Path Delay:        2.823ns  (logic 0.518ns (18.352%)  route 2.305ns (81.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 65.854 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 61.685 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.725    61.685    decimator_0/CLK
    SLICE_X6Y50          FDRE                                         r  decimator_0/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.518    62.203 r  decimator_0/data_out_reg[6]/Q
                         net (fo=1, routed)           2.305    64.508    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.567    65.854    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    66.249    
                         clock uncertainty           -0.280    65.969    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    65.232    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         65.232    
                         arrival time                         -64.508    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 decimator_0/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0 rise@67.308ns - clk_out3_clk_wiz_0 rise@62.500ns)
  Data Path Delay:        2.815ns  (logic 0.518ns (18.399%)  route 2.297ns (81.601%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 65.854 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 61.685 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.725    61.685    decimator_0/CLK
    SLICE_X6Y50          FDRE                                         r  decimator_0/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.518    62.203 r  decimator_0/data_out_reg[5]/Q
                         net (fo=1, routed)           2.297    64.501    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.567    65.854    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    66.249    
                         clock uncertainty           -0.280    65.969    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    65.232    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         65.232    
                         arrival time                         -64.501    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 decimator_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0 rise@67.308ns - clk_out3_clk_wiz_0 rise@62.500ns)
  Data Path Delay:        3.015ns  (logic 0.718ns (23.814%)  route 2.297ns (76.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 66.019 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 61.858 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.898    61.858    decimator_0/CLK
    SLICE_X5Y44          FDRE                                         r  decimator_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.419    62.277 r  decimator_0/count_reg[2]/Q
                         net (fo=4, routed)           0.887    63.164    decimator_0/count_reg_n_0_[2]
    SLICE_X5Y44          LUT6 (Prop_lut6_I2_O)        0.299    63.463 r  decimator_0/bram1_i_1/O
                         net (fo=26, routed)          1.410    64.873    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.731    66.019    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    66.414    
                         clock uncertainty           -0.280    66.134    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    65.691    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         65.691    
                         arrival time                         -64.873    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.879ns  (required time - arrival time)
  Source:                 decimator_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0 rise@67.308ns - clk_out3_clk_wiz_0 rise@62.500ns)
  Data Path Delay:        2.789ns  (logic 0.718ns (25.746%)  route 2.071ns (74.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 65.854 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 61.858 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.898    61.858    decimator_0/CLK
    SLICE_X5Y44          FDRE                                         r  decimator_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.419    62.277 r  decimator_0/count_reg[2]/Q
                         net (fo=4, routed)           0.887    63.164    decimator_0/count_reg_n_0_[2]
    SLICE_X5Y44          LUT6 (Prop_lut6_I2_O)        0.299    63.463 r  decimator_0/bram1_i_1/O
                         net (fo=26, routed)          1.184    64.647    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.567    65.854    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    66.249    
                         clock uncertainty           -0.280    65.969    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    65.526    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         65.526    
                         arrival time                         -64.647    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.951ns  (required time - arrival time)
  Source:                 decimator_0/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0 rise@67.308ns - clk_out3_clk_wiz_0 rise@62.500ns)
  Data Path Delay:        2.590ns  (logic 0.456ns (17.606%)  route 2.134ns (82.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 66.019 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.644ns = ( 61.856 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.896    61.856    decimator_0/CLK
    SLICE_X4Y39          FDRE                                         r  decimator_0/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456    62.312 r  decimator_0/data_out_reg[4]/Q
                         net (fo=1, routed)           2.134    64.446    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.731    66.019    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    66.414    
                         clock uncertainty           -0.280    66.134    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    65.397    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         65.397    
                         arrival time                         -64.446    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.955ns  (required time - arrival time)
  Source:                 decimator_0/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0 rise@67.308ns - clk_out3_clk_wiz_0 rise@62.500ns)
  Data Path Delay:        2.421ns  (logic 0.478ns (19.742%)  route 1.943ns (80.258%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 65.854 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 61.685 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.725    61.685    decimator_0/CLK
    SLICE_X6Y50          FDRE                                         r  decimator_0/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.478    62.163 r  decimator_0/data_out_reg[7]/Q
                         net (fo=1, routed)           1.943    64.107    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.567    65.854    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    66.249    
                         clock uncertainty           -0.280    65.969    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.908    65.061    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         65.061    
                         arrival time                         -64.107    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.987ns  (required time - arrival time)
  Source:                 decimator_0/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0 rise@67.308ns - clk_out3_clk_wiz_0 rise@62.500ns)
  Data Path Delay:        2.553ns  (logic 0.456ns (17.859%)  route 2.097ns (82.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 66.019 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.644ns = ( 61.856 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.896    61.856    decimator_0/CLK
    SLICE_X4Y39          FDRE                                         r  decimator_0/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456    62.312 r  decimator_0/data_out_reg[3]/Q
                         net (fo=1, routed)           2.097    64.410    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.731    66.019    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    66.414    
                         clock uncertainty           -0.280    66.134    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737    65.397    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         65.397    
                         arrival time                         -64.410    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 decimator_0/data_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0 rise@67.308ns - clk_out3_clk_wiz_0 rise@62.500ns)
  Data Path Delay:        2.556ns  (logic 0.518ns (20.267%)  route 2.038ns (79.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 65.854 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 61.685 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.725    61.685    decimator_0/CLK
    SLICE_X6Y50          FDRE                                         r  decimator_0/data_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.518    62.203 r  decimator_0/data_out_reg[11]/Q
                         net (fo=1, routed)           2.038    64.241    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.567    65.854    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    66.249    
                         clock uncertainty           -0.280    65.969    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    65.232    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         65.232    
                         arrival time                         -64.241    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             1.003ns  (required time - arrival time)
  Source:                 decimator_0/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0 rise@67.308ns - clk_out3_clk_wiz_0 rise@62.500ns)
  Data Path Delay:        2.537ns  (logic 0.456ns (17.974%)  route 2.081ns (82.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 66.019 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.644ns = ( 61.856 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.896    61.856    decimator_0/CLK
    SLICE_X4Y39          FDRE                                         r  decimator_0/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456    62.312 r  decimator_0/data_out_reg[1]/Q
                         net (fo=1, routed)           2.081    64.393    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.731    66.019    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    66.414    
                         clock uncertainty           -0.280    66.134    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    65.397    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         65.397    
                         arrival time                         -64.393    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.032ns  (required time - arrival time)
  Source:                 decimator_0/data_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0 rise@67.308ns - clk_out3_clk_wiz_0 rise@62.500ns)
  Data Path Delay:        2.514ns  (logic 0.518ns (20.601%)  route 1.996ns (79.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 65.854 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 61.685 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.725    61.685    decimator_0/CLK
    SLICE_X6Y50          FDRE                                         r  decimator_0/data_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.518    62.203 r  decimator_0/data_out_reg[10]/Q
                         net (fo=1, routed)           1.996    64.200    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.567    65.854    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    66.249    
                         clock uncertainty           -0.280    65.969    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    65.232    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         65.232    
                         arrival time                         -64.200    
  -------------------------------------------------------------------
                         slack                                  1.032    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 decimator_0/data_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.148ns (14.404%)  route 0.879ns (85.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.604    -0.560    decimator_0/CLK
    SLICE_X6Y50          FDRE                                         r  decimator_0/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.148    -0.412 r  decimator_0/data_out_reg[9]/Q
                         net (fo=1, routed)           0.879     0.467    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.888    -0.785    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.228    
                         clock uncertainty            0.280     0.052    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.243     0.295    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.295    
                         arrival time                           0.467    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 decimator_0/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.141ns (12.986%)  route 0.945ns (87.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.667    -0.497    decimator_0/CLK
    SLICE_X4Y39          FDRE                                         r  decimator_0/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  decimator_0/data_out_reg[0]/Q
                         net (fo=1, routed)           0.945     0.589    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.956    -0.717    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.160    
                         clock uncertainty            0.280     0.120    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     0.416    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           0.589    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 decimator_0/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.141ns (12.932%)  route 0.949ns (87.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.667    -0.497    decimator_0/CLK
    SLICE_X4Y39          FDRE                                         r  decimator_0/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  decimator_0/data_out_reg[3]/Q
                         net (fo=1, routed)           0.949     0.594    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.956    -0.717    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.160    
                         clock uncertainty            0.280     0.120    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     0.416    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           0.594    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 decimator_0/data_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.164ns (15.020%)  route 0.928ns (84.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.604    -0.560    decimator_0/CLK
    SLICE_X6Y50          FDRE                                         r  decimator_0/data_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  decimator_0/data_out_reg[11]/Q
                         net (fo=1, routed)           0.928     0.532    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.888    -0.785    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.228    
                         clock uncertainty            0.280     0.052    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     0.348    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.348    
                         arrival time                           0.532    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 decimator_0/data_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.164ns (14.930%)  route 0.934ns (85.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.604    -0.560    decimator_0/CLK
    SLICE_X6Y50          FDRE                                         r  decimator_0/data_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  decimator_0/data_out_reg[10]/Q
                         net (fo=1, routed)           0.934     0.538    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.888    -0.785    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.228    
                         clock uncertainty            0.280     0.052    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     0.348    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.348    
                         arrival time                           0.538    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 decimator_0/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.148ns (14.106%)  route 0.901ns (85.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.604    -0.560    decimator_0/CLK
    SLICE_X6Y50          FDRE                                         r  decimator_0/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.148    -0.412 r  decimator_0/data_out_reg[7]/Q
                         net (fo=1, routed)           0.901     0.489    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.888    -0.785    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.228    
                         clock uncertainty            0.280     0.052    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.243     0.295    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.295    
                         arrival time                           0.489    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 decimator_0/data_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.148ns (14.048%)  route 0.906ns (85.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.604    -0.560    decimator_0/CLK
    SLICE_X6Y50          FDRE                                         r  decimator_0/data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.148    -0.412 r  decimator_0/data_out_reg[8]/Q
                         net (fo=1, routed)           0.906     0.493    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.888    -0.785    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.228    
                         clock uncertainty            0.280     0.052    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.242     0.294    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.294    
                         arrival time                           0.493    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 decimator_0/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.122ns  (logic 0.141ns (12.564%)  route 0.981ns (87.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.666    -0.498    decimator_0/CLK
    SLICE_X7Y37          FDRE                                         r  decimator_0/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  decimator_0/data_out_reg[2]/Q
                         net (fo=1, routed)           0.981     0.625    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.956    -0.717    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.160    
                         clock uncertainty            0.280     0.120    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     0.416    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           0.625    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 decimator_0/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.164ns (14.625%)  route 0.957ns (85.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.604    -0.560    decimator_0/CLK
    SLICE_X6Y50          FDRE                                         r  decimator_0/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  decimator_0/data_out_reg[5]/Q
                         net (fo=1, routed)           0.957     0.561    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.888    -0.785    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.228    
                         clock uncertainty            0.280     0.052    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     0.348    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.348    
                         arrival time                           0.561    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 decimator_0/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.141ns (12.401%)  route 0.996ns (87.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.667    -0.497    decimator_0/CLK
    SLICE_X4Y39          FDRE                                         r  decimator_0/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  decimator_0/data_out_reg[4]/Q
                         net (fo=1, routed)           0.996     0.640    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.956    -0.717    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.160    
                         clock uncertainty            0.280     0.120    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.296     0.416    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           0.640    
  -------------------------------------------------------------------
                         slack                                  0.224    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.163ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.163ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][26]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.697ns  (logic 0.518ns (7.735%)  route 6.179ns (92.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.123 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.724    -0.816    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X2Y57          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.179     5.881    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/ce
    SLICE_X10Y50         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][26]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.528     8.123    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X10Y50         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][26]_srl32/CLK
                         clock pessimism              0.559     8.683    
                         clock uncertainty           -0.121     8.561    
    SLICE_X10Y50         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.044    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                          8.044    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  2.163    

Slack (MET) :             2.163ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][27]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.697ns  (logic 0.518ns (7.735%)  route 6.179ns (92.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.123 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.724    -0.816    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X2Y57          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.179     5.881    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/ce
    SLICE_X10Y50         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][27]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.528     8.123    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X10Y50         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][27]_srl32/CLK
                         clock pessimism              0.559     8.683    
                         clock uncertainty           -0.121     8.561    
    SLICE_X10Y50         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.044    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                          8.044    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  2.163    

Slack (MET) :             2.163ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[60][26]_srl29/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.697ns  (logic 0.518ns (7.735%)  route 6.179ns (92.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.123 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.724    -0.816    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X2Y57          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.179     5.881    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/ce
    SLICE_X10Y50         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[60][26]_srl29/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.528     8.123    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X10Y50         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[60][26]_srl29/CLK
                         clock pessimism              0.559     8.683    
                         clock uncertainty           -0.121     8.561    
    SLICE_X10Y50         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.044    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[60][26]_srl29
  -------------------------------------------------------------------
                         required time                          8.044    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  2.163    

Slack (MET) :             2.163ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[60][27]_srl29/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.697ns  (logic 0.518ns (7.735%)  route 6.179ns (92.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.123 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.724    -0.816    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X2Y57          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.179     5.881    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/ce
    SLICE_X10Y50         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[60][27]_srl29/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.528     8.123    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X10Y50         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[60][27]_srl29/CLK
                         clock pessimism              0.559     8.683    
                         clock uncertainty           -0.121     8.561    
    SLICE_X10Y50         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.044    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[60][27]_srl29
  -------------------------------------------------------------------
                         required time                          8.044    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  2.163    

Slack (MET) :             2.189ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][6]_srl29/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.661ns  (logic 0.518ns (7.777%)  route 6.143ns (92.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.113 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.724    -0.816    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X2Y57          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.143     5.845    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/ce
    SLICE_X30Y59         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][6]_srl29/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.518     8.113    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X30Y59         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][6]_srl29/CLK
                         clock pessimism              0.559     8.673    
                         clock uncertainty           -0.121     8.551    
    SLICE_X30Y59         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.034    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][6]_srl29
  -------------------------------------------------------------------
                         required time                          8.034    
                         arrival time                          -5.845    
  -------------------------------------------------------------------
                         slack                                  2.189    

Slack (MET) :             2.189ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][7]_srl29/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.661ns  (logic 0.518ns (7.777%)  route 6.143ns (92.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.113 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.724    -0.816    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X2Y57          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.143     5.845    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/ce
    SLICE_X30Y59         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][7]_srl29/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.518     8.113    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X30Y59         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][7]_srl29/CLK
                         clock pessimism              0.559     8.673    
                         clock uncertainty           -0.121     8.551    
    SLICE_X30Y59         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.034    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][7]_srl29
  -------------------------------------------------------------------
                         required time                          8.034    
                         arrival time                          -5.845    
  -------------------------------------------------------------------
                         slack                                  2.189    

Slack (MET) :             2.189ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][8]_srl29/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.661ns  (logic 0.518ns (7.777%)  route 6.143ns (92.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.113 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.724    -0.816    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X2Y57          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.143     5.845    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/ce
    SLICE_X30Y59         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][8]_srl29/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.518     8.113    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X30Y59         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][8]_srl29/CLK
                         clock pessimism              0.559     8.673    
                         clock uncertainty           -0.121     8.551    
    SLICE_X30Y59         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.034    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][8]_srl29
  -------------------------------------------------------------------
                         required time                          8.034    
                         arrival time                          -5.845    
  -------------------------------------------------------------------
                         slack                                  2.189    

Slack (MET) :             2.189ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][9]_srl29/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.661ns  (logic 0.518ns (7.777%)  route 6.143ns (92.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.113 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.724    -0.816    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X2Y57          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.143     5.845    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/ce
    SLICE_X30Y59         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][9]_srl29/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.518     8.113    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X30Y59         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][9]_srl29/CLK
                         clock pessimism              0.559     8.673    
                         clock uncertainty           -0.121     8.551    
    SLICE_X30Y59         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.034    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][9]_srl29
  -------------------------------------------------------------------
                         required time                          8.034    
                         arrival time                          -5.845    
  -------------------------------------------------------------------
                         slack                                  2.189    

Slack (MET) :             2.192ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.659ns  (logic 0.518ns (7.779%)  route 6.141ns (92.221%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.114 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.724    -0.816    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X2Y57          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.141     5.843    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/ce_w2c
    SLICE_X30Y58         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.519     8.114    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/aclk
    SLICE_X30Y58         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CLK
                         clock pessimism              0.559     8.674    
                         clock uncertainty           -0.121     8.552    
    SLICE_X30Y58         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.035    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0
  -------------------------------------------------------------------
                         required time                          8.035    
                         arrival time                          -5.843    
  -------------------------------------------------------------------
                         slack                                  2.192    

Slack (MET) :             2.192ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.659ns  (logic 0.518ns (7.779%)  route 6.141ns (92.221%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.114 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.724    -0.816    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X2Y57          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.141     5.843    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/ce_w2c
    SLICE_X30Y58         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.519     8.114    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/aclk
    SLICE_X30Y58         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/CLK
                         clock pessimism              0.559     8.674    
                         clock uncertainty           -0.121     8.552    
    SLICE_X30Y58         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.035    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1
  -------------------------------------------------------------------
                         required time                          8.035    
                         arrival time                          -5.843    
  -------------------------------------------------------------------
                         slack                                  2.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[8].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.571    -0.593    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/aclk
    SLICE_X12Y63         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[8].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[8].ff/Q
                         net (fo=1, routed)           0.099    -0.330    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_fdre1_0[8]
    SLICE_X14Y64         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.841    -0.832    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X14Y64         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CLK
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.121    -0.457    
    SLICE_X14Y64         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.340    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[0].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.573    -0.591    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/aclk
    SLICE_X12Y61         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[0].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[0].ff/Q
                         net (fo=1, routed)           0.099    -0.328    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_fdre1_0[0]
    SLICE_X14Y62         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.842    -0.831    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X14Y62         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CLK
                         clock pessimism              0.254    -0.577    
                         clock uncertainty            0.121    -0.456    
    SLICE_X14Y62         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.339    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][22]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.453%)  route 0.148ns (53.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.576    -0.588    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X15Y52         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[5]/Q
                         net (fo=1, routed)           0.148    -0.313    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[22]
    SLICE_X14Y52         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][22]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.847    -0.826    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X14Y52         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][22]_srl29/CLK
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.121    -0.454    
    SLICE_X14Y52         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130    -0.324    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][22]_srl29
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.453%)  route 0.148ns (53.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.641    -0.523    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X9Y45          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.128    -0.395 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[1]/Q
                         net (fo=1, routed)           0.148    -0.247    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[19]
    SLICE_X8Y45          SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][19]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.916    -0.757    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X8Y45          SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][19]_srl32/CLK
                         clock pessimism              0.248    -0.510    
                         clock uncertainty            0.121    -0.388    
    SLICE_X8Y45          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130    -0.258    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.569    -0.595    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X15Y67         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=1, routed)           0.116    -0.338    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_A/D[4]
    SLICE_X14Y66         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.839    -0.834    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_A/aclk
    SLICE_X14Y66         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CLK
                         clock pessimism              0.254    -0.580    
                         clock uncertainty            0.121    -0.459    
    SLICE_X14Y66         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.350    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.595    -0.569    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X5Y69          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=1, routed)           0.100    -0.328    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/out_commutator_A/D[3]
    SLICE_X6Y70          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.863    -0.810    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/out_commutator_A/aclk
    SLICE_X6Y70          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/CLK
                         clock pessimism              0.254    -0.556    
                         clock uncertainty            0.121    -0.435    
    SLICE_X6Y70          SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.341    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.663    -0.501    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X7Y17          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=1, routed)           0.087    -0.273    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[16]_0[4]
    SLICE_X6Y17          LUT2 (Prop_lut2_I0_O)        0.045    -0.228 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[2].mlut0/O
                         net (fo=1, routed)           0.000    -0.228    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/qi[4]
    SLICE_X6Y17          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.938    -0.735    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X6Y17          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[4]/C
                         clock pessimism              0.248    -0.488    
                         clock uncertainty            0.121    -0.366    
    SLICE_X6Y17          FDRE (Hold_fdre_C_D)         0.120    -0.246    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.664    -0.500    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X7Y16          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.272    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[16]_0[0]
    SLICE_X6Y16          LUT2 (Prop_lut2_I0_O)        0.045    -0.227 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[0].mlut0/O
                         net (fo=1, routed)           0.000    -0.227    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/qi[0]
    SLICE_X6Y16          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.939    -0.734    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X6Y16          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/C
                         clock pessimism              0.248    -0.487    
                         clock uncertainty            0.121    -0.365    
    SLICE_X6Y16          FDRE (Hold_fdre_C_D)         0.120    -0.245    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.658    -0.506    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X3Y23          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.278    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/out[0]
    SLICE_X2Y23          LUT3 (Prop_lut3_I1_O)        0.045    -0.233 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[0].mlut0/O
                         net (fo=1, routed)           0.000    -0.233    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/qi[0]
    SLICE_X2Y23          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.932    -0.741    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X2Y23          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/C
                         clock pessimism              0.249    -0.493    
                         clock uncertainty            0.121    -0.371    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.120    -0.251    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][9]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.128ns (44.657%)  route 0.159ns (55.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.570    -0.594    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X33Y58         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[9]/Q
                         net (fo=1, routed)           0.159    -0.308    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[9]
    SLICE_X30Y59         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][9]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.841    -0.832    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X30Y59         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][9]_srl29/CLK
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.121    -0.457    
    SLICE_X30Y59         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130    -0.327    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][9]_srl29
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.019    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.302ns,  Total Violation       -0.302ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.302ns  (required time - arrival time)
  Source:                 xvga1/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_synchronize/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out1_clk_wiz_0 rise@48.077ns - clk_out2_clk_wiz_0_1 rise@46.154ns)
  Data Path Delay:        1.745ns  (logic 0.456ns (26.125%)  route 1.289ns (73.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 46.652 - 48.077 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 45.329 - 46.154 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     46.154    46.154 r  
    E3                                                0.000    46.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    46.154    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    47.636 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    48.869    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    41.798 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    43.518    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    43.614 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.715    45.329    xvga1/clk_out2
    SLICE_X5Y82          FDRE                                         r  xvga1/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456    45.785 r  xvga1/vsync_reg/Q
                         net (fo=3, routed)           1.289    47.075    vsync_synchronize/vsync
    SLICE_X6Y82          FDRE                                         r  vsync_synchronize/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     48.077    48.077 r  
    E3                                                0.000    48.077 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    48.077    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    49.488 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    50.650    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    43.326 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    44.965    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.056 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.595    46.652    vsync_synchronize/clk_out1
    SLICE_X6Y82          FDRE                                         r  vsync_synchronize/sync_reg[0]/C
                         clock pessimism              0.395    47.047    
                         clock uncertainty           -0.247    46.800    
    SLICE_X6Y82          FDRE (Setup_fdre_C_D)       -0.028    46.772    vsync_synchronize/sync_reg[0]
  -------------------------------------------------------------------
                         required time                         46.772    
                         arrival time                         -47.075    
  -------------------------------------------------------------------
                         slack                                 -0.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 xvga1/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_synchronize/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.141ns (17.883%)  route 0.647ns (82.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.597    -0.567    xvga1/clk_out2
    SLICE_X5Y82          FDRE                                         r  xvga1/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  xvga1/vsync_reg/Q
                         net (fo=3, routed)           0.647     0.221    vsync_synchronize/vsync
    SLICE_X6Y82          FDRE                                         r  vsync_synchronize/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.866    -0.807    vsync_synchronize/clk_out1
    SLICE_X6Y82          FDRE                                         r  vsync_synchronize/sync_reg[0]/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.247    -0.004    
    SLICE_X6Y82          FDRE (Hold_fdre_C_D)         0.063     0.059    vsync_synchronize/sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.162    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.731ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.731ns  (required time - arrival time)
  Source:                 decimator_0/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0 rise@67.308ns - clk_out3_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        2.823ns  (logic 0.518ns (18.352%)  route 2.305ns (81.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 65.854 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 61.685 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.725    61.685    decimator_0/CLK
    SLICE_X6Y50          FDRE                                         r  decimator_0/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.518    62.203 r  decimator_0/data_out_reg[6]/Q
                         net (fo=1, routed)           2.305    64.508    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.567    65.854    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    66.249    
                         clock uncertainty           -0.273    65.976    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    65.239    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         65.239    
                         arrival time                         -64.508    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 decimator_0/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0 rise@67.308ns - clk_out3_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        2.815ns  (logic 0.518ns (18.399%)  route 2.297ns (81.601%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 65.854 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 61.685 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.725    61.685    decimator_0/CLK
    SLICE_X6Y50          FDRE                                         r  decimator_0/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.518    62.203 r  decimator_0/data_out_reg[5]/Q
                         net (fo=1, routed)           2.297    64.501    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.567    65.854    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    66.249    
                         clock uncertainty           -0.273    65.976    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    65.239    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         65.239    
                         arrival time                         -64.501    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 decimator_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0 rise@67.308ns - clk_out3_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        3.015ns  (logic 0.718ns (23.814%)  route 2.297ns (76.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 66.019 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 61.858 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.898    61.858    decimator_0/CLK
    SLICE_X5Y44          FDRE                                         r  decimator_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.419    62.277 r  decimator_0/count_reg[2]/Q
                         net (fo=4, routed)           0.887    63.164    decimator_0/count_reg_n_0_[2]
    SLICE_X5Y44          LUT6 (Prop_lut6_I2_O)        0.299    63.463 r  decimator_0/bram1_i_1/O
                         net (fo=26, routed)          1.410    64.873    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.731    66.019    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    66.414    
                         clock uncertainty           -0.273    66.141    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    65.698    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         65.698    
                         arrival time                         -64.873    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.886ns  (required time - arrival time)
  Source:                 decimator_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0 rise@67.308ns - clk_out3_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        2.789ns  (logic 0.718ns (25.746%)  route 2.071ns (74.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 65.854 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 61.858 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.898    61.858    decimator_0/CLK
    SLICE_X5Y44          FDRE                                         r  decimator_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.419    62.277 r  decimator_0/count_reg[2]/Q
                         net (fo=4, routed)           0.887    63.164    decimator_0/count_reg_n_0_[2]
    SLICE_X5Y44          LUT6 (Prop_lut6_I2_O)        0.299    63.463 r  decimator_0/bram1_i_1/O
                         net (fo=26, routed)          1.184    64.647    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.567    65.854    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    66.249    
                         clock uncertainty           -0.273    65.976    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    65.533    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         65.533    
                         arrival time                         -64.647    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.958ns  (required time - arrival time)
  Source:                 decimator_0/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0 rise@67.308ns - clk_out3_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        2.590ns  (logic 0.456ns (17.606%)  route 2.134ns (82.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 66.019 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.644ns = ( 61.856 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.896    61.856    decimator_0/CLK
    SLICE_X4Y39          FDRE                                         r  decimator_0/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456    62.312 r  decimator_0/data_out_reg[4]/Q
                         net (fo=1, routed)           2.134    64.446    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.731    66.019    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    66.414    
                         clock uncertainty           -0.273    66.141    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    65.404    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         65.404    
                         arrival time                         -64.446    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             0.962ns  (required time - arrival time)
  Source:                 decimator_0/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0 rise@67.308ns - clk_out3_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        2.421ns  (logic 0.478ns (19.742%)  route 1.943ns (80.258%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 65.854 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 61.685 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.725    61.685    decimator_0/CLK
    SLICE_X6Y50          FDRE                                         r  decimator_0/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.478    62.163 r  decimator_0/data_out_reg[7]/Q
                         net (fo=1, routed)           1.943    64.107    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.567    65.854    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    66.249    
                         clock uncertainty           -0.273    65.976    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.908    65.068    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         65.068    
                         arrival time                         -64.107    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             0.994ns  (required time - arrival time)
  Source:                 decimator_0/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0 rise@67.308ns - clk_out3_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        2.553ns  (logic 0.456ns (17.859%)  route 2.097ns (82.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 66.019 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.644ns = ( 61.856 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.896    61.856    decimator_0/CLK
    SLICE_X4Y39          FDRE                                         r  decimator_0/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456    62.312 r  decimator_0/data_out_reg[3]/Q
                         net (fo=1, routed)           2.097    64.410    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.731    66.019    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    66.414    
                         clock uncertainty           -0.273    66.141    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737    65.404    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         65.404    
                         arrival time                         -64.410    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             0.998ns  (required time - arrival time)
  Source:                 decimator_0/data_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0 rise@67.308ns - clk_out3_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        2.556ns  (logic 0.518ns (20.267%)  route 2.038ns (79.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 65.854 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 61.685 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.725    61.685    decimator_0/CLK
    SLICE_X6Y50          FDRE                                         r  decimator_0/data_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.518    62.203 r  decimator_0/data_out_reg[11]/Q
                         net (fo=1, routed)           2.038    64.241    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.567    65.854    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    66.249    
                         clock uncertainty           -0.273    65.976    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    65.239    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         65.239    
                         arrival time                         -64.241    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             1.011ns  (required time - arrival time)
  Source:                 decimator_0/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0 rise@67.308ns - clk_out3_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        2.537ns  (logic 0.456ns (17.974%)  route 2.081ns (82.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 66.019 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.644ns = ( 61.856 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.896    61.856    decimator_0/CLK
    SLICE_X4Y39          FDRE                                         r  decimator_0/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456    62.312 r  decimator_0/data_out_reg[1]/Q
                         net (fo=1, routed)           2.081    64.393    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.731    66.019    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    66.414    
                         clock uncertainty           -0.273    66.141    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    65.404    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         65.404    
                         arrival time                         -64.393    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.039ns  (required time - arrival time)
  Source:                 decimator_0/data_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0 rise@67.308ns - clk_out3_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        2.514ns  (logic 0.518ns (20.601%)  route 1.996ns (79.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 65.854 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 61.685 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.725    61.685    decimator_0/CLK
    SLICE_X6Y50          FDRE                                         r  decimator_0/data_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.518    62.203 r  decimator_0/data_out_reg[10]/Q
                         net (fo=1, routed)           1.996    64.200    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.567    65.854    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    66.249    
                         clock uncertainty           -0.273    65.976    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    65.239    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         65.239    
                         arrival time                         -64.200    
  -------------------------------------------------------------------
                         slack                                  1.039    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 decimator_0/data_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.148ns (14.404%)  route 0.879ns (85.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.604    -0.560    decimator_0/CLK
    SLICE_X6Y50          FDRE                                         r  decimator_0/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.148    -0.412 r  decimator_0/data_out_reg[9]/Q
                         net (fo=1, routed)           0.879     0.467    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.888    -0.785    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.228    
                         clock uncertainty            0.273     0.045    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.243     0.288    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.288    
                         arrival time                           0.467    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 decimator_0/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.141ns (12.986%)  route 0.945ns (87.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.667    -0.497    decimator_0/CLK
    SLICE_X4Y39          FDRE                                         r  decimator_0/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  decimator_0/data_out_reg[0]/Q
                         net (fo=1, routed)           0.945     0.589    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.956    -0.717    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.160    
                         clock uncertainty            0.273     0.113    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     0.409    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.409    
                         arrival time                           0.589    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 decimator_0/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.141ns (12.932%)  route 0.949ns (87.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.667    -0.497    decimator_0/CLK
    SLICE_X4Y39          FDRE                                         r  decimator_0/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  decimator_0/data_out_reg[3]/Q
                         net (fo=1, routed)           0.949     0.594    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.956    -0.717    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.160    
                         clock uncertainty            0.273     0.113    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     0.409    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.409    
                         arrival time                           0.594    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 decimator_0/data_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.164ns (15.020%)  route 0.928ns (84.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.604    -0.560    decimator_0/CLK
    SLICE_X6Y50          FDRE                                         r  decimator_0/data_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  decimator_0/data_out_reg[11]/Q
                         net (fo=1, routed)           0.928     0.532    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.888    -0.785    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.228    
                         clock uncertainty            0.273     0.045    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     0.341    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.341    
                         arrival time                           0.532    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 decimator_0/data_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.164ns (14.930%)  route 0.934ns (85.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.604    -0.560    decimator_0/CLK
    SLICE_X6Y50          FDRE                                         r  decimator_0/data_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  decimator_0/data_out_reg[10]/Q
                         net (fo=1, routed)           0.934     0.538    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.888    -0.785    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.228    
                         clock uncertainty            0.273     0.045    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     0.341    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.341    
                         arrival time                           0.538    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 decimator_0/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.148ns (14.106%)  route 0.901ns (85.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.604    -0.560    decimator_0/CLK
    SLICE_X6Y50          FDRE                                         r  decimator_0/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.148    -0.412 r  decimator_0/data_out_reg[7]/Q
                         net (fo=1, routed)           0.901     0.489    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.888    -0.785    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.228    
                         clock uncertainty            0.273     0.045    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.243     0.288    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.288    
                         arrival time                           0.489    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 decimator_0/data_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.148ns (14.048%)  route 0.906ns (85.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.604    -0.560    decimator_0/CLK
    SLICE_X6Y50          FDRE                                         r  decimator_0/data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.148    -0.412 r  decimator_0/data_out_reg[8]/Q
                         net (fo=1, routed)           0.906     0.493    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.888    -0.785    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.228    
                         clock uncertainty            0.273     0.045    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.242     0.287    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.287    
                         arrival time                           0.493    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 decimator_0/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.122ns  (logic 0.141ns (12.564%)  route 0.981ns (87.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.666    -0.498    decimator_0/CLK
    SLICE_X7Y37          FDRE                                         r  decimator_0/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  decimator_0/data_out_reg[2]/Q
                         net (fo=1, routed)           0.981     0.625    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.956    -0.717    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.160    
                         clock uncertainty            0.273     0.113    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     0.409    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.409    
                         arrival time                           0.625    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 decimator_0/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.164ns (14.625%)  route 0.957ns (85.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.604    -0.560    decimator_0/CLK
    SLICE_X6Y50          FDRE                                         r  decimator_0/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  decimator_0/data_out_reg[5]/Q
                         net (fo=1, routed)           0.957     0.561    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.888    -0.785    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.228    
                         clock uncertainty            0.273     0.045    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     0.341    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.341    
                         arrival time                           0.561    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 decimator_0/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.141ns (12.401%)  route 0.996ns (87.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.667    -0.497    decimator_0/CLK
    SLICE_X4Y39          FDRE                                         r  decimator_0/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  decimator_0/data_out_reg[4]/Q
                         net (fo=1, routed)           0.996     0.640    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.956    -0.717    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.160    
                         clock uncertainty            0.273     0.113    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.296     0.409    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.409    
                         arrival time                           0.640    
  -------------------------------------------------------------------
                         slack                                  0.231    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           10  Failing Endpoints,  Worst Slack       -1.801ns,  Total Violation      -16.982ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.801ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.742ns  (logic 0.642ns (23.416%)  route 2.100ns (76.584%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          1.006    29.464    xvga1/SW_clean[0]
    SLICE_X8Y77          LUT6 (Prop_lut6_I2_O)        0.124    29.588 r  xvga1/bram2_i_11/O
                         net (fo=1, routed)           1.094    30.682    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[0]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.249    29.447    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    28.881    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -30.682    
  -------------------------------------------------------------------
                         slack                                 -1.801    

Slack (VIOLATED) :        -1.786ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.726ns  (logic 0.642ns (23.548%)  route 2.084ns (76.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.939    29.397    xvga1/SW_clean[0]
    SLICE_X9Y77          LUT6 (Prop_lut6_I2_O)        0.124    29.521 r  xvga1/bram2_i_6/O
                         net (fo=1, routed)           1.146    30.667    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.249    29.447    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    28.881    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -30.667    
  -------------------------------------------------------------------
                         slack                                 -1.786    

Slack (VIOLATED) :        -1.772ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.713ns  (logic 0.642ns (23.668%)  route 2.071ns (76.332%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          1.015    29.473    xvga1/SW_clean[0]
    SLICE_X9Y77          LUT4 (Prop_lut4_I1_O)        0.124    29.597 r  xvga1/bram2_i_3/O
                         net (fo=1, routed)           1.056    30.653    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[8]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.249    29.447    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    28.881    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -30.653    
  -------------------------------------------------------------------
                         slack                                 -1.772    

Slack (VIOLATED) :        -1.744ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.685ns  (logic 0.642ns (23.911%)  route 2.043ns (76.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.935    29.393    xvga1/SW_clean[0]
    SLICE_X9Y77          LUT6 (Prop_lut6_I2_O)        0.124    29.517 r  xvga1/bram2_i_5/O
                         net (fo=1, routed)           1.108    30.625    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.249    29.447    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    28.881    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -30.625    
  -------------------------------------------------------------------
                         slack                                 -1.744    

Slack (VIOLATED) :        -1.694ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.634ns  (logic 0.642ns (24.373%)  route 1.992ns (75.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.940    29.398    xvga1/SW_clean[0]
    SLICE_X8Y80          LUT6 (Prop_lut6_I2_O)        0.124    29.522 r  xvga1/bram2_i_10/O
                         net (fo=1, routed)           1.052    30.575    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.249    29.447    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    28.881    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -30.575    
  -------------------------------------------------------------------
                         slack                                 -1.694    

Slack (VIOLATED) :        -1.693ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.634ns  (logic 0.642ns (24.377%)  route 1.992ns (75.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 f  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.985    29.444    db0/SW_clean[0]
    SLICE_X9Y80          LUT3 (Prop_lut3_I2_O)        0.124    29.568 r  db0/bram2_i_2/O
                         net (fo=1, routed)           1.007    30.574    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[9]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.249    29.447    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    28.881    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -30.574    
  -------------------------------------------------------------------
                         slack                                 -1.693    

Slack (VIOLATED) :        -1.679ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.619ns  (logic 0.642ns (24.510%)  route 1.977ns (75.490%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.922    29.380    xvga1/SW_clean[0]
    SLICE_X9Y78          LUT6 (Prop_lut6_I2_O)        0.124    29.504 r  xvga1/bram2_i_8/O
                         net (fo=1, routed)           1.055    30.560    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.249    29.447    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    28.881    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -30.560    
  -------------------------------------------------------------------
                         slack                                 -1.679    

Slack (VIOLATED) :        -1.647ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.588ns  (logic 0.642ns (24.810%)  route 1.946ns (75.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.868    29.326    xvga1/SW_clean[0]
    SLICE_X9Y80          LUT6 (Prop_lut6_I2_O)        0.124    29.450 r  xvga1/bram2_i_7/O
                         net (fo=1, routed)           1.078    30.528    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.249    29.447    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    28.881    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -30.528    
  -------------------------------------------------------------------
                         slack                                 -1.647    

Slack (VIOLATED) :        -1.590ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.531ns  (logic 0.642ns (25.365%)  route 1.889ns (74.635%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.863    29.321    xvga1/SW_clean[0]
    SLICE_X9Y80          LUT6 (Prop_lut6_I2_O)        0.124    29.445 r  xvga1/bram2_i_9/O
                         net (fo=1, routed)           1.027    30.472    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.249    29.447    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    28.881    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -30.472    
  -------------------------------------------------------------------
                         slack                                 -1.590    

Slack (VIOLATED) :        -1.576ns  (required time - arrival time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.517ns  (logic 0.642ns (25.511%)  route 1.875ns (74.489%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.634    27.940    db0/clk_out1
    SLICE_X8Y80          FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.870    29.329    xvga1/SW_clean[1]
    SLICE_X10Y79         LUT5 (Prop_lut5_I3_O)        0.124    29.453 r  xvga1/bram2_i_4/O
                         net (fo=1, routed)           1.004    30.457    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[7]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.249    29.447    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    28.881    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -30.457    
  -------------------------------------------------------------------
                         slack                                 -1.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.209ns (23.662%)  route 0.674ns (76.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.567    -0.597    db0/clk_out1
    SLICE_X8Y80          FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.433 f  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.321    -0.113    db0/SW_clean[1]
    SLICE_X9Y80          LUT3 (Prop_lut3_I0_O)        0.045    -0.068 r  db0/bram2_i_2/O
                         net (fo=1, routed)           0.354     0.286    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[9]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.249     0.006    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     0.189    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.209ns (23.578%)  route 0.677ns (76.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.567    -0.597    db0/clk_out1
    SLICE_X8Y80          FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.310    -0.123    xvga1/SW_clean[1]
    SLICE_X8Y80          LUT6 (Prop_lut6_I4_O)        0.045    -0.078 r  xvga1/bram2_i_10/O
                         net (fo=1, routed)           0.367     0.289    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.249     0.006    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.189    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.209ns (23.524%)  route 0.679ns (76.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.567    -0.597    db0/clk_out1
    SLICE_X8Y80          FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.276    -0.157    xvga1/SW_clean[1]
    SLICE_X9Y80          LUT6 (Prop_lut6_I4_O)        0.045    -0.112 r  xvga1/bram2_i_7/O
                         net (fo=1, routed)           0.403     0.291    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.249     0.006    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.189    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.209ns (23.157%)  route 0.694ns (76.843%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.567    -0.597    db0/clk_out1
    SLICE_X8Y80          FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.314    -0.119    xvga1/SW_clean[1]
    SLICE_X10Y79         LUT5 (Prop_lut5_I3_O)        0.045    -0.074 r  xvga1/bram2_i_4/O
                         net (fo=1, routed)           0.379     0.305    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[7]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.249     0.006    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.189    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.209ns (22.789%)  route 0.708ns (77.211%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.567    -0.597    db0/clk_out1
    SLICE_X8Y80          FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.341    -0.093    xvga1/SW_clean[1]
    SLICE_X9Y78          LUT6 (Prop_lut6_I4_O)        0.045    -0.048 r  xvga1/bram2_i_8/O
                         net (fo=1, routed)           0.367     0.320    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.249     0.006    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.189    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.209ns (21.853%)  route 0.747ns (78.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.567    -0.597    db0/clk_out1
    SLICE_X8Y80          FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.356    -0.077    xvga1/SW_clean[1]
    SLICE_X9Y77          LUT6 (Prop_lut6_I4_O)        0.045    -0.032 r  xvga1/bram2_i_5/O
                         net (fo=1, routed)           0.391     0.359    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.249     0.006    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.189    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.209ns (21.441%)  route 0.766ns (78.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.566    -0.598    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.373    -0.062    xvga1/SW_clean[0]
    SLICE_X8Y77          LUT6 (Prop_lut6_I2_O)        0.045    -0.017 r  xvga1/bram2_i_11/O
                         net (fo=1, routed)           0.393     0.376    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[0]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.249     0.006    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.189    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.376    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.209ns (21.293%)  route 0.773ns (78.707%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.566    -0.598    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.398    -0.036    xvga1/SW_clean[0]
    SLICE_X9Y77          LUT4 (Prop_lut4_I1_O)        0.045     0.009 r  xvga1/bram2_i_3/O
                         net (fo=1, routed)           0.375     0.383    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[8]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.249     0.006    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.189    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.383    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.209ns (21.137%)  route 0.780ns (78.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.567    -0.597    db0/clk_out1
    SLICE_X8Y80          FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.355    -0.078    xvga1/SW_clean[1]
    SLICE_X9Y77          LUT6 (Prop_lut6_I4_O)        0.045    -0.033 r  xvga1/bram2_i_6/O
                         net (fo=1, routed)           0.425     0.392    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.249     0.006    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.189    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.209ns (20.988%)  route 0.787ns (79.012%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.567    -0.597    db0/clk_out1
    SLICE_X8Y80          FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.275    -0.158    xvga1/SW_clean[1]
    SLICE_X9Y80          LUT6 (Prop_lut6_I4_O)        0.045    -0.113 r  xvga1/bram2_i_9/O
                         net (fo=1, routed)           0.512     0.399    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.249     0.006    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.189    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.399    
  -------------------------------------------------------------------
                         slack                                  0.210    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :           10  Failing Endpoints,  Worst Slack       -1.801ns,  Total Violation      -16.982ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.801ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.742ns  (logic 0.642ns (23.416%)  route 2.100ns (76.584%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          1.006    29.464    xvga1/SW_clean[0]
    SLICE_X8Y77          LUT6 (Prop_lut6_I2_O)        0.124    29.588 r  xvga1/bram2_i_11/O
                         net (fo=1, routed)           1.094    30.682    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[0]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.249    29.447    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    28.881    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -30.682    
  -------------------------------------------------------------------
                         slack                                 -1.801    

Slack (VIOLATED) :        -1.786ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.726ns  (logic 0.642ns (23.548%)  route 2.084ns (76.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.939    29.397    xvga1/SW_clean[0]
    SLICE_X9Y77          LUT6 (Prop_lut6_I2_O)        0.124    29.521 r  xvga1/bram2_i_6/O
                         net (fo=1, routed)           1.146    30.667    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.249    29.447    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    28.881    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -30.667    
  -------------------------------------------------------------------
                         slack                                 -1.786    

Slack (VIOLATED) :        -1.772ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.713ns  (logic 0.642ns (23.668%)  route 2.071ns (76.332%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          1.015    29.473    xvga1/SW_clean[0]
    SLICE_X9Y77          LUT4 (Prop_lut4_I1_O)        0.124    29.597 r  xvga1/bram2_i_3/O
                         net (fo=1, routed)           1.056    30.653    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[8]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.249    29.447    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    28.881    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -30.653    
  -------------------------------------------------------------------
                         slack                                 -1.772    

Slack (VIOLATED) :        -1.744ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.685ns  (logic 0.642ns (23.911%)  route 2.043ns (76.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.935    29.393    xvga1/SW_clean[0]
    SLICE_X9Y77          LUT6 (Prop_lut6_I2_O)        0.124    29.517 r  xvga1/bram2_i_5/O
                         net (fo=1, routed)           1.108    30.625    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.249    29.447    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    28.881    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -30.625    
  -------------------------------------------------------------------
                         slack                                 -1.744    

Slack (VIOLATED) :        -1.694ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.634ns  (logic 0.642ns (24.373%)  route 1.992ns (75.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.940    29.398    xvga1/SW_clean[0]
    SLICE_X8Y80          LUT6 (Prop_lut6_I2_O)        0.124    29.522 r  xvga1/bram2_i_10/O
                         net (fo=1, routed)           1.052    30.575    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.249    29.447    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    28.881    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -30.575    
  -------------------------------------------------------------------
                         slack                                 -1.694    

Slack (VIOLATED) :        -1.693ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.634ns  (logic 0.642ns (24.377%)  route 1.992ns (75.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 f  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.985    29.444    db0/SW_clean[0]
    SLICE_X9Y80          LUT3 (Prop_lut3_I2_O)        0.124    29.568 r  db0/bram2_i_2/O
                         net (fo=1, routed)           1.007    30.574    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[9]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.249    29.447    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    28.881    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -30.574    
  -------------------------------------------------------------------
                         slack                                 -1.693    

Slack (VIOLATED) :        -1.679ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.619ns  (logic 0.642ns (24.510%)  route 1.977ns (75.490%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.922    29.380    xvga1/SW_clean[0]
    SLICE_X9Y78          LUT6 (Prop_lut6_I2_O)        0.124    29.504 r  xvga1/bram2_i_8/O
                         net (fo=1, routed)           1.055    30.560    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.249    29.447    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    28.881    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -30.560    
  -------------------------------------------------------------------
                         slack                                 -1.679    

Slack (VIOLATED) :        -1.647ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.588ns  (logic 0.642ns (24.810%)  route 1.946ns (75.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.868    29.326    xvga1/SW_clean[0]
    SLICE_X9Y80          LUT6 (Prop_lut6_I2_O)        0.124    29.450 r  xvga1/bram2_i_7/O
                         net (fo=1, routed)           1.078    30.528    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.249    29.447    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    28.881    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -30.528    
  -------------------------------------------------------------------
                         slack                                 -1.647    

Slack (VIOLATED) :        -1.590ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.531ns  (logic 0.642ns (25.365%)  route 1.889ns (74.635%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.863    29.321    xvga1/SW_clean[0]
    SLICE_X9Y80          LUT6 (Prop_lut6_I2_O)        0.124    29.445 r  xvga1/bram2_i_9/O
                         net (fo=1, routed)           1.027    30.472    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.249    29.447    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    28.881    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -30.472    
  -------------------------------------------------------------------
                         slack                                 -1.590    

Slack (VIOLATED) :        -1.576ns  (required time - arrival time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.517ns  (logic 0.642ns (25.511%)  route 1.875ns (74.489%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.634    27.940    db0/clk_out1
    SLICE_X8Y80          FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.870    29.329    xvga1/SW_clean[1]
    SLICE_X10Y79         LUT5 (Prop_lut5_I3_O)        0.124    29.453 r  xvga1/bram2_i_4/O
                         net (fo=1, routed)           1.004    30.457    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[7]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.249    29.447    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    28.881    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -30.457    
  -------------------------------------------------------------------
                         slack                                 -1.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.209ns (23.662%)  route 0.674ns (76.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.567    -0.597    db0/clk_out1
    SLICE_X8Y80          FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.433 f  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.321    -0.113    db0/SW_clean[1]
    SLICE_X9Y80          LUT3 (Prop_lut3_I0_O)        0.045    -0.068 r  db0/bram2_i_2/O
                         net (fo=1, routed)           0.354     0.286    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[9]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.249     0.006    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     0.189    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.209ns (23.578%)  route 0.677ns (76.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.567    -0.597    db0/clk_out1
    SLICE_X8Y80          FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.310    -0.123    xvga1/SW_clean[1]
    SLICE_X8Y80          LUT6 (Prop_lut6_I4_O)        0.045    -0.078 r  xvga1/bram2_i_10/O
                         net (fo=1, routed)           0.367     0.289    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.249     0.006    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.189    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.209ns (23.524%)  route 0.679ns (76.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.567    -0.597    db0/clk_out1
    SLICE_X8Y80          FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.276    -0.157    xvga1/SW_clean[1]
    SLICE_X9Y80          LUT6 (Prop_lut6_I4_O)        0.045    -0.112 r  xvga1/bram2_i_7/O
                         net (fo=1, routed)           0.403     0.291    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.249     0.006    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.189    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.209ns (23.157%)  route 0.694ns (76.843%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.567    -0.597    db0/clk_out1
    SLICE_X8Y80          FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.314    -0.119    xvga1/SW_clean[1]
    SLICE_X10Y79         LUT5 (Prop_lut5_I3_O)        0.045    -0.074 r  xvga1/bram2_i_4/O
                         net (fo=1, routed)           0.379     0.305    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[7]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.249     0.006    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.189    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.209ns (22.789%)  route 0.708ns (77.211%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.567    -0.597    db0/clk_out1
    SLICE_X8Y80          FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.341    -0.093    xvga1/SW_clean[1]
    SLICE_X9Y78          LUT6 (Prop_lut6_I4_O)        0.045    -0.048 r  xvga1/bram2_i_8/O
                         net (fo=1, routed)           0.367     0.320    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.249     0.006    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.189    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.209ns (21.853%)  route 0.747ns (78.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.567    -0.597    db0/clk_out1
    SLICE_X8Y80          FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.356    -0.077    xvga1/SW_clean[1]
    SLICE_X9Y77          LUT6 (Prop_lut6_I4_O)        0.045    -0.032 r  xvga1/bram2_i_5/O
                         net (fo=1, routed)           0.391     0.359    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.249     0.006    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.189    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.209ns (21.441%)  route 0.766ns (78.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.566    -0.598    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.373    -0.062    xvga1/SW_clean[0]
    SLICE_X8Y77          LUT6 (Prop_lut6_I2_O)        0.045    -0.017 r  xvga1/bram2_i_11/O
                         net (fo=1, routed)           0.393     0.376    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[0]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.249     0.006    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.189    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.376    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.209ns (21.293%)  route 0.773ns (78.707%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.566    -0.598    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.398    -0.036    xvga1/SW_clean[0]
    SLICE_X9Y77          LUT4 (Prop_lut4_I1_O)        0.045     0.009 r  xvga1/bram2_i_3/O
                         net (fo=1, routed)           0.375     0.383    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[8]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.249     0.006    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.189    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.383    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.209ns (21.137%)  route 0.780ns (78.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.567    -0.597    db0/clk_out1
    SLICE_X8Y80          FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.355    -0.078    xvga1/SW_clean[1]
    SLICE_X9Y77          LUT6 (Prop_lut6_I4_O)        0.045    -0.033 r  xvga1/bram2_i_6/O
                         net (fo=1, routed)           0.425     0.392    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.249     0.006    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.189    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.209ns (20.988%)  route 0.787ns (79.012%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.567    -0.597    db0/clk_out1
    SLICE_X8Y80          FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.275    -0.158    xvga1/SW_clean[1]
    SLICE_X9Y80          LUT6 (Prop_lut6_I4_O)        0.045    -0.113 r  xvga1/bram2_i_9/O
                         net (fo=1, routed)           0.512     0.399    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.249     0.006    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.189    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.399    
  -------------------------------------------------------------------
                         slack                                  0.210    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.424ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 0.964ns (21.697%)  route 3.479ns (78.303%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 13.960 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.635    -0.905    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.419    -0.486 f  xvga1/hcount_reg[7]/Q
                         net (fo=11, routed)          0.837     0.351    xvga1/hcount[7]
    SLICE_X9Y82          LUT4 (Prop_lut4_I2_O)        0.297     0.648 r  xvga1/hcount[10]_i_3/O
                         net (fo=2, routed)           0.821     1.469    xvga1/hcount[10]_i_3_n_0
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.124     1.593 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.434     3.027    xvga1/hreset
    SLICE_X5Y83          LUT2 (Prop_lut2_I0_O)        0.124     3.151 r  xvga1/vcount[5]_i_1/O
                         net (fo=2, routed)           0.387     3.538    xvga1/vcount0
    SLICE_X5Y83          FDRE                                         r  xvga1/vcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.596    13.960    xvga1/clk_out2
    SLICE_X5Y83          FDRE                                         r  xvga1/vcount_reg[0]/C
                         clock pessimism              0.559    14.520    
                         clock uncertainty           -0.129    14.391    
    SLICE_X5Y83          FDRE (Setup_fdre_C_R)       -0.429    13.962    xvga1/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                         13.962    
                         arrival time                          -3.538    
  -------------------------------------------------------------------
                         slack                                 10.424    

Slack (MET) :             10.424ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 0.964ns (21.697%)  route 3.479ns (78.303%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 13.960 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.635    -0.905    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.419    -0.486 f  xvga1/hcount_reg[7]/Q
                         net (fo=11, routed)          0.837     0.351    xvga1/hcount[7]
    SLICE_X9Y82          LUT4 (Prop_lut4_I2_O)        0.297     0.648 r  xvga1/hcount[10]_i_3/O
                         net (fo=2, routed)           0.821     1.469    xvga1/hcount[10]_i_3_n_0
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.124     1.593 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.434     3.027    xvga1/hreset
    SLICE_X5Y83          LUT2 (Prop_lut2_I0_O)        0.124     3.151 r  xvga1/vcount[5]_i_1/O
                         net (fo=2, routed)           0.387     3.538    xvga1/vcount0
    SLICE_X5Y83          FDRE                                         r  xvga1/vcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.596    13.960    xvga1/clk_out2
    SLICE_X5Y83          FDRE                                         r  xvga1/vcount_reg[5]/C
                         clock pessimism              0.559    14.520    
                         clock uncertainty           -0.129    14.391    
    SLICE_X5Y83          FDRE (Setup_fdre_C_R)       -0.429    13.962    xvga1/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                         13.962    
                         arrival time                          -3.538    
  -------------------------------------------------------------------
                         slack                                 10.424    

Slack (MET) :             11.116ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.840ns (22.637%)  route 2.871ns (77.363%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 13.878 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.635    -0.905    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.419    -0.486 f  xvga1/hcount_reg[7]/Q
                         net (fo=11, routed)          0.837     0.351    xvga1/hcount[7]
    SLICE_X9Y82          LUT4 (Prop_lut4_I2_O)        0.297     0.648 r  xvga1/hcount[10]_i_3/O
                         net (fo=2, routed)           0.821     1.469    xvga1/hcount[10]_i_3_n_0
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.124     1.593 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.213     2.806    xvga1/hreset
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.514    13.878    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[0]/C
                         clock pessimism              0.601    14.480    
                         clock uncertainty           -0.129    14.351    
    SLICE_X9Y81          FDRE (Setup_fdre_C_R)       -0.429    13.922    xvga1/hcount_reg[0]
  -------------------------------------------------------------------
                         required time                         13.922    
                         arrival time                          -2.806    
  -------------------------------------------------------------------
                         slack                                 11.116    

Slack (MET) :             11.116ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.840ns (22.637%)  route 2.871ns (77.363%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 13.878 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.635    -0.905    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.419    -0.486 f  xvga1/hcount_reg[7]/Q
                         net (fo=11, routed)          0.837     0.351    xvga1/hcount[7]
    SLICE_X9Y82          LUT4 (Prop_lut4_I2_O)        0.297     0.648 r  xvga1/hcount[10]_i_3/O
                         net (fo=2, routed)           0.821     1.469    xvga1/hcount[10]_i_3_n_0
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.124     1.593 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.213     2.806    xvga1/hreset
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.514    13.878    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[1]/C
                         clock pessimism              0.601    14.480    
                         clock uncertainty           -0.129    14.351    
    SLICE_X9Y81          FDRE (Setup_fdre_C_R)       -0.429    13.922    xvga1/hcount_reg[1]
  -------------------------------------------------------------------
                         required time                         13.922    
                         arrival time                          -2.806    
  -------------------------------------------------------------------
                         slack                                 11.116    

Slack (MET) :             11.116ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.840ns (22.637%)  route 2.871ns (77.363%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 13.878 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.635    -0.905    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.419    -0.486 f  xvga1/hcount_reg[7]/Q
                         net (fo=11, routed)          0.837     0.351    xvga1/hcount[7]
    SLICE_X9Y82          LUT4 (Prop_lut4_I2_O)        0.297     0.648 r  xvga1/hcount[10]_i_3/O
                         net (fo=2, routed)           0.821     1.469    xvga1/hcount[10]_i_3_n_0
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.124     1.593 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.213     2.806    xvga1/hreset
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.514    13.878    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[2]/C
                         clock pessimism              0.601    14.480    
                         clock uncertainty           -0.129    14.351    
    SLICE_X9Y81          FDRE (Setup_fdre_C_R)       -0.429    13.922    xvga1/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                         13.922    
                         arrival time                          -2.806    
  -------------------------------------------------------------------
                         slack                                 11.116    

Slack (MET) :             11.116ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.840ns (22.637%)  route 2.871ns (77.363%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 13.878 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.635    -0.905    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.419    -0.486 f  xvga1/hcount_reg[7]/Q
                         net (fo=11, routed)          0.837     0.351    xvga1/hcount[7]
    SLICE_X9Y82          LUT4 (Prop_lut4_I2_O)        0.297     0.648 r  xvga1/hcount[10]_i_3/O
                         net (fo=2, routed)           0.821     1.469    xvga1/hcount[10]_i_3_n_0
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.124     1.593 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.213     2.806    xvga1/hreset
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.514    13.878    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[5]/C
                         clock pessimism              0.601    14.480    
                         clock uncertainty           -0.129    14.351    
    SLICE_X9Y81          FDRE (Setup_fdre_C_R)       -0.429    13.922    xvga1/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                         13.922    
                         arrival time                          -2.806    
  -------------------------------------------------------------------
                         slack                                 11.116    

Slack (MET) :             11.116ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.840ns (22.637%)  route 2.871ns (77.363%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 13.878 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.635    -0.905    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.419    -0.486 f  xvga1/hcount_reg[7]/Q
                         net (fo=11, routed)          0.837     0.351    xvga1/hcount[7]
    SLICE_X9Y82          LUT4 (Prop_lut4_I2_O)        0.297     0.648 r  xvga1/hcount[10]_i_3/O
                         net (fo=2, routed)           0.821     1.469    xvga1/hcount[10]_i_3_n_0
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.124     1.593 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.213     2.806    xvga1/hreset
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.514    13.878    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[6]/C
                         clock pessimism              0.601    14.480    
                         clock uncertainty           -0.129    14.351    
    SLICE_X9Y81          FDRE (Setup_fdre_C_R)       -0.429    13.922    xvga1/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                         13.922    
                         arrival time                          -2.806    
  -------------------------------------------------------------------
                         slack                                 11.116    

Slack (MET) :             11.116ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.840ns (22.637%)  route 2.871ns (77.363%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 13.878 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.635    -0.905    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.419    -0.486 f  xvga1/hcount_reg[7]/Q
                         net (fo=11, routed)          0.837     0.351    xvga1/hcount[7]
    SLICE_X9Y82          LUT4 (Prop_lut4_I2_O)        0.297     0.648 r  xvga1/hcount[10]_i_3/O
                         net (fo=2, routed)           0.821     1.469    xvga1/hcount[10]_i_3_n_0
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.124     1.593 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.213     2.806    xvga1/hreset
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.514    13.878    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[7]/C
                         clock pessimism              0.601    14.480    
                         clock uncertainty           -0.129    14.351    
    SLICE_X9Y81          FDRE (Setup_fdre_C_R)       -0.429    13.922    xvga1/hcount_reg[7]
  -------------------------------------------------------------------
                         required time                         13.922    
                         arrival time                          -2.806    
  -------------------------------------------------------------------
                         slack                                 11.116    

Slack (MET) :             11.116ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.840ns (22.637%)  route 2.871ns (77.363%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 13.878 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.635    -0.905    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.419    -0.486 f  xvga1/hcount_reg[7]/Q
                         net (fo=11, routed)          0.837     0.351    xvga1/hcount[7]
    SLICE_X9Y82          LUT4 (Prop_lut4_I2_O)        0.297     0.648 r  xvga1/hcount[10]_i_3/O
                         net (fo=2, routed)           0.821     1.469    xvga1/hcount[10]_i_3_n_0
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.124     1.593 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.213     2.806    xvga1/hreset
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.514    13.878    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[8]/C
                         clock pessimism              0.601    14.480    
                         clock uncertainty           -0.129    14.351    
    SLICE_X9Y81          FDRE (Setup_fdre_C_R)       -0.429    13.922    xvga1/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                         13.922    
                         arrival time                          -2.806    
  -------------------------------------------------------------------
                         slack                                 11.116    

Slack (MET) :             11.116ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.840ns (22.637%)  route 2.871ns (77.363%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 13.878 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.635    -0.905    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.419    -0.486 f  xvga1/hcount_reg[7]/Q
                         net (fo=11, routed)          0.837     0.351    xvga1/hcount[7]
    SLICE_X9Y82          LUT4 (Prop_lut4_I2_O)        0.297     0.648 r  xvga1/hcount[10]_i_3/O
                         net (fo=2, routed)           0.821     1.469    xvga1/hcount[10]_i_3_n_0
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.124     1.593 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.213     2.806    xvga1/hreset
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.514    13.878    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[9]/C
                         clock pessimism              0.601    14.480    
                         clock uncertainty           -0.129    14.351    
    SLICE_X9Y81          FDRE (Setup_fdre_C_R)       -0.429    13.922    xvga1/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                         13.922    
                         arrival time                          -2.806    
  -------------------------------------------------------------------
                         slack                                 11.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 display/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/strobe_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.208%)  route 0.110ns (36.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.605    -0.559    display/clk_out2
    SLICE_X0Y97          FDRE                                         r  display/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  display/counter_reg[12]/Q
                         net (fo=15, routed)          0.110    -0.308    display/p_0_in[1]
    SLICE_X1Y97          LUT3 (Prop_lut3_I0_O)        0.048    -0.260 r  display/strobe[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    display/strobe[6]_i_1_n_0
    SLICE_X1Y97          FDRE                                         r  display/strobe_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.878    -0.795    display/clk_out2
    SLICE_X1Y97          FDRE                                         r  display/strobe_reg[6]/C
                         clock pessimism              0.249    -0.546    
                         clock uncertainty            0.129    -0.418    
    SLICE_X1Y97          FDRE (Hold_fdre_C_D)         0.107    -0.311    display/strobe_reg[6]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 display/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/strobe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.835%)  route 0.110ns (37.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.605    -0.559    display/clk_out2
    SLICE_X0Y97          FDRE                                         r  display/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 f  display/counter_reg[12]/Q
                         net (fo=15, routed)          0.110    -0.308    display/p_0_in[1]
    SLICE_X1Y97          LUT3 (Prop_lut3_I2_O)        0.045    -0.263 r  display/strobe[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    display/strobe[0]_i_1_n_0
    SLICE_X1Y97          FDRE                                         r  display/strobe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.878    -0.795    display/clk_out2
    SLICE_X1Y97          FDRE                                         r  display/strobe_reg[0]/C
                         clock pessimism              0.249    -0.546    
                         clock uncertainty            0.129    -0.418    
    SLICE_X1Y97          FDRE (Hold_fdre_C_D)         0.091    -0.327    display/strobe_reg[0]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.189ns (51.246%)  route 0.180ns (48.754%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.568    -0.596    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  xvga1/hcount_reg[0]/Q
                         net (fo=9, routed)           0.180    -0.275    xvga1/hcount[0]
    SLICE_X10Y82         LUT5 (Prop_lut5_I1_O)        0.048    -0.227 r  xvga1/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    xvga1/p_0_in[4]
    SLICE_X10Y82         FDRE                                         r  xvga1/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.838    -0.835    xvga1/clk_out2
    SLICE_X10Y82         FDRE                                         r  xvga1/hcount_reg[4]/C
                         clock pessimism              0.275    -0.560    
                         clock uncertainty            0.129    -0.432    
    SLICE_X10Y82         FDRE (Hold_fdre_C_D)         0.131    -0.301    xvga1/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.846%)  route 0.180ns (49.154%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.568    -0.596    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  xvga1/hcount_reg[0]/Q
                         net (fo=9, routed)           0.180    -0.275    xvga1/hcount[0]
    SLICE_X10Y82         LUT4 (Prop_lut4_I1_O)        0.045    -0.230 r  xvga1/hcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    xvga1/p_0_in[3]
    SLICE_X10Y82         FDRE                                         r  xvga1/hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.838    -0.835    xvga1/clk_out2
    SLICE_X10Y82         FDRE                                         r  xvga1/hcount_reg[3]/C
                         clock pessimism              0.275    -0.560    
                         clock uncertainty            0.129    -0.432    
    SLICE_X10Y82         FDRE (Hold_fdre_C_D)         0.120    -0.312    xvga1/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.498%)  route 0.154ns (42.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.569    -0.595    xvga1/clk_out2
    SLICE_X10Y82         FDRE                                         r  xvga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  xvga1/hcount_reg[3]/Q
                         net (fo=11, routed)          0.154    -0.277    xvga1/hcount[3]
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.045    -0.232 r  xvga1/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    xvga1/p_0_in[5]
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.837    -0.836    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[5]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.129    -0.433    
    SLICE_X9Y81          FDRE (Hold_fdre_C_D)         0.092    -0.341    xvga1/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_plot/vheight_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.227ns (64.800%)  route 0.123ns (35.200%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.599    -0.565    xvga1/clk_out2
    SLICE_X5Y84          FDRE                                         r  xvga1/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.128    -0.437 f  xvga1/vcount_reg[6]/Q
                         net (fo=7, routed)           0.123    -0.314    xvga1/vcount[6]
    SLICE_X7Y83          LUT1 (Prop_lut1_I0_O)        0.099    -0.215 r  xvga1/vheight[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    fft_plot/vheight_reg[9]_0[6]
    SLICE_X7Y83          FDRE                                         r  fft_plot/vheight_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.867    -0.806    fft_plot/clk_out2
    SLICE_X7Y83          FDRE                                         r  fft_plot/vheight_reg[6]/C
                         clock pessimism              0.254    -0.552    
                         clock uncertainty            0.129    -0.424    
    SLICE_X7Y83          FDRE (Hold_fdre_C_D)         0.091    -0.333    fft_plot/vheight_reg[6]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.227ns (66.448%)  route 0.115ns (33.552%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.598    -0.566    xvga1/clk_out2
    SLICE_X5Y83          FDRE                                         r  xvga1/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  xvga1/vcount_reg[0]/Q
                         net (fo=10, routed)          0.115    -0.324    xvga1/vcount[0]
    SLICE_X5Y83          LUT6 (Prop_lut6_I2_O)        0.099    -0.225 r  xvga1/vcount[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.225    xvga1/p_0_in__0[5]
    SLICE_X5Y83          FDRE                                         r  xvga1/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.867    -0.806    xvga1/clk_out2
    SLICE_X5Y83          FDRE                                         r  xvga1/vcount_reg[5]/C
                         clock pessimism              0.240    -0.566    
                         clock uncertainty            0.129    -0.438    
    SLICE_X5Y83          FDRE (Hold_fdre_C_D)         0.091    -0.347    xvga1/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.226ns (65.814%)  route 0.117ns (34.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.599    -0.565    xvga1/clk_out2
    SLICE_X5Y84          FDRE                                         r  xvga1/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  xvga1/vcount_reg[8]/Q
                         net (fo=6, routed)           0.117    -0.320    xvga1/vcount_reg[8]_0[8]
    SLICE_X5Y84          LUT6 (Prop_lut6_I4_O)        0.098    -0.222 r  xvga1/vcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    xvga1/vcount[9]_i_1_n_0
    SLICE_X5Y84          FDRE                                         r  xvga1/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.868    -0.805    xvga1/clk_out2
    SLICE_X5Y84          FDRE                                         r  xvga1/vcount_reg[9]/C
                         clock pessimism              0.240    -0.565    
                         clock uncertainty            0.129    -0.437    
    SLICE_X5Y84          FDRE (Hold_fdre_C_D)         0.092    -0.345    xvga1/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 display/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/seg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.190ns (50.064%)  route 0.190ns (49.936%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.605    -0.559    display/clk_out2
    SLICE_X0Y97          FDRE                                         r  display/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  display/counter_reg[12]/Q
                         net (fo=15, routed)          0.190    -0.229    display/p_0_in[1]
    SLICE_X1Y95          LUT3 (Prop_lut3_I0_O)        0.049    -0.180 r  display/seg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    display/seg[6]_i_1_n_0
    SLICE_X1Y95          FDRE                                         r  display/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.877    -0.796    display/clk_out2
    SLICE_X1Y95          FDRE                                         r  display/seg_reg[6]/C
                         clock pessimism              0.252    -0.544    
                         clock uncertainty            0.129    -0.416    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.107    -0.309    display/seg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.183ns (50.086%)  route 0.182ns (49.914%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.568    -0.596    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  xvga1/hcount_reg[8]/Q
                         net (fo=10, routed)          0.182    -0.273    xvga1/hcount[8]
    SLICE_X9Y81          LUT5 (Prop_lut5_I3_O)        0.042    -0.231 r  xvga1/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    xvga1/p_0_in[9]
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.837    -0.836    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[9]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.129    -0.468    
    SLICE_X9Y81          FDRE (Hold_fdre_C_D)         0.107    -0.361    xvga1/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.130    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.394ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0 rise@57.692ns)
  Data Path Delay:        2.397ns  (logic 0.642ns (26.780%)  route 1.755ns (73.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 57.052 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.899    57.052    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.518    57.570 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.935    58.505    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.124    58.629 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820    59.449    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[10]/C
                         clock pessimism              0.395    61.647    
                         clock uncertainty           -0.280    61.367    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    60.843    adc_inst/serial_data_reg[10]
  -------------------------------------------------------------------
                         required time                         60.843    
                         arrival time                         -59.449    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.394ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0 rise@57.692ns)
  Data Path Delay:        2.397ns  (logic 0.642ns (26.780%)  route 1.755ns (73.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 57.052 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.899    57.052    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.518    57.570 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.935    58.505    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.124    58.629 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820    59.449    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[11]/C
                         clock pessimism              0.395    61.647    
                         clock uncertainty           -0.280    61.367    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    60.843    adc_inst/serial_data_reg[11]
  -------------------------------------------------------------------
                         required time                         60.843    
                         arrival time                         -59.449    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.394ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0 rise@57.692ns)
  Data Path Delay:        2.397ns  (logic 0.642ns (26.780%)  route 1.755ns (73.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 57.052 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.899    57.052    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.518    57.570 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.935    58.505    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.124    58.629 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820    59.449    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[5]/C
                         clock pessimism              0.395    61.647    
                         clock uncertainty           -0.280    61.367    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    60.843    adc_inst/serial_data_reg[5]
  -------------------------------------------------------------------
                         required time                         60.843    
                         arrival time                         -59.449    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.394ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0 rise@57.692ns)
  Data Path Delay:        2.397ns  (logic 0.642ns (26.780%)  route 1.755ns (73.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 57.052 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.899    57.052    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.518    57.570 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.935    58.505    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.124    58.629 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820    59.449    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[6]/C
                         clock pessimism              0.395    61.647    
                         clock uncertainty           -0.280    61.367    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    60.843    adc_inst/serial_data_reg[6]
  -------------------------------------------------------------------
                         required time                         60.843    
                         arrival time                         -59.449    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.394ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0 rise@57.692ns)
  Data Path Delay:        2.397ns  (logic 0.642ns (26.780%)  route 1.755ns (73.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 57.052 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.899    57.052    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.518    57.570 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.935    58.505    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.124    58.629 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820    59.449    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[7]/C
                         clock pessimism              0.395    61.647    
                         clock uncertainty           -0.280    61.367    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    60.843    adc_inst/serial_data_reg[7]
  -------------------------------------------------------------------
                         required time                         60.843    
                         arrival time                         -59.449    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.394ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0 rise@57.692ns)
  Data Path Delay:        2.397ns  (logic 0.642ns (26.780%)  route 1.755ns (73.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 57.052 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.899    57.052    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.518    57.570 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.935    58.505    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.124    58.629 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820    59.449    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[8]/C
                         clock pessimism              0.395    61.647    
                         clock uncertainty           -0.280    61.367    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    60.843    adc_inst/serial_data_reg[8]
  -------------------------------------------------------------------
                         required time                         60.843    
                         arrival time                         -59.449    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.394ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0 rise@57.692ns)
  Data Path Delay:        2.397ns  (logic 0.642ns (26.780%)  route 1.755ns (73.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 57.052 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.899    57.052    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.518    57.570 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.935    58.505    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.124    58.629 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820    59.449    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[9]/C
                         clock pessimism              0.395    61.647    
                         clock uncertainty           -0.280    61.367    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    60.843    adc_inst/serial_data_reg[9]
  -------------------------------------------------------------------
                         required time                         60.843    
                         arrival time                         -59.449    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.427ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0 rise@57.692ns)
  Data Path Delay:        2.364ns  (logic 0.642ns (27.152%)  route 1.722ns (72.848%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 57.052 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.899    57.052    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.518    57.570 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.935    58.505    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.124    58.629 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.787    59.416    adc_inst/serial_data
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[0]/C
                         clock pessimism              0.395    61.647    
                         clock uncertainty           -0.280    61.367    
    SLICE_X2Y47          FDRE (Setup_fdre_C_R)       -0.524    60.843    adc_inst/serial_data_reg[0]
  -------------------------------------------------------------------
                         required time                         60.843    
                         arrival time                         -59.416    
  -------------------------------------------------------------------
                         slack                                  1.427    

Slack (MET) :             1.427ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0 rise@57.692ns)
  Data Path Delay:        2.364ns  (logic 0.642ns (27.152%)  route 1.722ns (72.848%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 57.052 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.899    57.052    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.518    57.570 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.935    58.505    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.124    58.629 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.787    59.416    adc_inst/serial_data
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[1]/C
                         clock pessimism              0.395    61.647    
                         clock uncertainty           -0.280    61.367    
    SLICE_X2Y47          FDRE (Setup_fdre_C_R)       -0.524    60.843    adc_inst/serial_data_reg[1]
  -------------------------------------------------------------------
                         required time                         60.843    
                         arrival time                         -59.416    
  -------------------------------------------------------------------
                         slack                                  1.427    

Slack (MET) :             1.427ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0 rise@57.692ns)
  Data Path Delay:        2.364ns  (logic 0.642ns (27.152%)  route 1.722ns (72.848%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 57.052 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.899    57.052    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.518    57.570 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.935    58.505    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.124    58.629 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.787    59.416    adc_inst/serial_data
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[2]/C
                         clock pessimism              0.395    61.647    
                         clock uncertainty           -0.280    61.367    
    SLICE_X2Y47          FDRE (Setup_fdre_C_R)       -0.524    60.843    adc_inst/serial_data_reg[2]
  -------------------------------------------------------------------
                         required time                         60.843    
                         arrival time                         -59.416    
  -------------------------------------------------------------------
                         slack                                  1.427    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.209ns (23.366%)  route 0.685ns (76.634%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.670    -0.494    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.330 f  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.685     0.356    adc_inst/adc_reset
    SLICE_X1Y47          LUT6 (Prop_lut6_I5_O)        0.045     0.401 r  adc_inst/ready_i_1/O
                         net (fo=1, routed)           0.000     0.401    adc_inst/ready_i_1_n_0
    SLICE_X1Y47          FDRE                                         r  adc_inst/ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X1Y47          FDRE                                         r  adc_inst/ready_reg/C
                         clock pessimism              0.557    -0.169    
                         clock uncertainty            0.280     0.111    
    SLICE_X1Y47          FDRE (Hold_fdre_C_D)         0.091     0.202    adc_inst/ready_reg
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.164ns (20.012%)  route 0.656ns (79.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.670    -0.494    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.330 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.656     0.326    adc_inst/adc_reset
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[0]/C
                         clock pessimism              0.557    -0.169    
                         clock uncertainty            0.280     0.111    
    SLICE_X0Y47          FDRE (Hold_fdre_C_R)        -0.018     0.093    adc_inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.164ns (20.012%)  route 0.656ns (79.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.670    -0.494    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.330 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.656     0.326    adc_inst/adc_reset
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[1]/C
                         clock pessimism              0.557    -0.169    
                         clock uncertainty            0.280     0.111    
    SLICE_X0Y47          FDRE (Hold_fdre_C_R)        -0.018     0.093    adc_inst/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.164ns (20.012%)  route 0.656ns (79.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.670    -0.494    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.330 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.656     0.326    adc_inst/adc_reset
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[2]/C
                         clock pessimism              0.557    -0.169    
                         clock uncertainty            0.280     0.111    
    SLICE_X0Y47          FDRE (Hold_fdre_C_R)        -0.018     0.093    adc_inst/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.164ns (20.012%)  route 0.656ns (79.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.670    -0.494    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.330 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.656     0.326    adc_inst/adc_reset
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[3]/C
                         clock pessimism              0.557    -0.169    
                         clock uncertainty            0.280     0.111    
    SLICE_X0Y47          FDRE (Hold_fdre_C_R)        -0.018     0.093    adc_inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.209ns (24.402%)  route 0.647ns (75.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.670    -0.494    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.330 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.366     0.037    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.045     0.082 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.281     0.363    adc_inst/serial_data
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[0]/C
                         clock pessimism              0.557    -0.169    
                         clock uncertainty            0.280     0.111    
    SLICE_X2Y47          FDRE (Hold_fdre_C_R)         0.009     0.120    adc_inst/serial_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.209ns (24.402%)  route 0.647ns (75.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.670    -0.494    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.330 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.366     0.037    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.045     0.082 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.281     0.363    adc_inst/serial_data
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[1]/C
                         clock pessimism              0.557    -0.169    
                         clock uncertainty            0.280     0.111    
    SLICE_X2Y47          FDRE (Hold_fdre_C_R)         0.009     0.120    adc_inst/serial_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.209ns (24.402%)  route 0.647ns (75.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.670    -0.494    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.330 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.366     0.037    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.045     0.082 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.281     0.363    adc_inst/serial_data
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[2]/C
                         clock pessimism              0.557    -0.169    
                         clock uncertainty            0.280     0.111    
    SLICE_X2Y47          FDRE (Hold_fdre_C_R)         0.009     0.120    adc_inst/serial_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.209ns (24.402%)  route 0.647ns (75.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.670    -0.494    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.330 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.366     0.037    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.045     0.082 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.281     0.363    adc_inst/serial_data
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[3]/C
                         clock pessimism              0.557    -0.169    
                         clock uncertainty            0.280     0.111    
    SLICE_X2Y47          FDRE (Hold_fdre_C_R)         0.009     0.120    adc_inst/serial_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.209ns (24.402%)  route 0.647ns (75.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.670    -0.494    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.330 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.366     0.037    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.045     0.082 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.281     0.363    adc_inst/serial_data
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[4]/C
                         clock pessimism              0.557    -0.169    
                         clock uncertainty            0.280     0.111    
    SLICE_X2Y47          FDRE (Hold_fdre_C_R)         0.009     0.120    adc_inst/serial_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.242    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.394ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@57.692ns)
  Data Path Delay:        2.397ns  (logic 0.642ns (26.780%)  route 1.755ns (73.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 57.052 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.899    57.052    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.518    57.570 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.935    58.505    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.124    58.629 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820    59.449    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[10]/C
                         clock pessimism              0.395    61.647    
                         clock uncertainty           -0.280    61.367    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    60.843    adc_inst/serial_data_reg[10]
  -------------------------------------------------------------------
                         required time                         60.843    
                         arrival time                         -59.449    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.394ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@57.692ns)
  Data Path Delay:        2.397ns  (logic 0.642ns (26.780%)  route 1.755ns (73.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 57.052 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.899    57.052    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.518    57.570 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.935    58.505    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.124    58.629 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820    59.449    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[11]/C
                         clock pessimism              0.395    61.647    
                         clock uncertainty           -0.280    61.367    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    60.843    adc_inst/serial_data_reg[11]
  -------------------------------------------------------------------
                         required time                         60.843    
                         arrival time                         -59.449    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.394ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@57.692ns)
  Data Path Delay:        2.397ns  (logic 0.642ns (26.780%)  route 1.755ns (73.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 57.052 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.899    57.052    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.518    57.570 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.935    58.505    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.124    58.629 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820    59.449    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[5]/C
                         clock pessimism              0.395    61.647    
                         clock uncertainty           -0.280    61.367    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    60.843    adc_inst/serial_data_reg[5]
  -------------------------------------------------------------------
                         required time                         60.843    
                         arrival time                         -59.449    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.394ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@57.692ns)
  Data Path Delay:        2.397ns  (logic 0.642ns (26.780%)  route 1.755ns (73.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 57.052 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.899    57.052    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.518    57.570 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.935    58.505    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.124    58.629 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820    59.449    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[6]/C
                         clock pessimism              0.395    61.647    
                         clock uncertainty           -0.280    61.367    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    60.843    adc_inst/serial_data_reg[6]
  -------------------------------------------------------------------
                         required time                         60.843    
                         arrival time                         -59.449    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.394ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@57.692ns)
  Data Path Delay:        2.397ns  (logic 0.642ns (26.780%)  route 1.755ns (73.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 57.052 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.899    57.052    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.518    57.570 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.935    58.505    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.124    58.629 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820    59.449    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[7]/C
                         clock pessimism              0.395    61.647    
                         clock uncertainty           -0.280    61.367    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    60.843    adc_inst/serial_data_reg[7]
  -------------------------------------------------------------------
                         required time                         60.843    
                         arrival time                         -59.449    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.394ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@57.692ns)
  Data Path Delay:        2.397ns  (logic 0.642ns (26.780%)  route 1.755ns (73.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 57.052 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.899    57.052    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.518    57.570 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.935    58.505    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.124    58.629 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820    59.449    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[8]/C
                         clock pessimism              0.395    61.647    
                         clock uncertainty           -0.280    61.367    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    60.843    adc_inst/serial_data_reg[8]
  -------------------------------------------------------------------
                         required time                         60.843    
                         arrival time                         -59.449    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.394ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@57.692ns)
  Data Path Delay:        2.397ns  (logic 0.642ns (26.780%)  route 1.755ns (73.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 57.052 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.899    57.052    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.518    57.570 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.935    58.505    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.124    58.629 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820    59.449    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[9]/C
                         clock pessimism              0.395    61.647    
                         clock uncertainty           -0.280    61.367    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    60.843    adc_inst/serial_data_reg[9]
  -------------------------------------------------------------------
                         required time                         60.843    
                         arrival time                         -59.449    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.427ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@57.692ns)
  Data Path Delay:        2.364ns  (logic 0.642ns (27.152%)  route 1.722ns (72.848%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 57.052 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.899    57.052    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.518    57.570 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.935    58.505    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.124    58.629 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.787    59.416    adc_inst/serial_data
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[0]/C
                         clock pessimism              0.395    61.647    
                         clock uncertainty           -0.280    61.367    
    SLICE_X2Y47          FDRE (Setup_fdre_C_R)       -0.524    60.843    adc_inst/serial_data_reg[0]
  -------------------------------------------------------------------
                         required time                         60.843    
                         arrival time                         -59.416    
  -------------------------------------------------------------------
                         slack                                  1.427    

Slack (MET) :             1.427ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@57.692ns)
  Data Path Delay:        2.364ns  (logic 0.642ns (27.152%)  route 1.722ns (72.848%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 57.052 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.899    57.052    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.518    57.570 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.935    58.505    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.124    58.629 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.787    59.416    adc_inst/serial_data
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[1]/C
                         clock pessimism              0.395    61.647    
                         clock uncertainty           -0.280    61.367    
    SLICE_X2Y47          FDRE (Setup_fdre_C_R)       -0.524    60.843    adc_inst/serial_data_reg[1]
  -------------------------------------------------------------------
                         required time                         60.843    
                         arrival time                         -59.416    
  -------------------------------------------------------------------
                         slack                                  1.427    

Slack (MET) :             1.427ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@57.692ns)
  Data Path Delay:        2.364ns  (logic 0.642ns (27.152%)  route 1.722ns (72.848%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 57.052 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.899    57.052    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.518    57.570 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.935    58.505    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.124    58.629 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.787    59.416    adc_inst/serial_data
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[2]/C
                         clock pessimism              0.395    61.647    
                         clock uncertainty           -0.280    61.367    
    SLICE_X2Y47          FDRE (Setup_fdre_C_R)       -0.524    60.843    adc_inst/serial_data_reg[2]
  -------------------------------------------------------------------
                         required time                         60.843    
                         arrival time                         -59.416    
  -------------------------------------------------------------------
                         slack                                  1.427    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.209ns (23.366%)  route 0.685ns (76.634%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.670    -0.494    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.330 f  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.685     0.356    adc_inst/adc_reset
    SLICE_X1Y47          LUT6 (Prop_lut6_I5_O)        0.045     0.401 r  adc_inst/ready_i_1/O
                         net (fo=1, routed)           0.000     0.401    adc_inst/ready_i_1_n_0
    SLICE_X1Y47          FDRE                                         r  adc_inst/ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X1Y47          FDRE                                         r  adc_inst/ready_reg/C
                         clock pessimism              0.557    -0.169    
                         clock uncertainty            0.280     0.111    
    SLICE_X1Y47          FDRE (Hold_fdre_C_D)         0.091     0.202    adc_inst/ready_reg
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.164ns (20.012%)  route 0.656ns (79.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.670    -0.494    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.330 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.656     0.326    adc_inst/adc_reset
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[0]/C
                         clock pessimism              0.557    -0.169    
                         clock uncertainty            0.280     0.111    
    SLICE_X0Y47          FDRE (Hold_fdre_C_R)        -0.018     0.093    adc_inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.164ns (20.012%)  route 0.656ns (79.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.670    -0.494    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.330 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.656     0.326    adc_inst/adc_reset
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[1]/C
                         clock pessimism              0.557    -0.169    
                         clock uncertainty            0.280     0.111    
    SLICE_X0Y47          FDRE (Hold_fdre_C_R)        -0.018     0.093    adc_inst/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.164ns (20.012%)  route 0.656ns (79.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.670    -0.494    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.330 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.656     0.326    adc_inst/adc_reset
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[2]/C
                         clock pessimism              0.557    -0.169    
                         clock uncertainty            0.280     0.111    
    SLICE_X0Y47          FDRE (Hold_fdre_C_R)        -0.018     0.093    adc_inst/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.164ns (20.012%)  route 0.656ns (79.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.670    -0.494    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.330 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.656     0.326    adc_inst/adc_reset
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[3]/C
                         clock pessimism              0.557    -0.169    
                         clock uncertainty            0.280     0.111    
    SLICE_X0Y47          FDRE (Hold_fdre_C_R)        -0.018     0.093    adc_inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.209ns (24.402%)  route 0.647ns (75.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.670    -0.494    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.330 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.366     0.037    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.045     0.082 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.281     0.363    adc_inst/serial_data
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[0]/C
                         clock pessimism              0.557    -0.169    
                         clock uncertainty            0.280     0.111    
    SLICE_X2Y47          FDRE (Hold_fdre_C_R)         0.009     0.120    adc_inst/serial_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.209ns (24.402%)  route 0.647ns (75.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.670    -0.494    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.330 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.366     0.037    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.045     0.082 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.281     0.363    adc_inst/serial_data
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[1]/C
                         clock pessimism              0.557    -0.169    
                         clock uncertainty            0.280     0.111    
    SLICE_X2Y47          FDRE (Hold_fdre_C_R)         0.009     0.120    adc_inst/serial_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.209ns (24.402%)  route 0.647ns (75.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.670    -0.494    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.330 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.366     0.037    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.045     0.082 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.281     0.363    adc_inst/serial_data
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[2]/C
                         clock pessimism              0.557    -0.169    
                         clock uncertainty            0.280     0.111    
    SLICE_X2Y47          FDRE (Hold_fdre_C_R)         0.009     0.120    adc_inst/serial_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.209ns (24.402%)  route 0.647ns (75.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.670    -0.494    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.330 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.366     0.037    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.045     0.082 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.281     0.363    adc_inst/serial_data
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[3]/C
                         clock pessimism              0.557    -0.169    
                         clock uncertainty            0.280     0.111    
    SLICE_X2Y47          FDRE (Hold_fdre_C_R)         0.009     0.120    adc_inst/serial_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.209ns (24.402%)  route 0.647ns (75.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.670    -0.494    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.330 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.366     0.037    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.045     0.082 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.281     0.363    adc_inst/serial_data
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[4]/C
                         clock pessimism              0.557    -0.169    
                         clock uncertainty            0.280     0.111    
    SLICE_X2Y47          FDRE (Hold_fdre_C_R)         0.009     0.120    adc_inst/serial_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.242    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       59.167ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             59.167ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.718ns (27.362%)  route 1.906ns (72.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.900    -0.640    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.419    -0.221 f  adc_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           1.086     0.865    adc_inst/cnt_reg[2]
    SLICE_X1Y47          LUT5 (Prop_lut5_I1_O)        0.299     1.164 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820     1.984    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[10]/C
                         clock pessimism              0.584    61.835    
                         clock uncertainty           -0.160    61.675    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    61.151    adc_inst/serial_data_reg[10]
  -------------------------------------------------------------------
                         required time                         61.151    
                         arrival time                          -1.984    
  -------------------------------------------------------------------
                         slack                                 59.167    

Slack (MET) :             59.167ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.718ns (27.362%)  route 1.906ns (72.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.900    -0.640    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.419    -0.221 f  adc_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           1.086     0.865    adc_inst/cnt_reg[2]
    SLICE_X1Y47          LUT5 (Prop_lut5_I1_O)        0.299     1.164 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820     1.984    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[11]/C
                         clock pessimism              0.584    61.835    
                         clock uncertainty           -0.160    61.675    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    61.151    adc_inst/serial_data_reg[11]
  -------------------------------------------------------------------
                         required time                         61.151    
                         arrival time                          -1.984    
  -------------------------------------------------------------------
                         slack                                 59.167    

Slack (MET) :             59.167ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.718ns (27.362%)  route 1.906ns (72.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.900    -0.640    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.419    -0.221 f  adc_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           1.086     0.865    adc_inst/cnt_reg[2]
    SLICE_X1Y47          LUT5 (Prop_lut5_I1_O)        0.299     1.164 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820     1.984    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[5]/C
                         clock pessimism              0.584    61.835    
                         clock uncertainty           -0.160    61.675    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    61.151    adc_inst/serial_data_reg[5]
  -------------------------------------------------------------------
                         required time                         61.151    
                         arrival time                          -1.984    
  -------------------------------------------------------------------
                         slack                                 59.167    

Slack (MET) :             59.167ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.718ns (27.362%)  route 1.906ns (72.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.900    -0.640    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.419    -0.221 f  adc_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           1.086     0.865    adc_inst/cnt_reg[2]
    SLICE_X1Y47          LUT5 (Prop_lut5_I1_O)        0.299     1.164 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820     1.984    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[6]/C
                         clock pessimism              0.584    61.835    
                         clock uncertainty           -0.160    61.675    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    61.151    adc_inst/serial_data_reg[6]
  -------------------------------------------------------------------
                         required time                         61.151    
                         arrival time                          -1.984    
  -------------------------------------------------------------------
                         slack                                 59.167    

Slack (MET) :             59.167ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.718ns (27.362%)  route 1.906ns (72.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.900    -0.640    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.419    -0.221 f  adc_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           1.086     0.865    adc_inst/cnt_reg[2]
    SLICE_X1Y47          LUT5 (Prop_lut5_I1_O)        0.299     1.164 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820     1.984    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[7]/C
                         clock pessimism              0.584    61.835    
                         clock uncertainty           -0.160    61.675    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    61.151    adc_inst/serial_data_reg[7]
  -------------------------------------------------------------------
                         required time                         61.151    
                         arrival time                          -1.984    
  -------------------------------------------------------------------
                         slack                                 59.167    

Slack (MET) :             59.167ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.718ns (27.362%)  route 1.906ns (72.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.900    -0.640    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.419    -0.221 f  adc_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           1.086     0.865    adc_inst/cnt_reg[2]
    SLICE_X1Y47          LUT5 (Prop_lut5_I1_O)        0.299     1.164 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820     1.984    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[8]/C
                         clock pessimism              0.584    61.835    
                         clock uncertainty           -0.160    61.675    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    61.151    adc_inst/serial_data_reg[8]
  -------------------------------------------------------------------
                         required time                         61.151    
                         arrival time                          -1.984    
  -------------------------------------------------------------------
                         slack                                 59.167    

Slack (MET) :             59.167ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.718ns (27.362%)  route 1.906ns (72.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.900    -0.640    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.419    -0.221 f  adc_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           1.086     0.865    adc_inst/cnt_reg[2]
    SLICE_X1Y47          LUT5 (Prop_lut5_I1_O)        0.299     1.164 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820     1.984    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[9]/C
                         clock pessimism              0.584    61.835    
                         clock uncertainty           -0.160    61.675    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    61.151    adc_inst/serial_data_reg[9]
  -------------------------------------------------------------------
                         required time                         61.151    
                         arrival time                          -1.984    
  -------------------------------------------------------------------
                         slack                                 59.167    

Slack (MET) :             59.191ns  (required time - arrival time)
  Source:                 decimator_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            decimator_0/data_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 0.718ns (24.632%)  route 2.197ns (75.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 61.245 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.898    -0.642    decimator_0/CLK
    SLICE_X5Y44          FDRE                                         r  decimator_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.419    -0.223 r  decimator_0/count_reg[2]/Q
                         net (fo=4, routed)           0.887     0.664    decimator_0/count_reg_n_0_[2]
    SLICE_X5Y44          LUT6 (Prop_lut6_I2_O)        0.299     0.963 r  decimator_0/bram1_i_1/O
                         net (fo=26, routed)          1.310     2.273    decimator_0/fft_ce
    SLICE_X7Y37          FDRE                                         r  decimator_0/data_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.766    61.245    decimator_0/CLK
    SLICE_X7Y37          FDRE                                         r  decimator_0/data_out_reg[2]/C
                         clock pessimism              0.584    61.829    
                         clock uncertainty           -0.160    61.669    
    SLICE_X7Y37          FDRE (Setup_fdre_C_CE)      -0.205    61.464    decimator_0/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         61.464    
                         arrival time                          -2.273    
  -------------------------------------------------------------------
                         slack                                 59.191    

Slack (MET) :             59.200ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.591ns  (logic 0.718ns (27.708%)  route 1.873ns (72.292%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.900    -0.640    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.419    -0.221 f  adc_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           1.086     0.865    adc_inst/cnt_reg[2]
    SLICE_X1Y47          LUT5 (Prop_lut5_I1_O)        0.299     1.164 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.787     1.952    adc_inst/serial_data
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[0]/C
                         clock pessimism              0.584    61.835    
                         clock uncertainty           -0.160    61.675    
    SLICE_X2Y47          FDRE (Setup_fdre_C_R)       -0.524    61.151    adc_inst/serial_data_reg[0]
  -------------------------------------------------------------------
                         required time                         61.151    
                         arrival time                          -1.952    
  -------------------------------------------------------------------
                         slack                                 59.200    

Slack (MET) :             59.200ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.591ns  (logic 0.718ns (27.708%)  route 1.873ns (72.292%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.900    -0.640    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.419    -0.221 f  adc_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           1.086     0.865    adc_inst/cnt_reg[2]
    SLICE_X1Y47          LUT5 (Prop_lut5_I1_O)        0.299     1.164 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.787     1.952    adc_inst/serial_data
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[1]/C
                         clock pessimism              0.584    61.835    
                         clock uncertainty           -0.160    61.675    
    SLICE_X2Y47          FDRE (Setup_fdre_C_R)       -0.524    61.151    adc_inst/serial_data_reg[1]
  -------------------------------------------------------------------
                         required time                         61.151    
                         arrival time                          -1.952    
  -------------------------------------------------------------------
                         slack                                 59.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.760%)  route 0.120ns (42.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.671    -0.493    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  adc_inst/serial_data_reg[2]/Q
                         net (fo=2, routed)           0.120    -0.209    adc_inst/p_1_in[3]
    SLICE_X2Y46          FDRE                                         r  adc_inst/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.947    -0.726    adc_inst/CLK
    SLICE_X2Y46          FDRE                                         r  adc_inst/data_reg[2]/C
                         clock pessimism              0.249    -0.478    
                         clock uncertainty            0.160    -0.318    
    SLICE_X2Y46          FDRE (Hold_fdre_C_D)         0.063    -0.255    adc_inst/data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.671    -0.493    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  adc_inst/serial_data_reg[1]/Q
                         net (fo=2, routed)           0.122    -0.207    adc_inst/p_1_in[2]
    SLICE_X2Y46          FDRE                                         r  adc_inst/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.947    -0.726    adc_inst/CLK
    SLICE_X2Y46          FDRE                                         r  adc_inst/data_reg[1]/C
                         clock pessimism              0.249    -0.478    
                         clock uncertainty            0.160    -0.318    
    SLICE_X2Y46          FDRE (Hold_fdre_C_D)         0.052    -0.266    adc_inst/data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.354%)  route 0.117ns (41.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.671    -0.493    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  adc_inst/serial_data_reg[6]/Q
                         net (fo=2, routed)           0.117    -0.212    adc_inst/p_1_in[7]
    SLICE_X3Y48          FDRE                                         r  adc_inst/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X3Y48          FDRE                                         r  adc_inst/data_reg[6]/C
                         clock pessimism              0.246    -0.480    
                         clock uncertainty            0.160    -0.320    
    SLICE_X3Y48          FDRE (Hold_fdre_C_D)         0.047    -0.273    adc_inst/data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.671    -0.493    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  adc_inst/serial_data_reg[6]/Q
                         net (fo=2, routed)           0.121    -0.208    adc_inst/p_1_in[7]
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[7]/C
                         clock pessimism              0.233    -0.493    
                         clock uncertainty            0.160    -0.333    
    SLICE_X2Y48          FDRE (Hold_fdre_C_D)         0.060    -0.273    adc_inst/serial_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 adc_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.671    -0.493    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  adc_inst/cnt_reg[3]/Q
                         net (fo=6, routed)           0.170    -0.181    adc_inst/cnt_reg[3]
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.045    -0.136 r  adc_inst/ready_i_1/O
                         net (fo=1, routed)           0.000    -0.136    adc_inst/ready_i_1_n_0
    SLICE_X1Y47          FDRE                                         r  adc_inst/ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X1Y47          FDRE                                         r  adc_inst/ready_reg/C
                         clock pessimism              0.246    -0.480    
                         clock uncertainty            0.160    -0.320    
    SLICE_X1Y47          FDRE (Hold_fdre_C_D)         0.091    -0.229    adc_inst/ready_reg
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.368%)  route 0.155ns (48.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.671    -0.493    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  adc_inst/serial_data_reg[3]/Q
                         net (fo=2, routed)           0.155    -0.173    adc_inst/p_1_in[4]
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[4]/C
                         clock pessimism              0.233    -0.493    
                         clock uncertainty            0.160    -0.333    
    SLICE_X2Y47          FDRE (Hold_fdre_C_D)         0.060    -0.273    adc_inst/serial_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 adc_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.183ns (48.464%)  route 0.195ns (51.536%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.671    -0.493    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  adc_inst/cnt_reg[1]/Q
                         net (fo=7, routed)           0.195    -0.157    adc_inst/cnt_reg[1]
    SLICE_X0Y47          LUT3 (Prop_lut3_I1_O)        0.042    -0.115 r  adc_inst/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.115    adc_inst/p_0_in[2]
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[2]/C
                         clock pessimism              0.233    -0.493    
                         clock uncertainty            0.160    -0.333    
    SLICE_X0Y47          FDRE (Hold_fdre_C_D)         0.107    -0.226    adc_inst/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 adc_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.314%)  route 0.184ns (49.686%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.671    -0.493    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  adc_inst/cnt_reg[1]/Q
                         net (fo=7, routed)           0.184    -0.168    adc_inst/cnt_reg[1]
    SLICE_X0Y47          LUT4 (Prop_lut4_I0_O)        0.045    -0.123 r  adc_inst/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.123    adc_inst/p_0_in[3]
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[3]/C
                         clock pessimism              0.233    -0.493    
                         clock uncertainty            0.160    -0.333    
    SLICE_X0Y47          FDRE (Hold_fdre_C_D)         0.092    -0.241    adc_inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.343%)  route 0.182ns (52.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.671    -0.493    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  adc_inst/serial_data_reg[1]/Q
                         net (fo=2, routed)           0.182    -0.146    adc_inst/p_1_in[2]
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[2]/C
                         clock pessimism              0.233    -0.493    
                         clock uncertainty            0.160    -0.333    
    SLICE_X2Y47          FDRE (Hold_fdre_C_D)         0.063    -0.270    adc_inst/serial_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 adc_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.870%)  route 0.195ns (51.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.671    -0.493    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  adc_inst/cnt_reg[1]/Q
                         net (fo=7, routed)           0.195    -0.157    adc_inst/cnt_reg[1]
    SLICE_X0Y47          LUT2 (Prop_lut2_I1_O)        0.045    -0.112 r  adc_inst/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.112    adc_inst/p_0_in[1]
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[1]/C
                         clock pessimism              0.233    -0.493    
                         clock uncertainty            0.160    -0.333    
    SLICE_X0Y47          FDRE (Hold_fdre_C_D)         0.091    -0.242    adc_inst/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.130    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.163ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.163ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][26]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.697ns  (logic 0.518ns (7.735%)  route 6.179ns (92.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.123 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.724    -0.816    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X2Y57          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.179     5.881    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/ce
    SLICE_X10Y50         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][26]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.528     8.123    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X10Y50         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][26]_srl32/CLK
                         clock pessimism              0.559     8.683    
                         clock uncertainty           -0.121     8.561    
    SLICE_X10Y50         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.044    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                          8.044    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  2.163    

Slack (MET) :             2.163ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][27]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.697ns  (logic 0.518ns (7.735%)  route 6.179ns (92.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.123 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.724    -0.816    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X2Y57          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.179     5.881    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/ce
    SLICE_X10Y50         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][27]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.528     8.123    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X10Y50         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][27]_srl32/CLK
                         clock pessimism              0.559     8.683    
                         clock uncertainty           -0.121     8.561    
    SLICE_X10Y50         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.044    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                          8.044    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  2.163    

Slack (MET) :             2.163ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[60][26]_srl29/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.697ns  (logic 0.518ns (7.735%)  route 6.179ns (92.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.123 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.724    -0.816    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X2Y57          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.179     5.881    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/ce
    SLICE_X10Y50         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[60][26]_srl29/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.528     8.123    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X10Y50         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[60][26]_srl29/CLK
                         clock pessimism              0.559     8.683    
                         clock uncertainty           -0.121     8.561    
    SLICE_X10Y50         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.044    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[60][26]_srl29
  -------------------------------------------------------------------
                         required time                          8.044    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  2.163    

Slack (MET) :             2.163ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[60][27]_srl29/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.697ns  (logic 0.518ns (7.735%)  route 6.179ns (92.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.123 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.724    -0.816    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X2Y57          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.179     5.881    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/ce
    SLICE_X10Y50         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[60][27]_srl29/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.528     8.123    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X10Y50         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[60][27]_srl29/CLK
                         clock pessimism              0.559     8.683    
                         clock uncertainty           -0.121     8.561    
    SLICE_X10Y50         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.044    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[60][27]_srl29
  -------------------------------------------------------------------
                         required time                          8.044    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  2.163    

Slack (MET) :             2.189ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][6]_srl29/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.661ns  (logic 0.518ns (7.777%)  route 6.143ns (92.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.113 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.724    -0.816    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X2Y57          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.143     5.845    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/ce
    SLICE_X30Y59         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][6]_srl29/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.518     8.113    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X30Y59         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][6]_srl29/CLK
                         clock pessimism              0.559     8.673    
                         clock uncertainty           -0.121     8.551    
    SLICE_X30Y59         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.034    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][6]_srl29
  -------------------------------------------------------------------
                         required time                          8.034    
                         arrival time                          -5.845    
  -------------------------------------------------------------------
                         slack                                  2.189    

Slack (MET) :             2.189ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][7]_srl29/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.661ns  (logic 0.518ns (7.777%)  route 6.143ns (92.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.113 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.724    -0.816    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X2Y57          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.143     5.845    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/ce
    SLICE_X30Y59         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][7]_srl29/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.518     8.113    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X30Y59         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][7]_srl29/CLK
                         clock pessimism              0.559     8.673    
                         clock uncertainty           -0.121     8.551    
    SLICE_X30Y59         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.034    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][7]_srl29
  -------------------------------------------------------------------
                         required time                          8.034    
                         arrival time                          -5.845    
  -------------------------------------------------------------------
                         slack                                  2.189    

Slack (MET) :             2.189ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][8]_srl29/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.661ns  (logic 0.518ns (7.777%)  route 6.143ns (92.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.113 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.724    -0.816    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X2Y57          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.143     5.845    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/ce
    SLICE_X30Y59         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][8]_srl29/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.518     8.113    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X30Y59         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][8]_srl29/CLK
                         clock pessimism              0.559     8.673    
                         clock uncertainty           -0.121     8.551    
    SLICE_X30Y59         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.034    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][8]_srl29
  -------------------------------------------------------------------
                         required time                          8.034    
                         arrival time                          -5.845    
  -------------------------------------------------------------------
                         slack                                  2.189    

Slack (MET) :             2.189ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][9]_srl29/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.661ns  (logic 0.518ns (7.777%)  route 6.143ns (92.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.113 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.724    -0.816    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X2Y57          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.143     5.845    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/ce
    SLICE_X30Y59         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][9]_srl29/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.518     8.113    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X30Y59         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][9]_srl29/CLK
                         clock pessimism              0.559     8.673    
                         clock uncertainty           -0.121     8.551    
    SLICE_X30Y59         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.034    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][9]_srl29
  -------------------------------------------------------------------
                         required time                          8.034    
                         arrival time                          -5.845    
  -------------------------------------------------------------------
                         slack                                  2.189    

Slack (MET) :             2.192ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.659ns  (logic 0.518ns (7.779%)  route 6.141ns (92.221%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.114 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.724    -0.816    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X2Y57          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.141     5.843    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/ce_w2c
    SLICE_X30Y58         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.519     8.114    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/aclk
    SLICE_X30Y58         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CLK
                         clock pessimism              0.559     8.674    
                         clock uncertainty           -0.121     8.552    
    SLICE_X30Y58         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.035    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0
  -------------------------------------------------------------------
                         required time                          8.035    
                         arrival time                          -5.843    
  -------------------------------------------------------------------
                         slack                                  2.192    

Slack (MET) :             2.192ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.659ns  (logic 0.518ns (7.779%)  route 6.141ns (92.221%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.114 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.724    -0.816    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X2Y57          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518    -0.298 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.141     5.843    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/ce_w2c
    SLICE_X30Y58         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.519     8.114    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/aclk
    SLICE_X30Y58         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/CLK
                         clock pessimism              0.559     8.674    
                         clock uncertainty           -0.121     8.552    
    SLICE_X30Y58         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.035    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1
  -------------------------------------------------------------------
                         required time                          8.035    
                         arrival time                          -5.843    
  -------------------------------------------------------------------
                         slack                                  2.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[8].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.571    -0.593    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/aclk
    SLICE_X12Y63         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[8].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[8].ff/Q
                         net (fo=1, routed)           0.099    -0.330    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_fdre1_0[8]
    SLICE_X14Y64         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.841    -0.832    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X14Y64         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CLK
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.121    -0.457    
    SLICE_X14Y64         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.340    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[0].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.573    -0.591    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/aclk
    SLICE_X12Y61         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[0].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[0].ff/Q
                         net (fo=1, routed)           0.099    -0.328    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_fdre1_0[0]
    SLICE_X14Y62         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.842    -0.831    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X14Y62         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CLK
                         clock pessimism              0.254    -0.577    
                         clock uncertainty            0.121    -0.456    
    SLICE_X14Y62         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.339    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][22]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.453%)  route 0.148ns (53.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.576    -0.588    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X15Y52         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[5]/Q
                         net (fo=1, routed)           0.148    -0.313    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[22]
    SLICE_X14Y52         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][22]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.847    -0.826    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X14Y52         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][22]_srl29/CLK
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.121    -0.454    
    SLICE_X14Y52         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130    -0.324    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][22]_srl29
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.453%)  route 0.148ns (53.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.641    -0.523    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X9Y45          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.128    -0.395 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[1]/Q
                         net (fo=1, routed)           0.148    -0.247    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[19]
    SLICE_X8Y45          SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][19]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.916    -0.757    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X8Y45          SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][19]_srl32/CLK
                         clock pessimism              0.248    -0.510    
                         clock uncertainty            0.121    -0.388    
    SLICE_X8Y45          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130    -0.258    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.569    -0.595    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X15Y67         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=1, routed)           0.116    -0.338    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_A/D[4]
    SLICE_X14Y66         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.839    -0.834    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_A/aclk
    SLICE_X14Y66         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CLK
                         clock pessimism              0.254    -0.580    
                         clock uncertainty            0.121    -0.459    
    SLICE_X14Y66         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.350    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.595    -0.569    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X5Y69          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=1, routed)           0.100    -0.328    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/out_commutator_A/D[3]
    SLICE_X6Y70          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.863    -0.810    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/out_commutator_A/aclk
    SLICE_X6Y70          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/CLK
                         clock pessimism              0.254    -0.556    
                         clock uncertainty            0.121    -0.435    
    SLICE_X6Y70          SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.341    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.663    -0.501    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X7Y17          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=1, routed)           0.087    -0.273    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[16]_0[4]
    SLICE_X6Y17          LUT2 (Prop_lut2_I0_O)        0.045    -0.228 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[2].mlut0/O
                         net (fo=1, routed)           0.000    -0.228    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/qi[4]
    SLICE_X6Y17          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.938    -0.735    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X6Y17          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[4]/C
                         clock pessimism              0.248    -0.488    
                         clock uncertainty            0.121    -0.366    
    SLICE_X6Y17          FDRE (Hold_fdre_C_D)         0.120    -0.246    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.664    -0.500    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X7Y16          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_i/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.272    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[16]_0[0]
    SLICE_X6Y16          LUT2 (Prop_lut2_I0_O)        0.045    -0.227 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[0].mlut0/O
                         net (fo=1, routed)           0.000    -0.227    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/qi[0]
    SLICE_X6Y16          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.939    -0.734    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X6Y16          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/C
                         clock pessimism              0.248    -0.487    
                         clock uncertainty            0.121    -0.365    
    SLICE_X6Y16          FDRE (Hold_fdre_C_D)         0.120    -0.245    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.658    -0.506    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X3Y23          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.278    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/out[0]
    SLICE_X2Y23          LUT3 (Prop_lut3_I1_O)        0.045    -0.233 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[0].mlut0/O
                         net (fo=1, routed)           0.000    -0.233    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/qi[0]
    SLICE_X2Y23          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.932    -0.741    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X2Y23          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/C
                         clock pessimism              0.249    -0.493    
                         clock uncertainty            0.121    -0.371    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.120    -0.251    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][9]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.128ns (44.657%)  route 0.159ns (55.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.570    -0.594    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X33Y58         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[9]/Q
                         net (fo=1, routed)           0.159    -0.308    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[9]
    SLICE_X30Y59         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][9]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.841    -0.832    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X30Y59         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][9]_srl29/CLK
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.121    -0.457    
    SLICE_X30Y59         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130    -0.327    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][9]_srl29
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.019    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            1  Failing Endpoint ,  Worst Slack       -0.304ns,  Total Violation       -0.304ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.304ns  (required time - arrival time)
  Source:                 xvga1/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_synchronize/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out1_clk_wiz_0_1 rise@48.077ns - clk_out2_clk_wiz_0 rise@46.154ns)
  Data Path Delay:        1.745ns  (logic 0.456ns (26.125%)  route 1.289ns (73.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 46.652 - 48.077 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 45.329 - 46.154 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     46.154    46.154 r  
    E3                                                0.000    46.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    46.154    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    47.636 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    48.869    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    41.798 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    43.518    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    43.614 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.715    45.329    xvga1/clk_out2
    SLICE_X5Y82          FDRE                                         r  xvga1/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456    45.785 r  xvga1/vsync_reg/Q
                         net (fo=3, routed)           1.289    47.075    vsync_synchronize/vsync
    SLICE_X6Y82          FDRE                                         r  vsync_synchronize/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     48.077    48.077 r  
    E3                                                0.000    48.077 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    48.077    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    49.488 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    50.650    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    43.326 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    44.965    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.056 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.595    46.652    vsync_synchronize/clk_out1
    SLICE_X6Y82          FDRE                                         r  vsync_synchronize/sync_reg[0]/C
                         clock pessimism              0.395    47.047    
                         clock uncertainty           -0.249    46.798    
    SLICE_X6Y82          FDRE (Setup_fdre_C_D)       -0.028    46.770    vsync_synchronize/sync_reg[0]
  -------------------------------------------------------------------
                         required time                         46.770    
                         arrival time                         -47.075    
  -------------------------------------------------------------------
                         slack                                 -0.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xvga1/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_synchronize/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.141ns (17.883%)  route 0.647ns (82.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.597    -0.567    xvga1/clk_out2
    SLICE_X5Y82          FDRE                                         r  xvga1/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  xvga1/vsync_reg/Q
                         net (fo=3, routed)           0.647     0.221    vsync_synchronize/vsync
    SLICE_X6Y82          FDRE                                         r  vsync_synchronize/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.866    -0.807    vsync_synchronize/clk_out1
    SLICE_X6Y82          FDRE                                         r  vsync_synchronize/sync_reg[0]/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.249    -0.002    
    SLICE_X6Y82          FDRE (Hold_fdre_C_D)         0.063     0.061    vsync_synchronize/sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.160    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.724ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.724ns  (required time - arrival time)
  Source:                 decimator_0/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0_1 rise@67.308ns - clk_out3_clk_wiz_0 rise@62.500ns)
  Data Path Delay:        2.823ns  (logic 0.518ns (18.352%)  route 2.305ns (81.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 65.854 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 61.685 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.725    61.685    decimator_0/CLK
    SLICE_X6Y50          FDRE                                         r  decimator_0/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.518    62.203 r  decimator_0/data_out_reg[6]/Q
                         net (fo=1, routed)           2.305    64.508    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.567    65.854    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    66.249    
                         clock uncertainty           -0.280    65.969    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    65.232    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         65.232    
                         arrival time                         -64.508    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 decimator_0/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0_1 rise@67.308ns - clk_out3_clk_wiz_0 rise@62.500ns)
  Data Path Delay:        2.815ns  (logic 0.518ns (18.399%)  route 2.297ns (81.601%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 65.854 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 61.685 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.725    61.685    decimator_0/CLK
    SLICE_X6Y50          FDRE                                         r  decimator_0/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.518    62.203 r  decimator_0/data_out_reg[5]/Q
                         net (fo=1, routed)           2.297    64.501    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.567    65.854    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    66.249    
                         clock uncertainty           -0.280    65.969    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    65.232    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         65.232    
                         arrival time                         -64.501    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 decimator_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0_1 rise@67.308ns - clk_out3_clk_wiz_0 rise@62.500ns)
  Data Path Delay:        3.015ns  (logic 0.718ns (23.814%)  route 2.297ns (76.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 66.019 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 61.858 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.898    61.858    decimator_0/CLK
    SLICE_X5Y44          FDRE                                         r  decimator_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.419    62.277 r  decimator_0/count_reg[2]/Q
                         net (fo=4, routed)           0.887    63.164    decimator_0/count_reg_n_0_[2]
    SLICE_X5Y44          LUT6 (Prop_lut6_I2_O)        0.299    63.463 r  decimator_0/bram1_i_1/O
                         net (fo=26, routed)          1.410    64.873    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.731    66.019    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    66.414    
                         clock uncertainty           -0.280    66.134    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    65.691    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         65.691    
                         arrival time                         -64.873    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.879ns  (required time - arrival time)
  Source:                 decimator_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0_1 rise@67.308ns - clk_out3_clk_wiz_0 rise@62.500ns)
  Data Path Delay:        2.789ns  (logic 0.718ns (25.746%)  route 2.071ns (74.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 65.854 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 61.858 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.898    61.858    decimator_0/CLK
    SLICE_X5Y44          FDRE                                         r  decimator_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.419    62.277 r  decimator_0/count_reg[2]/Q
                         net (fo=4, routed)           0.887    63.164    decimator_0/count_reg_n_0_[2]
    SLICE_X5Y44          LUT6 (Prop_lut6_I2_O)        0.299    63.463 r  decimator_0/bram1_i_1/O
                         net (fo=26, routed)          1.184    64.647    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.567    65.854    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    66.249    
                         clock uncertainty           -0.280    65.969    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    65.526    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         65.526    
                         arrival time                         -64.647    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.951ns  (required time - arrival time)
  Source:                 decimator_0/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0_1 rise@67.308ns - clk_out3_clk_wiz_0 rise@62.500ns)
  Data Path Delay:        2.590ns  (logic 0.456ns (17.606%)  route 2.134ns (82.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 66.019 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.644ns = ( 61.856 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.896    61.856    decimator_0/CLK
    SLICE_X4Y39          FDRE                                         r  decimator_0/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456    62.312 r  decimator_0/data_out_reg[4]/Q
                         net (fo=1, routed)           2.134    64.446    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.731    66.019    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    66.414    
                         clock uncertainty           -0.280    66.134    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    65.397    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         65.397    
                         arrival time                         -64.446    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.955ns  (required time - arrival time)
  Source:                 decimator_0/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0_1 rise@67.308ns - clk_out3_clk_wiz_0 rise@62.500ns)
  Data Path Delay:        2.421ns  (logic 0.478ns (19.742%)  route 1.943ns (80.258%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 65.854 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 61.685 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.725    61.685    decimator_0/CLK
    SLICE_X6Y50          FDRE                                         r  decimator_0/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.478    62.163 r  decimator_0/data_out_reg[7]/Q
                         net (fo=1, routed)           1.943    64.107    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.567    65.854    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    66.249    
                         clock uncertainty           -0.280    65.969    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.908    65.061    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         65.061    
                         arrival time                         -64.107    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.987ns  (required time - arrival time)
  Source:                 decimator_0/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0_1 rise@67.308ns - clk_out3_clk_wiz_0 rise@62.500ns)
  Data Path Delay:        2.553ns  (logic 0.456ns (17.859%)  route 2.097ns (82.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 66.019 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.644ns = ( 61.856 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.896    61.856    decimator_0/CLK
    SLICE_X4Y39          FDRE                                         r  decimator_0/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456    62.312 r  decimator_0/data_out_reg[3]/Q
                         net (fo=1, routed)           2.097    64.410    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.731    66.019    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    66.414    
                         clock uncertainty           -0.280    66.134    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737    65.397    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         65.397    
                         arrival time                         -64.410    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 decimator_0/data_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0_1 rise@67.308ns - clk_out3_clk_wiz_0 rise@62.500ns)
  Data Path Delay:        2.556ns  (logic 0.518ns (20.267%)  route 2.038ns (79.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 65.854 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 61.685 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.725    61.685    decimator_0/CLK
    SLICE_X6Y50          FDRE                                         r  decimator_0/data_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.518    62.203 r  decimator_0/data_out_reg[11]/Q
                         net (fo=1, routed)           2.038    64.241    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.567    65.854    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    66.249    
                         clock uncertainty           -0.280    65.969    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    65.232    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         65.232    
                         arrival time                         -64.241    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             1.003ns  (required time - arrival time)
  Source:                 decimator_0/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0_1 rise@67.308ns - clk_out3_clk_wiz_0 rise@62.500ns)
  Data Path Delay:        2.537ns  (logic 0.456ns (17.974%)  route 2.081ns (82.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 66.019 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.644ns = ( 61.856 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.896    61.856    decimator_0/CLK
    SLICE_X4Y39          FDRE                                         r  decimator_0/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456    62.312 r  decimator_0/data_out_reg[1]/Q
                         net (fo=1, routed)           2.081    64.393    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.731    66.019    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    66.414    
                         clock uncertainty           -0.280    66.134    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    65.397    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         65.397    
                         arrival time                         -64.393    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.032ns  (required time - arrival time)
  Source:                 decimator_0/data_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0_1 rise@67.308ns - clk_out3_clk_wiz_0 rise@62.500ns)
  Data Path Delay:        2.514ns  (logic 0.518ns (20.601%)  route 1.996ns (79.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 65.854 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 61.685 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.725    61.685    decimator_0/CLK
    SLICE_X6Y50          FDRE                                         r  decimator_0/data_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.518    62.203 r  decimator_0/data_out_reg[10]/Q
                         net (fo=1, routed)           1.996    64.200    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.567    65.854    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    66.249    
                         clock uncertainty           -0.280    65.969    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    65.232    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         65.232    
                         arrival time                         -64.200    
  -------------------------------------------------------------------
                         slack                                  1.032    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 decimator_0/data_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.148ns (14.404%)  route 0.879ns (85.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.604    -0.560    decimator_0/CLK
    SLICE_X6Y50          FDRE                                         r  decimator_0/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.148    -0.412 r  decimator_0/data_out_reg[9]/Q
                         net (fo=1, routed)           0.879     0.467    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.888    -0.785    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.228    
                         clock uncertainty            0.280     0.052    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.243     0.295    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.295    
                         arrival time                           0.467    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 decimator_0/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.141ns (12.986%)  route 0.945ns (87.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.667    -0.497    decimator_0/CLK
    SLICE_X4Y39          FDRE                                         r  decimator_0/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  decimator_0/data_out_reg[0]/Q
                         net (fo=1, routed)           0.945     0.589    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.956    -0.717    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.160    
                         clock uncertainty            0.280     0.120    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     0.416    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           0.589    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 decimator_0/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.141ns (12.932%)  route 0.949ns (87.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.667    -0.497    decimator_0/CLK
    SLICE_X4Y39          FDRE                                         r  decimator_0/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  decimator_0/data_out_reg[3]/Q
                         net (fo=1, routed)           0.949     0.594    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.956    -0.717    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.160    
                         clock uncertainty            0.280     0.120    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     0.416    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           0.594    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 decimator_0/data_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.164ns (15.020%)  route 0.928ns (84.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.604    -0.560    decimator_0/CLK
    SLICE_X6Y50          FDRE                                         r  decimator_0/data_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  decimator_0/data_out_reg[11]/Q
                         net (fo=1, routed)           0.928     0.532    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.888    -0.785    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.228    
                         clock uncertainty            0.280     0.052    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     0.348    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.348    
                         arrival time                           0.532    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 decimator_0/data_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.164ns (14.930%)  route 0.934ns (85.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.604    -0.560    decimator_0/CLK
    SLICE_X6Y50          FDRE                                         r  decimator_0/data_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  decimator_0/data_out_reg[10]/Q
                         net (fo=1, routed)           0.934     0.538    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.888    -0.785    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.228    
                         clock uncertainty            0.280     0.052    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     0.348    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.348    
                         arrival time                           0.538    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 decimator_0/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.148ns (14.106%)  route 0.901ns (85.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.604    -0.560    decimator_0/CLK
    SLICE_X6Y50          FDRE                                         r  decimator_0/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.148    -0.412 r  decimator_0/data_out_reg[7]/Q
                         net (fo=1, routed)           0.901     0.489    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.888    -0.785    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.228    
                         clock uncertainty            0.280     0.052    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.243     0.295    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.295    
                         arrival time                           0.489    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 decimator_0/data_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.148ns (14.048%)  route 0.906ns (85.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.604    -0.560    decimator_0/CLK
    SLICE_X6Y50          FDRE                                         r  decimator_0/data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.148    -0.412 r  decimator_0/data_out_reg[8]/Q
                         net (fo=1, routed)           0.906     0.493    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.888    -0.785    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.228    
                         clock uncertainty            0.280     0.052    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.242     0.294    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.294    
                         arrival time                           0.493    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 decimator_0/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.122ns  (logic 0.141ns (12.564%)  route 0.981ns (87.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.666    -0.498    decimator_0/CLK
    SLICE_X7Y37          FDRE                                         r  decimator_0/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  decimator_0/data_out_reg[2]/Q
                         net (fo=1, routed)           0.981     0.625    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.956    -0.717    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.160    
                         clock uncertainty            0.280     0.120    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     0.416    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           0.625    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 decimator_0/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.164ns (14.625%)  route 0.957ns (85.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.604    -0.560    decimator_0/CLK
    SLICE_X6Y50          FDRE                                         r  decimator_0/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  decimator_0/data_out_reg[5]/Q
                         net (fo=1, routed)           0.957     0.561    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.888    -0.785    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.228    
                         clock uncertainty            0.280     0.052    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     0.348    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.348    
                         arrival time                           0.561    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 decimator_0/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.141ns (12.401%)  route 0.996ns (87.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.667    -0.497    decimator_0/CLK
    SLICE_X4Y39          FDRE                                         r  decimator_0/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  decimator_0/data_out_reg[4]/Q
                         net (fo=1, routed)           0.996     0.640    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.956    -0.717    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.160    
                         clock uncertainty            0.280     0.120    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.296     0.416    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           0.640    
  -------------------------------------------------------------------
                         slack                                  0.224    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            1  Failing Endpoint ,  Worst Slack       -0.302ns,  Total Violation       -0.302ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.302ns  (required time - arrival time)
  Source:                 xvga1/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_synchronize/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out1_clk_wiz_0_1 rise@48.077ns - clk_out2_clk_wiz_0_1 rise@46.154ns)
  Data Path Delay:        1.745ns  (logic 0.456ns (26.125%)  route 1.289ns (73.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 46.652 - 48.077 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 45.329 - 46.154 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     46.154    46.154 r  
    E3                                                0.000    46.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    46.154    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    47.636 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    48.869    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    41.798 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    43.518    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    43.614 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.715    45.329    xvga1/clk_out2
    SLICE_X5Y82          FDRE                                         r  xvga1/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456    45.785 r  xvga1/vsync_reg/Q
                         net (fo=3, routed)           1.289    47.075    vsync_synchronize/vsync
    SLICE_X6Y82          FDRE                                         r  vsync_synchronize/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     48.077    48.077 r  
    E3                                                0.000    48.077 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    48.077    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    49.488 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    50.650    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    43.326 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    44.965    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.056 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.595    46.652    vsync_synchronize/clk_out1
    SLICE_X6Y82          FDRE                                         r  vsync_synchronize/sync_reg[0]/C
                         clock pessimism              0.395    47.047    
                         clock uncertainty           -0.247    46.800    
    SLICE_X6Y82          FDRE (Setup_fdre_C_D)       -0.028    46.772    vsync_synchronize/sync_reg[0]
  -------------------------------------------------------------------
                         required time                         46.772    
                         arrival time                         -47.075    
  -------------------------------------------------------------------
                         slack                                 -0.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 xvga1/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_synchronize/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.141ns (17.883%)  route 0.647ns (82.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.597    -0.567    xvga1/clk_out2
    SLICE_X5Y82          FDRE                                         r  xvga1/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  xvga1/vsync_reg/Q
                         net (fo=3, routed)           0.647     0.221    vsync_synchronize/vsync
    SLICE_X6Y82          FDRE                                         r  vsync_synchronize/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.866    -0.807    vsync_synchronize/clk_out1
    SLICE_X6Y82          FDRE                                         r  vsync_synchronize/sync_reg[0]/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.247    -0.004    
    SLICE_X6Y82          FDRE (Hold_fdre_C_D)         0.063     0.059    vsync_synchronize/sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.162    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.731ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.731ns  (required time - arrival time)
  Source:                 decimator_0/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0_1 rise@67.308ns - clk_out3_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        2.823ns  (logic 0.518ns (18.352%)  route 2.305ns (81.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 65.854 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 61.685 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.725    61.685    decimator_0/CLK
    SLICE_X6Y50          FDRE                                         r  decimator_0/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.518    62.203 r  decimator_0/data_out_reg[6]/Q
                         net (fo=1, routed)           2.305    64.508    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.567    65.854    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    66.249    
                         clock uncertainty           -0.273    65.976    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    65.239    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         65.239    
                         arrival time                         -64.508    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 decimator_0/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0_1 rise@67.308ns - clk_out3_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        2.815ns  (logic 0.518ns (18.399%)  route 2.297ns (81.601%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 65.854 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 61.685 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.725    61.685    decimator_0/CLK
    SLICE_X6Y50          FDRE                                         r  decimator_0/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.518    62.203 r  decimator_0/data_out_reg[5]/Q
                         net (fo=1, routed)           2.297    64.501    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.567    65.854    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    66.249    
                         clock uncertainty           -0.273    65.976    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    65.239    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         65.239    
                         arrival time                         -64.501    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 decimator_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0_1 rise@67.308ns - clk_out3_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        3.015ns  (logic 0.718ns (23.814%)  route 2.297ns (76.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 66.019 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 61.858 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.898    61.858    decimator_0/CLK
    SLICE_X5Y44          FDRE                                         r  decimator_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.419    62.277 r  decimator_0/count_reg[2]/Q
                         net (fo=4, routed)           0.887    63.164    decimator_0/count_reg_n_0_[2]
    SLICE_X5Y44          LUT6 (Prop_lut6_I2_O)        0.299    63.463 r  decimator_0/bram1_i_1/O
                         net (fo=26, routed)          1.410    64.873    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.731    66.019    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    66.414    
                         clock uncertainty           -0.273    66.141    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    65.698    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         65.698    
                         arrival time                         -64.873    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.886ns  (required time - arrival time)
  Source:                 decimator_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0_1 rise@67.308ns - clk_out3_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        2.789ns  (logic 0.718ns (25.746%)  route 2.071ns (74.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 65.854 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 61.858 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.898    61.858    decimator_0/CLK
    SLICE_X5Y44          FDRE                                         r  decimator_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.419    62.277 r  decimator_0/count_reg[2]/Q
                         net (fo=4, routed)           0.887    63.164    decimator_0/count_reg_n_0_[2]
    SLICE_X5Y44          LUT6 (Prop_lut6_I2_O)        0.299    63.463 r  decimator_0/bram1_i_1/O
                         net (fo=26, routed)          1.184    64.647    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.567    65.854    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    66.249    
                         clock uncertainty           -0.273    65.976    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    65.533    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         65.533    
                         arrival time                         -64.647    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.958ns  (required time - arrival time)
  Source:                 decimator_0/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0_1 rise@67.308ns - clk_out3_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        2.590ns  (logic 0.456ns (17.606%)  route 2.134ns (82.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 66.019 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.644ns = ( 61.856 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.896    61.856    decimator_0/CLK
    SLICE_X4Y39          FDRE                                         r  decimator_0/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456    62.312 r  decimator_0/data_out_reg[4]/Q
                         net (fo=1, routed)           2.134    64.446    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.731    66.019    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    66.414    
                         clock uncertainty           -0.273    66.141    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    65.404    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         65.404    
                         arrival time                         -64.446    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             0.962ns  (required time - arrival time)
  Source:                 decimator_0/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0_1 rise@67.308ns - clk_out3_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        2.421ns  (logic 0.478ns (19.742%)  route 1.943ns (80.258%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 65.854 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 61.685 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.725    61.685    decimator_0/CLK
    SLICE_X6Y50          FDRE                                         r  decimator_0/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.478    62.163 r  decimator_0/data_out_reg[7]/Q
                         net (fo=1, routed)           1.943    64.107    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.567    65.854    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    66.249    
                         clock uncertainty           -0.273    65.976    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.908    65.068    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         65.068    
                         arrival time                         -64.107    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             0.994ns  (required time - arrival time)
  Source:                 decimator_0/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0_1 rise@67.308ns - clk_out3_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        2.553ns  (logic 0.456ns (17.859%)  route 2.097ns (82.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 66.019 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.644ns = ( 61.856 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.896    61.856    decimator_0/CLK
    SLICE_X4Y39          FDRE                                         r  decimator_0/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456    62.312 r  decimator_0/data_out_reg[3]/Q
                         net (fo=1, routed)           2.097    64.410    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.731    66.019    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    66.414    
                         clock uncertainty           -0.273    66.141    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737    65.404    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         65.404    
                         arrival time                         -64.410    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             0.998ns  (required time - arrival time)
  Source:                 decimator_0/data_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0_1 rise@67.308ns - clk_out3_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        2.556ns  (logic 0.518ns (20.267%)  route 2.038ns (79.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 65.854 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 61.685 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.725    61.685    decimator_0/CLK
    SLICE_X6Y50          FDRE                                         r  decimator_0/data_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.518    62.203 r  decimator_0/data_out_reg[11]/Q
                         net (fo=1, routed)           2.038    64.241    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.567    65.854    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    66.249    
                         clock uncertainty           -0.273    65.976    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    65.239    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         65.239    
                         arrival time                         -64.241    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             1.011ns  (required time - arrival time)
  Source:                 decimator_0/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0_1 rise@67.308ns - clk_out3_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        2.537ns  (logic 0.456ns (17.974%)  route 2.081ns (82.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 66.019 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.644ns = ( 61.856 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.896    61.856    decimator_0/CLK
    SLICE_X4Y39          FDRE                                         r  decimator_0/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456    62.312 r  decimator_0/data_out_reg[1]/Q
                         net (fo=1, routed)           2.081    64.393    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.731    66.019    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    66.414    
                         clock uncertainty           -0.273    66.141    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    65.404    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         65.404    
                         arrival time                         -64.393    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.039ns  (required time - arrival time)
  Source:                 decimator_0/data_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0_1 rise@67.308ns - clk_out3_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        2.514ns  (logic 0.518ns (20.601%)  route 1.996ns (79.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 65.854 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 61.685 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.725    61.685    decimator_0/CLK
    SLICE_X6Y50          FDRE                                         r  decimator_0/data_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.518    62.203 r  decimator_0/data_out_reg[10]/Q
                         net (fo=1, routed)           1.996    64.200    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.567    65.854    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    66.249    
                         clock uncertainty           -0.273    65.976    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    65.239    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         65.239    
                         arrival time                         -64.200    
  -------------------------------------------------------------------
                         slack                                  1.039    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 decimator_0/data_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.148ns (14.404%)  route 0.879ns (85.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.604    -0.560    decimator_0/CLK
    SLICE_X6Y50          FDRE                                         r  decimator_0/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.148    -0.412 r  decimator_0/data_out_reg[9]/Q
                         net (fo=1, routed)           0.879     0.467    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.888    -0.785    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.228    
                         clock uncertainty            0.273     0.045    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.243     0.288    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.288    
                         arrival time                           0.467    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 decimator_0/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.141ns (12.986%)  route 0.945ns (87.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.667    -0.497    decimator_0/CLK
    SLICE_X4Y39          FDRE                                         r  decimator_0/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  decimator_0/data_out_reg[0]/Q
                         net (fo=1, routed)           0.945     0.589    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.956    -0.717    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.160    
                         clock uncertainty            0.273     0.113    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     0.409    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.409    
                         arrival time                           0.589    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 decimator_0/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.141ns (12.932%)  route 0.949ns (87.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.667    -0.497    decimator_0/CLK
    SLICE_X4Y39          FDRE                                         r  decimator_0/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  decimator_0/data_out_reg[3]/Q
                         net (fo=1, routed)           0.949     0.594    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.956    -0.717    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.160    
                         clock uncertainty            0.273     0.113    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     0.409    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.409    
                         arrival time                           0.594    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 decimator_0/data_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.164ns (15.020%)  route 0.928ns (84.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.604    -0.560    decimator_0/CLK
    SLICE_X6Y50          FDRE                                         r  decimator_0/data_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  decimator_0/data_out_reg[11]/Q
                         net (fo=1, routed)           0.928     0.532    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.888    -0.785    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.228    
                         clock uncertainty            0.273     0.045    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     0.341    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.341    
                         arrival time                           0.532    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 decimator_0/data_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.164ns (14.930%)  route 0.934ns (85.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.604    -0.560    decimator_0/CLK
    SLICE_X6Y50          FDRE                                         r  decimator_0/data_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  decimator_0/data_out_reg[10]/Q
                         net (fo=1, routed)           0.934     0.538    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.888    -0.785    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.228    
                         clock uncertainty            0.273     0.045    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     0.341    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.341    
                         arrival time                           0.538    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 decimator_0/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.148ns (14.106%)  route 0.901ns (85.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.604    -0.560    decimator_0/CLK
    SLICE_X6Y50          FDRE                                         r  decimator_0/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.148    -0.412 r  decimator_0/data_out_reg[7]/Q
                         net (fo=1, routed)           0.901     0.489    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.888    -0.785    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.228    
                         clock uncertainty            0.273     0.045    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.243     0.288    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.288    
                         arrival time                           0.489    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 decimator_0/data_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.148ns (14.048%)  route 0.906ns (85.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.604    -0.560    decimator_0/CLK
    SLICE_X6Y50          FDRE                                         r  decimator_0/data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.148    -0.412 r  decimator_0/data_out_reg[8]/Q
                         net (fo=1, routed)           0.906     0.493    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.888    -0.785    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.228    
                         clock uncertainty            0.273     0.045    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.242     0.287    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.287    
                         arrival time                           0.493    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 decimator_0/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.122ns  (logic 0.141ns (12.564%)  route 0.981ns (87.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.666    -0.498    decimator_0/CLK
    SLICE_X7Y37          FDRE                                         r  decimator_0/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  decimator_0/data_out_reg[2]/Q
                         net (fo=1, routed)           0.981     0.625    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.956    -0.717    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.160    
                         clock uncertainty            0.273     0.113    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     0.409    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.409    
                         arrival time                           0.625    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 decimator_0/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.164ns (14.625%)  route 0.957ns (85.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.604    -0.560    decimator_0/CLK
    SLICE_X6Y50          FDRE                                         r  decimator_0/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  decimator_0/data_out_reg[5]/Q
                         net (fo=1, routed)           0.957     0.561    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.888    -0.785    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.228    
                         clock uncertainty            0.273     0.045    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     0.341    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.341    
                         arrival time                           0.561    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 decimator_0/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.141ns (12.401%)  route 0.996ns (87.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.667    -0.497    decimator_0/CLK
    SLICE_X4Y39          FDRE                                         r  decimator_0/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  decimator_0/data_out_reg[4]/Q
                         net (fo=1, routed)           0.996     0.640    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.956    -0.717    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.160    
                         clock uncertainty            0.273     0.113    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.296     0.409    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.409    
                         arrival time                           0.640    
  -------------------------------------------------------------------
                         slack                                  0.231    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :           10  Failing Endpoints,  Worst Slack       -1.799ns,  Total Violation      -16.963ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.799ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.742ns  (logic 0.642ns (23.416%)  route 2.100ns (76.584%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          1.006    29.464    xvga1/SW_clean[0]
    SLICE_X8Y77          LUT6 (Prop_lut6_I2_O)        0.124    29.588 r  xvga1/bram2_i_11/O
                         net (fo=1, routed)           1.094    30.682    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[0]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.247    29.449    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    28.883    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.883    
                         arrival time                         -30.682    
  -------------------------------------------------------------------
                         slack                                 -1.799    

Slack (VIOLATED) :        -1.784ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.726ns  (logic 0.642ns (23.548%)  route 2.084ns (76.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.939    29.397    xvga1/SW_clean[0]
    SLICE_X9Y77          LUT6 (Prop_lut6_I2_O)        0.124    29.521 r  xvga1/bram2_i_6/O
                         net (fo=1, routed)           1.146    30.667    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.247    29.449    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    28.883    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.883    
                         arrival time                         -30.667    
  -------------------------------------------------------------------
                         slack                                 -1.784    

Slack (VIOLATED) :        -1.770ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.713ns  (logic 0.642ns (23.668%)  route 2.071ns (76.332%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          1.015    29.473    xvga1/SW_clean[0]
    SLICE_X9Y77          LUT4 (Prop_lut4_I1_O)        0.124    29.597 r  xvga1/bram2_i_3/O
                         net (fo=1, routed)           1.056    30.653    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[8]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.247    29.449    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    28.883    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.883    
                         arrival time                         -30.653    
  -------------------------------------------------------------------
                         slack                                 -1.770    

Slack (VIOLATED) :        -1.742ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.685ns  (logic 0.642ns (23.911%)  route 2.043ns (76.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.935    29.393    xvga1/SW_clean[0]
    SLICE_X9Y77          LUT6 (Prop_lut6_I2_O)        0.124    29.517 r  xvga1/bram2_i_5/O
                         net (fo=1, routed)           1.108    30.625    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.247    29.449    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    28.883    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.883    
                         arrival time                         -30.625    
  -------------------------------------------------------------------
                         slack                                 -1.742    

Slack (VIOLATED) :        -1.692ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.634ns  (logic 0.642ns (24.373%)  route 1.992ns (75.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.940    29.398    xvga1/SW_clean[0]
    SLICE_X8Y80          LUT6 (Prop_lut6_I2_O)        0.124    29.522 r  xvga1/bram2_i_10/O
                         net (fo=1, routed)           1.052    30.575    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.247    29.449    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    28.883    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.883    
                         arrival time                         -30.575    
  -------------------------------------------------------------------
                         slack                                 -1.692    

Slack (VIOLATED) :        -1.691ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.634ns  (logic 0.642ns (24.377%)  route 1.992ns (75.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 f  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.985    29.444    db0/SW_clean[0]
    SLICE_X9Y80          LUT3 (Prop_lut3_I2_O)        0.124    29.568 r  db0/bram2_i_2/O
                         net (fo=1, routed)           1.007    30.574    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[9]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.247    29.449    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    28.883    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.883    
                         arrival time                         -30.574    
  -------------------------------------------------------------------
                         slack                                 -1.691    

Slack (VIOLATED) :        -1.677ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.619ns  (logic 0.642ns (24.510%)  route 1.977ns (75.490%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.922    29.380    xvga1/SW_clean[0]
    SLICE_X9Y78          LUT6 (Prop_lut6_I2_O)        0.124    29.504 r  xvga1/bram2_i_8/O
                         net (fo=1, routed)           1.055    30.560    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.247    29.449    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    28.883    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.883    
                         arrival time                         -30.560    
  -------------------------------------------------------------------
                         slack                                 -1.677    

Slack (VIOLATED) :        -1.645ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.588ns  (logic 0.642ns (24.810%)  route 1.946ns (75.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.868    29.326    xvga1/SW_clean[0]
    SLICE_X9Y80          LUT6 (Prop_lut6_I2_O)        0.124    29.450 r  xvga1/bram2_i_7/O
                         net (fo=1, routed)           1.078    30.528    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.247    29.449    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    28.883    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.883    
                         arrival time                         -30.528    
  -------------------------------------------------------------------
                         slack                                 -1.645    

Slack (VIOLATED) :        -1.589ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.531ns  (logic 0.642ns (25.365%)  route 1.889ns (74.635%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.863    29.321    xvga1/SW_clean[0]
    SLICE_X9Y80          LUT6 (Prop_lut6_I2_O)        0.124    29.445 r  xvga1/bram2_i_9/O
                         net (fo=1, routed)           1.027    30.472    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.247    29.449    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    28.883    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.883    
                         arrival time                         -30.472    
  -------------------------------------------------------------------
                         slack                                 -1.589    

Slack (VIOLATED) :        -1.574ns  (required time - arrival time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.517ns  (logic 0.642ns (25.511%)  route 1.875ns (74.489%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.634    27.940    db0/clk_out1
    SLICE_X8Y80          FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.870    29.329    xvga1/SW_clean[1]
    SLICE_X10Y79         LUT5 (Prop_lut5_I3_O)        0.124    29.453 r  xvga1/bram2_i_4/O
                         net (fo=1, routed)           1.004    30.457    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[7]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.247    29.449    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    28.883    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.883    
                         arrival time                         -30.457    
  -------------------------------------------------------------------
                         slack                                 -1.574    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.209ns (23.662%)  route 0.674ns (76.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.567    -0.597    db0/clk_out1
    SLICE_X8Y80          FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.433 f  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.321    -0.113    db0/SW_clean[1]
    SLICE_X9Y80          LUT3 (Prop_lut3_I0_O)        0.045    -0.068 r  db0/bram2_i_2/O
                         net (fo=1, routed)           0.354     0.286    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[9]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.247     0.004    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     0.187    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.209ns (23.578%)  route 0.677ns (76.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.567    -0.597    db0/clk_out1
    SLICE_X8Y80          FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.310    -0.123    xvga1/SW_clean[1]
    SLICE_X8Y80          LUT6 (Prop_lut6_I4_O)        0.045    -0.078 r  xvga1/bram2_i_10/O
                         net (fo=1, routed)           0.367     0.289    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.247     0.004    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.187    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.209ns (23.524%)  route 0.679ns (76.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.567    -0.597    db0/clk_out1
    SLICE_X8Y80          FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.276    -0.157    xvga1/SW_clean[1]
    SLICE_X9Y80          LUT6 (Prop_lut6_I4_O)        0.045    -0.112 r  xvga1/bram2_i_7/O
                         net (fo=1, routed)           0.403     0.291    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.247     0.004    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.187    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.209ns (23.157%)  route 0.694ns (76.843%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.567    -0.597    db0/clk_out1
    SLICE_X8Y80          FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.314    -0.119    xvga1/SW_clean[1]
    SLICE_X10Y79         LUT5 (Prop_lut5_I3_O)        0.045    -0.074 r  xvga1/bram2_i_4/O
                         net (fo=1, routed)           0.379     0.305    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[7]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.247     0.004    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.187    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.209ns (22.789%)  route 0.708ns (77.211%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.567    -0.597    db0/clk_out1
    SLICE_X8Y80          FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.341    -0.093    xvga1/SW_clean[1]
    SLICE_X9Y78          LUT6 (Prop_lut6_I4_O)        0.045    -0.048 r  xvga1/bram2_i_8/O
                         net (fo=1, routed)           0.367     0.320    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.247     0.004    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.187    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.209ns (21.853%)  route 0.747ns (78.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.567    -0.597    db0/clk_out1
    SLICE_X8Y80          FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.356    -0.077    xvga1/SW_clean[1]
    SLICE_X9Y77          LUT6 (Prop_lut6_I4_O)        0.045    -0.032 r  xvga1/bram2_i_5/O
                         net (fo=1, routed)           0.391     0.359    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.247     0.004    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.187    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.209ns (21.441%)  route 0.766ns (78.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.566    -0.598    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.373    -0.062    xvga1/SW_clean[0]
    SLICE_X8Y77          LUT6 (Prop_lut6_I2_O)        0.045    -0.017 r  xvga1/bram2_i_11/O
                         net (fo=1, routed)           0.393     0.376    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[0]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.247     0.004    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.187    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.376    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.209ns (21.293%)  route 0.773ns (78.707%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.566    -0.598    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.398    -0.036    xvga1/SW_clean[0]
    SLICE_X9Y77          LUT4 (Prop_lut4_I1_O)        0.045     0.009 r  xvga1/bram2_i_3/O
                         net (fo=1, routed)           0.375     0.383    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[8]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.247     0.004    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.187    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.383    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.209ns (21.137%)  route 0.780ns (78.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.567    -0.597    db0/clk_out1
    SLICE_X8Y80          FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.355    -0.078    xvga1/SW_clean[1]
    SLICE_X9Y77          LUT6 (Prop_lut6_I4_O)        0.045    -0.033 r  xvga1/bram2_i_6/O
                         net (fo=1, routed)           0.425     0.392    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.247     0.004    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.187    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.209ns (20.988%)  route 0.787ns (79.012%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.567    -0.597    db0/clk_out1
    SLICE_X8Y80          FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.275    -0.158    xvga1/SW_clean[1]
    SLICE_X9Y80          LUT6 (Prop_lut6_I4_O)        0.045    -0.113 r  xvga1/bram2_i_9/O
                         net (fo=1, routed)           0.512     0.399    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.247     0.004    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.187    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.399    
  -------------------------------------------------------------------
                         slack                                  0.212    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       10.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.424ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 0.964ns (21.697%)  route 3.479ns (78.303%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 13.960 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.635    -0.905    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.419    -0.486 f  xvga1/hcount_reg[7]/Q
                         net (fo=11, routed)          0.837     0.351    xvga1/hcount[7]
    SLICE_X9Y82          LUT4 (Prop_lut4_I2_O)        0.297     0.648 r  xvga1/hcount[10]_i_3/O
                         net (fo=2, routed)           0.821     1.469    xvga1/hcount[10]_i_3_n_0
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.124     1.593 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.434     3.027    xvga1/hreset
    SLICE_X5Y83          LUT2 (Prop_lut2_I0_O)        0.124     3.151 r  xvga1/vcount[5]_i_1/O
                         net (fo=2, routed)           0.387     3.538    xvga1/vcount0
    SLICE_X5Y83          FDRE                                         r  xvga1/vcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.596    13.960    xvga1/clk_out2
    SLICE_X5Y83          FDRE                                         r  xvga1/vcount_reg[0]/C
                         clock pessimism              0.559    14.520    
                         clock uncertainty           -0.129    14.391    
    SLICE_X5Y83          FDRE (Setup_fdre_C_R)       -0.429    13.962    xvga1/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                         13.962    
                         arrival time                          -3.538    
  -------------------------------------------------------------------
                         slack                                 10.424    

Slack (MET) :             10.424ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 0.964ns (21.697%)  route 3.479ns (78.303%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 13.960 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.635    -0.905    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.419    -0.486 f  xvga1/hcount_reg[7]/Q
                         net (fo=11, routed)          0.837     0.351    xvga1/hcount[7]
    SLICE_X9Y82          LUT4 (Prop_lut4_I2_O)        0.297     0.648 r  xvga1/hcount[10]_i_3/O
                         net (fo=2, routed)           0.821     1.469    xvga1/hcount[10]_i_3_n_0
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.124     1.593 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.434     3.027    xvga1/hreset
    SLICE_X5Y83          LUT2 (Prop_lut2_I0_O)        0.124     3.151 r  xvga1/vcount[5]_i_1/O
                         net (fo=2, routed)           0.387     3.538    xvga1/vcount0
    SLICE_X5Y83          FDRE                                         r  xvga1/vcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.596    13.960    xvga1/clk_out2
    SLICE_X5Y83          FDRE                                         r  xvga1/vcount_reg[5]/C
                         clock pessimism              0.559    14.520    
                         clock uncertainty           -0.129    14.391    
    SLICE_X5Y83          FDRE (Setup_fdre_C_R)       -0.429    13.962    xvga1/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                         13.962    
                         arrival time                          -3.538    
  -------------------------------------------------------------------
                         slack                                 10.424    

Slack (MET) :             11.116ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.840ns (22.637%)  route 2.871ns (77.363%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 13.878 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.635    -0.905    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.419    -0.486 f  xvga1/hcount_reg[7]/Q
                         net (fo=11, routed)          0.837     0.351    xvga1/hcount[7]
    SLICE_X9Y82          LUT4 (Prop_lut4_I2_O)        0.297     0.648 r  xvga1/hcount[10]_i_3/O
                         net (fo=2, routed)           0.821     1.469    xvga1/hcount[10]_i_3_n_0
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.124     1.593 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.213     2.806    xvga1/hreset
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.514    13.878    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[0]/C
                         clock pessimism              0.601    14.480    
                         clock uncertainty           -0.129    14.351    
    SLICE_X9Y81          FDRE (Setup_fdre_C_R)       -0.429    13.922    xvga1/hcount_reg[0]
  -------------------------------------------------------------------
                         required time                         13.922    
                         arrival time                          -2.806    
  -------------------------------------------------------------------
                         slack                                 11.116    

Slack (MET) :             11.116ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.840ns (22.637%)  route 2.871ns (77.363%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 13.878 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.635    -0.905    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.419    -0.486 f  xvga1/hcount_reg[7]/Q
                         net (fo=11, routed)          0.837     0.351    xvga1/hcount[7]
    SLICE_X9Y82          LUT4 (Prop_lut4_I2_O)        0.297     0.648 r  xvga1/hcount[10]_i_3/O
                         net (fo=2, routed)           0.821     1.469    xvga1/hcount[10]_i_3_n_0
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.124     1.593 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.213     2.806    xvga1/hreset
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.514    13.878    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[1]/C
                         clock pessimism              0.601    14.480    
                         clock uncertainty           -0.129    14.351    
    SLICE_X9Y81          FDRE (Setup_fdre_C_R)       -0.429    13.922    xvga1/hcount_reg[1]
  -------------------------------------------------------------------
                         required time                         13.922    
                         arrival time                          -2.806    
  -------------------------------------------------------------------
                         slack                                 11.116    

Slack (MET) :             11.116ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.840ns (22.637%)  route 2.871ns (77.363%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 13.878 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.635    -0.905    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.419    -0.486 f  xvga1/hcount_reg[7]/Q
                         net (fo=11, routed)          0.837     0.351    xvga1/hcount[7]
    SLICE_X9Y82          LUT4 (Prop_lut4_I2_O)        0.297     0.648 r  xvga1/hcount[10]_i_3/O
                         net (fo=2, routed)           0.821     1.469    xvga1/hcount[10]_i_3_n_0
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.124     1.593 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.213     2.806    xvga1/hreset
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.514    13.878    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[2]/C
                         clock pessimism              0.601    14.480    
                         clock uncertainty           -0.129    14.351    
    SLICE_X9Y81          FDRE (Setup_fdre_C_R)       -0.429    13.922    xvga1/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                         13.922    
                         arrival time                          -2.806    
  -------------------------------------------------------------------
                         slack                                 11.116    

Slack (MET) :             11.116ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.840ns (22.637%)  route 2.871ns (77.363%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 13.878 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.635    -0.905    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.419    -0.486 f  xvga1/hcount_reg[7]/Q
                         net (fo=11, routed)          0.837     0.351    xvga1/hcount[7]
    SLICE_X9Y82          LUT4 (Prop_lut4_I2_O)        0.297     0.648 r  xvga1/hcount[10]_i_3/O
                         net (fo=2, routed)           0.821     1.469    xvga1/hcount[10]_i_3_n_0
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.124     1.593 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.213     2.806    xvga1/hreset
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.514    13.878    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[5]/C
                         clock pessimism              0.601    14.480    
                         clock uncertainty           -0.129    14.351    
    SLICE_X9Y81          FDRE (Setup_fdre_C_R)       -0.429    13.922    xvga1/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                         13.922    
                         arrival time                          -2.806    
  -------------------------------------------------------------------
                         slack                                 11.116    

Slack (MET) :             11.116ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.840ns (22.637%)  route 2.871ns (77.363%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 13.878 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.635    -0.905    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.419    -0.486 f  xvga1/hcount_reg[7]/Q
                         net (fo=11, routed)          0.837     0.351    xvga1/hcount[7]
    SLICE_X9Y82          LUT4 (Prop_lut4_I2_O)        0.297     0.648 r  xvga1/hcount[10]_i_3/O
                         net (fo=2, routed)           0.821     1.469    xvga1/hcount[10]_i_3_n_0
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.124     1.593 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.213     2.806    xvga1/hreset
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.514    13.878    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[6]/C
                         clock pessimism              0.601    14.480    
                         clock uncertainty           -0.129    14.351    
    SLICE_X9Y81          FDRE (Setup_fdre_C_R)       -0.429    13.922    xvga1/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                         13.922    
                         arrival time                          -2.806    
  -------------------------------------------------------------------
                         slack                                 11.116    

Slack (MET) :             11.116ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.840ns (22.637%)  route 2.871ns (77.363%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 13.878 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.635    -0.905    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.419    -0.486 f  xvga1/hcount_reg[7]/Q
                         net (fo=11, routed)          0.837     0.351    xvga1/hcount[7]
    SLICE_X9Y82          LUT4 (Prop_lut4_I2_O)        0.297     0.648 r  xvga1/hcount[10]_i_3/O
                         net (fo=2, routed)           0.821     1.469    xvga1/hcount[10]_i_3_n_0
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.124     1.593 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.213     2.806    xvga1/hreset
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.514    13.878    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[7]/C
                         clock pessimism              0.601    14.480    
                         clock uncertainty           -0.129    14.351    
    SLICE_X9Y81          FDRE (Setup_fdre_C_R)       -0.429    13.922    xvga1/hcount_reg[7]
  -------------------------------------------------------------------
                         required time                         13.922    
                         arrival time                          -2.806    
  -------------------------------------------------------------------
                         slack                                 11.116    

Slack (MET) :             11.116ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.840ns (22.637%)  route 2.871ns (77.363%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 13.878 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.635    -0.905    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.419    -0.486 f  xvga1/hcount_reg[7]/Q
                         net (fo=11, routed)          0.837     0.351    xvga1/hcount[7]
    SLICE_X9Y82          LUT4 (Prop_lut4_I2_O)        0.297     0.648 r  xvga1/hcount[10]_i_3/O
                         net (fo=2, routed)           0.821     1.469    xvga1/hcount[10]_i_3_n_0
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.124     1.593 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.213     2.806    xvga1/hreset
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.514    13.878    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[8]/C
                         clock pessimism              0.601    14.480    
                         clock uncertainty           -0.129    14.351    
    SLICE_X9Y81          FDRE (Setup_fdre_C_R)       -0.429    13.922    xvga1/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                         13.922    
                         arrival time                          -2.806    
  -------------------------------------------------------------------
                         slack                                 11.116    

Slack (MET) :             11.116ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.840ns (22.637%)  route 2.871ns (77.363%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 13.878 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.635    -0.905    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.419    -0.486 f  xvga1/hcount_reg[7]/Q
                         net (fo=11, routed)          0.837     0.351    xvga1/hcount[7]
    SLICE_X9Y82          LUT4 (Prop_lut4_I2_O)        0.297     0.648 r  xvga1/hcount[10]_i_3/O
                         net (fo=2, routed)           0.821     1.469    xvga1/hcount[10]_i_3_n_0
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.124     1.593 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.213     2.806    xvga1/hreset
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.514    13.878    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[9]/C
                         clock pessimism              0.601    14.480    
                         clock uncertainty           -0.129    14.351    
    SLICE_X9Y81          FDRE (Setup_fdre_C_R)       -0.429    13.922    xvga1/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                         13.922    
                         arrival time                          -2.806    
  -------------------------------------------------------------------
                         slack                                 11.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 display/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/strobe_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.208%)  route 0.110ns (36.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.605    -0.559    display/clk_out2
    SLICE_X0Y97          FDRE                                         r  display/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  display/counter_reg[12]/Q
                         net (fo=15, routed)          0.110    -0.308    display/p_0_in[1]
    SLICE_X1Y97          LUT3 (Prop_lut3_I0_O)        0.048    -0.260 r  display/strobe[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    display/strobe[6]_i_1_n_0
    SLICE_X1Y97          FDRE                                         r  display/strobe_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.878    -0.795    display/clk_out2
    SLICE_X1Y97          FDRE                                         r  display/strobe_reg[6]/C
                         clock pessimism              0.249    -0.546    
                         clock uncertainty            0.129    -0.418    
    SLICE_X1Y97          FDRE (Hold_fdre_C_D)         0.107    -0.311    display/strobe_reg[6]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 display/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/strobe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.835%)  route 0.110ns (37.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.605    -0.559    display/clk_out2
    SLICE_X0Y97          FDRE                                         r  display/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 f  display/counter_reg[12]/Q
                         net (fo=15, routed)          0.110    -0.308    display/p_0_in[1]
    SLICE_X1Y97          LUT3 (Prop_lut3_I2_O)        0.045    -0.263 r  display/strobe[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    display/strobe[0]_i_1_n_0
    SLICE_X1Y97          FDRE                                         r  display/strobe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.878    -0.795    display/clk_out2
    SLICE_X1Y97          FDRE                                         r  display/strobe_reg[0]/C
                         clock pessimism              0.249    -0.546    
                         clock uncertainty            0.129    -0.418    
    SLICE_X1Y97          FDRE (Hold_fdre_C_D)         0.091    -0.327    display/strobe_reg[0]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.189ns (51.246%)  route 0.180ns (48.754%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.568    -0.596    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  xvga1/hcount_reg[0]/Q
                         net (fo=9, routed)           0.180    -0.275    xvga1/hcount[0]
    SLICE_X10Y82         LUT5 (Prop_lut5_I1_O)        0.048    -0.227 r  xvga1/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    xvga1/p_0_in[4]
    SLICE_X10Y82         FDRE                                         r  xvga1/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.838    -0.835    xvga1/clk_out2
    SLICE_X10Y82         FDRE                                         r  xvga1/hcount_reg[4]/C
                         clock pessimism              0.275    -0.560    
                         clock uncertainty            0.129    -0.432    
    SLICE_X10Y82         FDRE (Hold_fdre_C_D)         0.131    -0.301    xvga1/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.846%)  route 0.180ns (49.154%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.568    -0.596    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  xvga1/hcount_reg[0]/Q
                         net (fo=9, routed)           0.180    -0.275    xvga1/hcount[0]
    SLICE_X10Y82         LUT4 (Prop_lut4_I1_O)        0.045    -0.230 r  xvga1/hcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    xvga1/p_0_in[3]
    SLICE_X10Y82         FDRE                                         r  xvga1/hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.838    -0.835    xvga1/clk_out2
    SLICE_X10Y82         FDRE                                         r  xvga1/hcount_reg[3]/C
                         clock pessimism              0.275    -0.560    
                         clock uncertainty            0.129    -0.432    
    SLICE_X10Y82         FDRE (Hold_fdre_C_D)         0.120    -0.312    xvga1/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.498%)  route 0.154ns (42.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.569    -0.595    xvga1/clk_out2
    SLICE_X10Y82         FDRE                                         r  xvga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  xvga1/hcount_reg[3]/Q
                         net (fo=11, routed)          0.154    -0.277    xvga1/hcount[3]
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.045    -0.232 r  xvga1/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    xvga1/p_0_in[5]
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.837    -0.836    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[5]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.129    -0.433    
    SLICE_X9Y81          FDRE (Hold_fdre_C_D)         0.092    -0.341    xvga1/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_plot/vheight_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.227ns (64.800%)  route 0.123ns (35.200%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.599    -0.565    xvga1/clk_out2
    SLICE_X5Y84          FDRE                                         r  xvga1/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.128    -0.437 f  xvga1/vcount_reg[6]/Q
                         net (fo=7, routed)           0.123    -0.314    xvga1/vcount[6]
    SLICE_X7Y83          LUT1 (Prop_lut1_I0_O)        0.099    -0.215 r  xvga1/vheight[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    fft_plot/vheight_reg[9]_0[6]
    SLICE_X7Y83          FDRE                                         r  fft_plot/vheight_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.867    -0.806    fft_plot/clk_out2
    SLICE_X7Y83          FDRE                                         r  fft_plot/vheight_reg[6]/C
                         clock pessimism              0.254    -0.552    
                         clock uncertainty            0.129    -0.424    
    SLICE_X7Y83          FDRE (Hold_fdre_C_D)         0.091    -0.333    fft_plot/vheight_reg[6]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.227ns (66.448%)  route 0.115ns (33.552%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.598    -0.566    xvga1/clk_out2
    SLICE_X5Y83          FDRE                                         r  xvga1/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  xvga1/vcount_reg[0]/Q
                         net (fo=10, routed)          0.115    -0.324    xvga1/vcount[0]
    SLICE_X5Y83          LUT6 (Prop_lut6_I2_O)        0.099    -0.225 r  xvga1/vcount[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.225    xvga1/p_0_in__0[5]
    SLICE_X5Y83          FDRE                                         r  xvga1/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.867    -0.806    xvga1/clk_out2
    SLICE_X5Y83          FDRE                                         r  xvga1/vcount_reg[5]/C
                         clock pessimism              0.240    -0.566    
                         clock uncertainty            0.129    -0.438    
    SLICE_X5Y83          FDRE (Hold_fdre_C_D)         0.091    -0.347    xvga1/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.226ns (65.814%)  route 0.117ns (34.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.599    -0.565    xvga1/clk_out2
    SLICE_X5Y84          FDRE                                         r  xvga1/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  xvga1/vcount_reg[8]/Q
                         net (fo=6, routed)           0.117    -0.320    xvga1/vcount_reg[8]_0[8]
    SLICE_X5Y84          LUT6 (Prop_lut6_I4_O)        0.098    -0.222 r  xvga1/vcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    xvga1/vcount[9]_i_1_n_0
    SLICE_X5Y84          FDRE                                         r  xvga1/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.868    -0.805    xvga1/clk_out2
    SLICE_X5Y84          FDRE                                         r  xvga1/vcount_reg[9]/C
                         clock pessimism              0.240    -0.565    
                         clock uncertainty            0.129    -0.437    
    SLICE_X5Y84          FDRE (Hold_fdre_C_D)         0.092    -0.345    xvga1/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 display/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/seg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.190ns (50.064%)  route 0.190ns (49.936%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.605    -0.559    display/clk_out2
    SLICE_X0Y97          FDRE                                         r  display/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  display/counter_reg[12]/Q
                         net (fo=15, routed)          0.190    -0.229    display/p_0_in[1]
    SLICE_X1Y95          LUT3 (Prop_lut3_I0_O)        0.049    -0.180 r  display/seg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    display/seg[6]_i_1_n_0
    SLICE_X1Y95          FDRE                                         r  display/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.877    -0.796    display/clk_out2
    SLICE_X1Y95          FDRE                                         r  display/seg_reg[6]/C
                         clock pessimism              0.252    -0.544    
                         clock uncertainty            0.129    -0.416    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.107    -0.309    display/seg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.183ns (50.086%)  route 0.182ns (49.914%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.568    -0.596    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  xvga1/hcount_reg[8]/Q
                         net (fo=10, routed)          0.182    -0.273    xvga1/hcount[8]
    SLICE_X9Y81          LUT5 (Prop_lut5_I3_O)        0.042    -0.231 r  xvga1/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    xvga1/p_0_in[9]
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.837    -0.836    xvga1/clk_out2
    SLICE_X9Y81          FDRE                                         r  xvga1/hcount_reg[9]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.129    -0.468    
    SLICE_X9Y81          FDRE (Hold_fdre_C_D)         0.107    -0.361    xvga1/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.130    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :           10  Failing Endpoints,  Worst Slack       -1.799ns,  Total Violation      -16.963ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.799ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.742ns  (logic 0.642ns (23.416%)  route 2.100ns (76.584%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          1.006    29.464    xvga1/SW_clean[0]
    SLICE_X8Y77          LUT6 (Prop_lut6_I2_O)        0.124    29.588 r  xvga1/bram2_i_11/O
                         net (fo=1, routed)           1.094    30.682    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[0]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.247    29.449    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    28.883    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.883    
                         arrival time                         -30.682    
  -------------------------------------------------------------------
                         slack                                 -1.799    

Slack (VIOLATED) :        -1.784ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.726ns  (logic 0.642ns (23.548%)  route 2.084ns (76.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.939    29.397    xvga1/SW_clean[0]
    SLICE_X9Y77          LUT6 (Prop_lut6_I2_O)        0.124    29.521 r  xvga1/bram2_i_6/O
                         net (fo=1, routed)           1.146    30.667    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.247    29.449    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    28.883    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.883    
                         arrival time                         -30.667    
  -------------------------------------------------------------------
                         slack                                 -1.784    

Slack (VIOLATED) :        -1.770ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.713ns  (logic 0.642ns (23.668%)  route 2.071ns (76.332%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          1.015    29.473    xvga1/SW_clean[0]
    SLICE_X9Y77          LUT4 (Prop_lut4_I1_O)        0.124    29.597 r  xvga1/bram2_i_3/O
                         net (fo=1, routed)           1.056    30.653    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[8]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.247    29.449    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    28.883    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.883    
                         arrival time                         -30.653    
  -------------------------------------------------------------------
                         slack                                 -1.770    

Slack (VIOLATED) :        -1.742ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.685ns  (logic 0.642ns (23.911%)  route 2.043ns (76.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.935    29.393    xvga1/SW_clean[0]
    SLICE_X9Y77          LUT6 (Prop_lut6_I2_O)        0.124    29.517 r  xvga1/bram2_i_5/O
                         net (fo=1, routed)           1.108    30.625    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.247    29.449    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    28.883    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.883    
                         arrival time                         -30.625    
  -------------------------------------------------------------------
                         slack                                 -1.742    

Slack (VIOLATED) :        -1.692ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.634ns  (logic 0.642ns (24.373%)  route 1.992ns (75.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.940    29.398    xvga1/SW_clean[0]
    SLICE_X8Y80          LUT6 (Prop_lut6_I2_O)        0.124    29.522 r  xvga1/bram2_i_10/O
                         net (fo=1, routed)           1.052    30.575    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.247    29.449    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    28.883    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.883    
                         arrival time                         -30.575    
  -------------------------------------------------------------------
                         slack                                 -1.692    

Slack (VIOLATED) :        -1.691ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.634ns  (logic 0.642ns (24.377%)  route 1.992ns (75.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 f  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.985    29.444    db0/SW_clean[0]
    SLICE_X9Y80          LUT3 (Prop_lut3_I2_O)        0.124    29.568 r  db0/bram2_i_2/O
                         net (fo=1, routed)           1.007    30.574    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[9]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.247    29.449    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    28.883    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.883    
                         arrival time                         -30.574    
  -------------------------------------------------------------------
                         slack                                 -1.691    

Slack (VIOLATED) :        -1.677ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.619ns  (logic 0.642ns (24.510%)  route 1.977ns (75.490%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.922    29.380    xvga1/SW_clean[0]
    SLICE_X9Y78          LUT6 (Prop_lut6_I2_O)        0.124    29.504 r  xvga1/bram2_i_8/O
                         net (fo=1, routed)           1.055    30.560    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.247    29.449    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    28.883    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.883    
                         arrival time                         -30.560    
  -------------------------------------------------------------------
                         slack                                 -1.677    

Slack (VIOLATED) :        -1.645ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.588ns  (logic 0.642ns (24.810%)  route 1.946ns (75.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.868    29.326    xvga1/SW_clean[0]
    SLICE_X9Y80          LUT6 (Prop_lut6_I2_O)        0.124    29.450 r  xvga1/bram2_i_7/O
                         net (fo=1, routed)           1.078    30.528    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.247    29.449    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    28.883    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.883    
                         arrival time                         -30.528    
  -------------------------------------------------------------------
                         slack                                 -1.645    

Slack (VIOLATED) :        -1.589ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.531ns  (logic 0.642ns (25.365%)  route 1.889ns (74.635%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.863    29.321    xvga1/SW_clean[0]
    SLICE_X9Y80          LUT6 (Prop_lut6_I2_O)        0.124    29.445 r  xvga1/bram2_i_9/O
                         net (fo=1, routed)           1.027    30.472    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.247    29.449    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    28.883    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.883    
                         arrival time                         -30.472    
  -------------------------------------------------------------------
                         slack                                 -1.589    

Slack (VIOLATED) :        -1.574ns  (required time - arrival time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.517ns  (logic 0.642ns (25.511%)  route 1.875ns (74.489%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.634    27.940    db0/clk_out1
    SLICE_X8Y80          FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.870    29.329    xvga1/SW_clean[1]
    SLICE_X10Y79         LUT5 (Prop_lut5_I3_O)        0.124    29.453 r  xvga1/bram2_i_4/O
                         net (fo=1, routed)           1.004    30.457    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[7]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.247    29.449    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    28.883    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.883    
                         arrival time                         -30.457    
  -------------------------------------------------------------------
                         slack                                 -1.574    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.209ns (23.662%)  route 0.674ns (76.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.567    -0.597    db0/clk_out1
    SLICE_X8Y80          FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.433 f  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.321    -0.113    db0/SW_clean[1]
    SLICE_X9Y80          LUT3 (Prop_lut3_I0_O)        0.045    -0.068 r  db0/bram2_i_2/O
                         net (fo=1, routed)           0.354     0.286    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[9]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.247     0.004    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     0.187    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.209ns (23.578%)  route 0.677ns (76.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.567    -0.597    db0/clk_out1
    SLICE_X8Y80          FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.310    -0.123    xvga1/SW_clean[1]
    SLICE_X8Y80          LUT6 (Prop_lut6_I4_O)        0.045    -0.078 r  xvga1/bram2_i_10/O
                         net (fo=1, routed)           0.367     0.289    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.247     0.004    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.187    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.209ns (23.524%)  route 0.679ns (76.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.567    -0.597    db0/clk_out1
    SLICE_X8Y80          FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.276    -0.157    xvga1/SW_clean[1]
    SLICE_X9Y80          LUT6 (Prop_lut6_I4_O)        0.045    -0.112 r  xvga1/bram2_i_7/O
                         net (fo=1, routed)           0.403     0.291    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.247     0.004    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.187    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.209ns (23.157%)  route 0.694ns (76.843%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.567    -0.597    db0/clk_out1
    SLICE_X8Y80          FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.314    -0.119    xvga1/SW_clean[1]
    SLICE_X10Y79         LUT5 (Prop_lut5_I3_O)        0.045    -0.074 r  xvga1/bram2_i_4/O
                         net (fo=1, routed)           0.379     0.305    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[7]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.247     0.004    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.187    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.209ns (22.789%)  route 0.708ns (77.211%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.567    -0.597    db0/clk_out1
    SLICE_X8Y80          FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.341    -0.093    xvga1/SW_clean[1]
    SLICE_X9Y78          LUT6 (Prop_lut6_I4_O)        0.045    -0.048 r  xvga1/bram2_i_8/O
                         net (fo=1, routed)           0.367     0.320    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.247     0.004    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.187    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.209ns (21.853%)  route 0.747ns (78.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.567    -0.597    db0/clk_out1
    SLICE_X8Y80          FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.356    -0.077    xvga1/SW_clean[1]
    SLICE_X9Y77          LUT6 (Prop_lut6_I4_O)        0.045    -0.032 r  xvga1/bram2_i_5/O
                         net (fo=1, routed)           0.391     0.359    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.247     0.004    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.187    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.209ns (21.441%)  route 0.766ns (78.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.566    -0.598    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.373    -0.062    xvga1/SW_clean[0]
    SLICE_X8Y77          LUT6 (Prop_lut6_I2_O)        0.045    -0.017 r  xvga1/bram2_i_11/O
                         net (fo=1, routed)           0.393     0.376    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[0]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.247     0.004    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.187    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.376    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.209ns (21.293%)  route 0.773ns (78.707%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.566    -0.598    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.398    -0.036    xvga1/SW_clean[0]
    SLICE_X9Y77          LUT4 (Prop_lut4_I1_O)        0.045     0.009 r  xvga1/bram2_i_3/O
                         net (fo=1, routed)           0.375     0.383    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[8]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.247     0.004    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.187    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.383    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.209ns (21.137%)  route 0.780ns (78.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.567    -0.597    db0/clk_out1
    SLICE_X8Y80          FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.355    -0.078    xvga1/SW_clean[1]
    SLICE_X9Y77          LUT6 (Prop_lut6_I4_O)        0.045    -0.033 r  xvga1/bram2_i_6/O
                         net (fo=1, routed)           0.425     0.392    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.247     0.004    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.187    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.209ns (20.988%)  route 0.787ns (79.012%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.567    -0.597    db0/clk_out1
    SLICE_X8Y80          FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.275    -0.158    xvga1/SW_clean[1]
    SLICE_X9Y80          LUT6 (Prop_lut6_I4_O)        0.045    -0.113 r  xvga1/bram2_i_9/O
                         net (fo=1, routed)           0.512     0.399    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=84, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.247     0.004    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.187    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.399    
  -------------------------------------------------------------------
                         slack                                  0.212    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.401ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.401ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0 rise@57.692ns)
  Data Path Delay:        2.397ns  (logic 0.642ns (26.780%)  route 1.755ns (73.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 57.052 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.899    57.052    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.518    57.570 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.935    58.505    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.124    58.629 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820    59.449    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[10]/C
                         clock pessimism              0.395    61.647    
                         clock uncertainty           -0.273    61.374    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    60.850    adc_inst/serial_data_reg[10]
  -------------------------------------------------------------------
                         required time                         60.850    
                         arrival time                         -59.449    
  -------------------------------------------------------------------
                         slack                                  1.401    

Slack (MET) :             1.401ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0 rise@57.692ns)
  Data Path Delay:        2.397ns  (logic 0.642ns (26.780%)  route 1.755ns (73.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 57.052 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.899    57.052    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.518    57.570 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.935    58.505    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.124    58.629 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820    59.449    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[11]/C
                         clock pessimism              0.395    61.647    
                         clock uncertainty           -0.273    61.374    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    60.850    adc_inst/serial_data_reg[11]
  -------------------------------------------------------------------
                         required time                         60.850    
                         arrival time                         -59.449    
  -------------------------------------------------------------------
                         slack                                  1.401    

Slack (MET) :             1.401ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0 rise@57.692ns)
  Data Path Delay:        2.397ns  (logic 0.642ns (26.780%)  route 1.755ns (73.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 57.052 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.899    57.052    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.518    57.570 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.935    58.505    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.124    58.629 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820    59.449    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[5]/C
                         clock pessimism              0.395    61.647    
                         clock uncertainty           -0.273    61.374    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    60.850    adc_inst/serial_data_reg[5]
  -------------------------------------------------------------------
                         required time                         60.850    
                         arrival time                         -59.449    
  -------------------------------------------------------------------
                         slack                                  1.401    

Slack (MET) :             1.401ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0 rise@57.692ns)
  Data Path Delay:        2.397ns  (logic 0.642ns (26.780%)  route 1.755ns (73.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 57.052 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.899    57.052    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.518    57.570 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.935    58.505    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.124    58.629 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820    59.449    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[6]/C
                         clock pessimism              0.395    61.647    
                         clock uncertainty           -0.273    61.374    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    60.850    adc_inst/serial_data_reg[6]
  -------------------------------------------------------------------
                         required time                         60.850    
                         arrival time                         -59.449    
  -------------------------------------------------------------------
                         slack                                  1.401    

Slack (MET) :             1.401ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0 rise@57.692ns)
  Data Path Delay:        2.397ns  (logic 0.642ns (26.780%)  route 1.755ns (73.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 57.052 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.899    57.052    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.518    57.570 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.935    58.505    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.124    58.629 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820    59.449    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[7]/C
                         clock pessimism              0.395    61.647    
                         clock uncertainty           -0.273    61.374    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    60.850    adc_inst/serial_data_reg[7]
  -------------------------------------------------------------------
                         required time                         60.850    
                         arrival time                         -59.449    
  -------------------------------------------------------------------
                         slack                                  1.401    

Slack (MET) :             1.401ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0 rise@57.692ns)
  Data Path Delay:        2.397ns  (logic 0.642ns (26.780%)  route 1.755ns (73.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 57.052 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.899    57.052    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.518    57.570 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.935    58.505    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.124    58.629 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820    59.449    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[8]/C
                         clock pessimism              0.395    61.647    
                         clock uncertainty           -0.273    61.374    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    60.850    adc_inst/serial_data_reg[8]
  -------------------------------------------------------------------
                         required time                         60.850    
                         arrival time                         -59.449    
  -------------------------------------------------------------------
                         slack                                  1.401    

Slack (MET) :             1.401ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0 rise@57.692ns)
  Data Path Delay:        2.397ns  (logic 0.642ns (26.780%)  route 1.755ns (73.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 57.052 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.899    57.052    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.518    57.570 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.935    58.505    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.124    58.629 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820    59.449    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[9]/C
                         clock pessimism              0.395    61.647    
                         clock uncertainty           -0.273    61.374    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    60.850    adc_inst/serial_data_reg[9]
  -------------------------------------------------------------------
                         required time                         60.850    
                         arrival time                         -59.449    
  -------------------------------------------------------------------
                         slack                                  1.401    

Slack (MET) :             1.434ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0 rise@57.692ns)
  Data Path Delay:        2.364ns  (logic 0.642ns (27.152%)  route 1.722ns (72.848%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 57.052 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.899    57.052    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.518    57.570 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.935    58.505    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.124    58.629 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.787    59.416    adc_inst/serial_data
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[0]/C
                         clock pessimism              0.395    61.647    
                         clock uncertainty           -0.273    61.374    
    SLICE_X2Y47          FDRE (Setup_fdre_C_R)       -0.524    60.850    adc_inst/serial_data_reg[0]
  -------------------------------------------------------------------
                         required time                         60.850    
                         arrival time                         -59.416    
  -------------------------------------------------------------------
                         slack                                  1.434    

Slack (MET) :             1.434ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0 rise@57.692ns)
  Data Path Delay:        2.364ns  (logic 0.642ns (27.152%)  route 1.722ns (72.848%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 57.052 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.899    57.052    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.518    57.570 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.935    58.505    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.124    58.629 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.787    59.416    adc_inst/serial_data
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[1]/C
                         clock pessimism              0.395    61.647    
                         clock uncertainty           -0.273    61.374    
    SLICE_X2Y47          FDRE (Setup_fdre_C_R)       -0.524    60.850    adc_inst/serial_data_reg[1]
  -------------------------------------------------------------------
                         required time                         60.850    
                         arrival time                         -59.416    
  -------------------------------------------------------------------
                         slack                                  1.434    

Slack (MET) :             1.434ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0 rise@57.692ns)
  Data Path Delay:        2.364ns  (logic 0.642ns (27.152%)  route 1.722ns (72.848%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 57.052 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.899    57.052    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.518    57.570 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.935    58.505    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.124    58.629 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.787    59.416    adc_inst/serial_data
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[2]/C
                         clock pessimism              0.395    61.647    
                         clock uncertainty           -0.273    61.374    
    SLICE_X2Y47          FDRE (Setup_fdre_C_R)       -0.524    60.850    adc_inst/serial_data_reg[2]
  -------------------------------------------------------------------
                         required time                         60.850    
                         arrival time                         -59.416    
  -------------------------------------------------------------------
                         slack                                  1.434    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.209ns (23.366%)  route 0.685ns (76.634%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.670    -0.494    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.330 f  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.685     0.356    adc_inst/adc_reset
    SLICE_X1Y47          LUT6 (Prop_lut6_I5_O)        0.045     0.401 r  adc_inst/ready_i_1/O
                         net (fo=1, routed)           0.000     0.401    adc_inst/ready_i_1_n_0
    SLICE_X1Y47          FDRE                                         r  adc_inst/ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X1Y47          FDRE                                         r  adc_inst/ready_reg/C
                         clock pessimism              0.557    -0.169    
                         clock uncertainty            0.273     0.104    
    SLICE_X1Y47          FDRE (Hold_fdre_C_D)         0.091     0.195    adc_inst/ready_reg
  -------------------------------------------------------------------
                         required time                         -0.195    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.164ns (20.012%)  route 0.656ns (79.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.670    -0.494    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.330 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.656     0.326    adc_inst/adc_reset
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[0]/C
                         clock pessimism              0.557    -0.169    
                         clock uncertainty            0.273     0.104    
    SLICE_X0Y47          FDRE (Hold_fdre_C_R)        -0.018     0.086    adc_inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.164ns (20.012%)  route 0.656ns (79.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.670    -0.494    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.330 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.656     0.326    adc_inst/adc_reset
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[1]/C
                         clock pessimism              0.557    -0.169    
                         clock uncertainty            0.273     0.104    
    SLICE_X0Y47          FDRE (Hold_fdre_C_R)        -0.018     0.086    adc_inst/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.164ns (20.012%)  route 0.656ns (79.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.670    -0.494    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.330 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.656     0.326    adc_inst/adc_reset
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[2]/C
                         clock pessimism              0.557    -0.169    
                         clock uncertainty            0.273     0.104    
    SLICE_X0Y47          FDRE (Hold_fdre_C_R)        -0.018     0.086    adc_inst/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.164ns (20.012%)  route 0.656ns (79.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.670    -0.494    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.330 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.656     0.326    adc_inst/adc_reset
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[3]/C
                         clock pessimism              0.557    -0.169    
                         clock uncertainty            0.273     0.104    
    SLICE_X0Y47          FDRE (Hold_fdre_C_R)        -0.018     0.086    adc_inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.209ns (24.402%)  route 0.647ns (75.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.670    -0.494    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.330 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.366     0.037    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.045     0.082 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.281     0.363    adc_inst/serial_data
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[0]/C
                         clock pessimism              0.557    -0.169    
                         clock uncertainty            0.273     0.104    
    SLICE_X2Y47          FDRE (Hold_fdre_C_R)         0.009     0.113    adc_inst/serial_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.209ns (24.402%)  route 0.647ns (75.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.670    -0.494    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.330 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.366     0.037    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.045     0.082 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.281     0.363    adc_inst/serial_data
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[1]/C
                         clock pessimism              0.557    -0.169    
                         clock uncertainty            0.273     0.104    
    SLICE_X2Y47          FDRE (Hold_fdre_C_R)         0.009     0.113    adc_inst/serial_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.209ns (24.402%)  route 0.647ns (75.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.670    -0.494    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.330 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.366     0.037    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.045     0.082 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.281     0.363    adc_inst/serial_data
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[2]/C
                         clock pessimism              0.557    -0.169    
                         clock uncertainty            0.273     0.104    
    SLICE_X2Y47          FDRE (Hold_fdre_C_R)         0.009     0.113    adc_inst/serial_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.209ns (24.402%)  route 0.647ns (75.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.670    -0.494    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.330 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.366     0.037    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.045     0.082 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.281     0.363    adc_inst/serial_data
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[3]/C
                         clock pessimism              0.557    -0.169    
                         clock uncertainty            0.273     0.104    
    SLICE_X2Y47          FDRE (Hold_fdre_C_R)         0.009     0.113    adc_inst/serial_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.209ns (24.402%)  route 0.647ns (75.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.670    -0.494    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.330 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.366     0.037    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.045     0.082 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.281     0.363    adc_inst/serial_data
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[4]/C
                         clock pessimism              0.557    -0.169    
                         clock uncertainty            0.273     0.104    
    SLICE_X2Y47          FDRE (Hold_fdre_C_R)         0.009     0.113    adc_inst/serial_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.249    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       59.167ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             59.167ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.718ns (27.362%)  route 1.906ns (72.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.900    -0.640    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.419    -0.221 f  adc_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           1.086     0.865    adc_inst/cnt_reg[2]
    SLICE_X1Y47          LUT5 (Prop_lut5_I1_O)        0.299     1.164 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820     1.984    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[10]/C
                         clock pessimism              0.584    61.835    
                         clock uncertainty           -0.160    61.675    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    61.151    adc_inst/serial_data_reg[10]
  -------------------------------------------------------------------
                         required time                         61.151    
                         arrival time                          -1.984    
  -------------------------------------------------------------------
                         slack                                 59.167    

Slack (MET) :             59.167ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.718ns (27.362%)  route 1.906ns (72.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.900    -0.640    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.419    -0.221 f  adc_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           1.086     0.865    adc_inst/cnt_reg[2]
    SLICE_X1Y47          LUT5 (Prop_lut5_I1_O)        0.299     1.164 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820     1.984    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[11]/C
                         clock pessimism              0.584    61.835    
                         clock uncertainty           -0.160    61.675    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    61.151    adc_inst/serial_data_reg[11]
  -------------------------------------------------------------------
                         required time                         61.151    
                         arrival time                          -1.984    
  -------------------------------------------------------------------
                         slack                                 59.167    

Slack (MET) :             59.167ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.718ns (27.362%)  route 1.906ns (72.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.900    -0.640    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.419    -0.221 f  adc_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           1.086     0.865    adc_inst/cnt_reg[2]
    SLICE_X1Y47          LUT5 (Prop_lut5_I1_O)        0.299     1.164 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820     1.984    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[5]/C
                         clock pessimism              0.584    61.835    
                         clock uncertainty           -0.160    61.675    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    61.151    adc_inst/serial_data_reg[5]
  -------------------------------------------------------------------
                         required time                         61.151    
                         arrival time                          -1.984    
  -------------------------------------------------------------------
                         slack                                 59.167    

Slack (MET) :             59.167ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.718ns (27.362%)  route 1.906ns (72.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.900    -0.640    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.419    -0.221 f  adc_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           1.086     0.865    adc_inst/cnt_reg[2]
    SLICE_X1Y47          LUT5 (Prop_lut5_I1_O)        0.299     1.164 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820     1.984    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[6]/C
                         clock pessimism              0.584    61.835    
                         clock uncertainty           -0.160    61.675    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    61.151    adc_inst/serial_data_reg[6]
  -------------------------------------------------------------------
                         required time                         61.151    
                         arrival time                          -1.984    
  -------------------------------------------------------------------
                         slack                                 59.167    

Slack (MET) :             59.167ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.718ns (27.362%)  route 1.906ns (72.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.900    -0.640    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.419    -0.221 f  adc_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           1.086     0.865    adc_inst/cnt_reg[2]
    SLICE_X1Y47          LUT5 (Prop_lut5_I1_O)        0.299     1.164 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820     1.984    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[7]/C
                         clock pessimism              0.584    61.835    
                         clock uncertainty           -0.160    61.675    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    61.151    adc_inst/serial_data_reg[7]
  -------------------------------------------------------------------
                         required time                         61.151    
                         arrival time                          -1.984    
  -------------------------------------------------------------------
                         slack                                 59.167    

Slack (MET) :             59.167ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.718ns (27.362%)  route 1.906ns (72.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.900    -0.640    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.419    -0.221 f  adc_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           1.086     0.865    adc_inst/cnt_reg[2]
    SLICE_X1Y47          LUT5 (Prop_lut5_I1_O)        0.299     1.164 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820     1.984    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[8]/C
                         clock pessimism              0.584    61.835    
                         clock uncertainty           -0.160    61.675    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    61.151    adc_inst/serial_data_reg[8]
  -------------------------------------------------------------------
                         required time                         61.151    
                         arrival time                          -1.984    
  -------------------------------------------------------------------
                         slack                                 59.167    

Slack (MET) :             59.167ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.718ns (27.362%)  route 1.906ns (72.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.900    -0.640    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.419    -0.221 f  adc_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           1.086     0.865    adc_inst/cnt_reg[2]
    SLICE_X1Y47          LUT5 (Prop_lut5_I1_O)        0.299     1.164 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820     1.984    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[9]/C
                         clock pessimism              0.584    61.835    
                         clock uncertainty           -0.160    61.675    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    61.151    adc_inst/serial_data_reg[9]
  -------------------------------------------------------------------
                         required time                         61.151    
                         arrival time                          -1.984    
  -------------------------------------------------------------------
                         slack                                 59.167    

Slack (MET) :             59.191ns  (required time - arrival time)
  Source:                 decimator_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            decimator_0/data_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 0.718ns (24.632%)  route 2.197ns (75.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 61.245 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.898    -0.642    decimator_0/CLK
    SLICE_X5Y44          FDRE                                         r  decimator_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.419    -0.223 r  decimator_0/count_reg[2]/Q
                         net (fo=4, routed)           0.887     0.664    decimator_0/count_reg_n_0_[2]
    SLICE_X5Y44          LUT6 (Prop_lut6_I2_O)        0.299     0.963 r  decimator_0/bram1_i_1/O
                         net (fo=26, routed)          1.310     2.273    decimator_0/fft_ce
    SLICE_X7Y37          FDRE                                         r  decimator_0/data_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.766    61.245    decimator_0/CLK
    SLICE_X7Y37          FDRE                                         r  decimator_0/data_out_reg[2]/C
                         clock pessimism              0.584    61.829    
                         clock uncertainty           -0.160    61.669    
    SLICE_X7Y37          FDRE (Setup_fdre_C_CE)      -0.205    61.464    decimator_0/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         61.464    
                         arrival time                          -2.273    
  -------------------------------------------------------------------
                         slack                                 59.191    

Slack (MET) :             59.200ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.591ns  (logic 0.718ns (27.708%)  route 1.873ns (72.292%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.900    -0.640    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.419    -0.221 f  adc_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           1.086     0.865    adc_inst/cnt_reg[2]
    SLICE_X1Y47          LUT5 (Prop_lut5_I1_O)        0.299     1.164 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.787     1.952    adc_inst/serial_data
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[0]/C
                         clock pessimism              0.584    61.835    
                         clock uncertainty           -0.160    61.675    
    SLICE_X2Y47          FDRE (Setup_fdre_C_R)       -0.524    61.151    adc_inst/serial_data_reg[0]
  -------------------------------------------------------------------
                         required time                         61.151    
                         arrival time                          -1.952    
  -------------------------------------------------------------------
                         slack                                 59.200    

Slack (MET) :             59.200ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.591ns  (logic 0.718ns (27.708%)  route 1.873ns (72.292%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.900    -0.640    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.419    -0.221 f  adc_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           1.086     0.865    adc_inst/cnt_reg[2]
    SLICE_X1Y47          LUT5 (Prop_lut5_I1_O)        0.299     1.164 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.787     1.952    adc_inst/serial_data
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[1]/C
                         clock pessimism              0.584    61.835    
                         clock uncertainty           -0.160    61.675    
    SLICE_X2Y47          FDRE (Setup_fdre_C_R)       -0.524    61.151    adc_inst/serial_data_reg[1]
  -------------------------------------------------------------------
                         required time                         61.151    
                         arrival time                          -1.952    
  -------------------------------------------------------------------
                         slack                                 59.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.760%)  route 0.120ns (42.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.671    -0.493    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  adc_inst/serial_data_reg[2]/Q
                         net (fo=2, routed)           0.120    -0.209    adc_inst/p_1_in[3]
    SLICE_X2Y46          FDRE                                         r  adc_inst/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.947    -0.726    adc_inst/CLK
    SLICE_X2Y46          FDRE                                         r  adc_inst/data_reg[2]/C
                         clock pessimism              0.249    -0.478    
                         clock uncertainty            0.160    -0.318    
    SLICE_X2Y46          FDRE (Hold_fdre_C_D)         0.063    -0.255    adc_inst/data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.671    -0.493    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  adc_inst/serial_data_reg[1]/Q
                         net (fo=2, routed)           0.122    -0.207    adc_inst/p_1_in[2]
    SLICE_X2Y46          FDRE                                         r  adc_inst/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.947    -0.726    adc_inst/CLK
    SLICE_X2Y46          FDRE                                         r  adc_inst/data_reg[1]/C
                         clock pessimism              0.249    -0.478    
                         clock uncertainty            0.160    -0.318    
    SLICE_X2Y46          FDRE (Hold_fdre_C_D)         0.052    -0.266    adc_inst/data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.354%)  route 0.117ns (41.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.671    -0.493    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  adc_inst/serial_data_reg[6]/Q
                         net (fo=2, routed)           0.117    -0.212    adc_inst/p_1_in[7]
    SLICE_X3Y48          FDRE                                         r  adc_inst/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X3Y48          FDRE                                         r  adc_inst/data_reg[6]/C
                         clock pessimism              0.246    -0.480    
                         clock uncertainty            0.160    -0.320    
    SLICE_X3Y48          FDRE (Hold_fdre_C_D)         0.047    -0.273    adc_inst/data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.671    -0.493    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  adc_inst/serial_data_reg[6]/Q
                         net (fo=2, routed)           0.121    -0.208    adc_inst/p_1_in[7]
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[7]/C
                         clock pessimism              0.233    -0.493    
                         clock uncertainty            0.160    -0.333    
    SLICE_X2Y48          FDRE (Hold_fdre_C_D)         0.060    -0.273    adc_inst/serial_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 adc_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.671    -0.493    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  adc_inst/cnt_reg[3]/Q
                         net (fo=6, routed)           0.170    -0.181    adc_inst/cnt_reg[3]
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.045    -0.136 r  adc_inst/ready_i_1/O
                         net (fo=1, routed)           0.000    -0.136    adc_inst/ready_i_1_n_0
    SLICE_X1Y47          FDRE                                         r  adc_inst/ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X1Y47          FDRE                                         r  adc_inst/ready_reg/C
                         clock pessimism              0.246    -0.480    
                         clock uncertainty            0.160    -0.320    
    SLICE_X1Y47          FDRE (Hold_fdre_C_D)         0.091    -0.229    adc_inst/ready_reg
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.368%)  route 0.155ns (48.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.671    -0.493    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  adc_inst/serial_data_reg[3]/Q
                         net (fo=2, routed)           0.155    -0.173    adc_inst/p_1_in[4]
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[4]/C
                         clock pessimism              0.233    -0.493    
                         clock uncertainty            0.160    -0.333    
    SLICE_X2Y47          FDRE (Hold_fdre_C_D)         0.060    -0.273    adc_inst/serial_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 adc_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.183ns (48.464%)  route 0.195ns (51.536%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.671    -0.493    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  adc_inst/cnt_reg[1]/Q
                         net (fo=7, routed)           0.195    -0.157    adc_inst/cnt_reg[1]
    SLICE_X0Y47          LUT3 (Prop_lut3_I1_O)        0.042    -0.115 r  adc_inst/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.115    adc_inst/p_0_in[2]
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[2]/C
                         clock pessimism              0.233    -0.493    
                         clock uncertainty            0.160    -0.333    
    SLICE_X0Y47          FDRE (Hold_fdre_C_D)         0.107    -0.226    adc_inst/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 adc_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.314%)  route 0.184ns (49.686%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.671    -0.493    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  adc_inst/cnt_reg[1]/Q
                         net (fo=7, routed)           0.184    -0.168    adc_inst/cnt_reg[1]
    SLICE_X0Y47          LUT4 (Prop_lut4_I0_O)        0.045    -0.123 r  adc_inst/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.123    adc_inst/p_0_in[3]
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[3]/C
                         clock pessimism              0.233    -0.493    
                         clock uncertainty            0.160    -0.333    
    SLICE_X0Y47          FDRE (Hold_fdre_C_D)         0.092    -0.241    adc_inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.343%)  route 0.182ns (52.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.671    -0.493    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  adc_inst/serial_data_reg[1]/Q
                         net (fo=2, routed)           0.182    -0.146    adc_inst/p_1_in[2]
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[2]/C
                         clock pessimism              0.233    -0.493    
                         clock uncertainty            0.160    -0.333    
    SLICE_X2Y47          FDRE (Hold_fdre_C_D)         0.063    -0.270    adc_inst/serial_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 adc_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.870%)  route 0.195ns (51.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.671    -0.493    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  adc_inst/cnt_reg[1]/Q
                         net (fo=7, routed)           0.195    -0.157    adc_inst/cnt_reg[1]
    SLICE_X0Y47          LUT2 (Prop_lut2_I1_O)        0.045    -0.112 r  adc_inst/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.112    adc_inst/p_0_in[1]
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[1]/C
                         clock pessimism              0.233    -0.493    
                         clock uncertainty            0.160    -0.333    
    SLICE_X0Y47          FDRE (Hold_fdre_C_D)         0.091    -0.242    adc_inst/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.130    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.401ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.401ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@57.692ns)
  Data Path Delay:        2.397ns  (logic 0.642ns (26.780%)  route 1.755ns (73.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 57.052 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.899    57.052    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.518    57.570 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.935    58.505    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.124    58.629 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820    59.449    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[10]/C
                         clock pessimism              0.395    61.647    
                         clock uncertainty           -0.273    61.374    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    60.850    adc_inst/serial_data_reg[10]
  -------------------------------------------------------------------
                         required time                         60.850    
                         arrival time                         -59.449    
  -------------------------------------------------------------------
                         slack                                  1.401    

Slack (MET) :             1.401ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@57.692ns)
  Data Path Delay:        2.397ns  (logic 0.642ns (26.780%)  route 1.755ns (73.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 57.052 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.899    57.052    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.518    57.570 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.935    58.505    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.124    58.629 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820    59.449    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[11]/C
                         clock pessimism              0.395    61.647    
                         clock uncertainty           -0.273    61.374    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    60.850    adc_inst/serial_data_reg[11]
  -------------------------------------------------------------------
                         required time                         60.850    
                         arrival time                         -59.449    
  -------------------------------------------------------------------
                         slack                                  1.401    

Slack (MET) :             1.401ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@57.692ns)
  Data Path Delay:        2.397ns  (logic 0.642ns (26.780%)  route 1.755ns (73.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 57.052 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.899    57.052    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.518    57.570 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.935    58.505    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.124    58.629 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820    59.449    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[5]/C
                         clock pessimism              0.395    61.647    
                         clock uncertainty           -0.273    61.374    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    60.850    adc_inst/serial_data_reg[5]
  -------------------------------------------------------------------
                         required time                         60.850    
                         arrival time                         -59.449    
  -------------------------------------------------------------------
                         slack                                  1.401    

Slack (MET) :             1.401ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@57.692ns)
  Data Path Delay:        2.397ns  (logic 0.642ns (26.780%)  route 1.755ns (73.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 57.052 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.899    57.052    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.518    57.570 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.935    58.505    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.124    58.629 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820    59.449    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[6]/C
                         clock pessimism              0.395    61.647    
                         clock uncertainty           -0.273    61.374    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    60.850    adc_inst/serial_data_reg[6]
  -------------------------------------------------------------------
                         required time                         60.850    
                         arrival time                         -59.449    
  -------------------------------------------------------------------
                         slack                                  1.401    

Slack (MET) :             1.401ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@57.692ns)
  Data Path Delay:        2.397ns  (logic 0.642ns (26.780%)  route 1.755ns (73.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 57.052 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.899    57.052    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.518    57.570 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.935    58.505    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.124    58.629 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820    59.449    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[7]/C
                         clock pessimism              0.395    61.647    
                         clock uncertainty           -0.273    61.374    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    60.850    adc_inst/serial_data_reg[7]
  -------------------------------------------------------------------
                         required time                         60.850    
                         arrival time                         -59.449    
  -------------------------------------------------------------------
                         slack                                  1.401    

Slack (MET) :             1.401ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@57.692ns)
  Data Path Delay:        2.397ns  (logic 0.642ns (26.780%)  route 1.755ns (73.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 57.052 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.899    57.052    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.518    57.570 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.935    58.505    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.124    58.629 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820    59.449    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[8]/C
                         clock pessimism              0.395    61.647    
                         clock uncertainty           -0.273    61.374    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    60.850    adc_inst/serial_data_reg[8]
  -------------------------------------------------------------------
                         required time                         60.850    
                         arrival time                         -59.449    
  -------------------------------------------------------------------
                         slack                                  1.401    

Slack (MET) :             1.401ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@57.692ns)
  Data Path Delay:        2.397ns  (logic 0.642ns (26.780%)  route 1.755ns (73.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 57.052 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.899    57.052    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.518    57.570 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.935    58.505    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.124    58.629 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.820    59.449    adc_inst/serial_data
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y48          FDRE                                         r  adc_inst/serial_data_reg[9]/C
                         clock pessimism              0.395    61.647    
                         clock uncertainty           -0.273    61.374    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    60.850    adc_inst/serial_data_reg[9]
  -------------------------------------------------------------------
                         required time                         60.850    
                         arrival time                         -59.449    
  -------------------------------------------------------------------
                         slack                                  1.401    

Slack (MET) :             1.434ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@57.692ns)
  Data Path Delay:        2.364ns  (logic 0.642ns (27.152%)  route 1.722ns (72.848%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 57.052 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.899    57.052    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.518    57.570 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.935    58.505    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.124    58.629 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.787    59.416    adc_inst/serial_data
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[0]/C
                         clock pessimism              0.395    61.647    
                         clock uncertainty           -0.273    61.374    
    SLICE_X2Y47          FDRE (Setup_fdre_C_R)       -0.524    60.850    adc_inst/serial_data_reg[0]
  -------------------------------------------------------------------
                         required time                         60.850    
                         arrival time                         -59.416    
  -------------------------------------------------------------------
                         slack                                  1.434    

Slack (MET) :             1.434ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@57.692ns)
  Data Path Delay:        2.364ns  (logic 0.642ns (27.152%)  route 1.722ns (72.848%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 57.052 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.899    57.052    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.518    57.570 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.935    58.505    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.124    58.629 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.787    59.416    adc_inst/serial_data
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[1]/C
                         clock pessimism              0.395    61.647    
                         clock uncertainty           -0.273    61.374    
    SLICE_X2Y47          FDRE (Setup_fdre_C_R)       -0.524    60.850    adc_inst/serial_data_reg[1]
  -------------------------------------------------------------------
                         required time                         60.850    
                         arrival time                         -59.416    
  -------------------------------------------------------------------
                         slack                                  1.434    

Slack (MET) :             1.434ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@57.692ns)
  Data Path Delay:        2.364ns  (logic 0.642ns (27.152%)  route 1.722ns (72.848%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 61.251 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 57.052 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        1.899    57.052    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.518    57.570 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.935    58.505    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.124    58.629 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.787    59.416    adc_inst/serial_data
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          1.772    61.251    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[2]/C
                         clock pessimism              0.395    61.647    
                         clock uncertainty           -0.273    61.374    
    SLICE_X2Y47          FDRE (Setup_fdre_C_R)       -0.524    60.850    adc_inst/serial_data_reg[2]
  -------------------------------------------------------------------
                         required time                         60.850    
                         arrival time                         -59.416    
  -------------------------------------------------------------------
                         slack                                  1.434    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.209ns (23.366%)  route 0.685ns (76.634%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.670    -0.494    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.330 f  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.685     0.356    adc_inst/adc_reset
    SLICE_X1Y47          LUT6 (Prop_lut6_I5_O)        0.045     0.401 r  adc_inst/ready_i_1/O
                         net (fo=1, routed)           0.000     0.401    adc_inst/ready_i_1_n_0
    SLICE_X1Y47          FDRE                                         r  adc_inst/ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X1Y47          FDRE                                         r  adc_inst/ready_reg/C
                         clock pessimism              0.557    -0.169    
                         clock uncertainty            0.273     0.104    
    SLICE_X1Y47          FDRE (Hold_fdre_C_D)         0.091     0.195    adc_inst/ready_reg
  -------------------------------------------------------------------
                         required time                         -0.195    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.164ns (20.012%)  route 0.656ns (79.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.670    -0.494    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.330 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.656     0.326    adc_inst/adc_reset
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[0]/C
                         clock pessimism              0.557    -0.169    
                         clock uncertainty            0.273     0.104    
    SLICE_X0Y47          FDRE (Hold_fdre_C_R)        -0.018     0.086    adc_inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.164ns (20.012%)  route 0.656ns (79.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.670    -0.494    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.330 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.656     0.326    adc_inst/adc_reset
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[1]/C
                         clock pessimism              0.557    -0.169    
                         clock uncertainty            0.273     0.104    
    SLICE_X0Y47          FDRE (Hold_fdre_C_R)        -0.018     0.086    adc_inst/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.164ns (20.012%)  route 0.656ns (79.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.670    -0.494    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.330 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.656     0.326    adc_inst/adc_reset
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[2]/C
                         clock pessimism              0.557    -0.169    
                         clock uncertainty            0.273     0.104    
    SLICE_X0Y47          FDRE (Hold_fdre_C_R)        -0.018     0.086    adc_inst/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.164ns (20.012%)  route 0.656ns (79.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.670    -0.494    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.330 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.656     0.326    adc_inst/adc_reset
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X0Y47          FDRE                                         r  adc_inst/cnt_reg[3]/C
                         clock pessimism              0.557    -0.169    
                         clock uncertainty            0.273     0.104    
    SLICE_X0Y47          FDRE (Hold_fdre_C_R)        -0.018     0.086    adc_inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.209ns (24.402%)  route 0.647ns (75.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.670    -0.494    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.330 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.366     0.037    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.045     0.082 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.281     0.363    adc_inst/serial_data
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[0]/C
                         clock pessimism              0.557    -0.169    
                         clock uncertainty            0.273     0.104    
    SLICE_X2Y47          FDRE (Hold_fdre_C_R)         0.009     0.113    adc_inst/serial_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.209ns (24.402%)  route 0.647ns (75.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.670    -0.494    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.330 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.366     0.037    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.045     0.082 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.281     0.363    adc_inst/serial_data
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[1]/C
                         clock pessimism              0.557    -0.169    
                         clock uncertainty            0.273     0.104    
    SLICE_X2Y47          FDRE (Hold_fdre_C_R)         0.009     0.113    adc_inst/serial_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.209ns (24.402%)  route 0.647ns (75.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.670    -0.494    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.330 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.366     0.037    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.045     0.082 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.281     0.363    adc_inst/serial_data
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[2]/C
                         clock pessimism              0.557    -0.169    
                         clock uncertainty            0.273     0.104    
    SLICE_X2Y47          FDRE (Hold_fdre_C_R)         0.009     0.113    adc_inst/serial_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.209ns (24.402%)  route 0.647ns (75.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.670    -0.494    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.330 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.366     0.037    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.045     0.082 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.281     0.363    adc_inst/serial_data
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[3]/C
                         clock pessimism              0.557    -0.169    
                         clock uncertainty            0.273     0.104    
    SLICE_X2Y47          FDRE (Hold_fdre_C_R)         0.009     0.113    adc_inst/serial_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.209ns (24.402%)  route 0.647ns (75.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7789, routed)        0.670    -0.494    db0/clk_out1
    SLICE_X2Y45          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.330 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=20, routed)          0.366     0.037    adc_inst/adc_reset
    SLICE_X1Y47          LUT5 (Prop_lut5_I0_O)        0.045     0.082 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.281     0.363    adc_inst/serial_data
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=47, routed)          0.948    -0.725    adc_inst/CLK
    SLICE_X2Y47          FDRE                                         r  adc_inst/serial_data_reg[4]/C
                         clock pessimism              0.557    -0.169    
                         clock uncertainty            0.273     0.104    
    SLICE_X2Y47          FDRE (Hold_fdre_C_R)         0.009     0.113    adc_inst/serial_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.249    





