{
  "module_name": "arm_pmuv3.h",
  "hash_id": "ee985856ae19e137b93843aa03e3073c4e58513a7255d79c06b3d05a52c36e9e",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/perf/arm_pmuv3.h",
  "human_readable_source": " \n \n\n#ifndef __PERF_ARM_PMUV3_H\n#define __PERF_ARM_PMUV3_H\n\n#define ARMV8_PMU_MAX_COUNTERS\t32\n#define ARMV8_PMU_COUNTER_MASK\t(ARMV8_PMU_MAX_COUNTERS - 1)\n\n \n#define ARMV8_PMUV3_PERFCTR_SW_INCR\t\t\t\t0x0000\n#define ARMV8_PMUV3_PERFCTR_L1I_CACHE_REFILL\t\t\t0x0001\n#define ARMV8_PMUV3_PERFCTR_L1I_TLB_REFILL\t\t\t0x0002\n#define ARMV8_PMUV3_PERFCTR_L1D_CACHE_REFILL\t\t\t0x0003\n#define ARMV8_PMUV3_PERFCTR_L1D_CACHE\t\t\t\t0x0004\n#define ARMV8_PMUV3_PERFCTR_L1D_TLB_REFILL\t\t\t0x0005\n#define ARMV8_PMUV3_PERFCTR_LD_RETIRED\t\t\t\t0x0006\n#define ARMV8_PMUV3_PERFCTR_ST_RETIRED\t\t\t\t0x0007\n#define ARMV8_PMUV3_PERFCTR_INST_RETIRED\t\t\t0x0008\n#define ARMV8_PMUV3_PERFCTR_EXC_TAKEN\t\t\t\t0x0009\n#define ARMV8_PMUV3_PERFCTR_EXC_RETURN\t\t\t\t0x000A\n#define ARMV8_PMUV3_PERFCTR_CID_WRITE_RETIRED\t\t\t0x000B\n#define ARMV8_PMUV3_PERFCTR_PC_WRITE_RETIRED\t\t\t0x000C\n#define ARMV8_PMUV3_PERFCTR_BR_IMMED_RETIRED\t\t\t0x000D\n#define ARMV8_PMUV3_PERFCTR_BR_RETURN_RETIRED\t\t\t0x000E\n#define ARMV8_PMUV3_PERFCTR_UNALIGNED_LDST_RETIRED\t\t0x000F\n#define ARMV8_PMUV3_PERFCTR_BR_MIS_PRED\t\t\t\t0x0010\n#define ARMV8_PMUV3_PERFCTR_CPU_CYCLES\t\t\t\t0x0011\n#define ARMV8_PMUV3_PERFCTR_BR_PRED\t\t\t\t0x0012\n#define ARMV8_PMUV3_PERFCTR_MEM_ACCESS\t\t\t\t0x0013\n#define ARMV8_PMUV3_PERFCTR_L1I_CACHE\t\t\t\t0x0014\n#define ARMV8_PMUV3_PERFCTR_L1D_CACHE_WB\t\t\t0x0015\n#define ARMV8_PMUV3_PERFCTR_L2D_CACHE\t\t\t\t0x0016\n#define ARMV8_PMUV3_PERFCTR_L2D_CACHE_REFILL\t\t\t0x0017\n#define ARMV8_PMUV3_PERFCTR_L2D_CACHE_WB\t\t\t0x0018\n#define ARMV8_PMUV3_PERFCTR_BUS_ACCESS\t\t\t\t0x0019\n#define ARMV8_PMUV3_PERFCTR_MEMORY_ERROR\t\t\t0x001A\n#define ARMV8_PMUV3_PERFCTR_INST_SPEC\t\t\t\t0x001B\n#define ARMV8_PMUV3_PERFCTR_TTBR_WRITE_RETIRED\t\t\t0x001C\n#define ARMV8_PMUV3_PERFCTR_BUS_CYCLES\t\t\t\t0x001D\n#define ARMV8_PMUV3_PERFCTR_CHAIN\t\t\t\t0x001E\n#define ARMV8_PMUV3_PERFCTR_L1D_CACHE_ALLOCATE\t\t\t0x001F\n#define ARMV8_PMUV3_PERFCTR_L2D_CACHE_ALLOCATE\t\t\t0x0020\n#define ARMV8_PMUV3_PERFCTR_BR_RETIRED\t\t\t\t0x0021\n#define ARMV8_PMUV3_PERFCTR_BR_MIS_PRED_RETIRED\t\t\t0x0022\n#define ARMV8_PMUV3_PERFCTR_STALL_FRONTEND\t\t\t0x0023\n#define ARMV8_PMUV3_PERFCTR_STALL_BACKEND\t\t\t0x0024\n#define ARMV8_PMUV3_PERFCTR_L1D_TLB\t\t\t\t0x0025\n#define ARMV8_PMUV3_PERFCTR_L1I_TLB\t\t\t\t0x0026\n#define ARMV8_PMUV3_PERFCTR_L2I_CACHE\t\t\t\t0x0027\n#define ARMV8_PMUV3_PERFCTR_L2I_CACHE_REFILL\t\t\t0x0028\n#define ARMV8_PMUV3_PERFCTR_L3D_CACHE_ALLOCATE\t\t\t0x0029\n#define ARMV8_PMUV3_PERFCTR_L3D_CACHE_REFILL\t\t\t0x002A\n#define ARMV8_PMUV3_PERFCTR_L3D_CACHE\t\t\t\t0x002B\n#define ARMV8_PMUV3_PERFCTR_L3D_CACHE_WB\t\t\t0x002C\n#define ARMV8_PMUV3_PERFCTR_L2D_TLB_REFILL\t\t\t0x002D\n#define ARMV8_PMUV3_PERFCTR_L2I_TLB_REFILL\t\t\t0x002E\n#define ARMV8_PMUV3_PERFCTR_L2D_TLB\t\t\t\t0x002F\n#define ARMV8_PMUV3_PERFCTR_L2I_TLB\t\t\t\t0x0030\n#define ARMV8_PMUV3_PERFCTR_REMOTE_ACCESS\t\t\t0x0031\n#define ARMV8_PMUV3_PERFCTR_LL_CACHE\t\t\t\t0x0032\n#define ARMV8_PMUV3_PERFCTR_LL_CACHE_MISS\t\t\t0x0033\n#define ARMV8_PMUV3_PERFCTR_DTLB_WALK\t\t\t\t0x0034\n#define ARMV8_PMUV3_PERFCTR_ITLB_WALK\t\t\t\t0x0035\n#define ARMV8_PMUV3_PERFCTR_LL_CACHE_RD\t\t\t\t0x0036\n#define ARMV8_PMUV3_PERFCTR_LL_CACHE_MISS_RD\t\t\t0x0037\n#define ARMV8_PMUV3_PERFCTR_REMOTE_ACCESS_RD\t\t\t0x0038\n#define ARMV8_PMUV3_PERFCTR_L1D_CACHE_LMISS_RD\t\t\t0x0039\n#define ARMV8_PMUV3_PERFCTR_OP_RETIRED\t\t\t\t0x003A\n#define ARMV8_PMUV3_PERFCTR_OP_SPEC\t\t\t\t0x003B\n#define ARMV8_PMUV3_PERFCTR_STALL\t\t\t\t0x003C\n#define ARMV8_PMUV3_PERFCTR_STALL_SLOT_BACKEND\t\t\t0x003D\n#define ARMV8_PMUV3_PERFCTR_STALL_SLOT_FRONTEND\t\t\t0x003E\n#define ARMV8_PMUV3_PERFCTR_STALL_SLOT\t\t\t\t0x003F\n\n \n#define ARMV8_SPE_PERFCTR_SAMPLE_POP\t\t\t\t0x4000\n#define ARMV8_SPE_PERFCTR_SAMPLE_FEED\t\t\t\t0x4001\n#define ARMV8_SPE_PERFCTR_SAMPLE_FILTRATE\t\t\t0x4002\n#define ARMV8_SPE_PERFCTR_SAMPLE_COLLISION\t\t\t0x4003\n\n \n#define ARMV8_AMU_PERFCTR_CNT_CYCLES\t\t\t\t0x4004\n#define ARMV8_AMU_PERFCTR_STALL_BACKEND_MEM\t\t\t0x4005\n\n \n#define ARMV8_PMUV3_PERFCTR_L1I_CACHE_LMISS\t\t\t0x4006\n#define ARMV8_PMUV3_PERFCTR_L2D_CACHE_LMISS_RD\t\t\t0x4009\n#define ARMV8_PMUV3_PERFCTR_L2I_CACHE_LMISS\t\t\t0x400A\n#define ARMV8_PMUV3_PERFCTR_L3D_CACHE_LMISS_RD\t\t\t0x400B\n\n \n#define ARMV8_PMUV3_PERFCTR_TRB_WRAP\t\t\t\t0x400C\n#define ARMV8_PMUV3_PERFCTR_TRB_TRIG\t\t\t\t0x400E\n\n \n#define ARMV8_PMUV3_PERFCTR_TRCEXTOUT0\t\t\t\t0x4010\n#define ARMV8_PMUV3_PERFCTR_TRCEXTOUT1\t\t\t\t0x4011\n#define ARMV8_PMUV3_PERFCTR_TRCEXTOUT2\t\t\t\t0x4012\n#define ARMV8_PMUV3_PERFCTR_TRCEXTOUT3\t\t\t\t0x4013\n#define ARMV8_PMUV3_PERFCTR_CTI_TRIGOUT4\t\t\t0x4018\n#define ARMV8_PMUV3_PERFCTR_CTI_TRIGOUT5\t\t\t0x4019\n#define ARMV8_PMUV3_PERFCTR_CTI_TRIGOUT6\t\t\t0x401A\n#define ARMV8_PMUV3_PERFCTR_CTI_TRIGOUT7\t\t\t0x401B\n\n \n#define ARMV8_PMUV3_PERFCTR_LDST_ALIGN_LAT\t\t\t0x4020\n#define ARMV8_PMUV3_PERFCTR_LD_ALIGN_LAT\t\t\t0x4021\n#define ARMV8_PMUV3_PERFCTR_ST_ALIGN_LAT\t\t\t0x4022\n\n \n#define ARMV8_MTE_PERFCTR_MEM_ACCESS_CHECKED\t\t\t0x4024\n#define ARMV8_MTE_PERFCTR_MEM_ACCESS_CHECKED_RD\t\t\t0x4025\n#define ARMV8_MTE_PERFCTR_MEM_ACCESS_CHECKED_WR\t\t\t0x4026\n\n \n#define ARMV8_IMPDEF_PERFCTR_L1D_CACHE_RD\t\t\t0x0040\n#define ARMV8_IMPDEF_PERFCTR_L1D_CACHE_WR\t\t\t0x0041\n#define ARMV8_IMPDEF_PERFCTR_L1D_CACHE_REFILL_RD\t\t0x0042\n#define ARMV8_IMPDEF_PERFCTR_L1D_CACHE_REFILL_WR\t\t0x0043\n#define ARMV8_IMPDEF_PERFCTR_L1D_CACHE_REFILL_INNER\t\t0x0044\n#define ARMV8_IMPDEF_PERFCTR_L1D_CACHE_REFILL_OUTER\t\t0x0045\n#define ARMV8_IMPDEF_PERFCTR_L1D_CACHE_WB_VICTIM\t\t0x0046\n#define ARMV8_IMPDEF_PERFCTR_L1D_CACHE_WB_CLEAN\t\t\t0x0047\n#define ARMV8_IMPDEF_PERFCTR_L1D_CACHE_INVAL\t\t\t0x0048\n\n#define ARMV8_IMPDEF_PERFCTR_L1D_TLB_REFILL_RD\t\t\t0x004C\n#define ARMV8_IMPDEF_PERFCTR_L1D_TLB_REFILL_WR\t\t\t0x004D\n#define ARMV8_IMPDEF_PERFCTR_L1D_TLB_RD\t\t\t\t0x004E\n#define ARMV8_IMPDEF_PERFCTR_L1D_TLB_WR\t\t\t\t0x004F\n#define ARMV8_IMPDEF_PERFCTR_L2D_CACHE_RD\t\t\t0x0050\n#define ARMV8_IMPDEF_PERFCTR_L2D_CACHE_WR\t\t\t0x0051\n#define ARMV8_IMPDEF_PERFCTR_L2D_CACHE_REFILL_RD\t\t0x0052\n#define ARMV8_IMPDEF_PERFCTR_L2D_CACHE_REFILL_WR\t\t0x0053\n\n#define ARMV8_IMPDEF_PERFCTR_L2D_CACHE_WB_VICTIM\t\t0x0056\n#define ARMV8_IMPDEF_PERFCTR_L2D_CACHE_WB_CLEAN\t\t\t0x0057\n#define ARMV8_IMPDEF_PERFCTR_L2D_CACHE_INVAL\t\t\t0x0058\n\n#define ARMV8_IMPDEF_PERFCTR_L2D_TLB_REFILL_RD\t\t\t0x005C\n#define ARMV8_IMPDEF_PERFCTR_L2D_TLB_REFILL_WR\t\t\t0x005D\n#define ARMV8_IMPDEF_PERFCTR_L2D_TLB_RD\t\t\t\t0x005E\n#define ARMV8_IMPDEF_PERFCTR_L2D_TLB_WR\t\t\t\t0x005F\n#define ARMV8_IMPDEF_PERFCTR_BUS_ACCESS_RD\t\t\t0x0060\n#define ARMV8_IMPDEF_PERFCTR_BUS_ACCESS_WR\t\t\t0x0061\n#define ARMV8_IMPDEF_PERFCTR_BUS_ACCESS_SHARED\t\t\t0x0062\n#define ARMV8_IMPDEF_PERFCTR_BUS_ACCESS_NOT_SHARED\t\t0x0063\n#define ARMV8_IMPDEF_PERFCTR_BUS_ACCESS_NORMAL\t\t\t0x0064\n#define ARMV8_IMPDEF_PERFCTR_BUS_ACCESS_PERIPH\t\t\t0x0065\n#define ARMV8_IMPDEF_PERFCTR_MEM_ACCESS_RD\t\t\t0x0066\n#define ARMV8_IMPDEF_PERFCTR_MEM_ACCESS_WR\t\t\t0x0067\n#define ARMV8_IMPDEF_PERFCTR_UNALIGNED_LD_SPEC\t\t\t0x0068\n#define ARMV8_IMPDEF_PERFCTR_UNALIGNED_ST_SPEC\t\t\t0x0069\n#define ARMV8_IMPDEF_PERFCTR_UNALIGNED_LDST_SPEC\t\t0x006A\n\n#define ARMV8_IMPDEF_PERFCTR_LDREX_SPEC\t\t\t\t0x006C\n#define ARMV8_IMPDEF_PERFCTR_STREX_PASS_SPEC\t\t\t0x006D\n#define ARMV8_IMPDEF_PERFCTR_STREX_FAIL_SPEC\t\t\t0x006E\n#define ARMV8_IMPDEF_PERFCTR_STREX_SPEC\t\t\t\t0x006F\n#define ARMV8_IMPDEF_PERFCTR_LD_SPEC\t\t\t\t0x0070\n#define ARMV8_IMPDEF_PERFCTR_ST_SPEC\t\t\t\t0x0071\n#define ARMV8_IMPDEF_PERFCTR_LDST_SPEC\t\t\t\t0x0072\n#define ARMV8_IMPDEF_PERFCTR_DP_SPEC\t\t\t\t0x0073\n#define ARMV8_IMPDEF_PERFCTR_ASE_SPEC\t\t\t\t0x0074\n#define ARMV8_IMPDEF_PERFCTR_VFP_SPEC\t\t\t\t0x0075\n#define ARMV8_IMPDEF_PERFCTR_PC_WRITE_SPEC\t\t\t0x0076\n#define ARMV8_IMPDEF_PERFCTR_CRYPTO_SPEC\t\t\t0x0077\n#define ARMV8_IMPDEF_PERFCTR_BR_IMMED_SPEC\t\t\t0x0078\n#define ARMV8_IMPDEF_PERFCTR_BR_RETURN_SPEC\t\t\t0x0079\n#define ARMV8_IMPDEF_PERFCTR_BR_INDIRECT_SPEC\t\t\t0x007A\n\n#define ARMV8_IMPDEF_PERFCTR_ISB_SPEC\t\t\t\t0x007C\n#define ARMV8_IMPDEF_PERFCTR_DSB_SPEC\t\t\t\t0x007D\n#define ARMV8_IMPDEF_PERFCTR_DMB_SPEC\t\t\t\t0x007E\n\n#define ARMV8_IMPDEF_PERFCTR_EXC_UNDEF\t\t\t\t0x0081\n#define ARMV8_IMPDEF_PERFCTR_EXC_SVC\t\t\t\t0x0082\n#define ARMV8_IMPDEF_PERFCTR_EXC_PABORT\t\t\t\t0x0083\n#define ARMV8_IMPDEF_PERFCTR_EXC_DABORT\t\t\t\t0x0084\n\n#define ARMV8_IMPDEF_PERFCTR_EXC_IRQ\t\t\t\t0x0086\n#define ARMV8_IMPDEF_PERFCTR_EXC_FIQ\t\t\t\t0x0087\n#define ARMV8_IMPDEF_PERFCTR_EXC_SMC\t\t\t\t0x0088\n\n#define ARMV8_IMPDEF_PERFCTR_EXC_HVC\t\t\t\t0x008A\n#define ARMV8_IMPDEF_PERFCTR_EXC_TRAP_PABORT\t\t\t0x008B\n#define ARMV8_IMPDEF_PERFCTR_EXC_TRAP_DABORT\t\t\t0x008C\n#define ARMV8_IMPDEF_PERFCTR_EXC_TRAP_OTHER\t\t\t0x008D\n#define ARMV8_IMPDEF_PERFCTR_EXC_TRAP_IRQ\t\t\t0x008E\n#define ARMV8_IMPDEF_PERFCTR_EXC_TRAP_FIQ\t\t\t0x008F\n#define ARMV8_IMPDEF_PERFCTR_RC_LD_SPEC\t\t\t\t0x0090\n#define ARMV8_IMPDEF_PERFCTR_RC_ST_SPEC\t\t\t\t0x0091\n\n#define ARMV8_IMPDEF_PERFCTR_L3D_CACHE_RD\t\t\t0x00A0\n#define ARMV8_IMPDEF_PERFCTR_L3D_CACHE_WR\t\t\t0x00A1\n#define ARMV8_IMPDEF_PERFCTR_L3D_CACHE_REFILL_RD\t\t0x00A2\n#define ARMV8_IMPDEF_PERFCTR_L3D_CACHE_REFILL_WR\t\t0x00A3\n\n#define ARMV8_IMPDEF_PERFCTR_L3D_CACHE_WB_VICTIM\t\t0x00A6\n#define ARMV8_IMPDEF_PERFCTR_L3D_CACHE_WB_CLEAN\t\t\t0x00A7\n#define ARMV8_IMPDEF_PERFCTR_L3D_CACHE_INVAL\t\t\t0x00A8\n\n \n#define ARMV8_PMU_PMCR_E\t(1 << 0)  \n#define ARMV8_PMU_PMCR_P\t(1 << 1)  \n#define ARMV8_PMU_PMCR_C\t(1 << 2)  \n#define ARMV8_PMU_PMCR_D\t(1 << 3)  \n#define ARMV8_PMU_PMCR_X\t(1 << 4)  \n#define ARMV8_PMU_PMCR_DP\t(1 << 5)  \n#define ARMV8_PMU_PMCR_LC\t(1 << 6)  \n#define ARMV8_PMU_PMCR_LP\t(1 << 7)  \n#define ARMV8_PMU_PMCR_N_SHIFT\t11   \n#define ARMV8_PMU_PMCR_N_MASK\t0x1f\n#define ARMV8_PMU_PMCR_MASK\t0xff     \n\n \n#define ARMV8_PMU_OVSR_MASK\t\t0xffffffff\t \n#define ARMV8_PMU_OVERFLOWED_MASK\tARMV8_PMU_OVSR_MASK\n\n \n#define ARMV8_PMU_EVTYPE_MASK\t0xc800ffff\t \n#define ARMV8_PMU_EVTYPE_EVENT\t0xffff\t\t \n\n \n#define ARMV8_PMU_EXCLUDE_EL1\t(1U << 31)\n#define ARMV8_PMU_EXCLUDE_EL0\t(1U << 30)\n#define ARMV8_PMU_INCLUDE_EL2\t(1U << 27)\n\n \n#define ARMV8_PMU_USERENR_MASK\t0xf\t\t \n#define ARMV8_PMU_USERENR_EN\t(1 << 0)  \n#define ARMV8_PMU_USERENR_SW\t(1 << 1)  \n#define ARMV8_PMU_USERENR_CR\t(1 << 2)  \n#define ARMV8_PMU_USERENR_ER\t(1 << 3)  \n\n \n#define ARMV8_PMU_SLOTS_MASK\t0xff\n\n#define ARMV8_PMU_BUS_SLOTS_SHIFT 8\n#define ARMV8_PMU_BUS_SLOTS_MASK 0xff\n#define ARMV8_PMU_BUS_WIDTH_SHIFT 16\n#define ARMV8_PMU_BUS_WIDTH_MASK 0xf\n\n \n\n#define PMEVN_CASE(n, case_macro) \\\n\tcase n: case_macro(n); break\n\n#define PMEVN_SWITCH(x, case_macro)\t\t\t\t\\\n\tdo {\t\t\t\t\t\t\t\\\n\t\tswitch (x) {\t\t\t\t\t\\\n\t\tPMEVN_CASE(0,  case_macro);\t\t\t\\\n\t\tPMEVN_CASE(1,  case_macro);\t\t\t\\\n\t\tPMEVN_CASE(2,  case_macro);\t\t\t\\\n\t\tPMEVN_CASE(3,  case_macro);\t\t\t\\\n\t\tPMEVN_CASE(4,  case_macro);\t\t\t\\\n\t\tPMEVN_CASE(5,  case_macro);\t\t\t\\\n\t\tPMEVN_CASE(6,  case_macro);\t\t\t\\\n\t\tPMEVN_CASE(7,  case_macro);\t\t\t\\\n\t\tPMEVN_CASE(8,  case_macro);\t\t\t\\\n\t\tPMEVN_CASE(9,  case_macro);\t\t\t\\\n\t\tPMEVN_CASE(10, case_macro);\t\t\t\\\n\t\tPMEVN_CASE(11, case_macro);\t\t\t\\\n\t\tPMEVN_CASE(12, case_macro);\t\t\t\\\n\t\tPMEVN_CASE(13, case_macro);\t\t\t\\\n\t\tPMEVN_CASE(14, case_macro);\t\t\t\\\n\t\tPMEVN_CASE(15, case_macro);\t\t\t\\\n\t\tPMEVN_CASE(16, case_macro);\t\t\t\\\n\t\tPMEVN_CASE(17, case_macro);\t\t\t\\\n\t\tPMEVN_CASE(18, case_macro);\t\t\t\\\n\t\tPMEVN_CASE(19, case_macro);\t\t\t\\\n\t\tPMEVN_CASE(20, case_macro);\t\t\t\\\n\t\tPMEVN_CASE(21, case_macro);\t\t\t\\\n\t\tPMEVN_CASE(22, case_macro);\t\t\t\\\n\t\tPMEVN_CASE(23, case_macro);\t\t\t\\\n\t\tPMEVN_CASE(24, case_macro);\t\t\t\\\n\t\tPMEVN_CASE(25, case_macro);\t\t\t\\\n\t\tPMEVN_CASE(26, case_macro);\t\t\t\\\n\t\tPMEVN_CASE(27, case_macro);\t\t\t\\\n\t\tPMEVN_CASE(28, case_macro);\t\t\t\\\n\t\tPMEVN_CASE(29, case_macro);\t\t\t\\\n\t\tPMEVN_CASE(30, case_macro);\t\t\t\\\n\t\tdefault: WARN(1, \"Invalid PMEV* index\\n\");\t\\\n\t\t}\t\t\t\t\t\t\\\n\t} while (0)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}