INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/Datamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datamem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/EXE_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/ID_EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design
INFO: [VRFC 10-2458] undeclared symbol MEM_W, assumed default net type wire [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SgnExt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/instruction_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sim_1/new/cpu_design_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design_tb
