

================================================================
== Vivado HLS Report for 'udpRxEngine'
================================================================
* Date:           Thu Aug  5 18:58:24 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        UDP_prj
* Solution:       ultrascale_plus
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.50 ns | 1.150 ns |   0.20 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 2.500 ns | 2.500 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       37|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      105|    -|
|Register             |        -|      -|     1259|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|     1259|      142|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_condition_103                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_154                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_191                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_193                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_198                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_223                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op22_read_state1     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op64_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op71_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op74_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op7_read_state1      |    and   |      0|  0|   2|           1|           1|
    |grp_nbreadreq_fu_136_p5           |    and   |      0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |select_ln173_fu_255_p3            |  select  |      0|  0|   3|           1|           3|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |p_Result_s_fu_249_p2              |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  37|          18|          21|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                    |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_tmp_last_V_3_reg_172  |  15|          3|    1|          3|
    |prevWord_data_V                            |   9|          2|  512|       1024|
    |prevWord_keep_V_1                          |   9|          2|   64|        128|
    |rxUdpDataIn_TDATA_blk_n                    |   9|          2|    1|          2|
    |ureDataPayload_V_blk_n                     |   9|          2|    1|          2|
    |ureDataPayload_V_din                       |  21|          4|  577|       2308|
    |ureMetaData_V_blk_n                        |   9|          2|    1|          2|
    |ure_state                                  |  15|          3|    2|          6|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 105|         22| 1160|       3477|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+-----+----+-----+-----------+
    |                    Name                   |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                  |    1|   0|    1|          0|
    |ap_done_reg                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_tmp_last_V_3_reg_172  |    1|   0|    1|          0|
    |p_Result_237_1_i_i_reg_576                 |    8|   0|    8|          0|
    |p_Result_237_1_i_reg_596                   |    8|   0|    8|          0|
    |p_Result_237_2_i_i_reg_581                 |    8|   0|    8|          0|
    |p_Result_237_2_i_reg_601                   |    8|   0|    8|          0|
    |p_Result_237_3_i_i_reg_586                 |    8|   0|    8|          0|
    |p_Result_237_3_i_reg_606                   |    8|   0|    8|          0|
    |p_Result_237_i53_i_reg_591                 |    8|   0|    8|          0|
    |p_Result_237_i_i_reg_571                   |    8|   0|    8|          0|
    |p_Result_239_1_i1_reg_626                  |    8|   0|    8|          0|
    |p_Result_239_1_i_reg_616                   |    8|   0|    8|          0|
    |p_Result_239_i58_i_reg_611                 |    8|   0|    8|          0|
    |p_Result_239_i61_i_reg_621                 |    8|   0|    8|          0|
    |prevWord_data_V                            |  512|   0|  512|          0|
    |prevWord_keep_V_1                          |   64|   0|   64|          0|
    |reg_215                                    |  288|   0|  288|          0|
    |reg_219                                    |   36|   0|   36|          0|
    |tmp_5_reg_541                              |    1|   0|    1|          0|
    |tmp_last_V_reg_567                         |    1|   0|    1|          0|
    |tmp_reg_563                                |    1|   0|    1|          0|
    |trunc_ln647_10_reg_553                     |   28|   0|   28|          0|
    |trunc_ln647_reg_548                        |  224|   0|  224|          0|
    |ure_state                                  |    2|   0|    2|          0|
    |ure_state_load_reg_537                     |    2|   0|    2|          0|
    +-------------------------------------------+-----+----+-----+-----------+
    |Total                                      | 1259|   0| 1259|          0|
    +-------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |    udpRxEngine   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |    udpRxEngine   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |    udpRxEngine   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |    udpRxEngine   | return value |
|ap_continue              |  in |    1| ap_ctrl_hs |    udpRxEngine   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |    udpRxEngine   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |    udpRxEngine   | return value |
|rxUdpDataIn_TVALID       |  in |    1|    axis    |  DataIn_V_data_V |    pointer   |
|rxUdpDataIn_TDATA        |  in |  512|    axis    |  DataIn_V_data_V |    pointer   |
|ureDataPayload_V_din     | out |  577|   ap_fifo  | ureDataPayload_V |    pointer   |
|ureDataPayload_V_full_n  |  in |    1|   ap_fifo  | ureDataPayload_V |    pointer   |
|ureDataPayload_V_write   | out |    1|   ap_fifo  | ureDataPayload_V |    pointer   |
|ureMetaData_V_din        | out |   97|   ap_fifo  |   ureMetaData_V  |    pointer   |
|ureMetaData_V_full_n     |  in |    1|   ap_fifo  |   ureMetaData_V  |    pointer   |
|ureMetaData_V_write      | out |    1|   ap_fifo  |   ureMetaData_V  |    pointer   |
|rxUdpDataIn_TREADY       | out |    1|    axis    |  DataIn_V_last_V |    pointer   |
|rxUdpDataIn_TLAST        |  in |    1|    axis    |  DataIn_V_last_V |    pointer   |
|rxUdpDataIn_TKEEP        |  in |   64|    axis    |  DataIn_V_keep_V |    pointer   |
+-------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.89>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%ure_state_load = load i2* @ure_state, align 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:128]   --->   Operation 3 'load' 'ure_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.65ns)   --->   "switch i2 %ure_state_load, label %udpRxEngine.exit [
    i2 0, label %0
    i2 1, label %5
    i2 -2, label %7
  ]" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:128]   --->   Operation 4 'switch' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 5 [1/1] (0.61ns)   --->   "store i2 0, i2* @ure_state, align 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:188]   --->   Operation 5 'store' <Predicate = (ure_state_load == 2)> <Delay = 0.61>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_NbReadReq.axis.i512P.i64P.i1P(i512* %DataIn_V_data_V, i64* %DataIn_V_keep_V, i1* %DataIn_V_last_V, i32 1)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:158]   --->   Operation 6 'nbreadreq' 'tmp_5' <Predicate = (ure_state_load == 1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_34 = call { i512, i64, i1 } @_ssdm_op_Read.axis.volatile.i512P.i64P.i1P(i512* %DataIn_V_data_V, i64* %DataIn_V_keep_V, i1* %DataIn_V_last_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:159]   --->   Operation 7 'read' 'empty_34' <Predicate = (ure_state_load == 1 & tmp_5)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_data_V_7 = extractvalue { i512, i64, i1 } %empty_34, 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:159]   --->   Operation 8 'extractvalue' 'tmp_data_V_7' <Predicate = (ure_state_load == 1 & tmp_5)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_keep_V_7 = extractvalue { i512, i64, i1 } %empty_34, 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:159]   --->   Operation 9 'extractvalue' 'tmp_keep_V_7' <Predicate = (ure_state_load == 1 & tmp_5)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_last_V_2 = extractvalue { i512, i64, i1 } %empty_34, 2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:159]   --->   Operation 10 'extractvalue' 'tmp_last_V_2' <Predicate = (ure_state_load == 1 & tmp_5)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i512 %tmp_data_V_7 to i224" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:164]   --->   Operation 11 'trunc' 'trunc_ln647' <Predicate = (ure_state_load == 1 & tmp_5)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln647_10 = trunc i64 %tmp_keep_V_7 to i28" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:165]   --->   Operation 12 'trunc' 'trunc_ln647_10' <Predicate = (ure_state_load == 1 & tmp_5)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Result_27_i = call i288 @_ssdm_op_PartSelect.i288.i512.i32.i32(i512 %tmp_data_V_7, i32 224, i32 511)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:168]   --->   Operation 13 'partselect' 'p_Result_27_i' <Predicate = (ure_state_load == 1 & tmp_5)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Result_29_i = call i36 @_ssdm_op_PartSelect.i36.i64.i32.i32(i64 %tmp_keep_V_7, i32 28, i32 63)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:169]   --->   Operation 14 'partselect' 'p_Result_29_i' <Predicate = (ure_state_load == 1 & tmp_5)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.60ns)   --->   "br i1 %tmp_last_V_2, label %._crit_edge663.i, label %._crit_edge662.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:172]   --->   Operation 15 'br' <Predicate = (ure_state_load == 1 & tmp_5)> <Delay = 0.60>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %tmp_keep_V_7, i32 28)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:173]   --->   Operation 16 'bitselect' 'tmp_11' <Predicate = (ure_state_load == 1 & tmp_5 & tmp_last_V_2)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.12ns)   --->   "%p_Result_s = xor i1 %tmp_11, true" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:173]   --->   Operation 17 'xor' 'p_Result_s' <Predicate = (ure_state_load == 1 & tmp_5 & tmp_last_V_2)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.27ns)   --->   "%select_ln173 = select i1 %tmp_11, i2 -2, i2 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:173]   --->   Operation 18 'select' 'select_ln173' <Predicate = (ure_state_load == 1 & tmp_5 & tmp_last_V_2)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.61ns)   --->   "store i2 %select_ln173, i2* @ure_state, align 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:174]   --->   Operation 19 'store' <Predicate = (ure_state_load == 1 & tmp_5 & tmp_last_V_2)> <Delay = 0.61>
ST_1 : Operation 20 [1/1] (0.60ns)   --->   "br label %._crit_edge662.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:179]   --->   Operation 20 'br' <Predicate = (ure_state_load == 1 & tmp_5 & tmp_last_V_2)> <Delay = 0.60>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.axis.i512P.i64P.i1P(i512* %DataIn_V_data_V, i64* %DataIn_V_keep_V, i1* %DataIn_V_last_V, i32 1)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:130]   --->   Operation 21 'nbreadreq' 'tmp' <Predicate = (ure_state_load == 0)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty = call { i512, i64, i1 } @_ssdm_op_Read.axis.volatile.i512P.i64P.i1P(i512* %DataIn_V_data_V, i64* %DataIn_V_keep_V, i1* %DataIn_V_last_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:131]   --->   Operation 22 'read' 'empty' <Predicate = (ure_state_load == 0 & tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_data_V_6 = extractvalue { i512, i64, i1 } %empty, 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:131]   --->   Operation 23 'extractvalue' 'tmp_data_V_6' <Predicate = (ure_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_keep_V_6 = extractvalue { i512, i64, i1 } %empty, 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:131]   --->   Operation 24 'extractvalue' 'tmp_keep_V_6' <Predicate = (ure_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i512, i64, i1 } %empty, 2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:131]   --->   Operation 25 'extractvalue' 'tmp_last_V' <Predicate = (ure_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_Result_237_i_i = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_6, i32 120, i32 127)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:135]   --->   Operation 26 'partselect' 'p_Result_237_i_i' <Predicate = (ure_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_Result_237_1_i_i = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_6, i32 112, i32 119)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:135]   --->   Operation 27 'partselect' 'p_Result_237_1_i_i' <Predicate = (ure_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_237_2_i_i = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_6, i32 104, i32 111)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:135]   --->   Operation 28 'partselect' 'p_Result_237_2_i_i' <Predicate = (ure_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_237_3_i_i = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_6, i32 96, i32 103)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:135]   --->   Operation 29 'partselect' 'p_Result_237_3_i_i' <Predicate = (ure_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_Result_237_i53_i = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_6, i32 152, i32 159)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:136]   --->   Operation 30 'partselect' 'p_Result_237_i53_i' <Predicate = (ure_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_237_1_i = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_6, i32 144, i32 151)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:136]   --->   Operation 31 'partselect' 'p_Result_237_1_i' <Predicate = (ure_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_237_2_i = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_6, i32 136, i32 143)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:136]   --->   Operation 32 'partselect' 'p_Result_237_2_i' <Predicate = (ure_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_Result_237_3_i = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_6, i32 128, i32 135)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:136]   --->   Operation 33 'partselect' 'p_Result_237_3_i' <Predicate = (ure_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_239_i58_i = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_6, i32 168, i32 175)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:138]   --->   Operation 34 'partselect' 'p_Result_239_i58_i' <Predicate = (ure_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_Result_239_1_i = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_6, i32 160, i32 167)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:138]   --->   Operation 35 'partselect' 'p_Result_239_1_i' <Predicate = (ure_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_239_i61_i = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_6, i32 184, i32 191)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:139]   --->   Operation 36 'partselect' 'p_Result_239_i61_i' <Predicate = (ure_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_239_1_i1 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_6, i32 176, i32 183)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:139]   --->   Operation 37 'partselect' 'p_Result_239_1_i1' <Predicate = (ure_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_9_i = call i288 @_ssdm_op_PartSelect.i288.i512.i32.i32(i512 %tmp_data_V_6, i32 224, i32 511)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:144]   --->   Operation 38 'partselect' 'tmp_9_i' <Predicate = (ure_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_10_i = call i36 @_ssdm_op_PartSelect.i36.i64.i32.i32(i64 %tmp_keep_V_6, i32 28, i32 63)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:145]   --->   Operation 39 'partselect' 'tmp_10_i' <Predicate = (ure_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %tmp_last_V, label %2, label %3" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:149]   --->   Operation 40 'br' <Predicate = (ure_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.61ns)   --->   "store i2 1, i2* @ure_state, align 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:152]   --->   Operation 41 'store' <Predicate = (ure_state_load == 0 & tmp & !tmp_last_V)> <Delay = 0.61>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i577* @ureDataPayload_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i97* @ureMetaData_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %DataIn_V_data_V, i64* %DataIn_V_keep_V, i1* %DataIn_V_last_V, [5 x i8]* @p_str2224, i32 1, i32 1, [5 x i8]* @p_str23, i32 0, i32 0, [1 x i8]* @p_str22, [1 x i8]* @p_str22, [1 x i8]* @p_str22, i32 0, i32 0, i32 0, i32 0, [12 x i8]* @p_str24, [1 x i8]* @p_str22) nounwind"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str22) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:110]   --->   Operation 45 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_Val2_s = load i512* @prevWord_data_V, align 16" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:162]   --->   Operation 46 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%p_Val2_8 = load i64* @prevWord_keep_V_1, align 8" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:163]   --->   Operation 47 'load' 'p_Val2_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln414 = trunc i512 %p_Val2_s to i288" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:184]   --->   Operation 48 'trunc' 'trunc_ln414' <Predicate = (ure_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_Result_21 = zext i288 %trunc_ln414 to i512" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:184]   --->   Operation 49 'zext' 'p_Result_21' <Predicate = (ure_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln414_2 = trunc i64 %p_Val2_8 to i36" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:185]   --->   Operation 50 'trunc' 'trunc_ln414_2' <Predicate = (ure_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_22 = zext i36 %trunc_ln414_2 to i64" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:185]   --->   Operation 51 'zext' 'p_Result_22' <Predicate = (ure_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_3 = call i577 @_ssdm_op_BitConcatenate.i577.i1.i64.i512(i1 true, i64 %p_Result_22, i512 %p_Result_21)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:187]   --->   Operation 52 'bitconcatenate' 'tmp_3' <Predicate = (ure_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.15ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i577P(i577* @ureDataPayload_V, i577 %tmp_3)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:187]   --->   Operation 53 'write' <Predicate = (ure_state_load == 2)> <Delay = 1.15> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 0> <FIFO>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "br label %udpRxEngine.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:189]   --->   Operation 54 'br' <Predicate = (ure_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %6, label %._crit_edge661.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:158]   --->   Operation 55 'br' <Predicate = (ure_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln414_3 = trunc i512 %p_Val2_s to i288" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:162]   --->   Operation 56 'trunc' 'trunc_ln414_3' <Predicate = (ure_state_load == 1 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln414_4 = trunc i64 %p_Val2_8 to i36" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:163]   --->   Operation 57 'trunc' 'trunc_ln414_4' <Predicate = (ure_state_load == 1 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_17 = call i512 @llvm.part.set.i512.i288(i512 %p_Val2_s, i288 %p_Result_27_i, i32 0, i32 287)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:168]   --->   Operation 58 'partset' 'p_Result_17' <Predicate = (ure_state_load == 1 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.60ns)   --->   "store i512 %p_Result_17, i512* @prevWord_data_V, align 64" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:168]   --->   Operation 59 'store' <Predicate = (ure_state_load == 1 & tmp_5)> <Delay = 0.60>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%p_Result_18 = call i64 @llvm.part.set.i64.i36(i64 %p_Val2_8, i36 %p_Result_29_i, i32 0, i32 35)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:169]   --->   Operation 60 'partset' 'p_Result_18' <Predicate = (ure_state_load == 1 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.60ns)   --->   "store i64 %p_Result_18, i64* @prevWord_keep_V_1, align 64" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:169]   --->   Operation 61 'store' <Predicate = (ure_state_load == 1 & tmp_5)> <Delay = 0.60>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_last_V_3 = phi i1 [ false, %6 ], [ %p_Result_s, %._crit_edge663.i ]"   --->   Operation 62 'phi' 'tmp_last_V_3' <Predicate = (ure_state_load == 1 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_2 = call i577 @_ssdm_op_BitConcatenate.i577.i1.i28.i36.i224.i288(i1 %tmp_last_V_3, i28 %trunc_ln647_10, i36 %trunc_ln414_4, i224 %trunc_ln647, i288 %trunc_ln414_3)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:180]   --->   Operation 63 'bitconcatenate' 'tmp_2' <Predicate = (ure_state_load == 1 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.15ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i577P(i577* @ureDataPayload_V, i577 %tmp_2)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:180]   --->   Operation 64 'write' <Predicate = (ure_state_load == 1 & tmp_5)> <Delay = 1.15> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 0> <FIFO>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "br label %._crit_edge661.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:181]   --->   Operation 65 'br' <Predicate = (ure_state_load == 1 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "br label %udpRxEngine.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:182]   --->   Operation 66 'br' <Predicate = (ure_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %._crit_edge660.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:130]   --->   Operation 67 'br' <Predicate = (ure_state_load == 0)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_19 = zext i288 %tmp_9_i to i512" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:144]   --->   Operation 68 'zext' 'p_Result_19' <Predicate = (ure_state_load == 0 & tmp)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%p_Result_20 = zext i36 %tmp_10_i to i64" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:145]   --->   Operation 69 'zext' 'p_Result_20' <Predicate = (ure_state_load == 0 & tmp)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp8 = call i97 @_ssdm_op_BitConcatenate.i97.i1.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8(i1 true, i8 %p_Result_239_1_i1, i8 %p_Result_239_i61_i, i8 %p_Result_239_1_i, i8 %p_Result_239_i58_i, i8 %p_Result_237_3_i, i8 %p_Result_237_2_i, i8 %p_Result_237_1_i, i8 %p_Result_237_i53_i, i8 %p_Result_237_3_i_i, i8 %p_Result_237_2_i_i, i8 %p_Result_237_1_i_i, i8 %p_Result_237_i_i)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:148]   --->   Operation 70 'bitconcatenate' 'tmp8' <Predicate = (ure_state_load == 0 & tmp)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.15ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i97P(i97* @ureMetaData_V, i97 %tmp8)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:148]   --->   Operation 71 'write' <Predicate = (ure_state_load == 0 & tmp)> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 72 'br' <Predicate = (ure_state_load == 0 & tmp & !tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_1 = call i577 @_ssdm_op_BitConcatenate.i577.i1.i64.i512(i1 true, i64 %p_Result_20, i512 %p_Result_19)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:150]   --->   Operation 73 'bitconcatenate' 'tmp_1' <Predicate = (ure_state_load == 0 & tmp & tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.15ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i577P(i577* @ureDataPayload_V, i577 %tmp_1)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:150]   --->   Operation 74 'write' <Predicate = (ure_state_load == 0 & tmp & tmp_last_V)> <Delay = 1.15> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 0> <FIFO>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "br label %4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:150]   --->   Operation 75 'br' <Predicate = (ure_state_load == 0 & tmp & tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.60ns)   --->   "store i512 %p_Result_19, i512* @prevWord_data_V, align 64" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/TOE/common_utilities/../toe.hpp:155->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:154]   --->   Operation 76 'store' <Predicate = (ure_state_load == 0 & tmp)> <Delay = 0.60>
ST_2 : Operation 77 [1/1] (0.60ns)   --->   "store i64 %p_Result_20, i64* @prevWord_keep_V_1, align 64" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/TOE/common_utilities/../toe.hpp:155->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:154]   --->   Operation 77 'store' <Predicate = (ure_state_load == 0 & tmp)> <Delay = 0.60>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "br label %._crit_edge660.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:155]   --->   Operation 78 'br' <Predicate = (ure_state_load == 0 & tmp)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "br label %udpRxEngine.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:156]   --->   Operation 79 'br' <Predicate = (ure_state_load == 0)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 80 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ DataIn_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ DataIn_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ DataIn_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ure_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ prevWord_data_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ prevWord_keep_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ ureMetaData_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ ureDataPayload_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ure_state_load     (load          ) [ 011]
switch_ln128       (switch        ) [ 000]
store_ln188        (store         ) [ 000]
tmp_5              (nbreadreq     ) [ 011]
empty_34           (read          ) [ 000]
tmp_data_V_7       (extractvalue  ) [ 000]
tmp_keep_V_7       (extractvalue  ) [ 000]
tmp_last_V_2       (extractvalue  ) [ 010]
trunc_ln647        (trunc         ) [ 011]
trunc_ln647_10     (trunc         ) [ 011]
p_Result_27_i      (partselect    ) [ 011]
p_Result_29_i      (partselect    ) [ 011]
br_ln172           (br            ) [ 011]
tmp_11             (bitselect     ) [ 000]
p_Result_s         (xor           ) [ 011]
select_ln173       (select        ) [ 000]
store_ln174        (store         ) [ 000]
br_ln179           (br            ) [ 011]
tmp                (nbreadreq     ) [ 011]
empty              (read          ) [ 000]
tmp_data_V_6       (extractvalue  ) [ 000]
tmp_keep_V_6       (extractvalue  ) [ 000]
tmp_last_V         (extractvalue  ) [ 011]
p_Result_237_i_i   (partselect    ) [ 011]
p_Result_237_1_i_i (partselect    ) [ 011]
p_Result_237_2_i_i (partselect    ) [ 011]
p_Result_237_3_i_i (partselect    ) [ 011]
p_Result_237_i53_i (partselect    ) [ 011]
p_Result_237_1_i   (partselect    ) [ 011]
p_Result_237_2_i   (partselect    ) [ 011]
p_Result_237_3_i   (partselect    ) [ 011]
p_Result_239_i58_i (partselect    ) [ 011]
p_Result_239_1_i   (partselect    ) [ 011]
p_Result_239_i61_i (partselect    ) [ 011]
p_Result_239_1_i1  (partselect    ) [ 011]
tmp_9_i            (partselect    ) [ 011]
tmp_10_i           (partselect    ) [ 011]
br_ln149           (br            ) [ 000]
store_ln152        (store         ) [ 000]
specinterface_ln0  (specinterface ) [ 000]
specinterface_ln0  (specinterface ) [ 000]
specinterface_ln0  (specinterface ) [ 000]
specpipeline_ln110 (specpipeline  ) [ 000]
p_Val2_s           (load          ) [ 000]
p_Val2_8           (load          ) [ 000]
trunc_ln414        (trunc         ) [ 000]
p_Result_21        (zext          ) [ 000]
trunc_ln414_2      (trunc         ) [ 000]
p_Result_22        (zext          ) [ 000]
tmp_3              (bitconcatenate) [ 000]
write_ln187        (write         ) [ 000]
br_ln189           (br            ) [ 000]
br_ln158           (br            ) [ 000]
trunc_ln414_3      (trunc         ) [ 000]
trunc_ln414_4      (trunc         ) [ 000]
p_Result_17        (partset       ) [ 000]
store_ln168        (store         ) [ 000]
p_Result_18        (partset       ) [ 000]
store_ln169        (store         ) [ 000]
tmp_last_V_3       (phi           ) [ 011]
tmp_2              (bitconcatenate) [ 000]
write_ln180        (write         ) [ 000]
br_ln181           (br            ) [ 000]
br_ln182           (br            ) [ 000]
br_ln130           (br            ) [ 000]
p_Result_19        (zext          ) [ 000]
p_Result_20        (zext          ) [ 000]
tmp8               (bitconcatenate) [ 000]
write_ln148        (write         ) [ 000]
br_ln0             (br            ) [ 000]
tmp_1              (bitconcatenate) [ 000]
write_ln150        (write         ) [ 000]
br_ln150           (br            ) [ 000]
store_ln155        (store         ) [ 000]
store_ln155        (store         ) [ 000]
br_ln155           (br            ) [ 000]
br_ln156           (br            ) [ 000]
ret_ln0            (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="DataIn_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataIn_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="DataIn_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataIn_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="DataIn_V_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataIn_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ure_state">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ure_state"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="prevWord_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevWord_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="prevWord_keep_V_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevWord_keep_V_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ureMetaData_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ureMetaData_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="ureDataPayload_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ureDataPayload_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i512P.i64P.i1P"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i512P.i64P.i1P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i288.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i36.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2224"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str22"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i577.i1.i64.i512"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i577P"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i512.i288"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i64.i36"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i577.i1.i28.i36.i224.i288"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i97.i1.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i97P"/></StgValue>
</bind>
</comp>

<comp id="136" class="1004" name="grp_nbreadreq_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="512" slack="0"/>
<pin id="139" dir="0" index="2" bw="64" slack="0"/>
<pin id="140" dir="0" index="3" bw="1" slack="0"/>
<pin id="141" dir="0" index="4" bw="1" slack="0"/>
<pin id="142" dir="1" index="5" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_5/1 tmp/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="577" slack="0"/>
<pin id="150" dir="0" index="1" bw="512" slack="0"/>
<pin id="151" dir="0" index="2" bw="64" slack="0"/>
<pin id="152" dir="0" index="3" bw="1" slack="0"/>
<pin id="153" dir="1" index="4" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_34/1 empty/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="577" slack="0"/>
<pin id="161" dir="0" index="2" bw="577" slack="0"/>
<pin id="162" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln187/2 write_ln180/2 write_ln150/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="write_ln148_write_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="0" slack="0"/>
<pin id="167" dir="0" index="1" bw="97" slack="0"/>
<pin id="168" dir="0" index="2" bw="97" slack="0"/>
<pin id="169" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln148/2 "/>
</bind>
</comp>

<comp id="172" class="1005" name="tmp_last_V_3_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="1"/>
<pin id="174" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V_3 (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_last_V_3_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="1"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="1" slack="1"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_last_V_3/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="577" slack="0"/>
<pin id="185" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_7/1 tmp_data_V_6/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="577" slack="0"/>
<pin id="189" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V_7/1 tmp_keep_V_6/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="577" slack="0"/>
<pin id="193" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V_2/1 tmp_last_V/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="288" slack="0"/>
<pin id="197" dir="0" index="1" bw="512" slack="0"/>
<pin id="198" dir="0" index="2" bw="9" slack="0"/>
<pin id="199" dir="0" index="3" bw="10" slack="0"/>
<pin id="200" dir="1" index="4" bw="288" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_27_i/1 tmp_9_i/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="36" slack="0"/>
<pin id="207" dir="0" index="1" bw="64" slack="0"/>
<pin id="208" dir="0" index="2" bw="6" slack="0"/>
<pin id="209" dir="0" index="3" bw="7" slack="0"/>
<pin id="210" dir="1" index="4" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_29_i/1 tmp_10_i/1 "/>
</bind>
</comp>

<comp id="215" class="1005" name="reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="288" slack="1"/>
<pin id="217" dir="1" index="1" bw="288" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_27_i tmp_9_i "/>
</bind>
</comp>

<comp id="219" class="1005" name="reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="36" slack="1"/>
<pin id="221" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_29_i tmp_10_i "/>
</bind>
</comp>

<comp id="223" class="1004" name="ure_state_load_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="2" slack="0"/>
<pin id="225" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ure_state_load/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln188_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="2" slack="0"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="trunc_ln647_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="512" slack="0"/>
<pin id="235" dir="1" index="1" bw="224" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="trunc_ln647_10_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="0"/>
<pin id="239" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647_10/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_11_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="64" slack="0"/>
<pin id="244" dir="0" index="2" bw="6" slack="0"/>
<pin id="245" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="p_Result_s_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="select_ln173_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="2" slack="0"/>
<pin id="258" dir="0" index="2" bw="2" slack="0"/>
<pin id="259" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln173/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln174_store_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="2" slack="0"/>
<pin id="265" dir="0" index="1" bw="2" slack="0"/>
<pin id="266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln174/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="p_Result_237_i_i_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="0" index="1" bw="512" slack="0"/>
<pin id="272" dir="0" index="2" bw="8" slack="0"/>
<pin id="273" dir="0" index="3" bw="8" slack="0"/>
<pin id="274" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_237_i_i/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="p_Result_237_1_i_i_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="0"/>
<pin id="281" dir="0" index="1" bw="512" slack="0"/>
<pin id="282" dir="0" index="2" bw="8" slack="0"/>
<pin id="283" dir="0" index="3" bw="8" slack="0"/>
<pin id="284" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_237_1_i_i/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="p_Result_237_2_i_i_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="0" index="1" bw="512" slack="0"/>
<pin id="292" dir="0" index="2" bw="8" slack="0"/>
<pin id="293" dir="0" index="3" bw="8" slack="0"/>
<pin id="294" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_237_2_i_i/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="p_Result_237_3_i_i_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="0"/>
<pin id="301" dir="0" index="1" bw="512" slack="0"/>
<pin id="302" dir="0" index="2" bw="8" slack="0"/>
<pin id="303" dir="0" index="3" bw="8" slack="0"/>
<pin id="304" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_237_3_i_i/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="p_Result_237_i53_i_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="0"/>
<pin id="311" dir="0" index="1" bw="512" slack="0"/>
<pin id="312" dir="0" index="2" bw="9" slack="0"/>
<pin id="313" dir="0" index="3" bw="9" slack="0"/>
<pin id="314" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_237_i53_i/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="p_Result_237_1_i_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="0"/>
<pin id="321" dir="0" index="1" bw="512" slack="0"/>
<pin id="322" dir="0" index="2" bw="9" slack="0"/>
<pin id="323" dir="0" index="3" bw="9" slack="0"/>
<pin id="324" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_237_1_i/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="p_Result_237_2_i_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="0"/>
<pin id="331" dir="0" index="1" bw="512" slack="0"/>
<pin id="332" dir="0" index="2" bw="9" slack="0"/>
<pin id="333" dir="0" index="3" bw="9" slack="0"/>
<pin id="334" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_237_2_i/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="p_Result_237_3_i_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="0"/>
<pin id="341" dir="0" index="1" bw="512" slack="0"/>
<pin id="342" dir="0" index="2" bw="9" slack="0"/>
<pin id="343" dir="0" index="3" bw="9" slack="0"/>
<pin id="344" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_237_3_i/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="p_Result_239_i58_i_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="0"/>
<pin id="351" dir="0" index="1" bw="512" slack="0"/>
<pin id="352" dir="0" index="2" bw="9" slack="0"/>
<pin id="353" dir="0" index="3" bw="9" slack="0"/>
<pin id="354" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_239_i58_i/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="p_Result_239_1_i_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="0"/>
<pin id="361" dir="0" index="1" bw="512" slack="0"/>
<pin id="362" dir="0" index="2" bw="9" slack="0"/>
<pin id="363" dir="0" index="3" bw="9" slack="0"/>
<pin id="364" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_239_1_i/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="p_Result_239_i61_i_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="0"/>
<pin id="371" dir="0" index="1" bw="512" slack="0"/>
<pin id="372" dir="0" index="2" bw="9" slack="0"/>
<pin id="373" dir="0" index="3" bw="9" slack="0"/>
<pin id="374" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_239_i61_i/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="p_Result_239_1_i1_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="0"/>
<pin id="381" dir="0" index="1" bw="512" slack="0"/>
<pin id="382" dir="0" index="2" bw="9" slack="0"/>
<pin id="383" dir="0" index="3" bw="9" slack="0"/>
<pin id="384" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_239_1_i1/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="store_ln152_store_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="2" slack="0"/>
<pin id="392" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln152/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="p_Val2_s_load_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="512" slack="0"/>
<pin id="397" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="p_Val2_8_load_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="64" slack="0"/>
<pin id="401" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_8/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="trunc_ln414_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="512" slack="0"/>
<pin id="405" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="p_Result_21_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="288" slack="0"/>
<pin id="409" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_21/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="trunc_ln414_2_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="64" slack="0"/>
<pin id="413" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414_2/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="p_Result_22_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="36" slack="0"/>
<pin id="417" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_22/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_3_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="577" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="0" index="2" bw="36" slack="0"/>
<pin id="423" dir="0" index="3" bw="288" slack="0"/>
<pin id="424" dir="1" index="4" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="trunc_ln414_3_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="512" slack="0"/>
<pin id="432" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414_3/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="trunc_ln414_4_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="64" slack="0"/>
<pin id="436" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414_4/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="p_Result_17_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="512" slack="0"/>
<pin id="440" dir="0" index="1" bw="512" slack="0"/>
<pin id="441" dir="0" index="2" bw="288" slack="1"/>
<pin id="442" dir="0" index="3" bw="1" slack="0"/>
<pin id="443" dir="0" index="4" bw="10" slack="0"/>
<pin id="444" dir="1" index="5" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_17/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="store_ln168_store_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="512" slack="0"/>
<pin id="452" dir="0" index="1" bw="512" slack="0"/>
<pin id="453" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln168/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="p_Result_18_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="64" slack="0"/>
<pin id="458" dir="0" index="1" bw="64" slack="0"/>
<pin id="459" dir="0" index="2" bw="36" slack="1"/>
<pin id="460" dir="0" index="3" bw="1" slack="0"/>
<pin id="461" dir="0" index="4" bw="7" slack="0"/>
<pin id="462" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_18/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="store_ln169_store_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="64" slack="0"/>
<pin id="470" dir="0" index="1" bw="64" slack="0"/>
<pin id="471" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln169/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_2_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="577" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="0" index="2" bw="28" slack="1"/>
<pin id="478" dir="0" index="3" bw="36" slack="0"/>
<pin id="479" dir="0" index="4" bw="224" slack="1"/>
<pin id="480" dir="0" index="5" bw="288" slack="0"/>
<pin id="481" dir="1" index="6" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="p_Result_19_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="288" slack="1"/>
<pin id="489" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_19/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="p_Result_20_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="36" slack="1"/>
<pin id="493" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_20/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp8_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="97" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="0" index="2" bw="8" slack="1"/>
<pin id="499" dir="0" index="3" bw="8" slack="1"/>
<pin id="500" dir="0" index="4" bw="8" slack="1"/>
<pin id="501" dir="0" index="5" bw="8" slack="1"/>
<pin id="502" dir="0" index="6" bw="8" slack="1"/>
<pin id="503" dir="0" index="7" bw="8" slack="1"/>
<pin id="504" dir="0" index="8" bw="8" slack="1"/>
<pin id="505" dir="0" index="9" bw="8" slack="1"/>
<pin id="506" dir="0" index="10" bw="8" slack="1"/>
<pin id="507" dir="0" index="11" bw="8" slack="1"/>
<pin id="508" dir="0" index="12" bw="8" slack="1"/>
<pin id="509" dir="0" index="13" bw="8" slack="1"/>
<pin id="510" dir="1" index="14" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp8/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_1_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="577" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="0" index="2" bw="36" slack="0"/>
<pin id="518" dir="0" index="3" bw="288" slack="0"/>
<pin id="519" dir="1" index="4" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="store_ln155_store_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="288" slack="0"/>
<pin id="527" dir="0" index="1" bw="512" slack="0"/>
<pin id="528" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln155/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="store_ln155_store_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="36" slack="0"/>
<pin id="533" dir="0" index="1" bw="64" slack="0"/>
<pin id="534" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln155/2 "/>
</bind>
</comp>

<comp id="537" class="1005" name="ure_state_load_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="2" slack="1"/>
<pin id="539" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="ure_state_load "/>
</bind>
</comp>

<comp id="541" class="1005" name="tmp_5_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="1"/>
<pin id="543" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="548" class="1005" name="trunc_ln647_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="224" slack="1"/>
<pin id="550" dir="1" index="1" bw="224" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln647 "/>
</bind>
</comp>

<comp id="553" class="1005" name="trunc_ln647_10_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="28" slack="1"/>
<pin id="555" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln647_10 "/>
</bind>
</comp>

<comp id="558" class="1005" name="p_Result_s_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="1"/>
<pin id="560" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="563" class="1005" name="tmp_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="1"/>
<pin id="565" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="567" class="1005" name="tmp_last_V_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="1"/>
<pin id="569" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="571" class="1005" name="p_Result_237_i_i_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="8" slack="1"/>
<pin id="573" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_237_i_i "/>
</bind>
</comp>

<comp id="576" class="1005" name="p_Result_237_1_i_i_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="8" slack="1"/>
<pin id="578" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_237_1_i_i "/>
</bind>
</comp>

<comp id="581" class="1005" name="p_Result_237_2_i_i_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="8" slack="1"/>
<pin id="583" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_237_2_i_i "/>
</bind>
</comp>

<comp id="586" class="1005" name="p_Result_237_3_i_i_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="8" slack="1"/>
<pin id="588" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_237_3_i_i "/>
</bind>
</comp>

<comp id="591" class="1005" name="p_Result_237_i53_i_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="8" slack="1"/>
<pin id="593" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_237_i53_i "/>
</bind>
</comp>

<comp id="596" class="1005" name="p_Result_237_1_i_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="8" slack="1"/>
<pin id="598" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_237_1_i "/>
</bind>
</comp>

<comp id="601" class="1005" name="p_Result_237_2_i_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="8" slack="1"/>
<pin id="603" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_237_2_i "/>
</bind>
</comp>

<comp id="606" class="1005" name="p_Result_237_3_i_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="8" slack="1"/>
<pin id="608" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_237_3_i "/>
</bind>
</comp>

<comp id="611" class="1005" name="p_Result_239_i58_i_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="8" slack="1"/>
<pin id="613" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_239_i58_i "/>
</bind>
</comp>

<comp id="616" class="1005" name="p_Result_239_1_i_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="8" slack="1"/>
<pin id="618" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_239_1_i "/>
</bind>
</comp>

<comp id="621" class="1005" name="p_Result_239_i61_i_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="8" slack="1"/>
<pin id="623" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_239_i61_i "/>
</bind>
</comp>

<comp id="626" class="1005" name="p_Result_239_1_i1_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="8" slack="1"/>
<pin id="628" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_239_1_i1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="143"><net_src comp="22" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="0" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="146"><net_src comp="4" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="136" pin=4"/></net>

<net id="154"><net_src comp="26" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="0" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="156"><net_src comp="2" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="157"><net_src comp="4" pin="0"/><net_sink comp="148" pin=3"/></net>

<net id="163"><net_src comp="118" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="14" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="134" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="12" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="128" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="148" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="148" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="148" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="28" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="183" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="203"><net_src comp="30" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="204"><net_src comp="32" pin="0"/><net_sink comp="195" pin=3"/></net>

<net id="211"><net_src comp="34" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="187" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="213"><net_src comp="36" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="214"><net_src comp="38" pin="0"/><net_sink comp="205" pin=3"/></net>

<net id="218"><net_src comp="195" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="205" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="6" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="16" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="6" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="236"><net_src comp="183" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="187" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="40" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="187" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="36" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="253"><net_src comp="241" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="42" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="260"><net_src comp="241" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="20" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="16" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="267"><net_src comp="255" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="6" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="44" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="183" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="277"><net_src comp="46" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="278"><net_src comp="48" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="285"><net_src comp="44" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="183" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="287"><net_src comp="50" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="288"><net_src comp="52" pin="0"/><net_sink comp="279" pin=3"/></net>

<net id="295"><net_src comp="44" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="183" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="297"><net_src comp="54" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="298"><net_src comp="56" pin="0"/><net_sink comp="289" pin=3"/></net>

<net id="305"><net_src comp="44" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="183" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="307"><net_src comp="58" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="308"><net_src comp="60" pin="0"/><net_sink comp="299" pin=3"/></net>

<net id="315"><net_src comp="44" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="183" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="317"><net_src comp="62" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="318"><net_src comp="64" pin="0"/><net_sink comp="309" pin=3"/></net>

<net id="325"><net_src comp="44" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="183" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="327"><net_src comp="66" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="328"><net_src comp="68" pin="0"/><net_sink comp="319" pin=3"/></net>

<net id="335"><net_src comp="44" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="183" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="337"><net_src comp="70" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="338"><net_src comp="72" pin="0"/><net_sink comp="329" pin=3"/></net>

<net id="345"><net_src comp="44" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="183" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="347"><net_src comp="74" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="348"><net_src comp="76" pin="0"/><net_sink comp="339" pin=3"/></net>

<net id="355"><net_src comp="44" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="183" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="357"><net_src comp="78" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="358"><net_src comp="80" pin="0"/><net_sink comp="349" pin=3"/></net>

<net id="365"><net_src comp="44" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="183" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="367"><net_src comp="82" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="368"><net_src comp="84" pin="0"/><net_sink comp="359" pin=3"/></net>

<net id="375"><net_src comp="44" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="183" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="377"><net_src comp="86" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="378"><net_src comp="88" pin="0"/><net_sink comp="369" pin=3"/></net>

<net id="385"><net_src comp="44" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="183" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="387"><net_src comp="90" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="388"><net_src comp="92" pin="0"/><net_sink comp="379" pin=3"/></net>

<net id="393"><net_src comp="18" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="6" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="398"><net_src comp="8" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="10" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="395" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="403" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="399" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="411" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="425"><net_src comp="116" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="42" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="427"><net_src comp="415" pin="1"/><net_sink comp="419" pin=2"/></net>

<net id="428"><net_src comp="407" pin="1"/><net_sink comp="419" pin=3"/></net>

<net id="429"><net_src comp="419" pin="4"/><net_sink comp="158" pin=2"/></net>

<net id="433"><net_src comp="395" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="399" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="445"><net_src comp="120" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="395" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="447"><net_src comp="215" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="448"><net_src comp="98" pin="0"/><net_sink comp="438" pin=3"/></net>

<net id="449"><net_src comp="122" pin="0"/><net_sink comp="438" pin=4"/></net>

<net id="454"><net_src comp="438" pin="5"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="8" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="463"><net_src comp="124" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="464"><net_src comp="399" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="465"><net_src comp="219" pin="1"/><net_sink comp="456" pin=2"/></net>

<net id="466"><net_src comp="98" pin="0"/><net_sink comp="456" pin=3"/></net>

<net id="467"><net_src comp="126" pin="0"/><net_sink comp="456" pin=4"/></net>

<net id="472"><net_src comp="456" pin="5"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="10" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="482"><net_src comp="130" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="483"><net_src comp="176" pin="4"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="434" pin="1"/><net_sink comp="474" pin=3"/></net>

<net id="485"><net_src comp="430" pin="1"/><net_sink comp="474" pin=5"/></net>

<net id="486"><net_src comp="474" pin="6"/><net_sink comp="158" pin=2"/></net>

<net id="490"><net_src comp="215" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="219" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="511"><net_src comp="132" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="512"><net_src comp="42" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="513"><net_src comp="495" pin="14"/><net_sink comp="165" pin=2"/></net>

<net id="520"><net_src comp="116" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="42" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="522"><net_src comp="491" pin="1"/><net_sink comp="514" pin=2"/></net>

<net id="523"><net_src comp="487" pin="1"/><net_sink comp="514" pin=3"/></net>

<net id="524"><net_src comp="514" pin="4"/><net_sink comp="158" pin=2"/></net>

<net id="529"><net_src comp="487" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="8" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="491" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="10" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="540"><net_src comp="223" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="544"><net_src comp="136" pin="5"/><net_sink comp="541" pin=0"/></net>

<net id="551"><net_src comp="233" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="474" pin=4"/></net>

<net id="556"><net_src comp="237" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="474" pin=2"/></net>

<net id="561"><net_src comp="249" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="566"><net_src comp="136" pin="5"/><net_sink comp="563" pin=0"/></net>

<net id="570"><net_src comp="191" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="574"><net_src comp="269" pin="4"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="495" pin=13"/></net>

<net id="579"><net_src comp="279" pin="4"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="495" pin=12"/></net>

<net id="584"><net_src comp="289" pin="4"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="495" pin=11"/></net>

<net id="589"><net_src comp="299" pin="4"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="495" pin=10"/></net>

<net id="594"><net_src comp="309" pin="4"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="495" pin=9"/></net>

<net id="599"><net_src comp="319" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="495" pin=8"/></net>

<net id="604"><net_src comp="329" pin="4"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="495" pin=7"/></net>

<net id="609"><net_src comp="339" pin="4"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="495" pin=6"/></net>

<net id="614"><net_src comp="349" pin="4"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="495" pin=5"/></net>

<net id="619"><net_src comp="359" pin="4"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="495" pin=4"/></net>

<net id="624"><net_src comp="369" pin="4"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="495" pin=3"/></net>

<net id="629"><net_src comp="379" pin="4"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="495" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: DataIn_V_data_V | {}
	Port: DataIn_V_keep_V | {}
	Port: DataIn_V_last_V | {}
	Port: ure_state | {1 }
	Port: prevWord_data_V | {2 }
	Port: prevWord_keep_V_1 | {2 }
	Port: ureMetaData_V | {2 }
	Port: ureDataPayload_V | {2 }
 - Input state : 
	Port: udpRxEngine : DataIn_V_data_V | {1 }
	Port: udpRxEngine : DataIn_V_keep_V | {1 }
	Port: udpRxEngine : DataIn_V_last_V | {1 }
	Port: udpRxEngine : ure_state | {1 }
	Port: udpRxEngine : prevWord_data_V | {2 }
	Port: udpRxEngine : prevWord_keep_V_1 | {2 }
	Port: udpRxEngine : ureMetaData_V | {}
	Port: udpRxEngine : ureDataPayload_V | {}
  - Chain level:
	State 1
		switch_ln128 : 1
		trunc_ln647 : 1
		trunc_ln647_10 : 1
		p_Result_27_i : 1
		p_Result_29_i : 1
		br_ln172 : 1
		tmp_11 : 1
		p_Result_s : 2
		select_ln173 : 2
		store_ln174 : 3
		p_Result_237_i_i : 1
		p_Result_237_1_i_i : 1
		p_Result_237_2_i_i : 1
		p_Result_237_3_i_i : 1
		p_Result_237_i53_i : 1
		p_Result_237_1_i : 1
		p_Result_237_2_i : 1
		p_Result_237_3_i : 1
		p_Result_239_i58_i : 1
		p_Result_239_1_i : 1
		p_Result_239_i61_i : 1
		p_Result_239_1_i1 : 1
		tmp_9_i : 1
		tmp_10_i : 1
		br_ln149 : 1
	State 2
		trunc_ln414 : 1
		p_Result_21 : 2
		trunc_ln414_2 : 1
		p_Result_22 : 2
		tmp_3 : 3
		write_ln187 : 4
		trunc_ln414_3 : 1
		trunc_ln414_4 : 1
		p_Result_17 : 1
		store_ln168 : 2
		p_Result_18 : 1
		store_ln169 : 2
		tmp_2 : 2
		write_ln180 : 3
		write_ln148 : 1
		tmp_1 : 1
		write_ln150 : 2
		store_ln155 : 1
		store_ln155 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    xor   |     p_Result_s_fu_249     |    0    |    2    |
|----------|---------------------------|---------|---------|
|  select  |    select_ln173_fu_255    |    0    |    2    |
|----------|---------------------------|---------|---------|
| nbreadreq|    grp_nbreadreq_fu_136   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   read   |      grp_read_fu_148      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |      grp_write_fu_158     |    0    |    0    |
|          |  write_ln148_write_fu_165 |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |         grp_fu_183        |    0    |    0    |
|extractvalue|         grp_fu_187        |    0    |    0    |
|          |         grp_fu_191        |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |         grp_fu_195        |    0    |    0    |
|          |         grp_fu_205        |    0    |    0    |
|          |  p_Result_237_i_i_fu_269  |    0    |    0    |
|          | p_Result_237_1_i_i_fu_279 |    0    |    0    |
|          | p_Result_237_2_i_i_fu_289 |    0    |    0    |
|          | p_Result_237_3_i_i_fu_299 |    0    |    0    |
|partselect| p_Result_237_i53_i_fu_309 |    0    |    0    |
|          |  p_Result_237_1_i_fu_319  |    0    |    0    |
|          |  p_Result_237_2_i_fu_329  |    0    |    0    |
|          |  p_Result_237_3_i_fu_339  |    0    |    0    |
|          | p_Result_239_i58_i_fu_349 |    0    |    0    |
|          |  p_Result_239_1_i_fu_359  |    0    |    0    |
|          | p_Result_239_i61_i_fu_369 |    0    |    0    |
|          |  p_Result_239_1_i1_fu_379 |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     trunc_ln647_fu_233    |    0    |    0    |
|          |   trunc_ln647_10_fu_237   |    0    |    0    |
|   trunc  |     trunc_ln414_fu_403    |    0    |    0    |
|          |    trunc_ln414_2_fu_411   |    0    |    0    |
|          |    trunc_ln414_3_fu_430   |    0    |    0    |
|          |    trunc_ln414_4_fu_434   |    0    |    0    |
|----------|---------------------------|---------|---------|
| bitselect|       tmp_11_fu_241       |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     p_Result_21_fu_407    |    0    |    0    |
|   zext   |     p_Result_22_fu_415    |    0    |    0    |
|          |     p_Result_19_fu_487    |    0    |    0    |
|          |     p_Result_20_fu_491    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |        tmp_3_fu_419       |    0    |    0    |
|bitconcatenate|        tmp_2_fu_474       |    0    |    0    |
|          |        tmp8_fu_495        |    0    |    0    |
|          |        tmp_1_fu_514       |    0    |    0    |
|----------|---------------------------|---------|---------|
|  partset |     p_Result_17_fu_438    |    0    |    0    |
|          |     p_Result_18_fu_456    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    4    |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|p_Result_237_1_i_i_reg_576|    8   |
| p_Result_237_1_i_reg_596 |    8   |
|p_Result_237_2_i_i_reg_581|    8   |
| p_Result_237_2_i_reg_601 |    8   |
|p_Result_237_3_i_i_reg_586|    8   |
| p_Result_237_3_i_reg_606 |    8   |
|p_Result_237_i53_i_reg_591|    8   |
| p_Result_237_i_i_reg_571 |    8   |
| p_Result_239_1_i1_reg_626|    8   |
| p_Result_239_1_i_reg_616 |    8   |
|p_Result_239_i58_i_reg_611|    8   |
|p_Result_239_i61_i_reg_621|    8   |
|    p_Result_s_reg_558    |    1   |
|          reg_215         |   288  |
|          reg_219         |   36   |
|       tmp_5_reg_541      |    1   |
|   tmp_last_V_3_reg_172   |    1   |
|    tmp_last_V_reg_567    |    1   |
|        tmp_reg_563       |    1   |
|  trunc_ln647_10_reg_553  |   28   |
|    trunc_ln647_reg_548   |   224  |
|  ure_state_load_reg_537  |    2   |
+--------------------------+--------+
|           Total          |   679  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_158 |  p2  |   3  |  577 |  1731  ||    15   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |  1731  || 0.61725 ||    15   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |    4   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   15   |
|  Register |    -   |   679  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   679  |   19   |
+-----------+--------+--------+--------+
