<dec f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='899' type='llvm::Register llvm::SIInstrInfo::readlaneVGPRToSGPR(llvm::Register SrcReg, llvm::MachineInstr &amp; UseMI, llvm::MachineRegisterInfo &amp; MRI) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='895'>/// Copy a value from a VGPR (\p SrcReg) to SGPR.  This function can only
  /// be used when it is know that the value in SrcReg is same across all
  /// threads in the wave.
  /// \returns The SGPR register that \p SrcReg was copied to.</doc>
<def f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4682' ll='4722' type='llvm::Register llvm::SIInstrInfo::readlaneVGPRToSGPR(llvm::Register SrcReg, llvm::MachineInstr &amp; UseMI, llvm::MachineRegisterInfo &amp; MRI) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4733' u='c' c='_ZNK4llvm11SIInstrInfo20legalizeOperandsSMRDERNS_19MachineRegisterInfoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4738' u='c' c='_ZNK4llvm11SIInstrInfo20legalizeOperandsSMRDERNS_19MachineRegisterInfoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4755' u='c' c='_ZNK4llvm11SIInstrInfo20legalizeOperandsFLATERNS_19MachineRegisterInfoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5171' u='c' c='_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE'/>
