\hypertarget{struct_d_m_a___channel___type_def}{}\doxysection{DMA\+\_\+\+Channel\+\_\+\+Type\+Def Struct Reference}
\label{struct_d_m_a___channel___type_def}\index{DMA\_Channel\_TypeDef@{DMA\_Channel\_TypeDef}}


DMA Controller.  




{\ttfamily \#include $<$stm32f103x6.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{struct_d_m_a___channel___type_def_a5e1322e27c40bf91d172f9673f205c97}\label{struct_d_m_a___channel___type_def_a5e1322e27c40bf91d172f9673f205c97}} 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries CCR}
\item 
\mbox{\Hypertarget{struct_d_m_a___channel___type_def_aae019365e4288337da20775971c1a123}\label{struct_d_m_a___channel___type_def_aae019365e4288337da20775971c1a123}} 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries CNDTR}
\item 
\mbox{\Hypertarget{struct_d_m_a___channel___type_def_a07aacf332c9bf310ff5be02140f892e1}\label{struct_d_m_a___channel___type_def_a07aacf332c9bf310ff5be02140f892e1}} 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries CPAR}
\item 
\mbox{\Hypertarget{struct_d_m_a___channel___type_def_ab51edd49cb9294ebe2db18fb5cf399dd}\label{struct_d_m_a___channel___type_def_ab51edd49cb9294ebe2db18fb5cf399dd}} 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries CMAR}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
DMA Controller. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/media/rodrigo\+\_\+che/\+\_\+files/\+Git\+Hub/arch\+\_\+ex\+\_\+button\+\_\+led\+\_\+stm32/arch\+\_\+ex\+\_\+button\+\_\+led\+\_\+stm32/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F1xx/\+Include/\mbox{\hyperlink{stm32f103x6_8h}{stm32f103x6.\+h}}\end{DoxyCompactItemize}
