
CubeMX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003b90  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000134  08003c50  08003c50  00004c50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003d84  08003d84  00005060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003d84  08003d84  00005060  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003d84  08003d84  00005060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003d84  08003d84  00004d84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003d88  08003d88  00004d88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08003d8c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000270  20000060  08003dec  00005060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002d0  08003dec  000052d0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00005060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000aeaa  00000000  00000000  00005088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000018ae  00000000  00000000  0000ff32  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000900  00000000  00000000  000117e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006ef  00000000  00000000  000120e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015da7  00000000  00000000  000127cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b784  00000000  00000000  00028576  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008acc5  00000000  00000000  00033cfa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000be9bf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000024a4  00000000  00000000  000bea04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004c  00000000  00000000  000c0ea8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000060 	.word	0x20000060
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003c38 	.word	0x08003c38

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000064 	.word	0x20000064
 8000104:	08003c38 	.word	0x08003c38

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	@ 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f8f0 	bl	8000414 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			@ (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__divsi3>:
 8000240:	4603      	mov	r3, r0
 8000242:	430b      	orrs	r3, r1
 8000244:	d47f      	bmi.n	8000346 <__divsi3+0x106>
 8000246:	2200      	movs	r2, #0
 8000248:	0843      	lsrs	r3, r0, #1
 800024a:	428b      	cmp	r3, r1
 800024c:	d374      	bcc.n	8000338 <__divsi3+0xf8>
 800024e:	0903      	lsrs	r3, r0, #4
 8000250:	428b      	cmp	r3, r1
 8000252:	d35f      	bcc.n	8000314 <__divsi3+0xd4>
 8000254:	0a03      	lsrs	r3, r0, #8
 8000256:	428b      	cmp	r3, r1
 8000258:	d344      	bcc.n	80002e4 <__divsi3+0xa4>
 800025a:	0b03      	lsrs	r3, r0, #12
 800025c:	428b      	cmp	r3, r1
 800025e:	d328      	bcc.n	80002b2 <__divsi3+0x72>
 8000260:	0c03      	lsrs	r3, r0, #16
 8000262:	428b      	cmp	r3, r1
 8000264:	d30d      	bcc.n	8000282 <__divsi3+0x42>
 8000266:	22ff      	movs	r2, #255	@ 0xff
 8000268:	0209      	lsls	r1, r1, #8
 800026a:	ba12      	rev	r2, r2
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d302      	bcc.n	8000278 <__divsi3+0x38>
 8000272:	1212      	asrs	r2, r2, #8
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	d065      	beq.n	8000344 <__divsi3+0x104>
 8000278:	0b03      	lsrs	r3, r0, #12
 800027a:	428b      	cmp	r3, r1
 800027c:	d319      	bcc.n	80002b2 <__divsi3+0x72>
 800027e:	e000      	b.n	8000282 <__divsi3+0x42>
 8000280:	0a09      	lsrs	r1, r1, #8
 8000282:	0bc3      	lsrs	r3, r0, #15
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x4c>
 8000288:	03cb      	lsls	r3, r1, #15
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b83      	lsrs	r3, r0, #14
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x58>
 8000294:	038b      	lsls	r3, r1, #14
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b43      	lsrs	r3, r0, #13
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x64>
 80002a0:	034b      	lsls	r3, r1, #13
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b03      	lsrs	r3, r0, #12
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x70>
 80002ac:	030b      	lsls	r3, r1, #12
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0ac3      	lsrs	r3, r0, #11
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x7c>
 80002b8:	02cb      	lsls	r3, r1, #11
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a83      	lsrs	r3, r0, #10
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x88>
 80002c4:	028b      	lsls	r3, r1, #10
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a43      	lsrs	r3, r0, #9
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x94>
 80002d0:	024b      	lsls	r3, r1, #9
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a03      	lsrs	r3, r0, #8
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0xa0>
 80002dc:	020b      	lsls	r3, r1, #8
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	d2cd      	bcs.n	8000280 <__divsi3+0x40>
 80002e4:	09c3      	lsrs	r3, r0, #7
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xae>
 80002ea:	01cb      	lsls	r3, r1, #7
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0983      	lsrs	r3, r0, #6
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xba>
 80002f6:	018b      	lsls	r3, r1, #6
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0943      	lsrs	r3, r0, #5
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xc6>
 8000302:	014b      	lsls	r3, r1, #5
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0903      	lsrs	r3, r0, #4
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xd2>
 800030e:	010b      	lsls	r3, r1, #4
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	08c3      	lsrs	r3, r0, #3
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xde>
 800031a:	00cb      	lsls	r3, r1, #3
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	0883      	lsrs	r3, r0, #2
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xea>
 8000326:	008b      	lsls	r3, r1, #2
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0843      	lsrs	r3, r0, #1
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xf6>
 8000332:	004b      	lsls	r3, r1, #1
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	1a41      	subs	r1, r0, r1
 800033a:	d200      	bcs.n	800033e <__divsi3+0xfe>
 800033c:	4601      	mov	r1, r0
 800033e:	4152      	adcs	r2, r2
 8000340:	4610      	mov	r0, r2
 8000342:	4770      	bx	lr
 8000344:	e05d      	b.n	8000402 <__divsi3+0x1c2>
 8000346:	0fca      	lsrs	r2, r1, #31
 8000348:	d000      	beq.n	800034c <__divsi3+0x10c>
 800034a:	4249      	negs	r1, r1
 800034c:	1003      	asrs	r3, r0, #32
 800034e:	d300      	bcc.n	8000352 <__divsi3+0x112>
 8000350:	4240      	negs	r0, r0
 8000352:	4053      	eors	r3, r2
 8000354:	2200      	movs	r2, #0
 8000356:	469c      	mov	ip, r3
 8000358:	0903      	lsrs	r3, r0, #4
 800035a:	428b      	cmp	r3, r1
 800035c:	d32d      	bcc.n	80003ba <__divsi3+0x17a>
 800035e:	0a03      	lsrs	r3, r0, #8
 8000360:	428b      	cmp	r3, r1
 8000362:	d312      	bcc.n	800038a <__divsi3+0x14a>
 8000364:	22fc      	movs	r2, #252	@ 0xfc
 8000366:	0189      	lsls	r1, r1, #6
 8000368:	ba12      	rev	r2, r2
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d30c      	bcc.n	800038a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	1192      	asrs	r2, r2, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d308      	bcc.n	800038a <__divsi3+0x14a>
 8000378:	0189      	lsls	r1, r1, #6
 800037a:	1192      	asrs	r2, r2, #6
 800037c:	428b      	cmp	r3, r1
 800037e:	d304      	bcc.n	800038a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	d03a      	beq.n	80003fa <__divsi3+0x1ba>
 8000384:	1192      	asrs	r2, r2, #6
 8000386:	e000      	b.n	800038a <__divsi3+0x14a>
 8000388:	0989      	lsrs	r1, r1, #6
 800038a:	09c3      	lsrs	r3, r0, #7
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x154>
 8000390:	01cb      	lsls	r3, r1, #7
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0983      	lsrs	r3, r0, #6
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x160>
 800039c:	018b      	lsls	r3, r1, #6
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0943      	lsrs	r3, r0, #5
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x16c>
 80003a8:	014b      	lsls	r3, r1, #5
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0903      	lsrs	r3, r0, #4
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x178>
 80003b4:	010b      	lsls	r3, r1, #4
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	08c3      	lsrs	r3, r0, #3
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x184>
 80003c0:	00cb      	lsls	r3, r1, #3
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	0883      	lsrs	r3, r0, #2
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x190>
 80003cc:	008b      	lsls	r3, r1, #2
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	d2d9      	bcs.n	8000388 <__divsi3+0x148>
 80003d4:	0843      	lsrs	r3, r0, #1
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d301      	bcc.n	80003de <__divsi3+0x19e>
 80003da:	004b      	lsls	r3, r1, #1
 80003dc:	1ac0      	subs	r0, r0, r3
 80003de:	4152      	adcs	r2, r2
 80003e0:	1a41      	subs	r1, r0, r1
 80003e2:	d200      	bcs.n	80003e6 <__divsi3+0x1a6>
 80003e4:	4601      	mov	r1, r0
 80003e6:	4663      	mov	r3, ip
 80003e8:	4152      	adcs	r2, r2
 80003ea:	105b      	asrs	r3, r3, #1
 80003ec:	4610      	mov	r0, r2
 80003ee:	d301      	bcc.n	80003f4 <__divsi3+0x1b4>
 80003f0:	4240      	negs	r0, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d500      	bpl.n	80003f8 <__divsi3+0x1b8>
 80003f6:	4249      	negs	r1, r1
 80003f8:	4770      	bx	lr
 80003fa:	4663      	mov	r3, ip
 80003fc:	105b      	asrs	r3, r3, #1
 80003fe:	d300      	bcc.n	8000402 <__divsi3+0x1c2>
 8000400:	4240      	negs	r0, r0
 8000402:	b501      	push	{r0, lr}
 8000404:	2000      	movs	r0, #0
 8000406:	f000 f805 	bl	8000414 <__aeabi_idiv0>
 800040a:	bd02      	pop	{r1, pc}

0800040c <__aeabi_idivmod>:
 800040c:	2900      	cmp	r1, #0
 800040e:	d0f8      	beq.n	8000402 <__divsi3+0x1c2>
 8000410:	e716      	b.n	8000240 <__divsi3>
 8000412:	4770      	bx	lr

08000414 <__aeabi_idiv0>:
 8000414:	4770      	bx	lr
 8000416:	46c0      	nop			@ (mov r8, r8)

08000418 <clamp_i32>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static int32_t clamp_i32(int32_t x, int32_t lo, int32_t hi)
{
 8000418:	b580      	push	{r7, lr}
 800041a:	b084      	sub	sp, #16
 800041c:	af00      	add	r7, sp, #0
 800041e:	60f8      	str	r0, [r7, #12]
 8000420:	60b9      	str	r1, [r7, #8]
 8000422:	607a      	str	r2, [r7, #4]
  if (x < lo) return lo;
 8000424:	68fa      	ldr	r2, [r7, #12]
 8000426:	68bb      	ldr	r3, [r7, #8]
 8000428:	429a      	cmp	r2, r3
 800042a:	da01      	bge.n	8000430 <clamp_i32+0x18>
 800042c:	68bb      	ldr	r3, [r7, #8]
 800042e:	e006      	b.n	800043e <clamp_i32+0x26>
  if (x > hi) return hi;
 8000430:	68fa      	ldr	r2, [r7, #12]
 8000432:	687b      	ldr	r3, [r7, #4]
 8000434:	429a      	cmp	r2, r3
 8000436:	dd01      	ble.n	800043c <clamp_i32+0x24>
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	e000      	b.n	800043e <clamp_i32+0x26>
  return x;
 800043c:	68fb      	ldr	r3, [r7, #12]
}
 800043e:	0018      	movs	r0, r3
 8000440:	46bd      	mov	sp, r7
 8000442:	b004      	add	sp, #16
 8000444:	bd80      	pop	{r7, pc}
	...

08000448 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000448:	b5f0      	push	{r4, r5, r6, r7, lr}
 800044a:	b0bf      	sub	sp, #252	@ 0xfc
 800044c:	af06      	add	r7, sp, #24
  /* MCU Configuration--------------------------------------------------------*/
  HAL_Init();
 800044e:	f000 fbb2 	bl	8000bb6 <HAL_Init>
  SystemClock_Config();
 8000452:	f000 f917 	bl	8000684 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000456:	f000 f9f7 	bl	8000848 <MX_GPIO_Init>
  MX_ADC1_Init();
 800045a:	f000 f95f 	bl	800071c <MX_ADC1_Init>
  MX_USART2_UART_Init();
 800045e:	f000 f9bf 	bl	80007e0 <MX_USART2_UART_Init>

  /* USER CODE BEGIN 2 */

  // ---- Calibrate center at boot (keep joystick untouched) ----
  uint32_t sum = 0;
 8000462:	2300      	movs	r3, #0
 8000464:	22dc      	movs	r2, #220	@ 0xdc
 8000466:	18ba      	adds	r2, r7, r2
 8000468:	6013      	str	r3, [r2, #0]
  for (int i = 0; i < CALIB_SAMPLES; i++)
 800046a:	2300      	movs	r3, #0
 800046c:	22d8      	movs	r2, #216	@ 0xd8
 800046e:	18ba      	adds	r2, r7, r2
 8000470:	6013      	str	r3, [r2, #0]
 8000472:	e020      	b.n	80004b6 <main+0x6e>
  {
    HAL_ADC_Start(&hadc1);
 8000474:	4b76      	ldr	r3, [pc, #472]	@ (8000650 <main+0x208>)
 8000476:	0018      	movs	r0, r3
 8000478:	f000 ff4e 	bl	8001318 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, 10);
 800047c:	4b74      	ldr	r3, [pc, #464]	@ (8000650 <main+0x208>)
 800047e:	210a      	movs	r1, #10
 8000480:	0018      	movs	r0, r3
 8000482:	f000 ffd3 	bl	800142c <HAL_ADC_PollForConversion>
    sum += HAL_ADC_GetValue(&hadc1);
 8000486:	4b72      	ldr	r3, [pc, #456]	@ (8000650 <main+0x208>)
 8000488:	0018      	movs	r0, r3
 800048a:	f001 f85d 	bl	8001548 <HAL_ADC_GetValue>
 800048e:	0002      	movs	r2, r0
 8000490:	21dc      	movs	r1, #220	@ 0xdc
 8000492:	187b      	adds	r3, r7, r1
 8000494:	681b      	ldr	r3, [r3, #0]
 8000496:	189b      	adds	r3, r3, r2
 8000498:	187a      	adds	r2, r7, r1
 800049a:	6013      	str	r3, [r2, #0]
    HAL_ADC_Stop(&hadc1);
 800049c:	4b6c      	ldr	r3, [pc, #432]	@ (8000650 <main+0x208>)
 800049e:	0018      	movs	r0, r3
 80004a0:	f000 ff88 	bl	80013b4 <HAL_ADC_Stop>
    HAL_Delay(2);
 80004a4:	2002      	movs	r0, #2
 80004a6:	f000 fc03 	bl	8000cb0 <HAL_Delay>
  for (int i = 0; i < CALIB_SAMPLES; i++)
 80004aa:	22d8      	movs	r2, #216	@ 0xd8
 80004ac:	18bb      	adds	r3, r7, r2
 80004ae:	681b      	ldr	r3, [r3, #0]
 80004b0:	3301      	adds	r3, #1
 80004b2:	18ba      	adds	r2, r7, r2
 80004b4:	6013      	str	r3, [r2, #0]
 80004b6:	23d8      	movs	r3, #216	@ 0xd8
 80004b8:	18fb      	adds	r3, r7, r3
 80004ba:	681b      	ldr	r3, [r3, #0]
 80004bc:	2b3f      	cmp	r3, #63	@ 0x3f
 80004be:	ddd9      	ble.n	8000474 <main+0x2c>
  }
  center = sum / CALIB_SAMPLES;
 80004c0:	23dc      	movs	r3, #220	@ 0xdc
 80004c2:	18fb      	adds	r3, r7, r3
 80004c4:	681b      	ldr	r3, [r3, #0]
 80004c6:	099a      	lsrs	r2, r3, #6
 80004c8:	4b62      	ldr	r3, [pc, #392]	@ (8000654 <main+0x20c>)
 80004ca:	601a      	str	r2, [r3, #0]

  const char *hello = "HELLO\r\nHELLO\r\n";
 80004cc:	4b62      	ldr	r3, [pc, #392]	@ (8000658 <main+0x210>)
 80004ce:	24d0      	movs	r4, #208	@ 0xd0
 80004d0:	193a      	adds	r2, r7, r4
 80004d2:	6013      	str	r3, [r2, #0]
  HAL_UART_Transmit(&huart2, (uint8_t*)hello, strlen(hello), 100);
 80004d4:	193b      	adds	r3, r7, r4
 80004d6:	681b      	ldr	r3, [r3, #0]
 80004d8:	0018      	movs	r0, r3
 80004da:	f7ff fe15 	bl	8000108 <strlen>
 80004de:	0003      	movs	r3, r0
 80004e0:	b29a      	uxth	r2, r3
 80004e2:	193b      	adds	r3, r7, r4
 80004e4:	6819      	ldr	r1, [r3, #0]
 80004e6:	485d      	ldr	r0, [pc, #372]	@ (800065c <main+0x214>)
 80004e8:	2364      	movs	r3, #100	@ 0x64
 80004ea:	f002 fa9f 	bl	8002a2c <HAL_UART_Transmit>

  char bootmsg[96];
  int bootlen = snprintf(bootmsg, sizeof(bootmsg),
 80004ee:	4b59      	ldr	r3, [pc, #356]	@ (8000654 <main+0x20c>)
 80004f0:	681b      	ldr	r3, [r3, #0]
 80004f2:	4a5b      	ldr	r2, [pc, #364]	@ (8000660 <main+0x218>)
 80004f4:	2460      	movs	r4, #96	@ 0x60
 80004f6:	1938      	adds	r0, r7, r4
 80004f8:	2160      	movs	r1, #96	@ 0x60
 80004fa:	f002 feed 	bl	80032d8 <sniprintf>
 80004fe:	0003      	movs	r3, r0
 8000500:	22cc      	movs	r2, #204	@ 0xcc
 8000502:	18b9      	adds	r1, r7, r2
 8000504:	600b      	str	r3, [r1, #0]
                         "UART OK - joystick wheel mode. center=%lu\r\n", center);
  HAL_UART_Transmit(&huart2, (uint8_t*)bootmsg, bootlen, 100);
 8000506:	18bb      	adds	r3, r7, r2
 8000508:	681b      	ldr	r3, [r3, #0]
 800050a:	b29a      	uxth	r2, r3
 800050c:	1939      	adds	r1, r7, r4
 800050e:	4853      	ldr	r0, [pc, #332]	@ (800065c <main+0x214>)
 8000510:	2364      	movs	r3, #100	@ 0x64
 8000512:	f002 fa8b 	bl	8002a2c <HAL_UART_Transmit>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    // --- Trigger one ADC conversion and read it ---
    HAL_ADC_Start(&hadc1);
 8000516:	4b4e      	ldr	r3, [pc, #312]	@ (8000650 <main+0x208>)
 8000518:	0018      	movs	r0, r3
 800051a:	f000 fefd 	bl	8001318 <HAL_ADC_Start>
    if (HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK)
 800051e:	4b4c      	ldr	r3, [pc, #304]	@ (8000650 <main+0x208>)
 8000520:	210a      	movs	r1, #10
 8000522:	0018      	movs	r0, r3
 8000524:	f000 ff82 	bl	800142c <HAL_ADC_PollForConversion>
 8000528:	1e03      	subs	r3, r0, #0
 800052a:	d106      	bne.n	800053a <main+0xf2>
    {
      raw = HAL_ADC_GetValue(&hadc1);
 800052c:	4b48      	ldr	r3, [pc, #288]	@ (8000650 <main+0x208>)
 800052e:	0018      	movs	r0, r3
 8000530:	f001 f80a 	bl	8001548 <HAL_ADC_GetValue>
 8000534:	0002      	movs	r2, r0
 8000536:	4b4b      	ldr	r3, [pc, #300]	@ (8000664 <main+0x21c>)
 8000538:	601a      	str	r2, [r3, #0]
    }
    HAL_ADC_Stop(&hadc1);
 800053a:	4b45      	ldr	r3, [pc, #276]	@ (8000650 <main+0x208>)
 800053c:	0018      	movs	r0, r3
 800053e:	f000 ff39 	bl	80013b4 <HAL_ADC_Stop>

    // --- Compute steering percent (-100..+100) relative to center ---
    int32_t diff = (int32_t)raw - (int32_t)center;
 8000542:	4b48      	ldr	r3, [pc, #288]	@ (8000664 <main+0x21c>)
 8000544:	681b      	ldr	r3, [r3, #0]
 8000546:	001a      	movs	r2, r3
 8000548:	4b42      	ldr	r3, [pc, #264]	@ (8000654 <main+0x20c>)
 800054a:	681b      	ldr	r3, [r3, #0]
 800054c:	1ad3      	subs	r3, r2, r3
 800054e:	22c8      	movs	r2, #200	@ 0xc8
 8000550:	18b9      	adds	r1, r7, r2
 8000552:	600b      	str	r3, [r1, #0]
    steer_pct = (diff * 100) / 2048;          // 2048 = half-scale for 12-bit
 8000554:	18bb      	adds	r3, r7, r2
 8000556:	681b      	ldr	r3, [r3, #0]
 8000558:	2264      	movs	r2, #100	@ 0x64
 800055a:	4353      	muls	r3, r2
 800055c:	2b00      	cmp	r3, #0
 800055e:	da02      	bge.n	8000566 <main+0x11e>
 8000560:	4a41      	ldr	r2, [pc, #260]	@ (8000668 <main+0x220>)
 8000562:	4694      	mov	ip, r2
 8000564:	4463      	add	r3, ip
 8000566:	12db      	asrs	r3, r3, #11
 8000568:	001a      	movs	r2, r3
 800056a:	4b40      	ldr	r3, [pc, #256]	@ (800066c <main+0x224>)
 800056c:	601a      	str	r2, [r3, #0]
    steer_pct = clamp_i32(steer_pct, -100, 100);
 800056e:	4b3f      	ldr	r3, [pc, #252]	@ (800066c <main+0x224>)
 8000570:	681b      	ldr	r3, [r3, #0]
 8000572:	2264      	movs	r2, #100	@ 0x64
 8000574:	4251      	negs	r1, r2
 8000576:	2264      	movs	r2, #100	@ 0x64
 8000578:	0018      	movs	r0, r3
 800057a:	f7ff ff4d 	bl	8000418 <clamp_i32>
 800057e:	0002      	movs	r2, r0
 8000580:	4b3a      	ldr	r3, [pc, #232]	@ (800066c <main+0x224>)
 8000582:	601a      	str	r2, [r3, #0]

    // --- Deadzone ---
    if (steer_pct > -DEADZONE_PCT && steer_pct < DEADZONE_PCT)
 8000584:	4b39      	ldr	r3, [pc, #228]	@ (800066c <main+0x224>)
 8000586:	681b      	ldr	r3, [r3, #0]
 8000588:	3304      	adds	r3, #4
 800058a:	db06      	blt.n	800059a <main+0x152>
 800058c:	4b37      	ldr	r3, [pc, #220]	@ (800066c <main+0x224>)
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	2b04      	cmp	r3, #4
 8000592:	dc02      	bgt.n	800059a <main+0x152>
      steer_pct = 0;
 8000594:	4b35      	ldr	r3, [pc, #212]	@ (800066c <main+0x224>)
 8000596:	2200      	movs	r2, #0
 8000598:	601a      	str	r2, [r3, #0]
    // --- Optional smoothing (uncomment to use) ---
    // steer_filt = (steer_filt * 7 + steer_pct) / 8;
    // steer_pct = steer_filt;

    // --- Map to degrees ---
    angle_deg = (steer_pct * MAX_ANGLE_DEG) / 100;
 800059a:	4b34      	ldr	r3, [pc, #208]	@ (800066c <main+0x224>)
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	225a      	movs	r2, #90	@ 0x5a
 80005a0:	4353      	muls	r3, r2
 80005a2:	2164      	movs	r1, #100	@ 0x64
 80005a4:	0018      	movs	r0, r3
 80005a6:	f7ff fe4b 	bl	8000240 <__divsi3>
 80005aa:	0003      	movs	r3, r0
 80005ac:	001a      	movs	r2, r3
 80005ae:	4b30      	ldr	r3, [pc, #192]	@ (8000670 <main+0x228>)
 80005b0:	601a      	str	r2, [r3, #0]

    // --- Button (SW on PA1, pull-up, pressed = LOW) ---
    int btn = (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1) == GPIO_PIN_RESET) ? 1 : 0;
 80005b2:	23a0      	movs	r3, #160	@ 0xa0
 80005b4:	05db      	lsls	r3, r3, #23
 80005b6:	2102      	movs	r1, #2
 80005b8:	0018      	movs	r0, r3
 80005ba:	f001 fcdf 	bl	8001f7c <HAL_GPIO_ReadPin>
 80005be:	0003      	movs	r3, r0
 80005c0:	425a      	negs	r2, r3
 80005c2:	4153      	adcs	r3, r2
 80005c4:	b2db      	uxtb	r3, r3
 80005c6:	22c4      	movs	r2, #196	@ 0xc4
 80005c8:	18ba      	adds	r2, r7, r2
 80005ca:	6013      	str	r3, [r2, #0]

    // --- Direction label ---
    const char *dir = "CENTER";
 80005cc:	4b29      	ldr	r3, [pc, #164]	@ (8000674 <main+0x22c>)
 80005ce:	22d4      	movs	r2, #212	@ 0xd4
 80005d0:	18b9      	adds	r1, r7, r2
 80005d2:	600b      	str	r3, [r1, #0]
    if (steer_pct < 0) dir = "LEFT";
 80005d4:	4b25      	ldr	r3, [pc, #148]	@ (800066c <main+0x224>)
 80005d6:	681b      	ldr	r3, [r3, #0]
 80005d8:	2b00      	cmp	r3, #0
 80005da:	da03      	bge.n	80005e4 <main+0x19c>
 80005dc:	4b26      	ldr	r3, [pc, #152]	@ (8000678 <main+0x230>)
 80005de:	18ba      	adds	r2, r7, r2
 80005e0:	6013      	str	r3, [r2, #0]
 80005e2:	e007      	b.n	80005f4 <main+0x1ac>
    else if (steer_pct > 0) dir = "RIGHT";
 80005e4:	4b21      	ldr	r3, [pc, #132]	@ (800066c <main+0x224>)
 80005e6:	681b      	ldr	r3, [r3, #0]
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	dd03      	ble.n	80005f4 <main+0x1ac>
 80005ec:	4b23      	ldr	r3, [pc, #140]	@ (800067c <main+0x234>)
 80005ee:	22d4      	movs	r2, #212	@ 0xd4
 80005f0:	18ba      	adds	r2, r7, r2
 80005f2:	6013      	str	r3, [r2, #0]

    // --- Print everything ---
    char msg[96];
    int len = snprintf(msg, sizeof(msg),
 80005f4:	4b1b      	ldr	r3, [pc, #108]	@ (8000664 <main+0x21c>)
 80005f6:	681e      	ldr	r6, [r3, #0]
 80005f8:	4b16      	ldr	r3, [pc, #88]	@ (8000654 <main+0x20c>)
 80005fa:	681a      	ldr	r2, [r3, #0]
 80005fc:	4b1b      	ldr	r3, [pc, #108]	@ (800066c <main+0x224>)
 80005fe:	6819      	ldr	r1, [r3, #0]
 8000600:	4b1b      	ldr	r3, [pc, #108]	@ (8000670 <main+0x228>)
 8000602:	681b      	ldr	r3, [r3, #0]
                       "raw=%lu center=%lu steer=%ld%% %s %lddeg BTN=%d\r\n",
                       raw, center, (long)steer_pct, dir, (long)abs(angle_deg), btn);
 8000604:	17d8      	asrs	r0, r3, #31
 8000606:	181b      	adds	r3, r3, r0
 8000608:	4043      	eors	r3, r0
    int len = snprintf(msg, sizeof(msg),
 800060a:	4d1d      	ldr	r5, [pc, #116]	@ (8000680 <main+0x238>)
 800060c:	003c      	movs	r4, r7
 800060e:	20c4      	movs	r0, #196	@ 0xc4
 8000610:	1838      	adds	r0, r7, r0
 8000612:	6800      	ldr	r0, [r0, #0]
 8000614:	9004      	str	r0, [sp, #16]
 8000616:	9303      	str	r3, [sp, #12]
 8000618:	23d4      	movs	r3, #212	@ 0xd4
 800061a:	18fb      	adds	r3, r7, r3
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	9302      	str	r3, [sp, #8]
 8000620:	9101      	str	r1, [sp, #4]
 8000622:	9200      	str	r2, [sp, #0]
 8000624:	0033      	movs	r3, r6
 8000626:	002a      	movs	r2, r5
 8000628:	2160      	movs	r1, #96	@ 0x60
 800062a:	0020      	movs	r0, r4
 800062c:	f002 fe54 	bl	80032d8 <sniprintf>
 8000630:	0003      	movs	r3, r0
 8000632:	22c0      	movs	r2, #192	@ 0xc0
 8000634:	18b9      	adds	r1, r7, r2
 8000636:	600b      	str	r3, [r1, #0]

    HAL_UART_Transmit(&huart2, (uint8_t*)msg, len, 50);
 8000638:	18bb      	adds	r3, r7, r2
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	b29a      	uxth	r2, r3
 800063e:	0039      	movs	r1, r7
 8000640:	4806      	ldr	r0, [pc, #24]	@ (800065c <main+0x214>)
 8000642:	2332      	movs	r3, #50	@ 0x32
 8000644:	f002 f9f2 	bl	8002a2c <HAL_UART_Transmit>

    HAL_Delay(20);
 8000648:	2014      	movs	r0, #20
 800064a:	f000 fb31 	bl	8000cb0 <HAL_Delay>
  {
 800064e:	e762      	b.n	8000516 <main+0xce>
 8000650:	2000007c 	.word	0x2000007c
 8000654:	20000000 	.word	0x20000000
 8000658:	08003c50 	.word	0x08003c50
 800065c:	200000e0 	.word	0x200000e0
 8000660:	08003c60 	.word	0x08003c60
 8000664:	20000174 	.word	0x20000174
 8000668:	000007ff 	.word	0x000007ff
 800066c:	20000178 	.word	0x20000178
 8000670:	2000017c 	.word	0x2000017c
 8000674:	08003c8c 	.word	0x08003c8c
 8000678:	08003c94 	.word	0x08003c94
 800067c:	08003c9c 	.word	0x08003c9c
 8000680:	08003ca4 	.word	0x08003ca4

08000684 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000684:	b590      	push	{r4, r7, lr}
 8000686:	b08f      	sub	sp, #60	@ 0x3c
 8000688:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800068a:	2418      	movs	r4, #24
 800068c:	193b      	adds	r3, r7, r4
 800068e:	0018      	movs	r0, r3
 8000690:	2320      	movs	r3, #32
 8000692:	001a      	movs	r2, r3
 8000694:	2100      	movs	r1, #0
 8000696:	f002 fe55 	bl	8003344 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800069a:	1d3b      	adds	r3, r7, #4
 800069c:	0018      	movs	r0, r3
 800069e:	2314      	movs	r3, #20
 80006a0:	001a      	movs	r2, r3
 80006a2:	2100      	movs	r1, #0
 80006a4:	f002 fe4e 	bl	8003344 <memset>

  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_0);
 80006a8:	4b1b      	ldr	r3, [pc, #108]	@ (8000718 <SystemClock_Config+0x94>)
 80006aa:	681a      	ldr	r2, [r3, #0]
 80006ac:	4b1a      	ldr	r3, [pc, #104]	@ (8000718 <SystemClock_Config+0x94>)
 80006ae:	2107      	movs	r1, #7
 80006b0:	438a      	bics	r2, r1
 80006b2:	601a      	str	r2, [r3, #0]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006b4:	193b      	adds	r3, r7, r4
 80006b6:	2202      	movs	r2, #2
 80006b8:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006ba:	193b      	adds	r3, r7, r4
 80006bc:	2280      	movs	r2, #128	@ 0x80
 80006be:	0052      	lsls	r2, r2, #1
 80006c0:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV4;
 80006c2:	193b      	adds	r3, r7, r4
 80006c4:	2280      	movs	r2, #128	@ 0x80
 80006c6:	0152      	lsls	r2, r2, #5
 80006c8:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006ca:	193b      	adds	r3, r7, r4
 80006cc:	2240      	movs	r2, #64	@ 0x40
 80006ce:	615a      	str	r2, [r3, #20]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006d0:	193b      	adds	r3, r7, r4
 80006d2:	0018      	movs	r0, r3
 80006d4:	f001 fc8c 	bl	8001ff0 <HAL_RCC_OscConfig>
 80006d8:	1e03      	subs	r3, r0, #0
 80006da:	d001      	beq.n	80006e0 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 80006dc:	f000 f918 	bl	8000910 <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006e0:	1d3b      	adds	r3, r7, #4
 80006e2:	2207      	movs	r2, #7
 80006e4:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80006e6:	1d3b      	adds	r3, r7, #4
 80006e8:	2200      	movs	r2, #0
 80006ea:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80006ec:	1d3b      	adds	r3, r7, #4
 80006ee:	2200      	movs	r2, #0
 80006f0:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80006f2:	1d3b      	adds	r3, r7, #4
 80006f4:	2200      	movs	r2, #0
 80006f6:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80006f8:	1d3b      	adds	r3, r7, #4
 80006fa:	2200      	movs	r2, #0
 80006fc:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006fe:	1d3b      	adds	r3, r7, #4
 8000700:	2100      	movs	r1, #0
 8000702:	0018      	movs	r0, r3
 8000704:	f001 fe9a 	bl	800243c <HAL_RCC_ClockConfig>
 8000708:	1e03      	subs	r3, r0, #0
 800070a:	d001      	beq.n	8000710 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 800070c:	f000 f900 	bl	8000910 <Error_Handler>
  }
}
 8000710:	46c0      	nop			@ (mov r8, r8)
 8000712:	46bd      	mov	sp, r7
 8000714:	b00f      	add	sp, #60	@ 0x3c
 8000716:	bd90      	pop	{r4, r7, pc}
 8000718:	40022000 	.word	0x40022000

0800071c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b084      	sub	sp, #16
 8000720:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8000722:	1d3b      	adds	r3, r7, #4
 8000724:	0018      	movs	r0, r3
 8000726:	230c      	movs	r3, #12
 8000728:	001a      	movs	r2, r3
 800072a:	2100      	movs	r1, #0
 800072c:	f002 fe0a 	bl	8003344 <memset>

  hadc1.Instance = ADC1;
 8000730:	4b29      	ldr	r3, [pc, #164]	@ (80007d8 <MX_ADC1_Init+0xbc>)
 8000732:	4a2a      	ldr	r2, [pc, #168]	@ (80007dc <MX_ADC1_Init+0xc0>)
 8000734:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8000736:	4b28      	ldr	r3, [pc, #160]	@ (80007d8 <MX_ADC1_Init+0xbc>)
 8000738:	22c0      	movs	r2, #192	@ 0xc0
 800073a:	0612      	lsls	r2, r2, #24
 800073c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800073e:	4b26      	ldr	r3, [pc, #152]	@ (80007d8 <MX_ADC1_Init+0xbc>)
 8000740:	2200      	movs	r2, #0
 8000742:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000744:	4b24      	ldr	r3, [pc, #144]	@ (80007d8 <MX_ADC1_Init+0xbc>)
 8000746:	2200      	movs	r2, #0
 8000748:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_SEQ_FIXED;
 800074a:	4b23      	ldr	r3, [pc, #140]	@ (80007d8 <MX_ADC1_Init+0xbc>)
 800074c:	2280      	movs	r2, #128	@ 0x80
 800074e:	0612      	lsls	r2, r2, #24
 8000750:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000752:	4b21      	ldr	r3, [pc, #132]	@ (80007d8 <MX_ADC1_Init+0xbc>)
 8000754:	2204      	movs	r2, #4
 8000756:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000758:	4b1f      	ldr	r3, [pc, #124]	@ (80007d8 <MX_ADC1_Init+0xbc>)
 800075a:	2200      	movs	r2, #0
 800075c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 800075e:	4b1e      	ldr	r3, [pc, #120]	@ (80007d8 <MX_ADC1_Init+0xbc>)
 8000760:	2200      	movs	r2, #0
 8000762:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000764:	4b1c      	ldr	r3, [pc, #112]	@ (80007d8 <MX_ADC1_Init+0xbc>)
 8000766:	2201      	movs	r2, #1
 8000768:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 800076a:	4b1b      	ldr	r3, [pc, #108]	@ (80007d8 <MX_ADC1_Init+0xbc>)
 800076c:	2201      	movs	r2, #1
 800076e:	61da      	str	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000770:	4b19      	ldr	r3, [pc, #100]	@ (80007d8 <MX_ADC1_Init+0xbc>)
 8000772:	2200      	movs	r2, #0
 8000774:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000776:	4b18      	ldr	r3, [pc, #96]	@ (80007d8 <MX_ADC1_Init+0xbc>)
 8000778:	2200      	movs	r2, #0
 800077a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800077c:	4b16      	ldr	r3, [pc, #88]	@ (80007d8 <MX_ADC1_Init+0xbc>)
 800077e:	222c      	movs	r2, #44	@ 0x2c
 8000780:	2100      	movs	r1, #0
 8000782:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000784:	4b14      	ldr	r3, [pc, #80]	@ (80007d8 <MX_ADC1_Init+0xbc>)
 8000786:	2200      	movs	r2, #0
 8000788:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_12CYCLES_5;
 800078a:	4b13      	ldr	r3, [pc, #76]	@ (80007d8 <MX_ADC1_Init+0xbc>)
 800078c:	2203      	movs	r2, #3
 800078e:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000790:	4b11      	ldr	r3, [pc, #68]	@ (80007d8 <MX_ADC1_Init+0xbc>)
 8000792:	223c      	movs	r2, #60	@ 0x3c
 8000794:	2100      	movs	r1, #0
 8000796:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000798:	4b0f      	ldr	r3, [pc, #60]	@ (80007d8 <MX_ADC1_Init+0xbc>)
 800079a:	2200      	movs	r2, #0
 800079c:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800079e:	4b0e      	ldr	r3, [pc, #56]	@ (80007d8 <MX_ADC1_Init+0xbc>)
 80007a0:	0018      	movs	r0, r3
 80007a2:	f000 fc13 	bl	8000fcc <HAL_ADC_Init>
 80007a6:	1e03      	subs	r3, r0, #0
 80007a8:	d001      	beq.n	80007ae <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 80007aa:	f000 f8b1 	bl	8000910 <Error_Handler>
  }

  sConfig.Channel = ADC_CHANNEL_0;
 80007ae:	1d3b      	adds	r3, r7, #4
 80007b0:	2201      	movs	r2, #1
 80007b2:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80007b4:	1d3b      	adds	r3, r7, #4
 80007b6:	2201      	movs	r2, #1
 80007b8:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007ba:	1d3a      	adds	r2, r7, #4
 80007bc:	4b06      	ldr	r3, [pc, #24]	@ (80007d8 <MX_ADC1_Init+0xbc>)
 80007be:	0011      	movs	r1, r2
 80007c0:	0018      	movs	r0, r3
 80007c2:	f000 fecd 	bl	8001560 <HAL_ADC_ConfigChannel>
 80007c6:	1e03      	subs	r3, r0, #0
 80007c8:	d001      	beq.n	80007ce <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80007ca:	f000 f8a1 	bl	8000910 <Error_Handler>
  }
}
 80007ce:	46c0      	nop			@ (mov r8, r8)
 80007d0:	46bd      	mov	sp, r7
 80007d2:	b004      	add	sp, #16
 80007d4:	bd80      	pop	{r7, pc}
 80007d6:	46c0      	nop			@ (mov r8, r8)
 80007d8:	2000007c 	.word	0x2000007c
 80007dc:	40012400 	.word	0x40012400

080007e0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	af00      	add	r7, sp, #0
  huart2.Instance = USART2;
 80007e4:	4b16      	ldr	r3, [pc, #88]	@ (8000840 <MX_USART2_UART_Init+0x60>)
 80007e6:	4a17      	ldr	r2, [pc, #92]	@ (8000844 <MX_USART2_UART_Init+0x64>)
 80007e8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007ea:	4b15      	ldr	r3, [pc, #84]	@ (8000840 <MX_USART2_UART_Init+0x60>)
 80007ec:	22e1      	movs	r2, #225	@ 0xe1
 80007ee:	0252      	lsls	r2, r2, #9
 80007f0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007f2:	4b13      	ldr	r3, [pc, #76]	@ (8000840 <MX_USART2_UART_Init+0x60>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007f8:	4b11      	ldr	r3, [pc, #68]	@ (8000840 <MX_USART2_UART_Init+0x60>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007fe:	4b10      	ldr	r3, [pc, #64]	@ (8000840 <MX_USART2_UART_Init+0x60>)
 8000800:	2200      	movs	r2, #0
 8000802:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000804:	4b0e      	ldr	r3, [pc, #56]	@ (8000840 <MX_USART2_UART_Init+0x60>)
 8000806:	220c      	movs	r2, #12
 8000808:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800080a:	4b0d      	ldr	r3, [pc, #52]	@ (8000840 <MX_USART2_UART_Init+0x60>)
 800080c:	2200      	movs	r2, #0
 800080e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000810:	4b0b      	ldr	r3, [pc, #44]	@ (8000840 <MX_USART2_UART_Init+0x60>)
 8000812:	2200      	movs	r2, #0
 8000814:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000816:	4b0a      	ldr	r3, [pc, #40]	@ (8000840 <MX_USART2_UART_Init+0x60>)
 8000818:	2200      	movs	r2, #0
 800081a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800081c:	4b08      	ldr	r3, [pc, #32]	@ (8000840 <MX_USART2_UART_Init+0x60>)
 800081e:	2200      	movs	r2, #0
 8000820:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000822:	4b07      	ldr	r3, [pc, #28]	@ (8000840 <MX_USART2_UART_Init+0x60>)
 8000824:	2200      	movs	r2, #0
 8000826:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000828:	4b05      	ldr	r3, [pc, #20]	@ (8000840 <MX_USART2_UART_Init+0x60>)
 800082a:	0018      	movs	r0, r3
 800082c:	f002 f8a8 	bl	8002980 <HAL_UART_Init>
 8000830:	1e03      	subs	r3, r0, #0
 8000832:	d001      	beq.n	8000838 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000834:	f000 f86c 	bl	8000910 <Error_Handler>
  }
}
 8000838:	46c0      	nop			@ (mov r8, r8)
 800083a:	46bd      	mov	sp, r7
 800083c:	bd80      	pop	{r7, pc}
 800083e:	46c0      	nop			@ (mov r8, r8)
 8000840:	200000e0 	.word	0x200000e0
 8000844:	40004400 	.word	0x40004400

08000848 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000848:	b590      	push	{r4, r7, lr}
 800084a:	b089      	sub	sp, #36	@ 0x24
 800084c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800084e:	240c      	movs	r4, #12
 8000850:	193b      	adds	r3, r7, r4
 8000852:	0018      	movs	r0, r3
 8000854:	2314      	movs	r3, #20
 8000856:	001a      	movs	r2, r3
 8000858:	2100      	movs	r1, #0
 800085a:	f002 fd73 	bl	8003344 <memset>

  __HAL_RCC_GPIOA_CLK_ENABLE();
 800085e:	4b2a      	ldr	r3, [pc, #168]	@ (8000908 <MX_GPIO_Init+0xc0>)
 8000860:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000862:	4b29      	ldr	r3, [pc, #164]	@ (8000908 <MX_GPIO_Init+0xc0>)
 8000864:	2101      	movs	r1, #1
 8000866:	430a      	orrs	r2, r1
 8000868:	635a      	str	r2, [r3, #52]	@ 0x34
 800086a:	4b27      	ldr	r3, [pc, #156]	@ (8000908 <MX_GPIO_Init+0xc0>)
 800086c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800086e:	2201      	movs	r2, #1
 8000870:	4013      	ands	r3, r2
 8000872:	60bb      	str	r3, [r7, #8]
 8000874:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000876:	4b24      	ldr	r3, [pc, #144]	@ (8000908 <MX_GPIO_Init+0xc0>)
 8000878:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800087a:	4b23      	ldr	r3, [pc, #140]	@ (8000908 <MX_GPIO_Init+0xc0>)
 800087c:	2108      	movs	r1, #8
 800087e:	430a      	orrs	r2, r1
 8000880:	635a      	str	r2, [r3, #52]	@ 0x34
 8000882:	4b21      	ldr	r3, [pc, #132]	@ (8000908 <MX_GPIO_Init+0xc0>)
 8000884:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000886:	2208      	movs	r2, #8
 8000888:	4013      	ands	r3, r2
 800088a:	607b      	str	r3, [r7, #4]
 800088c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 800088e:	23a0      	movs	r3, #160	@ 0xa0
 8000890:	05db      	lsls	r3, r3, #23
 8000892:	2200      	movs	r2, #0
 8000894:	2120      	movs	r1, #32
 8000896:	0018      	movs	r0, r3
 8000898:	f001 fb8d 	bl	8001fb6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA1 (Joystick SW) */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 800089c:	193b      	adds	r3, r7, r4
 800089e:	2202      	movs	r2, #2
 80008a0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008a2:	193b      	adds	r3, r7, r4
 80008a4:	2200      	movs	r2, #0
 80008a6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008a8:	193b      	adds	r3, r7, r4
 80008aa:	2201      	movs	r2, #1
 80008ac:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008ae:	193a      	adds	r2, r7, r4
 80008b0:	23a0      	movs	r3, #160	@ 0xa0
 80008b2:	05db      	lsls	r3, r3, #23
 80008b4:	0011      	movs	r1, r2
 80008b6:	0018      	movs	r0, r3
 80008b8:	f001 f9ee 	bl	8001c98 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 (LED) */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80008bc:	193b      	adds	r3, r7, r4
 80008be:	2220      	movs	r2, #32
 80008c0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008c2:	193b      	adds	r3, r7, r4
 80008c4:	2201      	movs	r2, #1
 80008c6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c8:	193b      	adds	r3, r7, r4
 80008ca:	2200      	movs	r2, #0
 80008cc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ce:	193b      	adds	r3, r7, r4
 80008d0:	2200      	movs	r2, #0
 80008d2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008d4:	193a      	adds	r2, r7, r4
 80008d6:	23a0      	movs	r3, #160	@ 0xa0
 80008d8:	05db      	lsls	r3, r3, #23
 80008da:	0011      	movs	r1, r2
 80008dc:	0018      	movs	r0, r3
 80008de:	f001 f9db 	bl	8001c98 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 (as in your project) */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80008e2:	193b      	adds	r3, r7, r4
 80008e4:	2204      	movs	r2, #4
 80008e6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008e8:	193b      	adds	r3, r7, r4
 80008ea:	2200      	movs	r2, #0
 80008ec:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008ee:	193b      	adds	r3, r7, r4
 80008f0:	2201      	movs	r2, #1
 80008f2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008f4:	193b      	adds	r3, r7, r4
 80008f6:	4a05      	ldr	r2, [pc, #20]	@ (800090c <MX_GPIO_Init+0xc4>)
 80008f8:	0019      	movs	r1, r3
 80008fa:	0010      	movs	r0, r2
 80008fc:	f001 f9cc 	bl	8001c98 <HAL_GPIO_Init>
}
 8000900:	46c0      	nop			@ (mov r8, r8)
 8000902:	46bd      	mov	sp, r7
 8000904:	b009      	add	sp, #36	@ 0x24
 8000906:	bd90      	pop	{r4, r7, pc}
 8000908:	40021000 	.word	0x40021000
 800090c:	50000c00 	.word	0x50000c00

08000910 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000914:	b672      	cpsid	i
}
 8000916:	46c0      	nop			@ (mov r8, r8)
  __disable_irq();
  while (1)
 8000918:	46c0      	nop			@ (mov r8, r8)
 800091a:	e7fd      	b.n	8000918 <Error_Handler+0x8>

0800091c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b082      	sub	sp, #8
 8000920:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000922:	4b0f      	ldr	r3, [pc, #60]	@ (8000960 <HAL_MspInit+0x44>)
 8000924:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000926:	4b0e      	ldr	r3, [pc, #56]	@ (8000960 <HAL_MspInit+0x44>)
 8000928:	2101      	movs	r1, #1
 800092a:	430a      	orrs	r2, r1
 800092c:	641a      	str	r2, [r3, #64]	@ 0x40
 800092e:	4b0c      	ldr	r3, [pc, #48]	@ (8000960 <HAL_MspInit+0x44>)
 8000930:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000932:	2201      	movs	r2, #1
 8000934:	4013      	ands	r3, r2
 8000936:	607b      	str	r3, [r7, #4]
 8000938:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800093a:	4b09      	ldr	r3, [pc, #36]	@ (8000960 <HAL_MspInit+0x44>)
 800093c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800093e:	4b08      	ldr	r3, [pc, #32]	@ (8000960 <HAL_MspInit+0x44>)
 8000940:	2180      	movs	r1, #128	@ 0x80
 8000942:	0549      	lsls	r1, r1, #21
 8000944:	430a      	orrs	r2, r1
 8000946:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000948:	4b05      	ldr	r3, [pc, #20]	@ (8000960 <HAL_MspInit+0x44>)
 800094a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800094c:	2380      	movs	r3, #128	@ 0x80
 800094e:	055b      	lsls	r3, r3, #21
 8000950:	4013      	ands	r3, r2
 8000952:	603b      	str	r3, [r7, #0]
 8000954:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000956:	46c0      	nop			@ (mov r8, r8)
 8000958:	46bd      	mov	sp, r7
 800095a:	b002      	add	sp, #8
 800095c:	bd80      	pop	{r7, pc}
 800095e:	46c0      	nop			@ (mov r8, r8)
 8000960:	40021000 	.word	0x40021000

08000964 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000964:	b590      	push	{r4, r7, lr}
 8000966:	b093      	sub	sp, #76	@ 0x4c
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800096c:	2334      	movs	r3, #52	@ 0x34
 800096e:	18fb      	adds	r3, r7, r3
 8000970:	0018      	movs	r0, r3
 8000972:	2314      	movs	r3, #20
 8000974:	001a      	movs	r2, r3
 8000976:	2100      	movs	r1, #0
 8000978:	f002 fce4 	bl	8003344 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800097c:	2414      	movs	r4, #20
 800097e:	193b      	adds	r3, r7, r4
 8000980:	0018      	movs	r0, r3
 8000982:	2320      	movs	r3, #32
 8000984:	001a      	movs	r2, r3
 8000986:	2100      	movs	r1, #0
 8000988:	f002 fcdc 	bl	8003344 <memset>
  if(hadc->Instance==ADC1)
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	4a1f      	ldr	r2, [pc, #124]	@ (8000a10 <HAL_ADC_MspInit+0xac>)
 8000992:	4293      	cmp	r3, r2
 8000994:	d138      	bne.n	8000a08 <HAL_ADC_MspInit+0xa4>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000996:	193b      	adds	r3, r7, r4
 8000998:	2220      	movs	r2, #32
 800099a:	601a      	str	r2, [r3, #0]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 800099c:	193b      	adds	r3, r7, r4
 800099e:	2200      	movs	r2, #0
 80009a0:	619a      	str	r2, [r3, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80009a2:	193b      	adds	r3, r7, r4
 80009a4:	0018      	movs	r0, r3
 80009a6:	f001 feef 	bl	8002788 <HAL_RCCEx_PeriphCLKConfig>
 80009aa:	1e03      	subs	r3, r0, #0
 80009ac:	d001      	beq.n	80009b2 <HAL_ADC_MspInit+0x4e>
    {
      Error_Handler();
 80009ae:	f7ff ffaf 	bl	8000910 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80009b2:	4b18      	ldr	r3, [pc, #96]	@ (8000a14 <HAL_ADC_MspInit+0xb0>)
 80009b4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80009b6:	4b17      	ldr	r3, [pc, #92]	@ (8000a14 <HAL_ADC_MspInit+0xb0>)
 80009b8:	2180      	movs	r1, #128	@ 0x80
 80009ba:	0349      	lsls	r1, r1, #13
 80009bc:	430a      	orrs	r2, r1
 80009be:	641a      	str	r2, [r3, #64]	@ 0x40
 80009c0:	4b14      	ldr	r3, [pc, #80]	@ (8000a14 <HAL_ADC_MspInit+0xb0>)
 80009c2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80009c4:	2380      	movs	r3, #128	@ 0x80
 80009c6:	035b      	lsls	r3, r3, #13
 80009c8:	4013      	ands	r3, r2
 80009ca:	613b      	str	r3, [r7, #16]
 80009cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ce:	4b11      	ldr	r3, [pc, #68]	@ (8000a14 <HAL_ADC_MspInit+0xb0>)
 80009d0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80009d2:	4b10      	ldr	r3, [pc, #64]	@ (8000a14 <HAL_ADC_MspInit+0xb0>)
 80009d4:	2101      	movs	r1, #1
 80009d6:	430a      	orrs	r2, r1
 80009d8:	635a      	str	r2, [r3, #52]	@ 0x34
 80009da:	4b0e      	ldr	r3, [pc, #56]	@ (8000a14 <HAL_ADC_MspInit+0xb0>)
 80009dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80009de:	2201      	movs	r2, #1
 80009e0:	4013      	ands	r3, r2
 80009e2:	60fb      	str	r3, [r7, #12]
 80009e4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80009e6:	2134      	movs	r1, #52	@ 0x34
 80009e8:	187b      	adds	r3, r7, r1
 80009ea:	2201      	movs	r2, #1
 80009ec:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80009ee:	187b      	adds	r3, r7, r1
 80009f0:	2203      	movs	r2, #3
 80009f2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f4:	187b      	adds	r3, r7, r1
 80009f6:	2200      	movs	r2, #0
 80009f8:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009fa:	187a      	adds	r2, r7, r1
 80009fc:	23a0      	movs	r3, #160	@ 0xa0
 80009fe:	05db      	lsls	r3, r3, #23
 8000a00:	0011      	movs	r1, r2
 8000a02:	0018      	movs	r0, r3
 8000a04:	f001 f948 	bl	8001c98 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000a08:	46c0      	nop			@ (mov r8, r8)
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	b013      	add	sp, #76	@ 0x4c
 8000a0e:	bd90      	pop	{r4, r7, pc}
 8000a10:	40012400 	.word	0x40012400
 8000a14:	40021000 	.word	0x40021000

08000a18 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a18:	b590      	push	{r4, r7, lr}
 8000a1a:	b08b      	sub	sp, #44	@ 0x2c
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a20:	2414      	movs	r4, #20
 8000a22:	193b      	adds	r3, r7, r4
 8000a24:	0018      	movs	r0, r3
 8000a26:	2314      	movs	r3, #20
 8000a28:	001a      	movs	r2, r3
 8000a2a:	2100      	movs	r1, #0
 8000a2c:	f002 fc8a 	bl	8003344 <memset>
  if(huart->Instance==USART2)
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	4a1b      	ldr	r2, [pc, #108]	@ (8000aa4 <HAL_UART_MspInit+0x8c>)
 8000a36:	4293      	cmp	r3, r2
 8000a38:	d130      	bne.n	8000a9c <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a3a:	4b1b      	ldr	r3, [pc, #108]	@ (8000aa8 <HAL_UART_MspInit+0x90>)
 8000a3c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000a3e:	4b1a      	ldr	r3, [pc, #104]	@ (8000aa8 <HAL_UART_MspInit+0x90>)
 8000a40:	2180      	movs	r1, #128	@ 0x80
 8000a42:	0289      	lsls	r1, r1, #10
 8000a44:	430a      	orrs	r2, r1
 8000a46:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000a48:	4b17      	ldr	r3, [pc, #92]	@ (8000aa8 <HAL_UART_MspInit+0x90>)
 8000a4a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000a4c:	2380      	movs	r3, #128	@ 0x80
 8000a4e:	029b      	lsls	r3, r3, #10
 8000a50:	4013      	ands	r3, r2
 8000a52:	613b      	str	r3, [r7, #16]
 8000a54:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a56:	4b14      	ldr	r3, [pc, #80]	@ (8000aa8 <HAL_UART_MspInit+0x90>)
 8000a58:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000a5a:	4b13      	ldr	r3, [pc, #76]	@ (8000aa8 <HAL_UART_MspInit+0x90>)
 8000a5c:	2101      	movs	r1, #1
 8000a5e:	430a      	orrs	r2, r1
 8000a60:	635a      	str	r2, [r3, #52]	@ 0x34
 8000a62:	4b11      	ldr	r3, [pc, #68]	@ (8000aa8 <HAL_UART_MspInit+0x90>)
 8000a64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000a66:	2201      	movs	r2, #1
 8000a68:	4013      	ands	r3, r2
 8000a6a:	60fb      	str	r3, [r7, #12]
 8000a6c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000a6e:	0021      	movs	r1, r4
 8000a70:	187b      	adds	r3, r7, r1
 8000a72:	220c      	movs	r2, #12
 8000a74:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a76:	187b      	adds	r3, r7, r1
 8000a78:	2202      	movs	r2, #2
 8000a7a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a7c:	187b      	adds	r3, r7, r1
 8000a7e:	2200      	movs	r2, #0
 8000a80:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a82:	187b      	adds	r3, r7, r1
 8000a84:	2200      	movs	r2, #0
 8000a86:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000a88:	187b      	adds	r3, r7, r1
 8000a8a:	2201      	movs	r2, #1
 8000a8c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a8e:	187a      	adds	r2, r7, r1
 8000a90:	23a0      	movs	r3, #160	@ 0xa0
 8000a92:	05db      	lsls	r3, r3, #23
 8000a94:	0011      	movs	r1, r2
 8000a96:	0018      	movs	r0, r3
 8000a98:	f001 f8fe 	bl	8001c98 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000a9c:	46c0      	nop			@ (mov r8, r8)
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	b00b      	add	sp, #44	@ 0x2c
 8000aa2:	bd90      	pop	{r4, r7, pc}
 8000aa4:	40004400 	.word	0x40004400
 8000aa8:	40021000 	.word	0x40021000

08000aac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ab0:	46c0      	nop			@ (mov r8, r8)
 8000ab2:	e7fd      	b.n	8000ab0 <NMI_Handler+0x4>

08000ab4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ab8:	46c0      	nop			@ (mov r8, r8)
 8000aba:	e7fd      	b.n	8000ab8 <HardFault_Handler+0x4>

08000abc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ac0:	46c0      	nop			@ (mov r8, r8)
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bd80      	pop	{r7, pc}

08000ac6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ac6:	b580      	push	{r7, lr}
 8000ac8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000aca:	46c0      	nop			@ (mov r8, r8)
 8000acc:	46bd      	mov	sp, r7
 8000ace:	bd80      	pop	{r7, pc}

08000ad0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ad4:	f000 f8d0 	bl	8000c78 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ad8:	46c0      	nop			@ (mov r8, r8)
 8000ada:	46bd      	mov	sp, r7
 8000adc:	bd80      	pop	{r7, pc}
	...

08000ae0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b086      	sub	sp, #24
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ae8:	4a14      	ldr	r2, [pc, #80]	@ (8000b3c <_sbrk+0x5c>)
 8000aea:	4b15      	ldr	r3, [pc, #84]	@ (8000b40 <_sbrk+0x60>)
 8000aec:	1ad3      	subs	r3, r2, r3
 8000aee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000af0:	697b      	ldr	r3, [r7, #20]
 8000af2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000af4:	4b13      	ldr	r3, [pc, #76]	@ (8000b44 <_sbrk+0x64>)
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d102      	bne.n	8000b02 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000afc:	4b11      	ldr	r3, [pc, #68]	@ (8000b44 <_sbrk+0x64>)
 8000afe:	4a12      	ldr	r2, [pc, #72]	@ (8000b48 <_sbrk+0x68>)
 8000b00:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b02:	4b10      	ldr	r3, [pc, #64]	@ (8000b44 <_sbrk+0x64>)
 8000b04:	681a      	ldr	r2, [r3, #0]
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	18d3      	adds	r3, r2, r3
 8000b0a:	693a      	ldr	r2, [r7, #16]
 8000b0c:	429a      	cmp	r2, r3
 8000b0e:	d207      	bcs.n	8000b20 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b10:	f002 fc20 	bl	8003354 <__errno>
 8000b14:	0003      	movs	r3, r0
 8000b16:	220c      	movs	r2, #12
 8000b18:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b1a:	2301      	movs	r3, #1
 8000b1c:	425b      	negs	r3, r3
 8000b1e:	e009      	b.n	8000b34 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b20:	4b08      	ldr	r3, [pc, #32]	@ (8000b44 <_sbrk+0x64>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b26:	4b07      	ldr	r3, [pc, #28]	@ (8000b44 <_sbrk+0x64>)
 8000b28:	681a      	ldr	r2, [r3, #0]
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	18d2      	adds	r2, r2, r3
 8000b2e:	4b05      	ldr	r3, [pc, #20]	@ (8000b44 <_sbrk+0x64>)
 8000b30:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000b32:	68fb      	ldr	r3, [r7, #12]
}
 8000b34:	0018      	movs	r0, r3
 8000b36:	46bd      	mov	sp, r7
 8000b38:	b006      	add	sp, #24
 8000b3a:	bd80      	pop	{r7, pc}
 8000b3c:	20006000 	.word	0x20006000
 8000b40:	00000400 	.word	0x00000400
 8000b44:	20000180 	.word	0x20000180
 8000b48:	200002d0 	.word	0x200002d0

08000b4c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	af00      	add	r7, sp, #0
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000b50:	4b03      	ldr	r3, [pc, #12]	@ (8000b60 <SystemInit+0x14>)
 8000b52:	2280      	movs	r2, #128	@ 0x80
 8000b54:	0512      	lsls	r2, r2, #20
 8000b56:	609a      	str	r2, [r3, #8]
#endif
}
 8000b58:	46c0      	nop			@ (mov r8, r8)
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	46c0      	nop			@ (mov r8, r8)
 8000b60:	e000ed00 	.word	0xe000ed00

08000b64 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000b64:	480d      	ldr	r0, [pc, #52]	@ (8000b9c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000b66:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000b68:	f7ff fff0 	bl	8000b4c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000b6c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000b6e:	e003      	b.n	8000b78 <LoopCopyDataInit>

08000b70 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000b70:	4b0b      	ldr	r3, [pc, #44]	@ (8000ba0 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8000b72:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000b74:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000b76:	3104      	adds	r1, #4

08000b78 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000b78:	480a      	ldr	r0, [pc, #40]	@ (8000ba4 <LoopForever+0xa>)
  ldr r3, =_edata
 8000b7a:	4b0b      	ldr	r3, [pc, #44]	@ (8000ba8 <LoopForever+0xe>)
  adds r2, r0, r1
 8000b7c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000b7e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000b80:	d3f6      	bcc.n	8000b70 <CopyDataInit>
  ldr r2, =_sbss
 8000b82:	4a0a      	ldr	r2, [pc, #40]	@ (8000bac <LoopForever+0x12>)
  b LoopFillZerobss
 8000b84:	e002      	b.n	8000b8c <LoopFillZerobss>

08000b86 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000b86:	2300      	movs	r3, #0
  str  r3, [r2]
 8000b88:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b8a:	3204      	adds	r2, #4

08000b8c <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8000b8c:	4b08      	ldr	r3, [pc, #32]	@ (8000bb0 <LoopForever+0x16>)
  cmp r2, r3
 8000b8e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000b90:	d3f9      	bcc.n	8000b86 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000b92:	f002 fbe5 	bl	8003360 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000b96:	f7ff fc57 	bl	8000448 <main>

08000b9a <LoopForever>:

LoopForever:
    b LoopForever
 8000b9a:	e7fe      	b.n	8000b9a <LoopForever>
  ldr   r0, =_estack
 8000b9c:	20006000 	.word	0x20006000
  ldr r3, =_sidata
 8000ba0:	08003d8c 	.word	0x08003d8c
  ldr r0, =_sdata
 8000ba4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000ba8:	20000060 	.word	0x20000060
  ldr r2, =_sbss
 8000bac:	20000060 	.word	0x20000060
  ldr r3, = _ebss
 8000bb0:	200002d0 	.word	0x200002d0

08000bb4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000bb4:	e7fe      	b.n	8000bb4 <ADC1_IRQHandler>

08000bb6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bb6:	b580      	push	{r7, lr}
 8000bb8:	b082      	sub	sp, #8
 8000bba:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000bbc:	1dfb      	adds	r3, r7, #7
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000bc2:	2003      	movs	r0, #3
 8000bc4:	f000 f80e 	bl	8000be4 <HAL_InitTick>
 8000bc8:	1e03      	subs	r3, r0, #0
 8000bca:	d003      	beq.n	8000bd4 <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 8000bcc:	1dfb      	adds	r3, r7, #7
 8000bce:	2201      	movs	r2, #1
 8000bd0:	701a      	strb	r2, [r3, #0]
 8000bd2:	e001      	b.n	8000bd8 <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000bd4:	f7ff fea2 	bl	800091c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000bd8:	1dfb      	adds	r3, r7, #7
 8000bda:	781b      	ldrb	r3, [r3, #0]
}
 8000bdc:	0018      	movs	r0, r3
 8000bde:	46bd      	mov	sp, r7
 8000be0:	b002      	add	sp, #8
 8000be2:	bd80      	pop	{r7, pc}

08000be4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000be4:	b590      	push	{r4, r7, lr}
 8000be6:	b085      	sub	sp, #20
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000bec:	230f      	movs	r3, #15
 8000bee:	18fb      	adds	r3, r7, r3
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	701a      	strb	r2, [r3, #0]

  if ((uint32_t)uwTickFreq != 0UL)
 8000bf4:	4b1d      	ldr	r3, [pc, #116]	@ (8000c6c <HAL_InitTick+0x88>)
 8000bf6:	781b      	ldrb	r3, [r3, #0]
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d02b      	beq.n	8000c54 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 8000bfc:	4b1c      	ldr	r3, [pc, #112]	@ (8000c70 <HAL_InitTick+0x8c>)
 8000bfe:	681c      	ldr	r4, [r3, #0]
 8000c00:	4b1a      	ldr	r3, [pc, #104]	@ (8000c6c <HAL_InitTick+0x88>)
 8000c02:	781b      	ldrb	r3, [r3, #0]
 8000c04:	0019      	movs	r1, r3
 8000c06:	23fa      	movs	r3, #250	@ 0xfa
 8000c08:	0098      	lsls	r0, r3, #2
 8000c0a:	f7ff fa8f 	bl	800012c <__udivsi3>
 8000c0e:	0003      	movs	r3, r0
 8000c10:	0019      	movs	r1, r3
 8000c12:	0020      	movs	r0, r4
 8000c14:	f7ff fa8a 	bl	800012c <__udivsi3>
 8000c18:	0003      	movs	r3, r0
 8000c1a:	0018      	movs	r0, r3
 8000c1c:	f001 f82f 	bl	8001c7e <HAL_SYSTICK_Config>
 8000c20:	1e03      	subs	r3, r0, #0
 8000c22:	d112      	bne.n	8000c4a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	2b03      	cmp	r3, #3
 8000c28:	d80a      	bhi.n	8000c40 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c2a:	6879      	ldr	r1, [r7, #4]
 8000c2c:	2301      	movs	r3, #1
 8000c2e:	425b      	negs	r3, r3
 8000c30:	2200      	movs	r2, #0
 8000c32:	0018      	movs	r0, r3
 8000c34:	f001 f80e 	bl	8001c54 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000c38:	4b0e      	ldr	r3, [pc, #56]	@ (8000c74 <HAL_InitTick+0x90>)
 8000c3a:	687a      	ldr	r2, [r7, #4]
 8000c3c:	601a      	str	r2, [r3, #0]
 8000c3e:	e00d      	b.n	8000c5c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000c40:	230f      	movs	r3, #15
 8000c42:	18fb      	adds	r3, r7, r3
 8000c44:	2201      	movs	r2, #1
 8000c46:	701a      	strb	r2, [r3, #0]
 8000c48:	e008      	b.n	8000c5c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000c4a:	230f      	movs	r3, #15
 8000c4c:	18fb      	adds	r3, r7, r3
 8000c4e:	2201      	movs	r2, #1
 8000c50:	701a      	strb	r2, [r3, #0]
 8000c52:	e003      	b.n	8000c5c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000c54:	230f      	movs	r3, #15
 8000c56:	18fb      	adds	r3, r7, r3
 8000c58:	2201      	movs	r2, #1
 8000c5a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000c5c:	230f      	movs	r3, #15
 8000c5e:	18fb      	adds	r3, r7, r3
 8000c60:	781b      	ldrb	r3, [r3, #0]
}
 8000c62:	0018      	movs	r0, r3
 8000c64:	46bd      	mov	sp, r7
 8000c66:	b005      	add	sp, #20
 8000c68:	bd90      	pop	{r4, r7, pc}
 8000c6a:	46c0      	nop			@ (mov r8, r8)
 8000c6c:	2000000c 	.word	0x2000000c
 8000c70:	20000004 	.word	0x20000004
 8000c74:	20000008 	.word	0x20000008

08000c78 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000c7c:	4b05      	ldr	r3, [pc, #20]	@ (8000c94 <HAL_IncTick+0x1c>)
 8000c7e:	781b      	ldrb	r3, [r3, #0]
 8000c80:	001a      	movs	r2, r3
 8000c82:	4b05      	ldr	r3, [pc, #20]	@ (8000c98 <HAL_IncTick+0x20>)
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	18d2      	adds	r2, r2, r3
 8000c88:	4b03      	ldr	r3, [pc, #12]	@ (8000c98 <HAL_IncTick+0x20>)
 8000c8a:	601a      	str	r2, [r3, #0]
}
 8000c8c:	46c0      	nop			@ (mov r8, r8)
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}
 8000c92:	46c0      	nop			@ (mov r8, r8)
 8000c94:	2000000c 	.word	0x2000000c
 8000c98:	20000184 	.word	0x20000184

08000c9c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	af00      	add	r7, sp, #0
  return uwTick;
 8000ca0:	4b02      	ldr	r3, [pc, #8]	@ (8000cac <HAL_GetTick+0x10>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
}
 8000ca4:	0018      	movs	r0, r3
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}
 8000caa:	46c0      	nop			@ (mov r8, r8)
 8000cac:	20000184 	.word	0x20000184

08000cb0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b084      	sub	sp, #16
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000cb8:	f7ff fff0 	bl	8000c9c <HAL_GetTick>
 8000cbc:	0003      	movs	r3, r0
 8000cbe:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000cc4:	68fb      	ldr	r3, [r7, #12]
 8000cc6:	3301      	adds	r3, #1
 8000cc8:	d005      	beq.n	8000cd6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000cca:	4b0a      	ldr	r3, [pc, #40]	@ (8000cf4 <HAL_Delay+0x44>)
 8000ccc:	781b      	ldrb	r3, [r3, #0]
 8000cce:	001a      	movs	r2, r3
 8000cd0:	68fb      	ldr	r3, [r7, #12]
 8000cd2:	189b      	adds	r3, r3, r2
 8000cd4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000cd6:	46c0      	nop			@ (mov r8, r8)
 8000cd8:	f7ff ffe0 	bl	8000c9c <HAL_GetTick>
 8000cdc:	0002      	movs	r2, r0
 8000cde:	68bb      	ldr	r3, [r7, #8]
 8000ce0:	1ad3      	subs	r3, r2, r3
 8000ce2:	68fa      	ldr	r2, [r7, #12]
 8000ce4:	429a      	cmp	r2, r3
 8000ce6:	d8f7      	bhi.n	8000cd8 <HAL_Delay+0x28>
  {
  }
}
 8000ce8:	46c0      	nop			@ (mov r8, r8)
 8000cea:	46c0      	nop			@ (mov r8, r8)
 8000cec:	46bd      	mov	sp, r7
 8000cee:	b004      	add	sp, #16
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	46c0      	nop			@ (mov r8, r8)
 8000cf4:	2000000c 	.word	0x2000000c

08000cf8 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b082      	sub	sp, #8
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
 8000d00:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	4a05      	ldr	r2, [pc, #20]	@ (8000d1c <LL_ADC_SetCommonPathInternalCh+0x24>)
 8000d08:	401a      	ands	r2, r3
 8000d0a:	683b      	ldr	r3, [r7, #0]
 8000d0c:	431a      	orrs	r2, r3
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	601a      	str	r2, [r3, #0]
}
 8000d12:	46c0      	nop			@ (mov r8, r8)
 8000d14:	46bd      	mov	sp, r7
 8000d16:	b002      	add	sp, #8
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	46c0      	nop			@ (mov r8, r8)
 8000d1c:	ff3fffff 	.word	0xff3fffff

08000d20 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b082      	sub	sp, #8
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN));
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	681a      	ldr	r2, [r3, #0]
 8000d2c:	23c0      	movs	r3, #192	@ 0xc0
 8000d2e:	041b      	lsls	r3, r3, #16
 8000d30:	4013      	ands	r3, r2
}
 8000d32:	0018      	movs	r0, r3
 8000d34:	46bd      	mov	sp, r7
 8000d36:	b002      	add	sp, #8
 8000d38:	bd80      	pop	{r7, pc}

08000d3a <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8000d3a:	b580      	push	{r7, lr}
 8000d3c:	b084      	sub	sp, #16
 8000d3e:	af00      	add	r7, sp, #0
 8000d40:	60f8      	str	r0, [r7, #12]
 8000d42:	60b9      	str	r1, [r7, #8]
 8000d44:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8000d46:	68fb      	ldr	r3, [r7, #12]
 8000d48:	695b      	ldr	r3, [r3, #20]
 8000d4a:	68ba      	ldr	r2, [r7, #8]
 8000d4c:	2104      	movs	r1, #4
 8000d4e:	400a      	ands	r2, r1
 8000d50:	2107      	movs	r1, #7
 8000d52:	4091      	lsls	r1, r2
 8000d54:	000a      	movs	r2, r1
 8000d56:	43d2      	mvns	r2, r2
 8000d58:	401a      	ands	r2, r3
 8000d5a:	68bb      	ldr	r3, [r7, #8]
 8000d5c:	2104      	movs	r1, #4
 8000d5e:	400b      	ands	r3, r1
 8000d60:	6879      	ldr	r1, [r7, #4]
 8000d62:	4099      	lsls	r1, r3
 8000d64:	000b      	movs	r3, r1
 8000d66:	431a      	orrs	r2, r3
 8000d68:	68fb      	ldr	r3, [r7, #12]
 8000d6a:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8000d6c:	46c0      	nop			@ (mov r8, r8)
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	b004      	add	sp, #16
 8000d72:	bd80      	pop	{r7, pc}

08000d74 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b082      	sub	sp, #8
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
 8000d7c:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	695b      	ldr	r3, [r3, #20]
 8000d82:	683a      	ldr	r2, [r7, #0]
 8000d84:	2104      	movs	r1, #4
 8000d86:	400a      	ands	r2, r1
 8000d88:	2107      	movs	r1, #7
 8000d8a:	4091      	lsls	r1, r2
 8000d8c:	000a      	movs	r2, r1
 8000d8e:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8000d90:	683b      	ldr	r3, [r7, #0]
 8000d92:	2104      	movs	r1, #4
 8000d94:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8000d96:	40da      	lsrs	r2, r3
 8000d98:	0013      	movs	r3, r2
}
 8000d9a:	0018      	movs	r0, r3
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	b002      	add	sp, #8
 8000da0:	bd80      	pop	{r7, pc}

08000da2 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8000da2:	b580      	push	{r7, lr}
 8000da4:	b082      	sub	sp, #8
 8000da6:	af00      	add	r7, sp, #0
 8000da8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	68da      	ldr	r2, [r3, #12]
 8000dae:	23c0      	movs	r3, #192	@ 0xc0
 8000db0:	011b      	lsls	r3, r3, #4
 8000db2:	4013      	ands	r3, r2
 8000db4:	d101      	bne.n	8000dba <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8000db6:	2301      	movs	r3, #1
 8000db8:	e000      	b.n	8000dbc <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8000dba:	2300      	movs	r3, #0
}
 8000dbc:	0018      	movs	r0, r3
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	b002      	add	sp, #8
 8000dc2:	bd80      	pop	{r7, pc}

08000dc4 <LL_ADC_REG_SetSequencerRanks>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b084      	sub	sp, #16
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	60f8      	str	r0, [r7, #12]
 8000dcc:	60b9      	str	r1, [r7, #8]
 8000dce:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000dd4:	68ba      	ldr	r2, [r7, #8]
 8000dd6:	211f      	movs	r1, #31
 8000dd8:	400a      	ands	r2, r1
 8000dda:	210f      	movs	r1, #15
 8000ddc:	4091      	lsls	r1, r2
 8000dde:	000a      	movs	r2, r1
 8000de0:	43d2      	mvns	r2, r2
 8000de2:	401a      	ands	r2, r3
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	0e9b      	lsrs	r3, r3, #26
 8000de8:	210f      	movs	r1, #15
 8000dea:	4019      	ands	r1, r3
 8000dec:	68bb      	ldr	r3, [r7, #8]
 8000dee:	201f      	movs	r0, #31
 8000df0:	4003      	ands	r3, r0
 8000df2:	4099      	lsls	r1, r3
 8000df4:	000b      	movs	r3, r1
 8000df6:	431a      	orrs	r2, r3
 8000df8:	68fb      	ldr	r3, [r7, #12]
 8000dfa:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000dfc:	46c0      	nop			@ (mov r8, r8)
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	b004      	add	sp, #16
 8000e02:	bd80      	pop	{r7, pc}

08000e04 <LL_ADC_REG_SetSequencerChAdd>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b082      	sub	sp, #8
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
 8000e0c:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8000e12:	683b      	ldr	r3, [r7, #0]
 8000e14:	025b      	lsls	r3, r3, #9
 8000e16:	0a5b      	lsrs	r3, r3, #9
 8000e18:	431a      	orrs	r2, r3
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000e1e:	46c0      	nop			@ (mov r8, r8)
 8000e20:	46bd      	mov	sp, r7
 8000e22:	b002      	add	sp, #8
 8000e24:	bd80      	pop	{r7, pc}

08000e26 <LL_ADC_REG_SetSequencerChRem>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8000e26:	b580      	push	{r7, lr}
 8000e28:	b082      	sub	sp, #8
 8000e2a:	af00      	add	r7, sp, #0
 8000e2c:	6078      	str	r0, [r7, #4]
 8000e2e:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e34:	683a      	ldr	r2, [r7, #0]
 8000e36:	0252      	lsls	r2, r2, #9
 8000e38:	0a52      	lsrs	r2, r2, #9
 8000e3a:	43d2      	mvns	r2, r2
 8000e3c:	401a      	ands	r2, r3
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000e42:	46c0      	nop			@ (mov r8, r8)
 8000e44:	46bd      	mov	sp, r7
 8000e46:	b002      	add	sp, #8
 8000e48:	bd80      	pop	{r7, pc}
	...

08000e4c <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b084      	sub	sp, #16
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	60f8      	str	r0, [r7, #12]
 8000e54:	60b9      	str	r1, [r7, #8]
 8000e56:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8000e58:	68fb      	ldr	r3, [r7, #12]
 8000e5a:	695b      	ldr	r3, [r3, #20]
 8000e5c:	68ba      	ldr	r2, [r7, #8]
 8000e5e:	0212      	lsls	r2, r2, #8
 8000e60:	43d2      	mvns	r2, r2
 8000e62:	401a      	ands	r2, r3
 8000e64:	68bb      	ldr	r3, [r7, #8]
 8000e66:	021b      	lsls	r3, r3, #8
 8000e68:	6879      	ldr	r1, [r7, #4]
 8000e6a:	400b      	ands	r3, r1
 8000e6c:	4904      	ldr	r1, [pc, #16]	@ (8000e80 <LL_ADC_SetChannelSamplingTime+0x34>)
 8000e6e:	400b      	ands	r3, r1
 8000e70:	431a      	orrs	r2, r3
 8000e72:	68fb      	ldr	r3, [r7, #12]
 8000e74:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8000e76:	46c0      	nop			@ (mov r8, r8)
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	b004      	add	sp, #16
 8000e7c:	bd80      	pop	{r7, pc}
 8000e7e:	46c0      	nop			@ (mov r8, r8)
 8000e80:	7fffff00 	.word	0x7fffff00

08000e84 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b082      	sub	sp, #8
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	689b      	ldr	r3, [r3, #8]
 8000e90:	4a05      	ldr	r2, [pc, #20]	@ (8000ea8 <LL_ADC_EnableInternalRegulator+0x24>)
 8000e92:	4013      	ands	r3, r2
 8000e94:	2280      	movs	r2, #128	@ 0x80
 8000e96:	0552      	lsls	r2, r2, #21
 8000e98:	431a      	orrs	r2, r3
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8000e9e:	46c0      	nop			@ (mov r8, r8)
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	b002      	add	sp, #8
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	46c0      	nop			@ (mov r8, r8)
 8000ea8:	6fffffe8 	.word	0x6fffffe8

08000eac <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	689a      	ldr	r2, [r3, #8]
 8000eb8:	2380      	movs	r3, #128	@ 0x80
 8000eba:	055b      	lsls	r3, r3, #21
 8000ebc:	401a      	ands	r2, r3
 8000ebe:	2380      	movs	r3, #128	@ 0x80
 8000ec0:	055b      	lsls	r3, r3, #21
 8000ec2:	429a      	cmp	r2, r3
 8000ec4:	d101      	bne.n	8000eca <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8000ec6:	2301      	movs	r3, #1
 8000ec8:	e000      	b.n	8000ecc <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8000eca:	2300      	movs	r3, #0
}
 8000ecc:	0018      	movs	r0, r3
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	b002      	add	sp, #8
 8000ed2:	bd80      	pop	{r7, pc}

08000ed4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b082      	sub	sp, #8
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	689b      	ldr	r3, [r3, #8]
 8000ee0:	4a04      	ldr	r2, [pc, #16]	@ (8000ef4 <LL_ADC_Enable+0x20>)
 8000ee2:	4013      	ands	r3, r2
 8000ee4:	2201      	movs	r2, #1
 8000ee6:	431a      	orrs	r2, r3
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8000eec:	46c0      	nop			@ (mov r8, r8)
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	b002      	add	sp, #8
 8000ef2:	bd80      	pop	{r7, pc}
 8000ef4:	7fffffe8 	.word	0x7fffffe8

08000ef8 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b082      	sub	sp, #8
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	689b      	ldr	r3, [r3, #8]
 8000f04:	4a04      	ldr	r2, [pc, #16]	@ (8000f18 <LL_ADC_Disable+0x20>)
 8000f06:	4013      	ands	r3, r2
 8000f08:	2202      	movs	r2, #2
 8000f0a:	431a      	orrs	r2, r3
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8000f10:	46c0      	nop			@ (mov r8, r8)
 8000f12:	46bd      	mov	sp, r7
 8000f14:	b002      	add	sp, #8
 8000f16:	bd80      	pop	{r7, pc}
 8000f18:	7fffffe8 	.word	0x7fffffe8

08000f1c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b082      	sub	sp, #8
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	689b      	ldr	r3, [r3, #8]
 8000f28:	2201      	movs	r2, #1
 8000f2a:	4013      	ands	r3, r2
 8000f2c:	2b01      	cmp	r3, #1
 8000f2e:	d101      	bne.n	8000f34 <LL_ADC_IsEnabled+0x18>
 8000f30:	2301      	movs	r3, #1
 8000f32:	e000      	b.n	8000f36 <LL_ADC_IsEnabled+0x1a>
 8000f34:	2300      	movs	r3, #0
}
 8000f36:	0018      	movs	r0, r3
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	b002      	add	sp, #8
 8000f3c:	bd80      	pop	{r7, pc}

08000f3e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8000f3e:	b580      	push	{r7, lr}
 8000f40:	b082      	sub	sp, #8
 8000f42:	af00      	add	r7, sp, #0
 8000f44:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	689b      	ldr	r3, [r3, #8]
 8000f4a:	2202      	movs	r2, #2
 8000f4c:	4013      	ands	r3, r2
 8000f4e:	2b02      	cmp	r3, #2
 8000f50:	d101      	bne.n	8000f56 <LL_ADC_IsDisableOngoing+0x18>
 8000f52:	2301      	movs	r3, #1
 8000f54:	e000      	b.n	8000f58 <LL_ADC_IsDisableOngoing+0x1a>
 8000f56:	2300      	movs	r3, #0
}
 8000f58:	0018      	movs	r0, r3
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	b002      	add	sp, #8
 8000f5e:	bd80      	pop	{r7, pc}

08000f60 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b082      	sub	sp, #8
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	689b      	ldr	r3, [r3, #8]
 8000f6c:	4a04      	ldr	r2, [pc, #16]	@ (8000f80 <LL_ADC_REG_StartConversion+0x20>)
 8000f6e:	4013      	ands	r3, r2
 8000f70:	2204      	movs	r2, #4
 8000f72:	431a      	orrs	r2, r3
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8000f78:	46c0      	nop			@ (mov r8, r8)
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	b002      	add	sp, #8
 8000f7e:	bd80      	pop	{r7, pc}
 8000f80:	7fffffe8 	.word	0x7fffffe8

08000f84 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b082      	sub	sp, #8
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	689b      	ldr	r3, [r3, #8]
 8000f90:	4a04      	ldr	r2, [pc, #16]	@ (8000fa4 <LL_ADC_REG_StopConversion+0x20>)
 8000f92:	4013      	ands	r3, r2
 8000f94:	2210      	movs	r2, #16
 8000f96:	431a      	orrs	r2, r3
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8000f9c:	46c0      	nop			@ (mov r8, r8)
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	b002      	add	sp, #8
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	7fffffe8 	.word	0x7fffffe8

08000fa8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b082      	sub	sp, #8
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	689b      	ldr	r3, [r3, #8]
 8000fb4:	2204      	movs	r2, #4
 8000fb6:	4013      	ands	r3, r2
 8000fb8:	2b04      	cmp	r3, #4
 8000fba:	d101      	bne.n	8000fc0 <LL_ADC_REG_IsConversionOngoing+0x18>
 8000fbc:	2301      	movs	r3, #1
 8000fbe:	e000      	b.n	8000fc2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8000fc0:	2300      	movs	r3, #0
}
 8000fc2:	0018      	movs	r0, r3
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	b002      	add	sp, #8
 8000fc8:	bd80      	pop	{r7, pc}
	...

08000fcc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b088      	sub	sp, #32
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000fd4:	231f      	movs	r3, #31
 8000fd6:	18fb      	adds	r3, r7, r3
 8000fd8:	2200      	movs	r2, #0
 8000fda:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d101      	bne.n	8000ff2 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8000fee:	2301      	movs	r3, #1
 8000ff0:	e17e      	b.n	80012f0 <HAL_ADC_Init+0x324>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d10a      	bne.n	8001010 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	0018      	movs	r0, r3
 8000ffe:	f7ff fcb1 	bl	8000964 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	2200      	movs	r2, #0
 8001006:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	2254      	movs	r2, #84	@ 0x54
 800100c:	2100      	movs	r1, #0
 800100e:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	0018      	movs	r0, r3
 8001016:	f7ff ff49 	bl	8000eac <LL_ADC_IsInternalRegulatorEnabled>
 800101a:	1e03      	subs	r3, r0, #0
 800101c:	d114      	bne.n	8001048 <HAL_ADC_Init+0x7c>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	0018      	movs	r0, r3
 8001024:	f7ff ff2e 	bl	8000e84 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8001028:	4bb3      	ldr	r3, [pc, #716]	@ (80012f8 <HAL_ADC_Init+0x32c>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	49b3      	ldr	r1, [pc, #716]	@ (80012fc <HAL_ADC_Init+0x330>)
 800102e:	0018      	movs	r0, r3
 8001030:	f7ff f87c 	bl	800012c <__udivsi3>
 8001034:	0003      	movs	r3, r0
 8001036:	005b      	lsls	r3, r3, #1
 8001038:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800103a:	e002      	b.n	8001042 <HAL_ADC_Init+0x76>
    {
      wait_loop_index--;
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	3b01      	subs	r3, #1
 8001040:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	2b00      	cmp	r3, #0
 8001046:	d1f9      	bne.n	800103c <HAL_ADC_Init+0x70>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	0018      	movs	r0, r3
 800104e:	f7ff ff2d 	bl	8000eac <LL_ADC_IsInternalRegulatorEnabled>
 8001052:	1e03      	subs	r3, r0, #0
 8001054:	d10f      	bne.n	8001076 <HAL_ADC_Init+0xaa>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800105a:	2210      	movs	r2, #16
 800105c:	431a      	orrs	r2, r3
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001066:	2201      	movs	r2, #1
 8001068:	431a      	orrs	r2, r3
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800106e:	231f      	movs	r3, #31
 8001070:	18fb      	adds	r3, r7, r3
 8001072:	2201      	movs	r2, #1
 8001074:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	0018      	movs	r0, r3
 800107c:	f7ff ff94 	bl	8000fa8 <LL_ADC_REG_IsConversionOngoing>
 8001080:	0003      	movs	r3, r0
 8001082:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001088:	2210      	movs	r2, #16
 800108a:	4013      	ands	r3, r2
 800108c:	d000      	beq.n	8001090 <HAL_ADC_Init+0xc4>
 800108e:	e122      	b.n	80012d6 <HAL_ADC_Init+0x30a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001090:	693b      	ldr	r3, [r7, #16]
 8001092:	2b00      	cmp	r3, #0
 8001094:	d000      	beq.n	8001098 <HAL_ADC_Init+0xcc>
 8001096:	e11e      	b.n	80012d6 <HAL_ADC_Init+0x30a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800109c:	4a98      	ldr	r2, [pc, #608]	@ (8001300 <HAL_ADC_Init+0x334>)
 800109e:	4013      	ands	r3, r2
 80010a0:	2202      	movs	r2, #2
 80010a2:	431a      	orrs	r2, r3
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	0018      	movs	r0, r3
 80010ae:	f7ff ff35 	bl	8000f1c <LL_ADC_IsEnabled>
 80010b2:	1e03      	subs	r3, r0, #0
 80010b4:	d000      	beq.n	80010b8 <HAL_ADC_Init+0xec>
 80010b6:	e0ad      	b.n	8001214 <HAL_ADC_Init+0x248>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths: temperature sensor, Vref             */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	7e1b      	ldrb	r3, [r3, #24]
 80010c0:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 80010c2:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	7e5b      	ldrb	r3, [r3, #25]
 80010c8:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80010ca:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	7e9b      	ldrb	r3, [r3, #26]
 80010d0:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80010d2:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d002      	beq.n	80010e2 <HAL_ADC_Init+0x116>
 80010dc:	2380      	movs	r3, #128	@ 0x80
 80010de:	015b      	lsls	r3, r3, #5
 80010e0:	e000      	b.n	80010e4 <HAL_ADC_Init+0x118>
 80010e2:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80010e4:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80010ea:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	691b      	ldr	r3, [r3, #16]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	da04      	bge.n	80010fe <HAL_ADC_Init+0x132>
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	691b      	ldr	r3, [r3, #16]
 80010f8:	005b      	lsls	r3, r3, #1
 80010fa:	085b      	lsrs	r3, r3, #1
 80010fc:	e001      	b.n	8001102 <HAL_ADC_Init+0x136>
 80010fe:	2380      	movs	r3, #128	@ 0x80
 8001100:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 8001102:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	212c      	movs	r1, #44	@ 0x2c
 8001108:	5c5b      	ldrb	r3, [r3, r1]
 800110a:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800110c:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 800110e:	69ba      	ldr	r2, [r7, #24]
 8001110:	4313      	orrs	r3, r2
 8001112:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	2220      	movs	r2, #32
 8001118:	5c9b      	ldrb	r3, [r3, r2]
 800111a:	2b01      	cmp	r3, #1
 800111c:	d115      	bne.n	800114a <HAL_ADC_Init+0x17e>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	7e9b      	ldrb	r3, [r3, #26]
 8001122:	2b00      	cmp	r3, #0
 8001124:	d105      	bne.n	8001132 <HAL_ADC_Init+0x166>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8001126:	69bb      	ldr	r3, [r7, #24]
 8001128:	2280      	movs	r2, #128	@ 0x80
 800112a:	0252      	lsls	r2, r2, #9
 800112c:	4313      	orrs	r3, r2
 800112e:	61bb      	str	r3, [r7, #24]
 8001130:	e00b      	b.n	800114a <HAL_ADC_Init+0x17e>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001136:	2220      	movs	r2, #32
 8001138:	431a      	orrs	r2, r3
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001142:	2201      	movs	r2, #1
 8001144:	431a      	orrs	r2, r3
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800114e:	2b00      	cmp	r3, #0
 8001150:	d00a      	beq.n	8001168 <HAL_ADC_Init+0x19c>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001156:	23e0      	movs	r3, #224	@ 0xe0
 8001158:	005b      	lsls	r3, r3, #1
 800115a:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001160:	4313      	orrs	r3, r2
 8001162:	69ba      	ldr	r2, [r7, #24]
 8001164:	4313      	orrs	r3, r2
 8001166:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	68db      	ldr	r3, [r3, #12]
 800116e:	4a65      	ldr	r2, [pc, #404]	@ (8001304 <HAL_ADC_Init+0x338>)
 8001170:	4013      	ands	r3, r2
 8001172:	0019      	movs	r1, r3
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	69ba      	ldr	r2, [r7, #24]
 800117a:	430a      	orrs	r2, r1
 800117c:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	685b      	ldr	r3, [r3, #4]
 8001182:	0f9b      	lsrs	r3, r3, #30
 8001184:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800118a:	4313      	orrs	r3, r2
 800118c:	697a      	ldr	r2, [r7, #20]
 800118e:	4313      	orrs	r3, r2
 8001190:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	223c      	movs	r2, #60	@ 0x3c
 8001196:	5c9b      	ldrb	r3, [r3, r2]
 8001198:	2b01      	cmp	r3, #1
 800119a:	d111      	bne.n	80011c0 <HAL_ADC_Init+0x1f4>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	685b      	ldr	r3, [r3, #4]
 80011a0:	0f9b      	lsrs	r3, r3, #30
 80011a2:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80011a8:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                     hadc->Init.Oversampling.Ratio         |
 80011ae:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                     hadc->Init.Oversampling.RightBitShift |
 80011b4:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 80011b6:	697b      	ldr	r3, [r7, #20]
 80011b8:	4313      	orrs	r3, r2
 80011ba:	2201      	movs	r2, #1
 80011bc:	4313      	orrs	r3, r2
 80011be:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	691b      	ldr	r3, [r3, #16]
 80011c6:	4a50      	ldr	r2, [pc, #320]	@ (8001308 <HAL_ADC_Init+0x33c>)
 80011c8:	4013      	ands	r3, r2
 80011ca:	0019      	movs	r1, r3
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	697a      	ldr	r2, [r7, #20]
 80011d2:	430a      	orrs	r2, r1
 80011d4:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	685a      	ldr	r2, [r3, #4]
 80011da:	23c0      	movs	r3, #192	@ 0xc0
 80011dc:	061b      	lsls	r3, r3, #24
 80011de:	429a      	cmp	r2, r3
 80011e0:	d018      	beq.n	8001214 <HAL_ADC_Init+0x248>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80011e6:	2380      	movs	r3, #128	@ 0x80
 80011e8:	05db      	lsls	r3, r3, #23
 80011ea:	429a      	cmp	r2, r3
 80011ec:	d012      	beq.n	8001214 <HAL_ADC_Init+0x248>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80011f2:	2380      	movs	r3, #128	@ 0x80
 80011f4:	061b      	lsls	r3, r3, #24
 80011f6:	429a      	cmp	r2, r3
 80011f8:	d00c      	beq.n	8001214 <HAL_ADC_Init+0x248>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 80011fa:	4b44      	ldr	r3, [pc, #272]	@ (800130c <HAL_ADC_Init+0x340>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	4a44      	ldr	r2, [pc, #272]	@ (8001310 <HAL_ADC_Init+0x344>)
 8001200:	4013      	ands	r3, r2
 8001202:	0019      	movs	r1, r3
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	685a      	ldr	r2, [r3, #4]
 8001208:	23f0      	movs	r3, #240	@ 0xf0
 800120a:	039b      	lsls	r3, r3, #14
 800120c:	401a      	ands	r2, r3
 800120e:	4b3f      	ldr	r3, [pc, #252]	@ (800130c <HAL_ADC_Init+0x340>)
 8001210:	430a      	orrs	r2, r1
 8001212:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	6818      	ldr	r0, [r3, #0]
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800121c:	001a      	movs	r2, r3
 800121e:	2100      	movs	r1, #0
 8001220:	f7ff fd8b 	bl	8000d3a <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	6818      	ldr	r0, [r3, #0]
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800122c:	4939      	ldr	r1, [pc, #228]	@ (8001314 <HAL_ADC_Init+0x348>)
 800122e:	001a      	movs	r2, r3
 8001230:	f7ff fd83 	bl	8000d3a <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	691b      	ldr	r3, [r3, #16]
 8001238:	2b00      	cmp	r3, #0
 800123a:	d109      	bne.n	8001250 <HAL_ADC_Init+0x284>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	2110      	movs	r1, #16
 8001248:	4249      	negs	r1, r1
 800124a:	430a      	orrs	r2, r1
 800124c:	629a      	str	r2, [r3, #40]	@ 0x28
 800124e:	e018      	b.n	8001282 <HAL_ADC_Init+0x2b6>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	691a      	ldr	r2, [r3, #16]
 8001254:	2380      	movs	r3, #128	@ 0x80
 8001256:	039b      	lsls	r3, r3, #14
 8001258:	429a      	cmp	r2, r3
 800125a:	d112      	bne.n	8001282 <HAL_ADC_Init+0x2b6>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	69db      	ldr	r3, [r3, #28]
 8001266:	3b01      	subs	r3, #1
 8001268:	009b      	lsls	r3, r3, #2
 800126a:	221c      	movs	r2, #28
 800126c:	4013      	ands	r3, r2
 800126e:	2210      	movs	r2, #16
 8001270:	4252      	negs	r2, r2
 8001272:	409a      	lsls	r2, r3
 8001274:	0011      	movs	r1, r2
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	430a      	orrs	r2, r1
 8001280:	629a      	str	r2, [r3, #40]	@ 0x28
    {
      /* Nothing to do */
    }
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	2100      	movs	r1, #0
 8001288:	0018      	movs	r0, r3
 800128a:	f7ff fd73 	bl	8000d74 <LL_ADC_GetSamplingTimeCommonChannels>
 800128e:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001294:	429a      	cmp	r2, r3
 8001296:	d10b      	bne.n	80012b0 <HAL_ADC_Init+0x2e4>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	2200      	movs	r2, #0
 800129c:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012a2:	2203      	movs	r2, #3
 80012a4:	4393      	bics	r3, r2
 80012a6:	2201      	movs	r2, #1
 80012a8:	431a      	orrs	r2, r3
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80012ae:	e01c      	b.n	80012ea <HAL_ADC_Init+0x31e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012b4:	2212      	movs	r2, #18
 80012b6:	4393      	bics	r3, r2
 80012b8:	2210      	movs	r2, #16
 80012ba:	431a      	orrs	r2, r3
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80012c4:	2201      	movs	r2, #1
 80012c6:	431a      	orrs	r2, r3
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 80012cc:	231f      	movs	r3, #31
 80012ce:	18fb      	adds	r3, r7, r3
 80012d0:	2201      	movs	r2, #1
 80012d2:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80012d4:	e009      	b.n	80012ea <HAL_ADC_Init+0x31e>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012da:	2210      	movs	r2, #16
 80012dc:	431a      	orrs	r2, r3
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80012e2:	231f      	movs	r3, #31
 80012e4:	18fb      	adds	r3, r7, r3
 80012e6:	2201      	movs	r2, #1
 80012e8:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 80012ea:	231f      	movs	r3, #31
 80012ec:	18fb      	adds	r3, r7, r3
 80012ee:	781b      	ldrb	r3, [r3, #0]
}
 80012f0:	0018      	movs	r0, r3
 80012f2:	46bd      	mov	sp, r7
 80012f4:	b008      	add	sp, #32
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	20000004 	.word	0x20000004
 80012fc:	00030d40 	.word	0x00030d40
 8001300:	fffffefd 	.word	0xfffffefd
 8001304:	ffde0201 	.word	0xffde0201
 8001308:	1ffffc02 	.word	0x1ffffc02
 800130c:	40012708 	.word	0x40012708
 8001310:	ffc3ffff 	.word	0xffc3ffff
 8001314:	7fffff04 	.word	0x7fffff04

08001318 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001318:	b5b0      	push	{r4, r5, r7, lr}
 800131a:	b084      	sub	sp, #16
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	0018      	movs	r0, r3
 8001326:	f7ff fe3f 	bl	8000fa8 <LL_ADC_REG_IsConversionOngoing>
 800132a:	1e03      	subs	r3, r0, #0
 800132c:	d135      	bne.n	800139a <HAL_ADC_Start+0x82>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	2254      	movs	r2, #84	@ 0x54
 8001332:	5c9b      	ldrb	r3, [r3, r2]
 8001334:	2b01      	cmp	r3, #1
 8001336:	d101      	bne.n	800133c <HAL_ADC_Start+0x24>
 8001338:	2302      	movs	r3, #2
 800133a:	e035      	b.n	80013a8 <HAL_ADC_Start+0x90>
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	2254      	movs	r2, #84	@ 0x54
 8001340:	2101      	movs	r1, #1
 8001342:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001344:	250f      	movs	r5, #15
 8001346:	197c      	adds	r4, r7, r5
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	0018      	movs	r0, r3
 800134c:	f000 fb1a 	bl	8001984 <ADC_Enable>
 8001350:	0003      	movs	r3, r0
 8001352:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001354:	197b      	adds	r3, r7, r5
 8001356:	781b      	ldrb	r3, [r3, #0]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d119      	bne.n	8001390 <HAL_ADC_Start+0x78>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001360:	4a13      	ldr	r2, [pc, #76]	@ (80013b0 <HAL_ADC_Start+0x98>)
 8001362:	4013      	ands	r3, r2
 8001364:	2280      	movs	r2, #128	@ 0x80
 8001366:	0052      	lsls	r2, r2, #1
 8001368:	431a      	orrs	r2, r3
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	2200      	movs	r2, #0
 8001372:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	221c      	movs	r2, #28
 800137a:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	2254      	movs	r2, #84	@ 0x54
 8001380:	2100      	movs	r1, #0
 8001382:	5499      	strb	r1, [r3, r2]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	0018      	movs	r0, r3
 800138a:	f7ff fde9 	bl	8000f60 <LL_ADC_REG_StartConversion>
 800138e:	e008      	b.n	80013a2 <HAL_ADC_Start+0x8a>
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	2254      	movs	r2, #84	@ 0x54
 8001394:	2100      	movs	r1, #0
 8001396:	5499      	strb	r1, [r3, r2]
 8001398:	e003      	b.n	80013a2 <HAL_ADC_Start+0x8a>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800139a:	230f      	movs	r3, #15
 800139c:	18fb      	adds	r3, r7, r3
 800139e:	2202      	movs	r2, #2
 80013a0:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 80013a2:	230f      	movs	r3, #15
 80013a4:	18fb      	adds	r3, r7, r3
 80013a6:	781b      	ldrb	r3, [r3, #0]
}
 80013a8:	0018      	movs	r0, r3
 80013aa:	46bd      	mov	sp, r7
 80013ac:	b004      	add	sp, #16
 80013ae:	bdb0      	pop	{r4, r5, r7, pc}
 80013b0:	fffff0fe 	.word	0xfffff0fe

080013b4 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80013b4:	b5b0      	push	{r4, r5, r7, lr}
 80013b6:	b084      	sub	sp, #16
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	2254      	movs	r2, #84	@ 0x54
 80013c0:	5c9b      	ldrb	r3, [r3, r2]
 80013c2:	2b01      	cmp	r3, #1
 80013c4:	d101      	bne.n	80013ca <HAL_ADC_Stop+0x16>
 80013c6:	2302      	movs	r3, #2
 80013c8:	e029      	b.n	800141e <HAL_ADC_Stop+0x6a>
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	2254      	movs	r2, #84	@ 0x54
 80013ce:	2101      	movs	r1, #1
 80013d0:	5499      	strb	r1, [r3, r2]

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 80013d2:	250f      	movs	r5, #15
 80013d4:	197c      	adds	r4, r7, r5
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	0018      	movs	r0, r3
 80013da:	f000 fa97 	bl	800190c <ADC_ConversionStop>
 80013de:	0003      	movs	r3, r0
 80013e0:	7023      	strb	r3, [r4, #0]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80013e2:	197b      	adds	r3, r7, r5
 80013e4:	781b      	ldrb	r3, [r3, #0]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d112      	bne.n	8001410 <HAL_ADC_Stop+0x5c>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80013ea:	197c      	adds	r4, r7, r5
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	0018      	movs	r0, r3
 80013f0:	f000 fb46 	bl	8001a80 <ADC_Disable>
 80013f4:	0003      	movs	r3, r0
 80013f6:	7023      	strb	r3, [r4, #0]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80013f8:	197b      	adds	r3, r7, r5
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d107      	bne.n	8001410 <HAL_ADC_Stop+0x5c>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001404:	4a08      	ldr	r2, [pc, #32]	@ (8001428 <HAL_ADC_Stop+0x74>)
 8001406:	4013      	ands	r3, r2
 8001408:	2201      	movs	r2, #1
 800140a:	431a      	orrs	r2, r3
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	2254      	movs	r2, #84	@ 0x54
 8001414:	2100      	movs	r1, #0
 8001416:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 8001418:	230f      	movs	r3, #15
 800141a:	18fb      	adds	r3, r7, r3
 800141c:	781b      	ldrb	r3, [r3, #0]
}
 800141e:	0018      	movs	r0, r3
 8001420:	46bd      	mov	sp, r7
 8001422:	b004      	add	sp, #16
 8001424:	bdb0      	pop	{r4, r5, r7, pc}
 8001426:	46c0      	nop			@ (mov r8, r8)
 8001428:	fffffefe 	.word	0xfffffefe

0800142c <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b084      	sub	sp, #16
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
 8001434:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	695b      	ldr	r3, [r3, #20]
 800143a:	2b08      	cmp	r3, #8
 800143c:	d102      	bne.n	8001444 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 800143e:	2308      	movs	r3, #8
 8001440:	60fb      	str	r3, [r7, #12]
 8001442:	e00f      	b.n	8001464 <HAL_ADC_PollForConversion+0x38>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	68db      	ldr	r3, [r3, #12]
 800144a:	2201      	movs	r2, #1
 800144c:	4013      	ands	r3, r2
 800144e:	d007      	beq.n	8001460 <HAL_ADC_PollForConversion+0x34>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001454:	2220      	movs	r2, #32
 8001456:	431a      	orrs	r2, r3
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 800145c:	2301      	movs	r3, #1
 800145e:	e06c      	b.n	800153a <HAL_ADC_PollForConversion+0x10e>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8001460:	2304      	movs	r3, #4
 8001462:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8001464:	f7ff fc1a 	bl	8000c9c <HAL_GetTick>
 8001468:	0003      	movs	r3, r0
 800146a:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800146c:	e019      	b.n	80014a2 <HAL_ADC_PollForConversion+0x76>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800146e:	683b      	ldr	r3, [r7, #0]
 8001470:	3301      	adds	r3, #1
 8001472:	d016      	beq.n	80014a2 <HAL_ADC_PollForConversion+0x76>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8001474:	f7ff fc12 	bl	8000c9c <HAL_GetTick>
 8001478:	0002      	movs	r2, r0
 800147a:	68bb      	ldr	r3, [r7, #8]
 800147c:	1ad3      	subs	r3, r2, r3
 800147e:	683a      	ldr	r2, [r7, #0]
 8001480:	429a      	cmp	r2, r3
 8001482:	d302      	bcc.n	800148a <HAL_ADC_PollForConversion+0x5e>
 8001484:	683b      	ldr	r3, [r7, #0]
 8001486:	2b00      	cmp	r3, #0
 8001488:	d10b      	bne.n	80014a2 <HAL_ADC_PollForConversion+0x76>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800148e:	2204      	movs	r2, #4
 8001490:	431a      	orrs	r2, r3
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	2254      	movs	r2, #84	@ 0x54
 800149a:	2100      	movs	r1, #0
 800149c:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800149e:	2303      	movs	r3, #3
 80014a0:	e04b      	b.n	800153a <HAL_ADC_PollForConversion+0x10e>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	68fa      	ldr	r2, [r7, #12]
 80014aa:	4013      	ands	r3, r2
 80014ac:	d0df      	beq.n	800146e <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014b2:	2280      	movs	r2, #128	@ 0x80
 80014b4:	0092      	lsls	r2, r2, #2
 80014b6:	431a      	orrs	r2, r3
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	0018      	movs	r0, r3
 80014c2:	f7ff fc6e 	bl	8000da2 <LL_ADC_REG_IsTriggerSourceSWStart>
 80014c6:	1e03      	subs	r3, r0, #0
 80014c8:	d02e      	beq.n	8001528 <HAL_ADC_PollForConversion+0xfc>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	7e9b      	ldrb	r3, [r3, #26]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d12a      	bne.n	8001528 <HAL_ADC_PollForConversion+0xfc>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	2208      	movs	r2, #8
 80014da:	4013      	ands	r3, r2
 80014dc:	2b08      	cmp	r3, #8
 80014de:	d123      	bne.n	8001528 <HAL_ADC_PollForConversion+0xfc>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	0018      	movs	r0, r3
 80014e6:	f7ff fd5f 	bl	8000fa8 <LL_ADC_REG_IsConversionOngoing>
 80014ea:	1e03      	subs	r3, r0, #0
 80014ec:	d110      	bne.n	8001510 <HAL_ADC_PollForConversion+0xe4>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	685a      	ldr	r2, [r3, #4]
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	210c      	movs	r1, #12
 80014fa:	438a      	bics	r2, r1
 80014fc:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001502:	4a10      	ldr	r2, [pc, #64]	@ (8001544 <HAL_ADC_PollForConversion+0x118>)
 8001504:	4013      	ands	r3, r2
 8001506:	2201      	movs	r2, #1
 8001508:	431a      	orrs	r2, r3
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	659a      	str	r2, [r3, #88]	@ 0x58
 800150e:	e00b      	b.n	8001528 <HAL_ADC_PollForConversion+0xfc>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001514:	2220      	movs	r2, #32
 8001516:	431a      	orrs	r2, r3
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001520:	2201      	movs	r2, #1
 8001522:	431a      	orrs	r2, r3
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	7e1b      	ldrb	r3, [r3, #24]
 800152c:	2b00      	cmp	r3, #0
 800152e:	d103      	bne.n	8001538 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	220c      	movs	r2, #12
 8001536:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001538:	2300      	movs	r3, #0
}
 800153a:	0018      	movs	r0, r3
 800153c:	46bd      	mov	sp, r7
 800153e:	b004      	add	sp, #16
 8001540:	bd80      	pop	{r7, pc}
 8001542:	46c0      	nop			@ (mov r8, r8)
 8001544:	fffffefe 	.word	0xfffffefe

08001548 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b082      	sub	sp, #8
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8001556:	0018      	movs	r0, r3
 8001558:	46bd      	mov	sp, r7
 800155a:	b002      	add	sp, #8
 800155c:	bd80      	pop	{r7, pc}
	...

08001560 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *sConfig)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b086      	sub	sp, #24
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
 8001568:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800156a:	2317      	movs	r3, #23
 800156c:	18fb      	adds	r3, r7, r3
 800156e:	2200      	movs	r2, #0
 8001570:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001572:	2300      	movs	r3, #0
 8001574:	60fb      	str	r3, [r7, #12]

    assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	2254      	movs	r2, #84	@ 0x54
 800157a:	5c9b      	ldrb	r3, [r3, r2]
 800157c:	2b01      	cmp	r3, #1
 800157e:	d101      	bne.n	8001584 <HAL_ADC_ConfigChannel+0x24>
 8001580:	2302      	movs	r3, #2
 8001582:	e1be      	b.n	8001902 <HAL_ADC_ConfigChannel+0x3a2>
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	2254      	movs	r2, #84	@ 0x54
 8001588:	2101      	movs	r1, #1
 800158a:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor       */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	0018      	movs	r0, r3
 8001592:	f7ff fd09 	bl	8000fa8 <LL_ADC_REG_IsConversionOngoing>
 8001596:	1e03      	subs	r3, r0, #0
 8001598:	d000      	beq.n	800159c <HAL_ADC_ConfigChannel+0x3c>
 800159a:	e1a1      	b.n	80018e0 <HAL_ADC_ConfigChannel+0x380>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (sConfig->Rank != ADC_RANK_NONE)
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	685b      	ldr	r3, [r3, #4]
 80015a0:	2b02      	cmp	r3, #2
 80015a2:	d100      	bne.n	80015a6 <HAL_ADC_ConfigChannel+0x46>
 80015a4:	e152      	b.n	800184c <HAL_ADC_ConfigChannel+0x2ec>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	691a      	ldr	r2, [r3, #16]
 80015aa:	2380      	movs	r3, #128	@ 0x80
 80015ac:	061b      	lsls	r3, r3, #24
 80015ae:	429a      	cmp	r2, r3
 80015b0:	d004      	beq.n	80015bc <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80015b6:	4ac2      	ldr	r2, [pc, #776]	@ (80018c0 <HAL_ADC_ConfigChannel+0x360>)
 80015b8:	4293      	cmp	r3, r2
 80015ba:	d108      	bne.n	80015ce <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, sConfig->Channel);
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681a      	ldr	r2, [r3, #0]
 80015c0:	683b      	ldr	r3, [r7, #0]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	0019      	movs	r1, r3
 80015c6:	0010      	movs	r0, r2
 80015c8:	f7ff fc1c 	bl	8000e04 <LL_ADC_REG_SetSequencerChAdd>
 80015cc:	e0ed      	b.n	80017aa <HAL_ADC_ConfigChannel+0x24a>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80015d2:	683b      	ldr	r3, [r7, #0]
 80015d4:	685b      	ldr	r3, [r3, #4]
 80015d6:	211f      	movs	r1, #31
 80015d8:	400b      	ands	r3, r1
 80015da:	210f      	movs	r1, #15
 80015dc:	4099      	lsls	r1, r3
 80015de:	000b      	movs	r3, r1
 80015e0:	43db      	mvns	r3, r3
 80015e2:	4013      	ands	r3, r2
 80015e4:	0019      	movs	r1, r3
 80015e6:	683b      	ldr	r3, [r7, #0]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	025b      	lsls	r3, r3, #9
 80015ec:	0a5b      	lsrs	r3, r3, #9
 80015ee:	d105      	bne.n	80015fc <HAL_ADC_ConfigChannel+0x9c>
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	0e9b      	lsrs	r3, r3, #26
 80015f6:	221f      	movs	r2, #31
 80015f8:	4013      	ands	r3, r2
 80015fa:	e0bc      	b.n	8001776 <HAL_ADC_ConfigChannel+0x216>
 80015fc:	683b      	ldr	r3, [r7, #0]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	2201      	movs	r2, #1
 8001602:	4013      	ands	r3, r2
 8001604:	d000      	beq.n	8001608 <HAL_ADC_ConfigChannel+0xa8>
 8001606:	e0b5      	b.n	8001774 <HAL_ADC_ConfigChannel+0x214>
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	2202      	movs	r2, #2
 800160e:	4013      	ands	r3, r2
 8001610:	d000      	beq.n	8001614 <HAL_ADC_ConfigChannel+0xb4>
 8001612:	e0ad      	b.n	8001770 <HAL_ADC_ConfigChannel+0x210>
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	2204      	movs	r2, #4
 800161a:	4013      	ands	r3, r2
 800161c:	d000      	beq.n	8001620 <HAL_ADC_ConfigChannel+0xc0>
 800161e:	e0a5      	b.n	800176c <HAL_ADC_ConfigChannel+0x20c>
 8001620:	683b      	ldr	r3, [r7, #0]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	2208      	movs	r2, #8
 8001626:	4013      	ands	r3, r2
 8001628:	d000      	beq.n	800162c <HAL_ADC_ConfigChannel+0xcc>
 800162a:	e09d      	b.n	8001768 <HAL_ADC_ConfigChannel+0x208>
 800162c:	683b      	ldr	r3, [r7, #0]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	2210      	movs	r2, #16
 8001632:	4013      	ands	r3, r2
 8001634:	d000      	beq.n	8001638 <HAL_ADC_ConfigChannel+0xd8>
 8001636:	e095      	b.n	8001764 <HAL_ADC_ConfigChannel+0x204>
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	2220      	movs	r2, #32
 800163e:	4013      	ands	r3, r2
 8001640:	d000      	beq.n	8001644 <HAL_ADC_ConfigChannel+0xe4>
 8001642:	e08d      	b.n	8001760 <HAL_ADC_ConfigChannel+0x200>
 8001644:	683b      	ldr	r3, [r7, #0]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	2240      	movs	r2, #64	@ 0x40
 800164a:	4013      	ands	r3, r2
 800164c:	d000      	beq.n	8001650 <HAL_ADC_ConfigChannel+0xf0>
 800164e:	e085      	b.n	800175c <HAL_ADC_ConfigChannel+0x1fc>
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	2280      	movs	r2, #128	@ 0x80
 8001656:	4013      	ands	r3, r2
 8001658:	d000      	beq.n	800165c <HAL_ADC_ConfigChannel+0xfc>
 800165a:	e07d      	b.n	8001758 <HAL_ADC_ConfigChannel+0x1f8>
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	681a      	ldr	r2, [r3, #0]
 8001660:	2380      	movs	r3, #128	@ 0x80
 8001662:	005b      	lsls	r3, r3, #1
 8001664:	4013      	ands	r3, r2
 8001666:	d000      	beq.n	800166a <HAL_ADC_ConfigChannel+0x10a>
 8001668:	e074      	b.n	8001754 <HAL_ADC_ConfigChannel+0x1f4>
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	681a      	ldr	r2, [r3, #0]
 800166e:	2380      	movs	r3, #128	@ 0x80
 8001670:	009b      	lsls	r3, r3, #2
 8001672:	4013      	ands	r3, r2
 8001674:	d000      	beq.n	8001678 <HAL_ADC_ConfigChannel+0x118>
 8001676:	e06b      	b.n	8001750 <HAL_ADC_ConfigChannel+0x1f0>
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	681a      	ldr	r2, [r3, #0]
 800167c:	2380      	movs	r3, #128	@ 0x80
 800167e:	00db      	lsls	r3, r3, #3
 8001680:	4013      	ands	r3, r2
 8001682:	d000      	beq.n	8001686 <HAL_ADC_ConfigChannel+0x126>
 8001684:	e062      	b.n	800174c <HAL_ADC_ConfigChannel+0x1ec>
 8001686:	683b      	ldr	r3, [r7, #0]
 8001688:	681a      	ldr	r2, [r3, #0]
 800168a:	2380      	movs	r3, #128	@ 0x80
 800168c:	011b      	lsls	r3, r3, #4
 800168e:	4013      	ands	r3, r2
 8001690:	d000      	beq.n	8001694 <HAL_ADC_ConfigChannel+0x134>
 8001692:	e059      	b.n	8001748 <HAL_ADC_ConfigChannel+0x1e8>
 8001694:	683b      	ldr	r3, [r7, #0]
 8001696:	681a      	ldr	r2, [r3, #0]
 8001698:	2380      	movs	r3, #128	@ 0x80
 800169a:	015b      	lsls	r3, r3, #5
 800169c:	4013      	ands	r3, r2
 800169e:	d151      	bne.n	8001744 <HAL_ADC_ConfigChannel+0x1e4>
 80016a0:	683b      	ldr	r3, [r7, #0]
 80016a2:	681a      	ldr	r2, [r3, #0]
 80016a4:	2380      	movs	r3, #128	@ 0x80
 80016a6:	019b      	lsls	r3, r3, #6
 80016a8:	4013      	ands	r3, r2
 80016aa:	d149      	bne.n	8001740 <HAL_ADC_ConfigChannel+0x1e0>
 80016ac:	683b      	ldr	r3, [r7, #0]
 80016ae:	681a      	ldr	r2, [r3, #0]
 80016b0:	2380      	movs	r3, #128	@ 0x80
 80016b2:	01db      	lsls	r3, r3, #7
 80016b4:	4013      	ands	r3, r2
 80016b6:	d141      	bne.n	800173c <HAL_ADC_ConfigChannel+0x1dc>
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	681a      	ldr	r2, [r3, #0]
 80016bc:	2380      	movs	r3, #128	@ 0x80
 80016be:	021b      	lsls	r3, r3, #8
 80016c0:	4013      	ands	r3, r2
 80016c2:	d139      	bne.n	8001738 <HAL_ADC_ConfigChannel+0x1d8>
 80016c4:	683b      	ldr	r3, [r7, #0]
 80016c6:	681a      	ldr	r2, [r3, #0]
 80016c8:	2380      	movs	r3, #128	@ 0x80
 80016ca:	025b      	lsls	r3, r3, #9
 80016cc:	4013      	ands	r3, r2
 80016ce:	d131      	bne.n	8001734 <HAL_ADC_ConfigChannel+0x1d4>
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	681a      	ldr	r2, [r3, #0]
 80016d4:	2380      	movs	r3, #128	@ 0x80
 80016d6:	029b      	lsls	r3, r3, #10
 80016d8:	4013      	ands	r3, r2
 80016da:	d129      	bne.n	8001730 <HAL_ADC_ConfigChannel+0x1d0>
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	681a      	ldr	r2, [r3, #0]
 80016e0:	2380      	movs	r3, #128	@ 0x80
 80016e2:	02db      	lsls	r3, r3, #11
 80016e4:	4013      	ands	r3, r2
 80016e6:	d121      	bne.n	800172c <HAL_ADC_ConfigChannel+0x1cc>
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	681a      	ldr	r2, [r3, #0]
 80016ec:	2380      	movs	r3, #128	@ 0x80
 80016ee:	031b      	lsls	r3, r3, #12
 80016f0:	4013      	ands	r3, r2
 80016f2:	d119      	bne.n	8001728 <HAL_ADC_ConfigChannel+0x1c8>
 80016f4:	683b      	ldr	r3, [r7, #0]
 80016f6:	681a      	ldr	r2, [r3, #0]
 80016f8:	2380      	movs	r3, #128	@ 0x80
 80016fa:	035b      	lsls	r3, r3, #13
 80016fc:	4013      	ands	r3, r2
 80016fe:	d111      	bne.n	8001724 <HAL_ADC_ConfigChannel+0x1c4>
 8001700:	683b      	ldr	r3, [r7, #0]
 8001702:	681a      	ldr	r2, [r3, #0]
 8001704:	2380      	movs	r3, #128	@ 0x80
 8001706:	039b      	lsls	r3, r3, #14
 8001708:	4013      	ands	r3, r2
 800170a:	d109      	bne.n	8001720 <HAL_ADC_ConfigChannel+0x1c0>
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	681a      	ldr	r2, [r3, #0]
 8001710:	2380      	movs	r3, #128	@ 0x80
 8001712:	03db      	lsls	r3, r3, #15
 8001714:	4013      	ands	r3, r2
 8001716:	d001      	beq.n	800171c <HAL_ADC_ConfigChannel+0x1bc>
 8001718:	2316      	movs	r3, #22
 800171a:	e02c      	b.n	8001776 <HAL_ADC_ConfigChannel+0x216>
 800171c:	2300      	movs	r3, #0
 800171e:	e02a      	b.n	8001776 <HAL_ADC_ConfigChannel+0x216>
 8001720:	2315      	movs	r3, #21
 8001722:	e028      	b.n	8001776 <HAL_ADC_ConfigChannel+0x216>
 8001724:	2314      	movs	r3, #20
 8001726:	e026      	b.n	8001776 <HAL_ADC_ConfigChannel+0x216>
 8001728:	2313      	movs	r3, #19
 800172a:	e024      	b.n	8001776 <HAL_ADC_ConfigChannel+0x216>
 800172c:	2312      	movs	r3, #18
 800172e:	e022      	b.n	8001776 <HAL_ADC_ConfigChannel+0x216>
 8001730:	2311      	movs	r3, #17
 8001732:	e020      	b.n	8001776 <HAL_ADC_ConfigChannel+0x216>
 8001734:	2310      	movs	r3, #16
 8001736:	e01e      	b.n	8001776 <HAL_ADC_ConfigChannel+0x216>
 8001738:	230f      	movs	r3, #15
 800173a:	e01c      	b.n	8001776 <HAL_ADC_ConfigChannel+0x216>
 800173c:	230e      	movs	r3, #14
 800173e:	e01a      	b.n	8001776 <HAL_ADC_ConfigChannel+0x216>
 8001740:	230d      	movs	r3, #13
 8001742:	e018      	b.n	8001776 <HAL_ADC_ConfigChannel+0x216>
 8001744:	230c      	movs	r3, #12
 8001746:	e016      	b.n	8001776 <HAL_ADC_ConfigChannel+0x216>
 8001748:	230b      	movs	r3, #11
 800174a:	e014      	b.n	8001776 <HAL_ADC_ConfigChannel+0x216>
 800174c:	230a      	movs	r3, #10
 800174e:	e012      	b.n	8001776 <HAL_ADC_ConfigChannel+0x216>
 8001750:	2309      	movs	r3, #9
 8001752:	e010      	b.n	8001776 <HAL_ADC_ConfigChannel+0x216>
 8001754:	2308      	movs	r3, #8
 8001756:	e00e      	b.n	8001776 <HAL_ADC_ConfigChannel+0x216>
 8001758:	2307      	movs	r3, #7
 800175a:	e00c      	b.n	8001776 <HAL_ADC_ConfigChannel+0x216>
 800175c:	2306      	movs	r3, #6
 800175e:	e00a      	b.n	8001776 <HAL_ADC_ConfigChannel+0x216>
 8001760:	2305      	movs	r3, #5
 8001762:	e008      	b.n	8001776 <HAL_ADC_ConfigChannel+0x216>
 8001764:	2304      	movs	r3, #4
 8001766:	e006      	b.n	8001776 <HAL_ADC_ConfigChannel+0x216>
 8001768:	2303      	movs	r3, #3
 800176a:	e004      	b.n	8001776 <HAL_ADC_ConfigChannel+0x216>
 800176c:	2302      	movs	r3, #2
 800176e:	e002      	b.n	8001776 <HAL_ADC_ConfigChannel+0x216>
 8001770:	2301      	movs	r3, #1
 8001772:	e000      	b.n	8001776 <HAL_ADC_ConfigChannel+0x216>
 8001774:	2300      	movs	r3, #0
 8001776:	683a      	ldr	r2, [r7, #0]
 8001778:	6852      	ldr	r2, [r2, #4]
 800177a:	201f      	movs	r0, #31
 800177c:	4002      	ands	r2, r0
 800177e:	4093      	lsls	r3, r2
 8001780:	000a      	movs	r2, r1
 8001782:	431a      	orrs	r2, r3
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	685b      	ldr	r3, [r3, #4]
 800178c:	089b      	lsrs	r3, r3, #2
 800178e:	1c5a      	adds	r2, r3, #1
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	69db      	ldr	r3, [r3, #28]
 8001794:	429a      	cmp	r2, r3
 8001796:	d808      	bhi.n	80017aa <HAL_ADC_ConfigChannel+0x24a>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	6818      	ldr	r0, [r3, #0]
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	6859      	ldr	r1, [r3, #4]
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	001a      	movs	r2, r3
 80017a6:	f7ff fb0d 	bl	8000dc4 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	6818      	ldr	r0, [r3, #0]
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	6819      	ldr	r1, [r3, #0]
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	689b      	ldr	r3, [r3, #8]
 80017b6:	001a      	movs	r2, r3
 80017b8:	f7ff fb48 	bl	8000e4c <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	db00      	blt.n	80017c6 <HAL_ADC_ConfigChannel+0x266>
 80017c4:	e096      	b.n	80018f4 <HAL_ADC_ConfigChannel+0x394>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80017c6:	4b3f      	ldr	r3, [pc, #252]	@ (80018c4 <HAL_ADC_ConfigChannel+0x364>)
 80017c8:	0018      	movs	r0, r3
 80017ca:	f7ff faa9 	bl	8000d20 <LL_ADC_GetCommonPathInternalCh>
 80017ce:	0003      	movs	r3, r0
 80017d0:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	4a3c      	ldr	r2, [pc, #240]	@ (80018c8 <HAL_ADC_ConfigChannel+0x368>)
 80017d8:	4293      	cmp	r3, r2
 80017da:	d123      	bne.n	8001824 <HAL_ADC_ConfigChannel+0x2c4>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80017dc:	693a      	ldr	r2, [r7, #16]
 80017de:	2380      	movs	r3, #128	@ 0x80
 80017e0:	041b      	lsls	r3, r3, #16
 80017e2:	4013      	ands	r3, r2
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80017e4:	d11e      	bne.n	8001824 <HAL_ADC_ConfigChannel+0x2c4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80017e6:	693b      	ldr	r3, [r7, #16]
 80017e8:	2280      	movs	r2, #128	@ 0x80
 80017ea:	0412      	lsls	r2, r2, #16
 80017ec:	4313      	orrs	r3, r2
 80017ee:	4a35      	ldr	r2, [pc, #212]	@ (80018c4 <HAL_ADC_ConfigChannel+0x364>)
 80017f0:	0019      	movs	r1, r3
 80017f2:	0010      	movs	r0, r2
 80017f4:	f7ff fa80 	bl	8000cf8 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 80017f8:	4b34      	ldr	r3, [pc, #208]	@ (80018cc <HAL_ADC_ConfigChannel+0x36c>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	4934      	ldr	r1, [pc, #208]	@ (80018d0 <HAL_ADC_ConfigChannel+0x370>)
 80017fe:	0018      	movs	r0, r3
 8001800:	f7fe fc94 	bl	800012c <__udivsi3>
 8001804:	0003      	movs	r3, r0
 8001806:	001a      	movs	r2, r3
 8001808:	0013      	movs	r3, r2
 800180a:	005b      	lsls	r3, r3, #1
 800180c:	189b      	adds	r3, r3, r2
 800180e:	009b      	lsls	r3, r3, #2
 8001810:	3301      	adds	r3, #1
 8001812:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001814:	e002      	b.n	800181c <HAL_ADC_ConfigChannel+0x2bc>
          {
            wait_loop_index--;
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	3b01      	subs	r3, #1
 800181a:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	2b00      	cmp	r3, #0
 8001820:	d1f9      	bne.n	8001816 <HAL_ADC_ConfigChannel+0x2b6>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001822:	e067      	b.n	80018f4 <HAL_ADC_ConfigChannel+0x394>
          }
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	4a2a      	ldr	r2, [pc, #168]	@ (80018d4 <HAL_ADC_ConfigChannel+0x374>)
 800182a:	4293      	cmp	r3, r2
 800182c:	d162      	bne.n	80018f4 <HAL_ADC_ConfigChannel+0x394>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800182e:	693a      	ldr	r2, [r7, #16]
 8001830:	2380      	movs	r3, #128	@ 0x80
 8001832:	03db      	lsls	r3, r3, #15
 8001834:	4013      	ands	r3, r2
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001836:	d15d      	bne.n	80018f4 <HAL_ADC_ConfigChannel+0x394>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001838:	693b      	ldr	r3, [r7, #16]
 800183a:	2280      	movs	r2, #128	@ 0x80
 800183c:	03d2      	lsls	r2, r2, #15
 800183e:	4313      	orrs	r3, r2
 8001840:	4a20      	ldr	r2, [pc, #128]	@ (80018c4 <HAL_ADC_ConfigChannel+0x364>)
 8001842:	0019      	movs	r1, r3
 8001844:	0010      	movs	r0, r2
 8001846:	f7ff fa57 	bl	8000cf8 <LL_ADC_SetCommonPathInternalCh>
 800184a:	e053      	b.n	80018f4 <HAL_ADC_ConfigChannel+0x394>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	691a      	ldr	r2, [r3, #16]
 8001850:	2380      	movs	r3, #128	@ 0x80
 8001852:	061b      	lsls	r3, r3, #24
 8001854:	429a      	cmp	r2, r3
 8001856:	d004      	beq.n	8001862 <HAL_ADC_ConfigChannel+0x302>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800185c:	4a18      	ldr	r2, [pc, #96]	@ (80018c0 <HAL_ADC_ConfigChannel+0x360>)
 800185e:	4293      	cmp	r3, r2
 8001860:	d107      	bne.n	8001872 <HAL_ADC_ConfigChannel+0x312>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, sConfig->Channel);
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681a      	ldr	r2, [r3, #0]
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	0019      	movs	r1, r3
 800186c:	0010      	movs	r0, r2
 800186e:	f7ff fada 	bl	8000e26 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: VrefInt/TempSensor.       */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	2b00      	cmp	r3, #0
 8001878:	da3c      	bge.n	80018f4 <HAL_ADC_ConfigChannel+0x394>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800187a:	4b12      	ldr	r3, [pc, #72]	@ (80018c4 <HAL_ADC_ConfigChannel+0x364>)
 800187c:	0018      	movs	r0, r3
 800187e:	f7ff fa4f 	bl	8000d20 <LL_ADC_GetCommonPathInternalCh>
 8001882:	0003      	movs	r3, r0
 8001884:	613b      	str	r3, [r7, #16]

        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001886:	683b      	ldr	r3, [r7, #0]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	4a0f      	ldr	r2, [pc, #60]	@ (80018c8 <HAL_ADC_ConfigChannel+0x368>)
 800188c:	4293      	cmp	r3, r2
 800188e:	d108      	bne.n	80018a2 <HAL_ADC_ConfigChannel+0x342>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001890:	693b      	ldr	r3, [r7, #16]
 8001892:	4a11      	ldr	r2, [pc, #68]	@ (80018d8 <HAL_ADC_ConfigChannel+0x378>)
 8001894:	4013      	ands	r3, r2
 8001896:	4a0b      	ldr	r2, [pc, #44]	@ (80018c4 <HAL_ADC_ConfigChannel+0x364>)
 8001898:	0019      	movs	r1, r3
 800189a:	0010      	movs	r0, r2
 800189c:	f7ff fa2c 	bl	8000cf8 <LL_ADC_SetCommonPathInternalCh>
 80018a0:	e028      	b.n	80018f4 <HAL_ADC_ConfigChannel+0x394>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	4a0b      	ldr	r2, [pc, #44]	@ (80018d4 <HAL_ADC_ConfigChannel+0x374>)
 80018a8:	4293      	cmp	r3, r2
 80018aa:	d123      	bne.n	80018f4 <HAL_ADC_ConfigChannel+0x394>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80018ac:	693b      	ldr	r3, [r7, #16]
 80018ae:	4a0b      	ldr	r2, [pc, #44]	@ (80018dc <HAL_ADC_ConfigChannel+0x37c>)
 80018b0:	4013      	ands	r3, r2
 80018b2:	4a04      	ldr	r2, [pc, #16]	@ (80018c4 <HAL_ADC_ConfigChannel+0x364>)
 80018b4:	0019      	movs	r1, r3
 80018b6:	0010      	movs	r0, r2
 80018b8:	f7ff fa1e 	bl	8000cf8 <LL_ADC_SetCommonPathInternalCh>
 80018bc:	e01a      	b.n	80018f4 <HAL_ADC_ConfigChannel+0x394>
 80018be:	46c0      	nop			@ (mov r8, r8)
 80018c0:	80000004 	.word	0x80000004
 80018c4:	40012708 	.word	0x40012708
 80018c8:	a4000200 	.word	0xa4000200
 80018cc:	20000004 	.word	0x20000004
 80018d0:	00030d40 	.word	0x00030d40
 80018d4:	a8000400 	.word	0xa8000400
 80018d8:	ff7fffff 	.word	0xff7fffff
 80018dc:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018e4:	2220      	movs	r2, #32
 80018e6:	431a      	orrs	r2, r3
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80018ec:	2317      	movs	r3, #23
 80018ee:	18fb      	adds	r3, r7, r3
 80018f0:	2201      	movs	r2, #1
 80018f2:	701a      	strb	r2, [r3, #0]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	2254      	movs	r2, #84	@ 0x54
 80018f8:	2100      	movs	r1, #0
 80018fa:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 80018fc:	2317      	movs	r3, #23
 80018fe:	18fb      	adds	r3, r7, r3
 8001900:	781b      	ldrb	r3, [r3, #0]
}
 8001902:	0018      	movs	r0, r3
 8001904:	46bd      	mov	sp, r7
 8001906:	b006      	add	sp, #24
 8001908:	bd80      	pop	{r7, pc}
 800190a:	46c0      	nop			@ (mov r8, r8)

0800190c <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b084      	sub	sp, #16
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	0018      	movs	r0, r3
 800191a:	f7ff fb45 	bl	8000fa8 <LL_ADC_REG_IsConversionOngoing>
 800191e:	1e03      	subs	r3, r0, #0
 8001920:	d02b      	beq.n	800197a <ADC_ConversionStop+0x6e>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	0018      	movs	r0, r3
 8001928:	f7ff fb09 	bl	8000f3e <LL_ADC_IsDisableOngoing>
 800192c:	1e03      	subs	r3, r0, #0
 800192e:	d104      	bne.n	800193a <ADC_ConversionStop+0x2e>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	0018      	movs	r0, r3
 8001936:	f7ff fb25 	bl	8000f84 <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800193a:	f7ff f9af 	bl	8000c9c <HAL_GetTick>
 800193e:	0003      	movs	r3, r0
 8001940:	60fb      	str	r3, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8001942:	e014      	b.n	800196e <ADC_ConversionStop+0x62>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8001944:	f7ff f9aa 	bl	8000c9c <HAL_GetTick>
 8001948:	0002      	movs	r2, r0
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	1ad3      	subs	r3, r2, r3
 800194e:	2b02      	cmp	r3, #2
 8001950:	d90d      	bls.n	800196e <ADC_ConversionStop+0x62>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001956:	2210      	movs	r2, #16
 8001958:	431a      	orrs	r2, r3
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001962:	2201      	movs	r2, #1
 8001964:	431a      	orrs	r2, r3
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	65da      	str	r2, [r3, #92]	@ 0x5c

        return HAL_ERROR;
 800196a:	2301      	movs	r3, #1
 800196c:	e006      	b.n	800197c <ADC_ConversionStop+0x70>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	689b      	ldr	r3, [r3, #8]
 8001974:	2204      	movs	r2, #4
 8001976:	4013      	ands	r3, r2
 8001978:	d1e4      	bne.n	8001944 <ADC_ConversionStop+0x38>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 800197a:	2300      	movs	r3, #0
}
 800197c:	0018      	movs	r0, r3
 800197e:	46bd      	mov	sp, r7
 8001980:	b004      	add	sp, #16
 8001982:	bd80      	pop	{r7, pc}

08001984 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b084      	sub	sp, #16
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800198c:	2300      	movs	r3, #0
 800198e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	0018      	movs	r0, r3
 8001996:	f7ff fac1 	bl	8000f1c <LL_ADC_IsEnabled>
 800199a:	1e03      	subs	r3, r0, #0
 800199c:	d162      	bne.n	8001a64 <ADC_Enable+0xe0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	689b      	ldr	r3, [r3, #8]
 80019a4:	4a32      	ldr	r2, [pc, #200]	@ (8001a70 <ADC_Enable+0xec>)
 80019a6:	4013      	ands	r3, r2
 80019a8:	d00d      	beq.n	80019c6 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019ae:	2210      	movs	r2, #16
 80019b0:	431a      	orrs	r2, r3
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019ba:	2201      	movs	r2, #1
 80019bc:	431a      	orrs	r2, r3
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80019c2:	2301      	movs	r3, #1
 80019c4:	e04f      	b.n	8001a66 <ADC_Enable+0xe2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	0018      	movs	r0, r3
 80019cc:	f7ff fa82 	bl	8000ed4 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 80019d0:	4b28      	ldr	r3, [pc, #160]	@ (8001a74 <ADC_Enable+0xf0>)
 80019d2:	0018      	movs	r0, r3
 80019d4:	f7ff f9a4 	bl	8000d20 <LL_ADC_GetCommonPathInternalCh>
 80019d8:	0002      	movs	r2, r0
 80019da:	2380      	movs	r3, #128	@ 0x80
 80019dc:	041b      	lsls	r3, r3, #16
 80019de:	4013      	ands	r3, r2
 80019e0:	d00f      	beq.n	8001a02 <ADC_Enable+0x7e>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80019e2:	4b25      	ldr	r3, [pc, #148]	@ (8001a78 <ADC_Enable+0xf4>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	4925      	ldr	r1, [pc, #148]	@ (8001a7c <ADC_Enable+0xf8>)
 80019e8:	0018      	movs	r0, r3
 80019ea:	f7fe fb9f 	bl	800012c <__udivsi3>
 80019ee:	0003      	movs	r3, r0
 80019f0:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 80019f2:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80019f4:	e002      	b.n	80019fc <ADC_Enable+0x78>
      {
        wait_loop_index--;
 80019f6:	68bb      	ldr	r3, [r7, #8]
 80019f8:	3b01      	subs	r3, #1
 80019fa:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80019fc:	68bb      	ldr	r3, [r7, #8]
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d1f9      	bne.n	80019f6 <ADC_Enable+0x72>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	7e5b      	ldrb	r3, [r3, #25]
 8001a06:	2b01      	cmp	r3, #1
 8001a08:	d02c      	beq.n	8001a64 <ADC_Enable+0xe0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8001a0a:	f7ff f947 	bl	8000c9c <HAL_GetTick>
 8001a0e:	0003      	movs	r3, r0
 8001a10:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001a12:	e020      	b.n	8001a56 <ADC_Enable+0xd2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	0018      	movs	r0, r3
 8001a1a:	f7ff fa7f 	bl	8000f1c <LL_ADC_IsEnabled>
 8001a1e:	1e03      	subs	r3, r0, #0
 8001a20:	d104      	bne.n	8001a2c <ADC_Enable+0xa8>
        {
          LL_ADC_Enable(hadc->Instance);
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	0018      	movs	r0, r3
 8001a28:	f7ff fa54 	bl	8000ed4 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001a2c:	f7ff f936 	bl	8000c9c <HAL_GetTick>
 8001a30:	0002      	movs	r2, r0
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	1ad3      	subs	r3, r2, r3
 8001a36:	2b02      	cmp	r3, #2
 8001a38:	d90d      	bls.n	8001a56 <ADC_Enable+0xd2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a3e:	2210      	movs	r2, #16
 8001a40:	431a      	orrs	r2, r3
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	431a      	orrs	r2, r3
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8001a52:	2301      	movs	r3, #1
 8001a54:	e007      	b.n	8001a66 <ADC_Enable+0xe2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	2201      	movs	r2, #1
 8001a5e:	4013      	ands	r3, r2
 8001a60:	2b01      	cmp	r3, #1
 8001a62:	d1d7      	bne.n	8001a14 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001a64:	2300      	movs	r3, #0
}
 8001a66:	0018      	movs	r0, r3
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	b004      	add	sp, #16
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	46c0      	nop			@ (mov r8, r8)
 8001a70:	80000017 	.word	0x80000017
 8001a74:	40012708 	.word	0x40012708
 8001a78:	20000004 	.word	0x20000004
 8001a7c:	00030d40 	.word	0x00030d40

08001a80 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b084      	sub	sp, #16
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	0018      	movs	r0, r3
 8001a8e:	f7ff fa56 	bl	8000f3e <LL_ADC_IsDisableOngoing>
 8001a92:	0003      	movs	r3, r0
 8001a94:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	0018      	movs	r0, r3
 8001a9c:	f7ff fa3e 	bl	8000f1c <LL_ADC_IsEnabled>
 8001aa0:	1e03      	subs	r3, r0, #0
 8001aa2:	d040      	beq.n	8001b26 <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d13d      	bne.n	8001b26 <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	689b      	ldr	r3, [r3, #8]
 8001ab0:	2205      	movs	r2, #5
 8001ab2:	4013      	ands	r3, r2
 8001ab4:	2b01      	cmp	r3, #1
 8001ab6:	d10d      	bne.n	8001ad4 <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	0018      	movs	r0, r3
 8001abe:	f7ff fa1b 	bl	8000ef8 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	2203      	movs	r2, #3
 8001ac8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001aca:	f7ff f8e7 	bl	8000c9c <HAL_GetTick>
 8001ace:	0003      	movs	r3, r0
 8001ad0:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8001ad2:	e022      	b.n	8001b1a <ADC_Disable+0x9a>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ad8:	2210      	movs	r2, #16
 8001ada:	431a      	orrs	r2, r3
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ae4:	2201      	movs	r2, #1
 8001ae6:	431a      	orrs	r2, r3
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8001aec:	2301      	movs	r3, #1
 8001aee:	e01b      	b.n	8001b28 <ADC_Disable+0xa8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001af0:	f7ff f8d4 	bl	8000c9c <HAL_GetTick>
 8001af4:	0002      	movs	r2, r0
 8001af6:	68bb      	ldr	r3, [r7, #8]
 8001af8:	1ad3      	subs	r3, r2, r3
 8001afa:	2b02      	cmp	r3, #2
 8001afc:	d90d      	bls.n	8001b1a <ADC_Disable+0x9a>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b02:	2210      	movs	r2, #16
 8001b04:	431a      	orrs	r2, r3
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b0e:	2201      	movs	r2, #1
 8001b10:	431a      	orrs	r2, r3
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	65da      	str	r2, [r3, #92]	@ 0x5c

        return HAL_ERROR;
 8001b16:	2301      	movs	r3, #1
 8001b18:	e006      	b.n	8001b28 <ADC_Disable+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	689b      	ldr	r3, [r3, #8]
 8001b20:	2201      	movs	r2, #1
 8001b22:	4013      	ands	r3, r2
 8001b24:	d1e4      	bne.n	8001af0 <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001b26:	2300      	movs	r3, #0
}
 8001b28:	0018      	movs	r0, r3
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	b004      	add	sp, #16
 8001b2e:	bd80      	pop	{r7, pc}

08001b30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b30:	b590      	push	{r4, r7, lr}
 8001b32:	b083      	sub	sp, #12
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	0002      	movs	r2, r0
 8001b38:	6039      	str	r1, [r7, #0]
 8001b3a:	1dfb      	adds	r3, r7, #7
 8001b3c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001b3e:	1dfb      	adds	r3, r7, #7
 8001b40:	781b      	ldrb	r3, [r3, #0]
 8001b42:	2b7f      	cmp	r3, #127	@ 0x7f
 8001b44:	d828      	bhi.n	8001b98 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b46:	4a2f      	ldr	r2, [pc, #188]	@ (8001c04 <__NVIC_SetPriority+0xd4>)
 8001b48:	1dfb      	adds	r3, r7, #7
 8001b4a:	781b      	ldrb	r3, [r3, #0]
 8001b4c:	b25b      	sxtb	r3, r3
 8001b4e:	089b      	lsrs	r3, r3, #2
 8001b50:	33c0      	adds	r3, #192	@ 0xc0
 8001b52:	009b      	lsls	r3, r3, #2
 8001b54:	589b      	ldr	r3, [r3, r2]
 8001b56:	1dfa      	adds	r2, r7, #7
 8001b58:	7812      	ldrb	r2, [r2, #0]
 8001b5a:	0011      	movs	r1, r2
 8001b5c:	2203      	movs	r2, #3
 8001b5e:	400a      	ands	r2, r1
 8001b60:	00d2      	lsls	r2, r2, #3
 8001b62:	21ff      	movs	r1, #255	@ 0xff
 8001b64:	4091      	lsls	r1, r2
 8001b66:	000a      	movs	r2, r1
 8001b68:	43d2      	mvns	r2, r2
 8001b6a:	401a      	ands	r2, r3
 8001b6c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	019b      	lsls	r3, r3, #6
 8001b72:	22ff      	movs	r2, #255	@ 0xff
 8001b74:	401a      	ands	r2, r3
 8001b76:	1dfb      	adds	r3, r7, #7
 8001b78:	781b      	ldrb	r3, [r3, #0]
 8001b7a:	0018      	movs	r0, r3
 8001b7c:	2303      	movs	r3, #3
 8001b7e:	4003      	ands	r3, r0
 8001b80:	00db      	lsls	r3, r3, #3
 8001b82:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b84:	481f      	ldr	r0, [pc, #124]	@ (8001c04 <__NVIC_SetPriority+0xd4>)
 8001b86:	1dfb      	adds	r3, r7, #7
 8001b88:	781b      	ldrb	r3, [r3, #0]
 8001b8a:	b25b      	sxtb	r3, r3
 8001b8c:	089b      	lsrs	r3, r3, #2
 8001b8e:	430a      	orrs	r2, r1
 8001b90:	33c0      	adds	r3, #192	@ 0xc0
 8001b92:	009b      	lsls	r3, r3, #2
 8001b94:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001b96:	e031      	b.n	8001bfc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b98:	4a1b      	ldr	r2, [pc, #108]	@ (8001c08 <__NVIC_SetPriority+0xd8>)
 8001b9a:	1dfb      	adds	r3, r7, #7
 8001b9c:	781b      	ldrb	r3, [r3, #0]
 8001b9e:	0019      	movs	r1, r3
 8001ba0:	230f      	movs	r3, #15
 8001ba2:	400b      	ands	r3, r1
 8001ba4:	3b08      	subs	r3, #8
 8001ba6:	089b      	lsrs	r3, r3, #2
 8001ba8:	3306      	adds	r3, #6
 8001baa:	009b      	lsls	r3, r3, #2
 8001bac:	18d3      	adds	r3, r2, r3
 8001bae:	3304      	adds	r3, #4
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	1dfa      	adds	r2, r7, #7
 8001bb4:	7812      	ldrb	r2, [r2, #0]
 8001bb6:	0011      	movs	r1, r2
 8001bb8:	2203      	movs	r2, #3
 8001bba:	400a      	ands	r2, r1
 8001bbc:	00d2      	lsls	r2, r2, #3
 8001bbe:	21ff      	movs	r1, #255	@ 0xff
 8001bc0:	4091      	lsls	r1, r2
 8001bc2:	000a      	movs	r2, r1
 8001bc4:	43d2      	mvns	r2, r2
 8001bc6:	401a      	ands	r2, r3
 8001bc8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	019b      	lsls	r3, r3, #6
 8001bce:	22ff      	movs	r2, #255	@ 0xff
 8001bd0:	401a      	ands	r2, r3
 8001bd2:	1dfb      	adds	r3, r7, #7
 8001bd4:	781b      	ldrb	r3, [r3, #0]
 8001bd6:	0018      	movs	r0, r3
 8001bd8:	2303      	movs	r3, #3
 8001bda:	4003      	ands	r3, r0
 8001bdc:	00db      	lsls	r3, r3, #3
 8001bde:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001be0:	4809      	ldr	r0, [pc, #36]	@ (8001c08 <__NVIC_SetPriority+0xd8>)
 8001be2:	1dfb      	adds	r3, r7, #7
 8001be4:	781b      	ldrb	r3, [r3, #0]
 8001be6:	001c      	movs	r4, r3
 8001be8:	230f      	movs	r3, #15
 8001bea:	4023      	ands	r3, r4
 8001bec:	3b08      	subs	r3, #8
 8001bee:	089b      	lsrs	r3, r3, #2
 8001bf0:	430a      	orrs	r2, r1
 8001bf2:	3306      	adds	r3, #6
 8001bf4:	009b      	lsls	r3, r3, #2
 8001bf6:	18c3      	adds	r3, r0, r3
 8001bf8:	3304      	adds	r3, #4
 8001bfa:	601a      	str	r2, [r3, #0]
}
 8001bfc:	46c0      	nop			@ (mov r8, r8)
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	b003      	add	sp, #12
 8001c02:	bd90      	pop	{r4, r7, pc}
 8001c04:	e000e100 	.word	0xe000e100
 8001c08:	e000ed00 	.word	0xe000ed00

08001c0c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b082      	sub	sp, #8
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	1e5a      	subs	r2, r3, #1
 8001c18:	2380      	movs	r3, #128	@ 0x80
 8001c1a:	045b      	lsls	r3, r3, #17
 8001c1c:	429a      	cmp	r2, r3
 8001c1e:	d301      	bcc.n	8001c24 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c20:	2301      	movs	r3, #1
 8001c22:	e010      	b.n	8001c46 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c24:	4b0a      	ldr	r3, [pc, #40]	@ (8001c50 <SysTick_Config+0x44>)
 8001c26:	687a      	ldr	r2, [r7, #4]
 8001c28:	3a01      	subs	r2, #1
 8001c2a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c2c:	2301      	movs	r3, #1
 8001c2e:	425b      	negs	r3, r3
 8001c30:	2103      	movs	r1, #3
 8001c32:	0018      	movs	r0, r3
 8001c34:	f7ff ff7c 	bl	8001b30 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c38:	4b05      	ldr	r3, [pc, #20]	@ (8001c50 <SysTick_Config+0x44>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c3e:	4b04      	ldr	r3, [pc, #16]	@ (8001c50 <SysTick_Config+0x44>)
 8001c40:	2207      	movs	r2, #7
 8001c42:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c44:	2300      	movs	r3, #0
}
 8001c46:	0018      	movs	r0, r3
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	b002      	add	sp, #8
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	46c0      	nop			@ (mov r8, r8)
 8001c50:	e000e010 	.word	0xe000e010

08001c54 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b084      	sub	sp, #16
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	60b9      	str	r1, [r7, #8]
 8001c5c:	607a      	str	r2, [r7, #4]
 8001c5e:	210f      	movs	r1, #15
 8001c60:	187b      	adds	r3, r7, r1
 8001c62:	1c02      	adds	r2, r0, #0
 8001c64:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001c66:	68ba      	ldr	r2, [r7, #8]
 8001c68:	187b      	adds	r3, r7, r1
 8001c6a:	781b      	ldrb	r3, [r3, #0]
 8001c6c:	b25b      	sxtb	r3, r3
 8001c6e:	0011      	movs	r1, r2
 8001c70:	0018      	movs	r0, r3
 8001c72:	f7ff ff5d 	bl	8001b30 <__NVIC_SetPriority>
}
 8001c76:	46c0      	nop			@ (mov r8, r8)
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	b004      	add	sp, #16
 8001c7c:	bd80      	pop	{r7, pc}

08001c7e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c7e:	b580      	push	{r7, lr}
 8001c80:	b082      	sub	sp, #8
 8001c82:	af00      	add	r7, sp, #0
 8001c84:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	0018      	movs	r0, r3
 8001c8a:	f7ff ffbf 	bl	8001c0c <SysTick_Config>
 8001c8e:	0003      	movs	r3, r0
}
 8001c90:	0018      	movs	r0, r3
 8001c92:	46bd      	mov	sp, r7
 8001c94:	b002      	add	sp, #8
 8001c96:	bd80      	pop	{r7, pc}

08001c98 <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b086      	sub	sp, #24
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
 8001ca0:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001ca6:	e153      	b.n	8001f50 <HAL_GPIO_Init+0x2b8>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	2101      	movs	r1, #1
 8001cae:	693a      	ldr	r2, [r7, #16]
 8001cb0:	4091      	lsls	r1, r2
 8001cb2:	000a      	movs	r2, r1
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d100      	bne.n	8001cc0 <HAL_GPIO_Init+0x28>
 8001cbe:	e144      	b.n	8001f4a <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	2b02      	cmp	r3, #2
 8001cc6:	d003      	beq.n	8001cd0 <HAL_GPIO_Init+0x38>
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	2b12      	cmp	r3, #18
 8001cce:	d125      	bne.n	8001d1c <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8001cd0:	693b      	ldr	r3, [r7, #16]
 8001cd2:	08da      	lsrs	r2, r3, #3
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	3208      	adds	r2, #8
 8001cd8:	0092      	lsls	r2, r2, #2
 8001cda:	58d3      	ldr	r3, [r2, r3]
 8001cdc:	617b      	str	r3, [r7, #20]
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 8001cde:	693b      	ldr	r3, [r7, #16]
 8001ce0:	2207      	movs	r2, #7
 8001ce2:	4013      	ands	r3, r2
 8001ce4:	009b      	lsls	r3, r3, #2
 8001ce6:	220f      	movs	r2, #15
 8001ce8:	409a      	lsls	r2, r3
 8001cea:	0013      	movs	r3, r2
 8001cec:	43da      	mvns	r2, r3
 8001cee:	697b      	ldr	r3, [r7, #20]
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	691b      	ldr	r3, [r3, #16]
 8001cf8:	220f      	movs	r2, #15
 8001cfa:	401a      	ands	r2, r3
 8001cfc:	693b      	ldr	r3, [r7, #16]
 8001cfe:	2107      	movs	r1, #7
 8001d00:	400b      	ands	r3, r1
 8001d02:	009b      	lsls	r3, r3, #2
 8001d04:	409a      	lsls	r2, r3
 8001d06:	0013      	movs	r3, r2
 8001d08:	697a      	ldr	r2, [r7, #20]
 8001d0a:	4313      	orrs	r3, r2
 8001d0c:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8001d0e:	693b      	ldr	r3, [r7, #16]
 8001d10:	08da      	lsrs	r2, r3, #3
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	3208      	adds	r2, #8
 8001d16:	0092      	lsls	r2, r2, #2
 8001d18:	6979      	ldr	r1, [r7, #20]
 8001d1a:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001d22:	693b      	ldr	r3, [r7, #16]
 8001d24:	005b      	lsls	r3, r3, #1
 8001d26:	2203      	movs	r2, #3
 8001d28:	409a      	lsls	r2, r3
 8001d2a:	0013      	movs	r3, r2
 8001d2c:	43da      	mvns	r2, r3
 8001d2e:	697b      	ldr	r3, [r7, #20]
 8001d30:	4013      	ands	r3, r2
 8001d32:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	2203      	movs	r2, #3
 8001d3a:	401a      	ands	r2, r3
 8001d3c:	693b      	ldr	r3, [r7, #16]
 8001d3e:	005b      	lsls	r3, r3, #1
 8001d40:	409a      	lsls	r2, r3
 8001d42:	0013      	movs	r3, r2
 8001d44:	697a      	ldr	r2, [r7, #20]
 8001d46:	4313      	orrs	r3, r2
 8001d48:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	697a      	ldr	r2, [r7, #20]
 8001d4e:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	2b01      	cmp	r3, #1
 8001d56:	d00b      	beq.n	8001d70 <HAL_GPIO_Init+0xd8>
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	2b02      	cmp	r3, #2
 8001d5e:	d007      	beq.n	8001d70 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001d64:	2b11      	cmp	r3, #17
 8001d66:	d003      	beq.n	8001d70 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	685b      	ldr	r3, [r3, #4]
 8001d6c:	2b12      	cmp	r3, #18
 8001d6e:	d130      	bne.n	8001dd2 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	689b      	ldr	r3, [r3, #8]
 8001d74:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001d76:	693b      	ldr	r3, [r7, #16]
 8001d78:	005b      	lsls	r3, r3, #1
 8001d7a:	2203      	movs	r2, #3
 8001d7c:	409a      	lsls	r2, r3
 8001d7e:	0013      	movs	r3, r2
 8001d80:	43da      	mvns	r2, r3
 8001d82:	697b      	ldr	r3, [r7, #20]
 8001d84:	4013      	ands	r3, r2
 8001d86:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	68da      	ldr	r2, [r3, #12]
 8001d8c:	693b      	ldr	r3, [r7, #16]
 8001d8e:	005b      	lsls	r3, r3, #1
 8001d90:	409a      	lsls	r2, r3
 8001d92:	0013      	movs	r3, r2
 8001d94:	697a      	ldr	r2, [r7, #20]
 8001d96:	4313      	orrs	r3, r2
 8001d98:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	697a      	ldr	r2, [r7, #20]
 8001d9e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001da6:	2201      	movs	r2, #1
 8001da8:	693b      	ldr	r3, [r7, #16]
 8001daa:	409a      	lsls	r2, r3
 8001dac:	0013      	movs	r3, r2
 8001dae:	43da      	mvns	r2, r3
 8001db0:	697b      	ldr	r3, [r7, #20]
 8001db2:	4013      	ands	r3, r2
 8001db4:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	091b      	lsrs	r3, r3, #4
 8001dbc:	2201      	movs	r2, #1
 8001dbe:	401a      	ands	r2, r3
 8001dc0:	693b      	ldr	r3, [r7, #16]
 8001dc2:	409a      	lsls	r2, r3
 8001dc4:	0013      	movs	r3, r2
 8001dc6:	697a      	ldr	r2, [r7, #20]
 8001dc8:	4313      	orrs	r3, r2
 8001dca:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	697a      	ldr	r2, [r7, #20]
 8001dd0:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8001dd2:	683b      	ldr	r3, [r7, #0]
 8001dd4:	685b      	ldr	r3, [r3, #4]
 8001dd6:	2b03      	cmp	r3, #3
 8001dd8:	d017      	beq.n	8001e0a <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	68db      	ldr	r3, [r3, #12]
 8001dde:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8001de0:	693b      	ldr	r3, [r7, #16]
 8001de2:	005b      	lsls	r3, r3, #1
 8001de4:	2203      	movs	r2, #3
 8001de6:	409a      	lsls	r2, r3
 8001de8:	0013      	movs	r3, r2
 8001dea:	43da      	mvns	r2, r3
 8001dec:	697b      	ldr	r3, [r7, #20]
 8001dee:	4013      	ands	r3, r2
 8001df0:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8001df2:	683b      	ldr	r3, [r7, #0]
 8001df4:	689a      	ldr	r2, [r3, #8]
 8001df6:	693b      	ldr	r3, [r7, #16]
 8001df8:	005b      	lsls	r3, r3, #1
 8001dfa:	409a      	lsls	r2, r3
 8001dfc:	0013      	movs	r3, r2
 8001dfe:	697a      	ldr	r2, [r7, #20]
 8001e00:	4313      	orrs	r3, r2
 8001e02:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	697a      	ldr	r2, [r7, #20]
 8001e08:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	685a      	ldr	r2, [r3, #4]
 8001e0e:	2380      	movs	r3, #128	@ 0x80
 8001e10:	055b      	lsls	r3, r3, #21
 8001e12:	4013      	ands	r3, r2
 8001e14:	d100      	bne.n	8001e18 <HAL_GPIO_Init+0x180>
 8001e16:	e098      	b.n	8001f4a <HAL_GPIO_Init+0x2b2>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8001e18:	4a53      	ldr	r2, [pc, #332]	@ (8001f68 <HAL_GPIO_Init+0x2d0>)
 8001e1a:	693b      	ldr	r3, [r7, #16]
 8001e1c:	089b      	lsrs	r3, r3, #2
 8001e1e:	3318      	adds	r3, #24
 8001e20:	009b      	lsls	r3, r3, #2
 8001e22:	589b      	ldr	r3, [r3, r2]
 8001e24:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001e26:	693b      	ldr	r3, [r7, #16]
 8001e28:	2203      	movs	r2, #3
 8001e2a:	4013      	ands	r3, r2
 8001e2c:	00db      	lsls	r3, r3, #3
 8001e2e:	220f      	movs	r2, #15
 8001e30:	409a      	lsls	r2, r3
 8001e32:	0013      	movs	r3, r2
 8001e34:	43da      	mvns	r2, r3
 8001e36:	697b      	ldr	r3, [r7, #20]
 8001e38:	4013      	ands	r3, r2
 8001e3a:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001e3c:	687a      	ldr	r2, [r7, #4]
 8001e3e:	23a0      	movs	r3, #160	@ 0xa0
 8001e40:	05db      	lsls	r3, r3, #23
 8001e42:	429a      	cmp	r2, r3
 8001e44:	d019      	beq.n	8001e7a <HAL_GPIO_Init+0x1e2>
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	4a48      	ldr	r2, [pc, #288]	@ (8001f6c <HAL_GPIO_Init+0x2d4>)
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d013      	beq.n	8001e76 <HAL_GPIO_Init+0x1de>
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	4a47      	ldr	r2, [pc, #284]	@ (8001f70 <HAL_GPIO_Init+0x2d8>)
 8001e52:	4293      	cmp	r3, r2
 8001e54:	d00d      	beq.n	8001e72 <HAL_GPIO_Init+0x1da>
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	4a46      	ldr	r2, [pc, #280]	@ (8001f74 <HAL_GPIO_Init+0x2dc>)
 8001e5a:	4293      	cmp	r3, r2
 8001e5c:	d007      	beq.n	8001e6e <HAL_GPIO_Init+0x1d6>
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	4a45      	ldr	r2, [pc, #276]	@ (8001f78 <HAL_GPIO_Init+0x2e0>)
 8001e62:	4293      	cmp	r3, r2
 8001e64:	d101      	bne.n	8001e6a <HAL_GPIO_Init+0x1d2>
 8001e66:	2305      	movs	r3, #5
 8001e68:	e008      	b.n	8001e7c <HAL_GPIO_Init+0x1e4>
 8001e6a:	2306      	movs	r3, #6
 8001e6c:	e006      	b.n	8001e7c <HAL_GPIO_Init+0x1e4>
 8001e6e:	2303      	movs	r3, #3
 8001e70:	e004      	b.n	8001e7c <HAL_GPIO_Init+0x1e4>
 8001e72:	2302      	movs	r3, #2
 8001e74:	e002      	b.n	8001e7c <HAL_GPIO_Init+0x1e4>
 8001e76:	2301      	movs	r3, #1
 8001e78:	e000      	b.n	8001e7c <HAL_GPIO_Init+0x1e4>
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	693a      	ldr	r2, [r7, #16]
 8001e7e:	2103      	movs	r1, #3
 8001e80:	400a      	ands	r2, r1
 8001e82:	00d2      	lsls	r2, r2, #3
 8001e84:	4093      	lsls	r3, r2
 8001e86:	697a      	ldr	r2, [r7, #20]
 8001e88:	4313      	orrs	r3, r2
 8001e8a:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8001e8c:	4936      	ldr	r1, [pc, #216]	@ (8001f68 <HAL_GPIO_Init+0x2d0>)
 8001e8e:	693b      	ldr	r3, [r7, #16]
 8001e90:	089b      	lsrs	r3, r3, #2
 8001e92:	3318      	adds	r3, #24
 8001e94:	009b      	lsls	r3, r3, #2
 8001e96:	697a      	ldr	r2, [r7, #20]
 8001e98:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 8001e9a:	4a33      	ldr	r2, [pc, #204]	@ (8001f68 <HAL_GPIO_Init+0x2d0>)
 8001e9c:	2380      	movs	r3, #128	@ 0x80
 8001e9e:	58d3      	ldr	r3, [r2, r3]
 8001ea0:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	43da      	mvns	r2, r3
 8001ea6:	697b      	ldr	r3, [r7, #20]
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	685a      	ldr	r2, [r3, #4]
 8001eb0:	2380      	movs	r3, #128	@ 0x80
 8001eb2:	025b      	lsls	r3, r3, #9
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	d003      	beq.n	8001ec0 <HAL_GPIO_Init+0x228>
        {
          tmp |= iocurrent;
 8001eb8:	697a      	ldr	r2, [r7, #20]
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	4313      	orrs	r3, r2
 8001ebe:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8001ec0:	4929      	ldr	r1, [pc, #164]	@ (8001f68 <HAL_GPIO_Init+0x2d0>)
 8001ec2:	2280      	movs	r2, #128	@ 0x80
 8001ec4:	697b      	ldr	r3, [r7, #20]
 8001ec6:	508b      	str	r3, [r1, r2]

        tmp = EXTI->EMR1;
 8001ec8:	4a27      	ldr	r2, [pc, #156]	@ (8001f68 <HAL_GPIO_Init+0x2d0>)
 8001eca:	2384      	movs	r3, #132	@ 0x84
 8001ecc:	58d3      	ldr	r3, [r2, r3]
 8001ece:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	43da      	mvns	r2, r3
 8001ed4:	697b      	ldr	r3, [r7, #20]
 8001ed6:	4013      	ands	r3, r2
 8001ed8:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	685a      	ldr	r2, [r3, #4]
 8001ede:	2380      	movs	r3, #128	@ 0x80
 8001ee0:	029b      	lsls	r3, r3, #10
 8001ee2:	4013      	ands	r3, r2
 8001ee4:	d003      	beq.n	8001eee <HAL_GPIO_Init+0x256>
        {
          tmp |= iocurrent;
 8001ee6:	697a      	ldr	r2, [r7, #20]
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	4313      	orrs	r3, r2
 8001eec:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8001eee:	491e      	ldr	r1, [pc, #120]	@ (8001f68 <HAL_GPIO_Init+0x2d0>)
 8001ef0:	2284      	movs	r2, #132	@ 0x84
 8001ef2:	697b      	ldr	r3, [r7, #20]
 8001ef4:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8001ef6:	4b1c      	ldr	r3, [pc, #112]	@ (8001f68 <HAL_GPIO_Init+0x2d0>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	43da      	mvns	r2, r3
 8001f00:	697b      	ldr	r3, [r7, #20]
 8001f02:	4013      	ands	r3, r2
 8001f04:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	685a      	ldr	r2, [r3, #4]
 8001f0a:	2380      	movs	r3, #128	@ 0x80
 8001f0c:	035b      	lsls	r3, r3, #13
 8001f0e:	4013      	ands	r3, r2
 8001f10:	d003      	beq.n	8001f1a <HAL_GPIO_Init+0x282>
        {
          tmp |= iocurrent;
 8001f12:	697a      	ldr	r2, [r7, #20]
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	4313      	orrs	r3, r2
 8001f18:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8001f1a:	4b13      	ldr	r3, [pc, #76]	@ (8001f68 <HAL_GPIO_Init+0x2d0>)
 8001f1c:	697a      	ldr	r2, [r7, #20]
 8001f1e:	601a      	str	r2, [r3, #0]

        tmp = EXTI->FTSR1;
 8001f20:	4b11      	ldr	r3, [pc, #68]	@ (8001f68 <HAL_GPIO_Init+0x2d0>)
 8001f22:	685b      	ldr	r3, [r3, #4]
 8001f24:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	43da      	mvns	r2, r3
 8001f2a:	697b      	ldr	r3, [r7, #20]
 8001f2c:	4013      	ands	r3, r2
 8001f2e:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	685a      	ldr	r2, [r3, #4]
 8001f34:	2380      	movs	r3, #128	@ 0x80
 8001f36:	039b      	lsls	r3, r3, #14
 8001f38:	4013      	ands	r3, r2
 8001f3a:	d003      	beq.n	8001f44 <HAL_GPIO_Init+0x2ac>
        {
          tmp |= iocurrent;
 8001f3c:	697a      	ldr	r2, [r7, #20]
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	4313      	orrs	r3, r2
 8001f42:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8001f44:	4b08      	ldr	r3, [pc, #32]	@ (8001f68 <HAL_GPIO_Init+0x2d0>)
 8001f46:	697a      	ldr	r2, [r7, #20]
 8001f48:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 8001f4a:	693b      	ldr	r3, [r7, #16]
 8001f4c:	3301      	adds	r3, #1
 8001f4e:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	681a      	ldr	r2, [r3, #0]
 8001f54:	693b      	ldr	r3, [r7, #16]
 8001f56:	40da      	lsrs	r2, r3
 8001f58:	1e13      	subs	r3, r2, #0
 8001f5a:	d000      	beq.n	8001f5e <HAL_GPIO_Init+0x2c6>
 8001f5c:	e6a4      	b.n	8001ca8 <HAL_GPIO_Init+0x10>
  }
}
 8001f5e:	46c0      	nop			@ (mov r8, r8)
 8001f60:	46c0      	nop			@ (mov r8, r8)
 8001f62:	46bd      	mov	sp, r7
 8001f64:	b006      	add	sp, #24
 8001f66:	bd80      	pop	{r7, pc}
 8001f68:	40021800 	.word	0x40021800
 8001f6c:	50000400 	.word	0x50000400
 8001f70:	50000800 	.word	0x50000800
 8001f74:	50000c00 	.word	0x50000c00
 8001f78:	50001400 	.word	0x50001400

08001f7c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b084      	sub	sp, #16
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
 8001f84:	000a      	movs	r2, r1
 8001f86:	1cbb      	adds	r3, r7, #2
 8001f88:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	691b      	ldr	r3, [r3, #16]
 8001f8e:	1cba      	adds	r2, r7, #2
 8001f90:	8812      	ldrh	r2, [r2, #0]
 8001f92:	4013      	ands	r3, r2
 8001f94:	d004      	beq.n	8001fa0 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8001f96:	230f      	movs	r3, #15
 8001f98:	18fb      	adds	r3, r7, r3
 8001f9a:	2201      	movs	r2, #1
 8001f9c:	701a      	strb	r2, [r3, #0]
 8001f9e:	e003      	b.n	8001fa8 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001fa0:	230f      	movs	r3, #15
 8001fa2:	18fb      	adds	r3, r7, r3
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8001fa8:	230f      	movs	r3, #15
 8001faa:	18fb      	adds	r3, r7, r3
 8001fac:	781b      	ldrb	r3, [r3, #0]
}
 8001fae:	0018      	movs	r0, r3
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	b004      	add	sp, #16
 8001fb4:	bd80      	pop	{r7, pc}

08001fb6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001fb6:	b580      	push	{r7, lr}
 8001fb8:	b082      	sub	sp, #8
 8001fba:	af00      	add	r7, sp, #0
 8001fbc:	6078      	str	r0, [r7, #4]
 8001fbe:	0008      	movs	r0, r1
 8001fc0:	0011      	movs	r1, r2
 8001fc2:	1cbb      	adds	r3, r7, #2
 8001fc4:	1c02      	adds	r2, r0, #0
 8001fc6:	801a      	strh	r2, [r3, #0]
 8001fc8:	1c7b      	adds	r3, r7, #1
 8001fca:	1c0a      	adds	r2, r1, #0
 8001fcc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001fce:	1c7b      	adds	r3, r7, #1
 8001fd0:	781b      	ldrb	r3, [r3, #0]
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d004      	beq.n	8001fe0 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001fd6:	1cbb      	adds	r3, r7, #2
 8001fd8:	881a      	ldrh	r2, [r3, #0]
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001fde:	e003      	b.n	8001fe8 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001fe0:	1cbb      	adds	r3, r7, #2
 8001fe2:	881a      	ldrh	r2, [r3, #0]
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001fe8:	46c0      	nop			@ (mov r8, r8)
 8001fea:	46bd      	mov	sp, r7
 8001fec:	b002      	add	sp, #8
 8001fee:	bd80      	pop	{r7, pc}

08001ff0 <HAL_RCC_OscConfig>:
            must adjust the number of CPU wait states in their application (SystemClock_Config() API)
            before calling the HAL_RCC_OscConfig() API to update the HSI48 clock division factor.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b086      	sub	sp, #24
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d101      	bne.n	8002002 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ffe:	2301      	movs	r3, #1
 8002000:	e20f      	b.n	8002422 <HAL_RCC_OscConfig+0x432>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	2201      	movs	r2, #1
 8002008:	4013      	ands	r3, r2
 800200a:	d100      	bne.n	800200e <HAL_RCC_OscConfig+0x1e>
 800200c:	e069      	b.n	80020e2 <HAL_RCC_OscConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800200e:	4bc8      	ldr	r3, [pc, #800]	@ (8002330 <HAL_RCC_OscConfig+0x340>)
 8002010:	689b      	ldr	r3, [r3, #8]
 8002012:	2238      	movs	r2, #56	@ 0x38
 8002014:	4013      	ands	r3, r2
 8002016:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 8002018:	697b      	ldr	r3, [r7, #20]
 800201a:	2b08      	cmp	r3, #8
 800201c:	d105      	bne.n	800202a <HAL_RCC_OscConfig+0x3a>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	2b00      	cmp	r3, #0
 8002024:	d15d      	bne.n	80020e2 <HAL_RCC_OscConfig+0xf2>
      {
        return HAL_ERROR;
 8002026:	2301      	movs	r3, #1
 8002028:	e1fb      	b.n	8002422 <HAL_RCC_OscConfig+0x432>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	685a      	ldr	r2, [r3, #4]
 800202e:	2380      	movs	r3, #128	@ 0x80
 8002030:	025b      	lsls	r3, r3, #9
 8002032:	429a      	cmp	r2, r3
 8002034:	d107      	bne.n	8002046 <HAL_RCC_OscConfig+0x56>
 8002036:	4bbe      	ldr	r3, [pc, #760]	@ (8002330 <HAL_RCC_OscConfig+0x340>)
 8002038:	681a      	ldr	r2, [r3, #0]
 800203a:	4bbd      	ldr	r3, [pc, #756]	@ (8002330 <HAL_RCC_OscConfig+0x340>)
 800203c:	2180      	movs	r1, #128	@ 0x80
 800203e:	0249      	lsls	r1, r1, #9
 8002040:	430a      	orrs	r2, r1
 8002042:	601a      	str	r2, [r3, #0]
 8002044:	e020      	b.n	8002088 <HAL_RCC_OscConfig+0x98>
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	685a      	ldr	r2, [r3, #4]
 800204a:	23a0      	movs	r3, #160	@ 0xa0
 800204c:	02db      	lsls	r3, r3, #11
 800204e:	429a      	cmp	r2, r3
 8002050:	d10e      	bne.n	8002070 <HAL_RCC_OscConfig+0x80>
 8002052:	4bb7      	ldr	r3, [pc, #732]	@ (8002330 <HAL_RCC_OscConfig+0x340>)
 8002054:	681a      	ldr	r2, [r3, #0]
 8002056:	4bb6      	ldr	r3, [pc, #728]	@ (8002330 <HAL_RCC_OscConfig+0x340>)
 8002058:	2180      	movs	r1, #128	@ 0x80
 800205a:	02c9      	lsls	r1, r1, #11
 800205c:	430a      	orrs	r2, r1
 800205e:	601a      	str	r2, [r3, #0]
 8002060:	4bb3      	ldr	r3, [pc, #716]	@ (8002330 <HAL_RCC_OscConfig+0x340>)
 8002062:	681a      	ldr	r2, [r3, #0]
 8002064:	4bb2      	ldr	r3, [pc, #712]	@ (8002330 <HAL_RCC_OscConfig+0x340>)
 8002066:	2180      	movs	r1, #128	@ 0x80
 8002068:	0249      	lsls	r1, r1, #9
 800206a:	430a      	orrs	r2, r1
 800206c:	601a      	str	r2, [r3, #0]
 800206e:	e00b      	b.n	8002088 <HAL_RCC_OscConfig+0x98>
 8002070:	4baf      	ldr	r3, [pc, #700]	@ (8002330 <HAL_RCC_OscConfig+0x340>)
 8002072:	681a      	ldr	r2, [r3, #0]
 8002074:	4bae      	ldr	r3, [pc, #696]	@ (8002330 <HAL_RCC_OscConfig+0x340>)
 8002076:	49af      	ldr	r1, [pc, #700]	@ (8002334 <HAL_RCC_OscConfig+0x344>)
 8002078:	400a      	ands	r2, r1
 800207a:	601a      	str	r2, [r3, #0]
 800207c:	4bac      	ldr	r3, [pc, #688]	@ (8002330 <HAL_RCC_OscConfig+0x340>)
 800207e:	681a      	ldr	r2, [r3, #0]
 8002080:	4bab      	ldr	r3, [pc, #684]	@ (8002330 <HAL_RCC_OscConfig+0x340>)
 8002082:	49ad      	ldr	r1, [pc, #692]	@ (8002338 <HAL_RCC_OscConfig+0x348>)
 8002084:	400a      	ands	r2, r1
 8002086:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	2b00      	cmp	r3, #0
 800208e:	d014      	beq.n	80020ba <HAL_RCC_OscConfig+0xca>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002090:	f7fe fe04 	bl	8000c9c <HAL_GetTick>
 8002094:	0003      	movs	r3, r0
 8002096:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002098:	e008      	b.n	80020ac <HAL_RCC_OscConfig+0xbc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 800209a:	f7fe fdff 	bl	8000c9c <HAL_GetTick>
 800209e:	0002      	movs	r2, r0
 80020a0:	693b      	ldr	r3, [r7, #16]
 80020a2:	1ad3      	subs	r3, r2, r3
 80020a4:	2b64      	cmp	r3, #100	@ 0x64
 80020a6:	d901      	bls.n	80020ac <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 80020a8:	2303      	movs	r3, #3
 80020aa:	e1ba      	b.n	8002422 <HAL_RCC_OscConfig+0x432>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80020ac:	4ba0      	ldr	r3, [pc, #640]	@ (8002330 <HAL_RCC_OscConfig+0x340>)
 80020ae:	681a      	ldr	r2, [r3, #0]
 80020b0:	2380      	movs	r3, #128	@ 0x80
 80020b2:	029b      	lsls	r3, r3, #10
 80020b4:	4013      	ands	r3, r2
 80020b6:	d0f0      	beq.n	800209a <HAL_RCC_OscConfig+0xaa>
 80020b8:	e013      	b.n	80020e2 <HAL_RCC_OscConfig+0xf2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020ba:	f7fe fdef 	bl	8000c9c <HAL_GetTick>
 80020be:	0003      	movs	r3, r0
 80020c0:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80020c2:	e008      	b.n	80020d6 <HAL_RCC_OscConfig+0xe6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80020c4:	f7fe fdea 	bl	8000c9c <HAL_GetTick>
 80020c8:	0002      	movs	r2, r0
 80020ca:	693b      	ldr	r3, [r7, #16]
 80020cc:	1ad3      	subs	r3, r2, r3
 80020ce:	2b64      	cmp	r3, #100	@ 0x64
 80020d0:	d901      	bls.n	80020d6 <HAL_RCC_OscConfig+0xe6>
          {
            return HAL_TIMEOUT;
 80020d2:	2303      	movs	r3, #3
 80020d4:	e1a5      	b.n	8002422 <HAL_RCC_OscConfig+0x432>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80020d6:	4b96      	ldr	r3, [pc, #600]	@ (8002330 <HAL_RCC_OscConfig+0x340>)
 80020d8:	681a      	ldr	r2, [r3, #0]
 80020da:	2380      	movs	r3, #128	@ 0x80
 80020dc:	029b      	lsls	r3, r3, #10
 80020de:	4013      	ands	r3, r2
 80020e0:	d1f0      	bne.n	80020c4 <HAL_RCC_OscConfig+0xd4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	2202      	movs	r2, #2
 80020e8:	4013      	ands	r3, r2
 80020ea:	d100      	bne.n	80020ee <HAL_RCC_OscConfig+0xfe>
 80020ec:	e086      	b.n	80021fc <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80020ee:	4b90      	ldr	r3, [pc, #576]	@ (8002330 <HAL_RCC_OscConfig+0x340>)
 80020f0:	689b      	ldr	r3, [r3, #8]
 80020f2:	2238      	movs	r2, #56	@ 0x38
 80020f4:	4013      	ands	r3, r2
 80020f6:	617b      	str	r3, [r7, #20]

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 80020f8:	697b      	ldr	r3, [r7, #20]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d12f      	bne.n	800215e <HAL_RCC_OscConfig+0x16e>
    {
      /* When HSI is used as system clock it can not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	68db      	ldr	r3, [r3, #12]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d101      	bne.n	800210a <HAL_RCC_OscConfig+0x11a>
      {
        return HAL_ERROR;
 8002106:	2301      	movs	r3, #1
 8002108:	e18b      	b.n	8002422 <HAL_RCC_OscConfig+0x432>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800210a:	4b89      	ldr	r3, [pc, #548]	@ (8002330 <HAL_RCC_OscConfig+0x340>)
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	4a8b      	ldr	r2, [pc, #556]	@ (800233c <HAL_RCC_OscConfig+0x34c>)
 8002110:	4013      	ands	r3, r2
 8002112:	0019      	movs	r1, r3
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	695b      	ldr	r3, [r3, #20]
 8002118:	021a      	lsls	r2, r3, #8
 800211a:	4b85      	ldr	r3, [pc, #532]	@ (8002330 <HAL_RCC_OscConfig+0x340>)
 800211c:	430a      	orrs	r2, r1
 800211e:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8002120:	697b      	ldr	r3, [r7, #20]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d112      	bne.n	800214c <HAL_RCC_OscConfig+0x15c>
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002126:	4b82      	ldr	r3, [pc, #520]	@ (8002330 <HAL_RCC_OscConfig+0x340>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4a85      	ldr	r2, [pc, #532]	@ (8002340 <HAL_RCC_OscConfig+0x350>)
 800212c:	4013      	ands	r3, r2
 800212e:	0019      	movs	r1, r3
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	691a      	ldr	r2, [r3, #16]
 8002134:	4b7e      	ldr	r3, [pc, #504]	@ (8002330 <HAL_RCC_OscConfig+0x340>)
 8002136:	430a      	orrs	r2, r1
 8002138:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800213a:	4b7d      	ldr	r3, [pc, #500]	@ (8002330 <HAL_RCC_OscConfig+0x340>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	0adb      	lsrs	r3, r3, #11
 8002140:	2207      	movs	r2, #7
 8002142:	4013      	ands	r3, r2
 8002144:	4a7f      	ldr	r2, [pc, #508]	@ (8002344 <HAL_RCC_OscConfig+0x354>)
 8002146:	40da      	lsrs	r2, r3
 8002148:	4b7f      	ldr	r3, [pc, #508]	@ (8002348 <HAL_RCC_OscConfig+0x358>)
 800214a:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800214c:	4b7f      	ldr	r3, [pc, #508]	@ (800234c <HAL_RCC_OscConfig+0x35c>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	0018      	movs	r0, r3
 8002152:	f7fe fd47 	bl	8000be4 <HAL_InitTick>
 8002156:	1e03      	subs	r3, r0, #0
 8002158:	d050      	beq.n	80021fc <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_ERROR;
 800215a:	2301      	movs	r3, #1
 800215c:	e161      	b.n	8002422 <HAL_RCC_OscConfig+0x432>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	68db      	ldr	r3, [r3, #12]
 8002162:	2b00      	cmp	r3, #0
 8002164:	d030      	beq.n	80021c8 <HAL_RCC_OscConfig+0x1d8>
      {
        /* Configure the HSI48 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002166:	4b72      	ldr	r3, [pc, #456]	@ (8002330 <HAL_RCC_OscConfig+0x340>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	4a75      	ldr	r2, [pc, #468]	@ (8002340 <HAL_RCC_OscConfig+0x350>)
 800216c:	4013      	ands	r3, r2
 800216e:	0019      	movs	r1, r3
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	691a      	ldr	r2, [r3, #16]
 8002174:	4b6e      	ldr	r3, [pc, #440]	@ (8002330 <HAL_RCC_OscConfig+0x340>)
 8002176:	430a      	orrs	r2, r1
 8002178:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_ENABLE();
 800217a:	4b6d      	ldr	r3, [pc, #436]	@ (8002330 <HAL_RCC_OscConfig+0x340>)
 800217c:	681a      	ldr	r2, [r3, #0]
 800217e:	4b6c      	ldr	r3, [pc, #432]	@ (8002330 <HAL_RCC_OscConfig+0x340>)
 8002180:	2180      	movs	r1, #128	@ 0x80
 8002182:	0049      	lsls	r1, r1, #1
 8002184:	430a      	orrs	r2, r1
 8002186:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002188:	f7fe fd88 	bl	8000c9c <HAL_GetTick>
 800218c:	0003      	movs	r3, r0
 800218e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002190:	e008      	b.n	80021a4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8002192:	f7fe fd83 	bl	8000c9c <HAL_GetTick>
 8002196:	0002      	movs	r2, r0
 8002198:	693b      	ldr	r3, [r7, #16]
 800219a:	1ad3      	subs	r3, r2, r3
 800219c:	2b02      	cmp	r3, #2
 800219e:	d901      	bls.n	80021a4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80021a0:	2303      	movs	r3, #3
 80021a2:	e13e      	b.n	8002422 <HAL_RCC_OscConfig+0x432>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80021a4:	4b62      	ldr	r3, [pc, #392]	@ (8002330 <HAL_RCC_OscConfig+0x340>)
 80021a6:	681a      	ldr	r2, [r3, #0]
 80021a8:	2380      	movs	r3, #128	@ 0x80
 80021aa:	00db      	lsls	r3, r3, #3
 80021ac:	4013      	ands	r3, r2
 80021ae:	d0f0      	beq.n	8002192 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021b0:	4b5f      	ldr	r3, [pc, #380]	@ (8002330 <HAL_RCC_OscConfig+0x340>)
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	4a61      	ldr	r2, [pc, #388]	@ (800233c <HAL_RCC_OscConfig+0x34c>)
 80021b6:	4013      	ands	r3, r2
 80021b8:	0019      	movs	r1, r3
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	695b      	ldr	r3, [r3, #20]
 80021be:	021a      	lsls	r2, r3, #8
 80021c0:	4b5b      	ldr	r3, [pc, #364]	@ (8002330 <HAL_RCC_OscConfig+0x340>)
 80021c2:	430a      	orrs	r2, r1
 80021c4:	605a      	str	r2, [r3, #4]
 80021c6:	e019      	b.n	80021fc <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_DISABLE();
 80021c8:	4b59      	ldr	r3, [pc, #356]	@ (8002330 <HAL_RCC_OscConfig+0x340>)
 80021ca:	681a      	ldr	r2, [r3, #0]
 80021cc:	4b58      	ldr	r3, [pc, #352]	@ (8002330 <HAL_RCC_OscConfig+0x340>)
 80021ce:	4960      	ldr	r1, [pc, #384]	@ (8002350 <HAL_RCC_OscConfig+0x360>)
 80021d0:	400a      	ands	r2, r1
 80021d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021d4:	f7fe fd62 	bl	8000c9c <HAL_GetTick>
 80021d8:	0003      	movs	r3, r0
 80021da:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80021dc:	e008      	b.n	80021f0 <HAL_RCC_OscConfig+0x200>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80021de:	f7fe fd5d 	bl	8000c9c <HAL_GetTick>
 80021e2:	0002      	movs	r2, r0
 80021e4:	693b      	ldr	r3, [r7, #16]
 80021e6:	1ad3      	subs	r3, r2, r3
 80021e8:	2b02      	cmp	r3, #2
 80021ea:	d901      	bls.n	80021f0 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 80021ec:	2303      	movs	r3, #3
 80021ee:	e118      	b.n	8002422 <HAL_RCC_OscConfig+0x432>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80021f0:	4b4f      	ldr	r3, [pc, #316]	@ (8002330 <HAL_RCC_OscConfig+0x340>)
 80021f2:	681a      	ldr	r2, [r3, #0]
 80021f4:	2380      	movs	r3, #128	@ 0x80
 80021f6:	00db      	lsls	r3, r3, #3
 80021f8:	4013      	ands	r3, r2
 80021fa:	d1f0      	bne.n	80021de <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	2208      	movs	r2, #8
 8002202:	4013      	ands	r3, r2
 8002204:	d042      	beq.n	800228c <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8002206:	4b4a      	ldr	r3, [pc, #296]	@ (8002330 <HAL_RCC_OscConfig+0x340>)
 8002208:	689b      	ldr	r3, [r3, #8]
 800220a:	2238      	movs	r2, #56	@ 0x38
 800220c:	4013      	ands	r3, r2
 800220e:	2b18      	cmp	r3, #24
 8002210:	d105      	bne.n	800221e <HAL_RCC_OscConfig+0x22e>
    {
      /* When LSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	699b      	ldr	r3, [r3, #24]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d138      	bne.n	800228c <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 800221a:	2301      	movs	r3, #1
 800221c:	e101      	b.n	8002422 <HAL_RCC_OscConfig+0x432>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	699b      	ldr	r3, [r3, #24]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d019      	beq.n	800225a <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002226:	4b42      	ldr	r3, [pc, #264]	@ (8002330 <HAL_RCC_OscConfig+0x340>)
 8002228:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800222a:	4b41      	ldr	r3, [pc, #260]	@ (8002330 <HAL_RCC_OscConfig+0x340>)
 800222c:	2101      	movs	r1, #1
 800222e:	430a      	orrs	r2, r1
 8002230:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002232:	f7fe fd33 	bl	8000c9c <HAL_GetTick>
 8002236:	0003      	movs	r3, r0
 8002238:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 800223a:	e008      	b.n	800224e <HAL_RCC_OscConfig+0x25e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 800223c:	f7fe fd2e 	bl	8000c9c <HAL_GetTick>
 8002240:	0002      	movs	r2, r0
 8002242:	693b      	ldr	r3, [r7, #16]
 8002244:	1ad3      	subs	r3, r2, r3
 8002246:	2b02      	cmp	r3, #2
 8002248:	d901      	bls.n	800224e <HAL_RCC_OscConfig+0x25e>
          {
            return HAL_TIMEOUT;
 800224a:	2303      	movs	r3, #3
 800224c:	e0e9      	b.n	8002422 <HAL_RCC_OscConfig+0x432>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 800224e:	4b38      	ldr	r3, [pc, #224]	@ (8002330 <HAL_RCC_OscConfig+0x340>)
 8002250:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002252:	2202      	movs	r2, #2
 8002254:	4013      	ands	r3, r2
 8002256:	d0f1      	beq.n	800223c <HAL_RCC_OscConfig+0x24c>
 8002258:	e018      	b.n	800228c <HAL_RCC_OscConfig+0x29c>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800225a:	4b35      	ldr	r3, [pc, #212]	@ (8002330 <HAL_RCC_OscConfig+0x340>)
 800225c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800225e:	4b34      	ldr	r3, [pc, #208]	@ (8002330 <HAL_RCC_OscConfig+0x340>)
 8002260:	2101      	movs	r1, #1
 8002262:	438a      	bics	r2, r1
 8002264:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002266:	f7fe fd19 	bl	8000c9c <HAL_GetTick>
 800226a:	0003      	movs	r3, r0
 800226c:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 800226e:	e008      	b.n	8002282 <HAL_RCC_OscConfig+0x292>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8002270:	f7fe fd14 	bl	8000c9c <HAL_GetTick>
 8002274:	0002      	movs	r2, r0
 8002276:	693b      	ldr	r3, [r7, #16]
 8002278:	1ad3      	subs	r3, r2, r3
 800227a:	2b02      	cmp	r3, #2
 800227c:	d901      	bls.n	8002282 <HAL_RCC_OscConfig+0x292>
          {
            return HAL_TIMEOUT;
 800227e:	2303      	movs	r3, #3
 8002280:	e0cf      	b.n	8002422 <HAL_RCC_OscConfig+0x432>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8002282:	4b2b      	ldr	r3, [pc, #172]	@ (8002330 <HAL_RCC_OscConfig+0x340>)
 8002284:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002286:	2202      	movs	r2, #2
 8002288:	4013      	ands	r3, r2
 800228a:	d1f1      	bne.n	8002270 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	2204      	movs	r2, #4
 8002292:	4013      	ands	r3, r2
 8002294:	d100      	bne.n	8002298 <HAL_RCC_OscConfig+0x2a8>
 8002296:	e084      	b.n	80023a2 <HAL_RCC_OscConfig+0x3b2>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002298:	230f      	movs	r3, #15
 800229a:	18fb      	adds	r3, r7, r3
 800229c:	2200      	movs	r2, #0
 800229e:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 80022a0:	4b23      	ldr	r3, [pc, #140]	@ (8002330 <HAL_RCC_OscConfig+0x340>)
 80022a2:	689b      	ldr	r3, [r3, #8]
 80022a4:	2238      	movs	r2, #56	@ 0x38
 80022a6:	4013      	ands	r3, r2
 80022a8:	2b20      	cmp	r3, #32
 80022aa:	d106      	bne.n	80022ba <HAL_RCC_OscConfig+0x2ca>
    {
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	689b      	ldr	r3, [r3, #8]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d000      	beq.n	80022b6 <HAL_RCC_OscConfig+0x2c6>
 80022b4:	e075      	b.n	80023a2 <HAL_RCC_OscConfig+0x3b2>
      {
        return HAL_ERROR;
 80022b6:	2301      	movs	r3, #1
 80022b8:	e0b3      	b.n	8002422 <HAL_RCC_OscConfig+0x432>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	689b      	ldr	r3, [r3, #8]
 80022be:	2b01      	cmp	r3, #1
 80022c0:	d106      	bne.n	80022d0 <HAL_RCC_OscConfig+0x2e0>
 80022c2:	4b1b      	ldr	r3, [pc, #108]	@ (8002330 <HAL_RCC_OscConfig+0x340>)
 80022c4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80022c6:	4b1a      	ldr	r3, [pc, #104]	@ (8002330 <HAL_RCC_OscConfig+0x340>)
 80022c8:	2101      	movs	r1, #1
 80022ca:	430a      	orrs	r2, r1
 80022cc:	65da      	str	r2, [r3, #92]	@ 0x5c
 80022ce:	e01c      	b.n	800230a <HAL_RCC_OscConfig+0x31a>
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	689b      	ldr	r3, [r3, #8]
 80022d4:	2b05      	cmp	r3, #5
 80022d6:	d10c      	bne.n	80022f2 <HAL_RCC_OscConfig+0x302>
 80022d8:	4b15      	ldr	r3, [pc, #84]	@ (8002330 <HAL_RCC_OscConfig+0x340>)
 80022da:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80022dc:	4b14      	ldr	r3, [pc, #80]	@ (8002330 <HAL_RCC_OscConfig+0x340>)
 80022de:	2104      	movs	r1, #4
 80022e0:	430a      	orrs	r2, r1
 80022e2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80022e4:	4b12      	ldr	r3, [pc, #72]	@ (8002330 <HAL_RCC_OscConfig+0x340>)
 80022e6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80022e8:	4b11      	ldr	r3, [pc, #68]	@ (8002330 <HAL_RCC_OscConfig+0x340>)
 80022ea:	2101      	movs	r1, #1
 80022ec:	430a      	orrs	r2, r1
 80022ee:	65da      	str	r2, [r3, #92]	@ 0x5c
 80022f0:	e00b      	b.n	800230a <HAL_RCC_OscConfig+0x31a>
 80022f2:	4b0f      	ldr	r3, [pc, #60]	@ (8002330 <HAL_RCC_OscConfig+0x340>)
 80022f4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80022f6:	4b0e      	ldr	r3, [pc, #56]	@ (8002330 <HAL_RCC_OscConfig+0x340>)
 80022f8:	2101      	movs	r1, #1
 80022fa:	438a      	bics	r2, r1
 80022fc:	65da      	str	r2, [r3, #92]	@ 0x5c
 80022fe:	4b0c      	ldr	r3, [pc, #48]	@ (8002330 <HAL_RCC_OscConfig+0x340>)
 8002300:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002302:	4b0b      	ldr	r3, [pc, #44]	@ (8002330 <HAL_RCC_OscConfig+0x340>)
 8002304:	2104      	movs	r1, #4
 8002306:	438a      	bics	r2, r1
 8002308:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	689b      	ldr	r3, [r3, #8]
 800230e:	2b00      	cmp	r3, #0
 8002310:	d028      	beq.n	8002364 <HAL_RCC_OscConfig+0x374>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002312:	f7fe fcc3 	bl	8000c9c <HAL_GetTick>
 8002316:	0003      	movs	r3, r0
 8002318:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 800231a:	e01d      	b.n	8002358 <HAL_RCC_OscConfig+0x368>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800231c:	f7fe fcbe 	bl	8000c9c <HAL_GetTick>
 8002320:	0002      	movs	r2, r0
 8002322:	693b      	ldr	r3, [r7, #16]
 8002324:	1ad3      	subs	r3, r2, r3
 8002326:	4a0b      	ldr	r2, [pc, #44]	@ (8002354 <HAL_RCC_OscConfig+0x364>)
 8002328:	4293      	cmp	r3, r2
 800232a:	d915      	bls.n	8002358 <HAL_RCC_OscConfig+0x368>
          {
            return HAL_TIMEOUT;
 800232c:	2303      	movs	r3, #3
 800232e:	e078      	b.n	8002422 <HAL_RCC_OscConfig+0x432>
 8002330:	40021000 	.word	0x40021000
 8002334:	fffeffff 	.word	0xfffeffff
 8002338:	fffbffff 	.word	0xfffbffff
 800233c:	ffff80ff 	.word	0xffff80ff
 8002340:	ffffc7ff 	.word	0xffffc7ff
 8002344:	02dc6c00 	.word	0x02dc6c00
 8002348:	20000004 	.word	0x20000004
 800234c:	20000008 	.word	0x20000008
 8002350:	fffffeff 	.word	0xfffffeff
 8002354:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002358:	4b34      	ldr	r3, [pc, #208]	@ (800242c <HAL_RCC_OscConfig+0x43c>)
 800235a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800235c:	2202      	movs	r2, #2
 800235e:	4013      	ands	r3, r2
 8002360:	d0dc      	beq.n	800231c <HAL_RCC_OscConfig+0x32c>
 8002362:	e013      	b.n	800238c <HAL_RCC_OscConfig+0x39c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002364:	f7fe fc9a 	bl	8000c9c <HAL_GetTick>
 8002368:	0003      	movs	r3, r0
 800236a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 800236c:	e009      	b.n	8002382 <HAL_RCC_OscConfig+0x392>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800236e:	f7fe fc95 	bl	8000c9c <HAL_GetTick>
 8002372:	0002      	movs	r2, r0
 8002374:	693b      	ldr	r3, [r7, #16]
 8002376:	1ad3      	subs	r3, r2, r3
 8002378:	4a2d      	ldr	r2, [pc, #180]	@ (8002430 <HAL_RCC_OscConfig+0x440>)
 800237a:	4293      	cmp	r3, r2
 800237c:	d901      	bls.n	8002382 <HAL_RCC_OscConfig+0x392>
          {
            return HAL_TIMEOUT;
 800237e:	2303      	movs	r3, #3
 8002380:	e04f      	b.n	8002422 <HAL_RCC_OscConfig+0x432>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8002382:	4b2a      	ldr	r3, [pc, #168]	@ (800242c <HAL_RCC_OscConfig+0x43c>)
 8002384:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002386:	2202      	movs	r2, #2
 8002388:	4013      	ands	r3, r2
 800238a:	d1f0      	bne.n	800236e <HAL_RCC_OscConfig+0x37e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800238c:	230f      	movs	r3, #15
 800238e:	18fb      	adds	r3, r7, r3
 8002390:	781b      	ldrb	r3, [r3, #0]
 8002392:	2b01      	cmp	r3, #1
 8002394:	d105      	bne.n	80023a2 <HAL_RCC_OscConfig+0x3b2>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002396:	4b25      	ldr	r3, [pc, #148]	@ (800242c <HAL_RCC_OscConfig+0x43c>)
 8002398:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800239a:	4b24      	ldr	r3, [pc, #144]	@ (800242c <HAL_RCC_OscConfig+0x43c>)
 800239c:	4925      	ldr	r1, [pc, #148]	@ (8002434 <HAL_RCC_OscConfig+0x444>)
 800239e:	400a      	ands	r2, r1
 80023a0:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
  }
#if defined(RCC_CR_HSIUSB48ON)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	2210      	movs	r2, #16
 80023a8:	4013      	ands	r3, r2
 80023aa:	d039      	beq.n	8002420 <HAL_RCC_OscConfig+0x430>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	69db      	ldr	r3, [r3, #28]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d01b      	beq.n	80023ec <HAL_RCC_OscConfig+0x3fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80023b4:	4b1d      	ldr	r3, [pc, #116]	@ (800242c <HAL_RCC_OscConfig+0x43c>)
 80023b6:	681a      	ldr	r2, [r3, #0]
 80023b8:	4b1c      	ldr	r3, [pc, #112]	@ (800242c <HAL_RCC_OscConfig+0x43c>)
 80023ba:	2180      	movs	r1, #128	@ 0x80
 80023bc:	03c9      	lsls	r1, r1, #15
 80023be:	430a      	orrs	r2, r1
 80023c0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023c2:	f7fe fc6b 	bl	8000c9c <HAL_GetTick>
 80023c6:	0003      	movs	r3, r0
 80023c8:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSIUSB48RDY) == 0U)
 80023ca:	e008      	b.n	80023de <HAL_RCC_OscConfig+0x3ee>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80023cc:	f7fe fc66 	bl	8000c9c <HAL_GetTick>
 80023d0:	0002      	movs	r2, r0
 80023d2:	693b      	ldr	r3, [r7, #16]
 80023d4:	1ad3      	subs	r3, r2, r3
 80023d6:	2b02      	cmp	r3, #2
 80023d8:	d901      	bls.n	80023de <HAL_RCC_OscConfig+0x3ee>
        {
          return HAL_TIMEOUT;
 80023da:	2303      	movs	r3, #3
 80023dc:	e021      	b.n	8002422 <HAL_RCC_OscConfig+0x432>
      while (READ_BIT(RCC->CR, RCC_CR_HSIUSB48RDY) == 0U)
 80023de:	4b13      	ldr	r3, [pc, #76]	@ (800242c <HAL_RCC_OscConfig+0x43c>)
 80023e0:	681a      	ldr	r2, [r3, #0]
 80023e2:	2380      	movs	r3, #128	@ 0x80
 80023e4:	041b      	lsls	r3, r3, #16
 80023e6:	4013      	ands	r3, r2
 80023e8:	d0f0      	beq.n	80023cc <HAL_RCC_OscConfig+0x3dc>
 80023ea:	e019      	b.n	8002420 <HAL_RCC_OscConfig+0x430>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80023ec:	4b0f      	ldr	r3, [pc, #60]	@ (800242c <HAL_RCC_OscConfig+0x43c>)
 80023ee:	681a      	ldr	r2, [r3, #0]
 80023f0:	4b0e      	ldr	r3, [pc, #56]	@ (800242c <HAL_RCC_OscConfig+0x43c>)
 80023f2:	4911      	ldr	r1, [pc, #68]	@ (8002438 <HAL_RCC_OscConfig+0x448>)
 80023f4:	400a      	ands	r2, r1
 80023f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023f8:	f7fe fc50 	bl	8000c9c <HAL_GetTick>
 80023fc:	0003      	movs	r3, r0
 80023fe:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSIUSB48RDY) != 0U)
 8002400:	e008      	b.n	8002414 <HAL_RCC_OscConfig+0x424>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002402:	f7fe fc4b 	bl	8000c9c <HAL_GetTick>
 8002406:	0002      	movs	r2, r0
 8002408:	693b      	ldr	r3, [r7, #16]
 800240a:	1ad3      	subs	r3, r2, r3
 800240c:	2b02      	cmp	r3, #2
 800240e:	d901      	bls.n	8002414 <HAL_RCC_OscConfig+0x424>
        {
          return HAL_TIMEOUT;
 8002410:	2303      	movs	r3, #3
 8002412:	e006      	b.n	8002422 <HAL_RCC_OscConfig+0x432>
      while (READ_BIT(RCC->CR, RCC_CR_HSIUSB48RDY) != 0U)
 8002414:	4b05      	ldr	r3, [pc, #20]	@ (800242c <HAL_RCC_OscConfig+0x43c>)
 8002416:	681a      	ldr	r2, [r3, #0]
 8002418:	2380      	movs	r3, #128	@ 0x80
 800241a:	041b      	lsls	r3, r3, #16
 800241c:	4013      	ands	r3, r2
 800241e:	d1f0      	bne.n	8002402 <HAL_RCC_OscConfig+0x412>
        }
      }
    }
  }
#endif /* RCC_CR_HSIUSB48ON */
  return HAL_OK;
 8002420:	2300      	movs	r3, #0
}
 8002422:	0018      	movs	r0, r3
 8002424:	46bd      	mov	sp, r7
 8002426:	b006      	add	sp, #24
 8002428:	bd80      	pop	{r7, pc}
 800242a:	46c0      	nop			@ (mov r8, r8)
 800242c:	40021000 	.word	0x40021000
 8002430:	00001388 	.word	0x00001388
 8002434:	efffffff 	.word	0xefffffff
 8002438:	ffbfffff 	.word	0xffbfffff

0800243c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b084      	sub	sp, #16
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
 8002444:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	2b00      	cmp	r3, #0
 800244a:	d101      	bne.n	8002450 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800244c:	2301      	movs	r3, #1
 800244e:	e0f6      	b.n	800263e <HAL_RCC_ClockConfig+0x202>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002450:	4b7d      	ldr	r3, [pc, #500]	@ (8002648 <HAL_RCC_ClockConfig+0x20c>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	2207      	movs	r2, #7
 8002456:	4013      	ands	r3, r2
 8002458:	683a      	ldr	r2, [r7, #0]
 800245a:	429a      	cmp	r2, r3
 800245c:	d91e      	bls.n	800249c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800245e:	4b7a      	ldr	r3, [pc, #488]	@ (8002648 <HAL_RCC_ClockConfig+0x20c>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	2207      	movs	r2, #7
 8002464:	4393      	bics	r3, r2
 8002466:	0019      	movs	r1, r3
 8002468:	4b77      	ldr	r3, [pc, #476]	@ (8002648 <HAL_RCC_ClockConfig+0x20c>)
 800246a:	683a      	ldr	r2, [r7, #0]
 800246c:	430a      	orrs	r2, r1
 800246e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002470:	f7fe fc14 	bl	8000c9c <HAL_GetTick>
 8002474:	0003      	movs	r3, r0
 8002476:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002478:	e009      	b.n	800248e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800247a:	f7fe fc0f 	bl	8000c9c <HAL_GetTick>
 800247e:	0002      	movs	r2, r0
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	1ad3      	subs	r3, r2, r3
 8002484:	4a71      	ldr	r2, [pc, #452]	@ (800264c <HAL_RCC_ClockConfig+0x210>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d901      	bls.n	800248e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800248a:	2303      	movs	r3, #3
 800248c:	e0d7      	b.n	800263e <HAL_RCC_ClockConfig+0x202>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800248e:	4b6e      	ldr	r3, [pc, #440]	@ (8002648 <HAL_RCC_ClockConfig+0x20c>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	2207      	movs	r2, #7
 8002494:	4013      	ands	r3, r2
 8002496:	683a      	ldr	r2, [r7, #0]
 8002498:	429a      	cmp	r2, r3
 800249a:	d1ee      	bne.n	800247a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	2202      	movs	r2, #2
 80024a2:	4013      	ands	r3, r2
 80024a4:	d017      	beq.n	80024d6 <HAL_RCC_ClockConfig+0x9a>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	2204      	movs	r2, #4
 80024ac:	4013      	ands	r3, r2
 80024ae:	d008      	beq.n	80024c2 <HAL_RCC_ClockConfig+0x86>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80024b0:	4b67      	ldr	r3, [pc, #412]	@ (8002650 <HAL_RCC_ClockConfig+0x214>)
 80024b2:	689b      	ldr	r3, [r3, #8]
 80024b4:	4a67      	ldr	r2, [pc, #412]	@ (8002654 <HAL_RCC_ClockConfig+0x218>)
 80024b6:	401a      	ands	r2, r3
 80024b8:	4b65      	ldr	r3, [pc, #404]	@ (8002650 <HAL_RCC_ClockConfig+0x214>)
 80024ba:	21b0      	movs	r1, #176	@ 0xb0
 80024bc:	0109      	lsls	r1, r1, #4
 80024be:	430a      	orrs	r2, r1
 80024c0:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80024c2:	4b63      	ldr	r3, [pc, #396]	@ (8002650 <HAL_RCC_ClockConfig+0x214>)
 80024c4:	689b      	ldr	r3, [r3, #8]
 80024c6:	4a64      	ldr	r2, [pc, #400]	@ (8002658 <HAL_RCC_ClockConfig+0x21c>)
 80024c8:	4013      	ands	r3, r2
 80024ca:	0019      	movs	r1, r3
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	68da      	ldr	r2, [r3, #12]
 80024d0:	4b5f      	ldr	r3, [pc, #380]	@ (8002650 <HAL_RCC_ClockConfig+0x214>)
 80024d2:	430a      	orrs	r2, r1
 80024d4:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	2201      	movs	r2, #1
 80024dc:	4013      	ands	r3, r2
 80024de:	d100      	bne.n	80024e2 <HAL_RCC_ClockConfig+0xa6>
 80024e0:	e061      	b.n	80025a6 <HAL_RCC_ClockConfig+0x16a>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

#if defined(RCC_CR_SYSDIV)
    MODIFY_REG(RCC->CR, RCC_CR_SYSDIV, RCC_ClkInitStruct->SYSCLKDivider);
 80024e2:	4b5b      	ldr	r3, [pc, #364]	@ (8002650 <HAL_RCC_ClockConfig+0x214>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	221c      	movs	r2, #28
 80024e8:	4393      	bics	r3, r2
 80024ea:	0019      	movs	r1, r3
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	689a      	ldr	r2, [r3, #8]
 80024f0:	4b57      	ldr	r3, [pc, #348]	@ (8002650 <HAL_RCC_ClockConfig+0x214>)
 80024f2:	430a      	orrs	r2, r1
 80024f4:	601a      	str	r2, [r3, #0]
#endif /* RCC_CR_SYSDIV */

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	2b01      	cmp	r3, #1
 80024fc:	d107      	bne.n	800250e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80024fe:	4b54      	ldr	r3, [pc, #336]	@ (8002650 <HAL_RCC_ClockConfig+0x214>)
 8002500:	681a      	ldr	r2, [r3, #0]
 8002502:	2380      	movs	r3, #128	@ 0x80
 8002504:	029b      	lsls	r3, r3, #10
 8002506:	4013      	ands	r3, r2
 8002508:	d12b      	bne.n	8002562 <HAL_RCC_ClockConfig+0x126>
      {
        return HAL_ERROR;
 800250a:	2301      	movs	r3, #1
 800250c:	e097      	b.n	800263e <HAL_RCC_ClockConfig+0x202>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	685b      	ldr	r3, [r3, #4]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d107      	bne.n	8002526 <HAL_RCC_ClockConfig+0xea>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002516:	4b4e      	ldr	r3, [pc, #312]	@ (8002650 <HAL_RCC_ClockConfig+0x214>)
 8002518:	681a      	ldr	r2, [r3, #0]
 800251a:	2380      	movs	r3, #128	@ 0x80
 800251c:	00db      	lsls	r3, r3, #3
 800251e:	4013      	ands	r3, r2
 8002520:	d11f      	bne.n	8002562 <HAL_RCC_ClockConfig+0x126>
      {
        return HAL_ERROR;
 8002522:	2301      	movs	r3, #1
 8002524:	e08b      	b.n	800263e <HAL_RCC_ClockConfig+0x202>
      }
    }
#if defined(RCC_HSI48_SUPPORT)
    /* HSIUSB48 is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSIUSB48)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	2b02      	cmp	r3, #2
 800252c:	d107      	bne.n	800253e <HAL_RCC_ClockConfig+0x102>
    {
      /* Check the HSIUSB48 ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIUSB48RDY) == 0U)
 800252e:	4b48      	ldr	r3, [pc, #288]	@ (8002650 <HAL_RCC_ClockConfig+0x214>)
 8002530:	681a      	ldr	r2, [r3, #0]
 8002532:	2380      	movs	r3, #128	@ 0x80
 8002534:	041b      	lsls	r3, r3, #16
 8002536:	4013      	ands	r3, r2
 8002538:	d113      	bne.n	8002562 <HAL_RCC_ClockConfig+0x126>
      {
        return HAL_ERROR;
 800253a:	2301      	movs	r3, #1
 800253c:	e07f      	b.n	800263e <HAL_RCC_ClockConfig+0x202>
      }
    }
#endif /* RCC_HSI48_SUPPORT */
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	685b      	ldr	r3, [r3, #4]
 8002542:	2b03      	cmp	r3, #3
 8002544:	d106      	bne.n	8002554 <HAL_RCC_ClockConfig+0x118>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8002546:	4b42      	ldr	r3, [pc, #264]	@ (8002650 <HAL_RCC_ClockConfig+0x214>)
 8002548:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800254a:	2202      	movs	r2, #2
 800254c:	4013      	ands	r3, r2
 800254e:	d108      	bne.n	8002562 <HAL_RCC_ClockConfig+0x126>
      {
        return HAL_ERROR;
 8002550:	2301      	movs	r3, #1
 8002552:	e074      	b.n	800263e <HAL_RCC_ClockConfig+0x202>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002554:	4b3e      	ldr	r3, [pc, #248]	@ (8002650 <HAL_RCC_ClockConfig+0x214>)
 8002556:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002558:	2202      	movs	r2, #2
 800255a:	4013      	ands	r3, r2
 800255c:	d101      	bne.n	8002562 <HAL_RCC_ClockConfig+0x126>
      {
        return HAL_ERROR;
 800255e:	2301      	movs	r3, #1
 8002560:	e06d      	b.n	800263e <HAL_RCC_ClockConfig+0x202>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002562:	4b3b      	ldr	r3, [pc, #236]	@ (8002650 <HAL_RCC_ClockConfig+0x214>)
 8002564:	689b      	ldr	r3, [r3, #8]
 8002566:	2207      	movs	r2, #7
 8002568:	4393      	bics	r3, r2
 800256a:	0019      	movs	r1, r3
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	685a      	ldr	r2, [r3, #4]
 8002570:	4b37      	ldr	r3, [pc, #220]	@ (8002650 <HAL_RCC_ClockConfig+0x214>)
 8002572:	430a      	orrs	r2, r1
 8002574:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002576:	f7fe fb91 	bl	8000c9c <HAL_GetTick>
 800257a:	0003      	movs	r3, r0
 800257c:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800257e:	e009      	b.n	8002594 <HAL_RCC_ClockConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002580:	f7fe fb8c 	bl	8000c9c <HAL_GetTick>
 8002584:	0002      	movs	r2, r0
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	1ad3      	subs	r3, r2, r3
 800258a:	4a30      	ldr	r2, [pc, #192]	@ (800264c <HAL_RCC_ClockConfig+0x210>)
 800258c:	4293      	cmp	r3, r2
 800258e:	d901      	bls.n	8002594 <HAL_RCC_ClockConfig+0x158>
      {
        return HAL_TIMEOUT;
 8002590:	2303      	movs	r3, #3
 8002592:	e054      	b.n	800263e <HAL_RCC_ClockConfig+0x202>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002594:	4b2e      	ldr	r3, [pc, #184]	@ (8002650 <HAL_RCC_ClockConfig+0x214>)
 8002596:	689b      	ldr	r3, [r3, #8]
 8002598:	2238      	movs	r2, #56	@ 0x38
 800259a:	401a      	ands	r2, r3
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	00db      	lsls	r3, r3, #3
 80025a2:	429a      	cmp	r2, r3
 80025a4:	d1ec      	bne.n	8002580 <HAL_RCC_ClockConfig+0x144>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80025a6:	4b28      	ldr	r3, [pc, #160]	@ (8002648 <HAL_RCC_ClockConfig+0x20c>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	2207      	movs	r2, #7
 80025ac:	4013      	ands	r3, r2
 80025ae:	683a      	ldr	r2, [r7, #0]
 80025b0:	429a      	cmp	r2, r3
 80025b2:	d21e      	bcs.n	80025f2 <HAL_RCC_ClockConfig+0x1b6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025b4:	4b24      	ldr	r3, [pc, #144]	@ (8002648 <HAL_RCC_ClockConfig+0x20c>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	2207      	movs	r2, #7
 80025ba:	4393      	bics	r3, r2
 80025bc:	0019      	movs	r1, r3
 80025be:	4b22      	ldr	r3, [pc, #136]	@ (8002648 <HAL_RCC_ClockConfig+0x20c>)
 80025c0:	683a      	ldr	r2, [r7, #0]
 80025c2:	430a      	orrs	r2, r1
 80025c4:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80025c6:	f7fe fb69 	bl	8000c9c <HAL_GetTick>
 80025ca:	0003      	movs	r3, r0
 80025cc:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80025ce:	e009      	b.n	80025e4 <HAL_RCC_ClockConfig+0x1a8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80025d0:	f7fe fb64 	bl	8000c9c <HAL_GetTick>
 80025d4:	0002      	movs	r2, r0
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	1ad3      	subs	r3, r2, r3
 80025da:	4a1c      	ldr	r2, [pc, #112]	@ (800264c <HAL_RCC_ClockConfig+0x210>)
 80025dc:	4293      	cmp	r3, r2
 80025de:	d901      	bls.n	80025e4 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_TIMEOUT;
 80025e0:	2303      	movs	r3, #3
 80025e2:	e02c      	b.n	800263e <HAL_RCC_ClockConfig+0x202>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80025e4:	4b18      	ldr	r3, [pc, #96]	@ (8002648 <HAL_RCC_ClockConfig+0x20c>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	2207      	movs	r2, #7
 80025ea:	4013      	ands	r3, r2
 80025ec:	683a      	ldr	r2, [r7, #0]
 80025ee:	429a      	cmp	r2, r3
 80025f0:	d1ee      	bne.n	80025d0 <HAL_RCC_ClockConfig+0x194>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	2204      	movs	r2, #4
 80025f8:	4013      	ands	r3, r2
 80025fa:	d009      	beq.n	8002610 <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80025fc:	4b14      	ldr	r3, [pc, #80]	@ (8002650 <HAL_RCC_ClockConfig+0x214>)
 80025fe:	689b      	ldr	r3, [r3, #8]
 8002600:	4a16      	ldr	r2, [pc, #88]	@ (800265c <HAL_RCC_ClockConfig+0x220>)
 8002602:	4013      	ands	r3, r2
 8002604:	0019      	movs	r1, r3
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	691a      	ldr	r2, [r3, #16]
 800260a:	4b11      	ldr	r3, [pc, #68]	@ (8002650 <HAL_RCC_ClockConfig+0x214>)
 800260c:	430a      	orrs	r2, r1
 800260e:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002610:	f000 f82c 	bl	800266c <HAL_RCC_GetSysClockFreq>
 8002614:	0001      	movs	r1, r0
 8002616:	4b0e      	ldr	r3, [pc, #56]	@ (8002650 <HAL_RCC_ClockConfig+0x214>)
 8002618:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800261a:	0a1b      	lsrs	r3, r3, #8
 800261c:	220f      	movs	r2, #15
 800261e:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002620:	4b0f      	ldr	r3, [pc, #60]	@ (8002660 <HAL_RCC_ClockConfig+0x224>)
 8002622:	0092      	lsls	r2, r2, #2
 8002624:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002626:	221f      	movs	r2, #31
 8002628:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 800262a:	000a      	movs	r2, r1
 800262c:	40da      	lsrs	r2, r3
 800262e:	4b0d      	ldr	r3, [pc, #52]	@ (8002664 <HAL_RCC_ClockConfig+0x228>)
 8002630:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002632:	4b0d      	ldr	r3, [pc, #52]	@ (8002668 <HAL_RCC_ClockConfig+0x22c>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	0018      	movs	r0, r3
 8002638:	f7fe fad4 	bl	8000be4 <HAL_InitTick>
 800263c:	0003      	movs	r3, r0
}
 800263e:	0018      	movs	r0, r3
 8002640:	46bd      	mov	sp, r7
 8002642:	b004      	add	sp, #16
 8002644:	bd80      	pop	{r7, pc}
 8002646:	46c0      	nop			@ (mov r8, r8)
 8002648:	40022000 	.word	0x40022000
 800264c:	00001388 	.word	0x00001388
 8002650:	40021000 	.word	0x40021000
 8002654:	ffff84ff 	.word	0xffff84ff
 8002658:	fffff0ff 	.word	0xfffff0ff
 800265c:	ffff8fff 	.word	0xffff8fff
 8002660:	08003cd8 	.word	0x08003cd8
 8002664:	20000004 	.word	0x20000004
 8002668:	20000008 	.word	0x20000008

0800266c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b084      	sub	sp, #16
 8002670:	af00      	add	r7, sp, #0
  uint32_t hsidiv;
  uint32_t sysclockfreq;
#if defined(RCC_CR_SYSDIV)
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
 8002672:	4b27      	ldr	r3, [pc, #156]	@ (8002710 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	089b      	lsrs	r3, r3, #2
 8002678:	2207      	movs	r2, #7
 800267a:	4013      	ands	r3, r2
 800267c:	3301      	adds	r3, #1
 800267e:	60bb      	str	r3, [r7, #8]
#endif /* RCC_CR_SYSDIV */

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002680:	4b23      	ldr	r3, [pc, #140]	@ (8002710 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002682:	689b      	ldr	r3, [r3, #8]
 8002684:	2238      	movs	r2, #56	@ 0x38
 8002686:	4013      	ands	r3, r2
 8002688:	d10f      	bne.n	80026aa <HAL_RCC_GetSysClockFreq+0x3e>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800268a:	4b21      	ldr	r3, [pc, #132]	@ (8002710 <HAL_RCC_GetSysClockFreq+0xa4>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	0adb      	lsrs	r3, r3, #11
 8002690:	2207      	movs	r2, #7
 8002692:	4013      	ands	r3, r2
 8002694:	2201      	movs	r2, #1
 8002696:	409a      	lsls	r2, r3
 8002698:	0013      	movs	r3, r2
 800269a:	607b      	str	r3, [r7, #4]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800269c:	6879      	ldr	r1, [r7, #4]
 800269e:	481d      	ldr	r0, [pc, #116]	@ (8002714 <HAL_RCC_GetSysClockFreq+0xa8>)
 80026a0:	f7fd fd44 	bl	800012c <__udivsi3>
 80026a4:	0003      	movs	r3, r0
 80026a6:	60fb      	str	r3, [r7, #12]
 80026a8:	e027      	b.n	80026fa <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80026aa:	4b19      	ldr	r3, [pc, #100]	@ (8002710 <HAL_RCC_GetSysClockFreq+0xa4>)
 80026ac:	689b      	ldr	r3, [r3, #8]
 80026ae:	2238      	movs	r2, #56	@ 0x38
 80026b0:	4013      	ands	r3, r2
 80026b2:	2b08      	cmp	r3, #8
 80026b4:	d102      	bne.n	80026bc <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80026b6:	4b18      	ldr	r3, [pc, #96]	@ (8002718 <HAL_RCC_GetSysClockFreq+0xac>)
 80026b8:	60fb      	str	r3, [r7, #12]
 80026ba:	e01e      	b.n	80026fa <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 80026bc:	4b14      	ldr	r3, [pc, #80]	@ (8002710 <HAL_RCC_GetSysClockFreq+0xa4>)
 80026be:	689b      	ldr	r3, [r3, #8]
 80026c0:	2238      	movs	r2, #56	@ 0x38
 80026c2:	4013      	ands	r3, r2
 80026c4:	2b20      	cmp	r3, #32
 80026c6:	d103      	bne.n	80026d0 <HAL_RCC_GetSysClockFreq+0x64>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80026c8:	2380      	movs	r3, #128	@ 0x80
 80026ca:	021b      	lsls	r3, r3, #8
 80026cc:	60fb      	str	r3, [r7, #12]
 80026ce:	e014      	b.n	80026fa <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 80026d0:	4b0f      	ldr	r3, [pc, #60]	@ (8002710 <HAL_RCC_GetSysClockFreq+0xa4>)
 80026d2:	689b      	ldr	r3, [r3, #8]
 80026d4:	2238      	movs	r2, #56	@ 0x38
 80026d6:	4013      	ands	r3, r2
 80026d8:	2b18      	cmp	r3, #24
 80026da:	d103      	bne.n	80026e4 <HAL_RCC_GetSysClockFreq+0x78>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80026dc:	23fa      	movs	r3, #250	@ 0xfa
 80026de:	01db      	lsls	r3, r3, #7
 80026e0:	60fb      	str	r3, [r7, #12]
 80026e2:	e00a      	b.n	80026fa <HAL_RCC_GetSysClockFreq+0x8e>
  }
#if defined(RCC_HSI48_SUPPORT)
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI48)
 80026e4:	4b0a      	ldr	r3, [pc, #40]	@ (8002710 <HAL_RCC_GetSysClockFreq+0xa4>)
 80026e6:	689b      	ldr	r3, [r3, #8]
 80026e8:	2238      	movs	r2, #56	@ 0x38
 80026ea:	4013      	ands	r3, r2
 80026ec:	2b10      	cmp	r3, #16
 80026ee:	d102      	bne.n	80026f6 <HAL_RCC_GetSysClockFreq+0x8a>
  {
    /* HSI48 used as system clock source */
    sysclockfreq = HSI48_VALUE;
 80026f0:	4b08      	ldr	r3, [pc, #32]	@ (8002714 <HAL_RCC_GetSysClockFreq+0xa8>)
 80026f2:	60fb      	str	r3, [r7, #12]
 80026f4:	e001      	b.n	80026fa <HAL_RCC_GetSysClockFreq+0x8e>
  }
#endif /* RCC_HSI48_SUPPORT */
  else
  {
    sysclockfreq = 0U;
 80026f6:	2300      	movs	r3, #0
 80026f8:	60fb      	str	r3, [r7, #12]
  }
#if defined(RCC_CR_SYSDIV)
  sysclockfreq = sysclockfreq / sysclockdiv;
 80026fa:	68b9      	ldr	r1, [r7, #8]
 80026fc:	68f8      	ldr	r0, [r7, #12]
 80026fe:	f7fd fd15 	bl	800012c <__udivsi3>
 8002702:	0003      	movs	r3, r0
 8002704:	60fb      	str	r3, [r7, #12]
#endif /* RCC_CR_SYSDIV */
  return sysclockfreq;
 8002706:	68fb      	ldr	r3, [r7, #12]
}
 8002708:	0018      	movs	r0, r3
 800270a:	46bd      	mov	sp, r7
 800270c:	b004      	add	sp, #16
 800270e:	bd80      	pop	{r7, pc}
 8002710:	40021000 	.word	0x40021000
 8002714:	02dc6c00 	.word	0x02dc6c00
 8002718:	007a1200 	.word	0x007a1200

0800271c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	af00      	add	r7, sp, #0
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002720:	f7ff ffa4 	bl	800266c <HAL_RCC_GetSysClockFreq>
 8002724:	0001      	movs	r1, r0
 8002726:	4b09      	ldr	r3, [pc, #36]	@ (800274c <HAL_RCC_GetHCLKFreq+0x30>)
 8002728:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800272a:	0a1b      	lsrs	r3, r3, #8
 800272c:	220f      	movs	r2, #15
 800272e:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002730:	4b07      	ldr	r3, [pc, #28]	@ (8002750 <HAL_RCC_GetHCLKFreq+0x34>)
 8002732:	0092      	lsls	r2, r2, #2
 8002734:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002736:	221f      	movs	r2, #31
 8002738:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 800273a:	000a      	movs	r2, r1
 800273c:	40da      	lsrs	r2, r3
 800273e:	4b05      	ldr	r3, [pc, #20]	@ (8002754 <HAL_RCC_GetHCLKFreq+0x38>)
 8002740:	601a      	str	r2, [r3, #0]
  return SystemCoreClock;
 8002742:	4b04      	ldr	r3, [pc, #16]	@ (8002754 <HAL_RCC_GetHCLKFreq+0x38>)
 8002744:	681b      	ldr	r3, [r3, #0]
}
 8002746:	0018      	movs	r0, r3
 8002748:	46bd      	mov	sp, r7
 800274a:	bd80      	pop	{r7, pc}
 800274c:	40021000 	.word	0x40021000
 8002750:	08003cd8 	.word	0x08003cd8
 8002754:	20000004 	.word	0x20000004

08002758 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_Pos]) & 0x1FU));
 800275c:	f7ff ffde 	bl	800271c <HAL_RCC_GetHCLKFreq>
 8002760:	0001      	movs	r1, r0
 8002762:	4b07      	ldr	r3, [pc, #28]	@ (8002780 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002764:	689b      	ldr	r3, [r3, #8]
 8002766:	0b1b      	lsrs	r3, r3, #12
 8002768:	2207      	movs	r2, #7
 800276a:	401a      	ands	r2, r3
 800276c:	4b05      	ldr	r3, [pc, #20]	@ (8002784 <HAL_RCC_GetPCLK1Freq+0x2c>)
 800276e:	0092      	lsls	r2, r2, #2
 8002770:	58d3      	ldr	r3, [r2, r3]
 8002772:	221f      	movs	r2, #31
 8002774:	4013      	ands	r3, r2
 8002776:	40d9      	lsrs	r1, r3
 8002778:	000b      	movs	r3, r1
}
 800277a:	0018      	movs	r0, r3
 800277c:	46bd      	mov	sp, r7
 800277e:	bd80      	pop	{r7, pc}
 8002780:	40021000 	.word	0x40021000
 8002784:	08003d18 	.word	0x08003d18

08002788 <HAL_RCCEx_PeriphCLKConfig>:
  * @note (*) not available on all devices
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b086      	sub	sp, #24
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8002790:	2313      	movs	r3, #19
 8002792:	18fb      	adds	r3, r7, r3
 8002794:	2200      	movs	r2, #0
 8002796:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002798:	2312      	movs	r3, #18
 800279a:	18fb      	adds	r3, r7, r3
 800279c:	2200      	movs	r2, #0
 800279e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	2240      	movs	r2, #64	@ 0x40
 80027a6:	4013      	ands	r3, r2
 80027a8:	d100      	bne.n	80027ac <HAL_RCCEx_PeriphCLKConfig+0x24>
 80027aa:	e079      	b.n	80028a0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027ac:	2011      	movs	r0, #17
 80027ae:	183b      	adds	r3, r7, r0
 80027b0:	2200      	movs	r2, #0
 80027b2:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80027b4:	4b6a      	ldr	r3, [pc, #424]	@ (8002960 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80027b6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80027b8:	2380      	movs	r3, #128	@ 0x80
 80027ba:	055b      	lsls	r3, r3, #21
 80027bc:	4013      	ands	r3, r2
 80027be:	d110      	bne.n	80027e2 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027c0:	4b67      	ldr	r3, [pc, #412]	@ (8002960 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80027c2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80027c4:	4b66      	ldr	r3, [pc, #408]	@ (8002960 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80027c6:	2180      	movs	r1, #128	@ 0x80
 80027c8:	0549      	lsls	r1, r1, #21
 80027ca:	430a      	orrs	r2, r1
 80027cc:	63da      	str	r2, [r3, #60]	@ 0x3c
 80027ce:	4b64      	ldr	r3, [pc, #400]	@ (8002960 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80027d0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80027d2:	2380      	movs	r3, #128	@ 0x80
 80027d4:	055b      	lsls	r3, r3, #21
 80027d6:	4013      	ands	r3, r2
 80027d8:	60bb      	str	r3, [r7, #8]
 80027da:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80027dc:	183b      	adds	r3, r7, r0
 80027de:	2201      	movs	r2, #1
 80027e0:	701a      	strb	r2, [r3, #0]
    }


    /* Reset the RTC domain only if the RTC Clock source selection is modified from default */
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 80027e2:	4b5f      	ldr	r3, [pc, #380]	@ (8002960 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80027e4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80027e6:	23c0      	movs	r3, #192	@ 0xc0
 80027e8:	009b      	lsls	r3, r3, #2
 80027ea:	4013      	ands	r3, r2
 80027ec:	617b      	str	r3, [r7, #20]

    /* Reset the RTC domain only if the RTC Clock source selection is modified */
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80027ee:	697b      	ldr	r3, [r7, #20]
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d019      	beq.n	8002828 <HAL_RCCEx_PeriphCLKConfig+0xa0>
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	69db      	ldr	r3, [r3, #28]
 80027f8:	697a      	ldr	r2, [r7, #20]
 80027fa:	429a      	cmp	r2, r3
 80027fc:	d014      	beq.n	8002828 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    {
      /* Store the content of CSR1 register before the reset of RTC Domain */
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 80027fe:	4b58      	ldr	r3, [pc, #352]	@ (8002960 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002800:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002802:	4a58      	ldr	r2, [pc, #352]	@ (8002964 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8002804:	4013      	ands	r3, r2
 8002806:	617b      	str	r3, [r7, #20]
      /* RTC Clock selection can be changed only if the RTC Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002808:	4b55      	ldr	r3, [pc, #340]	@ (8002960 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800280a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800280c:	4b54      	ldr	r3, [pc, #336]	@ (8002960 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800280e:	2180      	movs	r1, #128	@ 0x80
 8002810:	0249      	lsls	r1, r1, #9
 8002812:	430a      	orrs	r2, r1
 8002814:	65da      	str	r2, [r3, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002816:	4b52      	ldr	r3, [pc, #328]	@ (8002960 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002818:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800281a:	4b51      	ldr	r3, [pc, #324]	@ (8002960 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800281c:	4952      	ldr	r1, [pc, #328]	@ (8002968 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800281e:	400a      	ands	r2, r1
 8002820:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Restore the Content of CSR1 register */
      RCC->CSR1 = tmpregister;
 8002822:	4b4f      	ldr	r3, [pc, #316]	@ (8002960 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002824:	697a      	ldr	r2, [r7, #20]
 8002826:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Wait for LSE reactivation if LSE was enable prior to RTC Domain reset */
    if (HAL_IS_BIT_SET(tmpregister, RCC_CSR1_LSEON))
 8002828:	697b      	ldr	r3, [r7, #20]
 800282a:	2201      	movs	r2, #1
 800282c:	4013      	ands	r3, r2
 800282e:	d016      	beq.n	800285e <HAL_RCCEx_PeriphCLKConfig+0xd6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002830:	f7fe fa34 	bl	8000c9c <HAL_GetTick>
 8002834:	0003      	movs	r3, r0
 8002836:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002838:	e00c      	b.n	8002854 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800283a:	f7fe fa2f 	bl	8000c9c <HAL_GetTick>
 800283e:	0002      	movs	r2, r0
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	1ad3      	subs	r3, r2, r3
 8002844:	4a49      	ldr	r2, [pc, #292]	@ (800296c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d904      	bls.n	8002854 <HAL_RCCEx_PeriphCLKConfig+0xcc>
        {
          ret = HAL_TIMEOUT;
 800284a:	2313      	movs	r3, #19
 800284c:	18fb      	adds	r3, r7, r3
 800284e:	2203      	movs	r2, #3
 8002850:	701a      	strb	r2, [r3, #0]
          break;
 8002852:	e004      	b.n	800285e <HAL_RCCEx_PeriphCLKConfig+0xd6>
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002854:	4b42      	ldr	r3, [pc, #264]	@ (8002960 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002856:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002858:	2202      	movs	r2, #2
 800285a:	4013      	ands	r3, r2
 800285c:	d0ed      	beq.n	800283a <HAL_RCCEx_PeriphCLKConfig+0xb2>
        }
      }
    }

    if (ret == HAL_OK)
 800285e:	2313      	movs	r3, #19
 8002860:	18fb      	adds	r3, r7, r3
 8002862:	781b      	ldrb	r3, [r3, #0]
 8002864:	2b00      	cmp	r3, #0
 8002866:	d10a      	bne.n	800287e <HAL_RCCEx_PeriphCLKConfig+0xf6>
    {
      /* Apply new RTC clock source selection */
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002868:	4b3d      	ldr	r3, [pc, #244]	@ (8002960 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800286a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800286c:	4a3d      	ldr	r2, [pc, #244]	@ (8002964 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 800286e:	4013      	ands	r3, r2
 8002870:	0019      	movs	r1, r3
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	69da      	ldr	r2, [r3, #28]
 8002876:	4b3a      	ldr	r3, [pc, #232]	@ (8002960 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002878:	430a      	orrs	r2, r1
 800287a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800287c:	e005      	b.n	800288a <HAL_RCCEx_PeriphCLKConfig+0x102>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800287e:	2312      	movs	r3, #18
 8002880:	18fb      	adds	r3, r7, r3
 8002882:	2213      	movs	r2, #19
 8002884:	18ba      	adds	r2, r7, r2
 8002886:	7812      	ldrb	r2, [r2, #0]
 8002888:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800288a:	2311      	movs	r3, #17
 800288c:	18fb      	adds	r3, r7, r3
 800288e:	781b      	ldrb	r3, [r3, #0]
 8002890:	2b01      	cmp	r3, #1
 8002892:	d105      	bne.n	80028a0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002894:	4b32      	ldr	r3, [pc, #200]	@ (8002960 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002896:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002898:	4b31      	ldr	r3, [pc, #196]	@ (8002960 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800289a:	4935      	ldr	r1, [pc, #212]	@ (8002970 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 800289c:	400a      	ands	r2, r1
 800289e:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	2201      	movs	r2, #1
 80028a6:	4013      	ands	r3, r2
 80028a8:	d009      	beq.n	80028be <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80028aa:	4b2d      	ldr	r3, [pc, #180]	@ (8002960 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80028ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028ae:	2203      	movs	r2, #3
 80028b0:	4393      	bics	r3, r2
 80028b2:	0019      	movs	r1, r3
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	689a      	ldr	r2, [r3, #8]
 80028b8:	4b29      	ldr	r3, [pc, #164]	@ (8002960 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80028ba:	430a      	orrs	r2, r1
 80028bc:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	2202      	movs	r2, #2
 80028c4:	4013      	ands	r3, r2
 80028c6:	d009      	beq.n	80028dc <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80028c8:	4b25      	ldr	r3, [pc, #148]	@ (8002960 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80028ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028cc:	4a29      	ldr	r2, [pc, #164]	@ (8002974 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 80028ce:	4013      	ands	r3, r2
 80028d0:	0019      	movs	r1, r3
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	68da      	ldr	r2, [r3, #12]
 80028d6:	4b22      	ldr	r3, [pc, #136]	@ (8002960 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80028d8:	430a      	orrs	r2, r1
 80028da:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	2220      	movs	r2, #32
 80028e2:	4013      	ands	r3, r2
 80028e4:	d008      	beq.n	80028f8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80028e6:	4b1e      	ldr	r3, [pc, #120]	@ (8002960 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80028e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028ea:	009b      	lsls	r3, r3, #2
 80028ec:	0899      	lsrs	r1, r3, #2
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	699a      	ldr	r2, [r3, #24]
 80028f2:	4b1b      	ldr	r3, [pc, #108]	@ (8002960 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80028f4:	430a      	orrs	r2, r1
 80028f6:	655a      	str	r2, [r3, #84]	@ 0x54

  }
#if defined (USB_DRD_FS)
  /*-------------------------- USB clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	2208      	movs	r2, #8
 80028fe:	4013      	ands	r3, r2
 8002900:	d009      	beq.n	8002916 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002902:	4b17      	ldr	r3, [pc, #92]	@ (8002960 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002904:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002906:	4a1c      	ldr	r2, [pc, #112]	@ (8002978 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8002908:	4013      	ands	r3, r2
 800290a:	0019      	movs	r1, r3
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	695a      	ldr	r2, [r3, #20]
 8002910:	4b13      	ldr	r3, [pc, #76]	@ (8002960 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002912:	430a      	orrs	r2, r1
 8002914:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_RCC_FDCAN1_CONFIG(PeriphClkInit->Fdcan1ClockSelection);

  }
#endif /* FDCAN1 */
  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	2204      	movs	r2, #4
 800291c:	4013      	ands	r3, r2
 800291e:	d009      	beq.n	8002934 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8002920:	4b0f      	ldr	r3, [pc, #60]	@ (8002960 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002922:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002924:	4a15      	ldr	r2, [pc, #84]	@ (800297c <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 8002926:	4013      	ands	r3, r2
 8002928:	0019      	movs	r1, r3
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	691a      	ldr	r2, [r3, #16]
 800292e:	4b0c      	ldr	r3, [pc, #48]	@ (8002960 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002930:	430a      	orrs	r2, r1
 8002932:	655a      	str	r2, [r3, #84]	@ 0x54
  }
  /*------------------------------------ HSI Kernel clock source configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSIKER) == RCC_PERIPHCLK_HSIKER)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	2280      	movs	r2, #128	@ 0x80
 800293a:	4013      	ands	r3, r2
 800293c:	d009      	beq.n	8002952 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSIKERDIV(PeriphClkInit->HSIKerClockDivider));

    /* Configure the HSI Kernel clock source Divider */
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
 800293e:	4b08      	ldr	r3, [pc, #32]	@ (8002960 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	22e0      	movs	r2, #224	@ 0xe0
 8002944:	4393      	bics	r3, r2
 8002946:	0019      	movs	r1, r3
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	685a      	ldr	r2, [r3, #4]
 800294c:	4b04      	ldr	r3, [pc, #16]	@ (8002960 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800294e:	430a      	orrs	r2, r1
 8002950:	601a      	str	r2, [r3, #0]
  }
  return status;
 8002952:	2312      	movs	r3, #18
 8002954:	18fb      	adds	r3, r7, r3
 8002956:	781b      	ldrb	r3, [r3, #0]
}
 8002958:	0018      	movs	r0, r3
 800295a:	46bd      	mov	sp, r7
 800295c:	b006      	add	sp, #24
 800295e:	bd80      	pop	{r7, pc}
 8002960:	40021000 	.word	0x40021000
 8002964:	fffffcff 	.word	0xfffffcff
 8002968:	fffeffff 	.word	0xfffeffff
 800296c:	00001388 	.word	0x00001388
 8002970:	efffffff 	.word	0xefffffff
 8002974:	ffffcfff 	.word	0xffffcfff
 8002978:	ffffefff 	.word	0xffffefff
 800297c:	ffff3fff 	.word	0xffff3fff

08002980 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b082      	sub	sp, #8
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2b00      	cmp	r3, #0
 800298c:	d101      	bne.n	8002992 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800298e:	2301      	movs	r3, #1
 8002990:	e046      	b.n	8002a20 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2288      	movs	r2, #136	@ 0x88
 8002996:	589b      	ldr	r3, [r3, r2]
 8002998:	2b00      	cmp	r3, #0
 800299a:	d107      	bne.n	80029ac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	2284      	movs	r2, #132	@ 0x84
 80029a0:	2100      	movs	r1, #0
 80029a2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	0018      	movs	r0, r3
 80029a8:	f7fe f836 	bl	8000a18 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2288      	movs	r2, #136	@ 0x88
 80029b0:	2124      	movs	r1, #36	@ 0x24
 80029b2:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	681a      	ldr	r2, [r3, #0]
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	2101      	movs	r1, #1
 80029c0:	438a      	bics	r2, r1
 80029c2:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d003      	beq.n	80029d4 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	0018      	movs	r0, r3
 80029d0:	f000 fa4e 	bl	8002e70 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	0018      	movs	r0, r3
 80029d8:	f000 f8cc 	bl	8002b74 <UART_SetConfig>
 80029dc:	0003      	movs	r3, r0
 80029de:	2b01      	cmp	r3, #1
 80029e0:	d101      	bne.n	80029e6 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 80029e2:	2301      	movs	r3, #1
 80029e4:	e01c      	b.n	8002a20 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	685a      	ldr	r2, [r3, #4]
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	490d      	ldr	r1, [pc, #52]	@ (8002a28 <HAL_UART_Init+0xa8>)
 80029f2:	400a      	ands	r2, r1
 80029f4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	689a      	ldr	r2, [r3, #8]
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	212a      	movs	r1, #42	@ 0x2a
 8002a02:	438a      	bics	r2, r1
 8002a04:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	681a      	ldr	r2, [r3, #0]
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	2101      	movs	r1, #1
 8002a12:	430a      	orrs	r2, r1
 8002a14:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	0018      	movs	r0, r3
 8002a1a:	f000 fadd 	bl	8002fd8 <UART_CheckIdleState>
 8002a1e:	0003      	movs	r3, r0
}
 8002a20:	0018      	movs	r0, r3
 8002a22:	46bd      	mov	sp, r7
 8002a24:	b002      	add	sp, #8
 8002a26:	bd80      	pop	{r7, pc}
 8002a28:	ffffb7ff 	.word	0xffffb7ff

08002a2c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b08a      	sub	sp, #40	@ 0x28
 8002a30:	af02      	add	r7, sp, #8
 8002a32:	60f8      	str	r0, [r7, #12]
 8002a34:	60b9      	str	r1, [r7, #8]
 8002a36:	603b      	str	r3, [r7, #0]
 8002a38:	1dbb      	adds	r3, r7, #6
 8002a3a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	2288      	movs	r2, #136	@ 0x88
 8002a40:	589b      	ldr	r3, [r3, r2]
 8002a42:	2b20      	cmp	r3, #32
 8002a44:	d000      	beq.n	8002a48 <HAL_UART_Transmit+0x1c>
 8002a46:	e090      	b.n	8002b6a <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8002a48:	68bb      	ldr	r3, [r7, #8]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d003      	beq.n	8002a56 <HAL_UART_Transmit+0x2a>
 8002a4e:	1dbb      	adds	r3, r7, #6
 8002a50:	881b      	ldrh	r3, [r3, #0]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d101      	bne.n	8002a5a <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8002a56:	2301      	movs	r3, #1
 8002a58:	e088      	b.n	8002b6c <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	689a      	ldr	r2, [r3, #8]
 8002a5e:	2380      	movs	r3, #128	@ 0x80
 8002a60:	015b      	lsls	r3, r3, #5
 8002a62:	429a      	cmp	r2, r3
 8002a64:	d109      	bne.n	8002a7a <HAL_UART_Transmit+0x4e>
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	691b      	ldr	r3, [r3, #16]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d105      	bne.n	8002a7a <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002a6e:	68bb      	ldr	r3, [r7, #8]
 8002a70:	2201      	movs	r2, #1
 8002a72:	4013      	ands	r3, r2
 8002a74:	d001      	beq.n	8002a7a <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8002a76:	2301      	movs	r3, #1
 8002a78:	e078      	b.n	8002b6c <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	2290      	movs	r2, #144	@ 0x90
 8002a7e:	2100      	movs	r1, #0
 8002a80:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	2288      	movs	r2, #136	@ 0x88
 8002a86:	2121      	movs	r1, #33	@ 0x21
 8002a88:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002a8a:	f7fe f907 	bl	8000c9c <HAL_GetTick>
 8002a8e:	0003      	movs	r3, r0
 8002a90:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	1dba      	adds	r2, r7, #6
 8002a96:	2154      	movs	r1, #84	@ 0x54
 8002a98:	8812      	ldrh	r2, [r2, #0]
 8002a9a:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	1dba      	adds	r2, r7, #6
 8002aa0:	2156      	movs	r1, #86	@ 0x56
 8002aa2:	8812      	ldrh	r2, [r2, #0]
 8002aa4:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	689a      	ldr	r2, [r3, #8]
 8002aaa:	2380      	movs	r3, #128	@ 0x80
 8002aac:	015b      	lsls	r3, r3, #5
 8002aae:	429a      	cmp	r2, r3
 8002ab0:	d108      	bne.n	8002ac4 <HAL_UART_Transmit+0x98>
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	691b      	ldr	r3, [r3, #16]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d104      	bne.n	8002ac4 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8002aba:	2300      	movs	r3, #0
 8002abc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002abe:	68bb      	ldr	r3, [r7, #8]
 8002ac0:	61bb      	str	r3, [r7, #24]
 8002ac2:	e003      	b.n	8002acc <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8002ac4:	68bb      	ldr	r3, [r7, #8]
 8002ac6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002ac8:	2300      	movs	r3, #0
 8002aca:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002acc:	e030      	b.n	8002b30 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002ace:	697a      	ldr	r2, [r7, #20]
 8002ad0:	68f8      	ldr	r0, [r7, #12]
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	9300      	str	r3, [sp, #0]
 8002ad6:	0013      	movs	r3, r2
 8002ad8:	2200      	movs	r2, #0
 8002ada:	2180      	movs	r1, #128	@ 0x80
 8002adc:	f000 fb26 	bl	800312c <UART_WaitOnFlagUntilTimeout>
 8002ae0:	1e03      	subs	r3, r0, #0
 8002ae2:	d005      	beq.n	8002af0 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	2288      	movs	r2, #136	@ 0x88
 8002ae8:	2120      	movs	r1, #32
 8002aea:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002aec:	2303      	movs	r3, #3
 8002aee:	e03d      	b.n	8002b6c <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8002af0:	69fb      	ldr	r3, [r7, #28]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d10b      	bne.n	8002b0e <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002af6:	69bb      	ldr	r3, [r7, #24]
 8002af8:	881b      	ldrh	r3, [r3, #0]
 8002afa:	001a      	movs	r2, r3
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	05d2      	lsls	r2, r2, #23
 8002b02:	0dd2      	lsrs	r2, r2, #23
 8002b04:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002b06:	69bb      	ldr	r3, [r7, #24]
 8002b08:	3302      	adds	r3, #2
 8002b0a:	61bb      	str	r3, [r7, #24]
 8002b0c:	e007      	b.n	8002b1e <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002b0e:	69fb      	ldr	r3, [r7, #28]
 8002b10:	781a      	ldrb	r2, [r3, #0]
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002b18:	69fb      	ldr	r3, [r7, #28]
 8002b1a:	3301      	adds	r3, #1
 8002b1c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	2256      	movs	r2, #86	@ 0x56
 8002b22:	5a9b      	ldrh	r3, [r3, r2]
 8002b24:	b29b      	uxth	r3, r3
 8002b26:	3b01      	subs	r3, #1
 8002b28:	b299      	uxth	r1, r3
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	2256      	movs	r2, #86	@ 0x56
 8002b2e:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	2256      	movs	r2, #86	@ 0x56
 8002b34:	5a9b      	ldrh	r3, [r3, r2]
 8002b36:	b29b      	uxth	r3, r3
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d1c8      	bne.n	8002ace <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002b3c:	697a      	ldr	r2, [r7, #20]
 8002b3e:	68f8      	ldr	r0, [r7, #12]
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	9300      	str	r3, [sp, #0]
 8002b44:	0013      	movs	r3, r2
 8002b46:	2200      	movs	r2, #0
 8002b48:	2140      	movs	r1, #64	@ 0x40
 8002b4a:	f000 faef 	bl	800312c <UART_WaitOnFlagUntilTimeout>
 8002b4e:	1e03      	subs	r3, r0, #0
 8002b50:	d005      	beq.n	8002b5e <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	2288      	movs	r2, #136	@ 0x88
 8002b56:	2120      	movs	r1, #32
 8002b58:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8002b5a:	2303      	movs	r3, #3
 8002b5c:	e006      	b.n	8002b6c <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	2288      	movs	r2, #136	@ 0x88
 8002b62:	2120      	movs	r1, #32
 8002b64:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8002b66:	2300      	movs	r3, #0
 8002b68:	e000      	b.n	8002b6c <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8002b6a:	2302      	movs	r3, #2
  }
}
 8002b6c:	0018      	movs	r0, r3
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	b008      	add	sp, #32
 8002b72:	bd80      	pop	{r7, pc}

08002b74 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b088      	sub	sp, #32
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002b7c:	231e      	movs	r3, #30
 8002b7e:	18fb      	adds	r3, r7, r3
 8002b80:	2200      	movs	r2, #0
 8002b82:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	689a      	ldr	r2, [r3, #8]
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	691b      	ldr	r3, [r3, #16]
 8002b8c:	431a      	orrs	r2, r3
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	695b      	ldr	r3, [r3, #20]
 8002b92:	431a      	orrs	r2, r3
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	69db      	ldr	r3, [r3, #28]
 8002b98:	4313      	orrs	r3, r2
 8002b9a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4aab      	ldr	r2, [pc, #684]	@ (8002e50 <UART_SetConfig+0x2dc>)
 8002ba4:	4013      	ands	r3, r2
 8002ba6:	0019      	movs	r1, r3
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	697a      	ldr	r2, [r7, #20]
 8002bae:	430a      	orrs	r2, r1
 8002bb0:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	4aa6      	ldr	r2, [pc, #664]	@ (8002e54 <UART_SetConfig+0x2e0>)
 8002bba:	4013      	ands	r3, r2
 8002bbc:	0019      	movs	r1, r3
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	68da      	ldr	r2, [r3, #12]
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	430a      	orrs	r2, r1
 8002bc8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	699b      	ldr	r3, [r3, #24]
 8002bce:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6a1b      	ldr	r3, [r3, #32]
 8002bd4:	697a      	ldr	r2, [r7, #20]
 8002bd6:	4313      	orrs	r3, r2
 8002bd8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	689b      	ldr	r3, [r3, #8]
 8002be0:	4a9d      	ldr	r2, [pc, #628]	@ (8002e58 <UART_SetConfig+0x2e4>)
 8002be2:	4013      	ands	r3, r2
 8002be4:	0019      	movs	r1, r3
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	697a      	ldr	r2, [r7, #20]
 8002bec:	430a      	orrs	r2, r1
 8002bee:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bf6:	220f      	movs	r2, #15
 8002bf8:	4393      	bics	r3, r2
 8002bfa:	0019      	movs	r1, r3
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	430a      	orrs	r2, r1
 8002c06:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4a93      	ldr	r2, [pc, #588]	@ (8002e5c <UART_SetConfig+0x2e8>)
 8002c0e:	4293      	cmp	r3, r2
 8002c10:	d127      	bne.n	8002c62 <UART_SetConfig+0xee>
 8002c12:	4b93      	ldr	r3, [pc, #588]	@ (8002e60 <UART_SetConfig+0x2ec>)
 8002c14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c16:	2203      	movs	r2, #3
 8002c18:	4013      	ands	r3, r2
 8002c1a:	2b03      	cmp	r3, #3
 8002c1c:	d017      	beq.n	8002c4e <UART_SetConfig+0xda>
 8002c1e:	d81b      	bhi.n	8002c58 <UART_SetConfig+0xe4>
 8002c20:	2b02      	cmp	r3, #2
 8002c22:	d00a      	beq.n	8002c3a <UART_SetConfig+0xc6>
 8002c24:	d818      	bhi.n	8002c58 <UART_SetConfig+0xe4>
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d002      	beq.n	8002c30 <UART_SetConfig+0xbc>
 8002c2a:	2b01      	cmp	r3, #1
 8002c2c:	d00a      	beq.n	8002c44 <UART_SetConfig+0xd0>
 8002c2e:	e013      	b.n	8002c58 <UART_SetConfig+0xe4>
 8002c30:	231f      	movs	r3, #31
 8002c32:	18fb      	adds	r3, r7, r3
 8002c34:	2200      	movs	r2, #0
 8002c36:	701a      	strb	r2, [r3, #0]
 8002c38:	e021      	b.n	8002c7e <UART_SetConfig+0x10a>
 8002c3a:	231f      	movs	r3, #31
 8002c3c:	18fb      	adds	r3, r7, r3
 8002c3e:	2202      	movs	r2, #2
 8002c40:	701a      	strb	r2, [r3, #0]
 8002c42:	e01c      	b.n	8002c7e <UART_SetConfig+0x10a>
 8002c44:	231f      	movs	r3, #31
 8002c46:	18fb      	adds	r3, r7, r3
 8002c48:	2204      	movs	r2, #4
 8002c4a:	701a      	strb	r2, [r3, #0]
 8002c4c:	e017      	b.n	8002c7e <UART_SetConfig+0x10a>
 8002c4e:	231f      	movs	r3, #31
 8002c50:	18fb      	adds	r3, r7, r3
 8002c52:	2208      	movs	r2, #8
 8002c54:	701a      	strb	r2, [r3, #0]
 8002c56:	e012      	b.n	8002c7e <UART_SetConfig+0x10a>
 8002c58:	231f      	movs	r3, #31
 8002c5a:	18fb      	adds	r3, r7, r3
 8002c5c:	2210      	movs	r2, #16
 8002c5e:	701a      	strb	r2, [r3, #0]
 8002c60:	e00d      	b.n	8002c7e <UART_SetConfig+0x10a>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4a7f      	ldr	r2, [pc, #508]	@ (8002e64 <UART_SetConfig+0x2f0>)
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	d104      	bne.n	8002c76 <UART_SetConfig+0x102>
 8002c6c:	231f      	movs	r3, #31
 8002c6e:	18fb      	adds	r3, r7, r3
 8002c70:	2200      	movs	r2, #0
 8002c72:	701a      	strb	r2, [r3, #0]
 8002c74:	e003      	b.n	8002c7e <UART_SetConfig+0x10a>
 8002c76:	231f      	movs	r3, #31
 8002c78:	18fb      	adds	r3, r7, r3
 8002c7a:	2210      	movs	r2, #16
 8002c7c:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	69da      	ldr	r2, [r3, #28]
 8002c82:	2380      	movs	r3, #128	@ 0x80
 8002c84:	021b      	lsls	r3, r3, #8
 8002c86:	429a      	cmp	r2, r3
 8002c88:	d000      	beq.n	8002c8c <UART_SetConfig+0x118>
 8002c8a:	e06f      	b.n	8002d6c <UART_SetConfig+0x1f8>
  {
    switch (clocksource)
 8002c8c:	231f      	movs	r3, #31
 8002c8e:	18fb      	adds	r3, r7, r3
 8002c90:	781b      	ldrb	r3, [r3, #0]
 8002c92:	2b08      	cmp	r3, #8
 8002c94:	d01f      	beq.n	8002cd6 <UART_SetConfig+0x162>
 8002c96:	dc22      	bgt.n	8002cde <UART_SetConfig+0x16a>
 8002c98:	2b04      	cmp	r3, #4
 8002c9a:	d017      	beq.n	8002ccc <UART_SetConfig+0x158>
 8002c9c:	dc1f      	bgt.n	8002cde <UART_SetConfig+0x16a>
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d002      	beq.n	8002ca8 <UART_SetConfig+0x134>
 8002ca2:	2b02      	cmp	r3, #2
 8002ca4:	d005      	beq.n	8002cb2 <UART_SetConfig+0x13e>
 8002ca6:	e01a      	b.n	8002cde <UART_SetConfig+0x16a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002ca8:	f7ff fd56 	bl	8002758 <HAL_RCC_GetPCLK1Freq>
 8002cac:	0003      	movs	r3, r0
 8002cae:	61bb      	str	r3, [r7, #24]
        break;
 8002cb0:	e01c      	b.n	8002cec <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_HSI:
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 8002cb2:	4b6b      	ldr	r3, [pc, #428]	@ (8002e60 <UART_SetConfig+0x2ec>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	095b      	lsrs	r3, r3, #5
 8002cb8:	2207      	movs	r2, #7
 8002cba:	4013      	ands	r3, r2
 8002cbc:	3301      	adds	r3, #1
 8002cbe:	0019      	movs	r1, r3
 8002cc0:	4869      	ldr	r0, [pc, #420]	@ (8002e68 <UART_SetConfig+0x2f4>)
 8002cc2:	f7fd fa33 	bl	800012c <__udivsi3>
 8002cc6:	0003      	movs	r3, r0
 8002cc8:	61bb      	str	r3, [r7, #24]
        break;
 8002cca:	e00f      	b.n	8002cec <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002ccc:	f7ff fcce 	bl	800266c <HAL_RCC_GetSysClockFreq>
 8002cd0:	0003      	movs	r3, r0
 8002cd2:	61bb      	str	r3, [r7, #24]
        break;
 8002cd4:	e00a      	b.n	8002cec <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002cd6:	2380      	movs	r3, #128	@ 0x80
 8002cd8:	021b      	lsls	r3, r3, #8
 8002cda:	61bb      	str	r3, [r7, #24]
        break;
 8002cdc:	e006      	b.n	8002cec <UART_SetConfig+0x178>
      default:
        pclk = 0U;
 8002cde:	2300      	movs	r3, #0
 8002ce0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002ce2:	231e      	movs	r3, #30
 8002ce4:	18fb      	adds	r3, r7, r3
 8002ce6:	2201      	movs	r2, #1
 8002ce8:	701a      	strb	r2, [r3, #0]
        break;
 8002cea:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002cec:	69bb      	ldr	r3, [r7, #24]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d100      	bne.n	8002cf4 <UART_SetConfig+0x180>
 8002cf2:	e097      	b.n	8002e24 <UART_SetConfig+0x2b0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002cf8:	4b5c      	ldr	r3, [pc, #368]	@ (8002e6c <UART_SetConfig+0x2f8>)
 8002cfa:	0052      	lsls	r2, r2, #1
 8002cfc:	5ad3      	ldrh	r3, [r2, r3]
 8002cfe:	0019      	movs	r1, r3
 8002d00:	69b8      	ldr	r0, [r7, #24]
 8002d02:	f7fd fa13 	bl	800012c <__udivsi3>
 8002d06:	0003      	movs	r3, r0
 8002d08:	005a      	lsls	r2, r3, #1
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	085b      	lsrs	r3, r3, #1
 8002d10:	18d2      	adds	r2, r2, r3
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	685b      	ldr	r3, [r3, #4]
 8002d16:	0019      	movs	r1, r3
 8002d18:	0010      	movs	r0, r2
 8002d1a:	f7fd fa07 	bl	800012c <__udivsi3>
 8002d1e:	0003      	movs	r3, r0
 8002d20:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002d22:	693b      	ldr	r3, [r7, #16]
 8002d24:	2b0f      	cmp	r3, #15
 8002d26:	d91c      	bls.n	8002d62 <UART_SetConfig+0x1ee>
 8002d28:	693a      	ldr	r2, [r7, #16]
 8002d2a:	2380      	movs	r3, #128	@ 0x80
 8002d2c:	025b      	lsls	r3, r3, #9
 8002d2e:	429a      	cmp	r2, r3
 8002d30:	d217      	bcs.n	8002d62 <UART_SetConfig+0x1ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002d32:	693b      	ldr	r3, [r7, #16]
 8002d34:	b29a      	uxth	r2, r3
 8002d36:	200e      	movs	r0, #14
 8002d38:	183b      	adds	r3, r7, r0
 8002d3a:	210f      	movs	r1, #15
 8002d3c:	438a      	bics	r2, r1
 8002d3e:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002d40:	693b      	ldr	r3, [r7, #16]
 8002d42:	085b      	lsrs	r3, r3, #1
 8002d44:	b29b      	uxth	r3, r3
 8002d46:	2207      	movs	r2, #7
 8002d48:	4013      	ands	r3, r2
 8002d4a:	b299      	uxth	r1, r3
 8002d4c:	183b      	adds	r3, r7, r0
 8002d4e:	183a      	adds	r2, r7, r0
 8002d50:	8812      	ldrh	r2, [r2, #0]
 8002d52:	430a      	orrs	r2, r1
 8002d54:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	183a      	adds	r2, r7, r0
 8002d5c:	8812      	ldrh	r2, [r2, #0]
 8002d5e:	60da      	str	r2, [r3, #12]
 8002d60:	e060      	b.n	8002e24 <UART_SetConfig+0x2b0>
      }
      else
      {
        ret = HAL_ERROR;
 8002d62:	231e      	movs	r3, #30
 8002d64:	18fb      	adds	r3, r7, r3
 8002d66:	2201      	movs	r2, #1
 8002d68:	701a      	strb	r2, [r3, #0]
 8002d6a:	e05b      	b.n	8002e24 <UART_SetConfig+0x2b0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002d6c:	231f      	movs	r3, #31
 8002d6e:	18fb      	adds	r3, r7, r3
 8002d70:	781b      	ldrb	r3, [r3, #0]
 8002d72:	2b08      	cmp	r3, #8
 8002d74:	d01f      	beq.n	8002db6 <UART_SetConfig+0x242>
 8002d76:	dc22      	bgt.n	8002dbe <UART_SetConfig+0x24a>
 8002d78:	2b04      	cmp	r3, #4
 8002d7a:	d017      	beq.n	8002dac <UART_SetConfig+0x238>
 8002d7c:	dc1f      	bgt.n	8002dbe <UART_SetConfig+0x24a>
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d002      	beq.n	8002d88 <UART_SetConfig+0x214>
 8002d82:	2b02      	cmp	r3, #2
 8002d84:	d005      	beq.n	8002d92 <UART_SetConfig+0x21e>
 8002d86:	e01a      	b.n	8002dbe <UART_SetConfig+0x24a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002d88:	f7ff fce6 	bl	8002758 <HAL_RCC_GetPCLK1Freq>
 8002d8c:	0003      	movs	r3, r0
 8002d8e:	61bb      	str	r3, [r7, #24]
        break;
 8002d90:	e01c      	b.n	8002dcc <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_HSI:
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 8002d92:	4b33      	ldr	r3, [pc, #204]	@ (8002e60 <UART_SetConfig+0x2ec>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	095b      	lsrs	r3, r3, #5
 8002d98:	2207      	movs	r2, #7
 8002d9a:	4013      	ands	r3, r2
 8002d9c:	3301      	adds	r3, #1
 8002d9e:	0019      	movs	r1, r3
 8002da0:	4831      	ldr	r0, [pc, #196]	@ (8002e68 <UART_SetConfig+0x2f4>)
 8002da2:	f7fd f9c3 	bl	800012c <__udivsi3>
 8002da6:	0003      	movs	r3, r0
 8002da8:	61bb      	str	r3, [r7, #24]
        break;
 8002daa:	e00f      	b.n	8002dcc <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002dac:	f7ff fc5e 	bl	800266c <HAL_RCC_GetSysClockFreq>
 8002db0:	0003      	movs	r3, r0
 8002db2:	61bb      	str	r3, [r7, #24]
        break;
 8002db4:	e00a      	b.n	8002dcc <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002db6:	2380      	movs	r3, #128	@ 0x80
 8002db8:	021b      	lsls	r3, r3, #8
 8002dba:	61bb      	str	r3, [r7, #24]
        break;
 8002dbc:	e006      	b.n	8002dcc <UART_SetConfig+0x258>
      default:
        pclk = 0U;
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002dc2:	231e      	movs	r3, #30
 8002dc4:	18fb      	adds	r3, r7, r3
 8002dc6:	2201      	movs	r2, #1
 8002dc8:	701a      	strb	r2, [r3, #0]
        break;
 8002dca:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8002dcc:	69bb      	ldr	r3, [r7, #24]
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d028      	beq.n	8002e24 <UART_SetConfig+0x2b0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002dd6:	4b25      	ldr	r3, [pc, #148]	@ (8002e6c <UART_SetConfig+0x2f8>)
 8002dd8:	0052      	lsls	r2, r2, #1
 8002dda:	5ad3      	ldrh	r3, [r2, r3]
 8002ddc:	0019      	movs	r1, r3
 8002dde:	69b8      	ldr	r0, [r7, #24]
 8002de0:	f7fd f9a4 	bl	800012c <__udivsi3>
 8002de4:	0003      	movs	r3, r0
 8002de6:	001a      	movs	r2, r3
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	685b      	ldr	r3, [r3, #4]
 8002dec:	085b      	lsrs	r3, r3, #1
 8002dee:	18d2      	adds	r2, r2, r3
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	0019      	movs	r1, r3
 8002df6:	0010      	movs	r0, r2
 8002df8:	f7fd f998 	bl	800012c <__udivsi3>
 8002dfc:	0003      	movs	r3, r0
 8002dfe:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002e00:	693b      	ldr	r3, [r7, #16]
 8002e02:	2b0f      	cmp	r3, #15
 8002e04:	d90a      	bls.n	8002e1c <UART_SetConfig+0x2a8>
 8002e06:	693a      	ldr	r2, [r7, #16]
 8002e08:	2380      	movs	r3, #128	@ 0x80
 8002e0a:	025b      	lsls	r3, r3, #9
 8002e0c:	429a      	cmp	r2, r3
 8002e0e:	d205      	bcs.n	8002e1c <UART_SetConfig+0x2a8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002e10:	693b      	ldr	r3, [r7, #16]
 8002e12:	b29a      	uxth	r2, r3
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	60da      	str	r2, [r3, #12]
 8002e1a:	e003      	b.n	8002e24 <UART_SetConfig+0x2b0>
      }
      else
      {
        ret = HAL_ERROR;
 8002e1c:	231e      	movs	r3, #30
 8002e1e:	18fb      	adds	r3, r7, r3
 8002e20:	2201      	movs	r2, #1
 8002e22:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	226a      	movs	r2, #106	@ 0x6a
 8002e28:	2101      	movs	r1, #1
 8002e2a:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2268      	movs	r2, #104	@ 0x68
 8002e30:	2101      	movs	r1, #1
 8002e32:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2200      	movs	r2, #0
 8002e38:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8002e40:	231e      	movs	r3, #30
 8002e42:	18fb      	adds	r3, r7, r3
 8002e44:	781b      	ldrb	r3, [r3, #0]
}
 8002e46:	0018      	movs	r0, r3
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	b008      	add	sp, #32
 8002e4c:	bd80      	pop	{r7, pc}
 8002e4e:	46c0      	nop			@ (mov r8, r8)
 8002e50:	cfff69f3 	.word	0xcfff69f3
 8002e54:	ffffcfff 	.word	0xffffcfff
 8002e58:	11fff4ff 	.word	0x11fff4ff
 8002e5c:	40013800 	.word	0x40013800
 8002e60:	40021000 	.word	0x40021000
 8002e64:	40004400 	.word	0x40004400
 8002e68:	02dc6c00 	.word	0x02dc6c00
 8002e6c:	08003d38 	.word	0x08003d38

08002e70 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b082      	sub	sp, #8
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e7c:	2208      	movs	r2, #8
 8002e7e:	4013      	ands	r3, r2
 8002e80:	d00b      	beq.n	8002e9a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	4a4a      	ldr	r2, [pc, #296]	@ (8002fb4 <UART_AdvFeatureConfig+0x144>)
 8002e8a:	4013      	ands	r3, r2
 8002e8c:	0019      	movs	r1, r3
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	430a      	orrs	r2, r1
 8002e98:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e9e:	2201      	movs	r2, #1
 8002ea0:	4013      	ands	r3, r2
 8002ea2:	d00b      	beq.n	8002ebc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	685b      	ldr	r3, [r3, #4]
 8002eaa:	4a43      	ldr	r2, [pc, #268]	@ (8002fb8 <UART_AdvFeatureConfig+0x148>)
 8002eac:	4013      	ands	r3, r2
 8002eae:	0019      	movs	r1, r3
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	430a      	orrs	r2, r1
 8002eba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ec0:	2202      	movs	r2, #2
 8002ec2:	4013      	ands	r3, r2
 8002ec4:	d00b      	beq.n	8002ede <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	685b      	ldr	r3, [r3, #4]
 8002ecc:	4a3b      	ldr	r2, [pc, #236]	@ (8002fbc <UART_AdvFeatureConfig+0x14c>)
 8002ece:	4013      	ands	r3, r2
 8002ed0:	0019      	movs	r1, r3
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	430a      	orrs	r2, r1
 8002edc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ee2:	2204      	movs	r2, #4
 8002ee4:	4013      	ands	r3, r2
 8002ee6:	d00b      	beq.n	8002f00 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	685b      	ldr	r3, [r3, #4]
 8002eee:	4a34      	ldr	r2, [pc, #208]	@ (8002fc0 <UART_AdvFeatureConfig+0x150>)
 8002ef0:	4013      	ands	r3, r2
 8002ef2:	0019      	movs	r1, r3
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	430a      	orrs	r2, r1
 8002efe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f04:	2210      	movs	r2, #16
 8002f06:	4013      	ands	r3, r2
 8002f08:	d00b      	beq.n	8002f22 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	689b      	ldr	r3, [r3, #8]
 8002f10:	4a2c      	ldr	r2, [pc, #176]	@ (8002fc4 <UART_AdvFeatureConfig+0x154>)
 8002f12:	4013      	ands	r3, r2
 8002f14:	0019      	movs	r1, r3
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	430a      	orrs	r2, r1
 8002f20:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f26:	2220      	movs	r2, #32
 8002f28:	4013      	ands	r3, r2
 8002f2a:	d00b      	beq.n	8002f44 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	689b      	ldr	r3, [r3, #8]
 8002f32:	4a25      	ldr	r2, [pc, #148]	@ (8002fc8 <UART_AdvFeatureConfig+0x158>)
 8002f34:	4013      	ands	r3, r2
 8002f36:	0019      	movs	r1, r3
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	430a      	orrs	r2, r1
 8002f42:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f48:	2240      	movs	r2, #64	@ 0x40
 8002f4a:	4013      	ands	r3, r2
 8002f4c:	d01d      	beq.n	8002f8a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	4a1d      	ldr	r2, [pc, #116]	@ (8002fcc <UART_AdvFeatureConfig+0x15c>)
 8002f56:	4013      	ands	r3, r2
 8002f58:	0019      	movs	r1, r3
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	430a      	orrs	r2, r1
 8002f64:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002f6a:	2380      	movs	r3, #128	@ 0x80
 8002f6c:	035b      	lsls	r3, r3, #13
 8002f6e:	429a      	cmp	r2, r3
 8002f70:	d10b      	bne.n	8002f8a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	4a15      	ldr	r2, [pc, #84]	@ (8002fd0 <UART_AdvFeatureConfig+0x160>)
 8002f7a:	4013      	ands	r3, r2
 8002f7c:	0019      	movs	r1, r3
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	430a      	orrs	r2, r1
 8002f88:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f8e:	2280      	movs	r2, #128	@ 0x80
 8002f90:	4013      	ands	r3, r2
 8002f92:	d00b      	beq.n	8002fac <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	4a0e      	ldr	r2, [pc, #56]	@ (8002fd4 <UART_AdvFeatureConfig+0x164>)
 8002f9c:	4013      	ands	r3, r2
 8002f9e:	0019      	movs	r1, r3
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	430a      	orrs	r2, r1
 8002faa:	605a      	str	r2, [r3, #4]
  }
}
 8002fac:	46c0      	nop			@ (mov r8, r8)
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	b002      	add	sp, #8
 8002fb2:	bd80      	pop	{r7, pc}
 8002fb4:	ffff7fff 	.word	0xffff7fff
 8002fb8:	fffdffff 	.word	0xfffdffff
 8002fbc:	fffeffff 	.word	0xfffeffff
 8002fc0:	fffbffff 	.word	0xfffbffff
 8002fc4:	ffffefff 	.word	0xffffefff
 8002fc8:	ffffdfff 	.word	0xffffdfff
 8002fcc:	ffefffff 	.word	0xffefffff
 8002fd0:	ff9fffff 	.word	0xff9fffff
 8002fd4:	fff7ffff 	.word	0xfff7ffff

08002fd8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b092      	sub	sp, #72	@ 0x48
 8002fdc:	af02      	add	r7, sp, #8
 8002fde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2290      	movs	r2, #144	@ 0x90
 8002fe4:	2100      	movs	r1, #0
 8002fe6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002fe8:	f7fd fe58 	bl	8000c9c <HAL_GetTick>
 8002fec:	0003      	movs	r3, r0
 8002fee:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	2208      	movs	r2, #8
 8002ff8:	4013      	ands	r3, r2
 8002ffa:	2b08      	cmp	r3, #8
 8002ffc:	d12d      	bne.n	800305a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002ffe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003000:	2280      	movs	r2, #128	@ 0x80
 8003002:	0391      	lsls	r1, r2, #14
 8003004:	6878      	ldr	r0, [r7, #4]
 8003006:	4a47      	ldr	r2, [pc, #284]	@ (8003124 <UART_CheckIdleState+0x14c>)
 8003008:	9200      	str	r2, [sp, #0]
 800300a:	2200      	movs	r2, #0
 800300c:	f000 f88e 	bl	800312c <UART_WaitOnFlagUntilTimeout>
 8003010:	1e03      	subs	r3, r0, #0
 8003012:	d022      	beq.n	800305a <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003014:	f3ef 8310 	mrs	r3, PRIMASK
 8003018:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800301a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800301c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800301e:	2301      	movs	r3, #1
 8003020:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003022:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003024:	f383 8810 	msr	PRIMASK, r3
}
 8003028:	46c0      	nop			@ (mov r8, r8)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	681a      	ldr	r2, [r3, #0]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	2180      	movs	r1, #128	@ 0x80
 8003036:	438a      	bics	r2, r1
 8003038:	601a      	str	r2, [r3, #0]
 800303a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800303c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800303e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003040:	f383 8810 	msr	PRIMASK, r3
}
 8003044:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2288      	movs	r2, #136	@ 0x88
 800304a:	2120      	movs	r1, #32
 800304c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2284      	movs	r2, #132	@ 0x84
 8003052:	2100      	movs	r1, #0
 8003054:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003056:	2303      	movs	r3, #3
 8003058:	e060      	b.n	800311c <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	2204      	movs	r2, #4
 8003062:	4013      	ands	r3, r2
 8003064:	2b04      	cmp	r3, #4
 8003066:	d146      	bne.n	80030f6 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003068:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800306a:	2280      	movs	r2, #128	@ 0x80
 800306c:	03d1      	lsls	r1, r2, #15
 800306e:	6878      	ldr	r0, [r7, #4]
 8003070:	4a2c      	ldr	r2, [pc, #176]	@ (8003124 <UART_CheckIdleState+0x14c>)
 8003072:	9200      	str	r2, [sp, #0]
 8003074:	2200      	movs	r2, #0
 8003076:	f000 f859 	bl	800312c <UART_WaitOnFlagUntilTimeout>
 800307a:	1e03      	subs	r3, r0, #0
 800307c:	d03b      	beq.n	80030f6 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800307e:	f3ef 8310 	mrs	r3, PRIMASK
 8003082:	60fb      	str	r3, [r7, #12]
  return(result);
 8003084:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003086:	637b      	str	r3, [r7, #52]	@ 0x34
 8003088:	2301      	movs	r3, #1
 800308a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800308c:	693b      	ldr	r3, [r7, #16]
 800308e:	f383 8810 	msr	PRIMASK, r3
}
 8003092:	46c0      	nop			@ (mov r8, r8)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	681a      	ldr	r2, [r3, #0]
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	4922      	ldr	r1, [pc, #136]	@ (8003128 <UART_CheckIdleState+0x150>)
 80030a0:	400a      	ands	r2, r1
 80030a2:	601a      	str	r2, [r3, #0]
 80030a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80030a6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030a8:	697b      	ldr	r3, [r7, #20]
 80030aa:	f383 8810 	msr	PRIMASK, r3
}
 80030ae:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80030b0:	f3ef 8310 	mrs	r3, PRIMASK
 80030b4:	61bb      	str	r3, [r7, #24]
  return(result);
 80030b6:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030b8:	633b      	str	r3, [r7, #48]	@ 0x30
 80030ba:	2301      	movs	r3, #1
 80030bc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030be:	69fb      	ldr	r3, [r7, #28]
 80030c0:	f383 8810 	msr	PRIMASK, r3
}
 80030c4:	46c0      	nop			@ (mov r8, r8)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	689a      	ldr	r2, [r3, #8]
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	2101      	movs	r1, #1
 80030d2:	438a      	bics	r2, r1
 80030d4:	609a      	str	r2, [r3, #8]
 80030d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030d8:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030da:	6a3b      	ldr	r3, [r7, #32]
 80030dc:	f383 8810 	msr	PRIMASK, r3
}
 80030e0:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	228c      	movs	r2, #140	@ 0x8c
 80030e6:	2120      	movs	r1, #32
 80030e8:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2284      	movs	r2, #132	@ 0x84
 80030ee:	2100      	movs	r1, #0
 80030f0:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80030f2:	2303      	movs	r3, #3
 80030f4:	e012      	b.n	800311c <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2288      	movs	r2, #136	@ 0x88
 80030fa:	2120      	movs	r1, #32
 80030fc:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	228c      	movs	r2, #140	@ 0x8c
 8003102:	2120      	movs	r1, #32
 8003104:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2200      	movs	r2, #0
 800310a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2200      	movs	r2, #0
 8003110:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	2284      	movs	r2, #132	@ 0x84
 8003116:	2100      	movs	r1, #0
 8003118:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800311a:	2300      	movs	r3, #0
}
 800311c:	0018      	movs	r0, r3
 800311e:	46bd      	mov	sp, r7
 8003120:	b010      	add	sp, #64	@ 0x40
 8003122:	bd80      	pop	{r7, pc}
 8003124:	01ffffff 	.word	0x01ffffff
 8003128:	fffffedf 	.word	0xfffffedf

0800312c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b084      	sub	sp, #16
 8003130:	af00      	add	r7, sp, #0
 8003132:	60f8      	str	r0, [r7, #12]
 8003134:	60b9      	str	r1, [r7, #8]
 8003136:	603b      	str	r3, [r7, #0]
 8003138:	1dfb      	adds	r3, r7, #7
 800313a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800313c:	e051      	b.n	80031e2 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800313e:	69bb      	ldr	r3, [r7, #24]
 8003140:	3301      	adds	r3, #1
 8003142:	d04e      	beq.n	80031e2 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003144:	f7fd fdaa 	bl	8000c9c <HAL_GetTick>
 8003148:	0002      	movs	r2, r0
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	1ad3      	subs	r3, r2, r3
 800314e:	69ba      	ldr	r2, [r7, #24]
 8003150:	429a      	cmp	r2, r3
 8003152:	d302      	bcc.n	800315a <UART_WaitOnFlagUntilTimeout+0x2e>
 8003154:	69bb      	ldr	r3, [r7, #24]
 8003156:	2b00      	cmp	r3, #0
 8003158:	d101      	bne.n	800315e <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800315a:	2303      	movs	r3, #3
 800315c:	e051      	b.n	8003202 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	2204      	movs	r2, #4
 8003166:	4013      	ands	r3, r2
 8003168:	d03b      	beq.n	80031e2 <UART_WaitOnFlagUntilTimeout+0xb6>
 800316a:	68bb      	ldr	r3, [r7, #8]
 800316c:	2b80      	cmp	r3, #128	@ 0x80
 800316e:	d038      	beq.n	80031e2 <UART_WaitOnFlagUntilTimeout+0xb6>
 8003170:	68bb      	ldr	r3, [r7, #8]
 8003172:	2b40      	cmp	r3, #64	@ 0x40
 8003174:	d035      	beq.n	80031e2 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	69db      	ldr	r3, [r3, #28]
 800317c:	2208      	movs	r2, #8
 800317e:	4013      	ands	r3, r2
 8003180:	2b08      	cmp	r3, #8
 8003182:	d111      	bne.n	80031a8 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	2208      	movs	r2, #8
 800318a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	0018      	movs	r0, r3
 8003190:	f000 f83c 	bl	800320c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	2290      	movs	r2, #144	@ 0x90
 8003198:	2108      	movs	r1, #8
 800319a:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	2284      	movs	r2, #132	@ 0x84
 80031a0:	2100      	movs	r1, #0
 80031a2:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80031a4:	2301      	movs	r3, #1
 80031a6:	e02c      	b.n	8003202 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	69da      	ldr	r2, [r3, #28]
 80031ae:	2380      	movs	r3, #128	@ 0x80
 80031b0:	011b      	lsls	r3, r3, #4
 80031b2:	401a      	ands	r2, r3
 80031b4:	2380      	movs	r3, #128	@ 0x80
 80031b6:	011b      	lsls	r3, r3, #4
 80031b8:	429a      	cmp	r2, r3
 80031ba:	d112      	bne.n	80031e2 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	2280      	movs	r2, #128	@ 0x80
 80031c2:	0112      	lsls	r2, r2, #4
 80031c4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	0018      	movs	r0, r3
 80031ca:	f000 f81f 	bl	800320c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	2290      	movs	r2, #144	@ 0x90
 80031d2:	2120      	movs	r1, #32
 80031d4:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	2284      	movs	r2, #132	@ 0x84
 80031da:	2100      	movs	r1, #0
 80031dc:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80031de:	2303      	movs	r3, #3
 80031e0:	e00f      	b.n	8003202 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	69db      	ldr	r3, [r3, #28]
 80031e8:	68ba      	ldr	r2, [r7, #8]
 80031ea:	4013      	ands	r3, r2
 80031ec:	68ba      	ldr	r2, [r7, #8]
 80031ee:	1ad3      	subs	r3, r2, r3
 80031f0:	425a      	negs	r2, r3
 80031f2:	4153      	adcs	r3, r2
 80031f4:	b2db      	uxtb	r3, r3
 80031f6:	001a      	movs	r2, r3
 80031f8:	1dfb      	adds	r3, r7, #7
 80031fa:	781b      	ldrb	r3, [r3, #0]
 80031fc:	429a      	cmp	r2, r3
 80031fe:	d09e      	beq.n	800313e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003200:	2300      	movs	r3, #0
}
 8003202:	0018      	movs	r0, r3
 8003204:	46bd      	mov	sp, r7
 8003206:	b004      	add	sp, #16
 8003208:	bd80      	pop	{r7, pc}
	...

0800320c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b08e      	sub	sp, #56	@ 0x38
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003214:	f3ef 8310 	mrs	r3, PRIMASK
 8003218:	617b      	str	r3, [r7, #20]
  return(result);
 800321a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800321c:	637b      	str	r3, [r7, #52]	@ 0x34
 800321e:	2301      	movs	r3, #1
 8003220:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003222:	69bb      	ldr	r3, [r7, #24]
 8003224:	f383 8810 	msr	PRIMASK, r3
}
 8003228:	46c0      	nop			@ (mov r8, r8)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	681a      	ldr	r2, [r3, #0]
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	4926      	ldr	r1, [pc, #152]	@ (80032d0 <UART_EndRxTransfer+0xc4>)
 8003236:	400a      	ands	r2, r1
 8003238:	601a      	str	r2, [r3, #0]
 800323a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800323c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800323e:	69fb      	ldr	r3, [r7, #28]
 8003240:	f383 8810 	msr	PRIMASK, r3
}
 8003244:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003246:	f3ef 8310 	mrs	r3, PRIMASK
 800324a:	623b      	str	r3, [r7, #32]
  return(result);
 800324c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800324e:	633b      	str	r3, [r7, #48]	@ 0x30
 8003250:	2301      	movs	r3, #1
 8003252:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003254:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003256:	f383 8810 	msr	PRIMASK, r3
}
 800325a:	46c0      	nop			@ (mov r8, r8)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	689a      	ldr	r2, [r3, #8]
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	491b      	ldr	r1, [pc, #108]	@ (80032d4 <UART_EndRxTransfer+0xc8>)
 8003268:	400a      	ands	r2, r1
 800326a:	609a      	str	r2, [r3, #8]
 800326c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800326e:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003270:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003272:	f383 8810 	msr	PRIMASK, r3
}
 8003276:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800327c:	2b01      	cmp	r3, #1
 800327e:	d118      	bne.n	80032b2 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003280:	f3ef 8310 	mrs	r3, PRIMASK
 8003284:	60bb      	str	r3, [r7, #8]
  return(result);
 8003286:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003288:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800328a:	2301      	movs	r3, #1
 800328c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	f383 8810 	msr	PRIMASK, r3
}
 8003294:	46c0      	nop			@ (mov r8, r8)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	681a      	ldr	r2, [r3, #0]
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	2110      	movs	r1, #16
 80032a2:	438a      	bics	r2, r1
 80032a4:	601a      	str	r2, [r3, #0]
 80032a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032a8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032aa:	693b      	ldr	r3, [r7, #16]
 80032ac:	f383 8810 	msr	PRIMASK, r3
}
 80032b0:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	228c      	movs	r2, #140	@ 0x8c
 80032b6:	2120      	movs	r1, #32
 80032b8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2200      	movs	r2, #0
 80032be:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2200      	movs	r2, #0
 80032c4:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80032c6:	46c0      	nop			@ (mov r8, r8)
 80032c8:	46bd      	mov	sp, r7
 80032ca:	b00e      	add	sp, #56	@ 0x38
 80032cc:	bd80      	pop	{r7, pc}
 80032ce:	46c0      	nop			@ (mov r8, r8)
 80032d0:	fffffedf 	.word	0xfffffedf
 80032d4:	effffffe 	.word	0xeffffffe

080032d8 <sniprintf>:
 80032d8:	b40c      	push	{r2, r3}
 80032da:	b530      	push	{r4, r5, lr}
 80032dc:	4b18      	ldr	r3, [pc, #96]	@ (8003340 <sniprintf+0x68>)
 80032de:	000c      	movs	r4, r1
 80032e0:	681d      	ldr	r5, [r3, #0]
 80032e2:	b09d      	sub	sp, #116	@ 0x74
 80032e4:	2900      	cmp	r1, #0
 80032e6:	da08      	bge.n	80032fa <sniprintf+0x22>
 80032e8:	238b      	movs	r3, #139	@ 0x8b
 80032ea:	2001      	movs	r0, #1
 80032ec:	602b      	str	r3, [r5, #0]
 80032ee:	4240      	negs	r0, r0
 80032f0:	b01d      	add	sp, #116	@ 0x74
 80032f2:	bc30      	pop	{r4, r5}
 80032f4:	bc08      	pop	{r3}
 80032f6:	b002      	add	sp, #8
 80032f8:	4718      	bx	r3
 80032fa:	2382      	movs	r3, #130	@ 0x82
 80032fc:	466a      	mov	r2, sp
 80032fe:	009b      	lsls	r3, r3, #2
 8003300:	8293      	strh	r3, [r2, #20]
 8003302:	2300      	movs	r3, #0
 8003304:	9002      	str	r0, [sp, #8]
 8003306:	931b      	str	r3, [sp, #108]	@ 0x6c
 8003308:	9006      	str	r0, [sp, #24]
 800330a:	4299      	cmp	r1, r3
 800330c:	d000      	beq.n	8003310 <sniprintf+0x38>
 800330e:	1e4b      	subs	r3, r1, #1
 8003310:	9304      	str	r3, [sp, #16]
 8003312:	9307      	str	r3, [sp, #28]
 8003314:	2301      	movs	r3, #1
 8003316:	466a      	mov	r2, sp
 8003318:	425b      	negs	r3, r3
 800331a:	82d3      	strh	r3, [r2, #22]
 800331c:	0028      	movs	r0, r5
 800331e:	ab21      	add	r3, sp, #132	@ 0x84
 8003320:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8003322:	a902      	add	r1, sp, #8
 8003324:	9301      	str	r3, [sp, #4]
 8003326:	f000 f99d 	bl	8003664 <_svfiprintf_r>
 800332a:	1c43      	adds	r3, r0, #1
 800332c:	da01      	bge.n	8003332 <sniprintf+0x5a>
 800332e:	238b      	movs	r3, #139	@ 0x8b
 8003330:	602b      	str	r3, [r5, #0]
 8003332:	2c00      	cmp	r4, #0
 8003334:	d0dc      	beq.n	80032f0 <sniprintf+0x18>
 8003336:	2200      	movs	r2, #0
 8003338:	9b02      	ldr	r3, [sp, #8]
 800333a:	701a      	strb	r2, [r3, #0]
 800333c:	e7d8      	b.n	80032f0 <sniprintf+0x18>
 800333e:	46c0      	nop			@ (mov r8, r8)
 8003340:	20000010 	.word	0x20000010

08003344 <memset>:
 8003344:	0003      	movs	r3, r0
 8003346:	1882      	adds	r2, r0, r2
 8003348:	4293      	cmp	r3, r2
 800334a:	d100      	bne.n	800334e <memset+0xa>
 800334c:	4770      	bx	lr
 800334e:	7019      	strb	r1, [r3, #0]
 8003350:	3301      	adds	r3, #1
 8003352:	e7f9      	b.n	8003348 <memset+0x4>

08003354 <__errno>:
 8003354:	4b01      	ldr	r3, [pc, #4]	@ (800335c <__errno+0x8>)
 8003356:	6818      	ldr	r0, [r3, #0]
 8003358:	4770      	bx	lr
 800335a:	46c0      	nop			@ (mov r8, r8)
 800335c:	20000010 	.word	0x20000010

08003360 <__libc_init_array>:
 8003360:	b570      	push	{r4, r5, r6, lr}
 8003362:	2600      	movs	r6, #0
 8003364:	4c0c      	ldr	r4, [pc, #48]	@ (8003398 <__libc_init_array+0x38>)
 8003366:	4d0d      	ldr	r5, [pc, #52]	@ (800339c <__libc_init_array+0x3c>)
 8003368:	1b64      	subs	r4, r4, r5
 800336a:	10a4      	asrs	r4, r4, #2
 800336c:	42a6      	cmp	r6, r4
 800336e:	d109      	bne.n	8003384 <__libc_init_array+0x24>
 8003370:	2600      	movs	r6, #0
 8003372:	f000 fc61 	bl	8003c38 <_init>
 8003376:	4c0a      	ldr	r4, [pc, #40]	@ (80033a0 <__libc_init_array+0x40>)
 8003378:	4d0a      	ldr	r5, [pc, #40]	@ (80033a4 <__libc_init_array+0x44>)
 800337a:	1b64      	subs	r4, r4, r5
 800337c:	10a4      	asrs	r4, r4, #2
 800337e:	42a6      	cmp	r6, r4
 8003380:	d105      	bne.n	800338e <__libc_init_array+0x2e>
 8003382:	bd70      	pop	{r4, r5, r6, pc}
 8003384:	00b3      	lsls	r3, r6, #2
 8003386:	58eb      	ldr	r3, [r5, r3]
 8003388:	4798      	blx	r3
 800338a:	3601      	adds	r6, #1
 800338c:	e7ee      	b.n	800336c <__libc_init_array+0xc>
 800338e:	00b3      	lsls	r3, r6, #2
 8003390:	58eb      	ldr	r3, [r5, r3]
 8003392:	4798      	blx	r3
 8003394:	3601      	adds	r6, #1
 8003396:	e7f2      	b.n	800337e <__libc_init_array+0x1e>
 8003398:	08003d84 	.word	0x08003d84
 800339c:	08003d84 	.word	0x08003d84
 80033a0:	08003d88 	.word	0x08003d88
 80033a4:	08003d84 	.word	0x08003d84

080033a8 <__retarget_lock_acquire_recursive>:
 80033a8:	4770      	bx	lr

080033aa <__retarget_lock_release_recursive>:
 80033aa:	4770      	bx	lr

080033ac <_free_r>:
 80033ac:	b570      	push	{r4, r5, r6, lr}
 80033ae:	0005      	movs	r5, r0
 80033b0:	1e0c      	subs	r4, r1, #0
 80033b2:	d010      	beq.n	80033d6 <_free_r+0x2a>
 80033b4:	3c04      	subs	r4, #4
 80033b6:	6823      	ldr	r3, [r4, #0]
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	da00      	bge.n	80033be <_free_r+0x12>
 80033bc:	18e4      	adds	r4, r4, r3
 80033be:	0028      	movs	r0, r5
 80033c0:	f000 f8e0 	bl	8003584 <__malloc_lock>
 80033c4:	4a1d      	ldr	r2, [pc, #116]	@ (800343c <_free_r+0x90>)
 80033c6:	6813      	ldr	r3, [r2, #0]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d105      	bne.n	80033d8 <_free_r+0x2c>
 80033cc:	6063      	str	r3, [r4, #4]
 80033ce:	6014      	str	r4, [r2, #0]
 80033d0:	0028      	movs	r0, r5
 80033d2:	f000 f8df 	bl	8003594 <__malloc_unlock>
 80033d6:	bd70      	pop	{r4, r5, r6, pc}
 80033d8:	42a3      	cmp	r3, r4
 80033da:	d908      	bls.n	80033ee <_free_r+0x42>
 80033dc:	6820      	ldr	r0, [r4, #0]
 80033de:	1821      	adds	r1, r4, r0
 80033e0:	428b      	cmp	r3, r1
 80033e2:	d1f3      	bne.n	80033cc <_free_r+0x20>
 80033e4:	6819      	ldr	r1, [r3, #0]
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	1809      	adds	r1, r1, r0
 80033ea:	6021      	str	r1, [r4, #0]
 80033ec:	e7ee      	b.n	80033cc <_free_r+0x20>
 80033ee:	001a      	movs	r2, r3
 80033f0:	685b      	ldr	r3, [r3, #4]
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d001      	beq.n	80033fa <_free_r+0x4e>
 80033f6:	42a3      	cmp	r3, r4
 80033f8:	d9f9      	bls.n	80033ee <_free_r+0x42>
 80033fa:	6811      	ldr	r1, [r2, #0]
 80033fc:	1850      	adds	r0, r2, r1
 80033fe:	42a0      	cmp	r0, r4
 8003400:	d10b      	bne.n	800341a <_free_r+0x6e>
 8003402:	6820      	ldr	r0, [r4, #0]
 8003404:	1809      	adds	r1, r1, r0
 8003406:	1850      	adds	r0, r2, r1
 8003408:	6011      	str	r1, [r2, #0]
 800340a:	4283      	cmp	r3, r0
 800340c:	d1e0      	bne.n	80033d0 <_free_r+0x24>
 800340e:	6818      	ldr	r0, [r3, #0]
 8003410:	685b      	ldr	r3, [r3, #4]
 8003412:	1841      	adds	r1, r0, r1
 8003414:	6011      	str	r1, [r2, #0]
 8003416:	6053      	str	r3, [r2, #4]
 8003418:	e7da      	b.n	80033d0 <_free_r+0x24>
 800341a:	42a0      	cmp	r0, r4
 800341c:	d902      	bls.n	8003424 <_free_r+0x78>
 800341e:	230c      	movs	r3, #12
 8003420:	602b      	str	r3, [r5, #0]
 8003422:	e7d5      	b.n	80033d0 <_free_r+0x24>
 8003424:	6820      	ldr	r0, [r4, #0]
 8003426:	1821      	adds	r1, r4, r0
 8003428:	428b      	cmp	r3, r1
 800342a:	d103      	bne.n	8003434 <_free_r+0x88>
 800342c:	6819      	ldr	r1, [r3, #0]
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	1809      	adds	r1, r1, r0
 8003432:	6021      	str	r1, [r4, #0]
 8003434:	6063      	str	r3, [r4, #4]
 8003436:	6054      	str	r4, [r2, #4]
 8003438:	e7ca      	b.n	80033d0 <_free_r+0x24>
 800343a:	46c0      	nop			@ (mov r8, r8)
 800343c:	200002cc 	.word	0x200002cc

08003440 <sbrk_aligned>:
 8003440:	b570      	push	{r4, r5, r6, lr}
 8003442:	4e0f      	ldr	r6, [pc, #60]	@ (8003480 <sbrk_aligned+0x40>)
 8003444:	000d      	movs	r5, r1
 8003446:	6831      	ldr	r1, [r6, #0]
 8003448:	0004      	movs	r4, r0
 800344a:	2900      	cmp	r1, #0
 800344c:	d102      	bne.n	8003454 <sbrk_aligned+0x14>
 800344e:	f000 fb95 	bl	8003b7c <_sbrk_r>
 8003452:	6030      	str	r0, [r6, #0]
 8003454:	0029      	movs	r1, r5
 8003456:	0020      	movs	r0, r4
 8003458:	f000 fb90 	bl	8003b7c <_sbrk_r>
 800345c:	1c43      	adds	r3, r0, #1
 800345e:	d103      	bne.n	8003468 <sbrk_aligned+0x28>
 8003460:	2501      	movs	r5, #1
 8003462:	426d      	negs	r5, r5
 8003464:	0028      	movs	r0, r5
 8003466:	bd70      	pop	{r4, r5, r6, pc}
 8003468:	2303      	movs	r3, #3
 800346a:	1cc5      	adds	r5, r0, #3
 800346c:	439d      	bics	r5, r3
 800346e:	42a8      	cmp	r0, r5
 8003470:	d0f8      	beq.n	8003464 <sbrk_aligned+0x24>
 8003472:	1a29      	subs	r1, r5, r0
 8003474:	0020      	movs	r0, r4
 8003476:	f000 fb81 	bl	8003b7c <_sbrk_r>
 800347a:	3001      	adds	r0, #1
 800347c:	d1f2      	bne.n	8003464 <sbrk_aligned+0x24>
 800347e:	e7ef      	b.n	8003460 <sbrk_aligned+0x20>
 8003480:	200002c8 	.word	0x200002c8

08003484 <_malloc_r>:
 8003484:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003486:	2203      	movs	r2, #3
 8003488:	1ccb      	adds	r3, r1, #3
 800348a:	4393      	bics	r3, r2
 800348c:	3308      	adds	r3, #8
 800348e:	0005      	movs	r5, r0
 8003490:	001f      	movs	r7, r3
 8003492:	2b0c      	cmp	r3, #12
 8003494:	d234      	bcs.n	8003500 <_malloc_r+0x7c>
 8003496:	270c      	movs	r7, #12
 8003498:	42b9      	cmp	r1, r7
 800349a:	d833      	bhi.n	8003504 <_malloc_r+0x80>
 800349c:	0028      	movs	r0, r5
 800349e:	f000 f871 	bl	8003584 <__malloc_lock>
 80034a2:	4e37      	ldr	r6, [pc, #220]	@ (8003580 <_malloc_r+0xfc>)
 80034a4:	6833      	ldr	r3, [r6, #0]
 80034a6:	001c      	movs	r4, r3
 80034a8:	2c00      	cmp	r4, #0
 80034aa:	d12f      	bne.n	800350c <_malloc_r+0x88>
 80034ac:	0039      	movs	r1, r7
 80034ae:	0028      	movs	r0, r5
 80034b0:	f7ff ffc6 	bl	8003440 <sbrk_aligned>
 80034b4:	0004      	movs	r4, r0
 80034b6:	1c43      	adds	r3, r0, #1
 80034b8:	d15f      	bne.n	800357a <_malloc_r+0xf6>
 80034ba:	6834      	ldr	r4, [r6, #0]
 80034bc:	9400      	str	r4, [sp, #0]
 80034be:	9b00      	ldr	r3, [sp, #0]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d14a      	bne.n	800355a <_malloc_r+0xd6>
 80034c4:	2c00      	cmp	r4, #0
 80034c6:	d052      	beq.n	800356e <_malloc_r+0xea>
 80034c8:	6823      	ldr	r3, [r4, #0]
 80034ca:	0028      	movs	r0, r5
 80034cc:	18e3      	adds	r3, r4, r3
 80034ce:	9900      	ldr	r1, [sp, #0]
 80034d0:	9301      	str	r3, [sp, #4]
 80034d2:	f000 fb53 	bl	8003b7c <_sbrk_r>
 80034d6:	9b01      	ldr	r3, [sp, #4]
 80034d8:	4283      	cmp	r3, r0
 80034da:	d148      	bne.n	800356e <_malloc_r+0xea>
 80034dc:	6823      	ldr	r3, [r4, #0]
 80034de:	0028      	movs	r0, r5
 80034e0:	1aff      	subs	r7, r7, r3
 80034e2:	0039      	movs	r1, r7
 80034e4:	f7ff ffac 	bl	8003440 <sbrk_aligned>
 80034e8:	3001      	adds	r0, #1
 80034ea:	d040      	beq.n	800356e <_malloc_r+0xea>
 80034ec:	6823      	ldr	r3, [r4, #0]
 80034ee:	19db      	adds	r3, r3, r7
 80034f0:	6023      	str	r3, [r4, #0]
 80034f2:	6833      	ldr	r3, [r6, #0]
 80034f4:	685a      	ldr	r2, [r3, #4]
 80034f6:	2a00      	cmp	r2, #0
 80034f8:	d133      	bne.n	8003562 <_malloc_r+0xde>
 80034fa:	9b00      	ldr	r3, [sp, #0]
 80034fc:	6033      	str	r3, [r6, #0]
 80034fe:	e019      	b.n	8003534 <_malloc_r+0xb0>
 8003500:	2b00      	cmp	r3, #0
 8003502:	dac9      	bge.n	8003498 <_malloc_r+0x14>
 8003504:	230c      	movs	r3, #12
 8003506:	602b      	str	r3, [r5, #0]
 8003508:	2000      	movs	r0, #0
 800350a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800350c:	6821      	ldr	r1, [r4, #0]
 800350e:	1bc9      	subs	r1, r1, r7
 8003510:	d420      	bmi.n	8003554 <_malloc_r+0xd0>
 8003512:	290b      	cmp	r1, #11
 8003514:	d90a      	bls.n	800352c <_malloc_r+0xa8>
 8003516:	19e2      	adds	r2, r4, r7
 8003518:	6027      	str	r7, [r4, #0]
 800351a:	42a3      	cmp	r3, r4
 800351c:	d104      	bne.n	8003528 <_malloc_r+0xa4>
 800351e:	6032      	str	r2, [r6, #0]
 8003520:	6863      	ldr	r3, [r4, #4]
 8003522:	6011      	str	r1, [r2, #0]
 8003524:	6053      	str	r3, [r2, #4]
 8003526:	e005      	b.n	8003534 <_malloc_r+0xb0>
 8003528:	605a      	str	r2, [r3, #4]
 800352a:	e7f9      	b.n	8003520 <_malloc_r+0x9c>
 800352c:	6862      	ldr	r2, [r4, #4]
 800352e:	42a3      	cmp	r3, r4
 8003530:	d10e      	bne.n	8003550 <_malloc_r+0xcc>
 8003532:	6032      	str	r2, [r6, #0]
 8003534:	0028      	movs	r0, r5
 8003536:	f000 f82d 	bl	8003594 <__malloc_unlock>
 800353a:	0020      	movs	r0, r4
 800353c:	2207      	movs	r2, #7
 800353e:	300b      	adds	r0, #11
 8003540:	1d23      	adds	r3, r4, #4
 8003542:	4390      	bics	r0, r2
 8003544:	1ac2      	subs	r2, r0, r3
 8003546:	4298      	cmp	r0, r3
 8003548:	d0df      	beq.n	800350a <_malloc_r+0x86>
 800354a:	1a1b      	subs	r3, r3, r0
 800354c:	50a3      	str	r3, [r4, r2]
 800354e:	e7dc      	b.n	800350a <_malloc_r+0x86>
 8003550:	605a      	str	r2, [r3, #4]
 8003552:	e7ef      	b.n	8003534 <_malloc_r+0xb0>
 8003554:	0023      	movs	r3, r4
 8003556:	6864      	ldr	r4, [r4, #4]
 8003558:	e7a6      	b.n	80034a8 <_malloc_r+0x24>
 800355a:	9c00      	ldr	r4, [sp, #0]
 800355c:	6863      	ldr	r3, [r4, #4]
 800355e:	9300      	str	r3, [sp, #0]
 8003560:	e7ad      	b.n	80034be <_malloc_r+0x3a>
 8003562:	001a      	movs	r2, r3
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	42a3      	cmp	r3, r4
 8003568:	d1fb      	bne.n	8003562 <_malloc_r+0xde>
 800356a:	2300      	movs	r3, #0
 800356c:	e7da      	b.n	8003524 <_malloc_r+0xa0>
 800356e:	230c      	movs	r3, #12
 8003570:	0028      	movs	r0, r5
 8003572:	602b      	str	r3, [r5, #0]
 8003574:	f000 f80e 	bl	8003594 <__malloc_unlock>
 8003578:	e7c6      	b.n	8003508 <_malloc_r+0x84>
 800357a:	6007      	str	r7, [r0, #0]
 800357c:	e7da      	b.n	8003534 <_malloc_r+0xb0>
 800357e:	46c0      	nop			@ (mov r8, r8)
 8003580:	200002cc 	.word	0x200002cc

08003584 <__malloc_lock>:
 8003584:	b510      	push	{r4, lr}
 8003586:	4802      	ldr	r0, [pc, #8]	@ (8003590 <__malloc_lock+0xc>)
 8003588:	f7ff ff0e 	bl	80033a8 <__retarget_lock_acquire_recursive>
 800358c:	bd10      	pop	{r4, pc}
 800358e:	46c0      	nop			@ (mov r8, r8)
 8003590:	200002c4 	.word	0x200002c4

08003594 <__malloc_unlock>:
 8003594:	b510      	push	{r4, lr}
 8003596:	4802      	ldr	r0, [pc, #8]	@ (80035a0 <__malloc_unlock+0xc>)
 8003598:	f7ff ff07 	bl	80033aa <__retarget_lock_release_recursive>
 800359c:	bd10      	pop	{r4, pc}
 800359e:	46c0      	nop			@ (mov r8, r8)
 80035a0:	200002c4 	.word	0x200002c4

080035a4 <__ssputs_r>:
 80035a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80035a6:	688e      	ldr	r6, [r1, #8]
 80035a8:	b085      	sub	sp, #20
 80035aa:	001f      	movs	r7, r3
 80035ac:	000c      	movs	r4, r1
 80035ae:	680b      	ldr	r3, [r1, #0]
 80035b0:	9002      	str	r0, [sp, #8]
 80035b2:	9203      	str	r2, [sp, #12]
 80035b4:	42be      	cmp	r6, r7
 80035b6:	d830      	bhi.n	800361a <__ssputs_r+0x76>
 80035b8:	210c      	movs	r1, #12
 80035ba:	5e62      	ldrsh	r2, [r4, r1]
 80035bc:	2190      	movs	r1, #144	@ 0x90
 80035be:	00c9      	lsls	r1, r1, #3
 80035c0:	420a      	tst	r2, r1
 80035c2:	d028      	beq.n	8003616 <__ssputs_r+0x72>
 80035c4:	2003      	movs	r0, #3
 80035c6:	6921      	ldr	r1, [r4, #16]
 80035c8:	1a5b      	subs	r3, r3, r1
 80035ca:	9301      	str	r3, [sp, #4]
 80035cc:	6963      	ldr	r3, [r4, #20]
 80035ce:	4343      	muls	r3, r0
 80035d0:	9801      	ldr	r0, [sp, #4]
 80035d2:	0fdd      	lsrs	r5, r3, #31
 80035d4:	18ed      	adds	r5, r5, r3
 80035d6:	1c7b      	adds	r3, r7, #1
 80035d8:	181b      	adds	r3, r3, r0
 80035da:	106d      	asrs	r5, r5, #1
 80035dc:	42ab      	cmp	r3, r5
 80035de:	d900      	bls.n	80035e2 <__ssputs_r+0x3e>
 80035e0:	001d      	movs	r5, r3
 80035e2:	0552      	lsls	r2, r2, #21
 80035e4:	d528      	bpl.n	8003638 <__ssputs_r+0x94>
 80035e6:	0029      	movs	r1, r5
 80035e8:	9802      	ldr	r0, [sp, #8]
 80035ea:	f7ff ff4b 	bl	8003484 <_malloc_r>
 80035ee:	1e06      	subs	r6, r0, #0
 80035f0:	d02c      	beq.n	800364c <__ssputs_r+0xa8>
 80035f2:	9a01      	ldr	r2, [sp, #4]
 80035f4:	6921      	ldr	r1, [r4, #16]
 80035f6:	f000 fade 	bl	8003bb6 <memcpy>
 80035fa:	89a2      	ldrh	r2, [r4, #12]
 80035fc:	4b18      	ldr	r3, [pc, #96]	@ (8003660 <__ssputs_r+0xbc>)
 80035fe:	401a      	ands	r2, r3
 8003600:	2380      	movs	r3, #128	@ 0x80
 8003602:	4313      	orrs	r3, r2
 8003604:	81a3      	strh	r3, [r4, #12]
 8003606:	9b01      	ldr	r3, [sp, #4]
 8003608:	6126      	str	r6, [r4, #16]
 800360a:	18f6      	adds	r6, r6, r3
 800360c:	6026      	str	r6, [r4, #0]
 800360e:	003e      	movs	r6, r7
 8003610:	6165      	str	r5, [r4, #20]
 8003612:	1aed      	subs	r5, r5, r3
 8003614:	60a5      	str	r5, [r4, #8]
 8003616:	42be      	cmp	r6, r7
 8003618:	d900      	bls.n	800361c <__ssputs_r+0x78>
 800361a:	003e      	movs	r6, r7
 800361c:	0032      	movs	r2, r6
 800361e:	9903      	ldr	r1, [sp, #12]
 8003620:	6820      	ldr	r0, [r4, #0]
 8003622:	f000 fa99 	bl	8003b58 <memmove>
 8003626:	2000      	movs	r0, #0
 8003628:	68a3      	ldr	r3, [r4, #8]
 800362a:	1b9b      	subs	r3, r3, r6
 800362c:	60a3      	str	r3, [r4, #8]
 800362e:	6823      	ldr	r3, [r4, #0]
 8003630:	199b      	adds	r3, r3, r6
 8003632:	6023      	str	r3, [r4, #0]
 8003634:	b005      	add	sp, #20
 8003636:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003638:	002a      	movs	r2, r5
 800363a:	9802      	ldr	r0, [sp, #8]
 800363c:	f000 fac4 	bl	8003bc8 <_realloc_r>
 8003640:	1e06      	subs	r6, r0, #0
 8003642:	d1e0      	bne.n	8003606 <__ssputs_r+0x62>
 8003644:	6921      	ldr	r1, [r4, #16]
 8003646:	9802      	ldr	r0, [sp, #8]
 8003648:	f7ff feb0 	bl	80033ac <_free_r>
 800364c:	230c      	movs	r3, #12
 800364e:	2001      	movs	r0, #1
 8003650:	9a02      	ldr	r2, [sp, #8]
 8003652:	4240      	negs	r0, r0
 8003654:	6013      	str	r3, [r2, #0]
 8003656:	89a2      	ldrh	r2, [r4, #12]
 8003658:	3334      	adds	r3, #52	@ 0x34
 800365a:	4313      	orrs	r3, r2
 800365c:	81a3      	strh	r3, [r4, #12]
 800365e:	e7e9      	b.n	8003634 <__ssputs_r+0x90>
 8003660:	fffffb7f 	.word	0xfffffb7f

08003664 <_svfiprintf_r>:
 8003664:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003666:	b0a1      	sub	sp, #132	@ 0x84
 8003668:	9003      	str	r0, [sp, #12]
 800366a:	001d      	movs	r5, r3
 800366c:	898b      	ldrh	r3, [r1, #12]
 800366e:	000f      	movs	r7, r1
 8003670:	0016      	movs	r6, r2
 8003672:	061b      	lsls	r3, r3, #24
 8003674:	d511      	bpl.n	800369a <_svfiprintf_r+0x36>
 8003676:	690b      	ldr	r3, [r1, #16]
 8003678:	2b00      	cmp	r3, #0
 800367a:	d10e      	bne.n	800369a <_svfiprintf_r+0x36>
 800367c:	2140      	movs	r1, #64	@ 0x40
 800367e:	f7ff ff01 	bl	8003484 <_malloc_r>
 8003682:	6038      	str	r0, [r7, #0]
 8003684:	6138      	str	r0, [r7, #16]
 8003686:	2800      	cmp	r0, #0
 8003688:	d105      	bne.n	8003696 <_svfiprintf_r+0x32>
 800368a:	230c      	movs	r3, #12
 800368c:	9a03      	ldr	r2, [sp, #12]
 800368e:	6013      	str	r3, [r2, #0]
 8003690:	2001      	movs	r0, #1
 8003692:	4240      	negs	r0, r0
 8003694:	e0cf      	b.n	8003836 <_svfiprintf_r+0x1d2>
 8003696:	2340      	movs	r3, #64	@ 0x40
 8003698:	617b      	str	r3, [r7, #20]
 800369a:	2300      	movs	r3, #0
 800369c:	ac08      	add	r4, sp, #32
 800369e:	6163      	str	r3, [r4, #20]
 80036a0:	3320      	adds	r3, #32
 80036a2:	7663      	strb	r3, [r4, #25]
 80036a4:	3310      	adds	r3, #16
 80036a6:	76a3      	strb	r3, [r4, #26]
 80036a8:	9507      	str	r5, [sp, #28]
 80036aa:	0035      	movs	r5, r6
 80036ac:	782b      	ldrb	r3, [r5, #0]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d001      	beq.n	80036b6 <_svfiprintf_r+0x52>
 80036b2:	2b25      	cmp	r3, #37	@ 0x25
 80036b4:	d148      	bne.n	8003748 <_svfiprintf_r+0xe4>
 80036b6:	1bab      	subs	r3, r5, r6
 80036b8:	9305      	str	r3, [sp, #20]
 80036ba:	42b5      	cmp	r5, r6
 80036bc:	d00b      	beq.n	80036d6 <_svfiprintf_r+0x72>
 80036be:	0032      	movs	r2, r6
 80036c0:	0039      	movs	r1, r7
 80036c2:	9803      	ldr	r0, [sp, #12]
 80036c4:	f7ff ff6e 	bl	80035a4 <__ssputs_r>
 80036c8:	3001      	adds	r0, #1
 80036ca:	d100      	bne.n	80036ce <_svfiprintf_r+0x6a>
 80036cc:	e0ae      	b.n	800382c <_svfiprintf_r+0x1c8>
 80036ce:	6963      	ldr	r3, [r4, #20]
 80036d0:	9a05      	ldr	r2, [sp, #20]
 80036d2:	189b      	adds	r3, r3, r2
 80036d4:	6163      	str	r3, [r4, #20]
 80036d6:	782b      	ldrb	r3, [r5, #0]
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d100      	bne.n	80036de <_svfiprintf_r+0x7a>
 80036dc:	e0a6      	b.n	800382c <_svfiprintf_r+0x1c8>
 80036de:	2201      	movs	r2, #1
 80036e0:	2300      	movs	r3, #0
 80036e2:	4252      	negs	r2, r2
 80036e4:	6062      	str	r2, [r4, #4]
 80036e6:	a904      	add	r1, sp, #16
 80036e8:	3254      	adds	r2, #84	@ 0x54
 80036ea:	1852      	adds	r2, r2, r1
 80036ec:	1c6e      	adds	r6, r5, #1
 80036ee:	6023      	str	r3, [r4, #0]
 80036f0:	60e3      	str	r3, [r4, #12]
 80036f2:	60a3      	str	r3, [r4, #8]
 80036f4:	7013      	strb	r3, [r2, #0]
 80036f6:	65a3      	str	r3, [r4, #88]	@ 0x58
 80036f8:	4b54      	ldr	r3, [pc, #336]	@ (800384c <_svfiprintf_r+0x1e8>)
 80036fa:	2205      	movs	r2, #5
 80036fc:	0018      	movs	r0, r3
 80036fe:	7831      	ldrb	r1, [r6, #0]
 8003700:	9305      	str	r3, [sp, #20]
 8003702:	f000 fa4d 	bl	8003ba0 <memchr>
 8003706:	1c75      	adds	r5, r6, #1
 8003708:	2800      	cmp	r0, #0
 800370a:	d11f      	bne.n	800374c <_svfiprintf_r+0xe8>
 800370c:	6822      	ldr	r2, [r4, #0]
 800370e:	06d3      	lsls	r3, r2, #27
 8003710:	d504      	bpl.n	800371c <_svfiprintf_r+0xb8>
 8003712:	2353      	movs	r3, #83	@ 0x53
 8003714:	a904      	add	r1, sp, #16
 8003716:	185b      	adds	r3, r3, r1
 8003718:	2120      	movs	r1, #32
 800371a:	7019      	strb	r1, [r3, #0]
 800371c:	0713      	lsls	r3, r2, #28
 800371e:	d504      	bpl.n	800372a <_svfiprintf_r+0xc6>
 8003720:	2353      	movs	r3, #83	@ 0x53
 8003722:	a904      	add	r1, sp, #16
 8003724:	185b      	adds	r3, r3, r1
 8003726:	212b      	movs	r1, #43	@ 0x2b
 8003728:	7019      	strb	r1, [r3, #0]
 800372a:	7833      	ldrb	r3, [r6, #0]
 800372c:	2b2a      	cmp	r3, #42	@ 0x2a
 800372e:	d016      	beq.n	800375e <_svfiprintf_r+0xfa>
 8003730:	0035      	movs	r5, r6
 8003732:	2100      	movs	r1, #0
 8003734:	200a      	movs	r0, #10
 8003736:	68e3      	ldr	r3, [r4, #12]
 8003738:	782a      	ldrb	r2, [r5, #0]
 800373a:	1c6e      	adds	r6, r5, #1
 800373c:	3a30      	subs	r2, #48	@ 0x30
 800373e:	2a09      	cmp	r2, #9
 8003740:	d950      	bls.n	80037e4 <_svfiprintf_r+0x180>
 8003742:	2900      	cmp	r1, #0
 8003744:	d111      	bne.n	800376a <_svfiprintf_r+0x106>
 8003746:	e017      	b.n	8003778 <_svfiprintf_r+0x114>
 8003748:	3501      	adds	r5, #1
 800374a:	e7af      	b.n	80036ac <_svfiprintf_r+0x48>
 800374c:	9b05      	ldr	r3, [sp, #20]
 800374e:	6822      	ldr	r2, [r4, #0]
 8003750:	1ac0      	subs	r0, r0, r3
 8003752:	2301      	movs	r3, #1
 8003754:	4083      	lsls	r3, r0
 8003756:	4313      	orrs	r3, r2
 8003758:	002e      	movs	r6, r5
 800375a:	6023      	str	r3, [r4, #0]
 800375c:	e7cc      	b.n	80036f8 <_svfiprintf_r+0x94>
 800375e:	9b07      	ldr	r3, [sp, #28]
 8003760:	1d19      	adds	r1, r3, #4
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	9107      	str	r1, [sp, #28]
 8003766:	2b00      	cmp	r3, #0
 8003768:	db01      	blt.n	800376e <_svfiprintf_r+0x10a>
 800376a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800376c:	e004      	b.n	8003778 <_svfiprintf_r+0x114>
 800376e:	425b      	negs	r3, r3
 8003770:	60e3      	str	r3, [r4, #12]
 8003772:	2302      	movs	r3, #2
 8003774:	4313      	orrs	r3, r2
 8003776:	6023      	str	r3, [r4, #0]
 8003778:	782b      	ldrb	r3, [r5, #0]
 800377a:	2b2e      	cmp	r3, #46	@ 0x2e
 800377c:	d10c      	bne.n	8003798 <_svfiprintf_r+0x134>
 800377e:	786b      	ldrb	r3, [r5, #1]
 8003780:	2b2a      	cmp	r3, #42	@ 0x2a
 8003782:	d134      	bne.n	80037ee <_svfiprintf_r+0x18a>
 8003784:	9b07      	ldr	r3, [sp, #28]
 8003786:	3502      	adds	r5, #2
 8003788:	1d1a      	adds	r2, r3, #4
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	9207      	str	r2, [sp, #28]
 800378e:	2b00      	cmp	r3, #0
 8003790:	da01      	bge.n	8003796 <_svfiprintf_r+0x132>
 8003792:	2301      	movs	r3, #1
 8003794:	425b      	negs	r3, r3
 8003796:	9309      	str	r3, [sp, #36]	@ 0x24
 8003798:	4e2d      	ldr	r6, [pc, #180]	@ (8003850 <_svfiprintf_r+0x1ec>)
 800379a:	2203      	movs	r2, #3
 800379c:	0030      	movs	r0, r6
 800379e:	7829      	ldrb	r1, [r5, #0]
 80037a0:	f000 f9fe 	bl	8003ba0 <memchr>
 80037a4:	2800      	cmp	r0, #0
 80037a6:	d006      	beq.n	80037b6 <_svfiprintf_r+0x152>
 80037a8:	2340      	movs	r3, #64	@ 0x40
 80037aa:	1b80      	subs	r0, r0, r6
 80037ac:	4083      	lsls	r3, r0
 80037ae:	6822      	ldr	r2, [r4, #0]
 80037b0:	3501      	adds	r5, #1
 80037b2:	4313      	orrs	r3, r2
 80037b4:	6023      	str	r3, [r4, #0]
 80037b6:	7829      	ldrb	r1, [r5, #0]
 80037b8:	2206      	movs	r2, #6
 80037ba:	4826      	ldr	r0, [pc, #152]	@ (8003854 <_svfiprintf_r+0x1f0>)
 80037bc:	1c6e      	adds	r6, r5, #1
 80037be:	7621      	strb	r1, [r4, #24]
 80037c0:	f000 f9ee 	bl	8003ba0 <memchr>
 80037c4:	2800      	cmp	r0, #0
 80037c6:	d038      	beq.n	800383a <_svfiprintf_r+0x1d6>
 80037c8:	4b23      	ldr	r3, [pc, #140]	@ (8003858 <_svfiprintf_r+0x1f4>)
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d122      	bne.n	8003814 <_svfiprintf_r+0x1b0>
 80037ce:	2207      	movs	r2, #7
 80037d0:	9b07      	ldr	r3, [sp, #28]
 80037d2:	3307      	adds	r3, #7
 80037d4:	4393      	bics	r3, r2
 80037d6:	3308      	adds	r3, #8
 80037d8:	9307      	str	r3, [sp, #28]
 80037da:	6963      	ldr	r3, [r4, #20]
 80037dc:	9a04      	ldr	r2, [sp, #16]
 80037de:	189b      	adds	r3, r3, r2
 80037e0:	6163      	str	r3, [r4, #20]
 80037e2:	e762      	b.n	80036aa <_svfiprintf_r+0x46>
 80037e4:	4343      	muls	r3, r0
 80037e6:	0035      	movs	r5, r6
 80037e8:	2101      	movs	r1, #1
 80037ea:	189b      	adds	r3, r3, r2
 80037ec:	e7a4      	b.n	8003738 <_svfiprintf_r+0xd4>
 80037ee:	2300      	movs	r3, #0
 80037f0:	200a      	movs	r0, #10
 80037f2:	0019      	movs	r1, r3
 80037f4:	3501      	adds	r5, #1
 80037f6:	6063      	str	r3, [r4, #4]
 80037f8:	782a      	ldrb	r2, [r5, #0]
 80037fa:	1c6e      	adds	r6, r5, #1
 80037fc:	3a30      	subs	r2, #48	@ 0x30
 80037fe:	2a09      	cmp	r2, #9
 8003800:	d903      	bls.n	800380a <_svfiprintf_r+0x1a6>
 8003802:	2b00      	cmp	r3, #0
 8003804:	d0c8      	beq.n	8003798 <_svfiprintf_r+0x134>
 8003806:	9109      	str	r1, [sp, #36]	@ 0x24
 8003808:	e7c6      	b.n	8003798 <_svfiprintf_r+0x134>
 800380a:	4341      	muls	r1, r0
 800380c:	0035      	movs	r5, r6
 800380e:	2301      	movs	r3, #1
 8003810:	1889      	adds	r1, r1, r2
 8003812:	e7f1      	b.n	80037f8 <_svfiprintf_r+0x194>
 8003814:	aa07      	add	r2, sp, #28
 8003816:	9200      	str	r2, [sp, #0]
 8003818:	0021      	movs	r1, r4
 800381a:	003a      	movs	r2, r7
 800381c:	4b0f      	ldr	r3, [pc, #60]	@ (800385c <_svfiprintf_r+0x1f8>)
 800381e:	9803      	ldr	r0, [sp, #12]
 8003820:	e000      	b.n	8003824 <_svfiprintf_r+0x1c0>
 8003822:	bf00      	nop
 8003824:	9004      	str	r0, [sp, #16]
 8003826:	9b04      	ldr	r3, [sp, #16]
 8003828:	3301      	adds	r3, #1
 800382a:	d1d6      	bne.n	80037da <_svfiprintf_r+0x176>
 800382c:	89bb      	ldrh	r3, [r7, #12]
 800382e:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8003830:	065b      	lsls	r3, r3, #25
 8003832:	d500      	bpl.n	8003836 <_svfiprintf_r+0x1d2>
 8003834:	e72c      	b.n	8003690 <_svfiprintf_r+0x2c>
 8003836:	b021      	add	sp, #132	@ 0x84
 8003838:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800383a:	aa07      	add	r2, sp, #28
 800383c:	9200      	str	r2, [sp, #0]
 800383e:	0021      	movs	r1, r4
 8003840:	003a      	movs	r2, r7
 8003842:	4b06      	ldr	r3, [pc, #24]	@ (800385c <_svfiprintf_r+0x1f8>)
 8003844:	9803      	ldr	r0, [sp, #12]
 8003846:	f000 f87b 	bl	8003940 <_printf_i>
 800384a:	e7eb      	b.n	8003824 <_svfiprintf_r+0x1c0>
 800384c:	08003d50 	.word	0x08003d50
 8003850:	08003d56 	.word	0x08003d56
 8003854:	08003d5a 	.word	0x08003d5a
 8003858:	00000000 	.word	0x00000000
 800385c:	080035a5 	.word	0x080035a5

08003860 <_printf_common>:
 8003860:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003862:	0016      	movs	r6, r2
 8003864:	9301      	str	r3, [sp, #4]
 8003866:	688a      	ldr	r2, [r1, #8]
 8003868:	690b      	ldr	r3, [r1, #16]
 800386a:	000c      	movs	r4, r1
 800386c:	9000      	str	r0, [sp, #0]
 800386e:	4293      	cmp	r3, r2
 8003870:	da00      	bge.n	8003874 <_printf_common+0x14>
 8003872:	0013      	movs	r3, r2
 8003874:	0022      	movs	r2, r4
 8003876:	6033      	str	r3, [r6, #0]
 8003878:	3243      	adds	r2, #67	@ 0x43
 800387a:	7812      	ldrb	r2, [r2, #0]
 800387c:	2a00      	cmp	r2, #0
 800387e:	d001      	beq.n	8003884 <_printf_common+0x24>
 8003880:	3301      	adds	r3, #1
 8003882:	6033      	str	r3, [r6, #0]
 8003884:	6823      	ldr	r3, [r4, #0]
 8003886:	069b      	lsls	r3, r3, #26
 8003888:	d502      	bpl.n	8003890 <_printf_common+0x30>
 800388a:	6833      	ldr	r3, [r6, #0]
 800388c:	3302      	adds	r3, #2
 800388e:	6033      	str	r3, [r6, #0]
 8003890:	6822      	ldr	r2, [r4, #0]
 8003892:	2306      	movs	r3, #6
 8003894:	0015      	movs	r5, r2
 8003896:	401d      	ands	r5, r3
 8003898:	421a      	tst	r2, r3
 800389a:	d027      	beq.n	80038ec <_printf_common+0x8c>
 800389c:	0023      	movs	r3, r4
 800389e:	3343      	adds	r3, #67	@ 0x43
 80038a0:	781b      	ldrb	r3, [r3, #0]
 80038a2:	1e5a      	subs	r2, r3, #1
 80038a4:	4193      	sbcs	r3, r2
 80038a6:	6822      	ldr	r2, [r4, #0]
 80038a8:	0692      	lsls	r2, r2, #26
 80038aa:	d430      	bmi.n	800390e <_printf_common+0xae>
 80038ac:	0022      	movs	r2, r4
 80038ae:	9901      	ldr	r1, [sp, #4]
 80038b0:	9800      	ldr	r0, [sp, #0]
 80038b2:	9d08      	ldr	r5, [sp, #32]
 80038b4:	3243      	adds	r2, #67	@ 0x43
 80038b6:	47a8      	blx	r5
 80038b8:	3001      	adds	r0, #1
 80038ba:	d025      	beq.n	8003908 <_printf_common+0xa8>
 80038bc:	2206      	movs	r2, #6
 80038be:	6823      	ldr	r3, [r4, #0]
 80038c0:	2500      	movs	r5, #0
 80038c2:	4013      	ands	r3, r2
 80038c4:	2b04      	cmp	r3, #4
 80038c6:	d105      	bne.n	80038d4 <_printf_common+0x74>
 80038c8:	6833      	ldr	r3, [r6, #0]
 80038ca:	68e5      	ldr	r5, [r4, #12]
 80038cc:	1aed      	subs	r5, r5, r3
 80038ce:	43eb      	mvns	r3, r5
 80038d0:	17db      	asrs	r3, r3, #31
 80038d2:	401d      	ands	r5, r3
 80038d4:	68a3      	ldr	r3, [r4, #8]
 80038d6:	6922      	ldr	r2, [r4, #16]
 80038d8:	4293      	cmp	r3, r2
 80038da:	dd01      	ble.n	80038e0 <_printf_common+0x80>
 80038dc:	1a9b      	subs	r3, r3, r2
 80038de:	18ed      	adds	r5, r5, r3
 80038e0:	2600      	movs	r6, #0
 80038e2:	42b5      	cmp	r5, r6
 80038e4:	d120      	bne.n	8003928 <_printf_common+0xc8>
 80038e6:	2000      	movs	r0, #0
 80038e8:	e010      	b.n	800390c <_printf_common+0xac>
 80038ea:	3501      	adds	r5, #1
 80038ec:	68e3      	ldr	r3, [r4, #12]
 80038ee:	6832      	ldr	r2, [r6, #0]
 80038f0:	1a9b      	subs	r3, r3, r2
 80038f2:	42ab      	cmp	r3, r5
 80038f4:	ddd2      	ble.n	800389c <_printf_common+0x3c>
 80038f6:	0022      	movs	r2, r4
 80038f8:	2301      	movs	r3, #1
 80038fa:	9901      	ldr	r1, [sp, #4]
 80038fc:	9800      	ldr	r0, [sp, #0]
 80038fe:	9f08      	ldr	r7, [sp, #32]
 8003900:	3219      	adds	r2, #25
 8003902:	47b8      	blx	r7
 8003904:	3001      	adds	r0, #1
 8003906:	d1f0      	bne.n	80038ea <_printf_common+0x8a>
 8003908:	2001      	movs	r0, #1
 800390a:	4240      	negs	r0, r0
 800390c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800390e:	2030      	movs	r0, #48	@ 0x30
 8003910:	18e1      	adds	r1, r4, r3
 8003912:	3143      	adds	r1, #67	@ 0x43
 8003914:	7008      	strb	r0, [r1, #0]
 8003916:	0021      	movs	r1, r4
 8003918:	1c5a      	adds	r2, r3, #1
 800391a:	3145      	adds	r1, #69	@ 0x45
 800391c:	7809      	ldrb	r1, [r1, #0]
 800391e:	18a2      	adds	r2, r4, r2
 8003920:	3243      	adds	r2, #67	@ 0x43
 8003922:	3302      	adds	r3, #2
 8003924:	7011      	strb	r1, [r2, #0]
 8003926:	e7c1      	b.n	80038ac <_printf_common+0x4c>
 8003928:	0022      	movs	r2, r4
 800392a:	2301      	movs	r3, #1
 800392c:	9901      	ldr	r1, [sp, #4]
 800392e:	9800      	ldr	r0, [sp, #0]
 8003930:	9f08      	ldr	r7, [sp, #32]
 8003932:	321a      	adds	r2, #26
 8003934:	47b8      	blx	r7
 8003936:	3001      	adds	r0, #1
 8003938:	d0e6      	beq.n	8003908 <_printf_common+0xa8>
 800393a:	3601      	adds	r6, #1
 800393c:	e7d1      	b.n	80038e2 <_printf_common+0x82>
	...

08003940 <_printf_i>:
 8003940:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003942:	b08b      	sub	sp, #44	@ 0x2c
 8003944:	9206      	str	r2, [sp, #24]
 8003946:	000a      	movs	r2, r1
 8003948:	3243      	adds	r2, #67	@ 0x43
 800394a:	9307      	str	r3, [sp, #28]
 800394c:	9005      	str	r0, [sp, #20]
 800394e:	9203      	str	r2, [sp, #12]
 8003950:	7e0a      	ldrb	r2, [r1, #24]
 8003952:	000c      	movs	r4, r1
 8003954:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8003956:	2a78      	cmp	r2, #120	@ 0x78
 8003958:	d809      	bhi.n	800396e <_printf_i+0x2e>
 800395a:	2a62      	cmp	r2, #98	@ 0x62
 800395c:	d80b      	bhi.n	8003976 <_printf_i+0x36>
 800395e:	2a00      	cmp	r2, #0
 8003960:	d100      	bne.n	8003964 <_printf_i+0x24>
 8003962:	e0ba      	b.n	8003ada <_printf_i+0x19a>
 8003964:	497a      	ldr	r1, [pc, #488]	@ (8003b50 <_printf_i+0x210>)
 8003966:	9104      	str	r1, [sp, #16]
 8003968:	2a58      	cmp	r2, #88	@ 0x58
 800396a:	d100      	bne.n	800396e <_printf_i+0x2e>
 800396c:	e08e      	b.n	8003a8c <_printf_i+0x14c>
 800396e:	0025      	movs	r5, r4
 8003970:	3542      	adds	r5, #66	@ 0x42
 8003972:	702a      	strb	r2, [r5, #0]
 8003974:	e022      	b.n	80039bc <_printf_i+0x7c>
 8003976:	0010      	movs	r0, r2
 8003978:	3863      	subs	r0, #99	@ 0x63
 800397a:	2815      	cmp	r0, #21
 800397c:	d8f7      	bhi.n	800396e <_printf_i+0x2e>
 800397e:	f7fc fbcb 	bl	8000118 <__gnu_thumb1_case_shi>
 8003982:	0016      	.short	0x0016
 8003984:	fff6001f 	.word	0xfff6001f
 8003988:	fff6fff6 	.word	0xfff6fff6
 800398c:	001ffff6 	.word	0x001ffff6
 8003990:	fff6fff6 	.word	0xfff6fff6
 8003994:	fff6fff6 	.word	0xfff6fff6
 8003998:	0036009f 	.word	0x0036009f
 800399c:	fff6007e 	.word	0xfff6007e
 80039a0:	00b0fff6 	.word	0x00b0fff6
 80039a4:	0036fff6 	.word	0x0036fff6
 80039a8:	fff6fff6 	.word	0xfff6fff6
 80039ac:	0082      	.short	0x0082
 80039ae:	0025      	movs	r5, r4
 80039b0:	681a      	ldr	r2, [r3, #0]
 80039b2:	3542      	adds	r5, #66	@ 0x42
 80039b4:	1d11      	adds	r1, r2, #4
 80039b6:	6019      	str	r1, [r3, #0]
 80039b8:	6813      	ldr	r3, [r2, #0]
 80039ba:	702b      	strb	r3, [r5, #0]
 80039bc:	2301      	movs	r3, #1
 80039be:	e09e      	b.n	8003afe <_printf_i+0x1be>
 80039c0:	6818      	ldr	r0, [r3, #0]
 80039c2:	6809      	ldr	r1, [r1, #0]
 80039c4:	1d02      	adds	r2, r0, #4
 80039c6:	060d      	lsls	r5, r1, #24
 80039c8:	d50b      	bpl.n	80039e2 <_printf_i+0xa2>
 80039ca:	6806      	ldr	r6, [r0, #0]
 80039cc:	601a      	str	r2, [r3, #0]
 80039ce:	2e00      	cmp	r6, #0
 80039d0:	da03      	bge.n	80039da <_printf_i+0x9a>
 80039d2:	232d      	movs	r3, #45	@ 0x2d
 80039d4:	9a03      	ldr	r2, [sp, #12]
 80039d6:	4276      	negs	r6, r6
 80039d8:	7013      	strb	r3, [r2, #0]
 80039da:	4b5d      	ldr	r3, [pc, #372]	@ (8003b50 <_printf_i+0x210>)
 80039dc:	270a      	movs	r7, #10
 80039de:	9304      	str	r3, [sp, #16]
 80039e0:	e018      	b.n	8003a14 <_printf_i+0xd4>
 80039e2:	6806      	ldr	r6, [r0, #0]
 80039e4:	601a      	str	r2, [r3, #0]
 80039e6:	0649      	lsls	r1, r1, #25
 80039e8:	d5f1      	bpl.n	80039ce <_printf_i+0x8e>
 80039ea:	b236      	sxth	r6, r6
 80039ec:	e7ef      	b.n	80039ce <_printf_i+0x8e>
 80039ee:	6808      	ldr	r0, [r1, #0]
 80039f0:	6819      	ldr	r1, [r3, #0]
 80039f2:	c940      	ldmia	r1!, {r6}
 80039f4:	0605      	lsls	r5, r0, #24
 80039f6:	d402      	bmi.n	80039fe <_printf_i+0xbe>
 80039f8:	0640      	lsls	r0, r0, #25
 80039fa:	d500      	bpl.n	80039fe <_printf_i+0xbe>
 80039fc:	b2b6      	uxth	r6, r6
 80039fe:	6019      	str	r1, [r3, #0]
 8003a00:	4b53      	ldr	r3, [pc, #332]	@ (8003b50 <_printf_i+0x210>)
 8003a02:	270a      	movs	r7, #10
 8003a04:	9304      	str	r3, [sp, #16]
 8003a06:	2a6f      	cmp	r2, #111	@ 0x6f
 8003a08:	d100      	bne.n	8003a0c <_printf_i+0xcc>
 8003a0a:	3f02      	subs	r7, #2
 8003a0c:	0023      	movs	r3, r4
 8003a0e:	2200      	movs	r2, #0
 8003a10:	3343      	adds	r3, #67	@ 0x43
 8003a12:	701a      	strb	r2, [r3, #0]
 8003a14:	6863      	ldr	r3, [r4, #4]
 8003a16:	60a3      	str	r3, [r4, #8]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	db06      	blt.n	8003a2a <_printf_i+0xea>
 8003a1c:	2104      	movs	r1, #4
 8003a1e:	6822      	ldr	r2, [r4, #0]
 8003a20:	9d03      	ldr	r5, [sp, #12]
 8003a22:	438a      	bics	r2, r1
 8003a24:	6022      	str	r2, [r4, #0]
 8003a26:	4333      	orrs	r3, r6
 8003a28:	d00c      	beq.n	8003a44 <_printf_i+0x104>
 8003a2a:	9d03      	ldr	r5, [sp, #12]
 8003a2c:	0030      	movs	r0, r6
 8003a2e:	0039      	movs	r1, r7
 8003a30:	f7fc fc02 	bl	8000238 <__aeabi_uidivmod>
 8003a34:	9b04      	ldr	r3, [sp, #16]
 8003a36:	3d01      	subs	r5, #1
 8003a38:	5c5b      	ldrb	r3, [r3, r1]
 8003a3a:	702b      	strb	r3, [r5, #0]
 8003a3c:	0033      	movs	r3, r6
 8003a3e:	0006      	movs	r6, r0
 8003a40:	429f      	cmp	r7, r3
 8003a42:	d9f3      	bls.n	8003a2c <_printf_i+0xec>
 8003a44:	2f08      	cmp	r7, #8
 8003a46:	d109      	bne.n	8003a5c <_printf_i+0x11c>
 8003a48:	6823      	ldr	r3, [r4, #0]
 8003a4a:	07db      	lsls	r3, r3, #31
 8003a4c:	d506      	bpl.n	8003a5c <_printf_i+0x11c>
 8003a4e:	6862      	ldr	r2, [r4, #4]
 8003a50:	6923      	ldr	r3, [r4, #16]
 8003a52:	429a      	cmp	r2, r3
 8003a54:	dc02      	bgt.n	8003a5c <_printf_i+0x11c>
 8003a56:	2330      	movs	r3, #48	@ 0x30
 8003a58:	3d01      	subs	r5, #1
 8003a5a:	702b      	strb	r3, [r5, #0]
 8003a5c:	9b03      	ldr	r3, [sp, #12]
 8003a5e:	1b5b      	subs	r3, r3, r5
 8003a60:	6123      	str	r3, [r4, #16]
 8003a62:	9b07      	ldr	r3, [sp, #28]
 8003a64:	0021      	movs	r1, r4
 8003a66:	9300      	str	r3, [sp, #0]
 8003a68:	9805      	ldr	r0, [sp, #20]
 8003a6a:	9b06      	ldr	r3, [sp, #24]
 8003a6c:	aa09      	add	r2, sp, #36	@ 0x24
 8003a6e:	f7ff fef7 	bl	8003860 <_printf_common>
 8003a72:	3001      	adds	r0, #1
 8003a74:	d148      	bne.n	8003b08 <_printf_i+0x1c8>
 8003a76:	2001      	movs	r0, #1
 8003a78:	4240      	negs	r0, r0
 8003a7a:	b00b      	add	sp, #44	@ 0x2c
 8003a7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003a7e:	2220      	movs	r2, #32
 8003a80:	6809      	ldr	r1, [r1, #0]
 8003a82:	430a      	orrs	r2, r1
 8003a84:	6022      	str	r2, [r4, #0]
 8003a86:	2278      	movs	r2, #120	@ 0x78
 8003a88:	4932      	ldr	r1, [pc, #200]	@ (8003b54 <_printf_i+0x214>)
 8003a8a:	9104      	str	r1, [sp, #16]
 8003a8c:	0021      	movs	r1, r4
 8003a8e:	3145      	adds	r1, #69	@ 0x45
 8003a90:	700a      	strb	r2, [r1, #0]
 8003a92:	6819      	ldr	r1, [r3, #0]
 8003a94:	6822      	ldr	r2, [r4, #0]
 8003a96:	c940      	ldmia	r1!, {r6}
 8003a98:	0610      	lsls	r0, r2, #24
 8003a9a:	d402      	bmi.n	8003aa2 <_printf_i+0x162>
 8003a9c:	0650      	lsls	r0, r2, #25
 8003a9e:	d500      	bpl.n	8003aa2 <_printf_i+0x162>
 8003aa0:	b2b6      	uxth	r6, r6
 8003aa2:	6019      	str	r1, [r3, #0]
 8003aa4:	07d3      	lsls	r3, r2, #31
 8003aa6:	d502      	bpl.n	8003aae <_printf_i+0x16e>
 8003aa8:	2320      	movs	r3, #32
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	6023      	str	r3, [r4, #0]
 8003aae:	2e00      	cmp	r6, #0
 8003ab0:	d001      	beq.n	8003ab6 <_printf_i+0x176>
 8003ab2:	2710      	movs	r7, #16
 8003ab4:	e7aa      	b.n	8003a0c <_printf_i+0xcc>
 8003ab6:	2220      	movs	r2, #32
 8003ab8:	6823      	ldr	r3, [r4, #0]
 8003aba:	4393      	bics	r3, r2
 8003abc:	6023      	str	r3, [r4, #0]
 8003abe:	e7f8      	b.n	8003ab2 <_printf_i+0x172>
 8003ac0:	681a      	ldr	r2, [r3, #0]
 8003ac2:	680d      	ldr	r5, [r1, #0]
 8003ac4:	1d10      	adds	r0, r2, #4
 8003ac6:	6949      	ldr	r1, [r1, #20]
 8003ac8:	6018      	str	r0, [r3, #0]
 8003aca:	6813      	ldr	r3, [r2, #0]
 8003acc:	062e      	lsls	r6, r5, #24
 8003ace:	d501      	bpl.n	8003ad4 <_printf_i+0x194>
 8003ad0:	6019      	str	r1, [r3, #0]
 8003ad2:	e002      	b.n	8003ada <_printf_i+0x19a>
 8003ad4:	066d      	lsls	r5, r5, #25
 8003ad6:	d5fb      	bpl.n	8003ad0 <_printf_i+0x190>
 8003ad8:	8019      	strh	r1, [r3, #0]
 8003ada:	2300      	movs	r3, #0
 8003adc:	9d03      	ldr	r5, [sp, #12]
 8003ade:	6123      	str	r3, [r4, #16]
 8003ae0:	e7bf      	b.n	8003a62 <_printf_i+0x122>
 8003ae2:	681a      	ldr	r2, [r3, #0]
 8003ae4:	1d11      	adds	r1, r2, #4
 8003ae6:	6019      	str	r1, [r3, #0]
 8003ae8:	6815      	ldr	r5, [r2, #0]
 8003aea:	2100      	movs	r1, #0
 8003aec:	0028      	movs	r0, r5
 8003aee:	6862      	ldr	r2, [r4, #4]
 8003af0:	f000 f856 	bl	8003ba0 <memchr>
 8003af4:	2800      	cmp	r0, #0
 8003af6:	d001      	beq.n	8003afc <_printf_i+0x1bc>
 8003af8:	1b40      	subs	r0, r0, r5
 8003afa:	6060      	str	r0, [r4, #4]
 8003afc:	6863      	ldr	r3, [r4, #4]
 8003afe:	6123      	str	r3, [r4, #16]
 8003b00:	2300      	movs	r3, #0
 8003b02:	9a03      	ldr	r2, [sp, #12]
 8003b04:	7013      	strb	r3, [r2, #0]
 8003b06:	e7ac      	b.n	8003a62 <_printf_i+0x122>
 8003b08:	002a      	movs	r2, r5
 8003b0a:	6923      	ldr	r3, [r4, #16]
 8003b0c:	9906      	ldr	r1, [sp, #24]
 8003b0e:	9805      	ldr	r0, [sp, #20]
 8003b10:	9d07      	ldr	r5, [sp, #28]
 8003b12:	47a8      	blx	r5
 8003b14:	3001      	adds	r0, #1
 8003b16:	d0ae      	beq.n	8003a76 <_printf_i+0x136>
 8003b18:	6823      	ldr	r3, [r4, #0]
 8003b1a:	079b      	lsls	r3, r3, #30
 8003b1c:	d415      	bmi.n	8003b4a <_printf_i+0x20a>
 8003b1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003b20:	68e0      	ldr	r0, [r4, #12]
 8003b22:	4298      	cmp	r0, r3
 8003b24:	daa9      	bge.n	8003a7a <_printf_i+0x13a>
 8003b26:	0018      	movs	r0, r3
 8003b28:	e7a7      	b.n	8003a7a <_printf_i+0x13a>
 8003b2a:	0022      	movs	r2, r4
 8003b2c:	2301      	movs	r3, #1
 8003b2e:	9906      	ldr	r1, [sp, #24]
 8003b30:	9805      	ldr	r0, [sp, #20]
 8003b32:	9e07      	ldr	r6, [sp, #28]
 8003b34:	3219      	adds	r2, #25
 8003b36:	47b0      	blx	r6
 8003b38:	3001      	adds	r0, #1
 8003b3a:	d09c      	beq.n	8003a76 <_printf_i+0x136>
 8003b3c:	3501      	adds	r5, #1
 8003b3e:	68e3      	ldr	r3, [r4, #12]
 8003b40:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003b42:	1a9b      	subs	r3, r3, r2
 8003b44:	42ab      	cmp	r3, r5
 8003b46:	dcf0      	bgt.n	8003b2a <_printf_i+0x1ea>
 8003b48:	e7e9      	b.n	8003b1e <_printf_i+0x1de>
 8003b4a:	2500      	movs	r5, #0
 8003b4c:	e7f7      	b.n	8003b3e <_printf_i+0x1fe>
 8003b4e:	46c0      	nop			@ (mov r8, r8)
 8003b50:	08003d61 	.word	0x08003d61
 8003b54:	08003d72 	.word	0x08003d72

08003b58 <memmove>:
 8003b58:	b510      	push	{r4, lr}
 8003b5a:	4288      	cmp	r0, r1
 8003b5c:	d902      	bls.n	8003b64 <memmove+0xc>
 8003b5e:	188b      	adds	r3, r1, r2
 8003b60:	4298      	cmp	r0, r3
 8003b62:	d308      	bcc.n	8003b76 <memmove+0x1e>
 8003b64:	2300      	movs	r3, #0
 8003b66:	429a      	cmp	r2, r3
 8003b68:	d007      	beq.n	8003b7a <memmove+0x22>
 8003b6a:	5ccc      	ldrb	r4, [r1, r3]
 8003b6c:	54c4      	strb	r4, [r0, r3]
 8003b6e:	3301      	adds	r3, #1
 8003b70:	e7f9      	b.n	8003b66 <memmove+0xe>
 8003b72:	5c8b      	ldrb	r3, [r1, r2]
 8003b74:	5483      	strb	r3, [r0, r2]
 8003b76:	3a01      	subs	r2, #1
 8003b78:	d2fb      	bcs.n	8003b72 <memmove+0x1a>
 8003b7a:	bd10      	pop	{r4, pc}

08003b7c <_sbrk_r>:
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	b570      	push	{r4, r5, r6, lr}
 8003b80:	4d06      	ldr	r5, [pc, #24]	@ (8003b9c <_sbrk_r+0x20>)
 8003b82:	0004      	movs	r4, r0
 8003b84:	0008      	movs	r0, r1
 8003b86:	602b      	str	r3, [r5, #0]
 8003b88:	f7fc ffaa 	bl	8000ae0 <_sbrk>
 8003b8c:	1c43      	adds	r3, r0, #1
 8003b8e:	d103      	bne.n	8003b98 <_sbrk_r+0x1c>
 8003b90:	682b      	ldr	r3, [r5, #0]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d000      	beq.n	8003b98 <_sbrk_r+0x1c>
 8003b96:	6023      	str	r3, [r4, #0]
 8003b98:	bd70      	pop	{r4, r5, r6, pc}
 8003b9a:	46c0      	nop			@ (mov r8, r8)
 8003b9c:	200002c0 	.word	0x200002c0

08003ba0 <memchr>:
 8003ba0:	b2c9      	uxtb	r1, r1
 8003ba2:	1882      	adds	r2, r0, r2
 8003ba4:	4290      	cmp	r0, r2
 8003ba6:	d101      	bne.n	8003bac <memchr+0xc>
 8003ba8:	2000      	movs	r0, #0
 8003baa:	4770      	bx	lr
 8003bac:	7803      	ldrb	r3, [r0, #0]
 8003bae:	428b      	cmp	r3, r1
 8003bb0:	d0fb      	beq.n	8003baa <memchr+0xa>
 8003bb2:	3001      	adds	r0, #1
 8003bb4:	e7f6      	b.n	8003ba4 <memchr+0x4>

08003bb6 <memcpy>:
 8003bb6:	2300      	movs	r3, #0
 8003bb8:	b510      	push	{r4, lr}
 8003bba:	429a      	cmp	r2, r3
 8003bbc:	d100      	bne.n	8003bc0 <memcpy+0xa>
 8003bbe:	bd10      	pop	{r4, pc}
 8003bc0:	5ccc      	ldrb	r4, [r1, r3]
 8003bc2:	54c4      	strb	r4, [r0, r3]
 8003bc4:	3301      	adds	r3, #1
 8003bc6:	e7f8      	b.n	8003bba <memcpy+0x4>

08003bc8 <_realloc_r>:
 8003bc8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003bca:	0006      	movs	r6, r0
 8003bcc:	000c      	movs	r4, r1
 8003bce:	0015      	movs	r5, r2
 8003bd0:	2900      	cmp	r1, #0
 8003bd2:	d105      	bne.n	8003be0 <_realloc_r+0x18>
 8003bd4:	0011      	movs	r1, r2
 8003bd6:	f7ff fc55 	bl	8003484 <_malloc_r>
 8003bda:	0004      	movs	r4, r0
 8003bdc:	0020      	movs	r0, r4
 8003bde:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003be0:	2a00      	cmp	r2, #0
 8003be2:	d103      	bne.n	8003bec <_realloc_r+0x24>
 8003be4:	f7ff fbe2 	bl	80033ac <_free_r>
 8003be8:	002c      	movs	r4, r5
 8003bea:	e7f7      	b.n	8003bdc <_realloc_r+0x14>
 8003bec:	f000 f81c 	bl	8003c28 <_malloc_usable_size_r>
 8003bf0:	0007      	movs	r7, r0
 8003bf2:	4285      	cmp	r5, r0
 8003bf4:	d802      	bhi.n	8003bfc <_realloc_r+0x34>
 8003bf6:	0843      	lsrs	r3, r0, #1
 8003bf8:	42ab      	cmp	r3, r5
 8003bfa:	d3ef      	bcc.n	8003bdc <_realloc_r+0x14>
 8003bfc:	0029      	movs	r1, r5
 8003bfe:	0030      	movs	r0, r6
 8003c00:	f7ff fc40 	bl	8003484 <_malloc_r>
 8003c04:	9001      	str	r0, [sp, #4]
 8003c06:	2800      	cmp	r0, #0
 8003c08:	d101      	bne.n	8003c0e <_realloc_r+0x46>
 8003c0a:	9c01      	ldr	r4, [sp, #4]
 8003c0c:	e7e6      	b.n	8003bdc <_realloc_r+0x14>
 8003c0e:	002a      	movs	r2, r5
 8003c10:	42bd      	cmp	r5, r7
 8003c12:	d900      	bls.n	8003c16 <_realloc_r+0x4e>
 8003c14:	003a      	movs	r2, r7
 8003c16:	0021      	movs	r1, r4
 8003c18:	9801      	ldr	r0, [sp, #4]
 8003c1a:	f7ff ffcc 	bl	8003bb6 <memcpy>
 8003c1e:	0021      	movs	r1, r4
 8003c20:	0030      	movs	r0, r6
 8003c22:	f7ff fbc3 	bl	80033ac <_free_r>
 8003c26:	e7f0      	b.n	8003c0a <_realloc_r+0x42>

08003c28 <_malloc_usable_size_r>:
 8003c28:	1f0b      	subs	r3, r1, #4
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	1f18      	subs	r0, r3, #4
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	da01      	bge.n	8003c36 <_malloc_usable_size_r+0xe>
 8003c32:	580b      	ldr	r3, [r1, r0]
 8003c34:	18c0      	adds	r0, r0, r3
 8003c36:	4770      	bx	lr

08003c38 <_init>:
 8003c38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c3a:	46c0      	nop			@ (mov r8, r8)
 8003c3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c3e:	bc08      	pop	{r3}
 8003c40:	469e      	mov	lr, r3
 8003c42:	4770      	bx	lr

08003c44 <_fini>:
 8003c44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c46:	46c0      	nop			@ (mov r8, r8)
 8003c48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c4a:	bc08      	pop	{r3}
 8003c4c:	469e      	mov	lr, r3
 8003c4e:	4770      	bx	lr
