INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_2/project_2.srcs/sources_1/new/CSA8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSA8
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_2/project_2.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_2/project_2.srcs/sources_1/new/ha.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_2/project_2.srcs/sources_1/new/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_2/project_2.srcs/sources_1/new/muxb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxb
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_2/project_2.srcs/sources_1/new/rca.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rca
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_2/project_2.srcs/sim_1/new/CSA8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSA8_tb
INFO: [VRFC 10-2458] undeclared symbol sa, assumed default net type wire [T:/project_2/project_2.srcs/sim_1/new/CSA8_tb.v:30]
INFO: [VRFC 10-2458] undeclared symbol sb, assumed default net type wire [T:/project_2/project_2.srcs/sim_1/new/CSA8_tb.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "T:/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
