# *Computer Architecture and Design* Course Project
A simple MIPS CPU realized five-stage pipeline and bypassing
