Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Thu May 25 12:57:52 2023
| Host         : DESKTOP-VUE9GRE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Visualizer_control_sets_placed.rpt
| Design       : Visualizer
| Device       : xc7z020
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    26 |
|    Minimum number of control sets                        |    26 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    87 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    26 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              21 |           14 |
| No           | No                    | Yes                    |             122 |           39 |
| No           | Yes                   | No                     |              67 |           22 |
| Yes          | No                    | No                     |             305 |           91 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              22 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+---------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------+----------------+
|           Clock Signal           |                               Enable Signal                               |                             Set/Reset Signal                             | Slice Load Count | Bel Load Count |
+----------------------------------+---------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------+----------------+
|  Audio/i_clocking/CLK_48         | Audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_sda_t_i_1_n_1        |                                                                          |                1 |              1 |
|  Audio/i_clocking/CLK_48         | Audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_scl_i_1_n_1          |                                                                          |                1 |              1 |
|  clk_25                          |                                                                           |                                                                          |                1 |              1 |
|  Hsync_OBUF_BUFG                 |                                                                           |                                                                          |                2 |              2 |
|  Audio/i_clocking/CLK_48         | Audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_bits_left0           |                                                                          |                2 |              4 |
|  Audio/i_clocking/CLK_48         | Audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[3]_i_1_n_1         |                                                                          |                3 |              4 |
|  clk_100_buffered                |                                                                           |                                                                          |                2 |              5 |
|  Audio/i_clocking/CLK_48         | Audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_1      |                                                                          |                4 |              8 |
|  Audio/i_clocking/CLK_48         | Audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/i2s_lr_last_i_1_n_1 | Audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[39]_i_1_n_1 |                1 |              8 |
|  clk_25                          | bar_height_reg_0_15_0_4_i_1_n_1                                           |                                                                          |                1 |              8 |
|  Audio/i_clocking/CLK_48         | Audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data[8]_i_1_n_1      |                                                                          |                3 |              9 |
|  clk_100_IBUF_BUFG               |                                                                           |                                                                          |                2 |              9 |
|  Audio/i_clocking/CLK_48         |                                                                           |                                                                          |                8 |             14 |
|  clk_25                          | Video/VGA_timings/E[0]                                                    | Video/Video_output/bar_index_rep[3]_i_1_n_1                              |                6 |             14 |
|  Audio/i_clocking/CLK_48         | Audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_i_1_n_1        |                                                                          |                6 |             16 |
|  Video/VGA_timings/Vactive_reg_0 |                                                                           | reset_IBUF                                                               |               10 |             19 |
|  Audio/i_clocking/CLK_48         | Audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_1        |                                                                          |                5 |             20 |
|  Hsync_OBUF_BUFG                 |                                                                           | reset_IBUF                                                               |               12 |             32 |
|  clk_100_IBUF_BUFG               |                                                                           | reset_IBUF                                                               |                9 |             33 |
|  Audio/i_clocking/CLK_48         | Audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_n_1     |                                                                          |               12 |             48 |
|  clk_100_IBUF_BUFG               |                                                                           | Audio/new_sample_reg_0                                                   |               12 |             48 |
|  clk_100_buffered                | Audio/new_sample_100                                                      |                                                                          |               13 |             48 |
|  clk_100_buffered                | hphone_valid                                                              |                                                                          |               11 |             48 |
|  Audio/i_clocking/CLK_48         | Audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/i2s_lr_last_i_1_n_1 |                                                                          |               15 |             50 |
|  Audio/i_clocking/CLK_48         | Audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in[126]_i_1_n_1  |                                                                          |               15 |             52 |
|  clk_25                          |                                                                           | reset_IBUF                                                               |               18 |             57 |
+----------------------------------+---------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------+----------------+


