
---------- Begin Simulation Statistics ----------
final_tick                               2376725370525                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 551134                       # Simulator instruction rate (inst/s)
host_mem_usage                                8850344                       # Number of bytes of host memory used
host_op_rate                                  1110469                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1864.86                       # Real time elapsed on the host
host_tick_rate                             1274478572                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1027788100                       # Number of instructions simulated
sim_ops                                    2070870642                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.376725                       # Number of seconds simulated
sim_ticks                                2376725370525                       # Number of ticks simulated
system.cpu0.Branches                          2780018                       # Number of branches fetched
system.cpu0.committedInsts                   27788099                       # Number of instructions committed
system.cpu0.committedOps                     52797721                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                   11113063                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         5446                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    5557395                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            8                       # TLB misses on write requests
system.cpu0.idle_fraction                    0.972067                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                   38902351                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           46                       # TLB misses on write requests
system.cpu0.not_idle_fraction                0.027933                       # Percentage of non-idle cycles
system.cpu0.numCycles                       199364310                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles              5568779.978548                       # Number of busy cycles
system.cpu0.num_cc_register_reads            13899961                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           16672913                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts      2779471                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  1214                       # Number of float alu accesses
system.cpu0.num_fp_insts                         1214                       # number of float instructions
system.cpu0.num_fp_register_reads                1401                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                679                       # number of times the floating registers were written
system.cpu0.num_func_calls                        384                       # number of times a function call or return occured
system.cpu0.num_idle_cycles              193795530.021452                       # Number of idle cycles
system.cpu0.num_int_alu_accesses             52796880                       # Number of integer alu accesses
system.cpu0.num_int_insts                    52796880                       # number of integer instructions
system.cpu0.num_int_register_reads          105592520                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          44459432                       # number of times the integer registers were written
system.cpu0.num_load_insts                   11113060                       # Number of load instructions
system.cpu0.num_mem_refs                     16670454                       # number of memory refs
system.cpu0.num_store_insts                   5557394                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                  336      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 36126368     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                       5      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                       28      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    144      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     104      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdCvt                      54      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMisc                    228      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::MemRead                11113000     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite                5556913     10.52%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                 60      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               481      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  52797721                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   12                       # Number of system calls
system.cpu1.Branches                        210300846                       # Number of branches fetched
system.cpu1.committedInsts                 1000000001                       # Number of instructions committed
system.cpu1.committedOps                   2018072921                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                  287636759                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                      2444879                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                  164149325                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                       255893                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                 1301269560                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                      2664458                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                      7137313425                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                7137313425                       # Number of busy cycles
system.cpu1.num_cc_register_reads           919653750                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          517593302                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts    147342258                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses              17225397                       # Number of float alu accesses
system.cpu1.num_fp_insts                     17225397                       # number of float instructions
system.cpu1.num_fp_register_reads            17959659                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes            8737221                       # number of times the floating registers were written
system.cpu1.num_func_calls                   41900723                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses           1992541755                       # Number of integer alu accesses
system.cpu1.num_int_insts                  1992541755                       # number of integer instructions
system.cpu1.num_int_register_reads         4060957499                       # number of times the integer registers were read
system.cpu1.num_int_register_writes        1618530796                       # number of times the integer registers were written
system.cpu1.num_load_insts                  287613342                       # Number of load instructions
system.cpu1.num_mem_refs                    451755952                       # number of memory refs
system.cpu1.num_store_insts                 164142610                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass             20345619      1.01%      1.01% # Class of executed instruction
system.cpu1.op_class::IntAlu               1537589611     76.19%     77.20% # Class of executed instruction
system.cpu1.op_class::IntMult                 2341697      0.12%     77.32% # Class of executed instruction
system.cpu1.op_class::IntDiv                   664679      0.03%     77.35% # Class of executed instruction
system.cpu1.op_class::FloatAdd                 764728      0.04%     77.39% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     77.39% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     77.39% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     77.39% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     77.39% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     77.39% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     77.39% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     77.39% # Class of executed instruction
system.cpu1.op_class::SimdAdd                   24274      0.00%     77.39% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     77.39% # Class of executed instruction
system.cpu1.op_class::SimdAlu                 1494670      0.07%     77.46% # Class of executed instruction
system.cpu1.op_class::SimdCmp                      96      0.00%     77.46% # Class of executed instruction
system.cpu1.op_class::SimdCvt                  209508      0.01%     77.47% # Class of executed instruction
system.cpu1.op_class::SimdMisc                2878559      0.14%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdShift                  3377      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  5      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  2      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                 95      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  1      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                48      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::MemRead               284637538     14.10%     91.72% # Class of executed instruction
system.cpu1.op_class::MemWrite              155849626      7.72%     99.44% # Class of executed instruction
system.cpu1.op_class::FloatMemRead            2975804      0.15%     99.59% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite           8292984      0.41%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                2018072921                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  232                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       685216                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1630362                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    122446256                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          427                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    244893471                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            427                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2376725370525                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             402914                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       342493                       # Transaction distribution
system.membus.trans_dist::CleanEvict           342723                       # Transaction distribution
system.membus.trans_dist::ReadExReq            542232                       # Transaction distribution
system.membus.trans_dist::ReadExResp           542232                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        402914                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2575508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2575508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2575508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     82408896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     82408896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                82408896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            945146                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  945146    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              945146                       # Request fanout histogram
system.membus.reqLayer4.occupancy          3963152004                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5056755214                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   2376725370525                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2376725370525                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     38901902                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        38901902                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     38901902                       # number of overall hits
system.cpu0.icache.overall_hits::total       38901902                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          449                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           449                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          449                       # number of overall misses
system.cpu0.icache.overall_misses::total          449                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     37671957                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     37671957                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     37671957                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     37671957                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     38902351                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     38902351                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     38902351                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     38902351                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000012                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000012                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 83901.908686                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 83901.908686                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 83901.908686                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 83901.908686                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           18                       # number of writebacks
system.cpu0.icache.writebacks::total               18                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          449                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          449                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     37372923                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     37372923                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     37372923                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     37372923                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 83235.908686                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 83235.908686                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 83235.908686                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 83235.908686                       # average overall mshr miss latency
system.cpu0.icache.replacements                    18                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     38901902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       38901902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     37671957                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     37671957                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     38902351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     38902351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 83901.908686                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 83901.908686                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     37372923                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     37372923                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 83235.908686                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 83235.908686                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2376725370525                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          428.677529                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           38902351                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              449                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         86642.207127                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            83250                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   428.677529                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.837261                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.837261                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          431                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        311219257                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       311219257                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2376725370525                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2376725370525                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2376725370525                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2376725370525                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2376725370525                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2376725370525                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2376725370525                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     16322542                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16322542                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     16322542                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16322542                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       347916                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        347916                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       347916                       # number of overall misses
system.cpu0.dcache.overall_misses::total       347916                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  29571184881                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  29571184881                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  29571184881                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  29571184881                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     16670458                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16670458                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     16670458                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16670458                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020870                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020870                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020870                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020870                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 84995.185277                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 84995.185277                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 84995.185277                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 84995.185277                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks          514                       # number of writebacks
system.cpu0.dcache.writebacks::total              514                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       347916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       347916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       347916                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       347916                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  29339472825                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  29339472825                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  29339472825                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  29339472825                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020870                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020870                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020870                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020870                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 84329.185277                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 84329.185277                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 84329.185277                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 84329.185277                       # average overall mshr miss latency
system.cpu0.dcache.replacements                347908                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     10765403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10765403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       347660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       347660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  29559535875                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  29559535875                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11113063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11113063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 85024.264727                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 85024.264727                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       347660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       347660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  29327994315                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  29327994315                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031284                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031284                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 84358.264727                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 84358.264727                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5557139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5557139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data          256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     11649006                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     11649006                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5557395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5557395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000046                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000046                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 45503.929688                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 45503.929688                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data          256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     11478510                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     11478510                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 44837.929688                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 44837.929688                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2376725370525                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999998                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           16670458                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           347916                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.915181                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           165168                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999998                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        133711580                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       133711580                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   2376725370525                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2376725370525                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1281029369                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1281029369                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1281029369                       # number of overall hits
system.cpu1.icache.overall_hits::total     1281029369                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst     20240191                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total      20240191                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst     20240191                       # number of overall misses
system.cpu1.icache.overall_misses::total     20240191                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 203327031105                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 203327031105                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 203327031105                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 203327031105                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   1301269560                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1301269560                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1301269560                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1301269560                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.015554                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.015554                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.015554                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.015554                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 10045.707133                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 10045.707133                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 10045.707133                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 10045.707133                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks     20239679                       # number of writebacks
system.cpu1.icache.writebacks::total         20239679                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst     20240191                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total     20240191                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst     20240191                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total     20240191                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 189847063899                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 189847063899                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 189847063899                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 189847063899                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.015554                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.015554                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.015554                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.015554                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst  9379.707133                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total  9379.707133                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst  9379.707133                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total  9379.707133                       # average overall mshr miss latency
system.cpu1.icache.replacements              20239679                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1281029369                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1281029369                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst     20240191                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total     20240191                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 203327031105                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 203327031105                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1301269560                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1301269560                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.015554                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.015554                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 10045.707133                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 10045.707133                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst     20240191                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total     20240191                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 189847063899                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 189847063899                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.015554                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.015554                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst  9379.707133                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total  9379.707133                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2376725370525                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.979852                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1301269560                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs         20240191                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            64.291368                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            88245                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   511.979852                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999961                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999961                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          346                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          133                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      10430396671                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     10430396671                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2376725370525                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2376725370525                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2376725370525                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2376725370525                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2376725370525                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2376725370525                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2376725370525                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    349927425                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       349927425                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    349927425                       # number of overall hits
system.cpu1.dcache.overall_hits::total      349927425                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    101858659                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     101858659                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    101858659                       # number of overall misses
system.cpu1.dcache.overall_misses::total    101858659                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1087242569433                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1087242569433                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1087242569433                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1087242569433                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    451786084                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    451786084                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    451786084                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    451786084                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.225458                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.225458                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.225458                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.225458                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 10674.031841                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 10674.031841                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 10674.031841                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 10674.031841                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     88511521                       # number of writebacks
system.cpu1.dcache.writebacks::total         88511521                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data    101858659                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total    101858659                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data    101858659                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total    101858659                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1019404702539                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1019404702539                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1019404702539                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1019404702539                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.225458                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.225458                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.225458                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.225458                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 10008.031841                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10008.031841                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 10008.031841                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10008.031841                       # average overall mshr miss latency
system.cpu1.dcache.replacements             101858651                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    206992786                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      206992786                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     80643973                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     80643973                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 829567819116                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 829567819116                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    287636759                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    287636759                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.280367                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.280367                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 10286.792531                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 10286.792531                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     80643973                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     80643973                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 775858933098                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 775858933098                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.280367                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.280367                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data  9620.792531                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  9620.792531                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    142934639                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     142934639                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     21214686                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     21214686                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 257674750317                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 257674750317                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    164149325                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    164149325                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.129240                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.129240                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 12146.055347                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 12146.055347                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data     21214686                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total     21214686                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 243545769441                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 243545769441                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.129240                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.129240                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 11480.055347                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 11480.055347                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2376725370525                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999998                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          451786084                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs        101858659                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             4.435421                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           170163                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999998                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       3716147331                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      3716147331                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED 2376725370525                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.data                 440                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst            20230779                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data           101270850                       # number of demand (read+write) hits
system.l2.demand_hits::total                121502069                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.data                440                       # number of overall hits
system.l2.overall_hits::.cpu1.inst           20230779                       # number of overall hits
system.l2.overall_hits::.cpu1.data          101270850                       # number of overall hits
system.l2.overall_hits::total               121502069                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               449                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            347476                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              9412                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            587809                       # number of demand (read+write) misses
system.l2.demand_misses::total                 945146                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              449                       # number of overall misses
system.l2.overall_misses::.cpu0.data           347476                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             9412                       # number of overall misses
system.l2.overall_misses::.cpu1.data           587809                       # number of overall misses
system.l2.overall_misses::total                945146                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     36917046                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  28980631359                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    787239306                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  50068934946                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      79873722657                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     36917046                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  28980631359                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    787239306                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  50068934946                       # number of overall miss cycles
system.l2.overall_miss_latency::total     79873722657                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             449                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          347916                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst        20240191                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data       101858659                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            122447215                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            449                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         347916                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst       20240191                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data      101858659                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           122447215                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.998735                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.000465                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.005771                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.007719                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.998735                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.000465                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.005771                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.007719                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82220.592428                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 83403.260539                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83642.085210                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 85178.918570                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84509.401359                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82220.592428                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 83403.260539                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83642.085210                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 85178.918570                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84509.401359                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              342493                       # number of writebacks
system.l2.writebacks::total                    342493                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          449                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       347476                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         9412                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       587809                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            945146                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          449                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       347476                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         9412                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       587809                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           945146                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     33854207                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  26608820353                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    722994716                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  46056557670                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  73422226946                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     33854207                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  26608820353                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    722994716                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  46056557670                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  73422226946                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.998735                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.000465                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.005771                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.007719                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.998735                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.000465                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.005771                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.007719                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75399.124722                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 76577.433702                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76816.268168                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 78352.930408                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77683.476358                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75399.124722                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 76577.433702                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76816.268168                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 78352.930408                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77683.476358                       # average overall mshr miss latency
system.l2.replacements                         685643                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     88512035                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         88512035                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     88512035                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     88512035                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     20239697                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         20239697                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     20239697                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     20239697                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu0.data              133                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data         20672577                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              20672710                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            123                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         542109                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              542232                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     10075914                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  46164536919                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   46174612833                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data          256                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data     21214686                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          21214942                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.480469                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.025553                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.025559                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data        81918                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 85157.296630                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85156.561828                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          123                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       542109                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         542232                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data      9237561                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  42464143886                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  42473381447                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.480469                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.025553                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.025559                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 75102.121951                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 78331.375952                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78330.643428                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu1.inst      20230779                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           20230779                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          449                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         9412                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             9861                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     36917046                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    787239306                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    824156352                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          449                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst     20240191                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       20240640                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.000465                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000487                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82220.592428                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83642.085210                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83577.360511                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          449                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         9412                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         9861                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     33854207                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    722994716                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    756848923                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.000465                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000487                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75399.124722                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76816.268168                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76751.741507                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data          307                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     80598273                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          80598580                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       347353                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        45700                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          393053                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  28970555445                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   3904398027                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  32874953472                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       347660                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     80643973                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      80991633                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.999117                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.000567                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.004853                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 83403.786479                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 85435.405405                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83640.001404                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       347353                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        45700                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       393053                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  26599582792                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   3592413784                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  30191996576                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.999117                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.000567                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.004853                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 76577.956120                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 78608.616718                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76814.059620                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2376725370525                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 257211.888048                       # Cycle average of tags in use
system.l2.tags.total_refs                   244893471                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    945158                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    259.103209                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.256417                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       63.826880                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    72688.011239                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst     4460.387909                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data    179994.405603                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000243                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.277283                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.017015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.686624                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981185                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        259515                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          219                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2299                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       256975                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.989971                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3919240694                       # Number of tag accesses
system.l2.tags.data_accesses               3919240694                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2376725370525                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      22238464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        602368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      37619776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           60489344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       602368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        631104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     21919552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        21919552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         347476                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           9412                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         587809                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              945146                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       342493                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             342493                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            12091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data          9356766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           253445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         15828407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              25450708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        12091                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       253445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           265535                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        9222585                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              9222585                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        9222585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           12091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data         9356766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          253445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        15828407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             34673293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    342493.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    347476.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      9412.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    587792.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.118627455482                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        19187                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        19187                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2841391                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             323367                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      945146                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     342493                       # Number of write requests accepted
system.mem_ctrls.readBursts                    945146                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   342493                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     17                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16            29595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17            29566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18            29577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19            29585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20            29529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21            29568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22            29569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23            29601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24            29588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25            29598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26            29596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27            29569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28            29585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29            29554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30            29459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31            28527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             10781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             10826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             10750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             10739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             10686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             10754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             10771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             10722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             10666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            10663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            10673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            10791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            10786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16            10743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17            10667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18            10718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19            10737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20            10633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21            10749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22            10773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23            10756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24            10738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25            10752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26            10763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27            10783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28            10744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29            10647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30            10594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31             9714                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      56.07                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  19926388238                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3149169828                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             36458584706                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21083.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38575.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                945146                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               342493                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  925078                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   20047                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  17679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  17763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  19187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  19188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  19188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  19189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  19190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  19189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  19188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  19187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  19188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  19188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  19187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  19187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  19187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  19187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  19187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  19187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1287566                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71      1287566    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1287566                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        19187                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      49.258300                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.013949                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1326.793484                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        19185     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::180224-184319            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         19187                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        19187                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.847345                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.839010                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.527858                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1426      7.43%      7.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               83      0.43%      7.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            17672     92.10%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         19187                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               60488256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                21915968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                60489344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             21919552                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        25.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         9.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     25.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      9.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2376722904327                       # Total gap between requests
system.mem_ctrls.avgGap                    1845799.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     22238464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       602368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     37618688                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     21915968                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 12090.584952039471                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 9356766.362572086975                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 253444.511288631387                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 15827949.020332260057                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 9221077.147486725822                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          449                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       347476                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         9412                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       587809                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       342493                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     16245314                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  13063222219                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    353970085                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  23025147088                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 130933616871329                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36181.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     37594.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37608.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     39171.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 382295745.81                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         1002019151.952969                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         1768949195.175695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        1294830964.361964                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       402244997.616108                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     206313016781.633575                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     56533095920.515114                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     736735237034.224854                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1004049394052.056274                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        422.450741                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 2246177598681                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 106841700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  23706071844                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         1005780366.864972                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         1775589186.116526                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        1297565638.054760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       405583061.856109                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     206313016781.633575                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     56554122378.564987                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     736720721306.847168                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1004072378726.518188                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        422.460412                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 2246120653463                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 106841700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  23763017062                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2376725370525                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         101232273                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     88854528                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     20239697                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        14037674                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         21214942                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        21214942                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      20240640                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     80991633                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          916                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1043740                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     60720061                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    305575969                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             367340686                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        29888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     22299520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side   2590711680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  12183691520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            14796732608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          685643                       # Total snoops (count)
system.tol2bus.snoopTraffic                  21919552                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        123132858                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000003                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.001862                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              123132431    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    427      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          123132858                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       153978179355                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy      101756801005                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy       20219951141                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         349347936                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            448883                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
