set USER $env(USER)
set HDL_NAME $env(HDL_NAME)
set CLK_FREQ $env(CLK_FREQ)
set V_PKG $env(V_PKG)
set VHDL_PKG $env(VHDL_PKG)
return $env(VHDL_PKG)
return ${VHDL_PKG}

#-----------------------------------------------------------------------------
# Creating IBM directory in user workspace
#-----------------------------------------------------------------------------
mkdir ${USER}/IBM

#-----------------------------------------------------------------------------
# Compiling IBM cells
#-----------------------------------------------------------------------------
ncvlog -work IBM -cdslib ${USER}/sources/cds.lib -nolog -errormax 15 -update -linedebug -status /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/ADDF_B.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/ADDF_C.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/ADDF_D.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/ADDF_E.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/ADDF_F.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AND2_B.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AND2_C.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AND2_D.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AND2_E.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AND2_F.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AND2_H.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AND2_I.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AND2_J.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AND2_K.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AND3_B.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AND3_C.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AND3_D.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AND3_E.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AND3_F.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AND3_H.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AND3_I.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AND3_J.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AND3_K.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AND4_B.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AND4_C.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AND4_D.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AND4_E.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AND4_F.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AND4_H.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AND4_I.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AND4_J.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AND4_K.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AO21_B.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AO21_C.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AO21_D.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AO21_E.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AO21_F.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AO21_H.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AO21_I.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AO21_J.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AO21_K.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AO2222_B.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AO2222_C.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AO2222_D.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AO2222_E.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AO2222_F.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AO2222_H.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AO222_B.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AO222_C.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AO222_D.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AO222_E.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AO222_F.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AO222_H.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AO22_B.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AO22_C.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AO22_D.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AO22_E.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AO22_F.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AO22_H.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AO22_I.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AO22_J.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AO22_K.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AO33_C.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AO33_E.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AO33_H.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AO44_C.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AO44_E.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AO44_H.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AOI21_A.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AOI21_B.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AOI21_C.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AOI21_D.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AOI21_E.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AOI21_F.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AOI21_H.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AOI2222_F.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AOI2222_H.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AOI2222_I.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AOI222_F.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AOI222_H.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AOI222_I.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AOI22_A.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AOI22_B.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AOI22_C.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AOI22_D.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AOI22_E.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AOI22_F.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AOI22_H.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AOI33_C.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AOI33_E.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AOI33_H.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AOI44_C.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AOI44_E.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/AOI44_H.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/BUFFER_C.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/BUFFER_D.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/BUFFER_E.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/BUFFER_F.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/BUFFER_H.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/BUFFER_I.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/BUFFER_J.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/BUFFER_K.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/BUFFER_L.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/BUFFER_M.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/BUFFER_N.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/BUFFER_O.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/CLKI_I.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/CLKI_K.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/CLKI_M.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/CLKI_O.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/CLKI_Q.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/CLK_I.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/CLK_K.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/CLK_M.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/CLK_O.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/CLK_Q.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/COMP2_B.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/COMP2_C.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/COMP2_D.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/COMP2_E.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/COMP2_F.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/DECAP_A.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/DECAP_B.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/DECAP_C.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/DELAY4_C.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/DELAY4_F.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/DELAY4_J.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/DELAY6_A.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/DELAY6_B.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/DELAY6_C.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/DELAY6_F.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/DELAY6_J.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/DELAY6_M.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/DFFR_E.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/DFFR_H.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/DFFR_K.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/DFFSR_E.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/DFFSR_H.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/DFFSR_K.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/DFFS_E.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/DFFS_H.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/DFFS_K.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/DFF_E.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/DFF_H.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/DFF_K.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/FGTIE_A.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/INVERTBAL_E.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/INVERTBAL_H.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/INVERTBAL_J.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/INVERTBAL_L.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/INVERT_A.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/INVERT_B.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/INVERT_C.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/INVERT_D.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/INVERT_E.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/INVERT_F.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/INVERT_H.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/INVERT_I.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/INVERT_J.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/INVERT_K.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/INVERT_L.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/INVERT_M.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/INVERT_N.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/INVERT_O.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/INVERT_U.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/LATSR_E.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/LATSR_H.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/LATSR_K.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/MUX21BAL_H.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/MUX21BAL_J.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/MUX21BAL_L.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/MUX21I_B.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/MUX21I_C.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/MUX21I_D.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/MUX21I_E.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/MUX21I_F.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/MUX21I_H.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/MUX21I_I.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/MUX21_C.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/MUX21_D.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/MUX21_E.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/MUX21_F.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/MUX21_H.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/MUX21_I.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/MUX41_D.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/MUX41_F.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/MUX41_J.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/NAND2BAL_E.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/NAND2BAL_H.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/NAND2BAL_J.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/NAND2BAL_L.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/NAND2_A.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/NAND2_B.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/NAND2_C.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/NAND2_D.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/NAND2_E.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/NAND2_F.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/NAND2_H.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/NAND2_I.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/NAND2_J.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/NAND2_K.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/NAND2_L.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/NAND2_M.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/NAND3_A.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/NAND3_B.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/NAND3_C.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/NAND3_D.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/NAND3_E.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/NAND3_F.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/NAND3_H.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/NAND3_I.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/NAND3_J.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/NAND3_K.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/NAND4_A.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/NAND4_B.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/NAND4_C.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/NAND4_D.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/NAND4_E.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/NAND4_F.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/NOR2_A.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/NOR2_B.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/NOR2_C.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/NOR2_D.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/NOR2_E.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/NOR2_F.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/NOR2_H.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/NOR2_I.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/NOR2_J.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/NOR3_A.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/NOR3_B.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/NOR3_C.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/NOR3_D.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/NOR3_E.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/NOR3_F.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/NOR4_A.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/NOR4_B.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/NOR4_C.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/NOR4_D.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OA21_B.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OA21_C.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OA21_D.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OA21_E.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OA21_F.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OA21_H.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OA21_I.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OA21_J.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OA21_K.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OA2222_B.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OA2222_C.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OA2222_D.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OA2222_E.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OA2222_F.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OA222_B.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OA222_C.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OA222_D.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OA222_E.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OA222_F.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OA22_B.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OA22_C.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OA22_D.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OA22_E.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OA22_F.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OA22_H.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OA22_I.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OA22_J.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OA22_K.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OAI21_A.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OAI21_B.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OAI21_C.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OAI21_D.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OAI21_E.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OAI21_F.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OAI21_H.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OAI2222_E.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OAI2222_H.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OAI222_E.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OAI222_H.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OAI22_A.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OAI22_B.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OAI22_C.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OAI22_D.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OAI22_E.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OAI22_F.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OR2_B.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OR2_C.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OR2_D.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OR2_E.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OR2_F.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OR2_H.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OR2_I.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OR2_J.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OR2_K.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OR3_B.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OR3_C.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OR3_D.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OR3_E.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OR3_F.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OR3_H.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OR3_I.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OR3_J.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OR3_K.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OR4_B.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OR4_C.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OR4_D.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OR4_E.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OR4_F.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OR4_H.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OR4_I.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OR4_J.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/OR4_K.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/SDFFR_E.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/SDFFR_H.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/SDFFR_K.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/SDFFSR_E.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/SDFFSR_H.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/SDFFSR_K.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/SDFFS_E.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/SDFFS_H.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/SDFFS_K.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/SDFF_E.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/SDFF_H.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/SDFF_K.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/SLATSR_E.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/SLATSR_H.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/SLATSR_K.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/TERM_A.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/TERM_B.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/TERM_C.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/TERM_D.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/XNOR2_A.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/XNOR2_B.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/XNOR2_C.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/XNOR2_D.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/XNOR2_E.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/XNOR2_F.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/XNOR2_H.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/XNOR2_I.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/XNOR2_J.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/XNOR3_B.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/XNOR3_C.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/XNOR3_D.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/XNOR3_E.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/XNOR3_F.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/XNOR3_H.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/XNOR3_I.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/XOR2_A.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/XOR2_B.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/XOR2_C.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/XOR2_D.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/XOR2_E.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/XOR2_F.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/XOR2_H.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/XOR2_I.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/XOR2_J.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/XOR3_B.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/XOR3_C.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/XOR3_D.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/XOR3_E.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/XOR3_F.v /home/tools/design_kits/ibm180/IBM_PDK/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/XOR3_H.v /home/tools/design_kits/ibm180/IBM_PD/cmrf7sf/V2.0.0.2AM/ibm_cmos7rf_std_cell_20111130/std_cell/v.20111130/verilog/XOR3_I.v

#-----------------------------------------------------------------------------
# Compiling synthesis-generated verilog
#-----------------------------------------------------------------------------
cd ${USER}/${HDL_NAME}/trunk/backend/synthesis/deliverables
ncvlog -work worklib -cdslib ${USER}/sources/cds.lib -nolog -errormax 15 -update -linedebug -status ${USER}/${HDL_NAME}/trunk/backend/synthesis/deliverables/${HDL_NAME}_${CLK_FREQ}Mhz.v

#-----------------------------------------------------------------------------
# Compiling synthesis-generated SDF
#-----------------------------------------------------------------------------
ncsdfc -nolog -compile -cdslib ${USER}/sources/cds.lib -status ${USER}/${HDL_NAME}/trunk/backend/synthesis/deliverables/${HDL_NAME}_${CLK_FREQ}Mhz.sdf

ncvlog -work worklib -cdslib ${USER}/sources/cds.lib -nolog -errormax 15 -update -v93 -linedebug -status ${VHDL_PKG}
return ${VHDL_PKG}

ncvhdl -work worklib -cdslib ${USER}/sources/cds.lib -nolog -errormax 15 -update -v93 -linedebug -status ${VHDL_PKG}
ncvhdl -work worklib -cdslib ${USER}/sources/cds.lib -nolog -errormax 15 -update -v93 -linedebug -status ${VHDL_PKG}

#exit
