
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 1000000
Simulation Instructions: 29000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 8
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 1600 MT/s

CPU 0 runs /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-40980020068-trace.gz
CPU 0 Bimodal branch predictor
CPU 0 L1D next line prefetcher
CPU 0 L2C IP-based stride prefetcher
Initialize SRRIP state

Warmup complete CPU 0 instructions: 1000001 cycles: 667075 (Simulation time: 0 hr 0 min 3 sec) 

Heartbeat CPU 0 instructions: 10000000 cycles: 9061222 heartbeat IPC: 1.1036 cumulative IPC: 1.07218 (Simulation time: 0 hr 0 min 33 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 18338472 heartbeat IPC: 1.07791 cumulative IPC: 1.07518 (Simulation time: 0 hr 1 min 7 sec) 
*** Reached end of trace for Core: 0 Repeating trace: /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-40980020068-trace.gz
Heartbeat CPU 0 instructions: 30000001 cycles: 27595909 heartbeat IPC: 1.08021 cumulative IPC: 1.07691 (Simulation time: 0 hr 1 min 42 sec) 
Finished CPU 0 instructions: 29000000 cycles: 26928834 cumulative IPC: 1.07691 (Simulation time: 0 hr 1 min 42 sec) 

CPU 0 Branch Prediction Accuracy: 99.5438% MPKI: 0.21931

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.07691 instructions: 29000000 cycles: 26928834
L1D TOTAL     ACCESS:   17513000  HIT:   17343870  MISS:     169130
L1D LOAD      ACCESS:    9270787  HIT:    9261557  MISS:       9230
L1D RFO       ACCESS:    2526196  HIT:    2494482  MISS:      31714
L1D PREFETCH  ACCESS:    5716017  HIT:    5587831  MISS:     128186
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    9681486  ISSUED:    9566173  USEFUL:     126619  USELESS:       6383
L1I TOTAL     ACCESS:    7402239  HIT:    7401882  MISS:        357
L1I LOAD      ACCESS:    7402239  HIT:    7401882  MISS:        357
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C TOTAL     ACCESS:     259412  HIT:     164380  MISS:      95032
L2C LOAD      ACCESS:       9483  HIT:       7635  MISS:       1848
L2C RFO       ACCESS:      29970  HIT:        211  MISS:      29759
L2C PREFETCH  ACCESS:     133965  HIT:      70549  MISS:      63416
L2C WRITEBACK ACCESS:      85994  HIT:      85985  MISS:          9
L2C PREFETCH  REQUESTED:       4631  ISSUED:       4631  USEFUL:       1927  USELESS:      61566
LLC TOTAL     ACCESS:     180370  HIT:      71895  MISS:     108475
LLC LOAD      ACCESS:       1829  HIT:        309  MISS:       1520
LLC RFO       ACCESS:      29759  HIT:         30  MISS:      29729
LLC PREFETCH  ACCESS:      63442  HIT:       3665  MISS:      59777
LLC WRITEBACK ACCESS:      85340  HIT:      67891  MISS:      17449
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        208  USELESS:      52916
Major fault: 0 Minor fault: 621
CPU 0 L1D next line prefetcher final stats
CPU 0 L2C PC-based stride prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      50117  ROW_BUFFER_MISS:      40908
 DBUS_CONGESTED:      77185
 WQ ROW_BUFFER_HIT:      17430  ROW_BUFFER_MISS:      54815  FULL:          0

 AVG_CONGESTED_CYCLE: 14
