{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1712300443266 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1712300443266 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 05 16:00:43 2024 " "Processing started: Fri Apr 05 16:00:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1712300443266 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1712300443266 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGAMAC -c FPGAMAC " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGAMAC -c FPGAMAC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1712300443266 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1712300443455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgamac.v 1 1 " "Found 1 design units, including 1 entities, in source file fpgamac.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGAMAC " "Found entity 1: FPGAMAC" {  } { { "FPGAMAC.v" "" { Text "C:/Users/love4/Desktop/pr/vr3/MAC/FPGAMAC/FPGAMAC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712300443466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712300443466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequentialmultiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file sequentialmultiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 SequentialMultiplier " "Found entity 1: SequentialMultiplier" {  } { { "SequentialMultiplier.v" "" { Text "C:/Users/love4/Desktop/pr/vr3/MAC/FPGAMAC/SequentialMultiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712300443481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712300443481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 4 4 " "Found 4 design units, including 4 entities, in source file registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterPIPO5Bit " "Found entity 1: RegisterPIPO5Bit" {  } { { "Registers.v" "" { Text "C:/Users/love4/Desktop/pr/vr3/MAC/FPGAMAC/Registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712300443484 ""} { "Info" "ISGN_ENTITY_NAME" "2 RegisterPISO5Bit " "Found entity 2: RegisterPISO5Bit" {  } { { "Registers.v" "" { Text "C:/Users/love4/Desktop/pr/vr3/MAC/FPGAMAC/Registers.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712300443484 ""} { "Info" "ISGN_ENTITY_NAME" "3 RegisterPIPO16Bit " "Found entity 3: RegisterPIPO16Bit" {  } { { "Registers.v" "" { Text "C:/Users/love4/Desktop/pr/vr3/MAC/FPGAMAC/Registers.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712300443484 ""} { "Info" "ISGN_ENTITY_NAME" "4 RegisterPIPO10BitNeg " "Found entity 4: RegisterPIPO10BitNeg" {  } { { "Registers.v" "" { Text "C:/Users/love4/Desktop/pr/vr3/MAC/FPGAMAC/Registers.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712300443484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712300443484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mulandacc.v 1 1 " "Found 1 design units, including 1 entities, in source file mulandacc.v" { { "Info" "ISGN_ENTITY_NAME" "1 MulAndAcc " "Found entity 1: MulAndAcc" {  } { { "MulAndAcc.v" "" { Text "C:/Users/love4/Desktop/pr/vr3/MAC/FPGAMAC/MulAndAcc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712300443486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712300443486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffs.v 2 2 " "Found 2 design units, including 2 entities, in source file dffs.v" { { "Info" "ISGN_ENTITY_NAME" "1 PosedgeDFF " "Found entity 1: PosedgeDFF" {  } { { "DFFs.v" "" { Text "C:/Users/love4/Desktop/pr/vr3/MAC/FPGAMAC/DFFs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712300443488 ""} { "Info" "ISGN_ENTITY_NAME" "2 NegedgeDFF " "Found entity 2: NegedgeDFF" {  } { { "DFFs.v" "" { Text "C:/Users/love4/Desktop/pr/vr3/MAC/FPGAMAC/DFFs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712300443488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712300443488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter3bit.v 1 1 " "Found 1 design units, including 1 entities, in source file counter3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter3Bit " "Found entity 1: Counter3Bit" {  } { { "Counter3Bit.v" "" { Text "C:/Users/love4/Desktop/pr/vr3/MAC/FPGAMAC/Counter3Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712300443490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712300443490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adders.v 3 3 " "Found 3 design units, including 3 entities, in source file adders.v" { { "Info" "ISGN_ENTITY_NAME" "1 SingleBitFA " "Found entity 1: SingleBitFA" {  } { { "Adders.v" "" { Text "C:/Users/love4/Desktop/pr/vr3/MAC/FPGAMAC/Adders.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712300443491 ""} { "Info" "ISGN_ENTITY_NAME" "2 Adder16Bit " "Found entity 2: Adder16Bit" {  } { { "Adders.v" "" { Text "C:/Users/love4/Desktop/pr/vr3/MAC/FPGAMAC/Adders.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712300443491 ""} { "Info" "ISGN_ENTITY_NAME" "3 Adder10Bit " "Found entity 3: Adder10Bit" {  } { { "Adders.v" "" { Text "C:/Users/love4/Desktop/pr/vr3/MAC/FPGAMAC/Adders.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712300443491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712300443491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accumulator16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file accumulator16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Accumulator16Bit " "Found entity 1: Accumulator16Bit" {  } { { "Accumulator16Bit.v" "" { Text "C:/Users/love4/Desktop/pr/vr3/MAC/FPGAMAC/Accumulator16Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712300443493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712300443493 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "count_isnotzero SequentialMultiplier.v(31) " "Verilog HDL Implicit Net warning at SequentialMultiplier.v(31): created implicit net for \"count_isnotzero\"" {  } { { "SequentialMultiplier.v" "" { Text "C:/Users/love4/Desktop/pr/vr3/MAC/FPGAMAC/SequentialMultiplier.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712300443494 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGAMAC " "Elaborating entity \"FPGAMAC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1712300443512 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "modulo_not_reached FPGAMAC.v(14) " "Verilog HDL or VHDL warning at FPGAMAC.v(14): object \"modulo_not_reached\" assigned a value but never read" {  } { { "FPGAMAC.v" "" { Text "C:/Users/love4/Desktop/pr/vr3/MAC/FPGAMAC/FPGAMAC.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1712300443513 "|FPGAMAC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MulAndAcc MulAndAcc:main_mac " "Elaborating entity \"MulAndAcc\" for hierarchy \"MulAndAcc:main_mac\"" {  } { { "FPGAMAC.v" "main_mac" { Text "C:/Users/love4/Desktop/pr/vr3/MAC/FPGAMAC/FPGAMAC.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712300443514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SequentialMultiplier MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module " "Elaborating entity \"SequentialMultiplier\" for hierarchy \"MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\"" {  } { { "MulAndAcc.v" "main_multiplier_module" { Text "C:/Users/love4/Desktop/pr/vr3/MAC/FPGAMAC/MulAndAcc.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712300443516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PosedgeDFF MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|PosedgeDFF:fetching_complete_checker " "Elaborating entity \"PosedgeDFF\" for hierarchy \"MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|PosedgeDFF:fetching_complete_checker\"" {  } { { "SequentialMultiplier.v" "fetching_complete_checker" { Text "C:/Users/love4/Desktop/pr/vr3/MAC/FPGAMAC/SequentialMultiplier.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712300443516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter3Bit MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Counter3Bit:main_counter " "Elaborating entity \"Counter3Bit\" for hierarchy \"MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Counter3Bit:main_counter\"" {  } { { "SequentialMultiplier.v" "main_counter" { Text "C:/Users/love4/Desktop/pr/vr3/MAC/FPGAMAC/SequentialMultiplier.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712300443516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NegedgeDFF MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Counter3Bit:main_counter\|NegedgeDFF:dff_firstbit " "Elaborating entity \"NegedgeDFF\" for hierarchy \"MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Counter3Bit:main_counter\|NegedgeDFF:dff_firstbit\"" {  } { { "Counter3Bit.v" "dff_firstbit" { Text "C:/Users/love4/Desktop/pr/vr3/MAC/FPGAMAC/Counter3Bit.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712300443516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterPISO5Bit MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|RegisterPISO5Bit:multiplier_fetch " "Elaborating entity \"RegisterPISO5Bit\" for hierarchy \"MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|RegisterPISO5Bit:multiplier_fetch\"" {  } { { "SequentialMultiplier.v" "multiplier_fetch" { Text "C:/Users/love4/Desktop/pr/vr3/MAC/FPGAMAC/SequentialMultiplier.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712300443521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterPIPO5Bit MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|RegisterPIPO5Bit:multiplicand_fetch " "Elaborating entity \"RegisterPIPO5Bit\" for hierarchy \"MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|RegisterPIPO5Bit:multiplicand_fetch\"" {  } { { "SequentialMultiplier.v" "multiplicand_fetch" { Text "C:/Users/love4/Desktop/pr/vr3/MAC/FPGAMAC/SequentialMultiplier.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712300443521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder10Bit MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Adder10Bit:main_adder " "Elaborating entity \"Adder10Bit\" for hierarchy \"MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Adder10Bit:main_adder\"" {  } { { "SequentialMultiplier.v" "main_adder" { Text "C:/Users/love4/Desktop/pr/vr3/MAC/FPGAMAC/SequentialMultiplier.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712300443536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SingleBitFA MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Adder10Bit:main_adder\|SingleBitFA:fa_array_10bit\[0\].fa_inst " "Elaborating entity \"SingleBitFA\" for hierarchy \"MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Adder10Bit:main_adder\|SingleBitFA:fa_array_10bit\[0\].fa_inst\"" {  } { { "Adders.v" "fa_array_10bit\[0\].fa_inst" { Text "C:/Users/love4/Desktop/pr/vr3/MAC/FPGAMAC/Adders.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712300443539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterPIPO10BitNeg MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|RegisterPIPO10BitNeg:partial_sum_reg " "Elaborating entity \"RegisterPIPO10BitNeg\" for hierarchy \"MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|RegisterPIPO10BitNeg:partial_sum_reg\"" {  } { { "SequentialMultiplier.v" "partial_sum_reg" { Text "C:/Users/love4/Desktop/pr/vr3/MAC/FPGAMAC/SequentialMultiplier.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712300443548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Accumulator16Bit MulAndAcc:main_mac\|Accumulator16Bit:main_accumulator " "Elaborating entity \"Accumulator16Bit\" for hierarchy \"MulAndAcc:main_mac\|Accumulator16Bit:main_accumulator\"" {  } { { "MulAndAcc.v" "main_accumulator" { Text "C:/Users/love4/Desktop/pr/vr3/MAC/FPGAMAC/MulAndAcc.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712300443558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder16Bit MulAndAcc:main_mac\|Accumulator16Bit:main_accumulator\|Adder16Bit:main_adder " "Elaborating entity \"Adder16Bit\" for hierarchy \"MulAndAcc:main_mac\|Accumulator16Bit:main_accumulator\|Adder16Bit:main_adder\"" {  } { { "Accumulator16Bit.v" "main_adder" { Text "C:/Users/love4/Desktop/pr/vr3/MAC/FPGAMAC/Accumulator16Bit.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712300443560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterPIPO16Bit MulAndAcc:main_mac\|Accumulator16Bit:main_accumulator\|RegisterPIPO16Bit:main_register " "Elaborating entity \"RegisterPIPO16Bit\" for hierarchy \"MulAndAcc:main_mac\|Accumulator16Bit:main_accumulator\|RegisterPIPO16Bit:main_register\"" {  } { { "Accumulator16Bit.v" "main_register" { Text "C:/Users/love4/Desktop/pr/vr3/MAC/FPGAMAC/Accumulator16Bit.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712300443566 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1712300444051 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712300444051 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "99 " "Implemented 99 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1712300444066 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1712300444066 ""} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Implemented 65 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1712300444066 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1712300444066 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4597 " "Peak virtual memory: 4597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1712300444099 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 05 16:00:44 2024 " "Processing ended: Fri Apr 05 16:00:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1712300444099 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1712300444099 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1712300444099 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1712300444099 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1712300444922 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1712300444923 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 05 16:00:44 2024 " "Processing started: Fri Apr 05 16:00:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1712300444923 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1712300444923 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGAMAC -c FPGAMAC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGAMAC -c FPGAMAC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1712300444923 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1712300444964 ""}
{ "Info" "0" "" "Project  = FPGAMAC" {  } {  } 0 0 "Project  = FPGAMAC" 0 0 "Fitter" 0 0 1712300444966 ""}
{ "Info" "0" "" "Revision = FPGAMAC" {  } {  } 0 0 "Revision = FPGAMAC" 0 0 "Fitter" 0 0 1712300444966 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1712300445010 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGAMAC EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"FPGAMAC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1712300445013 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1712300445033 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1712300445033 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1712300445065 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1712300445065 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1712300445411 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1712300445411 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1712300445411 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/love4/Desktop/pr/vr3/MAC/FPGAMAC/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1712300445411 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/love4/Desktop/pr/vr3/MAC/FPGAMAC/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1712300445411 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/love4/Desktop/pr/vr3/MAC/FPGAMAC/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1712300445411 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1712300445411 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGAMAC.sdc " "Synopsys Design Constraints File file not found: 'FPGAMAC.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1712300445540 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1712300445541 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1712300445543 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_i (placed in PIN N23 (LVDS126p, DPCLK7/DQS0R/CQ1R)) " "Automatically promoted node clk_i (placed in PIN N23 (LVDS126p, DPCLK7/DQS0R/CQ1R))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1712300445548 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_o " "Destination node clk_o" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_o } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_o" } } } } { "FPGAMAC.v" "" { Text "C:/Users/love4/Desktop/pr/vr3/MAC/FPGAMAC/FPGAMAC.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/love4/Desktop/pr/vr3/MAC/FPGAMAC/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1712300445548 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1712300445548 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_i } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_i" } } } } { "FPGAMAC.v" "" { Text "C:/Users/love4/Desktop/pr/vr3/MAC/FPGAMAC/FPGAMAC.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/love4/Desktop/pr/vr3/MAC/FPGAMAC/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712300445548 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1712300445587 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1712300445587 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1712300445587 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712300445588 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712300445588 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1712300445588 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1712300445588 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1712300445588 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1712300445595 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1712300445596 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1712300445596 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712300445604 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1712300446608 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712300446666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1712300446666 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1712300447225 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712300447225 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1712300447262 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X55_Y0 X65_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11" {  } { { "loc" "" { Generic "C:/Users/love4/Desktop/pr/vr3/MAC/FPGAMAC/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11"} 55 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1712300447851 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1712300447851 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712300448046 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1712300448047 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1712300448047 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.19 " "Total time spent on timing analysis during the Fitter is 0.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1712300448053 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712300448055 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "22 " "Found 22 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result_o\[0\] 0 " "Pin \"result_o\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1712300448057 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result_o\[1\] 0 " "Pin \"result_o\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1712300448057 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result_o\[2\] 0 " "Pin \"result_o\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1712300448057 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result_o\[3\] 0 " "Pin \"result_o\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1712300448057 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result_o\[4\] 0 " "Pin \"result_o\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1712300448057 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result_o\[5\] 0 " "Pin \"result_o\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1712300448057 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result_o\[6\] 0 " "Pin \"result_o\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1712300448057 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result_o\[7\] 0 " "Pin \"result_o\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1712300448057 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result_o\[8\] 0 " "Pin \"result_o\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1712300448057 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result_o\[9\] 0 " "Pin \"result_o\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1712300448057 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result_o\[10\] 0 " "Pin \"result_o\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1712300448057 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result_o\[11\] 0 " "Pin \"result_o\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1712300448057 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result_o\[12\] 0 " "Pin \"result_o\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1712300448057 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result_o\[13\] 0 " "Pin \"result_o\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1712300448057 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result_o\[14\] 0 " "Pin \"result_o\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1712300448057 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result_o\[15\] 0 " "Pin \"result_o\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1712300448057 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "updating_acc_result_o 0 " "Pin \"updating_acc_result_o\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1712300448057 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fetching_input_o 0 " "Pin \"fetching_input_o\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1712300448057 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_o 0 " "Pin \"clk_o\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1712300448057 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "count_o\[0\] 0 " "Pin \"count_o\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1712300448057 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "count_o\[1\] 0 " "Pin \"count_o\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1712300448057 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "count_o\[2\] 0 " "Pin \"count_o\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1712300448057 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1712300448057 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712300448115 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712300448115 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712300448190 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712300448387 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1712300448442 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/love4/Desktop/pr/vr3/MAC/FPGAMAC/output_files/FPGAMAC.fit.smsg " "Generated suppressed messages file C:/Users/love4/Desktop/pr/vr3/MAC/FPGAMAC/output_files/FPGAMAC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1712300448495 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4878 " "Peak virtual memory: 4878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1712300448595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 05 16:00:48 2024 " "Processing ended: Fri Apr 05 16:00:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1712300448595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1712300448595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1712300448595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1712300448595 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1712300449367 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1712300449367 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 05 16:00:49 2024 " "Processing started: Fri Apr 05 16:00:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1712300449367 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1712300449367 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPGAMAC -c FPGAMAC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGAMAC -c FPGAMAC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1712300449367 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1712300450191 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1712300450215 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4568 " "Peak virtual memory: 4568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1712300450515 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 05 16:00:50 2024 " "Processing ended: Fri Apr 05 16:00:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1712300450515 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1712300450515 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1712300450515 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1712300450515 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1712300451089 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1712300451352 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1712300451353 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 05 16:00:51 2024 " "Processing started: Fri Apr 05 16:00:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1712300451353 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1712300451353 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGAMAC -c FPGAMAC " "Command: quartus_sta FPGAMAC -c FPGAMAC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1712300451353 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1712300451399 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1712300451465 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1712300451495 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1712300451495 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGAMAC.sdc " "Synopsys Design Constraints File file not found: 'FPGAMAC.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1712300451549 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1712300451550 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_i clk_i " "create_clock -period 1.000 -name clk_i clk_i" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1712300451551 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Counter3Bit:main_counter\|NegedgeDFF:dff_secbit\|q_o MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Counter3Bit:main_counter\|NegedgeDFF:dff_secbit\|q_o " "create_clock -period 1.000 -name MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Counter3Bit:main_counter\|NegedgeDFF:dff_secbit\|q_o MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Counter3Bit:main_counter\|NegedgeDFF:dff_secbit\|q_o" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1712300451551 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Counter3Bit:main_counter\|NegedgeDFF:dff_firstbit\|q_o MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Counter3Bit:main_counter\|NegedgeDFF:dff_firstbit\|q_o " "create_clock -period 1.000 -name MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Counter3Bit:main_counter\|NegedgeDFF:dff_firstbit\|q_o MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Counter3Bit:main_counter\|NegedgeDFF:dff_firstbit\|q_o" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1712300451551 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1712300451551 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1712300451553 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1712300451559 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1712300451562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.585 " "Worst-case setup slack is -4.585" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712300451563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712300451563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.585       -80.350 clk_i  " "   -4.585       -80.350 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712300451563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379         0.000 MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Counter3Bit:main_counter\|NegedgeDFF:dff_secbit\|q_o  " "    0.379         0.000 MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Counter3Bit:main_counter\|NegedgeDFF:dff_secbit\|q_o " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712300451563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.990         0.000 MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Counter3Bit:main_counter\|NegedgeDFF:dff_firstbit\|q_o  " "    0.990         0.000 MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Counter3Bit:main_counter\|NegedgeDFF:dff_firstbit\|q_o " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712300451563 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712300451563 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.465 " "Worst-case hold slack is -2.465" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712300451565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712300451565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.465       -23.990 clk_i  " "   -2.465       -23.990 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712300451565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.720        -0.720 MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Counter3Bit:main_counter\|NegedgeDFF:dff_firstbit\|q_o  " "   -0.720        -0.720 MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Counter3Bit:main_counter\|NegedgeDFF:dff_firstbit\|q_o " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712300451565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Counter3Bit:main_counter\|NegedgeDFF:dff_secbit\|q_o  " "    0.391         0.000 MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Counter3Bit:main_counter\|NegedgeDFF:dff_secbit\|q_o " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712300451565 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712300451565 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.869 " "Worst-case recovery slack is -2.869" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712300451565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712300451565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.869        -2.869 MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Counter3Bit:main_counter\|NegedgeDFF:dff_secbit\|q_o  " "   -2.869        -2.869 MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Counter3Bit:main_counter\|NegedgeDFF:dff_secbit\|q_o " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712300451565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.863        -2.863 MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Counter3Bit:main_counter\|NegedgeDFF:dff_firstbit\|q_o  " "   -2.863        -2.863 MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Counter3Bit:main_counter\|NegedgeDFF:dff_firstbit\|q_o " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712300451565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.618        -1.618 clk_i  " "   -1.618        -1.618 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712300451565 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712300451565 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.393 " "Worst-case removal slack is -1.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712300451565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712300451565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.393       -13.733 clk_i  " "   -1.393       -13.733 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712300451565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352         0.000 MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Counter3Bit:main_counter\|NegedgeDFF:dff_firstbit\|q_o  " "    0.352         0.000 MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Counter3Bit:main_counter\|NegedgeDFF:dff_firstbit\|q_o " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712300451565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358         0.000 MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Counter3Bit:main_counter\|NegedgeDFF:dff_secbit\|q_o  " "    0.358         0.000 MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Counter3Bit:main_counter\|NegedgeDFF:dff_secbit\|q_o " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712300451565 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712300451565 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712300451565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712300451565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -39.222 clk_i  " "   -1.222       -39.222 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712300451565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Counter3Bit:main_counter\|NegedgeDFF:dff_firstbit\|q_o  " "   -0.500        -1.000 MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Counter3Bit:main_counter\|NegedgeDFF:dff_firstbit\|q_o " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712300451565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Counter3Bit:main_counter\|NegedgeDFF:dff_secbit\|q_o  " "   -0.500        -1.000 MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Counter3Bit:main_counter\|NegedgeDFF:dff_secbit\|q_o " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712300451565 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712300451565 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1712300451615 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1712300451615 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1712300451637 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.632 " "Worst-case setup slack is -1.632" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712300451641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712300451641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.632       -27.346 clk_i  " "   -1.632       -27.346 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712300451641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.665         0.000 MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Counter3Bit:main_counter\|NegedgeDFF:dff_secbit\|q_o  " "    0.665         0.000 MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Counter3Bit:main_counter\|NegedgeDFF:dff_secbit\|q_o " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712300451641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.793         0.000 MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Counter3Bit:main_counter\|NegedgeDFF:dff_firstbit\|q_o  " "    0.793         0.000 MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Counter3Bit:main_counter\|NegedgeDFF:dff_firstbit\|q_o " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712300451641 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712300451641 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.511 " "Worst-case hold slack is -1.511" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712300451645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712300451645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.511       -21.506 clk_i  " "   -1.511       -21.506 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712300451645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.413        -0.413 MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Counter3Bit:main_counter\|NegedgeDFF:dff_firstbit\|q_o  " "   -0.413        -0.413 MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Counter3Bit:main_counter\|NegedgeDFF:dff_firstbit\|q_o " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712300451645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Counter3Bit:main_counter\|NegedgeDFF:dff_secbit\|q_o  " "    0.215         0.000 MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Counter3Bit:main_counter\|NegedgeDFF:dff_secbit\|q_o " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712300451645 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712300451645 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.170 " "Worst-case recovery slack is -1.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712300451649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712300451649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.170        -1.170 MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Counter3Bit:main_counter\|NegedgeDFF:dff_secbit\|q_o  " "   -1.170        -1.170 MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Counter3Bit:main_counter\|NegedgeDFF:dff_secbit\|q_o " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712300451649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.166        -1.166 MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Counter3Bit:main_counter\|NegedgeDFF:dff_firstbit\|q_o  " "   -1.166        -1.166 MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Counter3Bit:main_counter\|NegedgeDFF:dff_firstbit\|q_o " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712300451649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.568        -0.568 clk_i  " "   -0.568        -0.568 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712300451649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712300451649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.960 " "Worst-case removal slack is -0.960" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712300451652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712300451652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.960        -9.880 clk_i  " "   -0.960        -9.880 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712300451652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138         0.000 MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Counter3Bit:main_counter\|NegedgeDFF:dff_firstbit\|q_o  " "    0.138         0.000 MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Counter3Bit:main_counter\|NegedgeDFF:dff_firstbit\|q_o " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712300451652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142         0.000 MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Counter3Bit:main_counter\|NegedgeDFF:dff_secbit\|q_o  " "    0.142         0.000 MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Counter3Bit:main_counter\|NegedgeDFF:dff_secbit\|q_o " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712300451652 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712300451652 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712300451655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712300451655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -39.222 clk_i  " "   -1.222       -39.222 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712300451655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Counter3Bit:main_counter\|NegedgeDFF:dff_firstbit\|q_o  " "   -0.500        -1.000 MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Counter3Bit:main_counter\|NegedgeDFF:dff_firstbit\|q_o " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712300451655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Counter3Bit:main_counter\|NegedgeDFF:dff_secbit\|q_o  " "   -0.500        -1.000 MulAndAcc:main_mac\|SequentialMultiplier:main_multiplier_module\|Counter3Bit:main_counter\|NegedgeDFF:dff_secbit\|q_o " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712300451655 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712300451655 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1712300451731 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1712300451752 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1712300451752 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4547 " "Peak virtual memory: 4547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1712300451801 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 05 16:00:51 2024 " "Processing ended: Fri Apr 05 16:00:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1712300451801 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1712300451801 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1712300451801 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1712300451801 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1712300452601 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1712300452602 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 05 16:00:52 2024 " "Processing started: Fri Apr 05 16:00:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1712300452602 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1712300452602 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FPGAMAC -c FPGAMAC " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FPGAMAC -c FPGAMAC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1712300452602 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "FPGAMAC.vo\", \"FPGAMAC_fast.vo FPGAMAC_v.sdo FPGAMAC_v_fast.sdo C:/Users/love4/Desktop/pr/vr3/MAC/FPGAMAC/simulation/modelsim/ simulation " "Generated files \"FPGAMAC.vo\", \"FPGAMAC_fast.vo\", \"FPGAMAC_v.sdo\" and \"FPGAMAC_v_fast.sdo\" in directory \"C:/Users/love4/Desktop/pr/vr3/MAC/FPGAMAC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1712300452814 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4526 " "Peak virtual memory: 4526 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1712300452844 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 05 16:00:52 2024 " "Processing ended: Fri Apr 05 16:00:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1712300452844 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1712300452844 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1712300452844 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1712300452844 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 12 s " "Quartus II Full Compilation was successful. 0 errors, 12 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1712300453414 ""}
