Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Mon May 15 15:41:16 2017
| Host         : DESKTOP-TSLCCU1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_module_control_sets_placed.rpt
| Design       : uart_module
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    93 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              65 |           21 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              49 |           19 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------+-------------------------+------------------+----------------+
|  Clock Signal  |       Enable Signal       |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------+---------------------------+-------------------------+------------------+----------------+
|  CLK_IBUF_BUFG |                           |                         |                1 |              1 |
|  CLK_IBUF_BUFG | U1/U2/rTX0_out            | U3/U2/count_ms_reg[0]_0 |                1 |              1 |
|  CLK_IBUF_BUFG | U2/U3/rData[5]_i_1_n_0    | U3/U2/count_ms_reg[0]_0 |                1 |              1 |
|  CLK_IBUF_BUFG | U2/U3/p_0_in[0]           | U3/U2/count_ms_reg[0]_0 |                1 |              1 |
|  CLK_IBUF_BUFG | U2/U3/p_0_in[1]           | U3/U2/count_ms_reg[0]_0 |                1 |              1 |
|  CLK_IBUF_BUFG | U2/U3/p_0_in[2]           | U3/U2/count_ms_reg[0]_0 |                1 |              1 |
|  CLK_IBUF_BUFG | U2/U3/p_0_in[3]           | U3/U2/count_ms_reg[0]_0 |                1 |              1 |
|  CLK_IBUF_BUFG | U2/U3/p_0_in[4]           | U3/U2/count_ms_reg[0]_0 |                1 |              1 |
|  CLK_IBUF_BUFG | U2/U3/p_0_in[6]           | U3/U2/count_ms_reg[0]_0 |                1 |              1 |
|  CLK_IBUF_BUFG | U2/U3/p_0_in[7]           | U3/U2/count_ms_reg[0]_0 |                1 |              1 |
|  CLK_IBUF_BUFG | U3/U2/count_ms[3]_i_1_n_0 | U3/U2/count_ms_reg[0]_0 |                1 |              4 |
|  CLK_IBUF_BUFG | U1/U2/i                   | U3/U2/count_ms_reg[0]_0 |                1 |              4 |
|  CLK_IBUF_BUFG | U2/U3/i                   | U3/U2/count_ms_reg[0]_0 |                1 |              4 |
|  CLK_IBUF_BUFG | U2/U3/E[0]                | U3/U2/count_ms_reg[0]_0 |                2 |              8 |
|  CLK_IBUF_BUFG | U3/U1/count               | U3/U2/count_ms_reg[0]_0 |                5 |             20 |
|  CLK_IBUF_BUFG |                           | U3/U2/count_ms_reg[0]_0 |               21 |             65 |
+----------------+---------------------------+-------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    10 |
| 4      |                     3 |
| 8      |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


