#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Feb 20 06:24:15 2018
# Process ID: 6268
# Current directory: /home/arya
# Command line: vivado
# Log file: /home/arya/vivado.log
# Journal file: /home/arya/vivado.jou
#-----------------------------------------------------------
start_gui
create_project lab5 /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab5/lab5 -part xc7z020clg400-3
add_files -fileset constrs_1 -norecurse /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc
import_files -fileset constrs_1 /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc
add_files -norecurse /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab5/lab5/lab5.srcs/sources_1/new/util.vh
add_files -norecurse {/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab5/lab5/lab5.srcs/sources_1/new/button_parser.v /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab5/lab5/lab5.srcs/sources_1/new/synchronizer.v /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab5/lab5/lab5.srcs/sources_1/new/echo_testbench.v /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab5/lab5/lab5.srcs/sources_1/new/edge_detector.v /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab5/lab5/lab5.srcs/sources_1/new/uart_receiver.v /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab5/lab5/lab5.srcs/sources_1/new/uart_transmitter.v /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab5/lab5/lab5.srcs/sources_1/new/debouncer.v /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab5/lab5/lab5.srcs/sources_1/new/uart_testbench.v /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab5/lab5/lab5.srcs/sources_1/new/ml505top.v /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab5/lab5/lab5.srcs/sources_1/new/uart.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab5/lab5/lab5.srcs/sources_1/new/z1top.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab5/lab5/lab5.srcs/sources_1/new/ml505top.v] -no_script -reset -force -quiet
remove_files  /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab5/lab5/lab5.srcs/sources_1/new/ml505top.v
file delete -force /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab5/lab5/lab5.srcs/sources_1/new/ml505top.v
update_compile_order -fileset sources_1
add_files -norecurse /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab5/lab5/lab5.srcs/sources_1/new/z1top.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top z1top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
save_project_as lab5_solutions /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab5/lab5_solutions -force
close_project
open_project /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab5/lab5/lab5.xpr
update_compile_order -fileset sources_1
archive_project /home/arya/teaching/eecs151-sp18/fpga_labs/production/lab5.xpr.zip -force -exclude_run_results -include_config_settings
