
freertos_deneme.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002784  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  08002894  08002894  00003894  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002918  08002918  00004060  2**0
                  CONTENTS
  4 .ARM          00000000  08002918  08002918  00004060  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002918  08002918  00004060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002918  08002918  00003918  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800291c  0800291c  0000391c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000060  20000000  08002920  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000011a0  20000060  08002980  00004060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001200  08002980  00004200  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00004060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d8db  00000000  00000000  00004089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002403  00000000  00000000  00011964  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d90  00000000  00000000  00013d68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a6b  00000000  00000000  00014af8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018586  00000000  00000000  00015563  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e7d4  00000000  00000000  0002dae9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f804  00000000  00000000  0003c2bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cbac1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003a48  00000000  00000000  000cbb04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  000cf54c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000060 	.word	0x20000060
 800012c:	00000000 	.word	0x00000000
 8000130:	0800287c 	.word	0x0800287c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000064 	.word	0x20000064
 800014c:	0800287c 	.word	0x0800287c

08000150 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000150:	b480      	push	{r7}
 8000152:	b085      	sub	sp, #20
 8000154:	af00      	add	r7, sp, #0
 8000156:	60f8      	str	r0, [r7, #12]
 8000158:	60b9      	str	r1, [r7, #8]
 800015a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800015c:	68fb      	ldr	r3, [r7, #12]
 800015e:	4a06      	ldr	r2, [pc, #24]	@ (8000178 <vApplicationGetIdleTaskMemory+0x28>)
 8000160:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000162:	68bb      	ldr	r3, [r7, #8]
 8000164:	4a05      	ldr	r2, [pc, #20]	@ (800017c <vApplicationGetIdleTaskMemory+0x2c>)
 8000166:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000168:	687b      	ldr	r3, [r7, #4]
 800016a:	2280      	movs	r2, #128	@ 0x80
 800016c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800016e:	bf00      	nop
 8000170:	3714      	adds	r7, #20
 8000172:	46bd      	mov	sp, r7
 8000174:	bc80      	pop	{r7}
 8000176:	4770      	bx	lr
 8000178:	2000007c 	.word	0x2000007c
 800017c:	2000011c 	.word	0x2000011c

08000180 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000180:	b5b0      	push	{r4, r5, r7, lr}
 8000182:	b08e      	sub	sp, #56	@ 0x38
 8000184:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000186:	f000 f9c3 	bl	8000510 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800018a:	f000 f833 	bl	80001f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800018e:	f000 f873 	bl	8000278 <MX_GPIO_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityRealtime, 0, 128);
 8000192:	4b14      	ldr	r3, [pc, #80]	@ (80001e4 <main+0x64>)
 8000194:	f107 041c 	add.w	r4, r7, #28
 8000198:	461d      	mov	r5, r3
 800019a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800019c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800019e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80001a2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80001a6:	f107 031c 	add.w	r3, r7, #28
 80001aa:	2100      	movs	r1, #0
 80001ac:	4618      	mov	r0, r3
 80001ae:	f001 f979 	bl	80014a4 <osThreadCreate>
 80001b2:	4603      	mov	r3, r0
 80001b4:	4a0c      	ldr	r2, [pc, #48]	@ (80001e8 <main+0x68>)
 80001b6:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask02 */
  osThreadDef(myTask02, StartTask02, osPriorityRealtime, 0, 128);
 80001b8:	4b0c      	ldr	r3, [pc, #48]	@ (80001ec <main+0x6c>)
 80001ba:	463c      	mov	r4, r7
 80001bc:	461d      	mov	r5, r3
 80001be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80001c0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80001c2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80001c6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask02Handle = osThreadCreate(osThread(myTask02), NULL);
 80001ca:	463b      	mov	r3, r7
 80001cc:	2100      	movs	r1, #0
 80001ce:	4618      	mov	r0, r3
 80001d0:	f001 f968 	bl	80014a4 <osThreadCreate>
 80001d4:	4603      	mov	r3, r0
 80001d6:	4a06      	ldr	r2, [pc, #24]	@ (80001f0 <main+0x70>)
 80001d8:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80001da:	f001 f95c 	bl	8001496 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80001de:	bf00      	nop
 80001e0:	e7fd      	b.n	80001de <main+0x5e>
 80001e2:	bf00      	nop
 80001e4:	080028a0 	.word	0x080028a0
 80001e8:	2000031c 	.word	0x2000031c
 80001ec:	080028c8 	.word	0x080028c8
 80001f0:	20000320 	.word	0x20000320

080001f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001f4:	b580      	push	{r7, lr}
 80001f6:	b090      	sub	sp, #64	@ 0x40
 80001f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001fa:	f107 0318 	add.w	r3, r7, #24
 80001fe:	2228      	movs	r2, #40	@ 0x28
 8000200:	2100      	movs	r1, #0
 8000202:	4618      	mov	r0, r3
 8000204:	f002 fa62 	bl	80026cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000208:	1d3b      	adds	r3, r7, #4
 800020a:	2200      	movs	r2, #0
 800020c:	601a      	str	r2, [r3, #0]
 800020e:	605a      	str	r2, [r3, #4]
 8000210:	609a      	str	r2, [r3, #8]
 8000212:	60da      	str	r2, [r3, #12]
 8000214:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000216:	2302      	movs	r3, #2
 8000218:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800021a:	2301      	movs	r3, #1
 800021c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800021e:	2310      	movs	r3, #16
 8000220:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000222:	2302      	movs	r3, #2
 8000224:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000226:	2300      	movs	r3, #0
 8000228:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800022a:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 800022e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000230:	f107 0318 	add.w	r3, r7, #24
 8000234:	4618      	mov	r0, r3
 8000236:	f000 faa1 	bl	800077c <HAL_RCC_OscConfig>
 800023a:	4603      	mov	r3, r0
 800023c:	2b00      	cmp	r3, #0
 800023e:	d001      	beq.n	8000244 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000240:	f000 f866 	bl	8000310 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000244:	230f      	movs	r3, #15
 8000246:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000248:	2302      	movs	r3, #2
 800024a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800024c:	2300      	movs	r3, #0
 800024e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000250:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000254:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000256:	2300      	movs	r3, #0
 8000258:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800025a:	1d3b      	adds	r3, r7, #4
 800025c:	2102      	movs	r1, #2
 800025e:	4618      	mov	r0, r3
 8000260:	f000 fd0e 	bl	8000c80 <HAL_RCC_ClockConfig>
 8000264:	4603      	mov	r3, r0
 8000266:	2b00      	cmp	r3, #0
 8000268:	d001      	beq.n	800026e <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800026a:	f000 f851 	bl	8000310 <Error_Handler>
  }
}
 800026e:	bf00      	nop
 8000270:	3740      	adds	r7, #64	@ 0x40
 8000272:	46bd      	mov	sp, r7
 8000274:	bd80      	pop	{r7, pc}
	...

08000278 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000278:	b480      	push	{r7}
 800027a:	b083      	sub	sp, #12
 800027c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800027e:	4b08      	ldr	r3, [pc, #32]	@ (80002a0 <MX_GPIO_Init+0x28>)
 8000280:	699b      	ldr	r3, [r3, #24]
 8000282:	4a07      	ldr	r2, [pc, #28]	@ (80002a0 <MX_GPIO_Init+0x28>)
 8000284:	f043 0304 	orr.w	r3, r3, #4
 8000288:	6193      	str	r3, [r2, #24]
 800028a:	4b05      	ldr	r3, [pc, #20]	@ (80002a0 <MX_GPIO_Init+0x28>)
 800028c:	699b      	ldr	r3, [r3, #24]
 800028e:	f003 0304 	and.w	r3, r3, #4
 8000292:	607b      	str	r3, [r7, #4]
 8000294:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000296:	bf00      	nop
 8000298:	370c      	adds	r7, #12
 800029a:	46bd      	mov	sp, r7
 800029c:	bc80      	pop	{r7}
 800029e:	4770      	bx	lr
 80002a0:	40021000 	.word	0x40021000

080002a4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80002a4:	b580      	push	{r7, lr}
 80002a6:	b082      	sub	sp, #8
 80002a8:	af00      	add	r7, sp, #0
 80002aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  b++;
 80002ac:	4b05      	ldr	r3, [pc, #20]	@ (80002c4 <StartDefaultTask+0x20>)
 80002ae:	781b      	ldrb	r3, [r3, #0]
 80002b0:	3301      	adds	r3, #1
 80002b2:	b2da      	uxtb	r2, r3
 80002b4:	4b03      	ldr	r3, [pc, #12]	@ (80002c4 <StartDefaultTask+0x20>)
 80002b6:	701a      	strb	r2, [r3, #0]
	  HAL_Delay(500);
 80002b8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80002bc:	f000 f95a 	bl	8000574 <HAL_Delay>
	  b++;
 80002c0:	bf00      	nop
 80002c2:	e7f3      	b.n	80002ac <StartDefaultTask+0x8>
 80002c4:	20000325 	.word	0x20000325

080002c8 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void const * argument)
{
 80002c8:	b580      	push	{r7, lr}
 80002ca:	b082      	sub	sp, #8
 80002cc:	af00      	add	r7, sp, #0
 80002ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
	  a++;
 80002d0:	4b05      	ldr	r3, [pc, #20]	@ (80002e8 <StartTask02+0x20>)
 80002d2:	781b      	ldrb	r3, [r3, #0]
 80002d4:	3301      	adds	r3, #1
 80002d6:	b2da      	uxtb	r2, r3
 80002d8:	4b03      	ldr	r3, [pc, #12]	@ (80002e8 <StartTask02+0x20>)
 80002da:	701a      	strb	r2, [r3, #0]
	  HAL_Delay(1000);
 80002dc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80002e0:	f000 f948 	bl	8000574 <HAL_Delay>
	  a++;
 80002e4:	bf00      	nop
 80002e6:	e7f3      	b.n	80002d0 <StartTask02+0x8>
 80002e8:	20000324 	.word	0x20000324

080002ec <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80002ec:	b580      	push	{r7, lr}
 80002ee:	b082      	sub	sp, #8
 80002f0:	af00      	add	r7, sp, #0
 80002f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80002f4:	687b      	ldr	r3, [r7, #4]
 80002f6:	681b      	ldr	r3, [r3, #0]
 80002f8:	4a04      	ldr	r2, [pc, #16]	@ (800030c <HAL_TIM_PeriodElapsedCallback+0x20>)
 80002fa:	4293      	cmp	r3, r2
 80002fc:	d101      	bne.n	8000302 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80002fe:	f000 f91d 	bl	800053c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000302:	bf00      	nop
 8000304:	3708      	adds	r7, #8
 8000306:	46bd      	mov	sp, r7
 8000308:	bd80      	pop	{r7, pc}
 800030a:	bf00      	nop
 800030c:	40012c00 	.word	0x40012c00

08000310 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000310:	b480      	push	{r7}
 8000312:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000314:	b672      	cpsid	i
}
 8000316:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000318:	bf00      	nop
 800031a:	e7fd      	b.n	8000318 <Error_Handler+0x8>

0800031c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800031c:	b580      	push	{r7, lr}
 800031e:	b084      	sub	sp, #16
 8000320:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000322:	4b18      	ldr	r3, [pc, #96]	@ (8000384 <HAL_MspInit+0x68>)
 8000324:	699b      	ldr	r3, [r3, #24]
 8000326:	4a17      	ldr	r2, [pc, #92]	@ (8000384 <HAL_MspInit+0x68>)
 8000328:	f043 0301 	orr.w	r3, r3, #1
 800032c:	6193      	str	r3, [r2, #24]
 800032e:	4b15      	ldr	r3, [pc, #84]	@ (8000384 <HAL_MspInit+0x68>)
 8000330:	699b      	ldr	r3, [r3, #24]
 8000332:	f003 0301 	and.w	r3, r3, #1
 8000336:	60bb      	str	r3, [r7, #8]
 8000338:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800033a:	4b12      	ldr	r3, [pc, #72]	@ (8000384 <HAL_MspInit+0x68>)
 800033c:	69db      	ldr	r3, [r3, #28]
 800033e:	4a11      	ldr	r2, [pc, #68]	@ (8000384 <HAL_MspInit+0x68>)
 8000340:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000344:	61d3      	str	r3, [r2, #28]
 8000346:	4b0f      	ldr	r3, [pc, #60]	@ (8000384 <HAL_MspInit+0x68>)
 8000348:	69db      	ldr	r3, [r3, #28]
 800034a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800034e:	607b      	str	r3, [r7, #4]
 8000350:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000352:	2200      	movs	r2, #0
 8000354:	210f      	movs	r1, #15
 8000356:	f06f 0001 	mvn.w	r0, #1
 800035a:	f000 f9e4 	bl	8000726 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800035e:	4b0a      	ldr	r3, [pc, #40]	@ (8000388 <HAL_MspInit+0x6c>)
 8000360:	685b      	ldr	r3, [r3, #4]
 8000362:	60fb      	str	r3, [r7, #12]
 8000364:	68fb      	ldr	r3, [r7, #12]
 8000366:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800036a:	60fb      	str	r3, [r7, #12]
 800036c:	68fb      	ldr	r3, [r7, #12]
 800036e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000372:	60fb      	str	r3, [r7, #12]
 8000374:	4a04      	ldr	r2, [pc, #16]	@ (8000388 <HAL_MspInit+0x6c>)
 8000376:	68fb      	ldr	r3, [r7, #12]
 8000378:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800037a:	bf00      	nop
 800037c:	3710      	adds	r7, #16
 800037e:	46bd      	mov	sp, r7
 8000380:	bd80      	pop	{r7, pc}
 8000382:	bf00      	nop
 8000384:	40021000 	.word	0x40021000
 8000388:	40010000 	.word	0x40010000

0800038c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800038c:	b580      	push	{r7, lr}
 800038e:	b08c      	sub	sp, #48	@ 0x30
 8000390:	af00      	add	r7, sp, #0
 8000392:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000394:	2300      	movs	r3, #0
 8000396:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000398:	2300      	movs	r3, #0
 800039a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 800039c:	2300      	movs	r3, #0
 800039e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80003a2:	4b2e      	ldr	r3, [pc, #184]	@ (800045c <HAL_InitTick+0xd0>)
 80003a4:	699b      	ldr	r3, [r3, #24]
 80003a6:	4a2d      	ldr	r2, [pc, #180]	@ (800045c <HAL_InitTick+0xd0>)
 80003a8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80003ac:	6193      	str	r3, [r2, #24]
 80003ae:	4b2b      	ldr	r3, [pc, #172]	@ (800045c <HAL_InitTick+0xd0>)
 80003b0:	699b      	ldr	r3, [r3, #24]
 80003b2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80003b6:	60bb      	str	r3, [r7, #8]
 80003b8:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80003ba:	f107 020c 	add.w	r2, r7, #12
 80003be:	f107 0310 	add.w	r3, r7, #16
 80003c2:	4611      	mov	r1, r2
 80003c4:	4618      	mov	r0, r3
 80003c6:	f000 fdb7 	bl	8000f38 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80003ca:	f000 fda1 	bl	8000f10 <HAL_RCC_GetPCLK2Freq>
 80003ce:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80003d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80003d2:	4a23      	ldr	r2, [pc, #140]	@ (8000460 <HAL_InitTick+0xd4>)
 80003d4:	fba2 2303 	umull	r2, r3, r2, r3
 80003d8:	0c9b      	lsrs	r3, r3, #18
 80003da:	3b01      	subs	r3, #1
 80003dc:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80003de:	4b21      	ldr	r3, [pc, #132]	@ (8000464 <HAL_InitTick+0xd8>)
 80003e0:	4a21      	ldr	r2, [pc, #132]	@ (8000468 <HAL_InitTick+0xdc>)
 80003e2:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80003e4:	4b1f      	ldr	r3, [pc, #124]	@ (8000464 <HAL_InitTick+0xd8>)
 80003e6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80003ea:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80003ec:	4a1d      	ldr	r2, [pc, #116]	@ (8000464 <HAL_InitTick+0xd8>)
 80003ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80003f0:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80003f2:	4b1c      	ldr	r3, [pc, #112]	@ (8000464 <HAL_InitTick+0xd8>)
 80003f4:	2200      	movs	r2, #0
 80003f6:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80003f8:	4b1a      	ldr	r3, [pc, #104]	@ (8000464 <HAL_InitTick+0xd8>)
 80003fa:	2200      	movs	r2, #0
 80003fc:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80003fe:	4b19      	ldr	r3, [pc, #100]	@ (8000464 <HAL_InitTick+0xd8>)
 8000400:	2200      	movs	r2, #0
 8000402:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000404:	4817      	ldr	r0, [pc, #92]	@ (8000464 <HAL_InitTick+0xd8>)
 8000406:	f000 fde5 	bl	8000fd4 <HAL_TIM_Base_Init>
 800040a:	4603      	mov	r3, r0
 800040c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000410:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000414:	2b00      	cmp	r3, #0
 8000416:	d11b      	bne.n	8000450 <HAL_InitTick+0xc4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000418:	4812      	ldr	r0, [pc, #72]	@ (8000464 <HAL_InitTick+0xd8>)
 800041a:	f000 fe33 	bl	8001084 <HAL_TIM_Base_Start_IT>
 800041e:	4603      	mov	r3, r0
 8000420:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000424:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000428:	2b00      	cmp	r3, #0
 800042a:	d111      	bne.n	8000450 <HAL_InitTick+0xc4>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 800042c:	2019      	movs	r0, #25
 800042e:	f000 f996 	bl	800075e <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000432:	687b      	ldr	r3, [r7, #4]
 8000434:	2b0f      	cmp	r3, #15
 8000436:	d808      	bhi.n	800044a <HAL_InitTick+0xbe>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 8000438:	2200      	movs	r2, #0
 800043a:	6879      	ldr	r1, [r7, #4]
 800043c:	2019      	movs	r0, #25
 800043e:	f000 f972 	bl	8000726 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000442:	4a0a      	ldr	r2, [pc, #40]	@ (800046c <HAL_InitTick+0xe0>)
 8000444:	687b      	ldr	r3, [r7, #4]
 8000446:	6013      	str	r3, [r2, #0]
 8000448:	e002      	b.n	8000450 <HAL_InitTick+0xc4>
      }
      else
      {
        status = HAL_ERROR;
 800044a:	2301      	movs	r3, #1
 800044c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000450:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000454:	4618      	mov	r0, r3
 8000456:	3730      	adds	r7, #48	@ 0x30
 8000458:	46bd      	mov	sp, r7
 800045a:	bd80      	pop	{r7, pc}
 800045c:	40021000 	.word	0x40021000
 8000460:	431bde83 	.word	0x431bde83
 8000464:	20000328 	.word	0x20000328
 8000468:	40012c00 	.word	0x40012c00
 800046c:	20000004 	.word	0x20000004

08000470 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000470:	b480      	push	{r7}
 8000472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000474:	bf00      	nop
 8000476:	e7fd      	b.n	8000474 <NMI_Handler+0x4>

08000478 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000478:	b480      	push	{r7}
 800047a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800047c:	bf00      	nop
 800047e:	e7fd      	b.n	800047c <HardFault_Handler+0x4>

08000480 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000480:	b480      	push	{r7}
 8000482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000484:	bf00      	nop
 8000486:	e7fd      	b.n	8000484 <MemManage_Handler+0x4>

08000488 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000488:	b480      	push	{r7}
 800048a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800048c:	bf00      	nop
 800048e:	e7fd      	b.n	800048c <BusFault_Handler+0x4>

08000490 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000490:	b480      	push	{r7}
 8000492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000494:	bf00      	nop
 8000496:	e7fd      	b.n	8000494 <UsageFault_Handler+0x4>

08000498 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000498:	b480      	push	{r7}
 800049a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800049c:	bf00      	nop
 800049e:	46bd      	mov	sp, r7
 80004a0:	bc80      	pop	{r7}
 80004a2:	4770      	bx	lr

080004a4 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80004a4:	b580      	push	{r7, lr}
 80004a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80004a8:	4802      	ldr	r0, [pc, #8]	@ (80004b4 <TIM1_UP_IRQHandler+0x10>)
 80004aa:	f000 fe3d 	bl	8001128 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80004ae:	bf00      	nop
 80004b0:	bd80      	pop	{r7, pc}
 80004b2:	bf00      	nop
 80004b4:	20000328 	.word	0x20000328

080004b8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80004b8:	b480      	push	{r7}
 80004ba:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80004bc:	bf00      	nop
 80004be:	46bd      	mov	sp, r7
 80004c0:	bc80      	pop	{r7}
 80004c2:	4770      	bx	lr

080004c4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80004c4:	f7ff fff8 	bl	80004b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80004c8:	480b      	ldr	r0, [pc, #44]	@ (80004f8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80004ca:	490c      	ldr	r1, [pc, #48]	@ (80004fc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80004cc:	4a0c      	ldr	r2, [pc, #48]	@ (8000500 <LoopFillZerobss+0x16>)
  movs r3, #0
 80004ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80004d0:	e002      	b.n	80004d8 <LoopCopyDataInit>

080004d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80004d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80004d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80004d6:	3304      	adds	r3, #4

080004d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80004d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80004da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80004dc:	d3f9      	bcc.n	80004d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80004de:	4a09      	ldr	r2, [pc, #36]	@ (8000504 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80004e0:	4c09      	ldr	r4, [pc, #36]	@ (8000508 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80004e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80004e4:	e001      	b.n	80004ea <LoopFillZerobss>

080004e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80004e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80004e8:	3204      	adds	r2, #4

080004ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80004ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80004ec:	d3fb      	bcc.n	80004e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80004ee:	f002 f94b 	bl	8002788 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80004f2:	f7ff fe45 	bl	8000180 <main>
  bx lr
 80004f6:	4770      	bx	lr
  ldr r0, =_sdata
 80004f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004fc:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000500:	08002920 	.word	0x08002920
  ldr r2, =_sbss
 8000504:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000508:	20001200 	.word	0x20001200

0800050c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800050c:	e7fe      	b.n	800050c <ADC1_2_IRQHandler>
	...

08000510 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000514:	4b08      	ldr	r3, [pc, #32]	@ (8000538 <HAL_Init+0x28>)
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	4a07      	ldr	r2, [pc, #28]	@ (8000538 <HAL_Init+0x28>)
 800051a:	f043 0310 	orr.w	r3, r3, #16
 800051e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000520:	2003      	movs	r0, #3
 8000522:	f000 f8f5 	bl	8000710 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000526:	200f      	movs	r0, #15
 8000528:	f7ff ff30 	bl	800038c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800052c:	f7ff fef6 	bl	800031c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000530:	2300      	movs	r3, #0
}
 8000532:	4618      	mov	r0, r3
 8000534:	bd80      	pop	{r7, pc}
 8000536:	bf00      	nop
 8000538:	40022000 	.word	0x40022000

0800053c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800053c:	b480      	push	{r7}
 800053e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000540:	4b05      	ldr	r3, [pc, #20]	@ (8000558 <HAL_IncTick+0x1c>)
 8000542:	781b      	ldrb	r3, [r3, #0]
 8000544:	461a      	mov	r2, r3
 8000546:	4b05      	ldr	r3, [pc, #20]	@ (800055c <HAL_IncTick+0x20>)
 8000548:	681b      	ldr	r3, [r3, #0]
 800054a:	4413      	add	r3, r2
 800054c:	4a03      	ldr	r2, [pc, #12]	@ (800055c <HAL_IncTick+0x20>)
 800054e:	6013      	str	r3, [r2, #0]
}
 8000550:	bf00      	nop
 8000552:	46bd      	mov	sp, r7
 8000554:	bc80      	pop	{r7}
 8000556:	4770      	bx	lr
 8000558:	20000008 	.word	0x20000008
 800055c:	20000370 	.word	0x20000370

08000560 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000560:	b480      	push	{r7}
 8000562:	af00      	add	r7, sp, #0
  return uwTick;
 8000564:	4b02      	ldr	r3, [pc, #8]	@ (8000570 <HAL_GetTick+0x10>)
 8000566:	681b      	ldr	r3, [r3, #0]
}
 8000568:	4618      	mov	r0, r3
 800056a:	46bd      	mov	sp, r7
 800056c:	bc80      	pop	{r7}
 800056e:	4770      	bx	lr
 8000570:	20000370 	.word	0x20000370

08000574 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	b084      	sub	sp, #16
 8000578:	af00      	add	r7, sp, #0
 800057a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800057c:	f7ff fff0 	bl	8000560 <HAL_GetTick>
 8000580:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000586:	68fb      	ldr	r3, [r7, #12]
 8000588:	f1b3 3fff 	cmp.w	r3, #4294967295
 800058c:	d005      	beq.n	800059a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800058e:	4b0a      	ldr	r3, [pc, #40]	@ (80005b8 <HAL_Delay+0x44>)
 8000590:	781b      	ldrb	r3, [r3, #0]
 8000592:	461a      	mov	r2, r3
 8000594:	68fb      	ldr	r3, [r7, #12]
 8000596:	4413      	add	r3, r2
 8000598:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800059a:	bf00      	nop
 800059c:	f7ff ffe0 	bl	8000560 <HAL_GetTick>
 80005a0:	4602      	mov	r2, r0
 80005a2:	68bb      	ldr	r3, [r7, #8]
 80005a4:	1ad3      	subs	r3, r2, r3
 80005a6:	68fa      	ldr	r2, [r7, #12]
 80005a8:	429a      	cmp	r2, r3
 80005aa:	d8f7      	bhi.n	800059c <HAL_Delay+0x28>
  {
  }
}
 80005ac:	bf00      	nop
 80005ae:	bf00      	nop
 80005b0:	3710      	adds	r7, #16
 80005b2:	46bd      	mov	sp, r7
 80005b4:	bd80      	pop	{r7, pc}
 80005b6:	bf00      	nop
 80005b8:	20000008 	.word	0x20000008

080005bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005bc:	b480      	push	{r7}
 80005be:	b085      	sub	sp, #20
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	f003 0307 	and.w	r3, r3, #7
 80005ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005cc:	4b0c      	ldr	r3, [pc, #48]	@ (8000600 <__NVIC_SetPriorityGrouping+0x44>)
 80005ce:	68db      	ldr	r3, [r3, #12]
 80005d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005d2:	68ba      	ldr	r2, [r7, #8]
 80005d4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80005d8:	4013      	ands	r3, r2
 80005da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80005dc:	68fb      	ldr	r3, [r7, #12]
 80005de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80005e0:	68bb      	ldr	r3, [r7, #8]
 80005e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80005e4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80005e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80005ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80005ee:	4a04      	ldr	r2, [pc, #16]	@ (8000600 <__NVIC_SetPriorityGrouping+0x44>)
 80005f0:	68bb      	ldr	r3, [r7, #8]
 80005f2:	60d3      	str	r3, [r2, #12]
}
 80005f4:	bf00      	nop
 80005f6:	3714      	adds	r7, #20
 80005f8:	46bd      	mov	sp, r7
 80005fa:	bc80      	pop	{r7}
 80005fc:	4770      	bx	lr
 80005fe:	bf00      	nop
 8000600:	e000ed00 	.word	0xe000ed00

08000604 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000604:	b480      	push	{r7}
 8000606:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000608:	4b04      	ldr	r3, [pc, #16]	@ (800061c <__NVIC_GetPriorityGrouping+0x18>)
 800060a:	68db      	ldr	r3, [r3, #12]
 800060c:	0a1b      	lsrs	r3, r3, #8
 800060e:	f003 0307 	and.w	r3, r3, #7
}
 8000612:	4618      	mov	r0, r3
 8000614:	46bd      	mov	sp, r7
 8000616:	bc80      	pop	{r7}
 8000618:	4770      	bx	lr
 800061a:	bf00      	nop
 800061c:	e000ed00 	.word	0xe000ed00

08000620 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000620:	b480      	push	{r7}
 8000622:	b083      	sub	sp, #12
 8000624:	af00      	add	r7, sp, #0
 8000626:	4603      	mov	r3, r0
 8000628:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800062a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800062e:	2b00      	cmp	r3, #0
 8000630:	db0b      	blt.n	800064a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000632:	79fb      	ldrb	r3, [r7, #7]
 8000634:	f003 021f 	and.w	r2, r3, #31
 8000638:	4906      	ldr	r1, [pc, #24]	@ (8000654 <__NVIC_EnableIRQ+0x34>)
 800063a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800063e:	095b      	lsrs	r3, r3, #5
 8000640:	2001      	movs	r0, #1
 8000642:	fa00 f202 	lsl.w	r2, r0, r2
 8000646:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800064a:	bf00      	nop
 800064c:	370c      	adds	r7, #12
 800064e:	46bd      	mov	sp, r7
 8000650:	bc80      	pop	{r7}
 8000652:	4770      	bx	lr
 8000654:	e000e100 	.word	0xe000e100

08000658 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000658:	b480      	push	{r7}
 800065a:	b083      	sub	sp, #12
 800065c:	af00      	add	r7, sp, #0
 800065e:	4603      	mov	r3, r0
 8000660:	6039      	str	r1, [r7, #0]
 8000662:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000664:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000668:	2b00      	cmp	r3, #0
 800066a:	db0a      	blt.n	8000682 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800066c:	683b      	ldr	r3, [r7, #0]
 800066e:	b2da      	uxtb	r2, r3
 8000670:	490c      	ldr	r1, [pc, #48]	@ (80006a4 <__NVIC_SetPriority+0x4c>)
 8000672:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000676:	0112      	lsls	r2, r2, #4
 8000678:	b2d2      	uxtb	r2, r2
 800067a:	440b      	add	r3, r1
 800067c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000680:	e00a      	b.n	8000698 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000682:	683b      	ldr	r3, [r7, #0]
 8000684:	b2da      	uxtb	r2, r3
 8000686:	4908      	ldr	r1, [pc, #32]	@ (80006a8 <__NVIC_SetPriority+0x50>)
 8000688:	79fb      	ldrb	r3, [r7, #7]
 800068a:	f003 030f 	and.w	r3, r3, #15
 800068e:	3b04      	subs	r3, #4
 8000690:	0112      	lsls	r2, r2, #4
 8000692:	b2d2      	uxtb	r2, r2
 8000694:	440b      	add	r3, r1
 8000696:	761a      	strb	r2, [r3, #24]
}
 8000698:	bf00      	nop
 800069a:	370c      	adds	r7, #12
 800069c:	46bd      	mov	sp, r7
 800069e:	bc80      	pop	{r7}
 80006a0:	4770      	bx	lr
 80006a2:	bf00      	nop
 80006a4:	e000e100 	.word	0xe000e100
 80006a8:	e000ed00 	.word	0xe000ed00

080006ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006ac:	b480      	push	{r7}
 80006ae:	b089      	sub	sp, #36	@ 0x24
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	60f8      	str	r0, [r7, #12]
 80006b4:	60b9      	str	r1, [r7, #8]
 80006b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80006b8:	68fb      	ldr	r3, [r7, #12]
 80006ba:	f003 0307 	and.w	r3, r3, #7
 80006be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006c0:	69fb      	ldr	r3, [r7, #28]
 80006c2:	f1c3 0307 	rsb	r3, r3, #7
 80006c6:	2b04      	cmp	r3, #4
 80006c8:	bf28      	it	cs
 80006ca:	2304      	movcs	r3, #4
 80006cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006ce:	69fb      	ldr	r3, [r7, #28]
 80006d0:	3304      	adds	r3, #4
 80006d2:	2b06      	cmp	r3, #6
 80006d4:	d902      	bls.n	80006dc <NVIC_EncodePriority+0x30>
 80006d6:	69fb      	ldr	r3, [r7, #28]
 80006d8:	3b03      	subs	r3, #3
 80006da:	e000      	b.n	80006de <NVIC_EncodePriority+0x32>
 80006dc:	2300      	movs	r3, #0
 80006de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006e0:	f04f 32ff 	mov.w	r2, #4294967295
 80006e4:	69bb      	ldr	r3, [r7, #24]
 80006e6:	fa02 f303 	lsl.w	r3, r2, r3
 80006ea:	43da      	mvns	r2, r3
 80006ec:	68bb      	ldr	r3, [r7, #8]
 80006ee:	401a      	ands	r2, r3
 80006f0:	697b      	ldr	r3, [r7, #20]
 80006f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006f4:	f04f 31ff 	mov.w	r1, #4294967295
 80006f8:	697b      	ldr	r3, [r7, #20]
 80006fa:	fa01 f303 	lsl.w	r3, r1, r3
 80006fe:	43d9      	mvns	r1, r3
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000704:	4313      	orrs	r3, r2
         );
}
 8000706:	4618      	mov	r0, r3
 8000708:	3724      	adds	r7, #36	@ 0x24
 800070a:	46bd      	mov	sp, r7
 800070c:	bc80      	pop	{r7}
 800070e:	4770      	bx	lr

08000710 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b082      	sub	sp, #8
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000718:	6878      	ldr	r0, [r7, #4]
 800071a:	f7ff ff4f 	bl	80005bc <__NVIC_SetPriorityGrouping>
}
 800071e:	bf00      	nop
 8000720:	3708      	adds	r7, #8
 8000722:	46bd      	mov	sp, r7
 8000724:	bd80      	pop	{r7, pc}

08000726 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000726:	b580      	push	{r7, lr}
 8000728:	b086      	sub	sp, #24
 800072a:	af00      	add	r7, sp, #0
 800072c:	4603      	mov	r3, r0
 800072e:	60b9      	str	r1, [r7, #8]
 8000730:	607a      	str	r2, [r7, #4]
 8000732:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000734:	2300      	movs	r3, #0
 8000736:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000738:	f7ff ff64 	bl	8000604 <__NVIC_GetPriorityGrouping>
 800073c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800073e:	687a      	ldr	r2, [r7, #4]
 8000740:	68b9      	ldr	r1, [r7, #8]
 8000742:	6978      	ldr	r0, [r7, #20]
 8000744:	f7ff ffb2 	bl	80006ac <NVIC_EncodePriority>
 8000748:	4602      	mov	r2, r0
 800074a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800074e:	4611      	mov	r1, r2
 8000750:	4618      	mov	r0, r3
 8000752:	f7ff ff81 	bl	8000658 <__NVIC_SetPriority>
}
 8000756:	bf00      	nop
 8000758:	3718      	adds	r7, #24
 800075a:	46bd      	mov	sp, r7
 800075c:	bd80      	pop	{r7, pc}

0800075e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800075e:	b580      	push	{r7, lr}
 8000760:	b082      	sub	sp, #8
 8000762:	af00      	add	r7, sp, #0
 8000764:	4603      	mov	r3, r0
 8000766:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000768:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800076c:	4618      	mov	r0, r3
 800076e:	f7ff ff57 	bl	8000620 <__NVIC_EnableIRQ>
}
 8000772:	bf00      	nop
 8000774:	3708      	adds	r7, #8
 8000776:	46bd      	mov	sp, r7
 8000778:	bd80      	pop	{r7, pc}
	...

0800077c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	b086      	sub	sp, #24
 8000780:	af00      	add	r7, sp, #0
 8000782:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	2b00      	cmp	r3, #0
 8000788:	d101      	bne.n	800078e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800078a:	2301      	movs	r3, #1
 800078c:	e272      	b.n	8000c74 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	f003 0301 	and.w	r3, r3, #1
 8000796:	2b00      	cmp	r3, #0
 8000798:	f000 8087 	beq.w	80008aa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800079c:	4b92      	ldr	r3, [pc, #584]	@ (80009e8 <HAL_RCC_OscConfig+0x26c>)
 800079e:	685b      	ldr	r3, [r3, #4]
 80007a0:	f003 030c 	and.w	r3, r3, #12
 80007a4:	2b04      	cmp	r3, #4
 80007a6:	d00c      	beq.n	80007c2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80007a8:	4b8f      	ldr	r3, [pc, #572]	@ (80009e8 <HAL_RCC_OscConfig+0x26c>)
 80007aa:	685b      	ldr	r3, [r3, #4]
 80007ac:	f003 030c 	and.w	r3, r3, #12
 80007b0:	2b08      	cmp	r3, #8
 80007b2:	d112      	bne.n	80007da <HAL_RCC_OscConfig+0x5e>
 80007b4:	4b8c      	ldr	r3, [pc, #560]	@ (80009e8 <HAL_RCC_OscConfig+0x26c>)
 80007b6:	685b      	ldr	r3, [r3, #4]
 80007b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80007bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80007c0:	d10b      	bne.n	80007da <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80007c2:	4b89      	ldr	r3, [pc, #548]	@ (80009e8 <HAL_RCC_OscConfig+0x26c>)
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d06c      	beq.n	80008a8 <HAL_RCC_OscConfig+0x12c>
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	685b      	ldr	r3, [r3, #4]
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d168      	bne.n	80008a8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80007d6:	2301      	movs	r3, #1
 80007d8:	e24c      	b.n	8000c74 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	685b      	ldr	r3, [r3, #4]
 80007de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80007e2:	d106      	bne.n	80007f2 <HAL_RCC_OscConfig+0x76>
 80007e4:	4b80      	ldr	r3, [pc, #512]	@ (80009e8 <HAL_RCC_OscConfig+0x26c>)
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	4a7f      	ldr	r2, [pc, #508]	@ (80009e8 <HAL_RCC_OscConfig+0x26c>)
 80007ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80007ee:	6013      	str	r3, [r2, #0]
 80007f0:	e02e      	b.n	8000850 <HAL_RCC_OscConfig+0xd4>
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	685b      	ldr	r3, [r3, #4]
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d10c      	bne.n	8000814 <HAL_RCC_OscConfig+0x98>
 80007fa:	4b7b      	ldr	r3, [pc, #492]	@ (80009e8 <HAL_RCC_OscConfig+0x26c>)
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	4a7a      	ldr	r2, [pc, #488]	@ (80009e8 <HAL_RCC_OscConfig+0x26c>)
 8000800:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000804:	6013      	str	r3, [r2, #0]
 8000806:	4b78      	ldr	r3, [pc, #480]	@ (80009e8 <HAL_RCC_OscConfig+0x26c>)
 8000808:	681b      	ldr	r3, [r3, #0]
 800080a:	4a77      	ldr	r2, [pc, #476]	@ (80009e8 <HAL_RCC_OscConfig+0x26c>)
 800080c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000810:	6013      	str	r3, [r2, #0]
 8000812:	e01d      	b.n	8000850 <HAL_RCC_OscConfig+0xd4>
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	685b      	ldr	r3, [r3, #4]
 8000818:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800081c:	d10c      	bne.n	8000838 <HAL_RCC_OscConfig+0xbc>
 800081e:	4b72      	ldr	r3, [pc, #456]	@ (80009e8 <HAL_RCC_OscConfig+0x26c>)
 8000820:	681b      	ldr	r3, [r3, #0]
 8000822:	4a71      	ldr	r2, [pc, #452]	@ (80009e8 <HAL_RCC_OscConfig+0x26c>)
 8000824:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000828:	6013      	str	r3, [r2, #0]
 800082a:	4b6f      	ldr	r3, [pc, #444]	@ (80009e8 <HAL_RCC_OscConfig+0x26c>)
 800082c:	681b      	ldr	r3, [r3, #0]
 800082e:	4a6e      	ldr	r2, [pc, #440]	@ (80009e8 <HAL_RCC_OscConfig+0x26c>)
 8000830:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000834:	6013      	str	r3, [r2, #0]
 8000836:	e00b      	b.n	8000850 <HAL_RCC_OscConfig+0xd4>
 8000838:	4b6b      	ldr	r3, [pc, #428]	@ (80009e8 <HAL_RCC_OscConfig+0x26c>)
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	4a6a      	ldr	r2, [pc, #424]	@ (80009e8 <HAL_RCC_OscConfig+0x26c>)
 800083e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000842:	6013      	str	r3, [r2, #0]
 8000844:	4b68      	ldr	r3, [pc, #416]	@ (80009e8 <HAL_RCC_OscConfig+0x26c>)
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	4a67      	ldr	r2, [pc, #412]	@ (80009e8 <HAL_RCC_OscConfig+0x26c>)
 800084a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800084e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	685b      	ldr	r3, [r3, #4]
 8000854:	2b00      	cmp	r3, #0
 8000856:	d013      	beq.n	8000880 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000858:	f7ff fe82 	bl	8000560 <HAL_GetTick>
 800085c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800085e:	e008      	b.n	8000872 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000860:	f7ff fe7e 	bl	8000560 <HAL_GetTick>
 8000864:	4602      	mov	r2, r0
 8000866:	693b      	ldr	r3, [r7, #16]
 8000868:	1ad3      	subs	r3, r2, r3
 800086a:	2b64      	cmp	r3, #100	@ 0x64
 800086c:	d901      	bls.n	8000872 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800086e:	2303      	movs	r3, #3
 8000870:	e200      	b.n	8000c74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000872:	4b5d      	ldr	r3, [pc, #372]	@ (80009e8 <HAL_RCC_OscConfig+0x26c>)
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800087a:	2b00      	cmp	r3, #0
 800087c:	d0f0      	beq.n	8000860 <HAL_RCC_OscConfig+0xe4>
 800087e:	e014      	b.n	80008aa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000880:	f7ff fe6e 	bl	8000560 <HAL_GetTick>
 8000884:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000886:	e008      	b.n	800089a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000888:	f7ff fe6a 	bl	8000560 <HAL_GetTick>
 800088c:	4602      	mov	r2, r0
 800088e:	693b      	ldr	r3, [r7, #16]
 8000890:	1ad3      	subs	r3, r2, r3
 8000892:	2b64      	cmp	r3, #100	@ 0x64
 8000894:	d901      	bls.n	800089a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000896:	2303      	movs	r3, #3
 8000898:	e1ec      	b.n	8000c74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800089a:	4b53      	ldr	r3, [pc, #332]	@ (80009e8 <HAL_RCC_OscConfig+0x26c>)
 800089c:	681b      	ldr	r3, [r3, #0]
 800089e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d1f0      	bne.n	8000888 <HAL_RCC_OscConfig+0x10c>
 80008a6:	e000      	b.n	80008aa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80008a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	681b      	ldr	r3, [r3, #0]
 80008ae:	f003 0302 	and.w	r3, r3, #2
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d063      	beq.n	800097e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80008b6:	4b4c      	ldr	r3, [pc, #304]	@ (80009e8 <HAL_RCC_OscConfig+0x26c>)
 80008b8:	685b      	ldr	r3, [r3, #4]
 80008ba:	f003 030c 	and.w	r3, r3, #12
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d00b      	beq.n	80008da <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80008c2:	4b49      	ldr	r3, [pc, #292]	@ (80009e8 <HAL_RCC_OscConfig+0x26c>)
 80008c4:	685b      	ldr	r3, [r3, #4]
 80008c6:	f003 030c 	and.w	r3, r3, #12
 80008ca:	2b08      	cmp	r3, #8
 80008cc:	d11c      	bne.n	8000908 <HAL_RCC_OscConfig+0x18c>
 80008ce:	4b46      	ldr	r3, [pc, #280]	@ (80009e8 <HAL_RCC_OscConfig+0x26c>)
 80008d0:	685b      	ldr	r3, [r3, #4]
 80008d2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d116      	bne.n	8000908 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80008da:	4b43      	ldr	r3, [pc, #268]	@ (80009e8 <HAL_RCC_OscConfig+0x26c>)
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	f003 0302 	and.w	r3, r3, #2
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d005      	beq.n	80008f2 <HAL_RCC_OscConfig+0x176>
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	691b      	ldr	r3, [r3, #16]
 80008ea:	2b01      	cmp	r3, #1
 80008ec:	d001      	beq.n	80008f2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80008ee:	2301      	movs	r3, #1
 80008f0:	e1c0      	b.n	8000c74 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80008f2:	4b3d      	ldr	r3, [pc, #244]	@ (80009e8 <HAL_RCC_OscConfig+0x26c>)
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	695b      	ldr	r3, [r3, #20]
 80008fe:	00db      	lsls	r3, r3, #3
 8000900:	4939      	ldr	r1, [pc, #228]	@ (80009e8 <HAL_RCC_OscConfig+0x26c>)
 8000902:	4313      	orrs	r3, r2
 8000904:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000906:	e03a      	b.n	800097e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	691b      	ldr	r3, [r3, #16]
 800090c:	2b00      	cmp	r3, #0
 800090e:	d020      	beq.n	8000952 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000910:	4b36      	ldr	r3, [pc, #216]	@ (80009ec <HAL_RCC_OscConfig+0x270>)
 8000912:	2201      	movs	r2, #1
 8000914:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000916:	f7ff fe23 	bl	8000560 <HAL_GetTick>
 800091a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800091c:	e008      	b.n	8000930 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800091e:	f7ff fe1f 	bl	8000560 <HAL_GetTick>
 8000922:	4602      	mov	r2, r0
 8000924:	693b      	ldr	r3, [r7, #16]
 8000926:	1ad3      	subs	r3, r2, r3
 8000928:	2b02      	cmp	r3, #2
 800092a:	d901      	bls.n	8000930 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800092c:	2303      	movs	r3, #3
 800092e:	e1a1      	b.n	8000c74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000930:	4b2d      	ldr	r3, [pc, #180]	@ (80009e8 <HAL_RCC_OscConfig+0x26c>)
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	f003 0302 	and.w	r3, r3, #2
 8000938:	2b00      	cmp	r3, #0
 800093a:	d0f0      	beq.n	800091e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800093c:	4b2a      	ldr	r3, [pc, #168]	@ (80009e8 <HAL_RCC_OscConfig+0x26c>)
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	695b      	ldr	r3, [r3, #20]
 8000948:	00db      	lsls	r3, r3, #3
 800094a:	4927      	ldr	r1, [pc, #156]	@ (80009e8 <HAL_RCC_OscConfig+0x26c>)
 800094c:	4313      	orrs	r3, r2
 800094e:	600b      	str	r3, [r1, #0]
 8000950:	e015      	b.n	800097e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000952:	4b26      	ldr	r3, [pc, #152]	@ (80009ec <HAL_RCC_OscConfig+0x270>)
 8000954:	2200      	movs	r2, #0
 8000956:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000958:	f7ff fe02 	bl	8000560 <HAL_GetTick>
 800095c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800095e:	e008      	b.n	8000972 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000960:	f7ff fdfe 	bl	8000560 <HAL_GetTick>
 8000964:	4602      	mov	r2, r0
 8000966:	693b      	ldr	r3, [r7, #16]
 8000968:	1ad3      	subs	r3, r2, r3
 800096a:	2b02      	cmp	r3, #2
 800096c:	d901      	bls.n	8000972 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800096e:	2303      	movs	r3, #3
 8000970:	e180      	b.n	8000c74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000972:	4b1d      	ldr	r3, [pc, #116]	@ (80009e8 <HAL_RCC_OscConfig+0x26c>)
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	f003 0302 	and.w	r3, r3, #2
 800097a:	2b00      	cmp	r3, #0
 800097c:	d1f0      	bne.n	8000960 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	f003 0308 	and.w	r3, r3, #8
 8000986:	2b00      	cmp	r3, #0
 8000988:	d03a      	beq.n	8000a00 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	699b      	ldr	r3, [r3, #24]
 800098e:	2b00      	cmp	r3, #0
 8000990:	d019      	beq.n	80009c6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000992:	4b17      	ldr	r3, [pc, #92]	@ (80009f0 <HAL_RCC_OscConfig+0x274>)
 8000994:	2201      	movs	r2, #1
 8000996:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000998:	f7ff fde2 	bl	8000560 <HAL_GetTick>
 800099c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800099e:	e008      	b.n	80009b2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80009a0:	f7ff fdde 	bl	8000560 <HAL_GetTick>
 80009a4:	4602      	mov	r2, r0
 80009a6:	693b      	ldr	r3, [r7, #16]
 80009a8:	1ad3      	subs	r3, r2, r3
 80009aa:	2b02      	cmp	r3, #2
 80009ac:	d901      	bls.n	80009b2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80009ae:	2303      	movs	r3, #3
 80009b0:	e160      	b.n	8000c74 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80009b2:	4b0d      	ldr	r3, [pc, #52]	@ (80009e8 <HAL_RCC_OscConfig+0x26c>)
 80009b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80009b6:	f003 0302 	and.w	r3, r3, #2
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d0f0      	beq.n	80009a0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80009be:	2001      	movs	r0, #1
 80009c0:	f000 faea 	bl	8000f98 <RCC_Delay>
 80009c4:	e01c      	b.n	8000a00 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80009c6:	4b0a      	ldr	r3, [pc, #40]	@ (80009f0 <HAL_RCC_OscConfig+0x274>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80009cc:	f7ff fdc8 	bl	8000560 <HAL_GetTick>
 80009d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80009d2:	e00f      	b.n	80009f4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80009d4:	f7ff fdc4 	bl	8000560 <HAL_GetTick>
 80009d8:	4602      	mov	r2, r0
 80009da:	693b      	ldr	r3, [r7, #16]
 80009dc:	1ad3      	subs	r3, r2, r3
 80009de:	2b02      	cmp	r3, #2
 80009e0:	d908      	bls.n	80009f4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80009e2:	2303      	movs	r3, #3
 80009e4:	e146      	b.n	8000c74 <HAL_RCC_OscConfig+0x4f8>
 80009e6:	bf00      	nop
 80009e8:	40021000 	.word	0x40021000
 80009ec:	42420000 	.word	0x42420000
 80009f0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80009f4:	4b92      	ldr	r3, [pc, #584]	@ (8000c40 <HAL_RCC_OscConfig+0x4c4>)
 80009f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80009f8:	f003 0302 	and.w	r3, r3, #2
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d1e9      	bne.n	80009d4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	f003 0304 	and.w	r3, r3, #4
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	f000 80a6 	beq.w	8000b5a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000a12:	4b8b      	ldr	r3, [pc, #556]	@ (8000c40 <HAL_RCC_OscConfig+0x4c4>)
 8000a14:	69db      	ldr	r3, [r3, #28]
 8000a16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d10d      	bne.n	8000a3a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000a1e:	4b88      	ldr	r3, [pc, #544]	@ (8000c40 <HAL_RCC_OscConfig+0x4c4>)
 8000a20:	69db      	ldr	r3, [r3, #28]
 8000a22:	4a87      	ldr	r2, [pc, #540]	@ (8000c40 <HAL_RCC_OscConfig+0x4c4>)
 8000a24:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a28:	61d3      	str	r3, [r2, #28]
 8000a2a:	4b85      	ldr	r3, [pc, #532]	@ (8000c40 <HAL_RCC_OscConfig+0x4c4>)
 8000a2c:	69db      	ldr	r3, [r3, #28]
 8000a2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a32:	60bb      	str	r3, [r7, #8]
 8000a34:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000a36:	2301      	movs	r3, #1
 8000a38:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a3a:	4b82      	ldr	r3, [pc, #520]	@ (8000c44 <HAL_RCC_OscConfig+0x4c8>)
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d118      	bne.n	8000a78 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000a46:	4b7f      	ldr	r3, [pc, #508]	@ (8000c44 <HAL_RCC_OscConfig+0x4c8>)
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	4a7e      	ldr	r2, [pc, #504]	@ (8000c44 <HAL_RCC_OscConfig+0x4c8>)
 8000a4c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000a50:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000a52:	f7ff fd85 	bl	8000560 <HAL_GetTick>
 8000a56:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a58:	e008      	b.n	8000a6c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000a5a:	f7ff fd81 	bl	8000560 <HAL_GetTick>
 8000a5e:	4602      	mov	r2, r0
 8000a60:	693b      	ldr	r3, [r7, #16]
 8000a62:	1ad3      	subs	r3, r2, r3
 8000a64:	2b64      	cmp	r3, #100	@ 0x64
 8000a66:	d901      	bls.n	8000a6c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000a68:	2303      	movs	r3, #3
 8000a6a:	e103      	b.n	8000c74 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a6c:	4b75      	ldr	r3, [pc, #468]	@ (8000c44 <HAL_RCC_OscConfig+0x4c8>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d0f0      	beq.n	8000a5a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	68db      	ldr	r3, [r3, #12]
 8000a7c:	2b01      	cmp	r3, #1
 8000a7e:	d106      	bne.n	8000a8e <HAL_RCC_OscConfig+0x312>
 8000a80:	4b6f      	ldr	r3, [pc, #444]	@ (8000c40 <HAL_RCC_OscConfig+0x4c4>)
 8000a82:	6a1b      	ldr	r3, [r3, #32]
 8000a84:	4a6e      	ldr	r2, [pc, #440]	@ (8000c40 <HAL_RCC_OscConfig+0x4c4>)
 8000a86:	f043 0301 	orr.w	r3, r3, #1
 8000a8a:	6213      	str	r3, [r2, #32]
 8000a8c:	e02d      	b.n	8000aea <HAL_RCC_OscConfig+0x36e>
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	68db      	ldr	r3, [r3, #12]
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d10c      	bne.n	8000ab0 <HAL_RCC_OscConfig+0x334>
 8000a96:	4b6a      	ldr	r3, [pc, #424]	@ (8000c40 <HAL_RCC_OscConfig+0x4c4>)
 8000a98:	6a1b      	ldr	r3, [r3, #32]
 8000a9a:	4a69      	ldr	r2, [pc, #420]	@ (8000c40 <HAL_RCC_OscConfig+0x4c4>)
 8000a9c:	f023 0301 	bic.w	r3, r3, #1
 8000aa0:	6213      	str	r3, [r2, #32]
 8000aa2:	4b67      	ldr	r3, [pc, #412]	@ (8000c40 <HAL_RCC_OscConfig+0x4c4>)
 8000aa4:	6a1b      	ldr	r3, [r3, #32]
 8000aa6:	4a66      	ldr	r2, [pc, #408]	@ (8000c40 <HAL_RCC_OscConfig+0x4c4>)
 8000aa8:	f023 0304 	bic.w	r3, r3, #4
 8000aac:	6213      	str	r3, [r2, #32]
 8000aae:	e01c      	b.n	8000aea <HAL_RCC_OscConfig+0x36e>
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	68db      	ldr	r3, [r3, #12]
 8000ab4:	2b05      	cmp	r3, #5
 8000ab6:	d10c      	bne.n	8000ad2 <HAL_RCC_OscConfig+0x356>
 8000ab8:	4b61      	ldr	r3, [pc, #388]	@ (8000c40 <HAL_RCC_OscConfig+0x4c4>)
 8000aba:	6a1b      	ldr	r3, [r3, #32]
 8000abc:	4a60      	ldr	r2, [pc, #384]	@ (8000c40 <HAL_RCC_OscConfig+0x4c4>)
 8000abe:	f043 0304 	orr.w	r3, r3, #4
 8000ac2:	6213      	str	r3, [r2, #32]
 8000ac4:	4b5e      	ldr	r3, [pc, #376]	@ (8000c40 <HAL_RCC_OscConfig+0x4c4>)
 8000ac6:	6a1b      	ldr	r3, [r3, #32]
 8000ac8:	4a5d      	ldr	r2, [pc, #372]	@ (8000c40 <HAL_RCC_OscConfig+0x4c4>)
 8000aca:	f043 0301 	orr.w	r3, r3, #1
 8000ace:	6213      	str	r3, [r2, #32]
 8000ad0:	e00b      	b.n	8000aea <HAL_RCC_OscConfig+0x36e>
 8000ad2:	4b5b      	ldr	r3, [pc, #364]	@ (8000c40 <HAL_RCC_OscConfig+0x4c4>)
 8000ad4:	6a1b      	ldr	r3, [r3, #32]
 8000ad6:	4a5a      	ldr	r2, [pc, #360]	@ (8000c40 <HAL_RCC_OscConfig+0x4c4>)
 8000ad8:	f023 0301 	bic.w	r3, r3, #1
 8000adc:	6213      	str	r3, [r2, #32]
 8000ade:	4b58      	ldr	r3, [pc, #352]	@ (8000c40 <HAL_RCC_OscConfig+0x4c4>)
 8000ae0:	6a1b      	ldr	r3, [r3, #32]
 8000ae2:	4a57      	ldr	r2, [pc, #348]	@ (8000c40 <HAL_RCC_OscConfig+0x4c4>)
 8000ae4:	f023 0304 	bic.w	r3, r3, #4
 8000ae8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	68db      	ldr	r3, [r3, #12]
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d015      	beq.n	8000b1e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000af2:	f7ff fd35 	bl	8000560 <HAL_GetTick>
 8000af6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000af8:	e00a      	b.n	8000b10 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000afa:	f7ff fd31 	bl	8000560 <HAL_GetTick>
 8000afe:	4602      	mov	r2, r0
 8000b00:	693b      	ldr	r3, [r7, #16]
 8000b02:	1ad3      	subs	r3, r2, r3
 8000b04:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000b08:	4293      	cmp	r3, r2
 8000b0a:	d901      	bls.n	8000b10 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000b0c:	2303      	movs	r3, #3
 8000b0e:	e0b1      	b.n	8000c74 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b10:	4b4b      	ldr	r3, [pc, #300]	@ (8000c40 <HAL_RCC_OscConfig+0x4c4>)
 8000b12:	6a1b      	ldr	r3, [r3, #32]
 8000b14:	f003 0302 	and.w	r3, r3, #2
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d0ee      	beq.n	8000afa <HAL_RCC_OscConfig+0x37e>
 8000b1c:	e014      	b.n	8000b48 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000b1e:	f7ff fd1f 	bl	8000560 <HAL_GetTick>
 8000b22:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000b24:	e00a      	b.n	8000b3c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000b26:	f7ff fd1b 	bl	8000560 <HAL_GetTick>
 8000b2a:	4602      	mov	r2, r0
 8000b2c:	693b      	ldr	r3, [r7, #16]
 8000b2e:	1ad3      	subs	r3, r2, r3
 8000b30:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000b34:	4293      	cmp	r3, r2
 8000b36:	d901      	bls.n	8000b3c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000b38:	2303      	movs	r3, #3
 8000b3a:	e09b      	b.n	8000c74 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000b3c:	4b40      	ldr	r3, [pc, #256]	@ (8000c40 <HAL_RCC_OscConfig+0x4c4>)
 8000b3e:	6a1b      	ldr	r3, [r3, #32]
 8000b40:	f003 0302 	and.w	r3, r3, #2
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d1ee      	bne.n	8000b26 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000b48:	7dfb      	ldrb	r3, [r7, #23]
 8000b4a:	2b01      	cmp	r3, #1
 8000b4c:	d105      	bne.n	8000b5a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000b4e:	4b3c      	ldr	r3, [pc, #240]	@ (8000c40 <HAL_RCC_OscConfig+0x4c4>)
 8000b50:	69db      	ldr	r3, [r3, #28]
 8000b52:	4a3b      	ldr	r2, [pc, #236]	@ (8000c40 <HAL_RCC_OscConfig+0x4c4>)
 8000b54:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000b58:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	69db      	ldr	r3, [r3, #28]
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	f000 8087 	beq.w	8000c72 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000b64:	4b36      	ldr	r3, [pc, #216]	@ (8000c40 <HAL_RCC_OscConfig+0x4c4>)
 8000b66:	685b      	ldr	r3, [r3, #4]
 8000b68:	f003 030c 	and.w	r3, r3, #12
 8000b6c:	2b08      	cmp	r3, #8
 8000b6e:	d061      	beq.n	8000c34 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	69db      	ldr	r3, [r3, #28]
 8000b74:	2b02      	cmp	r3, #2
 8000b76:	d146      	bne.n	8000c06 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000b78:	4b33      	ldr	r3, [pc, #204]	@ (8000c48 <HAL_RCC_OscConfig+0x4cc>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b7e:	f7ff fcef 	bl	8000560 <HAL_GetTick>
 8000b82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000b84:	e008      	b.n	8000b98 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000b86:	f7ff fceb 	bl	8000560 <HAL_GetTick>
 8000b8a:	4602      	mov	r2, r0
 8000b8c:	693b      	ldr	r3, [r7, #16]
 8000b8e:	1ad3      	subs	r3, r2, r3
 8000b90:	2b02      	cmp	r3, #2
 8000b92:	d901      	bls.n	8000b98 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000b94:	2303      	movs	r3, #3
 8000b96:	e06d      	b.n	8000c74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000b98:	4b29      	ldr	r3, [pc, #164]	@ (8000c40 <HAL_RCC_OscConfig+0x4c4>)
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d1f0      	bne.n	8000b86 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	6a1b      	ldr	r3, [r3, #32]
 8000ba8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000bac:	d108      	bne.n	8000bc0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000bae:	4b24      	ldr	r3, [pc, #144]	@ (8000c40 <HAL_RCC_OscConfig+0x4c4>)
 8000bb0:	685b      	ldr	r3, [r3, #4]
 8000bb2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	689b      	ldr	r3, [r3, #8]
 8000bba:	4921      	ldr	r1, [pc, #132]	@ (8000c40 <HAL_RCC_OscConfig+0x4c4>)
 8000bbc:	4313      	orrs	r3, r2
 8000bbe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000bc0:	4b1f      	ldr	r3, [pc, #124]	@ (8000c40 <HAL_RCC_OscConfig+0x4c4>)
 8000bc2:	685b      	ldr	r3, [r3, #4]
 8000bc4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	6a19      	ldr	r1, [r3, #32]
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000bd0:	430b      	orrs	r3, r1
 8000bd2:	491b      	ldr	r1, [pc, #108]	@ (8000c40 <HAL_RCC_OscConfig+0x4c4>)
 8000bd4:	4313      	orrs	r3, r2
 8000bd6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000bd8:	4b1b      	ldr	r3, [pc, #108]	@ (8000c48 <HAL_RCC_OscConfig+0x4cc>)
 8000bda:	2201      	movs	r2, #1
 8000bdc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bde:	f7ff fcbf 	bl	8000560 <HAL_GetTick>
 8000be2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000be4:	e008      	b.n	8000bf8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000be6:	f7ff fcbb 	bl	8000560 <HAL_GetTick>
 8000bea:	4602      	mov	r2, r0
 8000bec:	693b      	ldr	r3, [r7, #16]
 8000bee:	1ad3      	subs	r3, r2, r3
 8000bf0:	2b02      	cmp	r3, #2
 8000bf2:	d901      	bls.n	8000bf8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000bf4:	2303      	movs	r3, #3
 8000bf6:	e03d      	b.n	8000c74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000bf8:	4b11      	ldr	r3, [pc, #68]	@ (8000c40 <HAL_RCC_OscConfig+0x4c4>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d0f0      	beq.n	8000be6 <HAL_RCC_OscConfig+0x46a>
 8000c04:	e035      	b.n	8000c72 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000c06:	4b10      	ldr	r3, [pc, #64]	@ (8000c48 <HAL_RCC_OscConfig+0x4cc>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c0c:	f7ff fca8 	bl	8000560 <HAL_GetTick>
 8000c10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c12:	e008      	b.n	8000c26 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000c14:	f7ff fca4 	bl	8000560 <HAL_GetTick>
 8000c18:	4602      	mov	r2, r0
 8000c1a:	693b      	ldr	r3, [r7, #16]
 8000c1c:	1ad3      	subs	r3, r2, r3
 8000c1e:	2b02      	cmp	r3, #2
 8000c20:	d901      	bls.n	8000c26 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000c22:	2303      	movs	r3, #3
 8000c24:	e026      	b.n	8000c74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c26:	4b06      	ldr	r3, [pc, #24]	@ (8000c40 <HAL_RCC_OscConfig+0x4c4>)
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d1f0      	bne.n	8000c14 <HAL_RCC_OscConfig+0x498>
 8000c32:	e01e      	b.n	8000c72 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	69db      	ldr	r3, [r3, #28]
 8000c38:	2b01      	cmp	r3, #1
 8000c3a:	d107      	bne.n	8000c4c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8000c3c:	2301      	movs	r3, #1
 8000c3e:	e019      	b.n	8000c74 <HAL_RCC_OscConfig+0x4f8>
 8000c40:	40021000 	.word	0x40021000
 8000c44:	40007000 	.word	0x40007000
 8000c48:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000c4c:	4b0b      	ldr	r3, [pc, #44]	@ (8000c7c <HAL_RCC_OscConfig+0x500>)
 8000c4e:	685b      	ldr	r3, [r3, #4]
 8000c50:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000c52:	68fb      	ldr	r3, [r7, #12]
 8000c54:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	6a1b      	ldr	r3, [r3, #32]
 8000c5c:	429a      	cmp	r2, r3
 8000c5e:	d106      	bne.n	8000c6e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000c6a:	429a      	cmp	r2, r3
 8000c6c:	d001      	beq.n	8000c72 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8000c6e:	2301      	movs	r3, #1
 8000c70:	e000      	b.n	8000c74 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8000c72:	2300      	movs	r3, #0
}
 8000c74:	4618      	mov	r0, r3
 8000c76:	3718      	adds	r7, #24
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	bd80      	pop	{r7, pc}
 8000c7c:	40021000 	.word	0x40021000

08000c80 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b084      	sub	sp, #16
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
 8000c88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d101      	bne.n	8000c94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000c90:	2301      	movs	r3, #1
 8000c92:	e0d0      	b.n	8000e36 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000c94:	4b6a      	ldr	r3, [pc, #424]	@ (8000e40 <HAL_RCC_ClockConfig+0x1c0>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	f003 0307 	and.w	r3, r3, #7
 8000c9c:	683a      	ldr	r2, [r7, #0]
 8000c9e:	429a      	cmp	r2, r3
 8000ca0:	d910      	bls.n	8000cc4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000ca2:	4b67      	ldr	r3, [pc, #412]	@ (8000e40 <HAL_RCC_ClockConfig+0x1c0>)
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	f023 0207 	bic.w	r2, r3, #7
 8000caa:	4965      	ldr	r1, [pc, #404]	@ (8000e40 <HAL_RCC_ClockConfig+0x1c0>)
 8000cac:	683b      	ldr	r3, [r7, #0]
 8000cae:	4313      	orrs	r3, r2
 8000cb0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000cb2:	4b63      	ldr	r3, [pc, #396]	@ (8000e40 <HAL_RCC_ClockConfig+0x1c0>)
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	f003 0307 	and.w	r3, r3, #7
 8000cba:	683a      	ldr	r2, [r7, #0]
 8000cbc:	429a      	cmp	r2, r3
 8000cbe:	d001      	beq.n	8000cc4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8000cc0:	2301      	movs	r3, #1
 8000cc2:	e0b8      	b.n	8000e36 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	f003 0302 	and.w	r3, r3, #2
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d020      	beq.n	8000d12 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	f003 0304 	and.w	r3, r3, #4
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d005      	beq.n	8000ce8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000cdc:	4b59      	ldr	r3, [pc, #356]	@ (8000e44 <HAL_RCC_ClockConfig+0x1c4>)
 8000cde:	685b      	ldr	r3, [r3, #4]
 8000ce0:	4a58      	ldr	r2, [pc, #352]	@ (8000e44 <HAL_RCC_ClockConfig+0x1c4>)
 8000ce2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8000ce6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	f003 0308 	and.w	r3, r3, #8
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d005      	beq.n	8000d00 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000cf4:	4b53      	ldr	r3, [pc, #332]	@ (8000e44 <HAL_RCC_ClockConfig+0x1c4>)
 8000cf6:	685b      	ldr	r3, [r3, #4]
 8000cf8:	4a52      	ldr	r2, [pc, #328]	@ (8000e44 <HAL_RCC_ClockConfig+0x1c4>)
 8000cfa:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8000cfe:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000d00:	4b50      	ldr	r3, [pc, #320]	@ (8000e44 <HAL_RCC_ClockConfig+0x1c4>)
 8000d02:	685b      	ldr	r3, [r3, #4]
 8000d04:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	689b      	ldr	r3, [r3, #8]
 8000d0c:	494d      	ldr	r1, [pc, #308]	@ (8000e44 <HAL_RCC_ClockConfig+0x1c4>)
 8000d0e:	4313      	orrs	r3, r2
 8000d10:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	f003 0301 	and.w	r3, r3, #1
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d040      	beq.n	8000da0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	685b      	ldr	r3, [r3, #4]
 8000d22:	2b01      	cmp	r3, #1
 8000d24:	d107      	bne.n	8000d36 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d26:	4b47      	ldr	r3, [pc, #284]	@ (8000e44 <HAL_RCC_ClockConfig+0x1c4>)
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d115      	bne.n	8000d5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000d32:	2301      	movs	r3, #1
 8000d34:	e07f      	b.n	8000e36 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	685b      	ldr	r3, [r3, #4]
 8000d3a:	2b02      	cmp	r3, #2
 8000d3c:	d107      	bne.n	8000d4e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000d3e:	4b41      	ldr	r3, [pc, #260]	@ (8000e44 <HAL_RCC_ClockConfig+0x1c4>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d109      	bne.n	8000d5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	e073      	b.n	8000e36 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d4e:	4b3d      	ldr	r3, [pc, #244]	@ (8000e44 <HAL_RCC_ClockConfig+0x1c4>)
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	f003 0302 	and.w	r3, r3, #2
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d101      	bne.n	8000d5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000d5a:	2301      	movs	r3, #1
 8000d5c:	e06b      	b.n	8000e36 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000d5e:	4b39      	ldr	r3, [pc, #228]	@ (8000e44 <HAL_RCC_ClockConfig+0x1c4>)
 8000d60:	685b      	ldr	r3, [r3, #4]
 8000d62:	f023 0203 	bic.w	r2, r3, #3
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	685b      	ldr	r3, [r3, #4]
 8000d6a:	4936      	ldr	r1, [pc, #216]	@ (8000e44 <HAL_RCC_ClockConfig+0x1c4>)
 8000d6c:	4313      	orrs	r3, r2
 8000d6e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000d70:	f7ff fbf6 	bl	8000560 <HAL_GetTick>
 8000d74:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000d76:	e00a      	b.n	8000d8e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000d78:	f7ff fbf2 	bl	8000560 <HAL_GetTick>
 8000d7c:	4602      	mov	r2, r0
 8000d7e:	68fb      	ldr	r3, [r7, #12]
 8000d80:	1ad3      	subs	r3, r2, r3
 8000d82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000d86:	4293      	cmp	r3, r2
 8000d88:	d901      	bls.n	8000d8e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8000d8a:	2303      	movs	r3, #3
 8000d8c:	e053      	b.n	8000e36 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000d8e:	4b2d      	ldr	r3, [pc, #180]	@ (8000e44 <HAL_RCC_ClockConfig+0x1c4>)
 8000d90:	685b      	ldr	r3, [r3, #4]
 8000d92:	f003 020c 	and.w	r2, r3, #12
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	685b      	ldr	r3, [r3, #4]
 8000d9a:	009b      	lsls	r3, r3, #2
 8000d9c:	429a      	cmp	r2, r3
 8000d9e:	d1eb      	bne.n	8000d78 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000da0:	4b27      	ldr	r3, [pc, #156]	@ (8000e40 <HAL_RCC_ClockConfig+0x1c0>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	f003 0307 	and.w	r3, r3, #7
 8000da8:	683a      	ldr	r2, [r7, #0]
 8000daa:	429a      	cmp	r2, r3
 8000dac:	d210      	bcs.n	8000dd0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000dae:	4b24      	ldr	r3, [pc, #144]	@ (8000e40 <HAL_RCC_ClockConfig+0x1c0>)
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	f023 0207 	bic.w	r2, r3, #7
 8000db6:	4922      	ldr	r1, [pc, #136]	@ (8000e40 <HAL_RCC_ClockConfig+0x1c0>)
 8000db8:	683b      	ldr	r3, [r7, #0]
 8000dba:	4313      	orrs	r3, r2
 8000dbc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000dbe:	4b20      	ldr	r3, [pc, #128]	@ (8000e40 <HAL_RCC_ClockConfig+0x1c0>)
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	f003 0307 	and.w	r3, r3, #7
 8000dc6:	683a      	ldr	r2, [r7, #0]
 8000dc8:	429a      	cmp	r2, r3
 8000dca:	d001      	beq.n	8000dd0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8000dcc:	2301      	movs	r3, #1
 8000dce:	e032      	b.n	8000e36 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	f003 0304 	and.w	r3, r3, #4
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d008      	beq.n	8000dee <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000ddc:	4b19      	ldr	r3, [pc, #100]	@ (8000e44 <HAL_RCC_ClockConfig+0x1c4>)
 8000dde:	685b      	ldr	r3, [r3, #4]
 8000de0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	68db      	ldr	r3, [r3, #12]
 8000de8:	4916      	ldr	r1, [pc, #88]	@ (8000e44 <HAL_RCC_ClockConfig+0x1c4>)
 8000dea:	4313      	orrs	r3, r2
 8000dec:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	f003 0308 	and.w	r3, r3, #8
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d009      	beq.n	8000e0e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000dfa:	4b12      	ldr	r3, [pc, #72]	@ (8000e44 <HAL_RCC_ClockConfig+0x1c4>)
 8000dfc:	685b      	ldr	r3, [r3, #4]
 8000dfe:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	691b      	ldr	r3, [r3, #16]
 8000e06:	00db      	lsls	r3, r3, #3
 8000e08:	490e      	ldr	r1, [pc, #56]	@ (8000e44 <HAL_RCC_ClockConfig+0x1c4>)
 8000e0a:	4313      	orrs	r3, r2
 8000e0c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8000e0e:	f000 f821 	bl	8000e54 <HAL_RCC_GetSysClockFreq>
 8000e12:	4602      	mov	r2, r0
 8000e14:	4b0b      	ldr	r3, [pc, #44]	@ (8000e44 <HAL_RCC_ClockConfig+0x1c4>)
 8000e16:	685b      	ldr	r3, [r3, #4]
 8000e18:	091b      	lsrs	r3, r3, #4
 8000e1a:	f003 030f 	and.w	r3, r3, #15
 8000e1e:	490a      	ldr	r1, [pc, #40]	@ (8000e48 <HAL_RCC_ClockConfig+0x1c8>)
 8000e20:	5ccb      	ldrb	r3, [r1, r3]
 8000e22:	fa22 f303 	lsr.w	r3, r2, r3
 8000e26:	4a09      	ldr	r2, [pc, #36]	@ (8000e4c <HAL_RCC_ClockConfig+0x1cc>)
 8000e28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8000e2a:	4b09      	ldr	r3, [pc, #36]	@ (8000e50 <HAL_RCC_ClockConfig+0x1d0>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	4618      	mov	r0, r3
 8000e30:	f7ff faac 	bl	800038c <HAL_InitTick>

  return HAL_OK;
 8000e34:	2300      	movs	r3, #0
}
 8000e36:	4618      	mov	r0, r3
 8000e38:	3710      	adds	r7, #16
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	bf00      	nop
 8000e40:	40022000 	.word	0x40022000
 8000e44:	40021000 	.word	0x40021000
 8000e48:	080028ec 	.word	0x080028ec
 8000e4c:	20000000 	.word	0x20000000
 8000e50:	20000004 	.word	0x20000004

08000e54 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000e54:	b480      	push	{r7}
 8000e56:	b087      	sub	sp, #28
 8000e58:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	60fb      	str	r3, [r7, #12]
 8000e5e:	2300      	movs	r3, #0
 8000e60:	60bb      	str	r3, [r7, #8]
 8000e62:	2300      	movs	r3, #0
 8000e64:	617b      	str	r3, [r7, #20]
 8000e66:	2300      	movs	r3, #0
 8000e68:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8000e6e:	4b1e      	ldr	r3, [pc, #120]	@ (8000ee8 <HAL_RCC_GetSysClockFreq+0x94>)
 8000e70:	685b      	ldr	r3, [r3, #4]
 8000e72:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000e74:	68fb      	ldr	r3, [r7, #12]
 8000e76:	f003 030c 	and.w	r3, r3, #12
 8000e7a:	2b04      	cmp	r3, #4
 8000e7c:	d002      	beq.n	8000e84 <HAL_RCC_GetSysClockFreq+0x30>
 8000e7e:	2b08      	cmp	r3, #8
 8000e80:	d003      	beq.n	8000e8a <HAL_RCC_GetSysClockFreq+0x36>
 8000e82:	e027      	b.n	8000ed4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8000e84:	4b19      	ldr	r3, [pc, #100]	@ (8000eec <HAL_RCC_GetSysClockFreq+0x98>)
 8000e86:	613b      	str	r3, [r7, #16]
      break;
 8000e88:	e027      	b.n	8000eda <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000e8a:	68fb      	ldr	r3, [r7, #12]
 8000e8c:	0c9b      	lsrs	r3, r3, #18
 8000e8e:	f003 030f 	and.w	r3, r3, #15
 8000e92:	4a17      	ldr	r2, [pc, #92]	@ (8000ef0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8000e94:	5cd3      	ldrb	r3, [r2, r3]
 8000e96:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d010      	beq.n	8000ec4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000ea2:	4b11      	ldr	r3, [pc, #68]	@ (8000ee8 <HAL_RCC_GetSysClockFreq+0x94>)
 8000ea4:	685b      	ldr	r3, [r3, #4]
 8000ea6:	0c5b      	lsrs	r3, r3, #17
 8000ea8:	f003 0301 	and.w	r3, r3, #1
 8000eac:	4a11      	ldr	r2, [pc, #68]	@ (8000ef4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8000eae:	5cd3      	ldrb	r3, [r2, r3]
 8000eb0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	4a0d      	ldr	r2, [pc, #52]	@ (8000eec <HAL_RCC_GetSysClockFreq+0x98>)
 8000eb6:	fb03 f202 	mul.w	r2, r3, r2
 8000eba:	68bb      	ldr	r3, [r7, #8]
 8000ebc:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ec0:	617b      	str	r3, [r7, #20]
 8000ec2:	e004      	b.n	8000ece <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	4a0c      	ldr	r2, [pc, #48]	@ (8000ef8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8000ec8:	fb02 f303 	mul.w	r3, r2, r3
 8000ecc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8000ece:	697b      	ldr	r3, [r7, #20]
 8000ed0:	613b      	str	r3, [r7, #16]
      break;
 8000ed2:	e002      	b.n	8000eda <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8000ed4:	4b05      	ldr	r3, [pc, #20]	@ (8000eec <HAL_RCC_GetSysClockFreq+0x98>)
 8000ed6:	613b      	str	r3, [r7, #16]
      break;
 8000ed8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8000eda:	693b      	ldr	r3, [r7, #16]
}
 8000edc:	4618      	mov	r0, r3
 8000ede:	371c      	adds	r7, #28
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bc80      	pop	{r7}
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop
 8000ee8:	40021000 	.word	0x40021000
 8000eec:	007a1200 	.word	0x007a1200
 8000ef0:	08002904 	.word	0x08002904
 8000ef4:	08002914 	.word	0x08002914
 8000ef8:	003d0900 	.word	0x003d0900

08000efc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8000efc:	b480      	push	{r7}
 8000efe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8000f00:	4b02      	ldr	r3, [pc, #8]	@ (8000f0c <HAL_RCC_GetHCLKFreq+0x10>)
 8000f02:	681b      	ldr	r3, [r3, #0]
}
 8000f04:	4618      	mov	r0, r3
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bc80      	pop	{r7}
 8000f0a:	4770      	bx	lr
 8000f0c:	20000000 	.word	0x20000000

08000f10 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8000f14:	f7ff fff2 	bl	8000efc <HAL_RCC_GetHCLKFreq>
 8000f18:	4602      	mov	r2, r0
 8000f1a:	4b05      	ldr	r3, [pc, #20]	@ (8000f30 <HAL_RCC_GetPCLK2Freq+0x20>)
 8000f1c:	685b      	ldr	r3, [r3, #4]
 8000f1e:	0adb      	lsrs	r3, r3, #11
 8000f20:	f003 0307 	and.w	r3, r3, #7
 8000f24:	4903      	ldr	r1, [pc, #12]	@ (8000f34 <HAL_RCC_GetPCLK2Freq+0x24>)
 8000f26:	5ccb      	ldrb	r3, [r1, r3]
 8000f28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	bd80      	pop	{r7, pc}
 8000f30:	40021000 	.word	0x40021000
 8000f34:	080028fc 	.word	0x080028fc

08000f38 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	b083      	sub	sp, #12
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
 8000f40:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	220f      	movs	r2, #15
 8000f46:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8000f48:	4b11      	ldr	r3, [pc, #68]	@ (8000f90 <HAL_RCC_GetClockConfig+0x58>)
 8000f4a:	685b      	ldr	r3, [r3, #4]
 8000f4c:	f003 0203 	and.w	r2, r3, #3
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8000f54:	4b0e      	ldr	r3, [pc, #56]	@ (8000f90 <HAL_RCC_GetClockConfig+0x58>)
 8000f56:	685b      	ldr	r3, [r3, #4]
 8000f58:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8000f60:	4b0b      	ldr	r3, [pc, #44]	@ (8000f90 <HAL_RCC_GetClockConfig+0x58>)
 8000f62:	685b      	ldr	r3, [r3, #4]
 8000f64:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8000f6c:	4b08      	ldr	r3, [pc, #32]	@ (8000f90 <HAL_RCC_GetClockConfig+0x58>)
 8000f6e:	685b      	ldr	r3, [r3, #4]
 8000f70:	08db      	lsrs	r3, r3, #3
 8000f72:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8000f7a:	4b06      	ldr	r3, [pc, #24]	@ (8000f94 <HAL_RCC_GetClockConfig+0x5c>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	f003 0207 	and.w	r2, r3, #7
 8000f82:	683b      	ldr	r3, [r7, #0]
 8000f84:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8000f86:	bf00      	nop
 8000f88:	370c      	adds	r7, #12
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bc80      	pop	{r7}
 8000f8e:	4770      	bx	lr
 8000f90:	40021000 	.word	0x40021000
 8000f94:	40022000 	.word	0x40022000

08000f98 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	b085      	sub	sp, #20
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000fa0:	4b0a      	ldr	r3, [pc, #40]	@ (8000fcc <RCC_Delay+0x34>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	4a0a      	ldr	r2, [pc, #40]	@ (8000fd0 <RCC_Delay+0x38>)
 8000fa6:	fba2 2303 	umull	r2, r3, r2, r3
 8000faa:	0a5b      	lsrs	r3, r3, #9
 8000fac:	687a      	ldr	r2, [r7, #4]
 8000fae:	fb02 f303 	mul.w	r3, r2, r3
 8000fb2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8000fb4:	bf00      	nop
  }
  while (Delay --);
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	1e5a      	subs	r2, r3, #1
 8000fba:	60fa      	str	r2, [r7, #12]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d1f9      	bne.n	8000fb4 <RCC_Delay+0x1c>
}
 8000fc0:	bf00      	nop
 8000fc2:	bf00      	nop
 8000fc4:	3714      	adds	r7, #20
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bc80      	pop	{r7}
 8000fca:	4770      	bx	lr
 8000fcc:	20000000 	.word	0x20000000
 8000fd0:	10624dd3 	.word	0x10624dd3

08000fd4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b082      	sub	sp, #8
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d101      	bne.n	8000fe6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8000fe2:	2301      	movs	r3, #1
 8000fe4:	e041      	b.n	800106a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8000fec:	b2db      	uxtb	r3, r3
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d106      	bne.n	8001000 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8000ffa:	6878      	ldr	r0, [r7, #4]
 8000ffc:	f000 f839 	bl	8001072 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	2202      	movs	r2, #2
 8001004:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	681a      	ldr	r2, [r3, #0]
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	3304      	adds	r3, #4
 8001010:	4619      	mov	r1, r3
 8001012:	4610      	mov	r0, r2
 8001014:	f000 f9b4 	bl	8001380 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	2201      	movs	r2, #1
 800101c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	2201      	movs	r2, #1
 8001024:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	2201      	movs	r2, #1
 800102c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	2201      	movs	r2, #1
 8001034:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	2201      	movs	r2, #1
 800103c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	2201      	movs	r2, #1
 8001044:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	2201      	movs	r2, #1
 800104c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	2201      	movs	r2, #1
 8001054:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	2201      	movs	r2, #1
 800105c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	2201      	movs	r2, #1
 8001064:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001068:	2300      	movs	r3, #0
}
 800106a:	4618      	mov	r0, r3
 800106c:	3708      	adds	r7, #8
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}

08001072 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001072:	b480      	push	{r7}
 8001074:	b083      	sub	sp, #12
 8001076:	af00      	add	r7, sp, #0
 8001078:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800107a:	bf00      	nop
 800107c:	370c      	adds	r7, #12
 800107e:	46bd      	mov	sp, r7
 8001080:	bc80      	pop	{r7}
 8001082:	4770      	bx	lr

08001084 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001084:	b480      	push	{r7}
 8001086:	b085      	sub	sp, #20
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001092:	b2db      	uxtb	r3, r3
 8001094:	2b01      	cmp	r3, #1
 8001096:	d001      	beq.n	800109c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001098:	2301      	movs	r3, #1
 800109a:	e03a      	b.n	8001112 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	2202      	movs	r2, #2
 80010a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	68da      	ldr	r2, [r3, #12]
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	f042 0201 	orr.w	r2, r2, #1
 80010b2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	4a18      	ldr	r2, [pc, #96]	@ (800111c <HAL_TIM_Base_Start_IT+0x98>)
 80010ba:	4293      	cmp	r3, r2
 80010bc:	d00e      	beq.n	80010dc <HAL_TIM_Base_Start_IT+0x58>
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80010c6:	d009      	beq.n	80010dc <HAL_TIM_Base_Start_IT+0x58>
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	4a14      	ldr	r2, [pc, #80]	@ (8001120 <HAL_TIM_Base_Start_IT+0x9c>)
 80010ce:	4293      	cmp	r3, r2
 80010d0:	d004      	beq.n	80010dc <HAL_TIM_Base_Start_IT+0x58>
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	4a13      	ldr	r2, [pc, #76]	@ (8001124 <HAL_TIM_Base_Start_IT+0xa0>)
 80010d8:	4293      	cmp	r3, r2
 80010da:	d111      	bne.n	8001100 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	689b      	ldr	r3, [r3, #8]
 80010e2:	f003 0307 	and.w	r3, r3, #7
 80010e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	2b06      	cmp	r3, #6
 80010ec:	d010      	beq.n	8001110 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	681a      	ldr	r2, [r3, #0]
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	f042 0201 	orr.w	r2, r2, #1
 80010fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80010fe:	e007      	b.n	8001110 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	681a      	ldr	r2, [r3, #0]
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	f042 0201 	orr.w	r2, r2, #1
 800110e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001110:	2300      	movs	r3, #0
}
 8001112:	4618      	mov	r0, r3
 8001114:	3714      	adds	r7, #20
 8001116:	46bd      	mov	sp, r7
 8001118:	bc80      	pop	{r7}
 800111a:	4770      	bx	lr
 800111c:	40012c00 	.word	0x40012c00
 8001120:	40000400 	.word	0x40000400
 8001124:	40000800 	.word	0x40000800

08001128 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	691b      	ldr	r3, [r3, #16]
 8001136:	f003 0302 	and.w	r3, r3, #2
 800113a:	2b02      	cmp	r3, #2
 800113c:	d122      	bne.n	8001184 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	68db      	ldr	r3, [r3, #12]
 8001144:	f003 0302 	and.w	r3, r3, #2
 8001148:	2b02      	cmp	r3, #2
 800114a:	d11b      	bne.n	8001184 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	f06f 0202 	mvn.w	r2, #2
 8001154:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	2201      	movs	r2, #1
 800115a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	699b      	ldr	r3, [r3, #24]
 8001162:	f003 0303 	and.w	r3, r3, #3
 8001166:	2b00      	cmp	r3, #0
 8001168:	d003      	beq.n	8001172 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800116a:	6878      	ldr	r0, [r7, #4]
 800116c:	f000 f8ed 	bl	800134a <HAL_TIM_IC_CaptureCallback>
 8001170:	e005      	b.n	800117e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001172:	6878      	ldr	r0, [r7, #4]
 8001174:	f000 f8e0 	bl	8001338 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001178:	6878      	ldr	r0, [r7, #4]
 800117a:	f000 f8ef 	bl	800135c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	2200      	movs	r2, #0
 8001182:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	691b      	ldr	r3, [r3, #16]
 800118a:	f003 0304 	and.w	r3, r3, #4
 800118e:	2b04      	cmp	r3, #4
 8001190:	d122      	bne.n	80011d8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	68db      	ldr	r3, [r3, #12]
 8001198:	f003 0304 	and.w	r3, r3, #4
 800119c:	2b04      	cmp	r3, #4
 800119e:	d11b      	bne.n	80011d8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	f06f 0204 	mvn.w	r2, #4
 80011a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	2202      	movs	r2, #2
 80011ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	699b      	ldr	r3, [r3, #24]
 80011b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d003      	beq.n	80011c6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80011be:	6878      	ldr	r0, [r7, #4]
 80011c0:	f000 f8c3 	bl	800134a <HAL_TIM_IC_CaptureCallback>
 80011c4:	e005      	b.n	80011d2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80011c6:	6878      	ldr	r0, [r7, #4]
 80011c8:	f000 f8b6 	bl	8001338 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80011cc:	6878      	ldr	r0, [r7, #4]
 80011ce:	f000 f8c5 	bl	800135c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	2200      	movs	r2, #0
 80011d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	691b      	ldr	r3, [r3, #16]
 80011de:	f003 0308 	and.w	r3, r3, #8
 80011e2:	2b08      	cmp	r3, #8
 80011e4:	d122      	bne.n	800122c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	68db      	ldr	r3, [r3, #12]
 80011ec:	f003 0308 	and.w	r3, r3, #8
 80011f0:	2b08      	cmp	r3, #8
 80011f2:	d11b      	bne.n	800122c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	f06f 0208 	mvn.w	r2, #8
 80011fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	2204      	movs	r2, #4
 8001202:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	69db      	ldr	r3, [r3, #28]
 800120a:	f003 0303 	and.w	r3, r3, #3
 800120e:	2b00      	cmp	r3, #0
 8001210:	d003      	beq.n	800121a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001212:	6878      	ldr	r0, [r7, #4]
 8001214:	f000 f899 	bl	800134a <HAL_TIM_IC_CaptureCallback>
 8001218:	e005      	b.n	8001226 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800121a:	6878      	ldr	r0, [r7, #4]
 800121c:	f000 f88c 	bl	8001338 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001220:	6878      	ldr	r0, [r7, #4]
 8001222:	f000 f89b 	bl	800135c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	2200      	movs	r2, #0
 800122a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	691b      	ldr	r3, [r3, #16]
 8001232:	f003 0310 	and.w	r3, r3, #16
 8001236:	2b10      	cmp	r3, #16
 8001238:	d122      	bne.n	8001280 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	68db      	ldr	r3, [r3, #12]
 8001240:	f003 0310 	and.w	r3, r3, #16
 8001244:	2b10      	cmp	r3, #16
 8001246:	d11b      	bne.n	8001280 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	f06f 0210 	mvn.w	r2, #16
 8001250:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	2208      	movs	r2, #8
 8001256:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	69db      	ldr	r3, [r3, #28]
 800125e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001262:	2b00      	cmp	r3, #0
 8001264:	d003      	beq.n	800126e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001266:	6878      	ldr	r0, [r7, #4]
 8001268:	f000 f86f 	bl	800134a <HAL_TIM_IC_CaptureCallback>
 800126c:	e005      	b.n	800127a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800126e:	6878      	ldr	r0, [r7, #4]
 8001270:	f000 f862 	bl	8001338 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001274:	6878      	ldr	r0, [r7, #4]
 8001276:	f000 f871 	bl	800135c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	2200      	movs	r2, #0
 800127e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	691b      	ldr	r3, [r3, #16]
 8001286:	f003 0301 	and.w	r3, r3, #1
 800128a:	2b01      	cmp	r3, #1
 800128c:	d10e      	bne.n	80012ac <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	68db      	ldr	r3, [r3, #12]
 8001294:	f003 0301 	and.w	r3, r3, #1
 8001298:	2b01      	cmp	r3, #1
 800129a:	d107      	bne.n	80012ac <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	f06f 0201 	mvn.w	r2, #1
 80012a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80012a6:	6878      	ldr	r0, [r7, #4]
 80012a8:	f7ff f820 	bl	80002ec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	691b      	ldr	r3, [r3, #16]
 80012b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80012b6:	2b80      	cmp	r3, #128	@ 0x80
 80012b8:	d10e      	bne.n	80012d8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	68db      	ldr	r3, [r3, #12]
 80012c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80012c4:	2b80      	cmp	r3, #128	@ 0x80
 80012c6:	d107      	bne.n	80012d8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80012d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80012d2:	6878      	ldr	r0, [r7, #4]
 80012d4:	f000 f8bf 	bl	8001456 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	691b      	ldr	r3, [r3, #16]
 80012de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80012e2:	2b40      	cmp	r3, #64	@ 0x40
 80012e4:	d10e      	bne.n	8001304 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	68db      	ldr	r3, [r3, #12]
 80012ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80012f0:	2b40      	cmp	r3, #64	@ 0x40
 80012f2:	d107      	bne.n	8001304 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80012fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80012fe:	6878      	ldr	r0, [r7, #4]
 8001300:	f000 f835 	bl	800136e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	691b      	ldr	r3, [r3, #16]
 800130a:	f003 0320 	and.w	r3, r3, #32
 800130e:	2b20      	cmp	r3, #32
 8001310:	d10e      	bne.n	8001330 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	68db      	ldr	r3, [r3, #12]
 8001318:	f003 0320 	and.w	r3, r3, #32
 800131c:	2b20      	cmp	r3, #32
 800131e:	d107      	bne.n	8001330 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	f06f 0220 	mvn.w	r2, #32
 8001328:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800132a:	6878      	ldr	r0, [r7, #4]
 800132c:	f000 f88a 	bl	8001444 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001330:	bf00      	nop
 8001332:	3708      	adds	r7, #8
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}

08001338 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001338:	b480      	push	{r7}
 800133a:	b083      	sub	sp, #12
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001340:	bf00      	nop
 8001342:	370c      	adds	r7, #12
 8001344:	46bd      	mov	sp, r7
 8001346:	bc80      	pop	{r7}
 8001348:	4770      	bx	lr

0800134a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800134a:	b480      	push	{r7}
 800134c:	b083      	sub	sp, #12
 800134e:	af00      	add	r7, sp, #0
 8001350:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001352:	bf00      	nop
 8001354:	370c      	adds	r7, #12
 8001356:	46bd      	mov	sp, r7
 8001358:	bc80      	pop	{r7}
 800135a:	4770      	bx	lr

0800135c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800135c:	b480      	push	{r7}
 800135e:	b083      	sub	sp, #12
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001364:	bf00      	nop
 8001366:	370c      	adds	r7, #12
 8001368:	46bd      	mov	sp, r7
 800136a:	bc80      	pop	{r7}
 800136c:	4770      	bx	lr

0800136e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800136e:	b480      	push	{r7}
 8001370:	b083      	sub	sp, #12
 8001372:	af00      	add	r7, sp, #0
 8001374:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001376:	bf00      	nop
 8001378:	370c      	adds	r7, #12
 800137a:	46bd      	mov	sp, r7
 800137c:	bc80      	pop	{r7}
 800137e:	4770      	bx	lr

08001380 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001380:	b480      	push	{r7}
 8001382:	b085      	sub	sp, #20
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
 8001388:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	4a29      	ldr	r2, [pc, #164]	@ (8001438 <TIM_Base_SetConfig+0xb8>)
 8001394:	4293      	cmp	r3, r2
 8001396:	d00b      	beq.n	80013b0 <TIM_Base_SetConfig+0x30>
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800139e:	d007      	beq.n	80013b0 <TIM_Base_SetConfig+0x30>
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	4a26      	ldr	r2, [pc, #152]	@ (800143c <TIM_Base_SetConfig+0xbc>)
 80013a4:	4293      	cmp	r3, r2
 80013a6:	d003      	beq.n	80013b0 <TIM_Base_SetConfig+0x30>
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	4a25      	ldr	r2, [pc, #148]	@ (8001440 <TIM_Base_SetConfig+0xc0>)
 80013ac:	4293      	cmp	r3, r2
 80013ae:	d108      	bne.n	80013c2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80013b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	685b      	ldr	r3, [r3, #4]
 80013bc:	68fa      	ldr	r2, [r7, #12]
 80013be:	4313      	orrs	r3, r2
 80013c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	4a1c      	ldr	r2, [pc, #112]	@ (8001438 <TIM_Base_SetConfig+0xb8>)
 80013c6:	4293      	cmp	r3, r2
 80013c8:	d00b      	beq.n	80013e2 <TIM_Base_SetConfig+0x62>
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80013d0:	d007      	beq.n	80013e2 <TIM_Base_SetConfig+0x62>
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	4a19      	ldr	r2, [pc, #100]	@ (800143c <TIM_Base_SetConfig+0xbc>)
 80013d6:	4293      	cmp	r3, r2
 80013d8:	d003      	beq.n	80013e2 <TIM_Base_SetConfig+0x62>
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	4a18      	ldr	r2, [pc, #96]	@ (8001440 <TIM_Base_SetConfig+0xc0>)
 80013de:	4293      	cmp	r3, r2
 80013e0:	d108      	bne.n	80013f4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80013e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80013ea:	683b      	ldr	r3, [r7, #0]
 80013ec:	68db      	ldr	r3, [r3, #12]
 80013ee:	68fa      	ldr	r2, [r7, #12]
 80013f0:	4313      	orrs	r3, r2
 80013f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80013fa:	683b      	ldr	r3, [r7, #0]
 80013fc:	695b      	ldr	r3, [r3, #20]
 80013fe:	4313      	orrs	r3, r2
 8001400:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	68fa      	ldr	r2, [r7, #12]
 8001406:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001408:	683b      	ldr	r3, [r7, #0]
 800140a:	689a      	ldr	r2, [r3, #8]
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	681a      	ldr	r2, [r3, #0]
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	4a07      	ldr	r2, [pc, #28]	@ (8001438 <TIM_Base_SetConfig+0xb8>)
 800141c:	4293      	cmp	r3, r2
 800141e:	d103      	bne.n	8001428 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001420:	683b      	ldr	r3, [r7, #0]
 8001422:	691a      	ldr	r2, [r3, #16]
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	2201      	movs	r2, #1
 800142c:	615a      	str	r2, [r3, #20]
}
 800142e:	bf00      	nop
 8001430:	3714      	adds	r7, #20
 8001432:	46bd      	mov	sp, r7
 8001434:	bc80      	pop	{r7}
 8001436:	4770      	bx	lr
 8001438:	40012c00 	.word	0x40012c00
 800143c:	40000400 	.word	0x40000400
 8001440:	40000800 	.word	0x40000800

08001444 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001444:	b480      	push	{r7}
 8001446:	b083      	sub	sp, #12
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800144c:	bf00      	nop
 800144e:	370c      	adds	r7, #12
 8001450:	46bd      	mov	sp, r7
 8001452:	bc80      	pop	{r7}
 8001454:	4770      	bx	lr

08001456 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001456:	b480      	push	{r7}
 8001458:	b083      	sub	sp, #12
 800145a:	af00      	add	r7, sp, #0
 800145c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800145e:	bf00      	nop
 8001460:	370c      	adds	r7, #12
 8001462:	46bd      	mov	sp, r7
 8001464:	bc80      	pop	{r7}
 8001466:	4770      	bx	lr

08001468 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8001468:	b480      	push	{r7}
 800146a:	b085      	sub	sp, #20
 800146c:	af00      	add	r7, sp, #0
 800146e:	4603      	mov	r3, r0
 8001470:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8001472:	2300      	movs	r3, #0
 8001474:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8001476:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800147a:	2b84      	cmp	r3, #132	@ 0x84
 800147c:	d005      	beq.n	800148a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800147e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	4413      	add	r3, r2
 8001486:	3303      	adds	r3, #3
 8001488:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800148a:	68fb      	ldr	r3, [r7, #12]
}
 800148c:	4618      	mov	r0, r3
 800148e:	3714      	adds	r7, #20
 8001490:	46bd      	mov	sp, r7
 8001492:	bc80      	pop	{r7}
 8001494:	4770      	bx	lr

08001496 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8001496:	b580      	push	{r7, lr}
 8001498:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800149a:	f000 fa6d 	bl	8001978 <vTaskStartScheduler>
  
  return osOK;
 800149e:	2300      	movs	r3, #0
}
 80014a0:	4618      	mov	r0, r3
 80014a2:	bd80      	pop	{r7, pc}

080014a4 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80014a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014a6:	b089      	sub	sp, #36	@ 0x24
 80014a8:	af04      	add	r7, sp, #16
 80014aa:	6078      	str	r0, [r7, #4]
 80014ac:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	695b      	ldr	r3, [r3, #20]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d020      	beq.n	80014f8 <osThreadCreate+0x54>
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	699b      	ldr	r3, [r3, #24]
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d01c      	beq.n	80014f8 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	685c      	ldr	r4, [r3, #4]
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	691e      	ldr	r6, [r3, #16]
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80014d0:	4618      	mov	r0, r3
 80014d2:	f7ff ffc9 	bl	8001468 <makeFreeRtosPriority>
 80014d6:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	695b      	ldr	r3, [r3, #20]
 80014dc:	687a      	ldr	r2, [r7, #4]
 80014de:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80014e0:	9202      	str	r2, [sp, #8]
 80014e2:	9301      	str	r3, [sp, #4]
 80014e4:	9100      	str	r1, [sp, #0]
 80014e6:	683b      	ldr	r3, [r7, #0]
 80014e8:	4632      	mov	r2, r6
 80014ea:	4629      	mov	r1, r5
 80014ec:	4620      	mov	r0, r4
 80014ee:	f000 f89c 	bl	800162a <xTaskCreateStatic>
 80014f2:	4603      	mov	r3, r0
 80014f4:	60fb      	str	r3, [r7, #12]
 80014f6:	e01c      	b.n	8001532 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	685c      	ldr	r4, [r3, #4]
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001504:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800150c:	4618      	mov	r0, r3
 800150e:	f7ff ffab 	bl	8001468 <makeFreeRtosPriority>
 8001512:	4602      	mov	r2, r0
 8001514:	f107 030c 	add.w	r3, r7, #12
 8001518:	9301      	str	r3, [sp, #4]
 800151a:	9200      	str	r2, [sp, #0]
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	4632      	mov	r2, r6
 8001520:	4629      	mov	r1, r5
 8001522:	4620      	mov	r0, r4
 8001524:	f000 f8e0 	bl	80016e8 <xTaskCreate>
 8001528:	4603      	mov	r3, r0
 800152a:	2b01      	cmp	r3, #1
 800152c:	d001      	beq.n	8001532 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800152e:	2300      	movs	r3, #0
 8001530:	e000      	b.n	8001534 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8001532:	68fb      	ldr	r3, [r7, #12]
}
 8001534:	4618      	mov	r0, r3
 8001536:	3714      	adds	r7, #20
 8001538:	46bd      	mov	sp, r7
 800153a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800153c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800153c:	b480      	push	{r7}
 800153e:	b083      	sub	sp, #12
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	f103 0208 	add.w	r2, r3, #8
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	f04f 32ff 	mov.w	r2, #4294967295
 8001554:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	f103 0208 	add.w	r2, r3, #8
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	f103 0208 	add.w	r2, r3, #8
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	2200      	movs	r2, #0
 800156e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001570:	bf00      	nop
 8001572:	370c      	adds	r7, #12
 8001574:	46bd      	mov	sp, r7
 8001576:	bc80      	pop	{r7}
 8001578:	4770      	bx	lr

0800157a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800157a:	b480      	push	{r7}
 800157c:	b083      	sub	sp, #12
 800157e:	af00      	add	r7, sp, #0
 8001580:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	2200      	movs	r2, #0
 8001586:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001588:	bf00      	nop
 800158a:	370c      	adds	r7, #12
 800158c:	46bd      	mov	sp, r7
 800158e:	bc80      	pop	{r7}
 8001590:	4770      	bx	lr

08001592 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001592:	b480      	push	{r7}
 8001594:	b085      	sub	sp, #20
 8001596:	af00      	add	r7, sp, #0
 8001598:	6078      	str	r0, [r7, #4]
 800159a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	685b      	ldr	r3, [r3, #4]
 80015a0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	68fa      	ldr	r2, [r7, #12]
 80015a6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	689a      	ldr	r2, [r3, #8]
 80015ac:	683b      	ldr	r3, [r7, #0]
 80015ae:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	689b      	ldr	r3, [r3, #8]
 80015b4:	683a      	ldr	r2, [r7, #0]
 80015b6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	683a      	ldr	r2, [r7, #0]
 80015bc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80015be:	683b      	ldr	r3, [r7, #0]
 80015c0:	687a      	ldr	r2, [r7, #4]
 80015c2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	1c5a      	adds	r2, r3, #1
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	601a      	str	r2, [r3, #0]
}
 80015ce:	bf00      	nop
 80015d0:	3714      	adds	r7, #20
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bc80      	pop	{r7}
 80015d6:	4770      	bx	lr

080015d8 <uxListRemove>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80015d8:	b480      	push	{r7}
 80015da:	b085      	sub	sp, #20
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	691b      	ldr	r3, [r3, #16]
 80015e4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	685b      	ldr	r3, [r3, #4]
 80015ea:	687a      	ldr	r2, [r7, #4]
 80015ec:	6892      	ldr	r2, [r2, #8]
 80015ee:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	689b      	ldr	r3, [r3, #8]
 80015f4:	687a      	ldr	r2, [r7, #4]
 80015f6:	6852      	ldr	r2, [r2, #4]
 80015f8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	685b      	ldr	r3, [r3, #4]
 80015fe:	687a      	ldr	r2, [r7, #4]
 8001600:	429a      	cmp	r2, r3
 8001602:	d103      	bne.n	800160c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	689a      	ldr	r2, [r3, #8]
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	2200      	movs	r2, #0
 8001610:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	1e5a      	subs	r2, r3, #1
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	681b      	ldr	r3, [r3, #0]
}
 8001620:	4618      	mov	r0, r3
 8001622:	3714      	adds	r7, #20
 8001624:	46bd      	mov	sp, r7
 8001626:	bc80      	pop	{r7}
 8001628:	4770      	bx	lr

0800162a <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800162a:	b580      	push	{r7, lr}
 800162c:	b08e      	sub	sp, #56	@ 0x38
 800162e:	af04      	add	r7, sp, #16
 8001630:	60f8      	str	r0, [r7, #12]
 8001632:	60b9      	str	r1, [r7, #8]
 8001634:	607a      	str	r2, [r7, #4]
 8001636:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8001638:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800163a:	2b00      	cmp	r3, #0
 800163c:	d10b      	bne.n	8001656 <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800163e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001642:	f383 8811 	msr	BASEPRI, r3
 8001646:	f3bf 8f6f 	isb	sy
 800164a:	f3bf 8f4f 	dsb	sy
 800164e:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8001650:	bf00      	nop
 8001652:	bf00      	nop
 8001654:	e7fd      	b.n	8001652 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8001656:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001658:	2b00      	cmp	r3, #0
 800165a:	d10b      	bne.n	8001674 <xTaskCreateStatic+0x4a>
	__asm volatile
 800165c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001660:	f383 8811 	msr	BASEPRI, r3
 8001664:	f3bf 8f6f 	isb	sy
 8001668:	f3bf 8f4f 	dsb	sy
 800166c:	61fb      	str	r3, [r7, #28]
}
 800166e:	bf00      	nop
 8001670:	bf00      	nop
 8001672:	e7fd      	b.n	8001670 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8001674:	23a0      	movs	r3, #160	@ 0xa0
 8001676:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8001678:	693b      	ldr	r3, [r7, #16]
 800167a:	2ba0      	cmp	r3, #160	@ 0xa0
 800167c:	d00b      	beq.n	8001696 <xTaskCreateStatic+0x6c>
	__asm volatile
 800167e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001682:	f383 8811 	msr	BASEPRI, r3
 8001686:	f3bf 8f6f 	isb	sy
 800168a:	f3bf 8f4f 	dsb	sy
 800168e:	61bb      	str	r3, [r7, #24]
}
 8001690:	bf00      	nop
 8001692:	bf00      	nop
 8001694:	e7fd      	b.n	8001692 <xTaskCreateStatic+0x68>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8001696:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001698:	2b00      	cmp	r3, #0
 800169a:	d01e      	beq.n	80016da <xTaskCreateStatic+0xb0>
 800169c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d01b      	beq.n	80016da <xTaskCreateStatic+0xb0>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80016a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80016a4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80016a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016a8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80016aa:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80016ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016ae:	2202      	movs	r2, #2
 80016b0:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80016b4:	2300      	movs	r3, #0
 80016b6:	9303      	str	r3, [sp, #12]
 80016b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016ba:	9302      	str	r3, [sp, #8]
 80016bc:	f107 0314 	add.w	r3, r7, #20
 80016c0:	9301      	str	r3, [sp, #4]
 80016c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016c4:	9300      	str	r3, [sp, #0]
 80016c6:	683b      	ldr	r3, [r7, #0]
 80016c8:	687a      	ldr	r2, [r7, #4]
 80016ca:	68b9      	ldr	r1, [r7, #8]
 80016cc:	68f8      	ldr	r0, [r7, #12]
 80016ce:	f000 f851 	bl	8001774 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80016d2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80016d4:	f000 f8e6 	bl	80018a4 <prvAddNewTaskToReadyList>
 80016d8:	e001      	b.n	80016de <xTaskCreateStatic+0xb4>
		}
		else
		{
			xReturn = NULL;
 80016da:	2300      	movs	r3, #0
 80016dc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80016de:	697b      	ldr	r3, [r7, #20]
	}
 80016e0:	4618      	mov	r0, r3
 80016e2:	3728      	adds	r7, #40	@ 0x28
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}

080016e8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b08c      	sub	sp, #48	@ 0x30
 80016ec:	af04      	add	r7, sp, #16
 80016ee:	60f8      	str	r0, [r7, #12]
 80016f0:	60b9      	str	r1, [r7, #8]
 80016f2:	603b      	str	r3, [r7, #0]
 80016f4:	4613      	mov	r3, r2
 80016f6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80016f8:	88fb      	ldrh	r3, [r7, #6]
 80016fa:	009b      	lsls	r3, r3, #2
 80016fc:	4618      	mov	r0, r3
 80016fe:	f000 fe07 	bl	8002310 <pvPortMalloc>
 8001702:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8001704:	697b      	ldr	r3, [r7, #20]
 8001706:	2b00      	cmp	r3, #0
 8001708:	d00e      	beq.n	8001728 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800170a:	20a0      	movs	r0, #160	@ 0xa0
 800170c:	f000 fe00 	bl	8002310 <pvPortMalloc>
 8001710:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8001712:	69fb      	ldr	r3, [r7, #28]
 8001714:	2b00      	cmp	r3, #0
 8001716:	d003      	beq.n	8001720 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8001718:	69fb      	ldr	r3, [r7, #28]
 800171a:	697a      	ldr	r2, [r7, #20]
 800171c:	631a      	str	r2, [r3, #48]	@ 0x30
 800171e:	e005      	b.n	800172c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8001720:	6978      	ldr	r0, [r7, #20]
 8001722:	f000 febd 	bl	80024a0 <vPortFree>
 8001726:	e001      	b.n	800172c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8001728:	2300      	movs	r3, #0
 800172a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800172c:	69fb      	ldr	r3, [r7, #28]
 800172e:	2b00      	cmp	r3, #0
 8001730:	d017      	beq.n	8001762 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8001732:	69fb      	ldr	r3, [r7, #28]
 8001734:	2200      	movs	r2, #0
 8001736:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800173a:	88fa      	ldrh	r2, [r7, #6]
 800173c:	2300      	movs	r3, #0
 800173e:	9303      	str	r3, [sp, #12]
 8001740:	69fb      	ldr	r3, [r7, #28]
 8001742:	9302      	str	r3, [sp, #8]
 8001744:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001746:	9301      	str	r3, [sp, #4]
 8001748:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800174a:	9300      	str	r3, [sp, #0]
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	68b9      	ldr	r1, [r7, #8]
 8001750:	68f8      	ldr	r0, [r7, #12]
 8001752:	f000 f80f 	bl	8001774 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8001756:	69f8      	ldr	r0, [r7, #28]
 8001758:	f000 f8a4 	bl	80018a4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800175c:	2301      	movs	r3, #1
 800175e:	61bb      	str	r3, [r7, #24]
 8001760:	e002      	b.n	8001768 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8001762:	f04f 33ff 	mov.w	r3, #4294967295
 8001766:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8001768:	69bb      	ldr	r3, [r7, #24]
	}
 800176a:	4618      	mov	r0, r3
 800176c:	3720      	adds	r7, #32
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}
	...

08001774 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b088      	sub	sp, #32
 8001778:	af00      	add	r7, sp, #0
 800177a:	60f8      	str	r0, [r7, #12]
 800177c:	60b9      	str	r1, [r7, #8]
 800177e:	607a      	str	r2, [r7, #4]
 8001780:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8001782:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001784:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800178c:	3b01      	subs	r3, #1
 800178e:	009b      	lsls	r3, r3, #2
 8001790:	4413      	add	r3, r2
 8001792:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8001794:	69bb      	ldr	r3, [r7, #24]
 8001796:	f023 0307 	bic.w	r3, r3, #7
 800179a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800179c:	69bb      	ldr	r3, [r7, #24]
 800179e:	f003 0307 	and.w	r3, r3, #7
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d00b      	beq.n	80017be <prvInitialiseNewTask+0x4a>
	__asm volatile
 80017a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80017aa:	f383 8811 	msr	BASEPRI, r3
 80017ae:	f3bf 8f6f 	isb	sy
 80017b2:	f3bf 8f4f 	dsb	sy
 80017b6:	617b      	str	r3, [r7, #20]
}
 80017b8:	bf00      	nop
 80017ba:	bf00      	nop
 80017bc:	e7fd      	b.n	80017ba <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80017be:	2300      	movs	r3, #0
 80017c0:	61fb      	str	r3, [r7, #28]
 80017c2:	e012      	b.n	80017ea <prvInitialiseNewTask+0x76>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80017c4:	68ba      	ldr	r2, [r7, #8]
 80017c6:	69fb      	ldr	r3, [r7, #28]
 80017c8:	4413      	add	r3, r2
 80017ca:	7819      	ldrb	r1, [r3, #0]
 80017cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80017ce:	69fb      	ldr	r3, [r7, #28]
 80017d0:	4413      	add	r3, r2
 80017d2:	3334      	adds	r3, #52	@ 0x34
 80017d4:	460a      	mov	r2, r1
 80017d6:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80017d8:	68ba      	ldr	r2, [r7, #8]
 80017da:	69fb      	ldr	r3, [r7, #28]
 80017dc:	4413      	add	r3, r2
 80017de:	781b      	ldrb	r3, [r3, #0]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d006      	beq.n	80017f2 <prvInitialiseNewTask+0x7e>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80017e4:	69fb      	ldr	r3, [r7, #28]
 80017e6:	3301      	adds	r3, #1
 80017e8:	61fb      	str	r3, [r7, #28]
 80017ea:	69fb      	ldr	r3, [r7, #28]
 80017ec:	2b0f      	cmp	r3, #15
 80017ee:	d9e9      	bls.n	80017c4 <prvInitialiseNewTask+0x50>
 80017f0:	e000      	b.n	80017f4 <prvInitialiseNewTask+0x80>
		{
			break;
 80017f2:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80017f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80017f6:	2200      	movs	r2, #0
 80017f8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80017fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017fe:	2b06      	cmp	r3, #6
 8001800:	d901      	bls.n	8001806 <prvInitialiseNewTask+0x92>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8001802:	2306      	movs	r3, #6
 8001804:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8001806:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001808:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800180a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800180c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800180e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001810:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8001812:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001814:	2200      	movs	r2, #0
 8001816:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001818:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800181a:	3304      	adds	r3, #4
 800181c:	4618      	mov	r0, r3
 800181e:	f7ff feac 	bl	800157a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8001822:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001824:	3318      	adds	r3, #24
 8001826:	4618      	mov	r0, r3
 8001828:	f7ff fea7 	bl	800157a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800182c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800182e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001830:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001832:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001834:	f1c3 0207 	rsb	r2, r3, #7
 8001838:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800183a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800183c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800183e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001840:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8001842:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001844:	2200      	movs	r2, #0
 8001846:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800184a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800184c:	2200      	movs	r2, #0
 800184e:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8001852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001854:	334c      	adds	r3, #76	@ 0x4c
 8001856:	224c      	movs	r2, #76	@ 0x4c
 8001858:	2100      	movs	r1, #0
 800185a:	4618      	mov	r0, r3
 800185c:	f000 ff36 	bl	80026cc <memset>
 8001860:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001862:	4a0d      	ldr	r2, [pc, #52]	@ (8001898 <prvInitialiseNewTask+0x124>)
 8001864:	651a      	str	r2, [r3, #80]	@ 0x50
 8001866:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001868:	4a0c      	ldr	r2, [pc, #48]	@ (800189c <prvInitialiseNewTask+0x128>)
 800186a:	655a      	str	r2, [r3, #84]	@ 0x54
 800186c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800186e:	4a0c      	ldr	r2, [pc, #48]	@ (80018a0 <prvInitialiseNewTask+0x12c>)
 8001870:	659a      	str	r2, [r3, #88]	@ 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001872:	683a      	ldr	r2, [r7, #0]
 8001874:	68f9      	ldr	r1, [r7, #12]
 8001876:	69b8      	ldr	r0, [r7, #24]
 8001878:	f000 fb94 	bl	8001fa4 <pxPortInitialiseStack>
 800187c:	4602      	mov	r2, r0
 800187e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001880:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8001882:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001884:	2b00      	cmp	r3, #0
 8001886:	d002      	beq.n	800188e <prvInitialiseNewTask+0x11a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8001888:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800188a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800188c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800188e:	bf00      	nop
 8001890:	3720      	adds	r7, #32
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	200010c0 	.word	0x200010c0
 800189c:	20001128 	.word	0x20001128
 80018a0:	20001190 	.word	0x20001190

080018a4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b082      	sub	sp, #8
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80018ac:	f000 fc6e 	bl	800218c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80018b0:	4b2a      	ldr	r3, [pc, #168]	@ (800195c <prvAddNewTaskToReadyList+0xb8>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	3301      	adds	r3, #1
 80018b6:	4a29      	ldr	r2, [pc, #164]	@ (800195c <prvAddNewTaskToReadyList+0xb8>)
 80018b8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80018ba:	4b29      	ldr	r3, [pc, #164]	@ (8001960 <prvAddNewTaskToReadyList+0xbc>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d109      	bne.n	80018d6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80018c2:	4a27      	ldr	r2, [pc, #156]	@ (8001960 <prvAddNewTaskToReadyList+0xbc>)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80018c8:	4b24      	ldr	r3, [pc, #144]	@ (800195c <prvAddNewTaskToReadyList+0xb8>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	2b01      	cmp	r3, #1
 80018ce:	d110      	bne.n	80018f2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80018d0:	f000 faa0 	bl	8001e14 <prvInitialiseTaskLists>
 80018d4:	e00d      	b.n	80018f2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80018d6:	4b23      	ldr	r3, [pc, #140]	@ (8001964 <prvAddNewTaskToReadyList+0xc0>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d109      	bne.n	80018f2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80018de:	4b20      	ldr	r3, [pc, #128]	@ (8001960 <prvAddNewTaskToReadyList+0xbc>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018e8:	429a      	cmp	r2, r3
 80018ea:	d802      	bhi.n	80018f2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80018ec:	4a1c      	ldr	r2, [pc, #112]	@ (8001960 <prvAddNewTaskToReadyList+0xbc>)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80018f2:	4b1d      	ldr	r3, [pc, #116]	@ (8001968 <prvAddNewTaskToReadyList+0xc4>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	3301      	adds	r3, #1
 80018f8:	4a1b      	ldr	r2, [pc, #108]	@ (8001968 <prvAddNewTaskToReadyList+0xc4>)
 80018fa:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001900:	2201      	movs	r2, #1
 8001902:	409a      	lsls	r2, r3
 8001904:	4b19      	ldr	r3, [pc, #100]	@ (800196c <prvAddNewTaskToReadyList+0xc8>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	4313      	orrs	r3, r2
 800190a:	4a18      	ldr	r2, [pc, #96]	@ (800196c <prvAddNewTaskToReadyList+0xc8>)
 800190c:	6013      	str	r3, [r2, #0]
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001912:	4613      	mov	r3, r2
 8001914:	009b      	lsls	r3, r3, #2
 8001916:	4413      	add	r3, r2
 8001918:	009b      	lsls	r3, r3, #2
 800191a:	4a15      	ldr	r2, [pc, #84]	@ (8001970 <prvAddNewTaskToReadyList+0xcc>)
 800191c:	441a      	add	r2, r3
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	3304      	adds	r3, #4
 8001922:	4619      	mov	r1, r3
 8001924:	4610      	mov	r0, r2
 8001926:	f7ff fe34 	bl	8001592 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800192a:	f000 fc5f 	bl	80021ec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800192e:	4b0d      	ldr	r3, [pc, #52]	@ (8001964 <prvAddNewTaskToReadyList+0xc0>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	2b00      	cmp	r3, #0
 8001934:	d00e      	beq.n	8001954 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8001936:	4b0a      	ldr	r3, [pc, #40]	@ (8001960 <prvAddNewTaskToReadyList+0xbc>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001940:	429a      	cmp	r2, r3
 8001942:	d207      	bcs.n	8001954 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8001944:	4b0b      	ldr	r3, [pc, #44]	@ (8001974 <prvAddNewTaskToReadyList+0xd0>)
 8001946:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800194a:	601a      	str	r2, [r3, #0]
 800194c:	f3bf 8f4f 	dsb	sy
 8001950:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001954:	bf00      	nop
 8001956:	3708      	adds	r7, #8
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}
 800195c:	20000474 	.word	0x20000474
 8001960:	20000374 	.word	0x20000374
 8001964:	20000480 	.word	0x20000480
 8001968:	20000490 	.word	0x20000490
 800196c:	2000047c 	.word	0x2000047c
 8001970:	20000378 	.word	0x20000378
 8001974:	e000ed04 	.word	0xe000ed04

08001978 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b08a      	sub	sp, #40	@ 0x28
 800197c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800197e:	2300      	movs	r3, #0
 8001980:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8001982:	2300      	movs	r3, #0
 8001984:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8001986:	463a      	mov	r2, r7
 8001988:	1d39      	adds	r1, r7, #4
 800198a:	f107 0308 	add.w	r3, r7, #8
 800198e:	4618      	mov	r0, r3
 8001990:	f7fe fbde 	bl	8000150 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8001994:	6839      	ldr	r1, [r7, #0]
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	68ba      	ldr	r2, [r7, #8]
 800199a:	9202      	str	r2, [sp, #8]
 800199c:	9301      	str	r3, [sp, #4]
 800199e:	2300      	movs	r3, #0
 80019a0:	9300      	str	r3, [sp, #0]
 80019a2:	2300      	movs	r3, #0
 80019a4:	460a      	mov	r2, r1
 80019a6:	4921      	ldr	r1, [pc, #132]	@ (8001a2c <vTaskStartScheduler+0xb4>)
 80019a8:	4821      	ldr	r0, [pc, #132]	@ (8001a30 <vTaskStartScheduler+0xb8>)
 80019aa:	f7ff fe3e 	bl	800162a <xTaskCreateStatic>
 80019ae:	4603      	mov	r3, r0
 80019b0:	4a20      	ldr	r2, [pc, #128]	@ (8001a34 <vTaskStartScheduler+0xbc>)
 80019b2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80019b4:	4b1f      	ldr	r3, [pc, #124]	@ (8001a34 <vTaskStartScheduler+0xbc>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d002      	beq.n	80019c2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80019bc:	2301      	movs	r3, #1
 80019be:	617b      	str	r3, [r7, #20]
 80019c0:	e001      	b.n	80019c6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80019c2:	2300      	movs	r3, #0
 80019c4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80019c6:	697b      	ldr	r3, [r7, #20]
 80019c8:	2b01      	cmp	r3, #1
 80019ca:	d11b      	bne.n	8001a04 <vTaskStartScheduler+0x8c>
	__asm volatile
 80019cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80019d0:	f383 8811 	msr	BASEPRI, r3
 80019d4:	f3bf 8f6f 	isb	sy
 80019d8:	f3bf 8f4f 	dsb	sy
 80019dc:	613b      	str	r3, [r7, #16]
}
 80019de:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80019e0:	4b15      	ldr	r3, [pc, #84]	@ (8001a38 <vTaskStartScheduler+0xc0>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	334c      	adds	r3, #76	@ 0x4c
 80019e6:	4a15      	ldr	r2, [pc, #84]	@ (8001a3c <vTaskStartScheduler+0xc4>)
 80019e8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80019ea:	4b15      	ldr	r3, [pc, #84]	@ (8001a40 <vTaskStartScheduler+0xc8>)
 80019ec:	f04f 32ff 	mov.w	r2, #4294967295
 80019f0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80019f2:	4b14      	ldr	r3, [pc, #80]	@ (8001a44 <vTaskStartScheduler+0xcc>)
 80019f4:	2201      	movs	r2, #1
 80019f6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80019f8:	4b13      	ldr	r3, [pc, #76]	@ (8001a48 <vTaskStartScheduler+0xd0>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80019fe:	f000 fb53 	bl	80020a8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8001a02:	e00f      	b.n	8001a24 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8001a04:	697b      	ldr	r3, [r7, #20]
 8001a06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a0a:	d10b      	bne.n	8001a24 <vTaskStartScheduler+0xac>
	__asm volatile
 8001a0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001a10:	f383 8811 	msr	BASEPRI, r3
 8001a14:	f3bf 8f6f 	isb	sy
 8001a18:	f3bf 8f4f 	dsb	sy
 8001a1c:	60fb      	str	r3, [r7, #12]
}
 8001a1e:	bf00      	nop
 8001a20:	bf00      	nop
 8001a22:	e7fd      	b.n	8001a20 <vTaskStartScheduler+0xa8>
}
 8001a24:	bf00      	nop
 8001a26:	3718      	adds	r7, #24
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}
 8001a2c:	080028e4 	.word	0x080028e4
 8001a30:	08001de5 	.word	0x08001de5
 8001a34:	20000498 	.word	0x20000498
 8001a38:	20000374 	.word	0x20000374
 8001a3c:	20000010 	.word	0x20000010
 8001a40:	20000494 	.word	0x20000494
 8001a44:	20000480 	.word	0x20000480
 8001a48:	20000478 	.word	0x20000478

08001a4c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8001a50:	4b04      	ldr	r3, [pc, #16]	@ (8001a64 <vTaskSuspendAll+0x18>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	3301      	adds	r3, #1
 8001a56:	4a03      	ldr	r2, [pc, #12]	@ (8001a64 <vTaskSuspendAll+0x18>)
 8001a58:	6013      	str	r3, [r2, #0]
}
 8001a5a:	bf00      	nop
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bc80      	pop	{r7}
 8001a60:	4770      	bx	lr
 8001a62:	bf00      	nop
 8001a64:	2000049c 	.word	0x2000049c

08001a68 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b084      	sub	sp, #16
 8001a6c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8001a72:	2300      	movs	r3, #0
 8001a74:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8001a76:	4b42      	ldr	r3, [pc, #264]	@ (8001b80 <xTaskResumeAll+0x118>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d10b      	bne.n	8001a96 <xTaskResumeAll+0x2e>
	__asm volatile
 8001a7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001a82:	f383 8811 	msr	BASEPRI, r3
 8001a86:	f3bf 8f6f 	isb	sy
 8001a8a:	f3bf 8f4f 	dsb	sy
 8001a8e:	603b      	str	r3, [r7, #0]
}
 8001a90:	bf00      	nop
 8001a92:	bf00      	nop
 8001a94:	e7fd      	b.n	8001a92 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8001a96:	f000 fb79 	bl	800218c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8001a9a:	4b39      	ldr	r3, [pc, #228]	@ (8001b80 <xTaskResumeAll+0x118>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	3b01      	subs	r3, #1
 8001aa0:	4a37      	ldr	r2, [pc, #220]	@ (8001b80 <xTaskResumeAll+0x118>)
 8001aa2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001aa4:	4b36      	ldr	r3, [pc, #216]	@ (8001b80 <xTaskResumeAll+0x118>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d161      	bne.n	8001b70 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8001aac:	4b35      	ldr	r3, [pc, #212]	@ (8001b84 <xTaskResumeAll+0x11c>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d05d      	beq.n	8001b70 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001ab4:	e02e      	b.n	8001b14 <xTaskResumeAll+0xac>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8001ab6:	4b34      	ldr	r3, [pc, #208]	@ (8001b88 <xTaskResumeAll+0x120>)
 8001ab8:	68db      	ldr	r3, [r3, #12]
 8001aba:	68db      	ldr	r3, [r3, #12]
 8001abc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	3318      	adds	r3, #24
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f7ff fd88 	bl	80015d8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	3304      	adds	r3, #4
 8001acc:	4618      	mov	r0, r3
 8001ace:	f7ff fd83 	bl	80015d8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ad6:	2201      	movs	r2, #1
 8001ad8:	409a      	lsls	r2, r3
 8001ada:	4b2c      	ldr	r3, [pc, #176]	@ (8001b8c <xTaskResumeAll+0x124>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4313      	orrs	r3, r2
 8001ae0:	4a2a      	ldr	r2, [pc, #168]	@ (8001b8c <xTaskResumeAll+0x124>)
 8001ae2:	6013      	str	r3, [r2, #0]
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001ae8:	4613      	mov	r3, r2
 8001aea:	009b      	lsls	r3, r3, #2
 8001aec:	4413      	add	r3, r2
 8001aee:	009b      	lsls	r3, r3, #2
 8001af0:	4a27      	ldr	r2, [pc, #156]	@ (8001b90 <xTaskResumeAll+0x128>)
 8001af2:	441a      	add	r2, r3
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	3304      	adds	r3, #4
 8001af8:	4619      	mov	r1, r3
 8001afa:	4610      	mov	r0, r2
 8001afc:	f7ff fd49 	bl	8001592 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001b04:	4b23      	ldr	r3, [pc, #140]	@ (8001b94 <xTaskResumeAll+0x12c>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b0a:	429a      	cmp	r2, r3
 8001b0c:	d302      	bcc.n	8001b14 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8001b0e:	4b22      	ldr	r3, [pc, #136]	@ (8001b98 <xTaskResumeAll+0x130>)
 8001b10:	2201      	movs	r2, #1
 8001b12:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001b14:	4b1c      	ldr	r3, [pc, #112]	@ (8001b88 <xTaskResumeAll+0x120>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d1cc      	bne.n	8001ab6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d001      	beq.n	8001b26 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8001b22:	f000 fa1b 	bl	8001f5c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8001b26:	4b1d      	ldr	r3, [pc, #116]	@ (8001b9c <xTaskResumeAll+0x134>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d010      	beq.n	8001b54 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8001b32:	f000 f837 	bl	8001ba4 <xTaskIncrementTick>
 8001b36:	4603      	mov	r3, r0
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d002      	beq.n	8001b42 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8001b3c:	4b16      	ldr	r3, [pc, #88]	@ (8001b98 <xTaskResumeAll+0x130>)
 8001b3e:	2201      	movs	r2, #1
 8001b40:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	3b01      	subs	r3, #1
 8001b46:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d1f1      	bne.n	8001b32 <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 8001b4e:	4b13      	ldr	r3, [pc, #76]	@ (8001b9c <xTaskResumeAll+0x134>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8001b54:	4b10      	ldr	r3, [pc, #64]	@ (8001b98 <xTaskResumeAll+0x130>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d009      	beq.n	8001b70 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8001b5c:	2301      	movs	r3, #1
 8001b5e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8001b60:	4b0f      	ldr	r3, [pc, #60]	@ (8001ba0 <xTaskResumeAll+0x138>)
 8001b62:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001b66:	601a      	str	r2, [r3, #0]
 8001b68:	f3bf 8f4f 	dsb	sy
 8001b6c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8001b70:	f000 fb3c 	bl	80021ec <vPortExitCritical>

	return xAlreadyYielded;
 8001b74:	68bb      	ldr	r3, [r7, #8]
}
 8001b76:	4618      	mov	r0, r3
 8001b78:	3710      	adds	r7, #16
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	2000049c 	.word	0x2000049c
 8001b84:	20000474 	.word	0x20000474
 8001b88:	20000434 	.word	0x20000434
 8001b8c:	2000047c 	.word	0x2000047c
 8001b90:	20000378 	.word	0x20000378
 8001b94:	20000374 	.word	0x20000374
 8001b98:	20000488 	.word	0x20000488
 8001b9c:	20000484 	.word	0x20000484
 8001ba0:	e000ed04 	.word	0xe000ed04

08001ba4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b086      	sub	sp, #24
 8001ba8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8001baa:	2300      	movs	r3, #0
 8001bac:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001bae:	4b51      	ldr	r3, [pc, #324]	@ (8001cf4 <xTaskIncrementTick+0x150>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	f040 808e 	bne.w	8001cd4 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8001bb8:	4b4f      	ldr	r3, [pc, #316]	@ (8001cf8 <xTaskIncrementTick+0x154>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	3301      	adds	r3, #1
 8001bbe:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8001bc0:	4a4d      	ldr	r2, [pc, #308]	@ (8001cf8 <xTaskIncrementTick+0x154>)
 8001bc2:	693b      	ldr	r3, [r7, #16]
 8001bc4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8001bc6:	693b      	ldr	r3, [r7, #16]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d121      	bne.n	8001c10 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8001bcc:	4b4b      	ldr	r3, [pc, #300]	@ (8001cfc <xTaskIncrementTick+0x158>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d00b      	beq.n	8001bee <xTaskIncrementTick+0x4a>
	__asm volatile
 8001bd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001bda:	f383 8811 	msr	BASEPRI, r3
 8001bde:	f3bf 8f6f 	isb	sy
 8001be2:	f3bf 8f4f 	dsb	sy
 8001be6:	603b      	str	r3, [r7, #0]
}
 8001be8:	bf00      	nop
 8001bea:	bf00      	nop
 8001bec:	e7fd      	b.n	8001bea <xTaskIncrementTick+0x46>
 8001bee:	4b43      	ldr	r3, [pc, #268]	@ (8001cfc <xTaskIncrementTick+0x158>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	60fb      	str	r3, [r7, #12]
 8001bf4:	4b42      	ldr	r3, [pc, #264]	@ (8001d00 <xTaskIncrementTick+0x15c>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4a40      	ldr	r2, [pc, #256]	@ (8001cfc <xTaskIncrementTick+0x158>)
 8001bfa:	6013      	str	r3, [r2, #0]
 8001bfc:	4a40      	ldr	r2, [pc, #256]	@ (8001d00 <xTaskIncrementTick+0x15c>)
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	6013      	str	r3, [r2, #0]
 8001c02:	4b40      	ldr	r3, [pc, #256]	@ (8001d04 <xTaskIncrementTick+0x160>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	3301      	adds	r3, #1
 8001c08:	4a3e      	ldr	r2, [pc, #248]	@ (8001d04 <xTaskIncrementTick+0x160>)
 8001c0a:	6013      	str	r3, [r2, #0]
 8001c0c:	f000 f9a6 	bl	8001f5c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8001c10:	4b3d      	ldr	r3, [pc, #244]	@ (8001d08 <xTaskIncrementTick+0x164>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	693a      	ldr	r2, [r7, #16]
 8001c16:	429a      	cmp	r2, r3
 8001c18:	d34d      	bcc.n	8001cb6 <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001c1a:	4b38      	ldr	r3, [pc, #224]	@ (8001cfc <xTaskIncrementTick+0x158>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d101      	bne.n	8001c28 <xTaskIncrementTick+0x84>
 8001c24:	2301      	movs	r3, #1
 8001c26:	e000      	b.n	8001c2a <xTaskIncrementTick+0x86>
 8001c28:	2300      	movs	r3, #0
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d004      	beq.n	8001c38 <xTaskIncrementTick+0x94>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001c2e:	4b36      	ldr	r3, [pc, #216]	@ (8001d08 <xTaskIncrementTick+0x164>)
 8001c30:	f04f 32ff 	mov.w	r2, #4294967295
 8001c34:	601a      	str	r2, [r3, #0]
					break;
 8001c36:	e03e      	b.n	8001cb6 <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8001c38:	4b30      	ldr	r3, [pc, #192]	@ (8001cfc <xTaskIncrementTick+0x158>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	68db      	ldr	r3, [r3, #12]
 8001c3e:	68db      	ldr	r3, [r3, #12]
 8001c40:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8001c42:	68bb      	ldr	r3, [r7, #8]
 8001c44:	685b      	ldr	r3, [r3, #4]
 8001c46:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8001c48:	693a      	ldr	r2, [r7, #16]
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	429a      	cmp	r2, r3
 8001c4e:	d203      	bcs.n	8001c58 <xTaskIncrementTick+0xb4>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8001c50:	4a2d      	ldr	r2, [pc, #180]	@ (8001d08 <xTaskIncrementTick+0x164>)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	6013      	str	r3, [r2, #0]
						break;
 8001c56:	e02e      	b.n	8001cb6 <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001c58:	68bb      	ldr	r3, [r7, #8]
 8001c5a:	3304      	adds	r3, #4
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	f7ff fcbb 	bl	80015d8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8001c62:	68bb      	ldr	r3, [r7, #8]
 8001c64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d004      	beq.n	8001c74 <xTaskIncrementTick+0xd0>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001c6a:	68bb      	ldr	r3, [r7, #8]
 8001c6c:	3318      	adds	r3, #24
 8001c6e:	4618      	mov	r0, r3
 8001c70:	f7ff fcb2 	bl	80015d8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8001c74:	68bb      	ldr	r3, [r7, #8]
 8001c76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c78:	2201      	movs	r2, #1
 8001c7a:	409a      	lsls	r2, r3
 8001c7c:	4b23      	ldr	r3, [pc, #140]	@ (8001d0c <xTaskIncrementTick+0x168>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4313      	orrs	r3, r2
 8001c82:	4a22      	ldr	r2, [pc, #136]	@ (8001d0c <xTaskIncrementTick+0x168>)
 8001c84:	6013      	str	r3, [r2, #0]
 8001c86:	68bb      	ldr	r3, [r7, #8]
 8001c88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001c8a:	4613      	mov	r3, r2
 8001c8c:	009b      	lsls	r3, r3, #2
 8001c8e:	4413      	add	r3, r2
 8001c90:	009b      	lsls	r3, r3, #2
 8001c92:	4a1f      	ldr	r2, [pc, #124]	@ (8001d10 <xTaskIncrementTick+0x16c>)
 8001c94:	441a      	add	r2, r3
 8001c96:	68bb      	ldr	r3, [r7, #8]
 8001c98:	3304      	adds	r3, #4
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	4610      	mov	r0, r2
 8001c9e:	f7ff fc78 	bl	8001592 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001ca2:	68bb      	ldr	r3, [r7, #8]
 8001ca4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001ca6:	4b1b      	ldr	r3, [pc, #108]	@ (8001d14 <xTaskIncrementTick+0x170>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cac:	429a      	cmp	r2, r3
 8001cae:	d3b4      	bcc.n	8001c1a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8001cb0:	2301      	movs	r3, #1
 8001cb2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001cb4:	e7b1      	b.n	8001c1a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8001cb6:	4b17      	ldr	r3, [pc, #92]	@ (8001d14 <xTaskIncrementTick+0x170>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001cbc:	4914      	ldr	r1, [pc, #80]	@ (8001d10 <xTaskIncrementTick+0x16c>)
 8001cbe:	4613      	mov	r3, r2
 8001cc0:	009b      	lsls	r3, r3, #2
 8001cc2:	4413      	add	r3, r2
 8001cc4:	009b      	lsls	r3, r3, #2
 8001cc6:	440b      	add	r3, r1
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	2b01      	cmp	r3, #1
 8001ccc:	d907      	bls.n	8001cde <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8001cce:	2301      	movs	r3, #1
 8001cd0:	617b      	str	r3, [r7, #20]
 8001cd2:	e004      	b.n	8001cde <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8001cd4:	4b10      	ldr	r3, [pc, #64]	@ (8001d18 <xTaskIncrementTick+0x174>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	3301      	adds	r3, #1
 8001cda:	4a0f      	ldr	r2, [pc, #60]	@ (8001d18 <xTaskIncrementTick+0x174>)
 8001cdc:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8001cde:	4b0f      	ldr	r3, [pc, #60]	@ (8001d1c <xTaskIncrementTick+0x178>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d001      	beq.n	8001cea <xTaskIncrementTick+0x146>
		{
			xSwitchRequired = pdTRUE;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8001cea:	697b      	ldr	r3, [r7, #20]
}
 8001cec:	4618      	mov	r0, r3
 8001cee:	3718      	adds	r7, #24
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	2000049c 	.word	0x2000049c
 8001cf8:	20000478 	.word	0x20000478
 8001cfc:	2000042c 	.word	0x2000042c
 8001d00:	20000430 	.word	0x20000430
 8001d04:	2000048c 	.word	0x2000048c
 8001d08:	20000494 	.word	0x20000494
 8001d0c:	2000047c 	.word	0x2000047c
 8001d10:	20000378 	.word	0x20000378
 8001d14:	20000374 	.word	0x20000374
 8001d18:	20000484 	.word	0x20000484
 8001d1c:	20000488 	.word	0x20000488

08001d20 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8001d20:	b480      	push	{r7}
 8001d22:	b087      	sub	sp, #28
 8001d24:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8001d26:	4b29      	ldr	r3, [pc, #164]	@ (8001dcc <vTaskSwitchContext+0xac>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d003      	beq.n	8001d36 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8001d2e:	4b28      	ldr	r3, [pc, #160]	@ (8001dd0 <vTaskSwitchContext+0xb0>)
 8001d30:	2201      	movs	r2, #1
 8001d32:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8001d34:	e045      	b.n	8001dc2 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8001d36:	4b26      	ldr	r3, [pc, #152]	@ (8001dd0 <vTaskSwitchContext+0xb0>)
 8001d38:	2200      	movs	r2, #0
 8001d3a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8001d3c:	4b25      	ldr	r3, [pc, #148]	@ (8001dd4 <vTaskSwitchContext+0xb4>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	fab3 f383 	clz	r3, r3
 8001d48:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8001d4a:	7afb      	ldrb	r3, [r7, #11]
 8001d4c:	f1c3 031f 	rsb	r3, r3, #31
 8001d50:	617b      	str	r3, [r7, #20]
 8001d52:	4921      	ldr	r1, [pc, #132]	@ (8001dd8 <vTaskSwitchContext+0xb8>)
 8001d54:	697a      	ldr	r2, [r7, #20]
 8001d56:	4613      	mov	r3, r2
 8001d58:	009b      	lsls	r3, r3, #2
 8001d5a:	4413      	add	r3, r2
 8001d5c:	009b      	lsls	r3, r3, #2
 8001d5e:	440b      	add	r3, r1
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d10b      	bne.n	8001d7e <vTaskSwitchContext+0x5e>
	__asm volatile
 8001d66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001d6a:	f383 8811 	msr	BASEPRI, r3
 8001d6e:	f3bf 8f6f 	isb	sy
 8001d72:	f3bf 8f4f 	dsb	sy
 8001d76:	607b      	str	r3, [r7, #4]
}
 8001d78:	bf00      	nop
 8001d7a:	bf00      	nop
 8001d7c:	e7fd      	b.n	8001d7a <vTaskSwitchContext+0x5a>
 8001d7e:	697a      	ldr	r2, [r7, #20]
 8001d80:	4613      	mov	r3, r2
 8001d82:	009b      	lsls	r3, r3, #2
 8001d84:	4413      	add	r3, r2
 8001d86:	009b      	lsls	r3, r3, #2
 8001d88:	4a13      	ldr	r2, [pc, #76]	@ (8001dd8 <vTaskSwitchContext+0xb8>)
 8001d8a:	4413      	add	r3, r2
 8001d8c:	613b      	str	r3, [r7, #16]
 8001d8e:	693b      	ldr	r3, [r7, #16]
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	685a      	ldr	r2, [r3, #4]
 8001d94:	693b      	ldr	r3, [r7, #16]
 8001d96:	605a      	str	r2, [r3, #4]
 8001d98:	693b      	ldr	r3, [r7, #16]
 8001d9a:	685a      	ldr	r2, [r3, #4]
 8001d9c:	693b      	ldr	r3, [r7, #16]
 8001d9e:	3308      	adds	r3, #8
 8001da0:	429a      	cmp	r2, r3
 8001da2:	d104      	bne.n	8001dae <vTaskSwitchContext+0x8e>
 8001da4:	693b      	ldr	r3, [r7, #16]
 8001da6:	685b      	ldr	r3, [r3, #4]
 8001da8:	685a      	ldr	r2, [r3, #4]
 8001daa:	693b      	ldr	r3, [r7, #16]
 8001dac:	605a      	str	r2, [r3, #4]
 8001dae:	693b      	ldr	r3, [r7, #16]
 8001db0:	685b      	ldr	r3, [r3, #4]
 8001db2:	68db      	ldr	r3, [r3, #12]
 8001db4:	4a09      	ldr	r2, [pc, #36]	@ (8001ddc <vTaskSwitchContext+0xbc>)
 8001db6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8001db8:	4b08      	ldr	r3, [pc, #32]	@ (8001ddc <vTaskSwitchContext+0xbc>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	334c      	adds	r3, #76	@ 0x4c
 8001dbe:	4a08      	ldr	r2, [pc, #32]	@ (8001de0 <vTaskSwitchContext+0xc0>)
 8001dc0:	6013      	str	r3, [r2, #0]
}
 8001dc2:	bf00      	nop
 8001dc4:	371c      	adds	r7, #28
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bc80      	pop	{r7}
 8001dca:	4770      	bx	lr
 8001dcc:	2000049c 	.word	0x2000049c
 8001dd0:	20000488 	.word	0x20000488
 8001dd4:	2000047c 	.word	0x2000047c
 8001dd8:	20000378 	.word	0x20000378
 8001ddc:	20000374 	.word	0x20000374
 8001de0:	20000010 	.word	0x20000010

08001de4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b082      	sub	sp, #8
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8001dec:	f000 f852 	bl	8001e94 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8001df0:	4b06      	ldr	r3, [pc, #24]	@ (8001e0c <prvIdleTask+0x28>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	2b01      	cmp	r3, #1
 8001df6:	d9f9      	bls.n	8001dec <prvIdleTask+0x8>
			{
				taskYIELD();
 8001df8:	4b05      	ldr	r3, [pc, #20]	@ (8001e10 <prvIdleTask+0x2c>)
 8001dfa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001dfe:	601a      	str	r2, [r3, #0]
 8001e00:	f3bf 8f4f 	dsb	sy
 8001e04:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8001e08:	e7f0      	b.n	8001dec <prvIdleTask+0x8>
 8001e0a:	bf00      	nop
 8001e0c:	20000378 	.word	0x20000378
 8001e10:	e000ed04 	.word	0xe000ed04

08001e14 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b082      	sub	sp, #8
 8001e18:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	607b      	str	r3, [r7, #4]
 8001e1e:	e00c      	b.n	8001e3a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8001e20:	687a      	ldr	r2, [r7, #4]
 8001e22:	4613      	mov	r3, r2
 8001e24:	009b      	lsls	r3, r3, #2
 8001e26:	4413      	add	r3, r2
 8001e28:	009b      	lsls	r3, r3, #2
 8001e2a:	4a12      	ldr	r2, [pc, #72]	@ (8001e74 <prvInitialiseTaskLists+0x60>)
 8001e2c:	4413      	add	r3, r2
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f7ff fb84 	bl	800153c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	3301      	adds	r3, #1
 8001e38:	607b      	str	r3, [r7, #4]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	2b06      	cmp	r3, #6
 8001e3e:	d9ef      	bls.n	8001e20 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8001e40:	480d      	ldr	r0, [pc, #52]	@ (8001e78 <prvInitialiseTaskLists+0x64>)
 8001e42:	f7ff fb7b 	bl	800153c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8001e46:	480d      	ldr	r0, [pc, #52]	@ (8001e7c <prvInitialiseTaskLists+0x68>)
 8001e48:	f7ff fb78 	bl	800153c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8001e4c:	480c      	ldr	r0, [pc, #48]	@ (8001e80 <prvInitialiseTaskLists+0x6c>)
 8001e4e:	f7ff fb75 	bl	800153c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8001e52:	480c      	ldr	r0, [pc, #48]	@ (8001e84 <prvInitialiseTaskLists+0x70>)
 8001e54:	f7ff fb72 	bl	800153c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8001e58:	480b      	ldr	r0, [pc, #44]	@ (8001e88 <prvInitialiseTaskLists+0x74>)
 8001e5a:	f7ff fb6f 	bl	800153c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8001e5e:	4b0b      	ldr	r3, [pc, #44]	@ (8001e8c <prvInitialiseTaskLists+0x78>)
 8001e60:	4a05      	ldr	r2, [pc, #20]	@ (8001e78 <prvInitialiseTaskLists+0x64>)
 8001e62:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8001e64:	4b0a      	ldr	r3, [pc, #40]	@ (8001e90 <prvInitialiseTaskLists+0x7c>)
 8001e66:	4a05      	ldr	r2, [pc, #20]	@ (8001e7c <prvInitialiseTaskLists+0x68>)
 8001e68:	601a      	str	r2, [r3, #0]
}
 8001e6a:	bf00      	nop
 8001e6c:	3708      	adds	r7, #8
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bd80      	pop	{r7, pc}
 8001e72:	bf00      	nop
 8001e74:	20000378 	.word	0x20000378
 8001e78:	20000404 	.word	0x20000404
 8001e7c:	20000418 	.word	0x20000418
 8001e80:	20000434 	.word	0x20000434
 8001e84:	20000448 	.word	0x20000448
 8001e88:	20000460 	.word	0x20000460
 8001e8c:	2000042c 	.word	0x2000042c
 8001e90:	20000430 	.word	0x20000430

08001e94 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b082      	sub	sp, #8
 8001e98:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8001e9a:	e019      	b.n	8001ed0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8001e9c:	f000 f976 	bl	800218c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8001ea0:	4b10      	ldr	r3, [pc, #64]	@ (8001ee4 <prvCheckTasksWaitingTermination+0x50>)
 8001ea2:	68db      	ldr	r3, [r3, #12]
 8001ea4:	68db      	ldr	r3, [r3, #12]
 8001ea6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	3304      	adds	r3, #4
 8001eac:	4618      	mov	r0, r3
 8001eae:	f7ff fb93 	bl	80015d8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8001eb2:	4b0d      	ldr	r3, [pc, #52]	@ (8001ee8 <prvCheckTasksWaitingTermination+0x54>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	3b01      	subs	r3, #1
 8001eb8:	4a0b      	ldr	r2, [pc, #44]	@ (8001ee8 <prvCheckTasksWaitingTermination+0x54>)
 8001eba:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8001ebc:	4b0b      	ldr	r3, [pc, #44]	@ (8001eec <prvCheckTasksWaitingTermination+0x58>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	3b01      	subs	r3, #1
 8001ec2:	4a0a      	ldr	r2, [pc, #40]	@ (8001eec <prvCheckTasksWaitingTermination+0x58>)
 8001ec4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8001ec6:	f000 f991 	bl	80021ec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8001eca:	6878      	ldr	r0, [r7, #4]
 8001ecc:	f000 f810 	bl	8001ef0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8001ed0:	4b06      	ldr	r3, [pc, #24]	@ (8001eec <prvCheckTasksWaitingTermination+0x58>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d1e1      	bne.n	8001e9c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8001ed8:	bf00      	nop
 8001eda:	bf00      	nop
 8001edc:	3708      	adds	r7, #8
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	bf00      	nop
 8001ee4:	20000448 	.word	0x20000448
 8001ee8:	20000474 	.word	0x20000474
 8001eec:	2000045c 	.word	0x2000045c

08001ef0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b084      	sub	sp, #16
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	334c      	adds	r3, #76	@ 0x4c
 8001efc:	4618      	mov	r0, r3
 8001efe:	f000 fbed 	bl	80026dc <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d108      	bne.n	8001f1e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f10:	4618      	mov	r0, r3
 8001f12:	f000 fac5 	bl	80024a0 <vPortFree>
				vPortFree( pxTCB );
 8001f16:	6878      	ldr	r0, [r7, #4]
 8001f18:	f000 fac2 	bl	80024a0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8001f1c:	e019      	b.n	8001f52 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8001f24:	2b01      	cmp	r3, #1
 8001f26:	d103      	bne.n	8001f30 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8001f28:	6878      	ldr	r0, [r7, #4]
 8001f2a:	f000 fab9 	bl	80024a0 <vPortFree>
	}
 8001f2e:	e010      	b.n	8001f52 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8001f36:	2b02      	cmp	r3, #2
 8001f38:	d00b      	beq.n	8001f52 <prvDeleteTCB+0x62>
	__asm volatile
 8001f3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001f3e:	f383 8811 	msr	BASEPRI, r3
 8001f42:	f3bf 8f6f 	isb	sy
 8001f46:	f3bf 8f4f 	dsb	sy
 8001f4a:	60fb      	str	r3, [r7, #12]
}
 8001f4c:	bf00      	nop
 8001f4e:	bf00      	nop
 8001f50:	e7fd      	b.n	8001f4e <prvDeleteTCB+0x5e>
	}
 8001f52:	bf00      	nop
 8001f54:	3710      	adds	r7, #16
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}
	...

08001f5c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	b083      	sub	sp, #12
 8001f60:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001f62:	4b0e      	ldr	r3, [pc, #56]	@ (8001f9c <prvResetNextTaskUnblockTime+0x40>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d101      	bne.n	8001f70 <prvResetNextTaskUnblockTime+0x14>
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	e000      	b.n	8001f72 <prvResetNextTaskUnblockTime+0x16>
 8001f70:	2300      	movs	r3, #0
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d004      	beq.n	8001f80 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8001f76:	4b0a      	ldr	r3, [pc, #40]	@ (8001fa0 <prvResetNextTaskUnblockTime+0x44>)
 8001f78:	f04f 32ff 	mov.w	r2, #4294967295
 8001f7c:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8001f7e:	e008      	b.n	8001f92 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8001f80:	4b06      	ldr	r3, [pc, #24]	@ (8001f9c <prvResetNextTaskUnblockTime+0x40>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	68db      	ldr	r3, [r3, #12]
 8001f86:	68db      	ldr	r3, [r3, #12]
 8001f88:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	4a04      	ldr	r2, [pc, #16]	@ (8001fa0 <prvResetNextTaskUnblockTime+0x44>)
 8001f90:	6013      	str	r3, [r2, #0]
}
 8001f92:	bf00      	nop
 8001f94:	370c      	adds	r7, #12
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bc80      	pop	{r7}
 8001f9a:	4770      	bx	lr
 8001f9c:	2000042c 	.word	0x2000042c
 8001fa0:	20000494 	.word	0x20000494

08001fa4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	b085      	sub	sp, #20
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	60f8      	str	r0, [r7, #12]
 8001fac:	60b9      	str	r1, [r7, #8]
 8001fae:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	3b04      	subs	r3, #4
 8001fb4:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001fbc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	3b04      	subs	r3, #4
 8001fc2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8001fc4:	68bb      	ldr	r3, [r7, #8]
 8001fc6:	f023 0201 	bic.w	r2, r3, #1
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	3b04      	subs	r3, #4
 8001fd2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8001fd4:	4a08      	ldr	r2, [pc, #32]	@ (8001ff8 <pxPortInitialiseStack+0x54>)
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	3b14      	subs	r3, #20
 8001fde:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8001fe0:	687a      	ldr	r2, [r7, #4]
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	3b20      	subs	r3, #32
 8001fea:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8001fec:	68fb      	ldr	r3, [r7, #12]
}
 8001fee:	4618      	mov	r0, r3
 8001ff0:	3714      	adds	r7, #20
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bc80      	pop	{r7}
 8001ff6:	4770      	bx	lr
 8001ff8:	08001ffd 	.word	0x08001ffd

08001ffc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	b085      	sub	sp, #20
 8002000:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8002002:	2300      	movs	r3, #0
 8002004:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8002006:	4b12      	ldr	r3, [pc, #72]	@ (8002050 <prvTaskExitError+0x54>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800200e:	d00b      	beq.n	8002028 <prvTaskExitError+0x2c>
	__asm volatile
 8002010:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002014:	f383 8811 	msr	BASEPRI, r3
 8002018:	f3bf 8f6f 	isb	sy
 800201c:	f3bf 8f4f 	dsb	sy
 8002020:	60fb      	str	r3, [r7, #12]
}
 8002022:	bf00      	nop
 8002024:	bf00      	nop
 8002026:	e7fd      	b.n	8002024 <prvTaskExitError+0x28>
	__asm volatile
 8002028:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800202c:	f383 8811 	msr	BASEPRI, r3
 8002030:	f3bf 8f6f 	isb	sy
 8002034:	f3bf 8f4f 	dsb	sy
 8002038:	60bb      	str	r3, [r7, #8]
}
 800203a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800203c:	bf00      	nop
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	2b00      	cmp	r3, #0
 8002042:	d0fc      	beq.n	800203e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8002044:	bf00      	nop
 8002046:	bf00      	nop
 8002048:	3714      	adds	r7, #20
 800204a:	46bd      	mov	sp, r7
 800204c:	bc80      	pop	{r7}
 800204e:	4770      	bx	lr
 8002050:	2000000c 	.word	0x2000000c
	...

08002060 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8002060:	4b07      	ldr	r3, [pc, #28]	@ (8002080 <pxCurrentTCBConst2>)
 8002062:	6819      	ldr	r1, [r3, #0]
 8002064:	6808      	ldr	r0, [r1, #0]
 8002066:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800206a:	f380 8809 	msr	PSP, r0
 800206e:	f3bf 8f6f 	isb	sy
 8002072:	f04f 0000 	mov.w	r0, #0
 8002076:	f380 8811 	msr	BASEPRI, r0
 800207a:	f04e 0e0d 	orr.w	lr, lr, #13
 800207e:	4770      	bx	lr

08002080 <pxCurrentTCBConst2>:
 8002080:	20000374 	.word	0x20000374
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8002084:	bf00      	nop
 8002086:	bf00      	nop

08002088 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8002088:	4806      	ldr	r0, [pc, #24]	@ (80020a4 <prvPortStartFirstTask+0x1c>)
 800208a:	6800      	ldr	r0, [r0, #0]
 800208c:	6800      	ldr	r0, [r0, #0]
 800208e:	f380 8808 	msr	MSP, r0
 8002092:	b662      	cpsie	i
 8002094:	b661      	cpsie	f
 8002096:	f3bf 8f4f 	dsb	sy
 800209a:	f3bf 8f6f 	isb	sy
 800209e:	df00      	svc	0
 80020a0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80020a2:	bf00      	nop
 80020a4:	e000ed08 	.word	0xe000ed08

080020a8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b084      	sub	sp, #16
 80020ac:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80020ae:	4b32      	ldr	r3, [pc, #200]	@ (8002178 <xPortStartScheduler+0xd0>)
 80020b0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	781b      	ldrb	r3, [r3, #0]
 80020b6:	b2db      	uxtb	r3, r3
 80020b8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	22ff      	movs	r2, #255	@ 0xff
 80020be:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	781b      	ldrb	r3, [r3, #0]
 80020c4:	b2db      	uxtb	r3, r3
 80020c6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80020c8:	78fb      	ldrb	r3, [r7, #3]
 80020ca:	b2db      	uxtb	r3, r3
 80020cc:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80020d0:	b2da      	uxtb	r2, r3
 80020d2:	4b2a      	ldr	r3, [pc, #168]	@ (800217c <xPortStartScheduler+0xd4>)
 80020d4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80020d6:	4b2a      	ldr	r3, [pc, #168]	@ (8002180 <xPortStartScheduler+0xd8>)
 80020d8:	2207      	movs	r2, #7
 80020da:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80020dc:	e009      	b.n	80020f2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80020de:	4b28      	ldr	r3, [pc, #160]	@ (8002180 <xPortStartScheduler+0xd8>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	3b01      	subs	r3, #1
 80020e4:	4a26      	ldr	r2, [pc, #152]	@ (8002180 <xPortStartScheduler+0xd8>)
 80020e6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80020e8:	78fb      	ldrb	r3, [r7, #3]
 80020ea:	b2db      	uxtb	r3, r3
 80020ec:	005b      	lsls	r3, r3, #1
 80020ee:	b2db      	uxtb	r3, r3
 80020f0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80020f2:	78fb      	ldrb	r3, [r7, #3]
 80020f4:	b2db      	uxtb	r3, r3
 80020f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020fa:	2b80      	cmp	r3, #128	@ 0x80
 80020fc:	d0ef      	beq.n	80020de <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80020fe:	4b20      	ldr	r3, [pc, #128]	@ (8002180 <xPortStartScheduler+0xd8>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f1c3 0307 	rsb	r3, r3, #7
 8002106:	2b04      	cmp	r3, #4
 8002108:	d00b      	beq.n	8002122 <xPortStartScheduler+0x7a>
	__asm volatile
 800210a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800210e:	f383 8811 	msr	BASEPRI, r3
 8002112:	f3bf 8f6f 	isb	sy
 8002116:	f3bf 8f4f 	dsb	sy
 800211a:	60bb      	str	r3, [r7, #8]
}
 800211c:	bf00      	nop
 800211e:	bf00      	nop
 8002120:	e7fd      	b.n	800211e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8002122:	4b17      	ldr	r3, [pc, #92]	@ (8002180 <xPortStartScheduler+0xd8>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	021b      	lsls	r3, r3, #8
 8002128:	4a15      	ldr	r2, [pc, #84]	@ (8002180 <xPortStartScheduler+0xd8>)
 800212a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800212c:	4b14      	ldr	r3, [pc, #80]	@ (8002180 <xPortStartScheduler+0xd8>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002134:	4a12      	ldr	r2, [pc, #72]	@ (8002180 <xPortStartScheduler+0xd8>)
 8002136:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	b2da      	uxtb	r2, r3
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8002140:	4b10      	ldr	r3, [pc, #64]	@ (8002184 <xPortStartScheduler+0xdc>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a0f      	ldr	r2, [pc, #60]	@ (8002184 <xPortStartScheduler+0xdc>)
 8002146:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800214a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800214c:	4b0d      	ldr	r3, [pc, #52]	@ (8002184 <xPortStartScheduler+0xdc>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	4a0c      	ldr	r2, [pc, #48]	@ (8002184 <xPortStartScheduler+0xdc>)
 8002152:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8002156:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8002158:	f000 f8b8 	bl	80022cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800215c:	4b0a      	ldr	r3, [pc, #40]	@ (8002188 <xPortStartScheduler+0xe0>)
 800215e:	2200      	movs	r2, #0
 8002160:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8002162:	f7ff ff91 	bl	8002088 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8002166:	f7ff fddb 	bl	8001d20 <vTaskSwitchContext>
	prvTaskExitError();
 800216a:	f7ff ff47 	bl	8001ffc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800216e:	2300      	movs	r3, #0
}
 8002170:	4618      	mov	r0, r3
 8002172:	3710      	adds	r7, #16
 8002174:	46bd      	mov	sp, r7
 8002176:	bd80      	pop	{r7, pc}
 8002178:	e000e400 	.word	0xe000e400
 800217c:	200004a0 	.word	0x200004a0
 8002180:	200004a4 	.word	0x200004a4
 8002184:	e000ed20 	.word	0xe000ed20
 8002188:	2000000c 	.word	0x2000000c

0800218c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800218c:	b480      	push	{r7}
 800218e:	b083      	sub	sp, #12
 8002190:	af00      	add	r7, sp, #0
	__asm volatile
 8002192:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002196:	f383 8811 	msr	BASEPRI, r3
 800219a:	f3bf 8f6f 	isb	sy
 800219e:	f3bf 8f4f 	dsb	sy
 80021a2:	607b      	str	r3, [r7, #4]
}
 80021a4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80021a6:	4b0f      	ldr	r3, [pc, #60]	@ (80021e4 <vPortEnterCritical+0x58>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	3301      	adds	r3, #1
 80021ac:	4a0d      	ldr	r2, [pc, #52]	@ (80021e4 <vPortEnterCritical+0x58>)
 80021ae:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80021b0:	4b0c      	ldr	r3, [pc, #48]	@ (80021e4 <vPortEnterCritical+0x58>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	2b01      	cmp	r3, #1
 80021b6:	d110      	bne.n	80021da <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80021b8:	4b0b      	ldr	r3, [pc, #44]	@ (80021e8 <vPortEnterCritical+0x5c>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	b2db      	uxtb	r3, r3
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d00b      	beq.n	80021da <vPortEnterCritical+0x4e>
	__asm volatile
 80021c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80021c6:	f383 8811 	msr	BASEPRI, r3
 80021ca:	f3bf 8f6f 	isb	sy
 80021ce:	f3bf 8f4f 	dsb	sy
 80021d2:	603b      	str	r3, [r7, #0]
}
 80021d4:	bf00      	nop
 80021d6:	bf00      	nop
 80021d8:	e7fd      	b.n	80021d6 <vPortEnterCritical+0x4a>
	}
}
 80021da:	bf00      	nop
 80021dc:	370c      	adds	r7, #12
 80021de:	46bd      	mov	sp, r7
 80021e0:	bc80      	pop	{r7}
 80021e2:	4770      	bx	lr
 80021e4:	2000000c 	.word	0x2000000c
 80021e8:	e000ed04 	.word	0xe000ed04

080021ec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80021ec:	b480      	push	{r7}
 80021ee:	b083      	sub	sp, #12
 80021f0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80021f2:	4b12      	ldr	r3, [pc, #72]	@ (800223c <vPortExitCritical+0x50>)
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d10b      	bne.n	8002212 <vPortExitCritical+0x26>
	__asm volatile
 80021fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80021fe:	f383 8811 	msr	BASEPRI, r3
 8002202:	f3bf 8f6f 	isb	sy
 8002206:	f3bf 8f4f 	dsb	sy
 800220a:	607b      	str	r3, [r7, #4]
}
 800220c:	bf00      	nop
 800220e:	bf00      	nop
 8002210:	e7fd      	b.n	800220e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8002212:	4b0a      	ldr	r3, [pc, #40]	@ (800223c <vPortExitCritical+0x50>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	3b01      	subs	r3, #1
 8002218:	4a08      	ldr	r2, [pc, #32]	@ (800223c <vPortExitCritical+0x50>)
 800221a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800221c:	4b07      	ldr	r3, [pc, #28]	@ (800223c <vPortExitCritical+0x50>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d105      	bne.n	8002230 <vPortExitCritical+0x44>
 8002224:	2300      	movs	r3, #0
 8002226:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800222e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8002230:	bf00      	nop
 8002232:	370c      	adds	r7, #12
 8002234:	46bd      	mov	sp, r7
 8002236:	bc80      	pop	{r7}
 8002238:	4770      	bx	lr
 800223a:	bf00      	nop
 800223c:	2000000c 	.word	0x2000000c

08002240 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8002240:	f3ef 8009 	mrs	r0, PSP
 8002244:	f3bf 8f6f 	isb	sy
 8002248:	4b0d      	ldr	r3, [pc, #52]	@ (8002280 <pxCurrentTCBConst>)
 800224a:	681a      	ldr	r2, [r3, #0]
 800224c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002250:	6010      	str	r0, [r2, #0]
 8002252:	e92d 4008 	stmdb	sp!, {r3, lr}
 8002256:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800225a:	f380 8811 	msr	BASEPRI, r0
 800225e:	f7ff fd5f 	bl	8001d20 <vTaskSwitchContext>
 8002262:	f04f 0000 	mov.w	r0, #0
 8002266:	f380 8811 	msr	BASEPRI, r0
 800226a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800226e:	6819      	ldr	r1, [r3, #0]
 8002270:	6808      	ldr	r0, [r1, #0]
 8002272:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002276:	f380 8809 	msr	PSP, r0
 800227a:	f3bf 8f6f 	isb	sy
 800227e:	4770      	bx	lr

08002280 <pxCurrentTCBConst>:
 8002280:	20000374 	.word	0x20000374
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8002284:	bf00      	nop
 8002286:	bf00      	nop

08002288 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b082      	sub	sp, #8
 800228c:	af00      	add	r7, sp, #0
	__asm volatile
 800228e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002292:	f383 8811 	msr	BASEPRI, r3
 8002296:	f3bf 8f6f 	isb	sy
 800229a:	f3bf 8f4f 	dsb	sy
 800229e:	607b      	str	r3, [r7, #4]
}
 80022a0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80022a2:	f7ff fc7f 	bl	8001ba4 <xTaskIncrementTick>
 80022a6:	4603      	mov	r3, r0
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d003      	beq.n	80022b4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80022ac:	4b06      	ldr	r3, [pc, #24]	@ (80022c8 <SysTick_Handler+0x40>)
 80022ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80022b2:	601a      	str	r2, [r3, #0]
 80022b4:	2300      	movs	r3, #0
 80022b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	f383 8811 	msr	BASEPRI, r3
}
 80022be:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80022c0:	bf00      	nop
 80022c2:	3708      	adds	r7, #8
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bd80      	pop	{r7, pc}
 80022c8:	e000ed04 	.word	0xe000ed04

080022cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80022cc:	b480      	push	{r7}
 80022ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80022d0:	4b0a      	ldr	r3, [pc, #40]	@ (80022fc <vPortSetupTimerInterrupt+0x30>)
 80022d2:	2200      	movs	r2, #0
 80022d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80022d6:	4b0a      	ldr	r3, [pc, #40]	@ (8002300 <vPortSetupTimerInterrupt+0x34>)
 80022d8:	2200      	movs	r2, #0
 80022da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80022dc:	4b09      	ldr	r3, [pc, #36]	@ (8002304 <vPortSetupTimerInterrupt+0x38>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4a09      	ldr	r2, [pc, #36]	@ (8002308 <vPortSetupTimerInterrupt+0x3c>)
 80022e2:	fba2 2303 	umull	r2, r3, r2, r3
 80022e6:	099b      	lsrs	r3, r3, #6
 80022e8:	4a08      	ldr	r2, [pc, #32]	@ (800230c <vPortSetupTimerInterrupt+0x40>)
 80022ea:	3b01      	subs	r3, #1
 80022ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80022ee:	4b03      	ldr	r3, [pc, #12]	@ (80022fc <vPortSetupTimerInterrupt+0x30>)
 80022f0:	2207      	movs	r2, #7
 80022f2:	601a      	str	r2, [r3, #0]
}
 80022f4:	bf00      	nop
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bc80      	pop	{r7}
 80022fa:	4770      	bx	lr
 80022fc:	e000e010 	.word	0xe000e010
 8002300:	e000e018 	.word	0xe000e018
 8002304:	20000000 	.word	0x20000000
 8002308:	10624dd3 	.word	0x10624dd3
 800230c:	e000e014 	.word	0xe000e014

08002310 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b08a      	sub	sp, #40	@ 0x28
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8002318:	2300      	movs	r3, #0
 800231a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800231c:	f7ff fb96 	bl	8001a4c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8002320:	4b5a      	ldr	r3, [pc, #360]	@ (800248c <pvPortMalloc+0x17c>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	2b00      	cmp	r3, #0
 8002326:	d101      	bne.n	800232c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8002328:	f000 f916 	bl	8002558 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800232c:	4b58      	ldr	r3, [pc, #352]	@ (8002490 <pvPortMalloc+0x180>)
 800232e:	681a      	ldr	r2, [r3, #0]
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	4013      	ands	r3, r2
 8002334:	2b00      	cmp	r3, #0
 8002336:	f040 8090 	bne.w	800245a <pvPortMalloc+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	2b00      	cmp	r3, #0
 800233e:	d01e      	beq.n	800237e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8002340:	2208      	movs	r2, #8
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	4413      	add	r3, r2
 8002346:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	f003 0307 	and.w	r3, r3, #7
 800234e:	2b00      	cmp	r3, #0
 8002350:	d015      	beq.n	800237e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	f023 0307 	bic.w	r3, r3, #7
 8002358:	3308      	adds	r3, #8
 800235a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	f003 0307 	and.w	r3, r3, #7
 8002362:	2b00      	cmp	r3, #0
 8002364:	d00b      	beq.n	800237e <pvPortMalloc+0x6e>
	__asm volatile
 8002366:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800236a:	f383 8811 	msr	BASEPRI, r3
 800236e:	f3bf 8f6f 	isb	sy
 8002372:	f3bf 8f4f 	dsb	sy
 8002376:	617b      	str	r3, [r7, #20]
}
 8002378:	bf00      	nop
 800237a:	bf00      	nop
 800237c:	e7fd      	b.n	800237a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d06a      	beq.n	800245a <pvPortMalloc+0x14a>
 8002384:	4b43      	ldr	r3, [pc, #268]	@ (8002494 <pvPortMalloc+0x184>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	687a      	ldr	r2, [r7, #4]
 800238a:	429a      	cmp	r2, r3
 800238c:	d865      	bhi.n	800245a <pvPortMalloc+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800238e:	4b42      	ldr	r3, [pc, #264]	@ (8002498 <pvPortMalloc+0x188>)
 8002390:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8002392:	4b41      	ldr	r3, [pc, #260]	@ (8002498 <pvPortMalloc+0x188>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002398:	e004      	b.n	80023a4 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800239a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800239c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800239e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80023a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	687a      	ldr	r2, [r7, #4]
 80023aa:	429a      	cmp	r2, r3
 80023ac:	d903      	bls.n	80023b6 <pvPortMalloc+0xa6>
 80023ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d1f1      	bne.n	800239a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80023b6:	4b35      	ldr	r3, [pc, #212]	@ (800248c <pvPortMalloc+0x17c>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023bc:	429a      	cmp	r2, r3
 80023be:	d04c      	beq.n	800245a <pvPortMalloc+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80023c0:	6a3b      	ldr	r3, [r7, #32]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	2208      	movs	r2, #8
 80023c6:	4413      	add	r3, r2
 80023c8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80023ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023cc:	681a      	ldr	r2, [r3, #0]
 80023ce:	6a3b      	ldr	r3, [r7, #32]
 80023d0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80023d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023d4:	685a      	ldr	r2, [r3, #4]
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	1ad2      	subs	r2, r2, r3
 80023da:	2308      	movs	r3, #8
 80023dc:	005b      	lsls	r3, r3, #1
 80023de:	429a      	cmp	r2, r3
 80023e0:	d920      	bls.n	8002424 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80023e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	4413      	add	r3, r2
 80023e8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80023ea:	69bb      	ldr	r3, [r7, #24]
 80023ec:	f003 0307 	and.w	r3, r3, #7
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d00b      	beq.n	800240c <pvPortMalloc+0xfc>
	__asm volatile
 80023f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80023f8:	f383 8811 	msr	BASEPRI, r3
 80023fc:	f3bf 8f6f 	isb	sy
 8002400:	f3bf 8f4f 	dsb	sy
 8002404:	613b      	str	r3, [r7, #16]
}
 8002406:	bf00      	nop
 8002408:	bf00      	nop
 800240a:	e7fd      	b.n	8002408 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800240c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800240e:	685a      	ldr	r2, [r3, #4]
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	1ad2      	subs	r2, r2, r3
 8002414:	69bb      	ldr	r3, [r7, #24]
 8002416:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8002418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800241a:	687a      	ldr	r2, [r7, #4]
 800241c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800241e:	69b8      	ldr	r0, [r7, #24]
 8002420:	f000 f8fc 	bl	800261c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002424:	4b1b      	ldr	r3, [pc, #108]	@ (8002494 <pvPortMalloc+0x184>)
 8002426:	681a      	ldr	r2, [r3, #0]
 8002428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	1ad3      	subs	r3, r2, r3
 800242e:	4a19      	ldr	r2, [pc, #100]	@ (8002494 <pvPortMalloc+0x184>)
 8002430:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002432:	4b18      	ldr	r3, [pc, #96]	@ (8002494 <pvPortMalloc+0x184>)
 8002434:	681a      	ldr	r2, [r3, #0]
 8002436:	4b19      	ldr	r3, [pc, #100]	@ (800249c <pvPortMalloc+0x18c>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	429a      	cmp	r2, r3
 800243c:	d203      	bcs.n	8002446 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800243e:	4b15      	ldr	r3, [pc, #84]	@ (8002494 <pvPortMalloc+0x184>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	4a16      	ldr	r2, [pc, #88]	@ (800249c <pvPortMalloc+0x18c>)
 8002444:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8002446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002448:	685a      	ldr	r2, [r3, #4]
 800244a:	4b11      	ldr	r3, [pc, #68]	@ (8002490 <pvPortMalloc+0x180>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	431a      	orrs	r2, r3
 8002450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002452:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8002454:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002456:	2200      	movs	r2, #0
 8002458:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800245a:	f7ff fb05 	bl	8001a68 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800245e:	69fb      	ldr	r3, [r7, #28]
 8002460:	f003 0307 	and.w	r3, r3, #7
 8002464:	2b00      	cmp	r3, #0
 8002466:	d00b      	beq.n	8002480 <pvPortMalloc+0x170>
	__asm volatile
 8002468:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800246c:	f383 8811 	msr	BASEPRI, r3
 8002470:	f3bf 8f6f 	isb	sy
 8002474:	f3bf 8f4f 	dsb	sy
 8002478:	60fb      	str	r3, [r7, #12]
}
 800247a:	bf00      	nop
 800247c:	bf00      	nop
 800247e:	e7fd      	b.n	800247c <pvPortMalloc+0x16c>
	return pvReturn;
 8002480:	69fb      	ldr	r3, [r7, #28]
}
 8002482:	4618      	mov	r0, r3
 8002484:	3728      	adds	r7, #40	@ 0x28
 8002486:	46bd      	mov	sp, r7
 8002488:	bd80      	pop	{r7, pc}
 800248a:	bf00      	nop
 800248c:	200010b0 	.word	0x200010b0
 8002490:	200010bc 	.word	0x200010bc
 8002494:	200010b4 	.word	0x200010b4
 8002498:	200010a8 	.word	0x200010a8
 800249c:	200010b8 	.word	0x200010b8

080024a0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b086      	sub	sp, #24
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d04a      	beq.n	8002548 <vPortFree+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80024b2:	2308      	movs	r3, #8
 80024b4:	425b      	negs	r3, r3
 80024b6:	697a      	ldr	r2, [r7, #20]
 80024b8:	4413      	add	r3, r2
 80024ba:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80024bc:	697b      	ldr	r3, [r7, #20]
 80024be:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80024c0:	693b      	ldr	r3, [r7, #16]
 80024c2:	685a      	ldr	r2, [r3, #4]
 80024c4:	4b22      	ldr	r3, [pc, #136]	@ (8002550 <vPortFree+0xb0>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4013      	ands	r3, r2
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d10b      	bne.n	80024e6 <vPortFree+0x46>
	__asm volatile
 80024ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024d2:	f383 8811 	msr	BASEPRI, r3
 80024d6:	f3bf 8f6f 	isb	sy
 80024da:	f3bf 8f4f 	dsb	sy
 80024de:	60fb      	str	r3, [r7, #12]
}
 80024e0:	bf00      	nop
 80024e2:	bf00      	nop
 80024e4:	e7fd      	b.n	80024e2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80024e6:	693b      	ldr	r3, [r7, #16]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d00b      	beq.n	8002506 <vPortFree+0x66>
	__asm volatile
 80024ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024f2:	f383 8811 	msr	BASEPRI, r3
 80024f6:	f3bf 8f6f 	isb	sy
 80024fa:	f3bf 8f4f 	dsb	sy
 80024fe:	60bb      	str	r3, [r7, #8]
}
 8002500:	bf00      	nop
 8002502:	bf00      	nop
 8002504:	e7fd      	b.n	8002502 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8002506:	693b      	ldr	r3, [r7, #16]
 8002508:	685a      	ldr	r2, [r3, #4]
 800250a:	4b11      	ldr	r3, [pc, #68]	@ (8002550 <vPortFree+0xb0>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	4013      	ands	r3, r2
 8002510:	2b00      	cmp	r3, #0
 8002512:	d019      	beq.n	8002548 <vPortFree+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8002514:	693b      	ldr	r3, [r7, #16]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	2b00      	cmp	r3, #0
 800251a:	d115      	bne.n	8002548 <vPortFree+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800251c:	693b      	ldr	r3, [r7, #16]
 800251e:	685a      	ldr	r2, [r3, #4]
 8002520:	4b0b      	ldr	r3, [pc, #44]	@ (8002550 <vPortFree+0xb0>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	43db      	mvns	r3, r3
 8002526:	401a      	ands	r2, r3
 8002528:	693b      	ldr	r3, [r7, #16]
 800252a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800252c:	f7ff fa8e 	bl	8001a4c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8002530:	693b      	ldr	r3, [r7, #16]
 8002532:	685a      	ldr	r2, [r3, #4]
 8002534:	4b07      	ldr	r3, [pc, #28]	@ (8002554 <vPortFree+0xb4>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4413      	add	r3, r2
 800253a:	4a06      	ldr	r2, [pc, #24]	@ (8002554 <vPortFree+0xb4>)
 800253c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800253e:	6938      	ldr	r0, [r7, #16]
 8002540:	f000 f86c 	bl	800261c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8002544:	f7ff fa90 	bl	8001a68 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8002548:	bf00      	nop
 800254a:	3718      	adds	r7, #24
 800254c:	46bd      	mov	sp, r7
 800254e:	bd80      	pop	{r7, pc}
 8002550:	200010bc 	.word	0x200010bc
 8002554:	200010b4 	.word	0x200010b4

08002558 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8002558:	b480      	push	{r7}
 800255a:	b085      	sub	sp, #20
 800255c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800255e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002562:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8002564:	4b27      	ldr	r3, [pc, #156]	@ (8002604 <prvHeapInit+0xac>)
 8002566:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	f003 0307 	and.w	r3, r3, #7
 800256e:	2b00      	cmp	r3, #0
 8002570:	d00c      	beq.n	800258c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	3307      	adds	r3, #7
 8002576:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	f023 0307 	bic.w	r3, r3, #7
 800257e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8002580:	68ba      	ldr	r2, [r7, #8]
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	1ad3      	subs	r3, r2, r3
 8002586:	4a1f      	ldr	r2, [pc, #124]	@ (8002604 <prvHeapInit+0xac>)
 8002588:	4413      	add	r3, r2
 800258a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8002590:	4a1d      	ldr	r2, [pc, #116]	@ (8002608 <prvHeapInit+0xb0>)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8002596:	4b1c      	ldr	r3, [pc, #112]	@ (8002608 <prvHeapInit+0xb0>)
 8002598:	2200      	movs	r2, #0
 800259a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	68ba      	ldr	r2, [r7, #8]
 80025a0:	4413      	add	r3, r2
 80025a2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80025a4:	2208      	movs	r2, #8
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	1a9b      	subs	r3, r3, r2
 80025aa:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	f023 0307 	bic.w	r3, r3, #7
 80025b2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	4a15      	ldr	r2, [pc, #84]	@ (800260c <prvHeapInit+0xb4>)
 80025b8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80025ba:	4b14      	ldr	r3, [pc, #80]	@ (800260c <prvHeapInit+0xb4>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	2200      	movs	r2, #0
 80025c0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80025c2:	4b12      	ldr	r3, [pc, #72]	@ (800260c <prvHeapInit+0xb4>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	2200      	movs	r2, #0
 80025c8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	68fa      	ldr	r2, [r7, #12]
 80025d2:	1ad2      	subs	r2, r2, r3
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80025d8:	4b0c      	ldr	r3, [pc, #48]	@ (800260c <prvHeapInit+0xb4>)
 80025da:	681a      	ldr	r2, [r3, #0]
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	4a0a      	ldr	r2, [pc, #40]	@ (8002610 <prvHeapInit+0xb8>)
 80025e6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	4a09      	ldr	r2, [pc, #36]	@ (8002614 <prvHeapInit+0xbc>)
 80025ee:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80025f0:	4b09      	ldr	r3, [pc, #36]	@ (8002618 <prvHeapInit+0xc0>)
 80025f2:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80025f6:	601a      	str	r2, [r3, #0]
}
 80025f8:	bf00      	nop
 80025fa:	3714      	adds	r7, #20
 80025fc:	46bd      	mov	sp, r7
 80025fe:	bc80      	pop	{r7}
 8002600:	4770      	bx	lr
 8002602:	bf00      	nop
 8002604:	200004a8 	.word	0x200004a8
 8002608:	200010a8 	.word	0x200010a8
 800260c:	200010b0 	.word	0x200010b0
 8002610:	200010b8 	.word	0x200010b8
 8002614:	200010b4 	.word	0x200010b4
 8002618:	200010bc 	.word	0x200010bc

0800261c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800261c:	b480      	push	{r7}
 800261e:	b085      	sub	sp, #20
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8002624:	4b27      	ldr	r3, [pc, #156]	@ (80026c4 <prvInsertBlockIntoFreeList+0xa8>)
 8002626:	60fb      	str	r3, [r7, #12]
 8002628:	e002      	b.n	8002630 <prvInsertBlockIntoFreeList+0x14>
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	60fb      	str	r3, [r7, #12]
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	687a      	ldr	r2, [r7, #4]
 8002636:	429a      	cmp	r2, r3
 8002638:	d8f7      	bhi.n	800262a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	685b      	ldr	r3, [r3, #4]
 8002642:	68ba      	ldr	r2, [r7, #8]
 8002644:	4413      	add	r3, r2
 8002646:	687a      	ldr	r2, [r7, #4]
 8002648:	429a      	cmp	r2, r3
 800264a:	d108      	bne.n	800265e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	685a      	ldr	r2, [r3, #4]
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	685b      	ldr	r3, [r3, #4]
 8002654:	441a      	add	r2, r3
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	685b      	ldr	r3, [r3, #4]
 8002666:	68ba      	ldr	r2, [r7, #8]
 8002668:	441a      	add	r2, r3
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	429a      	cmp	r2, r3
 8002670:	d118      	bne.n	80026a4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	681a      	ldr	r2, [r3, #0]
 8002676:	4b14      	ldr	r3, [pc, #80]	@ (80026c8 <prvInsertBlockIntoFreeList+0xac>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	429a      	cmp	r2, r3
 800267c:	d00d      	beq.n	800269a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	685a      	ldr	r2, [r3, #4]
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	441a      	add	r2, r3
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	681a      	ldr	r2, [r3, #0]
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	601a      	str	r2, [r3, #0]
 8002698:	e008      	b.n	80026ac <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800269a:	4b0b      	ldr	r3, [pc, #44]	@ (80026c8 <prvInsertBlockIntoFreeList+0xac>)
 800269c:	681a      	ldr	r2, [r3, #0]
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	601a      	str	r2, [r3, #0]
 80026a2:	e003      	b.n	80026ac <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	681a      	ldr	r2, [r3, #0]
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80026ac:	68fa      	ldr	r2, [r7, #12]
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	429a      	cmp	r2, r3
 80026b2:	d002      	beq.n	80026ba <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	687a      	ldr	r2, [r7, #4]
 80026b8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80026ba:	bf00      	nop
 80026bc:	3714      	adds	r7, #20
 80026be:	46bd      	mov	sp, r7
 80026c0:	bc80      	pop	{r7}
 80026c2:	4770      	bx	lr
 80026c4:	200010a8 	.word	0x200010a8
 80026c8:	200010b0 	.word	0x200010b0

080026cc <memset>:
 80026cc:	4603      	mov	r3, r0
 80026ce:	4402      	add	r2, r0
 80026d0:	4293      	cmp	r3, r2
 80026d2:	d100      	bne.n	80026d6 <memset+0xa>
 80026d4:	4770      	bx	lr
 80026d6:	f803 1b01 	strb.w	r1, [r3], #1
 80026da:	e7f9      	b.n	80026d0 <memset+0x4>

080026dc <_reclaim_reent>:
 80026dc:	4b29      	ldr	r3, [pc, #164]	@ (8002784 <_reclaim_reent+0xa8>)
 80026de:	b570      	push	{r4, r5, r6, lr}
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	4604      	mov	r4, r0
 80026e4:	4283      	cmp	r3, r0
 80026e6:	d04b      	beq.n	8002780 <_reclaim_reent+0xa4>
 80026e8:	69c3      	ldr	r3, [r0, #28]
 80026ea:	b1ab      	cbz	r3, 8002718 <_reclaim_reent+0x3c>
 80026ec:	68db      	ldr	r3, [r3, #12]
 80026ee:	b16b      	cbz	r3, 800270c <_reclaim_reent+0x30>
 80026f0:	2500      	movs	r5, #0
 80026f2:	69e3      	ldr	r3, [r4, #28]
 80026f4:	68db      	ldr	r3, [r3, #12]
 80026f6:	5959      	ldr	r1, [r3, r5]
 80026f8:	2900      	cmp	r1, #0
 80026fa:	d13b      	bne.n	8002774 <_reclaim_reent+0x98>
 80026fc:	3504      	adds	r5, #4
 80026fe:	2d80      	cmp	r5, #128	@ 0x80
 8002700:	d1f7      	bne.n	80026f2 <_reclaim_reent+0x16>
 8002702:	69e3      	ldr	r3, [r4, #28]
 8002704:	4620      	mov	r0, r4
 8002706:	68d9      	ldr	r1, [r3, #12]
 8002708:	f000 f864 	bl	80027d4 <_free_r>
 800270c:	69e3      	ldr	r3, [r4, #28]
 800270e:	6819      	ldr	r1, [r3, #0]
 8002710:	b111      	cbz	r1, 8002718 <_reclaim_reent+0x3c>
 8002712:	4620      	mov	r0, r4
 8002714:	f000 f85e 	bl	80027d4 <_free_r>
 8002718:	6961      	ldr	r1, [r4, #20]
 800271a:	b111      	cbz	r1, 8002722 <_reclaim_reent+0x46>
 800271c:	4620      	mov	r0, r4
 800271e:	f000 f859 	bl	80027d4 <_free_r>
 8002722:	69e1      	ldr	r1, [r4, #28]
 8002724:	b111      	cbz	r1, 800272c <_reclaim_reent+0x50>
 8002726:	4620      	mov	r0, r4
 8002728:	f000 f854 	bl	80027d4 <_free_r>
 800272c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800272e:	b111      	cbz	r1, 8002736 <_reclaim_reent+0x5a>
 8002730:	4620      	mov	r0, r4
 8002732:	f000 f84f 	bl	80027d4 <_free_r>
 8002736:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002738:	b111      	cbz	r1, 8002740 <_reclaim_reent+0x64>
 800273a:	4620      	mov	r0, r4
 800273c:	f000 f84a 	bl	80027d4 <_free_r>
 8002740:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8002742:	b111      	cbz	r1, 800274a <_reclaim_reent+0x6e>
 8002744:	4620      	mov	r0, r4
 8002746:	f000 f845 	bl	80027d4 <_free_r>
 800274a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800274c:	b111      	cbz	r1, 8002754 <_reclaim_reent+0x78>
 800274e:	4620      	mov	r0, r4
 8002750:	f000 f840 	bl	80027d4 <_free_r>
 8002754:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8002756:	b111      	cbz	r1, 800275e <_reclaim_reent+0x82>
 8002758:	4620      	mov	r0, r4
 800275a:	f000 f83b 	bl	80027d4 <_free_r>
 800275e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8002760:	b111      	cbz	r1, 8002768 <_reclaim_reent+0x8c>
 8002762:	4620      	mov	r0, r4
 8002764:	f000 f836 	bl	80027d4 <_free_r>
 8002768:	6a23      	ldr	r3, [r4, #32]
 800276a:	b14b      	cbz	r3, 8002780 <_reclaim_reent+0xa4>
 800276c:	4620      	mov	r0, r4
 800276e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8002772:	4718      	bx	r3
 8002774:	680e      	ldr	r6, [r1, #0]
 8002776:	4620      	mov	r0, r4
 8002778:	f000 f82c 	bl	80027d4 <_free_r>
 800277c:	4631      	mov	r1, r6
 800277e:	e7bb      	b.n	80026f8 <_reclaim_reent+0x1c>
 8002780:	bd70      	pop	{r4, r5, r6, pc}
 8002782:	bf00      	nop
 8002784:	20000010 	.word	0x20000010

08002788 <__libc_init_array>:
 8002788:	b570      	push	{r4, r5, r6, lr}
 800278a:	2600      	movs	r6, #0
 800278c:	4d0c      	ldr	r5, [pc, #48]	@ (80027c0 <__libc_init_array+0x38>)
 800278e:	4c0d      	ldr	r4, [pc, #52]	@ (80027c4 <__libc_init_array+0x3c>)
 8002790:	1b64      	subs	r4, r4, r5
 8002792:	10a4      	asrs	r4, r4, #2
 8002794:	42a6      	cmp	r6, r4
 8002796:	d109      	bne.n	80027ac <__libc_init_array+0x24>
 8002798:	f000 f870 	bl	800287c <_init>
 800279c:	2600      	movs	r6, #0
 800279e:	4d0a      	ldr	r5, [pc, #40]	@ (80027c8 <__libc_init_array+0x40>)
 80027a0:	4c0a      	ldr	r4, [pc, #40]	@ (80027cc <__libc_init_array+0x44>)
 80027a2:	1b64      	subs	r4, r4, r5
 80027a4:	10a4      	asrs	r4, r4, #2
 80027a6:	42a6      	cmp	r6, r4
 80027a8:	d105      	bne.n	80027b6 <__libc_init_array+0x2e>
 80027aa:	bd70      	pop	{r4, r5, r6, pc}
 80027ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80027b0:	4798      	blx	r3
 80027b2:	3601      	adds	r6, #1
 80027b4:	e7ee      	b.n	8002794 <__libc_init_array+0xc>
 80027b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80027ba:	4798      	blx	r3
 80027bc:	3601      	adds	r6, #1
 80027be:	e7f2      	b.n	80027a6 <__libc_init_array+0x1e>
 80027c0:	08002918 	.word	0x08002918
 80027c4:	08002918 	.word	0x08002918
 80027c8:	08002918 	.word	0x08002918
 80027cc:	0800291c 	.word	0x0800291c

080027d0 <__retarget_lock_acquire_recursive>:
 80027d0:	4770      	bx	lr

080027d2 <__retarget_lock_release_recursive>:
 80027d2:	4770      	bx	lr

080027d4 <_free_r>:
 80027d4:	b538      	push	{r3, r4, r5, lr}
 80027d6:	4605      	mov	r5, r0
 80027d8:	2900      	cmp	r1, #0
 80027da:	d040      	beq.n	800285e <_free_r+0x8a>
 80027dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80027e0:	1f0c      	subs	r4, r1, #4
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	bfb8      	it	lt
 80027e6:	18e4      	addlt	r4, r4, r3
 80027e8:	f000 f83c 	bl	8002864 <__malloc_lock>
 80027ec:	4a1c      	ldr	r2, [pc, #112]	@ (8002860 <_free_r+0x8c>)
 80027ee:	6813      	ldr	r3, [r2, #0]
 80027f0:	b933      	cbnz	r3, 8002800 <_free_r+0x2c>
 80027f2:	6063      	str	r3, [r4, #4]
 80027f4:	6014      	str	r4, [r2, #0]
 80027f6:	4628      	mov	r0, r5
 80027f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80027fc:	f000 b838 	b.w	8002870 <__malloc_unlock>
 8002800:	42a3      	cmp	r3, r4
 8002802:	d908      	bls.n	8002816 <_free_r+0x42>
 8002804:	6820      	ldr	r0, [r4, #0]
 8002806:	1821      	adds	r1, r4, r0
 8002808:	428b      	cmp	r3, r1
 800280a:	bf01      	itttt	eq
 800280c:	6819      	ldreq	r1, [r3, #0]
 800280e:	685b      	ldreq	r3, [r3, #4]
 8002810:	1809      	addeq	r1, r1, r0
 8002812:	6021      	streq	r1, [r4, #0]
 8002814:	e7ed      	b.n	80027f2 <_free_r+0x1e>
 8002816:	461a      	mov	r2, r3
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	b10b      	cbz	r3, 8002820 <_free_r+0x4c>
 800281c:	42a3      	cmp	r3, r4
 800281e:	d9fa      	bls.n	8002816 <_free_r+0x42>
 8002820:	6811      	ldr	r1, [r2, #0]
 8002822:	1850      	adds	r0, r2, r1
 8002824:	42a0      	cmp	r0, r4
 8002826:	d10b      	bne.n	8002840 <_free_r+0x6c>
 8002828:	6820      	ldr	r0, [r4, #0]
 800282a:	4401      	add	r1, r0
 800282c:	1850      	adds	r0, r2, r1
 800282e:	4283      	cmp	r3, r0
 8002830:	6011      	str	r1, [r2, #0]
 8002832:	d1e0      	bne.n	80027f6 <_free_r+0x22>
 8002834:	6818      	ldr	r0, [r3, #0]
 8002836:	685b      	ldr	r3, [r3, #4]
 8002838:	4408      	add	r0, r1
 800283a:	6010      	str	r0, [r2, #0]
 800283c:	6053      	str	r3, [r2, #4]
 800283e:	e7da      	b.n	80027f6 <_free_r+0x22>
 8002840:	d902      	bls.n	8002848 <_free_r+0x74>
 8002842:	230c      	movs	r3, #12
 8002844:	602b      	str	r3, [r5, #0]
 8002846:	e7d6      	b.n	80027f6 <_free_r+0x22>
 8002848:	6820      	ldr	r0, [r4, #0]
 800284a:	1821      	adds	r1, r4, r0
 800284c:	428b      	cmp	r3, r1
 800284e:	bf01      	itttt	eq
 8002850:	6819      	ldreq	r1, [r3, #0]
 8002852:	685b      	ldreq	r3, [r3, #4]
 8002854:	1809      	addeq	r1, r1, r0
 8002856:	6021      	streq	r1, [r4, #0]
 8002858:	6063      	str	r3, [r4, #4]
 800285a:	6054      	str	r4, [r2, #4]
 800285c:	e7cb      	b.n	80027f6 <_free_r+0x22>
 800285e:	bd38      	pop	{r3, r4, r5, pc}
 8002860:	200011fc 	.word	0x200011fc

08002864 <__malloc_lock>:
 8002864:	4801      	ldr	r0, [pc, #4]	@ (800286c <__malloc_lock+0x8>)
 8002866:	f7ff bfb3 	b.w	80027d0 <__retarget_lock_acquire_recursive>
 800286a:	bf00      	nop
 800286c:	200011f8 	.word	0x200011f8

08002870 <__malloc_unlock>:
 8002870:	4801      	ldr	r0, [pc, #4]	@ (8002878 <__malloc_unlock+0x8>)
 8002872:	f7ff bfae 	b.w	80027d2 <__retarget_lock_release_recursive>
 8002876:	bf00      	nop
 8002878:	200011f8 	.word	0x200011f8

0800287c <_init>:
 800287c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800287e:	bf00      	nop
 8002880:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002882:	bc08      	pop	{r3}
 8002884:	469e      	mov	lr, r3
 8002886:	4770      	bx	lr

08002888 <_fini>:
 8002888:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800288a:	bf00      	nop
 800288c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800288e:	bc08      	pop	{r3}
 8002890:	469e      	mov	lr, r3
 8002892:	4770      	bx	lr
