##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for I2C_M_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. I2C_M_IntClock:R)
		5.2::Critical Path Report for (I2C_M_IntClock:R vs. I2C_M_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 6
Clock: CyBUS_CLK       | Frequency: 91.45 MHz  | Target: 24.00 MHz  | 
Clock: CyILO           | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO           | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK    | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT       | N/A                   | Target: 24.00 MHz  | 
Clock: I2C_M_IntClock  | Frequency: 32.79 MHz  | Target: 1.60 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock    Capture Clock   Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------  --------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK       I2C_M_IntClock  41666.7          30731       N/A              N/A         N/A              N/A         N/A              N/A         
I2C_M_IntClock  I2C_M_IntClock  625000           594507      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name       Clock to Out  Clock Name:Phase  
--------------  ------------  ----------------  
SCL(0)_PAD:out  23502         I2C_M_IntClock:R  
SDA(0)_PAD:out  23883         I2C_M_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 91.45 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA(0)/fb
Path End       : \I2C_M:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 30731p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#15 vs. I2C_M_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7426
-------------------------------------   ---- 
End-of-path arrival time (ps)           7426
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA(0)/in_clock                                             iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SDA(0)/fb                           iocell1       1860   1860  30731  RISE       1
\I2C_M:bI2C_UDB:sda_in_reg\/main_0  macrocell10   5566   7426  30731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:sda_in_reg\/clock_0                        macrocell10         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for I2C_M_IntClock
********************************************
Clock: I2C_M_IntClock
Frequency: 32.79 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_2\/q
Path End       : \I2C_M:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C_M:bI2C_UDB:Shifter:u0\/clock
Path slack     : 594507p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -6010
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               618990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24483
-------------------------------------   ----- 
End-of-path arrival time (ps)           24483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_2\/q               macrocell13     1250   1250  594507  RISE       1
\I2C_M:bI2C_UDB:cnt_reset\/main_2          macrocell4      9716  10966  594507  RISE       1
\I2C_M:bI2C_UDB:cnt_reset\/q               macrocell4      3350  14316  594507  RISE       1
\I2C_M:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell8      2305  16621  594507  RISE       1
\I2C_M:bI2C_UDB:cs_addr_shifter_0\/q       macrocell8      3350  19971  594507  RISE       1
\I2C_M:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell1   4512  24483  594507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:Shifter:u0\/clock                          datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. I2C_M_IntClock:R)
****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA(0)/fb
Path End       : \I2C_M:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 30731p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#15 vs. I2C_M_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7426
-------------------------------------   ---- 
End-of-path arrival time (ps)           7426
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA(0)/in_clock                                             iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SDA(0)/fb                           iocell1       1860   1860  30731  RISE       1
\I2C_M:bI2C_UDB:sda_in_reg\/main_0  macrocell10   5566   7426  30731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:sda_in_reg\/clock_0                        macrocell10         0      0  RISE       1


5.2::Critical Path Report for (I2C_M_IntClock:R vs. I2C_M_IntClock:R)
*********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_2\/q
Path End       : \I2C_M:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C_M:bI2C_UDB:Shifter:u0\/clock
Path slack     : 594507p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -6010
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               618990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24483
-------------------------------------   ----- 
End-of-path arrival time (ps)           24483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_2\/q               macrocell13     1250   1250  594507  RISE       1
\I2C_M:bI2C_UDB:cnt_reset\/main_2          macrocell4      9716  10966  594507  RISE       1
\I2C_M:bI2C_UDB:cnt_reset\/q               macrocell4      3350  14316  594507  RISE       1
\I2C_M:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell8      2305  16621  594507  RISE       1
\I2C_M:bI2C_UDB:cs_addr_shifter_0\/q       macrocell8      3350  19971  594507  RISE       1
\I2C_M:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell1   4512  24483  594507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:Shifter:u0\/clock                          datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA(0)/fb
Path End       : \I2C_M:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 30731p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#15 vs. I2C_M_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7426
-------------------------------------   ---- 
End-of-path arrival time (ps)           7426
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA(0)/in_clock                                             iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SDA(0)/fb                           iocell1       1860   1860  30731  RISE       1
\I2C_M:bI2C_UDB:sda_in_reg\/main_0  macrocell10   5566   7426  30731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:sda_in_reg\/clock_0                        macrocell10         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL(0)/fb
Path End       : \I2C_M:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 31274p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#15 vs. I2C_M_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6883
-------------------------------------   ---- 
End-of-path arrival time (ps)           6883
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL(0)/in_clock                                             iocell2             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SCL(0)/fb                           iocell2       2214   2214  31274  RISE       1
\I2C_M:bI2C_UDB:scl_in_reg\/main_0  macrocell20   4669   6883  31274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:scl_in_reg\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL(0)/fb
Path End       : \I2C_M:bI2C_UDB:clk_eq_reg\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 31274p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#15 vs. I2C_M_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6883
-------------------------------------   ---- 
End-of-path arrival time (ps)           6883
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL(0)/in_clock                                             iocell2             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SCL(0)/fb                           iocell2       2214   2214  31274  RISE       1
\I2C_M:bI2C_UDB:clk_eq_reg\/main_0  macrocell30   4669   6883  31274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:clk_eq_reg\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA(0)/fb
Path End       : \I2C_M:bI2C_UDB:status_1\/main_6
Capture Clock  : \I2C_M:bI2C_UDB:status_1\/clock_0
Path slack     : 31637p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#15 vs. I2C_M_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6520
-------------------------------------   ---- 
End-of-path arrival time (ps)           6520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA(0)/in_clock                                             iocell1             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
SDA(0)/fb                         iocell1       1860   1860  30731  RISE       1
\I2C_M:bI2C_UDB:status_1\/main_6  macrocell18   4660   6520  31637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_1\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_2\/q
Path End       : \I2C_M:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C_M:bI2C_UDB:Shifter:u0\/clock
Path slack     : 594507p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -6010
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               618990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24483
-------------------------------------   ----- 
End-of-path arrival time (ps)           24483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_2\/q               macrocell13     1250   1250  594507  RISE       1
\I2C_M:bI2C_UDB:cnt_reset\/main_2          macrocell4      9716  10966  594507  RISE       1
\I2C_M:bI2C_UDB:cnt_reset\/q               macrocell4      3350  14316  594507  RISE       1
\I2C_M:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell8      2305  16621  594507  RISE       1
\I2C_M:bI2C_UDB:cs_addr_shifter_0\/q       macrocell8      3350  19971  594507  RISE       1
\I2C_M:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell1   4512  24483  594507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:Shifter:u0\/clock                          datapathcell1       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_2\/q
Path End       : \I2C_M:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1
Capture Clock  : \I2C_M:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 597691p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -4130
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               620870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23179
-------------------------------------   ----- 
End-of-path arrival time (ps)           23179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_2\/q                 macrocell13     1250   1250  594507  RISE       1
\I2C_M:bI2C_UDB:cnt_reset\/main_2            macrocell4      9716  10966  594507  RISE       1
\I2C_M:bI2C_UDB:cnt_reset\/q                 macrocell4      3350  14316  594507  RISE       1
\I2C_M:bI2C_UDB:cs_addr_clkgen_1\/main_1     macrocell5      3220  17536  597691  RISE       1
\I2C_M:bI2C_UDB:cs_addr_clkgen_1\/q          macrocell5      3350  20886  597691  RISE       1
\I2C_M:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1  datapathcell2   2293  23179  597691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:Master:ClkGen:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_M:bI2C_UDB:m_state_2\/main_5
Capture Clock  : \I2C_M:bI2C_UDB:m_state_2\/clock_0
Path slack     : 602530p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18960
-------------------------------------   ----- 
End-of-path arrival time (ps)           18960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:Shifter:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  602530  RISE       1
\I2C_M:bI2C_UDB:m_state_2_split\/main_3       macrocell27     9740  13320  602530  RISE       1
\I2C_M:bI2C_UDB:m_state_2_split\/q            macrocell27     3350  16670  602530  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/main_5             macrocell13     2290  18960  602530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_2\/q
Path End       : \I2C_M:bI2C_UDB:Shifter:u0\/cs_addr_1
Capture Clock  : \I2C_M:bI2C_UDB:Shifter:u0\/clock
Path slack     : 602801p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -6010
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               618990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16189
-------------------------------------   ----- 
End-of-path arrival time (ps)           16189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_2\/q               macrocell13     1250   1250  594507  RISE       1
\I2C_M:bI2C_UDB:cs_addr_shifter_1\/main_3  macrocell7      7238   8488  602801  RISE       1
\I2C_M:bI2C_UDB:cs_addr_shifter_1\/q       macrocell7      3350  11838  602801  RISE       1
\I2C_M:bI2C_UDB:Shifter:u0\/cs_addr_1      datapathcell1   4351  16189  602801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:Shifter:u0\/clock                          datapathcell1       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_2\/q
Path End       : \I2C_M:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0
Capture Clock  : \I2C_M:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 603689p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -4130
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               620870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17181
-------------------------------------   ----- 
End-of-path arrival time (ps)           17181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_2\/q                 macrocell13     1250   1250  594507  RISE       1
\I2C_M:bI2C_UDB:cs_addr_clkgen_0\/main_3     macrocell6     10269  11519  603689  RISE       1
\I2C_M:bI2C_UDB:cs_addr_clkgen_0\/q          macrocell6      3350  14869  603689  RISE       1
\I2C_M:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0  datapathcell2   2313  17181  603689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:Master:ClkGen:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_2\/q
Path End       : \I2C_M:Net_643_3\/main_8
Capture Clock  : \I2C_M:Net_643_3\/clock_0
Path slack     : 603954p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17536
-------------------------------------   ----- 
End-of-path arrival time (ps)           17536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_2\/q       macrocell13   1250   1250  594507  RISE       1
\I2C_M:bI2C_UDB:cnt_reset\/main_2  macrocell4    9716  10966  594507  RISE       1
\I2C_M:bI2C_UDB:cnt_reset\/q       macrocell4    3350  14316  594507  RISE       1
\I2C_M:Net_643_3\/main_8           macrocell31   3220  17536  603954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:Net_643_3\/clock_0                                  macrocell31         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_2\/q
Path End       : \I2C_M:bI2C_UDB:status_3\/main_1
Capture Clock  : \I2C_M:bI2C_UDB:status_3\/clock_0
Path slack     : 603956p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17534
-------------------------------------   ----- 
End-of-path arrival time (ps)           17534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_2\/q               macrocell13   1250   1250  594507  RISE       1
\I2C_M:bI2C_UDB:cs_addr_shifter_1\/main_3  macrocell7    7238   8488  602801  RISE       1
\I2C_M:bI2C_UDB:cs_addr_shifter_1\/q       macrocell7    3350  11838  602801  RISE       1
\I2C_M:bI2C_UDB:status_3\/main_1           macrocell16   5696  17534  603956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_3\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_2\/q
Path End       : \I2C_M:bI2C_UDB:lost_arb_reg\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 603956p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17534
-------------------------------------   ----- 
End-of-path arrival time (ps)           17534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_2\/q               macrocell13   1250   1250  594507  RISE       1
\I2C_M:bI2C_UDB:cs_addr_shifter_1\/main_3  macrocell7    7238   8488  602801  RISE       1
\I2C_M:bI2C_UDB:cs_addr_shifter_1\/q       macrocell7    3350  11838  602801  RISE       1
\I2C_M:bI2C_UDB:lost_arb_reg\/main_0       macrocell26   5696  17534  603956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_0\/q
Path End       : \I2C_M:bI2C_UDB:m_state_4\/main_6
Capture Clock  : \I2C_M:bI2C_UDB:m_state_4\/clock_0
Path slack     : 604214p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17276
-------------------------------------   ----- 
End-of-path arrival time (ps)           17276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_0\/q             macrocell15   1250   1250  601408  RISE       1
\I2C_M:bI2C_UDB:m_state_4_split\/main_8  macrocell1    9759  11009  604214  RISE       1
\I2C_M:bI2C_UDB:m_state_4_split\/q       macrocell1    3350  14359  604214  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/main_6        macrocell11   2916  17276  604214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/clock_0                         macrocell11         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_2\/q
Path End       : \I2C_M:bI2C_UDB:clkgen_tc1_reg\/main_2
Capture Clock  : \I2C_M:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 604869p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16621
-------------------------------------   ----- 
End-of-path arrival time (ps)           16621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_2\/q            macrocell13   1250   1250  594507  RISE       1
\I2C_M:bI2C_UDB:cnt_reset\/main_2       macrocell4    9716  10966  594507  RISE       1
\I2C_M:bI2C_UDB:cnt_reset\/q            macrocell4    3350  14316  594507  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/main_2  macrocell25   2305  16621  604869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C_M:bI2C_UDB:m_state_0\/main_8
Capture Clock  : \I2C_M:bI2C_UDB:m_state_0\/clock_0
Path slack     : 605035p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16455
-------------------------------------   ----- 
End-of-path arrival time (ps)           16455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:lost_arb_reg\/q           macrocell26   1250   1250  605035  RISE       1
\I2C_M:bI2C_UDB:m_state_0_split\/main_11  macrocell9    8209   9459  605035  RISE       1
\I2C_M:bI2C_UDB:m_state_0_split\/q        macrocell9    3350  12809  605035  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/main_8         macrocell15   3646  16455  605035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_2\/q
Path End       : \I2C_M:bI2C_UDB:status_0\/main_1
Capture Clock  : \I2C_M:bI2C_UDB:status_0\/clock_0
Path slack     : 607336p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14154
-------------------------------------   ----- 
End-of-path arrival time (ps)           14154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_2\/q               macrocell13   1250   1250  594507  RISE       1
\I2C_M:bI2C_UDB:cs_addr_shifter_1\/main_3  macrocell7    7238   8488  602801  RISE       1
\I2C_M:bI2C_UDB:cs_addr_shifter_1\/q       macrocell7    3350  11838  602801  RISE       1
\I2C_M:bI2C_UDB:status_0\/main_1           macrocell19   2316  14154  607336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_0\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_M:bI2C_UDB:m_state_1\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:m_state_1\/clock_0
Path slack     : 607609p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13881
-------------------------------------   ----- 
End-of-path arrival time (ps)           13881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:Shifter:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  602530  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/main_0             macrocell14    10301  13881  607609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_2\/q
Path End       : \I2C_M:bI2C_UDB:m_state_0\/main_3
Capture Clock  : \I2C_M:bI2C_UDB:m_state_0\/clock_0
Path slack     : 609173p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12317
-------------------------------------   ----- 
End-of-path arrival time (ps)           12317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_2\/q       macrocell13   1250   1250  594507  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/main_3  macrocell15  11067  12317  609173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_2\/q
Path End       : \I2C_M:bI2C_UDB:status_1\/main_3
Capture Clock  : \I2C_M:bI2C_UDB:status_1\/clock_0
Path slack     : 609173p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12317
-------------------------------------   ----- 
End-of-path arrival time (ps)           12317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_2\/q      macrocell13   1250   1250  594507  RISE       1
\I2C_M:bI2C_UDB:status_1\/main_3  macrocell18  11067  12317  609173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_1\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_2\/q
Path End       : \I2C_M:sda_x_wire\/main_5
Capture Clock  : \I2C_M:sda_x_wire\/clock_0
Path slack     : 609410p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12080
-------------------------------------   ----- 
End-of-path arrival time (ps)           12080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_2\/q  macrocell13   1250   1250  594507  RISE       1
\I2C_M:sda_x_wire\/main_5     macrocell32  10830  12080  609410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:sda_x_wire\/clock_0                                 macrocell32         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_0\/q
Path End       : \I2C_M:bI2C_UDB:m_state_1\/main_5
Capture Clock  : \I2C_M:bI2C_UDB:m_state_1\/clock_0
Path slack     : 609932p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11558
-------------------------------------   ----- 
End-of-path arrival time (ps)           11558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_0\/q       macrocell15   1250   1250  601408  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/main_5  macrocell14  10308  11558  609932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_2\/q
Path End       : \I2C_M:bI2C_UDB:status_3\/main_4
Capture Clock  : \I2C_M:bI2C_UDB:status_3\/clock_0
Path slack     : 609971p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11519
-------------------------------------   ----- 
End-of-path arrival time (ps)           11519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_2\/q      macrocell13   1250   1250  594507  RISE       1
\I2C_M:bI2C_UDB:status_3\/main_4  macrocell16  10269  11519  609971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_3\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_2\/q
Path End       : \I2C_M:Net_643_3\/main_3
Capture Clock  : \I2C_M:Net_643_3\/clock_0
Path slack     : 610411p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11079
-------------------------------------   ----- 
End-of-path arrival time (ps)           11079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_2\/q  macrocell13   1250   1250  594507  RISE       1
\I2C_M:Net_643_3\/main_3      macrocell31   9829  11079  610411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:Net_643_3\/clock_0                                  macrocell31         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_reset\/q
Path End       : \I2C_M:bI2C_UDB:m_state_0\/main_6
Capture Clock  : \I2C_M:bI2C_UDB:m_state_0\/clock_0
Path slack     : 610611p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10879
-------------------------------------   ----- 
End-of-path arrival time (ps)           10879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_reset\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_reset\/q         macrocell33   1250   1250  608001  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/main_6  macrocell15   9629  10879  610611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_reset\/q
Path End       : \I2C_M:bI2C_UDB:status_1\/main_7
Capture Clock  : \I2C_M:bI2C_UDB:status_1\/clock_0
Path slack     : 610611p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10879
-------------------------------------   ----- 
End-of-path arrival time (ps)           10879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_reset\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_reset\/q        macrocell33   1250   1250  608001  RISE       1
\I2C_M:bI2C_UDB:status_1\/main_7  macrocell18   9629  10879  610611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_1\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_reset\/q
Path End       : \I2C_M:bI2C_UDB:bus_busy_reg\/main_5
Capture Clock  : \I2C_M:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 611179p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10311
-------------------------------------   ----- 
End-of-path arrival time (ps)           10311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_reset\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_reset\/q            macrocell33   1250   1250  608001  RISE       1
\I2C_M:bI2C_UDB:bus_busy_reg\/main_5  macrocell29   9061  10311  611179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_3\/q
Path End       : \I2C_M:bI2C_UDB:m_state_0\/main_2
Capture Clock  : \I2C_M:bI2C_UDB:m_state_0\/clock_0
Path slack     : 611438p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10052
-------------------------------------   ----- 
End-of-path arrival time (ps)           10052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_3\/q       macrocell12   1250   1250  596373  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/main_2  macrocell15   8802  10052  611438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_3\/q
Path End       : \I2C_M:bI2C_UDB:status_1\/main_2
Capture Clock  : \I2C_M:bI2C_UDB:status_1\/clock_0
Path slack     : 611438p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10052
-------------------------------------   ----- 
End-of-path arrival time (ps)           10052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_3\/q      macrocell12   1250   1250  596373  RISE       1
\I2C_M:bI2C_UDB:status_1\/main_2  macrocell18   8802  10052  611438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_1\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_reset\/q
Path End       : \I2C_M:bI2C_UDB:clkgen_tc1_reg\/main_1
Capture Clock  : \I2C_M:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 611604p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9886
-------------------------------------   ---- 
End-of-path arrival time (ps)           9886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_reset\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_reset\/q              macrocell33   1250   1250  608001  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/main_1  macrocell25   8636   9886  611604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_M:bI2C_UDB:clkgen_tc2_reg\/main_1
Capture Clock  : \I2C_M:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 612068p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9422
-------------------------------------   ---- 
End-of-path arrival time (ps)           9422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/q       macrocell25   1250   1250  601610  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc2_reg\/main_1  macrocell28   8172   9422  612068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc2_reg\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_1\/q
Path End       : \I2C_M:bI2C_UDB:m_state_0\/main_4
Capture Clock  : \I2C_M:bI2C_UDB:m_state_0\/clock_0
Path slack     : 612345p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9145
-------------------------------------   ---- 
End-of-path arrival time (ps)           9145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_1\/q       macrocell14   1250   1250  596313  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/main_4  macrocell15   7895   9145  612345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_1\/q
Path End       : \I2C_M:bI2C_UDB:status_1\/main_4
Capture Clock  : \I2C_M:bI2C_UDB:status_1\/clock_0
Path slack     : 612345p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9145
-------------------------------------   ---- 
End-of-path arrival time (ps)           9145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_1\/q      macrocell14   1250   1250  596313  RISE       1
\I2C_M:bI2C_UDB:status_1\/main_4  macrocell18   7895   9145  612345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_1\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_1\/q
Path End       : \I2C_M:sda_x_wire\/main_6
Capture Clock  : \I2C_M:sda_x_wire\/clock_0
Path slack     : 612451p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9039
-------------------------------------   ---- 
End-of-path arrival time (ps)           9039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_1\/q  macrocell14   1250   1250  596313  RISE       1
\I2C_M:sda_x_wire\/main_6     macrocell32   7789   9039  612451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:sda_x_wire\/clock_0                                 macrocell32         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_M:bI2C_UDB:m_state_2\/main_4
Capture Clock  : \I2C_M:bI2C_UDB:m_state_2\/clock_0
Path slack     : 612469p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9021
-------------------------------------   ---- 
End-of-path arrival time (ps)           9021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/q  macrocell25   1250   1250  601610  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/main_4  macrocell13   7771   9021  612469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_0\/q
Path End       : \I2C_M:bI2C_UDB:m_state_4\/main_4
Capture Clock  : \I2C_M:bI2C_UDB:m_state_4\/clock_0
Path slack     : 612471p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9019
-------------------------------------   ---- 
End-of-path arrival time (ps)           9019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_0\/q       macrocell15   1250   1250  601408  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/main_4  macrocell11   7769   9019  612471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/clock_0                         macrocell11         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_0\/q
Path End       : \I2C_M:bI2C_UDB:status_2\/main_5
Capture Clock  : \I2C_M:bI2C_UDB:status_2\/clock_0
Path slack     : 612471p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9019
-------------------------------------   ---- 
End-of-path arrival time (ps)           9019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_0\/q      macrocell15   1250   1250  601408  RISE       1
\I2C_M:bI2C_UDB:status_2\/main_5  macrocell17   7769   9019  612471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_2\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_M:bI2C_UDB:m_state_1\/main_7
Capture Clock  : \I2C_M:bI2C_UDB:m_state_1\/clock_0
Path slack     : 612488p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9002
-------------------------------------   ---- 
End-of-path arrival time (ps)           9002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/q  macrocell25   1250   1250  601610  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/main_7  macrocell14   7752   9002  612488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_4\/q
Path End       : \I2C_M:bI2C_UDB:m_state_0\/main_1
Capture Clock  : \I2C_M:bI2C_UDB:m_state_0\/clock_0
Path slack     : 612627p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8863
-------------------------------------   ---- 
End-of-path arrival time (ps)           8863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_4\/q       macrocell11   1250   1250  597330  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/main_1  macrocell15   7613   8863  612627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_4\/q
Path End       : \I2C_M:bI2C_UDB:status_1\/main_1
Capture Clock  : \I2C_M:bI2C_UDB:status_1\/clock_0
Path slack     : 612627p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8863
-------------------------------------   ---- 
End-of-path arrival time (ps)           8863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_4\/q      macrocell11   1250   1250  597330  RISE       1
\I2C_M:bI2C_UDB:status_1\/main_1  macrocell18   7613   8863  612627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_1\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C_M:bI2C_UDB:StsReg\/status_5
Capture Clock  : \I2C_M:bI2C_UDB:StsReg\/clock
Path slack     : 612966p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                   -500
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               624500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11534
-------------------------------------   ----- 
End-of-path arrival time (ps)           11534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:scl_in_last_reg\/clock_0                   macrocell21         0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:scl_in_last_reg\/q  macrocell21    1250   1250  600114  RISE       1
\I2C_M:bI2C_UDB:status_5\/main_1    macrocell2     3299   4549  612966  RISE       1
\I2C_M:bI2C_UDB:status_5\/q         macrocell2     3350   7899  612966  RISE       1
\I2C_M:bI2C_UDB:StsReg\/status_5    statusicell1   3634  11534  612966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:StsReg\/clock                              statusicell1        0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_2\/q
Path End       : \I2C_M:bI2C_UDB:m_state_3\/main_6
Capture Clock  : \I2C_M:bI2C_UDB:m_state_3\/clock_0
Path slack     : 613002p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8488
-------------------------------------   ---- 
End-of-path arrival time (ps)           8488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_2\/q       macrocell13   1250   1250  594507  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/main_6  macrocell12   7238   8488  613002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_1\/q
Path End       : \I2C_M:bI2C_UDB:status_3\/main_5
Capture Clock  : \I2C_M:bI2C_UDB:status_3\/clock_0
Path slack     : 613011p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8479
-------------------------------------   ---- 
End-of-path arrival time (ps)           8479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_1\/q      macrocell14   1250   1250  596313  RISE       1
\I2C_M:bI2C_UDB:status_3\/main_5  macrocell16   7229   8479  613011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_3\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_M:bI2C_UDB:m_state_0\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:m_state_0\/clock_0
Path slack     : 613088p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8402
-------------------------------------   ---- 
End-of-path arrival time (ps)           8402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:Shifter:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  602530  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/main_0             macrocell15     4822   8402  613088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_M:bI2C_UDB:m_state_3\/main_3
Capture Clock  : \I2C_M:bI2C_UDB:m_state_3\/clock_0
Path slack     : 613110p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8380
-------------------------------------   ---- 
End-of-path arrival time (ps)           8380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:Shifter:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  602530  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/main_3             macrocell12     4800   8380  613110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_2\/q
Path End       : \I2C_M:bI2C_UDB:m_state_4\/main_2
Capture Clock  : \I2C_M:bI2C_UDB:m_state_4\/clock_0
Path slack     : 613154p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8336
-------------------------------------   ---- 
End-of-path arrival time (ps)           8336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_2\/q       macrocell13   1250   1250  594507  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/main_2  macrocell11   7086   8336  613154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/clock_0                         macrocell11         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_2\/q
Path End       : \I2C_M:bI2C_UDB:status_2\/main_3
Capture Clock  : \I2C_M:bI2C_UDB:status_2\/clock_0
Path slack     : 613154p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8336
-------------------------------------   ---- 
End-of-path arrival time (ps)           8336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_2\/q      macrocell13   1250   1250  594507  RISE       1
\I2C_M:bI2C_UDB:status_2\/main_3  macrocell17   7086   8336  613154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_2\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_2\/q
Path End       : \I2C_M:bI2C_UDB:status_0\/main_4
Capture Clock  : \I2C_M:bI2C_UDB:status_0\/clock_0
Path slack     : 613154p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8336
-------------------------------------   ---- 
End-of-path arrival time (ps)           8336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_2\/q      macrocell13   1250   1250  594507  RISE       1
\I2C_M:bI2C_UDB:status_0\/main_4  macrocell19   7086   8336  613154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_0\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_reset\/q
Path End       : \I2C_M:Net_643_3\/main_6
Capture Clock  : \I2C_M:Net_643_3\/clock_0
Path slack     : 613166p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8324
-------------------------------------   ---- 
End-of-path arrival time (ps)           8324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_reset\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_reset\/q  macrocell33   1250   1250  608001  RISE       1
\I2C_M:Net_643_3\/main_6    macrocell31   7074   8324  613166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:Net_643_3\/clock_0                                  macrocell31         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_reset\/q
Path End       : \I2C_M:sda_x_wire\/main_8
Capture Clock  : \I2C_M:sda_x_wire\/clock_0
Path slack     : 613171p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8319
-------------------------------------   ---- 
End-of-path arrival time (ps)           8319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_reset\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_reset\/q  macrocell33   1250   1250  608001  RISE       1
\I2C_M:sda_x_wire\/main_8   macrocell32   7069   8319  613171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:sda_x_wire\/clock_0                                 macrocell32         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_reset\/q
Path End       : \I2C_M:bI2C_UDB:status_3\/main_7
Capture Clock  : \I2C_M:bI2C_UDB:status_3\/clock_0
Path slack     : 613190p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8300
-------------------------------------   ---- 
End-of-path arrival time (ps)           8300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_reset\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_reset\/q        macrocell33   1250   1250  608001  RISE       1
\I2C_M:bI2C_UDB:status_3\/main_7  macrocell16   7050   8300  613190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_3\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_reset\/q
Path End       : \I2C_M:bI2C_UDB:lost_arb_reg\/main_1
Capture Clock  : \I2C_M:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 613190p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8300
-------------------------------------   ---- 
End-of-path arrival time (ps)           8300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_reset\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_reset\/q            macrocell33   1250   1250  608001  RISE       1
\I2C_M:bI2C_UDB:lost_arb_reg\/main_1  macrocell26   7050   8300  613190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_1\/q
Path End       : \I2C_M:bI2C_UDB:m_state_4\/main_3
Capture Clock  : \I2C_M:bI2C_UDB:m_state_4\/clock_0
Path slack     : 613198p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8292
-------------------------------------   ---- 
End-of-path arrival time (ps)           8292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_1\/q       macrocell14   1250   1250  596313  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/main_3  macrocell11   7042   8292  613198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/clock_0                         macrocell11         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_1\/q
Path End       : \I2C_M:bI2C_UDB:status_2\/main_4
Capture Clock  : \I2C_M:bI2C_UDB:status_2\/clock_0
Path slack     : 613198p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8292
-------------------------------------   ---- 
End-of-path arrival time (ps)           8292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_1\/q      macrocell14   1250   1250  596313  RISE       1
\I2C_M:bI2C_UDB:status_2\/main_4  macrocell17   7042   8292  613198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_2\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_1\/q
Path End       : \I2C_M:bI2C_UDB:status_0\/main_5
Capture Clock  : \I2C_M:bI2C_UDB:status_0\/clock_0
Path slack     : 613198p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8292
-------------------------------------   ---- 
End-of-path arrival time (ps)           8292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_1\/q      macrocell14   1250   1250  596313  RISE       1
\I2C_M:bI2C_UDB:status_0\/main_5  macrocell19   7042   8292  613198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_0\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_0\/q
Path End       : \I2C_M:bI2C_UDB:m_state_3\/main_8
Capture Clock  : \I2C_M:bI2C_UDB:m_state_3\/clock_0
Path slack     : 613206p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8284
-------------------------------------   ---- 
End-of-path arrival time (ps)           8284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_0\/q       macrocell15   1250   1250  601408  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/main_8  macrocell12   7034   8284  613206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_1\/q
Path End       : \I2C_M:Net_643_3\/main_4
Capture Clock  : \I2C_M:Net_643_3\/clock_0
Path slack     : 613409p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8081
-------------------------------------   ---- 
End-of-path arrival time (ps)           8081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_1\/q  macrocell14   1250   1250  596313  RISE       1
\I2C_M:Net_643_3\/main_4      macrocell31   6831   8081  613409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:Net_643_3\/clock_0                                  macrocell31         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/control_5
Path End       : \I2C_M:bI2C_UDB:m_state_3\/main_1
Capture Clock  : \I2C_M:bI2C_UDB:m_state_3\/clock_0
Path slack     : 613503p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7987
-------------------------------------   ---- 
End-of-path arrival time (ps)           7987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/control_5  controlcell1   1210   1210  607066  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/main_1           macrocell12    6777   7987  613503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_3\/q
Path End       : \I2C_M:bI2C_UDB:m_state_3\/main_5
Capture Clock  : \I2C_M:bI2C_UDB:m_state_3\/clock_0
Path slack     : 613756p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7734
-------------------------------------   ---- 
End-of-path arrival time (ps)           7734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_3\/q       macrocell12   1250   1250  596373  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/main_5  macrocell12   6484   7734  613756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_3\/q
Path End       : \I2C_M:sda_x_wire\/main_4
Capture Clock  : \I2C_M:sda_x_wire\/clock_0
Path slack     : 613947p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7543
-------------------------------------   ---- 
End-of-path arrival time (ps)           7543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_3\/q  macrocell12   1250   1250  596373  RISE       1
\I2C_M:sda_x_wire\/main_4     macrocell32   6293   7543  613947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:sda_x_wire\/clock_0                                 macrocell32         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_3\/q
Path End       : \I2C_M:Net_643_3\/main_2
Capture Clock  : \I2C_M:Net_643_3\/clock_0
Path slack     : 613951p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7539
-------------------------------------   ---- 
End-of-path arrival time (ps)           7539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_3\/q  macrocell12   1250   1250  596373  RISE       1
\I2C_M:Net_643_3\/main_2      macrocell31   6289   7539  613951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:Net_643_3\/clock_0                                  macrocell31         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_3\/q
Path End       : \I2C_M:bI2C_UDB:status_3\/main_3
Capture Clock  : \I2C_M:bI2C_UDB:status_3\/clock_0
Path slack     : 613972p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7518
-------------------------------------   ---- 
End-of-path arrival time (ps)           7518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_3\/q      macrocell12   1250   1250  596373  RISE       1
\I2C_M:bI2C_UDB:status_3\/main_3  macrocell16   6268   7518  613972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_3\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_0\/q
Path End       : \I2C_M:Net_643_3\/main_5
Capture Clock  : \I2C_M:Net_643_3\/clock_0
Path slack     : 613980p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7510
-------------------------------------   ---- 
End-of-path arrival time (ps)           7510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_0\/q  macrocell15   1250   1250  601408  RISE       1
\I2C_M:Net_643_3\/main_5      macrocell31   6260   7510  613980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:Net_643_3\/clock_0                                  macrocell31         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_0\/q
Path End       : \I2C_M:sda_x_wire\/main_7
Capture Clock  : \I2C_M:sda_x_wire\/clock_0
Path slack     : 613983p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7507
-------------------------------------   ---- 
End-of-path arrival time (ps)           7507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_0\/q  macrocell15   1250   1250  601408  RISE       1
\I2C_M:sda_x_wire\/main_7     macrocell32   6257   7507  613983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:sda_x_wire\/clock_0                                 macrocell32         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_3\/q
Path End       : \I2C_M:bI2C_UDB:m_state_2\/main_1
Capture Clock  : \I2C_M:bI2C_UDB:m_state_2\/clock_0
Path slack     : 614220p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7270
-------------------------------------   ---- 
End-of-path arrival time (ps)           7270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_3\/q       macrocell12   1250   1250  596373  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/main_1  macrocell13   6020   7270  614220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_reset\/q
Path End       : \I2C_M:bI2C_UDB:m_state_3\/main_9
Capture Clock  : \I2C_M:bI2C_UDB:m_state_3\/clock_0
Path slack     : 614417p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7073
-------------------------------------   ---- 
End-of-path arrival time (ps)           7073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_reset\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_reset\/q         macrocell33   1250   1250  608001  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/main_9  macrocell12   5823   7073  614417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_0\/q
Path End       : \I2C_M:bI2C_UDB:status_3\/main_6
Capture Clock  : \I2C_M:bI2C_UDB:status_3\/clock_0
Path slack     : 614593p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6897
-------------------------------------   ---- 
End-of-path arrival time (ps)           6897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_0\/q      macrocell15   1250   1250  601408  RISE       1
\I2C_M:bI2C_UDB:status_3\/main_6  macrocell16   5647   6897  614593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_3\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_M:bI2C_UDB:m_state_3\/main_10
Capture Clock  : \I2C_M:bI2C_UDB:m_state_3\/clock_0
Path slack     : 614817p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6673
-------------------------------------   ---- 
End-of-path arrival time (ps)           6673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/q   macrocell25   1250   1250  601610  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/main_10  macrocell12   5423   6673  614817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_3\/q
Path End       : \I2C_M:bI2C_UDB:m_state_1\/main_2
Capture Clock  : \I2C_M:bI2C_UDB:m_state_1\/clock_0
Path slack     : 615220p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6270
-------------------------------------   ---- 
End-of-path arrival time (ps)           6270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_3\/q       macrocell12   1250   1250  596373  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/main_2  macrocell14   5020   6270  615220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_3\/q
Path End       : \I2C_M:bI2C_UDB:status_2\/main_2
Capture Clock  : \I2C_M:bI2C_UDB:status_2\/clock_0
Path slack     : 615288p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6202
-------------------------------------   ---- 
End-of-path arrival time (ps)           6202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_3\/q      macrocell12   1250   1250  596373  RISE       1
\I2C_M:bI2C_UDB:status_2\/main_2  macrocell17   4952   6202  615288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_2\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_3\/q
Path End       : \I2C_M:bI2C_UDB:status_0\/main_3
Capture Clock  : \I2C_M:bI2C_UDB:status_0\/clock_0
Path slack     : 615288p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6202
-------------------------------------   ---- 
End-of-path arrival time (ps)           6202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_3\/q      macrocell12   1250   1250  596373  RISE       1
\I2C_M:bI2C_UDB:status_0\/main_3  macrocell19   4952   6202  615288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_0\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_reset\/q
Path End       : \I2C_M:bI2C_UDB:m_state_4\/main_5
Capture Clock  : \I2C_M:bI2C_UDB:m_state_4\/clock_0
Path slack     : 615385p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6105
-------------------------------------   ---- 
End-of-path arrival time (ps)           6105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_reset\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_reset\/q         macrocell33   1250   1250  608001  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/main_5  macrocell11   4855   6105  615385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/clock_0                         macrocell11         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_reset\/q
Path End       : \I2C_M:bI2C_UDB:status_2\/main_6
Capture Clock  : \I2C_M:bI2C_UDB:status_2\/clock_0
Path slack     : 615385p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6105
-------------------------------------   ---- 
End-of-path arrival time (ps)           6105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_reset\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_reset\/q        macrocell33   1250   1250  608001  RISE       1
\I2C_M:bI2C_UDB:status_2\/main_6  macrocell17   4855   6105  615385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_2\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_reset\/q
Path End       : \I2C_M:bI2C_UDB:status_0\/main_6
Capture Clock  : \I2C_M:bI2C_UDB:status_0\/clock_0
Path slack     : 615385p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6105
-------------------------------------   ---- 
End-of-path arrival time (ps)           6105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_reset\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_reset\/q        macrocell33   1250   1250  608001  RISE       1
\I2C_M:bI2C_UDB:status_0\/main_6  macrocell19   4855   6105  615385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_0\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_4\/q
Path End       : \I2C_M:bI2C_UDB:m_state_4\/main_1
Capture Clock  : \I2C_M:bI2C_UDB:m_state_4\/clock_0
Path slack     : 615481p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6009
-------------------------------------   ---- 
End-of-path arrival time (ps)           6009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_4\/q       macrocell11   1250   1250  597330  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/main_1  macrocell11   4759   6009  615481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/clock_0                         macrocell11         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_4\/q
Path End       : \I2C_M:bI2C_UDB:status_2\/main_1
Capture Clock  : \I2C_M:bI2C_UDB:status_2\/clock_0
Path slack     : 615481p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6009
-------------------------------------   ---- 
End-of-path arrival time (ps)           6009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_4\/q      macrocell11   1250   1250  597330  RISE       1
\I2C_M:bI2C_UDB:status_2\/main_1  macrocell17   4759   6009  615481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_2\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_4\/q
Path End       : \I2C_M:bI2C_UDB:status_0\/main_2
Capture Clock  : \I2C_M:bI2C_UDB:status_0\/clock_0
Path slack     : 615481p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6009
-------------------------------------   ---- 
End-of-path arrival time (ps)           6009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_4\/q      macrocell11   1250   1250  597330  RISE       1
\I2C_M:bI2C_UDB:status_0\/main_2  macrocell19   4759   6009  615481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_0\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_4\/q
Path End       : \I2C_M:sda_x_wire\/main_3
Capture Clock  : \I2C_M:sda_x_wire\/clock_0
Path slack     : 615485p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6005
-------------------------------------   ---- 
End-of-path arrival time (ps)           6005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_4\/q  macrocell11   1250   1250  597330  RISE       1
\I2C_M:sda_x_wire\/main_3     macrocell32   4755   6005  615485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:sda_x_wire\/clock_0                                 macrocell32         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_4\/q
Path End       : \I2C_M:Net_643_3\/main_1
Capture Clock  : \I2C_M:Net_643_3\/clock_0
Path slack     : 615486p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6004
-------------------------------------   ---- 
End-of-path arrival time (ps)           6004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_4\/q  macrocell11   1250   1250  597330  RISE       1
\I2C_M:Net_643_3\/main_1      macrocell31   4754   6004  615486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:Net_643_3\/clock_0                                  macrocell31         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_4\/q
Path End       : \I2C_M:bI2C_UDB:status_3\/main_2
Capture Clock  : \I2C_M:bI2C_UDB:status_3\/clock_0
Path slack     : 615503p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5987
-------------------------------------   ---- 
End-of-path arrival time (ps)           5987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_4\/q      macrocell11   1250   1250  597330  RISE       1
\I2C_M:bI2C_UDB:status_3\/main_2  macrocell16   4737   5987  615503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_3\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C_M:bI2C_UDB:scl_in_last2_reg\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:scl_in_last2_reg\/clock_0
Path slack     : 615571p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5919
-------------------------------------   ---- 
End-of-path arrival time (ps)           5919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:scl_in_last_reg\/clock_0                   macrocell21         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:scl_in_last_reg\/q        macrocell21   1250   1250  600114  RISE       1
\I2C_M:bI2C_UDB:scl_in_last2_reg\/main_0  macrocell22   4669   5919  615571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:scl_in_last2_reg\/clock_0                  macrocell22         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_4\/q
Path End       : \I2C_M:bI2C_UDB:m_state_2\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:m_state_2\/clock_0
Path slack     : 615622p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5868
-------------------------------------   ---- 
End-of-path arrival time (ps)           5868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_4\/q       macrocell11   1250   1250  597330  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/main_0  macrocell13   4618   5868  615622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_4\/q
Path End       : \I2C_M:bI2C_UDB:m_state_1\/main_1
Capture Clock  : \I2C_M:bI2C_UDB:m_state_1\/clock_0
Path slack     : 615633p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5857
-------------------------------------   ---- 
End-of-path arrival time (ps)           5857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_4\/q       macrocell11   1250   1250  597330  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/main_1  macrocell14   4607   5857  615633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \I2C_M:sda_x_wire\/main_1
Capture Clock  : \I2C_M:sda_x_wire\/clock_0
Path slack     : 615825p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5665
-------------------------------------   ---- 
End-of-path arrival time (ps)           5665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell1   1210   1210  609899  RISE       1
\I2C_M:sda_x_wire\/main_1                   macrocell32    4455   5665  615825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:sda_x_wire\/clock_0                                 macrocell32         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:Master:ClkGen:u0\/z0_comb
Path End       : \I2C_M:bI2C_UDB:clkgen_tc1_reg\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 615829p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5661
-------------------------------------   ---- 
End-of-path arrival time (ps)           5661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:Master:ClkGen:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:Master:ClkGen:u0\/z0_comb  datapathcell2   2290   2290  605467  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/main_0     macrocell25     3371   5661  615829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_4\/q
Path End       : \I2C_M:bI2C_UDB:m_state_3\/main_4
Capture Clock  : \I2C_M:bI2C_UDB:m_state_3\/clock_0
Path slack     : 616175p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_4\/q       macrocell11   1250   1250  597330  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/main_4  macrocell12   4065   5315  616175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_1\/q
Path End       : \I2C_M:bI2C_UDB:m_state_3\/main_7
Capture Clock  : \I2C_M:bI2C_UDB:m_state_3\/clock_0
Path slack     : 616262p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5228
-------------------------------------   ---- 
End-of-path arrival time (ps)           5228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_1\/q       macrocell14   1250   1250  596313  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/main_7  macrocell12   3978   5228  616262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:sda_x_wire\/q
Path End       : \I2C_M:sda_x_wire\/main_0
Capture Clock  : \I2C_M:sda_x_wire\/clock_0
Path slack     : 616435p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5055
-------------------------------------   ---- 
End-of-path arrival time (ps)           5055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:sda_x_wire\/clock_0                                 macrocell32         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:sda_x_wire\/q       macrocell32   1250   1250  616435  RISE       1
\I2C_M:sda_x_wire\/main_0  macrocell32   3805   5055  616435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:sda_x_wire\/clock_0                                 macrocell32         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:Net_643_3\/q
Path End       : \I2C_M:bI2C_UDB:clk_eq_reg\/main_1
Capture Clock  : \I2C_M:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 616530p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4960
-------------------------------------   ---- 
End-of-path arrival time (ps)           4960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:Net_643_3\/clock_0                                  macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:Net_643_3\/q                 macrocell31   1250   1250  600513  RISE       1
\I2C_M:bI2C_UDB:clk_eq_reg\/main_1  macrocell30   3710   4960  616530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:clk_eq_reg\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C_M:bI2C_UDB:m_state_3\/main_11
Capture Clock  : \I2C_M:bI2C_UDB:m_state_3\/clock_0
Path slack     : 616531p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4959
-------------------------------------   ---- 
End-of-path arrival time (ps)           4959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:lost_arb_reg\/q     macrocell26   1250   1250  605035  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/main_11  macrocell12   3709   4959  616531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_2\/q
Path End       : \I2C_M:bI2C_UDB:m_state_1\/main_3
Capture Clock  : \I2C_M:bI2C_UDB:m_state_1\/clock_0
Path slack     : 616534p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4956
-------------------------------------   ---- 
End-of-path arrival time (ps)           4956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_2\/q       macrocell13   1250   1250  594507  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/main_3  macrocell14   3706   4956  616534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:clkgen_tc2_reg\/q
Path End       : \I2C_M:sda_x_wire\/main_10
Capture Clock  : \I2C_M:sda_x_wire\/clock_0
Path slack     : 616575p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           4915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc2_reg\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:clkgen_tc2_reg\/q  macrocell28   1250   1250  616575  RISE       1
\I2C_M:sda_x_wire\/main_10         macrocell32   3665   4915  616575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:sda_x_wire\/clock_0                                 macrocell32         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/control_6
Path End       : \I2C_M:bI2C_UDB:m_state_3\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:m_state_3\/clock_0
Path slack     : 616586p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4904
-------------------------------------   ---- 
End-of-path arrival time (ps)           4904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/control_6  controlcell1   1210   1210  609602  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/main_0           macrocell12    3694   4904  616586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:status_2\/q
Path End       : \I2C_M:bI2C_UDB:status_2\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:status_2\/clock_0
Path slack     : 616630p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4860
-------------------------------------   ---- 
End-of-path arrival time (ps)           4860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_2\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:status_2\/q       macrocell17   1250   1250  616630  RISE       1
\I2C_M:bI2C_UDB:status_2\/main_0  macrocell17   3610   4860  616630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_2\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:Shifter:u0\/so_comb
Path End       : \I2C_M:sda_x_wire\/main_2
Capture Clock  : \I2C_M:sda_x_wire\/clock_0
Path slack     : 616673p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4817
-------------------------------------   ---- 
End-of-path arrival time (ps)           4817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:Shifter:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:Shifter:u0\/so_comb  datapathcell1   2520   2520  616673  RISE       1
\I2C_M:sda_x_wire\/main_2            macrocell32     2297   4817  616673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:sda_x_wire\/clock_0                                 macrocell32         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_M:Net_643_3\/main_7
Capture Clock  : \I2C_M:Net_643_3\/clock_0
Path slack     : 616723p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4767
-------------------------------------   ---- 
End-of-path arrival time (ps)           4767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/q  macrocell25   1250   1250  601610  RISE       1
\I2C_M:Net_643_3\/main_7           macrocell31   3517   4767  616723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:Net_643_3\/clock_0                                  macrocell31         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \I2C_M:bI2C_UDB:m_state_4\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:m_state_4\/clock_0
Path slack     : 616742p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4748
-------------------------------------   ---- 
End-of-path arrival time (ps)           4748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell1   1210   1210  609899  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/main_0           macrocell11    3538   4748  616742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_4\/clock_0                         macrocell11         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_2\/q
Path End       : \I2C_M:bI2C_UDB:m_state_2\/main_2
Capture Clock  : \I2C_M:bI2C_UDB:m_state_2\/clock_0
Path slack     : 616799p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4691
-------------------------------------   ---- 
End-of-path arrival time (ps)           4691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_2\/q       macrocell13   1250   1250  594507  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/main_2  macrocell13   3441   4691  616799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C_M:bI2C_UDB:bus_busy_reg\/main_1
Capture Clock  : \I2C_M:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 616941p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4549
-------------------------------------   ---- 
End-of-path arrival time (ps)           4549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:scl_in_last_reg\/clock_0                   macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:scl_in_last_reg\/q    macrocell21   1250   1250  600114  RISE       1
\I2C_M:bI2C_UDB:bus_busy_reg\/main_1  macrocell29   3299   4549  616941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_reset\/q
Path End       : \I2C_M:bI2C_UDB:m_state_2\/main_3
Capture Clock  : \I2C_M:bI2C_UDB:m_state_2\/clock_0
Path slack     : 616949p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4541
-------------------------------------   ---- 
End-of-path arrival time (ps)           4541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_reset\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_reset\/q         macrocell33   1250   1250  608001  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/main_3  macrocell13   3291   4541  616949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_reset\/q
Path End       : \I2C_M:bI2C_UDB:clkgen_tc2_reg\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 616951p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4539
-------------------------------------   ---- 
End-of-path arrival time (ps)           4539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_reset\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_reset\/q              macrocell33   1250   1250  608001  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc2_reg\/main_0  macrocell28   3289   4539  616951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc2_reg\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_reset\/q
Path End       : \I2C_M:bI2C_UDB:m_state_1\/main_6
Capture Clock  : \I2C_M:bI2C_UDB:m_state_1\/clock_0
Path slack     : 616954p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4536
-------------------------------------   ---- 
End-of-path arrival time (ps)           4536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_reset\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_reset\/q         macrocell33   1250   1250  608001  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/main_6  macrocell14   3286   4536  616954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C_M:bI2C_UDB:sda_in_last_reg\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:sda_in_last_reg\/clock_0
Path slack     : 617016p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4474
-------------------------------------   ---- 
End-of-path arrival time (ps)           4474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:sda_in_reg\/clock_0                        macrocell10         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:sda_in_reg\/q            macrocell10   1250   1250  617016  RISE       1
\I2C_M:bI2C_UDB:sda_in_last_reg\/main_0  macrocell23   3224   4474  617016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:sda_in_last_reg\/clock_0                   macrocell23         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:status_3\/q
Path End       : \I2C_M:bI2C_UDB:status_3\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:status_3\/clock_0
Path slack     : 617076p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4414
-------------------------------------   ---- 
End-of-path arrival time (ps)           4414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_3\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:status_3\/q       macrocell16   1250   1250  617076  RISE       1
\I2C_M:bI2C_UDB:status_3\/main_0  macrocell16   3164   4414  617076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_3\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/control_2
Path End       : \I2C_M:bI2C_UDB:m_state_3\/main_2
Capture Clock  : \I2C_M:bI2C_UDB:m_state_3\/clock_0
Path slack     : 617104p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4386
-------------------------------------   ---- 
End-of-path arrival time (ps)           4386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/control_2  controlcell1   1210   1210  611706  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/main_2           macrocell12    3176   4386  617104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_1\/q
Path End       : \I2C_M:bI2C_UDB:m_state_1\/main_4
Capture Clock  : \I2C_M:bI2C_UDB:m_state_1\/clock_0
Path slack     : 617166p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_1\/q       macrocell14   1250   1250  596313  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/main_4  macrocell14   3074   4324  617166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C_M:bI2C_UDB:bus_busy_reg\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617180p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4310
-------------------------------------   ---- 
End-of-path arrival time (ps)           4310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:scl_in_reg\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:scl_in_reg\/q         macrocell20   1250   1250  601167  RISE       1
\I2C_M:bI2C_UDB:bus_busy_reg\/main_0  macrocell29   3060   4310  617180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C_M:bI2C_UDB:scl_in_last_reg\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:scl_in_last_reg\/clock_0
Path slack     : 617291p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4199
-------------------------------------   ---- 
End-of-path arrival time (ps)           4199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:scl_in_reg\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:scl_in_reg\/q            macrocell20   1250   1250  601167  RISE       1
\I2C_M:bI2C_UDB:scl_in_last_reg\/main_0  macrocell21   2949   4199  617291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:scl_in_last_reg\/clock_0                   macrocell21         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_0\/q
Path End       : \I2C_M:bI2C_UDB:m_state_0\/main_5
Capture Clock  : \I2C_M:bI2C_UDB:m_state_0\/clock_0
Path slack     : 617451p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_0\/q       macrocell15   1250   1250  601408  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/main_5  macrocell15   2789   4039  617451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:m_state_0\/q
Path End       : \I2C_M:bI2C_UDB:status_1\/main_5
Capture Clock  : \I2C_M:bI2C_UDB:status_1\/clock_0
Path slack     : 617451p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:m_state_0\/q      macrocell15   1250   1250  601408  RISE       1
\I2C_M:bI2C_UDB:status_1\/main_5  macrocell18   2789   4039  617451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_1\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C_M:bI2C_UDB:lost_arb_reg\/main_2
Capture Clock  : \I2C_M:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 617457p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4033
-------------------------------------   ---- 
End-of-path arrival time (ps)           4033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:lost_arb_reg\/q       macrocell26   1250   1250  605035  RISE       1
\I2C_M:bI2C_UDB:lost_arb_reg\/main_2  macrocell26   2783   4033  617457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C_M:sda_x_wire\/main_9
Capture Clock  : \I2C_M:sda_x_wire\/clock_0
Path slack     : 617467p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:lost_arb_reg\/q  macrocell26   1250   1250  605035  RISE       1
\I2C_M:sda_x_wire\/main_9        macrocell32   2773   4023  617467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:sda_x_wire\/clock_0                                 macrocell32         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:status_0\/q
Path End       : \I2C_M:bI2C_UDB:status_0\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:status_0\/clock_0
Path slack     : 617628p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3862
-------------------------------------   ---- 
End-of-path arrival time (ps)           3862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_0\/clock_0                          macrocell19         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:status_0\/q       macrocell19   1250   1250  617628  RISE       1
\I2C_M:bI2C_UDB:status_0\/main_0  macrocell19   2612   3862  617628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_0\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_M:bI2C_UDB:m_state_0\/main_7
Capture Clock  : \I2C_M:bI2C_UDB:m_state_0\/clock_0
Path slack     : 617637p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/q  macrocell25   1250   1250  601610  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/main_7  macrocell15   2603   3853  617637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_M:bI2C_UDB:status_1\/main_8
Capture Clock  : \I2C_M:bI2C_UDB:status_1\/clock_0
Path slack     : 617637p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:clkgen_tc1_reg\/q  macrocell25   1250   1250  601610  RISE       1
\I2C_M:bI2C_UDB:status_1\/main_8   macrocell18   2603   3853  617637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_1\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:scl_in_last2_reg\/q
Path End       : \I2C_M:bI2C_UDB:bus_busy_reg\/main_2
Capture Clock  : \I2C_M:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617923p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3567
-------------------------------------   ---- 
End-of-path arrival time (ps)           3567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:scl_in_last2_reg\/clock_0                  macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:scl_in_last2_reg\/q   macrocell22   1250   1250  613949  RISE       1
\I2C_M:bI2C_UDB:bus_busy_reg\/main_2  macrocell29   2317   3567  617923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:sda_in_last2_reg\/q
Path End       : \I2C_M:bI2C_UDB:bus_busy_reg\/main_4
Capture Clock  : \I2C_M:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617924p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3566
-------------------------------------   ---- 
End-of-path arrival time (ps)           3566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:sda_in_last2_reg\/clock_0                  macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:sda_in_last2_reg\/q   macrocell24   1250   1250  613950  RISE       1
\I2C_M:bI2C_UDB:bus_busy_reg\/main_4  macrocell29   2316   3566  617924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:status_1\/q
Path End       : \I2C_M:bI2C_UDB:status_1\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:status_1\/clock_0
Path slack     : 617934p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_1\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:status_1\/q       macrocell18   1250   1250  617934  RISE       1
\I2C_M:bI2C_UDB:status_1\/main_0  macrocell18   2306   3556  617934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:status_1\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:bus_busy_reg\/q
Path End       : \I2C_M:bI2C_UDB:bus_busy_reg\/main_6
Capture Clock  : \I2C_M:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617937p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:bus_busy_reg\/q       macrocell29   1250   1250  617937  RISE       1
\I2C_M:bI2C_UDB:bus_busy_reg\/main_6  macrocell29   2303   3553  617937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C_M:bI2C_UDB:Shifter:u0\/route_si
Capture Clock  : \I2C_M:bI2C_UDB:Shifter:u0\/clock
Path slack     : 617938p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3500
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:sda_in_reg\/clock_0                        macrocell10         0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:sda_in_reg\/q         macrocell10     1250   1250  617016  RISE       1
\I2C_M:bI2C_UDB:Shifter:u0\/route_si  datapathcell1   2312   3562  617938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:Shifter:u0\/clock                          datapathcell1       0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C_M:bI2C_UDB:sda_in_last2_reg\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:sda_in_last2_reg\/clock_0
Path slack     : 617943p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:sda_in_last_reg\/clock_0                   macrocell23         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:sda_in_last_reg\/q        macrocell23   1250   1250  613969  RISE       1
\I2C_M:bI2C_UDB:sda_in_last2_reg\/main_0  macrocell24   2297   3547  617943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:sda_in_last2_reg\/clock_0                  macrocell24         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C_M:bI2C_UDB:bus_busy_reg\/main_3
Capture Clock  : \I2C_M:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617943p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:sda_in_last_reg\/clock_0                   macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:sda_in_last_reg\/q    macrocell23   1250   1250  613969  RISE       1
\I2C_M:bI2C_UDB:bus_busy_reg\/main_3  macrocell29   2297   3547  617943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/control_1
Path End       : \I2C_M:bI2C_UDB:m_reset\/main_0
Capture Clock  : \I2C_M:bI2C_UDB:m_reset\/clock_0
Path slack     : 617969p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_M_IntClock:R#1 vs. I2C_M_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3521
-------------------------------------   ---- 
End-of-path arrival time (ps)           3521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_M:bI2C_UDB:SyncCtl:CtrlReg\/control_1  controlcell1   1210   1210  617969  RISE       1
\I2C_M:bI2C_UDB:m_reset\/main_0             macrocell33    2311   3521  617969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_M:bI2C_UDB:m_reset\/clock_0                           macrocell33         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

