// Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
// Date        : Fri Jul 31 11:00:14 2020
// Host        : DESKTOP-HKSH0O8 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_cdma_0_funcsim.v
// Design      : axi_cdma_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "axi_cdma,Vivado 2014.4" *) (* CHECK_LICENSE_TYPE = "axi_cdma_0,axi_cdma,{}" *) 
(* core_generation_info = "axi_cdma_0,axi_cdma,{x_ipProduct=Vivado 2014.4,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=axi_cdma,x_ipVersion=4.1,x_ipCoreRevision=4,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,C_S_AXI_LITE_ADDR_WIDTH=6,C_S_AXI_LITE_DATA_WIDTH=32,C_AXI_LITE_IS_ASYNC=0,C_M_AXI_ADDR_WIDTH=32,C_M_AXI_DATA_WIDTH=32,C_M_AXI_MAX_BURST_LEN=16,C_INCLUDE_DRE=0,C_USE_DATAMOVER_LITE=0,C_READ_ADDR_PIPE_DEPTH=4,C_WRITE_ADDR_PIPE_DEPTH=4,C_INCLUDE_SF=0,C_INCLUDE_SG=1,C_M_AXI_SG_ADDR_WIDTH=32,C_M_AXI_SG_DATA_WIDTH=32,C_DLYTMR_RESOLUTION=256,C_FAMILY=zynq}" *) 
(* NotValidForBitStream *)
module axi_cdma_0
   (m_axi_aclk,
    s_axi_lite_aclk,
    s_axi_lite_aresetn,
    cdma_introut,
    s_axi_lite_awready,
    s_axi_lite_awvalid,
    s_axi_lite_awaddr,
    s_axi_lite_wready,
    s_axi_lite_wvalid,
    s_axi_lite_wdata,
    s_axi_lite_bready,
    s_axi_lite_bvalid,
    s_axi_lite_bresp,
    s_axi_lite_arready,
    s_axi_lite_arvalid,
    s_axi_lite_araddr,
    s_axi_lite_rready,
    s_axi_lite_rvalid,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    m_axi_arready,
    m_axi_arvalid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arprot,
    m_axi_arcache,
    m_axi_rready,
    m_axi_rvalid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_awready,
    m_axi_awvalid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awprot,
    m_axi_awcache,
    m_axi_wready,
    m_axi_wvalid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_bready,
    m_axi_bvalid,
    m_axi_bresp,
    m_axi_sg_awready,
    m_axi_sg_awvalid,
    m_axi_sg_awaddr,
    m_axi_sg_awlen,
    m_axi_sg_awsize,
    m_axi_sg_awburst,
    m_axi_sg_awprot,
    m_axi_sg_awcache,
    m_axi_sg_wready,
    m_axi_sg_wvalid,
    m_axi_sg_wdata,
    m_axi_sg_wstrb,
    m_axi_sg_wlast,
    m_axi_sg_bready,
    m_axi_sg_bvalid,
    m_axi_sg_bresp,
    m_axi_sg_arready,
    m_axi_sg_arvalid,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_arsize,
    m_axi_sg_arburst,
    m_axi_sg_arprot,
    m_axi_sg_arcache,
    m_axi_sg_rready,
    m_axi_sg_rvalid,
    m_axi_sg_rdata,
    m_axi_sg_rresp,
    m_axi_sg_rlast,
    cdma_tvect_out);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXI_ACLK CLK" *) input m_axi_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S_AXI_LITE_ACLK CLK" *) input s_axi_lite_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 AXI_RESETN RST" *) input s_axi_lite_aresetn;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 CDMA_INTERRUPT INTERRUPT" *) output cdma_introut;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWREADY" *) output s_axi_lite_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWVALID" *) input s_axi_lite_awvalid;
  input [5:0]s_axi_lite_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WREADY" *) output s_axi_lite_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WVALID" *) input s_axi_lite_wvalid;
  input [31:0]s_axi_lite_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BREADY" *) input s_axi_lite_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BVALID" *) output s_axi_lite_bvalid;
  output [1:0]s_axi_lite_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARREADY" *) output s_axi_lite_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARVALID" *) input s_axi_lite_arvalid;
  input [5:0]s_axi_lite_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RREADY" *) input s_axi_lite_rready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RVALID" *) output s_axi_lite_rvalid;
  output [31:0]s_axi_lite_rdata;
  output [1:0]s_axi_lite_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARREADY" *) input m_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARVALID" *) output m_axi_arvalid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RREADY" *) output m_axi_rready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RVALID" *) input m_axi_rvalid;
  input [31:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RLAST" *) input m_axi_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWREADY" *) input m_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWVALID" *) output m_axi_awvalid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WREADY" *) input m_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WVALID" *) output m_axi_wvalid;
  output [31:0]m_axi_wdata;
  output [3:0]m_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WLAST" *) output m_axi_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BREADY" *) output m_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BVALID" *) input m_axi_bvalid;
  input [1:0]m_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWREADY" *) input m_axi_sg_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWVALID" *) output m_axi_sg_awvalid;
  output [31:0]m_axi_sg_awaddr;
  output [7:0]m_axi_sg_awlen;
  output [2:0]m_axi_sg_awsize;
  output [1:0]m_axi_sg_awburst;
  output [2:0]m_axi_sg_awprot;
  output [3:0]m_axi_sg_awcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG WREADY" *) input m_axi_sg_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG WVALID" *) output m_axi_sg_wvalid;
  output [31:0]m_axi_sg_wdata;
  output [3:0]m_axi_sg_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG WLAST" *) output m_axi_sg_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG BREADY" *) output m_axi_sg_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG BVALID" *) input m_axi_sg_bvalid;
  input [1:0]m_axi_sg_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARREADY" *) input m_axi_sg_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARVALID" *) output m_axi_sg_arvalid;
  output [31:0]m_axi_sg_araddr;
  output [7:0]m_axi_sg_arlen;
  output [2:0]m_axi_sg_arsize;
  output [1:0]m_axi_sg_arburst;
  output [2:0]m_axi_sg_arprot;
  output [3:0]m_axi_sg_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG RREADY" *) output m_axi_sg_rready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG RVALID" *) input m_axi_sg_rvalid;
  input [31:0]m_axi_sg_rdata;
  input [1:0]m_axi_sg_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG RLAST" *) input m_axi_sg_rlast;
  output [31:0]cdma_tvect_out;

  wire cdma_introut;
  wire [31:0]cdma_tvect_out;
  wire m_axi_aclk;
  wire [31:0]m_axi_araddr;
  wire [1:0]m_axi_arburst;
  wire [3:0]m_axi_arcache;
  wire [7:0]m_axi_arlen;
  wire [2:0]m_axi_arprot;
  wire m_axi_arready;
  wire [2:0]m_axi_arsize;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [1:0]m_axi_awburst;
  wire [3:0]m_axi_awcache;
  wire [7:0]m_axi_awlen;
  wire [2:0]m_axi_awprot;
  wire m_axi_awready;
  wire [2:0]m_axi_awsize;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [31:0]m_axi_sg_araddr;
  wire [1:0]m_axi_sg_arburst;
  wire [3:0]m_axi_sg_arcache;
  wire [7:0]m_axi_sg_arlen;
  wire [2:0]m_axi_sg_arprot;
  wire m_axi_sg_arready;
  wire [2:0]m_axi_sg_arsize;
  wire m_axi_sg_arvalid;
  wire [31:0]m_axi_sg_awaddr;
  wire [1:0]m_axi_sg_awburst;
  wire [3:0]m_axi_sg_awcache;
  wire [7:0]m_axi_sg_awlen;
  wire [2:0]m_axi_sg_awprot;
  wire m_axi_sg_awready;
  wire [2:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire [31:0]m_axi_sg_wdata;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire [3:0]m_axi_sg_wstrb;
  wire m_axi_sg_wvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire s_axi_lite_aclk;
  wire [5:0]s_axi_lite_araddr;
  wire s_axi_lite_aresetn;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [5:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire [1:0]s_axi_lite_bresp;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire [1:0]s_axi_lite_rresp;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;

(* C_AXI_LITE_IS_ASYNC = "0" *) 
   (* C_DLYTMR_RESOLUTION = "256" *) 
   (* C_FAMILY = "zynq" *) 
   (* C_INCLUDE_DRE = "0" *) 
   (* C_INCLUDE_SF = "0" *) 
   (* C_INCLUDE_SG = "1" *) 
   (* C_INSTANCE = "axi_cdma" *) 
   (* C_M_AXI_ADDR_WIDTH = "32" *) 
   (* C_M_AXI_DATA_WIDTH = "32" *) 
   (* C_M_AXI_MAX_BURST_LEN = "16" *) 
   (* C_M_AXI_SG_ADDR_WIDTH = "32" *) 
   (* C_M_AXI_SG_DATA_WIDTH = "32" *) 
   (* C_READ_ADDR_PIPE_DEPTH = "4" *) 
   (* C_S_AXI_LITE_ADDR_WIDTH = "6" *) 
   (* C_S_AXI_LITE_DATA_WIDTH = "32" *) 
   (* C_USE_DATAMOVER_LITE = "0" *) 
   (* C_WRITE_ADDR_PIPE_DEPTH = "4" *) 
   (* downgradeipidentifiedwarnings = "yes" *) 
   axi_cdma_0_axi_cdma__parameterized0 U0
       (.cdma_introut(cdma_introut),
        .cdma_tvect_out(cdma_tvect_out),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(m_axi_arburst),
        .m_axi_arcache(m_axi_arcache),
        .m_axi_arlen(m_axi_arlen),
        .m_axi_arprot(m_axi_arprot),
        .m_axi_arready(m_axi_arready),
        .m_axi_arsize(m_axi_arsize),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(m_axi_awburst),
        .m_axi_awcache(m_axi_awcache),
        .m_axi_awlen(m_axi_awlen),
        .m_axi_awprot(m_axi_awprot),
        .m_axi_awready(m_axi_awready),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_sg_araddr(m_axi_sg_araddr),
        .m_axi_sg_arburst(m_axi_sg_arburst),
        .m_axi_sg_arcache(m_axi_sg_arcache),
        .m_axi_sg_arlen(m_axi_sg_arlen),
        .m_axi_sg_arprot(m_axi_sg_arprot),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arsize(m_axi_sg_arsize),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .m_axi_sg_awaddr(m_axi_sg_awaddr),
        .m_axi_sg_awburst(m_axi_sg_awburst),
        .m_axi_sg_awcache(m_axi_sg_awcache),
        .m_axi_sg_awlen(m_axi_sg_awlen),
        .m_axi_sg_awprot(m_axi_sg_awprot),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(m_axi_sg_awsize),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axi_sg_wdata(m_axi_sg_wdata),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .m_axi_sg_wstrb(m_axi_sg_wstrb),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_aresetn(s_axi_lite_aresetn),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bresp(s_axi_lite_bresp),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rresp(s_axi_lite_rresp),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid));
endmodule

(* ORIG_REF_NAME = "axi_cdma" *) (* C_S_AXI_LITE_ADDR_WIDTH = "6" *) (* C_S_AXI_LITE_DATA_WIDTH = "32" *) 
(* C_AXI_LITE_IS_ASYNC = "0" *) (* C_M_AXI_ADDR_WIDTH = "32" *) (* C_M_AXI_DATA_WIDTH = "32" *) 
(* C_M_AXI_MAX_BURST_LEN = "16" *) (* C_INCLUDE_DRE = "0" *) (* C_USE_DATAMOVER_LITE = "0" *) 
(* C_READ_ADDR_PIPE_DEPTH = "4" *) (* C_WRITE_ADDR_PIPE_DEPTH = "4" *) (* C_INCLUDE_SF = "0" *) 
(* C_INCLUDE_SG = "1" *) (* C_M_AXI_SG_ADDR_WIDTH = "32" *) (* C_M_AXI_SG_DATA_WIDTH = "32" *) 
(* C_DLYTMR_RESOLUTION = "256" *) (* C_FAMILY = "zynq" *) (* C_INSTANCE = "axi_cdma" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module axi_cdma_0_axi_cdma__parameterized0
   (m_axi_aclk,
    s_axi_lite_aclk,
    s_axi_lite_aresetn,
    cdma_introut,
    s_axi_lite_awready,
    s_axi_lite_awvalid,
    s_axi_lite_awaddr,
    s_axi_lite_wready,
    s_axi_lite_wvalid,
    s_axi_lite_wdata,
    s_axi_lite_bready,
    s_axi_lite_bvalid,
    s_axi_lite_bresp,
    s_axi_lite_arready,
    s_axi_lite_arvalid,
    s_axi_lite_araddr,
    s_axi_lite_rready,
    s_axi_lite_rvalid,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    m_axi_arready,
    m_axi_arvalid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arprot,
    m_axi_arcache,
    m_axi_rready,
    m_axi_rvalid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_awready,
    m_axi_awvalid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awprot,
    m_axi_awcache,
    m_axi_wready,
    m_axi_wvalid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_bready,
    m_axi_bvalid,
    m_axi_bresp,
    m_axi_sg_awready,
    m_axi_sg_awvalid,
    m_axi_sg_awaddr,
    m_axi_sg_awlen,
    m_axi_sg_awsize,
    m_axi_sg_awburst,
    m_axi_sg_awprot,
    m_axi_sg_awcache,
    m_axi_sg_wready,
    m_axi_sg_wvalid,
    m_axi_sg_wdata,
    m_axi_sg_wstrb,
    m_axi_sg_wlast,
    m_axi_sg_bready,
    m_axi_sg_bvalid,
    m_axi_sg_bresp,
    m_axi_sg_arready,
    m_axi_sg_arvalid,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_arsize,
    m_axi_sg_arburst,
    m_axi_sg_arprot,
    m_axi_sg_arcache,
    m_axi_sg_rready,
    m_axi_sg_rvalid,
    m_axi_sg_rdata,
    m_axi_sg_rresp,
    m_axi_sg_rlast,
    cdma_tvect_out);
  input m_axi_aclk;
  input s_axi_lite_aclk;
  input s_axi_lite_aresetn;
  output cdma_introut;
  output s_axi_lite_awready;
  input s_axi_lite_awvalid;
  input [5:0]s_axi_lite_awaddr;
  output s_axi_lite_wready;
  input s_axi_lite_wvalid;
  input [31:0]s_axi_lite_wdata;
  input s_axi_lite_bready;
  output s_axi_lite_bvalid;
  output [1:0]s_axi_lite_bresp;
  output s_axi_lite_arready;
  input s_axi_lite_arvalid;
  input [5:0]s_axi_lite_araddr;
  input s_axi_lite_rready;
  output s_axi_lite_rvalid;
  output [31:0]s_axi_lite_rdata;
  output [1:0]s_axi_lite_rresp;
  input m_axi_arready;
  output m_axi_arvalid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arcache;
  output m_axi_rready;
  input m_axi_rvalid;
  input [31:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input m_axi_awready;
  output m_axi_awvalid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awcache;
  input m_axi_wready;
  output m_axi_wvalid;
  output [31:0]m_axi_wdata;
  output [3:0]m_axi_wstrb;
  output m_axi_wlast;
  output m_axi_bready;
  input m_axi_bvalid;
  input [1:0]m_axi_bresp;
  input m_axi_sg_awready;
  output m_axi_sg_awvalid;
  output [31:0]m_axi_sg_awaddr;
  output [7:0]m_axi_sg_awlen;
  output [2:0]m_axi_sg_awsize;
  output [1:0]m_axi_sg_awburst;
  output [2:0]m_axi_sg_awprot;
  output [3:0]m_axi_sg_awcache;
  input m_axi_sg_wready;
  output m_axi_sg_wvalid;
  output [31:0]m_axi_sg_wdata;
  output [3:0]m_axi_sg_wstrb;
  output m_axi_sg_wlast;
  output m_axi_sg_bready;
  input m_axi_sg_bvalid;
  input [1:0]m_axi_sg_bresp;
  input m_axi_sg_arready;
  output m_axi_sg_arvalid;
  output [31:0]m_axi_sg_araddr;
  output [7:0]m_axi_sg_arlen;
  output [2:0]m_axi_sg_arsize;
  output [1:0]m_axi_sg_arburst;
  output [2:0]m_axi_sg_arprot;
  output [3:0]m_axi_sg_arcache;
  output m_axi_sg_rready;
  input m_axi_sg_rvalid;
  input [31:0]m_axi_sg_rdata;
  input [1:0]m_axi_sg_rresp;
  input m_axi_sg_rlast;
  output [31:0]cdma_tvect_out;

  wire \<const0> ;
  wire \<const1> ;
(* MARK_DEBUG *)   wire [31:0]\I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/ch2_fetch_address_i ;
(* MARK_DEBUG *)   wire \I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ch1_active_i ;
(* MARK_DEBUG *)   wire \I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ch2_stale_descriptor ;
  wire cdma_introut;
  wire [24:0]\^cdma_tvect_out ;
  wire m_axi_aclk;
  wire [31:0]m_axi_araddr;
  wire [1:0]m_axi_arburst;
  wire [7:0]m_axi_arlen;
  wire m_axi_arready;
  wire [2:0]m_axi_arsize;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [1:0]m_axi_awburst;
  wire [7:0]m_axi_awlen;
  wire m_axi_awready;
  wire [2:0]m_axi_awsize;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [31:0]m_axi_sg_araddr;
  wire [1:0]m_axi_sg_arburst;
  wire [7:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire [2:0]m_axi_sg_arsize;
  wire m_axi_sg_arvalid;
  wire [31:0]m_axi_sg_awaddr;
  wire [1:0]m_axi_sg_awburst;
  wire [7:0]m_axi_sg_awlen;
  wire m_axi_sg_awready;
  wire [2:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire [31:0]m_axi_sg_wdata;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire [0:0]\^m_axi_sg_wstrb ;
  wire m_axi_sg_wvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire s_axi_lite_aclk;
  wire [5:0]s_axi_lite_araddr;
  wire s_axi_lite_aresetn;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [5:0]s_axi_lite_awaddr;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;

  assign cdma_tvect_out[31] = \<const0> ;
  assign cdma_tvect_out[30] = \<const0> ;
  assign cdma_tvect_out[29] = \<const0> ;
  assign cdma_tvect_out[28] = \<const0> ;
  assign cdma_tvect_out[27] = \<const0> ;
  assign cdma_tvect_out[26] = \<const0> ;
  assign cdma_tvect_out[25] = \<const0> ;
  assign cdma_tvect_out[24:8] = \^cdma_tvect_out [24:8];
  assign cdma_tvect_out[7] = \<const0> ;
  assign cdma_tvect_out[6:0] = \^cdma_tvect_out [6:0];
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const1> ;
  assign m_axi_arcache[0] = \<const1> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const1> ;
  assign m_axi_awcache[0] = \<const1> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_sg_arcache[3] = \<const0> ;
  assign m_axi_sg_arcache[2] = \<const0> ;
  assign m_axi_sg_arcache[1] = \<const1> ;
  assign m_axi_sg_arcache[0] = \<const1> ;
  assign m_axi_sg_arprot[2] = \<const0> ;
  assign m_axi_sg_arprot[1] = \<const0> ;
  assign m_axi_sg_arprot[0] = \<const0> ;
  assign m_axi_sg_awcache[3] = \<const0> ;
  assign m_axi_sg_awcache[2] = \<const0> ;
  assign m_axi_sg_awcache[1] = \<const1> ;
  assign m_axi_sg_awcache[0] = \<const1> ;
  assign m_axi_sg_awprot[2] = \<const0> ;
  assign m_axi_sg_awprot[1] = \<const0> ;
  assign m_axi_sg_awprot[0] = \<const0> ;
  assign m_axi_sg_wstrb[3] = \^m_axi_sg_wstrb [0];
  assign m_axi_sg_wstrb[2] = \^m_axi_sg_wstrb [0];
  assign m_axi_sg_wstrb[1] = \^m_axi_sg_wstrb [0];
  assign m_axi_sg_wstrb[0] = \^m_axi_sg_wstrb [0];
  assign s_axi_lite_awready = s_axi_lite_wready;
  assign s_axi_lite_bresp[1] = \<const0> ;
  assign s_axi_lite_bresp[0] = \<const0> ;
  assign s_axi_lite_rresp[1] = \<const0> ;
  assign s_axi_lite_rresp[0] = \<const0> ;
axi_cdma_0_axi_cdma_sg_wrap \GEN_SG_MODE.I_SG_MODE_WRAP 
       (.O1(s_axi_lite_arready),
        .O2(\^cdma_tvect_out [1]),
        .O3(\^m_axi_sg_wstrb ),
        .O4(s_axi_lite_rvalid),
        .O5(s_axi_lite_bvalid),
        .cdma_introut(cdma_introut),
        .cdma_tvect_out({\^cdma_tvect_out [24:8],\^cdma_tvect_out [6:2],\^cdma_tvect_out [0]}),
        .ch1_active_i(\I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ch1_active_i ),
        .ch1_ftch_active(\I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ch1_active_i ),
        .ch2_stale_descriptor(\I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ch2_stale_descriptor ),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(m_axi_arburst),
        .m_axi_arlen(m_axi_arlen),
        .m_axi_arready(m_axi_arready),
        .m_axi_arsize(m_axi_arsize),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(m_axi_awburst),
        .m_axi_awlen(m_axi_awlen),
        .m_axi_awready(m_axi_awready),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_sg_araddr(m_axi_sg_araddr),
        .m_axi_sg_arburst(m_axi_sg_arburst),
        .m_axi_sg_arlen(m_axi_sg_arlen),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arsize(m_axi_sg_arsize),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .m_axi_sg_awaddr(m_axi_sg_awaddr),
        .m_axi_sg_awburst(m_axi_sg_awburst),
        .m_axi_sg_awlen(m_axi_sg_awlen),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(m_axi_sg_awsize),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axi_sg_wdata(m_axi_sg_wdata),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .out(\I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/ch2_fetch_address_i ),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr[5:2]),
        .s_axi_lite_aresetn(s_axi_lite_aresetn),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr[5:2]),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "axi_cdma_lite_if" *) 
module axi_cdma_0_axi_cdma_lite_if
   (s_axi_lite_wready,
    O1,
    O2,
    O3,
    O4,
    O5,
    sig_axi2ip_wrce,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    E,
    O15,
    p_0_in1_in,
    O16,
    s_axi_lite_rdata,
    s_axi_lite_aclk,
    sig_rst2lite_bside_reset,
    s_axi_lite_awvalid,
    s_axi_lite_wvalid,
    s_axi_lite_arvalid,
    O17,
    O18,
    Q,
    s_axi_lite_wdata,
    I1,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20,
    I21,
    I22,
    I23,
    I24,
    I25,
    I26,
    I27,
    I28,
    I29,
    I30,
    I31,
    I32,
    I33,
    I34,
    I35,
    I36,
    I37,
    I38,
    I39,
    I40,
    I41,
    I42,
    I43,
    I44,
    I45,
    I46,
    I47,
    I48,
    I49,
    I50,
    I51,
    I52,
    I53,
    I54,
    I55,
    I56,
    I57,
    I58,
    I59,
    I60,
    I61,
    I62,
    I63,
    sig_rst2reg_reset,
    I64,
    I65,
    I66,
    I67,
    I68,
    I69,
    I70,
    I71,
    s_axi_lite_bready,
    s_axi_lite_rready,
    s_axi_lite_araddr,
    I72,
    I73,
    I74,
    I75,
    I76,
    I77,
    I78,
    I79);
  output s_axi_lite_wready;
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output [2:0]sig_axi2ip_wrce;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output [0:0]E;
  output [0:0]O15;
  output p_0_in1_in;
  output O16;
  output [31:0]s_axi_lite_rdata;
  input s_axi_lite_aclk;
  input sig_rst2lite_bside_reset;
  input s_axi_lite_awvalid;
  input s_axi_lite_wvalid;
  input s_axi_lite_arvalid;
  input [3:0]O17;
  input [2:0]O18;
  input [0:0]Q;
  input [8:0]s_axi_lite_wdata;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input I17;
  input I18;
  input I19;
  input I20;
  input I21;
  input I22;
  input I23;
  input I24;
  input I25;
  input I26;
  input I27;
  input I28;
  input I29;
  input I30;
  input I31;
  input I32;
  input I33;
  input I34;
  input I35;
  input I36;
  input I37;
  input I38;
  input I39;
  input I40;
  input I41;
  input I42;
  input I43;
  input I44;
  input I45;
  input I46;
  input I47;
  input I48;
  input I49;
  input I50;
  input I51;
  input I52;
  input I53;
  input I54;
  input I55;
  input I56;
  input I57;
  input I58;
  input I59;
  input I60;
  input I61;
  input I62;
  input [0:0]I63;
  input sig_rst2reg_reset;
  input I64;
  input I65;
  input I66;
  input I67;
  input I68;
  input I69;
  input I70;
  input I71;
  input s_axi_lite_bready;
  input s_axi_lite_rready;
  input [3:0]s_axi_lite_araddr;
  input I72;
  input I73;
  input I74;
  input I75;
  input I76;
  input I77;
  input I78;
  input [0:0]I79;

  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire I26;
  wire I27;
  wire I28;
  wire I29;
  wire I3;
  wire I30;
  wire I31;
  wire I32;
  wire I33;
  wire I34;
  wire I35;
  wire I36;
  wire I37;
  wire I38;
  wire I39;
  wire I4;
  wire I40;
  wire I41;
  wire I42;
  wire I43;
  wire I44;
  wire I45;
  wire I46;
  wire I47;
  wire I48;
  wire I49;
  wire I5;
  wire I50;
  wire I51;
  wire I52;
  wire I53;
  wire I54;
  wire I55;
  wire I56;
  wire I57;
  wire I58;
  wire I59;
  wire I6;
  wire I60;
  wire I61;
  wire I62;
  wire [0:0]I63;
  wire I64;
  wire I65;
  wire I66;
  wire I67;
  wire I68;
  wire I69;
  wire I7;
  wire I70;
  wire I71;
  wire I72;
  wire I73;
  wire I74;
  wire I75;
  wire I76;
  wire I77;
  wire I78;
  wire [0:0]I79;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire [0:0]O15;
  wire O16;
  wire [3:0]O17;
  wire [2:0]O18;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [0:0]Q;
  wire [5:2]araddr;
  wire arvalid;
  wire arvalid_d1;
  wire arvalid_d10;
  wire arvalid_re;
  wire awvalid;
  wire awvalid_d1;
  wire [15:0]axi2ip_rdce;
  wire \n_0_GEN_SYNC_READ.axi2ip_rdce[0]_i_1 ;
  wire \n_0_GEN_SYNC_READ.axi2ip_rdce[10]_i_1 ;
  wire \n_0_GEN_SYNC_READ.axi2ip_rdce[11]_i_1 ;
  wire \n_0_GEN_SYNC_READ.axi2ip_rdce[11]_i_2 ;
  wire \n_0_GEN_SYNC_READ.axi2ip_rdce[12]_i_1 ;
  wire \n_0_GEN_SYNC_READ.axi2ip_rdce[12]_i_2 ;
  wire \n_0_GEN_SYNC_READ.axi2ip_rdce[13]_i_1 ;
  wire \n_0_GEN_SYNC_READ.axi2ip_rdce[13]_i_2 ;
  wire \n_0_GEN_SYNC_READ.axi2ip_rdce[14]_i_1 ;
  wire \n_0_GEN_SYNC_READ.axi2ip_rdce[14]_i_2 ;
  wire \n_0_GEN_SYNC_READ.axi2ip_rdce[15]_i_1 ;
  wire \n_0_GEN_SYNC_READ.axi2ip_rdce[15]_i_2 ;
  wire \n_0_GEN_SYNC_READ.axi2ip_rdce[1]_i_1 ;
  wire \n_0_GEN_SYNC_READ.axi2ip_rdce[2]_i_1 ;
  wire \n_0_GEN_SYNC_READ.axi2ip_rdce[3]_i_1 ;
  wire \n_0_GEN_SYNC_READ.axi2ip_rdce[3]_i_2 ;
  wire \n_0_GEN_SYNC_READ.axi2ip_rdce[4]_i_1 ;
  wire \n_0_GEN_SYNC_READ.axi2ip_rdce[5]_i_1 ;
  wire \n_0_GEN_SYNC_READ.axi2ip_rdce[6]_i_1 ;
  wire \n_0_GEN_SYNC_READ.axi2ip_rdce[7]_i_1 ;
  wire \n_0_GEN_SYNC_READ.axi2ip_rdce[7]_i_2 ;
  wire \n_0_GEN_SYNC_READ.axi2ip_rdce[8]_i_1 ;
  wire \n_0_GEN_SYNC_READ.axi2ip_rdce[9]_i_1 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[0]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[15]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_10 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_11 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_12 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_13 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_9 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[7]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1 ;
  wire \n_0_GEN_SYNC_WRITE.awvalid_d1_i_1 ;
  wire \n_0_GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1 ;
  wire \n_0_GEN_SYNC_WRITE.bvalid_i_i_1 ;
  wire \n_0_GEN_SYNC_WRITE.rdy_i_1 ;
  wire \n_0_GEN_SYNC_WRITE.wr_addr_cap_i_1 ;
  wire \n_0_GEN_SYNC_WRITE.wr_data_cap_i_1 ;
  wire \n_0_GEN_SYNC_WRITE.wr_in_progress_i_1 ;
  wire \n_0_GEN_SYNC_WRITE.wvalid_d1_i_1 ;
  wire n_0_arvalid_d1_i_1;
  wire \n_0_dmacr_i[23]_i_2 ;
  wire [3:0]p_0_in;
  wire p_0_in1_in;
  wire rdy;
  wire rvalid;
  wire s_axi_lite_aclk;
  wire [3:0]s_axi_lite_araddr;
  wire s_axi_lite_arvalid;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire [8:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire [2:0]sig_axi2ip_wrce;
  wire [31:0]sig_ip2axi_rddata1_out;
  wire sig_rst2lite_bside_reset;
  wire sig_rst2reg_reset;
  wire wr_addr_cap;
  wire wr_data_cap;
  wire wr_in_progress;
  wire wvalid;
  wire wvalid_d1;

FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[2]),
        .Q(p_0_in[0]),
        .R(sig_rst2lite_bside_reset));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[3]),
        .Q(p_0_in[1]),
        .R(sig_rst2lite_bside_reset));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[4]),
        .Q(p_0_in[2]),
        .R(sig_rst2lite_bside_reset));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[5]),
        .Q(p_0_in[3]),
        .R(sig_rst2lite_bside_reset));
LUT6 #(
    .INIT(64'h000000002222222E)) 
     \GEN_SYNC_READ.axi2ip_rdce[0]_i_1 
       (.I0(axi2ip_rdce[0]),
        .I1(O1),
        .I2(\n_0_GEN_SYNC_READ.axi2ip_rdce[3]_i_2 ),
        .I3(p_0_in[1]),
        .I4(p_0_in[0]),
        .I5(arvalid_d10),
        .O(\n_0_GEN_SYNC_READ.axi2ip_rdce[0]_i_1 ));
LUT6 #(
    .INIT(64'h0000000022222E22)) 
     \GEN_SYNC_READ.axi2ip_rdce[10]_i_1 
       (.I0(axi2ip_rdce[10]),
        .I1(O1),
        .I2(\n_0_GEN_SYNC_READ.axi2ip_rdce[11]_i_2 ),
        .I3(p_0_in[1]),
        .I4(p_0_in[0]),
        .I5(arvalid_d10),
        .O(\n_0_GEN_SYNC_READ.axi2ip_rdce[10]_i_1 ));
LUT6 #(
    .INIT(64'h000000002E222222)) 
     \GEN_SYNC_READ.axi2ip_rdce[11]_i_1 
       (.I0(axi2ip_rdce[11]),
        .I1(O1),
        .I2(\n_0_GEN_SYNC_READ.axi2ip_rdce[11]_i_2 ),
        .I3(p_0_in[1]),
        .I4(p_0_in[0]),
        .I5(arvalid_d10),
        .O(\n_0_GEN_SYNC_READ.axi2ip_rdce[11]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair118" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \GEN_SYNC_READ.axi2ip_rdce[11]_i_2 
       (.I0(p_0_in[2]),
        .I1(p_0_in[3]),
        .O(\n_0_GEN_SYNC_READ.axi2ip_rdce[11]_i_2 ));
LUT6 #(
    .INIT(64'h00000000E2222222)) 
     \GEN_SYNC_READ.axi2ip_rdce[12]_i_1 
       (.I0(axi2ip_rdce[12]),
        .I1(O1),
        .I2(\n_0_GEN_SYNC_READ.axi2ip_rdce[12]_i_2 ),
        .I3(p_0_in[2]),
        .I4(p_0_in[3]),
        .I5(arvalid_d10),
        .O(\n_0_GEN_SYNC_READ.axi2ip_rdce[12]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair116" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \GEN_SYNC_READ.axi2ip_rdce[12]_i_2 
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .O(\n_0_GEN_SYNC_READ.axi2ip_rdce[12]_i_2 ));
LUT6 #(
    .INIT(64'h00000000E2222222)) 
     \GEN_SYNC_READ.axi2ip_rdce[13]_i_1 
       (.I0(axi2ip_rdce[13]),
        .I1(O1),
        .I2(\n_0_GEN_SYNC_READ.axi2ip_rdce[13]_i_2 ),
        .I3(p_0_in[2]),
        .I4(p_0_in[3]),
        .I5(arvalid_d10),
        .O(\n_0_GEN_SYNC_READ.axi2ip_rdce[13]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair117" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \GEN_SYNC_READ.axi2ip_rdce[13]_i_2 
       (.I0(p_0_in[0]),
        .I1(p_0_in[1]),
        .O(\n_0_GEN_SYNC_READ.axi2ip_rdce[13]_i_2 ));
LUT6 #(
    .INIT(64'h00000000E2222222)) 
     \GEN_SYNC_READ.axi2ip_rdce[14]_i_1 
       (.I0(axi2ip_rdce[14]),
        .I1(O1),
        .I2(\n_0_GEN_SYNC_READ.axi2ip_rdce[14]_i_2 ),
        .I3(p_0_in[2]),
        .I4(p_0_in[3]),
        .I5(arvalid_d10),
        .O(\n_0_GEN_SYNC_READ.axi2ip_rdce[14]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair117" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \GEN_SYNC_READ.axi2ip_rdce[14]_i_2 
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .O(\n_0_GEN_SYNC_READ.axi2ip_rdce[14]_i_2 ));
LUT6 #(
    .INIT(64'h00000000E2222222)) 
     \GEN_SYNC_READ.axi2ip_rdce[15]_i_1 
       (.I0(axi2ip_rdce[15]),
        .I1(O1),
        .I2(\n_0_GEN_SYNC_READ.axi2ip_rdce[15]_i_2 ),
        .I3(p_0_in[2]),
        .I4(p_0_in[3]),
        .I5(arvalid_d10),
        .O(\n_0_GEN_SYNC_READ.axi2ip_rdce[15]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair116" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \GEN_SYNC_READ.axi2ip_rdce[15]_i_2 
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .O(\n_0_GEN_SYNC_READ.axi2ip_rdce[15]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair113" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \GEN_SYNC_READ.axi2ip_rdce[15]_i_3 
       (.I0(O2),
        .I1(sig_rst2lite_bside_reset),
        .O(arvalid_d10));
LUT6 #(
    .INIT(64'h0000000022222E22)) 
     \GEN_SYNC_READ.axi2ip_rdce[1]_i_1 
       (.I0(axi2ip_rdce[1]),
        .I1(O1),
        .I2(\n_0_GEN_SYNC_READ.axi2ip_rdce[3]_i_2 ),
        .I3(p_0_in[0]),
        .I4(p_0_in[1]),
        .I5(arvalid_d10),
        .O(\n_0_GEN_SYNC_READ.axi2ip_rdce[1]_i_1 ));
LUT6 #(
    .INIT(64'h0000000022222E22)) 
     \GEN_SYNC_READ.axi2ip_rdce[2]_i_1 
       (.I0(axi2ip_rdce[2]),
        .I1(O1),
        .I2(\n_0_GEN_SYNC_READ.axi2ip_rdce[3]_i_2 ),
        .I3(p_0_in[1]),
        .I4(p_0_in[0]),
        .I5(arvalid_d10),
        .O(\n_0_GEN_SYNC_READ.axi2ip_rdce[2]_i_1 ));
LUT6 #(
    .INIT(64'h000000002E222222)) 
     \GEN_SYNC_READ.axi2ip_rdce[3]_i_1 
       (.I0(axi2ip_rdce[3]),
        .I1(O1),
        .I2(\n_0_GEN_SYNC_READ.axi2ip_rdce[3]_i_2 ),
        .I3(p_0_in[1]),
        .I4(p_0_in[0]),
        .I5(arvalid_d10),
        .O(\n_0_GEN_SYNC_READ.axi2ip_rdce[3]_i_1 ));
LUT2 #(
    .INIT(4'hE)) 
     \GEN_SYNC_READ.axi2ip_rdce[3]_i_2 
       (.I0(p_0_in[2]),
        .I1(p_0_in[3]),
        .O(\n_0_GEN_SYNC_READ.axi2ip_rdce[3]_i_2 ));
LUT6 #(
    .INIT(64'h000000002222222E)) 
     \GEN_SYNC_READ.axi2ip_rdce[4]_i_1 
       (.I0(axi2ip_rdce[4]),
        .I1(O1),
        .I2(\n_0_GEN_SYNC_READ.axi2ip_rdce[7]_i_2 ),
        .I3(p_0_in[1]),
        .I4(p_0_in[0]),
        .I5(arvalid_d10),
        .O(\n_0_GEN_SYNC_READ.axi2ip_rdce[4]_i_1 ));
LUT6 #(
    .INIT(64'h0000000022222E22)) 
     \GEN_SYNC_READ.axi2ip_rdce[5]_i_1 
       (.I0(axi2ip_rdce[5]),
        .I1(O1),
        .I2(\n_0_GEN_SYNC_READ.axi2ip_rdce[7]_i_2 ),
        .I3(p_0_in[0]),
        .I4(p_0_in[1]),
        .I5(arvalid_d10),
        .O(\n_0_GEN_SYNC_READ.axi2ip_rdce[5]_i_1 ));
LUT6 #(
    .INIT(64'h0000000022222E22)) 
     \GEN_SYNC_READ.axi2ip_rdce[6]_i_1 
       (.I0(axi2ip_rdce[6]),
        .I1(O1),
        .I2(\n_0_GEN_SYNC_READ.axi2ip_rdce[7]_i_2 ),
        .I3(p_0_in[1]),
        .I4(p_0_in[0]),
        .I5(arvalid_d10),
        .O(\n_0_GEN_SYNC_READ.axi2ip_rdce[6]_i_1 ));
LUT6 #(
    .INIT(64'h000000002E222222)) 
     \GEN_SYNC_READ.axi2ip_rdce[7]_i_1 
       (.I0(axi2ip_rdce[7]),
        .I1(O1),
        .I2(\n_0_GEN_SYNC_READ.axi2ip_rdce[7]_i_2 ),
        .I3(p_0_in[1]),
        .I4(p_0_in[0]),
        .I5(arvalid_d10),
        .O(\n_0_GEN_SYNC_READ.axi2ip_rdce[7]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair118" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \GEN_SYNC_READ.axi2ip_rdce[7]_i_2 
       (.I0(p_0_in[3]),
        .I1(p_0_in[2]),
        .O(\n_0_GEN_SYNC_READ.axi2ip_rdce[7]_i_2 ));
LUT6 #(
    .INIT(64'h000000002222222E)) 
     \GEN_SYNC_READ.axi2ip_rdce[8]_i_1 
       (.I0(axi2ip_rdce[8]),
        .I1(O1),
        .I2(\n_0_GEN_SYNC_READ.axi2ip_rdce[11]_i_2 ),
        .I3(p_0_in[1]),
        .I4(p_0_in[0]),
        .I5(arvalid_d10),
        .O(\n_0_GEN_SYNC_READ.axi2ip_rdce[8]_i_1 ));
LUT6 #(
    .INIT(64'h0000000022222E22)) 
     \GEN_SYNC_READ.axi2ip_rdce[9]_i_1 
       (.I0(axi2ip_rdce[9]),
        .I1(O1),
        .I2(\n_0_GEN_SYNC_READ.axi2ip_rdce[11]_i_2 ),
        .I3(p_0_in[0]),
        .I4(p_0_in[1]),
        .I5(arvalid_d10),
        .O(\n_0_GEN_SYNC_READ.axi2ip_rdce[9]_i_1 ));
FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_SYNC_READ.axi2ip_rdce[0]_i_1 ),
        .Q(axi2ip_rdce[0]),
        .R(1'b0));
FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_SYNC_READ.axi2ip_rdce[10]_i_1 ),
        .Q(axi2ip_rdce[10]),
        .R(1'b0));
FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_SYNC_READ.axi2ip_rdce[11]_i_1 ),
        .Q(axi2ip_rdce[11]),
        .R(1'b0));
FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_SYNC_READ.axi2ip_rdce[12]_i_1 ),
        .Q(axi2ip_rdce[12]),
        .R(1'b0));
FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_SYNC_READ.axi2ip_rdce[13]_i_1 ),
        .Q(axi2ip_rdce[13]),
        .R(1'b0));
FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_SYNC_READ.axi2ip_rdce[14]_i_1 ),
        .Q(axi2ip_rdce[14]),
        .R(1'b0));
FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_SYNC_READ.axi2ip_rdce[15]_i_1 ),
        .Q(axi2ip_rdce[15]),
        .R(1'b0));
FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_SYNC_READ.axi2ip_rdce[1]_i_1 ),
        .Q(axi2ip_rdce[1]),
        .R(1'b0));
FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_SYNC_READ.axi2ip_rdce[2]_i_1 ),
        .Q(axi2ip_rdce[2]),
        .R(1'b0));
FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_SYNC_READ.axi2ip_rdce[3]_i_1 ),
        .Q(axi2ip_rdce[3]),
        .R(1'b0));
FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_SYNC_READ.axi2ip_rdce[4]_i_1 ),
        .Q(axi2ip_rdce[4]),
        .R(1'b0));
FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_SYNC_READ.axi2ip_rdce[5]_i_1 ),
        .Q(axi2ip_rdce[5]),
        .R(1'b0));
FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_SYNC_READ.axi2ip_rdce[6]_i_1 ),
        .Q(axi2ip_rdce[6]),
        .R(1'b0));
FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_SYNC_READ.axi2ip_rdce[7]_i_1 ),
        .Q(axi2ip_rdce[7]),
        .R(1'b0));
FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_SYNC_READ.axi2ip_rdce[8]_i_1 ),
        .Q(axi2ip_rdce[8]),
        .R(1'b0));
FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_SYNC_READ.axi2ip_rdce[9]_i_1 ),
        .Q(axi2ip_rdce[9]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_READ.rvalid_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(O1),
        .Q(rvalid),
        .R(sig_rst2lite_bside_reset));
LUT4 #(
    .INIT(16'h02A2)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3 ),
        .I1(I2),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5 ),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[0]_i_3 ),
        .O(sig_ip2axi_rddata1_out[0]));
LUT4 #(
    .INIT(16'hBABF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_3 
       (.I0(O4),
        .I1(O17[0]),
        .I2(O5),
        .I3(O18[0]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[0]_i_3 ));
LUT4 #(
    .INIT(16'h02A2)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3 ),
        .I1(I44),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5 ),
        .I3(I45),
        .O(sig_ip2axi_rddata1_out[10]));
LUT4 #(
    .INIT(16'h02A2)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[11]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3 ),
        .I1(I4),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5 ),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_3 ),
        .O(sig_ip2axi_rddata1_out[11]));
LUT4 #(
    .INIT(16'hBABF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[11]_i_3 
       (.I0(O4),
        .I1(O17[2]),
        .I2(O5),
        .I3(O18[2]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_3 ));
LUT4 #(
    .INIT(16'h02A2)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3 ),
        .I1(I42),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5 ),
        .I3(I43),
        .O(sig_ip2axi_rddata1_out[12]));
LUT4 #(
    .INIT(16'h02A2)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3 ),
        .I1(I40),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5 ),
        .I3(I41),
        .O(sig_ip2axi_rddata1_out[13]));
LUT4 #(
    .INIT(16'h02A2)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3 ),
        .I1(I38),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5 ),
        .I3(I39),
        .O(sig_ip2axi_rddata1_out[14]));
LUT4 #(
    .INIT(16'h02A2)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3 ),
        .I1(I5),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5 ),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[15]_i_3 ),
        .O(sig_ip2axi_rddata1_out[15]));
LUT4 #(
    .INIT(16'hBABF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_3 
       (.I0(O4),
        .I1(O17[3]),
        .I2(O5),
        .I3(Q),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[15]_i_3 ));
LUT4 #(
    .INIT(16'h02A2)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3 ),
        .I1(I36),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5 ),
        .I3(I37),
        .O(sig_ip2axi_rddata1_out[16]));
LUT4 #(
    .INIT(16'h02A2)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3 ),
        .I1(I34),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5 ),
        .I3(I35),
        .O(sig_ip2axi_rddata1_out[17]));
LUT4 #(
    .INIT(16'h02A2)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3 ),
        .I1(I32),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5 ),
        .I3(I33),
        .O(sig_ip2axi_rddata1_out[18]));
LUT4 #(
    .INIT(16'h02A2)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3 ),
        .I1(I30),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5 ),
        .I3(I31),
        .O(sig_ip2axi_rddata1_out[19]));
LUT4 #(
    .INIT(16'h02A2)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3 ),
        .I1(I60),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5 ),
        .I3(I61),
        .O(sig_ip2axi_rddata1_out[1]));
LUT4 #(
    .INIT(16'h02A2)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3 ),
        .I1(I28),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5 ),
        .I3(I29),
        .O(sig_ip2axi_rddata1_out[20]));
LUT4 #(
    .INIT(16'h02A2)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3 ),
        .I1(I26),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5 ),
        .I3(I27),
        .O(sig_ip2axi_rddata1_out[21]));
LUT4 #(
    .INIT(16'h02A2)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3 ),
        .I1(I24),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5 ),
        .I3(I25),
        .O(sig_ip2axi_rddata1_out[22]));
LUT4 #(
    .INIT(16'h02A2)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3 ),
        .I1(I6),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5 ),
        .I3(I7),
        .O(sig_ip2axi_rddata1_out[23]));
LUT4 #(
    .INIT(16'h02A2)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3 ),
        .I1(I22),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5 ),
        .I3(I23),
        .O(sig_ip2axi_rddata1_out[24]));
LUT4 #(
    .INIT(16'h02A2)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3 ),
        .I1(I8),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5 ),
        .I3(I9),
        .O(sig_ip2axi_rddata1_out[25]));
LUT4 #(
    .INIT(16'h02A2)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[26]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3 ),
        .I1(I10),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5 ),
        .I3(I11),
        .O(sig_ip2axi_rddata1_out[26]));
LUT4 #(
    .INIT(16'h02A2)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[27]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3 ),
        .I1(I20),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5 ),
        .I3(I21),
        .O(sig_ip2axi_rddata1_out[27]));
LUT4 #(
    .INIT(16'h02A2)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[28]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3 ),
        .I1(I18),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5 ),
        .I3(I19),
        .O(sig_ip2axi_rddata1_out[28]));
LUT4 #(
    .INIT(16'h02A2)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[29]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3 ),
        .I1(I16),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5 ),
        .I3(I17),
        .O(sig_ip2axi_rddata1_out[29]));
LUT4 #(
    .INIT(16'h02A2)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[2]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3 ),
        .I1(I58),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5 ),
        .I3(I59),
        .O(sig_ip2axi_rddata1_out[2]));
LUT4 #(
    .INIT(16'h02A2)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[30]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3 ),
        .I1(I12),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5 ),
        .I3(I13),
        .O(sig_ip2axi_rddata1_out[30]));
LUT6 #(
    .INIT(64'hFEFEFEFEFEFEFEEF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_10 
       (.I0(axi2ip_rdce[1]),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_13 ),
        .I2(axi2ip_rdce[0]),
        .I3(axi2ip_rdce[10]),
        .I4(axi2ip_rdce[6]),
        .I5(axi2ip_rdce[2]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_10 ));
LUT4 #(
    .INIT(16'hFFFE)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_11 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_13 ),
        .I1(axi2ip_rdce[10]),
        .I2(axi2ip_rdce[9]),
        .I3(axi2ip_rdce[2]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_11 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_12 
       (.I0(axi2ip_rdce[2]),
        .I1(axi2ip_rdce[4]),
        .I2(axi2ip_rdce[7]),
        .I3(axi2ip_rdce[1]),
        .I4(axi2ip_rdce[3]),
        .I5(axi2ip_rdce[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_12 ));
LUT4 #(
    .INIT(16'hFFFE)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_13 
       (.I0(axi2ip_rdce[5]),
        .I1(axi2ip_rdce[3]),
        .I2(axi2ip_rdce[7]),
        .I3(axi2ip_rdce[4]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_13 ));
LUT4 #(
    .INIT(16'h02A2)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_2 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3 ),
        .I1(I14),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5 ),
        .I3(I15),
        .O(sig_ip2axi_rddata1_out[31]));
LUT5 #(
    .INIT(32'h00000001)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3 
       (.I0(axi2ip_rdce[13]),
        .I1(axi2ip_rdce[12]),
        .I2(axi2ip_rdce[14]),
        .I3(axi2ip_rdce[15]),
        .I4(axi2ip_rdce[11]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3 ));
LUT5 #(
    .INIT(32'h00015554)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_9 ),
        .I1(axi2ip_rdce[2]),
        .I2(axi2ip_rdce[1]),
        .I3(axi2ip_rdce[4]),
        .I4(axi2ip_rdce[0]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5 ));
LUT6 #(
    .INIT(64'h0000000000000107)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_7 
       (.I0(axi2ip_rdce[6]),
        .I1(axi2ip_rdce[10]),
        .I2(axi2ip_rdce[9]),
        .I3(axi2ip_rdce[2]),
        .I4(axi2ip_rdce[8]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_10 ),
        .O(O5));
LUT5 #(
    .INIT(32'h00010114)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_8 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_11 ),
        .I1(axi2ip_rdce[1]),
        .I2(axi2ip_rdce[0]),
        .I3(axi2ip_rdce[8]),
        .I4(axi2ip_rdce[6]),
        .O(O4));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAAA8)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_9 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_11 ),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_12 ),
        .I2(axi2ip_rdce[9]),
        .I3(axi2ip_rdce[10]),
        .I4(axi2ip_rdce[8]),
        .I5(axi2ip_rdce[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_9 ));
LUT4 #(
    .INIT(16'h02A2)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[3]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3 ),
        .I1(I56),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5 ),
        .I3(I57),
        .O(sig_ip2axi_rddata1_out[3]));
LUT4 #(
    .INIT(16'h02A2)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3 ),
        .I1(I54),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5 ),
        .I3(I55),
        .O(sig_ip2axi_rddata1_out[4]));
LUT4 #(
    .INIT(16'h02A2)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[5]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3 ),
        .I1(I52),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5 ),
        .I3(I53),
        .O(sig_ip2axi_rddata1_out[5]));
LUT4 #(
    .INIT(16'h02A2)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3 ),
        .I1(I50),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5 ),
        .I3(I51),
        .O(sig_ip2axi_rddata1_out[6]));
LUT4 #(
    .INIT(16'h02A2)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[7]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3 ),
        .I1(I3),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5 ),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[7]_i_3 ),
        .O(sig_ip2axi_rddata1_out[7]));
LUT4 #(
    .INIT(16'hBABF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[7]_i_3 
       (.I0(O4),
        .I1(O17[1]),
        .I2(O5),
        .I3(O18[1]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[7]_i_3 ));
LUT4 #(
    .INIT(16'h02A2)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3 ),
        .I1(I48),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5 ),
        .I3(I49),
        .O(sig_ip2axi_rddata1_out[8]));
LUT4 #(
    .INIT(16'h02A2)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3 ),
        .I1(I46),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5 ),
        .I3(I47),
        .O(sig_ip2axi_rddata1_out[9]));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[0]),
        .Q(s_axi_lite_rdata[0]),
        .R(I79));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[10]),
        .Q(s_axi_lite_rdata[10]),
        .R(I79));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[11]),
        .Q(s_axi_lite_rdata[11]),
        .R(I79));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[12]),
        .Q(s_axi_lite_rdata[12]),
        .R(I79));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[13]),
        .Q(s_axi_lite_rdata[13]),
        .R(I79));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[14]),
        .Q(s_axi_lite_rdata[14]),
        .R(I79));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[15]),
        .Q(s_axi_lite_rdata[15]),
        .R(I79));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[16]),
        .Q(s_axi_lite_rdata[16]),
        .R(I79));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[17]),
        .Q(s_axi_lite_rdata[17]),
        .R(I79));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[18]),
        .Q(s_axi_lite_rdata[18]),
        .R(I79));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[19]),
        .Q(s_axi_lite_rdata[19]),
        .R(I79));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[1]),
        .Q(s_axi_lite_rdata[1]),
        .R(I79));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[20]),
        .Q(s_axi_lite_rdata[20]),
        .R(I79));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[21]),
        .Q(s_axi_lite_rdata[21]),
        .R(I79));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[22]),
        .Q(s_axi_lite_rdata[22]),
        .R(I79));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[23]),
        .Q(s_axi_lite_rdata[23]),
        .R(I79));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[24]),
        .Q(s_axi_lite_rdata[24]),
        .R(I79));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[25]),
        .Q(s_axi_lite_rdata[25]),
        .R(I79));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[26]),
        .Q(s_axi_lite_rdata[26]),
        .R(I79));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[27]),
        .Q(s_axi_lite_rdata[27]),
        .R(I79));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[28]),
        .Q(s_axi_lite_rdata[28]),
        .R(I79));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[29]),
        .Q(s_axi_lite_rdata[29]),
        .R(I79));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[2]),
        .Q(s_axi_lite_rdata[2]),
        .R(I79));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[30]),
        .Q(s_axi_lite_rdata[30]),
        .R(I79));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[31]),
        .Q(s_axi_lite_rdata[31]),
        .R(I79));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[3]),
        .Q(s_axi_lite_rdata[3]),
        .R(I79));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[4]),
        .Q(s_axi_lite_rdata[4]),
        .R(I79));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[5]),
        .Q(s_axi_lite_rdata[5]),
        .R(I79));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[6]),
        .Q(s_axi_lite_rdata[6]),
        .R(I79));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[7]),
        .Q(s_axi_lite_rdata[7]),
        .R(I79));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[8]),
        .Q(s_axi_lite_rdata[8]),
        .R(I79));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[9]),
        .Q(s_axi_lite_rdata[9]),
        .R(I79));
(* SOFT_HLUTNM = "soft_lutpair115" *) 
   LUT4 #(
    .INIT(16'h003A)) 
     \GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1 
       (.I0(rvalid),
        .I1(s_axi_lite_rready),
        .I2(O2),
        .I3(sig_rst2lite_bside_reset),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1 ),
        .Q(O2),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair112" *) 
   LUT3 #(
    .INIT(8'h02)) 
     \GEN_SYNC_WRITE.awvalid_d1_i_1 
       (.I0(awvalid),
        .I1(sig_rst2lite_bside_reset),
        .I2(O3),
        .O(\n_0_GEN_SYNC_WRITE.awvalid_d1_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_WRITE.awvalid_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_SYNC_WRITE.awvalid_d1_i_1 ),
        .Q(awvalid_d1),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1 
       (.I0(rdy),
        .O(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1 ));
FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(I78),
        .Q(sig_axi2ip_wrce[0]),
        .R(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1 ));
FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(I72),
        .Q(sig_axi2ip_wrce[2]),
        .R(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1 ));
FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(I77),
        .Q(O16),
        .R(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1 ));
FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(I76),
        .Q(sig_axi2ip_wrce[1]),
        .R(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1 ));
FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(I75),
        .Q(p_0_in1_in),
        .R(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1 ));
FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(I74),
        .Q(O15),
        .R(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1 ));
FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(I73),
        .Q(E),
        .R(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair114" *) 
   LUT4 #(
    .INIT(16'h003A)) 
     \GEN_SYNC_WRITE.bvalid_i_i_1 
       (.I0(s_axi_lite_wready),
        .I1(s_axi_lite_bready),
        .I2(O3),
        .I3(sig_rst2lite_bside_reset),
        .O(\n_0_GEN_SYNC_WRITE.bvalid_i_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_WRITE.bvalid_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_SYNC_WRITE.bvalid_i_i_1 ),
        .Q(O3),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair113" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \GEN_SYNC_WRITE.rdy_i_1 
       (.I0(wr_addr_cap),
        .I1(wr_data_cap),
        .I2(sig_rst2lite_bside_reset),
        .I3(rdy),
        .O(\n_0_GEN_SYNC_WRITE.rdy_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_WRITE.rdy_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_SYNC_WRITE.rdy_i_1 ),
        .Q(rdy),
        .R(1'b0));
LUT6 #(
    .INIT(64'h000000000000ABAA)) 
     \GEN_SYNC_WRITE.wr_addr_cap_i_1 
       (.I0(wr_addr_cap),
        .I1(wr_in_progress),
        .I2(awvalid_d1),
        .I3(awvalid),
        .I4(sig_rst2lite_bside_reset),
        .I5(rdy),
        .O(\n_0_GEN_SYNC_WRITE.wr_addr_cap_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_WRITE.wr_addr_cap_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_SYNC_WRITE.wr_addr_cap_i_1 ),
        .Q(wr_addr_cap),
        .R(1'b0));
LUT5 #(
    .INIT(32'h000000BA)) 
     \GEN_SYNC_WRITE.wr_data_cap_i_1 
       (.I0(wr_data_cap),
        .I1(wvalid_d1),
        .I2(wvalid),
        .I3(sig_rst2lite_bside_reset),
        .I4(rdy),
        .O(\n_0_GEN_SYNC_WRITE.wr_data_cap_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_WRITE.wr_data_cap_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_SYNC_WRITE.wr_data_cap_i_1 ),
        .Q(wr_data_cap),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair112" *) 
   LUT5 #(
    .INIT(32'h000000BA)) 
     \GEN_SYNC_WRITE.wr_in_progress_i_1 
       (.I0(wr_in_progress),
        .I1(awvalid_d1),
        .I2(awvalid),
        .I3(sig_rst2lite_bside_reset),
        .I4(O3),
        .O(\n_0_GEN_SYNC_WRITE.wr_in_progress_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_WRITE.wr_in_progress_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_SYNC_WRITE.wr_in_progress_i_1 ),
        .Q(wr_in_progress),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_WRITE.wready_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(rdy),
        .Q(s_axi_lite_wready),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair114" *) 
   LUT3 #(
    .INIT(8'h02)) 
     \GEN_SYNC_WRITE.wvalid_d1_i_1 
       (.I0(wvalid),
        .I1(sig_rst2lite_bside_reset),
        .I2(O3),
        .O(\n_0_GEN_SYNC_WRITE.wvalid_d1_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_WRITE.wvalid_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_SYNC_WRITE.wvalid_d1_i_1 ),
        .Q(wvalid_d1),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \araddr_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[0]),
        .Q(araddr[2]),
        .R(sig_rst2lite_bside_reset));
FDRE #(
    .INIT(1'b0)) 
     \araddr_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[1]),
        .Q(araddr[3]),
        .R(sig_rst2lite_bside_reset));
FDRE #(
    .INIT(1'b0)) 
     \araddr_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[2]),
        .Q(araddr[4]),
        .R(sig_rst2lite_bside_reset));
FDRE #(
    .INIT(1'b0)) 
     \araddr_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[3]),
        .Q(araddr[5]),
        .R(sig_rst2lite_bside_reset));
LUT3 #(
    .INIT(8'h02)) 
     arready_i_i_1
       (.I0(arvalid),
        .I1(arvalid_d1),
        .I2(O2),
        .O(arvalid_re));
FDRE #(
    .INIT(1'b0)) 
     arready_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arvalid_re),
        .Q(O1),
        .R(sig_rst2lite_bside_reset));
(* SOFT_HLUTNM = "soft_lutpair115" *) 
   LUT3 #(
    .INIT(8'h02)) 
     arvalid_d1_i_1
       (.I0(arvalid),
        .I1(sig_rst2lite_bside_reset),
        .I2(O2),
        .O(n_0_arvalid_d1_i_1));
FDRE #(
    .INIT(1'b0)) 
     arvalid_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(n_0_arvalid_d1_i_1),
        .Q(arvalid_d1),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     arvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_arvalid),
        .Q(arvalid),
        .R(sig_rst2lite_bside_reset));
FDRE #(
    .INIT(1'b0)) 
     awvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awvalid),
        .Q(awvalid),
        .R(sig_rst2lite_bside_reset));
LUT5 #(
    .INIT(32'hFFFFFFE2)) 
     \dmacr_i[16]_i_1 
       (.I0(I71),
        .I1(sig_axi2ip_wrce[0]),
        .I2(s_axi_lite_wdata[1]),
        .I3(\n_0_dmacr_i[23]_i_2 ),
        .I4(sig_rst2reg_reset),
        .O(O14));
LUT5 #(
    .INIT(32'h000000E2)) 
     \dmacr_i[17]_i_1 
       (.I0(I70),
        .I1(sig_axi2ip_wrce[0]),
        .I2(s_axi_lite_wdata[2]),
        .I3(\n_0_dmacr_i[23]_i_2 ),
        .I4(sig_rst2reg_reset),
        .O(O13));
LUT5 #(
    .INIT(32'h000000E2)) 
     \dmacr_i[18]_i_1 
       (.I0(I69),
        .I1(sig_axi2ip_wrce[0]),
        .I2(s_axi_lite_wdata[3]),
        .I3(\n_0_dmacr_i[23]_i_2 ),
        .I4(sig_rst2reg_reset),
        .O(O12));
LUT5 #(
    .INIT(32'h000000E2)) 
     \dmacr_i[19]_i_1 
       (.I0(I68),
        .I1(sig_axi2ip_wrce[0]),
        .I2(s_axi_lite_wdata[4]),
        .I3(\n_0_dmacr_i[23]_i_2 ),
        .I4(sig_rst2reg_reset),
        .O(O11));
LUT5 #(
    .INIT(32'h000000E2)) 
     \dmacr_i[20]_i_1 
       (.I0(I67),
        .I1(sig_axi2ip_wrce[0]),
        .I2(s_axi_lite_wdata[5]),
        .I3(\n_0_dmacr_i[23]_i_2 ),
        .I4(sig_rst2reg_reset),
        .O(O10));
LUT5 #(
    .INIT(32'h000000E2)) 
     \dmacr_i[21]_i_1 
       (.I0(I66),
        .I1(sig_axi2ip_wrce[0]),
        .I2(s_axi_lite_wdata[6]),
        .I3(\n_0_dmacr_i[23]_i_2 ),
        .I4(sig_rst2reg_reset),
        .O(O9));
LUT5 #(
    .INIT(32'h000000E2)) 
     \dmacr_i[22]_i_1 
       (.I0(I65),
        .I1(sig_axi2ip_wrce[0]),
        .I2(s_axi_lite_wdata[7]),
        .I3(\n_0_dmacr_i[23]_i_2 ),
        .I4(sig_rst2reg_reset),
        .O(O8));
LUT5 #(
    .INIT(32'h000000E2)) 
     \dmacr_i[23]_i_1 
       (.I0(I64),
        .I1(sig_axi2ip_wrce[0]),
        .I2(s_axi_lite_wdata[8]),
        .I3(\n_0_dmacr_i[23]_i_2 ),
        .I4(sig_rst2reg_reset),
        .O(O7));
LUT4 #(
    .INIT(16'h1000)) 
     \dmacr_i[23]_i_2 
       (.I0(s_axi_lite_wdata[4]),
        .I1(s_axi_lite_wdata[5]),
        .I2(sig_axi2ip_wrce[0]),
        .I3(I1),
        .O(\n_0_dmacr_i[23]_i_2 ));
LUT5 #(
    .INIT(32'h000000F8)) 
     \dmacr_i[2]_i_1 
       (.I0(sig_axi2ip_wrce[0]),
        .I1(s_axi_lite_wdata[0]),
        .I2(I62),
        .I3(I63),
        .I4(sig_rst2reg_reset),
        .O(O6));
FDRE #(
    .INIT(1'b0)) 
     wvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wvalid),
        .Q(wvalid),
        .R(sig_rst2lite_bside_reset));
endmodule

(* ORIG_REF_NAME = "axi_cdma_pulse_gen" *) 
module axi_cdma_0_axi_cdma_pulse_gen
   (O1,
    Q,
    O2,
    O3,
    sig_halt_request0,
    sig_local_hw_reset_reg,
    m_axi_aclk,
    sig_halt_cmplt,
    s_axi_lite_aresetn,
    sig_axi_por2rst_out);
  output O1;
  output [0:0]Q;
  output O2;
  output O3;
  output sig_halt_request0;
  input sig_local_hw_reset_reg;
  input m_axi_aclk;
  input sig_halt_cmplt;
  input s_axi_lite_aresetn;
  input sig_axi_por2rst_out;

  wire O1;
  wire O2;
  wire O3;
  wire [0:0]Q;
  wire m_axi_aclk;
  wire \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1__0 ;
  wire \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1] ;
  wire \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1 ;
  wire \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] ;
  wire \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1 ;
  wire \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg_reg[3] ;
  wire \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1 ;
  wire \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg_reg[4] ;
  wire \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1 ;
  wire \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg_reg[5] ;
  wire \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1 ;
  wire \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg_reg[6] ;
  wire \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1 ;
  wire \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7] ;
  wire \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1 ;
  wire s_axi_lite_aresetn;
  wire sig_axi_por2rst_out;
  wire sig_halt_cmplt;
  wire sig_halt_request0;
  wire sig_local_hw_reset_reg;
  wire sig_to_edge_detect_reg;

(* SOFT_HLUTNM = "soft_lutpair190" *) 
   LUT3 #(
    .INIT(8'h04)) 
     \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1__0 
       (.I0(sig_to_edge_detect_reg),
        .I1(sig_halt_cmplt),
        .I2(sig_local_hw_reset_reg),
        .O(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1__0 ));
FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1__0 ),
        .Q(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1] ),
        .R(sig_local_hw_reset_reg));
(* SOFT_HLUTNM = "soft_lutpair191" *) 
   LUT4 #(
    .INIT(16'hAABA)) 
     \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1 
       (.I0(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1] ),
        .I1(sig_local_hw_reset_reg),
        .I2(sig_halt_cmplt),
        .I3(sig_to_edge_detect_reg),
        .O(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1 ));
FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1 ),
        .Q(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] ),
        .R(sig_local_hw_reset_reg));
(* SOFT_HLUTNM = "soft_lutpair193" *) 
   LUT4 #(
    .INIT(16'hAABA)) 
     \DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1 
       (.I0(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] ),
        .I1(sig_local_hw_reset_reg),
        .I2(sig_halt_cmplt),
        .I3(sig_to_edge_detect_reg),
        .O(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1 ));
FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1 ),
        .Q(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg_reg[3] ),
        .R(sig_local_hw_reset_reg));
(* SOFT_HLUTNM = "soft_lutpair192" *) 
   LUT4 #(
    .INIT(16'hAABA)) 
     \DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1 
       (.I0(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg_reg[3] ),
        .I1(sig_local_hw_reset_reg),
        .I2(sig_halt_cmplt),
        .I3(sig_to_edge_detect_reg),
        .O(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1 ));
FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1 ),
        .Q(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg_reg[4] ),
        .R(sig_local_hw_reset_reg));
(* SOFT_HLUTNM = "soft_lutpair192" *) 
   LUT4 #(
    .INIT(16'hAABA)) 
     \DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1 
       (.I0(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg_reg[4] ),
        .I1(sig_local_hw_reset_reg),
        .I2(sig_halt_cmplt),
        .I3(sig_to_edge_detect_reg),
        .O(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1 ));
FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1 ),
        .Q(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg_reg[5] ),
        .R(sig_local_hw_reset_reg));
(* SOFT_HLUTNM = "soft_lutpair191" *) 
   LUT4 #(
    .INIT(16'hAABA)) 
     \DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1 
       (.I0(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg_reg[5] ),
        .I1(sig_local_hw_reset_reg),
        .I2(sig_halt_cmplt),
        .I3(sig_to_edge_detect_reg),
        .O(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1 ));
FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1 ),
        .Q(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg_reg[6] ),
        .R(sig_local_hw_reset_reg));
(* SOFT_HLUTNM = "soft_lutpair190" *) 
   LUT4 #(
    .INIT(16'hAABA)) 
     \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1 
       (.I0(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg_reg[6] ),
        .I1(sig_local_hw_reset_reg),
        .I2(sig_halt_cmplt),
        .I3(sig_to_edge_detect_reg),
        .O(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1 ));
FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1 ),
        .Q(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7] ),
        .R(sig_local_hw_reset_reg));
(* SOFT_HLUTNM = "soft_lutpair193" *) 
   LUT3 #(
    .INIT(8'hBA)) 
     \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1 
       (.I0(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7] ),
        .I1(sig_to_edge_detect_reg),
        .I2(sig_halt_cmplt),
        .O(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1 ));
FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1 ),
        .Q(Q),
        .R(sig_local_hw_reset_reg));
(* SOFT_HLUTNM = "soft_lutpair194" *) 
   LUT3 #(
    .INIT(8'hFB)) 
     \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_i_1 
       (.I0(Q),
        .I1(s_axi_lite_aresetn),
        .I2(sig_axi_por2rst_out),
        .O(O3));
(* SOFT_HLUTNM = "soft_lutpair194" *) 
   LUT3 #(
    .INIT(8'h04)) 
     \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_i_1 
       (.I0(Q),
        .I1(s_axi_lite_aresetn),
        .I2(sig_axi_por2rst_out),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair195" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \GEN_AXI_LITE_SYNC2AXI.sig_dm_soft_reset_n_i_1 
       (.I0(Q),
        .I1(sig_axi_por2rst_out),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair195" *) 
   LUT2 #(
    .INIT(4'hE)) 
     sig_halt_cmplt_i_2
       (.I0(Q),
        .I1(sig_local_hw_reset_reg),
        .O(sig_halt_request0));
FDRE sig_to_edge_detect_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt),
        .Q(sig_to_edge_detect_reg),
        .R(sig_local_hw_reset_reg));
endmodule

(* ORIG_REF_NAME = "axi_cdma_pulse_gen" *) 
module axi_cdma_0_axi_cdma_pulse_gen__parameterized0
   (O1,
    sig_local_hw_reset_reg,
    m_axi_aclk,
    Q);
  output [0:0]O1;
  input sig_local_hw_reset_reg;
  input m_axi_aclk;
  input [0:0]Q;

  wire [0:0]O1;
  wire [0:0]Q;
  wire m_axi_aclk;
  wire \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1 ;
  wire \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1] ;
  wire \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__0 ;
  wire sig_local_hw_reset_reg;
  wire sig_to_edge_detect_reg;

(* SOFT_HLUTNM = "soft_lutpair189" *) 
   LUT3 #(
    .INIT(8'h02)) 
     \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1 
       (.I0(sig_to_edge_detect_reg),
        .I1(sig_local_hw_reset_reg),
        .I2(Q),
        .O(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1 ));
FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1 ),
        .Q(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1] ),
        .R(sig_local_hw_reset_reg));
(* SOFT_HLUTNM = "soft_lutpair189" *) 
   LUT3 #(
    .INIT(8'hBA)) 
     \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__0 
       (.I0(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1] ),
        .I1(Q),
        .I2(sig_to_edge_detect_reg),
        .O(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__0 ));
FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__0 ),
        .Q(O1),
        .R(sig_local_hw_reset_reg));
FDRE sig_to_edge_detect_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(sig_to_edge_detect_reg),
        .R(sig_local_hw_reset_reg));
endmodule

(* ORIG_REF_NAME = "axi_cdma_pulse_gen" *) 
module axi_cdma_0_axi_cdma_pulse_gen__parameterized1
   (sig_to_edge_detect_reg_0,
    O1,
    O5,
    cdma_tvect_out,
    O11,
    sig_rst2sgcntlr_reset,
    sig_reg2sg_tailpntr_updated,
    m_axi_aclk,
    sig_pulse_trigger_1,
    sig_reg2cntlr_sg_mode,
    I3,
    sig_shtdwn_sm_set_cmplt,
    ch1_delay_cnt_en,
    I1,
    I6);
  output sig_to_edge_detect_reg_0;
  output O1;
  output O5;
  output [0:0]cdma_tvect_out;
  output O11;
  input sig_rst2sgcntlr_reset;
  input sig_reg2sg_tailpntr_updated;
  input m_axi_aclk;
  input sig_pulse_trigger_1;
  input sig_reg2cntlr_sg_mode;
  input [0:0]I3;
  input sig_shtdwn_sm_set_cmplt;
  input ch1_delay_cnt_en;
  input [0:0]I1;
  input I6;

  wire [0:0]I1;
  wire [0:0]I3;
  wire I6;
  wire O1;
  wire O11;
  wire O5;
  wire [0:0]cdma_tvect_out;
  wire ch1_delay_cnt_en;
  wire m_axi_aclk;
  wire sig_pulse_trigger_1;
  wire sig_reg2cntlr_sg_mode;
  wire sig_reg2sg_tailpntr_updated;
  wire sig_rst2sgcntlr_reset;
  wire sig_shtdwn_sm_set_cmplt;
  wire sig_to_edge_detect_reg_0;

FDRE \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_pulse_trigger_1),
        .Q(O1),
        .R(sig_rst2sgcntlr_reset));
(* SOFT_HLUTNM = "soft_lutpair197" *) 
   LUT5 #(
    .INIT(32'h0000FF10)) 
     \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_1 
       (.I0(sig_shtdwn_sm_set_cmplt),
        .I1(O1),
        .I2(ch1_delay_cnt_en),
        .I3(I1),
        .I4(I6),
        .O(O11));
(* SOFT_HLUTNM = "soft_lutpair197" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \cdma_tvect_out[9]_INST_0 
       (.I0(O1),
        .I1(sig_shtdwn_sm_set_cmplt),
        .O(cdma_tvect_out));
LUT3 #(
    .INIT(8'hB8)) 
     sig_dma_go_i_2
       (.I0(O1),
        .I1(sig_reg2cntlr_sg_mode),
        .I2(I3),
        .O(O5));
FDRE sig_to_edge_detect_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_reg2sg_tailpntr_updated),
        .Q(sig_to_edge_detect_reg_0),
        .R(sig_rst2sgcntlr_reset));
endmodule

(* ORIG_REF_NAME = "axi_cdma_pulse_gen" *) 
module axi_cdma_0_axi_cdma_pulse_gen__parameterized1_5
   (in00,
    sig_rst2sgcntlr_reset,
    m_axi_aclk,
    sig_do_shutdown,
    sig_update_idle_rising,
    sig_sg2sgcntlr_ftch_idle,
    I1,
    p_2_in__0,
    I2);
  output in00;
  input sig_rst2sgcntlr_reset;
  input m_axi_aclk;
  input sig_do_shutdown;
  input sig_update_idle_rising;
  input sig_sg2sgcntlr_ftch_idle;
  input I1;
  input p_2_in__0;
  input I2;

  wire I1;
  wire I2;
  wire in00;
  wire m_axi_aclk;
  wire p_2_in__0;
  wire sig_do_shutdown;
  wire sig_pulse_trigger;
  wire sig_rst2sgcntlr_reset;
  wire sig_sg2sgcntlr_ftch_idle;
  wire sig_shutdown_idle;
  wire sig_shutdown_idle_rising;
  wire sig_to_edge_detect_reg;
  wire sig_update_idle_rising;

(* SOFT_HLUTNM = "soft_lutpair198" *) 
   LUT3 #(
    .INIT(8'h08)) 
     \DO_SINGLE_CLK_PULSE.sig_pulse_out_i_1 
       (.I0(sig_do_shutdown),
        .I1(I2),
        .I2(sig_to_edge_detect_reg),
        .O(sig_pulse_trigger));
FDRE \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_pulse_trigger),
        .Q(sig_shutdown_idle_rising),
        .R(sig_rst2sgcntlr_reset));
LUT6 #(
    .INIT(64'hAAAAAAAABAAAAAAA)) 
     sig_idle_set_inferred_i_1
       (.I0(sig_shutdown_idle_rising),
        .I1(sig_do_shutdown),
        .I2(sig_update_idle_rising),
        .I3(sig_sg2sgcntlr_ftch_idle),
        .I4(I1),
        .I5(p_2_in__0),
        .O(in00));
(* SOFT_HLUTNM = "soft_lutpair198" *) 
   LUT2 #(
    .INIT(4'h8)) 
     sig_to_edge_detect_reg_i_1
       (.I0(I2),
        .I1(sig_do_shutdown),
        .O(sig_shutdown_idle));
FDRE sig_to_edge_detect_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_shutdown_idle),
        .Q(sig_to_edge_detect_reg),
        .R(sig_rst2sgcntlr_reset));
endmodule

(* ORIG_REF_NAME = "axi_cdma_pulse_gen" *) 
module axi_cdma_0_axi_cdma_pulse_gen__parameterized1_6
   (sig_to_edge_detect_reg,
    sig_update_idle_rising,
    sig_rst2sgcntlr_reset,
    sig_sg2sgcntlr_updt_idle,
    m_axi_aclk,
    sig_pulse_trigger);
  output sig_to_edge_detect_reg;
  output sig_update_idle_rising;
  input sig_rst2sgcntlr_reset;
  input sig_sg2sgcntlr_updt_idle;
  input m_axi_aclk;
  input sig_pulse_trigger;

  wire m_axi_aclk;
  wire sig_pulse_trigger;
  wire sig_rst2sgcntlr_reset;
  wire sig_sg2sgcntlr_updt_idle;
  wire sig_to_edge_detect_reg;
  wire sig_update_idle_rising;

FDRE \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_pulse_trigger),
        .Q(sig_update_idle_rising),
        .R(sig_rst2sgcntlr_reset));
FDRE sig_to_edge_detect_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sg2sgcntlr_updt_idle),
        .Q(sig_to_edge_detect_reg),
        .R(sig_rst2sgcntlr_reset));
endmodule

(* ORIG_REF_NAME = "axi_cdma_pulse_gen" *) 
module axi_cdma_0_axi_cdma_pulse_gen__parameterized1_7
   (sig_to_edge_detect_reg,
    O1,
    sig_local_hw_reset_reg,
    sig_reg2rst_soft_reset,
    m_axi_aclk,
    sig_pulse_trigger,
    sig_rst2s2mm_halt,
    Q);
  output sig_to_edge_detect_reg;
  output O1;
  input sig_local_hw_reset_reg;
  input sig_reg2rst_soft_reset;
  input m_axi_aclk;
  input sig_pulse_trigger;
  input sig_rst2s2mm_halt;
  input [0:0]Q;

  wire O1;
  wire [0:0]Q;
  wire m_axi_aclk;
  wire sig_local_hw_reset_reg;
  wire sig_pulse_out;
  wire sig_pulse_trigger;
  wire sig_reg2rst_soft_reset;
  wire sig_rst2s2mm_halt;
  wire sig_to_edge_detect_reg;

FDRE \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_pulse_trigger),
        .Q(sig_pulse_out),
        .R(sig_local_hw_reset_reg));
LUT4 #(
    .INIT(16'h000E)) 
     sig_halt_request_i_1
       (.I0(sig_rst2s2mm_halt),
        .I1(sig_pulse_out),
        .I2(sig_local_hw_reset_reg),
        .I3(Q),
        .O(O1));
FDRE sig_to_edge_detect_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_reg2rst_soft_reset),
        .Q(sig_to_edge_detect_reg),
        .R(sig_local_hw_reset_reg));
endmodule

(* ORIG_REF_NAME = "axi_cdma_reg_module" *) 
module axi_cdma_0_axi_cdma_reg_module
   (sig_reg2cntlr_sg_mode,
    sig_reg2rst_soft_reset,
    s_axi_lite_wready,
    O1,
    cdma_introut,
    sig_reg2sg_irqthresh_wren,
    sig_reg2sg_tailpntr_updated,
    sg_updt_error,
    sg_ftch_error,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    Q,
    O17,
    O18,
    p_11_out,
    cyclic_enable,
    O19,
    O20,
    O21,
    p_4_out,
    O22,
    O23,
    O24,
    in0,
    O25,
    O26,
    data_concat,
    S,
    sig_pulse_trigger,
    sig_pulse_trigger_0,
    s_axi_lite_rdata,
    O27,
    sig_rst2reg_reset,
    s_axi_lite_wdata,
    m_axi_aclk,
    s_axi_lite_aclk,
    sig_rst2lite_bside_reset,
    s_axi_lite_awvalid,
    s_axi_lite_wvalid,
    s_axi_lite_arvalid,
    sg_ftch_error0,
    I1,
    I2,
    I3,
    I4,
    I5,
    SR,
    sig_sgcntlr2reg_new_curdesc_wren,
    m_axis_ftch1_tdata_new,
    I6,
    I7,
    E,
    sig_shtdwn_sm_set_cmplt,
    sig_sgcntl2reg_idle_clr,
    ch1_ftch_active,
    out,
    I8,
    I9,
    sig_rst2sgcntlr_reset,
    CO,
    I10,
    I11,
    I12,
    I13,
    ch1_delay_cnt_en,
    m_axi_sg_rdata,
    sig_rst2sg_resetn,
    I14,
    I15,
    sig_to_edge_detect_reg,
    I16,
    sig_to_edge_detect_reg_1,
    s_axi_lite_bready,
    s_axi_lite_rready,
    s_axi_lite_araddr,
    I17,
    I18,
    I19,
    I20,
    I21,
    I22,
    I23,
    I24,
    cdma_tvect_out,
    I25,
    D,
    I26);
  output sig_reg2cntlr_sg_mode;
  output sig_reg2rst_soft_reset;
  output s_axi_lite_wready;
  output O1;
  output cdma_introut;
  output sig_reg2sg_irqthresh_wren;
  output sig_reg2sg_tailpntr_updated;
  output sg_updt_error;
  output sg_ftch_error;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output [2:0]Q;
  output [31:0]O17;
  output [8:0]O18;
  output p_11_out;
  output cyclic_enable;
  output [59:0]O19;
  output [59:0]O20;
  output [0:0]O21;
  output p_4_out;
  output O22;
  output [0:0]O23;
  output O24;
  output [0:0]in0;
  output [0:0]O25;
  output O26;
  output [0:0]data_concat;
  output [0:0]S;
  output sig_pulse_trigger;
  output sig_pulse_trigger_0;
  output [31:0]s_axi_lite_rdata;
  output [0:0]O27;
  input sig_rst2reg_reset;
  input [31:0]s_axi_lite_wdata;
  input m_axi_aclk;
  input s_axi_lite_aclk;
  input sig_rst2lite_bside_reset;
  input s_axi_lite_awvalid;
  input s_axi_lite_wvalid;
  input s_axi_lite_arvalid;
  input sg_ftch_error0;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input [0:0]SR;
  input sig_sgcntlr2reg_new_curdesc_wren;
  input [5:0]m_axis_ftch1_tdata_new;
  input I6;
  input [7:0]I7;
  input [0:0]E;
  input sig_shtdwn_sm_set_cmplt;
  input sig_sgcntl2reg_idle_clr;
  input ch1_ftch_active;
  input [59:0]out;
  input [59:0]I8;
  input I9;
  input sig_rst2sgcntlr_reset;
  input [0:0]CO;
  input I10;
  input I11;
  input I12;
  input [7:0]I13;
  input ch1_delay_cnt_en;
  input [0:0]m_axi_sg_rdata;
  input sig_rst2sg_resetn;
  input I14;
  input [22:0]I15;
  input sig_to_edge_detect_reg;
  input [0:0]I16;
  input sig_to_edge_detect_reg_1;
  input s_axi_lite_bready;
  input s_axi_lite_rready;
  input [3:0]s_axi_lite_araddr;
  input I17;
  input I18;
  input I19;
  input I20;
  input I21;
  input I22;
  input I23;
  input I24;
  input [4:0]cdma_tvect_out;
  input I25;
  input [25:0]D;
  input [0:0]I26;

  wire [0:0]CO;
  wire [25:0]D;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire [7:0]I13;
  wire I14;
  wire [22:0]I15;
  wire [0:0]I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire [0:0]I26;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire [7:0]I7;
  wire [59:0]I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire [31:0]O17;
  wire [8:0]O18;
  wire [59:0]O19;
  wire O2;
  wire [59:0]O20;
  wire [0:0]O21;
  wire O22;
  wire [0:0]O23;
  wire O24;
  wire [0:0]O25;
  wire O26;
  wire [0:0]O27;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [2:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire cdma_introut;
  wire [4:0]cdma_tvect_out;
  wire ch1_delay_cnt_en;
  wire ch1_ftch_active;
  wire cyclic_enable;
  wire [0:0]data_concat;
  wire [0:0]in0;
  wire m_axi_aclk;
  wire [0:0]m_axi_sg_rdata;
  wire [5:0]m_axis_ftch1_tdata_new;
  wire n_10_I_AXI_LITE;
  wire n_11_I_AXI_LITE;
  wire n_12_I_AXI_LITE;
  wire n_13_I_AXI_LITE;
  wire n_14_I_AXI_LITE;
  wire n_154_I_REGISTER_BLOCK;
  wire n_159_I_REGISTER_BLOCK;
  wire n_15_I_AXI_LITE;
  wire n_16_I_AXI_LITE;
  wire n_17_I_AXI_LITE;
  wire n_18_I_AXI_LITE;
  wire n_199_I_REGISTER_BLOCK;
  wire n_19_I_AXI_LITE;
  wire n_200_I_REGISTER_BLOCK;
  wire n_201_I_REGISTER_BLOCK;
  wire n_202_I_REGISTER_BLOCK;
  wire n_203_I_REGISTER_BLOCK;
  wire n_204_I_REGISTER_BLOCK;
  wire n_205_I_REGISTER_BLOCK;
  wire n_206_I_REGISTER_BLOCK;
  wire n_207_I_REGISTER_BLOCK;
  wire n_208_I_REGISTER_BLOCK;
  wire n_209_I_REGISTER_BLOCK;
  wire n_210_I_REGISTER_BLOCK;
  wire n_211_I_REGISTER_BLOCK;
  wire n_212_I_REGISTER_BLOCK;
  wire n_213_I_REGISTER_BLOCK;
  wire n_214_I_REGISTER_BLOCK;
  wire n_215_I_REGISTER_BLOCK;
  wire n_216_I_REGISTER_BLOCK;
  wire n_217_I_REGISTER_BLOCK;
  wire n_218_I_REGISTER_BLOCK;
  wire n_219_I_REGISTER_BLOCK;
  wire n_21_I_AXI_LITE;
  wire n_220_I_REGISTER_BLOCK;
  wire n_221_I_REGISTER_BLOCK;
  wire n_222_I_REGISTER_BLOCK;
  wire n_223_I_REGISTER_BLOCK;
  wire n_224_I_REGISTER_BLOCK;
  wire n_225_I_REGISTER_BLOCK;
  wire n_226_I_REGISTER_BLOCK;
  wire n_227_I_REGISTER_BLOCK;
  wire n_228_I_REGISTER_BLOCK;
  wire n_229_I_REGISTER_BLOCK;
  wire n_230_I_REGISTER_BLOCK;
  wire n_231_I_REGISTER_BLOCK;
  wire n_235_I_REGISTER_BLOCK;
  wire n_236_I_REGISTER_BLOCK;
  wire n_237_I_REGISTER_BLOCK;
  wire n_238_I_REGISTER_BLOCK;
  wire n_239_I_REGISTER_BLOCK;
  wire n_23_I_REGISTER_BLOCK;
  wire n_240_I_REGISTER_BLOCK;
  wire n_241_I_REGISTER_BLOCK;
  wire n_242_I_REGISTER_BLOCK;
  wire n_243_I_REGISTER_BLOCK;
  wire n_244_I_REGISTER_BLOCK;
  wire n_245_I_REGISTER_BLOCK;
  wire n_246_I_REGISTER_BLOCK;
  wire n_247_I_REGISTER_BLOCK;
  wire n_248_I_REGISTER_BLOCK;
  wire n_249_I_REGISTER_BLOCK;
  wire n_24_I_REGISTER_BLOCK;
  wire n_250_I_REGISTER_BLOCK;
  wire n_251_I_REGISTER_BLOCK;
  wire n_25_I_REGISTER_BLOCK;
  wire n_26_I_REGISTER_BLOCK;
  wire n_27_I_REGISTER_BLOCK;
  wire n_28_I_REGISTER_BLOCK;
  wire n_29_I_REGISTER_BLOCK;
  wire n_30_I_REGISTER_BLOCK;
  wire n_31_I_REGISTER_BLOCK;
  wire n_4_I_AXI_LITE;
  wire n_5_I_AXI_LITE;
  wire n_9_I_AXI_LITE;
  wire [59:0]out;
  wire p_0_in1_in;
  wire p_11_out;
  wire p_4_out;
  wire s_axi_lite_aclk;
  wire [3:0]s_axi_lite_araddr;
  wire s_axi_lite_arvalid;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire sg_ftch_error;
  wire sg_ftch_error0;
  wire sg_updt_error;
  wire [10:0]sig_axi2ip_wrce;
  wire sig_pulse_trigger;
  wire sig_pulse_trigger_0;
  wire sig_reg2cntlr_sg_mode;
  wire sig_reg2rst_soft_reset;
  wire sig_reg2sg_irqthresh_wren;
  wire [15:15]sig_reg2sg_taildesc;
  wire sig_reg2sg_tailpntr_updated;
  wire sig_rst2lite_bside_reset;
  wire sig_rst2reg_reset;
  wire sig_rst2sg_resetn;
  wire sig_rst2sgcntlr_reset;
  wire sig_sgcntl2reg_idle_clr;
  wire sig_sgcntlr2reg_new_curdesc_wren;
  wire sig_shtdwn_sm_set_cmplt;
  wire sig_to_edge_detect_reg;
  wire sig_to_edge_detect_reg_1;

axi_cdma_0_axi_cdma_lite_if I_AXI_LITE
       (.E(n_18_I_AXI_LITE),
        .I1(n_154_I_REGISTER_BLOCK),
        .I10(n_25_I_REGISTER_BLOCK),
        .I11(n_248_I_REGISTER_BLOCK),
        .I12(n_26_I_REGISTER_BLOCK),
        .I13(n_251_I_REGISTER_BLOCK),
        .I14(n_27_I_REGISTER_BLOCK),
        .I15(n_159_I_REGISTER_BLOCK),
        .I16(n_28_I_REGISTER_BLOCK),
        .I17(n_199_I_REGISTER_BLOCK),
        .I18(n_29_I_REGISTER_BLOCK),
        .I19(n_250_I_REGISTER_BLOCK),
        .I2(n_238_I_REGISTER_BLOCK),
        .I20(n_30_I_REGISTER_BLOCK),
        .I21(n_249_I_REGISTER_BLOCK),
        .I22(n_31_I_REGISTER_BLOCK),
        .I23(n_247_I_REGISTER_BLOCK),
        .I24(n_201_I_REGISTER_BLOCK),
        .I25(n_245_I_REGISTER_BLOCK),
        .I26(n_202_I_REGISTER_BLOCK),
        .I27(n_203_I_REGISTER_BLOCK),
        .I28(n_204_I_REGISTER_BLOCK),
        .I29(n_244_I_REGISTER_BLOCK),
        .I3(n_225_I_REGISTER_BLOCK),
        .I30(n_205_I_REGISTER_BLOCK),
        .I31(n_206_I_REGISTER_BLOCK),
        .I32(n_207_I_REGISTER_BLOCK),
        .I33(n_208_I_REGISTER_BLOCK),
        .I34(n_209_I_REGISTER_BLOCK),
        .I35(n_243_I_REGISTER_BLOCK),
        .I36(n_210_I_REGISTER_BLOCK),
        .I37(n_242_I_REGISTER_BLOCK),
        .I38(n_212_I_REGISTER_BLOCK),
        .I39(n_213_I_REGISTER_BLOCK),
        .I4(n_218_I_REGISTER_BLOCK),
        .I40(n_214_I_REGISTER_BLOCK),
        .I41(n_215_I_REGISTER_BLOCK),
        .I42(n_216_I_REGISTER_BLOCK),
        .I43(n_217_I_REGISTER_BLOCK),
        .I44(n_220_I_REGISTER_BLOCK),
        .I45(n_219_I_REGISTER_BLOCK),
        .I46(n_222_I_REGISTER_BLOCK),
        .I47(n_221_I_REGISTER_BLOCK),
        .I48(n_224_I_REGISTER_BLOCK),
        .I49(n_223_I_REGISTER_BLOCK),
        .I5(n_211_I_REGISTER_BLOCK),
        .I50(n_226_I_REGISTER_BLOCK),
        .I51(n_241_I_REGISTER_BLOCK),
        .I52(n_227_I_REGISTER_BLOCK),
        .I53(n_240_I_REGISTER_BLOCK),
        .I54(n_228_I_REGISTER_BLOCK),
        .I55(n_239_I_REGISTER_BLOCK),
        .I56(n_230_I_REGISTER_BLOCK),
        .I57(n_229_I_REGISTER_BLOCK),
        .I58(n_235_I_REGISTER_BLOCK),
        .I59(n_231_I_REGISTER_BLOCK),
        .I6(n_23_I_REGISTER_BLOCK),
        .I60(n_237_I_REGISTER_BLOCK),
        .I61(n_236_I_REGISTER_BLOCK),
        .I62(sig_reg2rst_soft_reset),
        .I63(I16),
        .I64(O16),
        .I65(O15),
        .I66(O14),
        .I67(O13),
        .I68(O12),
        .I69(O9),
        .I7(n_246_I_REGISTER_BLOCK),
        .I70(O10),
        .I71(O11),
        .I72(I17),
        .I73(I18),
        .I74(I19),
        .I75(I20),
        .I76(I21),
        .I77(I22),
        .I78(I23),
        .I79(I26),
        .I8(n_24_I_REGISTER_BLOCK),
        .I9(n_200_I_REGISTER_BLOCK),
        .O1(O1),
        .O10(n_13_I_AXI_LITE),
        .O11(n_14_I_AXI_LITE),
        .O12(n_15_I_AXI_LITE),
        .O13(n_16_I_AXI_LITE),
        .O14(n_17_I_AXI_LITE),
        .O15(n_19_I_AXI_LITE),
        .O16(n_21_I_AXI_LITE),
        .O17({O17[15],O17[11],O17[7],O17[0]}),
        .O18({O18[8],O18[4],O18[0]}),
        .O2(O7),
        .O3(O8),
        .O4(n_4_I_AXI_LITE),
        .O5(n_5_I_AXI_LITE),
        .O6(n_9_I_AXI_LITE),
        .O7(n_10_I_AXI_LITE),
        .O8(n_11_I_AXI_LITE),
        .O9(n_12_I_AXI_LITE),
        .Q(sig_reg2sg_taildesc),
        .p_0_in1_in(p_0_in1_in),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_wdata({s_axi_lite_wdata[23:16],s_axi_lite_wdata[2]}),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .sig_axi2ip_wrce({sig_axi2ip_wrce[10],sig_axi2ip_wrce[2],sig_axi2ip_wrce[0]}),
        .sig_rst2lite_bside_reset(sig_rst2lite_bside_reset),
        .sig_rst2reg_reset(sig_rst2reg_reset));
axi_cdma_0_axi_cdma_register I_REGISTER_BLOCK
       (.CO(CO),
        .D(D),
        .E(E),
        .I1(n_9_I_AXI_LITE),
        .I10(n_13_I_AXI_LITE),
        .I11(n_14_I_AXI_LITE),
        .I12(n_15_I_AXI_LITE),
        .I13(n_16_I_AXI_LITE),
        .I14(n_17_I_AXI_LITE),
        .I15(n_5_I_AXI_LITE),
        .I16(n_4_I_AXI_LITE),
        .I17(I6),
        .I18(I7),
        .I19(I8),
        .I2(I1),
        .I20(I9),
        .I21(I10),
        .I22(I11),
        .I23(I12),
        .I24(I13),
        .I25(I14),
        .I26(I15),
        .I27(I24),
        .I28(I25),
        .I29(n_21_I_AXI_LITE),
        .I3(I2),
        .I30(n_19_I_AXI_LITE),
        .I31(n_18_I_AXI_LITE),
        .I4(I3),
        .I5(I4),
        .I6(I5),
        .I7(n_10_I_AXI_LITE),
        .I8(n_11_I_AXI_LITE),
        .I9(n_12_I_AXI_LITE),
        .O1(sig_reg2cntlr_sg_mode),
        .O10(O16),
        .O11(O15),
        .O12(O14),
        .O13(O13),
        .O14(O12),
        .O15(O9),
        .O16(O10),
        .O17(O11),
        .O18(n_23_I_REGISTER_BLOCK),
        .O19(n_24_I_REGISTER_BLOCK),
        .O2(sig_reg2rst_soft_reset),
        .O20(n_25_I_REGISTER_BLOCK),
        .O21(n_26_I_REGISTER_BLOCK),
        .O22(n_27_I_REGISTER_BLOCK),
        .O23(n_28_I_REGISTER_BLOCK),
        .O24(n_29_I_REGISTER_BLOCK),
        .O25(n_30_I_REGISTER_BLOCK),
        .O26(n_31_I_REGISTER_BLOCK),
        .O27(O19),
        .O28(O20),
        .O29(n_154_I_REGISTER_BLOCK),
        .O3(sg_updt_error),
        .O30(O21),
        .O31(O22),
        .O32(O23),
        .O33(n_159_I_REGISTER_BLOCK),
        .O34({sig_reg2sg_taildesc,O18[8:3]}),
        .O35(O17),
        .O36(n_199_I_REGISTER_BLOCK),
        .O37(n_200_I_REGISTER_BLOCK),
        .O38(n_201_I_REGISTER_BLOCK),
        .O39(n_202_I_REGISTER_BLOCK),
        .O4(sg_ftch_error),
        .O40(n_203_I_REGISTER_BLOCK),
        .O41(n_204_I_REGISTER_BLOCK),
        .O42(n_205_I_REGISTER_BLOCK),
        .O43(n_206_I_REGISTER_BLOCK),
        .O44(n_207_I_REGISTER_BLOCK),
        .O45(n_208_I_REGISTER_BLOCK),
        .O46(n_209_I_REGISTER_BLOCK),
        .O47(n_210_I_REGISTER_BLOCK),
        .O48(n_211_I_REGISTER_BLOCK),
        .O49(n_212_I_REGISTER_BLOCK),
        .O5(O2),
        .O50(n_213_I_REGISTER_BLOCK),
        .O51(n_214_I_REGISTER_BLOCK),
        .O52(n_215_I_REGISTER_BLOCK),
        .O53(n_216_I_REGISTER_BLOCK),
        .O54(n_217_I_REGISTER_BLOCK),
        .O55(n_218_I_REGISTER_BLOCK),
        .O56(n_219_I_REGISTER_BLOCK),
        .O57(n_220_I_REGISTER_BLOCK),
        .O58(n_221_I_REGISTER_BLOCK),
        .O59(n_222_I_REGISTER_BLOCK),
        .O6(O3),
        .O60(n_223_I_REGISTER_BLOCK),
        .O61(n_224_I_REGISTER_BLOCK),
        .O62(n_225_I_REGISTER_BLOCK),
        .O63(n_226_I_REGISTER_BLOCK),
        .O64(n_227_I_REGISTER_BLOCK),
        .O65(n_228_I_REGISTER_BLOCK),
        .O66(n_229_I_REGISTER_BLOCK),
        .O67(n_230_I_REGISTER_BLOCK),
        .O68(n_231_I_REGISTER_BLOCK),
        .O69(O18[2:0]),
        .O7(O4),
        .O70(n_235_I_REGISTER_BLOCK),
        .O71(n_236_I_REGISTER_BLOCK),
        .O72(n_237_I_REGISTER_BLOCK),
        .O73(n_238_I_REGISTER_BLOCK),
        .O74(n_239_I_REGISTER_BLOCK),
        .O75(n_240_I_REGISTER_BLOCK),
        .O76(n_241_I_REGISTER_BLOCK),
        .O77(n_242_I_REGISTER_BLOCK),
        .O78(n_243_I_REGISTER_BLOCK),
        .O79(n_244_I_REGISTER_BLOCK),
        .O8(O5),
        .O80(n_245_I_REGISTER_BLOCK),
        .O81(n_246_I_REGISTER_BLOCK),
        .O82(n_247_I_REGISTER_BLOCK),
        .O83(n_248_I_REGISTER_BLOCK),
        .O84(n_249_I_REGISTER_BLOCK),
        .O85(n_250_I_REGISTER_BLOCK),
        .O86(n_251_I_REGISTER_BLOCK),
        .O87(O24),
        .O88(O25),
        .O89(O26),
        .O9(O6),
        .O90(O27),
        .Q(Q),
        .S(S),
        .SR(SR),
        .cdma_introut(cdma_introut),
        .cdma_tvect_out(cdma_tvect_out),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .ch1_ftch_active(ch1_ftch_active),
        .cyclic_enable(cyclic_enable),
        .data_concat(data_concat),
        .in0(in0),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axis_ftch1_tdata_new(m_axis_ftch1_tdata_new),
        .out(out),
        .p_0_in1_in(p_0_in1_in),
        .p_11_out(p_11_out),
        .p_4_out(p_4_out),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .sg_ftch_error0(sg_ftch_error0),
        .sig_axi2ip_wrce({sig_axi2ip_wrce[10],sig_axi2ip_wrce[2],sig_axi2ip_wrce[0]}),
        .sig_pulse_trigger(sig_pulse_trigger),
        .sig_pulse_trigger_0(sig_pulse_trigger_0),
        .sig_reg2sg_irqthresh_wren(sig_reg2sg_irqthresh_wren),
        .sig_reg2sg_tailpntr_updated(sig_reg2sg_tailpntr_updated),
        .sig_rst2reg_reset(sig_rst2reg_reset),
        .sig_rst2sg_resetn(sig_rst2sg_resetn),
        .sig_rst2sgcntlr_reset(sig_rst2sgcntlr_reset),
        .sig_sgcntl2reg_idle_clr(sig_sgcntl2reg_idle_clr),
        .sig_sgcntlr2reg_new_curdesc_wren(sig_sgcntlr2reg_new_curdesc_wren),
        .sig_shtdwn_sm_set_cmplt(sig_shtdwn_sm_set_cmplt),
        .sig_to_edge_detect_reg(sig_to_edge_detect_reg),
        .sig_to_edge_detect_reg_1(sig_to_edge_detect_reg_1));
endmodule

(* ORIG_REF_NAME = "axi_cdma_register" *) 
module axi_cdma_0_axi_cdma_register
   (O1,
    O2,
    cdma_introut,
    sig_reg2sg_irqthresh_wren,
    sig_reg2sg_tailpntr_updated,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    Q,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    O24,
    O25,
    O26,
    p_11_out,
    cyclic_enable,
    O27,
    O28,
    O29,
    O30,
    p_4_out,
    O31,
    O32,
    O33,
    O34,
    O35,
    O36,
    O37,
    O38,
    O39,
    O40,
    O41,
    O42,
    O43,
    O44,
    O45,
    O46,
    O47,
    O48,
    O49,
    O50,
    O51,
    O52,
    O53,
    O54,
    O55,
    O56,
    O57,
    O58,
    O59,
    O60,
    O61,
    O62,
    O63,
    O64,
    O65,
    O66,
    O67,
    O68,
    O69,
    O70,
    O71,
    O72,
    O73,
    O74,
    O75,
    O76,
    O77,
    O78,
    O79,
    O80,
    O81,
    O82,
    O83,
    O84,
    O85,
    O86,
    O87,
    in0,
    O88,
    O89,
    data_concat,
    S,
    sig_pulse_trigger,
    sig_pulse_trigger_0,
    O90,
    sig_rst2reg_reset,
    sig_axi2ip_wrce,
    s_axi_lite_wdata,
    m_axi_aclk,
    I1,
    p_0_in1_in,
    sg_ftch_error0,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    I13,
    I14,
    SR,
    sig_sgcntlr2reg_new_curdesc_wren,
    m_axis_ftch1_tdata_new,
    I15,
    I16,
    I17,
    I18,
    E,
    sig_shtdwn_sm_set_cmplt,
    sig_sgcntl2reg_idle_clr,
    ch1_ftch_active,
    out,
    I19,
    I20,
    sig_rst2sgcntlr_reset,
    CO,
    I21,
    I22,
    I23,
    I24,
    ch1_delay_cnt_en,
    m_axi_sg_rdata,
    sig_rst2sg_resetn,
    I25,
    I26,
    sig_to_edge_detect_reg,
    sig_to_edge_detect_reg_1,
    I27,
    cdma_tvect_out,
    I28,
    I29,
    D,
    I30,
    I31);
  output O1;
  output O2;
  output cdma_introut;
  output sig_reg2sg_irqthresh_wren;
  output sig_reg2sg_tailpntr_updated;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output O17;
  output [2:0]Q;
  output O18;
  output O19;
  output O20;
  output O21;
  output O22;
  output O23;
  output O24;
  output O25;
  output O26;
  output p_11_out;
  output cyclic_enable;
  output [59:0]O27;
  output [59:0]O28;
  output O29;
  output [0:0]O30;
  output p_4_out;
  output O31;
  output [0:0]O32;
  output O33;
  output [6:0]O34;
  output [31:0]O35;
  output O36;
  output O37;
  output O38;
  output O39;
  output O40;
  output O41;
  output O42;
  output O43;
  output O44;
  output O45;
  output O46;
  output O47;
  output O48;
  output O49;
  output O50;
  output O51;
  output O52;
  output O53;
  output O54;
  output O55;
  output O56;
  output O57;
  output O58;
  output O59;
  output O60;
  output O61;
  output O62;
  output O63;
  output O64;
  output O65;
  output O66;
  output O67;
  output O68;
  output [2:0]O69;
  output O70;
  output O71;
  output O72;
  output O73;
  output O74;
  output O75;
  output O76;
  output O77;
  output O78;
  output O79;
  output O80;
  output O81;
  output O82;
  output O83;
  output O84;
  output O85;
  output O86;
  output O87;
  output [0:0]in0;
  output [0:0]O88;
  output O89;
  output [0:0]data_concat;
  output [0:0]S;
  output sig_pulse_trigger;
  output sig_pulse_trigger_0;
  output [0:0]O90;
  input sig_rst2reg_reset;
  input [2:0]sig_axi2ip_wrce;
  input [31:0]s_axi_lite_wdata;
  input m_axi_aclk;
  input I1;
  input p_0_in1_in;
  input sg_ftch_error0;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input [0:0]SR;
  input sig_sgcntlr2reg_new_curdesc_wren;
  input [5:0]m_axis_ftch1_tdata_new;
  input I15;
  input I16;
  input I17;
  input [7:0]I18;
  input [0:0]E;
  input sig_shtdwn_sm_set_cmplt;
  input sig_sgcntl2reg_idle_clr;
  input ch1_ftch_active;
  input [59:0]out;
  input [59:0]I19;
  input I20;
  input sig_rst2sgcntlr_reset;
  input [0:0]CO;
  input I21;
  input I22;
  input I23;
  input [7:0]I24;
  input ch1_delay_cnt_en;
  input [0:0]m_axi_sg_rdata;
  input sig_rst2sg_resetn;
  input I25;
  input [22:0]I26;
  input sig_to_edge_detect_reg;
  input sig_to_edge_detect_reg_1;
  input I27;
  input [4:0]cdma_tvect_out;
  input I28;
  input I29;
  input [25:0]D;
  input [0:0]I30;
  input [0:0]I31;

  wire [0:0]CO;
  wire [25:0]D;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire [7:0]I18;
  wire [59:0]I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire [7:0]I24;
  wire I25;
  wire [22:0]I26;
  wire I27;
  wire I28;
  wire I29;
  wire I3;
  wire [0:0]I30;
  wire [0:0]I31;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O2;
  wire O20;
  wire O21;
  wire O22;
  wire O23;
  wire O24;
  wire O25;
  wire O26;
  wire [59:0]O27;
  wire [59:0]O28;
  wire O29;
  wire O3;
  wire [0:0]O30;
  wire O31;
  wire [0:0]O32;
  wire O33;
  wire [6:0]O34;
  wire [31:0]O35;
  wire O36;
  wire O37;
  wire O38;
  wire O39;
  wire O4;
  wire O40;
  wire O41;
  wire O42;
  wire O43;
  wire O44;
  wire O45;
  wire O46;
  wire O47;
  wire O48;
  wire O49;
  wire O5;
  wire O50;
  wire O51;
  wire O52;
  wire O53;
  wire O54;
  wire O55;
  wire O56;
  wire O57;
  wire O58;
  wire O59;
  wire O6;
  wire O60;
  wire O61;
  wire O62;
  wire O63;
  wire O64;
  wire O65;
  wire O66;
  wire O67;
  wire O68;
  wire [2:0]O69;
  wire O7;
  wire O70;
  wire O71;
  wire O72;
  wire O73;
  wire O74;
  wire O75;
  wire O76;
  wire O77;
  wire O78;
  wire O79;
  wire O8;
  wire O80;
  wire O81;
  wire O82;
  wire O83;
  wire O84;
  wire O85;
  wire O86;
  wire O87;
  wire [0:0]O88;
  wire O89;
  wire O9;
  wire [0:0]O90;
  wire [2:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire cdma_introut;
  wire [4:0]cdma_tvect_out;
  wire ch1_delay_cnt_en;
  wire ch1_ftch_active;
  wire cyclic_enable;
  wire [0:0]data_concat;
  wire dma_cyclic;
  wire dma_keyhole_read;
  wire dma_keyhole_write;
  wire error_d1;
  wire error_pointer_set;
  wire [0:0]in0;
  wire introut0;
  wire irqdelay_wren0;
  wire irqthresh_wren0;
  wire m_axi_aclk;
  wire [0:0]m_axi_sg_rdata;
  wire [5:0]m_axis_ftch1_tdata_new;
  wire \n_0_GEN_DMACR_SG.sig_dly_irqen_reg_reg ;
  wire \n_0_GEN_DMACR_SG.sig_err_irqen_reg_reg ;
  wire \n_0_GEN_DMACR_SG.sig_ioc_irqen_reg_reg ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4 ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6 ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7 ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_8 ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_9 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_10 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_11 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_12 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_5 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_6 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_7 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_9 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4 ;
  wire \n_0_curdesc_lsb_i[0]_i_1 ;
  wire \n_0_curdesc_lsb_i[1]_i_1 ;
  wire \n_0_curdesc_lsb_i[2]_i_1 ;
  wire \n_0_curdesc_lsb_i[31]_i_2 ;
  wire \n_0_curdesc_lsb_i[3]_i_1 ;
  wire \n_0_curdesc_lsb_i[4]_i_1 ;
  wire \n_0_curdesc_lsb_i[5]_i_1 ;
  wire n_0_currdesc_updated_i_1;
  wire n_0_currdesc_updated_i_2;
  wire n_0_dly_irq_i_1;
  wire n_0_dly_irq_reg;
  wire n_0_dma_interr_i_1;
  wire n_0_dma_interr_reg;
  wire \n_0_dmacr_i_reg[24] ;
  wire \n_0_dmacr_i_reg[26] ;
  wire \n_0_dmacr_i_reg[27] ;
  wire \n_0_dmacr_i_reg[28] ;
  wire \n_0_dmacr_i_reg[30] ;
  wire n_0_err_irq_i_1;
  wire n_0_err_irq_i_2;
  wire n_0_err_irq_reg;
  wire n_0_error_d1_i_1;
  wire n_0_error_pointer_set_i_1;
  wire n_0_idle_i_1;
  wire n_0_idle_reg;
  wire n_0_ioc_irq_i_1;
  wire n_0_ioc_irq_reg;
  wire n_0_irqdelay_wren_i_2;
  wire n_0_irqdelay_wren_i_3;
  wire n_0_irqdelay_wren_i_4;
  wire n_0_irqthresh_wren_i_2;
  wire n_0_irqthresh_wren_i_3;
  wire n_0_irqthresh_wren_i_4;
  wire \n_0_sig_btt_register_reg[0] ;
  wire \n_0_sig_btt_register_reg[10] ;
  wire \n_0_sig_btt_register_reg[11] ;
  wire \n_0_sig_btt_register_reg[12] ;
  wire \n_0_sig_btt_register_reg[13] ;
  wire \n_0_sig_btt_register_reg[14] ;
  wire \n_0_sig_btt_register_reg[15] ;
  wire \n_0_sig_btt_register_reg[16] ;
  wire \n_0_sig_btt_register_reg[17] ;
  wire \n_0_sig_btt_register_reg[18] ;
  wire \n_0_sig_btt_register_reg[19] ;
  wire \n_0_sig_btt_register_reg[1] ;
  wire \n_0_sig_btt_register_reg[20] ;
  wire \n_0_sig_btt_register_reg[21] ;
  wire \n_0_sig_btt_register_reg[22] ;
  wire \n_0_sig_btt_register_reg[2] ;
  wire \n_0_sig_btt_register_reg[3] ;
  wire \n_0_sig_btt_register_reg[4] ;
  wire \n_0_sig_btt_register_reg[5] ;
  wire \n_0_sig_btt_register_reg[6] ;
  wire \n_0_sig_btt_register_reg[7] ;
  wire \n_0_sig_btt_register_reg[8] ;
  wire \n_0_sig_btt_register_reg[9] ;
  wire n_0_sig_dma_go_i_1;
  wire \n_0_taildesc_lsb_i[0]_i_1 ;
  wire \n_0_taildesc_lsb_i[1]_i_1 ;
  wire \n_0_taildesc_lsb_i[2]_i_1 ;
  wire \n_0_taildesc_lsb_i[3]_i_1 ;
  wire \n_0_taildesc_lsb_i[4]_i_1 ;
  wire \n_0_taildesc_lsb_i[5]_i_1 ;
  wire \n_1_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4 ;
  wire \n_2_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_2 ;
  wire \n_2_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4 ;
  wire \n_3_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_2 ;
  wire \n_3_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4 ;
  wire [59:0]out;
  wire p_0_in1_in;
  wire p_11_out;
  wire p_4_out;
  wire [31:0]s_axi_lite_wdata;
  wire sg_ftch_error0;
  wire sg_updt_error0;
  wire [2:0]sig_axi2ip_wrce;
  wire sig_btt_register_del;
  wire sig_pulse_trigger;
  wire sig_pulse_trigger_0;
  wire [31:0]sig_reg2cntlr_dest_addr;
  wire [31:0]sig_reg2cntlr_src_addr;
  wire sig_reg2sg_irqdelay_wren;
  wire sig_reg2sg_irqthresh_wren;
  wire [31:3]sig_reg2sg_taildesc;
  wire sig_reg2sg_tailpntr_updated;
  wire sig_reg2sgcntlr_currdesc_updated;
  wire sig_rst2reg_reset;
  wire sig_rst2sg_resetn;
  wire sig_rst2sgcntlr_reset;
  wire sig_sgcntl2reg_idle_clr;
  wire sig_sgcntlr2reg_new_curdesc_wren;
  wire sig_shtdwn_sm_set_cmplt;
  wire sig_to_edge_detect_reg;
  wire sig_to_edge_detect_reg_1;
  wire [3:3]\NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4_O_UNCONNECTED ;

LUT2 #(
    .INIT(4'h2)) 
     \DO_SINGLE_CLK_PULSE.sig_pulse_out_i_1__0 
       (.I0(O2),
        .I1(sig_to_edge_detect_reg),
        .O(sig_pulse_trigger));
LUT2 #(
    .INIT(4'h2)) 
     \DO_SINGLE_CLK_PULSE.sig_pulse_out_i_1__2 
       (.I0(sig_reg2sg_tailpntr_updated),
        .I1(sig_to_edge_detect_reg_1),
        .O(sig_pulse_trigger_0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DMACR_SG.sig_dly_irqen_reg_reg 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[13]),
        .Q(\n_0_GEN_DMACR_SG.sig_dly_irqen_reg_reg ),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DMACR_SG.sig_err_irqen_reg_reg 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[14]),
        .Q(\n_0_GEN_DMACR_SG.sig_err_irqen_reg_reg ),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DMACR_SG.sig_ioc_irqen_reg_reg 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[12]),
        .Q(\n_0_GEN_DMACR_SG.sig_ioc_irqen_reg_reg ),
        .R(sig_rst2reg_reset));
(* SOFT_HLUTNM = "soft_lutpair119" *) 
   LUT5 #(
    .INIT(32'hFFFF0080)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1 
       (.I0(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4 ),
        .I1(I17),
        .I2(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6 ),
        .I3(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7 ),
        .I4(p_4_out),
        .O(O30));
LUT5 #(
    .INIT(32'hFFFFFFEF)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_1 
       (.I0(O87),
        .I1(sig_reg2sg_irqdelay_wren),
        .I2(ch1_delay_cnt_en),
        .I3(sig_sgcntl2reg_idle_clr),
        .I4(sig_shtdwn_sm_set_cmplt),
        .O(p_4_out));
(* SOFT_HLUTNM = "soft_lutpair119" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2 
       (.I0(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4 ),
        .I1(I17),
        .I2(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6 ),
        .I3(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7 ),
        .O(p_11_out));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF02FF)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3 
       (.I0(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_8 ),
        .I1(\n_0_dmacr_i_reg[24] ),
        .I2(Q[0]),
        .I3(sig_rst2sg_resetn),
        .I4(I25),
        .I5(n_0_dly_irq_reg),
        .O(O87));
LUT6 #(
    .INIT(64'h000000000000A200)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4 
       (.I0(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_9 ),
        .I1(\n_0_dmacr_i_reg[26] ),
        .I2(I18[2]),
        .I3(E),
        .I4(sig_shtdwn_sm_set_cmplt),
        .I5(sig_sgcntl2reg_idle_clr),
        .O(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4 ));
LUT6 #(
    .INIT(64'h9909000099099909)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6 
       (.I0(\n_0_dmacr_i_reg[28] ),
        .I1(I18[4]),
        .I2(I18[3]),
        .I3(\n_0_dmacr_i_reg[27] ),
        .I4(\n_0_dmacr_i_reg[26] ),
        .I5(I18[2]),
        .O(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6 ));
LUT3 #(
    .INIT(8'h10)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7 
       (.I0(Q[0]),
        .I1(\n_0_dmacr_i_reg[24] ),
        .I2(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_8 ),
        .O(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_8 
       (.I0(\n_0_dmacr_i_reg[27] ),
        .I1(\n_0_dmacr_i_reg[26] ),
        .I2(\n_0_dmacr_i_reg[30] ),
        .I3(Q[2]),
        .I4(\n_0_dmacr_i_reg[28] ),
        .I5(Q[1]),
        .O(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_8 ));
LUT6 #(
    .INIT(64'h9099000000009099)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_9 
       (.I0(\n_0_dmacr_i_reg[24] ),
        .I1(I18[0]),
        .I2(I18[3]),
        .I3(\n_0_dmacr_i_reg[27] ),
        .I4(I18[6]),
        .I5(\n_0_dmacr_i_reg[30] ),
        .O(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_9 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_10 
       (.I0(sig_reg2sg_taildesc[19]),
        .I1(I26[10]),
        .I2(I26[11]),
        .I3(sig_reg2sg_taildesc[20]),
        .I4(I26[9]),
        .I5(sig_reg2sg_taildesc[18]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_10 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_11 
       (.I0(sig_reg2sg_taildesc[16]),
        .I1(I26[7]),
        .I2(I26[8]),
        .I3(sig_reg2sg_taildesc[17]),
        .I4(I26[6]),
        .I5(O34[6]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_11 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_12 
       (.I0(sig_reg2sg_taildesc[13]),
        .I1(I26[4]),
        .I2(I26[5]),
        .I3(sig_reg2sg_taildesc[14]),
        .I4(I26[3]),
        .I5(sig_reg2sg_taildesc[12]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_12 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_15 
       (.I0(sig_reg2sg_taildesc[5]),
        .I1(I26[2]),
        .I2(I26[1]),
        .I3(sig_reg2sg_taildesc[4]),
        .I4(I26[0]),
        .I5(sig_reg2sg_taildesc[3]),
        .O(S));
LUT4 #(
    .INIT(16'h9009)) 
     \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_5 
       (.I0(sig_reg2sg_taildesc[31]),
        .I1(I26[22]),
        .I2(sig_reg2sg_taildesc[30]),
        .I3(I26[21]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_5 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_6 
       (.I0(sig_reg2sg_taildesc[28]),
        .I1(I26[19]),
        .I2(I26[20]),
        .I3(sig_reg2sg_taildesc[29]),
        .I4(I26[18]),
        .I5(sig_reg2sg_taildesc[27]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_6 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_7 
       (.I0(sig_reg2sg_taildesc[24]),
        .I1(I26[15]),
        .I2(I26[17]),
        .I3(sig_reg2sg_taildesc[26]),
        .I4(I26[16]),
        .I5(sig_reg2sg_taildesc[25]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_7 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_9 
       (.I0(sig_reg2sg_taildesc[22]),
        .I1(I26[13]),
        .I2(I26[14]),
        .I3(sig_reg2sg_taildesc[23]),
        .I4(I26[12]),
        .I5(sig_reg2sg_taildesc[21]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_9 ));
CARRY4 \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_2 
       (.CI(\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4 ),
        .CO({\NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_2_CO_UNCONNECTED [3],O32,\n_2_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_2 ,\n_3_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_5 ,\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_6 ,\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_7 }));
CARRY4 \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4 
       (.CI(CO),
        .CO({\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4 ,\n_1_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4 ,\n_2_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4 ,\n_3_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4_O_UNCONNECTED [3:0]),
        .S({\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_9 ,\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_10 ,\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_11 ,\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_12 }));
(* SOFT_HLUTNM = "soft_lutpair132" *) 
   LUT3 #(
    .INIT(8'h2A)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_30 
       (.I0(m_axi_sg_rdata),
        .I1(dma_cyclic),
        .I2(ch1_ftch_active),
        .O(data_concat));
(* SOFT_HLUTNM = "soft_lutpair132" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_3 
       (.I0(ch1_ftch_active),
        .I1(dma_cyclic),
        .O(cyclic_enable));
LUT5 #(
    .INIT(32'h305F3F5F)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2 
       (.I0(sig_reg2cntlr_dest_addr[0]),
        .I1(sig_reg2cntlr_src_addr[0]),
        .I2(I16),
        .I3(I15),
        .I4(\n_0_sig_btt_register_reg[0] ),
        .O(O73));
LUT5 #(
    .INIT(32'h305F3F5F)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2 
       (.I0(sig_reg2cntlr_dest_addr[10]),
        .I1(sig_reg2cntlr_src_addr[10]),
        .I2(I16),
        .I3(I15),
        .I4(\n_0_sig_btt_register_reg[10] ),
        .O(O57));
LUT5 #(
    .INIT(32'hF5F503F3)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_3 
       (.I0(O9),
        .I1(O34[4]),
        .I2(I15),
        .I3(O35[10]),
        .I4(I16),
        .O(O56));
LUT5 #(
    .INIT(32'h305F3F5F)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[11]_i_2 
       (.I0(sig_reg2cntlr_dest_addr[11]),
        .I1(sig_reg2cntlr_src_addr[11]),
        .I2(I16),
        .I3(I15),
        .I4(\n_0_sig_btt_register_reg[11] ),
        .O(O55));
LUT5 #(
    .INIT(32'h1D331DFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2 
       (.I0(\n_0_sig_btt_register_reg[12] ),
        .I1(I16),
        .I2(sig_reg2cntlr_src_addr[12]),
        .I3(I15),
        .I4(sig_reg2cntlr_dest_addr[12]),
        .O(O53));
LUT6 #(
    .INIT(64'h3030505F3F3F505F)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_3 
       (.I0(n_0_ioc_irq_reg),
        .I1(\n_0_GEN_DMACR_SG.sig_ioc_irqen_reg_reg ),
        .I2(I16),
        .I3(sig_reg2sg_taildesc[12]),
        .I4(I15),
        .I5(O35[12]),
        .O(O54));
LUT5 #(
    .INIT(32'h305F3F5F)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_2 
       (.I0(sig_reg2cntlr_dest_addr[13]),
        .I1(sig_reg2cntlr_src_addr[13]),
        .I2(I16),
        .I3(I15),
        .I4(\n_0_sig_btt_register_reg[13] ),
        .O(O51));
LUT6 #(
    .INIT(64'h3030505F3F3F505F)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_3 
       (.I0(n_0_dly_irq_reg),
        .I1(\n_0_GEN_DMACR_SG.sig_dly_irqen_reg_reg ),
        .I2(I16),
        .I3(sig_reg2sg_taildesc[13]),
        .I4(I15),
        .I5(O35[13]),
        .O(O52));
LUT5 #(
    .INIT(32'h305F3F5F)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2 
       (.I0(sig_reg2cntlr_dest_addr[14]),
        .I1(sig_reg2cntlr_src_addr[14]),
        .I2(I16),
        .I3(I15),
        .I4(\n_0_sig_btt_register_reg[14] ),
        .O(O49));
LUT6 #(
    .INIT(64'h3030505F3F3F505F)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3 
       (.I0(n_0_err_irq_reg),
        .I1(\n_0_GEN_DMACR_SG.sig_err_irqen_reg_reg ),
        .I2(I16),
        .I3(sig_reg2sg_taildesc[14]),
        .I4(I15),
        .I5(O35[14]),
        .O(O50));
LUT5 #(
    .INIT(32'h305F3F5F)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2 
       (.I0(sig_reg2cntlr_dest_addr[15]),
        .I1(sig_reg2cntlr_src_addr[15]),
        .I2(I16),
        .I3(I15),
        .I4(\n_0_sig_btt_register_reg[15] ),
        .O(O48));
LUT5 #(
    .INIT(32'h305F3F5F)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2 
       (.I0(sig_reg2cntlr_dest_addr[16]),
        .I1(sig_reg2cntlr_src_addr[16]),
        .I2(I16),
        .I3(I15),
        .I4(\n_0_sig_btt_register_reg[16] ),
        .O(O47));
LUT6 #(
    .INIT(64'h3030505F3F3F505F)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_3 
       (.I0(I24[0]),
        .I1(O17),
        .I2(I16),
        .I3(sig_reg2sg_taildesc[16]),
        .I4(I15),
        .I5(O35[16]),
        .O(O77));
LUT5 #(
    .INIT(32'h1D331DFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2 
       (.I0(\n_0_sig_btt_register_reg[17] ),
        .I1(I16),
        .I2(sig_reg2cntlr_src_addr[17]),
        .I3(I15),
        .I4(sig_reg2cntlr_dest_addr[17]),
        .O(O46));
LUT6 #(
    .INIT(64'h3030505F3F3F505F)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_3 
       (.I0(I24[1]),
        .I1(O16),
        .I2(I16),
        .I3(sig_reg2sg_taildesc[17]),
        .I4(I15),
        .I5(O35[17]),
        .O(O78));
LUT5 #(
    .INIT(32'h1D331DFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2 
       (.I0(\n_0_sig_btt_register_reg[18] ),
        .I1(I16),
        .I2(sig_reg2cntlr_src_addr[18]),
        .I3(I15),
        .I4(sig_reg2cntlr_dest_addr[18]),
        .O(O44));
LUT6 #(
    .INIT(64'h3030505F3F3F505F)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_3 
       (.I0(I24[2]),
        .I1(O15),
        .I2(I16),
        .I3(sig_reg2sg_taildesc[18]),
        .I4(I15),
        .I5(O35[18]),
        .O(O45));
LUT5 #(
    .INIT(32'h1D331DFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2 
       (.I0(\n_0_sig_btt_register_reg[19] ),
        .I1(I16),
        .I2(sig_reg2cntlr_src_addr[19]),
        .I3(I15),
        .I4(sig_reg2cntlr_dest_addr[19]),
        .O(O42));
LUT6 #(
    .INIT(64'h3030505F3F3F505F)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_3 
       (.I0(I24[3]),
        .I1(O14),
        .I2(I16),
        .I3(sig_reg2sg_taildesc[19]),
        .I4(I15),
        .I5(O35[19]),
        .O(O43));
LUT5 #(
    .INIT(32'h305F3F5F)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2 
       (.I0(sig_reg2cntlr_dest_addr[1]),
        .I1(sig_reg2cntlr_src_addr[1]),
        .I2(I16),
        .I3(I15),
        .I4(\n_0_sig_btt_register_reg[1] ),
        .O(O72));
LUT5 #(
    .INIT(32'h050503F3)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_3 
       (.I0(n_0_idle_reg),
        .I1(O69[1]),
        .I2(I15),
        .I3(O35[1]),
        .I4(I16),
        .O(O71));
LUT5 #(
    .INIT(32'h1D331DFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2 
       (.I0(\n_0_sig_btt_register_reg[20] ),
        .I1(I16),
        .I2(sig_reg2cntlr_src_addr[20]),
        .I3(I15),
        .I4(sig_reg2cntlr_dest_addr[20]),
        .O(O41));
LUT6 #(
    .INIT(64'h3030505F3F3F505F)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_3 
       (.I0(I24[4]),
        .I1(O13),
        .I2(I16),
        .I3(sig_reg2sg_taildesc[20]),
        .I4(I15),
        .I5(O35[20]),
        .O(O79));
LUT5 #(
    .INIT(32'h305F3F5F)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2 
       (.I0(sig_reg2cntlr_dest_addr[21]),
        .I1(sig_reg2cntlr_src_addr[21]),
        .I2(I16),
        .I3(I15),
        .I4(\n_0_sig_btt_register_reg[21] ),
        .O(O39));
LUT6 #(
    .INIT(64'h3030505F3F3F505F)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_3 
       (.I0(I24[5]),
        .I1(O12),
        .I2(I16),
        .I3(sig_reg2sg_taildesc[21]),
        .I4(I15),
        .I5(O35[21]),
        .O(O40));
LUT5 #(
    .INIT(32'h305F3F5F)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2 
       (.I0(sig_reg2cntlr_dest_addr[22]),
        .I1(sig_reg2cntlr_src_addr[22]),
        .I2(I16),
        .I3(I15),
        .I4(\n_0_sig_btt_register_reg[22] ),
        .O(O38));
LUT6 #(
    .INIT(64'h5050303F5F5F303F)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_3 
       (.I0(O11),
        .I1(I24[6]),
        .I2(I16),
        .I3(sig_reg2sg_taildesc[22]),
        .I4(I15),
        .I5(O35[22]),
        .O(O80));
LUT4 #(
    .INIT(16'h1DFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_2 
       (.I0(sig_reg2cntlr_dest_addr[23]),
        .I1(I15),
        .I2(sig_reg2cntlr_src_addr[23]),
        .I3(I16),
        .O(O18));
LUT6 #(
    .INIT(64'h3030505F3F3F505F)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_3 
       (.I0(I24[7]),
        .I1(O10),
        .I2(I16),
        .I3(sig_reg2sg_taildesc[23]),
        .I4(I15),
        .I5(O35[23]),
        .O(O81));
LUT4 #(
    .INIT(16'h47FF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_2 
       (.I0(sig_reg2cntlr_src_addr[24]),
        .I1(I15),
        .I2(sig_reg2cntlr_dest_addr[24]),
        .I3(I16),
        .O(O26));
LUT6 #(
    .INIT(64'h3030505F3F3F505F)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_3 
       (.I0(I18[0]),
        .I1(\n_0_dmacr_i_reg[24] ),
        .I2(I16),
        .I3(sig_reg2sg_taildesc[24]),
        .I4(I15),
        .I5(O35[24]),
        .O(O82));
LUT4 #(
    .INIT(16'h1DFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2 
       (.I0(sig_reg2cntlr_dest_addr[25]),
        .I1(I15),
        .I2(sig_reg2cntlr_src_addr[25]),
        .I3(I16),
        .O(O19));
LUT6 #(
    .INIT(64'h5050303F5F5F303F)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3 
       (.I0(Q[0]),
        .I1(I18[1]),
        .I2(I16),
        .I3(sig_reg2sg_taildesc[25]),
        .I4(I15),
        .I5(O35[25]),
        .O(O37));
LUT4 #(
    .INIT(16'h1DFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[26]_i_2 
       (.I0(sig_reg2cntlr_dest_addr[26]),
        .I1(I15),
        .I2(sig_reg2cntlr_src_addr[26]),
        .I3(I16),
        .O(O20));
LUT6 #(
    .INIT(64'h3030505F3F3F505F)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[26]_i_3 
       (.I0(I18[2]),
        .I1(\n_0_dmacr_i_reg[26] ),
        .I2(I16),
        .I3(sig_reg2sg_taildesc[26]),
        .I4(I15),
        .I5(O35[26]),
        .O(O83));
LUT4 #(
    .INIT(16'h47FF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[27]_i_2 
       (.I0(sig_reg2cntlr_src_addr[27]),
        .I1(I15),
        .I2(sig_reg2cntlr_dest_addr[27]),
        .I3(I16),
        .O(O25));
LUT6 #(
    .INIT(64'h3030505F3F3F505F)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[27]_i_3 
       (.I0(I18[3]),
        .I1(\n_0_dmacr_i_reg[27] ),
        .I2(I16),
        .I3(sig_reg2sg_taildesc[27]),
        .I4(I15),
        .I5(O35[27]),
        .O(O84));
LUT4 #(
    .INIT(16'h47FF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[28]_i_2 
       (.I0(sig_reg2cntlr_src_addr[28]),
        .I1(I15),
        .I2(sig_reg2cntlr_dest_addr[28]),
        .I3(I16),
        .O(O24));
LUT6 #(
    .INIT(64'h3030505F3F3F505F)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[28]_i_3 
       (.I0(I18[4]),
        .I1(\n_0_dmacr_i_reg[28] ),
        .I2(I16),
        .I3(sig_reg2sg_taildesc[28]),
        .I4(I15),
        .I5(O35[28]),
        .O(O85));
LUT4 #(
    .INIT(16'h47FF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[29]_i_2 
       (.I0(sig_reg2cntlr_src_addr[29]),
        .I1(I15),
        .I2(sig_reg2cntlr_dest_addr[29]),
        .I3(I16),
        .O(O23));
LUT6 #(
    .INIT(64'h3030505F3F3F505F)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[29]_i_3 
       (.I0(I18[5]),
        .I1(Q[1]),
        .I2(I16),
        .I3(sig_reg2sg_taildesc[29]),
        .I4(I15),
        .I5(O35[29]),
        .O(O36));
LUT5 #(
    .INIT(32'h305F3F5F)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[2]_i_2 
       (.I0(sig_reg2cntlr_dest_addr[2]),
        .I1(sig_reg2cntlr_src_addr[2]),
        .I2(I16),
        .I3(I15),
        .I4(\n_0_sig_btt_register_reg[2] ),
        .O(O70));
LUT5 #(
    .INIT(32'h5F5F03F3)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[2]_i_3 
       (.I0(O2),
        .I1(O69[2]),
        .I2(I15),
        .I3(O35[2]),
        .I4(I16),
        .O(O68));
LUT4 #(
    .INIT(16'h1DFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2 
       (.I0(sig_reg2cntlr_dest_addr[30]),
        .I1(I15),
        .I2(sig_reg2cntlr_src_addr[30]),
        .I3(I16),
        .O(O21));
LUT6 #(
    .INIT(64'h3030505F3F3F505F)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[30]_i_3 
       (.I0(I18[6]),
        .I1(\n_0_dmacr_i_reg[30] ),
        .I2(I16),
        .I3(sig_reg2sg_taildesc[30]),
        .I4(I15),
        .I5(O35[30]),
        .O(O86));
LUT4 #(
    .INIT(16'h47FF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4 
       (.I0(sig_reg2cntlr_src_addr[31]),
        .I1(I15),
        .I2(sig_reg2cntlr_dest_addr[31]),
        .I3(I16),
        .O(O22));
LUT6 #(
    .INIT(64'h3030505F3F3F505F)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6 
       (.I0(I18[7]),
        .I1(Q[2]),
        .I2(I16),
        .I3(sig_reg2sg_taildesc[31]),
        .I4(I15),
        .I5(O35[31]),
        .O(O33));
LUT5 #(
    .INIT(32'h305F3F5F)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[3]_i_2 
       (.I0(sig_reg2cntlr_dest_addr[3]),
        .I1(sig_reg2cntlr_src_addr[3]),
        .I2(I16),
        .I3(I15),
        .I4(\n_0_sig_btt_register_reg[3] ),
        .O(O67));
LUT5 #(
    .INIT(32'h505003F3)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[3]_i_3 
       (.I0(O1),
        .I1(sig_reg2sg_taildesc[3]),
        .I2(I15),
        .I3(O35[3]),
        .I4(I16),
        .O(O66));
LUT5 #(
    .INIT(32'h305F3F5F)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2 
       (.I0(sig_reg2cntlr_dest_addr[4]),
        .I1(sig_reg2cntlr_src_addr[4]),
        .I2(I16),
        .I3(I15),
        .I4(\n_0_sig_btt_register_reg[4] ),
        .O(O65));
LUT6 #(
    .INIT(64'h5050303F5F5F303F)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_3 
       (.I0(dma_keyhole_read),
        .I1(n_0_dma_interr_reg),
        .I2(I16),
        .I3(sig_reg2sg_taildesc[4]),
        .I4(I15),
        .I5(O35[4]),
        .O(O74));
LUT5 #(
    .INIT(32'h1D331DFF)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[5]_i_2 
       (.I0(\n_0_sig_btt_register_reg[5] ),
        .I1(I16),
        .I2(sig_reg2cntlr_src_addr[5]),
        .I3(I15),
        .I4(sig_reg2cntlr_dest_addr[5]),
        .O(O64));
LUT6 #(
    .INIT(64'h5050303F5F5F303F)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 
       (.I0(dma_keyhole_write),
        .I1(O5),
        .I2(I16),
        .I3(sig_reg2sg_taildesc[5]),
        .I4(I15),
        .I5(O35[5]),
        .O(O75));
LUT5 #(
    .INIT(32'h305F3F5F)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2 
       (.I0(sig_reg2cntlr_dest_addr[6]),
        .I1(sig_reg2cntlr_src_addr[6]),
        .I2(I16),
        .I3(I15),
        .I4(\n_0_sig_btt_register_reg[6] ),
        .O(O63));
LUT6 #(
    .INIT(64'h3030505F3F3F505F)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3 
       (.I0(O6),
        .I1(dma_cyclic),
        .I2(I16),
        .I3(O34[0]),
        .I4(I15),
        .I5(O35[6]),
        .O(O76));
LUT5 #(
    .INIT(32'h305F3F5F)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[7]_i_2 
       (.I0(sig_reg2cntlr_dest_addr[7]),
        .I1(sig_reg2cntlr_src_addr[7]),
        .I2(I16),
        .I3(I15),
        .I4(\n_0_sig_btt_register_reg[7] ),
        .O(O62));
LUT5 #(
    .INIT(32'h305F3F5F)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2 
       (.I0(sig_reg2cntlr_dest_addr[8]),
        .I1(sig_reg2cntlr_src_addr[8]),
        .I2(I16),
        .I3(I15),
        .I4(\n_0_sig_btt_register_reg[8] ),
        .O(O61));
LUT5 #(
    .INIT(32'hF5F503F3)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_3 
       (.I0(O7),
        .I1(O34[2]),
        .I2(I15),
        .I3(O35[8]),
        .I4(I16),
        .O(O60));
LUT5 #(
    .INIT(32'h305F3F5F)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2 
       (.I0(sig_reg2cntlr_dest_addr[9]),
        .I1(sig_reg2cntlr_src_addr[9]),
        .I2(I16),
        .I3(I15),
        .I4(\n_0_sig_btt_register_reg[9] ),
        .O(O59));
LUT5 #(
    .INIT(32'hF5F503F3)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_3 
       (.I0(O8),
        .I1(O34[3]),
        .I2(I15),
        .I3(O35[9]),
        .I4(I16),
        .O(O58));
FDRE \GEN_TAILUPDATE_EQL32.tailpntr_updated_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_0_in1_in),
        .Q(sig_reg2sg_tailpntr_updated),
        .R(sig_rst2reg_reset));
(* SOFT_HLUTNM = "soft_lutpair172" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[0]_i_1 
       (.I0(out[0]),
        .I1(O1),
        .I2(\n_0_sig_btt_register_reg[0] ),
        .O(O27[0]));
(* SOFT_HLUTNM = "soft_lutpair172" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[0]_i_1__0 
       (.I0(I19[0]),
        .I1(O1),
        .I2(\n_0_sig_btt_register_reg[0] ),
        .O(O28[0]));
(* SOFT_HLUTNM = "soft_lutpair162" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[10]_i_1 
       (.I0(out[10]),
        .I1(O1),
        .I2(\n_0_sig_btt_register_reg[10] ),
        .O(O27[10]));
(* SOFT_HLUTNM = "soft_lutpair162" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[10]_i_1__0 
       (.I0(I19[10]),
        .I1(O1),
        .I2(\n_0_sig_btt_register_reg[10] ),
        .O(O28[10]));
(* SOFT_HLUTNM = "soft_lutpair161" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[11]_i_1 
       (.I0(out[11]),
        .I1(O1),
        .I2(\n_0_sig_btt_register_reg[11] ),
        .O(O27[11]));
(* SOFT_HLUTNM = "soft_lutpair161" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[11]_i_1__0 
       (.I0(I19[11]),
        .I1(O1),
        .I2(\n_0_sig_btt_register_reg[11] ),
        .O(O28[11]));
(* SOFT_HLUTNM = "soft_lutpair160" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[12]_i_1 
       (.I0(out[12]),
        .I1(O1),
        .I2(\n_0_sig_btt_register_reg[12] ),
        .O(O27[12]));
(* SOFT_HLUTNM = "soft_lutpair160" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[12]_i_1__0 
       (.I0(I19[12]),
        .I1(O1),
        .I2(\n_0_sig_btt_register_reg[12] ),
        .O(O28[12]));
(* SOFT_HLUTNM = "soft_lutpair159" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[13]_i_1 
       (.I0(out[13]),
        .I1(O1),
        .I2(\n_0_sig_btt_register_reg[13] ),
        .O(O27[13]));
(* SOFT_HLUTNM = "soft_lutpair159" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[13]_i_1__0 
       (.I0(I19[13]),
        .I1(O1),
        .I2(\n_0_sig_btt_register_reg[13] ),
        .O(O28[13]));
(* SOFT_HLUTNM = "soft_lutpair158" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[14]_i_1 
       (.I0(out[14]),
        .I1(O1),
        .I2(\n_0_sig_btt_register_reg[14] ),
        .O(O27[14]));
(* SOFT_HLUTNM = "soft_lutpair158" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[14]_i_1__0 
       (.I0(I19[14]),
        .I1(O1),
        .I2(\n_0_sig_btt_register_reg[14] ),
        .O(O28[14]));
(* SOFT_HLUTNM = "soft_lutpair157" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[15]_i_1 
       (.I0(out[15]),
        .I1(O1),
        .I2(\n_0_sig_btt_register_reg[15] ),
        .O(O27[15]));
(* SOFT_HLUTNM = "soft_lutpair157" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[15]_i_1__0 
       (.I0(I19[15]),
        .I1(O1),
        .I2(\n_0_sig_btt_register_reg[15] ),
        .O(O28[15]));
(* SOFT_HLUTNM = "soft_lutpair156" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[16]_i_1 
       (.I0(out[16]),
        .I1(O1),
        .I2(\n_0_sig_btt_register_reg[16] ),
        .O(O27[16]));
(* SOFT_HLUTNM = "soft_lutpair156" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[16]_i_1__0 
       (.I0(I19[16]),
        .I1(O1),
        .I2(\n_0_sig_btt_register_reg[16] ),
        .O(O28[16]));
(* SOFT_HLUTNM = "soft_lutpair155" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[17]_i_1 
       (.I0(out[17]),
        .I1(O1),
        .I2(\n_0_sig_btt_register_reg[17] ),
        .O(O27[17]));
(* SOFT_HLUTNM = "soft_lutpair155" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[17]_i_1__0 
       (.I0(I19[17]),
        .I1(O1),
        .I2(\n_0_sig_btt_register_reg[17] ),
        .O(O28[17]));
(* SOFT_HLUTNM = "soft_lutpair154" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[18]_i_1 
       (.I0(out[18]),
        .I1(O1),
        .I2(\n_0_sig_btt_register_reg[18] ),
        .O(O27[18]));
(* SOFT_HLUTNM = "soft_lutpair154" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[18]_i_1__0 
       (.I0(I19[18]),
        .I1(O1),
        .I2(\n_0_sig_btt_register_reg[18] ),
        .O(O28[18]));
(* SOFT_HLUTNM = "soft_lutpair153" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[19]_i_1 
       (.I0(out[19]),
        .I1(O1),
        .I2(\n_0_sig_btt_register_reg[19] ),
        .O(O27[19]));
(* SOFT_HLUTNM = "soft_lutpair153" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[19]_i_1__0 
       (.I0(I19[19]),
        .I1(O1),
        .I2(\n_0_sig_btt_register_reg[19] ),
        .O(O28[19]));
(* SOFT_HLUTNM = "soft_lutpair171" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[1]_i_1 
       (.I0(out[1]),
        .I1(O1),
        .I2(\n_0_sig_btt_register_reg[1] ),
        .O(O27[1]));
(* SOFT_HLUTNM = "soft_lutpair171" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[1]_i_1__0 
       (.I0(I19[1]),
        .I1(O1),
        .I2(\n_0_sig_btt_register_reg[1] ),
        .O(O28[1]));
(* SOFT_HLUTNM = "soft_lutpair152" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[20]_i_1 
       (.I0(out[20]),
        .I1(O1),
        .I2(\n_0_sig_btt_register_reg[20] ),
        .O(O27[20]));
(* SOFT_HLUTNM = "soft_lutpair152" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[20]_i_1__0 
       (.I0(I19[20]),
        .I1(O1),
        .I2(\n_0_sig_btt_register_reg[20] ),
        .O(O28[20]));
(* SOFT_HLUTNM = "soft_lutpair151" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[21]_i_1 
       (.I0(out[21]),
        .I1(O1),
        .I2(\n_0_sig_btt_register_reg[21] ),
        .O(O27[21]));
(* SOFT_HLUTNM = "soft_lutpair151" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[21]_i_1__0 
       (.I0(I19[21]),
        .I1(O1),
        .I2(\n_0_sig_btt_register_reg[21] ),
        .O(O28[21]));
(* SOFT_HLUTNM = "soft_lutpair150" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[22]_i_1 
       (.I0(out[22]),
        .I1(O1),
        .I2(\n_0_sig_btt_register_reg[22] ),
        .O(O27[22]));
LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[22]_i_1__0 
       (.I0(I19[22]),
        .I1(O1),
        .I2(\n_0_sig_btt_register_reg[22] ),
        .O(O28[22]));
(* SOFT_HLUTNM = "soft_lutpair130" *) 
   LUT3 #(
    .INIT(8'h8B)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[23]_i_1 
       (.I0(out[23]),
        .I1(O1),
        .I2(dma_keyhole_read),
        .O(O27[23]));
(* SOFT_HLUTNM = "soft_lutpair129" *) 
   LUT3 #(
    .INIT(8'h8B)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[23]_i_1__0 
       (.I0(I19[23]),
        .I1(O1),
        .I2(dma_keyhole_write),
        .O(O28[23]));
(* SOFT_HLUTNM = "soft_lutpair170" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[2]_i_1 
       (.I0(out[2]),
        .I1(O1),
        .I2(\n_0_sig_btt_register_reg[2] ),
        .O(O27[2]));
(* SOFT_HLUTNM = "soft_lutpair170" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[2]_i_1__0 
       (.I0(I19[2]),
        .I1(O1),
        .I2(\n_0_sig_btt_register_reg[2] ),
        .O(O28[2]));
(* SOFT_HLUTNM = "soft_lutpair150" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[32]_i_1 
       (.I0(out[24]),
        .I1(O1),
        .I2(sig_reg2cntlr_src_addr[0]),
        .O(O27[24]));
(* SOFT_HLUTNM = "soft_lutpair188" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[32]_i_1__0 
       (.I0(I19[24]),
        .I1(O1),
        .I2(sig_reg2cntlr_dest_addr[0]),
        .O(O28[24]));
(* SOFT_HLUTNM = "soft_lutpair149" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[33]_i_1 
       (.I0(out[25]),
        .I1(O1),
        .I2(sig_reg2cntlr_src_addr[1]),
        .O(O27[25]));
(* SOFT_HLUTNM = "soft_lutpair188" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[33]_i_1__0 
       (.I0(I19[25]),
        .I1(O1),
        .I2(sig_reg2cntlr_dest_addr[1]),
        .O(O28[25]));
(* SOFT_HLUTNM = "soft_lutpair149" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[34]_i_1 
       (.I0(out[26]),
        .I1(O1),
        .I2(sig_reg2cntlr_src_addr[2]),
        .O(O27[26]));
(* SOFT_HLUTNM = "soft_lutpair187" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[34]_i_1__0 
       (.I0(I19[26]),
        .I1(O1),
        .I2(sig_reg2cntlr_dest_addr[2]),
        .O(O28[26]));
(* SOFT_HLUTNM = "soft_lutpair148" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[35]_i_1 
       (.I0(out[27]),
        .I1(O1),
        .I2(sig_reg2cntlr_src_addr[3]),
        .O(O27[27]));
(* SOFT_HLUTNM = "soft_lutpair187" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[35]_i_1__0 
       (.I0(I19[27]),
        .I1(O1),
        .I2(sig_reg2cntlr_dest_addr[3]),
        .O(O28[27]));
(* SOFT_HLUTNM = "soft_lutpair148" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[36]_i_1 
       (.I0(out[28]),
        .I1(O1),
        .I2(sig_reg2cntlr_src_addr[4]),
        .O(O27[28]));
(* SOFT_HLUTNM = "soft_lutpair186" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[36]_i_1__0 
       (.I0(I19[28]),
        .I1(O1),
        .I2(sig_reg2cntlr_dest_addr[4]),
        .O(O28[28]));
(* SOFT_HLUTNM = "soft_lutpair147" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[37]_i_1 
       (.I0(out[29]),
        .I1(O1),
        .I2(sig_reg2cntlr_src_addr[5]),
        .O(O27[29]));
(* SOFT_HLUTNM = "soft_lutpair186" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[37]_i_1__0 
       (.I0(I19[29]),
        .I1(O1),
        .I2(sig_reg2cntlr_dest_addr[5]),
        .O(O28[29]));
(* SOFT_HLUTNM = "soft_lutpair147" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[38]_i_1 
       (.I0(out[30]),
        .I1(O1),
        .I2(sig_reg2cntlr_src_addr[6]),
        .O(O27[30]));
(* SOFT_HLUTNM = "soft_lutpair185" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[38]_i_1__0 
       (.I0(I19[30]),
        .I1(O1),
        .I2(sig_reg2cntlr_dest_addr[6]),
        .O(O28[30]));
(* SOFT_HLUTNM = "soft_lutpair146" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[39]_i_1 
       (.I0(out[31]),
        .I1(O1),
        .I2(sig_reg2cntlr_src_addr[7]),
        .O(O27[31]));
(* SOFT_HLUTNM = "soft_lutpair185" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[39]_i_1__0 
       (.I0(I19[31]),
        .I1(O1),
        .I2(sig_reg2cntlr_dest_addr[7]),
        .O(O28[31]));
(* SOFT_HLUTNM = "soft_lutpair169" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[3]_i_1 
       (.I0(out[3]),
        .I1(O1),
        .I2(\n_0_sig_btt_register_reg[3] ),
        .O(O27[3]));
(* SOFT_HLUTNM = "soft_lutpair169" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[3]_i_1__0 
       (.I0(I19[3]),
        .I1(O1),
        .I2(\n_0_sig_btt_register_reg[3] ),
        .O(O28[3]));
(* SOFT_HLUTNM = "soft_lutpair146" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[40]_i_1 
       (.I0(out[32]),
        .I1(O1),
        .I2(sig_reg2cntlr_src_addr[8]),
        .O(O27[32]));
(* SOFT_HLUTNM = "soft_lutpair184" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[40]_i_1__0 
       (.I0(I19[32]),
        .I1(O1),
        .I2(sig_reg2cntlr_dest_addr[8]),
        .O(O28[32]));
(* SOFT_HLUTNM = "soft_lutpair145" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[41]_i_1 
       (.I0(out[33]),
        .I1(O1),
        .I2(sig_reg2cntlr_src_addr[9]),
        .O(O27[33]));
(* SOFT_HLUTNM = "soft_lutpair184" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[41]_i_1__0 
       (.I0(I19[33]),
        .I1(O1),
        .I2(sig_reg2cntlr_dest_addr[9]),
        .O(O28[33]));
(* SOFT_HLUTNM = "soft_lutpair145" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[42]_i_1 
       (.I0(out[34]),
        .I1(O1),
        .I2(sig_reg2cntlr_src_addr[10]),
        .O(O27[34]));
(* SOFT_HLUTNM = "soft_lutpair183" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[42]_i_1__0 
       (.I0(I19[34]),
        .I1(O1),
        .I2(sig_reg2cntlr_dest_addr[10]),
        .O(O28[34]));
(* SOFT_HLUTNM = "soft_lutpair144" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[43]_i_1 
       (.I0(out[35]),
        .I1(O1),
        .I2(sig_reg2cntlr_src_addr[11]),
        .O(O27[35]));
(* SOFT_HLUTNM = "soft_lutpair183" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[43]_i_1__0 
       (.I0(I19[35]),
        .I1(O1),
        .I2(sig_reg2cntlr_dest_addr[11]),
        .O(O28[35]));
(* SOFT_HLUTNM = "soft_lutpair144" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[44]_i_1 
       (.I0(out[36]),
        .I1(O1),
        .I2(sig_reg2cntlr_src_addr[12]),
        .O(O27[36]));
(* SOFT_HLUTNM = "soft_lutpair182" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[44]_i_1__0 
       (.I0(I19[36]),
        .I1(O1),
        .I2(sig_reg2cntlr_dest_addr[12]),
        .O(O28[36]));
(* SOFT_HLUTNM = "soft_lutpair143" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[45]_i_1 
       (.I0(out[37]),
        .I1(O1),
        .I2(sig_reg2cntlr_src_addr[13]),
        .O(O27[37]));
(* SOFT_HLUTNM = "soft_lutpair182" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[45]_i_1__0 
       (.I0(I19[37]),
        .I1(O1),
        .I2(sig_reg2cntlr_dest_addr[13]),
        .O(O28[37]));
(* SOFT_HLUTNM = "soft_lutpair143" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[46]_i_1 
       (.I0(out[38]),
        .I1(O1),
        .I2(sig_reg2cntlr_src_addr[14]),
        .O(O27[38]));
(* SOFT_HLUTNM = "soft_lutpair181" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[46]_i_1__0 
       (.I0(I19[38]),
        .I1(O1),
        .I2(sig_reg2cntlr_dest_addr[14]),
        .O(O28[38]));
(* SOFT_HLUTNM = "soft_lutpair142" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[47]_i_1 
       (.I0(out[39]),
        .I1(O1),
        .I2(sig_reg2cntlr_src_addr[15]),
        .O(O27[39]));
(* SOFT_HLUTNM = "soft_lutpair181" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[47]_i_1__0 
       (.I0(I19[39]),
        .I1(O1),
        .I2(sig_reg2cntlr_dest_addr[15]),
        .O(O28[39]));
(* SOFT_HLUTNM = "soft_lutpair142" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[48]_i_1 
       (.I0(out[40]),
        .I1(O1),
        .I2(sig_reg2cntlr_src_addr[16]),
        .O(O27[40]));
(* SOFT_HLUTNM = "soft_lutpair180" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[48]_i_1__0 
       (.I0(I19[40]),
        .I1(O1),
        .I2(sig_reg2cntlr_dest_addr[16]),
        .O(O28[40]));
(* SOFT_HLUTNM = "soft_lutpair141" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[49]_i_1 
       (.I0(out[41]),
        .I1(O1),
        .I2(sig_reg2cntlr_src_addr[17]),
        .O(O27[41]));
(* SOFT_HLUTNM = "soft_lutpair180" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[49]_i_1__0 
       (.I0(I19[41]),
        .I1(O1),
        .I2(sig_reg2cntlr_dest_addr[17]),
        .O(O28[41]));
(* SOFT_HLUTNM = "soft_lutpair168" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[4]_i_1 
       (.I0(out[4]),
        .I1(O1),
        .I2(\n_0_sig_btt_register_reg[4] ),
        .O(O27[4]));
(* SOFT_HLUTNM = "soft_lutpair168" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[4]_i_1__0 
       (.I0(I19[4]),
        .I1(O1),
        .I2(\n_0_sig_btt_register_reg[4] ),
        .O(O28[4]));
(* SOFT_HLUTNM = "soft_lutpair141" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[50]_i_1 
       (.I0(out[42]),
        .I1(O1),
        .I2(sig_reg2cntlr_src_addr[18]),
        .O(O27[42]));
(* SOFT_HLUTNM = "soft_lutpair179" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[50]_i_1__0 
       (.I0(I19[42]),
        .I1(O1),
        .I2(sig_reg2cntlr_dest_addr[18]),
        .O(O28[42]));
(* SOFT_HLUTNM = "soft_lutpair140" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[51]_i_1 
       (.I0(out[43]),
        .I1(O1),
        .I2(sig_reg2cntlr_src_addr[19]),
        .O(O27[43]));
(* SOFT_HLUTNM = "soft_lutpair179" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[51]_i_1__0 
       (.I0(I19[43]),
        .I1(O1),
        .I2(sig_reg2cntlr_dest_addr[19]),
        .O(O28[43]));
(* SOFT_HLUTNM = "soft_lutpair140" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[52]_i_1 
       (.I0(out[44]),
        .I1(O1),
        .I2(sig_reg2cntlr_src_addr[20]),
        .O(O27[44]));
(* SOFT_HLUTNM = "soft_lutpair178" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[52]_i_1__0 
       (.I0(I19[44]),
        .I1(O1),
        .I2(sig_reg2cntlr_dest_addr[20]),
        .O(O28[44]));
(* SOFT_HLUTNM = "soft_lutpair139" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[53]_i_1 
       (.I0(out[45]),
        .I1(O1),
        .I2(sig_reg2cntlr_src_addr[21]),
        .O(O27[45]));
(* SOFT_HLUTNM = "soft_lutpair178" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[53]_i_1__0 
       (.I0(I19[45]),
        .I1(O1),
        .I2(sig_reg2cntlr_dest_addr[21]),
        .O(O28[45]));
(* SOFT_HLUTNM = "soft_lutpair139" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[54]_i_1 
       (.I0(out[46]),
        .I1(O1),
        .I2(sig_reg2cntlr_src_addr[22]),
        .O(O27[46]));
(* SOFT_HLUTNM = "soft_lutpair177" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[54]_i_1__0 
       (.I0(I19[46]),
        .I1(O1),
        .I2(sig_reg2cntlr_dest_addr[22]),
        .O(O28[46]));
(* SOFT_HLUTNM = "soft_lutpair138" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[55]_i_1 
       (.I0(out[47]),
        .I1(O1),
        .I2(sig_reg2cntlr_src_addr[23]),
        .O(O27[47]));
(* SOFT_HLUTNM = "soft_lutpair177" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[55]_i_1__0 
       (.I0(I19[47]),
        .I1(O1),
        .I2(sig_reg2cntlr_dest_addr[23]),
        .O(O28[47]));
(* SOFT_HLUTNM = "soft_lutpair138" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[56]_i_1 
       (.I0(out[48]),
        .I1(O1),
        .I2(sig_reg2cntlr_src_addr[24]),
        .O(O27[48]));
(* SOFT_HLUTNM = "soft_lutpair176" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[56]_i_1__0 
       (.I0(I19[48]),
        .I1(O1),
        .I2(sig_reg2cntlr_dest_addr[24]),
        .O(O28[48]));
(* SOFT_HLUTNM = "soft_lutpair137" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[57]_i_1 
       (.I0(out[49]),
        .I1(O1),
        .I2(sig_reg2cntlr_src_addr[25]),
        .O(O27[49]));
(* SOFT_HLUTNM = "soft_lutpair176" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[57]_i_1__0 
       (.I0(I19[49]),
        .I1(O1),
        .I2(sig_reg2cntlr_dest_addr[25]),
        .O(O28[49]));
(* SOFT_HLUTNM = "soft_lutpair136" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[58]_i_1 
       (.I0(out[50]),
        .I1(O1),
        .I2(sig_reg2cntlr_src_addr[26]),
        .O(O27[50]));
(* SOFT_HLUTNM = "soft_lutpair175" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[58]_i_1__0 
       (.I0(I19[50]),
        .I1(O1),
        .I2(sig_reg2cntlr_dest_addr[26]),
        .O(O28[50]));
(* SOFT_HLUTNM = "soft_lutpair137" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[59]_i_1 
       (.I0(out[51]),
        .I1(O1),
        .I2(sig_reg2cntlr_src_addr[27]),
        .O(O27[51]));
(* SOFT_HLUTNM = "soft_lutpair175" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[59]_i_1__0 
       (.I0(I19[51]),
        .I1(O1),
        .I2(sig_reg2cntlr_dest_addr[27]),
        .O(O28[51]));
(* SOFT_HLUTNM = "soft_lutpair167" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1 
       (.I0(out[5]),
        .I1(O1),
        .I2(\n_0_sig_btt_register_reg[5] ),
        .O(O27[5]));
(* SOFT_HLUTNM = "soft_lutpair167" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1__0 
       (.I0(I19[5]),
        .I1(O1),
        .I2(\n_0_sig_btt_register_reg[5] ),
        .O(O28[5]));
(* SOFT_HLUTNM = "soft_lutpair134" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[60]_i_1 
       (.I0(out[52]),
        .I1(O1),
        .I2(sig_reg2cntlr_src_addr[28]),
        .O(O27[52]));
(* SOFT_HLUTNM = "soft_lutpair174" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[60]_i_1__0 
       (.I0(I19[52]),
        .I1(O1),
        .I2(sig_reg2cntlr_dest_addr[28]),
        .O(O28[52]));
(* SOFT_HLUTNM = "soft_lutpair133" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[61]_i_1 
       (.I0(out[53]),
        .I1(O1),
        .I2(sig_reg2cntlr_src_addr[29]),
        .O(O27[53]));
(* SOFT_HLUTNM = "soft_lutpair174" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[61]_i_1__0 
       (.I0(I19[53]),
        .I1(O1),
        .I2(sig_reg2cntlr_dest_addr[29]),
        .O(O28[53]));
(* SOFT_HLUTNM = "soft_lutpair135" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[62]_i_1 
       (.I0(out[54]),
        .I1(O1),
        .I2(sig_reg2cntlr_src_addr[30]),
        .O(O27[54]));
(* SOFT_HLUTNM = "soft_lutpair173" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[62]_i_1__0 
       (.I0(I19[54]),
        .I1(O1),
        .I2(sig_reg2cntlr_dest_addr[30]),
        .O(O28[54]));
(* SOFT_HLUTNM = "soft_lutpair131" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1__1 
       (.I0(out[55]),
        .I1(O1),
        .I2(sig_reg2cntlr_src_addr[31]),
        .O(O27[55]));
(* SOFT_HLUTNM = "soft_lutpair173" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1__2 
       (.I0(I19[55]),
        .I1(O1),
        .I2(sig_reg2cntlr_dest_addr[31]),
        .O(O28[55]));
(* SOFT_HLUTNM = "soft_lutpair131" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[64]_i_1 
       (.I0(O1),
        .I1(out[56]),
        .O(O27[56]));
(* SOFT_HLUTNM = "soft_lutpair136" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[64]_i_1__0 
       (.I0(O1),
        .I1(I19[56]),
        .O(O28[56]));
(* SOFT_HLUTNM = "soft_lutpair130" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[65]_i_1 
       (.I0(O1),
        .I1(out[57]),
        .O(O27[57]));
(* SOFT_HLUTNM = "soft_lutpair135" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[65]_i_1__0 
       (.I0(O1),
        .I1(I19[57]),
        .O(O28[57]));
(* SOFT_HLUTNM = "soft_lutpair129" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[66]_i_1 
       (.I0(O1),
        .I1(out[58]),
        .O(O27[58]));
(* SOFT_HLUTNM = "soft_lutpair134" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[66]_i_1__0 
       (.I0(O1),
        .I1(I19[58]),
        .O(O28[58]));
(* SOFT_HLUTNM = "soft_lutpair125" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[67]_i_2 
       (.I0(O1),
        .I1(out[59]),
        .O(O27[59]));
(* SOFT_HLUTNM = "soft_lutpair133" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[67]_i_2__0 
       (.I0(O1),
        .I1(I19[59]),
        .O(O28[59]));
(* SOFT_HLUTNM = "soft_lutpair166" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1__1 
       (.I0(out[6]),
        .I1(O1),
        .I2(\n_0_sig_btt_register_reg[6] ),
        .O(O27[6]));
(* SOFT_HLUTNM = "soft_lutpair166" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1__2 
       (.I0(I19[6]),
        .I1(O1),
        .I2(\n_0_sig_btt_register_reg[6] ),
        .O(O28[6]));
(* SOFT_HLUTNM = "soft_lutpair165" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1__1 
       (.I0(out[7]),
        .I1(O1),
        .I2(\n_0_sig_btt_register_reg[7] ),
        .O(O27[7]));
(* SOFT_HLUTNM = "soft_lutpair165" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1__2 
       (.I0(I19[7]),
        .I1(O1),
        .I2(\n_0_sig_btt_register_reg[7] ),
        .O(O28[7]));
(* SOFT_HLUTNM = "soft_lutpair164" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[8]_i_1 
       (.I0(out[8]),
        .I1(O1),
        .I2(\n_0_sig_btt_register_reg[8] ),
        .O(O27[8]));
(* SOFT_HLUTNM = "soft_lutpair164" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[8]_i_1__0 
       (.I0(I19[8]),
        .I1(O1),
        .I2(\n_0_sig_btt_register_reg[8] ),
        .O(O28[8]));
(* SOFT_HLUTNM = "soft_lutpair163" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[9]_i_1 
       (.I0(out[9]),
        .I1(O1),
        .I2(\n_0_sig_btt_register_reg[9] ),
        .O(O27[9]));
(* SOFT_HLUTNM = "soft_lutpair163" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[9]_i_1__0 
       (.I0(I19[9]),
        .I1(O1),
        .I2(\n_0_sig_btt_register_reg[9] ),
        .O(O28[9]));
(* SOFT_HLUTNM = "soft_lutpair126" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \curdesc_lsb_i[0]_i_1 
       (.I0(m_axis_ftch1_tdata_new[0]),
        .I1(sig_sgcntlr2reg_new_curdesc_wren),
        .I2(O4),
        .I3(O3),
        .O(\n_0_curdesc_lsb_i[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair127" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \curdesc_lsb_i[1]_i_1 
       (.I0(m_axis_ftch1_tdata_new[1]),
        .I1(sig_sgcntlr2reg_new_curdesc_wren),
        .I2(O4),
        .I3(O3),
        .O(\n_0_curdesc_lsb_i[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair128" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \curdesc_lsb_i[2]_i_1 
       (.I0(m_axis_ftch1_tdata_new[2]),
        .I1(sig_sgcntlr2reg_new_curdesc_wren),
        .I2(O4),
        .I3(O3),
        .O(\n_0_curdesc_lsb_i[2]_i_1 ));
LUT6 #(
    .INIT(64'h5555555555555540)) 
     \curdesc_lsb_i[31]_i_2 
       (.I0(error_pointer_set),
        .I1(n_0_idle_reg),
        .I2(sig_axi2ip_wrce[1]),
        .I3(sig_sgcntlr2reg_new_curdesc_wren),
        .I4(O4),
        .I5(O3),
        .O(\n_0_curdesc_lsb_i[31]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair128" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \curdesc_lsb_i[3]_i_1 
       (.I0(m_axis_ftch1_tdata_new[3]),
        .I1(sig_sgcntlr2reg_new_curdesc_wren),
        .I2(O4),
        .I3(O3),
        .O(\n_0_curdesc_lsb_i[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair127" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \curdesc_lsb_i[4]_i_1 
       (.I0(m_axis_ftch1_tdata_new[4]),
        .I1(sig_sgcntlr2reg_new_curdesc_wren),
        .I2(O4),
        .I3(O3),
        .O(\n_0_curdesc_lsb_i[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair126" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \curdesc_lsb_i[5]_i_1 
       (.I0(m_axis_ftch1_tdata_new[5]),
        .I1(sig_sgcntlr2reg_new_curdesc_wren),
        .I2(O4),
        .I3(O3),
        .O(\n_0_curdesc_lsb_i[5]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \curdesc_lsb_i_reg[0] 
       (.C(m_axi_aclk),
        .CE(\n_0_curdesc_lsb_i[31]_i_2 ),
        .D(\n_0_curdesc_lsb_i[0]_i_1 ),
        .Q(O35[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \curdesc_lsb_i_reg[10] 
       (.C(m_axi_aclk),
        .CE(\n_0_curdesc_lsb_i[31]_i_2 ),
        .D(D[4]),
        .Q(O35[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \curdesc_lsb_i_reg[11] 
       (.C(m_axi_aclk),
        .CE(\n_0_curdesc_lsb_i[31]_i_2 ),
        .D(D[5]),
        .Q(O35[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \curdesc_lsb_i_reg[12] 
       (.C(m_axi_aclk),
        .CE(\n_0_curdesc_lsb_i[31]_i_2 ),
        .D(D[6]),
        .Q(O35[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \curdesc_lsb_i_reg[13] 
       (.C(m_axi_aclk),
        .CE(\n_0_curdesc_lsb_i[31]_i_2 ),
        .D(D[7]),
        .Q(O35[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \curdesc_lsb_i_reg[14] 
       (.C(m_axi_aclk),
        .CE(\n_0_curdesc_lsb_i[31]_i_2 ),
        .D(D[8]),
        .Q(O35[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \curdesc_lsb_i_reg[15] 
       (.C(m_axi_aclk),
        .CE(\n_0_curdesc_lsb_i[31]_i_2 ),
        .D(D[9]),
        .Q(O35[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \curdesc_lsb_i_reg[16] 
       (.C(m_axi_aclk),
        .CE(\n_0_curdesc_lsb_i[31]_i_2 ),
        .D(D[10]),
        .Q(O35[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \curdesc_lsb_i_reg[17] 
       (.C(m_axi_aclk),
        .CE(\n_0_curdesc_lsb_i[31]_i_2 ),
        .D(D[11]),
        .Q(O35[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \curdesc_lsb_i_reg[18] 
       (.C(m_axi_aclk),
        .CE(\n_0_curdesc_lsb_i[31]_i_2 ),
        .D(D[12]),
        .Q(O35[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \curdesc_lsb_i_reg[19] 
       (.C(m_axi_aclk),
        .CE(\n_0_curdesc_lsb_i[31]_i_2 ),
        .D(D[13]),
        .Q(O35[19]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \curdesc_lsb_i_reg[1] 
       (.C(m_axi_aclk),
        .CE(\n_0_curdesc_lsb_i[31]_i_2 ),
        .D(\n_0_curdesc_lsb_i[1]_i_1 ),
        .Q(O35[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \curdesc_lsb_i_reg[20] 
       (.C(m_axi_aclk),
        .CE(\n_0_curdesc_lsb_i[31]_i_2 ),
        .D(D[14]),
        .Q(O35[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \curdesc_lsb_i_reg[21] 
       (.C(m_axi_aclk),
        .CE(\n_0_curdesc_lsb_i[31]_i_2 ),
        .D(D[15]),
        .Q(O35[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \curdesc_lsb_i_reg[22] 
       (.C(m_axi_aclk),
        .CE(\n_0_curdesc_lsb_i[31]_i_2 ),
        .D(D[16]),
        .Q(O35[22]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \curdesc_lsb_i_reg[23] 
       (.C(m_axi_aclk),
        .CE(\n_0_curdesc_lsb_i[31]_i_2 ),
        .D(D[17]),
        .Q(O35[23]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \curdesc_lsb_i_reg[24] 
       (.C(m_axi_aclk),
        .CE(\n_0_curdesc_lsb_i[31]_i_2 ),
        .D(D[18]),
        .Q(O35[24]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \curdesc_lsb_i_reg[25] 
       (.C(m_axi_aclk),
        .CE(\n_0_curdesc_lsb_i[31]_i_2 ),
        .D(D[19]),
        .Q(O35[25]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \curdesc_lsb_i_reg[26] 
       (.C(m_axi_aclk),
        .CE(\n_0_curdesc_lsb_i[31]_i_2 ),
        .D(D[20]),
        .Q(O35[26]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \curdesc_lsb_i_reg[27] 
       (.C(m_axi_aclk),
        .CE(\n_0_curdesc_lsb_i[31]_i_2 ),
        .D(D[21]),
        .Q(O35[27]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \curdesc_lsb_i_reg[28] 
       (.C(m_axi_aclk),
        .CE(\n_0_curdesc_lsb_i[31]_i_2 ),
        .D(D[22]),
        .Q(O35[28]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \curdesc_lsb_i_reg[29] 
       (.C(m_axi_aclk),
        .CE(\n_0_curdesc_lsb_i[31]_i_2 ),
        .D(D[23]),
        .Q(O35[29]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \curdesc_lsb_i_reg[2] 
       (.C(m_axi_aclk),
        .CE(\n_0_curdesc_lsb_i[31]_i_2 ),
        .D(\n_0_curdesc_lsb_i[2]_i_1 ),
        .Q(O35[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \curdesc_lsb_i_reg[30] 
       (.C(m_axi_aclk),
        .CE(\n_0_curdesc_lsb_i[31]_i_2 ),
        .D(D[24]),
        .Q(O35[30]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \curdesc_lsb_i_reg[31] 
       (.C(m_axi_aclk),
        .CE(\n_0_curdesc_lsb_i[31]_i_2 ),
        .D(D[25]),
        .Q(O35[31]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \curdesc_lsb_i_reg[3] 
       (.C(m_axi_aclk),
        .CE(\n_0_curdesc_lsb_i[31]_i_2 ),
        .D(\n_0_curdesc_lsb_i[3]_i_1 ),
        .Q(O35[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \curdesc_lsb_i_reg[4] 
       (.C(m_axi_aclk),
        .CE(\n_0_curdesc_lsb_i[31]_i_2 ),
        .D(\n_0_curdesc_lsb_i[4]_i_1 ),
        .Q(O35[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \curdesc_lsb_i_reg[5] 
       (.C(m_axi_aclk),
        .CE(\n_0_curdesc_lsb_i[31]_i_2 ),
        .D(\n_0_curdesc_lsb_i[5]_i_1 ),
        .Q(O35[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \curdesc_lsb_i_reg[6] 
       (.C(m_axi_aclk),
        .CE(\n_0_curdesc_lsb_i[31]_i_2 ),
        .D(D[0]),
        .Q(O35[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \curdesc_lsb_i_reg[7] 
       (.C(m_axi_aclk),
        .CE(\n_0_curdesc_lsb_i[31]_i_2 ),
        .D(D[1]),
        .Q(O35[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \curdesc_lsb_i_reg[8] 
       (.C(m_axi_aclk),
        .CE(\n_0_curdesc_lsb_i[31]_i_2 ),
        .D(D[2]),
        .Q(O35[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \curdesc_lsb_i_reg[9] 
       (.C(m_axi_aclk),
        .CE(\n_0_curdesc_lsb_i[31]_i_2 ),
        .D(D[3]),
        .Q(O35[9]),
        .R(SR));
LUT6 #(
    .INIT(64'h00F0008800F00000)) 
     currdesc_updated_i_1
       (.I0(sig_axi2ip_wrce[1]),
        .I1(n_0_idle_reg),
        .I2(sig_reg2sgcntlr_currdesc_updated),
        .I3(SR),
        .I4(error_pointer_set),
        .I5(n_0_currdesc_updated_i_2),
        .O(n_0_currdesc_updated_i_1));
(* SOFT_HLUTNM = "soft_lutpair124" *) 
   LUT3 #(
    .INIT(8'h01)) 
     currdesc_updated_i_2
       (.I0(sig_sgcntlr2reg_new_curdesc_wren),
        .I1(O4),
        .I2(O3),
        .O(n_0_currdesc_updated_i_2));
FDRE currdesc_updated_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_currdesc_updated_i_1),
        .Q(sig_reg2sgcntlr_currdesc_updated),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000000CEEE0000)) 
     dly_irq_i_1
       (.I0(n_0_dly_irq_reg),
        .I1(I25),
        .I2(I29),
        .I3(s_axi_lite_wdata[13]),
        .I4(O1),
        .I5(sig_rst2reg_reset),
        .O(n_0_dly_irq_i_1));
FDRE #(
    .INIT(1'b0)) 
     dly_irq_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_dly_irq_i_1),
        .Q(n_0_dly_irq_reg),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     dma_decerr_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(I3),
        .Q(O6),
        .R(sig_rst2reg_reset));
(* SOFT_HLUTNM = "soft_lutpair125" *) 
   LUT4 #(
    .INIT(16'hFFB8)) 
     dma_interr_i_1
       (.I0(cdma_tvect_out[4]),
        .I1(O1),
        .I2(cdma_tvect_out[1]),
        .I3(n_0_dma_interr_reg),
        .O(n_0_dma_interr_i_1));
FDRE #(
    .INIT(1'b0)) 
     dma_interr_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_dma_interr_i_1),
        .Q(n_0_dma_interr_reg),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     dma_slverr_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(I2),
        .Q(O5),
        .R(sig_rst2reg_reset));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \dmacr_i[23]_i_3 
       (.I0(s_axi_lite_wdata[17]),
        .I1(s_axi_lite_wdata[18]),
        .I2(s_axi_lite_wdata[21]),
        .I3(s_axi_lite_wdata[16]),
        .I4(s_axi_lite_wdata[23]),
        .I5(s_axi_lite_wdata[22]),
        .O(O29));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[16] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(I14),
        .Q(O17),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[17] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(I13),
        .Q(O16),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[18] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(I12),
        .Q(O15),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[19] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(I11),
        .Q(O14),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[20] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(I10),
        .Q(O13),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[21] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(I9),
        .Q(O12),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[22] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(I8),
        .Q(O11),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[23] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(I7),
        .Q(O10),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[24]),
        .Q(\n_0_dmacr_i_reg[24] ),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[25]),
        .Q(Q[0]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[26]),
        .Q(\n_0_dmacr_i_reg[26] ),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[27]),
        .Q(\n_0_dmacr_i_reg[27] ),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[28]),
        .Q(\n_0_dmacr_i_reg[28] ),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[29]),
        .Q(Q[1]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(I1),
        .Q(O2),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[30]),
        .Q(\n_0_dmacr_i_reg[30] ),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[31]),
        .Q(Q[2]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[3]),
        .Q(O1),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[4]),
        .Q(dma_keyhole_read),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[5]),
        .Q(dma_keyhole_write),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[6]),
        .Q(dma_cyclic),
        .R(sig_rst2reg_reset));
LUT5 #(
    .INIT(32'h777F000F)) 
     err_irq_i_1
       (.I0(s_axi_lite_wdata[14]),
        .I1(I29),
        .I2(error_d1),
        .I3(n_0_err_irq_i_2),
        .I4(n_0_err_irq_reg),
        .O(n_0_err_irq_i_1));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     err_irq_i_2
       (.I0(n_0_dma_interr_reg),
        .I1(O5),
        .I2(O6),
        .I3(O9),
        .I4(O8),
        .I5(O7),
        .O(n_0_err_irq_i_2));
FDRE #(
    .INIT(1'b0)) 
     err_irq_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_err_irq_i_1),
        .Q(n_0_err_irq_reg),
        .R(sig_rst2reg_reset));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     error_d1_i_1
       (.I0(O7),
        .I1(O8),
        .I2(O9),
        .I3(O6),
        .I4(O5),
        .I5(n_0_dma_interr_reg),
        .O(n_0_error_d1_i_1));
FDRE #(
    .INIT(1'b0)) 
     error_d1_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_error_d1_i_1),
        .Q(error_d1),
        .R(sig_rst2reg_reset));
(* SOFT_HLUTNM = "soft_lutpair124" *) 
   LUT4 #(
    .INIT(16'h00FE)) 
     error_pointer_set_i_1
       (.I0(O3),
        .I1(O4),
        .I2(error_pointer_set),
        .I3(SR),
        .O(n_0_error_pointer_set_i_1));
FDRE #(
    .INIT(1'b0)) 
     error_pointer_set_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_error_pointer_set_i_1),
        .Q(error_pointer_set),
        .R(1'b0));
LUT6 #(
    .INIT(64'h000000000000FEAE)) 
     idle_i_1
       (.I0(n_0_idle_reg),
        .I1(I27),
        .I2(O1),
        .I3(cdma_tvect_out[2]),
        .I4(I28),
        .I5(sig_rst2reg_reset),
        .O(n_0_idle_i_1));
FDRE #(
    .INIT(1'b0)) 
     idle_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_idle_i_1),
        .Q(n_0_idle_reg),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     introut_i_1
       (.I0(\n_0_GEN_DMACR_SG.sig_err_irqen_reg_reg ),
        .I1(n_0_err_irq_reg),
        .I2(n_0_dly_irq_reg),
        .I3(\n_0_GEN_DMACR_SG.sig_dly_irqen_reg_reg ),
        .I4(n_0_ioc_irq_reg),
        .I5(\n_0_GEN_DMACR_SG.sig_ioc_irqen_reg_reg ),
        .O(introut0));
FDRE introut_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(introut0),
        .Q(cdma_introut),
        .R(sig_rst2reg_reset));
LUT6 #(
    .INIT(64'hF7FFF777F0FFF000)) 
     ioc_irq_i_1
       (.I0(s_axi_lite_wdata[12]),
        .I1(I29),
        .I2(cdma_tvect_out[3]),
        .I3(O1),
        .I4(cdma_tvect_out[0]),
        .I5(n_0_ioc_irq_reg),
        .O(n_0_ioc_irq_i_1));
FDRE #(
    .INIT(1'b0)) 
     ioc_irq_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_ioc_irq_i_1),
        .Q(n_0_ioc_irq_reg),
        .R(sig_rst2reg_reset));
LUT4 #(
    .INIT(16'h2AAA)) 
     irqdelay_wren_i_1
       (.I0(sig_axi2ip_wrce[0]),
        .I1(n_0_irqdelay_wren_i_2),
        .I2(n_0_irqdelay_wren_i_3),
        .I3(n_0_irqdelay_wren_i_4),
        .O(irqdelay_wren0));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     irqdelay_wren_i_2
       (.I0(\n_0_dmacr_i_reg[27] ),
        .I1(s_axi_lite_wdata[27]),
        .I2(\n_0_dmacr_i_reg[28] ),
        .I3(s_axi_lite_wdata[28]),
        .I4(s_axi_lite_wdata[29]),
        .I5(Q[1]),
        .O(n_0_irqdelay_wren_i_2));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     irqdelay_wren_i_3
       (.I0(\n_0_dmacr_i_reg[26] ),
        .I1(s_axi_lite_wdata[26]),
        .I2(Q[0]),
        .I3(s_axi_lite_wdata[25]),
        .I4(s_axi_lite_wdata[24]),
        .I5(\n_0_dmacr_i_reg[24] ),
        .O(n_0_irqdelay_wren_i_3));
LUT4 #(
    .INIT(16'h9009)) 
     irqdelay_wren_i_4
       (.I0(s_axi_lite_wdata[30]),
        .I1(\n_0_dmacr_i_reg[30] ),
        .I2(s_axi_lite_wdata[31]),
        .I3(Q[2]),
        .O(n_0_irqdelay_wren_i_4));
FDRE irqdelay_wren_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(irqdelay_wren0),
        .Q(sig_reg2sg_irqdelay_wren),
        .R(sig_rst2reg_reset));
LUT4 #(
    .INIT(16'h2AAA)) 
     irqthresh_wren_i_1
       (.I0(sig_axi2ip_wrce[0]),
        .I1(n_0_irqthresh_wren_i_2),
        .I2(n_0_irqthresh_wren_i_3),
        .I3(n_0_irqthresh_wren_i_4),
        .O(irqthresh_wren0));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     irqthresh_wren_i_2
       (.I0(O14),
        .I1(s_axi_lite_wdata[19]),
        .I2(O13),
        .I3(s_axi_lite_wdata[20]),
        .I4(s_axi_lite_wdata[21]),
        .I5(O12),
        .O(n_0_irqthresh_wren_i_2));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     irqthresh_wren_i_3
       (.I0(O15),
        .I1(s_axi_lite_wdata[18]),
        .I2(O16),
        .I3(s_axi_lite_wdata[17]),
        .I4(s_axi_lite_wdata[16]),
        .I5(O17),
        .O(n_0_irqthresh_wren_i_3));
LUT4 #(
    .INIT(16'h9009)) 
     irqthresh_wren_i_4
       (.I0(s_axi_lite_wdata[22]),
        .I1(O11),
        .I2(s_axi_lite_wdata[23]),
        .I3(O10),
        .O(n_0_irqthresh_wren_i_4));
FDRE irqthresh_wren_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(irqthresh_wren0),
        .Q(sig_reg2sg_irqthresh_wren),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     sg_decerr_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(I6),
        .Q(O9),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     sg_ftch_error_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sg_ftch_error0),
        .Q(O4),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     sg_interr_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(I4),
        .Q(O7),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     sg_slverr_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(I5),
        .Q(O8),
        .R(sig_rst2reg_reset));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     sg_updt_error_i_1
       (.I0(n_0_dma_interr_reg),
        .I1(O5),
        .I2(O6),
        .I3(I21),
        .I4(I22),
        .I5(I23),
        .O(sg_updt_error0));
FDRE #(
    .INIT(1'b0)) 
     sg_updt_error_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sg_updt_error0),
        .Q(O3),
        .R(sig_rst2reg_reset));
FDRE sig_btt_register_del_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_axi2ip_wrce[2]),
        .Q(sig_btt_register_del),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_register_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[0]),
        .Q(\n_0_sig_btt_register_reg[0] ),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_register_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[10]),
        .Q(\n_0_sig_btt_register_reg[10] ),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_register_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[11]),
        .Q(\n_0_sig_btt_register_reg[11] ),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_register_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[12]),
        .Q(\n_0_sig_btt_register_reg[12] ),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_register_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[13]),
        .Q(\n_0_sig_btt_register_reg[13] ),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_register_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[14]),
        .Q(\n_0_sig_btt_register_reg[14] ),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_register_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[15]),
        .Q(\n_0_sig_btt_register_reg[15] ),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_register_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[16]),
        .Q(\n_0_sig_btt_register_reg[16] ),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_register_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[17]),
        .Q(\n_0_sig_btt_register_reg[17] ),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_register_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[18]),
        .Q(\n_0_sig_btt_register_reg[18] ),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_register_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[19]),
        .Q(\n_0_sig_btt_register_reg[19] ),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_register_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[1]),
        .Q(\n_0_sig_btt_register_reg[1] ),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_register_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[20]),
        .Q(\n_0_sig_btt_register_reg[20] ),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_register_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[21]),
        .Q(\n_0_sig_btt_register_reg[21] ),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_register_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[22]),
        .Q(\n_0_sig_btt_register_reg[22] ),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_register_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[2]),
        .Q(\n_0_sig_btt_register_reg[2] ),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_register_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[3]),
        .Q(\n_0_sig_btt_register_reg[3] ),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_register_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[4]),
        .Q(\n_0_sig_btt_register_reg[4] ),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_register_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[5]),
        .Q(\n_0_sig_btt_register_reg[5] ),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_register_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[6]),
        .Q(\n_0_sig_btt_register_reg[6] ),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_register_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[7]),
        .Q(\n_0_sig_btt_register_reg[7] ),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_register_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[8]),
        .Q(\n_0_sig_btt_register_reg[8] ),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_register_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[9]),
        .Q(\n_0_sig_btt_register_reg[9] ),
        .R(sig_rst2reg_reset));
(* SOFT_HLUTNM = "soft_lutpair120" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \sig_cmd_tag_cntr[3]_i_2 
       (.I0(O1),
        .I1(sig_rst2sgcntlr_reset),
        .O(O89));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[0] 
       (.C(m_axi_aclk),
        .CE(I31),
        .D(s_axi_lite_wdata[0]),
        .Q(sig_reg2cntlr_dest_addr[0]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[10] 
       (.C(m_axi_aclk),
        .CE(I31),
        .D(s_axi_lite_wdata[10]),
        .Q(sig_reg2cntlr_dest_addr[10]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[11] 
       (.C(m_axi_aclk),
        .CE(I31),
        .D(s_axi_lite_wdata[11]),
        .Q(sig_reg2cntlr_dest_addr[11]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[12] 
       (.C(m_axi_aclk),
        .CE(I31),
        .D(s_axi_lite_wdata[12]),
        .Q(sig_reg2cntlr_dest_addr[12]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[13] 
       (.C(m_axi_aclk),
        .CE(I31),
        .D(s_axi_lite_wdata[13]),
        .Q(sig_reg2cntlr_dest_addr[13]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[14] 
       (.C(m_axi_aclk),
        .CE(I31),
        .D(s_axi_lite_wdata[14]),
        .Q(sig_reg2cntlr_dest_addr[14]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[15] 
       (.C(m_axi_aclk),
        .CE(I31),
        .D(s_axi_lite_wdata[15]),
        .Q(sig_reg2cntlr_dest_addr[15]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[16] 
       (.C(m_axi_aclk),
        .CE(I31),
        .D(s_axi_lite_wdata[16]),
        .Q(sig_reg2cntlr_dest_addr[16]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[17] 
       (.C(m_axi_aclk),
        .CE(I31),
        .D(s_axi_lite_wdata[17]),
        .Q(sig_reg2cntlr_dest_addr[17]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[18] 
       (.C(m_axi_aclk),
        .CE(I31),
        .D(s_axi_lite_wdata[18]),
        .Q(sig_reg2cntlr_dest_addr[18]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[19] 
       (.C(m_axi_aclk),
        .CE(I31),
        .D(s_axi_lite_wdata[19]),
        .Q(sig_reg2cntlr_dest_addr[19]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[1] 
       (.C(m_axi_aclk),
        .CE(I31),
        .D(s_axi_lite_wdata[1]),
        .Q(sig_reg2cntlr_dest_addr[1]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[20] 
       (.C(m_axi_aclk),
        .CE(I31),
        .D(s_axi_lite_wdata[20]),
        .Q(sig_reg2cntlr_dest_addr[20]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[21] 
       (.C(m_axi_aclk),
        .CE(I31),
        .D(s_axi_lite_wdata[21]),
        .Q(sig_reg2cntlr_dest_addr[21]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[22] 
       (.C(m_axi_aclk),
        .CE(I31),
        .D(s_axi_lite_wdata[22]),
        .Q(sig_reg2cntlr_dest_addr[22]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[23] 
       (.C(m_axi_aclk),
        .CE(I31),
        .D(s_axi_lite_wdata[23]),
        .Q(sig_reg2cntlr_dest_addr[23]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[24] 
       (.C(m_axi_aclk),
        .CE(I31),
        .D(s_axi_lite_wdata[24]),
        .Q(sig_reg2cntlr_dest_addr[24]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[25] 
       (.C(m_axi_aclk),
        .CE(I31),
        .D(s_axi_lite_wdata[25]),
        .Q(sig_reg2cntlr_dest_addr[25]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[26] 
       (.C(m_axi_aclk),
        .CE(I31),
        .D(s_axi_lite_wdata[26]),
        .Q(sig_reg2cntlr_dest_addr[26]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[27] 
       (.C(m_axi_aclk),
        .CE(I31),
        .D(s_axi_lite_wdata[27]),
        .Q(sig_reg2cntlr_dest_addr[27]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[28] 
       (.C(m_axi_aclk),
        .CE(I31),
        .D(s_axi_lite_wdata[28]),
        .Q(sig_reg2cntlr_dest_addr[28]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[29] 
       (.C(m_axi_aclk),
        .CE(I31),
        .D(s_axi_lite_wdata[29]),
        .Q(sig_reg2cntlr_dest_addr[29]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[2] 
       (.C(m_axi_aclk),
        .CE(I31),
        .D(s_axi_lite_wdata[2]),
        .Q(sig_reg2cntlr_dest_addr[2]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[30] 
       (.C(m_axi_aclk),
        .CE(I31),
        .D(s_axi_lite_wdata[30]),
        .Q(sig_reg2cntlr_dest_addr[30]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[31] 
       (.C(m_axi_aclk),
        .CE(I31),
        .D(s_axi_lite_wdata[31]),
        .Q(sig_reg2cntlr_dest_addr[31]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[3] 
       (.C(m_axi_aclk),
        .CE(I31),
        .D(s_axi_lite_wdata[3]),
        .Q(sig_reg2cntlr_dest_addr[3]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[4] 
       (.C(m_axi_aclk),
        .CE(I31),
        .D(s_axi_lite_wdata[4]),
        .Q(sig_reg2cntlr_dest_addr[4]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[5] 
       (.C(m_axi_aclk),
        .CE(I31),
        .D(s_axi_lite_wdata[5]),
        .Q(sig_reg2cntlr_dest_addr[5]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[6] 
       (.C(m_axi_aclk),
        .CE(I31),
        .D(s_axi_lite_wdata[6]),
        .Q(sig_reg2cntlr_dest_addr[6]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[7] 
       (.C(m_axi_aclk),
        .CE(I31),
        .D(s_axi_lite_wdata[7]),
        .Q(sig_reg2cntlr_dest_addr[7]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[8] 
       (.C(m_axi_aclk),
        .CE(I31),
        .D(s_axi_lite_wdata[8]),
        .Q(sig_reg2cntlr_dest_addr[8]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[9] 
       (.C(m_axi_aclk),
        .CE(I31),
        .D(s_axi_lite_wdata[9]),
        .Q(sig_reg2cntlr_dest_addr[9]),
        .R(sig_rst2reg_reset));
LUT5 #(
    .INIT(32'h000000BA)) 
     sig_dma_go_i_1
       (.I0(O90),
        .I1(sig_btt_register_del),
        .I2(sig_axi2ip_wrce[2]),
        .I3(I28),
        .I4(sig_rst2reg_reset),
        .O(n_0_sig_dma_go_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_dma_go_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_dma_go_i_1),
        .Q(O90),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     sig_mm2s_cmd_inferred_i_1
       (.I0(dma_keyhole_read),
        .O(in0));
LUT1 #(
    .INIT(2'h1)) 
     sig_s2mm_cmd_inferred_i_1
       (.I0(dma_keyhole_write),
        .O(O88));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[0] 
       (.C(m_axi_aclk),
        .CE(I30),
        .D(s_axi_lite_wdata[0]),
        .Q(sig_reg2cntlr_src_addr[0]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[10] 
       (.C(m_axi_aclk),
        .CE(I30),
        .D(s_axi_lite_wdata[10]),
        .Q(sig_reg2cntlr_src_addr[10]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[11] 
       (.C(m_axi_aclk),
        .CE(I30),
        .D(s_axi_lite_wdata[11]),
        .Q(sig_reg2cntlr_src_addr[11]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[12] 
       (.C(m_axi_aclk),
        .CE(I30),
        .D(s_axi_lite_wdata[12]),
        .Q(sig_reg2cntlr_src_addr[12]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[13] 
       (.C(m_axi_aclk),
        .CE(I30),
        .D(s_axi_lite_wdata[13]),
        .Q(sig_reg2cntlr_src_addr[13]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[14] 
       (.C(m_axi_aclk),
        .CE(I30),
        .D(s_axi_lite_wdata[14]),
        .Q(sig_reg2cntlr_src_addr[14]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[15] 
       (.C(m_axi_aclk),
        .CE(I30),
        .D(s_axi_lite_wdata[15]),
        .Q(sig_reg2cntlr_src_addr[15]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[16] 
       (.C(m_axi_aclk),
        .CE(I30),
        .D(s_axi_lite_wdata[16]),
        .Q(sig_reg2cntlr_src_addr[16]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[17] 
       (.C(m_axi_aclk),
        .CE(I30),
        .D(s_axi_lite_wdata[17]),
        .Q(sig_reg2cntlr_src_addr[17]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[18] 
       (.C(m_axi_aclk),
        .CE(I30),
        .D(s_axi_lite_wdata[18]),
        .Q(sig_reg2cntlr_src_addr[18]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[19] 
       (.C(m_axi_aclk),
        .CE(I30),
        .D(s_axi_lite_wdata[19]),
        .Q(sig_reg2cntlr_src_addr[19]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[1] 
       (.C(m_axi_aclk),
        .CE(I30),
        .D(s_axi_lite_wdata[1]),
        .Q(sig_reg2cntlr_src_addr[1]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[20] 
       (.C(m_axi_aclk),
        .CE(I30),
        .D(s_axi_lite_wdata[20]),
        .Q(sig_reg2cntlr_src_addr[20]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[21] 
       (.C(m_axi_aclk),
        .CE(I30),
        .D(s_axi_lite_wdata[21]),
        .Q(sig_reg2cntlr_src_addr[21]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[22] 
       (.C(m_axi_aclk),
        .CE(I30),
        .D(s_axi_lite_wdata[22]),
        .Q(sig_reg2cntlr_src_addr[22]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[23] 
       (.C(m_axi_aclk),
        .CE(I30),
        .D(s_axi_lite_wdata[23]),
        .Q(sig_reg2cntlr_src_addr[23]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[24] 
       (.C(m_axi_aclk),
        .CE(I30),
        .D(s_axi_lite_wdata[24]),
        .Q(sig_reg2cntlr_src_addr[24]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[25] 
       (.C(m_axi_aclk),
        .CE(I30),
        .D(s_axi_lite_wdata[25]),
        .Q(sig_reg2cntlr_src_addr[25]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[26] 
       (.C(m_axi_aclk),
        .CE(I30),
        .D(s_axi_lite_wdata[26]),
        .Q(sig_reg2cntlr_src_addr[26]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[27] 
       (.C(m_axi_aclk),
        .CE(I30),
        .D(s_axi_lite_wdata[27]),
        .Q(sig_reg2cntlr_src_addr[27]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[28] 
       (.C(m_axi_aclk),
        .CE(I30),
        .D(s_axi_lite_wdata[28]),
        .Q(sig_reg2cntlr_src_addr[28]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[29] 
       (.C(m_axi_aclk),
        .CE(I30),
        .D(s_axi_lite_wdata[29]),
        .Q(sig_reg2cntlr_src_addr[29]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[2] 
       (.C(m_axi_aclk),
        .CE(I30),
        .D(s_axi_lite_wdata[2]),
        .Q(sig_reg2cntlr_src_addr[2]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[30] 
       (.C(m_axi_aclk),
        .CE(I30),
        .D(s_axi_lite_wdata[30]),
        .Q(sig_reg2cntlr_src_addr[30]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[31] 
       (.C(m_axi_aclk),
        .CE(I30),
        .D(s_axi_lite_wdata[31]),
        .Q(sig_reg2cntlr_src_addr[31]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[3] 
       (.C(m_axi_aclk),
        .CE(I30),
        .D(s_axi_lite_wdata[3]),
        .Q(sig_reg2cntlr_src_addr[3]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[4] 
       (.C(m_axi_aclk),
        .CE(I30),
        .D(s_axi_lite_wdata[4]),
        .Q(sig_reg2cntlr_src_addr[4]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[5] 
       (.C(m_axi_aclk),
        .CE(I30),
        .D(s_axi_lite_wdata[5]),
        .Q(sig_reg2cntlr_src_addr[5]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[6] 
       (.C(m_axi_aclk),
        .CE(I30),
        .D(s_axi_lite_wdata[6]),
        .Q(sig_reg2cntlr_src_addr[6]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[7] 
       (.C(m_axi_aclk),
        .CE(I30),
        .D(s_axi_lite_wdata[7]),
        .Q(sig_reg2cntlr_src_addr[7]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[8] 
       (.C(m_axi_aclk),
        .CE(I30),
        .D(s_axi_lite_wdata[8]),
        .Q(sig_reg2cntlr_src_addr[8]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[9] 
       (.C(m_axi_aclk),
        .CE(I30),
        .D(s_axi_lite_wdata[9]),
        .Q(sig_reg2cntlr_src_addr[9]),
        .R(sig_rst2reg_reset));
(* SOFT_HLUTNM = "soft_lutpair120" *) 
   LUT4 #(
    .INIT(16'h00E0)) 
     sig_sg_run_i_1
       (.I0(I20),
        .I1(sig_reg2sgcntlr_currdesc_updated),
        .I2(O1),
        .I3(sig_rst2sgcntlr_reset),
        .O(O31));
(* SOFT_HLUTNM = "soft_lutpair121" *) 
   LUT4 #(
    .INIT(16'h0020)) 
     \taildesc_lsb_i[0]_i_1 
       (.I0(O69[0]),
        .I1(sig_rst2reg_reset),
        .I2(O1),
        .I3(p_0_in1_in),
        .O(\n_0_taildesc_lsb_i[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair123" *) 
   LUT4 #(
    .INIT(16'h0020)) 
     \taildesc_lsb_i[1]_i_1 
       (.I0(O69[1]),
        .I1(sig_rst2reg_reset),
        .I2(O1),
        .I3(p_0_in1_in),
        .O(\n_0_taildesc_lsb_i[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair123" *) 
   LUT4 #(
    .INIT(16'h0020)) 
     \taildesc_lsb_i[2]_i_1 
       (.I0(O69[2]),
        .I1(sig_rst2reg_reset),
        .I2(O1),
        .I3(p_0_in1_in),
        .O(\n_0_taildesc_lsb_i[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair122" *) 
   LUT4 #(
    .INIT(16'h0020)) 
     \taildesc_lsb_i[3]_i_1 
       (.I0(sig_reg2sg_taildesc[3]),
        .I1(sig_rst2reg_reset),
        .I2(O1),
        .I3(p_0_in1_in),
        .O(\n_0_taildesc_lsb_i[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair122" *) 
   LUT4 #(
    .INIT(16'h0020)) 
     \taildesc_lsb_i[4]_i_1 
       (.I0(sig_reg2sg_taildesc[4]),
        .I1(sig_rst2reg_reset),
        .I2(O1),
        .I3(p_0_in1_in),
        .O(\n_0_taildesc_lsb_i[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair121" *) 
   LUT4 #(
    .INIT(16'h0020)) 
     \taildesc_lsb_i[5]_i_1 
       (.I0(sig_reg2sg_taildesc[5]),
        .I1(sig_rst2reg_reset),
        .I2(O1),
        .I3(p_0_in1_in),
        .O(\n_0_taildesc_lsb_i[5]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \taildesc_lsb_i_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_taildesc_lsb_i[0]_i_1 ),
        .Q(O69[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \taildesc_lsb_i_reg[10] 
       (.C(m_axi_aclk),
        .CE(p_0_in1_in),
        .D(s_axi_lite_wdata[10]),
        .Q(O34[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \taildesc_lsb_i_reg[11] 
       (.C(m_axi_aclk),
        .CE(p_0_in1_in),
        .D(s_axi_lite_wdata[11]),
        .Q(O34[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \taildesc_lsb_i_reg[12] 
       (.C(m_axi_aclk),
        .CE(p_0_in1_in),
        .D(s_axi_lite_wdata[12]),
        .Q(sig_reg2sg_taildesc[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \taildesc_lsb_i_reg[13] 
       (.C(m_axi_aclk),
        .CE(p_0_in1_in),
        .D(s_axi_lite_wdata[13]),
        .Q(sig_reg2sg_taildesc[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \taildesc_lsb_i_reg[14] 
       (.C(m_axi_aclk),
        .CE(p_0_in1_in),
        .D(s_axi_lite_wdata[14]),
        .Q(sig_reg2sg_taildesc[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \taildesc_lsb_i_reg[15] 
       (.C(m_axi_aclk),
        .CE(p_0_in1_in),
        .D(s_axi_lite_wdata[15]),
        .Q(O34[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \taildesc_lsb_i_reg[16] 
       (.C(m_axi_aclk),
        .CE(p_0_in1_in),
        .D(s_axi_lite_wdata[16]),
        .Q(sig_reg2sg_taildesc[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \taildesc_lsb_i_reg[17] 
       (.C(m_axi_aclk),
        .CE(p_0_in1_in),
        .D(s_axi_lite_wdata[17]),
        .Q(sig_reg2sg_taildesc[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \taildesc_lsb_i_reg[18] 
       (.C(m_axi_aclk),
        .CE(p_0_in1_in),
        .D(s_axi_lite_wdata[18]),
        .Q(sig_reg2sg_taildesc[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \taildesc_lsb_i_reg[19] 
       (.C(m_axi_aclk),
        .CE(p_0_in1_in),
        .D(s_axi_lite_wdata[19]),
        .Q(sig_reg2sg_taildesc[19]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \taildesc_lsb_i_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_taildesc_lsb_i[1]_i_1 ),
        .Q(O69[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \taildesc_lsb_i_reg[20] 
       (.C(m_axi_aclk),
        .CE(p_0_in1_in),
        .D(s_axi_lite_wdata[20]),
        .Q(sig_reg2sg_taildesc[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \taildesc_lsb_i_reg[21] 
       (.C(m_axi_aclk),
        .CE(p_0_in1_in),
        .D(s_axi_lite_wdata[21]),
        .Q(sig_reg2sg_taildesc[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \taildesc_lsb_i_reg[22] 
       (.C(m_axi_aclk),
        .CE(p_0_in1_in),
        .D(s_axi_lite_wdata[22]),
        .Q(sig_reg2sg_taildesc[22]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \taildesc_lsb_i_reg[23] 
       (.C(m_axi_aclk),
        .CE(p_0_in1_in),
        .D(s_axi_lite_wdata[23]),
        .Q(sig_reg2sg_taildesc[23]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \taildesc_lsb_i_reg[24] 
       (.C(m_axi_aclk),
        .CE(p_0_in1_in),
        .D(s_axi_lite_wdata[24]),
        .Q(sig_reg2sg_taildesc[24]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \taildesc_lsb_i_reg[25] 
       (.C(m_axi_aclk),
        .CE(p_0_in1_in),
        .D(s_axi_lite_wdata[25]),
        .Q(sig_reg2sg_taildesc[25]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \taildesc_lsb_i_reg[26] 
       (.C(m_axi_aclk),
        .CE(p_0_in1_in),
        .D(s_axi_lite_wdata[26]),
        .Q(sig_reg2sg_taildesc[26]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \taildesc_lsb_i_reg[27] 
       (.C(m_axi_aclk),
        .CE(p_0_in1_in),
        .D(s_axi_lite_wdata[27]),
        .Q(sig_reg2sg_taildesc[27]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \taildesc_lsb_i_reg[28] 
       (.C(m_axi_aclk),
        .CE(p_0_in1_in),
        .D(s_axi_lite_wdata[28]),
        .Q(sig_reg2sg_taildesc[28]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \taildesc_lsb_i_reg[29] 
       (.C(m_axi_aclk),
        .CE(p_0_in1_in),
        .D(s_axi_lite_wdata[29]),
        .Q(sig_reg2sg_taildesc[29]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \taildesc_lsb_i_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_taildesc_lsb_i[2]_i_1 ),
        .Q(O69[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \taildesc_lsb_i_reg[30] 
       (.C(m_axi_aclk),
        .CE(p_0_in1_in),
        .D(s_axi_lite_wdata[30]),
        .Q(sig_reg2sg_taildesc[30]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \taildesc_lsb_i_reg[31] 
       (.C(m_axi_aclk),
        .CE(p_0_in1_in),
        .D(s_axi_lite_wdata[31]),
        .Q(sig_reg2sg_taildesc[31]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \taildesc_lsb_i_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_taildesc_lsb_i[3]_i_1 ),
        .Q(sig_reg2sg_taildesc[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \taildesc_lsb_i_reg[4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_taildesc_lsb_i[4]_i_1 ),
        .Q(sig_reg2sg_taildesc[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \taildesc_lsb_i_reg[5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_taildesc_lsb_i[5]_i_1 ),
        .Q(sig_reg2sg_taildesc[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \taildesc_lsb_i_reg[6] 
       (.C(m_axi_aclk),
        .CE(p_0_in1_in),
        .D(s_axi_lite_wdata[6]),
        .Q(O34[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \taildesc_lsb_i_reg[7] 
       (.C(m_axi_aclk),
        .CE(p_0_in1_in),
        .D(s_axi_lite_wdata[7]),
        .Q(O34[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \taildesc_lsb_i_reg[8] 
       (.C(m_axi_aclk),
        .CE(p_0_in1_in),
        .D(s_axi_lite_wdata[8]),
        .Q(O34[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \taildesc_lsb_i_reg[9] 
       (.C(m_axi_aclk),
        .CE(p_0_in1_in),
        .D(s_axi_lite_wdata[9]),
        .Q(O34[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_cdma_reset" *) 
module axi_cdma_0_axi_cdma_reset
   (sig_rst2lite_bside_reset,
    sig_rst2reg_reset,
    sig_rst2cntlr_reset,
    sig_rst2sgcntlr_reset,
    sig_rst2sg_resetn,
    sig_to_edge_detect_reg,
    O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    I26,
    sig_rst2dm_resetn,
    sig_halt_request0,
    SR,
    sig_sm_state0,
    sig_rst2s2mm_halt,
    sig_mm2s_status_reg0,
    O8,
    O9,
    O10,
    O11,
    O12,
    Q,
    m_axi_aclk,
    sig_reg2rst_soft_reset,
    s_axi_lite_aclk,
    sig_pulse_trigger,
    I1,
    s_axi_lite_aresetn,
    s_axi_lite_awaddr,
    I2,
    s_axi_lite_rready,
    sig_reg2cntlr_sg_mode,
    I3,
    ptr_queue_full,
    sig_sgcntl2sg_updptr_tlast,
    m_axi_sg_rvalid,
    m_axi_sg_rlast,
    in0);
  output sig_rst2lite_bside_reset;
  output sig_rst2reg_reset;
  output sig_rst2cntlr_reset;
  output sig_rst2sgcntlr_reset;
  output sig_rst2sg_resetn;
  output sig_to_edge_detect_reg;
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output [0:0]I26;
  output sig_rst2dm_resetn;
  output sig_halt_request0;
  output [0:0]SR;
  output sig_sm_state0;
  output sig_rst2s2mm_halt;
  output sig_mm2s_status_reg0;
  output [0:0]O8;
  output [0:0]O9;
  output O10;
  output O11;
  output O12;
  output [0:0]Q;
  input m_axi_aclk;
  input sig_reg2rst_soft_reset;
  input s_axi_lite_aclk;
  input sig_pulse_trigger;
  input I1;
  input s_axi_lite_aresetn;
  input [3:0]s_axi_lite_awaddr;
  input I2;
  input s_axi_lite_rready;
  input sig_reg2cntlr_sg_mode;
  input I3;
  input ptr_queue_full;
  input sig_sgcntl2sg_updptr_tlast;
  input m_axi_sg_rvalid;
  input m_axi_sg_rlast;
  input [0:0]in0;

  wire I1;
  wire I2;
  wire [0:0]I26;
  wire I3;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire [0:0]O8;
  wire [0:0]O9;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]in0;
  wire m_axi_aclk;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rvalid;
  wire \n_0_GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_1 ;
  wire \n_0_GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_2 ;
  wire \n_0_GEN_AXI_LITE_SYNC2AXI.sig_local_hw_reset_reg_i_1 ;
  wire n_0_I_SOFT_RST_PULSEGEN;
  wire n_0_sig_axi_por2rst_out_i_2;
  wire n_1_I_SOFT_RST_POS_EDGE_DTCT;
  wire n_2_I_SOFT_RST_PULSEGEN;
  wire n_3_I_SOFT_RST_PULSEGEN;
  wire ptr_queue_full;
  wire s_axi_lite_aclk;
  wire s_axi_lite_aresetn;
  wire [3:0]s_axi_lite_awaddr;
  wire s_axi_lite_rready;
  wire sig_axi_por2rst;
  wire sig_axi_por2rst_out;
  wire sig_axi_por_reg1;
  wire sig_axi_por_reg2;
  wire sig_axi_por_reg3;
  wire sig_axi_por_reg4;
  wire sig_axi_por_reg5;
  wire sig_axi_por_reg6;
  wire sig_axi_por_reg7;
  wire sig_axi_por_reg8;
  wire sig_axilite_por_reg1;
  wire sig_axilite_por_reg2;
  wire sig_axilite_por_reg3;
  wire sig_axilite_por_reg4;
  wire sig_axilite_por_reg5;
  wire sig_axilite_por_reg6;
  wire sig_axilite_por_reg7;
  wire sig_axilite_por_reg8;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_composite_cntlr_reset;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_composite_reg_reset;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_composite_sg_reset_n;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_composite_sgcntlr_reset;
  wire sig_dm_soft_reset_n;
  wire sig_halt_cmplt;
  wire sig_halt_request0;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_lite_bside_hw_reset_reg;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_lite_cside_hw_reset_reg;
  wire sig_local_hw_reset_reg;
  wire sig_mm2s_status_reg0;
  wire sig_pulse_trigger;
  wire sig_reg2cntlr_sg_mode;
  wire sig_reg2rst_soft_reset;
  wire sig_rst2dm_resetn;
  wire sig_rst2s2mm_halt;
  wire sig_sgcntl2sg_updptr_tlast;
  wire sig_sm_state0;
  wire sig_soft_reset;
  wire sig_to_edge_detect_reg;

  assign sig_rst2cntlr_reset = sig_composite_cntlr_reset;
  assign sig_rst2lite_bside_reset = sig_lite_bside_hw_reset_reg;
  assign sig_rst2reg_reset = sig_composite_reg_reset;
  assign sig_rst2sg_resetn = sig_composite_sg_reset_n;
  assign sig_rst2sgcntlr_reset = sig_composite_sgcntlr_reset;
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_AXI_LITE_SYNC2AXI.sig_composite_cntlr_reset_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_3_I_SOFT_RST_PULSEGEN),
        .Q(sig_composite_cntlr_reset),
        .R(1'b0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_3_I_SOFT_RST_PULSEGEN),
        .Q(sig_composite_reg_reset),
        .R(1'b0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_I_SOFT_RST_PULSEGEN),
        .Q(sig_composite_sg_reset_n),
        .R(1'b0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_3_I_SOFT_RST_PULSEGEN),
        .Q(sig_composite_sgcntlr_reset),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AXI_LITE_SYNC2AXI.sig_dm_soft_reset_n_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_2_I_SOFT_RST_PULSEGEN),
        .Q(sig_dm_soft_reset_n),
        .R(1'b0));
LUT4 #(
    .INIT(16'hFF7F)) 
     \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_1 
       (.I0(sig_axilite_por_reg8),
        .I1(sig_axilite_por_reg7),
        .I2(sig_axilite_por_reg6),
        .I3(\n_0_GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_2 ),
        .O(\n_0_GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_1 ));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_2 
       (.I0(sig_axilite_por_reg4),
        .I1(sig_axilite_por_reg5),
        .I2(sig_axilite_por_reg1),
        .I3(s_axi_lite_aresetn),
        .I4(sig_axilite_por_reg3),
        .I5(sig_axilite_por_reg2),
        .O(\n_0_GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_2 ));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_1 ),
        .Q(sig_lite_bside_hw_reset_reg),
        .R(1'b0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_AXI_LITE_SYNC2AXI.sig_lite_cside_hw_reset_reg_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_1 ),
        .Q(sig_lite_cside_hw_reset_reg),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair196" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \GEN_AXI_LITE_SYNC2AXI.sig_local_hw_reset_reg_i_1 
       (.I0(s_axi_lite_aresetn),
        .O(\n_0_GEN_AXI_LITE_SYNC2AXI.sig_local_hw_reset_reg_i_1 ));
FDSE #(
    .INIT(1'b0)) 
     \GEN_AXI_LITE_SYNC2AXI.sig_local_hw_reset_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_AXI_LITE_SYNC2AXI.sig_local_hw_reset_reg_i_1 ),
        .Q(sig_local_hw_reset_reg),
        .S(sig_axi_por2rst_out));
LUT1 #(
    .INIT(2'h1)) 
     \GEN_CH1_UPDATE.ch1_dma_decerr_set_i_1 
       (.I0(sig_composite_sg_reset_n),
        .O(O9));
LUT3 #(
    .INIT(8'hEA)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 
       (.I0(sig_lite_bside_hw_reset_reg),
        .I1(I2),
        .I2(s_axi_lite_rready),
        .O(I26));
LUT5 #(
    .INIT(32'h00000001)) 
     \GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1 
       (.I0(sig_lite_bside_hw_reset_reg),
        .I1(s_axi_lite_awaddr[0]),
        .I2(s_axi_lite_awaddr[1]),
        .I3(s_axi_lite_awaddr[3]),
        .I4(s_axi_lite_awaddr[2]),
        .O(O3));
LUT5 #(
    .INIT(32'h00000200)) 
     \GEN_SYNC_WRITE.axi2ip_wrce[10]_i_2 
       (.I0(s_axi_lite_awaddr[1]),
        .I1(sig_lite_bside_hw_reset_reg),
        .I2(s_axi_lite_awaddr[0]),
        .I3(s_axi_lite_awaddr[3]),
        .I4(s_axi_lite_awaddr[2]),
        .O(O2));
LUT5 #(
    .INIT(32'h00000100)) 
     \GEN_SYNC_WRITE.axi2ip_wrce[1]_i_1 
       (.I0(s_axi_lite_awaddr[3]),
        .I1(s_axi_lite_awaddr[2]),
        .I2(sig_lite_bside_hw_reset_reg),
        .I3(s_axi_lite_awaddr[0]),
        .I4(s_axi_lite_awaddr[1]),
        .O(O7));
LUT5 #(
    .INIT(32'h00000002)) 
     \GEN_SYNC_WRITE.axi2ip_wrce[2]_i_1 
       (.I0(s_axi_lite_awaddr[1]),
        .I1(sig_lite_bside_hw_reset_reg),
        .I2(s_axi_lite_awaddr[0]),
        .I3(s_axi_lite_awaddr[3]),
        .I4(s_axi_lite_awaddr[2]),
        .O(O5));
LUT5 #(
    .INIT(32'h00000100)) 
     \GEN_SYNC_WRITE.axi2ip_wrce[4]_i_1 
       (.I0(sig_lite_bside_hw_reset_reg),
        .I1(s_axi_lite_awaddr[0]),
        .I2(s_axi_lite_awaddr[1]),
        .I3(s_axi_lite_awaddr[2]),
        .I4(s_axi_lite_awaddr[3]),
        .O(O4));
LUT5 #(
    .INIT(32'h00000200)) 
     \GEN_SYNC_WRITE.axi2ip_wrce[6]_i_1 
       (.I0(s_axi_lite_awaddr[1]),
        .I1(sig_lite_bside_hw_reset_reg),
        .I2(s_axi_lite_awaddr[0]),
        .I3(s_axi_lite_awaddr[2]),
        .I4(s_axi_lite_awaddr[3]),
        .O(O6));
LUT5 #(
    .INIT(32'h00000002)) 
     \GEN_SYNC_WRITE.axi2ip_wrce[8]_i_1 
       (.I0(s_axi_lite_awaddr[3]),
        .I1(s_axi_lite_awaddr[2]),
        .I2(sig_lite_bside_hw_reset_reg),
        .I3(s_axi_lite_awaddr[0]),
        .I4(s_axi_lite_awaddr[1]),
        .O(O1));
LUT4 #(
    .INIT(16'hBF8F)) 
     \I_SG_FETCH_QUEUE/counter[0]_i_1 
       (.I0(m_axi_sg_rlast),
        .I1(m_axi_sg_rvalid),
        .I2(sig_composite_sg_reset_n),
        .I3(in0),
        .O(O12));
LUT3 #(
    .INIT(8'hB3)) 
     \I_SG_FETCH_QUEUE/counter[7]_i_1 
       (.I0(m_axi_sg_rlast),
        .I1(sig_composite_sg_reset_n),
        .I2(m_axi_sg_rvalid),
        .O(O11));
axi_cdma_0_axi_cdma_pulse_gen__parameterized0 I_SOFT_RST_CLR_PULSE
       (.O1(Q),
        .Q(sig_soft_reset),
        .m_axi_aclk(m_axi_aclk),
        .sig_local_hw_reset_reg(sig_local_hw_reset_reg));
axi_cdma_0_axi_cdma_pulse_gen__parameterized1_7 I_SOFT_RST_POS_EDGE_DTCT
       (.O1(n_1_I_SOFT_RST_POS_EDGE_DTCT),
        .Q(sig_soft_reset),
        .m_axi_aclk(m_axi_aclk),
        .sig_local_hw_reset_reg(sig_local_hw_reset_reg),
        .sig_pulse_trigger(sig_pulse_trigger),
        .sig_reg2rst_soft_reset(sig_reg2rst_soft_reset),
        .sig_rst2s2mm_halt(sig_rst2s2mm_halt),
        .sig_to_edge_detect_reg(sig_to_edge_detect_reg));
axi_cdma_0_axi_cdma_pulse_gen I_SOFT_RST_PULSEGEN
       (.O1(n_0_I_SOFT_RST_PULSEGEN),
        .O2(n_2_I_SOFT_RST_PULSEGEN),
        .O3(n_3_I_SOFT_RST_PULSEGEN),
        .Q(sig_soft_reset),
        .m_axi_aclk(m_axi_aclk),
        .s_axi_lite_aresetn(s_axi_lite_aresetn),
        .sig_axi_por2rst_out(sig_axi_por2rst_out),
        .sig_halt_cmplt(sig_halt_cmplt),
        .sig_halt_request0(sig_halt_request0),
        .sig_local_hw_reset_reg(sig_local_hw_reset_reg));
LUT2 #(
    .INIT(4'hB)) 
     \counter[7]_i_2 
       (.I0(m_axi_sg_rvalid),
        .I1(sig_composite_sg_reset_n),
        .O(O10));
LUT2 #(
    .INIT(4'hB)) 
     \curdesc_lsb_i[31]_i_1 
       (.I0(sig_composite_reg_reset),
        .I1(sig_reg2cntlr_sg_mode),
        .O(SR));
LUT3 #(
    .INIT(8'hDF)) 
     sig_axi_por2rst_out_i_1
       (.I0(sig_axi_por_reg3),
        .I1(n_0_sig_axi_por2rst_out_i_2),
        .I2(sig_axi_por_reg2),
        .O(sig_axi_por2rst));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     sig_axi_por2rst_out_i_2
       (.I0(sig_axi_por_reg5),
        .I1(sig_axi_por_reg4),
        .I2(sig_axi_por_reg7),
        .I3(sig_axi_por_reg6),
        .I4(sig_axi_por_reg1),
        .I5(sig_axi_por_reg8),
        .O(n_0_sig_axi_por2rst_out_i_2));
FDRE #(
    .INIT(1'b0)) 
     sig_axi_por2rst_out_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_axi_por2rst),
        .Q(sig_axi_por2rst_out),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     sig_axi_por_reg1_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(sig_axi_por_reg1),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     sig_axi_por_reg2_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_axi_por_reg1),
        .Q(sig_axi_por_reg2),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     sig_axi_por_reg3_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_axi_por_reg2),
        .Q(sig_axi_por_reg3),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     sig_axi_por_reg4_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_axi_por_reg3),
        .Q(sig_axi_por_reg4),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     sig_axi_por_reg5_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_axi_por_reg4),
        .Q(sig_axi_por_reg5),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     sig_axi_por_reg6_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_axi_por_reg5),
        .Q(sig_axi_por_reg6),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     sig_axi_por_reg7_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_axi_por_reg6),
        .Q(sig_axi_por_reg7),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     sig_axi_por_reg8_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_axi_por_reg7),
        .Q(sig_axi_por_reg8),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     sig_axilite_por_reg1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(sig_axilite_por_reg1),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     sig_axilite_por_reg2_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_axilite_por_reg1),
        .Q(sig_axilite_por_reg2),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     sig_axilite_por_reg3_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_axilite_por_reg2),
        .Q(sig_axilite_por_reg3),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     sig_axilite_por_reg4_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_axilite_por_reg3),
        .Q(sig_axilite_por_reg4),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     sig_axilite_por_reg5_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_axilite_por_reg4),
        .Q(sig_axilite_por_reg5),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     sig_axilite_por_reg6_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_axilite_por_reg5),
        .Q(sig_axilite_por_reg6),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     sig_axilite_por_reg7_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_axilite_por_reg6),
        .Q(sig_axilite_por_reg7),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     sig_axilite_por_reg8_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_axilite_por_reg7),
        .Q(sig_axilite_por_reg8),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair196" *) 
   LUT2 #(
    .INIT(4'h8)) 
     sig_cmd_stat_rst_user_reg_n_cdc_from_i_1
       (.I0(s_axi_lite_aresetn),
        .I1(sig_dm_soft_reset_n),
        .O(sig_rst2dm_resetn));
LUT3 #(
    .INIT(8'hBA)) 
     \sig_fetch_update_reg[31]_i_1 
       (.I0(sig_composite_sgcntlr_reset),
        .I1(ptr_queue_full),
        .I2(sig_sgcntl2sg_updptr_tlast),
        .O(O8));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_cmplt_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(I1),
        .Q(sig_halt_cmplt),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_request_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_1_I_SOFT_RST_POS_EDGE_DTCT),
        .Q(sig_rst2s2mm_halt),
        .R(1'b0));
LUT2 #(
    .INIT(4'hE)) 
     \sig_mm2s_status_reg[6]_i_1 
       (.I0(sig_composite_cntlr_reset),
        .I1(I3),
        .O(sig_mm2s_status_reg0));
LUT2 #(
    .INIT(4'hE)) 
     sig_sm_set_ioc_i_1
       (.I0(sig_composite_cntlr_reset),
        .I1(sig_rst2s2mm_halt),
        .O(sig_sm_state0));
endmodule

(* ORIG_REF_NAME = "axi_cdma_sg_cntlr" *) 
module axi_cdma_0_axi_cdma_sg_cntlr
   (O1,
    O2,
    cdma_tvect_out,
    sig_sgcntlr2reg_new_curdesc_wren,
    sig_sgcntl2mm2s_cmd_tvalid,
    out,
    sig_sgcntl2s2mm_cmd_tvalid,
    O3,
    sig_to_edge_detect_reg,
    sig_to_edge_detect_reg_0,
    sig_sgcntl2reg_idle_clr,
    sig_shtdwn_sm_set_cmplt,
    E,
    O4,
    sig_fetch_update_empty,
    sig_sgcntl2s2mm_halt,
    sig_sgcntl2sg_updsts_tvalid,
    O5,
    sig_sgcntl2sg_ftch_tready,
    O6,
    sig_sgcntl2sg_updptr_tlast,
    O7,
    sig_sgcntl2rst_halt_cmplt,
    O8,
    sig_sgcntlr2sg_desc_flush,
    O9,
    O10,
    I5,
    I7,
    O11,
    O12,
    O13,
    Q,
    O14,
    m_axis_ftch1_tdata_new,
    in0,
    O25,
    sig_rst2sgcntlr_reset,
    sig_sg2sgcntlr_updt_idle,
    m_axi_aclk,
    sig_pulse_trigger,
    sig_reg2sg_tailpntr_updated,
    sig_pulse_trigger_1,
    I1,
    I2,
    sts_queue_full,
    sig_do_shutdown,
    sig_reg2cntlr_sg_mode,
    I3,
    sig_cntl2mm2s_sts_tready,
    sig_dm_mm2s_sts_tvalid,
    ptr_queue_full,
    sig_sg2sgcntlr_ftch_idle,
    sig_dm_s2mm_halt_cmplt,
    sig_dm_mm2s_halt_cmplt,
    I4,
    sig_rst2sg_resetn,
    sig_cntl2s2mm_sts_tready,
    sig_dm_s2mm_sts_tvalid,
    ch1_delay_cnt_en,
    I6,
    sig_rst2s2mm_halt,
    sig_rst2all_stop_request,
    I8,
    SR,
    D,
    I9);
  output O1;
  output O2;
  output [1:0]cdma_tvect_out;
  output sig_sgcntlr2reg_new_curdesc_wren;
  output sig_sgcntl2mm2s_cmd_tvalid;
  output [59:0]out;
  output sig_sgcntl2s2mm_cmd_tvalid;
  output [59:0]O3;
  output sig_to_edge_detect_reg;
  output sig_to_edge_detect_reg_0;
  output sig_sgcntl2reg_idle_clr;
  output sig_shtdwn_sm_set_cmplt;
  output [0:0]E;
  output [0:0]O4;
  output sig_fetch_update_empty;
  output sig_sgcntl2s2mm_halt;
  output sig_sgcntl2sg_updsts_tvalid;
  output O5;
  output sig_sgcntl2sg_ftch_tready;
  output O6;
  output sig_sgcntl2sg_updptr_tlast;
  output [0:0]O7;
  output sig_sgcntl2rst_halt_cmplt;
  output O8;
  output sig_sgcntlr2sg_desc_flush;
  output [0:0]O9;
  output O10;
  output [0:0]I5;
  output [0:0]I7;
  output O11;
  output O12;
  output O13;
  output [27:0]Q;
  output [32:0]O14;
  input [114:0]m_axis_ftch1_tdata_new;
  input [0:0]in0;
  input [0:0]O25;
  input sig_rst2sgcntlr_reset;
  input sig_sg2sgcntlr_updt_idle;
  input m_axi_aclk;
  input sig_pulse_trigger;
  input sig_reg2sg_tailpntr_updated;
  input sig_pulse_trigger_1;
  input I1;
  input I2;
  input sts_queue_full;
  input sig_do_shutdown;
  input sig_reg2cntlr_sg_mode;
  input [0:0]I3;
  input sig_cntl2mm2s_sts_tready;
  input sig_dm_mm2s_sts_tvalid;
  input ptr_queue_full;
  input sig_sg2sgcntlr_ftch_idle;
  input sig_dm_s2mm_halt_cmplt;
  input sig_dm_mm2s_halt_cmplt;
  input I4;
  input sig_rst2sg_resetn;
  input sig_cntl2s2mm_sts_tready;
  input sig_dm_s2mm_sts_tvalid;
  input ch1_delay_cnt_en;
  input I6;
  input sig_rst2s2mm_halt;
  input sig_rst2all_stop_request;
  input I8;
  input [0:0]SR;
  input [6:0]D;
  input [6:0]I9;

  wire [6:0]D;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire [0:0]I3;
  wire I4;
  wire [0:0]I5;
  wire I6;
  wire [0:0]I7;
  wire I8;
  wire [6:0]I9;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire [32:0]O14;
  wire [0:0]O4;
  wire O5;
  wire O6;
  wire [0:0]O7;
  wire O8;
  wire [0:0]O9;
  wire [27:0]Q;
  wire [0:0]SR;
  wire [0:0]\^cdma_tvect_out ;
  wire ch1_delay_cnt_en;
  wire m_axi_aclk;
  wire [114:87]\^m_axis_ftch1_tdata_new ;
  wire \n_0_sig_cmd_tag_cntr[0]_i_1 ;
  wire \n_0_sig_cmd_tag_cntr[1]_i_1 ;
  wire \n_0_sig_cmd_tag_cntr[2]_i_1 ;
  wire \n_0_sig_cmd_tag_cntr[3]_i_1 ;
  wire n_0_sig_dm_status_empty_i_1;
  wire n_0_sig_dm_status_full_i_2;
  wire \n_0_sig_dm_status_reg[0]_i_1 ;
  wire \n_0_sig_dm_status_reg[10]_i_1 ;
  wire \n_0_sig_dm_status_reg[11]_i_1 ;
  wire \n_0_sig_dm_status_reg[12]_i_1 ;
  wire \n_0_sig_dm_status_reg[13]_i_1 ;
  wire \n_0_sig_dm_status_reg[14]_i_1 ;
  wire \n_0_sig_dm_status_reg[15]_i_1 ;
  wire \n_0_sig_dm_status_reg[16]_i_1 ;
  wire \n_0_sig_dm_status_reg[17]_i_1 ;
  wire \n_0_sig_dm_status_reg[18]_i_1 ;
  wire \n_0_sig_dm_status_reg[19]_i_1 ;
  wire \n_0_sig_dm_status_reg[1]_i_1 ;
  wire \n_0_sig_dm_status_reg[20]_i_1 ;
  wire \n_0_sig_dm_status_reg[21]_i_1 ;
  wire \n_0_sig_dm_status_reg[22]_i_1 ;
  wire \n_0_sig_dm_status_reg[23]_i_1 ;
  wire \n_0_sig_dm_status_reg[24]_i_1 ;
  wire \n_0_sig_dm_status_reg[25]_i_1 ;
  wire \n_0_sig_dm_status_reg[26]_i_1 ;
  wire \n_0_sig_dm_status_reg[27]_i_1 ;
  wire \n_0_sig_dm_status_reg[28]_i_1 ;
  wire \n_0_sig_dm_status_reg[28]_i_2 ;
  wire \n_0_sig_dm_status_reg[28]_i_3 ;
  wire \n_0_sig_dm_status_reg[29]_i_1 ;
  wire \n_0_sig_dm_status_reg[2]_i_1 ;
  wire \n_0_sig_dm_status_reg[30]_i_1 ;
  wire \n_0_sig_dm_status_reg[31]_i_1 ;
  wire \n_0_sig_dm_status_reg[32]_i_1 ;
  wire \n_0_sig_dm_status_reg[3]_i_1 ;
  wire \n_0_sig_dm_status_reg[4]_i_1 ;
  wire \n_0_sig_dm_status_reg[5]_i_1 ;
  wire \n_0_sig_dm_status_reg[6]_i_1 ;
  wire \n_0_sig_dm_status_reg[7]_i_1 ;
  wire \n_0_sig_dm_status_reg[8]_i_1 ;
  wire \n_0_sig_dm_status_reg[9]_i_1 ;
  wire n_0_sig_fetch_update_empty_i_2;
  wire n_0_sig_fetch_update_full_i_1;
  wire n_0_sig_flush_sg_i_1;
  wire \n_0_sig_ftch_limit_cntr[0]_i_1 ;
  wire \n_0_sig_ftch_limit_cntr[1]_i_1 ;
  wire \n_0_sig_ftch_limit_cntr[2]_i_1 ;
  wire \n_0_sig_ftch_limit_cntr[3]_i_1 ;
  wire \n_0_sig_ftch_limit_cntr[3]_i_2 ;
  wire \n_0_sig_ftch_limit_cntr[3]_i_3 ;
  wire n_0_sig_ftch_sm_set_getdesc_i_2;
  wire \n_0_sig_ftch_sm_state[1]_i_2 ;
  wire \n_0_sig_ftch_updt_cntr[0]_i_1 ;
  wire \n_0_sig_ftch_updt_cntr[1]_i_1 ;
  wire \n_0_sig_ftch_updt_cntr[2]_i_1 ;
  wire \n_0_sig_ftch_updt_cntr[3]_i_1 ;
  wire \n_0_sig_ftch_updt_cntr[4]_i_1 ;
  wire \n_0_sig_ftch_updt_cntr[4]_i_2 ;
  wire n_0_sig_halt_cmplt_reg_i_1;
  wire n_0_sig_halt_dm_i_1;
  wire n_0_sig_halt_status_i_1;
  wire n_0_sig_idle_set_inferred_i_3;
  wire \n_0_sig_mm2s_status_reg_reg[0] ;
  wire \n_0_sig_mm2s_status_reg_reg[1] ;
  wire \n_0_sig_mm2s_status_reg_reg[2] ;
  wire \n_0_sig_mm2s_status_reg_reg[3] ;
  wire \n_0_sig_s2mm_status_reg_reg[0] ;
  wire \n_0_sig_s2mm_status_reg_reg[1] ;
  wire \n_0_sig_s2mm_status_reg_reg[2] ;
  wire \n_0_sig_s2mm_status_reg_reg[3] ;
  wire \n_0_sig_shtdwn_sm_state[0]_i_3 ;
  wire \n_0_sig_shtdwn_sm_state[0]_i_4 ;
  wire \n_0_sig_shtdwn_sm_state[0]_i_5 ;
  wire \n_0_sig_shtdwn_sm_state[1]_i_2 ;
  wire \n_0_sig_shtdwn_sm_state_reg[0]_i_2 ;
  wire \n_0_sig_sts_sm_state[0]_i_2 ;
  wire \n_0_sig_updt_filter_cntr[0]_i_1 ;
  wire \n_0_sig_updt_filter_cntr[1]_i_1 ;
  wire \n_0_sig_updt_filter_cntr[2]_i_1 ;
  wire \n_0_sig_updt_filter_cntr[3]_i_1 ;
  wire p_2_in__0;
  wire ptr_queue_full;
  wire sig_cntl2mm2s_sts_tready;
  wire sig_cntl2s2mm_sts_tready;
  wire sig_dm_mm2s_halt_cmplt;
  wire sig_dm_mm2s_sts_tvalid;
  wire sig_dm_s2mm_halt_cmplt;
  wire sig_dm_s2mm_sts_tvalid;
  wire sig_dm_status_empty;
  wire sig_dm_status_reg1;
  wire sig_do_shutdown;
  wire sig_fetch_update_empty;
  wire sig_fetch_update_full0;
  wire [3:0]sig_ftch_limit_cntr_reg__0;
  wire sig_ftch_sm_set_getdesc_ns;
  wire [1:0]sig_ftch_sm_state;
  wire [1:0]sig_ftch_sm_state_ns;
  wire [4:0]sig_ftch_updt_cntr_reg__0;
  wire sig_halt_status;
(* MARK_DEBUG *)   wire sig_idle_set;
  wire sig_ld_dm_status_reg;
  wire sig_ld_fetch_update_reg;
(* MARK_DEBUG *)   wire [71:0]sig_mm2s_cmd;
(* MARK_DEBUG *)   wire sig_mm2s_cmd_valid;
(* MARK_DEBUG *)   wire sig_mm2s_decerr;
(* MARK_DEBUG *)   wire sig_mm2s_interr;
(* MARK_DEBUG *)   wire sig_mm2s_slverr;
  wire sig_mm2s_status_reg0;
  wire sig_pop_dm_status_reg;
  wire sig_pulse_trigger;
  wire sig_pulse_trigger_1;
  wire sig_reg2cntlr_sg_mode;
  wire sig_reg2sg_tailpntr_updated;
  wire sig_rst2all_stop_request;
  wire sig_rst2s2mm_halt;
  wire sig_rst2sg_resetn;
  wire sig_rst2sgcntlr_reset;
(* MARK_DEBUG *)   wire [71:0]sig_s2mm_cmd;
(* MARK_DEBUG *)   wire sig_s2mm_cmd_valid;
(* MARK_DEBUG *)   wire sig_s2mm_decerr;
(* MARK_DEBUG *)   wire sig_s2mm_interr;
(* MARK_DEBUG *)   wire sig_s2mm_slverr;
  wire sig_sg2sgcntlr_ftch_idle;
  wire sig_sg2sgcntlr_updt_idle;
(* MARK_DEBUG *)   wire sig_sg_run;
  wire sig_sgcntl2reg_idle_clr;
  wire sig_sgcntl2rst_halt_cmplt;
  wire sig_sgcntl2s2mm_halt;
  wire sig_sgcntl2sg_ftch_tready;
  wire sig_sgcntl2sg_updptr_tlast;
  wire sig_sgcntl2sg_updsts_tvalid;
  wire sig_sgcntlr2sg_desc_flush;
  wire sig_shtdwn_sm_set_cmplt;
  wire sig_shtdwn_sm_set_cmplt_ns;
  wire sig_shtdwn_sm_set_sts_halt_ns;
  wire [3:0]sig_shtdwn_sm_state;
  wire [3:0]sig_shtdwn_sm_state_ns;
  wire sig_shtdwn_sm_state_ns1;
  wire sig_sts_sm_pop_mm2s_sts_ns;
  wire sig_sts_sm_pop_s2mm_sts_ns;
  wire sig_sts_sm_push_updt;
  wire sig_sts_sm_push_updt_ns;
  wire [1:0]sig_sts_sm_state;
  wire [1:0]sig_sts_sm_state_ns;
  wire sig_to_edge_detect_reg;
  wire sig_to_edge_detect_reg_0;
  wire sig_update_idle_rising;
  wire [3:0]sig_updt_filter_cntr;
  wire sts_queue_full;

  assign O1 = sig_sg_run;
  assign O2 = sig_sg_run;
  assign O3[59:24] = sig_s2mm_cmd[67:32];
  assign O3[23:0] = sig_s2mm_cmd[23:0];
  assign \^m_axis_ftch1_tdata_new [114:87] = m_axis_ftch1_tdata_new[114:87];
  assign cdma_tvect_out[1] = sig_idle_set;
  assign cdma_tvect_out[0] = \^cdma_tvect_out [0];
  assign out[59:24] = sig_mm2s_cmd[67:32];
  assign out[23:0] = sig_mm2s_cmd[23:0];
  assign sig_mm2s_cmd[63:32] = m_axis_ftch1_tdata_new[31:0];
  assign sig_mm2s_cmd[23] = in0[0];
  assign sig_s2mm_cmd[63:32] = m_axis_ftch1_tdata_new[63:32];
  assign sig_s2mm_cmd[23] = O25[0];
  assign sig_s2mm_cmd[22:0] = m_axis_ftch1_tdata_new[86:64];
  assign sig_sgcntl2mm2s_cmd_tvalid = sig_mm2s_cmd_valid;
  assign sig_sgcntl2s2mm_cmd_tvalid = sig_s2mm_cmd_valid;
  assign sig_sgcntlr2reg_new_curdesc_wren = sig_s2mm_cmd_valid;
(* SOFT_HLUTNM = "soft_lutpair205" *) 
   LUT4 #(
    .INIT(16'hFFB8)) 
     \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_i_1 
       (.I0(sig_sgcntl2s2mm_halt),
        .I1(sig_reg2cntlr_sg_mode),
        .I2(sig_rst2s2mm_halt),
        .I3(sig_rst2all_stop_request),
        .O(O12));
LUT3 #(
    .INIT(8'hBF)) 
     \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_3 
       (.I0(sig_sgcntlr2sg_desc_flush),
        .I1(sig_sg_run),
        .I2(sig_rst2sg_resetn),
        .O(O8));
(* SOFT_HLUTNM = "soft_lutpair206" *) 
   LUT4 #(
    .INIT(16'hBAAA)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_31 
       (.I0(sig_sgcntl2s2mm_halt),
        .I1(sig_ftch_sm_state[1]),
        .I2(sig_ftch_sm_state[0]),
        .I3(n_0_sig_ftch_sm_set_getdesc_i_2),
        .O(sig_sgcntl2sg_ftch_tready));
LUT2 #(
    .INIT(4'h2)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout[31]_i_1 
       (.I0(sig_sgcntl2sg_updptr_tlast),
        .I1(ptr_queue_full),
        .O(O7));
LUT2 #(
    .INIT(4'h2)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout[33]_i_1 
       (.I0(sig_sgcntl2sg_updsts_tvalid),
        .I1(sts_queue_full),
        .O(O9));
(* SOFT_HLUTNM = "soft_lutpair205" *) 
   LUT4 #(
    .INIT(16'hFFB8)) 
     \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_i_1 
       (.I0(sig_sgcntl2s2mm_halt),
        .I1(sig_reg2cntlr_sg_mode),
        .I2(sig_rst2s2mm_halt),
        .I3(I8),
        .O(O13));
axi_cdma_0_axi_cdma_pulse_gen__parameterized1 I_GEN_IDLE_CLR
       (.I1(sig_idle_set),
        .I3(I3),
        .I6(I6),
        .O1(sig_sgcntl2reg_idle_clr),
        .O11(O11),
        .O5(O5),
        .cdma_tvect_out(\^cdma_tvect_out ),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .m_axi_aclk(m_axi_aclk),
        .sig_pulse_trigger_1(sig_pulse_trigger_1),
        .sig_reg2cntlr_sg_mode(sig_reg2cntlr_sg_mode),
        .sig_reg2sg_tailpntr_updated(sig_reg2sg_tailpntr_updated),
        .sig_rst2sgcntlr_reset(sig_rst2sgcntlr_reset),
        .sig_shtdwn_sm_set_cmplt(sig_shtdwn_sm_set_cmplt),
        .sig_to_edge_detect_reg_0(sig_to_edge_detect_reg_0));
axi_cdma_0_axi_cdma_pulse_gen__parameterized1_5 I_GEN_IDLE_SET
       (.I1(n_0_sig_idle_set_inferred_i_3),
        .I2(sig_sgcntl2rst_halt_cmplt),
        .in00(sig_idle_set),
        .m_axi_aclk(m_axi_aclk),
        .p_2_in__0(p_2_in__0),
        .sig_do_shutdown(sig_do_shutdown),
        .sig_rst2sgcntlr_reset(sig_rst2sgcntlr_reset),
        .sig_sg2sgcntlr_ftch_idle(sig_sg2sgcntlr_ftch_idle),
        .sig_update_idle_rising(sig_update_idle_rising));
axi_cdma_0_axi_cdma_pulse_gen__parameterized1_6 I_GEN_SG_IDLE_RISE
       (.m_axi_aclk(m_axi_aclk),
        .sig_pulse_trigger(sig_pulse_trigger),
        .sig_rst2sgcntlr_reset(sig_rst2sgcntlr_reset),
        .sig_sg2sgcntlr_updt_idle(sig_sg2sgcntlr_updt_idle),
        .sig_to_edge_detect_reg(sig_to_edge_detect_reg),
        .sig_update_idle_rising(sig_update_idle_rising));
LUT2 #(
    .INIT(4'hB)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[30]_i_1 
       (.I0(sig_mm2s_cmd[30]),
        .I1(sig_reg2cntlr_sg_mode),
        .O(I5));
LUT2 #(
    .INIT(4'hB)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[30]_i_1__0 
       (.I0(sig_s2mm_cmd[30]),
        .I1(sig_reg2cntlr_sg_mode),
        .O(I7));
LUT5 #(
    .INIT(32'hE0E0E020)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_i_2 
       (.I0(sig_cntl2mm2s_sts_tready),
        .I1(sig_reg2cntlr_sg_mode),
        .I2(sig_dm_mm2s_sts_tvalid),
        .I3(sig_sgcntl2s2mm_halt),
        .I4(E),
        .O(O6));
LUT5 #(
    .INIT(32'hFCAA0000)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_i_2__1 
       (.I0(sig_cntl2s2mm_sts_tready),
        .I1(sig_sgcntl2s2mm_halt),
        .I2(O4),
        .I3(sig_reg2cntlr_sg_mode),
        .I4(sig_dm_s2mm_sts_tvalid),
        .O(O10));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(sig_s2mm_cmd_valid),
        .O(sig_mm2s_cmd_valid));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(1'b0),
        .O(sig_mm2s_cmd[71]));
LUT1 #(
    .INIT(2'h2)) 
     i_10
       (.I0(1'b1),
        .O(sig_mm2s_cmd[30]));
LUT1 #(
    .INIT(2'h2)) 
     i_11
       (.I0(1'b0),
        .O(sig_mm2s_cmd[29]));
LUT1 #(
    .INIT(2'h2)) 
     i_12
       (.I0(1'b0),
        .O(sig_mm2s_cmd[28]));
LUT1 #(
    .INIT(2'h2)) 
     i_13
       (.I0(1'b0),
        .O(sig_mm2s_cmd[27]));
LUT1 #(
    .INIT(2'h2)) 
     i_14
       (.I0(1'b0),
        .O(sig_mm2s_cmd[26]));
LUT1 #(
    .INIT(2'h2)) 
     i_15
       (.I0(sig_s2mm_cmd[33]),
        .O(sig_mm2s_cmd[25]));
LUT1 #(
    .INIT(2'h2)) 
     i_16
       (.I0(sig_s2mm_cmd[32]),
        .O(sig_mm2s_cmd[24]));
LUT1 #(
    .INIT(2'h2)) 
     i_17
       (.I0(sig_s2mm_cmd[22]),
        .O(sig_mm2s_cmd[22]));
LUT1 #(
    .INIT(2'h2)) 
     i_18
       (.I0(sig_s2mm_cmd[21]),
        .O(sig_mm2s_cmd[21]));
LUT1 #(
    .INIT(2'h2)) 
     i_19
       (.I0(sig_s2mm_cmd[20]),
        .O(sig_mm2s_cmd[20]));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(1'b0),
        .O(sig_mm2s_cmd[70]));
LUT1 #(
    .INIT(2'h2)) 
     i_20
       (.I0(sig_s2mm_cmd[19]),
        .O(sig_mm2s_cmd[19]));
LUT1 #(
    .INIT(2'h2)) 
     i_21
       (.I0(sig_s2mm_cmd[18]),
        .O(sig_mm2s_cmd[18]));
LUT1 #(
    .INIT(2'h2)) 
     i_22
       (.I0(sig_s2mm_cmd[17]),
        .O(sig_mm2s_cmd[17]));
LUT1 #(
    .INIT(2'h2)) 
     i_23
       (.I0(sig_s2mm_cmd[16]),
        .O(sig_mm2s_cmd[16]));
LUT1 #(
    .INIT(2'h2)) 
     i_24
       (.I0(sig_s2mm_cmd[15]),
        .O(sig_mm2s_cmd[15]));
LUT1 #(
    .INIT(2'h2)) 
     i_25
       (.I0(sig_s2mm_cmd[14]),
        .O(sig_mm2s_cmd[14]));
LUT1 #(
    .INIT(2'h2)) 
     i_26
       (.I0(sig_s2mm_cmd[13]),
        .O(sig_mm2s_cmd[13]));
LUT1 #(
    .INIT(2'h2)) 
     i_27
       (.I0(sig_s2mm_cmd[12]),
        .O(sig_mm2s_cmd[12]));
LUT1 #(
    .INIT(2'h2)) 
     i_28
       (.I0(sig_s2mm_cmd[11]),
        .O(sig_mm2s_cmd[11]));
LUT1 #(
    .INIT(2'h2)) 
     i_29
       (.I0(sig_s2mm_cmd[10]),
        .O(sig_mm2s_cmd[10]));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(1'b0),
        .O(sig_mm2s_cmd[69]));
LUT1 #(
    .INIT(2'h2)) 
     i_30
       (.I0(sig_s2mm_cmd[9]),
        .O(sig_mm2s_cmd[9]));
LUT1 #(
    .INIT(2'h2)) 
     i_31
       (.I0(sig_s2mm_cmd[8]),
        .O(sig_mm2s_cmd[8]));
LUT1 #(
    .INIT(2'h2)) 
     i_32
       (.I0(sig_s2mm_cmd[7]),
        .O(sig_mm2s_cmd[7]));
LUT1 #(
    .INIT(2'h2)) 
     i_33
       (.I0(sig_s2mm_cmd[6]),
        .O(sig_mm2s_cmd[6]));
LUT1 #(
    .INIT(2'h2)) 
     i_34
       (.I0(sig_s2mm_cmd[5]),
        .O(sig_mm2s_cmd[5]));
LUT1 #(
    .INIT(2'h2)) 
     i_35
       (.I0(sig_s2mm_cmd[4]),
        .O(sig_mm2s_cmd[4]));
LUT1 #(
    .INIT(2'h2)) 
     i_36
       (.I0(sig_s2mm_cmd[3]),
        .O(sig_mm2s_cmd[3]));
LUT1 #(
    .INIT(2'h2)) 
     i_37
       (.I0(sig_s2mm_cmd[2]),
        .O(sig_mm2s_cmd[2]));
LUT1 #(
    .INIT(2'h2)) 
     i_38
       (.I0(sig_s2mm_cmd[1]),
        .O(sig_mm2s_cmd[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_39
       (.I0(sig_s2mm_cmd[0]),
        .O(sig_mm2s_cmd[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_4
       (.I0(1'b0),
        .O(sig_mm2s_cmd[68]));
LUT1 #(
    .INIT(2'h2)) 
     i_40
       (.I0(1'b0),
        .O(sig_s2mm_cmd[71]));
LUT1 #(
    .INIT(2'h2)) 
     i_41
       (.I0(1'b0),
        .O(sig_s2mm_cmd[70]));
LUT1 #(
    .INIT(2'h2)) 
     i_42
       (.I0(1'b0),
        .O(sig_s2mm_cmd[69]));
LUT1 #(
    .INIT(2'h2)) 
     i_43
       (.I0(1'b0),
        .O(sig_s2mm_cmd[68]));
LUT1 #(
    .INIT(2'h2)) 
     i_44
       (.I0(1'b1),
        .O(sig_s2mm_cmd[31]));
LUT1 #(
    .INIT(2'h2)) 
     i_45
       (.I0(1'b1),
        .O(sig_s2mm_cmd[30]));
LUT1 #(
    .INIT(2'h2)) 
     i_46
       (.I0(1'b0),
        .O(sig_s2mm_cmd[29]));
LUT1 #(
    .INIT(2'h2)) 
     i_47
       (.I0(1'b0),
        .O(sig_s2mm_cmd[28]));
LUT1 #(
    .INIT(2'h2)) 
     i_48
       (.I0(1'b0),
        .O(sig_s2mm_cmd[27]));
LUT1 #(
    .INIT(2'h2)) 
     i_49
       (.I0(1'b0),
        .O(sig_s2mm_cmd[26]));
LUT1 #(
    .INIT(2'h2)) 
     i_5
       (.I0(sig_s2mm_cmd[67]),
        .O(sig_mm2s_cmd[67]));
LUT1 #(
    .INIT(2'h2)) 
     i_50
       (.I0(1'b0),
        .O(sig_s2mm_cmd[25]));
LUT1 #(
    .INIT(2'h2)) 
     i_51
       (.I0(1'b0),
        .O(sig_s2mm_cmd[24]));
LUT1 #(
    .INIT(2'h2)) 
     i_6
       (.I0(sig_s2mm_cmd[66]),
        .O(sig_mm2s_cmd[66]));
LUT1 #(
    .INIT(2'h2)) 
     i_7
       (.I0(sig_s2mm_cmd[65]),
        .O(sig_mm2s_cmd[65]));
LUT1 #(
    .INIT(2'h2)) 
     i_8
       (.I0(sig_s2mm_cmd[64]),
        .O(sig_mm2s_cmd[64]));
LUT1 #(
    .INIT(2'h2)) 
     i_9
       (.I0(1'b1),
        .O(sig_mm2s_cmd[31]));
(* SOFT_HLUTNM = "soft_lutpair202" *) 
   LUT4 #(
    .INIT(16'h0440)) 
     \sig_cmd_tag_cntr[0]_i_1 
       (.I0(sig_rst2sgcntlr_reset),
        .I1(sig_reg2cntlr_sg_mode),
        .I2(sig_s2mm_cmd[64]),
        .I3(sig_s2mm_cmd_valid),
        .O(\n_0_sig_cmd_tag_cntr[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair202" *) 
   LUT5 #(
    .INIT(32'h00006A00)) 
     \sig_cmd_tag_cntr[1]_i_1 
       (.I0(sig_s2mm_cmd[65]),
        .I1(sig_s2mm_cmd[64]),
        .I2(sig_s2mm_cmd_valid),
        .I3(sig_reg2cntlr_sg_mode),
        .I4(sig_rst2sgcntlr_reset),
        .O(\n_0_sig_cmd_tag_cntr[1]_i_1 ));
LUT6 #(
    .INIT(64'h000000007F800000)) 
     \sig_cmd_tag_cntr[2]_i_1 
       (.I0(sig_s2mm_cmd_valid),
        .I1(sig_s2mm_cmd[64]),
        .I2(sig_s2mm_cmd[65]),
        .I3(sig_s2mm_cmd[66]),
        .I4(sig_reg2cntlr_sg_mode),
        .I5(sig_rst2sgcntlr_reset),
        .O(\n_0_sig_cmd_tag_cntr[2]_i_1 ));
LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
     \sig_cmd_tag_cntr[3]_i_1 
       (.I0(I4),
        .I1(sig_s2mm_cmd_valid),
        .I2(sig_s2mm_cmd[64]),
        .I3(sig_s2mm_cmd[65]),
        .I4(sig_s2mm_cmd[66]),
        .I5(sig_s2mm_cmd[67]),
        .O(\n_0_sig_cmd_tag_cntr[3]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_tag_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_cmd_tag_cntr[0]_i_1 ),
        .Q(sig_s2mm_cmd[64]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_tag_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_cmd_tag_cntr[1]_i_1 ),
        .Q(sig_s2mm_cmd[65]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_tag_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_cmd_tag_cntr[2]_i_1 ),
        .Q(sig_s2mm_cmd[66]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_tag_cntr_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_cmd_tag_cntr[3]_i_1 ),
        .Q(sig_s2mm_cmd[67]),
        .R(1'b0));
LUT2 #(
    .INIT(4'h4)) 
     sig_dm_status_empty_i_1
       (.I0(sig_sts_sm_push_updt),
        .I1(sig_dm_status_empty),
        .O(n_0_sig_dm_status_empty_i_1));
FDSE #(
    .INIT(1'b0)) 
     sig_dm_status_empty_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_dm_status_empty_i_1),
        .Q(sig_dm_status_empty),
        .S(sig_dm_status_reg1));
LUT4 #(
    .INIT(16'hFFAE)) 
     sig_dm_status_full_i_1
       (.I0(sig_halt_status),
        .I1(sig_sgcntl2sg_updsts_tvalid),
        .I2(sts_queue_full),
        .I3(sig_rst2sgcntlr_reset),
        .O(sig_dm_status_reg1));
(* SOFT_HLUTNM = "soft_lutpair209" *) 
   LUT3 #(
    .INIT(8'hF8)) 
     sig_dm_status_full_i_2
       (.I0(sig_dm_status_empty),
        .I1(sig_sts_sm_push_updt),
        .I2(sig_sgcntl2sg_updsts_tvalid),
        .O(n_0_sig_dm_status_full_i_2));
FDRE #(
    .INIT(1'b0)) 
     sig_dm_status_full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_dm_status_full_i_2),
        .Q(sig_sgcntl2sg_updsts_tvalid),
        .R(sig_dm_status_reg1));
LUT6 #(
    .INIT(64'h0000000000002202)) 
     \sig_dm_status_reg[0]_i_1 
       (.I0(O14[0]),
        .I1(sig_halt_status),
        .I2(sig_sgcntl2sg_updsts_tvalid),
        .I3(sts_queue_full),
        .I4(sig_rst2sgcntlr_reset),
        .I5(sig_ld_dm_status_reg),
        .O(\n_0_sig_dm_status_reg[0]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000002202)) 
     \sig_dm_status_reg[10]_i_1 
       (.I0(O14[10]),
        .I1(sig_halt_status),
        .I2(sig_sgcntl2sg_updsts_tvalid),
        .I3(sts_queue_full),
        .I4(sig_rst2sgcntlr_reset),
        .I5(sig_ld_dm_status_reg),
        .O(\n_0_sig_dm_status_reg[10]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000002202)) 
     \sig_dm_status_reg[11]_i_1 
       (.I0(O14[11]),
        .I1(sig_halt_status),
        .I2(sig_sgcntl2sg_updsts_tvalid),
        .I3(sts_queue_full),
        .I4(sig_rst2sgcntlr_reset),
        .I5(sig_ld_dm_status_reg),
        .O(\n_0_sig_dm_status_reg[11]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000002202)) 
     \sig_dm_status_reg[12]_i_1 
       (.I0(O14[12]),
        .I1(sig_halt_status),
        .I2(sig_sgcntl2sg_updsts_tvalid),
        .I3(sts_queue_full),
        .I4(sig_rst2sgcntlr_reset),
        .I5(sig_ld_dm_status_reg),
        .O(\n_0_sig_dm_status_reg[12]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000002202)) 
     \sig_dm_status_reg[13]_i_1 
       (.I0(O14[13]),
        .I1(sig_halt_status),
        .I2(sig_sgcntl2sg_updsts_tvalid),
        .I3(sts_queue_full),
        .I4(sig_rst2sgcntlr_reset),
        .I5(sig_ld_dm_status_reg),
        .O(\n_0_sig_dm_status_reg[13]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000002202)) 
     \sig_dm_status_reg[14]_i_1 
       (.I0(O14[14]),
        .I1(sig_halt_status),
        .I2(sig_sgcntl2sg_updsts_tvalid),
        .I3(sts_queue_full),
        .I4(sig_rst2sgcntlr_reset),
        .I5(sig_ld_dm_status_reg),
        .O(\n_0_sig_dm_status_reg[14]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000002202)) 
     \sig_dm_status_reg[15]_i_1 
       (.I0(O14[15]),
        .I1(sig_halt_status),
        .I2(sig_sgcntl2sg_updsts_tvalid),
        .I3(sts_queue_full),
        .I4(sig_rst2sgcntlr_reset),
        .I5(sig_ld_dm_status_reg),
        .O(\n_0_sig_dm_status_reg[15]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000002202)) 
     \sig_dm_status_reg[16]_i_1 
       (.I0(O14[16]),
        .I1(sig_halt_status),
        .I2(sig_sgcntl2sg_updsts_tvalid),
        .I3(sts_queue_full),
        .I4(sig_rst2sgcntlr_reset),
        .I5(sig_ld_dm_status_reg),
        .O(\n_0_sig_dm_status_reg[16]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000002202)) 
     \sig_dm_status_reg[17]_i_1 
       (.I0(O14[17]),
        .I1(sig_halt_status),
        .I2(sig_sgcntl2sg_updsts_tvalid),
        .I3(sts_queue_full),
        .I4(sig_rst2sgcntlr_reset),
        .I5(sig_ld_dm_status_reg),
        .O(\n_0_sig_dm_status_reg[17]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000002202)) 
     \sig_dm_status_reg[18]_i_1 
       (.I0(O14[18]),
        .I1(sig_halt_status),
        .I2(sig_sgcntl2sg_updsts_tvalid),
        .I3(sts_queue_full),
        .I4(sig_rst2sgcntlr_reset),
        .I5(sig_ld_dm_status_reg),
        .O(\n_0_sig_dm_status_reg[18]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000002202)) 
     \sig_dm_status_reg[19]_i_1 
       (.I0(O14[19]),
        .I1(sig_halt_status),
        .I2(sig_sgcntl2sg_updsts_tvalid),
        .I3(sts_queue_full),
        .I4(sig_rst2sgcntlr_reset),
        .I5(sig_ld_dm_status_reg),
        .O(\n_0_sig_dm_status_reg[19]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000002202)) 
     \sig_dm_status_reg[1]_i_1 
       (.I0(O14[1]),
        .I1(sig_halt_status),
        .I2(sig_sgcntl2sg_updsts_tvalid),
        .I3(sts_queue_full),
        .I4(sig_rst2sgcntlr_reset),
        .I5(sig_ld_dm_status_reg),
        .O(\n_0_sig_dm_status_reg[1]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000002202)) 
     \sig_dm_status_reg[20]_i_1 
       (.I0(O14[20]),
        .I1(sig_halt_status),
        .I2(sig_sgcntl2sg_updsts_tvalid),
        .I3(sts_queue_full),
        .I4(sig_rst2sgcntlr_reset),
        .I5(sig_ld_dm_status_reg),
        .O(\n_0_sig_dm_status_reg[20]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000002202)) 
     \sig_dm_status_reg[21]_i_1 
       (.I0(O14[21]),
        .I1(sig_halt_status),
        .I2(sig_sgcntl2sg_updsts_tvalid),
        .I3(sts_queue_full),
        .I4(sig_rst2sgcntlr_reset),
        .I5(sig_ld_dm_status_reg),
        .O(\n_0_sig_dm_status_reg[21]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000002202)) 
     \sig_dm_status_reg[22]_i_1 
       (.I0(O14[22]),
        .I1(sig_halt_status),
        .I2(sig_sgcntl2sg_updsts_tvalid),
        .I3(sts_queue_full),
        .I4(sig_rst2sgcntlr_reset),
        .I5(sig_ld_dm_status_reg),
        .O(\n_0_sig_dm_status_reg[22]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000002202)) 
     \sig_dm_status_reg[23]_i_1 
       (.I0(O14[23]),
        .I1(sig_halt_status),
        .I2(sig_sgcntl2sg_updsts_tvalid),
        .I3(sts_queue_full),
        .I4(sig_rst2sgcntlr_reset),
        .I5(sig_ld_dm_status_reg),
        .O(\n_0_sig_dm_status_reg[23]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000002202)) 
     \sig_dm_status_reg[24]_i_1 
       (.I0(O14[24]),
        .I1(sig_halt_status),
        .I2(sig_sgcntl2sg_updsts_tvalid),
        .I3(sts_queue_full),
        .I4(sig_rst2sgcntlr_reset),
        .I5(sig_ld_dm_status_reg),
        .O(\n_0_sig_dm_status_reg[24]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000002202)) 
     \sig_dm_status_reg[25]_i_1 
       (.I0(O14[25]),
        .I1(sig_halt_status),
        .I2(sig_sgcntl2sg_updsts_tvalid),
        .I3(sts_queue_full),
        .I4(sig_rst2sgcntlr_reset),
        .I5(sig_ld_dm_status_reg),
        .O(\n_0_sig_dm_status_reg[25]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000002202)) 
     \sig_dm_status_reg[26]_i_1 
       (.I0(O14[26]),
        .I1(sig_halt_status),
        .I2(sig_sgcntl2sg_updsts_tvalid),
        .I3(sts_queue_full),
        .I4(sig_rst2sgcntlr_reset),
        .I5(sig_ld_dm_status_reg),
        .O(\n_0_sig_dm_status_reg[26]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000002202)) 
     \sig_dm_status_reg[27]_i_1 
       (.I0(O14[27]),
        .I1(sig_halt_status),
        .I2(sig_sgcntl2sg_updsts_tvalid),
        .I3(sts_queue_full),
        .I4(sig_rst2sgcntlr_reset),
        .I5(sig_ld_dm_status_reg),
        .O(\n_0_sig_dm_status_reg[27]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair208" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \sig_dm_status_reg[27]_i_2 
       (.I0(sig_dm_status_empty),
        .I1(sig_sts_sm_push_updt),
        .O(sig_ld_dm_status_reg));
(* SOFT_HLUTNM = "soft_lutpair208" *) 
   LUT4 #(
    .INIT(16'hBF80)) 
     \sig_dm_status_reg[28]_i_1 
       (.I0(\n_0_sig_dm_status_reg[28]_i_2 ),
        .I1(sig_dm_status_empty),
        .I2(sig_sts_sm_push_updt),
        .I3(O14[28]),
        .O(\n_0_sig_dm_status_reg[28]_i_1 ));
LUT6 #(
    .INIT(64'h5555555554555554)) 
     \sig_dm_status_reg[28]_i_2 
       (.I0(sig_sgcntl2s2mm_halt),
        .I1(sig_mm2s_interr),
        .I2(sig_s2mm_interr),
        .I3(\n_0_sig_s2mm_status_reg_reg[3] ),
        .I4(\n_0_sig_mm2s_status_reg_reg[3] ),
        .I5(\n_0_sig_dm_status_reg[28]_i_3 ),
        .O(\n_0_sig_dm_status_reg[28]_i_2 ));
LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
     \sig_dm_status_reg[28]_i_3 
       (.I0(\n_0_sig_mm2s_status_reg_reg[0] ),
        .I1(\n_0_sig_s2mm_status_reg_reg[0] ),
        .I2(\n_0_sig_s2mm_status_reg_reg[1] ),
        .I3(\n_0_sig_mm2s_status_reg_reg[1] ),
        .I4(\n_0_sig_s2mm_status_reg_reg[2] ),
        .I5(\n_0_sig_mm2s_status_reg_reg[2] ),
        .O(\n_0_sig_dm_status_reg[28]_i_3 ));
LUT6 #(
    .INIT(64'h54FFFFFF54000000)) 
     \sig_dm_status_reg[29]_i_1 
       (.I0(sig_sgcntl2s2mm_halt),
        .I1(sig_s2mm_slverr),
        .I2(sig_mm2s_slverr),
        .I3(sig_dm_status_empty),
        .I4(sig_sts_sm_push_updt),
        .I5(O14[29]),
        .O(\n_0_sig_dm_status_reg[29]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000002202)) 
     \sig_dm_status_reg[2]_i_1 
       (.I0(O14[2]),
        .I1(sig_halt_status),
        .I2(sig_sgcntl2sg_updsts_tvalid),
        .I3(sts_queue_full),
        .I4(sig_rst2sgcntlr_reset),
        .I5(sig_ld_dm_status_reg),
        .O(\n_0_sig_dm_status_reg[2]_i_1 ));
LUT6 #(
    .INIT(64'h54FFFFFF54000000)) 
     \sig_dm_status_reg[30]_i_1 
       (.I0(sig_sgcntl2s2mm_halt),
        .I1(sig_s2mm_decerr),
        .I2(sig_mm2s_decerr),
        .I3(sig_dm_status_empty),
        .I4(sig_sts_sm_push_updt),
        .I5(O14[30]),
        .O(\n_0_sig_dm_status_reg[30]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair209" *) 
   LUT3 #(
    .INIT(8'hF8)) 
     \sig_dm_status_reg[31]_i_1 
       (.I0(sig_dm_status_empty),
        .I1(sig_sts_sm_push_updt),
        .I2(O14[31]),
        .O(\n_0_sig_dm_status_reg[31]_i_1 ));
LUT3 #(
    .INIT(8'hF8)) 
     \sig_dm_status_reg[32]_i_1 
       (.I0(sig_dm_status_empty),
        .I1(sig_sts_sm_push_updt),
        .I2(O14[32]),
        .O(\n_0_sig_dm_status_reg[32]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000002202)) 
     \sig_dm_status_reg[3]_i_1 
       (.I0(O14[3]),
        .I1(sig_halt_status),
        .I2(sig_sgcntl2sg_updsts_tvalid),
        .I3(sts_queue_full),
        .I4(sig_rst2sgcntlr_reset),
        .I5(sig_ld_dm_status_reg),
        .O(\n_0_sig_dm_status_reg[3]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000002202)) 
     \sig_dm_status_reg[4]_i_1 
       (.I0(O14[4]),
        .I1(sig_halt_status),
        .I2(sig_sgcntl2sg_updsts_tvalid),
        .I3(sts_queue_full),
        .I4(sig_rst2sgcntlr_reset),
        .I5(sig_ld_dm_status_reg),
        .O(\n_0_sig_dm_status_reg[4]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000002202)) 
     \sig_dm_status_reg[5]_i_1 
       (.I0(O14[5]),
        .I1(sig_halt_status),
        .I2(sig_sgcntl2sg_updsts_tvalid),
        .I3(sts_queue_full),
        .I4(sig_rst2sgcntlr_reset),
        .I5(sig_ld_dm_status_reg),
        .O(\n_0_sig_dm_status_reg[5]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000002202)) 
     \sig_dm_status_reg[6]_i_1 
       (.I0(O14[6]),
        .I1(sig_halt_status),
        .I2(sig_sgcntl2sg_updsts_tvalid),
        .I3(sts_queue_full),
        .I4(sig_rst2sgcntlr_reset),
        .I5(sig_ld_dm_status_reg),
        .O(\n_0_sig_dm_status_reg[6]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000002202)) 
     \sig_dm_status_reg[7]_i_1 
       (.I0(O14[7]),
        .I1(sig_halt_status),
        .I2(sig_sgcntl2sg_updsts_tvalid),
        .I3(sts_queue_full),
        .I4(sig_rst2sgcntlr_reset),
        .I5(sig_ld_dm_status_reg),
        .O(\n_0_sig_dm_status_reg[7]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000002202)) 
     \sig_dm_status_reg[8]_i_1 
       (.I0(O14[8]),
        .I1(sig_halt_status),
        .I2(sig_sgcntl2sg_updsts_tvalid),
        .I3(sts_queue_full),
        .I4(sig_rst2sgcntlr_reset),
        .I5(sig_ld_dm_status_reg),
        .O(\n_0_sig_dm_status_reg[8]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000002202)) 
     \sig_dm_status_reg[9]_i_1 
       (.I0(O14[9]),
        .I1(sig_halt_status),
        .I2(sig_sgcntl2sg_updsts_tvalid),
        .I3(sts_queue_full),
        .I4(sig_rst2sgcntlr_reset),
        .I5(sig_ld_dm_status_reg),
        .O(\n_0_sig_dm_status_reg[9]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_dm_status_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_dm_status_reg[0]_i_1 ),
        .Q(O14[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_dm_status_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_dm_status_reg[10]_i_1 ),
        .Q(O14[10]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_dm_status_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_dm_status_reg[11]_i_1 ),
        .Q(O14[11]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_dm_status_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_dm_status_reg[12]_i_1 ),
        .Q(O14[12]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_dm_status_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_dm_status_reg[13]_i_1 ),
        .Q(O14[13]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_dm_status_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_dm_status_reg[14]_i_1 ),
        .Q(O14[14]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_dm_status_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_dm_status_reg[15]_i_1 ),
        .Q(O14[15]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_dm_status_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_dm_status_reg[16]_i_1 ),
        .Q(O14[16]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_dm_status_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_dm_status_reg[17]_i_1 ),
        .Q(O14[17]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_dm_status_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_dm_status_reg[18]_i_1 ),
        .Q(O14[18]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_dm_status_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_dm_status_reg[19]_i_1 ),
        .Q(O14[19]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_dm_status_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_dm_status_reg[1]_i_1 ),
        .Q(O14[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_dm_status_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_dm_status_reg[20]_i_1 ),
        .Q(O14[20]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_dm_status_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_dm_status_reg[21]_i_1 ),
        .Q(O14[21]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_dm_status_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_dm_status_reg[22]_i_1 ),
        .Q(O14[22]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_dm_status_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_dm_status_reg[23]_i_1 ),
        .Q(O14[23]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_dm_status_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_dm_status_reg[24]_i_1 ),
        .Q(O14[24]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_dm_status_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_dm_status_reg[25]_i_1 ),
        .Q(O14[25]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_dm_status_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_dm_status_reg[26]_i_1 ),
        .Q(O14[26]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_dm_status_reg_reg[27] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_dm_status_reg[27]_i_1 ),
        .Q(O14[27]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_dm_status_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_dm_status_reg[28]_i_1 ),
        .Q(O14[28]),
        .R(sig_dm_status_reg1));
FDRE #(
    .INIT(1'b0)) 
     \sig_dm_status_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_dm_status_reg[29]_i_1 ),
        .Q(O14[29]),
        .R(sig_dm_status_reg1));
FDRE #(
    .INIT(1'b0)) 
     \sig_dm_status_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_dm_status_reg[2]_i_1 ),
        .Q(O14[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_dm_status_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_dm_status_reg[30]_i_1 ),
        .Q(O14[30]),
        .R(sig_dm_status_reg1));
FDRE #(
    .INIT(1'b0)) 
     \sig_dm_status_reg_reg[31] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_dm_status_reg[31]_i_1 ),
        .Q(O14[31]),
        .R(sig_dm_status_reg1));
FDRE #(
    .INIT(1'b0)) 
     \sig_dm_status_reg_reg[32] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_dm_status_reg[32]_i_1 ),
        .Q(O14[32]),
        .R(sig_dm_status_reg1));
FDRE #(
    .INIT(1'b0)) 
     \sig_dm_status_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_dm_status_reg[3]_i_1 ),
        .Q(O14[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_dm_status_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_dm_status_reg[4]_i_1 ),
        .Q(O14[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_dm_status_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_dm_status_reg[5]_i_1 ),
        .Q(O14[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_dm_status_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_dm_status_reg[6]_i_1 ),
        .Q(O14[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_dm_status_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_dm_status_reg[7]_i_1 ),
        .Q(O14[7]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_dm_status_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_dm_status_reg[8]_i_1 ),
        .Q(O14[8]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_dm_status_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_dm_status_reg[9]_i_1 ),
        .Q(O14[9]),
        .R(1'b0));
LUT4 #(
    .INIT(16'hFFAE)) 
     sig_fetch_update_empty_i_1
       (.I0(sig_sgcntl2s2mm_halt),
        .I1(sig_sgcntl2sg_updptr_tlast),
        .I2(ptr_queue_full),
        .I3(sig_rst2sgcntlr_reset),
        .O(sig_fetch_update_full0));
LUT2 #(
    .INIT(4'h2)) 
     sig_fetch_update_empty_i_2
       (.I0(sig_fetch_update_empty),
        .I1(sig_s2mm_cmd_valid),
        .O(n_0_sig_fetch_update_empty_i_2));
FDSE #(
    .INIT(1'b0)) 
     sig_fetch_update_empty_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_fetch_update_empty_i_2),
        .Q(sig_fetch_update_empty),
        .S(sig_fetch_update_full0));
LUT6 #(
    .INIT(64'h000000000F000808)) 
     sig_fetch_update_full_i_1
       (.I0(sig_fetch_update_empty),
        .I1(sig_s2mm_cmd_valid),
        .I2(sig_rst2sgcntlr_reset),
        .I3(ptr_queue_full),
        .I4(sig_sgcntl2sg_updptr_tlast),
        .I5(sig_sgcntl2s2mm_halt),
        .O(n_0_sig_fetch_update_full_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_fetch_update_full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_fetch_update_full_i_1),
        .Q(sig_sgcntl2sg_updptr_tlast),
        .R(1'b0));
LUT2 #(
    .INIT(4'h8)) 
     \sig_fetch_update_reg[31]_i_2 
       (.I0(sig_s2mm_cmd_valid),
        .I1(sig_fetch_update_empty),
        .O(sig_ld_fetch_update_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_fetch_update_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\^m_axis_ftch1_tdata_new [93]),
        .Q(Q[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_fetch_update_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\^m_axis_ftch1_tdata_new [94]),
        .Q(Q[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_fetch_update_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\^m_axis_ftch1_tdata_new [95]),
        .Q(Q[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_fetch_update_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\^m_axis_ftch1_tdata_new [96]),
        .Q(Q[9]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_fetch_update_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\^m_axis_ftch1_tdata_new [97]),
        .Q(Q[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_fetch_update_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\^m_axis_ftch1_tdata_new [98]),
        .Q(Q[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_fetch_update_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\^m_axis_ftch1_tdata_new [99]),
        .Q(Q[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_fetch_update_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\^m_axis_ftch1_tdata_new [100]),
        .Q(Q[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_fetch_update_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\^m_axis_ftch1_tdata_new [101]),
        .Q(Q[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_fetch_update_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\^m_axis_ftch1_tdata_new [102]),
        .Q(Q[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_fetch_update_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\^m_axis_ftch1_tdata_new [103]),
        .Q(Q[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_fetch_update_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\^m_axis_ftch1_tdata_new [104]),
        .Q(Q[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_fetch_update_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\^m_axis_ftch1_tdata_new [105]),
        .Q(Q[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_fetch_update_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\^m_axis_ftch1_tdata_new [106]),
        .Q(Q[19]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_fetch_update_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\^m_axis_ftch1_tdata_new [107]),
        .Q(Q[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_fetch_update_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\^m_axis_ftch1_tdata_new [108]),
        .Q(Q[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_fetch_update_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\^m_axis_ftch1_tdata_new [109]),
        .Q(Q[22]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_fetch_update_reg_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\^m_axis_ftch1_tdata_new [110]),
        .Q(Q[23]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_fetch_update_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\^m_axis_ftch1_tdata_new [111]),
        .Q(Q[24]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_fetch_update_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\^m_axis_ftch1_tdata_new [112]),
        .Q(Q[25]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_fetch_update_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\^m_axis_ftch1_tdata_new [113]),
        .Q(Q[26]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_fetch_update_reg_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\^m_axis_ftch1_tdata_new [114]),
        .Q(Q[27]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_fetch_update_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\^m_axis_ftch1_tdata_new [87]),
        .Q(Q[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_fetch_update_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\^m_axis_ftch1_tdata_new [88]),
        .Q(Q[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_fetch_update_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\^m_axis_ftch1_tdata_new [89]),
        .Q(Q[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_fetch_update_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\^m_axis_ftch1_tdata_new [90]),
        .Q(Q[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_fetch_update_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\^m_axis_ftch1_tdata_new [91]),
        .Q(Q[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_fetch_update_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\^m_axis_ftch1_tdata_new [92]),
        .Q(Q[5]),
        .R(SR));
LUT5 #(
    .INIT(32'hFFFF0100)) 
     sig_flush_sg_i_1
       (.I0(sig_shtdwn_sm_state[3]),
        .I1(sig_shtdwn_sm_state[2]),
        .I2(sig_shtdwn_sm_state[1]),
        .I3(sig_shtdwn_sm_state[0]),
        .I4(sig_sgcntlr2sg_desc_flush),
        .O(n_0_sig_flush_sg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_flush_sg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_flush_sg_i_1),
        .Q(sig_sgcntlr2sg_desc_flush),
        .R(sig_rst2sgcntlr_reset));
(* SOFT_HLUTNM = "soft_lutpair200" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \sig_ftch_limit_cntr[0]_i_1 
       (.I0(sig_ftch_limit_cntr_reg__0[0]),
        .O(\n_0_sig_ftch_limit_cntr[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair199" *) 
   LUT5 #(
    .INIT(32'h2FD0D02F)) 
     \sig_ftch_limit_cntr[1]_i_1 
       (.I0(sig_sgcntl2sg_updsts_tvalid),
        .I1(sts_queue_full),
        .I2(sig_s2mm_cmd_valid),
        .I3(sig_ftch_limit_cntr_reg__0[1]),
        .I4(sig_ftch_limit_cntr_reg__0[0]),
        .O(\n_0_sig_ftch_limit_cntr[1]_i_1 ));
LUT6 #(
    .INIT(64'h59AAAAAAAAAAA655)) 
     \sig_ftch_limit_cntr[2]_i_1 
       (.I0(sig_ftch_limit_cntr_reg__0[2]),
        .I1(sig_sgcntl2sg_updsts_tvalid),
        .I2(sts_queue_full),
        .I3(sig_s2mm_cmd_valid),
        .I4(sig_ftch_limit_cntr_reg__0[1]),
        .I5(sig_ftch_limit_cntr_reg__0[0]),
        .O(\n_0_sig_ftch_limit_cntr[2]_i_1 ));
LUT6 #(
    .INIT(64'h0000FFFFFFFE0000)) 
     \sig_ftch_limit_cntr[3]_i_1 
       (.I0(sig_ftch_limit_cntr_reg__0[1]),
        .I1(sig_ftch_limit_cntr_reg__0[0]),
        .I2(sig_ftch_limit_cntr_reg__0[2]),
        .I3(sig_ftch_limit_cntr_reg__0[3]),
        .I4(sig_pop_dm_status_reg),
        .I5(sig_s2mm_cmd_valid),
        .O(\n_0_sig_ftch_limit_cntr[3]_i_1 ));
LUT5 #(
    .INIT(32'h6AAAAAA9)) 
     \sig_ftch_limit_cntr[3]_i_2 
       (.I0(sig_ftch_limit_cntr_reg__0[3]),
        .I1(\n_0_sig_ftch_limit_cntr[3]_i_3 ),
        .I2(sig_ftch_limit_cntr_reg__0[1]),
        .I3(sig_ftch_limit_cntr_reg__0[0]),
        .I4(sig_ftch_limit_cntr_reg__0[2]),
        .O(\n_0_sig_ftch_limit_cntr[3]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair199" *) 
   LUT3 #(
    .INIT(8'h8A)) 
     \sig_ftch_limit_cntr[3]_i_3 
       (.I0(sig_s2mm_cmd_valid),
        .I1(sts_queue_full),
        .I2(sig_sgcntl2sg_updsts_tvalid),
        .O(\n_0_sig_ftch_limit_cntr[3]_i_3 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_ftch_limit_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_ftch_limit_cntr[3]_i_1 ),
        .D(\n_0_sig_ftch_limit_cntr[0]_i_1 ),
        .Q(sig_ftch_limit_cntr_reg__0[0]),
        .R(sig_rst2sgcntlr_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_ftch_limit_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_ftch_limit_cntr[3]_i_1 ),
        .D(\n_0_sig_ftch_limit_cntr[1]_i_1 ),
        .Q(sig_ftch_limit_cntr_reg__0[1]),
        .R(sig_rst2sgcntlr_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_ftch_limit_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_ftch_limit_cntr[3]_i_1 ),
        .D(\n_0_sig_ftch_limit_cntr[2]_i_1 ),
        .Q(sig_ftch_limit_cntr_reg__0[2]),
        .R(sig_rst2sgcntlr_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_ftch_limit_cntr_reg[3] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_ftch_limit_cntr[3]_i_1 ),
        .D(\n_0_sig_ftch_limit_cntr[3]_i_2 ),
        .Q(sig_ftch_limit_cntr_reg__0[3]),
        .R(sig_rst2sgcntlr_reset));
(* SOFT_HLUTNM = "soft_lutpair207" *) 
   LUT3 #(
    .INIT(8'h08)) 
     sig_ftch_sm_set_getdesc_i_1
       (.I0(n_0_sig_ftch_sm_set_getdesc_i_2),
        .I1(sig_ftch_sm_state[0]),
        .I2(sig_ftch_sm_state[1]),
        .O(sig_ftch_sm_set_getdesc_ns));
LUT6 #(
    .INIT(64'h1111111111101111)) 
     sig_ftch_sm_set_getdesc_i_2
       (.I0(sig_sgcntl2s2mm_halt),
        .I1(I2),
        .I2(sig_ftch_limit_cntr_reg__0[1]),
        .I3(sig_ftch_limit_cntr_reg__0[0]),
        .I4(sig_ftch_limit_cntr_reg__0[2]),
        .I5(sig_ftch_limit_cntr_reg__0[3]),
        .O(n_0_sig_ftch_sm_set_getdesc_i_2));
FDRE #(
    .INIT(1'b0)) 
     sig_ftch_sm_set_getdesc_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_ftch_sm_set_getdesc_ns),
        .Q(sig_s2mm_cmd_valid),
        .R(sig_rst2sgcntlr_reset));
(* SOFT_HLUTNM = "soft_lutpair206" *) 
   LUT4 #(
    .INIT(16'h141F)) 
     \sig_ftch_sm_state[0]_i_1 
       (.I0(n_0_sig_ftch_sm_set_getdesc_i_2),
        .I1(sig_ftch_sm_state[1]),
        .I2(sig_ftch_sm_state[0]),
        .I3(sig_sgcntl2s2mm_halt),
        .O(sig_ftch_sm_state_ns[0]));
(* SOFT_HLUTNM = "soft_lutpair207" *) 
   LUT4 #(
    .INIT(16'h585A)) 
     \sig_ftch_sm_state[1]_i_1 
       (.I0(sig_ftch_sm_state[0]),
        .I1(sig_sgcntl2s2mm_halt),
        .I2(sig_ftch_sm_state[1]),
        .I3(\n_0_sig_ftch_sm_state[1]_i_2 ),
        .O(sig_ftch_sm_state_ns[1]));
(* SOFT_HLUTNM = "soft_lutpair200" *) 
   LUT5 #(
    .INIT(32'hFFFF0004)) 
     \sig_ftch_sm_state[1]_i_2 
       (.I0(sig_ftch_limit_cntr_reg__0[3]),
        .I1(sig_ftch_limit_cntr_reg__0[2]),
        .I2(sig_ftch_limit_cntr_reg__0[0]),
        .I3(sig_ftch_limit_cntr_reg__0[1]),
        .I4(I2),
        .O(\n_0_sig_ftch_sm_state[1]_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_ftch_sm_state_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_ftch_sm_state_ns[0]),
        .Q(sig_ftch_sm_state[0]),
        .R(sig_rst2sgcntlr_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_ftch_sm_state_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_ftch_sm_state_ns[1]),
        .Q(sig_ftch_sm_state[1]),
        .R(sig_rst2sgcntlr_reset));
(* SOFT_HLUTNM = "soft_lutpair203" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \sig_ftch_updt_cntr[0]_i_1 
       (.I0(sig_ftch_updt_cntr_reg__0[0]),
        .O(\n_0_sig_ftch_updt_cntr[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair201" *) 
   LUT5 #(
    .INIT(32'h2FD0D02F)) 
     \sig_ftch_updt_cntr[1]_i_1 
       (.I0(sig_sgcntl2sg_updsts_tvalid),
        .I1(sts_queue_full),
        .I2(sig_s2mm_cmd_valid),
        .I3(sig_ftch_updt_cntr_reg__0[1]),
        .I4(sig_ftch_updt_cntr_reg__0[0]),
        .O(\n_0_sig_ftch_updt_cntr[1]_i_1 ));
LUT6 #(
    .INIT(64'h59AAAAAAAAAAA655)) 
     \sig_ftch_updt_cntr[2]_i_1 
       (.I0(sig_ftch_updt_cntr_reg__0[2]),
        .I1(sig_sgcntl2sg_updsts_tvalid),
        .I2(sts_queue_full),
        .I3(sig_s2mm_cmd_valid),
        .I4(sig_ftch_updt_cntr_reg__0[1]),
        .I5(sig_ftch_updt_cntr_reg__0[0]),
        .O(\n_0_sig_ftch_updt_cntr[2]_i_1 ));
LUT5 #(
    .INIT(32'h7F80FE01)) 
     \sig_ftch_updt_cntr[3]_i_1 
       (.I0(sig_ftch_updt_cntr_reg__0[0]),
        .I1(sig_ftch_updt_cntr_reg__0[1]),
        .I2(\n_0_sig_ftch_limit_cntr[3]_i_3 ),
        .I3(sig_ftch_updt_cntr_reg__0[3]),
        .I4(sig_ftch_updt_cntr_reg__0[2]),
        .O(\n_0_sig_ftch_updt_cntr[3]_i_1 ));
LUT4 #(
    .INIT(16'hCF10)) 
     \sig_ftch_updt_cntr[4]_i_1 
       (.I0(n_0_sig_idle_set_inferred_i_3),
        .I1(sts_queue_full),
        .I2(sig_sgcntl2sg_updsts_tvalid),
        .I3(sig_s2mm_cmd_valid),
        .O(\n_0_sig_ftch_updt_cntr[4]_i_1 ));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
     \sig_ftch_updt_cntr[4]_i_2 
       (.I0(sig_ftch_updt_cntr_reg__0[4]),
        .I1(sig_ftch_updt_cntr_reg__0[3]),
        .I2(sig_ftch_updt_cntr_reg__0[2]),
        .I3(sig_ftch_updt_cntr_reg__0[0]),
        .I4(sig_ftch_updt_cntr_reg__0[1]),
        .I5(\n_0_sig_ftch_limit_cntr[3]_i_3 ),
        .O(\n_0_sig_ftch_updt_cntr[4]_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_ftch_updt_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_ftch_updt_cntr[4]_i_1 ),
        .D(\n_0_sig_ftch_updt_cntr[0]_i_1 ),
        .Q(sig_ftch_updt_cntr_reg__0[0]),
        .R(sig_rst2sgcntlr_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_ftch_updt_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_ftch_updt_cntr[4]_i_1 ),
        .D(\n_0_sig_ftch_updt_cntr[1]_i_1 ),
        .Q(sig_ftch_updt_cntr_reg__0[1]),
        .R(sig_rst2sgcntlr_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_ftch_updt_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_ftch_updt_cntr[4]_i_1 ),
        .D(\n_0_sig_ftch_updt_cntr[2]_i_1 ),
        .Q(sig_ftch_updt_cntr_reg__0[2]),
        .R(sig_rst2sgcntlr_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_ftch_updt_cntr_reg[3] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_ftch_updt_cntr[4]_i_1 ),
        .D(\n_0_sig_ftch_updt_cntr[3]_i_1 ),
        .Q(sig_ftch_updt_cntr_reg__0[3]),
        .R(sig_rst2sgcntlr_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_ftch_updt_cntr_reg[4] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_ftch_updt_cntr[4]_i_1 ),
        .D(\n_0_sig_ftch_updt_cntr[4]_i_2 ),
        .Q(sig_ftch_updt_cntr_reg__0[4]),
        .R(sig_rst2sgcntlr_reset));
LUT6 #(
    .INIT(64'hFFFFFFFF4000000A)) 
     sig_halt_cmplt_reg_i_1
       (.I0(sig_shtdwn_sm_state[3]),
        .I1(sig_sg2sgcntlr_updt_idle),
        .I2(sig_shtdwn_sm_state[2]),
        .I3(sig_shtdwn_sm_state[1]),
        .I4(sig_shtdwn_sm_state[0]),
        .I5(sig_sgcntl2rst_halt_cmplt),
        .O(n_0_sig_halt_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_cmplt_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_halt_cmplt_reg_i_1),
        .Q(sig_sgcntl2rst_halt_cmplt),
        .R(sig_rst2sgcntlr_reset));
LUT6 #(
    .INIT(64'hFFFFFFFF00000002)) 
     sig_halt_dm_i_1
       (.I0(sig_do_shutdown),
        .I1(sig_shtdwn_sm_state[3]),
        .I2(sig_shtdwn_sm_state[0]),
        .I3(sig_shtdwn_sm_state[1]),
        .I4(sig_shtdwn_sm_state[2]),
        .I5(sig_sgcntl2s2mm_halt),
        .O(n_0_sig_halt_dm_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_dm_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_halt_dm_i_1),
        .Q(sig_sgcntl2s2mm_halt),
        .R(sig_rst2sgcntlr_reset));
LUT2 #(
    .INIT(4'hE)) 
     sig_halt_status_i_1
       (.I0(sig_shtdwn_sm_set_sts_halt_ns),
        .I1(sig_halt_status),
        .O(n_0_sig_halt_status_i_1));
LUT6 #(
    .INIT(64'h0000000010000000)) 
     sig_halt_status_i_2
       (.I0(sig_shtdwn_sm_state[1]),
        .I1(sig_shtdwn_sm_state[0]),
        .I2(sig_dm_s2mm_halt_cmplt),
        .I3(sig_dm_mm2s_halt_cmplt),
        .I4(sig_shtdwn_sm_state[2]),
        .I5(sig_shtdwn_sm_state[3]),
        .O(sig_shtdwn_sm_set_sts_halt_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_status_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_halt_status_i_1),
        .Q(sig_halt_status),
        .R(sig_rst2sgcntlr_reset));
(* SOFT_HLUTNM = "soft_lutpair203" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     sig_idle_set_inferred_i_3
       (.I0(sig_ftch_updt_cntr_reg__0[3]),
        .I1(sig_ftch_updt_cntr_reg__0[2]),
        .I2(sig_ftch_updt_cntr_reg__0[0]),
        .I3(sig_ftch_updt_cntr_reg__0[1]),
        .I4(sig_ftch_updt_cntr_reg__0[4]),
        .O(n_0_sig_idle_set_inferred_i_3));
LUT4 #(
    .INIT(16'hFFFE)) 
     sig_idle_set_inferred_i_4
       (.I0(sig_updt_filter_cntr[3]),
        .I1(sig_updt_filter_cntr[2]),
        .I2(sig_updt_filter_cntr[0]),
        .I3(sig_updt_filter_cntr[1]),
        .O(p_2_in__0));
LUT2 #(
    .INIT(4'hE)) 
     \sig_mm2s_status_reg[6]_i_1__0 
       (.I0(sig_sts_sm_push_updt),
        .I1(sig_rst2sgcntlr_reset),
        .O(sig_mm2s_status_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_mm2s_status_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[0]),
        .Q(\n_0_sig_mm2s_status_reg_reg[0] ),
        .R(sig_mm2s_status_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_mm2s_status_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[1]),
        .Q(\n_0_sig_mm2s_status_reg_reg[1] ),
        .R(sig_mm2s_status_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_mm2s_status_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[2]),
        .Q(\n_0_sig_mm2s_status_reg_reg[2] ),
        .R(sig_mm2s_status_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_mm2s_status_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[3]),
        .Q(\n_0_sig_mm2s_status_reg_reg[3] ),
        .R(sig_mm2s_status_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_mm2s_status_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[4]),
        .Q(sig_mm2s_interr),
        .R(sig_mm2s_status_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_mm2s_status_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[5]),
        .Q(sig_mm2s_decerr),
        .R(sig_mm2s_status_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_mm2s_status_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[6]),
        .Q(sig_mm2s_slverr),
        .R(sig_mm2s_status_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_s2mm_status_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(O4),
        .D(I9[0]),
        .Q(\n_0_sig_s2mm_status_reg_reg[0] ),
        .R(sig_mm2s_status_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_s2mm_status_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(O4),
        .D(I9[1]),
        .Q(\n_0_sig_s2mm_status_reg_reg[1] ),
        .R(sig_mm2s_status_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_s2mm_status_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(O4),
        .D(I9[2]),
        .Q(\n_0_sig_s2mm_status_reg_reg[2] ),
        .R(sig_mm2s_status_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_s2mm_status_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(O4),
        .D(I9[3]),
        .Q(\n_0_sig_s2mm_status_reg_reg[3] ),
        .R(sig_mm2s_status_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_s2mm_status_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(O4),
        .D(I9[4]),
        .Q(sig_s2mm_interr),
        .R(sig_mm2s_status_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_s2mm_status_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(O4),
        .D(I9[5]),
        .Q(sig_s2mm_decerr),
        .R(sig_mm2s_status_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_s2mm_status_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(O4),
        .D(I9[6]),
        .Q(sig_s2mm_slverr),
        .R(sig_mm2s_status_reg0));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_sg_run_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(I1),
        .Q(sig_sg_run),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair204" *) 
   LUT5 #(
    .INIT(32'h4000000A)) 
     sig_shtdwn_sm_set_cmplt_i_1
       (.I0(sig_shtdwn_sm_state[3]),
        .I1(sig_sg2sgcntlr_updt_idle),
        .I2(sig_shtdwn_sm_state[2]),
        .I3(sig_shtdwn_sm_state[1]),
        .I4(sig_shtdwn_sm_state[0]),
        .O(sig_shtdwn_sm_set_cmplt_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_shtdwn_sm_set_cmplt_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_shtdwn_sm_set_cmplt_ns),
        .Q(sig_shtdwn_sm_set_cmplt),
        .R(sig_rst2sgcntlr_reset));
LUT6 #(
    .INIT(64'h00000000AAAAAABA)) 
     \sig_shtdwn_sm_state[0]_i_1 
       (.I0(\n_0_sig_shtdwn_sm_state_reg[0]_i_2 ),
        .I1(sig_shtdwn_sm_state[0]),
        .I2(sig_do_shutdown),
        .I3(sig_shtdwn_sm_state[2]),
        .I4(sig_shtdwn_sm_state[1]),
        .I5(sig_shtdwn_sm_state[3]),
        .O(sig_shtdwn_sm_state_ns[0]));
LUT5 #(
    .INIT(32'hA802AA02)) 
     \sig_shtdwn_sm_state[0]_i_3 
       (.I0(sig_shtdwn_sm_state[1]),
        .I1(sig_ftch_sm_state[0]),
        .I2(sig_ftch_sm_state[1]),
        .I3(sig_shtdwn_sm_state[0]),
        .I4(sig_sg2sgcntlr_ftch_idle),
        .O(\n_0_sig_shtdwn_sm_state[0]_i_3 ));
LUT5 #(
    .INIT(32'hAEEEAEAA)) 
     \sig_shtdwn_sm_state[0]_i_4 
       (.I0(\n_0_sig_shtdwn_sm_state[0]_i_5 ),
        .I1(sig_shtdwn_sm_state[1]),
        .I2(sig_sg2sgcntlr_updt_idle),
        .I3(sig_shtdwn_sm_state[0]),
        .I4(sig_dm_status_empty),
        .O(\n_0_sig_shtdwn_sm_state[0]_i_4 ));
LUT6 #(
    .INIT(64'h0E0F0E000E000E00)) 
     \sig_shtdwn_sm_state[0]_i_5 
       (.I0(sig_sts_sm_state[1]),
        .I1(sig_sts_sm_state[0]),
        .I2(sig_shtdwn_sm_state[1]),
        .I3(sig_shtdwn_sm_state[0]),
        .I4(sig_dm_s2mm_halt_cmplt),
        .I5(sig_dm_mm2s_halt_cmplt),
        .O(\n_0_sig_shtdwn_sm_state[0]_i_5 ));
LUT6 #(
    .INIT(64'h00000000FF6E006E)) 
     \sig_shtdwn_sm_state[1]_i_1 
       (.I0(sig_shtdwn_sm_state[0]),
        .I1(sig_shtdwn_sm_state[1]),
        .I2(sig_shtdwn_sm_state_ns1),
        .I3(sig_shtdwn_sm_state[2]),
        .I4(\n_0_sig_shtdwn_sm_state[1]_i_2 ),
        .I5(sig_shtdwn_sm_state[3]),
        .O(sig_shtdwn_sm_state_ns[1]));
LUT5 #(
    .INIT(32'h4C4C4C7C)) 
     \sig_shtdwn_sm_state[1]_i_2 
       (.I0(sig_sg2sgcntlr_updt_idle),
        .I1(sig_shtdwn_sm_state[1]),
        .I2(sig_shtdwn_sm_state[0]),
        .I3(sig_sts_sm_state[0]),
        .I4(sig_sts_sm_state[1]),
        .O(\n_0_sig_shtdwn_sm_state[1]_i_2 ));
LUT6 #(
    .INIT(64'h000000005F80FF80)) 
     \sig_shtdwn_sm_state[2]_i_1 
       (.I0(sig_shtdwn_sm_state[0]),
        .I1(sig_shtdwn_sm_state_ns1),
        .I2(sig_shtdwn_sm_state[1]),
        .I3(sig_shtdwn_sm_state[2]),
        .I4(sig_sg2sgcntlr_updt_idle),
        .I5(sig_shtdwn_sm_state[3]),
        .O(sig_shtdwn_sm_state_ns[2]));
LUT3 #(
    .INIT(8'h02)) 
     \sig_shtdwn_sm_state[2]_i_2 
       (.I0(sig_sg2sgcntlr_ftch_idle),
        .I1(sig_ftch_sm_state[0]),
        .I2(sig_ftch_sm_state[1]),
        .O(sig_shtdwn_sm_state_ns1));
(* SOFT_HLUTNM = "soft_lutpair204" *) 
   LUT5 #(
    .INIT(32'h40000202)) 
     \sig_shtdwn_sm_state[3]_i_1 
       (.I0(sig_shtdwn_sm_state[3]),
        .I1(sig_shtdwn_sm_state[2]),
        .I2(sig_shtdwn_sm_state[0]),
        .I3(sig_sg2sgcntlr_updt_idle),
        .I4(sig_shtdwn_sm_state[1]),
        .O(sig_shtdwn_sm_state_ns[3]));
FDRE #(
    .INIT(1'b0)) 
     \sig_shtdwn_sm_state_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_shtdwn_sm_state_ns[0]),
        .Q(sig_shtdwn_sm_state[0]),
        .R(sig_rst2sgcntlr_reset));
MUXF7 \sig_shtdwn_sm_state_reg[0]_i_2 
       (.I0(\n_0_sig_shtdwn_sm_state[0]_i_3 ),
        .I1(\n_0_sig_shtdwn_sm_state[0]_i_4 ),
        .O(\n_0_sig_shtdwn_sm_state_reg[0]_i_2 ),
        .S(sig_shtdwn_sm_state[2]));
FDRE #(
    .INIT(1'b0)) 
     \sig_shtdwn_sm_state_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_shtdwn_sm_state_ns[1]),
        .Q(sig_shtdwn_sm_state[1]),
        .R(sig_rst2sgcntlr_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_shtdwn_sm_state_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_shtdwn_sm_state_ns[2]),
        .Q(sig_shtdwn_sm_state[2]),
        .R(sig_rst2sgcntlr_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_shtdwn_sm_state_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_shtdwn_sm_state_ns[3]),
        .Q(sig_shtdwn_sm_state[3]),
        .R(sig_rst2sgcntlr_reset));
LUT5 #(
    .INIT(32'h10000000)) 
     sig_sts_sm_pop_mm2s_sts_i_1
       (.I0(sig_halt_status),
        .I1(sig_sts_sm_state[1]),
        .I2(sig_reg2cntlr_sg_mode),
        .I3(sig_dm_mm2s_sts_tvalid),
        .I4(sig_sts_sm_state[0]),
        .O(sig_sts_sm_pop_mm2s_sts_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_sts_sm_pop_mm2s_sts_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sts_sm_pop_mm2s_sts_ns),
        .Q(E),
        .R(sig_rst2sgcntlr_reset));
LUT5 #(
    .INIT(32'h00000800)) 
     sig_sts_sm_pop_s2mm_sts_i_1
       (.I0(sig_dm_s2mm_sts_tvalid),
        .I1(sig_reg2cntlr_sg_mode),
        .I2(sig_halt_status),
        .I3(sig_sts_sm_state[1]),
        .I4(sig_sts_sm_state[0]),
        .O(sig_sts_sm_pop_s2mm_sts_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_sts_sm_pop_s2mm_sts_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sts_sm_pop_s2mm_sts_ns),
        .Q(O4),
        .R(sig_rst2sgcntlr_reset));
LUT3 #(
    .INIT(8'h80)) 
     sig_sts_sm_push_updt_i_1
       (.I0(sig_dm_status_empty),
        .I1(sig_sts_sm_state[0]),
        .I2(sig_sts_sm_state[1]),
        .O(sig_sts_sm_push_updt_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_sts_sm_push_updt_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sts_sm_push_updt_ns),
        .Q(sig_sts_sm_push_updt),
        .R(sig_rst2sgcntlr_reset));
LUT6 #(
    .INIT(64'hFFFFFFFF0000007F)) 
     \sig_sts_sm_state[0]_i_1 
       (.I0(sig_sts_sm_state[0]),
        .I1(sig_dm_mm2s_sts_tvalid),
        .I2(sig_reg2cntlr_sg_mode),
        .I3(sig_sts_sm_state[1]),
        .I4(sig_halt_status),
        .I5(\n_0_sig_sts_sm_state[0]_i_2 ),
        .O(sig_sts_sm_state_ns[0]));
LUT6 #(
    .INIT(64'h4070404040404040)) 
     \sig_sts_sm_state[0]_i_2 
       (.I0(sig_dm_status_empty),
        .I1(sig_sts_sm_state[0]),
        .I2(sig_sts_sm_state[1]),
        .I3(sig_halt_status),
        .I4(sig_reg2cntlr_sg_mode),
        .I5(sig_dm_s2mm_sts_tvalid),
        .O(\n_0_sig_sts_sm_state[0]_i_2 ));
LUT6 #(
    .INIT(64'h00000F80F000FF80)) 
     \sig_sts_sm_state[1]_i_1 
       (.I0(sig_dm_mm2s_sts_tvalid),
        .I1(sig_reg2cntlr_sg_mode),
        .I2(sig_sts_sm_state[0]),
        .I3(sig_sts_sm_state[1]),
        .I4(sig_halt_status),
        .I5(sig_dm_status_empty),
        .O(sig_sts_sm_state_ns[1]));
FDRE #(
    .INIT(1'b0)) 
     \sig_sts_sm_state_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sts_sm_state_ns[0]),
        .Q(sig_sts_sm_state[0]),
        .R(sig_rst2sgcntlr_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sts_sm_state_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sts_sm_state_ns[1]),
        .Q(sig_sts_sm_state[1]),
        .R(sig_rst2sgcntlr_reset));
LUT6 #(
    .INIT(64'h0000000000003332)) 
     \sig_updt_filter_cntr[0]_i_1 
       (.I0(sig_updt_filter_cntr[1]),
        .I1(sig_updt_filter_cntr[0]),
        .I2(sig_updt_filter_cntr[2]),
        .I3(sig_updt_filter_cntr[3]),
        .I4(sig_pop_dm_status_reg),
        .I5(sig_rst2sgcntlr_reset),
        .O(\n_0_sig_updt_filter_cntr[0]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000009998)) 
     \sig_updt_filter_cntr[1]_i_1 
       (.I0(sig_updt_filter_cntr[1]),
        .I1(sig_updt_filter_cntr[0]),
        .I2(sig_updt_filter_cntr[2]),
        .I3(sig_updt_filter_cntr[3]),
        .I4(sig_pop_dm_status_reg),
        .I5(sig_rst2sgcntlr_reset),
        .O(\n_0_sig_updt_filter_cntr[1]_i_1 ));
LUT6 #(
    .INIT(64'h000000000000E1E0)) 
     \sig_updt_filter_cntr[2]_i_1 
       (.I0(sig_updt_filter_cntr[1]),
        .I1(sig_updt_filter_cntr[0]),
        .I2(sig_updt_filter_cntr[2]),
        .I3(sig_updt_filter_cntr[3]),
        .I4(sig_pop_dm_status_reg),
        .I5(sig_rst2sgcntlr_reset),
        .O(\n_0_sig_updt_filter_cntr[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair201" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \sig_updt_filter_cntr[2]_i_2 
       (.I0(sig_sgcntl2sg_updsts_tvalid),
        .I1(sts_queue_full),
        .O(sig_pop_dm_status_reg));
LUT6 #(
    .INIT(64'hFE00FFFFFE00FE00)) 
     \sig_updt_filter_cntr[3]_i_1 
       (.I0(sig_updt_filter_cntr[1]),
        .I1(sig_updt_filter_cntr[0]),
        .I2(sig_updt_filter_cntr[2]),
        .I3(sig_updt_filter_cntr[3]),
        .I4(sts_queue_full),
        .I5(sig_sgcntl2sg_updsts_tvalid),
        .O(\n_0_sig_updt_filter_cntr[3]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_updt_filter_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_updt_filter_cntr[0]_i_1 ),
        .Q(sig_updt_filter_cntr[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_updt_filter_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_updt_filter_cntr[1]_i_1 ),
        .Q(sig_updt_filter_cntr[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_updt_filter_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_updt_filter_cntr[2]_i_1 ),
        .Q(sig_updt_filter_cntr[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_updt_filter_cntr_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_updt_filter_cntr[3]_i_1 ),
        .Q(sig_updt_filter_cntr[3]),
        .R(sig_rst2sgcntlr_reset));
endmodule

(* ORIG_REF_NAME = "axi_cdma_sg_wrap" *) 
module axi_cdma_0_axi_cdma_sg_wrap
   (s_axi_lite_wready,
    O1,
    cdma_introut,
    O2,
    cdma_tvect_out,
    ch1_active_i,
    ch2_stale_descriptor,
    out,
    O3,
    m_axi_sg_arvalid,
    m_axi_sg_rready,
    m_axi_sg_awvalid,
    m_axi_wvalid,
    m_axi_arvalid,
    m_axi_awvalid,
    m_axi_wlast,
    O4,
    O5,
    m_axi_sg_wvalid,
    s_axi_lite_rdata,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_arsize,
    m_axi_sg_arburst,
    m_axi_sg_awaddr,
    m_axi_sg_awlen,
    m_axi_sg_awsize,
    m_axi_sg_awburst,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_sg_bready,
    m_axi_sg_wlast,
    m_axi_rready,
    m_axi_bready,
    m_axi_sg_wdata,
    m_axi_aclk,
    s_axi_lite_aclk,
    s_axi_lite_wdata,
    s_axi_lite_awvalid,
    s_axi_lite_wvalid,
    s_axi_lite_arvalid,
    ch1_ftch_active,
    m_axi_sg_rdata,
    m_axi_sg_rlast,
    m_axi_sg_rvalid,
    s_axi_lite_aresetn,
    m_axi_sg_rresp,
    m_axi_rlast,
    m_axi_rvalid,
    m_axi_sg_arready,
    m_axi_sg_awready,
    m_axi_arready,
    m_axi_awready,
    s_axi_lite_awaddr,
    s_axi_lite_bready,
    s_axi_lite_rready,
    s_axi_lite_araddr,
    m_axi_sg_bresp,
    m_axi_bresp,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_sg_wready,
    m_axi_sg_bvalid,
    m_axi_wready,
    m_axi_bvalid);
  output s_axi_lite_wready;
  output O1;
  output cdma_introut;
  output O2;
  output [22:0]cdma_tvect_out;
  output ch1_active_i;
  output ch2_stale_descriptor;
  output [31:0]out;
  output O3;
  output m_axi_sg_arvalid;
  output m_axi_sg_rready;
  output m_axi_sg_awvalid;
  output m_axi_wvalid;
  output m_axi_arvalid;
  output m_axi_awvalid;
  output m_axi_wlast;
  output O4;
  output O5;
  output m_axi_sg_wvalid;
  output [31:0]s_axi_lite_rdata;
  output [31:0]m_axi_sg_araddr;
  output [7:0]m_axi_sg_arlen;
  output [2:0]m_axi_sg_arsize;
  output [1:0]m_axi_sg_arburst;
  output [31:0]m_axi_sg_awaddr;
  output [7:0]m_axi_sg_awlen;
  output [2:0]m_axi_sg_awsize;
  output [1:0]m_axi_sg_awburst;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [31:0]m_axi_wdata;
  output [3:0]m_axi_wstrb;
  output m_axi_sg_bready;
  output m_axi_sg_wlast;
  output m_axi_rready;
  output m_axi_bready;
  output [31:0]m_axi_sg_wdata;
  input m_axi_aclk;
  input s_axi_lite_aclk;
  input [31:0]s_axi_lite_wdata;
  input s_axi_lite_awvalid;
  input s_axi_lite_wvalid;
  input s_axi_lite_arvalid;
  input ch1_ftch_active;
  input [31:0]m_axi_sg_rdata;
  input m_axi_sg_rlast;
  input m_axi_sg_rvalid;
  input s_axi_lite_aresetn;
  input [1:0]m_axi_sg_rresp;
  input m_axi_rlast;
  input m_axi_rvalid;
  input m_axi_sg_arready;
  input m_axi_sg_awready;
  input m_axi_arready;
  input m_axi_awready;
  input [3:0]s_axi_lite_awaddr;
  input s_axi_lite_bready;
  input s_axi_lite_rready;
  input [3:0]s_axi_lite_araddr;
  input [1:0]m_axi_sg_bresp;
  input [1:0]m_axi_bresp;
  input [31:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_sg_wready;
  input m_axi_sg_bvalid;
  input m_axi_wready;
  input m_axi_bvalid;

  wire \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr_queue_wren ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_queue_wren ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_11_out ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_4_out ;
  wire \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/p_0_out ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_data2all_tlast_error ;
  wire \I_GEN_IDLE_CLR/sig_pulse_trigger ;
  wire \I_GEN_IDLE_CLR/sig_to_edge_detect_reg ;
  wire \I_GEN_SG_IDLE_RISE/sig_pulse_trigger ;
  wire \I_GEN_SG_IDLE_RISE/sig_to_edge_detect_reg ;
  wire \I_REGISTER_BLOCK/dly_irq0 ;
  wire \I_REGISTER_BLOCK/sg_ftch_error ;
  wire \I_REGISTER_BLOCK/sg_ftch_error0 ;
  wire \I_REGISTER_BLOCK/sg_updt_error ;
  wire [5:3]\I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/p_0_in ;
  wire \I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/p_2_in ;
  wire [31:12]\I_SG_FETCH_MNGR/ch1_fetch_address ;
  wire \I_SG_FETCH_QUEUE/cyclic_enable ;
  wire [95:95]\I_SG_FETCH_QUEUE/p_3_out ;
  wire \I_SOFT_RST_POS_EDGE_DTCT/sig_pulse_trigger ;
  wire \I_SOFT_RST_POS_EDGE_DTCT/sig_to_edge_detect_reg ;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire cdma_introut;
  wire [22:0]cdma_tvect_out;
  wire ch1_active_i;
  wire ch1_ftch_active;
  wire ch2_stale_descriptor;
  wire m_axi_aclk;
  wire [31:0]m_axi_araddr;
  wire [1:0]m_axi_arburst;
  wire [7:0]m_axi_arlen;
  wire m_axi_arready;
  wire [2:0]m_axi_arsize;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [1:0]m_axi_awburst;
  wire [7:0]m_axi_awlen;
  wire m_axi_awready;
  wire [2:0]m_axi_awsize;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [31:0]m_axi_sg_araddr;
  wire [1:0]m_axi_sg_arburst;
  wire [7:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire [2:0]m_axi_sg_arsize;
  wire m_axi_sg_arvalid;
  wire [31:0]m_axi_sg_awaddr;
  wire [1:0]m_axi_sg_awburst;
  wire [7:0]m_axi_sg_awlen;
  wire m_axi_sg_awready;
  wire [2:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire [31:0]m_axi_sg_wdata;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire m_axi_sg_wvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire n_0_I_SG_CNTLR;
  wire n_10_I_HYBRID_REG_MODULE;
  wire n_10_I_RST_MODULE;
  wire n_11_I_HYBRID_REG_MODULE;
  wire n_11_I_RST_MODULE;
  wire n_12_I_HYBRID_REG_MODULE;
  wire n_12_I_RST_MODULE;
  wire n_130_I_HYBRID_REG_MODULE;
  wire n_131_I_HYBRID_REG_MODULE;
  wire n_132_I_HYBRID_REG_MODULE;
  wire n_133_I_HYBRID_REG_MODULE;
  wire n_136_I_SG_CNTLR;
  wire n_138_I_SG_CNTLR;
  wire n_13_I_HYBRID_REG_MODULE;
  wire n_13_I_RST_MODULE;
  wire n_142_I_SG_CNTLR;
  wire n_145_I_SG_CNTLR;
  wire n_148_I_SG_CNTLR;
  wire n_149_I_SG_CNTLR;
  wire n_150_I_SG_CNTLR;
  wire n_15_I_DATAMOVER;
  wire n_15_I_SIMPLE_DMA_CNTLR;
  wire n_16_I_HYBRID_REG_MODULE;
  wire n_16_I_SIMPLE_DMA_CNTLR;
  wire n_178_I_SG_ENGINE;
  wire n_17_I_DATAMOVER;
  wire n_17_I_HYBRID_REG_MODULE;
  wire n_183_I_SG_ENGINE;
  wire n_18_I_HYBRID_REG_MODULE;
  wire n_190_I_HYBRID_REG_MODULE;
  wire n_192_I_HYBRID_REG_MODULE;
  wire n_194_I_HYBRID_REG_MODULE;
  wire n_195_I_HYBRID_REG_MODULE;
  wire n_196_I_HYBRID_REG_MODULE;
  wire n_197_I_HYBRID_REG_MODULE;
  wire n_199_I_HYBRID_REG_MODULE;
  wire n_19_I_HYBRID_REG_MODULE;
  wire n_202_I_SG_ENGINE;
  wire n_20_I_HYBRID_REG_MODULE;
  wire n_212_I_SG_ENGINE;
  wire n_213_I_SG_ENGINE;
  wire n_214_I_SG_ENGINE;
  wire n_215_I_SG_ENGINE;
  wire n_216_I_SG_ENGINE;
  wire n_217_I_SG_ENGINE;
  wire n_218_I_SG_ENGINE;
  wire n_219_I_SG_ENGINE;
  wire n_21_I_HYBRID_REG_MODULE;
  wire n_220_I_SG_ENGINE;
  wire n_221_I_SG_ENGINE;
  wire n_222_I_SG_ENGINE;
  wire n_223_I_SG_ENGINE;
  wire n_224_I_SG_ENGINE;
  wire n_225_I_SG_ENGINE;
  wire n_226_I_SG_ENGINE;
  wire n_227_I_SG_ENGINE;
  wire n_228_I_SG_ENGINE;
  wire n_229_I_SG_ENGINE;
  wire n_22_I_HYBRID_REG_MODULE;
  wire n_22_I_RST_MODULE;
  wire n_230_I_SG_ENGINE;
  wire n_231_I_SG_ENGINE;
  wire n_232_I_SG_ENGINE;
  wire n_233_I_SG_ENGINE;
  wire n_234_I_SG_ENGINE;
  wire n_235_I_SG_ENGINE;
  wire n_236_I_SG_ENGINE;
  wire n_237_I_SG_ENGINE;
  wire n_238_I_SG_ENGINE;
  wire n_23_I_HYBRID_REG_MODULE;
  wire n_23_I_RST_MODULE;
  wire n_24_I_HYBRID_REG_MODULE;
  wire n_24_I_RST_MODULE;
  wire n_25_I_HYBRID_REG_MODULE;
  wire n_26_I_HYBRID_REG_MODULE;
  wire n_284_I_SG_ENGINE;
  wire n_285_I_SG_ENGINE;
  wire n_286_I_SG_ENGINE;
  wire n_6_I_RST_MODULE;
  wire n_70_I_HYBRID_REG_MODULE;
  wire n_71_I_HYBRID_REG_MODULE;
  wire n_72_I_HYBRID_REG_MODULE;
  wire n_73_I_HYBRID_REG_MODULE;
  wire n_7_I_DATAMOVER;
  wire n_7_I_RST_MODULE;
  wire n_8_I_DATAMOVER;
  wire n_8_I_RST_MODULE;
  wire n_9_I_HYBRID_REG_MODULE;
  wire n_9_I_RST_MODULE;
  wire [31:0]out;
  wire p_0_in1_in;
  wire ptr_queue_full;
  wire s_axi_lite_aclk;
  wire [3:0]s_axi_lite_araddr;
  wire s_axi_lite_aresetn;
  wire s_axi_lite_arvalid;
  wire [3:0]s_axi_lite_awaddr;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire sig_cntl2mm2s_sts_tready;
  wire sig_cntl2s2mm_cmd_tvalid;
  wire sig_cntl2s2mm_sts_tready;
  wire sig_cntlr2rst_halt_cmplt;
  wire [63:0]sig_dm_mm2s_cmd_tdata;
  wire sig_dm_mm2s_err;
  wire sig_dm_mm2s_halt_cmplt;
  wire [6:0]sig_dm_mm2s_sts_tdata;
  wire sig_dm_mm2s_sts_tvalid;
  wire [63:0]sig_dm_s2mm_cmd_tdata;
  wire sig_dm_s2mm_halt_cmplt;
  wire [6:0]sig_dm_s2mm_sts_tdata;
  wire sig_dm_s2mm_sts_tvalid;
  wire sig_do_shutdown;
  wire sig_fetch_update_empty;
  wire sig_halt_request0;
  wire sig_mm2s2cntl_sts_tvalid;
  wire sig_mm2s_interr;
  wire sig_mm2s_status_reg0;
  wire sig_reg2cntlr_sg_mode;
  wire sig_reg2rst_soft_reset;
  wire [31:0]sig_reg2sg_curdesc;
  wire sig_reg2sg_irqthresh_wren;
  wire [11:0]sig_reg2sg_taildesc;
  wire sig_reg2sg_tailpntr_updated;
  wire sig_rst2cntlr_reset;
  wire sig_rst2dm_resetn;
  wire sig_rst2lite_bside_reset;
  wire sig_rst2reg_reset;
  wire sig_rst2reg_soft_reset_clr;
  wire sig_rst2s2mm_halt;
  wire sig_rst2sg_resetn;
  wire sig_rst2sgcntlr_reset;
  wire sig_s2mm_interr;
  wire [7:0]sig_sg2reg_irqdelay_status;
  wire [7:0]sig_sg2reg_irqthresh_status;
  wire sig_sg2sgcntlr_ftch_desc_available;
  wire sig_sg2sgcntlr_ftch_idle;
  wire [127:0]sig_sg2sgcntlr_ftch_tdata_new;
  wire sig_sg2sgcntlr_updt_idle;
  wire [67:0]sig_sgcntl2mm2s_cmd_tdata;
  wire sig_sgcntl2mm2s_cmd_tvalid;
  wire sig_sgcntl2reg_idle_clr;
  wire sig_sgcntl2rst_halt_cmplt;
  wire [67:0]sig_sgcntl2s2mm_cmd_tdata;
  wire sig_sgcntl2s2mm_cmd_tvalid;
  wire sig_sgcntl2s2mm_halt;
  wire sig_sgcntl2sg_ftch_tready;
  wire [31:4]sig_sgcntl2sg_updptr_tdata;
  wire sig_sgcntl2sg_updptr_tlast;
  wire [32:0]sig_sgcntl2sg_updsts_tdata;
  wire sig_sgcntl2sg_updsts_tvalid;
  wire sig_sgcntlr2reg_new_curdesc_wren;
  wire sig_sgcntlr2sg_desc_flush;
  wire sig_shtdwn_sm_set_cmplt;
  wire [2:0]sig_sm_state;
  wire sig_sm_state0;
  wire [0:0]sig_sm_state_ns;
  wire sig_sm_state_ns1;
  wire sig_sts_sm_pop_mm2s_sts;
  wire sig_sts_sm_pop_s2mm_sts;
  wire sts_queue_full;

axi_cdma_0_axi_datamover I_DATAMOVER
       (.D(sig_sm_state_ns),
        .E(sig_sts_sm_pop_mm2s_sts),
        .I1(n_149_I_SG_CNTLR),
        .I2(n_150_I_SG_CNTLR),
        .I3(sig_sts_sm_pop_s2mm_sts),
        .I4(n_138_I_SG_CNTLR),
        .I5({n_70_I_HYBRID_REG_MODULE,n_71_I_HYBRID_REG_MODULE,n_72_I_HYBRID_REG_MODULE,n_73_I_HYBRID_REG_MODULE,sig_dm_mm2s_cmd_tdata[63:32],sig_dm_mm2s_cmd_tdata[30],sig_dm_mm2s_cmd_tdata[23:0]}),
        .I6(n_145_I_SG_CNTLR),
        .I7({n_130_I_HYBRID_REG_MODULE,n_131_I_HYBRID_REG_MODULE,n_132_I_HYBRID_REG_MODULE,n_133_I_HYBRID_REG_MODULE,sig_dm_s2mm_cmd_tdata[63:32],sig_dm_s2mm_cmd_tdata[30],sig_dm_s2mm_cmd_tdata[23:0]}),
        .O1(n_7_I_DATAMOVER),
        .O2(n_8_I_DATAMOVER),
        .O3(n_15_I_DATAMOVER),
        .O4(n_17_I_DATAMOVER),
        .O5(sig_dm_mm2s_sts_tdata),
        .O6(sig_dm_s2mm_sts_tdata),
        .Q(sig_sm_state),
        .cdma_tvect_out(cdma_tvect_out[0]),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(m_axi_arburst),
        .m_axi_arlen(m_axi_arlen),
        .m_axi_arready(m_axi_arready),
        .m_axi_arsize(m_axi_arsize),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(m_axi_awburst),
        .m_axi_awlen(m_axi_awlen),
        .m_axi_awready(m_axi_awready),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .p_0_out(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/p_0_out ),
        .sig_cntl2mm2s_sts_tready(sig_cntl2mm2s_sts_tready),
        .sig_cntl2s2mm_cmd_tvalid(sig_cntl2s2mm_cmd_tvalid),
        .sig_cntl2s2mm_sts_tready(sig_cntl2s2mm_sts_tready),
        .sig_cntlr2rst_halt_cmplt(sig_cntlr2rst_halt_cmplt),
        .sig_data2all_tlast_error(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_data2all_tlast_error ),
        .sig_dm_mm2s_err(sig_dm_mm2s_err),
        .sig_dm_mm2s_halt_cmplt(sig_dm_mm2s_halt_cmplt),
        .sig_dm_mm2s_sts_tvalid(sig_dm_mm2s_sts_tvalid),
        .sig_dm_s2mm_halt_cmplt(sig_dm_s2mm_halt_cmplt),
        .sig_dm_s2mm_sts_tvalid(sig_dm_s2mm_sts_tvalid),
        .sig_fetch_update_empty(sig_fetch_update_empty),
        .sig_halt_request0(sig_halt_request0),
        .sig_mm2s2cntl_sts_tvalid(sig_mm2s2cntl_sts_tvalid),
        .sig_mm2s_interr(sig_mm2s_interr),
        .sig_reg2cntlr_sg_mode(sig_reg2cntlr_sg_mode),
        .sig_rst2all_stop_request(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ),
        .sig_rst2dm_resetn(sig_rst2dm_resetn),
        .sig_rst2s2mm_halt(sig_rst2s2mm_halt),
        .sig_s2mm_interr(sig_s2mm_interr),
        .sig_sg2sgcntlr_ftch_desc_available(sig_sg2sgcntlr_ftch_desc_available),
        .sig_sgcntl2mm2s_cmd_tvalid(sig_sgcntl2mm2s_cmd_tvalid),
        .sig_sgcntl2rst_halt_cmplt(sig_sgcntl2rst_halt_cmplt),
        .sig_sgcntl2s2mm_cmd_tvalid(sig_sgcntl2s2mm_cmd_tvalid),
        .sig_sgcntl2s2mm_halt(sig_sgcntl2s2mm_halt),
        .sig_sm_state_ns1(sig_sm_state_ns1));
axi_cdma_0_axi_cdma_reg_module I_HYBRID_REG_MODULE
       (.CO(n_212_I_SG_ENGINE),
        .D({n_213_I_SG_ENGINE,n_214_I_SG_ENGINE,n_215_I_SG_ENGINE,n_216_I_SG_ENGINE,n_217_I_SG_ENGINE,n_218_I_SG_ENGINE,n_219_I_SG_ENGINE,n_220_I_SG_ENGINE,n_221_I_SG_ENGINE,n_222_I_SG_ENGINE,n_223_I_SG_ENGINE,n_224_I_SG_ENGINE,n_225_I_SG_ENGINE,n_226_I_SG_ENGINE,n_227_I_SG_ENGINE,n_228_I_SG_ENGINE,n_229_I_SG_ENGINE,n_230_I_SG_ENGINE,n_231_I_SG_ENGINE,n_232_I_SG_ENGINE,n_233_I_SG_ENGINE,n_234_I_SG_ENGINE,n_235_I_SG_ENGINE,n_236_I_SG_ENGINE,n_237_I_SG_ENGINE,n_238_I_SG_ENGINE}),
        .E(n_183_I_SG_ENGINE),
        .I1(n_15_I_SIMPLE_DMA_CNTLR),
        .I10(cdma_tvect_out[17]),
        .I11(cdma_tvect_out[18]),
        .I12(cdma_tvect_out[19]),
        .I13(sig_sg2reg_irqthresh_status),
        .I14(cdma_tvect_out[10]),
        .I15({\I_SG_FETCH_MNGR/ch1_fetch_address ,\I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/p_0_in }),
        .I16(sig_rst2reg_soft_reset_clr),
        .I17(n_7_I_RST_MODULE),
        .I18(n_6_I_RST_MODULE),
        .I19(n_11_I_RST_MODULE),
        .I2(n_16_I_SIMPLE_DMA_CNTLR),
        .I20(n_9_I_RST_MODULE),
        .I21(n_10_I_RST_MODULE),
        .I22(n_12_I_RST_MODULE),
        .I23(n_8_I_RST_MODULE),
        .I24(O2),
        .I25(n_136_I_SG_CNTLR),
        .I26(n_13_I_RST_MODULE),
        .I3(n_284_I_SG_ENGINE),
        .I4(n_285_I_SG_ENGINE),
        .I5(n_286_I_SG_ENGINE),
        .I6(n_202_I_SG_ENGINE),
        .I7(sig_sg2reg_irqdelay_status),
        .I8({sig_sgcntl2s2mm_cmd_tdata[67:32],sig_sgcntl2s2mm_cmd_tdata[23:0]}),
        .I9(n_0_I_SG_CNTLR),
        .O1(O1),
        .O10(n_17_I_HYBRID_REG_MODULE),
        .O11(n_18_I_HYBRID_REG_MODULE),
        .O12(n_19_I_HYBRID_REG_MODULE),
        .O13(n_20_I_HYBRID_REG_MODULE),
        .O14(n_21_I_HYBRID_REG_MODULE),
        .O15(n_22_I_HYBRID_REG_MODULE),
        .O16(n_23_I_HYBRID_REG_MODULE),
        .O17(sig_reg2sg_curdesc),
        .O18({sig_reg2sg_taildesc[11:6],sig_reg2sg_taildesc[2:0]}),
        .O19({n_70_I_HYBRID_REG_MODULE,n_71_I_HYBRID_REG_MODULE,n_72_I_HYBRID_REG_MODULE,n_73_I_HYBRID_REG_MODULE,sig_dm_mm2s_cmd_tdata[63:32],sig_dm_mm2s_cmd_tdata[23:0]}),
        .O2(n_9_I_HYBRID_REG_MODULE),
        .O20({n_130_I_HYBRID_REG_MODULE,n_131_I_HYBRID_REG_MODULE,n_132_I_HYBRID_REG_MODULE,n_133_I_HYBRID_REG_MODULE,sig_dm_s2mm_cmd_tdata[63:32],sig_dm_s2mm_cmd_tdata[23:0]}),
        .O21(n_190_I_HYBRID_REG_MODULE),
        .O22(n_192_I_HYBRID_REG_MODULE),
        .O23(\I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/p_2_in ),
        .O24(n_194_I_HYBRID_REG_MODULE),
        .O25(n_196_I_HYBRID_REG_MODULE),
        .O26(n_197_I_HYBRID_REG_MODULE),
        .O27(cdma_tvect_out[0]),
        .O3(n_10_I_HYBRID_REG_MODULE),
        .O4(n_11_I_HYBRID_REG_MODULE),
        .O5(n_12_I_HYBRID_REG_MODULE),
        .O6(n_13_I_HYBRID_REG_MODULE),
        .O7(O4),
        .O8(O5),
        .O9(n_16_I_HYBRID_REG_MODULE),
        .Q({n_24_I_HYBRID_REG_MODULE,n_25_I_HYBRID_REG_MODULE,n_26_I_HYBRID_REG_MODULE}),
        .S(n_199_I_HYBRID_REG_MODULE),
        .SR(\I_REGISTER_BLOCK/dly_irq0 ),
        .cdma_introut(cdma_introut),
        .cdma_tvect_out({cdma_tvect_out[20],cdma_tvect_out[9:8],cdma_tvect_out[5],cdma_tvect_out[2]}),
        .ch1_delay_cnt_en(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en ),
        .ch1_ftch_active(ch1_ftch_active),
        .cyclic_enable(\I_SG_FETCH_QUEUE/cyclic_enable ),
        .data_concat(\I_SG_FETCH_QUEUE/p_3_out ),
        .in0(n_195_I_HYBRID_REG_MODULE),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_rdata(m_axi_sg_rdata[31]),
        .m_axis_ftch1_tdata_new(sig_sg2sgcntlr_ftch_tdata_new[101:96]),
        .out({sig_sgcntl2mm2s_cmd_tdata[67:32],sig_sgcntl2mm2s_cmd_tdata[23:0]}),
        .p_11_out(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_11_out ),
        .p_4_out(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_4_out ),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .sg_ftch_error(\I_REGISTER_BLOCK/sg_ftch_error ),
        .sg_ftch_error0(\I_REGISTER_BLOCK/sg_ftch_error0 ),
        .sg_updt_error(\I_REGISTER_BLOCK/sg_updt_error ),
        .sig_pulse_trigger(\I_SOFT_RST_POS_EDGE_DTCT/sig_pulse_trigger ),
        .sig_pulse_trigger_0(\I_GEN_IDLE_CLR/sig_pulse_trigger ),
        .sig_reg2cntlr_sg_mode(sig_reg2cntlr_sg_mode),
        .sig_reg2rst_soft_reset(sig_reg2rst_soft_reset),
        .sig_reg2sg_irqthresh_wren(sig_reg2sg_irqthresh_wren),
        .sig_reg2sg_tailpntr_updated(sig_reg2sg_tailpntr_updated),
        .sig_rst2lite_bside_reset(sig_rst2lite_bside_reset),
        .sig_rst2reg_reset(sig_rst2reg_reset),
        .sig_rst2sg_resetn(sig_rst2sg_resetn),
        .sig_rst2sgcntlr_reset(sig_rst2sgcntlr_reset),
        .sig_sgcntl2reg_idle_clr(sig_sgcntl2reg_idle_clr),
        .sig_sgcntlr2reg_new_curdesc_wren(sig_sgcntlr2reg_new_curdesc_wren),
        .sig_shtdwn_sm_set_cmplt(sig_shtdwn_sm_set_cmplt),
        .sig_to_edge_detect_reg(\I_SOFT_RST_POS_EDGE_DTCT/sig_to_edge_detect_reg ),
        .sig_to_edge_detect_reg_1(\I_GEN_IDLE_CLR/sig_to_edge_detect_reg ));
axi_cdma_0_axi_cdma_reset I_RST_MODULE
       (.I1(n_8_I_DATAMOVER),
        .I2(O4),
        .I26(n_13_I_RST_MODULE),
        .I3(O2),
        .O1(n_6_I_RST_MODULE),
        .O10(n_22_I_RST_MODULE),
        .O11(n_23_I_RST_MODULE),
        .O12(n_24_I_RST_MODULE),
        .O2(n_7_I_RST_MODULE),
        .O3(n_8_I_RST_MODULE),
        .O4(n_9_I_RST_MODULE),
        .O5(n_10_I_RST_MODULE),
        .O6(n_11_I_RST_MODULE),
        .O7(n_12_I_RST_MODULE),
        .O8(p_0_in1_in),
        .O9(\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit ),
        .Q(sig_rst2reg_soft_reset_clr),
        .SR(\I_REGISTER_BLOCK/dly_irq0 ),
        .in0(n_178_I_SG_ENGINE),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .ptr_queue_full(ptr_queue_full),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_aresetn(s_axi_lite_aresetn),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_rready(s_axi_lite_rready),
        .sig_halt_request0(sig_halt_request0),
        .sig_mm2s_status_reg0(sig_mm2s_status_reg0),
        .sig_pulse_trigger(\I_SOFT_RST_POS_EDGE_DTCT/sig_pulse_trigger ),
        .sig_reg2cntlr_sg_mode(sig_reg2cntlr_sg_mode),
        .sig_reg2rst_soft_reset(sig_reg2rst_soft_reset),
        .sig_rst2cntlr_reset(sig_rst2cntlr_reset),
        .sig_rst2dm_resetn(sig_rst2dm_resetn),
        .sig_rst2lite_bside_reset(sig_rst2lite_bside_reset),
        .sig_rst2reg_reset(sig_rst2reg_reset),
        .sig_rst2s2mm_halt(sig_rst2s2mm_halt),
        .sig_rst2sg_resetn(sig_rst2sg_resetn),
        .sig_rst2sgcntlr_reset(sig_rst2sgcntlr_reset),
        .sig_sgcntl2sg_updptr_tlast(sig_sgcntl2sg_updptr_tlast),
        .sig_sm_state0(sig_sm_state0),
        .sig_to_edge_detect_reg(\I_SOFT_RST_POS_EDGE_DTCT/sig_to_edge_detect_reg ));
axi_cdma_0_axi_cdma_sg_cntlr I_SG_CNTLR
       (.D(sig_dm_mm2s_sts_tdata),
        .E(sig_sts_sm_pop_mm2s_sts),
        .I1(n_192_I_HYBRID_REG_MODULE),
        .I2(n_15_I_DATAMOVER),
        .I3(cdma_tvect_out[1]),
        .I4(n_197_I_HYBRID_REG_MODULE),
        .I5(sig_dm_mm2s_cmd_tdata[30]),
        .I6(n_194_I_HYBRID_REG_MODULE),
        .I7(sig_dm_s2mm_cmd_tdata[30]),
        .I8(n_7_I_DATAMOVER),
        .I9(sig_dm_s2mm_sts_tdata),
        .O1(n_0_I_SG_CNTLR),
        .O10(n_145_I_SG_CNTLR),
        .O11(n_148_I_SG_CNTLR),
        .O12(n_149_I_SG_CNTLR),
        .O13(n_150_I_SG_CNTLR),
        .O14(sig_sgcntl2sg_updsts_tdata),
        .O2(cdma_tvect_out[6]),
        .O25(n_196_I_HYBRID_REG_MODULE),
        .O3({sig_sgcntl2s2mm_cmd_tdata[67:32],sig_sgcntl2s2mm_cmd_tdata[23:0]}),
        .O4(sig_sts_sm_pop_s2mm_sts),
        .O5(n_136_I_SG_CNTLR),
        .O6(n_138_I_SG_CNTLR),
        .O7(\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr_queue_wren ),
        .O8(n_142_I_SG_CNTLR),
        .O9(\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_queue_wren ),
        .Q(sig_sgcntl2sg_updptr_tdata),
        .SR(p_0_in1_in),
        .cdma_tvect_out(cdma_tvect_out[8:7]),
        .ch1_delay_cnt_en(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en ),
        .in0(n_195_I_HYBRID_REG_MODULE),
        .m_axi_aclk(m_axi_aclk),
        .m_axis_ftch1_tdata_new({sig_sg2sgcntlr_ftch_tdata_new[127:100],sig_sg2sgcntlr_ftch_tdata_new[86:0]}),
        .out({sig_sgcntl2mm2s_cmd_tdata[67:32],sig_sgcntl2mm2s_cmd_tdata[23:0]}),
        .ptr_queue_full(ptr_queue_full),
        .sig_cntl2mm2s_sts_tready(sig_cntl2mm2s_sts_tready),
        .sig_cntl2s2mm_sts_tready(sig_cntl2s2mm_sts_tready),
        .sig_dm_mm2s_halt_cmplt(sig_dm_mm2s_halt_cmplt),
        .sig_dm_mm2s_sts_tvalid(sig_dm_mm2s_sts_tvalid),
        .sig_dm_s2mm_halt_cmplt(sig_dm_s2mm_halt_cmplt),
        .sig_dm_s2mm_sts_tvalid(sig_dm_s2mm_sts_tvalid),
        .sig_do_shutdown(sig_do_shutdown),
        .sig_fetch_update_empty(sig_fetch_update_empty),
        .sig_pulse_trigger(\I_GEN_SG_IDLE_RISE/sig_pulse_trigger ),
        .sig_pulse_trigger_1(\I_GEN_IDLE_CLR/sig_pulse_trigger ),
        .sig_reg2cntlr_sg_mode(sig_reg2cntlr_sg_mode),
        .sig_reg2sg_tailpntr_updated(sig_reg2sg_tailpntr_updated),
        .sig_rst2all_stop_request(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ),
        .sig_rst2s2mm_halt(sig_rst2s2mm_halt),
        .sig_rst2sg_resetn(sig_rst2sg_resetn),
        .sig_rst2sgcntlr_reset(sig_rst2sgcntlr_reset),
        .sig_sg2sgcntlr_ftch_idle(sig_sg2sgcntlr_ftch_idle),
        .sig_sg2sgcntlr_updt_idle(sig_sg2sgcntlr_updt_idle),
        .sig_sgcntl2mm2s_cmd_tvalid(sig_sgcntl2mm2s_cmd_tvalid),
        .sig_sgcntl2reg_idle_clr(sig_sgcntl2reg_idle_clr),
        .sig_sgcntl2rst_halt_cmplt(sig_sgcntl2rst_halt_cmplt),
        .sig_sgcntl2s2mm_cmd_tvalid(sig_sgcntl2s2mm_cmd_tvalid),
        .sig_sgcntl2s2mm_halt(sig_sgcntl2s2mm_halt),
        .sig_sgcntl2sg_ftch_tready(sig_sgcntl2sg_ftch_tready),
        .sig_sgcntl2sg_updptr_tlast(sig_sgcntl2sg_updptr_tlast),
        .sig_sgcntl2sg_updsts_tvalid(sig_sgcntl2sg_updsts_tvalid),
        .sig_sgcntlr2reg_new_curdesc_wren(sig_sgcntlr2reg_new_curdesc_wren),
        .sig_sgcntlr2sg_desc_flush(sig_sgcntlr2sg_desc_flush),
        .sig_shtdwn_sm_set_cmplt(sig_shtdwn_sm_set_cmplt),
        .sig_to_edge_detect_reg(\I_GEN_SG_IDLE_RISE/sig_to_edge_detect_reg ),
        .sig_to_edge_detect_reg_0(\I_GEN_IDLE_CLR/sig_to_edge_detect_reg ),
        .sts_queue_full(sts_queue_full));
axi_cdma_0_axi_sg I_SG_ENGINE
       (.CO(n_212_I_SG_ENGINE),
        .D({n_213_I_SG_ENGINE,n_214_I_SG_ENGINE,n_215_I_SG_ENGINE,n_216_I_SG_ENGINE,n_217_I_SG_ENGINE,n_218_I_SG_ENGINE,n_219_I_SG_ENGINE,n_220_I_SG_ENGINE,n_221_I_SG_ENGINE,n_222_I_SG_ENGINE,n_223_I_SG_ENGINE,n_224_I_SG_ENGINE,n_225_I_SG_ENGINE,n_226_I_SG_ENGINE,n_227_I_SG_ENGINE,n_228_I_SG_ENGINE,n_229_I_SG_ENGINE,n_230_I_SG_ENGINE,n_231_I_SG_ENGINE,n_232_I_SG_ENGINE,n_233_I_SG_ENGINE,n_234_I_SG_ENGINE,n_235_I_SG_ENGINE,n_236_I_SG_ENGINE,n_237_I_SG_ENGINE,n_238_I_SG_ENGINE}),
        .E(n_183_I_SG_ENGINE),
        .I1(cdma_tvect_out[6]),
        .I10(n_22_I_HYBRID_REG_MODULE),
        .I11(n_17_I_HYBRID_REG_MODULE),
        .I12(n_16_I_HYBRID_REG_MODULE),
        .I13(n_19_I_HYBRID_REG_MODULE),
        .I14(n_20_I_HYBRID_REG_MODULE),
        .I15(n_21_I_HYBRID_REG_MODULE),
        .I16(n_23_I_HYBRID_REG_MODULE),
        .I17(n_11_I_HYBRID_REG_MODULE),
        .I18(n_12_I_HYBRID_REG_MODULE),
        .I19(n_13_I_HYBRID_REG_MODULE),
        .I2(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_4_out ),
        .I20(\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr_queue_wren ),
        .I21(sig_sgcntl2sg_updptr_tdata),
        .I22(\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_queue_wren ),
        .I23(sig_sgcntl2sg_updsts_tdata),
        .I24(n_190_I_HYBRID_REG_MODULE),
        .I3(n_23_I_RST_MODULE),
        .I4(n_22_I_RST_MODULE),
        .I5(n_24_I_RST_MODULE),
        .I6(n_148_I_SG_CNTLR),
        .I7(n_142_I_SG_CNTLR),
        .I8({n_24_I_HYBRID_REG_MODULE,n_25_I_HYBRID_REG_MODULE,n_26_I_HYBRID_REG_MODULE}),
        .I9(n_18_I_HYBRID_REG_MODULE),
        .O1(cdma_tvect_out[12]),
        .O17(sig_reg2sg_curdesc),
        .O18({sig_reg2sg_taildesc[11:6],sig_reg2sg_taildesc[2:0]}),
        .O2(out),
        .O23(\I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/p_2_in ),
        .O3(O3),
        .O4(cdma_tvect_out[10]),
        .O5(n_202_I_SG_ENGINE),
        .O6(sig_sg2reg_irqthresh_status),
        .O7(n_284_I_SG_ENGINE),
        .O8(n_285_I_SG_ENGINE),
        .O9(n_286_I_SG_ENGINE),
        .Q(sig_sg2reg_irqdelay_status),
        .S(n_199_I_HYBRID_REG_MODULE),
        .SR(\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit ),
        .cdma_tvect_out({cdma_tvect_out[22:13],cdma_tvect_out[11],cdma_tvect_out[9]}),
        .ch1_active_i(ch1_active_i),
        .ch1_delay_cnt_en(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en ),
        .ch1_ftch_active(ch1_ftch_active),
        .ch2_stale_descriptor(ch2_stale_descriptor),
        .cyclic_enable(\I_SG_FETCH_QUEUE/cyclic_enable ),
        .data_concat(\I_SG_FETCH_QUEUE/p_3_out ),
        .in0(n_178_I_SG_ENGINE),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_araddr(m_axi_sg_araddr),
        .m_axi_sg_arburst(m_axi_sg_arburst),
        .m_axi_sg_arlen(m_axi_sg_arlen),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arsize(m_axi_sg_arsize),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .m_axi_sg_awaddr(m_axi_sg_awaddr),
        .m_axi_sg_awburst(m_axi_sg_awburst),
        .m_axi_sg_awlen(m_axi_sg_awlen),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(m_axi_sg_awsize),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axi_sg_wdata(m_axi_sg_wdata),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .m_axis_ftch1_tdata_new({sig_sg2sgcntlr_ftch_tdata_new[127:96],sig_sg2sgcntlr_ftch_tdata_new[86:0]}),
        .out({\I_SG_FETCH_MNGR/ch1_fetch_address ,\I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/p_0_in }),
        .p_11_out(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_11_out ),
        .ptr_queue_full(ptr_queue_full),
        .s_axi_lite_wdata(s_axi_lite_wdata[31:6]),
        .sg_ftch_error(\I_REGISTER_BLOCK/sg_ftch_error ),
        .sg_ftch_error0(\I_REGISTER_BLOCK/sg_ftch_error0 ),
        .sg_updt_error(\I_REGISTER_BLOCK/sg_updt_error ),
        .sig_do_shutdown(sig_do_shutdown),
        .sig_pulse_trigger(\I_GEN_SG_IDLE_RISE/sig_pulse_trigger ),
        .sig_reg2sg_irqthresh_wren(sig_reg2sg_irqthresh_wren),
        .sig_reg2sg_tailpntr_updated(sig_reg2sg_tailpntr_updated),
        .sig_rst2dm_resetn(sig_rst2dm_resetn),
        .sig_rst2s2mm_halt(sig_rst2s2mm_halt),
        .sig_rst2sg_resetn(sig_rst2sg_resetn),
        .sig_sg2sgcntlr_ftch_desc_available(sig_sg2sgcntlr_ftch_desc_available),
        .sig_sg2sgcntlr_ftch_idle(sig_sg2sgcntlr_ftch_idle),
        .sig_sg2sgcntlr_updt_idle(sig_sg2sgcntlr_updt_idle),
        .sig_sgcntl2sg_ftch_tready(sig_sgcntl2sg_ftch_tready),
        .sig_sgcntl2sg_updptr_tlast(sig_sgcntl2sg_updptr_tlast),
        .sig_sgcntl2sg_updsts_tvalid(sig_sgcntl2sg_updsts_tvalid),
        .sig_sgcntlr2reg_new_curdesc_wren(sig_sgcntlr2reg_new_curdesc_wren),
        .sig_sgcntlr2sg_desc_flush(sig_sgcntlr2sg_desc_flush),
        .sig_to_edge_detect_reg(\I_GEN_SG_IDLE_RISE/sig_to_edge_detect_reg ),
        .sts_queue_full(sts_queue_full));
axi_cdma_0_axi_cdma_simple_cntlr I_SIMPLE_DMA_CNTLR
       (.D(sig_sm_state_ns),
        .I1(n_17_I_DATAMOVER),
        .I2(cdma_tvect_out[22:21]),
        .I3(n_9_I_HYBRID_REG_MODULE),
        .I4(n_10_I_HYBRID_REG_MODULE),
        .O1(O2),
        .O2(n_15_I_SIMPLE_DMA_CNTLR),
        .O3(n_16_I_SIMPLE_DMA_CNTLR),
        .O5(sig_dm_mm2s_sts_tdata[6:4]),
        .O6(sig_dm_s2mm_sts_tdata[6:4]),
        .Q(sig_sm_state),
        .cdma_tvect_out(cdma_tvect_out[5:1]),
        .m_axi_aclk(m_axi_aclk),
        .p_0_out(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/p_0_out ),
        .sig_cntl2mm2s_sts_tready(sig_cntl2mm2s_sts_tready),
        .sig_cntl2s2mm_cmd_tvalid(sig_cntl2s2mm_cmd_tvalid),
        .sig_cntl2s2mm_sts_tready(sig_cntl2s2mm_sts_tready),
        .sig_cntlr2rst_halt_cmplt(sig_cntlr2rst_halt_cmplt),
        .sig_data2all_tlast_error(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_data2all_tlast_error ),
        .sig_dm_mm2s_err(sig_dm_mm2s_err),
        .sig_dm_mm2s_sts_tvalid(sig_dm_mm2s_sts_tvalid),
        .sig_dm_s2mm_sts_tvalid(sig_dm_s2mm_sts_tvalid),
        .sig_mm2s2cntl_sts_tvalid(sig_mm2s2cntl_sts_tvalid),
        .sig_mm2s_interr(sig_mm2s_interr),
        .sig_mm2s_status_reg0(sig_mm2s_status_reg0),
        .sig_reg2cntlr_sg_mode(sig_reg2cntlr_sg_mode),
        .sig_rst2cntlr_reset(sig_rst2cntlr_reset),
        .sig_rst2s2mm_halt(sig_rst2s2mm_halt),
        .sig_s2mm_interr(sig_s2mm_interr),
        .sig_sm_state0(sig_sm_state0),
        .sig_sm_state_ns1(sig_sm_state_ns1));
endmodule

(* ORIG_REF_NAME = "axi_cdma_simple_cntlr" *) 
module axi_cdma_0_axi_cdma_simple_cntlr
   (sig_cntl2mm2s_sts_tready,
    sig_cntl2s2mm_sts_tready,
    O1,
    cdma_tvect_out,
    sig_cntl2s2mm_cmd_tvalid,
    sig_cntlr2rst_halt_cmplt,
    Q,
    sig_s2mm_interr,
    sig_mm2s_interr,
    O2,
    O3,
    sig_sm_state0,
    m_axi_aclk,
    sig_rst2cntlr_reset,
    sig_rst2s2mm_halt,
    sig_sm_state_ns1,
    D,
    sig_mm2s2cntl_sts_tvalid,
    sig_reg2cntlr_sg_mode,
    sig_dm_mm2s_sts_tvalid,
    I1,
    sig_dm_mm2s_err,
    p_0_out,
    sig_data2all_tlast_error,
    sig_dm_s2mm_sts_tvalid,
    I2,
    I3,
    I4,
    O5,
    sig_mm2s_status_reg0,
    O6);
  output sig_cntl2mm2s_sts_tready;
  output sig_cntl2s2mm_sts_tready;
  output O1;
  output [4:0]cdma_tvect_out;
  output sig_cntl2s2mm_cmd_tvalid;
  output sig_cntlr2rst_halt_cmplt;
  output [2:0]Q;
  output sig_s2mm_interr;
  output sig_mm2s_interr;
  output O2;
  output O3;
  input sig_sm_state0;
  input m_axi_aclk;
  input sig_rst2cntlr_reset;
  input sig_rst2s2mm_halt;
  input sig_sm_state_ns1;
  input [0:0]D;
  input sig_mm2s2cntl_sts_tvalid;
  input sig_reg2cntlr_sg_mode;
  input sig_dm_mm2s_sts_tvalid;
  input I1;
  input sig_dm_mm2s_err;
  input p_0_out;
  input sig_data2all_tlast_error;
  input sig_dm_s2mm_sts_tvalid;
  input [1:0]I2;
  input I3;
  input I4;
  input [2:0]O5;
  input sig_mm2s_status_reg0;
  input [2:0]O6;

  wire [0:0]D;
  wire I1;
  wire [1:0]I2;
  wire I3;
  wire I4;
  wire O1;
  wire O2;
  wire O3;
  wire [2:0]O5;
  wire [2:0]O6;
  wire [2:0]Q;
  wire [4:0]cdma_tvect_out;
  wire m_axi_aclk;
  wire n_0_sig_halt_cmplt_reg_i_1__0;
  wire \n_0_sig_mm2s_status_reg[4]_i_1 ;
  wire \n_0_sig_mm2s_status_reg[5]_i_1 ;
  wire \n_0_sig_mm2s_status_reg[6]_i_2 ;
  wire \n_0_sig_s2mm_status_reg[4]_i_1 ;
  wire \n_0_sig_s2mm_status_reg[5]_i_1 ;
  wire \n_0_sig_s2mm_status_reg[6]_i_1 ;
  wire n_0_sig_sm_ld_cmd_i_1;
  wire n_0_sig_sm_set_idle_i_1;
  wire n_0_sig_sm_set_ioc_i_2;
  wire p_0_out;
  wire sig_cntl2mm2s_sts_tready;
  wire sig_cntl2s2mm_cmd_tvalid;
  wire sig_cntl2s2mm_sts_tready;
  wire sig_cntlr2rst_halt_cmplt;
  wire sig_composite_error;
  wire sig_data2all_tlast_error;
  wire sig_dm_mm2s_err;
  wire sig_dm_mm2s_sts_tvalid;
  wire sig_dm_s2mm_sts_tvalid;
  wire sig_mm2s2cntl_sts_tvalid;
  wire sig_mm2s_decerr;
  wire sig_mm2s_interr;
  wire sig_mm2s_slverr;
  wire sig_mm2s_status_reg0;
  wire sig_reg2cntlr_sg_mode;
  wire sig_rst2cntlr_reset;
  wire sig_rst2s2mm_halt;
  wire sig_s2mm_decerr;
  wire sig_s2mm_interr;
  wire sig_s2mm_slverr;
  wire sig_sm_clr_idle_ns;
  wire sig_sm_pop_mm2s_sts_ns;
  wire sig_sm_pop_s2mm_sts_ns;
  wire sig_sm_set_err;
  wire sig_sm_set_err_ns;
  wire sig_sm_state0;
  wire [2:1]sig_sm_state_ns;
  wire sig_sm_state_ns1;

LUT6 #(
    .INIT(64'hFFFFFFFFB8B8B888)) 
     \I_REGISTER_BLOCK/dma_decerr_i_1 
       (.I0(I2[1]),
        .I1(sig_reg2cntlr_sg_mode),
        .I2(sig_sm_set_err),
        .I3(sig_s2mm_decerr),
        .I4(sig_mm2s_decerr),
        .I5(I4),
        .O(O3));
LUT6 #(
    .INIT(64'hFFFFFFFFB8B8B888)) 
     \I_REGISTER_BLOCK/dma_slverr_i_1 
       (.I0(I2[0]),
        .I1(sig_reg2cntlr_sg_mode),
        .I2(sig_sm_set_err),
        .I3(sig_s2mm_slverr),
        .I4(sig_mm2s_slverr),
        .I5(I3),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair253" *) 
   LUT3 #(
    .INIT(8'hA8)) 
     \cdma_tvect_out[4]_INST_0 
       (.I0(sig_sm_set_err),
        .I1(sig_s2mm_decerr),
        .I2(sig_mm2s_decerr),
        .O(cdma_tvect_out[2]));
(* SOFT_HLUTNM = "soft_lutpair253" *) 
   LUT3 #(
    .INIT(8'hA8)) 
     \cdma_tvect_out[5]_INST_0 
       (.I0(sig_sm_set_err),
        .I1(sig_s2mm_slverr),
        .I2(sig_mm2s_slverr),
        .O(cdma_tvect_out[3]));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
     \cdma_tvect_out[6]_INST_0 
       (.I0(sig_sm_set_err),
        .I1(sig_dm_mm2s_err),
        .I2(p_0_out),
        .I3(sig_data2all_tlast_error),
        .I4(sig_s2mm_interr),
        .I5(sig_mm2s_interr),
        .O(cdma_tvect_out[4]));
LUT3 #(
    .INIT(8'hF8)) 
     sig_halt_cmplt_reg_i_1__0
       (.I0(sig_rst2s2mm_halt),
        .I1(O1),
        .I2(sig_cntlr2rst_halt_cmplt),
        .O(n_0_sig_halt_cmplt_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_cmplt_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_halt_cmplt_reg_i_1__0),
        .Q(sig_cntlr2rst_halt_cmplt),
        .R(sig_rst2cntlr_reset));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_mm2s_status_reg[4]_i_1 
       (.I0(O5[0]),
        .I1(sig_cntl2mm2s_sts_tready),
        .I2(sig_mm2s_interr),
        .O(\n_0_sig_mm2s_status_reg[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair254" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_mm2s_status_reg[5]_i_1 
       (.I0(O5[1]),
        .I1(sig_cntl2mm2s_sts_tready),
        .I2(sig_mm2s_decerr),
        .O(\n_0_sig_mm2s_status_reg[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair254" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_mm2s_status_reg[6]_i_2 
       (.I0(O5[2]),
        .I1(sig_cntl2mm2s_sts_tready),
        .I2(sig_mm2s_slverr),
        .O(\n_0_sig_mm2s_status_reg[6]_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_mm2s_status_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_mm2s_status_reg[4]_i_1 ),
        .Q(sig_mm2s_interr),
        .R(sig_mm2s_status_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_mm2s_status_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_mm2s_status_reg[5]_i_1 ),
        .Q(sig_mm2s_decerr),
        .R(sig_mm2s_status_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_mm2s_status_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_mm2s_status_reg[6]_i_2 ),
        .Q(sig_mm2s_slverr),
        .R(sig_mm2s_status_reg0));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_s2mm_status_reg[4]_i_1 
       (.I0(O6[0]),
        .I1(sig_cntl2s2mm_sts_tready),
        .I2(sig_s2mm_interr),
        .O(\n_0_sig_s2mm_status_reg[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair255" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_s2mm_status_reg[5]_i_1 
       (.I0(O6[1]),
        .I1(sig_cntl2s2mm_sts_tready),
        .I2(sig_s2mm_decerr),
        .O(\n_0_sig_s2mm_status_reg[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair255" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_s2mm_status_reg[6]_i_1 
       (.I0(O6[2]),
        .I1(sig_cntl2s2mm_sts_tready),
        .I2(sig_s2mm_slverr),
        .O(\n_0_sig_s2mm_status_reg[6]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_s2mm_status_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_s2mm_status_reg[4]_i_1 ),
        .Q(sig_s2mm_interr),
        .R(sig_mm2s_status_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_s2mm_status_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_s2mm_status_reg[5]_i_1 ),
        .Q(sig_s2mm_decerr),
        .R(sig_mm2s_status_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_s2mm_status_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_s2mm_status_reg[6]_i_1 ),
        .Q(sig_s2mm_slverr),
        .R(sig_mm2s_status_reg0));
(* SOFT_HLUTNM = "soft_lutpair252" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     sig_sm_clr_idle_i_1
       (.I0(sig_sm_state_ns1),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(sig_sm_clr_idle_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_sm_clr_idle_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_clr_idle_ns),
        .Q(cdma_tvect_out[0]),
        .R(sig_sm_state0));
(* SOFT_HLUTNM = "soft_lutpair250" *) 
   LUT3 #(
    .INIT(8'h04)) 
     sig_sm_ld_cmd_i_1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(n_0_sig_sm_ld_cmd_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_sm_ld_cmd_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_sm_ld_cmd_i_1),
        .Q(sig_cntl2s2mm_cmd_tvalid),
        .R(sig_sm_state0));
(* SOFT_HLUTNM = "soft_lutpair250" *) 
   LUT5 #(
    .INIT(32'h00400000)) 
     sig_sm_pop_mm2s_sts_i_1
       (.I0(sig_reg2cntlr_sg_mode),
        .I1(sig_dm_mm2s_sts_tvalid),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(sig_sm_pop_mm2s_sts_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_sm_pop_mm2s_sts_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_mm2s_sts_ns),
        .Q(sig_cntl2mm2s_sts_tready),
        .R(sig_sm_state0));
(* SOFT_HLUTNM = "soft_lutpair251" *) 
   LUT5 #(
    .INIT(32'h00000400)) 
     sig_sm_pop_s2mm_sts_i_1
       (.I0(sig_reg2cntlr_sg_mode),
        .I1(sig_dm_s2mm_sts_tvalid),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(sig_sm_pop_s2mm_sts_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_sm_pop_s2mm_sts_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_s2mm_sts_ns),
        .Q(sig_cntl2s2mm_sts_tready),
        .R(sig_sm_state0));
(* SOFT_HLUTNM = "soft_lutpair252" *) 
   LUT3 #(
    .INIT(8'h08)) 
     sig_sm_set_err_i_1
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(sig_sm_set_err_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_sm_set_err_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_set_err_ns),
        .Q(sig_sm_set_err),
        .R(sig_sm_state0));
LUT3 #(
    .INIT(8'h41)) 
     sig_sm_set_idle_i_1
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(n_0_sig_sm_set_idle_i_1));
FDSE #(
    .INIT(1'b0)) 
     sig_sm_set_idle_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_sm_set_idle_i_1),
        .Q(O1),
        .S(sig_sm_state0));
(* SOFT_HLUTNM = "soft_lutpair251" *) 
   LUT3 #(
    .INIT(8'h40)) 
     sig_sm_set_ioc_i_2
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(n_0_sig_sm_set_ioc_i_2));
FDRE #(
    .INIT(1'b0)) 
     sig_sm_set_ioc_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_sm_set_ioc_i_2),
        .Q(cdma_tvect_out[1]),
        .R(sig_sm_state0));
LUT6 #(
    .INIT(64'hCFFFBB00CFCCBB00)) 
     \sig_sm_state[1]_i_1 
       (.I0(sig_composite_error),
        .I1(Q[2]),
        .I2(sig_mm2s2cntl_sts_tvalid),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(sig_sm_state_ns1),
        .O(sig_sm_state_ns[1]));
LUT6 #(
    .INIT(64'hCCCCFCCC8C8C8C8C)) 
     \sig_sm_state[2]_i_1 
       (.I0(sig_composite_error),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(sig_dm_mm2s_sts_tvalid),
        .I4(sig_reg2cntlr_sg_mode),
        .I5(Q[0]),
        .O(sig_sm_state_ns[2]));
LUT5 #(
    .INIT(32'hFFFFFFFD)) 
     \sig_sm_state[2]_i_2 
       (.I0(I1),
        .I1(sig_mm2s_decerr),
        .I2(sig_s2mm_decerr),
        .I3(sig_mm2s_slverr),
        .I4(sig_s2mm_slverr),
        .O(sig_composite_error));
FDRE #(
    .INIT(1'b0)) 
     \sig_sm_state_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(D),
        .Q(Q[0]),
        .R(sig_sm_state0));
FDRE #(
    .INIT(1'b0)) 
     \sig_sm_state_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_state_ns[1]),
        .Q(Q[1]),
        .R(sig_sm_state0));
FDRE #(
    .INIT(1'b0)) 
     \sig_sm_state_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_state_ns[2]),
        .Q(Q[2]),
        .R(sig_sm_state0));
endmodule

(* ORIG_REF_NAME = "axi_datamover" *) 
module axi_cdma_0_axi_datamover
   (m_axi_wvalid,
    m_axi_arvalid,
    m_axi_awvalid,
    m_axi_wlast,
    sig_dm_mm2s_err,
    p_0_out,
    sig_rst2all_stop_request,
    O1,
    O2,
    sig_dm_s2mm_halt_cmplt,
    sig_dm_mm2s_halt_cmplt,
    sig_data2all_tlast_error,
    D,
    sig_mm2s2cntl_sts_tvalid,
    sig_sm_state_ns1,
    O3,
    sig_dm_mm2s_sts_tvalid,
    O4,
    m_axi_rready,
    sig_dm_s2mm_sts_tvalid,
    m_axi_bready,
    O5,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    O6,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_wdata,
    m_axi_wstrb,
    sig_rst2dm_resetn,
    m_axi_aclk,
    I1,
    I2,
    sig_sgcntl2rst_halt_cmplt,
    sig_cntlr2rst_halt_cmplt,
    sig_rst2s2mm_halt,
    sig_halt_request0,
    m_axi_rlast,
    m_axi_rvalid,
    m_axi_arready,
    m_axi_awready,
    Q,
    cdma_tvect_out,
    sig_reg2cntlr_sg_mode,
    sig_fetch_update_empty,
    sig_sg2sgcntlr_ftch_desc_available,
    E,
    sig_sgcntl2s2mm_halt,
    sig_cntl2mm2s_sts_tready,
    sig_mm2s_interr,
    sig_s2mm_interr,
    sig_cntl2s2mm_cmd_tvalid,
    sig_sgcntl2mm2s_cmd_tvalid,
    m_axi_wready,
    sig_sgcntl2s2mm_cmd_tvalid,
    I3,
    sig_cntl2s2mm_sts_tready,
    m_axi_bvalid,
    m_axi_rdata,
    m_axi_bresp,
    I4,
    I5,
    I6,
    I7,
    m_axi_rresp);
  output m_axi_wvalid;
  output m_axi_arvalid;
  output m_axi_awvalid;
  output m_axi_wlast;
  output sig_dm_mm2s_err;
  output p_0_out;
  output sig_rst2all_stop_request;
  output O1;
  output O2;
  output sig_dm_s2mm_halt_cmplt;
  output sig_dm_mm2s_halt_cmplt;
  output sig_data2all_tlast_error;
  output [0:0]D;
  output sig_mm2s2cntl_sts_tvalid;
  output sig_sm_state_ns1;
  output O3;
  output sig_dm_mm2s_sts_tvalid;
  output O4;
  output m_axi_rready;
  output sig_dm_s2mm_sts_tvalid;
  output m_axi_bready;
  output [6:0]O5;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [6:0]O6;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [31:0]m_axi_wdata;
  output [3:0]m_axi_wstrb;
  input sig_rst2dm_resetn;
  input m_axi_aclk;
  input I1;
  input I2;
  input sig_sgcntl2rst_halt_cmplt;
  input sig_cntlr2rst_halt_cmplt;
  input sig_rst2s2mm_halt;
  input sig_halt_request0;
  input m_axi_rlast;
  input m_axi_rvalid;
  input m_axi_arready;
  input m_axi_awready;
  input [2:0]Q;
  input [0:0]cdma_tvect_out;
  input sig_reg2cntlr_sg_mode;
  input sig_fetch_update_empty;
  input sig_sg2sgcntlr_ftch_desc_available;
  input [0:0]E;
  input sig_sgcntl2s2mm_halt;
  input sig_cntl2mm2s_sts_tready;
  input sig_mm2s_interr;
  input sig_s2mm_interr;
  input sig_cntl2s2mm_cmd_tvalid;
  input sig_sgcntl2mm2s_cmd_tvalid;
  input m_axi_wready;
  input sig_sgcntl2s2mm_cmd_tvalid;
  input [0:0]I3;
  input sig_cntl2s2mm_sts_tready;
  input m_axi_bvalid;
  input [31:0]m_axi_rdata;
  input [1:0]m_axi_bresp;
  input I4;
  input [60:0]I5;
  input I6;
  input [60:0]I7;
  input [1:0]m_axi_rresp;

  wire [0:0]D;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire [0:0]I3;
  wire I4;
  wire [60:0]I5;
  wire I6;
  wire [60:0]I7;
  wire \I_WR_DATA_CNTL/sig_halt_reg ;
  wire \I_WR_DATA_CNTL/sig_next_eof_reg ;
  wire [3:0]\I_WR_DATA_CNTL/sig_next_last_strb_reg ;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire [6:0]O5;
  wire [6:0]O6;
  wire [2:0]Q;
  wire [0:0]cdma_tvect_out;
  wire m_axi_aclk;
  wire [31:0]m_axi_araddr;
  wire [1:0]m_axi_arburst;
  wire [7:0]m_axi_arlen;
  wire m_axi_arready;
  wire [2:0]m_axi_arsize;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [1:0]m_axi_awburst;
  wire [7:0]m_axi_awlen;
  wire m_axi_awready;
  wire [2:0]m_axi_awsize;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire \n_10_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ;
  wire \n_11_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ;
  wire \n_11_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ;
  wire \n_12_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ;
  wire \n_12_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ;
  wire \n_13_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ;
  wire \n_15_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ;
  wire \n_4_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ;
  wire p_0_out;
  wire sig_cntl2mm2s_sts_tready;
  wire sig_cntl2s2mm_cmd_tvalid;
  wire sig_cntl2s2mm_sts_tready;
  wire sig_cntlr2rst_halt_cmplt;
  wire sig_data2addr_stop_req;
  wire sig_data2all_tlast_error;
  wire sig_dm_mm2s_err;
  wire sig_dm_mm2s_halt_cmplt;
  wire sig_dm_mm2s_sts_tvalid;
  wire sig_dm_s2mm_cmd_tready;
  wire sig_dm_s2mm_halt_cmplt;
  wire sig_dm_s2mm_sts_tvalid;
  wire sig_fetch_update_empty;
  wire sig_halt_request0;
  wire sig_mm2s2cntl_sts_tvalid;
  wire sig_mm2s_interr;
  wire sig_reg2cntlr_sg_mode;
  wire sig_rst2all_stop_request;
  wire sig_rst2dm_resetn;
  wire sig_rst2s2mm_halt;
  wire sig_s2mm2cntl_sts_tvalid;
  wire sig_s2mm_interr;
  wire sig_sg2sgcntlr_ftch_desc_available;
  wire sig_sgcntl2mm2s_cmd_tvalid;
  wire sig_sgcntl2rst_halt_cmplt;
  wire sig_sgcntl2s2mm_cmd_tvalid;
  wire sig_sgcntl2s2mm_halt;
  wire sig_sm_state_ns1;

axi_cdma_0_axi_datamover_mm2s_full_wrap \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER 
       (.D(D),
        .E(E),
        .I1(I1),
        .I2(\n_13_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ),
        .I3(\n_12_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ),
        .I4(sig_data2all_tlast_error),
        .I5(\n_15_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ),
        .I6(\n_11_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ),
        .I7(\I_WR_DATA_CNTL/sig_next_last_strb_reg ),
        .I8(I4),
        .I9(I5),
        .O1(\n_4_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ),
        .O2(sig_dm_mm2s_sts_tvalid),
        .O3(O3),
        .O4(\n_10_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ),
        .O5(\n_11_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ),
        .O6(\n_12_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ),
        .O7(O5),
        .Q(Q),
        .cdma_tvect_out(cdma_tvect_out),
        .in(sig_dm_mm2s_err),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(m_axi_arburst),
        .m_axi_arlen(m_axi_arlen),
        .m_axi_arready(m_axi_arready),
        .m_axi_arsize(m_axi_arsize),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .sig_cntl2mm2s_sts_tready(sig_cntl2mm2s_sts_tready),
        .sig_cntl2s2mm_cmd_tvalid(sig_cntl2s2mm_cmd_tvalid),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_dm_mm2s_halt_cmplt(sig_dm_mm2s_halt_cmplt),
        .sig_dm_s2mm_cmd_tready(sig_dm_s2mm_cmd_tready),
        .sig_fetch_update_empty(sig_fetch_update_empty),
        .sig_halt_reg(\I_WR_DATA_CNTL/sig_halt_reg ),
        .sig_mm2s2cntl_sts_tvalid(sig_mm2s2cntl_sts_tvalid),
        .sig_next_eof_reg(\I_WR_DATA_CNTL/sig_next_eof_reg ),
        .sig_reg2cntlr_sg_mode(sig_reg2cntlr_sg_mode),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_rst2dm_resetn(sig_rst2dm_resetn),
        .sig_s2mm2cntl_sts_tvalid(sig_s2mm2cntl_sts_tvalid),
        .sig_sg2sgcntlr_ftch_desc_available(sig_sg2sgcntlr_ftch_desc_available),
        .sig_sgcntl2mm2s_cmd_tvalid(sig_sgcntl2mm2s_cmd_tvalid),
        .sig_sgcntl2s2mm_halt(sig_sgcntl2s2mm_halt),
        .sig_sm_state_ns1(sig_sm_state_ns1));
axi_cdma_0_axi_datamover_s2mm_full_wrap \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER 
       (.I1(\n_4_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ),
        .I2(I2),
        .I3(\n_12_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ),
        .I4(\n_10_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ),
        .I5(\n_11_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ),
        .I6(I3),
        .I7(I6),
        .I8(I7),
        .O1(O1),
        .O10(O6),
        .O2(O2),
        .O3(sig_data2all_tlast_error),
        .O4(\n_11_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ),
        .O5(\n_12_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ),
        .O6(\n_13_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ),
        .O7(O4),
        .O8(\n_15_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ),
        .O9(sig_dm_s2mm_sts_tvalid),
        .Q(\I_WR_DATA_CNTL/sig_next_last_strb_reg ),
        .in(p_0_out),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(m_axi_awburst),
        .m_axi_awlen(m_axi_awlen),
        .m_axi_awready(m_axi_awready),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .sig_cntl2s2mm_cmd_tvalid(sig_cntl2s2mm_cmd_tvalid),
        .sig_cntl2s2mm_sts_tready(sig_cntl2s2mm_sts_tready),
        .sig_cntlr2rst_halt_cmplt(sig_cntlr2rst_halt_cmplt),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_dm_mm2s_err(sig_dm_mm2s_err),
        .sig_dm_mm2s_halt_cmplt(sig_dm_mm2s_halt_cmplt),
        .sig_dm_s2mm_cmd_tready(sig_dm_s2mm_cmd_tready),
        .sig_dm_s2mm_halt_cmplt(sig_dm_s2mm_halt_cmplt),
        .sig_halt_reg(\I_WR_DATA_CNTL/sig_halt_reg ),
        .sig_halt_request0(sig_halt_request0),
        .sig_mm2s_interr(sig_mm2s_interr),
        .sig_next_eof_reg(\I_WR_DATA_CNTL/sig_next_eof_reg ),
        .sig_reg2cntlr_sg_mode(sig_reg2cntlr_sg_mode),
        .sig_rst2dm_resetn(sig_rst2dm_resetn),
        .sig_rst2s2mm_halt(sig_rst2s2mm_halt),
        .sig_s2mm2cntl_sts_tvalid(sig_s2mm2cntl_sts_tvalid),
        .sig_s2mm_interr(sig_s2mm_interr),
        .sig_sgcntl2rst_halt_cmplt(sig_sgcntl2rst_halt_cmplt),
        .sig_sgcntl2s2mm_cmd_tvalid(sig_sgcntl2s2mm_cmd_tvalid),
        .sig_sgcntl2s2mm_halt(sig_sgcntl2s2mm_halt));
endmodule

(* ORIG_REF_NAME = "axi_datamover_addr_cntl" *) 
module axi_cdma_0_axi_datamover_addr_cntl
   (sig_addr2data_addr_posted,
    sig_init_reg2,
    sig_addr2rsc_calc_error,
    m_axi_arvalid,
    sig_addr_reg_empty,
    sig_wr_fifo,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    SR,
    sig_init_reg,
    m_axi_aclk,
    I1,
    m_axi_arready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_mstr2addr_cmd_valid,
    in);
  output sig_addr2data_addr_posted;
  output sig_init_reg2;
  output sig_addr2rsc_calc_error;
  output m_axi_arvalid;
  output sig_addr_reg_empty;
  output sig_wr_fifo;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  input [0:0]SR;
  input sig_init_reg;
  input m_axi_aclk;
  input I1;
  input m_axi_arready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_mstr2addr_cmd_valid;
  input [37:0]in;

  wire I1;
  wire [0:0]SR;
  wire [37:0]in;
  wire m_axi_aclk;
  wire [31:0]m_axi_araddr;
  wire [1:0]m_axi_arburst;
  wire [7:0]m_axi_arlen;
  wire m_axi_arready;
  wire [2:0]m_axi_arsize;
  wire m_axi_arvalid;
  wire n_0_sig_addr_reg_full_i_1;
  wire n_0_sig_addr_valid_reg_i_1__1;
  wire \n_1_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ;
  wire \n_48_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ;
  wire \n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ;
  wire \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ;
  wire [50:4]p_1_out;
  wire sig_addr2rsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_full;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_mstr2addr_cmd_valid;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_posted_to_axi;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_posted_to_axi_2;
  wire sig_rd_empty;
  wire sig_wr_fifo;

  assign sig_addr2data_addr_posted = sig_posted_to_axi;
axi_cdma_0_axi_datamover_fifo__parameterized1_16 \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO 
       (.E(\n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .I1(I1),
        .I2(sig_addr_reg_empty),
        .I3(n_0_sig_addr_valid_reg_i_1__1),
        .O1(\n_1_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .O2(\n_48_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .O3(\n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .Q(sig_rd_empty),
        .SR(SR),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out({p_1_out[50],p_1_out[48:4]}),
        .sel(sig_wr_fifo),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_48_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .Q(sig_addr_reg_empty),
        .R(1'b0));
LUT5 #(
    .INIT(32'h0000AABA)) 
     sig_addr_reg_full_i_1
       (.I0(sig_addr_reg_full),
        .I1(sig_rd_empty),
        .I2(sig_addr_reg_empty),
        .I3(I1),
        .I4(n_0_sig_addr_valid_reg_i_1__1),
        .O(n_0_sig_addr_reg_full_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_reg_full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_addr_reg_full_i_1),
        .Q(sig_addr_reg_full),
        .R(1'b0));
LUT4 #(
    .INIT(16'h40FF)) 
     sig_addr_valid_reg_i_1__1
       (.I0(sig_addr2rsc_calc_error),
        .I1(sig_addr_reg_full),
        .I2(m_axi_arready),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(n_0_sig_addr_valid_reg_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_valid_reg_reg
       (.C(m_axi_aclk),
        .CE(\n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(\n_1_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .Q(m_axi_arvalid),
        .R(n_0_sig_addr_valid_reg_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     sig_calc_error_reg_reg
       (.C(m_axi_aclk),
        .CE(\n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[50]),
        .Q(sig_addr2rsc_calc_error),
        .R(n_0_sig_addr_valid_reg_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(\n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[4]),
        .Q(m_axi_araddr[0]),
        .R(n_0_sig_addr_valid_reg_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(\n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[14]),
        .Q(m_axi_araddr[10]),
        .R(n_0_sig_addr_valid_reg_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(\n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[15]),
        .Q(m_axi_araddr[11]),
        .R(n_0_sig_addr_valid_reg_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(\n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[16]),
        .Q(m_axi_araddr[12]),
        .R(n_0_sig_addr_valid_reg_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(\n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[17]),
        .Q(m_axi_araddr[13]),
        .R(n_0_sig_addr_valid_reg_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(\n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[18]),
        .Q(m_axi_araddr[14]),
        .R(n_0_sig_addr_valid_reg_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(\n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[19]),
        .Q(m_axi_araddr[15]),
        .R(n_0_sig_addr_valid_reg_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(\n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[20]),
        .Q(m_axi_araddr[16]),
        .R(n_0_sig_addr_valid_reg_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(\n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[21]),
        .Q(m_axi_araddr[17]),
        .R(n_0_sig_addr_valid_reg_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(\n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[22]),
        .Q(m_axi_araddr[18]),
        .R(n_0_sig_addr_valid_reg_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(\n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[23]),
        .Q(m_axi_araddr[19]),
        .R(n_0_sig_addr_valid_reg_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(\n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[5]),
        .Q(m_axi_araddr[1]),
        .R(n_0_sig_addr_valid_reg_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(\n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[24]),
        .Q(m_axi_araddr[20]),
        .R(n_0_sig_addr_valid_reg_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(\n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[25]),
        .Q(m_axi_araddr[21]),
        .R(n_0_sig_addr_valid_reg_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(\n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[26]),
        .Q(m_axi_araddr[22]),
        .R(n_0_sig_addr_valid_reg_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(\n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[27]),
        .Q(m_axi_araddr[23]),
        .R(n_0_sig_addr_valid_reg_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(\n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[28]),
        .Q(m_axi_araddr[24]),
        .R(n_0_sig_addr_valid_reg_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(\n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[29]),
        .Q(m_axi_araddr[25]),
        .R(n_0_sig_addr_valid_reg_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(\n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[30]),
        .Q(m_axi_araddr[26]),
        .R(n_0_sig_addr_valid_reg_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[27] 
       (.C(m_axi_aclk),
        .CE(\n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[31]),
        .Q(m_axi_araddr[27]),
        .R(n_0_sig_addr_valid_reg_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(\n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[32]),
        .Q(m_axi_araddr[28]),
        .R(n_0_sig_addr_valid_reg_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(\n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[33]),
        .Q(m_axi_araddr[29]),
        .R(n_0_sig_addr_valid_reg_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(\n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[6]),
        .Q(m_axi_araddr[2]),
        .R(n_0_sig_addr_valid_reg_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(\n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[34]),
        .Q(m_axi_araddr[30]),
        .R(n_0_sig_addr_valid_reg_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[31] 
       (.C(m_axi_aclk),
        .CE(\n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[35]),
        .Q(m_axi_araddr[31]),
        .R(n_0_sig_addr_valid_reg_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(\n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[7]),
        .Q(m_axi_araddr[3]),
        .R(n_0_sig_addr_valid_reg_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(\n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[8]),
        .Q(m_axi_araddr[4]),
        .R(n_0_sig_addr_valid_reg_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(\n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[9]),
        .Q(m_axi_araddr[5]),
        .R(n_0_sig_addr_valid_reg_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(\n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[10]),
        .Q(m_axi_araddr[6]),
        .R(n_0_sig_addr_valid_reg_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(\n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[11]),
        .Q(m_axi_araddr[7]),
        .R(n_0_sig_addr_valid_reg_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(\n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[12]),
        .Q(m_axi_araddr[8]),
        .R(n_0_sig_addr_valid_reg_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(\n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[13]),
        .Q(m_axi_araddr[9]),
        .R(n_0_sig_addr_valid_reg_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_burst_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(\n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[47]),
        .Q(m_axi_arburst[0]),
        .R(n_0_sig_addr_valid_reg_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_burst_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(\n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[48]),
        .Q(m_axi_arburst[1]),
        .R(n_0_sig_addr_valid_reg_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(\n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[36]),
        .Q(m_axi_arlen[0]),
        .R(n_0_sig_addr_valid_reg_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(\n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[37]),
        .Q(m_axi_arlen[1]),
        .R(n_0_sig_addr_valid_reg_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(\n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[38]),
        .Q(m_axi_arlen[2]),
        .R(n_0_sig_addr_valid_reg_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(\n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[39]),
        .Q(m_axi_arlen[3]),
        .R(n_0_sig_addr_valid_reg_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(\n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[40]),
        .Q(m_axi_arlen[4]),
        .R(n_0_sig_addr_valid_reg_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(\n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[41]),
        .Q(m_axi_arlen[5]),
        .R(n_0_sig_addr_valid_reg_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(\n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[42]),
        .Q(m_axi_arlen[6]),
        .R(n_0_sig_addr_valid_reg_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(\n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[43]),
        .Q(m_axi_arlen[7]),
        .R(n_0_sig_addr_valid_reg_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_size_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(\n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[44]),
        .Q(m_axi_arsize[0]),
        .R(n_0_sig_addr_valid_reg_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_size_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(\n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[45]),
        .Q(m_axi_arsize[1]),
        .R(n_0_sig_addr_valid_reg_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_size_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(\n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[46]),
        .Q(m_axi_arsize[2]),
        .R(n_0_sig_addr_valid_reg_i_1__1));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_posted_to_axi_2_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .Q(sig_posted_to_axi_2),
        .R(1'b0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_posted_to_axi_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .Q(sig_posted_to_axi),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_addr_cntl" *) 
module axi_cdma_0_axi_datamover_addr_cntl__parameterized0
   (sig_addr2data_addr_posted,
    O1,
    sig_addr2wsc_calc_error,
    m_axi_awvalid,
    sig_addr_reg_empty,
    O2,
    sig_inhibit_rdy_n,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_aclk,
    I1,
    I2,
    I3,
    m_axi_awready,
    p_12_out,
    in,
    SR,
    sig_mmap_reset_reg,
    sig_init_reg2);
  output sig_addr2data_addr_posted;
  output O1;
  output sig_addr2wsc_calc_error;
  output m_axi_awvalid;
  output sig_addr_reg_empty;
  output O2;
  output sig_inhibit_rdy_n;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  input m_axi_aclk;
  input I1;
  input I2;
  input I3;
  input m_axi_awready;
  input p_12_out;
  input [37:0]in;
  input [0:0]SR;
  input sig_mmap_reset_reg;
  input sig_init_reg2;

  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire O2;
  wire [0:0]SR;
  wire [37:0]in;
  wire m_axi_aclk;
  wire [31:0]m_axi_awaddr;
  wire [1:0]m_axi_awburst;
  wire [7:0]m_axi_awlen;
  wire m_axi_awready;
  wire [2:0]m_axi_awsize;
  wire m_axi_awvalid;
  wire n_0_sig_addr_reg_full_i_1;
  wire n_0_sig_addr_valid_reg_i_1__2;
  wire \n_1_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ;
  wire \n_48_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ;
  wire \n_49_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ;
  wire p_12_out;
  wire [50:4]p_1_out;
  wire sig_addr2wsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_full;
  wire sig_inhibit_rdy_n;
  wire sig_init_reg2;
  wire sig_mmap_reset_reg;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_posted_to_axi;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_posted_to_axi_2;
  wire sig_push_addr_reg1_out;

  assign sig_addr2data_addr_posted = sig_posted_to_axi;
axi_cdma_0_axi_datamover_fifo__parameterized1 \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO 
       (.E(sig_push_addr_reg1_out),
        .I1(sig_addr_reg_empty),
        .I2(I1),
        .I3(I2),
        .I4(I3),
        .I5(SR),
        .O1(O1),
        .O2(\n_1_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .O3(\n_48_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .O4(\n_49_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .O5(O2),
        .O6(sig_inhibit_rdy_n),
        .SR(n_0_sig_addr_valid_reg_i_1__2),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out({p_1_out[50],p_1_out[48:4]}),
        .p_12_out(p_12_out),
        .sig_init_reg2(sig_init_reg2),
        .sig_mmap_reset_reg(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_48_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .Q(sig_addr_reg_empty),
        .R(1'b0));
LUT5 #(
    .INIT(32'hC8C808C8)) 
     sig_addr_reg_full_i_1
       (.I0(sig_push_addr_reg1_out),
        .I1(I3),
        .I2(sig_addr_reg_full),
        .I3(m_axi_awready),
        .I4(sig_addr2wsc_calc_error),
        .O(n_0_sig_addr_reg_full_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_reg_full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_addr_reg_full_i_1),
        .Q(sig_addr_reg_full),
        .R(1'b0));
LUT4 #(
    .INIT(16'h40FF)) 
     sig_addr_valid_reg_i_1__2
       (.I0(sig_addr2wsc_calc_error),
        .I1(m_axi_awready),
        .I2(sig_addr_reg_full),
        .I3(I3),
        .O(n_0_sig_addr_valid_reg_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_valid_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(\n_1_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .Q(m_axi_awvalid),
        .R(n_0_sig_addr_valid_reg_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     sig_calc_error_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[50]),
        .Q(sig_addr2wsc_calc_error),
        .R(n_0_sig_addr_valid_reg_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[4]),
        .Q(m_axi_awaddr[0]),
        .R(n_0_sig_addr_valid_reg_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[14]),
        .Q(m_axi_awaddr[10]),
        .R(n_0_sig_addr_valid_reg_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[15]),
        .Q(m_axi_awaddr[11]),
        .R(n_0_sig_addr_valid_reg_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[16]),
        .Q(m_axi_awaddr[12]),
        .R(n_0_sig_addr_valid_reg_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[17]),
        .Q(m_axi_awaddr[13]),
        .R(n_0_sig_addr_valid_reg_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[18]),
        .Q(m_axi_awaddr[14]),
        .R(n_0_sig_addr_valid_reg_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[19]),
        .Q(m_axi_awaddr[15]),
        .R(n_0_sig_addr_valid_reg_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[20]),
        .Q(m_axi_awaddr[16]),
        .R(n_0_sig_addr_valid_reg_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[21]),
        .Q(m_axi_awaddr[17]),
        .R(n_0_sig_addr_valid_reg_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[22]),
        .Q(m_axi_awaddr[18]),
        .R(n_0_sig_addr_valid_reg_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[23]),
        .Q(m_axi_awaddr[19]),
        .R(n_0_sig_addr_valid_reg_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[5]),
        .Q(m_axi_awaddr[1]),
        .R(n_0_sig_addr_valid_reg_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[24]),
        .Q(m_axi_awaddr[20]),
        .R(n_0_sig_addr_valid_reg_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[25]),
        .Q(m_axi_awaddr[21]),
        .R(n_0_sig_addr_valid_reg_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[26]),
        .Q(m_axi_awaddr[22]),
        .R(n_0_sig_addr_valid_reg_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[27]),
        .Q(m_axi_awaddr[23]),
        .R(n_0_sig_addr_valid_reg_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[28]),
        .Q(m_axi_awaddr[24]),
        .R(n_0_sig_addr_valid_reg_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[29]),
        .Q(m_axi_awaddr[25]),
        .R(n_0_sig_addr_valid_reg_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[30]),
        .Q(m_axi_awaddr[26]),
        .R(n_0_sig_addr_valid_reg_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[31]),
        .Q(m_axi_awaddr[27]),
        .R(n_0_sig_addr_valid_reg_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[32]),
        .Q(m_axi_awaddr[28]),
        .R(n_0_sig_addr_valid_reg_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[33]),
        .Q(m_axi_awaddr[29]),
        .R(n_0_sig_addr_valid_reg_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[6]),
        .Q(m_axi_awaddr[2]),
        .R(n_0_sig_addr_valid_reg_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[34]),
        .Q(m_axi_awaddr[30]),
        .R(n_0_sig_addr_valid_reg_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[35]),
        .Q(m_axi_awaddr[31]),
        .R(n_0_sig_addr_valid_reg_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[7]),
        .Q(m_axi_awaddr[3]),
        .R(n_0_sig_addr_valid_reg_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[8]),
        .Q(m_axi_awaddr[4]),
        .R(n_0_sig_addr_valid_reg_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[9]),
        .Q(m_axi_awaddr[5]),
        .R(n_0_sig_addr_valid_reg_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[10]),
        .Q(m_axi_awaddr[6]),
        .R(n_0_sig_addr_valid_reg_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[11]),
        .Q(m_axi_awaddr[7]),
        .R(n_0_sig_addr_valid_reg_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[12]),
        .Q(m_axi_awaddr[8]),
        .R(n_0_sig_addr_valid_reg_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[13]),
        .Q(m_axi_awaddr[9]),
        .R(n_0_sig_addr_valid_reg_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_burst_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[47]),
        .Q(m_axi_awburst[0]),
        .R(n_0_sig_addr_valid_reg_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_burst_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[48]),
        .Q(m_axi_awburst[1]),
        .R(n_0_sig_addr_valid_reg_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[36]),
        .Q(m_axi_awlen[0]),
        .R(n_0_sig_addr_valid_reg_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[37]),
        .Q(m_axi_awlen[1]),
        .R(n_0_sig_addr_valid_reg_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[38]),
        .Q(m_axi_awlen[2]),
        .R(n_0_sig_addr_valid_reg_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[39]),
        .Q(m_axi_awlen[3]),
        .R(n_0_sig_addr_valid_reg_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[40]),
        .Q(m_axi_awlen[4]),
        .R(n_0_sig_addr_valid_reg_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[41]),
        .Q(m_axi_awlen[5]),
        .R(n_0_sig_addr_valid_reg_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[42]),
        .Q(m_axi_awlen[6]),
        .R(n_0_sig_addr_valid_reg_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[43]),
        .Q(m_axi_awlen[7]),
        .R(n_0_sig_addr_valid_reg_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_size_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[44]),
        .Q(m_axi_awsize[0]),
        .R(n_0_sig_addr_valid_reg_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_size_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[45]),
        .Q(m_axi_awsize[1]),
        .R(n_0_sig_addr_valid_reg_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_size_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[46]),
        .Q(m_axi_awsize[2]),
        .R(n_0_sig_addr_valid_reg_i_1__2));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_posted_to_axi_2_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_49_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .Q(sig_posted_to_axi_2),
        .R(1'b0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_posted_to_axi_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_49_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .Q(sig_posted_to_axi),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_cmd_status" *) 
module axi_cdma_0_axi_datamover_cmd_status
   (sig_init_reg2,
    sig_dm_s2mm_cmd_tready,
    sig_stat2wsc_status_ready,
    O1,
    Q,
    O2,
    sig_s2mm2cntl_sts_tvalid,
    sig_cmd2mstr_cmd_valid,
    O10,
    SR,
    sig_mmap_reset_reg,
    m_axi_aclk,
    I1,
    I2,
    sig_wsc2stat_status_valid,
    I3,
    in,
    sig_cntl2s2mm_cmd_tvalid,
    sig_reg2cntlr_sg_mode,
    sig_sgcntl2s2mm_cmd_tvalid,
    I6,
    sig_sgcntl2s2mm_halt,
    sig_cntl2s2mm_sts_tready,
    sig_calc_error_pushed,
    I4,
    sig_input_reg_empty,
    I7,
    D,
    I8);
  output sig_init_reg2;
  output sig_dm_s2mm_cmd_tready;
  output sig_stat2wsc_status_ready;
  output O1;
  output [60:0]Q;
  output O2;
  output sig_s2mm2cntl_sts_tvalid;
  output sig_cmd2mstr_cmd_valid;
  output [6:0]O10;
  input [0:0]SR;
  input sig_mmap_reset_reg;
  input m_axi_aclk;
  input I1;
  input I2;
  input sig_wsc2stat_status_valid;
  input I3;
  input [0:0]in;
  input sig_cntl2s2mm_cmd_tvalid;
  input sig_reg2cntlr_sg_mode;
  input sig_sgcntl2s2mm_cmd_tvalid;
  input [0:0]I6;
  input sig_sgcntl2s2mm_halt;
  input sig_cntl2s2mm_sts_tready;
  input sig_calc_error_pushed;
  input I4;
  input sig_input_reg_empty;
  input I7;
  input [6:0]D;
  input [60:0]I8;

  wire [6:0]D;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire [0:0]I6;
  wire I7;
  wire [60:0]I8;
  wire O1;
  wire [6:0]O10;
  wire O2;
  wire [60:0]Q;
  wire [0:0]SR;
  wire [0:0]in;
  wire m_axi_aclk;
  wire sig_calc_error_pushed;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cntl2s2mm_cmd_tvalid;
  wire sig_cntl2s2mm_sts_tready;
  wire sig_dm_s2mm_cmd_tready;
  wire sig_init_reg2;
  wire sig_input_reg_empty;
  wire sig_mmap_reset_reg;
  wire sig_reg2cntlr_sg_mode;
  wire sig_s2mm2cntl_sts_tvalid;
  wire sig_sgcntl2s2mm_cmd_tvalid;
  wire sig_sgcntl2s2mm_halt;
  wire sig_stat2wsc_status_ready;
  wire sig_wsc2stat_status_valid;

axi_cdma_0_axi_datamover_fifo__parameterized0 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.D(D),
        .I2(I2),
        .I6(I6),
        .I7(I7),
        .O1(sig_stat2wsc_status_ready),
        .O10(O10),
        .O2(O2),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .sig_cntl2s2mm_sts_tready(sig_cntl2s2mm_sts_tready),
        .sig_init_reg2(sig_init_reg2),
        .sig_mmap_reset_reg(sig_mmap_reset_reg),
        .sig_reg2cntlr_sg_mode(sig_reg2cntlr_sg_mode),
        .sig_s2mm2cntl_sts_tvalid(sig_s2mm2cntl_sts_tvalid),
        .sig_sgcntl2s2mm_halt(sig_sgcntl2s2mm_halt),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
axi_cdma_0_axi_datamover_fifo I_CMD_FIFO
       (.I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I8(I8),
        .O1(O1),
        .Q(Q),
        .SR(SR),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cntl2s2mm_cmd_tvalid(sig_cntl2s2mm_cmd_tvalid),
        .sig_dm_s2mm_cmd_tready(sig_dm_s2mm_cmd_tready),
        .sig_init_reg2(sig_init_reg2),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_mmap_reset_reg(sig_mmap_reset_reg),
        .sig_reg2cntlr_sg_mode(sig_reg2cntlr_sg_mode),
        .sig_sgcntl2s2mm_cmd_tvalid(sig_sgcntl2s2mm_cmd_tvalid));
endmodule

(* ORIG_REF_NAME = "axi_datamover_cmd_status" *) 
module axi_cdma_0_axi_datamover_cmd_status_11
   (sig_stat2rsc_status_ready,
    O1,
    Q,
    D,
    sig_mm2s2cntl_sts_tvalid,
    sig_sm_state_ns1,
    O3,
    O2,
    sig_cmd2mstr_cmd_valid,
    O7,
    m_axi_aclk,
    I1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_rsc2stat_status_valid,
    I2,
    in,
    sig_init_reg,
    sig_s2mm2cntl_sts_tvalid,
    I3,
    sig_dm_s2mm_cmd_tready,
    cdma_tvect_out,
    sig_reg2cntlr_sg_mode,
    sig_fetch_update_empty,
    sig_sg2sgcntlr_ftch_desc_available,
    E,
    sig_sgcntl2s2mm_halt,
    sig_cntl2mm2s_sts_tready,
    sig_cntl2s2mm_cmd_tvalid,
    sig_sgcntl2mm2s_cmd_tvalid,
    sig_init_reg2,
    sig_calc_error_pushed,
    sig_sm_halt_reg,
    sig_input_reg_empty,
    I8,
    SR,
    I4,
    I9);
  output sig_stat2rsc_status_ready;
  output O1;
  output [60:0]Q;
  output [0:0]D;
  output sig_mm2s2cntl_sts_tvalid;
  output sig_sm_state_ns1;
  output O3;
  output O2;
  output sig_cmd2mstr_cmd_valid;
  output [6:0]O7;
  input m_axi_aclk;
  input I1;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_rsc2stat_status_valid;
  input I2;
  input [0:0]in;
  input sig_init_reg;
  input sig_s2mm2cntl_sts_tvalid;
  input [2:0]I3;
  input sig_dm_s2mm_cmd_tready;
  input [0:0]cdma_tvect_out;
  input sig_reg2cntlr_sg_mode;
  input sig_fetch_update_empty;
  input sig_sg2sgcntlr_ftch_desc_available;
  input [0:0]E;
  input sig_sgcntl2s2mm_halt;
  input sig_cntl2mm2s_sts_tready;
  input sig_cntl2s2mm_cmd_tvalid;
  input sig_sgcntl2mm2s_cmd_tvalid;
  input sig_init_reg2;
  input sig_calc_error_pushed;
  input sig_sm_halt_reg;
  input sig_input_reg_empty;
  input I8;
  input [0:0]SR;
  input [6:0]I4;
  input [60:0]I9;

  wire [0:0]D;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire [2:0]I3;
  wire [6:0]I4;
  wire I8;
  wire [60:0]I9;
  wire O1;
  wire O2;
  wire O3;
  wire [6:0]O7;
  wire [60:0]Q;
  wire [0:0]SR;
  wire [0:0]cdma_tvect_out;
  wire [0:0]in;
  wire m_axi_aclk;
  wire sig_calc_error_pushed;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cntl2mm2s_sts_tready;
  wire sig_cntl2s2mm_cmd_tvalid;
  wire sig_dm_s2mm_cmd_tready;
  wire sig_fetch_update_empty;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_input_reg_empty;
  wire sig_mm2s2cntl_sts_tvalid;
  wire sig_reg2cntlr_sg_mode;
  wire sig_rsc2stat_status_valid;
  wire sig_s2mm2cntl_sts_tvalid;
  wire sig_sg2sgcntlr_ftch_desc_available;
  wire sig_sgcntl2mm2s_cmd_tvalid;
  wire sig_sgcntl2s2mm_halt;
  wire sig_sm_halt_reg;
  wire sig_sm_state_ns1;
  wire sig_stat2rsc_status_ready;

axi_cdma_0_axi_datamover_fifo__parameterized0_14 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.D(D),
        .E(E),
        .I3(I3),
        .I4(I4),
        .I8(I8),
        .O1(sig_stat2rsc_status_ready),
        .O2(O2),
        .O7(O7),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cntl2mm2s_sts_tready(sig_cntl2mm2s_sts_tready),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_mm2s2cntl_sts_tvalid(sig_mm2s2cntl_sts_tvalid),
        .sig_reg2cntlr_sg_mode(sig_reg2cntlr_sg_mode),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_s2mm2cntl_sts_tvalid(sig_s2mm2cntl_sts_tvalid),
        .sig_sgcntl2s2mm_halt(sig_sgcntl2s2mm_halt),
        .sig_sm_state_ns1(sig_sm_state_ns1));
axi_cdma_0_axi_datamover_fifo_15 I_CMD_FIFO
       (.I1(I1),
        .I2(I2),
        .I9(I9),
        .O1(O1),
        .O3(O3),
        .Q(Q),
        .SR(SR),
        .cdma_tvect_out(cdma_tvect_out),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cntl2s2mm_cmd_tvalid(sig_cntl2s2mm_cmd_tvalid),
        .sig_dm_s2mm_cmd_tready(sig_dm_s2mm_cmd_tready),
        .sig_fetch_update_empty(sig_fetch_update_empty),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_reg2cntlr_sg_mode(sig_reg2cntlr_sg_mode),
        .sig_sg2sgcntlr_ftch_desc_available(sig_sg2sgcntlr_ftch_desc_available),
        .sig_sgcntl2mm2s_cmd_tvalid(sig_sgcntl2mm2s_cmd_tvalid),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_sm_state_ns1(sig_sm_state_ns1));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_cdma_0_axi_datamover_fifo
   (sig_init_reg2,
    sig_dm_s2mm_cmd_tready,
    O1,
    Q,
    sig_cmd2mstr_cmd_valid,
    SR,
    sig_mmap_reset_reg,
    m_axi_aclk,
    I1,
    I2,
    I3,
    in,
    sig_cntl2s2mm_cmd_tvalid,
    sig_reg2cntlr_sg_mode,
    sig_sgcntl2s2mm_cmd_tvalid,
    sig_calc_error_pushed,
    I4,
    sig_input_reg_empty,
    I8);
  output sig_init_reg2;
  output sig_dm_s2mm_cmd_tready;
  output O1;
  output [60:0]Q;
  output sig_cmd2mstr_cmd_valid;
  input [0:0]SR;
  input sig_mmap_reset_reg;
  input m_axi_aclk;
  input I1;
  input I2;
  input I3;
  input [0:0]in;
  input sig_cntl2s2mm_cmd_tvalid;
  input sig_reg2cntlr_sg_mode;
  input sig_sgcntl2s2mm_cmd_tvalid;
  input sig_calc_error_pushed;
  input I4;
  input sig_input_reg_empty;
  input [60:0]I8;

  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire [60:0]I8;
  wire O1;
  wire [60:0]Q;
  wire [0:0]SR;
  wire [0:0]in;
  wire m_axi_aclk;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5 ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ;
  wire n_0_sig_calc_error_reg_i_2__0;
  wire n_0_sig_calc_error_reg_i_3__0;
  wire n_0_sig_calc_error_reg_i_4__0;
  wire n_0_sig_calc_error_reg_i_5__0;
  wire n_0_sig_init_done_i_1;
  wire sig_calc_error_pushed;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cntl2s2mm_cmd_tvalid;
  wire sig_dm_s2mm_cmd_tready;
  wire sig_init_done;
  wire sig_init_reg2;
  wire sig_input_reg_empty;
  wire sig_mmap_reset_reg;
  wire sig_push_regfifo;
  wire sig_reg2cntlr_sg_mode;
  wire sig_sgcntl2s2mm_cmd_tvalid;

LUT4 #(
    .INIT(16'hA808)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[67]_i_1__0 
       (.I0(sig_dm_s2mm_cmd_tready),
        .I1(sig_cntl2s2mm_cmd_tvalid),
        .I2(sig_reg2cntlr_sg_mode),
        .I3(sig_sgcntl2s2mm_cmd_tvalid),
        .O(sig_push_regfifo));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[0]),
        .Q(Q[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[10]),
        .Q(Q[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[11]),
        .Q(Q[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[12]),
        .Q(Q[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[13]),
        .Q(Q[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[14]),
        .Q(Q[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[15]),
        .Q(Q[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[16]),
        .Q(Q[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[17]),
        .Q(Q[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[18]),
        .Q(Q[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[19]),
        .Q(Q[19]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[1]),
        .Q(Q[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[20]),
        .Q(Q[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[21]),
        .Q(Q[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[22]),
        .Q(Q[22]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[23]),
        .Q(Q[23]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[2]),
        .Q(Q[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[24]),
        .Q(Q[24]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[25]),
        .Q(Q[25]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[26]),
        .Q(Q[26]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[27]),
        .Q(Q[27]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[28]),
        .Q(Q[28]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[29]),
        .Q(Q[29]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[30]),
        .Q(Q[30]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[31]),
        .Q(Q[31]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[32]),
        .Q(Q[32]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[3]),
        .Q(Q[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[33]),
        .Q(Q[33]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[34]),
        .Q(Q[34]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[35]),
        .Q(Q[35]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[36]),
        .Q(Q[36]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[37]),
        .Q(Q[37]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[38]),
        .Q(Q[38]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[39]),
        .Q(Q[39]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[40]),
        .Q(Q[40]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[41]),
        .Q(Q[41]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[42]),
        .Q(Q[42]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[4]),
        .Q(Q[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[43]),
        .Q(Q[43]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[44]),
        .Q(Q[44]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[45]),
        .Q(Q[45]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[46]),
        .Q(Q[46]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[47]),
        .Q(Q[47]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[48]),
        .Q(Q[48]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[49]),
        .Q(Q[49]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[50]),
        .Q(Q[50]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[51]),
        .Q(Q[51]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[52]),
        .Q(Q[52]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[5]),
        .Q(Q[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[53]),
        .Q(Q[53]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[54]),
        .Q(Q[54]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[55]),
        .Q(Q[55]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[56]),
        .Q(Q[56]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[57]),
        .Q(Q[57]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[58]),
        .Q(Q[58]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[59]),
        .Q(Q[59]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[60]),
        .Q(Q[60]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[6]),
        .Q(Q[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[7]),
        .Q(Q[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[8]),
        .Q(Q[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I8[9]),
        .Q(Q[9]),
        .R(SR));
LUT5 #(
    .INIT(32'hFB00FA00)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5 
       (.I0(I1),
        .I1(sig_push_regfifo),
        .I2(sig_init_done),
        .I3(I2),
        .I4(sig_dm_s2mm_cmd_tready),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5 ),
        .Q(sig_dm_s2mm_cmd_tready),
        .R(1'b0));
LUT6 #(
    .INIT(64'hCC88C088CC88CC88)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_i_1 
       (.I0(sig_push_regfifo),
        .I1(I2),
        .I2(sig_calc_error_pushed),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(I4),
        .I5(sig_input_reg_empty),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ),
        .Q(sig_cmd2mstr_cmd_valid),
        .R(1'b0));
LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
     sig_calc_error_reg_i_1__0
       (.I0(n_0_sig_calc_error_reg_i_2__0),
        .I1(n_0_sig_calc_error_reg_i_3__0),
        .I2(n_0_sig_calc_error_reg_i_4__0),
        .I3(n_0_sig_calc_error_reg_i_5__0),
        .I4(I3),
        .I5(in),
        .O(O1));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_calc_error_reg_i_2__0
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[10]),
        .I3(Q[11]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(n_0_sig_calc_error_reg_i_2__0));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_calc_error_reg_i_3__0
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(n_0_sig_calc_error_reg_i_3__0));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_calc_error_reg_i_4__0
       (.I0(Q[19]),
        .I1(Q[18]),
        .I2(Q[22]),
        .I3(sig_mmap_reset_reg),
        .I4(Q[20]),
        .I5(Q[21]),
        .O(n_0_sig_calc_error_reg_i_4__0));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_calc_error_reg_i_5__0
       (.I0(Q[13]),
        .I1(Q[12]),
        .I2(Q[16]),
        .I3(Q[17]),
        .I4(Q[14]),
        .I5(Q[15]),
        .O(n_0_sig_calc_error_reg_i_5__0));
LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(sig_mmap_reset_reg),
        .I1(sig_init_reg2),
        .I2(I2),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(1'b0));
FDSE #(
    .INIT(1'b0)) 
     sig_init_reg2_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_mmap_reset_reg),
        .Q(sig_init_reg2),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_cdma_0_axi_datamover_fifo_15
   (O1,
    Q,
    sig_sm_state_ns1,
    O3,
    sig_cmd2mstr_cmd_valid,
    m_axi_aclk,
    I1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    I2,
    in,
    sig_init_reg,
    sig_dm_s2mm_cmd_tready,
    cdma_tvect_out,
    sig_reg2cntlr_sg_mode,
    sig_fetch_update_empty,
    sig_sg2sgcntlr_ftch_desc_available,
    sig_cntl2s2mm_cmd_tvalid,
    sig_sgcntl2mm2s_cmd_tvalid,
    sig_init_reg2,
    sig_calc_error_pushed,
    sig_sm_halt_reg,
    sig_input_reg_empty,
    SR,
    I9);
  output O1;
  output [60:0]Q;
  output sig_sm_state_ns1;
  output O3;
  output sig_cmd2mstr_cmd_valid;
  input m_axi_aclk;
  input I1;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input I2;
  input [0:0]in;
  input sig_init_reg;
  input sig_dm_s2mm_cmd_tready;
  input [0:0]cdma_tvect_out;
  input sig_reg2cntlr_sg_mode;
  input sig_fetch_update_empty;
  input sig_sg2sgcntlr_ftch_desc_available;
  input sig_cntl2s2mm_cmd_tvalid;
  input sig_sgcntl2mm2s_cmd_tvalid;
  input sig_init_reg2;
  input sig_calc_error_pushed;
  input sig_sm_halt_reg;
  input sig_input_reg_empty;
  input [0:0]SR;
  input [60:0]I9;

  wire I1;
  wire I2;
  wire [60:0]I9;
  wire O1;
  wire O3;
  wire [60:0]Q;
  wire [0:0]SR;
  wire [0:0]cdma_tvect_out;
  wire [0:0]in;
  wire m_axi_aclk;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3 ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ;
  wire n_0_sig_calc_error_reg_i_2;
  wire n_0_sig_calc_error_reg_i_3;
  wire n_0_sig_calc_error_reg_i_4;
  wire n_0_sig_calc_error_reg_i_5;
  wire n_0_sig_init_done_i_1;
  wire sig_calc_error_pushed;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cntl2s2mm_cmd_tvalid;
  wire sig_dm_mm2s_cmd_tready;
  wire sig_dm_s2mm_cmd_tready;
  wire sig_fetch_update_empty;
  wire sig_init_done;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_input_reg_empty;
  wire sig_push_regfifo;
  wire sig_reg2cntlr_sg_mode;
  wire sig_sg2sgcntlr_ftch_desc_available;
  wire sig_sgcntl2mm2s_cmd_tvalid;
  wire sig_sm_halt_reg;
  wire sig_sm_state_ns1;

LUT4 #(
    .INIT(16'hA808)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[67]_i_1 
       (.I0(sig_dm_mm2s_cmd_tready),
        .I1(sig_cntl2s2mm_cmd_tvalid),
        .I2(sig_reg2cntlr_sg_mode),
        .I3(sig_sgcntl2mm2s_cmd_tvalid),
        .O(sig_push_regfifo));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[0]),
        .Q(Q[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[10]),
        .Q(Q[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[11]),
        .Q(Q[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[12]),
        .Q(Q[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[13]),
        .Q(Q[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[14]),
        .Q(Q[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[15]),
        .Q(Q[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[16]),
        .Q(Q[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[17]),
        .Q(Q[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[18]),
        .Q(Q[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[19]),
        .Q(Q[19]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[1]),
        .Q(Q[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[20]),
        .Q(Q[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[21]),
        .Q(Q[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[22]),
        .Q(Q[22]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[23]),
        .Q(Q[23]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[2]),
        .Q(Q[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[24]),
        .Q(Q[24]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[25]),
        .Q(Q[25]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[26]),
        .Q(Q[26]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[27]),
        .Q(Q[27]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[28]),
        .Q(Q[28]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[29]),
        .Q(Q[29]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[30]),
        .Q(Q[30]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[31]),
        .Q(Q[31]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[32]),
        .Q(Q[32]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[3]),
        .Q(Q[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[33]),
        .Q(Q[33]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[34]),
        .Q(Q[34]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[35]),
        .Q(Q[35]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[36]),
        .Q(Q[36]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[37]),
        .Q(Q[37]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[38]),
        .Q(Q[38]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[39]),
        .Q(Q[39]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[40]),
        .Q(Q[40]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[41]),
        .Q(Q[41]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[42]),
        .Q(Q[42]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[4]),
        .Q(Q[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[43]),
        .Q(Q[43]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[44]),
        .Q(Q[44]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[45]),
        .Q(Q[45]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[46]),
        .Q(Q[46]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[47]),
        .Q(Q[47]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[48]),
        .Q(Q[48]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[49]),
        .Q(Q[49]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[50]),
        .Q(Q[50]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[51]),
        .Q(Q[51]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[52]),
        .Q(Q[52]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[5]),
        .Q(Q[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[53]),
        .Q(Q[53]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[54]),
        .Q(Q[54]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[55]),
        .Q(Q[55]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[56]),
        .Q(Q[56]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[57]),
        .Q(Q[57]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[58]),
        .Q(Q[58]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[59]),
        .Q(Q[59]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[60]),
        .Q(Q[60]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[6]),
        .Q(Q[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[7]),
        .Q(Q[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[8]),
        .Q(Q[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I9[9]),
        .Q(Q[9]),
        .R(SR));
LUT5 #(
    .INIT(32'hFB00FA00)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3 
       (.I0(I1),
        .I1(sig_push_regfifo),
        .I2(sig_init_done),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(sig_dm_mm2s_cmd_tready),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3 ),
        .Q(sig_dm_mm2s_cmd_tready),
        .R(1'b0));
LUT6 #(
    .INIT(64'hCC88C088CC88CC88)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_i_1 
       (.I0(sig_push_regfifo),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_calc_error_pushed),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(sig_input_reg_empty),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ),
        .Q(sig_cmd2mstr_cmd_valid),
        .R(1'b0));
LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
     sig_calc_error_reg_i_1
       (.I0(n_0_sig_calc_error_reg_i_2),
        .I1(n_0_sig_calc_error_reg_i_3),
        .I2(n_0_sig_calc_error_reg_i_4),
        .I3(n_0_sig_calc_error_reg_i_5),
        .I4(I2),
        .I5(in),
        .O(O1));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_calc_error_reg_i_2
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[10]),
        .I3(Q[11]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(n_0_sig_calc_error_reg_i_2));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_calc_error_reg_i_3
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(n_0_sig_calc_error_reg_i_3));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_calc_error_reg_i_4
       (.I0(Q[19]),
        .I1(Q[18]),
        .I2(Q[22]),
        .I3(sig_init_reg),
        .I4(Q[20]),
        .I5(Q[21]),
        .O(n_0_sig_calc_error_reg_i_4));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_calc_error_reg_i_5
       (.I0(Q[13]),
        .I1(Q[12]),
        .I2(Q[16]),
        .I3(Q[17]),
        .I4(Q[14]),
        .I5(Q[15]),
        .O(n_0_sig_calc_error_reg_i_5));
LUT5 #(
    .INIT(32'h7FFFFFFF)) 
     sig_ftch_sm_set_getdesc_i_3
       (.I0(sig_dm_mm2s_cmd_tready),
        .I1(sig_dm_s2mm_cmd_tready),
        .I2(sig_reg2cntlr_sg_mode),
        .I3(sig_fetch_update_empty),
        .I4(sig_sg2sgcntlr_ftch_desc_available),
        .O(O3));
LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(sig_init_reg),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(1'b0));
LUT4 #(
    .INIT(16'h0080)) 
     sig_sm_clr_idle_i_2
       (.I0(sig_dm_mm2s_cmd_tready),
        .I1(sig_dm_s2mm_cmd_tready),
        .I2(cdma_tvect_out),
        .I3(sig_reg2cntlr_sg_mode),
        .O(sig_sm_state_ns1));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_cdma_0_axi_datamover_fifo__parameterized0
   (O1,
    O2,
    sig_s2mm2cntl_sts_tvalid,
    O10,
    m_axi_aclk,
    I2,
    sig_wsc2stat_status_valid,
    sig_reg2cntlr_sg_mode,
    I6,
    sig_sgcntl2s2mm_halt,
    sig_cntl2s2mm_sts_tready,
    sig_mmap_reset_reg,
    sig_init_reg2,
    I7,
    SR,
    D);
  output O1;
  output O2;
  output sig_s2mm2cntl_sts_tvalid;
  output [6:0]O10;
  input m_axi_aclk;
  input I2;
  input sig_wsc2stat_status_valid;
  input sig_reg2cntlr_sg_mode;
  input [0:0]I6;
  input sig_sgcntl2s2mm_halt;
  input sig_cntl2s2mm_sts_tready;
  input sig_mmap_reset_reg;
  input sig_init_reg2;
  input I7;
  input [0:0]SR;
  input [6:0]D;

  wire [6:0]D;
  wire I2;
  wire [0:0]I6;
  wire I7;
  wire O1;
  wire [6:0]O10;
  wire O2;
  wire [0:0]SR;
  wire m_axi_aclk;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6 ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__3 ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ;
  wire n_0_sig_init_done_i_1;
  wire sig_cntl2s2mm_sts_tready;
  wire sig_init_done;
  wire sig_init_reg2;
  wire sig_mmap_reset_reg;
  wire sig_push_regfifo;
  wire sig_reg2cntlr_sg_mode;
  wire sig_s2mm2cntl_sts_tvalid;
  wire sig_sgcntl2s2mm_halt;
  wire sig_wsc2stat_status_valid;

LUT2 #(
    .INIT(4'h8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1__0 
       (.I0(O1),
        .I1(sig_wsc2stat_status_valid),
        .O(sig_push_regfifo));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[0]),
        .Q(O10[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[1]),
        .Q(O10[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[2]),
        .Q(O10[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[3]),
        .Q(O10[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[4]),
        .Q(O10[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[5]),
        .Q(O10[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[6]),
        .Q(O10[6]),
        .R(SR));
LUT4 #(
    .INIT(16'h08AA)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6 
       (.I0(I2),
        .I1(O1),
        .I2(sig_wsc2stat_status_valid),
        .I3(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__3 ),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6 ));
LUT6 #(
    .INIT(64'h1111115115151555)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__3 
       (.I0(sig_init_done),
        .I1(O2),
        .I2(sig_reg2cntlr_sg_mode),
        .I3(I6),
        .I4(sig_sgcntl2s2mm_halt),
        .I5(sig_cntl2s2mm_sts_tready),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__3 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6 ),
        .Q(O1),
        .R(1'b0));
LUT5 #(
    .INIT(32'h0000EA00)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_i_1 
       (.I0(O2),
        .I1(sig_wsc2stat_status_valid),
        .I2(O1),
        .I3(I2),
        .I4(I7),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ),
        .Q(O2),
        .R(1'b0));
LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(sig_mmap_reset_reg),
        .I1(sig_init_reg2),
        .I2(I2),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     \sig_sm_state[0]_i_2 
       (.I0(O2),
        .I1(sig_reg2cntlr_sg_mode),
        .O(sig_s2mm2cntl_sts_tvalid));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_cdma_0_axi_datamover_fifo__parameterized0_14
   (O1,
    D,
    sig_mm2s2cntl_sts_tvalid,
    O2,
    O7,
    m_axi_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_rsc2stat_status_valid,
    sig_s2mm2cntl_sts_tvalid,
    I3,
    sig_sm_state_ns1,
    E,
    sig_sgcntl2s2mm_halt,
    sig_reg2cntlr_sg_mode,
    sig_cntl2mm2s_sts_tready,
    sig_init_reg,
    sig_init_reg2,
    I8,
    SR,
    I4);
  output O1;
  output [0:0]D;
  output sig_mm2s2cntl_sts_tvalid;
  output O2;
  output [6:0]O7;
  input m_axi_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_rsc2stat_status_valid;
  input sig_s2mm2cntl_sts_tvalid;
  input [2:0]I3;
  input sig_sm_state_ns1;
  input [0:0]E;
  input sig_sgcntl2s2mm_halt;
  input sig_reg2cntlr_sg_mode;
  input sig_cntl2mm2s_sts_tready;
  input sig_init_reg;
  input sig_init_reg2;
  input I8;
  input [0:0]SR;
  input [6:0]I4;

  wire [0:0]D;
  wire [0:0]E;
  wire [2:0]I3;
  wire [6:0]I4;
  wire I8;
  wire O1;
  wire O2;
  wire [6:0]O7;
  wire [0:0]SR;
  wire m_axi_aclk;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4 ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_2 ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ;
  wire n_0_sig_init_done_i_1;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cntl2mm2s_sts_tready;
  wire sig_init_done;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_mm2s2cntl_sts_tvalid;
  wire sig_push_regfifo;
  wire sig_reg2cntlr_sg_mode;
  wire sig_rsc2stat_status_valid;
  wire sig_s2mm2cntl_sts_tvalid;
  wire sig_sgcntl2s2mm_halt;
  wire sig_sm_state_ns1;

LUT2 #(
    .INIT(4'h8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1 
       (.I0(O1),
        .I1(sig_rsc2stat_status_valid),
        .O(sig_push_regfifo));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I4[0]),
        .Q(O7[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I4[1]),
        .Q(O7[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I4[2]),
        .Q(O7[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I4[3]),
        .Q(O7[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I4[4]),
        .Q(O7[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I4[5]),
        .Q(O7[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I4[6]),
        .Q(O7[6]),
        .R(SR));
LUT4 #(
    .INIT(16'h08AA)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(O1),
        .I2(sig_rsc2stat_status_valid),
        .I3(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_2 ),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4 ));
LUT6 #(
    .INIT(64'h0155005501555555)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_i_2 
       (.I0(sig_init_done),
        .I1(E),
        .I2(sig_sgcntl2s2mm_halt),
        .I3(O2),
        .I4(sig_reg2cntlr_sg_mode),
        .I5(sig_cntl2mm2s_sts_tready),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4 ),
        .Q(O1),
        .R(1'b0));
LUT5 #(
    .INIT(32'h0000EA00)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_i_1 
       (.I0(O2),
        .I1(sig_rsc2stat_status_valid),
        .I2(O1),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(I8),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ),
        .Q(O2),
        .R(1'b0));
LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(sig_init_reg),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(1'b0));
LUT6 #(
    .INIT(64'hCF00FFBBCF33FFBB)) 
     \sig_sm_state[0]_i_1 
       (.I0(sig_s2mm2cntl_sts_tvalid),
        .I1(I3[2]),
        .I2(sig_mm2s2cntl_sts_tvalid),
        .I3(I3[1]),
        .I4(I3[0]),
        .I5(sig_sm_state_ns1),
        .O(D));
LUT2 #(
    .INIT(4'h2)) 
     \sig_sm_state[1]_i_2 
       (.I0(O2),
        .I1(sig_reg2cntlr_sg_mode),
        .O(sig_mm2s2cntl_sts_tvalid));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_cdma_0_axi_datamover_fifo__parameterized1
   (O1,
    O2,
    out,
    O3,
    O4,
    E,
    O5,
    O6,
    m_axi_aclk,
    I1,
    I2,
    I3,
    SR,
    I4,
    p_12_out,
    in,
    I5,
    sig_mmap_reset_reg,
    sig_init_reg2);
  output O1;
  output O2;
  output [45:0]out;
  output O3;
  output O4;
  output [0:0]E;
  output O5;
  output O6;
  input m_axi_aclk;
  input I1;
  input I2;
  input I3;
  input [0:0]SR;
  input I4;
  input p_12_out;
  input [37:0]in;
  input [0:0]I5;
  input sig_mmap_reset_reg;
  input sig_init_reg2;

  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire [0:0]I5;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire [0:0]SR;
  wire [37:0]in;
  wire m_axi_aclk;
  wire n_0_sig_inhibit_rdy_n_i_1;
  wire n_0_sig_init_done_i_1;
  wire [45:0]out;
  wire p_12_out;
  wire sig_init_done;
  wire sig_init_reg2;
  wire sig_mmap_reset_reg;

axi_cdma_0_srl_fifo_f__parameterized1 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(O6),
        .I6(I5),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .SR(SR),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_12_out(p_12_out));
LUT2 #(
    .INIT(4'hE)) 
     sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(O6),
        .O(n_0_sig_inhibit_rdy_n_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_inhibit_rdy_n_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_inhibit_rdy_n_i_1),
        .Q(O6),
        .R(I5));
LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(sig_mmap_reset_reg),
        .I1(sig_init_reg2),
        .I2(I4),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_cdma_0_axi_datamover_fifo__parameterized1_16
   (sig_init_reg2,
    O1,
    out,
    O2,
    Q,
    O3,
    E,
    sel,
    SR,
    sig_init_reg,
    m_axi_aclk,
    I1,
    I2,
    I3,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_mstr2addr_cmd_valid,
    in);
  output sig_init_reg2;
  output O1;
  output [45:0]out;
  output O2;
  output [0:0]Q;
  output O3;
  output [0:0]E;
  output sel;
  input [0:0]SR;
  input sig_init_reg;
  input m_axi_aclk;
  input I1;
  input I2;
  input I3;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_mstr2addr_cmd_valid;
  input [37:0]in;

  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire O2;
  wire O3;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [37:0]in;
  wire m_axi_aclk;
  wire n_0_sig_inhibit_rdy_n_i_1;
  wire n_0_sig_init_done_i_1;
  wire [45:0]out;
  wire sel;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_mstr2addr_cmd_valid;

axi_cdma_0_srl_fifo_f__parameterized1_17 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(sel),
        .Q(Q),
        .SR(SR),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid));
LUT2 #(
    .INIT(4'hE)) 
     sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(n_0_sig_inhibit_rdy_n_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_inhibit_rdy_n_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_inhibit_rdy_n_i_1),
        .Q(sig_inhibit_rdy_n),
        .R(SR));
LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(sig_init_reg),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(1'b0));
FDSE #(
    .INIT(1'b0)) 
     sig_init_reg2_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_init_reg),
        .Q(sig_init_reg2),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_cdma_0_axi_datamover_fifo__parameterized2
   (O1,
    O2,
    O3,
    sig_push_dqual_reg,
    SR,
    O4,
    O5,
    O6,
    E,
    D,
    out,
    m_axi_aclk,
    I1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    I2,
    I3,
    I4,
    sig_dqual_reg_empty,
    I5,
    m_axi_rlast,
    I6,
    I7,
    sig_halt_reg,
    sig_next_sequential_reg,
    I8,
    sig_addr_posted_cntr,
    sig_dqual_reg_full,
    sig_next_calc_error_reg,
    m_axi_rvalid,
    I9,
    sig_mstr2data_cmd_valid,
    Q,
    I10,
    I11,
    sig_rsc2stat_status_valid,
    sig_stat2rsc_status_ready,
    in,
    I12,
    sig_init_reg,
    sig_init_reg2);
  output O1;
  output O2;
  output O3;
  output sig_push_dqual_reg;
  output [0:0]SR;
  output O4;
  output O5;
  output O6;
  output [0:0]E;
  output [7:0]D;
  output [15:0]out;
  input m_axi_aclk;
  input I1;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input I2;
  input I3;
  input I4;
  input sig_dqual_reg_empty;
  input I5;
  input m_axi_rlast;
  input I6;
  input I7;
  input sig_halt_reg;
  input sig_next_sequential_reg;
  input I8;
  input [2:0]sig_addr_posted_cntr;
  input sig_dqual_reg_full;
  input sig_next_calc_error_reg;
  input m_axi_rvalid;
  input I9;
  input sig_mstr2data_cmd_valid;
  input [7:0]Q;
  input I10;
  input I11;
  input sig_rsc2stat_status_valid;
  input sig_stat2rsc_status_ready;
  input [19:0]in;
  input [0:0]I12;
  input sig_init_reg;
  input sig_init_reg2;

  wire [7:0]D;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire [0:0]I12;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [19:0]in;
  wire m_axi_aclk;
  wire m_axi_rlast;
  wire m_axi_rvalid;
  wire n_0_sig_inhibit_rdy_n_i_1;
  wire n_0_sig_init_done_i_1;
  wire [15:0]out;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_halt_reg;
  wire sig_init_done;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_sequential_reg;
  wire sig_push_dqual_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

axi_cdma_0_srl_fifo_f__parameterized2 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .I1(I1),
        .I10(O6),
        .I11(I10),
        .I12(I11),
        .I13(I12),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(sig_push_dqual_reg),
        .O5(O4),
        .O6(O5),
        .Q(Q),
        .SR(SR),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rvalid(m_axi_rvalid),
        .out(out),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_halt_reg(sig_halt_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
LUT2 #(
    .INIT(4'hE)) 
     sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(O6),
        .O(n_0_sig_inhibit_rdy_n_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_inhibit_rdy_n_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_inhibit_rdy_n_i_1),
        .Q(O6),
        .R(I12));
LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(sig_init_reg),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_cdma_0_axi_datamover_fifo__parameterized3
   (Q,
    D,
    O1,
    O2,
    E,
    m_axi_bready,
    m_axi_aclk,
    I1,
    sig_coelsc_reg_empty,
    O3,
    sig_addr2data_addr_posted,
    I2,
    out,
    I3,
    I4,
    I5,
    m_axi_bvalid,
    m_axi_bresp,
    SR,
    sig_mmap_reset_reg,
    sig_init_reg2);
  output [0:0]Q;
  output [2:0]D;
  output O1;
  output O2;
  output [0:0]E;
  output m_axi_bready;
  input m_axi_aclk;
  input I1;
  input sig_coelsc_reg_empty;
  input [0:0]O3;
  input sig_addr2data_addr_posted;
  input [3:0]I2;
  input [0:0]out;
  input [1:0]I3;
  input I4;
  input I5;
  input m_axi_bvalid;
  input [1:0]m_axi_bresp;
  input [0:0]SR;
  input sig_mmap_reset_reg;
  input sig_init_reg2;

  wire [2:0]D;
  wire [0:0]E;
  wire I1;
  wire [3:0]I2;
  wire [1:0]I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire [0:0]O3;
  wire [0:0]Q;
  wire [0:0]SR;
  wire m_axi_aclk;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire n_0_sig_inhibit_rdy_n_i_1;
  wire n_0_sig_init_done_i_1;
  wire [0:0]out;
  wire sig_addr2data_addr_posted;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_reg2;
  wire sig_mmap_reset_reg;

axi_cdma_0_srl_fifo_f__parameterized3 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .Q(Q),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .out(out),
        .sig_addr2data_addr_posted(sig_addr2data_addr_posted),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n));
LUT2 #(
    .INIT(4'hE)) 
     sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(n_0_sig_inhibit_rdy_n_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_inhibit_rdy_n_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_inhibit_rdy_n_i_1),
        .Q(sig_inhibit_rdy_n),
        .R(SR));
LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(sig_mmap_reset_reg),
        .I1(sig_init_reg2),
        .I2(I5),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_cdma_0_axi_datamover_fifo__parameterized4
   (O1,
    O2,
    out,
    O3,
    D,
    sig_push_coelsc_reg,
    E,
    p_4_out,
    O6,
    sig_inhibit_rdy_n,
    O4,
    m_axi_aclk,
    Q,
    sig_wr_fifo,
    sig_coelsc_reg_empty,
    I1,
    I2,
    I3,
    I4,
    I5,
    sig_push_to_wsc,
    in,
    SR,
    sig_mmap_reset_reg,
    sig_init_reg2);
  output O1;
  output O2;
  output [5:0]out;
  output [0:0]O3;
  output [2:0]D;
  output sig_push_coelsc_reg;
  output [0:0]E;
  output p_4_out;
  output O6;
  output sig_inhibit_rdy_n;
  output O4;
  input m_axi_aclk;
  input [0:0]Q;
  input sig_wr_fifo;
  input sig_coelsc_reg_empty;
  input [3:0]I1;
  input I2;
  input I3;
  input I4;
  input [0:0]I5;
  input sig_push_to_wsc;
  input [0:6]in;
  input [0:0]SR;
  input sig_mmap_reset_reg;
  input sig_init_reg2;

  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]I1;
  wire I2;
  wire I3;
  wire I4;
  wire [0:0]I5;
  wire O1;
  wire O2;
  wire [0:0]O3;
  wire O4;
  wire O6;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:6]in;
  wire m_axi_aclk;
  wire n_0_sig_inhibit_rdy_n_i_1;
  wire n_0_sig_init_done_i_1;
  wire [5:0]out;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_reg2;
  wire sig_mmap_reset_reg;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_wr_fifo;

axi_cdma_0_srl_fifo_f__parameterized4 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(sig_push_coelsc_reg),
        .O5(O4),
        .O6(O6),
        .Q(Q),
        .SR(SR),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_wr_fifo(sig_wr_fifo));
LUT2 #(
    .INIT(4'hE)) 
     sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(n_0_sig_inhibit_rdy_n_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_inhibit_rdy_n_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_inhibit_rdy_n_i_1),
        .Q(sig_inhibit_rdy_n),
        .R(SR));
LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(sig_mmap_reset_reg),
        .I1(sig_init_reg2),
        .I2(I3),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_cdma_0_axi_datamover_fifo__parameterized5
   (O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    sel,
    O7,
    O8,
    O9,
    out,
    D,
    SR,
    O10,
    E,
    O11,
    m_axi_aclk,
    I2,
    I1,
    I3,
    I4,
    I5,
    sig_dqual_reg_empty,
    I6,
    I7,
    I8,
    p_1_out,
    I9,
    sig_next_sequential_reg,
    sig_dqual_reg_full,
    sig_skid2data_wready,
    I10,
    I11,
    Q,
    sig_ld_new_cmd_reg,
    I12,
    I13,
    I14,
    I15,
    I16,
    sig_addr_posted_cntr,
    sig_addr2data_addr_posted,
    sig_next_calc_error_reg,
    sig_wdc_status_going_full,
    sig_wsc2stat_status_valid,
    sig_stat2wsc_status_ready,
    in,
    I17,
    sig_mmap_reset_reg,
    sig_init_reg2);
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output sel;
  output O7;
  output O8;
  output O9;
  output [15:0]out;
  output [7:0]D;
  output [0:0]SR;
  output O10;
  output [0:0]E;
  output [0:0]O11;
  input m_axi_aclk;
  input I2;
  input I1;
  input I3;
  input I4;
  input I5;
  input sig_dqual_reg_empty;
  input I6;
  input I7;
  input I8;
  input p_1_out;
  input I9;
  input sig_next_sequential_reg;
  input sig_dqual_reg_full;
  input sig_skid2data_wready;
  input I10;
  input I11;
  input [7:0]Q;
  input sig_ld_new_cmd_reg;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input [2:0]sig_addr_posted_cntr;
  input sig_addr2data_addr_posted;
  input sig_next_calc_error_reg;
  input sig_wdc_status_going_full;
  input sig_wsc2stat_status_valid;
  input sig_stat2wsc_status_ready;
  input [19:0]in;
  input [0:0]I17;
  input sig_mmap_reset_reg;
  input sig_init_reg2;

  wire [7:0]D;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire [0:0]I17;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire [0:0]O11;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [19:0]in;
  wire m_axi_aclk;
  wire n_0_sig_inhibit_rdy_n_i_1;
  wire n_0_sig_init_done_i_1;
  wire [15:0]out;
  wire p_1_out;
  wire sel;
  wire sig_addr2data_addr_posted;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_init_done;
  wire sig_init_reg2;
  wire sig_ld_new_cmd_reg;
  wire sig_mmap_reset_reg;
  wire sig_next_calc_error_reg;
  wire sig_next_sequential_reg;
  wire sig_skid2data_wready;
  wire sig_stat2wsc_status_ready;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;

axi_cdma_0_srl_fifo_f__parameterized5 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .I1(I1),
        .I10(I9),
        .I11(I10),
        .I12(I11),
        .I13(I12),
        .I14(I13),
        .I15(I14),
        .I16(I15),
        .I17(I16),
        .I18(I17),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .I9(O7),
        .O1(O1),
        .O10(O10),
        .O11(O11),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(sel),
        .O8(O8),
        .O9(O9),
        .Q(Q),
        .SR(SR),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_1_out(p_1_out),
        .sig_addr2data_addr_posted(sig_addr2data_addr_posted),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_skid2data_wready(sig_skid2data_wready),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
LUT2 #(
    .INIT(4'hE)) 
     sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(O7),
        .O(n_0_sig_inhibit_rdy_n_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_inhibit_rdy_n_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_inhibit_rdy_n_i_1),
        .Q(O7),
        .R(I17));
LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(sig_mmap_reset_reg),
        .I1(sig_init_reg2),
        .I2(I2),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_mm2s_full_wrap" *) 
module axi_cdma_0_axi_datamover_mm2s_full_wrap
   (m_axi_arvalid,
    sig_data2addr_stop_req,
    in,
    sig_rst2all_stop_request,
    O1,
    D,
    sig_mm2s2cntl_sts_tvalid,
    sig_sm_state_ns1,
    O3,
    O2,
    O4,
    O5,
    O6,
    m_axi_rready,
    sig_dm_mm2s_halt_cmplt,
    O7,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    sig_rst2dm_resetn,
    m_axi_aclk,
    I1,
    I2,
    m_axi_rlast,
    sig_halt_reg,
    m_axi_rvalid,
    m_axi_arready,
    sig_s2mm2cntl_sts_tvalid,
    Q,
    sig_dm_s2mm_cmd_tready,
    cdma_tvect_out,
    sig_reg2cntlr_sg_mode,
    sig_fetch_update_empty,
    sig_sg2sgcntlr_ftch_desc_available,
    E,
    sig_sgcntl2s2mm_halt,
    sig_cntl2mm2s_sts_tready,
    sig_cntl2s2mm_cmd_tvalid,
    sig_sgcntl2mm2s_cmd_tvalid,
    I3,
    I4,
    I5,
    I6,
    sig_next_eof_reg,
    I7,
    I8,
    I9,
    m_axi_rresp);
  output m_axi_arvalid;
  output sig_data2addr_stop_req;
  output [0:0]in;
  output sig_rst2all_stop_request;
  output O1;
  output [0:0]D;
  output sig_mm2s2cntl_sts_tvalid;
  output sig_sm_state_ns1;
  output O3;
  output O2;
  output O4;
  output O5;
  output O6;
  output m_axi_rready;
  output sig_dm_mm2s_halt_cmplt;
  output [6:0]O7;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  input sig_rst2dm_resetn;
  input m_axi_aclk;
  input I1;
  input I2;
  input m_axi_rlast;
  input sig_halt_reg;
  input m_axi_rvalid;
  input m_axi_arready;
  input sig_s2mm2cntl_sts_tvalid;
  input [2:0]Q;
  input sig_dm_s2mm_cmd_tready;
  input [0:0]cdma_tvect_out;
  input sig_reg2cntlr_sg_mode;
  input sig_fetch_update_empty;
  input sig_sg2sgcntlr_ftch_desc_available;
  input [0:0]E;
  input sig_sgcntl2s2mm_halt;
  input sig_cntl2mm2s_sts_tready;
  input sig_cntl2s2mm_cmd_tvalid;
  input sig_sgcntl2mm2s_cmd_tvalid;
  input I3;
  input I4;
  input I5;
  input I6;
  input sig_next_eof_reg;
  input [3:0]I7;
  input I8;
  input [60:0]I9;
  input [1:0]m_axi_rresp;

  wire [0:0]D;
  wire [0:0]E;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire [3:0]I7;
  wire I8;
  wire [60:0]I9;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire [6:0]O7;
  wire [2:0]Q;
  wire [0:0]cdma_tvect_out;
  wire [15:0]data;
  wire [0:0]in;
  wire m_axi_aclk;
  wire [31:0]m_axi_araddr;
  wire [1:0]m_axi_arburst;
  wire [7:0]m_axi_arlen;
  wire m_axi_arready;
  wire [2:0]m_axi_arsize;
  wire m_axi_arvalid;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire n_0_I_RD_DATA_CNTL;
  wire n_1_I_CMD_STATUS;
  wire n_22_I_CMD_STATUS;
  wire n_23_I_CMD_STATUS;
  wire n_24_I_CMD_STATUS;
  wire n_25_I_CMD_STATUS;
  wire n_26_I_CMD_STATUS;
  wire n_27_I_CMD_STATUS;
  wire n_28_I_CMD_STATUS;
  wire n_29_I_CMD_STATUS;
  wire n_30_I_CMD_STATUS;
  wire n_31_I_CMD_STATUS;
  wire n_32_I_CMD_STATUS;
  wire n_33_I_CMD_STATUS;
  wire n_34_I_CMD_STATUS;
  wire n_35_I_CMD_STATUS;
  wire n_36_I_CMD_STATUS;
  wire n_37_I_CMD_STATUS;
  wire n_40_I_CMD_STATUS;
  wire n_41_I_CMD_STATUS;
  wire n_42_I_CMD_STATUS;
  wire n_42_I_MSTR_PCC;
  wire n_43_I_CMD_STATUS;
  wire n_43_I_MSTR_PCC;
  wire n_44_I_CMD_STATUS;
  wire n_45_I_CMD_STATUS;
  wire n_46_I_CMD_STATUS;
  wire n_47_I_CMD_STATUS;
  wire n_48_I_CMD_STATUS;
  wire n_49_I_CMD_STATUS;
  wire n_50_I_CMD_STATUS;
  wire n_51_I_CMD_STATUS;
  wire n_52_I_CMD_STATUS;
  wire n_53_I_CMD_STATUS;
  wire n_54_I_CMD_STATUS;
  wire n_55_I_CMD_STATUS;
  wire n_56_I_CMD_STATUS;
  wire n_57_I_CMD_STATUS;
  wire n_58_I_CMD_STATUS;
  wire n_59_I_CMD_STATUS;
  wire n_5_I_RD_DATA_CNTL;
  wire n_60_I_CMD_STATUS;
  wire n_61_I_CMD_STATUS;
  wire n_62_I_CMD_STATUS;
  wire n_7_I_RD_DATA_CNTL;
  wire sig_addr2data_addr_posted;
  wire sig_addr2rsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_calc_error_pushed;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_eof_slice;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [3:0]sig_cmd_tag_slice;
  wire sig_cmd_type_slice;
  wire sig_cntl2mm2s_sts_tready;
  wire sig_cntl2s2mm_cmd_tvalid;
  wire [3:0]sig_coelsc_tag_reg;
  wire sig_data2addr_stop_req;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire sig_dm_mm2s_halt_cmplt;
  wire sig_dm_s2mm_cmd_tready;
  wire sig_fetch_update_empty;
  wire sig_halt_reg;
  wire sig_input_reg_empty;
  wire sig_mm2s2cntl_sts_tvalid;
  wire [31:2]sig_mstr2addr_addr;
  wire [0:0]sig_mstr2addr_burst;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_cmplt;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2data_dre_src_align;
  wire sig_mstr2data_eof;
  wire [3:0]sig_mstr2data_last_strb;
  wire [3:0]sig_mstr2data_len;
  wire [1:1]sig_mstr2data_saddr_lsb;
  wire sig_mstr2data_sequential;
  wire [3:0]sig_mstr2data_strt_strb;
  wire [3:0]sig_mstr2data_tag;
  wire sig_next_eof_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_reg_full0;
  wire [3:0]sig_rd_sts_tag_reg;
  wire sig_reg2cntlr_sg_mode;
  wire sig_rsc2data_ready;
  wire [6:4]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_rst2all_stop_request;
  wire sig_rst2dm_resetn;
  wire sig_s2mm2cntl_sts_tvalid;
  wire sig_sg2sgcntlr_ftch_desc_available;
  wire sig_sgcntl2mm2s_cmd_tvalid;
  wire sig_sgcntl2s2mm_halt;
  wire sig_sm_halt_reg;
  wire sig_sm_state_ns1;
  wire sig_stat2rsc_status_ready;
  wire sig_stream_rst;

axi_cdma_0_axi_datamover_addr_cntl I_ADDR_CNTL
       (.I1(sig_data2addr_stop_req),
        .SR(sig_stream_rst),
        .in({in,sig_mstr2addr_burst,sig_mstr2data_len,sig_mstr2addr_addr,sig_mstr2data_saddr_lsb,sig_mstr2data_dre_src_align}),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(m_axi_arburst),
        .m_axi_arlen(m_axi_arlen),
        .m_axi_arready(m_axi_arready),
        .m_axi_arsize(m_axi_arsize),
        .m_axi_arvalid(m_axi_arvalid),
        .sig_addr2data_addr_posted(sig_addr2data_addr_posted),
        .sig_addr2rsc_calc_error(sig_addr2rsc_calc_error),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg ),
        .sig_init_reg2(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_wr_fifo(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ));
axi_cdma_0_axi_datamover_cmd_status_11 I_CMD_STATUS
       (.D(D),
        .E(E),
        .I1(n_42_I_MSTR_PCC),
        .I2(n_43_I_MSTR_PCC),
        .I3(Q),
        .I4({sig_rsc2stat_status,sig_rd_sts_tag_reg}),
        .I8(I8),
        .I9(I9),
        .O1(n_1_I_CMD_STATUS),
        .O2(O2),
        .O3(O3),
        .O7(O7),
        .Q({sig_cmd_tag_slice,data,n_22_I_CMD_STATUS,n_23_I_CMD_STATUS,n_24_I_CMD_STATUS,n_25_I_CMD_STATUS,n_26_I_CMD_STATUS,n_27_I_CMD_STATUS,n_28_I_CMD_STATUS,n_29_I_CMD_STATUS,n_30_I_CMD_STATUS,n_31_I_CMD_STATUS,n_32_I_CMD_STATUS,n_33_I_CMD_STATUS,n_34_I_CMD_STATUS,n_35_I_CMD_STATUS,n_36_I_CMD_STATUS,n_37_I_CMD_STATUS,sig_cmd_eof_slice,sig_cmd_type_slice,n_40_I_CMD_STATUS,n_41_I_CMD_STATUS,n_42_I_CMD_STATUS,n_43_I_CMD_STATUS,n_44_I_CMD_STATUS,n_45_I_CMD_STATUS,n_46_I_CMD_STATUS,n_47_I_CMD_STATUS,n_48_I_CMD_STATUS,n_49_I_CMD_STATUS,n_50_I_CMD_STATUS,n_51_I_CMD_STATUS,n_52_I_CMD_STATUS,n_53_I_CMD_STATUS,n_54_I_CMD_STATUS,n_55_I_CMD_STATUS,n_56_I_CMD_STATUS,n_57_I_CMD_STATUS,n_58_I_CMD_STATUS,n_59_I_CMD_STATUS,n_60_I_CMD_STATUS,n_61_I_CMD_STATUS,n_62_I_CMD_STATUS}),
        .SR(sig_stream_rst),
        .cdma_tvect_out(cdma_tvect_out),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cntl2mm2s_sts_tready(sig_cntl2mm2s_sts_tready),
        .sig_cntl2s2mm_cmd_tvalid(sig_cntl2s2mm_cmd_tvalid),
        .sig_dm_s2mm_cmd_tready(sig_dm_s2mm_cmd_tready),
        .sig_fetch_update_empty(sig_fetch_update_empty),
        .sig_init_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg ),
        .sig_init_reg2(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_mm2s2cntl_sts_tvalid(sig_mm2s2cntl_sts_tvalid),
        .sig_reg2cntlr_sg_mode(sig_reg2cntlr_sg_mode),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_s2mm2cntl_sts_tvalid(sig_s2mm2cntl_sts_tvalid),
        .sig_sg2sgcntlr_ftch_desc_available(sig_sg2sgcntlr_ftch_desc_available),
        .sig_sgcntl2mm2s_cmd_tvalid(sig_sgcntl2mm2s_cmd_tvalid),
        .sig_sgcntl2s2mm_halt(sig_sgcntl2s2mm_halt),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_sm_state_ns1(sig_sm_state_ns1),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
axi_cdma_0_axi_datamover_pcc I_MSTR_PCC
       (.I1(n_1_I_CMD_STATUS),
        .I2(n_0_I_RD_DATA_CNTL),
        .O1(n_42_I_MSTR_PCC),
        .O2(n_43_I_MSTR_PCC),
        .O3({sig_mstr2data_cmd_cmplt,sig_mstr2data_sequential,sig_mstr2data_eof,sig_mstr2data_last_strb,sig_mstr2data_strt_strb,sig_mstr2data_tag}),
        .Q({sig_cmd_tag_slice,data,n_22_I_CMD_STATUS,n_23_I_CMD_STATUS,n_24_I_CMD_STATUS,n_25_I_CMD_STATUS,n_26_I_CMD_STATUS,n_27_I_CMD_STATUS,n_28_I_CMD_STATUS,n_29_I_CMD_STATUS,n_30_I_CMD_STATUS,n_31_I_CMD_STATUS,n_32_I_CMD_STATUS,n_33_I_CMD_STATUS,n_34_I_CMD_STATUS,n_35_I_CMD_STATUS,n_36_I_CMD_STATUS,n_37_I_CMD_STATUS,sig_cmd_eof_slice,sig_cmd_type_slice,n_40_I_CMD_STATUS,n_41_I_CMD_STATUS,n_42_I_CMD_STATUS,n_43_I_CMD_STATUS,n_44_I_CMD_STATUS,n_45_I_CMD_STATUS,n_46_I_CMD_STATUS,n_47_I_CMD_STATUS,n_48_I_CMD_STATUS,n_49_I_CMD_STATUS,n_50_I_CMD_STATUS,n_51_I_CMD_STATUS,n_52_I_CMD_STATUS,n_53_I_CMD_STATUS,n_54_I_CMD_STATUS,n_55_I_CMD_STATUS,n_56_I_CMD_STATUS,n_57_I_CMD_STATUS,n_58_I_CMD_STATUS,n_59_I_CMD_STATUS,n_60_I_CMD_STATUS,n_61_I_CMD_STATUS,n_62_I_CMD_STATUS}),
        .SR(sig_stream_rst),
        .in({in,sig_mstr2addr_burst,sig_mstr2data_len,sig_mstr2addr_addr,sig_mstr2data_saddr_lsb,sig_mstr2data_dre_src_align}),
        .m_axi_aclk(m_axi_aclk),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg ),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_wr_fifo(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ));
axi_cdma_0_axi_datamover_rddata_cntl I_RD_DATA_CNTL
       (.I1(I4),
        .I2(I2),
        .I3(I3),
        .I4(sig_rsc2stat_status[5:4]),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .O1(n_0_I_RD_DATA_CNTL),
        .O2(sig_data2addr_stop_req),
        .O3(O1),
        .O4(n_5_I_RD_DATA_CNTL),
        .O5(n_7_I_RD_DATA_CNTL),
        .O6(O4),
        .O7(O5),
        .O8(O6),
        .Q(sig_coelsc_tag_reg),
        .SR(sig_stream_rst),
        .in({in,sig_mstr2data_cmd_cmplt,sig_mstr2data_sequential,sig_mstr2data_eof,sig_mstr2data_last_strb,sig_mstr2data_strt_strb,sig_mstr2data_len,sig_mstr2data_tag}),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .sig_addr2data_addr_posted(sig_addr2data_addr_posted),
        .sig_addr2rsc_calc_error(sig_addr2rsc_calc_error),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2rsc_slverr(sig_data2rsc_slverr),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg ),
        .sig_init_reg2(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_eof_reg(sig_next_eof_reg),
        .sig_rd_sts_decerr_reg0(sig_rd_sts_decerr_reg0),
        .sig_rd_sts_interr_reg0(sig_rd_sts_interr_reg0),
        .sig_rd_sts_reg_full0(sig_rd_sts_reg_full0),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
axi_cdma_0_axi_datamover_rd_status_cntl I_RD_STATUS_CNTLR
       (.D(sig_coelsc_tag_reg),
        .I1(n_7_I_RD_DATA_CNTL),
        .I4({sig_rsc2stat_status,sig_rd_sts_tag_reg}),
        .m_axi_aclk(m_axi_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2rsc_slverr(sig_data2rsc_slverr),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_rd_sts_decerr_reg0(sig_rd_sts_decerr_reg0),
        .sig_rd_sts_interr_reg0(sig_rd_sts_interr_reg0),
        .sig_rd_sts_reg_full0(sig_rd_sts_reg_full0),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
axi_cdma_0_axi_datamover_reset_12 I_RESET
       (.I1(I1),
        .I2(n_5_I_RD_DATA_CNTL),
        .SR(sig_stream_rst),
        .m_axi_aclk(m_axi_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_dm_mm2s_halt_cmplt(sig_dm_mm2s_halt_cmplt),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_rst2dm_resetn(sig_rst2dm_resetn));
endmodule

(* ORIG_REF_NAME = "axi_datamover_pcc" *) 
module axi_cdma_0_axi_datamover_pcc
   (sig_init_reg,
    in,
    sig_sm_halt_reg,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    O1,
    O2,
    sig_mstr2addr_cmd_valid,
    sig_mstr2data_cmd_valid,
    O3,
    SR,
    m_axi_aclk,
    Q,
    I1,
    sig_cmd2mstr_cmd_valid,
    sig_wr_fifo,
    sig_inhibit_rdy_n,
    I2);
  output sig_init_reg;
  output [37:0]in;
  output sig_sm_halt_reg;
  output sig_calc_error_pushed;
  output sig_input_reg_empty;
  output O1;
  output O2;
  output sig_mstr2addr_cmd_valid;
  output sig_mstr2data_cmd_valid;
  output [14:0]O3;
  input [0:0]SR;
  input m_axi_aclk;
  input [60:0]Q;
  input I1;
  input sig_cmd2mstr_cmd_valid;
  input sig_wr_fifo;
  input sig_inhibit_rdy_n;
  input I2;

  wire I1;
  wire I2;
  wire O1;
  wire O2;
  wire [14:0]O3;
  wire [60:0]Q;
  wire [0:0]SR;
  wire [37:0]in;
  wire m_axi_aclk;
  wire n_0_sig_addr_aligned_ireg1_i_1;
  wire n_0_sig_addr_aligned_ireg1_reg;
  wire \n_0_sig_addr_cntr_im0_msh[0]_i_1 ;
  wire \n_0_sig_addr_cntr_im0_msh[0]_i_3 ;
  wire \n_0_sig_addr_cntr_im0_msh[10]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh[11]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh[12]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh[13]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh[14]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh[15]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh[1]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh[1]_i_4 ;
  wire \n_0_sig_addr_cntr_im0_msh[2]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh[3]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh[4]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh[5]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh[6]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh[7]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh[8]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh[9]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[0]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[10]_i_1 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[10]_i_3 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[11]_i_1 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[11]_i_3 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[12]_i_1 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[12]_i_3 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[13]_i_1 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[13]_i_3 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[14]_i_1 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[14]_i_3 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[15]_i_1 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[1]_i_1 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[1]_i_3 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[2]_i_1 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[2]_i_3 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[3]_i_1 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[3]_i_3 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[4]_i_1 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[4]_i_3 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[5]_i_1 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[5]_i_3 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[6]_i_1 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[6]_i_3 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[7]_i_1 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[7]_i_3 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[8]_i_1 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[8]_i_3 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[9]_i_1 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[9]_i_3 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[0]_i_1 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[1]_i_1 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[2]_i_1 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[3]_i_1 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[4]_i_1 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[5]_i_1 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[6]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[0]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[10]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[11]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[12]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[13]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[14]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[15]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[15]_i_2 ;
  wire \n_0_sig_addr_cntr_lsh_im0[1]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[2]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[3]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[4]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[5]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[6]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[7]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[8]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[9]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[10] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[11] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[12] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[13] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[14] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[6] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[7] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[8] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[9] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[0]_i_1 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[1]_i_1 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[1]_i_2 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[2]_i_1 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[2]_i_2 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[3]_i_1 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[3]_i_2 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[4]_i_1 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[5]_i_1 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[5]_i_2 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[0] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[1] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[2] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[3] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[4] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[5] ;
  wire n_0_sig_brst_cnt_eq_one_ireg1_i_1;
  wire n_0_sig_brst_cnt_eq_one_ireg1_i_2;
  wire n_0_sig_brst_cnt_eq_one_ireg1_reg;
  wire n_0_sig_brst_cnt_eq_zero_ireg1_i_2;
  wire n_0_sig_brst_cnt_eq_zero_ireg1_i_3;
  wire n_0_sig_brst_cnt_eq_zero_ireg1_i_4;
  wire \n_0_sig_btt_cntr_im0[0]_i_1 ;
  wire \n_0_sig_btt_cntr_im0[10]_i_1 ;
  wire \n_0_sig_btt_cntr_im0[11]_i_1 ;
  wire \n_0_sig_btt_cntr_im0[11]_i_3 ;
  wire \n_0_sig_btt_cntr_im0[11]_i_4 ;
  wire \n_0_sig_btt_cntr_im0[11]_i_5 ;
  wire \n_0_sig_btt_cntr_im0[11]_i_6 ;
  wire \n_0_sig_btt_cntr_im0[12]_i_1 ;
  wire \n_0_sig_btt_cntr_im0[13]_i_1 ;
  wire \n_0_sig_btt_cntr_im0[14]_i_1 ;
  wire \n_0_sig_btt_cntr_im0[15]_i_1 ;
  wire \n_0_sig_btt_cntr_im0[15]_i_3 ;
  wire \n_0_sig_btt_cntr_im0[15]_i_4 ;
  wire \n_0_sig_btt_cntr_im0[15]_i_5 ;
  wire \n_0_sig_btt_cntr_im0[15]_i_6 ;
  wire \n_0_sig_btt_cntr_im0[16]_i_1 ;
  wire \n_0_sig_btt_cntr_im0[17]_i_1 ;
  wire \n_0_sig_btt_cntr_im0[18]_i_1 ;
  wire \n_0_sig_btt_cntr_im0[19]_i_1 ;
  wire \n_0_sig_btt_cntr_im0[19]_i_3 ;
  wire \n_0_sig_btt_cntr_im0[19]_i_4 ;
  wire \n_0_sig_btt_cntr_im0[19]_i_5 ;
  wire \n_0_sig_btt_cntr_im0[19]_i_6 ;
  wire \n_0_sig_btt_cntr_im0[1]_i_1 ;
  wire \n_0_sig_btt_cntr_im0[20]_i_1 ;
  wire \n_0_sig_btt_cntr_im0[21]_i_1 ;
  wire \n_0_sig_btt_cntr_im0[22]_i_1 ;
  wire \n_0_sig_btt_cntr_im0[22]_i_2 ;
  wire \n_0_sig_btt_cntr_im0[22]_i_4 ;
  wire \n_0_sig_btt_cntr_im0[22]_i_5 ;
  wire \n_0_sig_btt_cntr_im0[22]_i_6 ;
  wire \n_0_sig_btt_cntr_im0[2]_i_1 ;
  wire \n_0_sig_btt_cntr_im0[3]_i_1 ;
  wire \n_0_sig_btt_cntr_im0[3]_i_3 ;
  wire \n_0_sig_btt_cntr_im0[3]_i_4 ;
  wire \n_0_sig_btt_cntr_im0[3]_i_5 ;
  wire \n_0_sig_btt_cntr_im0[3]_i_6 ;
  wire \n_0_sig_btt_cntr_im0[4]_i_1 ;
  wire \n_0_sig_btt_cntr_im0[5]_i_1 ;
  wire \n_0_sig_btt_cntr_im0[6]_i_1 ;
  wire \n_0_sig_btt_cntr_im0[7]_i_1 ;
  wire \n_0_sig_btt_cntr_im0[7]_i_3 ;
  wire \n_0_sig_btt_cntr_im0[7]_i_4 ;
  wire \n_0_sig_btt_cntr_im0[7]_i_5 ;
  wire \n_0_sig_btt_cntr_im0[7]_i_6 ;
  wire \n_0_sig_btt_cntr_im0[8]_i_1 ;
  wire \n_0_sig_btt_cntr_im0[9]_i_1 ;
  wire \n_0_sig_btt_cntr_im0_reg[0] ;
  wire \n_0_sig_btt_cntr_im0_reg[11]_i_2 ;
  wire \n_0_sig_btt_cntr_im0_reg[15]_i_2 ;
  wire \n_0_sig_btt_cntr_im0_reg[19]_i_2 ;
  wire \n_0_sig_btt_cntr_im0_reg[1] ;
  wire \n_0_sig_btt_cntr_im0_reg[2] ;
  wire \n_0_sig_btt_cntr_im0_reg[3] ;
  wire \n_0_sig_btt_cntr_im0_reg[3]_i_2 ;
  wire \n_0_sig_btt_cntr_im0_reg[4] ;
  wire \n_0_sig_btt_cntr_im0_reg[5] ;
  wire \n_0_sig_btt_cntr_im0_reg[7]_i_2 ;
  wire n_0_sig_btt_eq_b2mbaa_ireg1_i_2;
  wire n_0_sig_btt_eq_b2mbaa_ireg1_i_3;
  wire n_0_sig_btt_eq_b2mbaa_ireg1_i_4;
  wire n_0_sig_btt_eq_b2mbaa_ireg1_i_5;
  wire n_0_sig_btt_eq_b2mbaa_ireg1_i_6;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_10;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_3;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_4;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_5;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_6;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_7;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_8;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_9;
  wire \n_0_sig_bytes_to_mbaa_ireg1[1]_i_1 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[2]_i_1 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[3]_i_1 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[4]_i_1 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[5]_i_1 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[6]_i_1 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[0] ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[1] ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[2] ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[3] ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[4] ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[5] ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[6] ;
  wire n_0_sig_calc_error_pushed_i_1;
  wire n_0_sig_cmd2addr_valid_i_1;
  wire n_0_sig_cmd2data_valid_i_1;
  wire n_0_sig_cmd2data_valid_i_2;
  wire n_0_sig_cmd2dre_valid_i_1;
  wire \n_0_sig_finish_addr_offset_ireg2[0]_i_1 ;
  wire n_0_sig_first_xfer_im0_i_1;
  wire n_0_sig_first_xfer_im0_i_2;
  wire n_0_sig_input_eof_reg_reg;
  wire n_0_sig_input_reg_empty_i_1;
  wire n_0_sig_ld_xfer_reg_i_1;
  wire n_0_sig_ld_xfer_reg_tmp_i_1;
  wire n_0_sig_no_btt_residue_ireg1_i_1;
  wire n_0_sig_no_btt_residue_ireg1_i_2;
  wire n_0_sig_no_btt_residue_ireg1_reg;
  wire n_0_sig_parent_done_i_1;
  wire \n_0_sig_pcc_sm_state[0]_i_2 ;
  wire \n_0_sig_pcc_sm_state[1]_i_2 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[11]_i_2 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[11]_i_3 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[11]_i_4 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[11]_i_5 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[15]_i_2 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[15]_i_3 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[15]_i_4 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[15]_i_5 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[3]_i_2 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[3]_i_3 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[3]_i_4 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[3]_i_5 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[7]_i_2 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[7]_i_3 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[7]_i_4 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[7]_i_5 ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[0] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[10] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[11] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[12] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[13] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[14] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[1] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[2] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[3] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[4] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[5] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[6] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[7] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[8] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[9] ;
  wire \n_0_sig_strbgen_bytes_ireg2[0]_i_1 ;
  wire \n_0_sig_strbgen_bytes_ireg2[0]_i_2 ;
  wire \n_0_sig_strbgen_bytes_ireg2[1]_i_1 ;
  wire \n_0_sig_strbgen_bytes_ireg2[1]_i_2 ;
  wire \n_0_sig_strbgen_bytes_ireg2[2]_i_1 ;
  wire \n_0_sig_strbgen_bytes_ireg2[2]_i_2 ;
  wire \n_0_sig_xfer_end_strb_ireg3[1]_i_1 ;
  wire \n_0_sig_xfer_end_strb_ireg3[3]_i_1 ;
  wire n_0_sig_xfer_len_eq_0_ireg3_i_1;
  wire n_0_sig_xfer_len_eq_0_ireg3_i_2;
  wire n_0_sig_xfer_len_eq_0_ireg3_reg;
  wire n_0_sig_xfer_reg_empty_i_1;
  wire \n_1_sig_btt_cntr_im0_reg[11]_i_2 ;
  wire \n_1_sig_btt_cntr_im0_reg[15]_i_2 ;
  wire \n_1_sig_btt_cntr_im0_reg[19]_i_2 ;
  wire \n_1_sig_btt_cntr_im0_reg[3]_i_2 ;
  wire \n_1_sig_btt_cntr_im0_reg[7]_i_2 ;
  wire n_1_sig_btt_lt_b2mbaa_ireg1_reg_i_2;
  wire \n_1_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ;
  wire \n_1_sig_predict_addr_lsh_ireg3_reg[15]_i_1 ;
  wire \n_1_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ;
  wire \n_1_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ;
  wire \n_2_sig_btt_cntr_im0_reg[11]_i_2 ;
  wire \n_2_sig_btt_cntr_im0_reg[15]_i_2 ;
  wire \n_2_sig_btt_cntr_im0_reg[19]_i_2 ;
  wire \n_2_sig_btt_cntr_im0_reg[22]_i_3 ;
  wire \n_2_sig_btt_cntr_im0_reg[3]_i_2 ;
  wire \n_2_sig_btt_cntr_im0_reg[7]_i_2 ;
  wire n_2_sig_btt_lt_b2mbaa_ireg1_reg_i_2;
  wire \n_2_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ;
  wire \n_2_sig_predict_addr_lsh_ireg3_reg[15]_i_1 ;
  wire \n_2_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ;
  wire \n_2_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ;
  wire \n_3_sig_btt_cntr_im0_reg[11]_i_2 ;
  wire \n_3_sig_btt_cntr_im0_reg[15]_i_2 ;
  wire \n_3_sig_btt_cntr_im0_reg[19]_i_2 ;
  wire \n_3_sig_btt_cntr_im0_reg[22]_i_3 ;
  wire \n_3_sig_btt_cntr_im0_reg[3]_i_2 ;
  wire \n_3_sig_btt_cntr_im0_reg[7]_i_2 ;
  wire n_3_sig_btt_lt_b2mbaa_ireg1_reg_i_2;
  wire \n_3_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ;
  wire \n_3_sig_predict_addr_lsh_ireg3_reg[15]_i_1 ;
  wire \n_3_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ;
  wire \n_3_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ;
  wire p_1_in;
  wire [16:0]sel0;
  wire [15:0]sig_addr_cntr_im0_msh_reg;
  wire [15:0]sig_addr_cntr_incr_ireg2;
  wire [31:0]sig_addr_cntr_lsh_kh;
  wire sig_brst_cnt_eq_zero_im0;
  wire sig_brst_cnt_eq_zero_ireg1;
  wire [22:0]sig_btt_cntr_im00;
  wire sig_btt_eq_b2mbaa_im0;
  wire sig_btt_eq_b2mbaa_ireg1;
  wire sig_btt_lt_b2mbaa_im0;
  wire sig_btt_lt_b2mbaa_im01;
  wire sig_btt_lt_b2mbaa_ireg1;
  wire sig_calc_error_pushed;
  wire sig_clr_cmd2dre_valid;
  wire sig_cmd2mstr_cmd_valid;
  wire [1:1]sig_finish_addr_offset_im1;
  wire [1:0]sig_finish_addr_offset_ireg2;
  wire sig_first_xfer_im0;
  wire sig_inhibit_rdy_n;
  wire sig_init_reg;
  wire sig_input_cache_type_reg0;
  wire sig_input_reg_empty;
  wire sig_last_xfer_valid_im1;
  wire sig_ld_xfer_reg;
  wire sig_ld_xfer_reg_tmp;
  wire [5:0]sig_mbaa_addr_cntr_slice_im0;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_valid;
  wire sig_parent_done;
  wire [2:0]sig_pcc_sm_state;
  wire [2:0]sig_pcc_sm_state_ns;
  wire [15:0]sig_predict_addr_lsh_im2;
  wire [15:15]sig_predict_addr_lsh_ireg3;
  wire sig_push_input_reg12_out;
  wire sig_sm_halt_ns;
  wire sig_sm_halt_reg;
  wire sig_sm_ld_calc1_reg;
  wire sig_sm_ld_calc1_reg_ns;
  wire sig_sm_ld_calc2_reg;
  wire sig_sm_ld_calc2_reg_ns;
  wire sig_sm_ld_calc3_reg;
  wire sig_sm_ld_calc3_reg_ns;
  wire sig_sm_pop_input_reg;
  wire sig_sm_pop_input_reg_ns;
  wire [1:0]sig_strbgen_addr_ireg2;
  wire [2:0]sig_strbgen_bytes_ireg2;
  wire sig_wr_fifo;
  wire [2:2]sig_xfer_end_strb_im2;
  wire [3:0]sig_xfer_end_strb_ireg3;
  wire sig_xfer_reg_empty;
  wire [3:0]sig_xfer_strt_strb_im2;
  wire [3:0]sig_xfer_strt_strb_ireg3;
  wire [3:2]\NLW_sig_addr_cntr_im0_msh_reg[13]_i_3_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_sig_addr_cntr_im0_msh_reg[13]_i_3_CARRY4_DI_UNCONNECTED ;
  wire [3:2]\NLW_sig_btt_cntr_im0_reg[22]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_sig_btt_cntr_im0_reg[22]_i_3_O_UNCONNECTED ;
  wire [3:0]NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2_O_UNCONNECTED;
  wire [3:3]\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED ;

(* SOFT_HLUTNM = "soft_lutpair28" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][10]_srl4_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[6] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[6]),
        .O(in[6]));
(* SOFT_HLUTNM = "soft_lutpair29" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][11]_srl4_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[7] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[7]),
        .O(in[7]));
(* SOFT_HLUTNM = "soft_lutpair30" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][12]_srl4_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[8] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[8]),
        .O(in[8]));
(* SOFT_HLUTNM = "soft_lutpair31" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][13]_srl4_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[9] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[9]),
        .O(in[9]));
(* SOFT_HLUTNM = "soft_lutpair39" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][14]_srl4_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[10] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[10]),
        .O(in[10]));
(* SOFT_HLUTNM = "soft_lutpair6" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \INFERRED_GEN.data_reg[3][14]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_first_xfer_im0),
        .O(O3[4]));
(* SOFT_HLUTNM = "soft_lutpair38" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][15]_srl4_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[11] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[11]),
        .O(in[11]));
(* SOFT_HLUTNM = "soft_lutpair11" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \INFERRED_GEN.data_reg[3][15]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_first_xfer_im0),
        .O(O3[5]));
(* SOFT_HLUTNM = "soft_lutpair32" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][16]_srl4_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[12] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[12]),
        .O(in[12]));
(* SOFT_HLUTNM = "soft_lutpair8" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \INFERRED_GEN.data_reg[3][16]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_first_xfer_im0),
        .O(O3[6]));
(* SOFT_HLUTNM = "soft_lutpair33" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][17]_srl4_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[13] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[13]),
        .O(in[13]));
(* SOFT_HLUTNM = "soft_lutpair3" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \INFERRED_GEN.data_reg[3][17]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_first_xfer_im0),
        .O(O3[7]));
(* SOFT_HLUTNM = "soft_lutpair6" *) 
   LUT5 #(
    .INIT(32'hBF80BFBF)) 
     \INFERRED_GEN.data_reg[3][18]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_first_xfer_im0),
        .I2(n_0_sig_xfer_len_eq_0_ireg3_reg),
        .I3(sig_xfer_end_strb_ireg3[0]),
        .I4(sig_last_xfer_valid_im1),
        .O(O3[8]));
(* SOFT_HLUTNM = "soft_lutpair34" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][18]_srl4_i_1__0 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[14] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[14]),
        .O(in[14]));
LUT6 #(
    .INIT(64'h88888888F0F0F000)) 
     \INFERRED_GEN.data_reg[3][18]_srl4_i_2 
       (.I0(n_0_sig_brst_cnt_eq_one_ireg1_reg),
        .I1(n_0_sig_addr_aligned_ireg1_reg),
        .I2(sig_brst_cnt_eq_zero_ireg1),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(sig_btt_eq_b2mbaa_ireg1),
        .I5(n_0_sig_no_btt_residue_ireg1_reg),
        .O(sig_last_xfer_valid_im1));
(* SOFT_HLUTNM = "soft_lutpair11" *) 
   LUT5 #(
    .INIT(32'hBF80BFBF)) 
     \INFERRED_GEN.data_reg[3][19]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_first_xfer_im0),
        .I2(n_0_sig_xfer_len_eq_0_ireg3_reg),
        .I3(sig_xfer_end_strb_ireg3[1]),
        .I4(sig_last_xfer_valid_im1),
        .O(O3[9]));
(* SOFT_HLUTNM = "soft_lutpair35" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][19]_srl4_i_1__0 
       (.I0(p_1_in),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[15]),
        .O(in[15]));
(* SOFT_HLUTNM = "soft_lutpair8" *) 
   LUT5 #(
    .INIT(32'hBF80BFBF)) 
     \INFERRED_GEN.data_reg[3][20]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_first_xfer_im0),
        .I2(n_0_sig_xfer_len_eq_0_ireg3_reg),
        .I3(sig_xfer_end_strb_ireg3[2]),
        .I4(sig_last_xfer_valid_im1),
        .O(O3[10]));
(* SOFT_HLUTNM = "soft_lutpair36" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][20]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[16]),
        .O(in[16]));
(* SOFT_HLUTNM = "soft_lutpair3" *) 
   LUT5 #(
    .INIT(32'hBF80BFBF)) 
     \INFERRED_GEN.data_reg[3][21]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_first_xfer_im0),
        .I2(n_0_sig_xfer_len_eq_0_ireg3_reg),
        .I3(sig_xfer_end_strb_ireg3[3]),
        .I4(sig_last_xfer_valid_im1),
        .O(O3[11]));
(* SOFT_HLUTNM = "soft_lutpair37" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][21]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[1]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[17]),
        .O(in[17]));
(* SOFT_HLUTNM = "soft_lutpair38" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][22]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[2]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[18]),
        .O(in[18]));
LUT2 #(
    .INIT(4'h8)) 
     \INFERRED_GEN.data_reg[3][23]_srl4_i_1 
       (.I0(n_0_sig_input_eof_reg_reg),
        .I1(sig_last_xfer_valid_im1),
        .O(O3[12]));
(* SOFT_HLUTNM = "soft_lutpair37" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][23]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[3]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[19]),
        .O(in[19]));
LUT6 #(
    .INIT(64'h0155ABFFABFFABFF)) 
     \INFERRED_GEN.data_reg[3][24]_srl4_i_1 
       (.I0(n_0_sig_no_btt_residue_ireg1_reg),
        .I1(sig_btt_eq_b2mbaa_ireg1),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_brst_cnt_eq_zero_ireg1),
        .I4(n_0_sig_addr_aligned_ireg1_reg),
        .I5(n_0_sig_brst_cnt_eq_one_ireg1_reg),
        .O(O3[13]));
(* SOFT_HLUTNM = "soft_lutpair36" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][24]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[4]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[20]),
        .O(in[20]));
(* SOFT_HLUTNM = "soft_lutpair23" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \INFERRED_GEN.data_reg[3][25]_srl4_i_1 
       (.I0(in[37]),
        .I1(sig_last_xfer_valid_im1),
        .O(O3[14]));
(* SOFT_HLUTNM = "soft_lutpair35" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][25]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[5]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[21]),
        .O(in[21]));
(* SOFT_HLUTNM = "soft_lutpair34" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][26]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[6]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[22]),
        .O(in[22]));
(* SOFT_HLUTNM = "soft_lutpair33" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][27]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[7]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[23]),
        .O(in[23]));
(* SOFT_HLUTNM = "soft_lutpair32" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][28]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[8]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[24]),
        .O(in[24]));
(* SOFT_HLUTNM = "soft_lutpair31" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][29]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[9]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[25]),
        .O(in[25]));
(* SOFT_HLUTNM = "soft_lutpair30" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][30]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[10]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[26]),
        .O(in[26]));
(* SOFT_HLUTNM = "soft_lutpair29" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][31]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[11]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[27]),
        .O(in[27]));
(* SOFT_HLUTNM = "soft_lutpair28" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][32]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[12]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[28]),
        .O(in[28]));
(* SOFT_HLUTNM = "soft_lutpair27" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][33]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[13]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[29]),
        .O(in[29]));
(* SOFT_HLUTNM = "soft_lutpair26" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][34]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[14]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[30]),
        .O(in[30]));
(* SOFT_HLUTNM = "soft_lutpair25" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][35]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[15]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[31]),
        .O(in[31]));
LUT3 #(
    .INIT(8'hA9)) 
     \INFERRED_GEN.data_reg[3][36]_srl4_i_1 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ),
        .I1(\n_0_sig_adjusted_addr_incr_ireg2_reg[0] ),
        .I2(\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ),
        .O(in[32]));
(* SOFT_HLUTNM = "soft_lutpair2" *) 
   LUT4 #(
    .INIT(16'hAAA9)) 
     \INFERRED_GEN.data_reg[3][37]_srl4_i_1 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[3] ),
        .I1(\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ),
        .I2(\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ),
        .I3(\n_0_sig_adjusted_addr_incr_ireg2_reg[0] ),
        .O(in[33]));
(* SOFT_HLUTNM = "soft_lutpair2" *) 
   LUT5 #(
    .INIT(32'hAAAAAAA9)) 
     \INFERRED_GEN.data_reg[3][38]_srl4_i_1 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[4] ),
        .I1(\n_0_sig_adjusted_addr_incr_ireg2_reg[3] ),
        .I2(\n_0_sig_adjusted_addr_incr_ireg2_reg[0] ),
        .I3(\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ),
        .I4(\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ),
        .O(in[34]));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
     \INFERRED_GEN.data_reg[3][39]_srl4_i_1 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[5] ),
        .I1(\n_0_sig_adjusted_addr_incr_ireg2_reg[4] ),
        .I2(\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ),
        .I3(\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ),
        .I4(\n_0_sig_adjusted_addr_incr_ireg2_reg[0] ),
        .I5(\n_0_sig_adjusted_addr_incr_ireg2_reg[3] ),
        .O(in[35]));
(* SOFT_HLUTNM = "soft_lutpair24" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][4]_srl4_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[0]),
        .O(in[0]));
(* SOFT_HLUTNM = "soft_lutpair25" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][5]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[1]),
        .O(in[1]));
(* SOFT_HLUTNM = "soft_lutpair40" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][6]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[2]),
        .O(in[2]));
(* SOFT_HLUTNM = "soft_lutpair39" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][7]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[3]),
        .O(in[3]));
(* SOFT_HLUTNM = "soft_lutpair26" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][8]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[4]),
        .O(in[4]));
(* SOFT_HLUTNM = "soft_lutpair27" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][9]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[5]),
        .O(in[5]));
(* SOFT_HLUTNM = "soft_lutpair22" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__1 
       (.I0(sig_calc_error_pushed),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .O(O1));
LUT4 #(
    .INIT(16'h0C0A)) 
     sig_addr_aligned_ireg1_i_1
       (.I0(n_0_sig_addr_aligned_ireg1_reg),
        .I1(\n_0_sig_bytes_to_mbaa_ireg1[6]_i_1 ),
        .I2(sig_init_reg),
        .I3(sig_sm_ld_calc1_reg),
        .O(n_0_sig_addr_aligned_ireg1_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_aligned_ireg1_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_addr_aligned_ireg1_i_1),
        .Q(n_0_sig_addr_aligned_ireg1_reg),
        .R(1'b0));
LUT4 #(
    .INIT(16'hBAAA)) 
     \sig_addr_cntr_im0_msh[0]_i_1 
       (.I0(sig_push_input_reg12_out),
        .I1(sig_predict_addr_lsh_ireg3),
        .I2(p_1_in),
        .I3(n_0_sig_first_xfer_im0_i_2),
        .O(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ));
LUT6 #(
    .INIT(64'h555D555555515555)) 
     \sig_addr_cntr_im0_msh[0]_i_3 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_sm_halt_reg),
        .I3(in[37]),
        .I4(sig_input_reg_empty),
        .I5(Q[41]),
        .O(\n_0_sig_addr_cntr_im0_msh[0]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_im0_msh[10]_i_2 
       (.I0(Q[51]),
        .I1(in[37]),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[10]),
        .O(\n_0_sig_addr_cntr_im0_msh[10]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_im0_msh[11]_i_2 
       (.I0(Q[52]),
        .I1(in[37]),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[11]),
        .O(\n_0_sig_addr_cntr_im0_msh[11]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_im0_msh[12]_i_2 
       (.I0(Q[53]),
        .I1(in[37]),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[12]),
        .O(\n_0_sig_addr_cntr_im0_msh[12]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_im0_msh[13]_i_2 
       (.I0(Q[54]),
        .I1(in[37]),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[13]),
        .O(\n_0_sig_addr_cntr_im0_msh[13]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_im0_msh[14]_i_2 
       (.I0(Q[55]),
        .I1(in[37]),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[14]),
        .O(\n_0_sig_addr_cntr_im0_msh[14]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_im0_msh[15]_i_2 
       (.I0(Q[56]),
        .I1(in[37]),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[15]),
        .O(\n_0_sig_addr_cntr_im0_msh[15]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_im0_msh[1]_i_2 
       (.I0(Q[42]),
        .I1(in[37]),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[1]),
        .O(\n_0_sig_addr_cntr_im0_msh[1]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_im0_msh[1]_i_4 
       (.I0(Q[41]),
        .I1(in[37]),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[0]),
        .O(\n_0_sig_addr_cntr_im0_msh[1]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_im0_msh[2]_i_2 
       (.I0(Q[43]),
        .I1(in[37]),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[2]),
        .O(\n_0_sig_addr_cntr_im0_msh[2]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_im0_msh[3]_i_2 
       (.I0(Q[44]),
        .I1(in[37]),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[3]),
        .O(\n_0_sig_addr_cntr_im0_msh[3]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_im0_msh[4]_i_2 
       (.I0(Q[45]),
        .I1(in[37]),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[4]),
        .O(\n_0_sig_addr_cntr_im0_msh[4]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_im0_msh[5]_i_2 
       (.I0(Q[46]),
        .I1(in[37]),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[5]),
        .O(\n_0_sig_addr_cntr_im0_msh[5]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_im0_msh[6]_i_2 
       (.I0(Q[47]),
        .I1(in[37]),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[6]),
        .O(\n_0_sig_addr_cntr_im0_msh[6]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_im0_msh[7]_i_2 
       (.I0(Q[48]),
        .I1(in[37]),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[7]),
        .O(\n_0_sig_addr_cntr_im0_msh[7]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_im0_msh[8]_i_2 
       (.I0(Q[49]),
        .I1(in[37]),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[8]),
        .O(\n_0_sig_addr_cntr_im0_msh[8]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_im0_msh[9]_i_2 
       (.I0(Q[50]),
        .I1(in[37]),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[9]),
        .O(\n_0_sig_addr_cntr_im0_msh[9]_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[0] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[0]_i_2 ),
        .Q(sig_addr_cntr_im0_msh_reg[0]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[10] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[10]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[10]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[11] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[11]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[11]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[12] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[12]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[12]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[13] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[13]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[13]),
        .R(sig_init_reg));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \sig_addr_cntr_im0_msh_reg[13]_i_3_CARRY4 
       (.CI(\n_0_sig_addr_cntr_im0_msh_reg[12]_i_3 ),
        .CO({\NLW_sig_addr_cntr_im0_msh_reg[13]_i_3_CARRY4_CO_UNCONNECTED [3:2],\n_0_sig_addr_cntr_im0_msh_reg[14]_i_3 ,\n_0_sig_addr_cntr_im0_msh_reg[13]_i_3 }),
        .CYINIT(1'b0),
        .DI({\NLW_sig_addr_cntr_im0_msh_reg[13]_i_3_CARRY4_DI_UNCONNECTED [3],1'b0,1'b0,1'b0}),
        .O({\n_0_sig_addr_cntr_im0_msh_reg[15]_i_1 ,\n_0_sig_addr_cntr_im0_msh_reg[14]_i_1 ,\n_0_sig_addr_cntr_im0_msh_reg[13]_i_1 ,\n_0_sig_addr_cntr_im0_msh_reg[12]_i_1 }),
        .S({\n_0_sig_addr_cntr_im0_msh[15]_i_2 ,\n_0_sig_addr_cntr_im0_msh[14]_i_2 ,\n_0_sig_addr_cntr_im0_msh[13]_i_2 ,\n_0_sig_addr_cntr_im0_msh[12]_i_2 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[14] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[14]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[14]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[15] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[15]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[15]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[1] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[1]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[1]),
        .R(sig_init_reg));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \sig_addr_cntr_im0_msh_reg[1]_i_3_CARRY4 
       (.CI(1'b0),
        .CO({\n_0_sig_addr_cntr_im0_msh_reg[4]_i_3 ,\n_0_sig_addr_cntr_im0_msh_reg[3]_i_3 ,\n_0_sig_addr_cntr_im0_msh_reg[2]_i_3 ,\n_0_sig_addr_cntr_im0_msh_reg[1]_i_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\n_0_sig_addr_cntr_im0_msh[1]_i_4 }),
        .O({\n_0_sig_addr_cntr_im0_msh_reg[3]_i_1 ,\n_0_sig_addr_cntr_im0_msh_reg[2]_i_1 ,\n_0_sig_addr_cntr_im0_msh_reg[1]_i_1 ,\n_0_sig_addr_cntr_im0_msh_reg[0]_i_2 }),
        .S({\n_0_sig_addr_cntr_im0_msh[3]_i_2 ,\n_0_sig_addr_cntr_im0_msh[2]_i_2 ,\n_0_sig_addr_cntr_im0_msh[1]_i_2 ,\n_0_sig_addr_cntr_im0_msh[0]_i_3 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[2] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[2]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[2]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[3] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[3]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[3]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[4] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[4]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[4]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[5] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[5]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[5]),
        .R(sig_init_reg));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \sig_addr_cntr_im0_msh_reg[5]_i_3_CARRY4 
       (.CI(\n_0_sig_addr_cntr_im0_msh_reg[4]_i_3 ),
        .CO({\n_0_sig_addr_cntr_im0_msh_reg[8]_i_3 ,\n_0_sig_addr_cntr_im0_msh_reg[7]_i_3 ,\n_0_sig_addr_cntr_im0_msh_reg[6]_i_3 ,\n_0_sig_addr_cntr_im0_msh_reg[5]_i_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_sig_addr_cntr_im0_msh_reg[7]_i_1 ,\n_0_sig_addr_cntr_im0_msh_reg[6]_i_1 ,\n_0_sig_addr_cntr_im0_msh_reg[5]_i_1 ,\n_0_sig_addr_cntr_im0_msh_reg[4]_i_1 }),
        .S({\n_0_sig_addr_cntr_im0_msh[7]_i_2 ,\n_0_sig_addr_cntr_im0_msh[6]_i_2 ,\n_0_sig_addr_cntr_im0_msh[5]_i_2 ,\n_0_sig_addr_cntr_im0_msh[4]_i_2 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[6] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[6]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[6]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[7] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[7]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[7]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[8] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[8]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[8]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[9] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[9]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[9]),
        .R(sig_init_reg));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \sig_addr_cntr_im0_msh_reg[9]_i_3_CARRY4 
       (.CI(\n_0_sig_addr_cntr_im0_msh_reg[8]_i_3 ),
        .CO({\n_0_sig_addr_cntr_im0_msh_reg[12]_i_3 ,\n_0_sig_addr_cntr_im0_msh_reg[11]_i_3 ,\n_0_sig_addr_cntr_im0_msh_reg[10]_i_3 ,\n_0_sig_addr_cntr_im0_msh_reg[9]_i_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_sig_addr_cntr_im0_msh_reg[11]_i_1 ,\n_0_sig_addr_cntr_im0_msh_reg[10]_i_1 ,\n_0_sig_addr_cntr_im0_msh_reg[9]_i_1 ,\n_0_sig_addr_cntr_im0_msh_reg[8]_i_1 }),
        .S({\n_0_sig_addr_cntr_im0_msh[11]_i_2 ,\n_0_sig_addr_cntr_im0_msh[10]_i_2 ,\n_0_sig_addr_cntr_im0_msh[9]_i_2 ,\n_0_sig_addr_cntr_im0_msh[8]_i_2 }));
(* SOFT_HLUTNM = "soft_lutpair10" *) 
   LUT4 #(
    .INIT(16'hD888)) 
     \sig_addr_cntr_incr_ireg2[0]_i_1 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I2(\n_0_sig_bytes_to_mbaa_ireg1_reg[0] ),
        .I3(sig_first_xfer_im0),
        .O(\n_0_sig_addr_cntr_incr_ireg2[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair17" *) 
   LUT4 #(
    .INIT(16'hD888)) 
     \sig_addr_cntr_incr_ireg2[1]_i_1 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I2(\n_0_sig_bytes_to_mbaa_ireg1_reg[1] ),
        .I3(sig_first_xfer_im0),
        .O(\n_0_sig_addr_cntr_incr_ireg2[1]_i_1 ));
LUT4 #(
    .INIT(16'hF088)) 
     \sig_addr_cntr_incr_ireg2[2]_i_1 
       (.I0(sig_first_xfer_im0),
        .I1(\n_0_sig_bytes_to_mbaa_ireg1_reg[2] ),
        .I2(\n_0_sig_btt_cntr_im0_reg[2] ),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_addr_cntr_incr_ireg2[2]_i_1 ));
LUT4 #(
    .INIT(16'hB888)) 
     \sig_addr_cntr_incr_ireg2[3]_i_1 
       (.I0(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[3] ),
        .O(\n_0_sig_addr_cntr_incr_ireg2[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair13" *) 
   LUT4 #(
    .INIT(16'hB888)) 
     \sig_addr_cntr_incr_ireg2[4]_i_1 
       (.I0(\n_0_sig_btt_cntr_im0_reg[4] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[4] ),
        .O(\n_0_sig_addr_cntr_incr_ireg2[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair16" *) 
   LUT4 #(
    .INIT(16'hB888)) 
     \sig_addr_cntr_incr_ireg2[5]_i_1 
       (.I0(\n_0_sig_btt_cntr_im0_reg[5] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[5] ),
        .O(\n_0_sig_addr_cntr_incr_ireg2[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair16" *) 
   LUT3 #(
    .INIT(8'h45)) 
     \sig_addr_cntr_incr_ireg2[6]_i_1 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(\n_0_sig_bytes_to_mbaa_ireg1_reg[6] ),
        .I2(sig_first_xfer_im0),
        .O(\n_0_sig_addr_cntr_incr_ireg2[6]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[0]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[0]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(1'b0),
        .Q(sig_addr_cntr_incr_ireg2[10]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(1'b0),
        .Q(sig_addr_cntr_incr_ireg2[11]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(1'b0),
        .Q(sig_addr_cntr_incr_ireg2[12]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(1'b0),
        .Q(sig_addr_cntr_incr_ireg2[13]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(1'b0),
        .Q(sig_addr_cntr_incr_ireg2[14]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(1'b0),
        .Q(sig_addr_cntr_incr_ireg2[15]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[1]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[1]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[2]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[2]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[3]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[3]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[4]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[4]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[5]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[5]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[6]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[6]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(1'b0),
        .Q(sig_addr_cntr_incr_ireg2[7]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(1'b0),
        .Q(sig_addr_cntr_incr_ireg2[8]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(1'b0),
        .Q(sig_addr_cntr_incr_ireg2[9]),
        .R(sig_init_reg));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_lsh_im0[0]_i_1 
       (.I0(Q[25]),
        .I1(in[37]),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[0] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[0]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_lsh_im0[10]_i_1 
       (.I0(Q[35]),
        .I1(in[37]),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[10] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[10]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_lsh_im0[11]_i_1 
       (.I0(Q[36]),
        .I1(in[37]),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[11] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[11]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_lsh_im0[12]_i_1 
       (.I0(Q[37]),
        .I1(in[37]),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[12] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[12]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_lsh_im0[13]_i_1 
       (.I0(Q[38]),
        .I1(in[37]),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[13] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[13]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_lsh_im0[14]_i_1 
       (.I0(Q[39]),
        .I1(in[37]),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[14] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[14]_i_1 ));
LUT5 #(
    .INIT(32'hFFFF0040)) 
     \sig_addr_cntr_lsh_im0[15]_i_1 
       (.I0(sig_sm_halt_reg),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(in[37]),
        .I4(n_0_sig_first_xfer_im0_i_2),
        .O(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_lsh_im0[15]_i_2 
       (.I0(Q[40]),
        .I1(in[37]),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(sig_predict_addr_lsh_ireg3),
        .O(\n_0_sig_addr_cntr_lsh_im0[15]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_lsh_im0[1]_i_1 
       (.I0(Q[26]),
        .I1(in[37]),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[1] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[1]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_lsh_im0[2]_i_1 
       (.I0(Q[27]),
        .I1(in[37]),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[2] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[2]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_lsh_im0[3]_i_1 
       (.I0(Q[28]),
        .I1(in[37]),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[3] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[3]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_lsh_im0[4]_i_1 
       (.I0(Q[29]),
        .I1(in[37]),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[4] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[4]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_lsh_im0[5]_i_1 
       (.I0(Q[30]),
        .I1(in[37]),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[5] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[5]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_lsh_im0[6]_i_1 
       (.I0(Q[31]),
        .I1(in[37]),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[6] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[6]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_lsh_im0[7]_i_1 
       (.I0(Q[32]),
        .I1(in[37]),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[7] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[7]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_lsh_im0[8]_i_1 
       (.I0(Q[33]),
        .I1(in[37]),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[8] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[8]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_lsh_im0[9]_i_1 
       (.I0(Q[34]),
        .I1(in[37]),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[9] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[9]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[0] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[0]_i_1 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[0]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[10] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[10]_i_1 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[10] ),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[11] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[11]_i_1 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[11] ),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[12] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[12]_i_1 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[12] ),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[13] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[13]_i_1 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[13] ),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[14] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[14]_i_1 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[14] ),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[15] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[15]_i_2 ),
        .Q(p_1_in),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[1] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[1]_i_1 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[1]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[2] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[2]_i_1 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[2]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[3] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[3]_i_1 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[3]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[4] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[4]_i_1 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[4]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[5] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[5]_i_1 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[5]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[6] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[6]_i_1 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[6] ),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[7] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[7]_i_1 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[7] ),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[8] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[8]_i_1 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[8] ),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[9] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[9]_i_1 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[9] ),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[25]),
        .Q(sig_addr_cntr_lsh_kh[0]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[35]),
        .Q(sig_addr_cntr_lsh_kh[10]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[36]),
        .Q(sig_addr_cntr_lsh_kh[11]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[37]),
        .Q(sig_addr_cntr_lsh_kh[12]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[38]),
        .Q(sig_addr_cntr_lsh_kh[13]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[39]),
        .Q(sig_addr_cntr_lsh_kh[14]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[40]),
        .Q(sig_addr_cntr_lsh_kh[15]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[41]),
        .Q(sig_addr_cntr_lsh_kh[16]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[42]),
        .Q(sig_addr_cntr_lsh_kh[17]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[43]),
        .Q(sig_addr_cntr_lsh_kh[18]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[44]),
        .Q(sig_addr_cntr_lsh_kh[19]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[26]),
        .Q(sig_addr_cntr_lsh_kh[1]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[45]),
        .Q(sig_addr_cntr_lsh_kh[20]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[46]),
        .Q(sig_addr_cntr_lsh_kh[21]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[47]),
        .Q(sig_addr_cntr_lsh_kh[22]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[48]),
        .Q(sig_addr_cntr_lsh_kh[23]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[49]),
        .Q(sig_addr_cntr_lsh_kh[24]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[50]),
        .Q(sig_addr_cntr_lsh_kh[25]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[51]),
        .Q(sig_addr_cntr_lsh_kh[26]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[52]),
        .Q(sig_addr_cntr_lsh_kh[27]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[53]),
        .Q(sig_addr_cntr_lsh_kh[28]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[54]),
        .Q(sig_addr_cntr_lsh_kh[29]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[27]),
        .Q(sig_addr_cntr_lsh_kh[2]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[55]),
        .Q(sig_addr_cntr_lsh_kh[30]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[56]),
        .Q(sig_addr_cntr_lsh_kh[31]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[28]),
        .Q(sig_addr_cntr_lsh_kh[3]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[29]),
        .Q(sig_addr_cntr_lsh_kh[4]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[30]),
        .Q(sig_addr_cntr_lsh_kh[5]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[31]),
        .Q(sig_addr_cntr_lsh_kh[6]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[32]),
        .Q(sig_addr_cntr_lsh_kh[7]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[33]),
        .Q(sig_addr_cntr_lsh_kh[8]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[34]),
        .Q(sig_addr_cntr_lsh_kh[9]),
        .R(sig_init_reg));
(* SOFT_HLUTNM = "soft_lutpair10" *) 
   LUT5 #(
    .INIT(32'h596A6A6A)) 
     \sig_adjusted_addr_incr_ireg2[0]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[0] ),
        .I4(sig_first_xfer_im0),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[0]_i_1 ));
LUT6 #(
    .INIT(64'h55AA6A6AAA559595)) 
     \sig_adjusted_addr_incr_ireg2[1]_i_1 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2[1]_i_2 ),
        .I1(sig_first_xfer_im0),
        .I2(\n_0_sig_bytes_to_mbaa_ireg1_reg[1] ),
        .I3(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I4(sig_btt_lt_b2mbaa_ireg1),
        .I5(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair9" *) 
   LUT5 #(
    .INIT(32'h2777FFFF)) 
     \sig_adjusted_addr_incr_ireg2[1]_i_2 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I2(\n_0_sig_bytes_to_mbaa_ireg1_reg[0] ),
        .I3(sig_first_xfer_im0),
        .I4(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[1]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair7" *) 
   LUT5 #(
    .INIT(32'hD8882777)) 
     \sig_adjusted_addr_incr_ireg2[2]_i_1 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(\n_0_sig_btt_cntr_im0_reg[2] ),
        .I2(\n_0_sig_bytes_to_mbaa_ireg1_reg[2] ),
        .I3(sig_first_xfer_im0),
        .I4(\n_0_sig_adjusted_addr_incr_ireg2[2]_i_2 ),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[2]_i_1 ));
LUT6 #(
    .INIT(64'h082A2A2AAEBFBFBF)) 
     \sig_adjusted_addr_incr_ireg2[2]_i_2 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2[1]_i_2 ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[1] ),
        .I4(sig_first_xfer_im0),
        .I5(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[2]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair12" *) 
   LUT5 #(
    .INIT(32'h9A959595)) 
     \sig_adjusted_addr_incr_ireg2[3]_i_1 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2[3]_i_2 ),
        .I1(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_first_xfer_im0),
        .I4(\n_0_sig_bytes_to_mbaa_ireg1_reg[3] ),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair7" *) 
   LUT5 #(
    .INIT(32'hAEBFBFBF)) 
     \sig_adjusted_addr_incr_ireg2[3]_i_2 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2[2]_i_2 ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(\n_0_sig_btt_cntr_im0_reg[2] ),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[2] ),
        .I4(sig_first_xfer_im0),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[3]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair13" *) 
   LUT5 #(
    .INIT(32'h07F7F808)) 
     \sig_adjusted_addr_incr_ireg2[4]_i_1 
       (.I0(\n_0_sig_bytes_to_mbaa_ireg1_reg[4] ),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\n_0_sig_btt_cntr_im0_reg[4] ),
        .I4(\n_0_sig_adjusted_addr_incr_ireg2[5]_i_2 ),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[4]_i_1 ));
LUT6 #(
    .INIT(64'h07F7F808F808F808)) 
     \sig_adjusted_addr_incr_ireg2[5]_i_1 
       (.I0(\n_0_sig_bytes_to_mbaa_ireg1_reg[5] ),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\n_0_sig_btt_cntr_im0_reg[5] ),
        .I4(\n_0_sig_adjusted_addr_incr_ireg2[5]_i_2 ),
        .I5(\n_0_sig_addr_cntr_incr_ireg2[4]_i_1 ),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair12" *) 
   LUT5 #(
    .INIT(32'h0000F808)) 
     \sig_adjusted_addr_incr_ireg2[5]_i_2 
       (.I0(\n_0_sig_bytes_to_mbaa_ireg1_reg[3] ),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I4(\n_0_sig_adjusted_addr_incr_ireg2[3]_i_2 ),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[5]_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_adjusted_addr_incr_ireg2[0]_i_1 ),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[0] ),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_adjusted_addr_incr_ireg2[1]_i_1 ),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_adjusted_addr_incr_ireg2[2]_i_1 ),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_adjusted_addr_incr_ireg2[3]_i_1 ),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[3] ),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_adjusted_addr_incr_ireg2[4]_i_1 ),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[4] ),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_adjusted_addr_incr_ireg2[5]_i_1 ),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[5] ),
        .R(sig_init_reg));
LUT5 #(
    .INIT(32'h222F2220)) 
     sig_brst_cnt_eq_one_ireg1_i_1
       (.I0(n_0_sig_brst_cnt_eq_zero_ireg1_i_2),
        .I1(n_0_sig_brst_cnt_eq_one_ireg1_i_2),
        .I2(sig_init_reg),
        .I3(sig_sm_ld_calc1_reg),
        .I4(n_0_sig_brst_cnt_eq_one_ireg1_reg),
        .O(n_0_sig_brst_cnt_eq_one_ireg1_i_1));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
     sig_brst_cnt_eq_one_ireg1_i_2
       (.I0(sel0[10]),
        .I1(sel0[9]),
        .I2(sig_init_reg),
        .I3(sel0[0]),
        .I4(sel0[3]),
        .I5(sel0[15]),
        .O(n_0_sig_brst_cnt_eq_one_ireg1_i_2));
FDRE #(
    .INIT(1'b0)) 
     sig_brst_cnt_eq_one_ireg1_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_brst_cnt_eq_one_ireg1_i_1),
        .Q(n_0_sig_brst_cnt_eq_one_ireg1_reg),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0000000000000002)) 
     sig_brst_cnt_eq_zero_ireg1_i_1
       (.I0(n_0_sig_brst_cnt_eq_zero_ireg1_i_2),
        .I1(sel0[0]),
        .I2(sel0[10]),
        .I3(sel0[9]),
        .I4(sel0[3]),
        .I5(sel0[15]),
        .O(sig_brst_cnt_eq_zero_im0));
LUT2 #(
    .INIT(4'h8)) 
     sig_brst_cnt_eq_zero_ireg1_i_2
       (.I0(n_0_sig_brst_cnt_eq_zero_ireg1_i_3),
        .I1(n_0_sig_brst_cnt_eq_zero_ireg1_i_4),
        .O(n_0_sig_brst_cnt_eq_zero_ireg1_i_2));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_brst_cnt_eq_zero_ireg1_i_3
       (.I0(sel0[14]),
        .I1(sel0[13]),
        .I2(sel0[4]),
        .I3(sel0[11]),
        .I4(sel0[5]),
        .I5(sel0[6]),
        .O(n_0_sig_brst_cnt_eq_zero_ireg1_i_3));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_brst_cnt_eq_zero_ireg1_i_4
       (.I0(sel0[8]),
        .I1(sel0[7]),
        .I2(sel0[12]),
        .I3(sel0[16]),
        .I4(sel0[1]),
        .I5(sel0[2]),
        .O(n_0_sig_brst_cnt_eq_zero_ireg1_i_4));
FDRE #(
    .INIT(1'b0)) 
     sig_brst_cnt_eq_zero_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_brst_cnt_eq_zero_im0),
        .Q(sig_brst_cnt_eq_zero_ireg1),
        .R(sig_init_reg));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr_im0[0]_i_1 
       (.I0(Q[0]),
        .I1(in[37]),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[0]),
        .O(\n_0_sig_btt_cntr_im0[0]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr_im0[10]_i_1 
       (.I0(Q[10]),
        .I1(in[37]),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[10]),
        .O(\n_0_sig_btt_cntr_im0[10]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr_im0[11]_i_1 
       (.I0(Q[11]),
        .I1(in[37]),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[11]),
        .O(\n_0_sig_btt_cntr_im0[11]_i_1 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[11]_i_3 
       (.I0(sel0[5]),
        .I1(sig_addr_cntr_incr_ireg2[11]),
        .O(\n_0_sig_btt_cntr_im0[11]_i_3 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[11]_i_4 
       (.I0(sel0[4]),
        .I1(sig_addr_cntr_incr_ireg2[10]),
        .O(\n_0_sig_btt_cntr_im0[11]_i_4 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[11]_i_5 
       (.I0(sel0[3]),
        .I1(sig_addr_cntr_incr_ireg2[9]),
        .O(\n_0_sig_btt_cntr_im0[11]_i_5 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[11]_i_6 
       (.I0(sel0[2]),
        .I1(sig_addr_cntr_incr_ireg2[8]),
        .O(\n_0_sig_btt_cntr_im0[11]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr_im0[12]_i_1 
       (.I0(Q[12]),
        .I1(in[37]),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[12]),
        .O(\n_0_sig_btt_cntr_im0[12]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr_im0[13]_i_1 
       (.I0(Q[13]),
        .I1(in[37]),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[13]),
        .O(\n_0_sig_btt_cntr_im0[13]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr_im0[14]_i_1 
       (.I0(Q[14]),
        .I1(in[37]),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[14]),
        .O(\n_0_sig_btt_cntr_im0[14]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr_im0[15]_i_1 
       (.I0(Q[15]),
        .I1(in[37]),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[15]),
        .O(\n_0_sig_btt_cntr_im0[15]_i_1 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[15]_i_3 
       (.I0(sel0[9]),
        .I1(sig_addr_cntr_incr_ireg2[15]),
        .O(\n_0_sig_btt_cntr_im0[15]_i_3 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[15]_i_4 
       (.I0(sel0[8]),
        .I1(sig_addr_cntr_incr_ireg2[14]),
        .O(\n_0_sig_btt_cntr_im0[15]_i_4 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[15]_i_5 
       (.I0(sel0[7]),
        .I1(sig_addr_cntr_incr_ireg2[13]),
        .O(\n_0_sig_btt_cntr_im0[15]_i_5 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[15]_i_6 
       (.I0(sel0[6]),
        .I1(sig_addr_cntr_incr_ireg2[12]),
        .O(\n_0_sig_btt_cntr_im0[15]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr_im0[16]_i_1 
       (.I0(Q[16]),
        .I1(in[37]),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[16]),
        .O(\n_0_sig_btt_cntr_im0[16]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr_im0[17]_i_1 
       (.I0(Q[17]),
        .I1(in[37]),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[17]),
        .O(\n_0_sig_btt_cntr_im0[17]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr_im0[18]_i_1 
       (.I0(Q[18]),
        .I1(in[37]),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[18]),
        .O(\n_0_sig_btt_cntr_im0[18]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr_im0[19]_i_1 
       (.I0(Q[19]),
        .I1(in[37]),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[19]),
        .O(\n_0_sig_btt_cntr_im0[19]_i_1 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[19]_i_3 
       (.I0(sel0[13]),
        .O(\n_0_sig_btt_cntr_im0[19]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[19]_i_4 
       (.I0(sel0[12]),
        .O(\n_0_sig_btt_cntr_im0[19]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[19]_i_5 
       (.I0(sel0[11]),
        .O(\n_0_sig_btt_cntr_im0[19]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[19]_i_6 
       (.I0(sel0[10]),
        .O(\n_0_sig_btt_cntr_im0[19]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr_im0[1]_i_1 
       (.I0(Q[1]),
        .I1(in[37]),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[1]),
        .O(\n_0_sig_btt_cntr_im0[1]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr_im0[20]_i_1 
       (.I0(Q[20]),
        .I1(in[37]),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[20]),
        .O(\n_0_sig_btt_cntr_im0[20]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr_im0[21]_i_1 
       (.I0(Q[21]),
        .I1(in[37]),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[21]),
        .O(\n_0_sig_btt_cntr_im0[21]_i_1 ));
LUT5 #(
    .INIT(32'hFFFF0040)) 
     \sig_btt_cntr_im0[22]_i_1 
       (.I0(sig_sm_halt_reg),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(in[37]),
        .I4(n_0_sig_first_xfer_im0_i_2),
        .O(\n_0_sig_btt_cntr_im0[22]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr_im0[22]_i_2 
       (.I0(Q[22]),
        .I1(in[37]),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[22]),
        .O(\n_0_sig_btt_cntr_im0[22]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[22]_i_4 
       (.I0(sel0[16]),
        .O(\n_0_sig_btt_cntr_im0[22]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[22]_i_5 
       (.I0(sel0[15]),
        .O(\n_0_sig_btt_cntr_im0[22]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[22]_i_6 
       (.I0(sel0[14]),
        .O(\n_0_sig_btt_cntr_im0[22]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr_im0[2]_i_1 
       (.I0(Q[2]),
        .I1(in[37]),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[2]),
        .O(\n_0_sig_btt_cntr_im0[2]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr_im0[3]_i_1 
       (.I0(Q[3]),
        .I1(in[37]),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[3]),
        .O(\n_0_sig_btt_cntr_im0[3]_i_1 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[3]_i_3 
       (.I0(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I1(sig_addr_cntr_incr_ireg2[3]),
        .O(\n_0_sig_btt_cntr_im0[3]_i_3 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[3]_i_4 
       (.I0(\n_0_sig_btt_cntr_im0_reg[2] ),
        .I1(sig_addr_cntr_incr_ireg2[2]),
        .O(\n_0_sig_btt_cntr_im0[3]_i_4 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[3]_i_5 
       (.I0(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I1(sig_addr_cntr_incr_ireg2[1]),
        .O(\n_0_sig_btt_cntr_im0[3]_i_5 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[3]_i_6 
       (.I0(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I1(sig_addr_cntr_incr_ireg2[0]),
        .O(\n_0_sig_btt_cntr_im0[3]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr_im0[4]_i_1 
       (.I0(Q[4]),
        .I1(in[37]),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[4]),
        .O(\n_0_sig_btt_cntr_im0[4]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr_im0[5]_i_1 
       (.I0(Q[5]),
        .I1(in[37]),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[5]),
        .O(\n_0_sig_btt_cntr_im0[5]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr_im0[6]_i_1 
       (.I0(Q[6]),
        .I1(in[37]),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[6]),
        .O(\n_0_sig_btt_cntr_im0[6]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr_im0[7]_i_1 
       (.I0(Q[7]),
        .I1(in[37]),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[7]),
        .O(\n_0_sig_btt_cntr_im0[7]_i_1 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[7]_i_3 
       (.I0(sel0[1]),
        .I1(sig_addr_cntr_incr_ireg2[7]),
        .O(\n_0_sig_btt_cntr_im0[7]_i_3 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[7]_i_4 
       (.I0(sel0[0]),
        .I1(sig_addr_cntr_incr_ireg2[6]),
        .O(\n_0_sig_btt_cntr_im0[7]_i_4 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[7]_i_5 
       (.I0(\n_0_sig_btt_cntr_im0_reg[5] ),
        .I1(sig_addr_cntr_incr_ireg2[5]),
        .O(\n_0_sig_btt_cntr_im0[7]_i_5 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[7]_i_6 
       (.I0(\n_0_sig_btt_cntr_im0_reg[4] ),
        .I1(sig_addr_cntr_incr_ireg2[4]),
        .O(\n_0_sig_btt_cntr_im0[7]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr_im0[8]_i_1 
       (.I0(Q[8]),
        .I1(in[37]),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[8]),
        .O(\n_0_sig_btt_cntr_im0[8]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr_im0[9]_i_1 
       (.I0(Q[9]),
        .I1(in[37]),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[9]),
        .O(\n_0_sig_btt_cntr_im0[9]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[0] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(\n_0_sig_btt_cntr_im0[0]_i_1 ),
        .Q(\n_0_sig_btt_cntr_im0_reg[0] ),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[10] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(\n_0_sig_btt_cntr_im0[10]_i_1 ),
        .Q(sel0[4]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[11] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(\n_0_sig_btt_cntr_im0[11]_i_1 ),
        .Q(sel0[5]),
        .R(sig_init_reg));
CARRY4 \sig_btt_cntr_im0_reg[11]_i_2 
       (.CI(\n_0_sig_btt_cntr_im0_reg[7]_i_2 ),
        .CO({\n_0_sig_btt_cntr_im0_reg[11]_i_2 ,\n_1_sig_btt_cntr_im0_reg[11]_i_2 ,\n_2_sig_btt_cntr_im0_reg[11]_i_2 ,\n_3_sig_btt_cntr_im0_reg[11]_i_2 }),
        .CYINIT(1'b0),
        .DI(sel0[5:2]),
        .O(sig_btt_cntr_im00[11:8]),
        .S({\n_0_sig_btt_cntr_im0[11]_i_3 ,\n_0_sig_btt_cntr_im0[11]_i_4 ,\n_0_sig_btt_cntr_im0[11]_i_5 ,\n_0_sig_btt_cntr_im0[11]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[12] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(\n_0_sig_btt_cntr_im0[12]_i_1 ),
        .Q(sel0[6]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[13] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(\n_0_sig_btt_cntr_im0[13]_i_1 ),
        .Q(sel0[7]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[14] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(\n_0_sig_btt_cntr_im0[14]_i_1 ),
        .Q(sel0[8]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[15] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(\n_0_sig_btt_cntr_im0[15]_i_1 ),
        .Q(sel0[9]),
        .R(sig_init_reg));
CARRY4 \sig_btt_cntr_im0_reg[15]_i_2 
       (.CI(\n_0_sig_btt_cntr_im0_reg[11]_i_2 ),
        .CO({\n_0_sig_btt_cntr_im0_reg[15]_i_2 ,\n_1_sig_btt_cntr_im0_reg[15]_i_2 ,\n_2_sig_btt_cntr_im0_reg[15]_i_2 ,\n_3_sig_btt_cntr_im0_reg[15]_i_2 }),
        .CYINIT(1'b0),
        .DI(sel0[9:6]),
        .O(sig_btt_cntr_im00[15:12]),
        .S({\n_0_sig_btt_cntr_im0[15]_i_3 ,\n_0_sig_btt_cntr_im0[15]_i_4 ,\n_0_sig_btt_cntr_im0[15]_i_5 ,\n_0_sig_btt_cntr_im0[15]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[16] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(\n_0_sig_btt_cntr_im0[16]_i_1 ),
        .Q(sel0[10]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[17] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(\n_0_sig_btt_cntr_im0[17]_i_1 ),
        .Q(sel0[11]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[18] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(\n_0_sig_btt_cntr_im0[18]_i_1 ),
        .Q(sel0[12]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[19] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(\n_0_sig_btt_cntr_im0[19]_i_1 ),
        .Q(sel0[13]),
        .R(sig_init_reg));
CARRY4 \sig_btt_cntr_im0_reg[19]_i_2 
       (.CI(\n_0_sig_btt_cntr_im0_reg[15]_i_2 ),
        .CO({\n_0_sig_btt_cntr_im0_reg[19]_i_2 ,\n_1_sig_btt_cntr_im0_reg[19]_i_2 ,\n_2_sig_btt_cntr_im0_reg[19]_i_2 ,\n_3_sig_btt_cntr_im0_reg[19]_i_2 }),
        .CYINIT(1'b0),
        .DI(sel0[13:10]),
        .O(sig_btt_cntr_im00[19:16]),
        .S({\n_0_sig_btt_cntr_im0[19]_i_3 ,\n_0_sig_btt_cntr_im0[19]_i_4 ,\n_0_sig_btt_cntr_im0[19]_i_5 ,\n_0_sig_btt_cntr_im0[19]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[1] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(\n_0_sig_btt_cntr_im0[1]_i_1 ),
        .Q(\n_0_sig_btt_cntr_im0_reg[1] ),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[20] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(\n_0_sig_btt_cntr_im0[20]_i_1 ),
        .Q(sel0[14]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[21] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(\n_0_sig_btt_cntr_im0[21]_i_1 ),
        .Q(sel0[15]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[22] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(\n_0_sig_btt_cntr_im0[22]_i_2 ),
        .Q(sel0[16]),
        .R(sig_init_reg));
CARRY4 \sig_btt_cntr_im0_reg[22]_i_3 
       (.CI(\n_0_sig_btt_cntr_im0_reg[19]_i_2 ),
        .CO({\NLW_sig_btt_cntr_im0_reg[22]_i_3_CO_UNCONNECTED [3:2],\n_2_sig_btt_cntr_im0_reg[22]_i_3 ,\n_3_sig_btt_cntr_im0_reg[22]_i_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sel0[15:14]}),
        .O({\NLW_sig_btt_cntr_im0_reg[22]_i_3_O_UNCONNECTED [3],sig_btt_cntr_im00[22:20]}),
        .S({1'b0,\n_0_sig_btt_cntr_im0[22]_i_4 ,\n_0_sig_btt_cntr_im0[22]_i_5 ,\n_0_sig_btt_cntr_im0[22]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[2] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(\n_0_sig_btt_cntr_im0[2]_i_1 ),
        .Q(\n_0_sig_btt_cntr_im0_reg[2] ),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[3] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(\n_0_sig_btt_cntr_im0[3]_i_1 ),
        .Q(\n_0_sig_btt_cntr_im0_reg[3] ),
        .R(sig_init_reg));
CARRY4 \sig_btt_cntr_im0_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\n_0_sig_btt_cntr_im0_reg[3]_i_2 ,\n_1_sig_btt_cntr_im0_reg[3]_i_2 ,\n_2_sig_btt_cntr_im0_reg[3]_i_2 ,\n_3_sig_btt_cntr_im0_reg[3]_i_2 }),
        .CYINIT(1'b1),
        .DI({\n_0_sig_btt_cntr_im0_reg[3] ,\n_0_sig_btt_cntr_im0_reg[2] ,\n_0_sig_btt_cntr_im0_reg[1] ,\n_0_sig_btt_cntr_im0_reg[0] }),
        .O(sig_btt_cntr_im00[3:0]),
        .S({\n_0_sig_btt_cntr_im0[3]_i_3 ,\n_0_sig_btt_cntr_im0[3]_i_4 ,\n_0_sig_btt_cntr_im0[3]_i_5 ,\n_0_sig_btt_cntr_im0[3]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[4] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(\n_0_sig_btt_cntr_im0[4]_i_1 ),
        .Q(\n_0_sig_btt_cntr_im0_reg[4] ),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[5] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(\n_0_sig_btt_cntr_im0[5]_i_1 ),
        .Q(\n_0_sig_btt_cntr_im0_reg[5] ),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[6] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(\n_0_sig_btt_cntr_im0[6]_i_1 ),
        .Q(sel0[0]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[7] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(\n_0_sig_btt_cntr_im0[7]_i_1 ),
        .Q(sel0[1]),
        .R(sig_init_reg));
CARRY4 \sig_btt_cntr_im0_reg[7]_i_2 
       (.CI(\n_0_sig_btt_cntr_im0_reg[3]_i_2 ),
        .CO({\n_0_sig_btt_cntr_im0_reg[7]_i_2 ,\n_1_sig_btt_cntr_im0_reg[7]_i_2 ,\n_2_sig_btt_cntr_im0_reg[7]_i_2 ,\n_3_sig_btt_cntr_im0_reg[7]_i_2 }),
        .CYINIT(1'b0),
        .DI({sel0[1:0],\n_0_sig_btt_cntr_im0_reg[5] ,\n_0_sig_btt_cntr_im0_reg[4] }),
        .O(sig_btt_cntr_im00[7:4]),
        .S({\n_0_sig_btt_cntr_im0[7]_i_3 ,\n_0_sig_btt_cntr_im0[7]_i_4 ,\n_0_sig_btt_cntr_im0[7]_i_5 ,\n_0_sig_btt_cntr_im0[7]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[8] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(\n_0_sig_btt_cntr_im0[8]_i_1 ),
        .Q(sel0[2]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[9] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(\n_0_sig_btt_cntr_im0[9]_i_1 ),
        .Q(sel0[3]),
        .R(sig_init_reg));
LUT5 #(
    .INIT(32'h08000000)) 
     sig_btt_eq_b2mbaa_ireg1_i_1
       (.I0(n_0_sig_btt_eq_b2mbaa_ireg1_i_2),
        .I1(sig_brst_cnt_eq_zero_im0),
        .I2(\n_0_sig_bytes_to_mbaa_ireg1[6]_i_1 ),
        .I3(n_0_sig_btt_eq_b2mbaa_ireg1_i_3),
        .I4(n_0_sig_btt_eq_b2mbaa_ireg1_i_4),
        .O(sig_btt_eq_b2mbaa_im0));
LUT6 #(
    .INIT(64'h0660600906600660)) 
     sig_btt_eq_b2mbaa_ireg1_i_2
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(\n_0_sig_btt_cntr_im0_reg[5] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[4]),
        .I3(\n_0_sig_btt_cntr_im0_reg[4] ),
        .I4(n_0_sig_btt_eq_b2mbaa_ireg1_i_5),
        .I5(n_0_sig_btt_eq_b2mbaa_ireg1_i_6),
        .O(n_0_sig_btt_eq_b2mbaa_ireg1_i_2));
(* SOFT_HLUTNM = "soft_lutpair21" *) 
   LUT4 #(
    .INIT(16'h1881)) 
     sig_btt_eq_b2mbaa_ireg1_i_3
       (.I0(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(\n_0_sig_btt_cntr_im0_reg[1] ),
        .O(n_0_sig_btt_eq_b2mbaa_ireg1_i_3));
LUT6 #(
    .INIT(64'h0660066006606009)) 
     sig_btt_eq_b2mbaa_ireg1_i_4
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(\n_0_sig_btt_cntr_im0_reg[2] ),
        .I4(sig_mbaa_addr_cntr_slice_im0[1]),
        .I5(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(n_0_sig_btt_eq_b2mbaa_ireg1_i_4));
(* SOFT_HLUTNM = "soft_lutpair21" *) 
   LUT2 #(
    .INIT(4'hE)) 
     sig_btt_eq_b2mbaa_ireg1_i_5
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(n_0_sig_btt_eq_b2mbaa_ireg1_i_5));
(* SOFT_HLUTNM = "soft_lutpair40" *) 
   LUT2 #(
    .INIT(4'h1)) 
     sig_btt_eq_b2mbaa_ireg1_i_6
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(n_0_sig_btt_eq_b2mbaa_ireg1_i_6));
FDRE #(
    .INIT(1'b0)) 
     sig_btt_eq_b2mbaa_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_btt_eq_b2mbaa_im0),
        .Q(sig_btt_eq_b2mbaa_ireg1),
        .R(sig_init_reg));
LUT2 #(
    .INIT(4'h8)) 
     sig_btt_lt_b2mbaa_ireg1_i_1
       (.I0(sig_btt_lt_b2mbaa_im01),
        .I1(sig_brst_cnt_eq_zero_im0),
        .O(sig_btt_lt_b2mbaa_im0));
(* SOFT_HLUTNM = "soft_lutpair4" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     sig_btt_lt_b2mbaa_ireg1_i_10
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_mbaa_addr_cntr_slice_im0[2]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_10));
LUT5 #(
    .INIT(32'h040B0D9B)) 
     sig_btt_lt_b2mbaa_ireg1_i_3
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(n_0_sig_btt_lt_b2mbaa_ireg1_i_10),
        .I2(\n_0_sig_btt_cntr_im0_reg[5] ),
        .I3(sig_mbaa_addr_cntr_slice_im0[5]),
        .I4(\n_0_sig_btt_cntr_im0_reg[4] ),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_3));
LUT6 #(
    .INIT(64'h0317031703171730)) 
     sig_btt_lt_b2mbaa_ireg1_i_4
       (.I0(\n_0_sig_btt_cntr_im0_reg[2] ),
        .I1(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[3]),
        .I3(sig_mbaa_addr_cntr_slice_im0[2]),
        .I4(sig_mbaa_addr_cntr_slice_im0[1]),
        .I5(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_4));
LUT4 #(
    .INIT(16'h1474)) 
     sig_btt_lt_b2mbaa_ireg1_i_5
       (.I0(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(\n_0_sig_btt_cntr_im0_reg[0] ),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_5));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     sig_btt_lt_b2mbaa_ireg1_i_6
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[3]),
        .I3(sig_mbaa_addr_cntr_slice_im0[2]),
        .I4(sig_mbaa_addr_cntr_slice_im0[5]),
        .I5(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_6));
LUT6 #(
    .INIT(64'h0660600906600660)) 
     sig_btt_lt_b2mbaa_ireg1_i_7
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(\n_0_sig_btt_cntr_im0_reg[5] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[4]),
        .I3(\n_0_sig_btt_cntr_im0_reg[4] ),
        .I4(n_0_sig_btt_eq_b2mbaa_ireg1_i_5),
        .I5(n_0_sig_btt_eq_b2mbaa_ireg1_i_6),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_7));
LUT6 #(
    .INIT(64'h0660066006606009)) 
     sig_btt_lt_b2mbaa_ireg1_i_8
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(\n_0_sig_btt_cntr_im0_reg[2] ),
        .I4(sig_mbaa_addr_cntr_slice_im0[1]),
        .I5(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_8));
LUT4 #(
    .INIT(16'h1881)) 
     sig_btt_lt_b2mbaa_ireg1_i_9
       (.I0(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(\n_0_sig_btt_cntr_im0_reg[1] ),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_9));
FDRE #(
    .INIT(1'b0)) 
     sig_btt_lt_b2mbaa_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_btt_lt_b2mbaa_im0),
        .Q(sig_btt_lt_b2mbaa_ireg1),
        .R(sig_init_reg));
CARRY4 sig_btt_lt_b2mbaa_ireg1_reg_i_2
       (.CI(1'b0),
        .CO({sig_btt_lt_b2mbaa_im01,n_1_sig_btt_lt_b2mbaa_ireg1_reg_i_2,n_2_sig_btt_lt_b2mbaa_ireg1_reg_i_2,n_3_sig_btt_lt_b2mbaa_ireg1_reg_i_2}),
        .CYINIT(1'b0),
        .DI({\n_0_sig_bytes_to_mbaa_ireg1[6]_i_1 ,n_0_sig_btt_lt_b2mbaa_ireg1_i_3,n_0_sig_btt_lt_b2mbaa_ireg1_i_4,n_0_sig_btt_lt_b2mbaa_ireg1_i_5}),
        .O(NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2_O_UNCONNECTED[3:0]),
        .S({n_0_sig_btt_lt_b2mbaa_ireg1_i_6,n_0_sig_btt_lt_b2mbaa_ireg1_i_7,n_0_sig_btt_lt_b2mbaa_ireg1_i_8,n_0_sig_btt_lt_b2mbaa_ireg1_i_9}));
(* SOFT_HLUTNM = "soft_lutpair24" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \sig_bytes_to_mbaa_ireg1[1]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair20" *) 
   LUT3 #(
    .INIT(8'h1E)) 
     \sig_bytes_to_mbaa_ireg1[2]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair20" *) 
   LUT4 #(
    .INIT(16'h01FE)) 
     \sig_bytes_to_mbaa_ireg1[3]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair4" *) 
   LUT5 #(
    .INIT(32'h0001FFFE)) 
     \sig_bytes_to_mbaa_ireg1[4]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_mbaa_addr_cntr_slice_im0[2]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[4]_i_1 ));
LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
     \sig_bytes_to_mbaa_ireg1[5]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .I4(sig_mbaa_addr_cntr_slice_im0[4]),
        .I5(sig_mbaa_addr_cntr_slice_im0[5]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[5]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \sig_bytes_to_mbaa_ireg1[6]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(sig_mbaa_addr_cntr_slice_im0[5]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .I4(sig_mbaa_addr_cntr_slice_im0[0]),
        .I5(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[6]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[0]),
        .Q(\n_0_sig_bytes_to_mbaa_ireg1_reg[0] ),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\n_0_sig_bytes_to_mbaa_ireg1[1]_i_1 ),
        .Q(\n_0_sig_bytes_to_mbaa_ireg1_reg[1] ),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\n_0_sig_bytes_to_mbaa_ireg1[2]_i_1 ),
        .Q(\n_0_sig_bytes_to_mbaa_ireg1_reg[2] ),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\n_0_sig_bytes_to_mbaa_ireg1[3]_i_1 ),
        .Q(\n_0_sig_bytes_to_mbaa_ireg1_reg[3] ),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\n_0_sig_bytes_to_mbaa_ireg1[4]_i_1 ),
        .Q(\n_0_sig_bytes_to_mbaa_ireg1_reg[4] ),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\n_0_sig_bytes_to_mbaa_ireg1[5]_i_1 ),
        .Q(\n_0_sig_bytes_to_mbaa_ireg1_reg[5] ),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\n_0_sig_bytes_to_mbaa_ireg1[6]_i_1 ),
        .Q(\n_0_sig_bytes_to_mbaa_ireg1_reg[6] ),
        .R(sig_init_reg));
(* SOFT_HLUTNM = "soft_lutpair23" *) 
   LUT4 #(
    .INIT(16'hFF80)) 
     sig_calc_error_pushed_i_1
       (.I0(in[37]),
        .I1(sig_xfer_reg_empty),
        .I2(sig_ld_xfer_reg),
        .I3(sig_calc_error_pushed),
        .O(n_0_sig_calc_error_pushed_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_calc_error_pushed_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_calc_error_pushed_i_1),
        .Q(sig_calc_error_pushed),
        .R(sig_init_reg));
LUT5 #(
    .INIT(32'hAAAABAAA)) 
     sig_calc_error_reg_i_6
       (.I0(sig_init_reg),
        .I1(sig_sm_halt_reg),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(in[37]),
        .O(O2));
FDRE #(
    .INIT(1'b0)) 
     sig_calc_error_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(I1),
        .Q(in[37]),
        .R(1'b0));
LUT6 #(
    .INIT(64'h000000000000AABA)) 
     sig_cmd2addr_valid_i_1
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[2]),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_wr_fifo),
        .I5(sig_init_reg),
        .O(n_0_sig_cmd2addr_valid_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd2addr_valid_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_cmd2addr_valid_i_1),
        .Q(sig_mstr2addr_cmd_valid),
        .R(1'b0));
LUT5 #(
    .INIT(32'h0000F3AA)) 
     sig_cmd2data_valid_i_1
       (.I0(n_0_sig_cmd2data_valid_i_2),
        .I1(sig_inhibit_rdy_n),
        .I2(I2),
        .I3(sig_mstr2data_cmd_valid),
        .I4(sig_init_reg),
        .O(n_0_sig_cmd2data_valid_i_1));
(* SOFT_HLUTNM = "soft_lutpair18" *) 
   LUT3 #(
    .INIT(8'h04)) 
     sig_cmd2data_valid_i_2
       (.I0(sig_pcc_sm_state[1]),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[0]),
        .O(n_0_sig_cmd2data_valid_i_2));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd2data_valid_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_cmd2data_valid_i_1),
        .Q(sig_mstr2data_cmd_valid),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0000000000000400)) 
     sig_cmd2dre_valid_i_1
       (.I0(sig_pcc_sm_state[1]),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[0]),
        .I3(sig_first_xfer_im0),
        .I4(sig_clr_cmd2dre_valid),
        .I5(sig_init_reg),
        .O(n_0_sig_cmd2dre_valid_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd2dre_valid_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_cmd2dre_valid_i_1),
        .Q(sig_clr_cmd2dre_valid),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair9" *) 
   LUT5 #(
    .INIT(32'h596A6A6A)) 
     \sig_finish_addr_offset_ireg2[0]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[0] ),
        .I4(sig_first_xfer_im0),
        .O(\n_0_sig_finish_addr_offset_ireg2[0]_i_1 ));
LUT6 #(
    .INIT(64'h55AA6A6AAA559595)) 
     \sig_finish_addr_offset_ireg2[1]_i_1 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2[1]_i_2 ),
        .I1(sig_first_xfer_im0),
        .I2(\n_0_sig_bytes_to_mbaa_ireg1_reg[1] ),
        .I3(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I4(sig_btt_lt_b2mbaa_ireg1),
        .I5(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(sig_finish_addr_offset_im1));
FDRE #(
    .INIT(1'b0)) 
     \sig_finish_addr_offset_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_finish_addr_offset_ireg2[0]_i_1 ),
        .Q(sig_finish_addr_offset_ireg2[0]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_finish_addr_offset_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_finish_addr_offset_im1),
        .Q(sig_finish_addr_offset_ireg2[1]),
        .R(sig_init_reg));
LUT4 #(
    .INIT(16'h000E)) 
     sig_first_xfer_im0_i_1
       (.I0(sig_first_xfer_im0),
        .I1(sig_push_input_reg12_out),
        .I2(n_0_sig_first_xfer_im0_i_2),
        .I3(sig_init_reg),
        .O(n_0_sig_first_xfer_im0_i_1));
LUT6 #(
    .INIT(64'h00F200F2F3F200F2)) 
     sig_first_xfer_im0_i_2
       (.I0(sig_clr_cmd2dre_valid),
        .I1(sig_mstr2addr_cmd_valid),
        .I2(sig_wr_fifo),
        .I3(sig_mstr2data_cmd_valid),
        .I4(sig_inhibit_rdy_n),
        .I5(I2),
        .O(n_0_sig_first_xfer_im0_i_2));
FDRE #(
    .INIT(1'b0)) 
     sig_first_xfer_im0_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_first_xfer_im0_i_1),
        .Q(sig_first_xfer_im0),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     sig_input_burst_type_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[23]),
        .Q(in[36]),
        .R(sig_input_cache_type_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_input_eof_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[24]),
        .Q(n_0_sig_input_eof_reg_reg),
        .R(sig_input_cache_type_reg0));
LUT5 #(
    .INIT(32'hFFFFFFF4)) 
     sig_input_reg_empty_i_1
       (.I0(sig_push_input_reg12_out),
        .I1(sig_input_reg_empty),
        .I2(sig_init_reg),
        .I3(sig_calc_error_pushed),
        .I4(sig_sm_pop_input_reg),
        .O(n_0_sig_input_reg_empty_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_input_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_input_reg_empty_i_1),
        .Q(sig_input_reg_empty),
        .R(1'b0));
LUT3 #(
    .INIT(8'hFE)) 
     \sig_input_tag_reg[3]_i_1 
       (.I0(sig_sm_pop_input_reg),
        .I1(sig_calc_error_pushed),
        .I2(sig_init_reg),
        .O(sig_input_cache_type_reg0));
LUT4 #(
    .INIT(16'h0040)) 
     \sig_input_tag_reg[3]_i_2 
       (.I0(in[37]),
        .I1(sig_input_reg_empty),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_sm_halt_reg),
        .O(sig_push_input_reg12_out));
FDRE #(
    .INIT(1'b0)) 
     \sig_input_tag_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[57]),
        .Q(O3[0]),
        .R(sig_input_cache_type_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_input_tag_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[58]),
        .Q(O3[1]),
        .R(sig_input_cache_type_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_input_tag_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[59]),
        .Q(O3[2]),
        .R(sig_input_cache_type_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_input_tag_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[60]),
        .Q(O3[3]),
        .R(sig_input_cache_type_reg0));
LUT6 #(
    .INIT(64'h000000000004FF04)) 
     sig_ld_xfer_reg_i_1
       (.I0(sig_pcc_sm_state[0]),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[1]),
        .I3(sig_ld_xfer_reg),
        .I4(sig_xfer_reg_empty),
        .I5(sig_init_reg),
        .O(n_0_sig_ld_xfer_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_ld_xfer_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_ld_xfer_reg_i_1),
        .Q(sig_ld_xfer_reg),
        .R(1'b0));
LUT6 #(
    .INIT(64'h000000000000AABA)) 
     sig_ld_xfer_reg_tmp_i_1
       (.I0(sig_ld_xfer_reg_tmp),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[2]),
        .I3(sig_pcc_sm_state[1]),
        .I4(n_0_sig_first_xfer_im0_i_2),
        .I5(sig_init_reg),
        .O(n_0_sig_ld_xfer_reg_tmp_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_ld_xfer_reg_tmp_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_ld_xfer_reg_tmp_i_1),
        .Q(sig_ld_xfer_reg_tmp),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     sig_mmap_reset_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(SR),
        .Q(sig_init_reg),
        .R(1'b0));
LUT5 #(
    .INIT(32'h222F2220)) 
     sig_no_btt_residue_ireg1_i_1
       (.I0(n_0_sig_no_btt_residue_ireg1_i_2),
        .I1(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I2(sig_init_reg),
        .I3(sig_sm_ld_calc1_reg),
        .I4(n_0_sig_no_btt_residue_ireg1_reg),
        .O(n_0_sig_no_btt_residue_ireg1_i_1));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_no_btt_residue_ireg1_i_2
       (.I0(\n_0_sig_btt_cntr_im0_reg[2] ),
        .I1(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I2(\n_0_sig_btt_cntr_im0_reg[5] ),
        .I3(sig_init_reg),
        .I4(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I5(\n_0_sig_btt_cntr_im0_reg[4] ),
        .O(n_0_sig_no_btt_residue_ireg1_i_2));
FDRE #(
    .INIT(1'b0)) 
     sig_no_btt_residue_ireg1_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_no_btt_residue_ireg1_i_1),
        .Q(n_0_sig_no_btt_residue_ireg1_reg),
        .R(1'b0));
LUT5 #(
    .INIT(32'h000000E2)) 
     sig_parent_done_i_1
       (.I0(sig_parent_done),
        .I1(sig_ld_xfer_reg_tmp),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_push_input_reg12_out),
        .I4(sig_init_reg),
        .O(n_0_sig_parent_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_parent_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_parent_done_i_1),
        .Q(sig_parent_done),
        .R(1'b0));
LUT6 #(
    .INIT(64'hF0530003F053FFFF)) 
     \sig_pcc_sm_state[0]_i_1 
       (.I0(n_0_sig_first_xfer_im0_i_2),
        .I1(sig_push_input_reg12_out),
        .I2(sig_pcc_sm_state[2]),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_pcc_sm_state[0]),
        .I5(\n_0_sig_pcc_sm_state[0]_i_2 ),
        .O(sig_pcc_sm_state_ns[0]));
(* SOFT_HLUTNM = "soft_lutpair19" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \sig_pcc_sm_state[0]_i_2 
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[1]),
        .I2(sig_parent_done),
        .I3(sig_calc_error_pushed),
        .O(\n_0_sig_pcc_sm_state[0]_i_2 ));
LUT6 #(
    .INIT(64'hF0ACF0AC0F00FF00)) 
     \sig_pcc_sm_state[1]_i_1 
       (.I0(n_0_sig_first_xfer_im0_i_2),
        .I1(sig_push_input_reg12_out),
        .I2(sig_pcc_sm_state[2]),
        .I3(sig_pcc_sm_state[1]),
        .I4(\n_0_sig_pcc_sm_state[1]_i_2 ),
        .I5(sig_pcc_sm_state[0]),
        .O(sig_pcc_sm_state_ns[1]));
(* SOFT_HLUTNM = "soft_lutpair22" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \sig_pcc_sm_state[1]_i_2 
       (.I0(sig_parent_done),
        .I1(sig_calc_error_pushed),
        .O(\n_0_sig_pcc_sm_state[1]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair14" *) 
   LUT4 #(
    .INIT(16'hFC8C)) 
     \sig_pcc_sm_state[2]_i_1 
       (.I0(sig_calc_error_pushed),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[1]),
        .I3(sig_pcc_sm_state[0]),
        .O(sig_pcc_sm_state_ns[2]));
FDRE #(
    .INIT(1'b0)) 
     \sig_pcc_sm_state_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_pcc_sm_state_ns[0]),
        .Q(sig_pcc_sm_state[0]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_pcc_sm_state_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_pcc_sm_state_ns[1]),
        .Q(sig_pcc_sm_state[1]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_pcc_sm_state_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_pcc_sm_state_ns[2]),
        .Q(sig_pcc_sm_state[2]),
        .R(sig_init_reg));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[11]_i_2 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[11] ),
        .I1(sig_addr_cntr_incr_ireg2[11]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[11]_i_2 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[11]_i_3 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[10] ),
        .I1(sig_addr_cntr_incr_ireg2[10]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[11]_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[11]_i_4 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[9] ),
        .I1(sig_addr_cntr_incr_ireg2[9]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[11]_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[11]_i_5 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[8] ),
        .I1(sig_addr_cntr_incr_ireg2[8]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[11]_i_5 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[15]_i_2 
       (.I0(p_1_in),
        .I1(sig_addr_cntr_incr_ireg2[15]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[15]_i_2 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[15]_i_3 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[14] ),
        .I1(sig_addr_cntr_incr_ireg2[14]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[15]_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[15]_i_4 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[13] ),
        .I1(sig_addr_cntr_incr_ireg2[13]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[15]_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[15]_i_5 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[12] ),
        .I1(sig_addr_cntr_incr_ireg2[12]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[15]_i_5 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[3]_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_addr_cntr_incr_ireg2[3]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[3]_i_2 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[3]_i_3 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_addr_cntr_incr_ireg2[2]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[3]_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[3]_i_4 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_addr_cntr_incr_ireg2[1]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[3]_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[3]_i_5 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_addr_cntr_incr_ireg2[0]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[3]_i_5 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[7]_i_2 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[7] ),
        .I1(sig_addr_cntr_incr_ireg2[7]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[7]_i_2 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[7]_i_3 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[6] ),
        .I1(sig_addr_cntr_incr_ireg2[6]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[7]_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[7]_i_4 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(sig_addr_cntr_incr_ireg2[5]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[7]_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[7]_i_5 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(sig_addr_cntr_incr_ireg2[4]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[7]_i_5 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[0]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[0] ),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[10]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[10] ),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[11]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[11] ),
        .R(sig_init_reg));
CARRY4 \sig_predict_addr_lsh_ireg3_reg[11]_i_1 
       (.CI(\n_0_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ),
        .CO({\n_0_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ,\n_1_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ,\n_2_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ,\n_3_sig_predict_addr_lsh_ireg3_reg[11]_i_1 }),
        .CYINIT(1'b0),
        .DI({\n_0_sig_addr_cntr_lsh_im0_reg[11] ,\n_0_sig_addr_cntr_lsh_im0_reg[10] ,\n_0_sig_addr_cntr_lsh_im0_reg[9] ,\n_0_sig_addr_cntr_lsh_im0_reg[8] }),
        .O(sig_predict_addr_lsh_im2[11:8]),
        .S({\n_0_sig_predict_addr_lsh_ireg3[11]_i_2 ,\n_0_sig_predict_addr_lsh_ireg3[11]_i_3 ,\n_0_sig_predict_addr_lsh_ireg3[11]_i_4 ,\n_0_sig_predict_addr_lsh_ireg3[11]_i_5 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[12]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[12] ),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[13]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[13] ),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[14]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[14] ),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[15]),
        .Q(sig_predict_addr_lsh_ireg3),
        .R(sig_init_reg));
CARRY4 \sig_predict_addr_lsh_ireg3_reg[15]_i_1 
       (.CI(\n_0_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ),
        .CO({\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED [3],\n_1_sig_predict_addr_lsh_ireg3_reg[15]_i_1 ,\n_2_sig_predict_addr_lsh_ireg3_reg[15]_i_1 ,\n_3_sig_predict_addr_lsh_ireg3_reg[15]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,\n_0_sig_addr_cntr_lsh_im0_reg[14] ,\n_0_sig_addr_cntr_lsh_im0_reg[13] ,\n_0_sig_addr_cntr_lsh_im0_reg[12] }),
        .O(sig_predict_addr_lsh_im2[15:12]),
        .S({\n_0_sig_predict_addr_lsh_ireg3[15]_i_2 ,\n_0_sig_predict_addr_lsh_ireg3[15]_i_3 ,\n_0_sig_predict_addr_lsh_ireg3[15]_i_4 ,\n_0_sig_predict_addr_lsh_ireg3[15]_i_5 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[1]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[1] ),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[2]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[2] ),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[3]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[3] ),
        .R(sig_init_reg));
CARRY4 \sig_predict_addr_lsh_ireg3_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\n_0_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ,\n_1_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ,\n_2_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ,\n_3_sig_predict_addr_lsh_ireg3_reg[3]_i_1 }),
        .CYINIT(1'b0),
        .DI(sig_mbaa_addr_cntr_slice_im0[3:0]),
        .O(sig_predict_addr_lsh_im2[3:0]),
        .S({\n_0_sig_predict_addr_lsh_ireg3[3]_i_2 ,\n_0_sig_predict_addr_lsh_ireg3[3]_i_3 ,\n_0_sig_predict_addr_lsh_ireg3[3]_i_4 ,\n_0_sig_predict_addr_lsh_ireg3[3]_i_5 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[4]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[4] ),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[5]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[5] ),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[6]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[6] ),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[7]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[7] ),
        .R(sig_init_reg));
CARRY4 \sig_predict_addr_lsh_ireg3_reg[7]_i_1 
       (.CI(\n_0_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ),
        .CO({\n_0_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ,\n_1_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ,\n_2_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ,\n_3_sig_predict_addr_lsh_ireg3_reg[7]_i_1 }),
        .CYINIT(1'b0),
        .DI({\n_0_sig_addr_cntr_lsh_im0_reg[7] ,\n_0_sig_addr_cntr_lsh_im0_reg[6] ,sig_mbaa_addr_cntr_slice_im0[5:4]}),
        .O(sig_predict_addr_lsh_im2[7:4]),
        .S({\n_0_sig_predict_addr_lsh_ireg3[7]_i_2 ,\n_0_sig_predict_addr_lsh_ireg3[7]_i_3 ,\n_0_sig_predict_addr_lsh_ireg3[7]_i_4 ,\n_0_sig_predict_addr_lsh_ireg3[7]_i_5 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[8]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[8] ),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[9]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[9] ),
        .R(sig_init_reg));
(* SOFT_HLUTNM = "soft_lutpair18" *) 
   LUT4 #(
    .INIT(16'hE003)) 
     sig_sm_halt_reg_i_1
       (.I0(sig_calc_error_pushed),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[1]),
        .I3(sig_pcc_sm_state[2]),
        .O(sig_sm_halt_ns));
FDSE #(
    .INIT(1'b0)) 
     sig_sm_halt_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_halt_ns),
        .Q(sig_sm_halt_reg),
        .S(sig_init_reg));
LUT6 #(
    .INIT(64'h0008000800083008)) 
     sig_sm_ld_calc1_reg_i_1
       (.I0(sig_push_input_reg12_out),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[2]),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_parent_done),
        .I5(sig_calc_error_pushed),
        .O(sig_sm_ld_calc1_reg_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_sm_ld_calc1_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc1_reg_ns),
        .Q(sig_sm_ld_calc1_reg),
        .R(sig_init_reg));
LUT3 #(
    .INIT(8'h04)) 
     sig_sm_ld_calc2_reg_i_1
       (.I0(sig_pcc_sm_state[0]),
        .I1(sig_pcc_sm_state[1]),
        .I2(sig_pcc_sm_state[2]),
        .O(sig_sm_ld_calc2_reg_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_sm_ld_calc2_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc2_reg_ns),
        .Q(sig_sm_ld_calc2_reg),
        .R(sig_init_reg));
(* SOFT_HLUTNM = "soft_lutpair19" *) 
   LUT3 #(
    .INIT(8'h08)) 
     sig_sm_ld_calc3_reg_i_1
       (.I0(sig_pcc_sm_state[0]),
        .I1(sig_pcc_sm_state[1]),
        .I2(sig_pcc_sm_state[2]),
        .O(sig_sm_ld_calc3_reg_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_sm_ld_calc3_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc3_reg_ns),
        .Q(sig_sm_ld_calc3_reg),
        .R(sig_init_reg));
(* SOFT_HLUTNM = "soft_lutpair14" *) 
   LUT5 #(
    .INIT(32'h00400000)) 
     sig_sm_pop_input_reg_i_1
       (.I0(sig_calc_error_pushed),
        .I1(sig_parent_done),
        .I2(sig_pcc_sm_state[1]),
        .I3(sig_pcc_sm_state[0]),
        .I4(sig_pcc_sm_state[2]),
        .O(sig_sm_pop_input_reg_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_sm_pop_input_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_input_reg_ns),
        .Q(sig_sm_pop_input_reg),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_addr_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[0]),
        .Q(sig_strbgen_addr_ireg2[0]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_addr_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[1]),
        .Q(sig_strbgen_addr_ireg2[1]),
        .R(sig_init_reg));
LUT5 #(
    .INIT(32'h0000002E)) 
     \sig_strbgen_bytes_ireg2[0]_i_1 
       (.I0(sig_strbgen_bytes_ireg2[0]),
        .I1(sig_sm_ld_calc2_reg),
        .I2(\n_0_sig_strbgen_bytes_ireg2[0]_i_2 ),
        .I3(\n_0_sig_strbgen_bytes_ireg2[2]_i_2 ),
        .I4(sig_init_reg),
        .O(\n_0_sig_strbgen_bytes_ireg2[0]_i_1 ));
LUT4 #(
    .INIT(16'h0F77)) 
     \sig_strbgen_bytes_ireg2[0]_i_2 
       (.I0(sig_first_xfer_im0),
        .I1(\n_0_sig_bytes_to_mbaa_ireg1_reg[0] ),
        .I2(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_strbgen_bytes_ireg2[0]_i_2 ));
LUT5 #(
    .INIT(32'h0000002E)) 
     \sig_strbgen_bytes_ireg2[1]_i_1 
       (.I0(sig_strbgen_bytes_ireg2[1]),
        .I1(sig_sm_ld_calc2_reg),
        .I2(\n_0_sig_strbgen_bytes_ireg2[1]_i_2 ),
        .I3(\n_0_sig_strbgen_bytes_ireg2[2]_i_2 ),
        .I4(sig_init_reg),
        .O(\n_0_sig_strbgen_bytes_ireg2[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair17" *) 
   LUT4 #(
    .INIT(16'h0F77)) 
     \sig_strbgen_bytes_ireg2[1]_i_2 
       (.I0(sig_first_xfer_im0),
        .I1(\n_0_sig_bytes_to_mbaa_ireg1_reg[1] ),
        .I2(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_strbgen_bytes_ireg2[1]_i_2 ));
LUT4 #(
    .INIT(16'hFBF8)) 
     \sig_strbgen_bytes_ireg2[2]_i_1 
       (.I0(\n_0_sig_addr_cntr_incr_ireg2[2]_i_1 ),
        .I1(sig_sm_ld_calc2_reg),
        .I2(\n_0_sig_strbgen_bytes_ireg2[2]_i_2 ),
        .I3(sig_strbgen_bytes_ireg2[2]),
        .O(\n_0_sig_strbgen_bytes_ireg2[2]_i_1 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
     \sig_strbgen_bytes_ireg2[2]_i_2 
       (.I0(sig_sm_ld_calc2_reg),
        .I1(\n_0_sig_addr_cntr_incr_ireg2[2]_i_1 ),
        .I2(\n_0_sig_addr_cntr_incr_ireg2[5]_i_1 ),
        .I3(\n_0_sig_addr_cntr_incr_ireg2[4]_i_1 ),
        .I4(\n_0_sig_addr_cntr_incr_ireg2[6]_i_1 ),
        .I5(\n_0_sig_addr_cntr_incr_ireg2[3]_i_1 ),
        .O(\n_0_sig_strbgen_bytes_ireg2[2]_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_bytes_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_strbgen_bytes_ireg2[0]_i_1 ),
        .Q(sig_strbgen_bytes_ireg2[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_bytes_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_strbgen_bytes_ireg2[1]_i_1 ),
        .Q(sig_strbgen_bytes_ireg2[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_bytes_ireg2_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_strbgen_bytes_ireg2[2]_i_1 ),
        .Q(sig_strbgen_bytes_ireg2[2]),
        .R(sig_init_reg));
LUT2 #(
    .INIT(4'hB)) 
     \sig_xfer_end_strb_ireg3[1]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[1]),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .O(\n_0_sig_xfer_end_strb_ireg3[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair41" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \sig_xfer_end_strb_ireg3[2]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[1]),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .O(sig_xfer_end_strb_im2));
(* SOFT_HLUTNM = "soft_lutpair41" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \sig_xfer_end_strb_ireg3[3]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[1]),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .O(\n_0_sig_xfer_end_strb_ireg3[3]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(1'b1),
        .Q(sig_xfer_end_strb_ireg3[0]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\n_0_sig_xfer_end_strb_ireg3[1]_i_1 ),
        .Q(sig_xfer_end_strb_ireg3[1]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_end_strb_im2),
        .Q(sig_xfer_end_strb_ireg3[2]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\n_0_sig_xfer_end_strb_ireg3[3]_i_1 ),
        .Q(sig_xfer_end_strb_ireg3[3]),
        .R(sig_init_reg));
LUT5 #(
    .INIT(32'h222F2220)) 
     sig_xfer_len_eq_0_ireg3_i_1
       (.I0(n_0_sig_xfer_len_eq_0_ireg3_i_2),
        .I1(in[34]),
        .I2(sig_init_reg),
        .I3(sig_sm_ld_calc3_reg),
        .I4(n_0_sig_xfer_len_eq_0_ireg3_reg),
        .O(n_0_sig_xfer_len_eq_0_ireg3_i_1));
LUT6 #(
    .INIT(64'h000000000000001E)) 
     sig_xfer_len_eq_0_ireg3_i_2
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ),
        .I1(\n_0_sig_adjusted_addr_incr_ireg2_reg[0] ),
        .I2(\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ),
        .I3(sig_init_reg),
        .I4(\n_0_sig_adjusted_addr_incr_ireg2_reg[5] ),
        .I5(\n_0_sig_adjusted_addr_incr_ireg2_reg[3] ),
        .O(n_0_sig_xfer_len_eq_0_ireg3_i_2));
FDRE #(
    .INIT(1'b0)) 
     sig_xfer_len_eq_0_ireg3_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_xfer_len_eq_0_ireg3_i_1),
        .Q(n_0_sig_xfer_len_eq_0_ireg3_reg),
        .R(1'b0));
LUT4 #(
    .INIT(16'hFF2E)) 
     sig_xfer_reg_empty_i_1
       (.I0(n_0_sig_first_xfer_im0_i_2),
        .I1(sig_xfer_reg_empty),
        .I2(sig_ld_xfer_reg),
        .I3(sig_init_reg),
        .O(n_0_sig_xfer_reg_empty_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_xfer_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_xfer_reg_empty_i_1),
        .Q(sig_xfer_reg_empty),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair15" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \sig_xfer_strt_strb_ireg3[0]_i_1 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(sig_strbgen_addr_ireg2[0]),
        .O(sig_xfer_strt_strb_im2[0]));
(* SOFT_HLUTNM = "soft_lutpair15" *) 
   LUT4 #(
    .INIT(16'h5554)) 
     \sig_xfer_strt_strb_ireg3[1]_i_1 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(sig_strbgen_bytes_ireg2[2]),
        .I2(sig_strbgen_bytes_ireg2[1]),
        .I3(sig_strbgen_addr_ireg2[0]),
        .O(sig_xfer_strt_strb_im2[1]));
(* SOFT_HLUTNM = "soft_lutpair5" *) 
   LUT5 #(
    .INIT(32'h37767744)) 
     \sig_xfer_strt_strb_ireg3[2]_i_1 
       (.I0(sig_strbgen_addr_ireg2[0]),
        .I1(sig_strbgen_addr_ireg2[1]),
        .I2(sig_strbgen_bytes_ireg2[0]),
        .I3(sig_strbgen_bytes_ireg2[2]),
        .I4(sig_strbgen_bytes_ireg2[1]),
        .O(sig_xfer_strt_strb_im2[2]));
(* SOFT_HLUTNM = "soft_lutpair5" *) 
   LUT5 #(
    .INIT(32'h3F7CECCC)) 
     \sig_xfer_strt_strb_ireg3[3]_i_1 
       (.I0(sig_strbgen_bytes_ireg2[0]),
        .I1(sig_strbgen_bytes_ireg2[2]),
        .I2(sig_strbgen_bytes_ireg2[1]),
        .I3(sig_strbgen_addr_ireg2[0]),
        .I4(sig_strbgen_addr_ireg2[1]),
        .O(sig_xfer_strt_strb_im2[3]));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[0]),
        .Q(sig_xfer_strt_strb_ireg3[0]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[1]),
        .Q(sig_xfer_strt_strb_ireg3[1]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[2]),
        .Q(sig_xfer_strt_strb_ireg3[2]),
        .R(sig_init_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[3]),
        .Q(sig_xfer_strt_strb_ireg3[3]),
        .R(sig_init_reg));
endmodule

(* ORIG_REF_NAME = "axi_datamover_pcc" *) 
module axi_cdma_0_axi_datamover_pcc__parameterized0
   (sig_mmap_reset_reg,
    p_17_out,
    O1,
    O2,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    in,
    O3,
    p_12_out,
    p_1_out,
    O4,
    O5,
    SR,
    m_axi_aclk,
    Q,
    I1,
    sig_cmd2mstr_cmd_valid,
    I2,
    sig_inhibit_rdy_n,
    I3,
    sig_wr_fifo,
    I4,
    sig_inhibit_rdy_n_0);
  output sig_mmap_reset_reg;
  output [0:0]p_17_out;
  output O1;
  output O2;
  output sig_calc_error_pushed;
  output sig_input_reg_empty;
  output [35:0]in;
  output O3;
  output p_12_out;
  output p_1_out;
  output O4;
  output [14:0]O5;
  input [0:0]SR;
  input m_axi_aclk;
  input [60:0]Q;
  input I1;
  input sig_cmd2mstr_cmd_valid;
  input I2;
  input sig_inhibit_rdy_n;
  input I3;
  input sig_wr_fifo;
  input I4;
  input sig_inhibit_rdy_n_0;

  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire [14:0]O5;
  wire [60:0]Q;
  wire [0:0]SR;
  wire [35:0]in;
  wire m_axi_aclk;
  wire n_0_sig_addr_aligned_ireg1_i_1__0;
  wire n_0_sig_addr_aligned_ireg1_reg;
  wire \n_0_sig_addr_cntr_im0_msh[0]_i_1__0 ;
  wire \n_0_sig_addr_cntr_im0_msh[0]_i_3__0 ;
  wire \n_0_sig_addr_cntr_im0_msh[10]_i_2__0 ;
  wire \n_0_sig_addr_cntr_im0_msh[11]_i_2__0 ;
  wire \n_0_sig_addr_cntr_im0_msh[12]_i_2__0 ;
  wire \n_0_sig_addr_cntr_im0_msh[13]_i_2__0 ;
  wire \n_0_sig_addr_cntr_im0_msh[14]_i_2__0 ;
  wire \n_0_sig_addr_cntr_im0_msh[15]_i_2__0 ;
  wire \n_0_sig_addr_cntr_im0_msh[1]_i_2__0 ;
  wire \n_0_sig_addr_cntr_im0_msh[1]_i_4__0 ;
  wire \n_0_sig_addr_cntr_im0_msh[2]_i_2__0 ;
  wire \n_0_sig_addr_cntr_im0_msh[3]_i_2__0 ;
  wire \n_0_sig_addr_cntr_im0_msh[4]_i_2__0 ;
  wire \n_0_sig_addr_cntr_im0_msh[5]_i_2__0 ;
  wire \n_0_sig_addr_cntr_im0_msh[6]_i_2__0 ;
  wire \n_0_sig_addr_cntr_im0_msh[7]_i_2__0 ;
  wire \n_0_sig_addr_cntr_im0_msh[8]_i_2__0 ;
  wire \n_0_sig_addr_cntr_im0_msh[9]_i_2__0 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[0]_i_2__0 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[10]_i_1__0 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[10]_i_3__0 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[11]_i_1__0 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[11]_i_3__0 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[12]_i_1__0 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[12]_i_3__0 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[13]_i_1__0 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[13]_i_3__0 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[14]_i_1__0 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[14]_i_3__0 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[15]_i_1__0 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[1]_i_1__0 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[1]_i_3__0 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[2]_i_1__0 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[2]_i_3__0 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[3]_i_1__0 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[3]_i_3__0 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[4]_i_1__0 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[4]_i_3__0 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[5]_i_1__0 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[5]_i_3__0 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[6]_i_1__0 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[6]_i_3__0 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[7]_i_1__0 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[7]_i_3__0 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[8]_i_1__0 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[8]_i_3__0 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[9]_i_1__0 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[9]_i_3__0 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[0]_i_1__0 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[1]_i_1__0 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[2]_i_1__0 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[3]_i_1__0 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[4]_i_1__0 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[5]_i_1__0 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[6]_i_1__0 ;
  wire \n_0_sig_addr_cntr_incr_ireg2_reg[0] ;
  wire \n_0_sig_addr_cntr_incr_ireg2_reg[10] ;
  wire \n_0_sig_addr_cntr_incr_ireg2_reg[11] ;
  wire \n_0_sig_addr_cntr_incr_ireg2_reg[12] ;
  wire \n_0_sig_addr_cntr_incr_ireg2_reg[13] ;
  wire \n_0_sig_addr_cntr_incr_ireg2_reg[14] ;
  wire \n_0_sig_addr_cntr_incr_ireg2_reg[15] ;
  wire \n_0_sig_addr_cntr_incr_ireg2_reg[1] ;
  wire \n_0_sig_addr_cntr_incr_ireg2_reg[2] ;
  wire \n_0_sig_addr_cntr_incr_ireg2_reg[3] ;
  wire \n_0_sig_addr_cntr_incr_ireg2_reg[4] ;
  wire \n_0_sig_addr_cntr_incr_ireg2_reg[5] ;
  wire \n_0_sig_addr_cntr_incr_ireg2_reg[6] ;
  wire \n_0_sig_addr_cntr_incr_ireg2_reg[7] ;
  wire \n_0_sig_addr_cntr_incr_ireg2_reg[8] ;
  wire \n_0_sig_addr_cntr_incr_ireg2_reg[9] ;
  wire \n_0_sig_addr_cntr_lsh_im0[0]_i_1__0 ;
  wire \n_0_sig_addr_cntr_lsh_im0[10]_i_1__0 ;
  wire \n_0_sig_addr_cntr_lsh_im0[11]_i_1__0 ;
  wire \n_0_sig_addr_cntr_lsh_im0[12]_i_1__0 ;
  wire \n_0_sig_addr_cntr_lsh_im0[13]_i_1__0 ;
  wire \n_0_sig_addr_cntr_lsh_im0[14]_i_1__0 ;
  wire \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0 ;
  wire \n_0_sig_addr_cntr_lsh_im0[15]_i_2__0 ;
  wire \n_0_sig_addr_cntr_lsh_im0[1]_i_1__0 ;
  wire \n_0_sig_addr_cntr_lsh_im0[2]_i_1__0 ;
  wire \n_0_sig_addr_cntr_lsh_im0[3]_i_1__0 ;
  wire \n_0_sig_addr_cntr_lsh_im0[4]_i_1__0 ;
  wire \n_0_sig_addr_cntr_lsh_im0[5]_i_1__0 ;
  wire \n_0_sig_addr_cntr_lsh_im0[6]_i_1__0 ;
  wire \n_0_sig_addr_cntr_lsh_im0[7]_i_1__0 ;
  wire \n_0_sig_addr_cntr_lsh_im0[8]_i_1__0 ;
  wire \n_0_sig_addr_cntr_lsh_im0[9]_i_1__0 ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[10] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[11] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[12] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[13] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[14] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[6] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[7] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[8] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[9] ;
  wire \n_0_sig_addr_cntr_lsh_kh_reg[0] ;
  wire \n_0_sig_addr_cntr_lsh_kh_reg[10] ;
  wire \n_0_sig_addr_cntr_lsh_kh_reg[11] ;
  wire \n_0_sig_addr_cntr_lsh_kh_reg[12] ;
  wire \n_0_sig_addr_cntr_lsh_kh_reg[13] ;
  wire \n_0_sig_addr_cntr_lsh_kh_reg[14] ;
  wire \n_0_sig_addr_cntr_lsh_kh_reg[15] ;
  wire \n_0_sig_addr_cntr_lsh_kh_reg[16] ;
  wire \n_0_sig_addr_cntr_lsh_kh_reg[17] ;
  wire \n_0_sig_addr_cntr_lsh_kh_reg[18] ;
  wire \n_0_sig_addr_cntr_lsh_kh_reg[19] ;
  wire \n_0_sig_addr_cntr_lsh_kh_reg[1] ;
  wire \n_0_sig_addr_cntr_lsh_kh_reg[20] ;
  wire \n_0_sig_addr_cntr_lsh_kh_reg[21] ;
  wire \n_0_sig_addr_cntr_lsh_kh_reg[22] ;
  wire \n_0_sig_addr_cntr_lsh_kh_reg[23] ;
  wire \n_0_sig_addr_cntr_lsh_kh_reg[24] ;
  wire \n_0_sig_addr_cntr_lsh_kh_reg[25] ;
  wire \n_0_sig_addr_cntr_lsh_kh_reg[26] ;
  wire \n_0_sig_addr_cntr_lsh_kh_reg[27] ;
  wire \n_0_sig_addr_cntr_lsh_kh_reg[28] ;
  wire \n_0_sig_addr_cntr_lsh_kh_reg[29] ;
  wire \n_0_sig_addr_cntr_lsh_kh_reg[2] ;
  wire \n_0_sig_addr_cntr_lsh_kh_reg[30] ;
  wire \n_0_sig_addr_cntr_lsh_kh_reg[31] ;
  wire \n_0_sig_addr_cntr_lsh_kh_reg[3] ;
  wire \n_0_sig_addr_cntr_lsh_kh_reg[4] ;
  wire \n_0_sig_addr_cntr_lsh_kh_reg[5] ;
  wire \n_0_sig_addr_cntr_lsh_kh_reg[6] ;
  wire \n_0_sig_addr_cntr_lsh_kh_reg[7] ;
  wire \n_0_sig_addr_cntr_lsh_kh_reg[8] ;
  wire \n_0_sig_addr_cntr_lsh_kh_reg[9] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[0]_i_1__0 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[1]_i_1__0 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[1]_i_2__0 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[2]_i_1__0 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[2]_i_2__0 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[3]_i_1__0 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[3]_i_2__0 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[4]_i_1__0 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[5]_i_1__0 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[5]_i_2__0 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[0] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[1] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[2] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[3] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[4] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[5] ;
  wire n_0_sig_brst_cnt_eq_one_ireg1_i_1__0;
  wire n_0_sig_brst_cnt_eq_one_ireg1_i_2__0;
  wire n_0_sig_brst_cnt_eq_one_ireg1_reg;
  wire n_0_sig_brst_cnt_eq_zero_ireg1_i_2__0;
  wire n_0_sig_brst_cnt_eq_zero_ireg1_i_3__0;
  wire n_0_sig_brst_cnt_eq_zero_ireg1_i_4__0;
  wire \n_0_sig_btt_cntr_im0[0]_i_1__0 ;
  wire \n_0_sig_btt_cntr_im0[10]_i_1__0 ;
  wire \n_0_sig_btt_cntr_im0[11]_i_1__0 ;
  wire \n_0_sig_btt_cntr_im0[11]_i_3__0 ;
  wire \n_0_sig_btt_cntr_im0[11]_i_4__0 ;
  wire \n_0_sig_btt_cntr_im0[11]_i_5__0 ;
  wire \n_0_sig_btt_cntr_im0[11]_i_6__0 ;
  wire \n_0_sig_btt_cntr_im0[12]_i_1__0 ;
  wire \n_0_sig_btt_cntr_im0[13]_i_1__0 ;
  wire \n_0_sig_btt_cntr_im0[14]_i_1__0 ;
  wire \n_0_sig_btt_cntr_im0[15]_i_1__0 ;
  wire \n_0_sig_btt_cntr_im0[15]_i_3__0 ;
  wire \n_0_sig_btt_cntr_im0[15]_i_4__0 ;
  wire \n_0_sig_btt_cntr_im0[15]_i_5__0 ;
  wire \n_0_sig_btt_cntr_im0[15]_i_6__0 ;
  wire \n_0_sig_btt_cntr_im0[16]_i_1__0 ;
  wire \n_0_sig_btt_cntr_im0[17]_i_1__0 ;
  wire \n_0_sig_btt_cntr_im0[18]_i_1__0 ;
  wire \n_0_sig_btt_cntr_im0[19]_i_1__0 ;
  wire \n_0_sig_btt_cntr_im0[19]_i_3__0 ;
  wire \n_0_sig_btt_cntr_im0[19]_i_4__0 ;
  wire \n_0_sig_btt_cntr_im0[19]_i_5__0 ;
  wire \n_0_sig_btt_cntr_im0[19]_i_6__0 ;
  wire \n_0_sig_btt_cntr_im0[1]_i_1__0 ;
  wire \n_0_sig_btt_cntr_im0[20]_i_1__0 ;
  wire \n_0_sig_btt_cntr_im0[21]_i_1__0 ;
  wire \n_0_sig_btt_cntr_im0[22]_i_1__0 ;
  wire \n_0_sig_btt_cntr_im0[22]_i_2__0 ;
  wire \n_0_sig_btt_cntr_im0[22]_i_4__0 ;
  wire \n_0_sig_btt_cntr_im0[22]_i_5__0 ;
  wire \n_0_sig_btt_cntr_im0[22]_i_6__0 ;
  wire \n_0_sig_btt_cntr_im0[2]_i_1__0 ;
  wire \n_0_sig_btt_cntr_im0[3]_i_1__0 ;
  wire \n_0_sig_btt_cntr_im0[3]_i_3__0 ;
  wire \n_0_sig_btt_cntr_im0[3]_i_4__0 ;
  wire \n_0_sig_btt_cntr_im0[3]_i_5__0 ;
  wire \n_0_sig_btt_cntr_im0[3]_i_6__0 ;
  wire \n_0_sig_btt_cntr_im0[4]_i_1__0 ;
  wire \n_0_sig_btt_cntr_im0[5]_i_1__0 ;
  wire \n_0_sig_btt_cntr_im0[6]_i_1__0 ;
  wire \n_0_sig_btt_cntr_im0[7]_i_1__0 ;
  wire \n_0_sig_btt_cntr_im0[7]_i_3__0 ;
  wire \n_0_sig_btt_cntr_im0[7]_i_4__0 ;
  wire \n_0_sig_btt_cntr_im0[7]_i_5__0 ;
  wire \n_0_sig_btt_cntr_im0[7]_i_6__0 ;
  wire \n_0_sig_btt_cntr_im0[8]_i_1__0 ;
  wire \n_0_sig_btt_cntr_im0[9]_i_1__0 ;
  wire \n_0_sig_btt_cntr_im0_reg[0] ;
  wire \n_0_sig_btt_cntr_im0_reg[10] ;
  wire \n_0_sig_btt_cntr_im0_reg[11] ;
  wire \n_0_sig_btt_cntr_im0_reg[11]_i_2 ;
  wire \n_0_sig_btt_cntr_im0_reg[12] ;
  wire \n_0_sig_btt_cntr_im0_reg[13] ;
  wire \n_0_sig_btt_cntr_im0_reg[14] ;
  wire \n_0_sig_btt_cntr_im0_reg[15] ;
  wire \n_0_sig_btt_cntr_im0_reg[15]_i_2 ;
  wire \n_0_sig_btt_cntr_im0_reg[16] ;
  wire \n_0_sig_btt_cntr_im0_reg[17] ;
  wire \n_0_sig_btt_cntr_im0_reg[18] ;
  wire \n_0_sig_btt_cntr_im0_reg[19] ;
  wire \n_0_sig_btt_cntr_im0_reg[19]_i_2 ;
  wire \n_0_sig_btt_cntr_im0_reg[1] ;
  wire \n_0_sig_btt_cntr_im0_reg[20] ;
  wire \n_0_sig_btt_cntr_im0_reg[21] ;
  wire \n_0_sig_btt_cntr_im0_reg[22] ;
  wire \n_0_sig_btt_cntr_im0_reg[2] ;
  wire \n_0_sig_btt_cntr_im0_reg[3] ;
  wire \n_0_sig_btt_cntr_im0_reg[3]_i_2 ;
  wire \n_0_sig_btt_cntr_im0_reg[4] ;
  wire \n_0_sig_btt_cntr_im0_reg[5] ;
  wire \n_0_sig_btt_cntr_im0_reg[6] ;
  wire \n_0_sig_btt_cntr_im0_reg[7] ;
  wire \n_0_sig_btt_cntr_im0_reg[7]_i_2 ;
  wire \n_0_sig_btt_cntr_im0_reg[8] ;
  wire \n_0_sig_btt_cntr_im0_reg[9] ;
  wire n_0_sig_btt_eq_b2mbaa_ireg1_i_2__0;
  wire n_0_sig_btt_eq_b2mbaa_ireg1_i_3__0;
  wire n_0_sig_btt_eq_b2mbaa_ireg1_i_4__0;
  wire n_0_sig_btt_eq_b2mbaa_ireg1_i_5__0;
  wire n_0_sig_btt_eq_b2mbaa_ireg1_i_6__0;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_10__0;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_3__0;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_4__0;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_5__0;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_6__0;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_7__0;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_8__0;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_9__0;
  wire \n_0_sig_bytes_to_mbaa_ireg1[1]_i_1__0 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[2]_i_1__0 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[3]_i_1__0 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[4]_i_1__0 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[5]_i_1__0 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[6]_i_1__0 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[0] ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[1] ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[2] ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[3] ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[4] ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[5] ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[6] ;
  wire n_0_sig_calc_error_pushed_i_1__0;
  wire n_0_sig_cmd2addr_valid_i_1;
  wire n_0_sig_cmd2addr_valid_i_2;
  wire n_0_sig_cmd2data_valid_i_1;
  wire n_0_sig_cmd2dre_valid_i_1;
  wire \n_0_sig_finish_addr_offset_ireg2[0]_i_1__0 ;
  wire \n_0_sig_finish_addr_offset_ireg2[1]_i_1__0 ;
  wire \n_0_sig_finish_addr_offset_ireg2_reg[0] ;
  wire \n_0_sig_finish_addr_offset_ireg2_reg[1] ;
  wire n_0_sig_first_xfer_im0_i_1;
  wire n_0_sig_first_xfer_im0_i_2__0;
  wire n_0_sig_input_eof_reg_reg;
  wire n_0_sig_input_reg_empty_i_1__0;
  wire n_0_sig_ld_xfer_reg_i_1;
  wire n_0_sig_ld_xfer_reg_tmp_i_1;
  wire n_0_sig_ld_xfer_reg_tmp_reg;
  wire n_0_sig_no_btt_residue_ireg1_i_1__0;
  wire n_0_sig_no_btt_residue_ireg1_i_2__0;
  wire n_0_sig_no_btt_residue_ireg1_reg;
  wire n_0_sig_parent_done_i_1__0;
  wire \n_0_sig_pcc_sm_state[0]_i_2__0 ;
  wire \n_0_sig_pcc_sm_state[1]_i_2__0 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[11]_i_2 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[11]_i_3 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[11]_i_4 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[11]_i_5 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[15]_i_2 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[15]_i_3 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[15]_i_4 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[15]_i_5 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[3]_i_2 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[3]_i_3 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[3]_i_4 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[3]_i_5 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[7]_i_2 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[7]_i_3 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[7]_i_4 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[7]_i_5 ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[0] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[10] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[11] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[12] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[13] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[14] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[1] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[2] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[3] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[4] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[5] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[6] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[7] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[8] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[9] ;
  wire \n_0_sig_strbgen_bytes_ireg2[0]_i_1 ;
  wire \n_0_sig_strbgen_bytes_ireg2[0]_i_2__0 ;
  wire \n_0_sig_strbgen_bytes_ireg2[1]_i_1 ;
  wire \n_0_sig_strbgen_bytes_ireg2[1]_i_2__0 ;
  wire \n_0_sig_strbgen_bytes_ireg2[2]_i_1 ;
  wire \n_0_sig_strbgen_bytes_ireg2[2]_i_2__0 ;
  wire \n_0_sig_xfer_end_strb_ireg3[1]_i_1__0 ;
  wire \n_0_sig_xfer_end_strb_ireg3[3]_i_1__0 ;
  wire n_0_sig_xfer_len_eq_0_ireg3_i_1__0;
  wire n_0_sig_xfer_len_eq_0_ireg3_i_2__0;
  wire n_0_sig_xfer_len_eq_0_ireg3_reg;
  wire n_0_sig_xfer_reg_empty_i_1;
  wire \n_1_sig_btt_cntr_im0_reg[11]_i_2 ;
  wire \n_1_sig_btt_cntr_im0_reg[15]_i_2 ;
  wire \n_1_sig_btt_cntr_im0_reg[19]_i_2 ;
  wire \n_1_sig_btt_cntr_im0_reg[3]_i_2 ;
  wire \n_1_sig_btt_cntr_im0_reg[7]_i_2 ;
  wire n_1_sig_btt_lt_b2mbaa_ireg1_reg_i_2__0;
  wire \n_1_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ;
  wire \n_1_sig_predict_addr_lsh_ireg3_reg[15]_i_1 ;
  wire \n_1_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ;
  wire \n_1_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ;
  wire \n_2_sig_btt_cntr_im0_reg[11]_i_2 ;
  wire \n_2_sig_btt_cntr_im0_reg[15]_i_2 ;
  wire \n_2_sig_btt_cntr_im0_reg[19]_i_2 ;
  wire \n_2_sig_btt_cntr_im0_reg[22]_i_3 ;
  wire \n_2_sig_btt_cntr_im0_reg[3]_i_2 ;
  wire \n_2_sig_btt_cntr_im0_reg[7]_i_2 ;
  wire n_2_sig_btt_lt_b2mbaa_ireg1_reg_i_2__0;
  wire \n_2_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ;
  wire \n_2_sig_predict_addr_lsh_ireg3_reg[15]_i_1 ;
  wire \n_2_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ;
  wire \n_2_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ;
  wire \n_3_sig_btt_cntr_im0_reg[11]_i_2 ;
  wire \n_3_sig_btt_cntr_im0_reg[15]_i_2 ;
  wire \n_3_sig_btt_cntr_im0_reg[19]_i_2 ;
  wire \n_3_sig_btt_cntr_im0_reg[22]_i_3 ;
  wire \n_3_sig_btt_cntr_im0_reg[3]_i_2 ;
  wire \n_3_sig_btt_cntr_im0_reg[7]_i_2 ;
  wire n_3_sig_btt_lt_b2mbaa_ireg1_reg_i_2__0;
  wire \n_3_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ;
  wire \n_3_sig_predict_addr_lsh_ireg3_reg[15]_i_1 ;
  wire \n_3_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ;
  wire \n_3_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ;
  wire \n_4_sig_btt_cntr_im0_reg[11]_i_2 ;
  wire \n_4_sig_btt_cntr_im0_reg[15]_i_2 ;
  wire \n_4_sig_btt_cntr_im0_reg[19]_i_2 ;
  wire \n_4_sig_btt_cntr_im0_reg[3]_i_2 ;
  wire \n_4_sig_btt_cntr_im0_reg[7]_i_2 ;
  wire \n_4_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ;
  wire \n_4_sig_predict_addr_lsh_ireg3_reg[15]_i_1 ;
  wire \n_4_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ;
  wire \n_4_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ;
  wire \n_5_sig_btt_cntr_im0_reg[11]_i_2 ;
  wire \n_5_sig_btt_cntr_im0_reg[15]_i_2 ;
  wire \n_5_sig_btt_cntr_im0_reg[19]_i_2 ;
  wire \n_5_sig_btt_cntr_im0_reg[22]_i_3 ;
  wire \n_5_sig_btt_cntr_im0_reg[3]_i_2 ;
  wire \n_5_sig_btt_cntr_im0_reg[7]_i_2 ;
  wire \n_5_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ;
  wire \n_5_sig_predict_addr_lsh_ireg3_reg[15]_i_1 ;
  wire \n_5_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ;
  wire \n_5_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ;
  wire \n_6_sig_btt_cntr_im0_reg[11]_i_2 ;
  wire \n_6_sig_btt_cntr_im0_reg[15]_i_2 ;
  wire \n_6_sig_btt_cntr_im0_reg[19]_i_2 ;
  wire \n_6_sig_btt_cntr_im0_reg[22]_i_3 ;
  wire \n_6_sig_btt_cntr_im0_reg[3]_i_2 ;
  wire \n_6_sig_btt_cntr_im0_reg[7]_i_2 ;
  wire \n_6_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ;
  wire \n_6_sig_predict_addr_lsh_ireg3_reg[15]_i_1 ;
  wire \n_6_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ;
  wire \n_6_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ;
  wire \n_7_sig_btt_cntr_im0_reg[11]_i_2 ;
  wire \n_7_sig_btt_cntr_im0_reg[15]_i_2 ;
  wire \n_7_sig_btt_cntr_im0_reg[19]_i_2 ;
  wire \n_7_sig_btt_cntr_im0_reg[22]_i_3 ;
  wire \n_7_sig_btt_cntr_im0_reg[3]_i_2 ;
  wire \n_7_sig_btt_cntr_im0_reg[7]_i_2 ;
  wire \n_7_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ;
  wire \n_7_sig_predict_addr_lsh_ireg3_reg[15]_i_1 ;
  wire \n_7_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ;
  wire \n_7_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ;
  wire p_12_out;
  wire [0:0]p_17_out;
  wire p_1_in;
  wire p_1_out;
  wire [15:0]sig_addr_cntr_im0_msh_reg;
  wire sig_brst_cnt_eq_zero_im0;
  wire sig_brst_cnt_eq_zero_ireg1;
  wire sig_btt_eq_b2mbaa_im0;
  wire sig_btt_eq_b2mbaa_ireg1;
  wire sig_btt_lt_b2mbaa_im0;
  wire sig_btt_lt_b2mbaa_im01;
  wire sig_btt_lt_b2mbaa_ireg1;
  wire sig_calc_error_pushed;
  wire sig_clr_cmd2dre_valid;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_first_xfer_im0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_0;
  wire sig_input_cache_type_reg0;
  wire sig_input_reg_empty;
  wire sig_last_xfer_valid_im1;
  wire sig_ld_xfer_reg;
  wire [5:0]sig_mbaa_addr_cntr_slice_im0;
  wire sig_mmap_reset_reg;
  wire sig_parent_done;
  wire [2:0]sig_pcc_sm_state;
  wire [2:0]sig_pcc_sm_state_ns;
  wire [15:15]sig_predict_addr_lsh_ireg3;
  wire sig_push_input_reg12_out;
  wire sig_sm_halt_ns;
  wire sig_sm_ld_calc1_reg;
  wire sig_sm_ld_calc1_reg_ns;
  wire sig_sm_ld_calc2_reg;
  wire sig_sm_ld_calc2_reg_ns;
  wire sig_sm_ld_calc3_reg;
  wire sig_sm_ld_calc3_reg_ns;
  wire sig_sm_pop_input_reg;
  wire sig_sm_pop_input_reg_ns;
  wire [1:0]sig_strbgen_addr_ireg2;
  wire [2:0]sig_strbgen_bytes_ireg2;
  wire sig_wr_fifo;
  wire [2:2]sig_xfer_end_strb_im2;
  wire [3:0]sig_xfer_end_strb_ireg3;
  wire sig_xfer_reg_empty;
  wire [3:0]sig_xfer_strt_strb_im2;
  wire [3:0]sig_xfer_strt_strb_ireg3;
  wire [3:2]\NLW_sig_addr_cntr_im0_msh_reg[13]_i_3__0_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_sig_addr_cntr_im0_msh_reg[13]_i_3__0_CARRY4_DI_UNCONNECTED ;
  wire [3:2]\NLW_sig_btt_cntr_im0_reg[22]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_sig_btt_cntr_im0_reg[22]_i_3_O_UNCONNECTED ;
  wire [3:0]NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2__0_O_UNCONNECTED;
  wire [3:3]\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED ;

(* SOFT_HLUTNM = "soft_lutpair81" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][10]_srl4_i_1__0 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[6] ),
        .I1(p_17_out),
        .I2(\n_0_sig_addr_cntr_lsh_kh_reg[6] ),
        .O(in[6]));
(* SOFT_HLUTNM = "soft_lutpair78" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][11]_srl4_i_1__0 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[7] ),
        .I1(p_17_out),
        .I2(\n_0_sig_addr_cntr_lsh_kh_reg[7] ),
        .O(in[7]));
(* SOFT_HLUTNM = "soft_lutpair80" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][12]_srl4_i_1__0 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[8] ),
        .I1(p_17_out),
        .I2(\n_0_sig_addr_cntr_lsh_kh_reg[8] ),
        .O(in[8]));
(* SOFT_HLUTNM = "soft_lutpair84" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][13]_srl4_i_1__0 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[9] ),
        .I1(p_17_out),
        .I2(\n_0_sig_addr_cntr_lsh_kh_reg[9] ),
        .O(in[9]));
(* SOFT_HLUTNM = "soft_lutpair90" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][14]_srl4_i_1__1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[10] ),
        .I1(p_17_out),
        .I2(\n_0_sig_addr_cntr_lsh_kh_reg[10] ),
        .O(in[10]));
(* SOFT_HLUTNM = "soft_lutpair57" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \INFERRED_GEN.data_reg[3][14]_srl4_i_1__2 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_first_xfer_im0),
        .O(O5[4]));
(* SOFT_HLUTNM = "soft_lutpair89" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][15]_srl4_i_1__1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[11] ),
        .I1(p_17_out),
        .I2(\n_0_sig_addr_cntr_lsh_kh_reg[11] ),
        .O(in[11]));
(* SOFT_HLUTNM = "soft_lutpair62" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \INFERRED_GEN.data_reg[3][15]_srl4_i_1__2 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_first_xfer_im0),
        .O(O5[5]));
(* SOFT_HLUTNM = "soft_lutpair82" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][16]_srl4_i_1__1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[12] ),
        .I1(p_17_out),
        .I2(\n_0_sig_addr_cntr_lsh_kh_reg[12] ),
        .O(in[12]));
(* SOFT_HLUTNM = "soft_lutpair59" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \INFERRED_GEN.data_reg[3][16]_srl4_i_1__2 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_first_xfer_im0),
        .O(O5[6]));
(* SOFT_HLUTNM = "soft_lutpair83" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][17]_srl4_i_1__1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[13] ),
        .I1(p_17_out),
        .I2(\n_0_sig_addr_cntr_lsh_kh_reg[13] ),
        .O(in[13]));
(* SOFT_HLUTNM = "soft_lutpair53" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \INFERRED_GEN.data_reg[3][17]_srl4_i_1__2 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_first_xfer_im0),
        .O(O5[7]));
(* SOFT_HLUTNM = "soft_lutpair57" *) 
   LUT5 #(
    .INIT(32'hBF80BFBF)) 
     \INFERRED_GEN.data_reg[3][18]_srl4_i_1__1 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_first_xfer_im0),
        .I2(n_0_sig_xfer_len_eq_0_ireg3_reg),
        .I3(sig_xfer_end_strb_ireg3[0]),
        .I4(sig_last_xfer_valid_im1),
        .O(O5[8]));
(* SOFT_HLUTNM = "soft_lutpair89" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][18]_srl4_i_1__2 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[14] ),
        .I1(p_17_out),
        .I2(\n_0_sig_addr_cntr_lsh_kh_reg[14] ),
        .O(in[14]));
LUT6 #(
    .INIT(64'h88888888F0F0F000)) 
     \INFERRED_GEN.data_reg[3][18]_srl4_i_2__0 
       (.I0(n_0_sig_brst_cnt_eq_one_ireg1_reg),
        .I1(n_0_sig_addr_aligned_ireg1_reg),
        .I2(sig_brst_cnt_eq_zero_ireg1),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(sig_btt_eq_b2mbaa_ireg1),
        .I5(n_0_sig_no_btt_residue_ireg1_reg),
        .O(sig_last_xfer_valid_im1));
(* SOFT_HLUTNM = "soft_lutpair62" *) 
   LUT5 #(
    .INIT(32'hBF80BFBF)) 
     \INFERRED_GEN.data_reg[3][19]_srl4_i_1__1 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_first_xfer_im0),
        .I2(n_0_sig_xfer_len_eq_0_ireg3_reg),
        .I3(sig_xfer_end_strb_ireg3[1]),
        .I4(sig_last_xfer_valid_im1),
        .O(O5[9]));
(* SOFT_HLUTNM = "soft_lutpair88" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][19]_srl4_i_1__2 
       (.I0(p_1_in),
        .I1(p_17_out),
        .I2(\n_0_sig_addr_cntr_lsh_kh_reg[15] ),
        .O(in[15]));
(* SOFT_HLUTNM = "soft_lutpair59" *) 
   LUT5 #(
    .INIT(32'hBF80BFBF)) 
     \INFERRED_GEN.data_reg[3][20]_srl4_i_1__1 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_first_xfer_im0),
        .I2(n_0_sig_xfer_len_eq_0_ireg3_reg),
        .I3(sig_xfer_end_strb_ireg3[2]),
        .I4(sig_last_xfer_valid_im1),
        .O(O5[10]));
(* SOFT_HLUTNM = "soft_lutpair85" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][20]_srl4_i_1__2 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(p_17_out),
        .I2(\n_0_sig_addr_cntr_lsh_kh_reg[16] ),
        .O(in[16]));
(* SOFT_HLUTNM = "soft_lutpair53" *) 
   LUT5 #(
    .INIT(32'hBF80BFBF)) 
     \INFERRED_GEN.data_reg[3][21]_srl4_i_1__1 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_first_xfer_im0),
        .I2(n_0_sig_xfer_len_eq_0_ireg3_reg),
        .I3(sig_xfer_end_strb_ireg3[3]),
        .I4(sig_last_xfer_valid_im1),
        .O(O5[11]));
(* SOFT_HLUTNM = "soft_lutpair86" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][21]_srl4_i_1__2 
       (.I0(sig_addr_cntr_im0_msh_reg[1]),
        .I1(p_17_out),
        .I2(\n_0_sig_addr_cntr_lsh_kh_reg[17] ),
        .O(in[17]));
(* SOFT_HLUTNM = "soft_lutpair87" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][22]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[2]),
        .I1(p_17_out),
        .I2(\n_0_sig_addr_cntr_lsh_kh_reg[18] ),
        .O(in[18]));
LUT2 #(
    .INIT(4'h8)) 
     \INFERRED_GEN.data_reg[3][23]_srl4_i_1__1 
       (.I0(n_0_sig_input_eof_reg_reg),
        .I1(sig_last_xfer_valid_im1),
        .O(O5[12]));
(* SOFT_HLUTNM = "soft_lutpair88" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][23]_srl4_i_1__2 
       (.I0(sig_addr_cntr_im0_msh_reg[3]),
        .I1(p_17_out),
        .I2(\n_0_sig_addr_cntr_lsh_kh_reg[19] ),
        .O(in[19]));
LUT6 #(
    .INIT(64'h0155ABFFABFFABFF)) 
     \INFERRED_GEN.data_reg[3][24]_srl4_i_1__1 
       (.I0(n_0_sig_no_btt_residue_ireg1_reg),
        .I1(sig_btt_eq_b2mbaa_ireg1),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_brst_cnt_eq_zero_ireg1),
        .I4(n_0_sig_addr_aligned_ireg1_reg),
        .I5(n_0_sig_brst_cnt_eq_one_ireg1_reg),
        .O(O5[13]));
(* SOFT_HLUTNM = "soft_lutpair87" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][24]_srl4_i_1__2 
       (.I0(sig_addr_cntr_im0_msh_reg[4]),
        .I1(p_17_out),
        .I2(\n_0_sig_addr_cntr_lsh_kh_reg[20] ),
        .O(in[20]));
(* SOFT_HLUTNM = "soft_lutpair73" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \INFERRED_GEN.data_reg[3][25]_srl4_i_1__1 
       (.I0(O2),
        .I1(sig_last_xfer_valid_im1),
        .O(O5[14]));
(* SOFT_HLUTNM = "soft_lutpair86" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][25]_srl4_i_1__2 
       (.I0(sig_addr_cntr_im0_msh_reg[5]),
        .I1(p_17_out),
        .I2(\n_0_sig_addr_cntr_lsh_kh_reg[21] ),
        .O(in[21]));
(* SOFT_HLUTNM = "soft_lutpair85" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][26]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[6]),
        .I1(p_17_out),
        .I2(\n_0_sig_addr_cntr_lsh_kh_reg[22] ),
        .O(in[22]));
(* SOFT_HLUTNM = "soft_lutpair84" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][27]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[7]),
        .I1(p_17_out),
        .I2(\n_0_sig_addr_cntr_lsh_kh_reg[23] ),
        .O(in[23]));
(* SOFT_HLUTNM = "soft_lutpair83" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][28]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[8]),
        .I1(p_17_out),
        .I2(\n_0_sig_addr_cntr_lsh_kh_reg[24] ),
        .O(in[24]));
(* SOFT_HLUTNM = "soft_lutpair82" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][29]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[9]),
        .I1(p_17_out),
        .I2(\n_0_sig_addr_cntr_lsh_kh_reg[25] ),
        .O(in[25]));
(* SOFT_HLUTNM = "soft_lutpair81" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][30]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[10]),
        .I1(p_17_out),
        .I2(\n_0_sig_addr_cntr_lsh_kh_reg[26] ),
        .O(in[26]));
(* SOFT_HLUTNM = "soft_lutpair80" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][31]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[11]),
        .I1(p_17_out),
        .I2(\n_0_sig_addr_cntr_lsh_kh_reg[27] ),
        .O(in[27]));
(* SOFT_HLUTNM = "soft_lutpair79" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][32]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[12]),
        .I1(p_17_out),
        .I2(\n_0_sig_addr_cntr_lsh_kh_reg[28] ),
        .O(in[28]));
(* SOFT_HLUTNM = "soft_lutpair78" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][33]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[13]),
        .I1(p_17_out),
        .I2(\n_0_sig_addr_cntr_lsh_kh_reg[29] ),
        .O(in[29]));
(* SOFT_HLUTNM = "soft_lutpair77" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][34]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[14]),
        .I1(p_17_out),
        .I2(\n_0_sig_addr_cntr_lsh_kh_reg[30] ),
        .O(in[30]));
(* SOFT_HLUTNM = "soft_lutpair76" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][35]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[15]),
        .I1(p_17_out),
        .I2(\n_0_sig_addr_cntr_lsh_kh_reg[31] ),
        .O(in[31]));
LUT3 #(
    .INIT(8'hA9)) 
     \INFERRED_GEN.data_reg[3][36]_srl4_i_1__0 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ),
        .I1(\n_0_sig_adjusted_addr_incr_ireg2_reg[0] ),
        .I2(\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ),
        .O(in[32]));
(* SOFT_HLUTNM = "soft_lutpair55" *) 
   LUT4 #(
    .INIT(16'hAAA9)) 
     \INFERRED_GEN.data_reg[3][37]_srl4_i_1__0 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[3] ),
        .I1(\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ),
        .I2(\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ),
        .I3(\n_0_sig_adjusted_addr_incr_ireg2_reg[0] ),
        .O(in[33]));
(* SOFT_HLUTNM = "soft_lutpair55" *) 
   LUT5 #(
    .INIT(32'hAAAAAAA9)) 
     \INFERRED_GEN.data_reg[3][38]_srl4_i_1__0 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[4] ),
        .I1(\n_0_sig_adjusted_addr_incr_ireg2_reg[3] ),
        .I2(\n_0_sig_adjusted_addr_incr_ireg2_reg[0] ),
        .I3(\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ),
        .I4(\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ),
        .O(in[34]));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
     \INFERRED_GEN.data_reg[3][39]_srl4_i_1__0 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[5] ),
        .I1(\n_0_sig_adjusted_addr_incr_ireg2_reg[4] ),
        .I2(\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ),
        .I3(\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ),
        .I4(\n_0_sig_adjusted_addr_incr_ireg2_reg[0] ),
        .I5(\n_0_sig_adjusted_addr_incr_ireg2_reg[3] ),
        .O(in[35]));
(* SOFT_HLUTNM = "soft_lutpair75" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][4]_srl4_i_2__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(p_17_out),
        .I2(\n_0_sig_addr_cntr_lsh_kh_reg[0] ),
        .O(in[0]));
(* SOFT_HLUTNM = "soft_lutpair77" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][5]_srl4_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(p_17_out),
        .I2(\n_0_sig_addr_cntr_lsh_kh_reg[1] ),
        .O(in[1]));
(* SOFT_HLUTNM = "soft_lutpair91" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][6]_srl4_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(p_17_out),
        .I2(\n_0_sig_addr_cntr_lsh_kh_reg[2] ),
        .O(in[2]));
(* SOFT_HLUTNM = "soft_lutpair90" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][7]_srl4_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(p_17_out),
        .I2(\n_0_sig_addr_cntr_lsh_kh_reg[3] ),
        .O(in[3]));
(* SOFT_HLUTNM = "soft_lutpair76" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][8]_srl4_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(p_17_out),
        .I2(\n_0_sig_addr_cntr_lsh_kh_reg[4] ),
        .O(in[4]));
(* SOFT_HLUTNM = "soft_lutpair79" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \INFERRED_GEN.data_reg[3][9]_srl4_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(p_17_out),
        .I2(\n_0_sig_addr_cntr_lsh_kh_reg[5] ),
        .O(in[5]));
(* SOFT_HLUTNM = "soft_lutpair71" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__2 
       (.I0(sig_calc_error_pushed),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(O1),
        .I3(sig_input_reg_empty),
        .O(O3));
LUT4 #(
    .INIT(16'h0C0A)) 
     sig_addr_aligned_ireg1_i_1__0
       (.I0(n_0_sig_addr_aligned_ireg1_reg),
        .I1(\n_0_sig_bytes_to_mbaa_ireg1[6]_i_1__0 ),
        .I2(sig_mmap_reset_reg),
        .I3(sig_sm_ld_calc1_reg),
        .O(n_0_sig_addr_aligned_ireg1_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_aligned_ireg1_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_addr_aligned_ireg1_i_1__0),
        .Q(n_0_sig_addr_aligned_ireg1_reg),
        .R(1'b0));
LUT4 #(
    .INIT(16'hBAAA)) 
     \sig_addr_cntr_im0_msh[0]_i_1__0 
       (.I0(sig_push_input_reg12_out),
        .I1(sig_predict_addr_lsh_ireg3),
        .I2(p_1_in),
        .I3(n_0_sig_first_xfer_im0_i_2__0),
        .O(\n_0_sig_addr_cntr_im0_msh[0]_i_1__0 ));
LUT6 #(
    .INIT(64'h555D555555515555)) 
     \sig_addr_cntr_im0_msh[0]_i_3__0 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(O1),
        .I3(O2),
        .I4(sig_input_reg_empty),
        .I5(Q[41]),
        .O(\n_0_sig_addr_cntr_im0_msh[0]_i_3__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_im0_msh[10]_i_2__0 
       (.I0(Q[51]),
        .I1(O2),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(O1),
        .I5(sig_addr_cntr_im0_msh_reg[10]),
        .O(\n_0_sig_addr_cntr_im0_msh[10]_i_2__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_im0_msh[11]_i_2__0 
       (.I0(Q[52]),
        .I1(O2),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(O1),
        .I5(sig_addr_cntr_im0_msh_reg[11]),
        .O(\n_0_sig_addr_cntr_im0_msh[11]_i_2__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_im0_msh[12]_i_2__0 
       (.I0(Q[53]),
        .I1(O2),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(O1),
        .I5(sig_addr_cntr_im0_msh_reg[12]),
        .O(\n_0_sig_addr_cntr_im0_msh[12]_i_2__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_im0_msh[13]_i_2__0 
       (.I0(Q[54]),
        .I1(O2),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(O1),
        .I5(sig_addr_cntr_im0_msh_reg[13]),
        .O(\n_0_sig_addr_cntr_im0_msh[13]_i_2__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_im0_msh[14]_i_2__0 
       (.I0(Q[55]),
        .I1(O2),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(O1),
        .I5(sig_addr_cntr_im0_msh_reg[14]),
        .O(\n_0_sig_addr_cntr_im0_msh[14]_i_2__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_im0_msh[15]_i_2__0 
       (.I0(Q[56]),
        .I1(O2),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(O1),
        .I5(sig_addr_cntr_im0_msh_reg[15]),
        .O(\n_0_sig_addr_cntr_im0_msh[15]_i_2__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_im0_msh[1]_i_2__0 
       (.I0(Q[42]),
        .I1(O2),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(O1),
        .I5(sig_addr_cntr_im0_msh_reg[1]),
        .O(\n_0_sig_addr_cntr_im0_msh[1]_i_2__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_im0_msh[1]_i_4__0 
       (.I0(Q[41]),
        .I1(O2),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(O1),
        .I5(sig_addr_cntr_im0_msh_reg[0]),
        .O(\n_0_sig_addr_cntr_im0_msh[1]_i_4__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_im0_msh[2]_i_2__0 
       (.I0(Q[43]),
        .I1(O2),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(O1),
        .I5(sig_addr_cntr_im0_msh_reg[2]),
        .O(\n_0_sig_addr_cntr_im0_msh[2]_i_2__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_im0_msh[3]_i_2__0 
       (.I0(Q[44]),
        .I1(O2),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(O1),
        .I5(sig_addr_cntr_im0_msh_reg[3]),
        .O(\n_0_sig_addr_cntr_im0_msh[3]_i_2__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_im0_msh[4]_i_2__0 
       (.I0(Q[45]),
        .I1(O2),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(O1),
        .I5(sig_addr_cntr_im0_msh_reg[4]),
        .O(\n_0_sig_addr_cntr_im0_msh[4]_i_2__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_im0_msh[5]_i_2__0 
       (.I0(Q[46]),
        .I1(O2),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(O1),
        .I5(sig_addr_cntr_im0_msh_reg[5]),
        .O(\n_0_sig_addr_cntr_im0_msh[5]_i_2__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_im0_msh[6]_i_2__0 
       (.I0(Q[47]),
        .I1(O2),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(O1),
        .I5(sig_addr_cntr_im0_msh_reg[6]),
        .O(\n_0_sig_addr_cntr_im0_msh[6]_i_2__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_im0_msh[7]_i_2__0 
       (.I0(Q[48]),
        .I1(O2),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(O1),
        .I5(sig_addr_cntr_im0_msh_reg[7]),
        .O(\n_0_sig_addr_cntr_im0_msh[7]_i_2__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_im0_msh[8]_i_2__0 
       (.I0(Q[49]),
        .I1(O2),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(O1),
        .I5(sig_addr_cntr_im0_msh_reg[8]),
        .O(\n_0_sig_addr_cntr_im0_msh[8]_i_2__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_im0_msh[9]_i_2__0 
       (.I0(Q[50]),
        .I1(O2),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(O1),
        .I5(sig_addr_cntr_im0_msh_reg[9]),
        .O(\n_0_sig_addr_cntr_im0_msh[9]_i_2__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[0] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[0]_i_2__0 ),
        .Q(sig_addr_cntr_im0_msh_reg[0]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[10] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[10]_i_1__0 ),
        .Q(sig_addr_cntr_im0_msh_reg[10]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[11] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[11]_i_1__0 ),
        .Q(sig_addr_cntr_im0_msh_reg[11]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[12] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[12]_i_1__0 ),
        .Q(sig_addr_cntr_im0_msh_reg[12]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[13] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[13]_i_1__0 ),
        .Q(sig_addr_cntr_im0_msh_reg[13]),
        .R(sig_mmap_reset_reg));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \sig_addr_cntr_im0_msh_reg[13]_i_3__0_CARRY4 
       (.CI(\n_0_sig_addr_cntr_im0_msh_reg[12]_i_3__0 ),
        .CO({\NLW_sig_addr_cntr_im0_msh_reg[13]_i_3__0_CARRY4_CO_UNCONNECTED [3:2],\n_0_sig_addr_cntr_im0_msh_reg[14]_i_3__0 ,\n_0_sig_addr_cntr_im0_msh_reg[13]_i_3__0 }),
        .CYINIT(1'b0),
        .DI({\NLW_sig_addr_cntr_im0_msh_reg[13]_i_3__0_CARRY4_DI_UNCONNECTED [3],1'b0,1'b0,1'b0}),
        .O({\n_0_sig_addr_cntr_im0_msh_reg[15]_i_1__0 ,\n_0_sig_addr_cntr_im0_msh_reg[14]_i_1__0 ,\n_0_sig_addr_cntr_im0_msh_reg[13]_i_1__0 ,\n_0_sig_addr_cntr_im0_msh_reg[12]_i_1__0 }),
        .S({\n_0_sig_addr_cntr_im0_msh[15]_i_2__0 ,\n_0_sig_addr_cntr_im0_msh[14]_i_2__0 ,\n_0_sig_addr_cntr_im0_msh[13]_i_2__0 ,\n_0_sig_addr_cntr_im0_msh[12]_i_2__0 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[14] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[14]_i_1__0 ),
        .Q(sig_addr_cntr_im0_msh_reg[14]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[15] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[15]_i_1__0 ),
        .Q(sig_addr_cntr_im0_msh_reg[15]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[1] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[1]_i_1__0 ),
        .Q(sig_addr_cntr_im0_msh_reg[1]),
        .R(sig_mmap_reset_reg));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \sig_addr_cntr_im0_msh_reg[1]_i_3__0_CARRY4 
       (.CI(1'b0),
        .CO({\n_0_sig_addr_cntr_im0_msh_reg[4]_i_3__0 ,\n_0_sig_addr_cntr_im0_msh_reg[3]_i_3__0 ,\n_0_sig_addr_cntr_im0_msh_reg[2]_i_3__0 ,\n_0_sig_addr_cntr_im0_msh_reg[1]_i_3__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\n_0_sig_addr_cntr_im0_msh[1]_i_4__0 }),
        .O({\n_0_sig_addr_cntr_im0_msh_reg[3]_i_1__0 ,\n_0_sig_addr_cntr_im0_msh_reg[2]_i_1__0 ,\n_0_sig_addr_cntr_im0_msh_reg[1]_i_1__0 ,\n_0_sig_addr_cntr_im0_msh_reg[0]_i_2__0 }),
        .S({\n_0_sig_addr_cntr_im0_msh[3]_i_2__0 ,\n_0_sig_addr_cntr_im0_msh[2]_i_2__0 ,\n_0_sig_addr_cntr_im0_msh[1]_i_2__0 ,\n_0_sig_addr_cntr_im0_msh[0]_i_3__0 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[2] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[2]_i_1__0 ),
        .Q(sig_addr_cntr_im0_msh_reg[2]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[3] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[3]_i_1__0 ),
        .Q(sig_addr_cntr_im0_msh_reg[3]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[4] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[4]_i_1__0 ),
        .Q(sig_addr_cntr_im0_msh_reg[4]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[5] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[5]_i_1__0 ),
        .Q(sig_addr_cntr_im0_msh_reg[5]),
        .R(sig_mmap_reset_reg));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \sig_addr_cntr_im0_msh_reg[5]_i_3__0_CARRY4 
       (.CI(\n_0_sig_addr_cntr_im0_msh_reg[4]_i_3__0 ),
        .CO({\n_0_sig_addr_cntr_im0_msh_reg[8]_i_3__0 ,\n_0_sig_addr_cntr_im0_msh_reg[7]_i_3__0 ,\n_0_sig_addr_cntr_im0_msh_reg[6]_i_3__0 ,\n_0_sig_addr_cntr_im0_msh_reg[5]_i_3__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_sig_addr_cntr_im0_msh_reg[7]_i_1__0 ,\n_0_sig_addr_cntr_im0_msh_reg[6]_i_1__0 ,\n_0_sig_addr_cntr_im0_msh_reg[5]_i_1__0 ,\n_0_sig_addr_cntr_im0_msh_reg[4]_i_1__0 }),
        .S({\n_0_sig_addr_cntr_im0_msh[7]_i_2__0 ,\n_0_sig_addr_cntr_im0_msh[6]_i_2__0 ,\n_0_sig_addr_cntr_im0_msh[5]_i_2__0 ,\n_0_sig_addr_cntr_im0_msh[4]_i_2__0 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[6] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[6]_i_1__0 ),
        .Q(sig_addr_cntr_im0_msh_reg[6]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[7] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[7]_i_1__0 ),
        .Q(sig_addr_cntr_im0_msh_reg[7]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[8] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[8]_i_1__0 ),
        .Q(sig_addr_cntr_im0_msh_reg[8]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[9] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_im0_msh_reg[9]_i_1__0 ),
        .Q(sig_addr_cntr_im0_msh_reg[9]),
        .R(sig_mmap_reset_reg));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \sig_addr_cntr_im0_msh_reg[9]_i_3__0_CARRY4 
       (.CI(\n_0_sig_addr_cntr_im0_msh_reg[8]_i_3__0 ),
        .CO({\n_0_sig_addr_cntr_im0_msh_reg[12]_i_3__0 ,\n_0_sig_addr_cntr_im0_msh_reg[11]_i_3__0 ,\n_0_sig_addr_cntr_im0_msh_reg[10]_i_3__0 ,\n_0_sig_addr_cntr_im0_msh_reg[9]_i_3__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_sig_addr_cntr_im0_msh_reg[11]_i_1__0 ,\n_0_sig_addr_cntr_im0_msh_reg[10]_i_1__0 ,\n_0_sig_addr_cntr_im0_msh_reg[9]_i_1__0 ,\n_0_sig_addr_cntr_im0_msh_reg[8]_i_1__0 }),
        .S({\n_0_sig_addr_cntr_im0_msh[11]_i_2__0 ,\n_0_sig_addr_cntr_im0_msh[10]_i_2__0 ,\n_0_sig_addr_cntr_im0_msh[9]_i_2__0 ,\n_0_sig_addr_cntr_im0_msh[8]_i_2__0 }));
(* SOFT_HLUTNM = "soft_lutpair61" *) 
   LUT4 #(
    .INIT(16'hD888)) 
     \sig_addr_cntr_incr_ireg2[0]_i_1__0 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I2(\n_0_sig_bytes_to_mbaa_ireg1_reg[0] ),
        .I3(sig_first_xfer_im0),
        .O(\n_0_sig_addr_cntr_incr_ireg2[0]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair74" *) 
   LUT4 #(
    .INIT(16'hD888)) 
     \sig_addr_cntr_incr_ireg2[1]_i_1__0 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I2(\n_0_sig_bytes_to_mbaa_ireg1_reg[1] ),
        .I3(sig_first_xfer_im0),
        .O(\n_0_sig_addr_cntr_incr_ireg2[1]_i_1__0 ));
LUT4 #(
    .INIT(16'hF088)) 
     \sig_addr_cntr_incr_ireg2[2]_i_1__0 
       (.I0(sig_first_xfer_im0),
        .I1(\n_0_sig_bytes_to_mbaa_ireg1_reg[2] ),
        .I2(\n_0_sig_btt_cntr_im0_reg[2] ),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_addr_cntr_incr_ireg2[2]_i_1__0 ));
LUT4 #(
    .INIT(16'hB888)) 
     \sig_addr_cntr_incr_ireg2[3]_i_1__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[3] ),
        .O(\n_0_sig_addr_cntr_incr_ireg2[3]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair65" *) 
   LUT4 #(
    .INIT(16'hB888)) 
     \sig_addr_cntr_incr_ireg2[4]_i_1__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[4] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[4] ),
        .O(\n_0_sig_addr_cntr_incr_ireg2[4]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair67" *) 
   LUT4 #(
    .INIT(16'hB888)) 
     \sig_addr_cntr_incr_ireg2[5]_i_1__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[5] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[5] ),
        .O(\n_0_sig_addr_cntr_incr_ireg2[5]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair67" *) 
   LUT3 #(
    .INIT(8'h45)) 
     \sig_addr_cntr_incr_ireg2[6]_i_1__0 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(\n_0_sig_bytes_to_mbaa_ireg1_reg[6] ),
        .I2(sig_first_xfer_im0),
        .O(\n_0_sig_addr_cntr_incr_ireg2[6]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[0]_i_1__0 ),
        .Q(\n_0_sig_addr_cntr_incr_ireg2_reg[0] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(1'b0),
        .Q(\n_0_sig_addr_cntr_incr_ireg2_reg[10] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(1'b0),
        .Q(\n_0_sig_addr_cntr_incr_ireg2_reg[11] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(1'b0),
        .Q(\n_0_sig_addr_cntr_incr_ireg2_reg[12] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(1'b0),
        .Q(\n_0_sig_addr_cntr_incr_ireg2_reg[13] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(1'b0),
        .Q(\n_0_sig_addr_cntr_incr_ireg2_reg[14] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(1'b0),
        .Q(\n_0_sig_addr_cntr_incr_ireg2_reg[15] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[1]_i_1__0 ),
        .Q(\n_0_sig_addr_cntr_incr_ireg2_reg[1] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[2]_i_1__0 ),
        .Q(\n_0_sig_addr_cntr_incr_ireg2_reg[2] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[3]_i_1__0 ),
        .Q(\n_0_sig_addr_cntr_incr_ireg2_reg[3] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[4]_i_1__0 ),
        .Q(\n_0_sig_addr_cntr_incr_ireg2_reg[4] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[5]_i_1__0 ),
        .Q(\n_0_sig_addr_cntr_incr_ireg2_reg[5] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[6]_i_1__0 ),
        .Q(\n_0_sig_addr_cntr_incr_ireg2_reg[6] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(1'b0),
        .Q(\n_0_sig_addr_cntr_incr_ireg2_reg[7] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(1'b0),
        .Q(\n_0_sig_addr_cntr_incr_ireg2_reg[8] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(1'b0),
        .Q(\n_0_sig_addr_cntr_incr_ireg2_reg[9] ),
        .R(sig_mmap_reset_reg));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_lsh_im0[0]_i_1__0 
       (.I0(Q[25]),
        .I1(O2),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(O1),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[0] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[0]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_lsh_im0[10]_i_1__0 
       (.I0(Q[35]),
        .I1(O2),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(O1),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[10] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[10]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_lsh_im0[11]_i_1__0 
       (.I0(Q[36]),
        .I1(O2),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(O1),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[11] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[11]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_lsh_im0[12]_i_1__0 
       (.I0(Q[37]),
        .I1(O2),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(O1),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[12] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[12]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_lsh_im0[13]_i_1__0 
       (.I0(Q[38]),
        .I1(O2),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(O1),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[13] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[13]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_lsh_im0[14]_i_1__0 
       (.I0(Q[39]),
        .I1(O2),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(O1),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[14] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[14]_i_1__0 ));
LUT5 #(
    .INIT(32'hFFFF0040)) 
     \sig_addr_cntr_lsh_im0[15]_i_1__0 
       (.I0(O1),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(O2),
        .I4(n_0_sig_first_xfer_im0_i_2__0),
        .O(\n_0_sig_addr_cntr_lsh_im0[15]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_lsh_im0[15]_i_2__0 
       (.I0(Q[40]),
        .I1(O2),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(O1),
        .I5(sig_predict_addr_lsh_ireg3),
        .O(\n_0_sig_addr_cntr_lsh_im0[15]_i_2__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_lsh_im0[1]_i_1__0 
       (.I0(Q[26]),
        .I1(O2),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(O1),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[1] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[1]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_lsh_im0[2]_i_1__0 
       (.I0(Q[27]),
        .I1(O2),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(O1),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[2] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[2]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_lsh_im0[3]_i_1__0 
       (.I0(Q[28]),
        .I1(O2),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(O1),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[3] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[3]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_lsh_im0[4]_i_1__0 
       (.I0(Q[29]),
        .I1(O2),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(O1),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[4] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[4]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_lsh_im0[5]_i_1__0 
       (.I0(Q[30]),
        .I1(O2),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(O1),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[5] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[5]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_lsh_im0[6]_i_1__0 
       (.I0(Q[31]),
        .I1(O2),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(O1),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[6] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[6]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_lsh_im0[7]_i_1__0 
       (.I0(Q[32]),
        .I1(O2),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(O1),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[7] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[7]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_lsh_im0[8]_i_1__0 
       (.I0(Q[33]),
        .I1(O2),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(O1),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[8] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[8]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_addr_cntr_lsh_im0[9]_i_1__0 
       (.I0(Q[34]),
        .I1(O2),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(O1),
        .I5(\n_0_sig_predict_addr_lsh_ireg3_reg[9] ),
        .O(\n_0_sig_addr_cntr_lsh_im0[9]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[0] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[0]_i_1__0 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[0]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[10] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[10]_i_1__0 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[10] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[11] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[11]_i_1__0 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[11] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[12] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[12]_i_1__0 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[12] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[13] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[13]_i_1__0 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[13] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[14] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[14]_i_1__0 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[14] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[15] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[15]_i_2__0 ),
        .Q(p_1_in),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[1] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[1]_i_1__0 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[1]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[2] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[2]_i_1__0 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[2]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[3] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[3]_i_1__0 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[3]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[4] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[4]_i_1__0 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[4]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[5] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[5]_i_1__0 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[5]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[6] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[6]_i_1__0 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[6] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[7] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[7]_i_1__0 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[7] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[8] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[8]_i_1__0 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[8] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[9] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[9]_i_1__0 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[9] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[25]),
        .Q(\n_0_sig_addr_cntr_lsh_kh_reg[0] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[35]),
        .Q(\n_0_sig_addr_cntr_lsh_kh_reg[10] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[36]),
        .Q(\n_0_sig_addr_cntr_lsh_kh_reg[11] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[37]),
        .Q(\n_0_sig_addr_cntr_lsh_kh_reg[12] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[38]),
        .Q(\n_0_sig_addr_cntr_lsh_kh_reg[13] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[39]),
        .Q(\n_0_sig_addr_cntr_lsh_kh_reg[14] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[40]),
        .Q(\n_0_sig_addr_cntr_lsh_kh_reg[15] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[41]),
        .Q(\n_0_sig_addr_cntr_lsh_kh_reg[16] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[42]),
        .Q(\n_0_sig_addr_cntr_lsh_kh_reg[17] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[43]),
        .Q(\n_0_sig_addr_cntr_lsh_kh_reg[18] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[44]),
        .Q(\n_0_sig_addr_cntr_lsh_kh_reg[19] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[26]),
        .Q(\n_0_sig_addr_cntr_lsh_kh_reg[1] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[45]),
        .Q(\n_0_sig_addr_cntr_lsh_kh_reg[20] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[46]),
        .Q(\n_0_sig_addr_cntr_lsh_kh_reg[21] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[47]),
        .Q(\n_0_sig_addr_cntr_lsh_kh_reg[22] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[48]),
        .Q(\n_0_sig_addr_cntr_lsh_kh_reg[23] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[49]),
        .Q(\n_0_sig_addr_cntr_lsh_kh_reg[24] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[50]),
        .Q(\n_0_sig_addr_cntr_lsh_kh_reg[25] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[51]),
        .Q(\n_0_sig_addr_cntr_lsh_kh_reg[26] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[52]),
        .Q(\n_0_sig_addr_cntr_lsh_kh_reg[27] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[53]),
        .Q(\n_0_sig_addr_cntr_lsh_kh_reg[28] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[54]),
        .Q(\n_0_sig_addr_cntr_lsh_kh_reg[29] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[27]),
        .Q(\n_0_sig_addr_cntr_lsh_kh_reg[2] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[55]),
        .Q(\n_0_sig_addr_cntr_lsh_kh_reg[30] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[56]),
        .Q(\n_0_sig_addr_cntr_lsh_kh_reg[31] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[28]),
        .Q(\n_0_sig_addr_cntr_lsh_kh_reg[3] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[29]),
        .Q(\n_0_sig_addr_cntr_lsh_kh_reg[4] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[30]),
        .Q(\n_0_sig_addr_cntr_lsh_kh_reg[5] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[31]),
        .Q(\n_0_sig_addr_cntr_lsh_kh_reg[6] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[32]),
        .Q(\n_0_sig_addr_cntr_lsh_kh_reg[7] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[33]),
        .Q(\n_0_sig_addr_cntr_lsh_kh_reg[8] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[34]),
        .Q(\n_0_sig_addr_cntr_lsh_kh_reg[9] ),
        .R(sig_mmap_reset_reg));
(* SOFT_HLUTNM = "soft_lutpair61" *) 
   LUT5 #(
    .INIT(32'h596A6A6A)) 
     \sig_adjusted_addr_incr_ireg2[0]_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[0] ),
        .I4(sig_first_xfer_im0),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[0]_i_1__0 ));
LUT6 #(
    .INIT(64'h55AA6A6AAA559595)) 
     \sig_adjusted_addr_incr_ireg2[1]_i_1__0 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2[1]_i_2__0 ),
        .I1(sig_first_xfer_im0),
        .I2(\n_0_sig_bytes_to_mbaa_ireg1_reg[1] ),
        .I3(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I4(sig_btt_lt_b2mbaa_ireg1),
        .I5(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[1]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair60" *) 
   LUT5 #(
    .INIT(32'h2777FFFF)) 
     \sig_adjusted_addr_incr_ireg2[1]_i_2__0 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I2(\n_0_sig_bytes_to_mbaa_ireg1_reg[0] ),
        .I3(sig_first_xfer_im0),
        .I4(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[1]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair58" *) 
   LUT5 #(
    .INIT(32'hD8882777)) 
     \sig_adjusted_addr_incr_ireg2[2]_i_1__0 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(\n_0_sig_btt_cntr_im0_reg[2] ),
        .I2(\n_0_sig_bytes_to_mbaa_ireg1_reg[2] ),
        .I3(sig_first_xfer_im0),
        .I4(\n_0_sig_adjusted_addr_incr_ireg2[2]_i_2__0 ),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[2]_i_1__0 ));
LUT6 #(
    .INIT(64'h082A2A2AAEBFBFBF)) 
     \sig_adjusted_addr_incr_ireg2[2]_i_2__0 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2[1]_i_2__0 ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[1] ),
        .I4(sig_first_xfer_im0),
        .I5(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[2]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair63" *) 
   LUT5 #(
    .INIT(32'h9A959595)) 
     \sig_adjusted_addr_incr_ireg2[3]_i_1__0 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2[3]_i_2__0 ),
        .I1(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_first_xfer_im0),
        .I4(\n_0_sig_bytes_to_mbaa_ireg1_reg[3] ),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[3]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair58" *) 
   LUT5 #(
    .INIT(32'hAEBFBFBF)) 
     \sig_adjusted_addr_incr_ireg2[3]_i_2__0 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2[2]_i_2__0 ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(\n_0_sig_btt_cntr_im0_reg[2] ),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[2] ),
        .I4(sig_first_xfer_im0),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[3]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair65" *) 
   LUT5 #(
    .INIT(32'h07F7F808)) 
     \sig_adjusted_addr_incr_ireg2[4]_i_1__0 
       (.I0(\n_0_sig_bytes_to_mbaa_ireg1_reg[4] ),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\n_0_sig_btt_cntr_im0_reg[4] ),
        .I4(\n_0_sig_adjusted_addr_incr_ireg2[5]_i_2__0 ),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[4]_i_1__0 ));
LUT6 #(
    .INIT(64'h07F7F808F808F808)) 
     \sig_adjusted_addr_incr_ireg2[5]_i_1__0 
       (.I0(\n_0_sig_bytes_to_mbaa_ireg1_reg[5] ),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\n_0_sig_btt_cntr_im0_reg[5] ),
        .I4(\n_0_sig_adjusted_addr_incr_ireg2[5]_i_2__0 ),
        .I5(\n_0_sig_addr_cntr_incr_ireg2[4]_i_1__0 ),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[5]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair63" *) 
   LUT5 #(
    .INIT(32'h0000F808)) 
     \sig_adjusted_addr_incr_ireg2[5]_i_2__0 
       (.I0(\n_0_sig_bytes_to_mbaa_ireg1_reg[3] ),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I4(\n_0_sig_adjusted_addr_incr_ireg2[3]_i_2__0 ),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[5]_i_2__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_adjusted_addr_incr_ireg2[0]_i_1__0 ),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[0] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_adjusted_addr_incr_ireg2[1]_i_1__0 ),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_adjusted_addr_incr_ireg2[2]_i_1__0 ),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_adjusted_addr_incr_ireg2[3]_i_1__0 ),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[3] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_adjusted_addr_incr_ireg2[4]_i_1__0 ),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[4] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_adjusted_addr_incr_ireg2[5]_i_1__0 ),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[5] ),
        .R(sig_mmap_reset_reg));
LUT5 #(
    .INIT(32'h222F2220)) 
     sig_brst_cnt_eq_one_ireg1_i_1__0
       (.I0(n_0_sig_brst_cnt_eq_zero_ireg1_i_2__0),
        .I1(n_0_sig_brst_cnt_eq_one_ireg1_i_2__0),
        .I2(sig_mmap_reset_reg),
        .I3(sig_sm_ld_calc1_reg),
        .I4(n_0_sig_brst_cnt_eq_one_ireg1_reg),
        .O(n_0_sig_brst_cnt_eq_one_ireg1_i_1__0));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
     sig_brst_cnt_eq_one_ireg1_i_2__0
       (.I0(\n_0_sig_btt_cntr_im0_reg[16] ),
        .I1(\n_0_sig_btt_cntr_im0_reg[15] ),
        .I2(sig_mmap_reset_reg),
        .I3(\n_0_sig_btt_cntr_im0_reg[6] ),
        .I4(\n_0_sig_btt_cntr_im0_reg[9] ),
        .I5(\n_0_sig_btt_cntr_im0_reg[21] ),
        .O(n_0_sig_brst_cnt_eq_one_ireg1_i_2__0));
FDRE #(
    .INIT(1'b0)) 
     sig_brst_cnt_eq_one_ireg1_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_brst_cnt_eq_one_ireg1_i_1__0),
        .Q(n_0_sig_brst_cnt_eq_one_ireg1_reg),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0000000000000002)) 
     sig_brst_cnt_eq_zero_ireg1_i_1__0
       (.I0(n_0_sig_brst_cnt_eq_zero_ireg1_i_2__0),
        .I1(\n_0_sig_btt_cntr_im0_reg[6] ),
        .I2(\n_0_sig_btt_cntr_im0_reg[16] ),
        .I3(\n_0_sig_btt_cntr_im0_reg[15] ),
        .I4(\n_0_sig_btt_cntr_im0_reg[9] ),
        .I5(\n_0_sig_btt_cntr_im0_reg[21] ),
        .O(sig_brst_cnt_eq_zero_im0));
LUT2 #(
    .INIT(4'h8)) 
     sig_brst_cnt_eq_zero_ireg1_i_2__0
       (.I0(n_0_sig_brst_cnt_eq_zero_ireg1_i_3__0),
        .I1(n_0_sig_brst_cnt_eq_zero_ireg1_i_4__0),
        .O(n_0_sig_brst_cnt_eq_zero_ireg1_i_2__0));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_brst_cnt_eq_zero_ireg1_i_3__0
       (.I0(\n_0_sig_btt_cntr_im0_reg[20] ),
        .I1(\n_0_sig_btt_cntr_im0_reg[19] ),
        .I2(\n_0_sig_btt_cntr_im0_reg[10] ),
        .I3(\n_0_sig_btt_cntr_im0_reg[17] ),
        .I4(\n_0_sig_btt_cntr_im0_reg[11] ),
        .I5(\n_0_sig_btt_cntr_im0_reg[12] ),
        .O(n_0_sig_brst_cnt_eq_zero_ireg1_i_3__0));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_brst_cnt_eq_zero_ireg1_i_4__0
       (.I0(\n_0_sig_btt_cntr_im0_reg[14] ),
        .I1(\n_0_sig_btt_cntr_im0_reg[13] ),
        .I2(\n_0_sig_btt_cntr_im0_reg[18] ),
        .I3(\n_0_sig_btt_cntr_im0_reg[22] ),
        .I4(\n_0_sig_btt_cntr_im0_reg[7] ),
        .I5(\n_0_sig_btt_cntr_im0_reg[8] ),
        .O(n_0_sig_brst_cnt_eq_zero_ireg1_i_4__0));
FDRE #(
    .INIT(1'b0)) 
     sig_brst_cnt_eq_zero_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_brst_cnt_eq_zero_im0),
        .Q(sig_brst_cnt_eq_zero_ireg1),
        .R(sig_mmap_reset_reg));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr_im0[0]_i_1__0 
       (.I0(Q[0]),
        .I1(O2),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(O1),
        .I5(\n_7_sig_btt_cntr_im0_reg[3]_i_2 ),
        .O(\n_0_sig_btt_cntr_im0[0]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr_im0[10]_i_1__0 
       (.I0(Q[10]),
        .I1(O2),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(O1),
        .I5(\n_5_sig_btt_cntr_im0_reg[11]_i_2 ),
        .O(\n_0_sig_btt_cntr_im0[10]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr_im0[11]_i_1__0 
       (.I0(Q[11]),
        .I1(O2),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(O1),
        .I5(\n_4_sig_btt_cntr_im0_reg[11]_i_2 ),
        .O(\n_0_sig_btt_cntr_im0[11]_i_1__0 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[11]_i_3__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[11] ),
        .I1(\n_0_sig_addr_cntr_incr_ireg2_reg[11] ),
        .O(\n_0_sig_btt_cntr_im0[11]_i_3__0 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[11]_i_4__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[10] ),
        .I1(\n_0_sig_addr_cntr_incr_ireg2_reg[10] ),
        .O(\n_0_sig_btt_cntr_im0[11]_i_4__0 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[11]_i_5__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[9] ),
        .I1(\n_0_sig_addr_cntr_incr_ireg2_reg[9] ),
        .O(\n_0_sig_btt_cntr_im0[11]_i_5__0 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[11]_i_6__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[8] ),
        .I1(\n_0_sig_addr_cntr_incr_ireg2_reg[8] ),
        .O(\n_0_sig_btt_cntr_im0[11]_i_6__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr_im0[12]_i_1__0 
       (.I0(Q[12]),
        .I1(O2),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(O1),
        .I5(\n_7_sig_btt_cntr_im0_reg[15]_i_2 ),
        .O(\n_0_sig_btt_cntr_im0[12]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr_im0[13]_i_1__0 
       (.I0(Q[13]),
        .I1(O2),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(O1),
        .I5(\n_6_sig_btt_cntr_im0_reg[15]_i_2 ),
        .O(\n_0_sig_btt_cntr_im0[13]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr_im0[14]_i_1__0 
       (.I0(Q[14]),
        .I1(O2),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(O1),
        .I5(\n_5_sig_btt_cntr_im0_reg[15]_i_2 ),
        .O(\n_0_sig_btt_cntr_im0[14]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr_im0[15]_i_1__0 
       (.I0(Q[15]),
        .I1(O2),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(O1),
        .I5(\n_4_sig_btt_cntr_im0_reg[15]_i_2 ),
        .O(\n_0_sig_btt_cntr_im0[15]_i_1__0 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[15]_i_3__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[15] ),
        .I1(\n_0_sig_addr_cntr_incr_ireg2_reg[15] ),
        .O(\n_0_sig_btt_cntr_im0[15]_i_3__0 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[15]_i_4__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[14] ),
        .I1(\n_0_sig_addr_cntr_incr_ireg2_reg[14] ),
        .O(\n_0_sig_btt_cntr_im0[15]_i_4__0 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[15]_i_5__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[13] ),
        .I1(\n_0_sig_addr_cntr_incr_ireg2_reg[13] ),
        .O(\n_0_sig_btt_cntr_im0[15]_i_5__0 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[15]_i_6__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[12] ),
        .I1(\n_0_sig_addr_cntr_incr_ireg2_reg[12] ),
        .O(\n_0_sig_btt_cntr_im0[15]_i_6__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr_im0[16]_i_1__0 
       (.I0(Q[16]),
        .I1(O2),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(O1),
        .I5(\n_7_sig_btt_cntr_im0_reg[19]_i_2 ),
        .O(\n_0_sig_btt_cntr_im0[16]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr_im0[17]_i_1__0 
       (.I0(Q[17]),
        .I1(O2),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(O1),
        .I5(\n_6_sig_btt_cntr_im0_reg[19]_i_2 ),
        .O(\n_0_sig_btt_cntr_im0[17]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr_im0[18]_i_1__0 
       (.I0(Q[18]),
        .I1(O2),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(O1),
        .I5(\n_5_sig_btt_cntr_im0_reg[19]_i_2 ),
        .O(\n_0_sig_btt_cntr_im0[18]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr_im0[19]_i_1__0 
       (.I0(Q[19]),
        .I1(O2),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(O1),
        .I5(\n_4_sig_btt_cntr_im0_reg[19]_i_2 ),
        .O(\n_0_sig_btt_cntr_im0[19]_i_1__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[19]_i_3__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[19] ),
        .O(\n_0_sig_btt_cntr_im0[19]_i_3__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[19]_i_4__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[18] ),
        .O(\n_0_sig_btt_cntr_im0[19]_i_4__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[19]_i_5__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[17] ),
        .O(\n_0_sig_btt_cntr_im0[19]_i_5__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[19]_i_6__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[16] ),
        .O(\n_0_sig_btt_cntr_im0[19]_i_6__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr_im0[1]_i_1__0 
       (.I0(Q[1]),
        .I1(O2),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(O1),
        .I5(\n_6_sig_btt_cntr_im0_reg[3]_i_2 ),
        .O(\n_0_sig_btt_cntr_im0[1]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr_im0[20]_i_1__0 
       (.I0(Q[20]),
        .I1(O2),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(O1),
        .I5(\n_7_sig_btt_cntr_im0_reg[22]_i_3 ),
        .O(\n_0_sig_btt_cntr_im0[20]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr_im0[21]_i_1__0 
       (.I0(Q[21]),
        .I1(O2),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(O1),
        .I5(\n_6_sig_btt_cntr_im0_reg[22]_i_3 ),
        .O(\n_0_sig_btt_cntr_im0[21]_i_1__0 ));
LUT5 #(
    .INIT(32'hFFFF0040)) 
     \sig_btt_cntr_im0[22]_i_1__0 
       (.I0(O1),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(O2),
        .I4(n_0_sig_first_xfer_im0_i_2__0),
        .O(\n_0_sig_btt_cntr_im0[22]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr_im0[22]_i_2__0 
       (.I0(Q[22]),
        .I1(O2),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(O1),
        .I5(\n_5_sig_btt_cntr_im0_reg[22]_i_3 ),
        .O(\n_0_sig_btt_cntr_im0[22]_i_2__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[22]_i_4__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[22] ),
        .O(\n_0_sig_btt_cntr_im0[22]_i_4__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[22]_i_5__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[21] ),
        .O(\n_0_sig_btt_cntr_im0[22]_i_5__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[22]_i_6__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[20] ),
        .O(\n_0_sig_btt_cntr_im0[22]_i_6__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr_im0[2]_i_1__0 
       (.I0(Q[2]),
        .I1(O2),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(O1),
        .I5(\n_5_sig_btt_cntr_im0_reg[3]_i_2 ),
        .O(\n_0_sig_btt_cntr_im0[2]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr_im0[3]_i_1__0 
       (.I0(Q[3]),
        .I1(O2),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(O1),
        .I5(\n_4_sig_btt_cntr_im0_reg[3]_i_2 ),
        .O(\n_0_sig_btt_cntr_im0[3]_i_1__0 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[3]_i_3__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I1(\n_0_sig_addr_cntr_incr_ireg2_reg[3] ),
        .O(\n_0_sig_btt_cntr_im0[3]_i_3__0 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[3]_i_4__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[2] ),
        .I1(\n_0_sig_addr_cntr_incr_ireg2_reg[2] ),
        .O(\n_0_sig_btt_cntr_im0[3]_i_4__0 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[3]_i_5__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I1(\n_0_sig_addr_cntr_incr_ireg2_reg[1] ),
        .O(\n_0_sig_btt_cntr_im0[3]_i_5__0 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[3]_i_6__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I1(\n_0_sig_addr_cntr_incr_ireg2_reg[0] ),
        .O(\n_0_sig_btt_cntr_im0[3]_i_6__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr_im0[4]_i_1__0 
       (.I0(Q[4]),
        .I1(O2),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(O1),
        .I5(\n_7_sig_btt_cntr_im0_reg[7]_i_2 ),
        .O(\n_0_sig_btt_cntr_im0[4]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr_im0[5]_i_1__0 
       (.I0(Q[5]),
        .I1(O2),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(O1),
        .I5(\n_6_sig_btt_cntr_im0_reg[7]_i_2 ),
        .O(\n_0_sig_btt_cntr_im0[5]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr_im0[6]_i_1__0 
       (.I0(Q[6]),
        .I1(O2),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(O1),
        .I5(\n_5_sig_btt_cntr_im0_reg[7]_i_2 ),
        .O(\n_0_sig_btt_cntr_im0[6]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr_im0[7]_i_1__0 
       (.I0(Q[7]),
        .I1(O2),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(O1),
        .I5(\n_4_sig_btt_cntr_im0_reg[7]_i_2 ),
        .O(\n_0_sig_btt_cntr_im0[7]_i_1__0 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[7]_i_3__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[7] ),
        .I1(\n_0_sig_addr_cntr_incr_ireg2_reg[7] ),
        .O(\n_0_sig_btt_cntr_im0[7]_i_3__0 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[7]_i_4__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[6] ),
        .I1(\n_0_sig_addr_cntr_incr_ireg2_reg[6] ),
        .O(\n_0_sig_btt_cntr_im0[7]_i_4__0 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[7]_i_5__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[5] ),
        .I1(\n_0_sig_addr_cntr_incr_ireg2_reg[5] ),
        .O(\n_0_sig_btt_cntr_im0[7]_i_5__0 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[7]_i_6__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[4] ),
        .I1(\n_0_sig_addr_cntr_incr_ireg2_reg[4] ),
        .O(\n_0_sig_btt_cntr_im0[7]_i_6__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr_im0[8]_i_1__0 
       (.I0(Q[8]),
        .I1(O2),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(O1),
        .I5(\n_7_sig_btt_cntr_im0_reg[11]_i_2 ),
        .O(\n_0_sig_btt_cntr_im0[8]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \sig_btt_cntr_im0[9]_i_1__0 
       (.I0(Q[9]),
        .I1(O2),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(O1),
        .I5(\n_6_sig_btt_cntr_im0_reg[11]_i_2 ),
        .O(\n_0_sig_btt_cntr_im0[9]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[0] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(\n_0_sig_btt_cntr_im0[0]_i_1__0 ),
        .Q(\n_0_sig_btt_cntr_im0_reg[0] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[10] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(\n_0_sig_btt_cntr_im0[10]_i_1__0 ),
        .Q(\n_0_sig_btt_cntr_im0_reg[10] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[11] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(\n_0_sig_btt_cntr_im0[11]_i_1__0 ),
        .Q(\n_0_sig_btt_cntr_im0_reg[11] ),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_btt_cntr_im0_reg[11]_i_2 
       (.CI(\n_0_sig_btt_cntr_im0_reg[7]_i_2 ),
        .CO({\n_0_sig_btt_cntr_im0_reg[11]_i_2 ,\n_1_sig_btt_cntr_im0_reg[11]_i_2 ,\n_2_sig_btt_cntr_im0_reg[11]_i_2 ,\n_3_sig_btt_cntr_im0_reg[11]_i_2 }),
        .CYINIT(1'b0),
        .DI({\n_0_sig_btt_cntr_im0_reg[11] ,\n_0_sig_btt_cntr_im0_reg[10] ,\n_0_sig_btt_cntr_im0_reg[9] ,\n_0_sig_btt_cntr_im0_reg[8] }),
        .O({\n_4_sig_btt_cntr_im0_reg[11]_i_2 ,\n_5_sig_btt_cntr_im0_reg[11]_i_2 ,\n_6_sig_btt_cntr_im0_reg[11]_i_2 ,\n_7_sig_btt_cntr_im0_reg[11]_i_2 }),
        .S({\n_0_sig_btt_cntr_im0[11]_i_3__0 ,\n_0_sig_btt_cntr_im0[11]_i_4__0 ,\n_0_sig_btt_cntr_im0[11]_i_5__0 ,\n_0_sig_btt_cntr_im0[11]_i_6__0 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[12] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(\n_0_sig_btt_cntr_im0[12]_i_1__0 ),
        .Q(\n_0_sig_btt_cntr_im0_reg[12] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[13] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(\n_0_sig_btt_cntr_im0[13]_i_1__0 ),
        .Q(\n_0_sig_btt_cntr_im0_reg[13] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[14] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(\n_0_sig_btt_cntr_im0[14]_i_1__0 ),
        .Q(\n_0_sig_btt_cntr_im0_reg[14] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[15] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(\n_0_sig_btt_cntr_im0[15]_i_1__0 ),
        .Q(\n_0_sig_btt_cntr_im0_reg[15] ),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_btt_cntr_im0_reg[15]_i_2 
       (.CI(\n_0_sig_btt_cntr_im0_reg[11]_i_2 ),
        .CO({\n_0_sig_btt_cntr_im0_reg[15]_i_2 ,\n_1_sig_btt_cntr_im0_reg[15]_i_2 ,\n_2_sig_btt_cntr_im0_reg[15]_i_2 ,\n_3_sig_btt_cntr_im0_reg[15]_i_2 }),
        .CYINIT(1'b0),
        .DI({\n_0_sig_btt_cntr_im0_reg[15] ,\n_0_sig_btt_cntr_im0_reg[14] ,\n_0_sig_btt_cntr_im0_reg[13] ,\n_0_sig_btt_cntr_im0_reg[12] }),
        .O({\n_4_sig_btt_cntr_im0_reg[15]_i_2 ,\n_5_sig_btt_cntr_im0_reg[15]_i_2 ,\n_6_sig_btt_cntr_im0_reg[15]_i_2 ,\n_7_sig_btt_cntr_im0_reg[15]_i_2 }),
        .S({\n_0_sig_btt_cntr_im0[15]_i_3__0 ,\n_0_sig_btt_cntr_im0[15]_i_4__0 ,\n_0_sig_btt_cntr_im0[15]_i_5__0 ,\n_0_sig_btt_cntr_im0[15]_i_6__0 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[16] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(\n_0_sig_btt_cntr_im0[16]_i_1__0 ),
        .Q(\n_0_sig_btt_cntr_im0_reg[16] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[17] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(\n_0_sig_btt_cntr_im0[17]_i_1__0 ),
        .Q(\n_0_sig_btt_cntr_im0_reg[17] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[18] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(\n_0_sig_btt_cntr_im0[18]_i_1__0 ),
        .Q(\n_0_sig_btt_cntr_im0_reg[18] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[19] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(\n_0_sig_btt_cntr_im0[19]_i_1__0 ),
        .Q(\n_0_sig_btt_cntr_im0_reg[19] ),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_btt_cntr_im0_reg[19]_i_2 
       (.CI(\n_0_sig_btt_cntr_im0_reg[15]_i_2 ),
        .CO({\n_0_sig_btt_cntr_im0_reg[19]_i_2 ,\n_1_sig_btt_cntr_im0_reg[19]_i_2 ,\n_2_sig_btt_cntr_im0_reg[19]_i_2 ,\n_3_sig_btt_cntr_im0_reg[19]_i_2 }),
        .CYINIT(1'b0),
        .DI({\n_0_sig_btt_cntr_im0_reg[19] ,\n_0_sig_btt_cntr_im0_reg[18] ,\n_0_sig_btt_cntr_im0_reg[17] ,\n_0_sig_btt_cntr_im0_reg[16] }),
        .O({\n_4_sig_btt_cntr_im0_reg[19]_i_2 ,\n_5_sig_btt_cntr_im0_reg[19]_i_2 ,\n_6_sig_btt_cntr_im0_reg[19]_i_2 ,\n_7_sig_btt_cntr_im0_reg[19]_i_2 }),
        .S({\n_0_sig_btt_cntr_im0[19]_i_3__0 ,\n_0_sig_btt_cntr_im0[19]_i_4__0 ,\n_0_sig_btt_cntr_im0[19]_i_5__0 ,\n_0_sig_btt_cntr_im0[19]_i_6__0 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[1] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(\n_0_sig_btt_cntr_im0[1]_i_1__0 ),
        .Q(\n_0_sig_btt_cntr_im0_reg[1] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[20] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(\n_0_sig_btt_cntr_im0[20]_i_1__0 ),
        .Q(\n_0_sig_btt_cntr_im0_reg[20] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[21] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(\n_0_sig_btt_cntr_im0[21]_i_1__0 ),
        .Q(\n_0_sig_btt_cntr_im0_reg[21] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[22] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(\n_0_sig_btt_cntr_im0[22]_i_2__0 ),
        .Q(\n_0_sig_btt_cntr_im0_reg[22] ),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_btt_cntr_im0_reg[22]_i_3 
       (.CI(\n_0_sig_btt_cntr_im0_reg[19]_i_2 ),
        .CO({\NLW_sig_btt_cntr_im0_reg[22]_i_3_CO_UNCONNECTED [3:2],\n_2_sig_btt_cntr_im0_reg[22]_i_3 ,\n_3_sig_btt_cntr_im0_reg[22]_i_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\n_0_sig_btt_cntr_im0_reg[21] ,\n_0_sig_btt_cntr_im0_reg[20] }),
        .O({\NLW_sig_btt_cntr_im0_reg[22]_i_3_O_UNCONNECTED [3],\n_5_sig_btt_cntr_im0_reg[22]_i_3 ,\n_6_sig_btt_cntr_im0_reg[22]_i_3 ,\n_7_sig_btt_cntr_im0_reg[22]_i_3 }),
        .S({1'b0,\n_0_sig_btt_cntr_im0[22]_i_4__0 ,\n_0_sig_btt_cntr_im0[22]_i_5__0 ,\n_0_sig_btt_cntr_im0[22]_i_6__0 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[2] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(\n_0_sig_btt_cntr_im0[2]_i_1__0 ),
        .Q(\n_0_sig_btt_cntr_im0_reg[2] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[3] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(\n_0_sig_btt_cntr_im0[3]_i_1__0 ),
        .Q(\n_0_sig_btt_cntr_im0_reg[3] ),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_btt_cntr_im0_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\n_0_sig_btt_cntr_im0_reg[3]_i_2 ,\n_1_sig_btt_cntr_im0_reg[3]_i_2 ,\n_2_sig_btt_cntr_im0_reg[3]_i_2 ,\n_3_sig_btt_cntr_im0_reg[3]_i_2 }),
        .CYINIT(1'b1),
        .DI({\n_0_sig_btt_cntr_im0_reg[3] ,\n_0_sig_btt_cntr_im0_reg[2] ,\n_0_sig_btt_cntr_im0_reg[1] ,\n_0_sig_btt_cntr_im0_reg[0] }),
        .O({\n_4_sig_btt_cntr_im0_reg[3]_i_2 ,\n_5_sig_btt_cntr_im0_reg[3]_i_2 ,\n_6_sig_btt_cntr_im0_reg[3]_i_2 ,\n_7_sig_btt_cntr_im0_reg[3]_i_2 }),
        .S({\n_0_sig_btt_cntr_im0[3]_i_3__0 ,\n_0_sig_btt_cntr_im0[3]_i_4__0 ,\n_0_sig_btt_cntr_im0[3]_i_5__0 ,\n_0_sig_btt_cntr_im0[3]_i_6__0 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[4] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(\n_0_sig_btt_cntr_im0[4]_i_1__0 ),
        .Q(\n_0_sig_btt_cntr_im0_reg[4] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[5] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(\n_0_sig_btt_cntr_im0[5]_i_1__0 ),
        .Q(\n_0_sig_btt_cntr_im0_reg[5] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[6] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(\n_0_sig_btt_cntr_im0[6]_i_1__0 ),
        .Q(\n_0_sig_btt_cntr_im0_reg[6] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[7] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(\n_0_sig_btt_cntr_im0[7]_i_1__0 ),
        .Q(\n_0_sig_btt_cntr_im0_reg[7] ),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_btt_cntr_im0_reg[7]_i_2 
       (.CI(\n_0_sig_btt_cntr_im0_reg[3]_i_2 ),
        .CO({\n_0_sig_btt_cntr_im0_reg[7]_i_2 ,\n_1_sig_btt_cntr_im0_reg[7]_i_2 ,\n_2_sig_btt_cntr_im0_reg[7]_i_2 ,\n_3_sig_btt_cntr_im0_reg[7]_i_2 }),
        .CYINIT(1'b0),
        .DI({\n_0_sig_btt_cntr_im0_reg[7] ,\n_0_sig_btt_cntr_im0_reg[6] ,\n_0_sig_btt_cntr_im0_reg[5] ,\n_0_sig_btt_cntr_im0_reg[4] }),
        .O({\n_4_sig_btt_cntr_im0_reg[7]_i_2 ,\n_5_sig_btt_cntr_im0_reg[7]_i_2 ,\n_6_sig_btt_cntr_im0_reg[7]_i_2 ,\n_7_sig_btt_cntr_im0_reg[7]_i_2 }),
        .S({\n_0_sig_btt_cntr_im0[7]_i_3__0 ,\n_0_sig_btt_cntr_im0[7]_i_4__0 ,\n_0_sig_btt_cntr_im0[7]_i_5__0 ,\n_0_sig_btt_cntr_im0[7]_i_6__0 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[8] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(\n_0_sig_btt_cntr_im0[8]_i_1__0 ),
        .Q(\n_0_sig_btt_cntr_im0_reg[8] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[9] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(\n_0_sig_btt_cntr_im0[9]_i_1__0 ),
        .Q(\n_0_sig_btt_cntr_im0_reg[9] ),
        .R(sig_mmap_reset_reg));
LUT5 #(
    .INIT(32'h08000000)) 
     sig_btt_eq_b2mbaa_ireg1_i_1__0
       (.I0(n_0_sig_btt_eq_b2mbaa_ireg1_i_2__0),
        .I1(sig_brst_cnt_eq_zero_im0),
        .I2(\n_0_sig_bytes_to_mbaa_ireg1[6]_i_1__0 ),
        .I3(n_0_sig_btt_eq_b2mbaa_ireg1_i_3__0),
        .I4(n_0_sig_btt_eq_b2mbaa_ireg1_i_4__0),
        .O(sig_btt_eq_b2mbaa_im0));
LUT6 #(
    .INIT(64'h0660600906600660)) 
     sig_btt_eq_b2mbaa_ireg1_i_2__0
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(\n_0_sig_btt_cntr_im0_reg[5] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[4]),
        .I3(\n_0_sig_btt_cntr_im0_reg[4] ),
        .I4(n_0_sig_btt_eq_b2mbaa_ireg1_i_5__0),
        .I5(n_0_sig_btt_eq_b2mbaa_ireg1_i_6__0),
        .O(n_0_sig_btt_eq_b2mbaa_ireg1_i_2__0));
(* SOFT_HLUTNM = "soft_lutpair69" *) 
   LUT4 #(
    .INIT(16'h1881)) 
     sig_btt_eq_b2mbaa_ireg1_i_3__0
       (.I0(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(\n_0_sig_btt_cntr_im0_reg[1] ),
        .O(n_0_sig_btt_eq_b2mbaa_ireg1_i_3__0));
LUT6 #(
    .INIT(64'h1428142814282841)) 
     sig_btt_eq_b2mbaa_ireg1_i_4__0
       (.I0(\n_0_sig_btt_cntr_im0_reg[2] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[3]),
        .I2(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I3(sig_mbaa_addr_cntr_slice_im0[2]),
        .I4(sig_mbaa_addr_cntr_slice_im0[1]),
        .I5(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(n_0_sig_btt_eq_b2mbaa_ireg1_i_4__0));
(* SOFT_HLUTNM = "soft_lutpair69" *) 
   LUT2 #(
    .INIT(4'hE)) 
     sig_btt_eq_b2mbaa_ireg1_i_5__0
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(n_0_sig_btt_eq_b2mbaa_ireg1_i_5__0));
(* SOFT_HLUTNM = "soft_lutpair91" *) 
   LUT2 #(
    .INIT(4'h1)) 
     sig_btt_eq_b2mbaa_ireg1_i_6__0
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(n_0_sig_btt_eq_b2mbaa_ireg1_i_6__0));
FDRE #(
    .INIT(1'b0)) 
     sig_btt_eq_b2mbaa_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_btt_eq_b2mbaa_im0),
        .Q(sig_btt_eq_b2mbaa_ireg1),
        .R(sig_mmap_reset_reg));
(* SOFT_HLUTNM = "soft_lutpair54" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     sig_btt_lt_b2mbaa_ireg1_i_10__0
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_mbaa_addr_cntr_slice_im0[2]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_10__0));
LUT2 #(
    .INIT(4'h8)) 
     sig_btt_lt_b2mbaa_ireg1_i_1__0
       (.I0(sig_btt_lt_b2mbaa_im01),
        .I1(sig_brst_cnt_eq_zero_im0),
        .O(sig_btt_lt_b2mbaa_im0));
LUT5 #(
    .INIT(32'h040B0D9B)) 
     sig_btt_lt_b2mbaa_ireg1_i_3__0
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(n_0_sig_btt_lt_b2mbaa_ireg1_i_10__0),
        .I2(\n_0_sig_btt_cntr_im0_reg[5] ),
        .I3(sig_mbaa_addr_cntr_slice_im0[5]),
        .I4(\n_0_sig_btt_cntr_im0_reg[4] ),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_3__0));
LUT6 #(
    .INIT(64'h000100FE001F1EFE)) 
     sig_btt_lt_b2mbaa_ireg1_i_4__0
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I4(sig_mbaa_addr_cntr_slice_im0[3]),
        .I5(\n_0_sig_btt_cntr_im0_reg[2] ),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_4__0));
LUT4 #(
    .INIT(16'h1474)) 
     sig_btt_lt_b2mbaa_ireg1_i_5__0
       (.I0(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(\n_0_sig_btt_cntr_im0_reg[0] ),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_5__0));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     sig_btt_lt_b2mbaa_ireg1_i_6__0
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[3]),
        .I3(sig_mbaa_addr_cntr_slice_im0[2]),
        .I4(sig_mbaa_addr_cntr_slice_im0[5]),
        .I5(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_6__0));
LUT6 #(
    .INIT(64'h0660600906600660)) 
     sig_btt_lt_b2mbaa_ireg1_i_7__0
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(\n_0_sig_btt_cntr_im0_reg[5] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[4]),
        .I3(\n_0_sig_btt_cntr_im0_reg[4] ),
        .I4(n_0_sig_btt_eq_b2mbaa_ireg1_i_5__0),
        .I5(n_0_sig_btt_eq_b2mbaa_ireg1_i_6__0),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_7__0));
LUT6 #(
    .INIT(64'h1428142814282841)) 
     sig_btt_lt_b2mbaa_ireg1_i_8__0
       (.I0(\n_0_sig_btt_cntr_im0_reg[2] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[3]),
        .I2(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I3(sig_mbaa_addr_cntr_slice_im0[2]),
        .I4(sig_mbaa_addr_cntr_slice_im0[1]),
        .I5(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_8__0));
LUT4 #(
    .INIT(16'h1881)) 
     sig_btt_lt_b2mbaa_ireg1_i_9__0
       (.I0(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(\n_0_sig_btt_cntr_im0_reg[1] ),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_9__0));
FDRE #(
    .INIT(1'b0)) 
     sig_btt_lt_b2mbaa_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_btt_lt_b2mbaa_im0),
        .Q(sig_btt_lt_b2mbaa_ireg1),
        .R(sig_mmap_reset_reg));
CARRY4 sig_btt_lt_b2mbaa_ireg1_reg_i_2__0
       (.CI(1'b0),
        .CO({sig_btt_lt_b2mbaa_im01,n_1_sig_btt_lt_b2mbaa_ireg1_reg_i_2__0,n_2_sig_btt_lt_b2mbaa_ireg1_reg_i_2__0,n_3_sig_btt_lt_b2mbaa_ireg1_reg_i_2__0}),
        .CYINIT(1'b0),
        .DI({\n_0_sig_bytes_to_mbaa_ireg1[6]_i_1__0 ,n_0_sig_btt_lt_b2mbaa_ireg1_i_3__0,n_0_sig_btt_lt_b2mbaa_ireg1_i_4__0,n_0_sig_btt_lt_b2mbaa_ireg1_i_5__0}),
        .O(NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2__0_O_UNCONNECTED[3:0]),
        .S({n_0_sig_btt_lt_b2mbaa_ireg1_i_6__0,n_0_sig_btt_lt_b2mbaa_ireg1_i_7__0,n_0_sig_btt_lt_b2mbaa_ireg1_i_8__0,n_0_sig_btt_lt_b2mbaa_ireg1_i_9__0}));
(* SOFT_HLUTNM = "soft_lutpair75" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \sig_bytes_to_mbaa_ireg1[1]_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[1]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair66" *) 
   LUT3 #(
    .INIT(8'h1E)) 
     \sig_bytes_to_mbaa_ireg1[2]_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[2]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair66" *) 
   LUT4 #(
    .INIT(16'h01FE)) 
     \sig_bytes_to_mbaa_ireg1[3]_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[3]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair54" *) 
   LUT5 #(
    .INIT(32'h0001FFFE)) 
     \sig_bytes_to_mbaa_ireg1[4]_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_mbaa_addr_cntr_slice_im0[2]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[4]_i_1__0 ));
LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
     \sig_bytes_to_mbaa_ireg1[5]_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .I4(sig_mbaa_addr_cntr_slice_im0[4]),
        .I5(sig_mbaa_addr_cntr_slice_im0[5]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[5]_i_1__0 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \sig_bytes_to_mbaa_ireg1[6]_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(sig_mbaa_addr_cntr_slice_im0[5]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .I4(sig_mbaa_addr_cntr_slice_im0[0]),
        .I5(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[6]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[0]),
        .Q(\n_0_sig_bytes_to_mbaa_ireg1_reg[0] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\n_0_sig_bytes_to_mbaa_ireg1[1]_i_1__0 ),
        .Q(\n_0_sig_bytes_to_mbaa_ireg1_reg[1] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\n_0_sig_bytes_to_mbaa_ireg1[2]_i_1__0 ),
        .Q(\n_0_sig_bytes_to_mbaa_ireg1_reg[2] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\n_0_sig_bytes_to_mbaa_ireg1[3]_i_1__0 ),
        .Q(\n_0_sig_bytes_to_mbaa_ireg1_reg[3] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\n_0_sig_bytes_to_mbaa_ireg1[4]_i_1__0 ),
        .Q(\n_0_sig_bytes_to_mbaa_ireg1_reg[4] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\n_0_sig_bytes_to_mbaa_ireg1[5]_i_1__0 ),
        .Q(\n_0_sig_bytes_to_mbaa_ireg1_reg[5] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\n_0_sig_bytes_to_mbaa_ireg1[6]_i_1__0 ),
        .Q(\n_0_sig_bytes_to_mbaa_ireg1_reg[6] ),
        .R(sig_mmap_reset_reg));
(* SOFT_HLUTNM = "soft_lutpair73" *) 
   LUT4 #(
    .INIT(16'hFF80)) 
     sig_calc_error_pushed_i_1__0
       (.I0(O2),
        .I1(sig_xfer_reg_empty),
        .I2(sig_ld_xfer_reg),
        .I3(sig_calc_error_pushed),
        .O(n_0_sig_calc_error_pushed_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_calc_error_pushed_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_calc_error_pushed_i_1__0),
        .Q(sig_calc_error_pushed),
        .R(sig_mmap_reset_reg));
LUT5 #(
    .INIT(32'hAAAABAAA)) 
     sig_calc_error_reg_i_6__0
       (.I0(sig_mmap_reset_reg),
        .I1(O1),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(O2),
        .O(O4));
FDRE #(
    .INIT(1'b0)) 
     sig_calc_error_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(I1),
        .Q(O2),
        .R(1'b0));
LUT5 #(
    .INIT(32'h0000E2EE)) 
     sig_cmd2addr_valid_i_1
       (.I0(n_0_sig_cmd2addr_valid_i_2),
        .I1(p_12_out),
        .I2(I4),
        .I3(sig_inhibit_rdy_n_0),
        .I4(sig_mmap_reset_reg),
        .O(n_0_sig_cmd2addr_valid_i_1));
(* SOFT_HLUTNM = "soft_lutpair70" *) 
   LUT3 #(
    .INIT(8'h04)) 
     sig_cmd2addr_valid_i_2
       (.I0(sig_pcc_sm_state[1]),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[0]),
        .O(n_0_sig_cmd2addr_valid_i_2));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd2addr_valid_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_cmd2addr_valid_i_1),
        .Q(p_12_out),
        .R(1'b0));
LUT6 #(
    .INIT(64'h000000000000AABA)) 
     sig_cmd2data_valid_i_1
       (.I0(p_1_out),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[2]),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_wr_fifo),
        .I5(sig_mmap_reset_reg),
        .O(n_0_sig_cmd2data_valid_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd2data_valid_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_cmd2data_valid_i_1),
        .Q(p_1_out),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0000000000000400)) 
     sig_cmd2dre_valid_i_1
       (.I0(sig_pcc_sm_state[1]),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[0]),
        .I3(sig_first_xfer_im0),
        .I4(sig_clr_cmd2dre_valid),
        .I5(sig_mmap_reset_reg),
        .O(n_0_sig_cmd2dre_valid_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd2dre_valid_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_cmd2dre_valid_i_1),
        .Q(sig_clr_cmd2dre_valid),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair60" *) 
   LUT5 #(
    .INIT(32'h596A6A6A)) 
     \sig_finish_addr_offset_ireg2[0]_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[0] ),
        .I4(sig_first_xfer_im0),
        .O(\n_0_sig_finish_addr_offset_ireg2[0]_i_1__0 ));
LUT6 #(
    .INIT(64'h55AA6A6AAA559595)) 
     \sig_finish_addr_offset_ireg2[1]_i_1__0 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2[1]_i_2__0 ),
        .I1(sig_first_xfer_im0),
        .I2(\n_0_sig_bytes_to_mbaa_ireg1_reg[1] ),
        .I3(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I4(sig_btt_lt_b2mbaa_ireg1),
        .I5(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(\n_0_sig_finish_addr_offset_ireg2[1]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_finish_addr_offset_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_finish_addr_offset_ireg2[0]_i_1__0 ),
        .Q(\n_0_sig_finish_addr_offset_ireg2_reg[0] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_finish_addr_offset_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_finish_addr_offset_ireg2[1]_i_1__0 ),
        .Q(\n_0_sig_finish_addr_offset_ireg2_reg[1] ),
        .R(sig_mmap_reset_reg));
LUT4 #(
    .INIT(16'h000E)) 
     sig_first_xfer_im0_i_1
       (.I0(sig_first_xfer_im0),
        .I1(sig_push_input_reg12_out),
        .I2(n_0_sig_first_xfer_im0_i_2__0),
        .I3(sig_mmap_reset_reg),
        .O(n_0_sig_first_xfer_im0_i_1));
LUT6 #(
    .INIT(64'h002F002F3F2F002F)) 
     sig_first_xfer_im0_i_2__0
       (.I0(sig_clr_cmd2dre_valid),
        .I1(p_12_out),
        .I2(I2),
        .I3(p_1_out),
        .I4(sig_inhibit_rdy_n),
        .I5(I3),
        .O(n_0_sig_first_xfer_im0_i_2__0));
FDRE #(
    .INIT(1'b0)) 
     sig_first_xfer_im0_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_first_xfer_im0_i_1),
        .Q(sig_first_xfer_im0),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     sig_input_burst_type_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[23]),
        .Q(p_17_out),
        .R(sig_input_cache_type_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_input_eof_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[24]),
        .Q(n_0_sig_input_eof_reg_reg),
        .R(sig_input_cache_type_reg0));
LUT5 #(
    .INIT(32'hFFFFFFF4)) 
     sig_input_reg_empty_i_1__0
       (.I0(sig_push_input_reg12_out),
        .I1(sig_input_reg_empty),
        .I2(sig_mmap_reset_reg),
        .I3(sig_calc_error_pushed),
        .I4(sig_sm_pop_input_reg),
        .O(n_0_sig_input_reg_empty_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_input_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_input_reg_empty_i_1__0),
        .Q(sig_input_reg_empty),
        .R(1'b0));
LUT3 #(
    .INIT(8'hFE)) 
     \sig_input_tag_reg[3]_i_1__0 
       (.I0(sig_sm_pop_input_reg),
        .I1(sig_calc_error_pushed),
        .I2(sig_mmap_reset_reg),
        .O(sig_input_cache_type_reg0));
LUT4 #(
    .INIT(16'h0040)) 
     \sig_input_tag_reg[3]_i_2__0 
       (.I0(O2),
        .I1(sig_input_reg_empty),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(O1),
        .O(sig_push_input_reg12_out));
FDRE #(
    .INIT(1'b0)) 
     \sig_input_tag_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[57]),
        .Q(O5[0]),
        .R(sig_input_cache_type_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_input_tag_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[58]),
        .Q(O5[1]),
        .R(sig_input_cache_type_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_input_tag_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[59]),
        .Q(O5[2]),
        .R(sig_input_cache_type_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_input_tag_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(Q[60]),
        .Q(O5[3]),
        .R(sig_input_cache_type_reg0));
LUT6 #(
    .INIT(64'h000000000004FF04)) 
     sig_ld_xfer_reg_i_1
       (.I0(sig_pcc_sm_state[0]),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[1]),
        .I3(sig_ld_xfer_reg),
        .I4(sig_xfer_reg_empty),
        .I5(sig_mmap_reset_reg),
        .O(n_0_sig_ld_xfer_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_ld_xfer_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_ld_xfer_reg_i_1),
        .Q(sig_ld_xfer_reg),
        .R(1'b0));
LUT6 #(
    .INIT(64'h000000000000AABA)) 
     sig_ld_xfer_reg_tmp_i_1
       (.I0(n_0_sig_ld_xfer_reg_tmp_reg),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[2]),
        .I3(sig_pcc_sm_state[1]),
        .I4(n_0_sig_first_xfer_im0_i_2__0),
        .I5(sig_mmap_reset_reg),
        .O(n_0_sig_ld_xfer_reg_tmp_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_ld_xfer_reg_tmp_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_ld_xfer_reg_tmp_i_1),
        .Q(n_0_sig_ld_xfer_reg_tmp_reg),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     sig_mmap_reset_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(SR),
        .Q(sig_mmap_reset_reg),
        .R(1'b0));
LUT5 #(
    .INIT(32'h222F2220)) 
     sig_no_btt_residue_ireg1_i_1__0
       (.I0(n_0_sig_no_btt_residue_ireg1_i_2__0),
        .I1(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I2(sig_mmap_reset_reg),
        .I3(sig_sm_ld_calc1_reg),
        .I4(n_0_sig_no_btt_residue_ireg1_reg),
        .O(n_0_sig_no_btt_residue_ireg1_i_1__0));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_no_btt_residue_ireg1_i_2__0
       (.I0(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I1(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I2(\n_0_sig_btt_cntr_im0_reg[4] ),
        .I3(sig_mmap_reset_reg),
        .I4(\n_0_sig_btt_cntr_im0_reg[2] ),
        .I5(\n_0_sig_btt_cntr_im0_reg[5] ),
        .O(n_0_sig_no_btt_residue_ireg1_i_2__0));
FDRE #(
    .INIT(1'b0)) 
     sig_no_btt_residue_ireg1_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_no_btt_residue_ireg1_i_1__0),
        .Q(n_0_sig_no_btt_residue_ireg1_reg),
        .R(1'b0));
LUT5 #(
    .INIT(32'h000000E2)) 
     sig_parent_done_i_1__0
       (.I0(sig_parent_done),
        .I1(n_0_sig_ld_xfer_reg_tmp_reg),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_push_input_reg12_out),
        .I4(sig_mmap_reset_reg),
        .O(n_0_sig_parent_done_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_parent_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_parent_done_i_1__0),
        .Q(sig_parent_done),
        .R(1'b0));
LUT6 #(
    .INIT(64'hF0530003F053FFFF)) 
     \sig_pcc_sm_state[0]_i_1__0 
       (.I0(n_0_sig_first_xfer_im0_i_2__0),
        .I1(sig_push_input_reg12_out),
        .I2(sig_pcc_sm_state[2]),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_pcc_sm_state[0]),
        .I5(\n_0_sig_pcc_sm_state[0]_i_2__0 ),
        .O(sig_pcc_sm_state_ns[0]));
(* SOFT_HLUTNM = "soft_lutpair72" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \sig_pcc_sm_state[0]_i_2__0 
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[1]),
        .I2(sig_parent_done),
        .I3(sig_calc_error_pushed),
        .O(\n_0_sig_pcc_sm_state[0]_i_2__0 ));
LUT6 #(
    .INIT(64'hF0ACF0AC0F00FF00)) 
     \sig_pcc_sm_state[1]_i_1__0 
       (.I0(n_0_sig_first_xfer_im0_i_2__0),
        .I1(sig_push_input_reg12_out),
        .I2(sig_pcc_sm_state[2]),
        .I3(sig_pcc_sm_state[1]),
        .I4(\n_0_sig_pcc_sm_state[1]_i_2__0 ),
        .I5(sig_pcc_sm_state[0]),
        .O(sig_pcc_sm_state_ns[1]));
(* SOFT_HLUTNM = "soft_lutpair71" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \sig_pcc_sm_state[1]_i_2__0 
       (.I0(sig_parent_done),
        .I1(sig_calc_error_pushed),
        .O(\n_0_sig_pcc_sm_state[1]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair64" *) 
   LUT4 #(
    .INIT(16'hFC8C)) 
     \sig_pcc_sm_state[2]_i_1__0 
       (.I0(sig_calc_error_pushed),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[1]),
        .I3(sig_pcc_sm_state[0]),
        .O(sig_pcc_sm_state_ns[2]));
FDRE #(
    .INIT(1'b0)) 
     \sig_pcc_sm_state_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_pcc_sm_state_ns[0]),
        .Q(sig_pcc_sm_state[0]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_pcc_sm_state_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_pcc_sm_state_ns[1]),
        .Q(sig_pcc_sm_state[1]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_pcc_sm_state_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_pcc_sm_state_ns[2]),
        .Q(sig_pcc_sm_state[2]),
        .R(sig_mmap_reset_reg));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[11]_i_2 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[11] ),
        .I1(\n_0_sig_addr_cntr_incr_ireg2_reg[11] ),
        .O(\n_0_sig_predict_addr_lsh_ireg3[11]_i_2 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[11]_i_3 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[10] ),
        .I1(\n_0_sig_addr_cntr_incr_ireg2_reg[10] ),
        .O(\n_0_sig_predict_addr_lsh_ireg3[11]_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[11]_i_4 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[9] ),
        .I1(\n_0_sig_addr_cntr_incr_ireg2_reg[9] ),
        .O(\n_0_sig_predict_addr_lsh_ireg3[11]_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[11]_i_5 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[8] ),
        .I1(\n_0_sig_addr_cntr_incr_ireg2_reg[8] ),
        .O(\n_0_sig_predict_addr_lsh_ireg3[11]_i_5 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[15]_i_2 
       (.I0(p_1_in),
        .I1(\n_0_sig_addr_cntr_incr_ireg2_reg[15] ),
        .O(\n_0_sig_predict_addr_lsh_ireg3[15]_i_2 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[15]_i_3 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[14] ),
        .I1(\n_0_sig_addr_cntr_incr_ireg2_reg[14] ),
        .O(\n_0_sig_predict_addr_lsh_ireg3[15]_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[15]_i_4 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[13] ),
        .I1(\n_0_sig_addr_cntr_incr_ireg2_reg[13] ),
        .O(\n_0_sig_predict_addr_lsh_ireg3[15]_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[15]_i_5 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[12] ),
        .I1(\n_0_sig_addr_cntr_incr_ireg2_reg[12] ),
        .O(\n_0_sig_predict_addr_lsh_ireg3[15]_i_5 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[3]_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(\n_0_sig_addr_cntr_incr_ireg2_reg[3] ),
        .O(\n_0_sig_predict_addr_lsh_ireg3[3]_i_2 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[3]_i_3 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(\n_0_sig_addr_cntr_incr_ireg2_reg[2] ),
        .O(\n_0_sig_predict_addr_lsh_ireg3[3]_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[3]_i_4 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(\n_0_sig_addr_cntr_incr_ireg2_reg[1] ),
        .O(\n_0_sig_predict_addr_lsh_ireg3[3]_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[3]_i_5 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(\n_0_sig_addr_cntr_incr_ireg2_reg[0] ),
        .O(\n_0_sig_predict_addr_lsh_ireg3[3]_i_5 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[7]_i_2 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[7] ),
        .I1(\n_0_sig_addr_cntr_incr_ireg2_reg[7] ),
        .O(\n_0_sig_predict_addr_lsh_ireg3[7]_i_2 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[7]_i_3 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[6] ),
        .I1(\n_0_sig_addr_cntr_incr_ireg2_reg[6] ),
        .O(\n_0_sig_predict_addr_lsh_ireg3[7]_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[7]_i_4 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(\n_0_sig_addr_cntr_incr_ireg2_reg[5] ),
        .O(\n_0_sig_predict_addr_lsh_ireg3[7]_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[7]_i_5 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(\n_0_sig_addr_cntr_incr_ireg2_reg[4] ),
        .O(\n_0_sig_predict_addr_lsh_ireg3[7]_i_5 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\n_7_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[0] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\n_5_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[10] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\n_4_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[11] ),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_predict_addr_lsh_ireg3_reg[11]_i_1 
       (.CI(\n_0_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ),
        .CO({\n_0_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ,\n_1_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ,\n_2_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ,\n_3_sig_predict_addr_lsh_ireg3_reg[11]_i_1 }),
        .CYINIT(1'b0),
        .DI({\n_0_sig_addr_cntr_lsh_im0_reg[11] ,\n_0_sig_addr_cntr_lsh_im0_reg[10] ,\n_0_sig_addr_cntr_lsh_im0_reg[9] ,\n_0_sig_addr_cntr_lsh_im0_reg[8] }),
        .O({\n_4_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ,\n_5_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ,\n_6_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ,\n_7_sig_predict_addr_lsh_ireg3_reg[11]_i_1 }),
        .S({\n_0_sig_predict_addr_lsh_ireg3[11]_i_2 ,\n_0_sig_predict_addr_lsh_ireg3[11]_i_3 ,\n_0_sig_predict_addr_lsh_ireg3[11]_i_4 ,\n_0_sig_predict_addr_lsh_ireg3[11]_i_5 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\n_7_sig_predict_addr_lsh_ireg3_reg[15]_i_1 ),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[12] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\n_6_sig_predict_addr_lsh_ireg3_reg[15]_i_1 ),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[13] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\n_5_sig_predict_addr_lsh_ireg3_reg[15]_i_1 ),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[14] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\n_4_sig_predict_addr_lsh_ireg3_reg[15]_i_1 ),
        .Q(sig_predict_addr_lsh_ireg3),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_predict_addr_lsh_ireg3_reg[15]_i_1 
       (.CI(\n_0_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ),
        .CO({\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED [3],\n_1_sig_predict_addr_lsh_ireg3_reg[15]_i_1 ,\n_2_sig_predict_addr_lsh_ireg3_reg[15]_i_1 ,\n_3_sig_predict_addr_lsh_ireg3_reg[15]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,\n_0_sig_addr_cntr_lsh_im0_reg[14] ,\n_0_sig_addr_cntr_lsh_im0_reg[13] ,\n_0_sig_addr_cntr_lsh_im0_reg[12] }),
        .O({\n_4_sig_predict_addr_lsh_ireg3_reg[15]_i_1 ,\n_5_sig_predict_addr_lsh_ireg3_reg[15]_i_1 ,\n_6_sig_predict_addr_lsh_ireg3_reg[15]_i_1 ,\n_7_sig_predict_addr_lsh_ireg3_reg[15]_i_1 }),
        .S({\n_0_sig_predict_addr_lsh_ireg3[15]_i_2 ,\n_0_sig_predict_addr_lsh_ireg3[15]_i_3 ,\n_0_sig_predict_addr_lsh_ireg3[15]_i_4 ,\n_0_sig_predict_addr_lsh_ireg3[15]_i_5 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\n_6_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[1] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\n_5_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[2] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\n_4_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[3] ),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_predict_addr_lsh_ireg3_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\n_0_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ,\n_1_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ,\n_2_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ,\n_3_sig_predict_addr_lsh_ireg3_reg[3]_i_1 }),
        .CYINIT(1'b0),
        .DI(sig_mbaa_addr_cntr_slice_im0[3:0]),
        .O({\n_4_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ,\n_5_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ,\n_6_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ,\n_7_sig_predict_addr_lsh_ireg3_reg[3]_i_1 }),
        .S({\n_0_sig_predict_addr_lsh_ireg3[3]_i_2 ,\n_0_sig_predict_addr_lsh_ireg3[3]_i_3 ,\n_0_sig_predict_addr_lsh_ireg3[3]_i_4 ,\n_0_sig_predict_addr_lsh_ireg3[3]_i_5 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\n_7_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[4] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\n_6_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[5] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\n_5_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[6] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\n_4_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[7] ),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_predict_addr_lsh_ireg3_reg[7]_i_1 
       (.CI(\n_0_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ),
        .CO({\n_0_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ,\n_1_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ,\n_2_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ,\n_3_sig_predict_addr_lsh_ireg3_reg[7]_i_1 }),
        .CYINIT(1'b0),
        .DI({\n_0_sig_addr_cntr_lsh_im0_reg[7] ,\n_0_sig_addr_cntr_lsh_im0_reg[6] ,sig_mbaa_addr_cntr_slice_im0[5:4]}),
        .O({\n_4_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ,\n_5_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ,\n_6_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ,\n_7_sig_predict_addr_lsh_ireg3_reg[7]_i_1 }),
        .S({\n_0_sig_predict_addr_lsh_ireg3[7]_i_2 ,\n_0_sig_predict_addr_lsh_ireg3[7]_i_3 ,\n_0_sig_predict_addr_lsh_ireg3[7]_i_4 ,\n_0_sig_predict_addr_lsh_ireg3[7]_i_5 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\n_7_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[8] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\n_6_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[9] ),
        .R(sig_mmap_reset_reg));
(* SOFT_HLUTNM = "soft_lutpair70" *) 
   LUT4 #(
    .INIT(16'hE003)) 
     sig_sm_halt_reg_i_1__0
       (.I0(sig_calc_error_pushed),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[1]),
        .I3(sig_pcc_sm_state[2]),
        .O(sig_sm_halt_ns));
FDSE #(
    .INIT(1'b0)) 
     sig_sm_halt_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_halt_ns),
        .Q(O1),
        .S(sig_mmap_reset_reg));
LUT6 #(
    .INIT(64'h0008000800083008)) 
     sig_sm_ld_calc1_reg_i_1__0
       (.I0(sig_push_input_reg12_out),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[2]),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_parent_done),
        .I5(sig_calc_error_pushed),
        .O(sig_sm_ld_calc1_reg_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_sm_ld_calc1_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc1_reg_ns),
        .Q(sig_sm_ld_calc1_reg),
        .R(sig_mmap_reset_reg));
LUT3 #(
    .INIT(8'h04)) 
     sig_sm_ld_calc2_reg_i_1__0
       (.I0(sig_pcc_sm_state[0]),
        .I1(sig_pcc_sm_state[1]),
        .I2(sig_pcc_sm_state[2]),
        .O(sig_sm_ld_calc2_reg_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_sm_ld_calc2_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc2_reg_ns),
        .Q(sig_sm_ld_calc2_reg),
        .R(sig_mmap_reset_reg));
(* SOFT_HLUTNM = "soft_lutpair72" *) 
   LUT3 #(
    .INIT(8'h08)) 
     sig_sm_ld_calc3_reg_i_1__0
       (.I0(sig_pcc_sm_state[0]),
        .I1(sig_pcc_sm_state[1]),
        .I2(sig_pcc_sm_state[2]),
        .O(sig_sm_ld_calc3_reg_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_sm_ld_calc3_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc3_reg_ns),
        .Q(sig_sm_ld_calc3_reg),
        .R(sig_mmap_reset_reg));
(* SOFT_HLUTNM = "soft_lutpair64" *) 
   LUT5 #(
    .INIT(32'h00400000)) 
     sig_sm_pop_input_reg_i_1__0
       (.I0(sig_calc_error_pushed),
        .I1(sig_parent_done),
        .I2(sig_pcc_sm_state[1]),
        .I3(sig_pcc_sm_state[0]),
        .I4(sig_pcc_sm_state[2]),
        .O(sig_sm_pop_input_reg_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_sm_pop_input_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_input_reg_ns),
        .Q(sig_sm_pop_input_reg),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_addr_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[0]),
        .Q(sig_strbgen_addr_ireg2[0]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_addr_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[1]),
        .Q(sig_strbgen_addr_ireg2[1]),
        .R(sig_mmap_reset_reg));
LUT5 #(
    .INIT(32'h0000002E)) 
     \sig_strbgen_bytes_ireg2[0]_i_1 
       (.I0(sig_strbgen_bytes_ireg2[0]),
        .I1(sig_sm_ld_calc2_reg),
        .I2(\n_0_sig_strbgen_bytes_ireg2[0]_i_2__0 ),
        .I3(\n_0_sig_strbgen_bytes_ireg2[2]_i_2__0 ),
        .I4(sig_mmap_reset_reg),
        .O(\n_0_sig_strbgen_bytes_ireg2[0]_i_1 ));
LUT4 #(
    .INIT(16'h0F77)) 
     \sig_strbgen_bytes_ireg2[0]_i_2__0 
       (.I0(sig_first_xfer_im0),
        .I1(\n_0_sig_bytes_to_mbaa_ireg1_reg[0] ),
        .I2(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_strbgen_bytes_ireg2[0]_i_2__0 ));
LUT5 #(
    .INIT(32'h0000002E)) 
     \sig_strbgen_bytes_ireg2[1]_i_1 
       (.I0(sig_strbgen_bytes_ireg2[1]),
        .I1(sig_sm_ld_calc2_reg),
        .I2(\n_0_sig_strbgen_bytes_ireg2[1]_i_2__0 ),
        .I3(\n_0_sig_strbgen_bytes_ireg2[2]_i_2__0 ),
        .I4(sig_mmap_reset_reg),
        .O(\n_0_sig_strbgen_bytes_ireg2[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair74" *) 
   LUT4 #(
    .INIT(16'h0F77)) 
     \sig_strbgen_bytes_ireg2[1]_i_2__0 
       (.I0(sig_first_xfer_im0),
        .I1(\n_0_sig_bytes_to_mbaa_ireg1_reg[1] ),
        .I2(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_strbgen_bytes_ireg2[1]_i_2__0 ));
LUT4 #(
    .INIT(16'hFBF8)) 
     \sig_strbgen_bytes_ireg2[2]_i_1 
       (.I0(\n_0_sig_addr_cntr_incr_ireg2[2]_i_1__0 ),
        .I1(sig_sm_ld_calc2_reg),
        .I2(\n_0_sig_strbgen_bytes_ireg2[2]_i_2__0 ),
        .I3(sig_strbgen_bytes_ireg2[2]),
        .O(\n_0_sig_strbgen_bytes_ireg2[2]_i_1 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
     \sig_strbgen_bytes_ireg2[2]_i_2__0 
       (.I0(sig_sm_ld_calc2_reg),
        .I1(\n_0_sig_addr_cntr_incr_ireg2[2]_i_1__0 ),
        .I2(\n_0_sig_addr_cntr_incr_ireg2[5]_i_1__0 ),
        .I3(\n_0_sig_addr_cntr_incr_ireg2[4]_i_1__0 ),
        .I4(\n_0_sig_addr_cntr_incr_ireg2[6]_i_1__0 ),
        .I5(\n_0_sig_addr_cntr_incr_ireg2[3]_i_1__0 ),
        .O(\n_0_sig_strbgen_bytes_ireg2[2]_i_2__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_bytes_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_strbgen_bytes_ireg2[0]_i_1 ),
        .Q(sig_strbgen_bytes_ireg2[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_bytes_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_strbgen_bytes_ireg2[1]_i_1 ),
        .Q(sig_strbgen_bytes_ireg2[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_bytes_ireg2_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_strbgen_bytes_ireg2[2]_i_1 ),
        .Q(sig_strbgen_bytes_ireg2[2]),
        .R(sig_mmap_reset_reg));
LUT2 #(
    .INIT(4'hB)) 
     \sig_xfer_end_strb_ireg3[1]_i_1__0 
       (.I0(\n_0_sig_finish_addr_offset_ireg2_reg[1] ),
        .I1(\n_0_sig_finish_addr_offset_ireg2_reg[0] ),
        .O(\n_0_sig_xfer_end_strb_ireg3[1]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair92" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \sig_xfer_end_strb_ireg3[2]_i_1__0 
       (.I0(\n_0_sig_finish_addr_offset_ireg2_reg[1] ),
        .I1(\n_0_sig_finish_addr_offset_ireg2_reg[0] ),
        .O(sig_xfer_end_strb_im2));
(* SOFT_HLUTNM = "soft_lutpair92" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \sig_xfer_end_strb_ireg3[3]_i_1__0 
       (.I0(\n_0_sig_finish_addr_offset_ireg2_reg[1] ),
        .I1(\n_0_sig_finish_addr_offset_ireg2_reg[0] ),
        .O(\n_0_sig_xfer_end_strb_ireg3[3]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(1'b1),
        .Q(sig_xfer_end_strb_ireg3[0]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\n_0_sig_xfer_end_strb_ireg3[1]_i_1__0 ),
        .Q(sig_xfer_end_strb_ireg3[1]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_end_strb_im2),
        .Q(sig_xfer_end_strb_ireg3[2]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\n_0_sig_xfer_end_strb_ireg3[3]_i_1__0 ),
        .Q(sig_xfer_end_strb_ireg3[3]),
        .R(sig_mmap_reset_reg));
LUT5 #(
    .INIT(32'h222F2220)) 
     sig_xfer_len_eq_0_ireg3_i_1__0
       (.I0(n_0_sig_xfer_len_eq_0_ireg3_i_2__0),
        .I1(in[35]),
        .I2(sig_mmap_reset_reg),
        .I3(sig_sm_ld_calc3_reg),
        .I4(n_0_sig_xfer_len_eq_0_ireg3_reg),
        .O(n_0_sig_xfer_len_eq_0_ireg3_i_1__0));
LUT6 #(
    .INIT(64'h0001000100010100)) 
     sig_xfer_len_eq_0_ireg3_i_2__0
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[4] ),
        .I1(sig_mmap_reset_reg),
        .I2(\n_0_sig_adjusted_addr_incr_ireg2_reg[3] ),
        .I3(\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ),
        .I4(\n_0_sig_adjusted_addr_incr_ireg2_reg[0] ),
        .I5(\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ),
        .O(n_0_sig_xfer_len_eq_0_ireg3_i_2__0));
FDRE #(
    .INIT(1'b0)) 
     sig_xfer_len_eq_0_ireg3_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_xfer_len_eq_0_ireg3_i_1__0),
        .Q(n_0_sig_xfer_len_eq_0_ireg3_reg),
        .R(1'b0));
LUT4 #(
    .INIT(16'hFF2E)) 
     sig_xfer_reg_empty_i_1
       (.I0(n_0_sig_first_xfer_im0_i_2__0),
        .I1(sig_xfer_reg_empty),
        .I2(sig_ld_xfer_reg),
        .I3(sig_mmap_reset_reg),
        .O(n_0_sig_xfer_reg_empty_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_xfer_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_xfer_reg_empty_i_1),
        .Q(sig_xfer_reg_empty),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair68" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \sig_xfer_strt_strb_ireg3[0]_i_1__0 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(sig_strbgen_addr_ireg2[0]),
        .O(sig_xfer_strt_strb_im2[0]));
(* SOFT_HLUTNM = "soft_lutpair68" *) 
   LUT4 #(
    .INIT(16'h5554)) 
     \sig_xfer_strt_strb_ireg3[1]_i_1__0 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(sig_strbgen_bytes_ireg2[2]),
        .I2(sig_strbgen_bytes_ireg2[1]),
        .I3(sig_strbgen_addr_ireg2[0]),
        .O(sig_xfer_strt_strb_im2[1]));
(* SOFT_HLUTNM = "soft_lutpair56" *) 
   LUT5 #(
    .INIT(32'h37767744)) 
     \sig_xfer_strt_strb_ireg3[2]_i_1__0 
       (.I0(sig_strbgen_addr_ireg2[0]),
        .I1(sig_strbgen_addr_ireg2[1]),
        .I2(sig_strbgen_bytes_ireg2[0]),
        .I3(sig_strbgen_bytes_ireg2[2]),
        .I4(sig_strbgen_bytes_ireg2[1]),
        .O(sig_xfer_strt_strb_im2[2]));
(* SOFT_HLUTNM = "soft_lutpair56" *) 
   LUT5 #(
    .INIT(32'h3F7CECCC)) 
     \sig_xfer_strt_strb_ireg3[3]_i_1__0 
       (.I0(sig_strbgen_bytes_ireg2[0]),
        .I1(sig_strbgen_bytes_ireg2[2]),
        .I2(sig_strbgen_bytes_ireg2[1]),
        .I3(sig_strbgen_addr_ireg2[0]),
        .I4(sig_strbgen_addr_ireg2[1]),
        .O(sig_xfer_strt_strb_im2[3]));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[0]),
        .Q(sig_xfer_strt_strb_ireg3[0]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[1]),
        .Q(sig_xfer_strt_strb_ireg3[1]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[2]),
        .Q(sig_xfer_strt_strb_ireg3[2]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[3]),
        .Q(sig_xfer_strt_strb_ireg3[3]),
        .R(sig_mmap_reset_reg));
endmodule

(* ORIG_REF_NAME = "axi_datamover_rd_status_cntl" *) 
module axi_cdma_0_axi_datamover_rd_status_cntl
   (I4,
    sig_rsc2stat_status_valid,
    sig_rsc2data_ready,
    sig_rd_sts_interr_reg0,
    m_axi_aclk,
    sig_rd_sts_decerr_reg0,
    sig_rd_sts_reg_full0,
    I1,
    sig_stat2rsc_status_ready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_data2rsc_valid,
    sig_data2rsc_slverr,
    D);
  output [6:0]I4;
  output sig_rsc2stat_status_valid;
  output sig_rsc2data_ready;
  input sig_rd_sts_interr_reg0;
  input m_axi_aclk;
  input sig_rd_sts_decerr_reg0;
  input sig_rd_sts_reg_full0;
  input I1;
  input sig_stat2rsc_status_ready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_data2rsc_valid;
  input sig_data2rsc_slverr;
  input [3:0]D;

  wire [3:0]D;
  wire I1;
  wire [6:0]I4;
  wire m_axi_aclk;
  wire \n_0_sig_rd_sts_tag_reg[3]_i_1 ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_reg_full0;
  wire sig_rd_sts_slverr_reg0;
  wire sig_rsc2data_ready;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

FDRE #(
    .INIT(1'b0)) 
     sig_rd_sts_decerr_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_decerr_reg0),
        .Q(I4[5]),
        .R(\n_0_sig_rd_sts_tag_reg[3]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     sig_rd_sts_interr_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_interr_reg0),
        .Q(I4[4]),
        .R(\n_0_sig_rd_sts_tag_reg[3]_i_1 ));
FDSE #(
    .INIT(1'b0)) 
     sig_rd_sts_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(I1),
        .Q(sig_rsc2data_ready),
        .S(\n_0_sig_rd_sts_tag_reg[3]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     sig_rd_sts_reg_full_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_reg_full0),
        .Q(sig_rsc2stat_status_valid),
        .R(\n_0_sig_rd_sts_tag_reg[3]_i_1 ));
LUT2 #(
    .INIT(4'hE)) 
     sig_rd_sts_slverr_reg_i_1__0
       (.I0(I4[6]),
        .I1(sig_data2rsc_slverr),
        .O(sig_rd_sts_slverr_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_rd_sts_slverr_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_slverr_reg0),
        .Q(I4[6]),
        .R(\n_0_sig_rd_sts_tag_reg[3]_i_1 ));
LUT3 #(
    .INIT(8'h8F)) 
     \sig_rd_sts_tag_reg[3]_i_1 
       (.I0(sig_rsc2stat_status_valid),
        .I1(sig_stat2rsc_status_ready),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\n_0_sig_rd_sts_tag_reg[3]_i_1 ));
LUT2 #(
    .INIT(4'h8)) 
     \sig_rd_sts_tag_reg[3]_i_2 
       (.I0(sig_rsc2data_ready),
        .I1(sig_data2rsc_valid),
        .O(sig_push_rd_sts_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_rd_sts_tag_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(D[0]),
        .Q(I4[0]),
        .R(\n_0_sig_rd_sts_tag_reg[3]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_rd_sts_tag_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(D[1]),
        .Q(I4[1]),
        .R(\n_0_sig_rd_sts_tag_reg[3]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_rd_sts_tag_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(D[2]),
        .Q(I4[2]),
        .R(\n_0_sig_rd_sts_tag_reg[3]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_rd_sts_tag_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(D[3]),
        .Q(I4[3]),
        .R(\n_0_sig_rd_sts_tag_reg[3]_i_1 ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_rddata_cntl" *) 
module axi_cdma_0_axi_datamover_rddata_cntl
   (O1,
    sig_data2rsc_valid,
    O2,
    sig_data2rsc_slverr,
    O3,
    O4,
    sig_rd_sts_reg_full0,
    O5,
    sig_rd_sts_interr_reg0,
    sig_inhibit_rdy_n,
    O6,
    O7,
    O8,
    m_axi_rready,
    sig_rd_sts_decerr_reg0,
    Q,
    m_axi_aclk,
    SR,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    I2,
    m_axi_rlast,
    sig_halt_reg,
    m_axi_rvalid,
    sig_addr2rsc_calc_error,
    sig_addr_reg_empty,
    sig_rsc2data_ready,
    I4,
    sig_mstr2data_cmd_valid,
    sig_rsc2stat_status_valid,
    sig_stat2rsc_status_ready,
    I3,
    I1,
    I5,
    I6,
    sig_next_eof_reg,
    I7,
    m_axi_rresp,
    in,
    sig_init_reg,
    sig_init_reg2,
    sig_rst2all_stop_request,
    sig_addr2data_addr_posted);
  output O1;
  output sig_data2rsc_valid;
  output O2;
  output sig_data2rsc_slverr;
  output O3;
  output O4;
  output sig_rd_sts_reg_full0;
  output O5;
  output sig_rd_sts_interr_reg0;
  output sig_inhibit_rdy_n;
  output O6;
  output O7;
  output O8;
  output m_axi_rready;
  output sig_rd_sts_decerr_reg0;
  output [3:0]Q;
  input m_axi_aclk;
  input [0:0]SR;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input I2;
  input m_axi_rlast;
  input sig_halt_reg;
  input m_axi_rvalid;
  input sig_addr2rsc_calc_error;
  input sig_addr_reg_empty;
  input sig_rsc2data_ready;
  input [1:0]I4;
  input sig_mstr2data_cmd_valid;
  input sig_rsc2stat_status_valid;
  input sig_stat2rsc_status_ready;
  input I3;
  input I1;
  input I5;
  input I6;
  input sig_next_eof_reg;
  input [3:0]I7;
  input [1:0]m_axi_rresp;
  input [19:0]in;
  input sig_init_reg;
  input sig_init_reg2;
  input sig_rst2all_stop_request;
  input sig_addr2data_addr_posted;

  wire I1;
  wire I2;
  wire I3;
  wire [1:0]I4;
  wire I5;
  wire I6;
  wire [3:0]I7;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [19:0]in;
  wire m_axi_aclk;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_4__0 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_5 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_6 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_7 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_8 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_9 ;
  wire n_0_m_axi_rready_INST_0_i_2;
  wire \n_0_sig_addr_posted_cntr[0]_i_1 ;
  wire \n_0_sig_addr_posted_cntr[1]_i_1 ;
  wire \n_0_sig_addr_posted_cntr[2]_i_1 ;
  wire \n_0_sig_coelsc_tag_reg[3]_i_1 ;
  wire \n_0_sig_dbeat_cntr[5]_i_2__0 ;
  wire \n_0_sig_dbeat_cntr[7]_i_3 ;
  wire \n_0_sig_dbeat_cntr[7]_i_4 ;
  wire n_0_sig_first_dbeat_reg;
  wire n_0_sig_halt_reg_i_1;
  wire n_0_sig_last_dbeat_i_2__1;
  wire n_0_sig_last_dbeat_i_4;
  wire n_0_sig_last_dbeat_reg;
  wire n_0_sig_last_mmap_dbeat_reg_reg;
  wire n_0_sig_ld_new_cmd_reg_i_1;
  wire \n_0_sig_next_tag_reg[3]_i_11 ;
  wire \n_0_sig_next_tag_reg[3]_i_4 ;
  wire \n_1_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ;
  wire \n_29_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ;
  wire \n_2_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ;
  wire \n_30_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ;
  wire \n_31_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ;
  wire \n_32_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ;
  wire \n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ;
  wire \n_5_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ;
  wire \n_6_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ;
  wire \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ;
  wire [7:0]p_0_in__1;
  wire sig_addr2data_addr_posted;
  wire sig_addr2rsc_calc_error;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_addr_reg_empty;
  wire sig_cmd_cmplt_last_dbeat;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_decerr_reg0;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_slverr_reg0;
  wire sig_data2rsc_calc_err;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire [7:0]sig_dbeat_cntr_reg__0;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_fifo_next_calc_error;
  wire sig_fifo_next_cmd_cmplt;
  wire sig_fifo_next_eof;
  wire [3:0]sig_fifo_next_last_strb;
  wire sig_fifo_next_sequential;
  wire [3:0]sig_fifo_next_strt_strb;
  wire sig_halt_reg;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_inhibit_rdy_n;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_last_mmap_dbeat;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg;
  wire sig_next_eof_reg;
  wire sig_next_eof_reg_0;
  wire [3:0]sig_next_last_strb_reg;
  wire sig_next_sequential_reg;
  wire [3:0]sig_next_strt_strb_reg;
  wire [3:0]sig_next_tag_reg;
  wire sig_push_coelsc_reg;
  wire sig_push_dqual_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_reg_full0;
  wire sig_rsc2data_ready;
  wire sig_rsc2stat_status_valid;
  wire sig_rst2all_stop_request;
  wire sig_stat2rsc_status_ready;

axi_cdma_0_axi_datamover_fifo__parameterized2 \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO 
       (.D(p_0_in__1),
        .E(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .I1(n_0_sig_last_dbeat_i_2__1),
        .I10(\n_0_sig_dbeat_cntr[7]_i_4 ),
        .I11(\n_0_sig_dbeat_cntr[5]_i_2__0 ),
        .I12(SR),
        .I2(\n_0_sig_dbeat_cntr[7]_i_3 ),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(n_0_sig_first_dbeat_reg),
        .I5(I2),
        .I6(\n_0_sig_next_tag_reg[3]_i_4 ),
        .I7(O2),
        .I8(O3),
        .I9(sig_data2rsc_valid),
        .O1(O1),
        .O2(\n_1_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .O3(\n_2_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .O4(\n_5_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .O5(\n_6_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .O6(sig_inhibit_rdy_n),
        .Q(sig_dbeat_cntr_reg__0),
        .SR(\n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rvalid(m_axi_rvalid),
        .out({sig_fifo_next_calc_error,sig_fifo_next_cmd_cmplt,sig_fifo_next_sequential,sig_fifo_next_eof,sig_fifo_next_last_strb,sig_fifo_next_strt_strb,\n_29_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ,\n_30_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ,\n_31_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ,\n_32_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO }),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_halt_reg(sig_halt_reg),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
LUT6 #(
    .INIT(64'hFFFF200020002000)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2__0 
       (.I0(sig_dqual_reg_full),
        .I1(sig_next_calc_error_reg),
        .I2(O2),
        .I3(n_0_m_axi_rready_INST_0_i_2),
        .I4(sig_next_eof_reg_0),
        .I5(m_axi_rlast),
        .O(O7));
LUT6 #(
    .INIT(64'hFBFBFBAAFBAAFBAA)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3__0 
       (.I0(sig_halt_reg),
        .I1(I3),
        .I2(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_4__0 ),
        .I3(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_5 ),
        .I4(sig_next_eof_reg_0),
        .I5(m_axi_rlast),
        .O(O6));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_4__0 
       (.I0(I6),
        .I1(sig_next_eof_reg),
        .I2(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_6 ),
        .I3(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_7 ),
        .I4(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_8 ),
        .I5(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_9 ),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_4__0 ));
LUT6 #(
    .INIT(64'h0000FE0000000000)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_5 
       (.I0(sig_addr_posted_cntr[0]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[2]),
        .I3(O2),
        .I4(sig_next_calc_error_reg),
        .I5(sig_dqual_reg_full),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_5 ));
LUT6 #(
    .INIT(64'h5555565555559A99)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_6 
       (.I0(I7[1]),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(sig_next_last_strb_reg[1]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(O2),
        .I5(sig_next_strt_strb_reg[1]),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_6 ));
LUT6 #(
    .INIT(64'h5555565555559A99)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_7 
       (.I0(I7[2]),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(sig_next_last_strb_reg[2]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(O2),
        .I5(sig_next_strt_strb_reg[2]),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_7 ));
LUT6 #(
    .INIT(64'h5555565555559A99)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_8 
       (.I0(I7[0]),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(sig_next_last_strb_reg[0]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(O2),
        .I5(sig_next_strt_strb_reg[0]),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_8 ));
LUT6 #(
    .INIT(64'h5555565555559A99)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_9 
       (.I0(I7[3]),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(sig_next_last_strb_reg[3]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(O2),
        .I5(sig_next_strt_strb_reg[3]),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_9 ));
LUT6 #(
    .INIT(64'hEEFEEEEEEEEEEEEE)) 
     \INFERRED_GEN.cnt_i[2]_i_4__0 
       (.I0(sig_halt_reg),
        .I1(I1),
        .I2(sig_dqual_reg_full),
        .I3(sig_next_calc_error_reg),
        .I4(O2),
        .I5(n_0_m_axi_rready_INST_0_i_2),
        .O(O8));
(* SOFT_HLUTNM = "soft_lutpair45" *) 
   LUT5 #(
    .INIT(32'h00200000)) 
     m_axi_rready_INST_0
       (.I0(I5),
        .I1(sig_data2rsc_valid),
        .I2(sig_dqual_reg_full),
        .I3(sig_next_calc_error_reg),
        .I4(n_0_m_axi_rready_INST_0_i_2),
        .O(m_axi_rready));
(* SOFT_HLUTNM = "soft_lutpair47" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     m_axi_rready_INST_0_i_2
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .O(n_0_m_axi_rready_INST_0_i_2));
(* SOFT_HLUTNM = "soft_lutpair46" *) 
   LUT5 #(
    .INIT(32'hB9996662)) 
     \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_addr2data_addr_posted),
        .I1(n_0_sig_last_mmap_dbeat_reg_reg),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_addr_posted_cntr[1]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\n_0_sig_addr_posted_cntr[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair47" *) 
   LUT5 #(
    .INIT(32'hFD22BB40)) 
     \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_addr2data_addr_posted),
        .I1(n_0_sig_last_mmap_dbeat_reg_reg),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_addr_posted_cntr[1]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\n_0_sig_addr_posted_cntr[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair46" *) 
   LUT5 #(
    .INIT(32'hF2F0F0B0)) 
     \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_addr2data_addr_posted),
        .I1(n_0_sig_last_mmap_dbeat_reg_reg),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_addr_posted_cntr[1]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\n_0_sig_addr_posted_cntr[2]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_addr_posted_cntr[0]_i_1 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_addr_posted_cntr[1]_i_1 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_addr_posted_cntr[2]_i_1 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair50" *) 
   LUT3 #(
    .INIT(8'hF8)) 
     sig_coelsc_decerr_reg_i_1
       (.I0(m_axi_rresp[1]),
        .I1(m_axi_rresp[0]),
        .I2(sig_data2rsc_decerr),
        .O(sig_coelsc_decerr_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_coelsc_decerr_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_decerr_reg0),
        .Q(sig_data2rsc_decerr),
        .R(\n_0_sig_coelsc_tag_reg[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair51" *) 
   LUT2 #(
    .INIT(4'hE)) 
     sig_coelsc_interr_reg_i_1
       (.I0(sig_data2rsc_calc_err),
        .I1(sig_next_calc_error_reg),
        .O(sig_coelsc_interr_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_coelsc_interr_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_interr_reg0),
        .Q(sig_data2rsc_calc_err),
        .R(\n_0_sig_coelsc_tag_reg[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair51" *) 
   LUT3 #(
    .INIT(8'hEA)) 
     sig_coelsc_reg_full_i_1
       (.I0(sig_next_calc_error_reg),
        .I1(sig_next_cmd_cmplt_reg),
        .I2(m_axi_rlast),
        .O(sig_cmd_cmplt_last_dbeat));
FDRE #(
    .INIT(1'b0)) 
     sig_coelsc_reg_full_reg
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_cmd_cmplt_last_dbeat),
        .Q(sig_data2rsc_valid),
        .R(\n_0_sig_coelsc_tag_reg[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair50" *) 
   LUT3 #(
    .INIT(8'hF4)) 
     sig_coelsc_slverr_reg_i_1
       (.I0(m_axi_rresp[0]),
        .I1(m_axi_rresp[1]),
        .I2(sig_data2rsc_slverr),
        .O(sig_coelsc_slverr_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_coelsc_slverr_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_slverr_reg0),
        .Q(sig_data2rsc_slverr),
        .R(\n_0_sig_coelsc_tag_reg[3]_i_1 ));
LUT6 #(
    .INIT(64'h15000000FFFFFFFF)) 
     \sig_coelsc_tag_reg[3]_i_1 
       (.I0(\n_0_sig_next_tag_reg[3]_i_4 ),
        .I1(sig_ld_new_cmd_reg),
        .I2(sig_next_calc_error_reg),
        .I3(sig_rsc2data_ready),
        .I4(sig_data2rsc_valid),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\n_0_sig_coelsc_tag_reg[3]_i_1 ));
LUT3 #(
    .INIT(8'hEA)) 
     \sig_coelsc_tag_reg[3]_i_2 
       (.I0(\n_0_sig_next_tag_reg[3]_i_4 ),
        .I1(sig_ld_new_cmd_reg),
        .I2(sig_next_calc_error_reg),
        .O(sig_push_coelsc_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_coelsc_tag_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_next_tag_reg[0]),
        .Q(Q[0]),
        .R(\n_0_sig_coelsc_tag_reg[3]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_coelsc_tag_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_next_tag_reg[1]),
        .Q(Q[1]),
        .R(\n_0_sig_coelsc_tag_reg[3]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_coelsc_tag_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_next_tag_reg[2]),
        .Q(Q[2]),
        .R(\n_0_sig_coelsc_tag_reg[3]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_coelsc_tag_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_next_tag_reg[3]),
        .Q(Q[3]),
        .R(\n_0_sig_coelsc_tag_reg[3]_i_1 ));
LUT3 #(
    .INIT(8'h01)) 
     \sig_dbeat_cntr[5]_i_2__0 
       (.I0(sig_dbeat_cntr_reg__0[1]),
        .I1(sig_dbeat_cntr_reg__0[0]),
        .I2(sig_dbeat_cntr_reg__0[2]),
        .O(\n_0_sig_dbeat_cntr[5]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair49" *) 
   LUT4 #(
    .INIT(16'hA8AA)) 
     \sig_dbeat_cntr[7]_i_3 
       (.I0(\n_0_sig_next_tag_reg[3]_i_4 ),
        .I1(sig_dbeat_cntr_reg__0[7]),
        .I2(sig_dbeat_cntr_reg__0[6]),
        .I3(\n_0_sig_dbeat_cntr[7]_i_4 ),
        .O(\n_0_sig_dbeat_cntr[7]_i_3 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \sig_dbeat_cntr[7]_i_4 
       (.I0(sig_dbeat_cntr_reg__0[1]),
        .I1(sig_dbeat_cntr_reg__0[0]),
        .I2(sig_dbeat_cntr_reg__0[2]),
        .I3(sig_dbeat_cntr_reg__0[5]),
        .I4(sig_dbeat_cntr_reg__0[3]),
        .I5(sig_dbeat_cntr_reg__0[4]),
        .O(\n_0_sig_dbeat_cntr[7]_i_4 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .D(p_0_in__1[0]),
        .Q(sig_dbeat_cntr_reg__0[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .D(p_0_in__1[1]),
        .Q(sig_dbeat_cntr_reg__0[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .D(p_0_in__1[2]),
        .Q(sig_dbeat_cntr_reg__0[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_aclk),
        .CE(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .D(p_0_in__1[3]),
        .Q(sig_dbeat_cntr_reg__0[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_aclk),
        .CE(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .D(p_0_in__1[4]),
        .Q(sig_dbeat_cntr_reg__0[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_aclk),
        .CE(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .D(p_0_in__1[5]),
        .Q(sig_dbeat_cntr_reg__0[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_aclk),
        .CE(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .D(p_0_in__1[6]),
        .Q(sig_dbeat_cntr_reg__0[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_aclk),
        .CE(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .D(p_0_in__1[7]),
        .Q(sig_dbeat_cntr_reg__0[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     sig_dqual_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_5_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .Q(sig_dqual_reg_empty),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     sig_dqual_reg_full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_6_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .Q(sig_dqual_reg_full),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     sig_first_dbeat_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_2_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .Q(n_0_sig_first_dbeat_reg),
        .R(1'b0));
LUT6 #(
    .INIT(64'hD0D0D00000000000)) 
     sig_halt_cmplt_i_3__0
       (.I0(n_0_m_axi_rready_INST_0_i_2),
        .I1(sig_next_calc_error_reg),
        .I2(sig_halt_reg_dly3),
        .I3(sig_addr2rsc_calc_error),
        .I4(sig_addr_reg_empty),
        .I5(O2),
        .O(O4));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_reg_dly1_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(O2),
        .Q(sig_halt_reg_dly1),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_reg_dly2_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly1),
        .Q(sig_halt_reg_dly2),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_reg_dly3_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly2),
        .Q(sig_halt_reg_dly3),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair48" *) 
   LUT2 #(
    .INIT(4'hE)) 
     sig_halt_reg_i_1
       (.I0(sig_rst2all_stop_request),
        .I1(O2),
        .O(n_0_sig_halt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_halt_reg_i_1),
        .Q(O2),
        .R(SR));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
     sig_last_dbeat_i_2__1
       (.I0(\n_0_sig_next_tag_reg[3]_i_4 ),
        .I1(sig_dbeat_cntr_reg__0[6]),
        .I2(sig_dbeat_cntr_reg__0[7]),
        .I3(sig_dbeat_cntr_reg__0[0]),
        .I4(sig_dbeat_cntr_reg__0[1]),
        .I5(n_0_sig_last_dbeat_i_4),
        .O(n_0_sig_last_dbeat_i_2__1));
LUT4 #(
    .INIT(16'hFFFE)) 
     sig_last_dbeat_i_4
       (.I0(sig_dbeat_cntr_reg__0[4]),
        .I1(sig_dbeat_cntr_reg__0[3]),
        .I2(sig_dbeat_cntr_reg__0[5]),
        .I3(sig_dbeat_cntr_reg__0[2]),
        .O(n_0_sig_last_dbeat_i_4));
FDRE #(
    .INIT(1'b0)) 
     sig_last_dbeat_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_1_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .Q(n_0_sig_last_dbeat_reg),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair49" *) 
   LUT2 #(
    .INIT(4'h8)) 
     sig_last_mmap_dbeat_reg_i_1__1
       (.I0(\n_0_sig_next_tag_reg[3]_i_4 ),
        .I1(m_axi_rlast),
        .O(sig_last_mmap_dbeat));
FDRE #(
    .INIT(1'b0)) 
     sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(n_0_sig_last_mmap_dbeat_reg_reg),
        .R(SR));
LUT3 #(
    .INIT(8'h08)) 
     sig_ld_new_cmd_reg_i_1
       (.I0(sig_push_dqual_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_ld_new_cmd_reg),
        .O(n_0_sig_ld_new_cmd_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_ld_new_cmd_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_ld_new_cmd_reg_i_1),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     sig_next_calc_error_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_calc_error),
        .Q(sig_next_calc_error_reg),
        .R(\n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     sig_next_cmd_cmplt_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_cmd_cmplt),
        .Q(sig_next_cmd_cmplt_reg),
        .R(\n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     sig_next_eof_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_eof),
        .Q(sig_next_eof_reg_0),
        .R(\n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_last_strb[0]),
        .Q(sig_next_last_strb_reg[0]),
        .R(\n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_last_strb[1]),
        .Q(sig_next_last_strb_reg[1]),
        .R(\n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_last_strb[2]),
        .Q(sig_next_last_strb_reg[2]),
        .R(\n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_last_strb[3]),
        .Q(sig_next_last_strb_reg[3]),
        .R(\n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     sig_next_sequential_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_sequential),
        .Q(sig_next_sequential_reg),
        .R(\n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_strt_strb[0]),
        .Q(sig_next_strt_strb_reg[0]),
        .R(\n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_strt_strb[1]),
        .Q(sig_next_strt_strb_reg[1]),
        .R(\n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_strt_strb[2]),
        .Q(sig_next_strt_strb_reg[2]),
        .R(\n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_strt_strb[3]),
        .Q(sig_next_strt_strb_reg[3]),
        .R(\n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
(* SOFT_HLUTNM = "soft_lutpair45" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \sig_next_tag_reg[3]_i_11 
       (.I0(sig_next_calc_error_reg),
        .I1(sig_dqual_reg_full),
        .O(\n_0_sig_next_tag_reg[3]_i_11 ));
(* SOFT_HLUTNM = "soft_lutpair48" *) 
   LUT4 #(
    .INIT(16'h00FE)) 
     \sig_next_tag_reg[3]_i_4 
       (.I0(O2),
        .I1(sig_halt_reg),
        .I2(I2),
        .I3(O3),
        .O(\n_0_sig_next_tag_reg[3]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFF01FFFF)) 
     \sig_next_tag_reg[3]_i_9 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_data2rsc_valid),
        .I4(m_axi_rvalid),
        .I5(\n_0_sig_next_tag_reg[3]_i_11 ),
        .O(O3));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_tag_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(\n_32_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .Q(sig_next_tag_reg[0]),
        .R(\n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_tag_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(\n_31_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .Q(sig_next_tag_reg[1]),
        .R(\n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_tag_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(\n_30_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .Q(sig_next_tag_reg[2]),
        .R(\n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_tag_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(\n_29_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .Q(sig_next_tag_reg[3]),
        .R(\n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
LUT2 #(
    .INIT(4'hE)) 
     sig_rd_sts_decerr_reg_i_1__0
       (.I0(sig_data2rsc_decerr),
        .I1(I4[1]),
        .O(sig_rd_sts_decerr_reg0));
LUT2 #(
    .INIT(4'hE)) 
     sig_rd_sts_interr_reg_i_1
       (.I0(sig_data2rsc_calc_err),
        .I1(I4[0]),
        .O(sig_rd_sts_interr_reg0));
(* SOFT_HLUTNM = "soft_lutpair52" *) 
   LUT2 #(
    .INIT(4'h1)) 
     sig_rd_sts_reg_empty_i_1__0
       (.I0(sig_data2rsc_valid),
        .I1(sig_data2rsc_calc_err),
        .O(O5));
(* SOFT_HLUTNM = "soft_lutpair52" *) 
   LUT2 #(
    .INIT(4'hE)) 
     sig_rd_sts_reg_full_i_1__0
       (.I0(sig_data2rsc_calc_err),
        .I1(sig_data2rsc_valid),
        .O(sig_rd_sts_reg_full0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_reset" *) 
module axi_cdma_0_axi_datamover_reset
   (O1,
    O2,
    SR,
    O3,
    sig_dm_s2mm_halt_cmplt,
    sig_rst2dm_resetn,
    m_axi_aclk,
    I2,
    sig_sgcntl2rst_halt_cmplt,
    sig_cntlr2rst_halt_cmplt,
    sig_dm_mm2s_halt_cmplt,
    sig_rst2s2mm_halt,
    sig_halt_request0,
    I1);
  output O1;
  output O2;
  output [0:0]SR;
  output O3;
  output sig_dm_s2mm_halt_cmplt;
  input sig_rst2dm_resetn;
  input m_axi_aclk;
  input I2;
  input sig_sgcntl2rst_halt_cmplt;
  input sig_cntlr2rst_halt_cmplt;
  input sig_dm_mm2s_halt_cmplt;
  input sig_rst2s2mm_halt;
  input sig_halt_request0;
  input I1;

  wire I1;
  wire I2;
  wire O1;
  wire O2;
  wire O3;
  wire [0:0]SR;
  wire m_axi_aclk;
  wire n_0_sig_halt_cmplt_i_1;
  wire sig_cntlr2rst_halt_cmplt;
  wire sig_dm_mm2s_halt_cmplt;
  wire sig_dm_s2mm_halt_cmplt;
  wire sig_halt_request0;
  wire sig_rst2dm_resetn;
  wire sig_rst2s2mm_halt;
  wire sig_sgcntl2rst_halt_cmplt;

FDRE #(
    .INIT(1'b0)) 
     sig_cmd_stat_rst_user_reg_n_cdc_from_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_rst2dm_resetn),
        .Q(O1),
        .R(1'b0));
LUT2 #(
    .INIT(4'hE)) 
     sig_halt_cmplt_i_1
       (.I0(I1),
        .I1(sig_dm_s2mm_halt_cmplt),
        .O(n_0_sig_halt_cmplt_i_1));
LUT6 #(
    .INIT(64'h0000000080000000)) 
     sig_halt_cmplt_i_1__0
       (.I0(sig_sgcntl2rst_halt_cmplt),
        .I1(sig_cntlr2rst_halt_cmplt),
        .I2(sig_dm_s2mm_halt_cmplt),
        .I3(sig_dm_mm2s_halt_cmplt),
        .I4(sig_rst2s2mm_halt),
        .I5(sig_halt_request0),
        .O(O3));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_cmplt_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_halt_cmplt_i_1),
        .Q(sig_dm_s2mm_halt_cmplt),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     sig_s_h_halt_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(I2),
        .Q(O2),
        .R(SR));
LUT1 #(
    .INIT(2'h1)) 
     \sig_strb_reg_out[3]_i_1 
       (.I0(O1),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_reset" *) 
module axi_cdma_0_axi_datamover_reset_12
   (sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_rst2all_stop_request,
    SR,
    sig_dm_mm2s_halt_cmplt,
    sig_rst2dm_resetn,
    m_axi_aclk,
    I1,
    I2);
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_rst2all_stop_request;
  output [0:0]SR;
  output sig_dm_mm2s_halt_cmplt;
  input sig_rst2dm_resetn;
  input m_axi_aclk;
  input I1;
  input I2;

  wire I1;
  wire I2;
  wire [0:0]SR;
  wire m_axi_aclk;
  wire n_0_sig_halt_cmplt_i_2;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_dm_mm2s_halt_cmplt;
  wire sig_rst2all_stop_request;
  wire sig_rst2dm_resetn;

FDRE #(
    .INIT(1'b0)) 
     sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_rst2dm_resetn),
        .Q(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     sig_halt_cmplt_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(SR));
LUT2 #(
    .INIT(4'hE)) 
     sig_halt_cmplt_i_2
       (.I0(I2),
        .I1(sig_dm_mm2s_halt_cmplt),
        .O(n_0_sig_halt_cmplt_i_2));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_cmplt_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_halt_cmplt_i_2),
        .Q(sig_dm_mm2s_halt_cmplt),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     sig_s_h_halt_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(I1),
        .Q(sig_rst2all_stop_request),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_s2mm_full_wrap" *) 
module axi_cdma_0_axi_datamover_s2mm_full_wrap
   (m_axi_wvalid,
    sig_halt_reg,
    m_axi_awvalid,
    sig_next_eof_reg,
    m_axi_wlast,
    sig_dm_s2mm_cmd_tready,
    in,
    O1,
    O2,
    sig_dm_s2mm_halt_cmplt,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    sig_s2mm2cntl_sts_tvalid,
    m_axi_bready,
    Q,
    O10,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_wdata,
    m_axi_wstrb,
    sig_rst2dm_resetn,
    m_axi_aclk,
    I2,
    sig_sgcntl2rst_halt_cmplt,
    sig_cntlr2rst_halt_cmplt,
    sig_dm_mm2s_halt_cmplt,
    sig_rst2s2mm_halt,
    sig_halt_request0,
    I1,
    I3,
    I4,
    I5,
    m_axi_awready,
    sig_mm2s_interr,
    sig_s2mm_interr,
    sig_dm_mm2s_err,
    m_axi_wready,
    sig_data2addr_stop_req,
    sig_cntl2s2mm_cmd_tvalid,
    sig_reg2cntlr_sg_mode,
    sig_sgcntl2s2mm_cmd_tvalid,
    I6,
    sig_sgcntl2s2mm_halt,
    sig_cntl2s2mm_sts_tready,
    m_axi_bvalid,
    m_axi_rdata,
    m_axi_bresp,
    I7,
    I8);
  output m_axi_wvalid;
  output sig_halt_reg;
  output m_axi_awvalid;
  output sig_next_eof_reg;
  output m_axi_wlast;
  output sig_dm_s2mm_cmd_tready;
  output [0:0]in;
  output O1;
  output O2;
  output sig_dm_s2mm_halt_cmplt;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output sig_s2mm2cntl_sts_tvalid;
  output m_axi_bready;
  output [3:0]Q;
  output [6:0]O10;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [31:0]m_axi_wdata;
  output [3:0]m_axi_wstrb;
  input sig_rst2dm_resetn;
  input m_axi_aclk;
  input I2;
  input sig_sgcntl2rst_halt_cmplt;
  input sig_cntlr2rst_halt_cmplt;
  input sig_dm_mm2s_halt_cmplt;
  input sig_rst2s2mm_halt;
  input sig_halt_request0;
  input I1;
  input I3;
  input I4;
  input I5;
  input m_axi_awready;
  input sig_mm2s_interr;
  input sig_s2mm_interr;
  input sig_dm_mm2s_err;
  input m_axi_wready;
  input sig_data2addr_stop_req;
  input sig_cntl2s2mm_cmd_tvalid;
  input sig_reg2cntlr_sg_mode;
  input sig_sgcntl2s2mm_cmd_tvalid;
  input [0:0]I6;
  input sig_sgcntl2s2mm_halt;
  input sig_cntl2s2mm_sts_tready;
  input m_axi_bvalid;
  input [31:0]m_axi_rdata;
  input [1:0]m_axi_bresp;
  input I7;
  input [60:0]I8;

  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire [0:0]I6;
  wire I7;
  wire [60:0]I8;
  wire O1;
  wire [6:0]O10;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [3:0]Q;
  wire [0:0]in;
  wire m_axi_aclk;
  wire [31:0]m_axi_awaddr;
  wire [1:0]m_axi_awburst;
  wire [7:0]m_axi_awlen;
  wire m_axi_awready;
  wire [2:0]m_axi_awsize;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire [31:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire n_0_I_RESET;
  wire n_0_I_WR_DATA_CNTL;
  wire n_10_I_CMD_STATUS;
  wire n_11_I_CMD_STATUS;
  wire n_12_I_CMD_STATUS;
  wire n_12_I_WR_STATUS_CNTLR;
  wire n_13_I_CMD_STATUS;
  wire n_13_I_WR_STATUS_CNTLR;
  wire n_14_I_CMD_STATUS;
  wire n_15_I_CMD_STATUS;
  wire n_15_I_WR_STATUS_CNTLR;
  wire n_16_I_CMD_STATUS;
  wire n_16_I_WR_DATA_CNTL;
  wire n_17_I_CMD_STATUS;
  wire n_18_I_CMD_STATUS;
  wire n_19_I_CMD_STATUS;
  wire n_1_I_ADDR_CNTL;
  wire n_20_I_CMD_STATUS;
  wire n_20_I_WR_DATA_CNTL;
  wire n_21_I_CMD_STATUS;
  wire n_22_I_CMD_STATUS;
  wire n_23_I_CMD_STATUS;
  wire n_24_I_CMD_STATUS;
  wire n_25_I_CMD_STATUS;
  wire n_26_I_CMD_STATUS;
  wire n_27_I_CMD_STATUS;
  wire n_28_I_CMD_STATUS;
  wire n_29_I_CMD_STATUS;
  wire \n_2_GEN_INCLUDE_PCC.I_MSTR_PCC ;
  wire n_30_I_CMD_STATUS;
  wire n_31_I_CMD_STATUS;
  wire n_32_I_CMD_STATUS;
  wire n_33_I_CMD_STATUS;
  wire n_34_I_CMD_STATUS;
  wire n_35_I_CMD_STATUS;
  wire n_36_I_CMD_STATUS;
  wire n_37_I_CMD_STATUS;
  wire n_38_I_CMD_STATUS;
  wire n_39_I_CMD_STATUS;
  wire n_3_I_CMD_STATUS;
  wire n_40_I_CMD_STATUS;
  wire n_41_I_CMD_STATUS;
  wire \n_42_GEN_INCLUDE_PCC.I_MSTR_PCC ;
  wire n_42_I_CMD_STATUS;
  wire n_43_I_CMD_STATUS;
  wire n_44_I_CMD_STATUS;
  wire \n_45_GEN_INCLUDE_PCC.I_MSTR_PCC ;
  wire n_45_I_CMD_STATUS;
  wire n_46_I_CMD_STATUS;
  wire n_47_I_CMD_STATUS;
  wire n_48_I_CMD_STATUS;
  wire n_49_I_CMD_STATUS;
  wire n_4_I_CMD_STATUS;
  wire n_50_I_CMD_STATUS;
  wire n_51_I_CMD_STATUS;
  wire n_52_I_CMD_STATUS;
  wire n_53_I_CMD_STATUS;
  wire n_54_I_CMD_STATUS;
  wire n_55_I_CMD_STATUS;
  wire n_56_I_CMD_STATUS;
  wire n_57_I_CMD_STATUS;
  wire n_58_I_CMD_STATUS;
  wire n_59_I_CMD_STATUS;
  wire n_5_I_ADDR_CNTL;
  wire n_5_I_CMD_STATUS;
  wire n_60_I_CMD_STATUS;
  wire n_61_I_CMD_STATUS;
  wire n_62_I_CMD_STATUS;
  wire n_63_I_CMD_STATUS;
  wire n_64_I_CMD_STATUS;
  wire n_6_I_CMD_STATUS;
  wire n_7_I_CMD_STATUS;
  wire n_7_I_WR_STATUS_CNTLR;
  wire n_8_I_CMD_STATUS;
  wire n_8_I_WR_STATUS_CNTLR;
  wire n_9_I_CMD_STATUS;
  wire p_0_in3_in;
  wire [1:0]p_10_out;
  wire [3:0]p_11_out;
  wire p_12_out;
  wire [0:0]p_17_out;
  wire p_1_out;
  wire [31:2]p_20_out;
  wire p_2_out;
  wire p_4_out;
  wire p_5_out;
  wire [3:0]p_7_out;
  wire [3:0]p_8_out;
  wire [3:0]p_9_out;
  wire sig_addr2data_addr_posted;
  wire sig_addr2wsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_calc_error_pushed;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cntl2s2mm_cmd_tvalid;
  wire sig_cntl2s2mm_sts_tready;
  wire sig_cntlr2rst_halt_cmplt;
  wire sig_data2addr_stop_req;
  wire sig_data2skid_wlast;
  wire [3:0]sig_data2skid_wstrb;
  wire sig_data2wsc_calc_err;
  wire sig_data2wsc_cmd_cmplt;
  wire sig_data2wsc_last_err;
  wire [3:0]sig_data2wsc_tag;
  wire sig_dm_mm2s_err;
  wire sig_dm_mm2s_halt_cmplt;
  wire sig_dm_s2mm_cmd_tready;
  wire sig_dm_s2mm_halt_cmplt;
  wire sig_halt_reg;
  wire sig_halt_request0;
  wire sig_input_reg_empty;
  wire sig_last_mmap_dbeat_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  wire sig_mm2s_interr;
  wire sig_mmap_reset_reg;
  wire sig_next_eof_reg;
  wire sig_push_to_wsc;
  wire sig_reg2cntlr_sg_mode;
  wire sig_rst2dm_resetn;
  wire sig_rst2s2mm_halt;
  wire sig_s2mm2cntl_sts_tvalid;
  wire sig_s2mm_interr;
  wire sig_sgcntl2rst_halt_cmplt;
  wire sig_sgcntl2s2mm_cmd_tvalid;
  wire sig_sgcntl2s2mm_halt;
  wire sig_skid2data_wready;
  wire sig_stat2wsc_status_ready;
  wire [3:0]sig_strb_skid_mux_out;
  wire [3:0]sig_strb_skid_reg;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire [3:0]sig_wsc2stat_status;
  wire [6:4]sig_wsc2stat_status_0;
  wire sig_wsc2stat_status_valid;

axi_cdma_0_axi_datamover_pcc__parameterized0 \GEN_INCLUDE_PCC.I_MSTR_PCC 
       (.I1(n_3_I_CMD_STATUS),
        .I2(n_5_I_ADDR_CNTL),
        .I3(n_0_I_WR_DATA_CNTL),
        .I4(n_1_I_ADDR_CNTL),
        .O1(\n_2_GEN_INCLUDE_PCC.I_MSTR_PCC ),
        .O2(in),
        .O3(\n_42_GEN_INCLUDE_PCC.I_MSTR_PCC ),
        .O4(\n_45_GEN_INCLUDE_PCC.I_MSTR_PCC ),
        .O5({p_2_out,p_4_out,p_5_out,p_7_out,p_8_out,p_11_out}),
        .Q({n_4_I_CMD_STATUS,n_5_I_CMD_STATUS,n_6_I_CMD_STATUS,n_7_I_CMD_STATUS,n_8_I_CMD_STATUS,n_9_I_CMD_STATUS,n_10_I_CMD_STATUS,n_11_I_CMD_STATUS,n_12_I_CMD_STATUS,n_13_I_CMD_STATUS,n_14_I_CMD_STATUS,n_15_I_CMD_STATUS,n_16_I_CMD_STATUS,n_17_I_CMD_STATUS,n_18_I_CMD_STATUS,n_19_I_CMD_STATUS,n_20_I_CMD_STATUS,n_21_I_CMD_STATUS,n_22_I_CMD_STATUS,n_23_I_CMD_STATUS,n_24_I_CMD_STATUS,n_25_I_CMD_STATUS,n_26_I_CMD_STATUS,n_27_I_CMD_STATUS,n_28_I_CMD_STATUS,n_29_I_CMD_STATUS,n_30_I_CMD_STATUS,n_31_I_CMD_STATUS,n_32_I_CMD_STATUS,n_33_I_CMD_STATUS,n_34_I_CMD_STATUS,n_35_I_CMD_STATUS,n_36_I_CMD_STATUS,n_37_I_CMD_STATUS,n_38_I_CMD_STATUS,n_39_I_CMD_STATUS,n_40_I_CMD_STATUS,n_41_I_CMD_STATUS,n_42_I_CMD_STATUS,n_43_I_CMD_STATUS,n_44_I_CMD_STATUS,n_45_I_CMD_STATUS,n_46_I_CMD_STATUS,n_47_I_CMD_STATUS,n_48_I_CMD_STATUS,n_49_I_CMD_STATUS,n_50_I_CMD_STATUS,n_51_I_CMD_STATUS,n_52_I_CMD_STATUS,n_53_I_CMD_STATUS,n_54_I_CMD_STATUS,n_55_I_CMD_STATUS,n_56_I_CMD_STATUS,n_57_I_CMD_STATUS,n_58_I_CMD_STATUS,n_59_I_CMD_STATUS,n_60_I_CMD_STATUS,n_61_I_CMD_STATUS,n_62_I_CMD_STATUS,n_63_I_CMD_STATUS,n_64_I_CMD_STATUS}),
        .SR(sig_stream_rst),
        .in({p_9_out,p_20_out,p_10_out}),
        .m_axi_aclk(m_axi_aclk),
        .p_12_out(p_12_out),
        .p_17_out(p_17_out),
        .p_1_out(p_1_out),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_0(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_mmap_reset_reg(sig_mmap_reset_reg),
        .sig_wr_fifo(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo ));
axi_cdma_0_axi_datamover_addr_cntl__parameterized0 I_ADDR_CNTL
       (.I1(sig_halt_reg),
        .I2(O3),
        .I3(n_0_I_RESET),
        .O1(n_1_I_ADDR_CNTL),
        .O2(n_5_I_ADDR_CNTL),
        .SR(sig_stream_rst),
        .in({in,p_17_out,p_9_out,p_20_out,p_10_out}),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(m_axi_awburst),
        .m_axi_awlen(m_axi_awlen),
        .m_axi_awready(m_axi_awready),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awvalid(m_axi_awvalid),
        .p_12_out(p_12_out),
        .sig_addr2data_addr_posted(sig_addr2data_addr_posted),
        .sig_addr2wsc_calc_error(sig_addr2wsc_calc_error),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_inhibit_rdy_n(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg2(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .sig_mmap_reset_reg(sig_mmap_reset_reg));
axi_cdma_0_axi_datamover_cmd_status I_CMD_STATUS
       (.D({sig_wsc2stat_status_0,sig_wsc2stat_status}),
        .I1(\n_42_GEN_INCLUDE_PCC.I_MSTR_PCC ),
        .I2(n_0_I_RESET),
        .I3(\n_45_GEN_INCLUDE_PCC.I_MSTR_PCC ),
        .I4(\n_2_GEN_INCLUDE_PCC.I_MSTR_PCC ),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .O1(n_3_I_CMD_STATUS),
        .O10(O10),
        .O2(O9),
        .Q({n_4_I_CMD_STATUS,n_5_I_CMD_STATUS,n_6_I_CMD_STATUS,n_7_I_CMD_STATUS,n_8_I_CMD_STATUS,n_9_I_CMD_STATUS,n_10_I_CMD_STATUS,n_11_I_CMD_STATUS,n_12_I_CMD_STATUS,n_13_I_CMD_STATUS,n_14_I_CMD_STATUS,n_15_I_CMD_STATUS,n_16_I_CMD_STATUS,n_17_I_CMD_STATUS,n_18_I_CMD_STATUS,n_19_I_CMD_STATUS,n_20_I_CMD_STATUS,n_21_I_CMD_STATUS,n_22_I_CMD_STATUS,n_23_I_CMD_STATUS,n_24_I_CMD_STATUS,n_25_I_CMD_STATUS,n_26_I_CMD_STATUS,n_27_I_CMD_STATUS,n_28_I_CMD_STATUS,n_29_I_CMD_STATUS,n_30_I_CMD_STATUS,n_31_I_CMD_STATUS,n_32_I_CMD_STATUS,n_33_I_CMD_STATUS,n_34_I_CMD_STATUS,n_35_I_CMD_STATUS,n_36_I_CMD_STATUS,n_37_I_CMD_STATUS,n_38_I_CMD_STATUS,n_39_I_CMD_STATUS,n_40_I_CMD_STATUS,n_41_I_CMD_STATUS,n_42_I_CMD_STATUS,n_43_I_CMD_STATUS,n_44_I_CMD_STATUS,n_45_I_CMD_STATUS,n_46_I_CMD_STATUS,n_47_I_CMD_STATUS,n_48_I_CMD_STATUS,n_49_I_CMD_STATUS,n_50_I_CMD_STATUS,n_51_I_CMD_STATUS,n_52_I_CMD_STATUS,n_53_I_CMD_STATUS,n_54_I_CMD_STATUS,n_55_I_CMD_STATUS,n_56_I_CMD_STATUS,n_57_I_CMD_STATUS,n_58_I_CMD_STATUS,n_59_I_CMD_STATUS,n_60_I_CMD_STATUS,n_61_I_CMD_STATUS,n_62_I_CMD_STATUS,n_63_I_CMD_STATUS,n_64_I_CMD_STATUS}),
        .SR(sig_stream_rst),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cntl2s2mm_cmd_tvalid(sig_cntl2s2mm_cmd_tvalid),
        .sig_cntl2s2mm_sts_tready(sig_cntl2s2mm_sts_tready),
        .sig_dm_s2mm_cmd_tready(sig_dm_s2mm_cmd_tready),
        .sig_init_reg2(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_mmap_reset_reg(sig_mmap_reset_reg),
        .sig_reg2cntlr_sg_mode(sig_reg2cntlr_sg_mode),
        .sig_s2mm2cntl_sts_tvalid(sig_s2mm2cntl_sts_tvalid),
        .sig_sgcntl2s2mm_cmd_tvalid(sig_sgcntl2s2mm_cmd_tvalid),
        .sig_sgcntl2s2mm_halt(sig_sgcntl2s2mm_halt),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
axi_cdma_0_axi_datamover_reset I_RESET
       (.I1(n_13_I_WR_STATUS_CNTLR),
        .I2(I2),
        .O1(n_0_I_RESET),
        .O2(O1),
        .O3(O2),
        .SR(sig_stream_rst),
        .m_axi_aclk(m_axi_aclk),
        .sig_cntlr2rst_halt_cmplt(sig_cntlr2rst_halt_cmplt),
        .sig_dm_mm2s_halt_cmplt(sig_dm_mm2s_halt_cmplt),
        .sig_dm_s2mm_halt_cmplt(sig_dm_s2mm_halt_cmplt),
        .sig_halt_request0(sig_halt_request0),
        .sig_rst2dm_resetn(sig_rst2dm_resetn),
        .sig_rst2s2mm_halt(sig_rst2s2mm_halt),
        .sig_sgcntl2rst_halt_cmplt(sig_sgcntl2rst_halt_cmplt));
axi_cdma_0_axi_datamover_skid2mm_buf I_S2MM_MMAP_SKID_BUF
       (.D(sig_data2skid_wstrb),
        .I1(n_0_I_RESET),
        .I2(n_16_I_WR_DATA_CNTL),
        .I3(sig_strb_skid_mux_out),
        .Q(sig_strb_skid_reg),
        .SR(sig_stream_rst),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .p_0_in3_in(p_0_in3_in),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_last_skid_mux_out(sig_last_skid_mux_out),
        .sig_last_skid_reg(sig_last_skid_reg),
        .sig_mmap_reset_reg(sig_mmap_reset_reg),
        .sig_skid2data_wready(sig_skid2data_wready));
axi_cdma_0_axi_datamover_wrdata_cntl I_WR_DATA_CNTL
       (.D(sig_data2skid_wstrb),
        .I1(n_8_I_WR_STATUS_CNTLR),
        .I10({in,p_9_out}),
        .I11(n_7_I_WR_STATUS_CNTLR),
        .I12(sig_strb_skid_reg),
        .I13({p_2_out,p_4_out,p_5_out,p_7_out,p_8_out,p_11_out}),
        .I2(n_0_I_RESET),
        .I3(I1),
        .I4(I3),
        .I5(n_12_I_WR_STATUS_CNTLR),
        .I6(n_15_I_WR_STATUS_CNTLR),
        .I7(I4),
        .I8(I5),
        .I9(sig_halt_reg),
        .O1(n_0_I_WR_DATA_CNTL),
        .O10(n_20_I_WR_DATA_CNTL),
        .O11(sig_strb_skid_mux_out),
        .O2(sig_next_eof_reg),
        .O3(O4),
        .O4(O5),
        .O5(O3),
        .O6(n_16_I_WR_DATA_CNTL),
        .O7(O6),
        .O8(O7),
        .O9(O8),
        .Q(Q),
        .SR(sig_stream_rst),
        .in({sig_data2wsc_tag[3],sig_data2wsc_tag[2],sig_data2wsc_tag[1],sig_data2wsc_tag[0],sig_data2wsc_calc_err,sig_data2wsc_last_err,sig_data2wsc_cmd_cmplt}),
        .m_axi_aclk(m_axi_aclk),
        .p_0_in3_in(p_0_in3_in),
        .p_1_out(p_1_out),
        .sig_addr2data_addr_posted(sig_addr2data_addr_posted),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_dm_mm2s_err(sig_dm_mm2s_err),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_1(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg2(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_last_skid_mux_out(sig_last_skid_mux_out),
        .sig_last_skid_reg(sig_last_skid_reg),
        .sig_mm2s_interr(sig_mm2s_interr),
        .sig_mmap_reset_reg(sig_mmap_reset_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_s2mm_interr(sig_s2mm_interr),
        .sig_skid2data_wready(sig_skid2data_wready),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wr_fifo(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo ),
        .sig_wr_fifo_0(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
axi_cdma_0_axi_datamover_wr_status_cntl I_WR_STATUS_CNTLR
       (.D({sig_wsc2stat_status_0,sig_wsc2stat_status}),
        .I1(n_0_I_RESET),
        .I2(n_20_I_WR_DATA_CNTL),
        .I3(O1),
        .O1(n_7_I_WR_STATUS_CNTLR),
        .O2(n_8_I_WR_STATUS_CNTLR),
        .O3(sig_halt_reg),
        .O4(n_12_I_WR_STATUS_CNTLR),
        .O5(n_13_I_WR_STATUS_CNTLR),
        .O6(n_15_I_WR_STATUS_CNTLR),
        .SR(sig_stream_rst),
        .in({sig_data2wsc_tag[3],sig_data2wsc_tag[2],sig_data2wsc_tag[1],sig_data2wsc_tag[0],sig_data2wsc_calc_err,sig_data2wsc_last_err,sig_data2wsc_cmd_cmplt}),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .sig_addr2data_addr_posted(sig_addr2data_addr_posted),
        .sig_addr2wsc_calc_error(sig_addr2wsc_calc_error),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_inhibit_rdy_n(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg2(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_mmap_reset_reg(sig_mmap_reset_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_skid2data_wready(sig_skid2data_wready),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wr_fifo(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
endmodule

(* ORIG_REF_NAME = "axi_datamover_skid2mm_buf" *) 
module axi_cdma_0_axi_datamover_skid2mm_buf
   (p_0_in3_in,
    sig_skid2data_wready,
    m_axi_wvalid,
    sig_last_skid_reg,
    m_axi_wlast,
    m_axi_wdata,
    Q,
    m_axi_wstrb,
    m_axi_aclk,
    SR,
    sig_data2skid_wlast,
    sig_last_skid_mux_out,
    I1,
    sig_mmap_reset_reg,
    m_axi_wready,
    I2,
    m_axi_rdata,
    D,
    I3);
  output p_0_in3_in;
  output sig_skid2data_wready;
  output m_axi_wvalid;
  output sig_last_skid_reg;
  output m_axi_wlast;
  output [31:0]m_axi_wdata;
  output [3:0]Q;
  output [3:0]m_axi_wstrb;
  input m_axi_aclk;
  input [0:0]SR;
  input sig_data2skid_wlast;
  input sig_last_skid_mux_out;
  input I1;
  input sig_mmap_reset_reg;
  input m_axi_wready;
  input I2;
  input [31:0]m_axi_rdata;
  input [3:0]D;
  input [3:0]I3;

  wire [3:0]D;
  wire I1;
  wire I2;
  wire [3:0]I3;
  wire [3:0]Q;
  wire [0:0]SR;
  wire m_axi_aclk;
  wire [31:0]m_axi_rdata;
  wire [31:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire n_0_sig_m_valid_dup_i_1;
  wire n_0_sig_s_ready_dup_i_1;
  wire sig_data2skid_wlast;
  wire sig_data_reg_out_en;
  wire [31:0]sig_data_skid_mux_out;
  wire [31:0]sig_data_skid_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_m_valid_dup;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_m_valid_out;
  wire sig_mmap_reset_reg;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_s_ready_dup;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_s_ready_out;

  assign m_axi_wvalid = sig_m_valid_out;
  assign p_0_in3_in = sig_s_ready_dup;
  assign sig_skid2data_wready = sig_s_ready_out;
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[0]_i_1 
       (.I0(m_axi_rdata[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[0]),
        .O(sig_data_skid_mux_out[0]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[10]_i_1 
       (.I0(m_axi_rdata[10]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[10]),
        .O(sig_data_skid_mux_out[10]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[11]_i_1 
       (.I0(m_axi_rdata[11]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[11]),
        .O(sig_data_skid_mux_out[11]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[12]_i_1 
       (.I0(m_axi_rdata[12]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[12]),
        .O(sig_data_skid_mux_out[12]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[13]_i_1 
       (.I0(m_axi_rdata[13]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[13]),
        .O(sig_data_skid_mux_out[13]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[14]_i_1 
       (.I0(m_axi_rdata[14]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[14]),
        .O(sig_data_skid_mux_out[14]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[15]_i_1 
       (.I0(m_axi_rdata[15]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[15]),
        .O(sig_data_skid_mux_out[15]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[16]_i_1 
       (.I0(m_axi_rdata[16]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[16]),
        .O(sig_data_skid_mux_out[16]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[17]_i_1 
       (.I0(m_axi_rdata[17]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[17]),
        .O(sig_data_skid_mux_out[17]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[18]_i_1 
       (.I0(m_axi_rdata[18]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[18]),
        .O(sig_data_skid_mux_out[18]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[19]_i_1 
       (.I0(m_axi_rdata[19]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[19]),
        .O(sig_data_skid_mux_out[19]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[1]_i_1 
       (.I0(m_axi_rdata[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[1]),
        .O(sig_data_skid_mux_out[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[20]_i_1 
       (.I0(m_axi_rdata[20]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[20]),
        .O(sig_data_skid_mux_out[20]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[21]_i_1 
       (.I0(m_axi_rdata[21]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[21]),
        .O(sig_data_skid_mux_out[21]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[22]_i_1 
       (.I0(m_axi_rdata[22]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[22]),
        .O(sig_data_skid_mux_out[22]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[23]_i_1 
       (.I0(m_axi_rdata[23]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[23]),
        .O(sig_data_skid_mux_out[23]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[24]_i_1 
       (.I0(m_axi_rdata[24]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[24]),
        .O(sig_data_skid_mux_out[24]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[25]_i_1 
       (.I0(m_axi_rdata[25]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[25]),
        .O(sig_data_skid_mux_out[25]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[26]_i_1 
       (.I0(m_axi_rdata[26]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[26]),
        .O(sig_data_skid_mux_out[26]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[27]_i_1 
       (.I0(m_axi_rdata[27]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[27]),
        .O(sig_data_skid_mux_out[27]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[28]_i_1 
       (.I0(m_axi_rdata[28]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[28]),
        .O(sig_data_skid_mux_out[28]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[29]_i_1 
       (.I0(m_axi_rdata[29]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[29]),
        .O(sig_data_skid_mux_out[29]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[2]_i_1 
       (.I0(m_axi_rdata[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[2]),
        .O(sig_data_skid_mux_out[2]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[30]_i_1 
       (.I0(m_axi_rdata[30]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[30]),
        .O(sig_data_skid_mux_out[30]));
LUT2 #(
    .INIT(4'hB)) 
     \sig_data_reg_out[31]_i_1 
       (.I0(m_axi_wready),
        .I1(sig_m_valid_dup),
        .O(sig_data_reg_out_en));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[31]_i_2 
       (.I0(m_axi_rdata[31]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[31]),
        .O(sig_data_skid_mux_out[31]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[3]_i_1 
       (.I0(m_axi_rdata[3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[3]),
        .O(sig_data_skid_mux_out[3]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[4]_i_1 
       (.I0(m_axi_rdata[4]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[4]),
        .O(sig_data_skid_mux_out[4]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[5]_i_1 
       (.I0(m_axi_rdata[5]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[5]),
        .O(sig_data_skid_mux_out[5]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[6]_i_1 
       (.I0(m_axi_rdata[6]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[6]),
        .O(sig_data_skid_mux_out[6]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[7]_i_1 
       (.I0(m_axi_rdata[7]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[7]),
        .O(sig_data_skid_mux_out[7]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[8]_i_1 
       (.I0(m_axi_rdata[8]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[8]),
        .O(sig_data_skid_mux_out[8]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[9]_i_1 
       (.I0(m_axi_rdata[9]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[9]),
        .O(sig_data_skid_mux_out[9]));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[0]),
        .Q(m_axi_wdata[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[10]),
        .Q(m_axi_wdata[10]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[11]),
        .Q(m_axi_wdata[11]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[12]),
        .Q(m_axi_wdata[12]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[13]),
        .Q(m_axi_wdata[13]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[14]),
        .Q(m_axi_wdata[14]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[15]),
        .Q(m_axi_wdata[15]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[16]),
        .Q(m_axi_wdata[16]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[17]),
        .Q(m_axi_wdata[17]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[18]),
        .Q(m_axi_wdata[18]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[19]),
        .Q(m_axi_wdata[19]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[1]),
        .Q(m_axi_wdata[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[20]),
        .Q(m_axi_wdata[20]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[21]),
        .Q(m_axi_wdata[21]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[22]),
        .Q(m_axi_wdata[22]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[23]),
        .Q(m_axi_wdata[23]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[24]),
        .Q(m_axi_wdata[24]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[25]),
        .Q(m_axi_wdata[25]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[26]),
        .Q(m_axi_wdata[26]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[27]),
        .Q(m_axi_wdata[27]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[28]),
        .Q(m_axi_wdata[28]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[29]),
        .Q(m_axi_wdata[29]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[2]),
        .Q(m_axi_wdata[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[30]),
        .Q(m_axi_wdata[30]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[31]),
        .Q(m_axi_wdata[31]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[3]),
        .Q(m_axi_wdata[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[4]),
        .Q(m_axi_wdata[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[5]),
        .Q(m_axi_wdata[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[6]),
        .Q(m_axi_wdata[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[7]),
        .Q(m_axi_wdata[7]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[8]),
        .Q(m_axi_wdata[8]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[9]),
        .Q(m_axi_wdata[9]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[0]),
        .Q(sig_data_skid_reg[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[10]),
        .Q(sig_data_skid_reg[10]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[11]),
        .Q(sig_data_skid_reg[11]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[12]),
        .Q(sig_data_skid_reg[12]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[13]),
        .Q(sig_data_skid_reg[13]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[14]),
        .Q(sig_data_skid_reg[14]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[15]),
        .Q(sig_data_skid_reg[15]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[16]),
        .Q(sig_data_skid_reg[16]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[17]),
        .Q(sig_data_skid_reg[17]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[18]),
        .Q(sig_data_skid_reg[18]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[19]),
        .Q(sig_data_skid_reg[19]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[1]),
        .Q(sig_data_skid_reg[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[20]),
        .Q(sig_data_skid_reg[20]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[21]),
        .Q(sig_data_skid_reg[21]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[22]),
        .Q(sig_data_skid_reg[22]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[23]),
        .Q(sig_data_skid_reg[23]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[24]),
        .Q(sig_data_skid_reg[24]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[25]),
        .Q(sig_data_skid_reg[25]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[26]),
        .Q(sig_data_skid_reg[26]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[27]),
        .Q(sig_data_skid_reg[27]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[28]),
        .Q(sig_data_skid_reg[28]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[29]),
        .Q(sig_data_skid_reg[29]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[2]),
        .Q(sig_data_skid_reg[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[30]),
        .Q(sig_data_skid_reg[30]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[31]),
        .Q(sig_data_skid_reg[31]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[3]),
        .Q(sig_data_skid_reg[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[4]),
        .Q(sig_data_skid_reg[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[5]),
        .Q(sig_data_skid_reg[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[6]),
        .Q(sig_data_skid_reg[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[7]),
        .Q(sig_data_skid_reg[7]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[8]),
        .Q(sig_data_skid_reg[8]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[9]),
        .Q(sig_data_skid_reg[9]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     sig_last_reg_out_reg
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_last_skid_mux_out),
        .Q(m_axi_wlast),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     sig_last_skid_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data2skid_wlast),
        .Q(sig_last_skid_reg),
        .R(SR));
LUT6 #(
    .INIT(64'h000000005DDD0000)) 
     sig_m_valid_dup_i_1
       (.I0(I2),
        .I1(sig_m_valid_dup),
        .I2(sig_s_ready_dup),
        .I3(m_axi_wready),
        .I4(I1),
        .I5(sig_mmap_reset_reg),
        .O(n_0_sig_m_valid_dup_i_1));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_m_valid_dup_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_m_valid_dup_i_1),
        .Q(sig_m_valid_dup),
        .R(1'b0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_m_valid_out_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_m_valid_dup_i_1),
        .Q(sig_m_valid_out),
        .R(1'b0));
LUT6 #(
    .INIT(64'hAAA8AAAAA8A8A8A8)) 
     sig_s_ready_dup_i_1
       (.I0(I1),
        .I1(sig_mmap_reset_reg),
        .I2(m_axi_wready),
        .I3(I2),
        .I4(sig_m_valid_dup),
        .I5(sig_s_ready_dup),
        .O(n_0_sig_s_ready_dup_i_1));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_s_ready_dup_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_s_ready_dup_i_1),
        .Q(sig_s_ready_dup),
        .R(1'b0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_s_ready_out_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_s_ready_dup_i_1),
        .Q(sig_s_ready_out),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(I3[0]),
        .Q(m_axi_wstrb[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(I3[1]),
        .Q(m_axi_wstrb[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(I3[2]),
        .Q(m_axi_wstrb[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(I3[3]),
        .Q(m_axi_wstrb[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[0]),
        .Q(Q[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[1]),
        .Q(Q[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[2]),
        .Q(Q[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[3]),
        .Q(Q[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_wr_status_cntl" *) 
module axi_cdma_0_axi_datamover_wr_status_cntl
   (D,
    O1,
    O2,
    O3,
    sig_wsc2stat_status_valid,
    sig_wdc_status_going_full,
    O4,
    O5,
    m_axi_bready,
    O6,
    sig_inhibit_rdy_n,
    m_axi_aclk,
    SR,
    sig_stat2wsc_status_ready,
    I1,
    sig_addr2data_addr_posted,
    sig_wr_fifo,
    sig_last_mmap_dbeat_reg,
    sig_skid2data_wready,
    sig_addr_reg_empty,
    I2,
    sig_addr2wsc_calc_error,
    m_axi_bvalid,
    sig_push_to_wsc,
    m_axi_bresp,
    in,
    sig_mmap_reset_reg,
    sig_init_reg2,
    I3);
  output [6:0]D;
  output O1;
  output O2;
  output O3;
  output sig_wsc2stat_status_valid;
  output sig_wdc_status_going_full;
  output O4;
  output O5;
  output m_axi_bready;
  output O6;
  output sig_inhibit_rdy_n;
  input m_axi_aclk;
  input [0:0]SR;
  input sig_stat2wsc_status_ready;
  input I1;
  input sig_addr2data_addr_posted;
  input sig_wr_fifo;
  input sig_last_mmap_dbeat_reg;
  input sig_skid2data_wready;
  input sig_addr_reg_empty;
  input I2;
  input sig_addr2wsc_calc_error;
  input m_axi_bvalid;
  input sig_push_to_wsc;
  input [1:0]m_axi_bresp;
  input [0:6]in;
  input sig_mmap_reset_reg;
  input sig_init_reg2;
  input I3;

  wire [6:0]D;
  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire [0:0]SR;
  wire [0:6]in;
  wire m_axi_aclk;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1 ;
  wire \n_0_sig_addr_posted_cntr[0]_i_1 ;
  wire n_0_sig_halt_cmplt_i_4;
  wire n_0_sig_halt_reg_i_1;
  wire \n_0_sig_wdc_statcnt[0]_i_1 ;
  wire \n_0_sig_wdc_statcnt[1]_i_2 ;
  wire \n_0_sig_wdc_statcnt[3]_i_4 ;
  wire \n_10_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ;
  wire \n_11_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ;
  wire \n_13_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ;
  wire \n_17_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ;
  wire \n_1_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ;
  wire n_1_I_WRESP_STATUS_FIFO;
  wire n_2_I_WRESP_STATUS_FIFO;
  wire n_3_I_WRESP_STATUS_FIFO;
  wire n_4_I_WRESP_STATUS_FIFO;
  wire n_5_I_WRESP_STATUS_FIFO;
  wire n_6_I_WRESP_STATUS_FIFO;
  wire \n_9_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ;
  wire p_4_out;
  wire sig_addr2data_addr_posted;
  wire sig_addr2wsc_calc_error;
  wire [3:0]sig_addr_posted_cntr_reg__0;
  wire sig_addr_reg_empty;
  wire sig_coelsc_reg_empty;
  wire [6:0]sig_dcntl_sfifo_out;
  wire sig_inhibit_rdy_n;
  wire sig_init_reg2;
  wire sig_last_mmap_dbeat_reg;
  wire sig_mmap_reset_reg;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_rd_empty;
  wire sig_rd_empty_0;
  wire sig_skid2data_wready;
  wire sig_stat2wsc_status_ready;
  wire sig_statcnt_gt_eq_thres;
  wire [3:0]sig_wdc_statcnt_reg__0;
  wire sig_wdc_status_going_full;
  wire sig_wr_fifo;
  wire sig_wsc2stat_status_valid;

axi_cdma_0_axi_datamover_fifo__parameterized4 \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO 
       (.D({\n_9_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ,\n_10_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ,\n_11_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO }),
        .E(\n_13_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .I1(sig_wdc_statcnt_reg__0),
        .I2(\n_0_sig_wdc_statcnt[1]_i_2 ),
        .I3(I1),
        .I4(\n_0_sig_wdc_statcnt[3]_i_4 ),
        .I5(D[4]),
        .O1(O1),
        .O2(\n_1_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .O3(sig_rd_empty),
        .O4(\n_17_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .O6(O6),
        .Q(sig_rd_empty_0),
        .SR(SR),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out({sig_dcntl_sfifo_out[6:2],sig_dcntl_sfifo_out[0]}),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_init_reg2(sig_init_reg2),
        .sig_mmap_reset_reg(sig_mmap_reset_reg),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_wr_fifo(sig_wr_fifo));
FDRE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(n_4_I_WRESP_STATUS_FIFO),
        .Q(D[5]),
        .R(\n_0_GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(p_4_out),
        .Q(D[4]),
        .R(\n_0_GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1 ));
FDSE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\n_17_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .Q(sig_coelsc_reg_empty),
        .S(\n_0_GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[0]),
        .Q(sig_wsc2stat_status_valid),
        .R(\n_0_GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(n_5_I_WRESP_STATUS_FIFO),
        .Q(D[6]),
        .R(\n_0_GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1 ));
LUT3 #(
    .INIT(8'h8F)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1 
       (.I0(sig_wsc2stat_status_valid),
        .I1(sig_stat2wsc_status_ready),
        .I2(I1),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[3]),
        .Q(D[0]),
        .R(\n_0_GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[4]),
        .Q(D[1]),
        .R(\n_0_GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[5]),
        .Q(D[2]),
        .R(\n_0_GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[6]),
        .Q(D[3]),
        .R(\n_0_GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair111" *) 
   LUT3 #(
    .INIT(8'h8F)) 
     \INFERRED_GEN.cnt_i[1]_i_4 
       (.I0(O3),
        .I1(sig_last_mmap_dbeat_reg),
        .I2(sig_skid2data_wready),
        .O(O4));
axi_cdma_0_axi_datamover_fifo__parameterized3 I_WRESP_STATUS_FIFO
       (.D({n_1_I_WRESP_STATUS_FIFO,n_2_I_WRESP_STATUS_FIFO,n_3_I_WRESP_STATUS_FIFO}),
        .E(n_6_I_WRESP_STATUS_FIFO),
        .I1(\n_1_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .I2(sig_addr_posted_cntr_reg__0),
        .I3(D[6:5]),
        .I4(O3),
        .I5(I1),
        .O1(n_4_I_WRESP_STATUS_FIFO),
        .O2(n_5_I_WRESP_STATUS_FIFO),
        .O3(sig_rd_empty),
        .Q(sig_rd_empty_0),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .out(sig_dcntl_sfifo_out[2]),
        .sig_addr2data_addr_posted(sig_addr2data_addr_posted),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_init_reg2(sig_init_reg2),
        .sig_mmap_reset_reg(sig_mmap_reset_reg));
LUT1 #(
    .INIT(2'h1)) 
     \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_addr_posted_cntr_reg__0[0]),
        .O(\n_0_sig_addr_posted_cntr[0]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(n_6_I_WRESP_STATUS_FIFO),
        .D(\n_0_sig_addr_posted_cntr[0]_i_1 ),
        .Q(sig_addr_posted_cntr_reg__0[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(n_6_I_WRESP_STATUS_FIFO),
        .D(n_3_I_WRESP_STATUS_FIFO),
        .Q(sig_addr_posted_cntr_reg__0[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(n_6_I_WRESP_STATUS_FIFO),
        .D(n_2_I_WRESP_STATUS_FIFO),
        .Q(sig_addr_posted_cntr_reg__0[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[3] 
       (.C(m_axi_aclk),
        .CE(n_6_I_WRESP_STATUS_FIFO),
        .D(n_1_I_WRESP_STATUS_FIFO),
        .Q(sig_addr_posted_cntr_reg__0[3]),
        .R(SR));
LUT6 #(
    .INIT(64'h0030000200000000)) 
     sig_halt_cmplt_i_2__0
       (.I0(sig_addr_reg_empty),
        .I1(I2),
        .I2(sig_addr2wsc_calc_error),
        .I3(sig_addr_posted_cntr_reg__0[1]),
        .I4(sig_addr_posted_cntr_reg__0[0]),
        .I5(n_0_sig_halt_cmplt_i_4),
        .O(O5));
LUT2 #(
    .INIT(4'h1)) 
     sig_halt_cmplt_i_4
       (.I0(sig_addr_posted_cntr_reg__0[3]),
        .I1(sig_addr_posted_cntr_reg__0[2]),
        .O(n_0_sig_halt_cmplt_i_4));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_reg_dly1_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(O3),
        .Q(O2),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair111" *) 
   LUT2 #(
    .INIT(4'hE)) 
     sig_halt_reg_i_1
       (.I0(I3),
        .I1(O3),
        .O(n_0_sig_halt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_halt_reg_i_1),
        .Q(O3),
        .R(SR));
LUT1 #(
    .INIT(2'h1)) 
     \sig_wdc_statcnt[0]_i_1 
       (.I0(sig_wdc_statcnt_reg__0[0]),
        .O(\n_0_sig_wdc_statcnt[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair110" *) 
   LUT5 #(
    .INIT(32'h0040FFFF)) 
     \sig_wdc_statcnt[1]_i_2 
       (.I0(sig_wdc_statcnt_reg__0[0]),
        .I1(sig_wdc_statcnt_reg__0[2]),
        .I2(sig_wdc_statcnt_reg__0[1]),
        .I3(sig_wdc_statcnt_reg__0[3]),
        .I4(sig_wr_fifo),
        .O(\n_0_sig_wdc_statcnt[1]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair110" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \sig_wdc_statcnt[3]_i_4 
       (.I0(sig_wdc_statcnt_reg__0[0]),
        .I1(sig_wdc_statcnt_reg__0[1]),
        .O(\n_0_sig_wdc_statcnt[3]_i_4 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_wdc_statcnt_reg[0] 
       (.C(m_axi_aclk),
        .CE(\n_13_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .D(\n_0_sig_wdc_statcnt[0]_i_1 ),
        .Q(sig_wdc_statcnt_reg__0[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_wdc_statcnt_reg[1] 
       (.C(m_axi_aclk),
        .CE(\n_13_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .D(\n_11_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .Q(sig_wdc_statcnt_reg__0[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_wdc_statcnt_reg[2] 
       (.C(m_axi_aclk),
        .CE(\n_13_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .D(\n_10_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .Q(sig_wdc_statcnt_reg__0[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_wdc_statcnt_reg[3] 
       (.C(m_axi_aclk),
        .CE(\n_13_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .D(\n_9_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .Q(sig_wdc_statcnt_reg__0[3]),
        .R(SR));
LUT2 #(
    .INIT(4'hE)) 
     sig_wdc_status_going_full_i_1__0
       (.I0(sig_wdc_statcnt_reg__0[3]),
        .I1(sig_wdc_statcnt_reg__0[2]),
        .O(sig_statcnt_gt_eq_thres));
FDRE #(
    .INIT(1'b0)) 
     sig_wdc_status_going_full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_statcnt_gt_eq_thres),
        .Q(sig_wdc_status_going_full),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_wrdata_cntl" *) 
module axi_cdma_0_axi_datamover_wrdata_cntl
   (O1,
    sig_last_mmap_dbeat_reg,
    O2,
    sig_push_to_wsc,
    in,
    sig_wr_fifo,
    sig_inhibit_rdy_n,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    sig_wr_fifo_0,
    sig_last_skid_mux_out,
    sig_data2skid_wlast,
    O11,
    Q,
    D,
    SR,
    I1,
    m_axi_aclk,
    I2,
    I3,
    I4,
    p_1_out,
    I5,
    I6,
    I7,
    I8,
    I9,
    sig_skid2data_wready,
    sig_mm2s_interr,
    sig_s2mm_interr,
    I10,
    sig_dm_mm2s_err,
    sig_data2addr_stop_req,
    sig_addr2data_addr_posted,
    I11,
    sig_inhibit_rdy_n_1,
    sig_wdc_status_going_full,
    sig_wsc2stat_status_valid,
    sig_stat2wsc_status_ready,
    p_0_in3_in,
    sig_last_skid_reg,
    I12,
    I13,
    sig_mmap_reset_reg,
    sig_init_reg2);
  output O1;
  output sig_last_mmap_dbeat_reg;
  output O2;
  output sig_push_to_wsc;
  output [0:6]in;
  output sig_wr_fifo;
  output sig_inhibit_rdy_n;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output sig_wr_fifo_0;
  output sig_last_skid_mux_out;
  output sig_data2skid_wlast;
  output [3:0]O11;
  output [3:0]Q;
  output [3:0]D;
  input [0:0]SR;
  input I1;
  input m_axi_aclk;
  input I2;
  input I3;
  input I4;
  input p_1_out;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input sig_skid2data_wready;
  input sig_mm2s_interr;
  input sig_s2mm_interr;
  input [4:0]I10;
  input sig_dm_mm2s_err;
  input sig_data2addr_stop_req;
  input sig_addr2data_addr_posted;
  input I11;
  input sig_inhibit_rdy_n_1;
  input sig_wdc_status_going_full;
  input sig_wsc2stat_status_valid;
  input sig_stat2wsc_status_ready;
  input p_0_in3_in;
  input sig_last_skid_reg;
  input [3:0]I12;
  input [14:0]I13;
  input sig_mmap_reset_reg;
  input sig_init_reg2;

  wire [3:0]D;
  wire I1;
  wire [4:0]I10;
  wire I11;
  wire [3:0]I12;
  wire [14:0]I13;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire [3:0]O11;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [0:6]in;
  wire m_axi_aclk;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1 ;
  wire n_0_m_axi_rready_INST_0_i_5;
  wire \n_0_sig_addr_posted_cntr[0]_i_1 ;
  wire \n_0_sig_addr_posted_cntr[1]_i_1 ;
  wire \n_0_sig_addr_posted_cntr[2]_i_1 ;
  wire n_0_sig_data2wsc_cmd_cmplt_i_1__0;
  wire n_0_sig_data2wsc_cmd_cmplt_i_2;
  wire \n_0_sig_dbeat_cntr[4]_i_2 ;
  wire \n_0_sig_dbeat_cntr[5]_i_2__1 ;
  wire n_0_sig_dqual_reg_full_i_1;
  wire n_0_sig_first_dbeat_reg;
  wire n_0_sig_halt_cmplt_i_5;
  wire n_0_sig_last_dbeat_i_2__0;
  wire n_0_sig_last_dbeat_i_4__0;
  wire n_0_sig_last_dbeat_i_5;
  wire n_0_sig_last_dbeat_reg;
  wire n_0_sig_last_reg_out_i_2;
  wire n_0_sig_next_calc_error_reg_i_3__0;
  wire \n_0_sig_next_tag_reg_reg[0] ;
  wire \n_0_sig_next_tag_reg_reg[1] ;
  wire \n_0_sig_next_tag_reg_reg[2] ;
  wire \n_0_sig_next_tag_reg_reg[3] ;
  wire n_0_sig_push_err2wsc_i_1;
  wire n_0_sig_push_to_wsc_i_1;
  wire \n_1_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ;
  wire \n_2_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ;
  wire \n_35_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ;
  wire \n_37_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ;
  wire \n_3_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ;
  wire \n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ;
  wire \n_5_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ;
  wire \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ;
  wire \n_9_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ;
  wire [7:0]p_0_in;
  wire p_0_in3_in;
  wire [26:0]p_0_out;
  wire p_1_out;
  wire sig_addr2data_addr_posted;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_clr_dqual_reg;
  wire sig_data2addr_stop_req;
  wire sig_data2skid_wlast;
  wire sig_data2wsc_cmd_cmplt0;
  wire sig_data2wsc_last_err0;
  wire [7:0]sig_dbeat_cntr_reg__0;
  wire sig_dm_mm2s_err;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_1;
  wire sig_init_reg2;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_mm2s_interr;
  wire sig_mmap_reset_reg;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg;
  wire sig_next_sequential_reg;
  wire [3:0]sig_next_strt_strb_reg;
  wire sig_push_dqual_reg;
  wire sig_push_err2wsc;
  wire sig_push_to_wsc;
  wire sig_s2mm_interr;
  wire sig_skid2data_wready;
  wire sig_stat2wsc_status_ready;
  wire sig_tlast_err_stop;
  wire sig_wdc_status_going_full;
  wire sig_wr_fifo;
  wire sig_wr_fifo_0;
  wire sig_wsc2stat_status_valid;

axi_cdma_0_axi_datamover_fifo__parameterized5 \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO 
       (.D(p_0_in),
        .E(sig_push_dqual_reg),
        .I1(n_0_sig_last_dbeat_i_2__0),
        .I10(sig_last_mmap_dbeat_reg),
        .I11(I9),
        .I12(O3),
        .I13(O4),
        .I14(n_0_sig_last_reg_out_i_2),
        .I15(\n_0_sig_dbeat_cntr[5]_i_2__1 ),
        .I16(\n_0_sig_dbeat_cntr[4]_i_2 ),
        .I17(SR),
        .I2(I2),
        .I3(n_0_sig_last_dbeat_i_4__0),
        .I4(n_0_sig_last_dbeat_reg),
        .I5(n_0_sig_first_dbeat_reg),
        .I6(n_0_sig_next_calc_error_reg_i_3__0),
        .I7(I3),
        .I8(I4),
        .I9(I5),
        .O1(O1),
        .O10(\n_35_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .O11(\n_37_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .O2(\n_1_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .O3(\n_2_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .O4(\n_3_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .O5(\n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .O6(\n_5_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .O7(sig_inhibit_rdy_n),
        .O8(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .O9(\n_9_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .Q(sig_dbeat_cntr_reg__0),
        .SR(sig_clr_dqual_reg),
        .in({I10[4],I13[14:4],I10[3:0],I13[3:0]}),
        .m_axi_aclk(m_axi_aclk),
        .out({p_0_out[26:23],p_0_out[21:14],p_0_out[3:0]}),
        .p_1_out(p_1_out),
        .sel(sig_wr_fifo),
        .sig_addr2data_addr_posted(sig_addr2data_addr_posted),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_init_reg2(sig_init_reg2),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_mmap_reset_reg(sig_mmap_reset_reg),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_skid2data_wready(sig_skid2data_wready),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
(* SOFT_HLUTNM = "soft_lutpair100" *) 
   LUT5 #(
    .INIT(32'hFFFF0800)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1 
       (.I0(O5),
        .I1(sig_push_to_wsc),
        .I2(I11),
        .I3(sig_inhibit_rdy_n_1),
        .I4(sig_tlast_err_stop),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1 ),
        .Q(sig_tlast_err_stop),
        .R(SR));
LUT5 #(
    .INIT(32'hFFFF00F8)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1 
       (.I0(O2),
        .I1(n_0_sig_next_calc_error_reg_i_3__0),
        .I2(I8),
        .I3(I7),
        .I4(O5),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1 ),
        .Q(O5),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair100" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \INFERRED_GEN.data_reg[5][0]_srl6_i_1__0 
       (.I0(sig_tlast_err_stop),
        .I1(sig_push_to_wsc),
        .I2(I11),
        .I3(sig_inhibit_rdy_n_1),
        .O(sig_wr_fifo_0));
(* SOFT_HLUTNM = "soft_lutpair105" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     m_axi_rready_INST_0_i_1
       (.I0(O7),
        .I1(I9),
        .I2(sig_data2addr_stop_req),
        .O(O9));
LUT6 #(
    .INIT(64'h0000000000400000)) 
     m_axi_rready_INST_0_i_3
       (.I0(O5),
        .I1(sig_skid2data_wready),
        .I2(sig_dqual_reg_full),
        .I3(sig_next_calc_error_reg),
        .I4(\n_9_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .I5(n_0_m_axi_rready_INST_0_i_5),
        .O(O7));
(* SOFT_HLUTNM = "soft_lutpair102" *) 
   LUT3 #(
    .INIT(8'h01)) 
     m_axi_rready_INST_0_i_5
       (.I0(sig_addr_posted_cntr[0]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[2]),
        .O(n_0_m_axi_rready_INST_0_i_5));
(* SOFT_HLUTNM = "soft_lutpair101" *) 
   LUT5 #(
    .INIT(32'hD9669964)) 
     \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(sig_addr2data_addr_posted),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[0]),
        .I4(sig_addr_posted_cntr[2]),
        .O(\n_0_sig_addr_posted_cntr[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair102" *) 
   LUT5 #(
    .INIT(32'hF4D2B4D0)) 
     \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(sig_addr2data_addr_posted),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[0]),
        .I4(sig_addr_posted_cntr[2]),
        .O(\n_0_sig_addr_posted_cntr[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair101" *) 
   LUT5 #(
    .INIT(32'hFFFD4000)) 
     \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(sig_addr2data_addr_posted),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[0]),
        .I4(sig_addr_posted_cntr[2]),
        .O(\n_0_sig_addr_posted_cntr[2]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_addr_posted_cntr[0]_i_1 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_addr_posted_cntr[1]_i_1 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_addr_posted_cntr[2]_i_1 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     sig_data2wsc_calc_err_reg
       (.C(m_axi_aclk),
        .CE(n_0_sig_data2wsc_cmd_cmplt_i_2),
        .D(sig_next_calc_error_reg),
        .Q(in[4]),
        .R(n_0_sig_data2wsc_cmd_cmplt_i_1__0));
LUT5 #(
    .INIT(32'h0045FFFF)) 
     sig_data2wsc_cmd_cmplt_i_1__0
       (.I0(sig_push_err2wsc),
        .I1(O3),
        .I2(O4),
        .I3(I6),
        .I4(I2),
        .O(n_0_sig_data2wsc_cmd_cmplt_i_1__0));
LUT4 #(
    .INIT(16'h00F2)) 
     sig_data2wsc_cmd_cmplt_i_2
       (.I0(O4),
        .I1(O3),
        .I2(sig_push_err2wsc),
        .I3(sig_tlast_err_stop),
        .O(n_0_sig_data2wsc_cmd_cmplt_i_2));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5444)) 
     sig_data2wsc_cmd_cmplt_i_3
       (.I0(I7),
        .I1(I8),
        .I2(n_0_sig_next_calc_error_reg_i_3__0),
        .I3(O2),
        .I4(sig_next_cmd_cmplt_reg),
        .I5(O5),
        .O(sig_data2wsc_cmd_cmplt0));
FDRE #(
    .INIT(1'b0)) 
     sig_data2wsc_cmd_cmplt_reg
       (.C(m_axi_aclk),
        .CE(n_0_sig_data2wsc_cmd_cmplt_i_2),
        .D(sig_data2wsc_cmd_cmplt0),
        .Q(in[6]),
        .R(n_0_sig_data2wsc_cmd_cmplt_i_1__0));
LUT5 #(
    .INIT(32'hBBBABABA)) 
     sig_data2wsc_last_err_i_1
       (.I0(O5),
        .I1(I7),
        .I2(I8),
        .I3(n_0_sig_next_calc_error_reg_i_3__0),
        .I4(O2),
        .O(sig_data2wsc_last_err0));
FDRE #(
    .INIT(1'b0)) 
     sig_data2wsc_last_err_reg
       (.C(m_axi_aclk),
        .CE(n_0_sig_data2wsc_cmd_cmplt_i_2),
        .D(sig_data2wsc_last_err0),
        .Q(in[5]),
        .R(n_0_sig_data2wsc_cmd_cmplt_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data2wsc_tag_reg[0] 
       (.C(m_axi_aclk),
        .CE(n_0_sig_data2wsc_cmd_cmplt_i_2),
        .D(\n_0_sig_next_tag_reg_reg[0] ),
        .Q(in[3]),
        .R(n_0_sig_data2wsc_cmd_cmplt_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data2wsc_tag_reg[1] 
       (.C(m_axi_aclk),
        .CE(n_0_sig_data2wsc_cmd_cmplt_i_2),
        .D(\n_0_sig_next_tag_reg_reg[1] ),
        .Q(in[2]),
        .R(n_0_sig_data2wsc_cmd_cmplt_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data2wsc_tag_reg[2] 
       (.C(m_axi_aclk),
        .CE(n_0_sig_data2wsc_cmd_cmplt_i_2),
        .D(\n_0_sig_next_tag_reg_reg[2] ),
        .Q(in[1]),
        .R(n_0_sig_data2wsc_cmd_cmplt_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_data2wsc_tag_reg[3] 
       (.C(m_axi_aclk),
        .CE(n_0_sig_data2wsc_cmd_cmplt_i_2),
        .D(\n_0_sig_next_tag_reg_reg[3] ),
        .Q(in[0]),
        .R(n_0_sig_data2wsc_cmd_cmplt_i_1__0));
(* SOFT_HLUTNM = "soft_lutpair99" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \sig_dbeat_cntr[4]_i_2 
       (.I0(sig_dbeat_cntr_reg__0[0]),
        .I1(sig_dbeat_cntr_reg__0[1]),
        .O(\n_0_sig_dbeat_cntr[4]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair99" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \sig_dbeat_cntr[5]_i_2__1 
       (.I0(sig_dbeat_cntr_reg__0[4]),
        .I1(sig_dbeat_cntr_reg__0[2]),
        .I2(sig_dbeat_cntr_reg__0[3]),
        .I3(sig_dbeat_cntr_reg__0[0]),
        .I4(sig_dbeat_cntr_reg__0[1]),
        .O(\n_0_sig_dbeat_cntr[5]_i_2__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(\n_37_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .D(p_0_in[0]),
        .Q(sig_dbeat_cntr_reg__0[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(\n_37_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .D(p_0_in[1]),
        .Q(sig_dbeat_cntr_reg__0[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(\n_37_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .D(p_0_in[2]),
        .Q(sig_dbeat_cntr_reg__0[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_aclk),
        .CE(\n_37_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .D(p_0_in[3]),
        .Q(sig_dbeat_cntr_reg__0[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_aclk),
        .CE(\n_37_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .D(p_0_in[4]),
        .Q(sig_dbeat_cntr_reg__0[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_aclk),
        .CE(\n_37_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .D(p_0_in[5]),
        .Q(sig_dbeat_cntr_reg__0[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_aclk),
        .CE(\n_37_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .D(p_0_in[6]),
        .Q(sig_dbeat_cntr_reg__0[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_aclk),
        .CE(\n_37_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .D(p_0_in[7]),
        .Q(sig_dbeat_cntr_reg__0[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     sig_dqual_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_5_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .Q(sig_dqual_reg_empty),
        .R(1'b0));
LUT5 #(
    .INIT(32'h0808CC08)) 
     sig_dqual_reg_full_i_1
       (.I0(sig_dqual_reg_full),
        .I1(I2),
        .I2(n_0_sig_next_calc_error_reg_i_3__0),
        .I3(\n_3_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .I4(\n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .O(n_0_sig_dqual_reg_full_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_dqual_reg_full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_dqual_reg_full_i_1),
        .Q(sig_dqual_reg_full),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     sig_first_dbeat_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_2_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .Q(n_0_sig_first_dbeat_reg),
        .R(1'b0));
LUT6 #(
    .INIT(64'h77777777FFFFFFF7)) 
     sig_halt_cmplt_i_3
       (.I0(n_0_sig_halt_cmplt_i_5),
        .I1(sig_halt_reg_dly3),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_addr_posted_cntr[1]),
        .I4(sig_addr_posted_cntr[2]),
        .I5(sig_next_calc_error_reg),
        .O(O10));
(* SOFT_HLUTNM = "soft_lutpair105" *) 
   LUT2 #(
    .INIT(4'hE)) 
     sig_halt_cmplt_i_5
       (.I0(O5),
        .I1(I9),
        .O(n_0_sig_halt_cmplt_i_5));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_reg_dly2_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(I1),
        .Q(sig_halt_reg_dly2),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_reg_dly3_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly2),
        .Q(sig_halt_reg_dly3),
        .R(SR));
LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
     sig_last_dbeat_i_2__0
       (.I0(sig_dbeat_cntr_reg__0[6]),
        .I1(sig_dbeat_cntr_reg__0[7]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .I3(sig_dbeat_cntr_reg__0[1]),
        .I4(n_0_sig_last_dbeat_i_5),
        .I5(O4),
        .O(n_0_sig_last_dbeat_i_2__0));
(* SOFT_HLUTNM = "soft_lutpair104" *) 
   LUT3 #(
    .INIT(8'h8F)) 
     sig_last_dbeat_i_4__0
       (.I0(O3),
        .I1(O4),
        .I2(I2),
        .O(n_0_sig_last_dbeat_i_4__0));
LUT4 #(
    .INIT(16'hFFFE)) 
     sig_last_dbeat_i_5
       (.I0(sig_dbeat_cntr_reg__0[5]),
        .I1(sig_dbeat_cntr_reg__0[4]),
        .I2(sig_dbeat_cntr_reg__0[3]),
        .I3(sig_dbeat_cntr_reg__0[2]),
        .O(n_0_sig_last_dbeat_i_5));
FDRE #(
    .INIT(1'b0)) 
     sig_last_dbeat_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_1_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .Q(n_0_sig_last_dbeat_reg),
        .R(1'b0));
LUT3 #(
    .INIT(8'h20)) 
     sig_last_mmap_dbeat_reg_i_1__0
       (.I0(O4),
        .I1(O3),
        .I2(sig_dqual_reg_full),
        .O(sig_last_mmap_dbeat));
LUT6 #(
    .INIT(64'h000000000DDD0000)) 
     sig_last_mmap_dbeat_reg_i_2
       (.I0(I3),
        .I1(I4),
        .I2(I9),
        .I3(sig_last_mmap_dbeat_reg),
        .I4(sig_skid2data_wready),
        .I5(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .O(O4));
(* SOFT_HLUTNM = "soft_lutpair103" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     sig_last_mmap_dbeat_reg_i_3
       (.I0(n_0_sig_last_reg_out_i_2),
        .I1(sig_dbeat_cntr_reg__0[6]),
        .I2(sig_dbeat_cntr_reg__0[7]),
        .O(O3));
FDRE #(
    .INIT(1'b0)) 
     sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(sig_last_mmap_dbeat_reg),
        .R(SR));
LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
     sig_last_reg_out_i_1
       (.I0(sig_dqual_reg_full),
        .I1(sig_dbeat_cntr_reg__0[7]),
        .I2(sig_dbeat_cntr_reg__0[6]),
        .I3(n_0_sig_last_reg_out_i_2),
        .I4(p_0_in3_in),
        .I5(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     sig_last_reg_out_i_2
       (.I0(sig_dbeat_cntr_reg__0[1]),
        .I1(sig_dbeat_cntr_reg__0[0]),
        .I2(sig_dbeat_cntr_reg__0[2]),
        .I3(sig_dbeat_cntr_reg__0[3]),
        .I4(sig_dbeat_cntr_reg__0[4]),
        .I5(sig_dbeat_cntr_reg__0[5]),
        .O(n_0_sig_last_reg_out_i_2));
(* SOFT_HLUTNM = "soft_lutpair103" *) 
   LUT4 #(
    .INIT(16'h0002)) 
     sig_last_skid_reg_i_1
       (.I0(sig_dqual_reg_full),
        .I1(sig_dbeat_cntr_reg__0[7]),
        .I2(sig_dbeat_cntr_reg__0[6]),
        .I3(n_0_sig_last_reg_out_i_2),
        .O(sig_data2skid_wlast));
FDRE #(
    .INIT(1'b0)) 
     sig_ld_new_cmd_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_35_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair104" *) 
   LUT2 #(
    .INIT(4'h2)) 
     sig_next_calc_error_reg_i_3__0
       (.I0(O4),
        .I1(O3),
        .O(n_0_sig_next_calc_error_reg_i_3__0));
FDRE #(
    .INIT(1'b0)) 
     sig_next_calc_error_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[26]),
        .Q(sig_next_calc_error_reg),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     sig_next_cmd_cmplt_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[25]),
        .Q(sig_next_cmd_cmplt_reg),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     sig_next_eof_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[23]),
        .Q(O2),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[18]),
        .Q(Q[0]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[19]),
        .Q(Q[1]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[20]),
        .Q(Q[2]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[21]),
        .Q(Q[3]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     sig_next_sequential_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[24]),
        .Q(sig_next_sequential_reg),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[14]),
        .Q(sig_next_strt_strb_reg[0]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[15]),
        .Q(sig_next_strt_strb_reg[1]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[16]),
        .Q(sig_next_strt_strb_reg[2]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[17]),
        .Q(sig_next_strt_strb_reg[3]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_tag_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[0]),
        .Q(\n_0_sig_next_tag_reg_reg[0] ),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_tag_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[1]),
        .Q(\n_0_sig_next_tag_reg_reg[1] ),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_tag_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[2]),
        .Q(\n_0_sig_next_tag_reg_reg[2] ),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_tag_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[3]),
        .Q(\n_0_sig_next_tag_reg_reg[3] ),
        .R(sig_clr_dqual_reg));
LUT4 #(
    .INIT(16'h0080)) 
     sig_push_err2wsc_i_1
       (.I0(sig_ld_new_cmd_reg),
        .I1(sig_next_calc_error_reg),
        .I2(I2),
        .I3(sig_push_err2wsc),
        .O(n_0_sig_push_err2wsc_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_push_err2wsc_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_push_err2wsc_i_1),
        .Q(sig_push_err2wsc),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000000FFFF00F2)) 
     sig_push_to_wsc_i_1
       (.I0(O4),
        .I1(O3),
        .I2(sig_push_err2wsc),
        .I3(sig_tlast_err_stop),
        .I4(sig_push_to_wsc),
        .I5(n_0_sig_data2wsc_cmd_cmplt_i_1__0),
        .O(n_0_sig_push_to_wsc_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_push_to_wsc_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_push_to_wsc_i_1),
        .Q(sig_push_to_wsc),
        .R(1'b0));
LUT5 #(
    .INIT(32'hFFF4F4F4)) 
     sig_s_ready_dup_i_2
       (.I0(I4),
        .I1(I3),
        .I2(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .I3(sig_last_mmap_dbeat_reg),
        .I4(I9),
        .O(O6));
LUT5 #(
    .INIT(32'h00000001)) 
     \sig_sm_state[2]_i_3 
       (.I0(sig_mm2s_interr),
        .I1(sig_s2mm_interr),
        .I2(O5),
        .I3(I10[4]),
        .I4(sig_dm_mm2s_err),
        .O(O8));
LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
     \sig_strb_reg_out[0]_i_1 
       (.I0(sig_next_strt_strb_reg[0]),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[0]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(p_0_in3_in),
        .I5(I12[0]),
        .O(O11[0]));
LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
     \sig_strb_reg_out[1]_i_1 
       (.I0(sig_next_strt_strb_reg[1]),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[1]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(p_0_in3_in),
        .I5(I12[1]),
        .O(O11[1]));
LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
     \sig_strb_reg_out[2]_i_1 
       (.I0(sig_next_strt_strb_reg[2]),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[2]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(p_0_in3_in),
        .I5(I12[2]),
        .O(O11[2]));
LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
     \sig_strb_reg_out[3]_i_2 
       (.I0(sig_next_strt_strb_reg[3]),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[3]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(p_0_in3_in),
        .I5(I12[3]),
        .O(O11[3]));
LUT4 #(
    .INIT(16'hB8BB)) 
     \sig_strb_skid_reg[0]_i_1 
       (.I0(sig_next_strt_strb_reg[0]),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[0]),
        .I3(n_0_sig_last_dbeat_reg),
        .O(D[0]));
LUT4 #(
    .INIT(16'hB8BB)) 
     \sig_strb_skid_reg[1]_i_1 
       (.I0(sig_next_strt_strb_reg[1]),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[1]),
        .I3(n_0_sig_last_dbeat_reg),
        .O(D[1]));
LUT4 #(
    .INIT(16'hB8BB)) 
     \sig_strb_skid_reg[2]_i_1 
       (.I0(sig_next_strt_strb_reg[2]),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[2]),
        .I3(n_0_sig_last_dbeat_reg),
        .O(D[2]));
LUT4 #(
    .INIT(16'hB8BB)) 
     \sig_strb_skid_reg[3]_i_1 
       (.I0(sig_next_strt_strb_reg[3]),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[3]),
        .I3(n_0_sig_last_dbeat_reg),
        .O(D[3]));
endmodule

(* ORIG_REF_NAME = "axi_sg" *) 
module axi_cdma_0_axi_sg
   (O1,
    ch1_active_i,
    ch2_stale_descriptor,
    out,
    O2,
    m_axis_ftch1_tdata_new,
    sig_sg2sgcntlr_ftch_desc_available,
    in0,
    O3,
    m_axi_sg_arvalid,
    m_axi_sg_rready,
    m_axi_sg_awvalid,
    E,
    O4,
    cdma_tvect_out,
    sig_sg2sgcntlr_ftch_idle,
    sig_sg2sgcntlr_updt_idle,
    ch1_delay_cnt_en,
    ptr_queue_full,
    sts_queue_full,
    O5,
    Q,
    m_axi_sg_wvalid,
    CO,
    D,
    sig_do_shutdown,
    m_axi_sg_bready,
    m_axi_sg_wlast,
    O6,
    sg_ftch_error0,
    sig_pulse_trigger,
    m_axi_sg_wdata,
    O7,
    O8,
    O9,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_arsize,
    m_axi_sg_arburst,
    m_axi_sg_awaddr,
    m_axi_sg_awlen,
    m_axi_sg_awsize,
    m_axi_sg_awburst,
    m_axi_aclk,
    sig_rst2sg_resetn,
    sig_sgcntlr2sg_desc_flush,
    ch1_ftch_active,
    m_axi_sg_rdata,
    m_axi_sg_rlast,
    m_axi_sg_rvalid,
    data_concat,
    sig_sgcntl2sg_ftch_tready,
    SR,
    I1,
    sig_rst2dm_resetn,
    I2,
    p_11_out,
    I3,
    I4,
    I5,
    I6,
    O23,
    sig_reg2sg_tailpntr_updated,
    I7,
    m_axi_sg_rresp,
    sig_sgcntl2sg_updptr_tlast,
    cyclic_enable,
    sig_sgcntl2sg_updsts_tvalid,
    I8,
    m_axi_sg_arready,
    m_axi_sg_awready,
    S,
    sg_updt_error,
    sg_ftch_error,
    sig_sgcntlr2reg_new_curdesc_wren,
    s_axi_lite_wdata,
    sig_rst2s2mm_halt,
    m_axi_sg_wready,
    m_axi_sg_bvalid,
    I9,
    sig_reg2sg_irqthresh_wren,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    O18,
    sig_to_edge_detect_reg,
    O17,
    I17,
    I18,
    I19,
    m_axi_sg_bresp,
    I20,
    I21,
    I22,
    I23,
    I24);
  output O1;
  output ch1_active_i;
  output ch2_stale_descriptor;
  output [22:0]out;
  output [31:0]O2;
  output [118:0]m_axis_ftch1_tdata_new;
  output sig_sg2sgcntlr_ftch_desc_available;
  output [0:0]in0;
  output O3;
  output m_axi_sg_arvalid;
  output m_axi_sg_rready;
  output m_axi_sg_awvalid;
  output [0:0]E;
  output O4;
  output [11:0]cdma_tvect_out;
  output sig_sg2sgcntlr_ftch_idle;
  output sig_sg2sgcntlr_updt_idle;
  output ch1_delay_cnt_en;
  output ptr_queue_full;
  output sts_queue_full;
  output O5;
  output [7:0]Q;
  output m_axi_sg_wvalid;
  output [0:0]CO;
  output [25:0]D;
  output sig_do_shutdown;
  output m_axi_sg_bready;
  output m_axi_sg_wlast;
  output [7:0]O6;
  output sg_ftch_error0;
  output sig_pulse_trigger;
  output [31:0]m_axi_sg_wdata;
  output O7;
  output O8;
  output O9;
  output [31:0]m_axi_sg_araddr;
  output [7:0]m_axi_sg_arlen;
  output [2:0]m_axi_sg_arsize;
  output [1:0]m_axi_sg_arburst;
  output [31:0]m_axi_sg_awaddr;
  output [7:0]m_axi_sg_awlen;
  output [2:0]m_axi_sg_awsize;
  output [1:0]m_axi_sg_awburst;
  input m_axi_aclk;
  input sig_rst2sg_resetn;
  input sig_sgcntlr2sg_desc_flush;
  input ch1_ftch_active;
  input [31:0]m_axi_sg_rdata;
  input m_axi_sg_rlast;
  input m_axi_sg_rvalid;
  input [0:0]data_concat;
  input sig_sgcntl2sg_ftch_tready;
  input [0:0]SR;
  input I1;
  input sig_rst2dm_resetn;
  input [0:0]I2;
  input p_11_out;
  input I3;
  input I4;
  input I5;
  input I6;
  input [0:0]O23;
  input sig_reg2sg_tailpntr_updated;
  input I7;
  input [1:0]m_axi_sg_rresp;
  input sig_sgcntl2sg_updptr_tlast;
  input cyclic_enable;
  input sig_sgcntl2sg_updsts_tvalid;
  input [2:0]I8;
  input m_axi_sg_arready;
  input m_axi_sg_awready;
  input [0:0]S;
  input sg_updt_error;
  input sg_ftch_error;
  input sig_sgcntlr2reg_new_curdesc_wren;
  input [25:0]s_axi_lite_wdata;
  input sig_rst2s2mm_halt;
  input m_axi_sg_wready;
  input m_axi_sg_bvalid;
  input I9;
  input sig_reg2sg_irqthresh_wren;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input [8:0]O18;
  input sig_to_edge_detect_reg;
  input [31:0]O17;
  input I17;
  input I18;
  input I19;
  input [1:0]m_axi_sg_bresp;
  input [0:0]I20;
  input [27:0]I21;
  input [0:0]I22;
  input [32:0]I23;
  input [0:0]I24;

  wire [0:0]CO;
  wire [25:0]D;
  wire [0:0]E;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_empty_mm2s ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/in00 ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/in005_out ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in4_in ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_2_in ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_3_in ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr_queue_empty ;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire [0:0]I2;
  wire [0:0]I20;
  wire [27:0]I21;
  wire [0:0]I22;
  wire [32:0]I23;
  wire [0:0]I24;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire [2:0]I8;
  wire I9;
  wire \I_FTCH_CMDSTS_IF/ftch_decerr_i ;
  wire \I_FTCH_CMDSTS_IF/ftch_interr_i ;
  wire \I_FTCH_CMDSTS_IF/ftch_slverr_i ;
  wire \I_UPDT_CMDSTS_IF/updt_decerr_i ;
  wire \I_UPDT_CMDSTS_IF/updt_interr_i ;
  wire \I_UPDT_CMDSTS_IF/updt_slverr_i ;
  wire [4:4]L;
  wire O1;
  wire [31:0]O17;
  wire [8:0]O18;
  wire [31:0]O2;
  wire [0:0]O23;
  wire O3;
  wire O4;
  wire O5;
  wire [7:0]O6;
  wire O7;
  wire O8;
  wire O9;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire [11:0]cdma_tvect_out;
  wire ch1_active_i;
  wire ch1_delay_cnt_en;
  wire ch1_ftch_active;
  wire ch1_ftch_queue_empty;
  wire ch1_nxtdesc_wren;
  wire ch1_sg_idle;
  wire ch2_ftch_active;
  wire ch2_stale_descriptor;
  wire cyclic_enable;
  wire [0:0]data_concat;
  wire [63:4]ftch_cmnd_data;
  wire ftch_cmnd_wr;
  wire [31:6]ftch_error_addr_reg;
  wire ftch_stale_desc;
  wire [0:0]in0;
  wire m_axi_aclk;
  wire [31:0]m_axi_sg_araddr;
  wire [1:0]m_axi_sg_arburst;
  wire [7:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire [2:0]m_axi_sg_arsize;
  wire m_axi_sg_arvalid;
  wire [31:0]m_axi_sg_awaddr;
  wire [1:0]m_axi_sg_awburst;
  wire [7:0]m_axi_sg_awlen;
  wire m_axi_sg_awready;
  wire [2:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire [31:0]m_axi_sg_wdata;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire m_axi_sg_wvalid;
  wire [118:0]m_axis_ftch1_tdata_new;
  wire \n_0_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire n_10_I_SG_AXI_DATAMOVER;
  wire \n_11_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_12_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_13_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_14_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire n_156_I_SG_FETCH_QUEUE;
  wire \n_15_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_16_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_17_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire n_183_I_SG_FETCH_QUEUE;
  wire \n_18_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_18_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_19_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_19_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_20_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_20_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_21_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_21_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_22_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_22_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_23_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_23_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_24_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_24_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_25_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_25_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_26_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_26_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_27_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_27_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_28_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_28_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_29_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_29_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_30_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_30_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_31_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_31_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_32_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_32_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_33_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_33_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_34_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_34_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_35_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_35_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_36_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_36_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_37_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_37_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_38_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_38_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_39_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_39_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_40_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_40_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_41_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_41_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_42_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ;
  wire \n_42_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire \n_43_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ;
  wire n_66_I_SG_FETCH_MNGR;
  wire n_6_I_SG_AXI_DATAMOVER;
  wire n_7_I_SG_AXI_DATAMOVER;
  wire n_8_I_SG_AXI_DATAMOVER;
  wire n_94_I_SG_FETCH_MNGR;
  wire [31:0]nxtdesc;
  wire [22:0]out;
  wire p_10_out;
  wire p_11_out;
  wire p_11_out_0;
  wire p_14_out;
  wire p_16_out;
  wire p_18_out;
  wire p_36_out;
  wire p_8_out;
  wire p_9_out;
  wire ptr_queue_full;
  wire [25:0]s_axi_lite_wdata;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire [63:36]s_axis_updt_cmd_tdata;
  wire s_axis_updt_cmd_tready;
  wire sg_ftch_error;
  wire sg_ftch_error0;
  wire sg_updt_error;
  wire sig_do_shutdown;
  wire sig_pulse_trigger;
  wire sig_reg2sg_irqthresh_wren;
  wire sig_reg2sg_tailpntr_updated;
  wire sig_rst2dm_resetn;
  wire sig_rst2s2mm_halt;
  wire sig_rst2sg_resetn;
  wire [31:6]sig_sg2reg_ftch_error_addr;
  wire sig_sg2sgcntlr_ftch_desc_available;
  wire sig_sg2sgcntlr_ftch_idle;
  wire sig_sg2sgcntlr_updt_idle;
  wire sig_sg2sgcntlr_updt_ioc_irq_set;
  wire sig_sgcntl2sg_ftch_tready;
  wire sig_sgcntl2sg_updptr_tlast;
  wire sig_sgcntl2sg_updsts_tvalid;
  wire sig_sgcntlr2reg_new_curdesc_wren;
  wire sig_sgcntlr2sg_desc_flush;
  wire sig_to_edge_detect_reg;
  wire sts_queue_full;

axi_cdma_0_axi_sg_updt_mngr \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR 
       (.E(p_14_out),
        .I1(n_6_I_SG_AXI_DATAMOVER),
        .I10(n_94_I_SG_FETCH_MNGR),
        .I11({\n_18_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_19_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_20_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_21_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .I12({\n_22_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_23_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_24_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_25_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .I13({\n_26_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_27_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_28_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_29_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .I14({\n_30_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_31_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_32_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_33_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .I15({\n_34_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_35_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_36_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_37_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .I16({\n_38_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_39_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_40_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_41_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .I17(I17),
        .I18(I18),
        .I19(I19),
        .I2(\n_43_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ),
        .I3(\n_11_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ),
        .I4(cdma_tvect_out[1]),
        .I5(O1),
        .I6(O4),
        .I7(cdma_tvect_out[2]),
        .I8(cdma_tvect_out[3]),
        .I9(cdma_tvect_out[4]),
        .L(L),
        .O1(\n_0_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O10(\n_17_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O11(\n_18_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O12(\n_19_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O13(\n_20_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O14(\n_21_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O15(\n_22_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O16(\n_23_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O17(\n_24_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O18(\n_25_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O19(\n_26_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O2(cdma_tvect_out[5]),
        .O20(\n_27_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O21(\n_28_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O22(\n_29_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O23(\n_30_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O24(\n_31_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O25(\n_32_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O26(\n_33_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O27(\n_34_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O28(\n_35_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O29(\n_36_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O3(cdma_tvect_out[9]),
        .O30(\n_37_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O31(\n_38_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O32(\n_39_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O33(\n_40_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O34(\n_41_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O35(\n_42_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O36(O7),
        .O37(O8),
        .O38(O9),
        .O39(s_axis_updt_cmd_tdata),
        .O4(cdma_tvect_out[10]),
        .O5(cdma_tvect_out[11]),
        .O6(\n_12_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .O7(cdma_tvect_out[6]),
        .O8(cdma_tvect_out[7]),
        .O9(cdma_tvect_out[8]),
        .Q(ftch_error_addr_reg),
        .S({\n_13_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_14_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_15_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_16_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .SR(SR),
        .follower_empty_mm2s(\GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_empty_mm2s ),
        .follower_full_mm2s(\GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s ),
        .in00(\GEN_QUEUE.I_UPDT_DESC_QUEUE/in00 ),
        .in005_out(\GEN_QUEUE.I_UPDT_DESC_QUEUE/in005_out ),
        .m_axi_aclk(m_axi_aclk),
        .out(\GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in4_in ),
        .p_10_out(p_10_out),
        .p_11_out_0(p_11_out_0),
        .p_18_out(p_18_out),
        .p_36_out(p_36_out),
        .p_8_out(p_8_out),
        .p_9_out(p_9_out),
        .ptr_queue_empty(\GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr_queue_empty ),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .sig_do_shutdown(sig_do_shutdown),
        .sig_pulse_trigger(sig_pulse_trigger),
        .sig_reg2sg_irqthresh_wren(sig_reg2sg_irqthresh_wren),
        .sig_rst2s2mm_halt(sig_rst2s2mm_halt),
        .sig_rst2sg_resetn(sig_rst2sg_resetn),
        .sig_sg2reg_ftch_error_addr(sig_sg2reg_ftch_error_addr),
        .sig_sg2sgcntlr_updt_idle(sig_sg2sgcntlr_updt_idle),
        .sig_sg2sgcntlr_updt_ioc_irq_set(sig_sg2sgcntlr_updt_ioc_irq_set),
        .sig_to_edge_detect_reg(sig_to_edge_detect_reg),
        .updt_decerr_i(\I_UPDT_CMDSTS_IF/updt_decerr_i ),
        .updt_interr_i(\I_UPDT_CMDSTS_IF/updt_interr_i ),
        .updt_slverr_i(\I_UPDT_CMDSTS_IF/updt_slverr_i ));
axi_cdma_0_axi_sg_updt_q_mngr \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE 
       (.E(p_14_out),
        .I1(n_7_I_SG_AXI_DATAMOVER),
        .I11({\n_18_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_19_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_20_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_21_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .I12({\n_22_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_23_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_24_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_25_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .I13({\n_26_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_27_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_28_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_29_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .I14({\n_30_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_31_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_32_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_33_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .I15({\n_34_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_35_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_36_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_37_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .I16({\n_38_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_39_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_40_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_41_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .I2(\n_0_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .I20(I20),
        .I21(I21),
        .I22(I22),
        .I23(I23),
        .I3(n_8_I_SG_AXI_DATAMOVER),
        .O1(\n_11_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ),
        .O2(L),
        .O3(\n_42_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ),
        .O4(\n_43_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ),
        .S({\n_13_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_14_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_15_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ,\n_16_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE }),
        .SR(SR),
        .cdma_tvect_out({cdma_tvect_out[11:9],cdma_tvect_out[1]}),
        .follower_empty_mm2s(\GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_empty_mm2s ),
        .follower_full_mm2s(\GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s ),
        .in00(\GEN_QUEUE.I_UPDT_DESC_QUEUE/in00 ),
        .in005_out(\GEN_QUEUE.I_UPDT_DESC_QUEUE/in005_out ),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_wdata(m_axi_sg_wdata),
        .out(\GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in4_in ),
        .p_10_out(p_10_out),
        .p_11_out_0(p_11_out_0),
        .p_2_in(\GEN_QUEUE.I_UPDT_DESC_QUEUE/p_2_in ),
        .p_36_out(p_36_out),
        .p_3_in(\GEN_QUEUE.I_UPDT_DESC_QUEUE/p_3_in ),
        .p_8_out(p_8_out),
        .p_9_out(p_9_out),
        .ptr_queue_empty(\GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr_queue_empty ),
        .ptr_queue_full(ptr_queue_full),
        .sig_rst2sg_resetn(sig_rst2sg_resetn),
        .sig_sg2sgcntlr_updt_ioc_irq_set(sig_sg2sgcntlr_updt_ioc_irq_set),
        .sig_sgcntl2sg_updptr_tlast(sig_sgcntl2sg_updptr_tlast),
        .sig_sgcntl2sg_updsts_tvalid(sig_sgcntl2sg_updsts_tvalid),
        .sts_queue_full(sts_queue_full));
axi_cdma_0_axi_sg_intrpt \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT 
       (.E(E),
        .I1(\n_12_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I16(I16),
        .I2(I2),
        .I24(I24),
        .I6(I6),
        .I8(I8),
        .I9(I9),
        .O1(O4),
        .O2(O6),
        .O5(O5),
        .Q(Q),
        .SR(SR),
        .cdma_tvect_out(cdma_tvect_out[0]),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .m_axi_aclk(m_axi_aclk),
        .p_11_out(p_11_out),
        .sig_reg2sg_irqthresh_wren(sig_reg2sg_irqthresh_wren),
        .sig_rst2sg_resetn(sig_rst2sg_resetn),
        .sig_sg2sgcntlr_updt_ioc_irq_set(sig_sg2sgcntlr_updt_ioc_irq_set));
axi_cdma_0_axi_sg_datamover I_SG_AXI_DATAMOVER
       (.D(ftch_cmnd_data[4]),
        .I1(\n_42_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE ),
        .I2(ftch_cmnd_data[63:38]),
        .I3(s_axis_updt_cmd_tdata),
        .O1(O3),
        .O2(n_6_I_SG_AXI_DATAMOVER),
        .O3(n_7_I_SG_AXI_DATAMOVER),
        .O4(n_8_I_SG_AXI_DATAMOVER),
        .O5(n_10_I_SG_AXI_DATAMOVER),
        .ch1_ftch_active(ch1_ftch_active),
        .follower_full_mm2s(\GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s ),
        .ftch_decerr_i(\I_FTCH_CMDSTS_IF/ftch_decerr_i ),
        .ftch_interr_i(\I_FTCH_CMDSTS_IF/ftch_interr_i ),
        .ftch_slverr_i(\I_FTCH_CMDSTS_IF/ftch_slverr_i ),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_araddr(m_axi_sg_araddr),
        .m_axi_sg_arburst(m_axi_sg_arburst),
        .m_axi_sg_arlen(m_axi_sg_arlen),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arsize(m_axi_sg_arsize),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .m_axi_sg_awaddr(m_axi_sg_awaddr),
        .m_axi_sg_awburst(m_axi_sg_awburst),
        .m_axi_sg_awlen(m_axi_sg_awlen),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(m_axi_sg_awsize),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .p_16_out(p_16_out),
        .p_18_out(p_18_out),
        .p_2_in(\GEN_QUEUE.I_UPDT_DESC_QUEUE/p_2_in ),
        .p_36_out(p_36_out),
        .p_3_in(\GEN_QUEUE.I_UPDT_DESC_QUEUE/p_3_in ),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .sig_rst2dm_resetn(sig_rst2dm_resetn),
        .sig_rst2sg_resetn(sig_rst2sg_resetn),
        .updt_decerr_i(\I_UPDT_CMDSTS_IF/updt_decerr_i ),
        .updt_interr_i(\I_UPDT_CMDSTS_IF/updt_interr_i ),
        .updt_slverr_i(\I_UPDT_CMDSTS_IF/updt_slverr_i ));
axi_cdma_0_axi_sg_ftch_mngr I_SG_FETCH_MNGR
       (.CO(CO),
        .D(ftch_cmnd_data[63:38]),
        .E(ftch_cmnd_wr),
        .I1(I1),
        .I2(n_10_I_SG_AXI_DATAMOVER),
        .I3(n_156_I_SG_FETCH_QUEUE),
        .I4(n_183_I_SG_FETCH_QUEUE),
        .I5(cdma_tvect_out[5]),
        .I6(nxtdesc),
        .O1(O1),
        .O17(O17),
        .O18(O18),
        .O2(O2),
        .O3(cdma_tvect_out[2]),
        .O4(n_66_I_SG_FETCH_MNGR),
        .O5(n_94_I_SG_FETCH_MNGR),
        .O6(cdma_tvect_out[4]),
        .O7(cdma_tvect_out[3]),
        .Q(ftch_error_addr_reg),
        .S(S),
        .SR(SR),
        .cdma_tvect_out(cdma_tvect_out[1]),
        .ch1_active_i(ch1_active_i),
        .ch1_ftch_active(ch1_ftch_active),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .ch1_nxtdesc_wren(ch1_nxtdesc_wren),
        .ch1_sg_idle(ch1_sg_idle),
        .ch2_ftch_active(ch2_ftch_active),
        .ch2_stale_descriptor(ch2_stale_descriptor),
        .ftch_decerr_i(\I_FTCH_CMDSTS_IF/ftch_decerr_i ),
        .ftch_interr_i(\I_FTCH_CMDSTS_IF/ftch_interr_i ),
        .ftch_slverr_i(\I_FTCH_CMDSTS_IF/ftch_slverr_i ),
        .ftch_stale_desc(ftch_stale_desc),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_16_out(p_16_out),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .sg_ftch_error0(sg_ftch_error0),
        .sig_rst2sg_resetn(sig_rst2sg_resetn),
        .sig_sg2sgcntlr_ftch_idle(sig_sg2sgcntlr_ftch_idle));
axi_cdma_0_axi_sg_ftch_q_mngr I_SG_FETCH_QUEUE
       (.D(D),
        .E(ftch_cmnd_wr),
        .I1(I1),
        .I2(n_66_I_SG_FETCH_MNGR),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I7(I7),
        .O1(n_156_I_SG_FETCH_QUEUE),
        .O2(n_183_I_SG_FETCH_QUEUE),
        .O23(O23),
        .SR(SR),
        .ch1_ftch_active(ch1_ftch_active),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .ch1_nxtdesc_wren(ch1_nxtdesc_wren),
        .ch1_sg_idle(ch1_sg_idle),
        .ch2_ftch_active(ch2_ftch_active),
        .cyclic_enable(cyclic_enable),
        .data_concat(data_concat),
        .ftch_cmnd_data({ftch_cmnd_data[63:38],ftch_cmnd_data[4]}),
        .ftch_stale_desc(ftch_stale_desc),
        .in0(in0),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axis_ftch1_tdata_new(m_axis_ftch1_tdata_new),
        .out(nxtdesc),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .sg_ftch_error(sg_ftch_error),
        .sg_updt_error(sg_updt_error),
        .sig_reg2sg_tailpntr_updated(sig_reg2sg_tailpntr_updated),
        .sig_rst2sg_resetn(sig_rst2sg_resetn),
        .sig_sg2reg_ftch_error_addr(sig_sg2reg_ftch_error_addr),
        .sig_sg2sgcntlr_ftch_desc_available(sig_sg2sgcntlr_ftch_desc_available),
        .sig_sgcntl2sg_ftch_tready(sig_sgcntl2sg_ftch_tready),
        .sig_sgcntlr2reg_new_curdesc_wren(sig_sgcntlr2reg_new_curdesc_wren),
        .sig_sgcntlr2sg_desc_flush(sig_sgcntlr2sg_desc_flush));
FDRE \ftch_error_addr_reg[10] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_38_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(sig_sg2reg_ftch_error_addr[10]),
        .R(SR));
FDRE \ftch_error_addr_reg[11] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_37_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(sig_sg2reg_ftch_error_addr[11]),
        .R(SR));
FDRE \ftch_error_addr_reg[12] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_36_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(sig_sg2reg_ftch_error_addr[12]),
        .R(SR));
FDRE \ftch_error_addr_reg[13] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_35_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(sig_sg2reg_ftch_error_addr[13]),
        .R(SR));
FDRE \ftch_error_addr_reg[14] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_34_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(sig_sg2reg_ftch_error_addr[14]),
        .R(SR));
FDRE \ftch_error_addr_reg[15] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_33_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(sig_sg2reg_ftch_error_addr[15]),
        .R(SR));
FDRE \ftch_error_addr_reg[16] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_32_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(sig_sg2reg_ftch_error_addr[16]),
        .R(SR));
FDRE \ftch_error_addr_reg[17] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_31_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(sig_sg2reg_ftch_error_addr[17]),
        .R(SR));
FDRE \ftch_error_addr_reg[18] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_30_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(sig_sg2reg_ftch_error_addr[18]),
        .R(SR));
FDRE \ftch_error_addr_reg[19] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_29_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(sig_sg2reg_ftch_error_addr[19]),
        .R(SR));
FDRE \ftch_error_addr_reg[20] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_28_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(sig_sg2reg_ftch_error_addr[20]),
        .R(SR));
FDRE \ftch_error_addr_reg[21] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_27_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(sig_sg2reg_ftch_error_addr[21]),
        .R(SR));
FDRE \ftch_error_addr_reg[22] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_26_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(sig_sg2reg_ftch_error_addr[22]),
        .R(SR));
FDRE \ftch_error_addr_reg[23] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_25_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(sig_sg2reg_ftch_error_addr[23]),
        .R(SR));
FDRE \ftch_error_addr_reg[24] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_24_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(sig_sg2reg_ftch_error_addr[24]),
        .R(SR));
FDRE \ftch_error_addr_reg[25] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_23_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(sig_sg2reg_ftch_error_addr[25]),
        .R(SR));
FDRE \ftch_error_addr_reg[26] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_22_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(sig_sg2reg_ftch_error_addr[26]),
        .R(SR));
FDRE \ftch_error_addr_reg[27] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_21_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(sig_sg2reg_ftch_error_addr[27]),
        .R(SR));
FDRE \ftch_error_addr_reg[28] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_20_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(sig_sg2reg_ftch_error_addr[28]),
        .R(SR));
FDRE \ftch_error_addr_reg[29] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_19_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(sig_sg2reg_ftch_error_addr[29]),
        .R(SR));
FDRE \ftch_error_addr_reg[30] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_18_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(sig_sg2reg_ftch_error_addr[30]),
        .R(SR));
FDRE \ftch_error_addr_reg[31] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_17_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(sig_sg2reg_ftch_error_addr[31]),
        .R(SR));
FDRE \ftch_error_addr_reg[6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_42_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(sig_sg2reg_ftch_error_addr[6]),
        .R(SR));
FDRE \ftch_error_addr_reg[7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_41_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(sig_sg2reg_ftch_error_addr[7]),
        .R(SR));
FDRE \ftch_error_addr_reg[8] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_40_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(sig_sg2reg_ftch_error_addr[8]),
        .R(SR));
FDRE \ftch_error_addr_reg[9] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_39_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR ),
        .Q(sig_sg2reg_ftch_error_addr[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_sg_addr_cntl" *) 
module axi_cdma_0_axi_sg_addr_cntl
   (m_axi_sg_arvalid,
    sig_addr2rsc_cmd_fifo_empty,
    O1,
    O2,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_arsize,
    m_axi_sg_arburst,
    sig_push_addr_reg1_out,
    sm_set_error,
    m_axi_aclk,
    I1,
    SR,
    sig_halt_reg,
    sig_mstr2addr_cmd_valid,
    m_axi_sg_arready,
    I2,
    sig_cmd2mstr_cmd_valid,
    sig_cmd_reg_empty,
    Q,
    I3);
  output m_axi_sg_arvalid;
  output sig_addr2rsc_cmd_fifo_empty;
  output O1;
  output O2;
  output [31:0]m_axi_sg_araddr;
  output [7:0]m_axi_sg_arlen;
  output [2:0]m_axi_sg_arsize;
  output [1:0]m_axi_sg_arburst;
  input sig_push_addr_reg1_out;
  input sm_set_error;
  input m_axi_aclk;
  input I1;
  input [0:0]SR;
  input sig_halt_reg;
  input sig_mstr2addr_cmd_valid;
  input m_axi_sg_arready;
  input I2;
  input sig_cmd2mstr_cmd_valid;
  input sig_cmd_reg_empty;
  input [31:0]Q;
  input [1:0]I3;

  wire I1;
  wire I2;
  wire [1:0]I3;
  wire O1;
  wire O2;
  wire [31:0]Q;
  wire [0:0]SR;
  wire m_axi_aclk;
  wire [31:0]m_axi_sg_araddr;
  wire [1:0]m_axi_sg_arburst;
  wire [7:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire [2:0]m_axi_sg_arsize;
  wire m_axi_sg_arvalid;
  wire n_0_sig_addr_reg_empty_i_1__1;
  wire n_0_sig_addr_reg_full_i_1;
  wire n_0_sig_addr_valid_reg_i_1;
  wire sig_addr2rsc_calc_error;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_addr_reg_full;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_halt_reg;
  wire sig_mstr2addr_cmd_valid;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_posted_to_axi;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_posted_to_axi_2;
  wire sig_push_addr_reg1_out;
  wire sm_set_error;

(* SOFT_HLUTNM = "soft_lutpair224" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__0 
       (.I0(sig_halt_reg),
        .I1(sig_addr2rsc_cmd_fifo_empty),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_cmd_reg_empty),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair224" *) 
   LUT3 #(
    .INIT(8'h8A)) 
     sig_addr_reg_empty_i_1__1
       (.I0(sig_addr2rsc_cmd_fifo_empty),
        .I1(sig_halt_reg),
        .I2(sig_mstr2addr_cmd_valid),
        .O(n_0_sig_addr_reg_empty_i_1__1));
FDSE #(
    .INIT(1'b0)) 
     sig_addr_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_addr_reg_empty_i_1__1),
        .Q(sig_addr2rsc_cmd_fifo_empty),
        .S(n_0_sig_addr_valid_reg_i_1));
LUT5 #(
    .INIT(32'hC8C808C8)) 
     sig_addr_reg_full_i_1
       (.I0(sig_push_addr_reg1_out),
        .I1(I2),
        .I2(sig_addr_reg_full),
        .I3(m_axi_sg_arready),
        .I4(sig_addr2rsc_calc_error),
        .O(n_0_sig_addr_reg_full_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_reg_full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_addr_reg_full_i_1),
        .Q(sig_addr_reg_full),
        .R(1'b0));
LUT4 #(
    .INIT(16'h40FF)) 
     sig_addr_valid_reg_i_1
       (.I0(sig_addr2rsc_calc_error),
        .I1(m_axi_sg_arready),
        .I2(sig_addr_reg_full),
        .I3(I2),
        .O(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_valid_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(I1),
        .Q(m_axi_sg_arvalid),
        .R(n_0_sig_addr_valid_reg_i_1));
LUT3 #(
    .INIT(8'h40)) 
     sig_btt_is_zero_reg_i_3__0
       (.I0(sig_halt_reg),
        .I1(sig_addr2rsc_cmd_fifo_empty),
        .I2(I2),
        .O(O1));
FDRE #(
    .INIT(1'b0)) 
     sig_calc_error_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sm_set_error),
        .Q(sig_addr2rsc_calc_error),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[0]),
        .Q(m_axi_sg_araddr[0]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[10]),
        .Q(m_axi_sg_araddr[10]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[11]),
        .Q(m_axi_sg_araddr[11]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[12]),
        .Q(m_axi_sg_araddr[12]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[13]),
        .Q(m_axi_sg_araddr[13]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[14]),
        .Q(m_axi_sg_araddr[14]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[15]),
        .Q(m_axi_sg_araddr[15]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[16]),
        .Q(m_axi_sg_araddr[16]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[17]),
        .Q(m_axi_sg_araddr[17]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[18]),
        .Q(m_axi_sg_araddr[18]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[19]),
        .Q(m_axi_sg_araddr[19]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[1]),
        .Q(m_axi_sg_araddr[1]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[20]),
        .Q(m_axi_sg_araddr[20]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[21]),
        .Q(m_axi_sg_araddr[21]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[22]),
        .Q(m_axi_sg_araddr[22]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[23]),
        .Q(m_axi_sg_araddr[23]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[24]),
        .Q(m_axi_sg_araddr[24]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[25]),
        .Q(m_axi_sg_araddr[25]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[26]),
        .Q(m_axi_sg_araddr[26]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[27]),
        .Q(m_axi_sg_araddr[27]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[28]),
        .Q(m_axi_sg_araddr[28]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[29]),
        .Q(m_axi_sg_araddr[29]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[2]),
        .Q(m_axi_sg_araddr[2]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[30]),
        .Q(m_axi_sg_araddr[30]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[31]),
        .Q(m_axi_sg_araddr[31]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[3]),
        .Q(m_axi_sg_araddr[3]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[4]),
        .Q(m_axi_sg_araddr[4]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[5]),
        .Q(m_axi_sg_araddr[5]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[6]),
        .Q(m_axi_sg_araddr[6]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[7]),
        .Q(m_axi_sg_araddr[7]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[8]),
        .Q(m_axi_sg_araddr[8]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[9]),
        .Q(m_axi_sg_araddr[9]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_burst_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(I3[0]),
        .Q(m_axi_sg_arburst[0]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_burst_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(I3[1]),
        .Q(m_axi_sg_arburst[1]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b1),
        .Q(m_axi_sg_arlen[0]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b1),
        .Q(m_axi_sg_arlen[1]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b1),
        .Q(m_axi_sg_arlen[2]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(m_axi_sg_arlen[3]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(m_axi_sg_arlen[4]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(m_axi_sg_arlen[5]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(m_axi_sg_arlen[6]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(m_axi_sg_arlen[7]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_size_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(m_axi_sg_arsize[0]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_size_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b1),
        .Q(m_axi_sg_arsize[1]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_size_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(m_axi_sg_arsize[2]),
        .R(n_0_sig_addr_valid_reg_i_1));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_posted_to_axi_2_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_push_addr_reg1_out),
        .Q(sig_posted_to_axi_2),
        .R(SR));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_posted_to_axi_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_push_addr_reg1_out),
        .Q(sig_posted_to_axi),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_sg_addr_cntl" *) 
module axi_cdma_0_axi_sg_addr_cntl__parameterized0
   (sig_addr2data_addr_posted,
    m_axi_sg_awvalid,
    sig_addr2wsc_cmd_fifo_empty,
    O1,
    O2,
    m_axi_sg_awaddr,
    m_axi_sg_awlen,
    m_axi_sg_awsize,
    m_axi_sg_awburst,
    sig_push_addr_reg1_out,
    sig_calc2dm_calc_err,
    m_axi_aclk,
    I1,
    SR,
    I2,
    I3,
    sig_data2all_tlast_error,
    I4,
    m_axi_sg_awready,
    sig_cmd2mstr_cmd_valid,
    sig_cmd_reg_empty,
    Q,
    I5);
  output sig_addr2data_addr_posted;
  output m_axi_sg_awvalid;
  output sig_addr2wsc_cmd_fifo_empty;
  output O1;
  output O2;
  output [31:0]m_axi_sg_awaddr;
  output [7:0]m_axi_sg_awlen;
  output [2:0]m_axi_sg_awsize;
  output [1:0]m_axi_sg_awburst;
  input sig_push_addr_reg1_out;
  input sig_calc2dm_calc_err;
  input m_axi_aclk;
  input I1;
  input [0:0]SR;
  input I2;
  input I3;
  input sig_data2all_tlast_error;
  input I4;
  input m_axi_sg_awready;
  input sig_cmd2mstr_cmd_valid;
  input sig_cmd_reg_empty;
  input [31:0]Q;
  input [1:0]I5;

  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire [1:0]I5;
  wire O1;
  wire O2;
  wire [31:0]Q;
  wire [0:0]SR;
  wire m_axi_aclk;
  wire [31:0]m_axi_sg_awaddr;
  wire [1:0]m_axi_sg_awburst;
  wire [7:0]m_axi_sg_awlen;
  wire m_axi_sg_awready;
  wire [2:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire n_0_sig_addr_reg_full_i_1;
  wire n_0_sig_addr_valid_reg_i_1__0;
  wire sig_addr2wsc_calc_error;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire sig_addr_reg_full;
  wire sig_calc2dm_calc_err;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_data2all_tlast_error;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_posted_to_axi;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire sig_posted_to_axi_2;
  wire sig_push_addr_reg1_out;

  assign sig_addr2data_addr_posted = sig_posted_to_axi;
LUT5 #(
    .INIT(32'h02000000)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_i_2__0 
       (.I0(sig_addr2wsc_cmd_fifo_empty),
        .I1(I3),
        .I2(sig_data2all_tlast_error),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_cmd_reg_empty),
        .O(O2));
FDSE #(
    .INIT(1'b0)) 
     sig_addr_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(I2),
        .Q(sig_addr2wsc_cmd_fifo_empty),
        .S(n_0_sig_addr_valid_reg_i_1__0));
LUT5 #(
    .INIT(32'hC8C808C8)) 
     sig_addr_reg_full_i_1
       (.I0(sig_push_addr_reg1_out),
        .I1(I4),
        .I2(sig_addr_reg_full),
        .I3(m_axi_sg_awready),
        .I4(sig_addr2wsc_calc_error),
        .O(n_0_sig_addr_reg_full_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_reg_full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_addr_reg_full_i_1),
        .Q(sig_addr_reg_full),
        .R(1'b0));
LUT4 #(
    .INIT(16'h40FF)) 
     sig_addr_valid_reg_i_1__0
       (.I0(sig_addr2wsc_calc_error),
        .I1(m_axi_sg_awready),
        .I2(sig_addr_reg_full),
        .I3(I4),
        .O(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_valid_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(I1),
        .Q(m_axi_sg_awvalid),
        .R(n_0_sig_addr_valid_reg_i_1__0));
LUT4 #(
    .INIT(16'h0200)) 
     sig_btt_is_zero_reg_i_3
       (.I0(sig_addr2wsc_cmd_fifo_empty),
        .I1(I3),
        .I2(sig_data2all_tlast_error),
        .I3(I4),
        .O(O1));
FDRE #(
    .INIT(1'b0)) 
     sig_calc_error_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_calc2dm_calc_err),
        .Q(sig_addr2wsc_calc_error),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[0]),
        .Q(m_axi_sg_awaddr[0]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[10]),
        .Q(m_axi_sg_awaddr[10]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[11]),
        .Q(m_axi_sg_awaddr[11]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[12]),
        .Q(m_axi_sg_awaddr[12]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[13]),
        .Q(m_axi_sg_awaddr[13]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[14]),
        .Q(m_axi_sg_awaddr[14]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[15]),
        .Q(m_axi_sg_awaddr[15]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[16]),
        .Q(m_axi_sg_awaddr[16]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[17]),
        .Q(m_axi_sg_awaddr[17]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[18]),
        .Q(m_axi_sg_awaddr[18]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[19]),
        .Q(m_axi_sg_awaddr[19]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[1]),
        .Q(m_axi_sg_awaddr[1]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[20]),
        .Q(m_axi_sg_awaddr[20]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[21]),
        .Q(m_axi_sg_awaddr[21]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[22]),
        .Q(m_axi_sg_awaddr[22]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[23]),
        .Q(m_axi_sg_awaddr[23]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[24]),
        .Q(m_axi_sg_awaddr[24]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[25]),
        .Q(m_axi_sg_awaddr[25]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[26]),
        .Q(m_axi_sg_awaddr[26]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[27]),
        .Q(m_axi_sg_awaddr[27]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[28]),
        .Q(m_axi_sg_awaddr[28]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[29]),
        .Q(m_axi_sg_awaddr[29]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[2]),
        .Q(m_axi_sg_awaddr[2]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[30]),
        .Q(m_axi_sg_awaddr[30]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[31]),
        .Q(m_axi_sg_awaddr[31]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[3]),
        .Q(m_axi_sg_awaddr[3]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[4]),
        .Q(m_axi_sg_awaddr[4]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[5]),
        .Q(m_axi_sg_awaddr[5]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[6]),
        .Q(m_axi_sg_awaddr[6]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[7]),
        .Q(m_axi_sg_awaddr[7]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[8]),
        .Q(m_axi_sg_awaddr[8]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[9]),
        .Q(m_axi_sg_awaddr[9]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_burst_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(I5[0]),
        .Q(m_axi_sg_awburst[0]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_burst_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(I5[1]),
        .Q(m_axi_sg_awburst[1]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(m_axi_sg_awlen[0]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(m_axi_sg_awlen[1]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(m_axi_sg_awlen[2]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(m_axi_sg_awlen[3]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(m_axi_sg_awlen[4]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(m_axi_sg_awlen[5]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(m_axi_sg_awlen[6]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(m_axi_sg_awlen[7]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_size_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(m_axi_sg_awsize[0]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_size_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b1),
        .Q(m_axi_sg_awsize[1]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_size_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(m_axi_sg_awsize[2]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_posted_to_axi_2_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_push_addr_reg1_out),
        .Q(sig_posted_to_axi_2),
        .R(SR));
(* KEEP = "yes" *) 
   (* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_posted_to_axi_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_push_addr_reg1_out),
        .Q(sig_posted_to_axi),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_sg_cmd_status" *) 
module axi_cdma_0_axi_sg_cmd_status
   (O1,
    O2,
    O3,
    sig_stat2wsc_status_ready,
    O4,
    sig_cmd2mstr_cmd_valid,
    O5,
    O6,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    Q,
    SR,
    m_axi_aclk,
    I1,
    p_18_out,
    I2,
    sig_wsc2stat_status_valid,
    p_16_out,
    sig_cmd_reg_empty,
    I3,
    I4,
    sig_rst2sg_resetn,
    D,
    I5);
  output O1;
  output O2;
  output O3;
  output sig_stat2wsc_status_ready;
  output O4;
  output sig_cmd2mstr_cmd_valid;
  output O5;
  output O6;
  output updt_decerr_i;
  output updt_interr_i;
  output updt_slverr_i;
  output [32:0]Q;
  input [0:0]SR;
  input m_axi_aclk;
  input I1;
  input p_18_out;
  input I2;
  input sig_wsc2stat_status_valid;
  input p_16_out;
  input sig_cmd_reg_empty;
  input I3;
  input I4;
  input sig_rst2sg_resetn;
  input [3:0]D;
  input [27:0]I5;

  wire [3:0]D;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire [27:0]I5;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire [32:0]Q;
  wire [0:0]SR;
  wire m_axi_aclk;
  wire p_16_out;
  wire p_18_out;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_rst2sg_resetn;
  wire sig_stat2wsc_status_ready;
  wire sig_wsc2stat_status_valid;
  wire updt_decerr_i;
  wire updt_interr_i;
  wire updt_slverr_i;

axi_cdma_0_axi_sg_fifo__parameterized0 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.D(D),
        .I1(O1),
        .I2(I2),
        .O1(sig_stat2wsc_status_ready),
        .O2(O2),
        .O5(O5),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .p_16_out(p_16_out),
        .sig_rst2sg_resetn(sig_rst2sg_resetn),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .updt_decerr_i(updt_decerr_i),
        .updt_interr_i(updt_interr_i),
        .updt_slverr_i(updt_slverr_i));
axi_cdma_0_axi_sg_fifo I_CMD_FIFO
       (.I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(sig_cmd2mstr_cmd_valid),
        .O6(O6),
        .Q(Q),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .p_18_out(p_18_out),
        .sig_cmd_reg_empty(sig_cmd_reg_empty));
endmodule

(* ORIG_REF_NAME = "axi_sg_cmd_status" *) 
module axi_cdma_0_axi_sg_cmd_status_1
   (s_axis_ftch_cmd_tready,
    sig_stat2rsc_status_ready,
    O1,
    sig_cmd2mstr_cmd_valid,
    O2,
    O5,
    ftch_decerr_i,
    ftch_interr_i,
    ftch_slverr_i,
    D,
    Q,
    m_axi_aclk,
    I1,
    s_axis_ftch_cmd_tvalid,
    I2,
    sig_rsc2stat_status_valid,
    p_16_out,
    sig_cmd_reg_empty,
    I3,
    sig_btt_is_zero_reg,
    I4,
    sig_init_reg2,
    sig_init_reg,
    sig_halt_reg,
    sig_addr2rsc_cmd_fifo_empty,
    SR,
    I5);
  output s_axis_ftch_cmd_tready;
  output sig_stat2rsc_status_ready;
  output O1;
  output sig_cmd2mstr_cmd_valid;
  output O2;
  output O5;
  output ftch_decerr_i;
  output ftch_interr_i;
  output ftch_slverr_i;
  output [0:0]D;
  output [32:0]Q;
  input m_axi_aclk;
  input I1;
  input s_axis_ftch_cmd_tvalid;
  input I2;
  input sig_rsc2stat_status_valid;
  input p_16_out;
  input sig_cmd_reg_empty;
  input I3;
  input sig_btt_is_zero_reg;
  input [26:0]I4;
  input sig_init_reg2;
  input sig_init_reg;
  input sig_halt_reg;
  input sig_addr2rsc_cmd_fifo_empty;
  input [0:0]SR;
  input [3:0]I5;

  wire [0:0]D;
  wire I1;
  wire I2;
  wire I3;
  wire [26:0]I4;
  wire [3:0]I5;
  wire O1;
  wire O2;
  wire O5;
  wire [32:0]Q;
  wire [0:0]SR;
  wire ftch_decerr_i;
  wire ftch_interr_i;
  wire ftch_slverr_i;
  wire m_axi_aclk;
  wire p_16_out;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_btt_is_zero_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_halt_reg;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

axi_cdma_0_axi_sg_fifo__parameterized0_3 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.I2(I2),
        .I5(I5),
        .O1(sig_stat2rsc_status_ready),
        .O5(O5),
        .SR(SR),
        .ftch_decerr_i(ftch_decerr_i),
        .ftch_interr_i(ftch_interr_i),
        .ftch_slverr_i(ftch_slverr_i),
        .m_axi_aclk(m_axi_aclk),
        .p_16_out(p_16_out),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
axi_cdma_0_axi_sg_fifo_4 I_CMD_FIFO
       (.D(D),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .O1(O1),
        .O2(sig_cmd2mstr_cmd_valid),
        .O3(O2),
        .Q(Q),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .sig_addr2rsc_cmd_fifo_empty(sig_addr2rsc_cmd_fifo_empty),
        .sig_btt_is_zero_reg(sig_btt_is_zero_reg),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_halt_reg(sig_halt_reg),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2(sig_init_reg2));
endmodule

(* ORIG_REF_NAME = "axi_sg_datamover" *) 
module axi_cdma_0_axi_sg_datamover
   (O1,
    m_axi_sg_arvalid,
    m_axi_sg_rready,
    m_axi_sg_awvalid,
    s_axis_ftch_cmd_tready,
    s_axis_updt_cmd_tready,
    O2,
    O3,
    O4,
    m_axi_sg_wvalid,
    O5,
    ftch_decerr_i,
    ftch_interr_i,
    ftch_slverr_i,
    m_axi_sg_bready,
    m_axi_sg_wlast,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    D,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_arsize,
    m_axi_sg_arburst,
    m_axi_sg_awaddr,
    m_axi_sg_awlen,
    m_axi_sg_awsize,
    m_axi_sg_awburst,
    sig_rst2dm_resetn,
    m_axi_aclk,
    s_axis_ftch_cmd_tvalid,
    p_16_out,
    m_axi_sg_rvalid,
    p_18_out,
    sig_rst2sg_resetn,
    m_axi_sg_rresp,
    p_36_out,
    follower_full_mm2s,
    m_axi_sg_arready,
    m_axi_sg_awready,
    m_axi_sg_rlast,
    I1,
    m_axi_sg_wready,
    p_3_in,
    p_2_in,
    m_axi_sg_bvalid,
    ch1_ftch_active,
    m_axi_sg_bresp,
    I2,
    I3);
  output O1;
  output m_axi_sg_arvalid;
  output m_axi_sg_rready;
  output m_axi_sg_awvalid;
  output s_axis_ftch_cmd_tready;
  output s_axis_updt_cmd_tready;
  output O2;
  output O3;
  output O4;
  output m_axi_sg_wvalid;
  output O5;
  output ftch_decerr_i;
  output ftch_interr_i;
  output ftch_slverr_i;
  output m_axi_sg_bready;
  output m_axi_sg_wlast;
  output updt_decerr_i;
  output updt_interr_i;
  output updt_slverr_i;
  output [0:0]D;
  output [31:0]m_axi_sg_araddr;
  output [7:0]m_axi_sg_arlen;
  output [2:0]m_axi_sg_arsize;
  output [1:0]m_axi_sg_arburst;
  output [31:0]m_axi_sg_awaddr;
  output [7:0]m_axi_sg_awlen;
  output [2:0]m_axi_sg_awsize;
  output [1:0]m_axi_sg_awburst;
  input sig_rst2dm_resetn;
  input m_axi_aclk;
  input s_axis_ftch_cmd_tvalid;
  input p_16_out;
  input m_axi_sg_rvalid;
  input p_18_out;
  input sig_rst2sg_resetn;
  input [1:0]m_axi_sg_rresp;
  input p_36_out;
  input follower_full_mm2s;
  input m_axi_sg_arready;
  input m_axi_sg_awready;
  input m_axi_sg_rlast;
  input I1;
  input m_axi_sg_wready;
  input p_3_in;
  input p_2_in;
  input m_axi_sg_bvalid;
  input ch1_ftch_active;
  input [1:0]m_axi_sg_bresp;
  input [25:0]I2;
  input [27:0]I3;

  wire [0:0]D;
  wire I1;
  wire [25:0]I2;
  wire [27:0]I3;
  wire \I_WR_DATA_CNTL/sig_halt_reg ;
  wire \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg ;
  wire \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2 ;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire ch1_ftch_active;
  wire follower_full_mm2s;
  wire ftch_decerr_i;
  wire ftch_interr_i;
  wire ftch_slverr_i;
  wire m_axi_aclk;
  wire [31:0]m_axi_sg_araddr;
  wire [1:0]m_axi_sg_arburst;
  wire [7:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire [2:0]m_axi_sg_arsize;
  wire m_axi_sg_arvalid;
  wire [31:0]m_axi_sg_awaddr;
  wire [1:0]m_axi_sg_awburst;
  wire [7:0]m_axi_sg_awlen;
  wire m_axi_sg_awready;
  wire [2:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire m_axi_sg_wvalid;
  wire p_16_out;
  wire p_18_out;
  wire p_2_in;
  wire p_36_out;
  wire p_3_in;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire s_axis_updt_cmd_tready;
  wire sig_rst2dm_resetn;
  wire sig_rst2sg_resetn;
  wire sig_stream_rst;
  wire updt_decerr_i;
  wire updt_interr_i;
  wire updt_slverr_i;

axi_cdma_0_axi_sg_mm2s_basic_wrap \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER 
       (.D(D),
        .I1({I2,ch1_ftch_active}),
        .O1(O1),
        .O5(O5),
        .ftch_decerr_i(ftch_decerr_i),
        .ftch_interr_i(ftch_interr_i),
        .ftch_slverr_i(ftch_slverr_i),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_araddr(m_axi_sg_araddr),
        .m_axi_sg_arburst(m_axi_sg_arburst),
        .m_axi_sg_arlen(m_axi_sg_arlen),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arsize(m_axi_sg_arsize),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .p_16_out(p_16_out),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .sig_halt_reg(\I_WR_DATA_CNTL/sig_halt_reg ),
        .sig_init_reg(\I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .sig_init_reg2(\I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2 ),
        .sig_rst2dm_resetn(sig_rst2dm_resetn),
        .sig_stream_rst(sig_stream_rst));
axi_cdma_0_axi_sg_s2mm_basic_wrap \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER 
       (.I1(O1),
        .I2(I1),
        .I3(I3),
        .O1(s_axis_updt_cmd_tready),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .SR(sig_stream_rst),
        .follower_full_mm2s(follower_full_mm2s),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_awaddr(m_axi_sg_awaddr),
        .m_axi_sg_awburst(m_axi_sg_awburst),
        .m_axi_sg_awlen(m_axi_sg_awlen),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(m_axi_sg_awsize),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .p_16_out(p_16_out),
        .p_18_out(p_18_out),
        .p_2_in(p_2_in),
        .p_36_out(p_36_out),
        .p_3_in(p_3_in),
        .sig_halt_reg(\I_WR_DATA_CNTL/sig_halt_reg ),
        .sig_init_reg(\I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .sig_init_reg2(\I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2 ),
        .sig_rst2sg_resetn(sig_rst2sg_resetn),
        .updt_decerr_i(updt_decerr_i),
        .updt_interr_i(updt_interr_i),
        .updt_slverr_i(updt_slverr_i));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module axi_cdma_0_axi_sg_fifo
   (O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    Q,
    SR,
    m_axi_aclk,
    I1,
    p_18_out,
    I2,
    sig_cmd_reg_empty,
    I3,
    I4,
    I5);
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output [32:0]Q;
  input [0:0]SR;
  input m_axi_aclk;
  input I1;
  input p_18_out;
  input I2;
  input sig_cmd_reg_empty;
  input I3;
  input I4;
  input [27:0]I5;

  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire [27:0]I5;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire [32:0]Q;
  wire [0:0]SR;
  wire m_axi_aclk;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1 ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ;
  wire n_0_sig_btt_is_zero_reg_i_2__0;
  wire n_0_sig_init_done_i_1;
  wire p_18_out;
  wire sig_cmd_reg_empty;
  wire sig_init_done;
  wire sig_push_regfifo;

LUT2 #(
    .INIT(4'h8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1__0 
       (.I0(O3),
        .I1(p_18_out),
        .O(sig_push_regfifo));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(1'b0),
        .Q(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(1'b0),
        .Q(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(1'b1),
        .Q(Q[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(1'b1),
        .Q(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(1'b0),
        .Q(Q[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(1'b0),
        .Q(Q[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(1'b1),
        .Q(Q[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(1'b1),
        .Q(Q[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I5[0]),
        .Q(Q[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I5[1]),
        .Q(Q[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I5[2]),
        .Q(Q[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I5[3]),
        .Q(Q[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(1'b0),
        .Q(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I5[4]),
        .Q(Q[9]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I5[5]),
        .Q(Q[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I5[6]),
        .Q(Q[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I5[7]),
        .Q(Q[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I5[8]),
        .Q(Q[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I5[9]),
        .Q(Q[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I5[10]),
        .Q(Q[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I5[11]),
        .Q(Q[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I5[12]),
        .Q(Q[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I5[13]),
        .Q(Q[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(1'b0),
        .Q(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I5[14]),
        .Q(Q[19]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I5[15]),
        .Q(Q[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I5[16]),
        .Q(Q[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I5[17]),
        .Q(Q[22]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I5[18]),
        .Q(Q[23]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I5[19]),
        .Q(Q[24]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I5[20]),
        .Q(Q[25]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I5[21]),
        .Q(Q[26]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I5[22]),
        .Q(Q[27]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I5[23]),
        .Q(Q[28]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(1'b0),
        .Q(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I5[24]),
        .Q(Q[29]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I5[25]),
        .Q(Q[30]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I5[26]),
        .Q(Q[31]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I5[27]),
        .Q(Q[32]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(1'b0),
        .Q(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ),
        .R(SR));
LUT5 #(
    .INIT(32'hFFAE0000)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1 
       (.I0(I1),
        .I1(O3),
        .I2(p_18_out),
        .I3(sig_init_done),
        .I4(I2),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1 ),
        .Q(O3),
        .R(1'b0));
LUT5 #(
    .INIT(32'h0000EA00)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_i_1 
       (.I0(O5),
        .I1(p_18_out),
        .I2(O3),
        .I3(I2),
        .I4(I1),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ),
        .Q(O5),
        .R(1'b0));
LUT6 #(
    .INIT(64'h4FFF000040000000)) 
     sig_btt_is_zero_reg_i_1__0
       (.I0(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ),
        .I1(n_0_sig_btt_is_zero_reg_i_2__0),
        .I2(O5),
        .I3(sig_cmd_reg_empty),
        .I4(I3),
        .I5(I4),
        .O(O4));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_btt_is_zero_reg_i_2__0
       (.I0(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ),
        .I1(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] ),
        .I2(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I3(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ),
        .I4(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] ),
        .I5(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ),
        .O(n_0_sig_btt_is_zero_reg_i_2__0));
LUT2 #(
    .INIT(4'h4)) 
     sig_cmd_reg_empty_i_1__0
       (.I0(O5),
        .I1(sig_cmd_reg_empty),
        .O(O6));
LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(O2),
        .I1(O1),
        .I2(I2),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(1'b0));
FDSE #(
    .INIT(1'b0)) 
     sig_init_reg2_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(O1),
        .Q(O2),
        .S(SR));
FDRE #(
    .INIT(1'b0)) 
     sig_init_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(SR),
        .Q(O1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module axi_cdma_0_axi_sg_fifo_4
   (s_axis_ftch_cmd_tready,
    O1,
    O2,
    O3,
    D,
    Q,
    m_axi_aclk,
    I1,
    s_axis_ftch_cmd_tvalid,
    I2,
    sig_cmd_reg_empty,
    I3,
    sig_btt_is_zero_reg,
    I4,
    sig_init_reg2,
    sig_init_reg,
    sig_halt_reg,
    sig_addr2rsc_cmd_fifo_empty,
    SR);
  output s_axis_ftch_cmd_tready;
  output O1;
  output O2;
  output O3;
  output [0:0]D;
  output [32:0]Q;
  input m_axi_aclk;
  input I1;
  input s_axis_ftch_cmd_tvalid;
  input I2;
  input sig_cmd_reg_empty;
  input I3;
  input sig_btt_is_zero_reg;
  input [26:0]I4;
  input sig_init_reg2;
  input sig_init_reg;
  input sig_halt_reg;
  input sig_addr2rsc_cmd_fifo_empty;
  input [0:0]SR;

  wire [0:0]D;
  wire I1;
  wire I2;
  wire I3;
  wire [26:0]I4;
  wire O1;
  wire O2;
  wire O3;
  wire [32:0]Q;
  wire [0:0]SR;
  wire m_axi_aclk;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1 ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ;
  wire n_0_sig_btt_is_zero_reg_i_2;
  wire n_0_sig_init_done_i_1;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_btt_is_zero_reg;
  wire sig_cmd_reg_empty;
  wire sig_halt_reg;
  wire sig_init_done;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_push_regfifo;

LUT1 #(
    .INIT(2'h1)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_29 
       (.I0(I4[0]),
        .O(D));
LUT2 #(
    .INIT(4'h8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1 
       (.I0(s_axis_ftch_cmd_tready),
        .I1(s_axis_ftch_cmd_tvalid),
        .O(sig_push_regfifo));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(1'b0),
        .Q(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(1'b0),
        .Q(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(1'b1),
        .Q(Q[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(1'b0),
        .Q(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(1'b0),
        .Q(Q[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(1'b0),
        .Q(Q[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(1'b0),
        .Q(Q[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(1'b0),
        .Q(Q[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(1'b0),
        .Q(Q[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(1'b0),
        .Q(Q[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I4[1]),
        .Q(Q[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I4[2]),
        .Q(Q[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(1'b0),
        .Q(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I4[3]),
        .Q(Q[9]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I4[4]),
        .Q(Q[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I4[5]),
        .Q(Q[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I4[6]),
        .Q(Q[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I4[7]),
        .Q(Q[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I4[8]),
        .Q(Q[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I4[9]),
        .Q(Q[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I4[10]),
        .Q(Q[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I4[11]),
        .Q(Q[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I4[12]),
        .Q(Q[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D),
        .Q(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I4[13]),
        .Q(Q[19]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I4[14]),
        .Q(Q[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I4[15]),
        .Q(Q[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I4[16]),
        .Q(Q[22]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I4[17]),
        .Q(Q[23]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I4[18]),
        .Q(Q[24]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I4[19]),
        .Q(Q[25]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I4[20]),
        .Q(Q[26]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I4[21]),
        .Q(Q[27]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I4[22]),
        .Q(Q[28]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I4[0]),
        .Q(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I4[23]),
        .Q(Q[29]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I4[24]),
        .Q(Q[30]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I4[25]),
        .Q(Q[31]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I4[26]),
        .Q(Q[32]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(1'b0),
        .Q(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ),
        .R(SR));
LUT5 #(
    .INIT(32'hFFAE0000)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1 
       (.I0(I1),
        .I1(s_axis_ftch_cmd_tready),
        .I2(s_axis_ftch_cmd_tvalid),
        .I3(sig_init_done),
        .I4(I2),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1 ),
        .Q(s_axis_ftch_cmd_tready),
        .R(1'b0));
LUT6 #(
    .INIT(64'hC0CC8888CCCC8888)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_i_1 
       (.I0(sig_push_regfifo),
        .I1(I2),
        .I2(sig_halt_reg),
        .I3(sig_addr2rsc_cmd_fifo_empty),
        .I4(O2),
        .I5(sig_cmd_reg_empty),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ),
        .Q(O2),
        .R(1'b0));
LUT6 #(
    .INIT(64'h4FFF000040000000)) 
     sig_btt_is_zero_reg_i_1
       (.I0(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ),
        .I1(n_0_sig_btt_is_zero_reg_i_2),
        .I2(O2),
        .I3(sig_cmd_reg_empty),
        .I4(I3),
        .I5(sig_btt_is_zero_reg),
        .O(O1));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_btt_is_zero_reg_i_2
       (.I0(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] ),
        .I1(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ),
        .I2(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I3(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] ),
        .I4(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ),
        .I5(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ),
        .O(n_0_sig_btt_is_zero_reg_i_2));
LUT2 #(
    .INIT(4'h4)) 
     sig_cmd_reg_empty_i_1
       (.I0(O2),
        .I1(sig_cmd_reg_empty),
        .O(O3));
LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(sig_init_reg2),
        .I1(sig_init_reg),
        .I2(I2),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module axi_cdma_0_axi_sg_fifo__parameterized0
   (O1,
    O5,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    m_axi_aclk,
    I2,
    sig_wsc2stat_status_valid,
    p_16_out,
    sig_rst2sg_resetn,
    O2,
    I1,
    SR,
    D);
  output O1;
  output O5;
  output updt_decerr_i;
  output updt_interr_i;
  output updt_slverr_i;
  input m_axi_aclk;
  input I2;
  input sig_wsc2stat_status_valid;
  input p_16_out;
  input sig_rst2sg_resetn;
  input O2;
  input I1;
  input [0:0]SR;
  input [3:0]D;

  wire [3:0]D;
  wire I1;
  wire I2;
  wire O1;
  wire O2;
  wire O5;
  wire [0:0]SR;
  wire m_axi_aclk;
  wire [7:4]m_axis_updt_sts_tdata;
  wire m_axis_updt_sts_tvalid;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2 ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ;
  wire n_0_sig_init_done_i_1;
  wire p_16_out;
  wire sig_init_done;
  wire sig_push_regfifo;
  wire sig_rst2sg_resetn;
  wire sig_wsc2stat_status_valid;
  wire updt_decerr_i;
  wire updt_interr_i;
  wire updt_slverr_i;

LUT2 #(
    .INIT(4'h8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1__0 
       (.I0(O1),
        .I1(sig_wsc2stat_status_valid),
        .O(sig_push_regfifo));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[0]),
        .Q(m_axis_updt_sts_tdata[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[1]),
        .Q(m_axis_updt_sts_tdata[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[2]),
        .Q(m_axis_updt_sts_tdata[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[3]),
        .Q(m_axis_updt_sts_tdata[7]),
        .R(SR));
LUT6 #(
    .INIT(64'hAAAAAAAAAA080808)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2 
       (.I0(I2),
        .I1(O1),
        .I2(sig_wsc2stat_status_valid),
        .I3(p_16_out),
        .I4(m_axis_updt_sts_tvalid),
        .I5(sig_init_done),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2 ),
        .Q(O1),
        .R(1'b0));
LUT5 #(
    .INIT(32'h00F08080)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_i_1 
       (.I0(sig_wsc2stat_status_valid),
        .I1(O1),
        .I2(I2),
        .I3(p_16_out),
        .I4(m_axis_updt_sts_tvalid),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ),
        .Q(m_axis_updt_sts_tvalid),
        .R(1'b0));
LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(O2),
        .I1(I1),
        .I2(I2),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair231" *) 
   LUT2 #(
    .INIT(4'h8)) 
     updt_decerr_i_i_1
       (.I0(m_axis_updt_sts_tvalid),
        .I1(m_axis_updt_sts_tdata[5]),
        .O(updt_decerr_i));
LUT6 #(
    .INIT(64'hFFFE000000000000)) 
     updt_done_i_1
       (.I0(m_axis_updt_sts_tdata[4]),
        .I1(m_axis_updt_sts_tdata[6]),
        .I2(m_axis_updt_sts_tdata[5]),
        .I3(m_axis_updt_sts_tdata[7]),
        .I4(m_axis_updt_sts_tvalid),
        .I5(sig_rst2sg_resetn),
        .O(O5));
LUT2 #(
    .INIT(4'h8)) 
     updt_interr_i_i_1
       (.I0(m_axis_updt_sts_tvalid),
        .I1(m_axis_updt_sts_tdata[4]),
        .O(updt_interr_i));
(* SOFT_HLUTNM = "soft_lutpair231" *) 
   LUT2 #(
    .INIT(4'h8)) 
     updt_slverr_i_i_1
       (.I0(m_axis_updt_sts_tvalid),
        .I1(m_axis_updt_sts_tdata[6]),
        .O(updt_slverr_i));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module axi_cdma_0_axi_sg_fifo__parameterized0_3
   (O1,
    O5,
    ftch_decerr_i,
    ftch_interr_i,
    ftch_slverr_i,
    m_axi_aclk,
    I2,
    sig_rsc2stat_status_valid,
    p_16_out,
    sig_init_reg2,
    sig_init_reg,
    SR,
    I5);
  output O1;
  output O5;
  output ftch_decerr_i;
  output ftch_interr_i;
  output ftch_slverr_i;
  input m_axi_aclk;
  input I2;
  input sig_rsc2stat_status_valid;
  input p_16_out;
  input sig_init_reg2;
  input sig_init_reg;
  input [0:0]SR;
  input [3:0]I5;

  wire I2;
  wire [3:0]I5;
  wire O1;
  wire O5;
  wire [0:0]SR;
  wire ftch_decerr_i;
  wire ftch_interr_i;
  wire ftch_slverr_i;
  wire m_axi_aclk;
  wire [7:4]m_axis_ftch_sts_tdata;
  wire m_axis_ftch_sts_tvalid;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0 ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ;
  wire n_0_sig_init_done_i_1;
  wire p_16_out;
  wire sig_init_done;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_push_regfifo;
  wire sig_rsc2stat_status_valid;

LUT2 #(
    .INIT(4'h8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1 
       (.I0(O1),
        .I1(sig_rsc2stat_status_valid),
        .O(sig_push_regfifo));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I5[0]),
        .Q(m_axis_ftch_sts_tdata[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I5[1]),
        .Q(m_axis_ftch_sts_tdata[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I5[2]),
        .Q(m_axis_ftch_sts_tdata[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I5[3]),
        .Q(m_axis_ftch_sts_tdata[7]),
        .R(SR));
LUT6 #(
    .INIT(64'hAAAAAAAAAA080808)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0 
       (.I0(I2),
        .I1(O1),
        .I2(sig_rsc2stat_status_valid),
        .I3(m_axis_ftch_sts_tvalid),
        .I4(p_16_out),
        .I5(sig_init_done),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0 ),
        .Q(O1),
        .R(1'b0));
LUT5 #(
    .INIT(32'h0080F080)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_i_1 
       (.I0(sig_rsc2stat_status_valid),
        .I1(O1),
        .I2(I2),
        .I3(m_axis_ftch_sts_tvalid),
        .I4(p_16_out),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ),
        .Q(m_axis_ftch_sts_tvalid),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair225" *) 
   LUT2 #(
    .INIT(4'h8)) 
     ftch_decerr_i_i_1
       (.I0(m_axis_ftch_sts_tvalid),
        .I1(m_axis_ftch_sts_tdata[5]),
        .O(ftch_decerr_i));
(* SOFT_HLUTNM = "soft_lutpair225" *) 
   LUT2 #(
    .INIT(4'h8)) 
     ftch_done_i_1
       (.I0(m_axis_ftch_sts_tdata[7]),
        .I1(m_axis_ftch_sts_tvalid),
        .O(O5));
(* SOFT_HLUTNM = "soft_lutpair226" *) 
   LUT2 #(
    .INIT(4'h8)) 
     ftch_interr_i_i_1
       (.I0(m_axis_ftch_sts_tvalid),
        .I1(m_axis_ftch_sts_tdata[4]),
        .O(ftch_interr_i));
(* SOFT_HLUTNM = "soft_lutpair226" *) 
   LUT2 #(
    .INIT(4'h8)) 
     ftch_slverr_i_i_1
       (.I0(m_axis_ftch_sts_tvalid),
        .I1(m_axis_ftch_sts_tdata[6]),
        .O(ftch_slverr_i));
LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(sig_init_reg2),
        .I1(sig_init_reg),
        .I2(I2),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module axi_cdma_0_axi_sg_fifo__parameterized1
   (Q,
    O1,
    O2,
    O4,
    m_axi_sg_bready,
    m_axi_aclk,
    sig_coelsc_reg_empty,
    O3,
    out,
    D,
    I1,
    I2,
    I3,
    m_axi_sg_bvalid,
    m_axi_sg_bresp,
    SR,
    sig_init_reg2,
    sig_init_reg);
  output [0:0]Q;
  output O1;
  output [0:0]O2;
  output O4;
  output m_axi_sg_bready;
  input m_axi_aclk;
  input sig_coelsc_reg_empty;
  input [0:0]O3;
  input [0:0]out;
  input [1:0]D;
  input I1;
  input I2;
  input I3;
  input m_axi_sg_bvalid;
  input [1:0]m_axi_sg_bresp;
  input [0:0]SR;
  input sig_init_reg2;
  input sig_init_reg;

  wire [1:0]D;
  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire [0:0]O2;
  wire [0:0]O3;
  wire O4;
  wire [0:0]Q;
  wire [0:0]SR;
  wire m_axi_aclk;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire n_0_sig_inhibit_rdy_n_i_1;
  wire n_0_sig_init_done_i_1;
  wire [0:0]out;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_reg;
  wire sig_init_reg2;

axi_cdma_0_srl_fifo_f \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .Q(Q),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .out(out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n));
LUT2 #(
    .INIT(4'hE)) 
     sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(n_0_sig_inhibit_rdy_n_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_inhibit_rdy_n_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_inhibit_rdy_n_i_1),
        .Q(sig_inhibit_rdy_n),
        .R(SR));
LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(sig_init_reg2),
        .I1(sig_init_reg),
        .I2(I2),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module axi_cdma_0_axi_sg_fifo__parameterized2
   (O1,
    O2,
    O3,
    O4,
    out,
    sig_push_coelsc_reg,
    p_4_out,
    O5,
    sig_inhibit_rdy_n,
    O6,
    O7,
    m_axi_aclk,
    sig_wr_fifo,
    Q,
    sig_coelsc_reg_empty,
    I1,
    D,
    sig_push_to_wsc,
    I2,
    in,
    SR,
    sig_init_reg2,
    sig_init_reg);
  output O1;
  output O2;
  output [0:0]O3;
  output O4;
  output [1:0]out;
  output sig_push_coelsc_reg;
  output p_4_out;
  output O5;
  output sig_inhibit_rdy_n;
  output O6;
  output O7;
  input m_axi_aclk;
  input sig_wr_fifo;
  input [0:0]Q;
  input sig_coelsc_reg_empty;
  input I1;
  input [2:0]D;
  input sig_push_to_wsc;
  input [0:0]I2;
  input [2:0]in;
  input [0:0]SR;
  input sig_init_reg2;
  input sig_init_reg;

  wire [2:0]D;
  wire I1;
  wire [0:0]I2;
  wire O1;
  wire O2;
  wire [0:0]O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [2:0]in;
  wire m_axi_aclk;
  wire n_0_sig_inhibit_rdy_n_i_1;
  wire n_0_sig_init_done_i_1;
  wire [1:0]out;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_wr_fifo;

axi_cdma_0_srl_fifo_f__parameterized0 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .I1(I1),
        .I2(I2),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .Q(Q),
        .SR(SR),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_wr_fifo(sig_wr_fifo));
LUT2 #(
    .INIT(4'hE)) 
     sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(n_0_sig_inhibit_rdy_n_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_inhibit_rdy_n_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_inhibit_rdy_n_i_1),
        .Q(sig_inhibit_rdy_n),
        .R(SR));
LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(sig_init_reg2),
        .I1(sig_init_reg),
        .I2(I1),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_sg_ftch_cmdsts_if" *) 
module axi_cdma_0_axi_sg_ftch_cmdsts_if
   (p_16_out,
    ftch_done,
    ftch_decerr,
    ftch_interr,
    ftch_slverr,
    s_axis_ftch_cmd_tvalid,
    O1,
    D,
    sig_rst2sg_resetn,
    m_axi_aclk,
    SR,
    I2,
    ftch_decerr_i,
    ftch_interr_i,
    ftch_slverr_i,
    Q,
    s_axis_ftch_cmd_tready);
  output p_16_out;
  output ftch_done;
  output ftch_decerr;
  output ftch_interr;
  output ftch_slverr;
  output s_axis_ftch_cmd_tvalid;
  output O1;
  output [0:0]D;
  input sig_rst2sg_resetn;
  input m_axi_aclk;
  input [0:0]SR;
  input I2;
  input ftch_decerr_i;
  input ftch_interr_i;
  input ftch_slverr_i;
  input [1:0]Q;
  input s_axis_ftch_cmd_tready;

  wire [0:0]D;
  wire I2;
  wire O1;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ftch_decerr;
  wire ftch_decerr_i;
  wire ftch_done;
  wire ftch_interr;
  wire ftch_interr_i;
  wire ftch_slverr;
  wire ftch_slverr_i;
  wire m_axi_aclk;
  wire n_0_ftch_error_i_1;
  wire n_0_s_axis_ftch_cmd_tvalid_i_1;
  wire p_16_out;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire sig_rst2sg_resetn;

LUT4 #(
    .INIT(16'hFFF4)) 
     \ftch_cs[1]_i_1 
       (.I0(ftch_done),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(O1),
        .O(D));
FDRE #(
    .INIT(1'b0)) 
     ftch_decerr_i_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ftch_decerr_i),
        .Q(ftch_decerr),
        .R(SR));
FDRE ftch_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(I2),
        .Q(ftch_done),
        .R(SR));
LUT4 #(
    .INIT(16'hFFFE)) 
     ftch_error_i_1
       (.I0(ftch_decerr),
        .I1(ftch_interr),
        .I2(ftch_slverr),
        .I3(O1),
        .O(n_0_ftch_error_i_1));
FDRE ftch_error_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_ftch_error_i_1),
        .Q(O1),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     ftch_interr_i_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ftch_interr_i),
        .Q(ftch_interr),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     ftch_slverr_i_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ftch_slverr_i),
        .Q(ftch_slverr),
        .R(SR));
FDRE m_axis_ftch_sts_tready_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_rst2sg_resetn),
        .Q(p_16_out),
        .R(1'b0));
LUT6 #(
    .INIT(64'h1000FF0010001000)) 
     s_axis_ftch_cmd_tvalid_i_1
       (.I0(O1),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(sig_rst2sg_resetn),
        .I4(s_axis_ftch_cmd_tready),
        .I5(s_axis_ftch_cmd_tvalid),
        .O(n_0_s_axis_ftch_cmd_tvalid_i_1));
FDRE s_axis_ftch_cmd_tvalid_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_s_axis_ftch_cmd_tvalid_i_1),
        .Q(s_axis_ftch_cmd_tvalid),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_sg_ftch_mngr" *) 
module axi_cdma_0_axi_sg_ftch_mngr
   (ch2_ftch_active,
    O1,
    ch1_active_i,
    ch2_stale_descriptor,
    out,
    O2,
    p_16_out,
    sig_sg2sgcntlr_ftch_idle,
    ch1_sg_idle,
    s_axis_ftch_cmd_tvalid,
    O3,
    cdma_tvect_out,
    CO,
    O4,
    E,
    D,
    O5,
    O6,
    O7,
    sg_ftch_error0,
    Q,
    m_axi_aclk,
    SR,
    I1,
    sig_rst2sg_resetn,
    I2,
    ftch_decerr_i,
    ftch_interr_i,
    ftch_slverr_i,
    I3,
    s_axis_ftch_cmd_tready,
    S,
    ch1_ftch_queue_empty,
    I4,
    ch1_ftch_active,
    I5,
    O18,
    O17,
    ch1_nxtdesc_wren,
    I6,
    ftch_stale_desc);
  output ch2_ftch_active;
  output O1;
  output ch1_active_i;
  output ch2_stale_descriptor;
  output [22:0]out;
  output [31:0]O2;
  output p_16_out;
  output sig_sg2sgcntlr_ftch_idle;
  output ch1_sg_idle;
  output s_axis_ftch_cmd_tvalid;
  output O3;
  output [0:0]cdma_tvect_out;
  output [0:0]CO;
  output O4;
  output [0:0]E;
  output [25:0]D;
  output O5;
  output O6;
  output O7;
  output sg_ftch_error0;
  output [25:0]Q;
  input m_axi_aclk;
  input [0:0]SR;
  input I1;
  input sig_rst2sg_resetn;
  input I2;
  input ftch_decerr_i;
  input ftch_interr_i;
  input ftch_slverr_i;
  input I3;
  input s_axis_ftch_cmd_tready;
  input [0:0]S;
  input ch1_ftch_queue_empty;
  input I4;
  input ch1_ftch_active;
  input [0:0]I5;
  input [8:0]O18;
  input [31:0]O17;
  input ch1_nxtdesc_wren;
  input [31:0]I6;
  input ftch_stale_desc;

  wire [0:0]CO;
  wire [25:0]D;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire [0:0]I5;
  wire [31:0]I6;
  wire O1;
  wire [31:0]O17;
  wire [8:0]O18;
  wire [31:0]O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire [25:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire [0:0]cdma_tvect_out;
  wire ch1_active_i;
  wire ch1_ftch_active;
  wire ch1_ftch_queue_empty;
  wire ch1_nxtdesc_wren;
  wire ch1_sg_idle;
  wire ch2_ftch_active;
  wire ch2_stale_descriptor;
  wire [1:0]ftch_cs;
  wire ftch_decerr;
  wire ftch_decerr_i;
  wire ftch_done;
  wire ftch_interr;
  wire ftch_interr_i;
  wire [1:1]ftch_ns;
  wire ftch_slverr;
  wire ftch_slverr_i;
  wire ftch_stale_desc;
  wire m_axi_aclk;
  wire [22:0]out;
  wire p_16_out;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire sg_ftch_error0;
  wire sig_rst2sg_resetn;
  wire sig_sg2sgcntlr_ftch_idle;

axi_cdma_0_axi_sg_ftch_cmdsts_if I_FTCH_CMDSTS_IF
       (.D(ftch_ns),
        .I2(I2),
        .O1(cdma_tvect_out),
        .Q(ftch_cs),
        .SR(SR),
        .ftch_decerr(ftch_decerr),
        .ftch_decerr_i(ftch_decerr_i),
        .ftch_done(ftch_done),
        .ftch_interr(ftch_interr),
        .ftch_interr_i(ftch_interr_i),
        .ftch_slverr(ftch_slverr),
        .ftch_slverr_i(ftch_slverr_i),
        .m_axi_aclk(m_axi_aclk),
        .p_16_out(p_16_out),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .sig_rst2sg_resetn(sig_rst2sg_resetn));
axi_cdma_0_axi_sg_ftch_pntr I_FTCH_PNTR_MNGR
       (.CO(CO),
        .D(D),
        .I1(I1),
        .I3(I3),
        .I6(I6),
        .O17(O17),
        .O18(O18),
        .O2(O2),
        .S(S),
        .SR(SR),
        .ch1_ftch_active(ch1_ftch_active),
        .ch1_nxtdesc_wren(ch1_nxtdesc_wren),
        .ch1_sg_idle(ch1_sg_idle),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .sig_rst2sg_resetn(sig_rst2sg_resetn));
axi_cdma_0_axi_sg_ftch_sm I_FTCH_SG
       (.D(ftch_ns),
        .E(E),
        .I1(cdma_tvect_out),
        .I2(D),
        .I4(I4),
        .I5(I5),
        .O1(ch2_ftch_active),
        .O2(O1),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .O8(Q),
        .Q(ftch_cs),
        .SR(SR),
        .ch1_active_i(ch1_active_i),
        .ch1_ftch_active(ch1_ftch_active),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .ch1_sg_idle(ch1_sg_idle),
        .ch2_stale_descriptor(ch2_stale_descriptor),
        .ftch_decerr(ftch_decerr),
        .ftch_done(ftch_done),
        .ftch_interr(ftch_interr),
        .ftch_slverr(ftch_slverr),
        .ftch_stale_desc(ftch_stale_desc),
        .m_axi_aclk(m_axi_aclk),
        .sg_ftch_error0(sg_ftch_error0),
        .sig_rst2sg_resetn(sig_rst2sg_resetn),
        .sig_sg2sgcntlr_ftch_idle(sig_sg2sgcntlr_ftch_idle));
endmodule

(* ORIG_REF_NAME = "axi_sg_ftch_pntr" *) 
module axi_cdma_0_axi_sg_ftch_pntr
   (out,
    O2,
    ch1_sg_idle,
    CO,
    D,
    SR,
    I1,
    m_axi_aclk,
    I3,
    S,
    ch1_ftch_active,
    O18,
    O17,
    ch1_nxtdesc_wren,
    I6,
    sig_rst2sg_resetn);
  output [22:0]out;
  output [31:0]O2;
  output ch1_sg_idle;
  output [0:0]CO;
  output [25:0]D;
  input [0:0]SR;
  input I1;
  input m_axi_aclk;
  input I3;
  input [0:0]S;
  input ch1_ftch_active;
  input [8:0]O18;
  input [31:0]O17;
  input ch1_nxtdesc_wren;
  input [31:0]I6;
  input sig_rst2sg_resetn;

  wire [0:0]CO;
  wire [25:0]D;
  wire I1;
  wire I3;
  wire [31:0]I6;
  wire [31:0]O17;
  wire [8:0]O18;
  wire [31:0]O2;
  wire [0:0]S;
  wire [0:0]SR;
(* MARK_DEBUG *)   wire [31:0]ch1_fetch_address_i;
  wire ch1_ftch_active;
  wire ch1_nxtdesc_wren;
  wire ch1_run_stop_d1;
  wire ch1_sg_idle;
  wire ch1_use_crntdesc;
  wire m_axi_aclk;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[0]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[10]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[11]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[12]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[13]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[14]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[15]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[16]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[17]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[18]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[19]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[1]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[20]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[21]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[22]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[23]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[24]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[25]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[26]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[27]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[28]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[29]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[2]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[30]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[3]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[4]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[5]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[6]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[7]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[8]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[9]_i_1 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_13 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_14 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_16 ;
  wire \n_0_GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1 ;
  wire \n_1_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8 ;
  wire \n_2_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8 ;
  wire \n_3_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8 ;
  wire sig_rst2sg_resetn;
  wire [3:0]\NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8_O_UNCONNECTED ;

  assign out[22:3] = ch1_fetch_address_i[31:12];
  assign out[2:0] = ch1_fetch_address_i[5:3];
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[0]_i_1 
       (.I0(O17[0]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I6[0]),
        .I4(ch1_fetch_address_i[0]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[0]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[10]_i_1 
       (.I0(O17[10]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I6[10]),
        .I4(ch1_fetch_address_i[10]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[10]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[11]_i_1 
       (.I0(O17[11]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I6[11]),
        .I4(ch1_fetch_address_i[11]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[11]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[12]_i_1 
       (.I0(O17[12]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I6[12]),
        .I4(ch1_fetch_address_i[12]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[12]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[13]_i_1 
       (.I0(O17[13]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I6[13]),
        .I4(ch1_fetch_address_i[13]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[13]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[14]_i_1 
       (.I0(O17[14]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I6[14]),
        .I4(ch1_fetch_address_i[14]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[14]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[15]_i_1 
       (.I0(O17[15]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I6[15]),
        .I4(ch1_fetch_address_i[15]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[15]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[16]_i_1 
       (.I0(O17[16]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I6[16]),
        .I4(ch1_fetch_address_i[16]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[16]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[17]_i_1 
       (.I0(O17[17]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I6[17]),
        .I4(ch1_fetch_address_i[17]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[17]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[18]_i_1 
       (.I0(O17[18]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I6[18]),
        .I4(ch1_fetch_address_i[18]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[18]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[19]_i_1 
       (.I0(O17[19]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I6[19]),
        .I4(ch1_fetch_address_i[19]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[19]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[1]_i_1 
       (.I0(O17[1]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I6[1]),
        .I4(ch1_fetch_address_i[1]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[1]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[20]_i_1 
       (.I0(O17[20]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I6[20]),
        .I4(ch1_fetch_address_i[20]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[20]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[21]_i_1 
       (.I0(O17[21]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I6[21]),
        .I4(ch1_fetch_address_i[21]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[21]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[22]_i_1 
       (.I0(O17[22]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I6[22]),
        .I4(ch1_fetch_address_i[22]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[22]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[23]_i_1 
       (.I0(O17[23]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I6[23]),
        .I4(ch1_fetch_address_i[23]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[23]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[24]_i_1 
       (.I0(O17[24]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I6[24]),
        .I4(ch1_fetch_address_i[24]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[24]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[25]_i_1 
       (.I0(O17[25]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I6[25]),
        .I4(ch1_fetch_address_i[25]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[25]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[26]_i_1 
       (.I0(O17[26]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I6[26]),
        .I4(ch1_fetch_address_i[26]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[26]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[27]_i_1 
       (.I0(O17[27]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I6[27]),
        .I4(ch1_fetch_address_i[27]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[27]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[28]_i_1 
       (.I0(O17[28]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I6[28]),
        .I4(ch1_fetch_address_i[28]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[28]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[29]_i_1 
       (.I0(O17[29]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I6[29]),
        .I4(ch1_fetch_address_i[29]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[29]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[2]_i_1 
       (.I0(O17[2]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I6[2]),
        .I4(ch1_fetch_address_i[2]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[2]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[30]_i_1 
       (.I0(O17[30]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I6[30]),
        .I4(ch1_fetch_address_i[30]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[30]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1 
       (.I0(O17[31]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I6[31]),
        .I4(ch1_fetch_address_i[31]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[3]_i_1 
       (.I0(O17[3]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I6[3]),
        .I4(ch1_fetch_address_i[3]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[3]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[4]_i_1 
       (.I0(O17[4]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I6[4]),
        .I4(ch1_fetch_address_i[4]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[4]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[5]_i_1 
       (.I0(O17[5]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I6[5]),
        .I4(ch1_fetch_address_i[5]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[5]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[6]_i_1 
       (.I0(O17[6]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I6[6]),
        .I4(ch1_fetch_address_i[6]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[6]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[7]_i_1 
       (.I0(O17[7]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I6[7]),
        .I4(ch1_fetch_address_i[7]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[7]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[8]_i_1 
       (.I0(O17[8]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I6[8]),
        .I4(ch1_fetch_address_i[8]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[8]_i_1 ));
LUT5 #(
    .INIT(32'hFB0BF808)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[9]_i_1 
       (.I0(O17[9]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(I6[9]),
        .I4(ch1_fetch_address_i[9]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[9]_i_1 ));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[0]_i_1 ),
        .Q(ch1_fetch_address_i[0]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[10] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[10]_i_1 ),
        .Q(ch1_fetch_address_i[10]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[11] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[11]_i_1 ),
        .Q(ch1_fetch_address_i[11]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[12] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[12]_i_1 ),
        .Q(ch1_fetch_address_i[12]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[13] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[13]_i_1 ),
        .Q(ch1_fetch_address_i[13]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[14] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[14]_i_1 ),
        .Q(ch1_fetch_address_i[14]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[15] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[15]_i_1 ),
        .Q(ch1_fetch_address_i[15]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[16] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[16]_i_1 ),
        .Q(ch1_fetch_address_i[16]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[17] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[17]_i_1 ),
        .Q(ch1_fetch_address_i[17]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[18] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[18]_i_1 ),
        .Q(ch1_fetch_address_i[18]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[19] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[19]_i_1 ),
        .Q(ch1_fetch_address_i[19]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[1]_i_1 ),
        .Q(ch1_fetch_address_i[1]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[20] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[20]_i_1 ),
        .Q(ch1_fetch_address_i[20]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[21] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[21]_i_1 ),
        .Q(ch1_fetch_address_i[21]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[22] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[22]_i_1 ),
        .Q(ch1_fetch_address_i[22]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[23] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[23]_i_1 ),
        .Q(ch1_fetch_address_i[23]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[24] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[24]_i_1 ),
        .Q(ch1_fetch_address_i[24]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[25] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[25]_i_1 ),
        .Q(ch1_fetch_address_i[25]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[26] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[26]_i_1 ),
        .Q(ch1_fetch_address_i[26]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[27] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[27]_i_1 ),
        .Q(ch1_fetch_address_i[27]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[28] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[28]_i_1 ),
        .Q(ch1_fetch_address_i[28]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[29]_i_1 ),
        .Q(ch1_fetch_address_i[29]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[2]_i_1 ),
        .Q(ch1_fetch_address_i[2]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[30] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[30]_i_1 ),
        .Q(ch1_fetch_address_i[30]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1 ),
        .Q(ch1_fetch_address_i[31]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[3]_i_1 ),
        .Q(ch1_fetch_address_i[3]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[4]_i_1 ),
        .Q(ch1_fetch_address_i[4]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[5]_i_1 ),
        .Q(ch1_fetch_address_i[5]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[6]_i_1 ),
        .Q(ch1_fetch_address_i[6]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[7]_i_1 ),
        .Q(ch1_fetch_address_i[7]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[8] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[8]_i_1 ),
        .Q(ch1_fetch_address_i[8]),
        .R(SR));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[9] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[9]_i_1 ),
        .Q(ch1_fetch_address_i[9]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_run_stop_d1_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(I1),
        .Q(ch1_run_stop_d1),
        .R(SR));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_13 
       (.I0(ch1_fetch_address_i[11]),
        .I1(O18[8]),
        .I2(ch1_fetch_address_i[9]),
        .I3(O18[6]),
        .I4(O18[7]),
        .I5(ch1_fetch_address_i[10]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_13 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_14 
       (.I0(ch1_fetch_address_i[7]),
        .I1(O18[4]),
        .I2(ch1_fetch_address_i[6]),
        .I3(O18[3]),
        .I4(O18[5]),
        .I5(ch1_fetch_address_i[8]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_14 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_16 
       (.I0(ch1_fetch_address_i[1]),
        .I1(O18[1]),
        .I2(ch1_fetch_address_i[0]),
        .I3(O18[0]),
        .I4(O18[2]),
        .I5(ch1_fetch_address_i[2]),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_16 ));
FDRE \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(I3),
        .Q(ch1_sg_idle),
        .R(1'b0));
CARRY4 \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8 
       (.CI(1'b0),
        .CO({CO,\n_1_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8 ,\n_2_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8 ,\n_3_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8_O_UNCONNECTED [3:0]),
        .S({\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_13 ,\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_14 ,S,\n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_16 }));
LUT5 #(
    .INIT(32'h0000BA00)) 
     \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1 
       (.I0(ch1_use_crntdesc),
        .I1(ch1_run_stop_d1),
        .I2(I1),
        .I3(sig_rst2sg_resetn),
        .I4(ch1_nxtdesc_wren),
        .O(\n_0_GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1 ),
        .Q(ch1_use_crntdesc),
        .R(1'b0));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_10 
       (.I0(ch1_ftch_active),
        .I1(ch1_fetch_address_i[24]),
        .O(D[18]));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_11 
       (.I0(ch1_ftch_active),
        .I1(ch1_fetch_address_i[23]),
        .O(D[17]));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_12 
       (.I0(ch1_ftch_active),
        .I1(ch1_fetch_address_i[22]),
        .O(D[16]));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_13 
       (.I0(ch1_ftch_active),
        .I1(ch1_fetch_address_i[21]),
        .O(D[15]));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_14 
       (.I0(ch1_ftch_active),
        .I1(ch1_fetch_address_i[20]),
        .O(D[14]));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_15 
       (.I0(ch1_ftch_active),
        .I1(ch1_fetch_address_i[19]),
        .O(D[13]));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_16 
       (.I0(ch1_ftch_active),
        .I1(ch1_fetch_address_i[18]),
        .O(D[12]));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_17 
       (.I0(ch1_ftch_active),
        .I1(ch1_fetch_address_i[17]),
        .O(D[11]));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_18 
       (.I0(ch1_ftch_active),
        .I1(ch1_fetch_address_i[16]),
        .O(D[10]));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_19 
       (.I0(ch1_ftch_active),
        .I1(ch1_fetch_address_i[15]),
        .O(D[9]));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_20 
       (.I0(ch1_ftch_active),
        .I1(ch1_fetch_address_i[14]),
        .O(D[8]));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_21 
       (.I0(ch1_ftch_active),
        .I1(ch1_fetch_address_i[13]),
        .O(D[7]));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_22 
       (.I0(ch1_ftch_active),
        .I1(ch1_fetch_address_i[12]),
        .O(D[6]));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_23 
       (.I0(ch1_ftch_active),
        .I1(ch1_fetch_address_i[11]),
        .O(D[5]));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_24 
       (.I0(ch1_ftch_active),
        .I1(ch1_fetch_address_i[10]),
        .O(D[4]));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_25 
       (.I0(ch1_ftch_active),
        .I1(ch1_fetch_address_i[9]),
        .O(D[3]));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_26 
       (.I0(ch1_ftch_active),
        .I1(ch1_fetch_address_i[8]),
        .O(D[2]));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_27 
       (.I0(ch1_ftch_active),
        .I1(ch1_fetch_address_i[7]),
        .O(D[1]));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_28 
       (.I0(ch1_ftch_active),
        .I1(ch1_fetch_address_i[6]),
        .O(D[0]));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_3 
       (.I0(ch1_ftch_active),
        .I1(ch1_fetch_address_i[31]),
        .O(D[25]));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_4 
       (.I0(ch1_ftch_active),
        .I1(ch1_fetch_address_i[30]),
        .O(D[24]));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_5 
       (.I0(ch1_ftch_active),
        .I1(ch1_fetch_address_i[29]),
        .O(D[23]));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_6 
       (.I0(ch1_ftch_active),
        .I1(ch1_fetch_address_i[28]),
        .O(D[22]));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_7 
       (.I0(ch1_ftch_active),
        .I1(ch1_fetch_address_i[27]),
        .O(D[21]));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_8 
       (.I0(ch1_ftch_active),
        .I1(ch1_fetch_address_i[26]),
        .O(D[20]));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_9 
       (.I0(ch1_ftch_active),
        .I1(ch1_fetch_address_i[25]),
        .O(D[19]));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(1'b0),
        .O(O2[31]));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(1'b0),
        .O(O2[30]));
LUT1 #(
    .INIT(2'h2)) 
     i_10
       (.I0(1'b0),
        .O(O2[21]));
LUT1 #(
    .INIT(2'h2)) 
     i_11
       (.I0(1'b0),
        .O(O2[20]));
LUT1 #(
    .INIT(2'h2)) 
     i_12
       (.I0(1'b0),
        .O(O2[19]));
LUT1 #(
    .INIT(2'h2)) 
     i_13
       (.I0(1'b0),
        .O(O2[18]));
LUT1 #(
    .INIT(2'h2)) 
     i_14
       (.I0(1'b0),
        .O(O2[17]));
LUT1 #(
    .INIT(2'h2)) 
     i_15
       (.I0(1'b0),
        .O(O2[16]));
LUT1 #(
    .INIT(2'h2)) 
     i_16
       (.I0(1'b0),
        .O(O2[15]));
LUT1 #(
    .INIT(2'h2)) 
     i_17
       (.I0(1'b0),
        .O(O2[14]));
LUT1 #(
    .INIT(2'h2)) 
     i_18
       (.I0(1'b0),
        .O(O2[13]));
LUT1 #(
    .INIT(2'h2)) 
     i_19
       (.I0(1'b0),
        .O(O2[12]));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(1'b0),
        .O(O2[29]));
LUT1 #(
    .INIT(2'h2)) 
     i_20
       (.I0(1'b0),
        .O(O2[11]));
LUT1 #(
    .INIT(2'h2)) 
     i_21
       (.I0(1'b0),
        .O(O2[10]));
LUT1 #(
    .INIT(2'h2)) 
     i_22
       (.I0(1'b0),
        .O(O2[9]));
LUT1 #(
    .INIT(2'h2)) 
     i_23
       (.I0(1'b0),
        .O(O2[8]));
LUT1 #(
    .INIT(2'h2)) 
     i_24
       (.I0(1'b0),
        .O(O2[7]));
LUT1 #(
    .INIT(2'h2)) 
     i_25
       (.I0(1'b0),
        .O(O2[6]));
LUT1 #(
    .INIT(2'h2)) 
     i_26
       (.I0(1'b0),
        .O(O2[5]));
LUT1 #(
    .INIT(2'h2)) 
     i_27
       (.I0(1'b0),
        .O(O2[4]));
LUT1 #(
    .INIT(2'h2)) 
     i_28
       (.I0(1'b0),
        .O(O2[3]));
LUT1 #(
    .INIT(2'h2)) 
     i_29
       (.I0(1'b0),
        .O(O2[2]));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(1'b0),
        .O(O2[28]));
LUT1 #(
    .INIT(2'h2)) 
     i_30
       (.I0(1'b0),
        .O(O2[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_31
       (.I0(1'b0),
        .O(O2[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_4
       (.I0(1'b0),
        .O(O2[27]));
LUT1 #(
    .INIT(2'h2)) 
     i_5
       (.I0(1'b0),
        .O(O2[26]));
LUT1 #(
    .INIT(2'h2)) 
     i_6
       (.I0(1'b0),
        .O(O2[25]));
LUT1 #(
    .INIT(2'h2)) 
     i_7
       (.I0(1'b0),
        .O(O2[24]));
LUT1 #(
    .INIT(2'h2)) 
     i_8
       (.I0(1'b0),
        .O(O2[23]));
LUT1 #(
    .INIT(2'h2)) 
     i_9
       (.I0(1'b0),
        .O(O2[22]));
endmodule

(* ORIG_REF_NAME = "axi_sg_ftch_q_mngr" *) 
module axi_cdma_0_axi_sg_ftch_q_mngr
   (ch1_ftch_queue_empty,
    m_axis_ftch1_tdata_new,
    sig_sg2sgcntlr_ftch_desc_available,
    out,
    in0,
    ch1_nxtdesc_wren,
    ftch_stale_desc,
    O1,
    D,
    O2,
    m_axi_aclk,
    sig_rst2sg_resetn,
    sig_sgcntlr2sg_desc_flush,
    ch1_ftch_active,
    ch2_ftch_active,
    E,
    ftch_cmnd_data,
    m_axi_sg_rdata,
    m_axi_sg_rlast,
    m_axi_sg_rvalid,
    data_concat,
    sig_sgcntl2sg_ftch_tready,
    SR,
    I3,
    I4,
    I5,
    O23,
    sig_reg2sg_tailpntr_updated,
    I7,
    ch1_sg_idle,
    cyclic_enable,
    sig_sg2reg_ftch_error_addr,
    sg_updt_error,
    sg_ftch_error,
    sig_sgcntlr2reg_new_curdesc_wren,
    s_axi_lite_wdata,
    I1,
    I2);
  output ch1_ftch_queue_empty;
  output [118:0]m_axis_ftch1_tdata_new;
  output sig_sg2sgcntlr_ftch_desc_available;
  output [31:0]out;
  output [0:0]in0;
  output ch1_nxtdesc_wren;
  output ftch_stale_desc;
  output O1;
  output [25:0]D;
  output O2;
  input m_axi_aclk;
  input sig_rst2sg_resetn;
  input sig_sgcntlr2sg_desc_flush;
  input ch1_ftch_active;
  input ch2_ftch_active;
  input [0:0]E;
  input [26:0]ftch_cmnd_data;
  input [31:0]m_axi_sg_rdata;
  input m_axi_sg_rlast;
  input m_axi_sg_rvalid;
  input [0:0]data_concat;
  input sig_sgcntl2sg_ftch_tready;
  input [0:0]SR;
  input I3;
  input I4;
  input I5;
  input [0:0]O23;
  input sig_reg2sg_tailpntr_updated;
  input I7;
  input ch1_sg_idle;
  input cyclic_enable;
  input [25:0]sig_sg2reg_ftch_error_addr;
  input sg_updt_error;
  input sg_ftch_error;
  input sig_sgcntlr2reg_new_curdesc_wren;
  input [25:0]s_axi_lite_wdata;
  input I1;
  input I2;

  wire [25:0]D;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I7;
  wire O1;
  wire O2;
  wire [0:0]O23;
  wire [0:0]SR;
  wire ch1_ftch_active;
  wire ch1_ftch_pause;
  wire ch1_ftch_queue_empty;
  wire ch1_ftch_queue_full;
  wire ch1_ftch_tready;
  wire ch1_nxtdesc_wren;
  wire ch1_sg_idle;
  wire ch2_ftch_active;
  wire ch2_ftch_pause;
  wire ch2_ftch_queue_empty;
  wire ch2_ftch_queue_full;
(* MARK_DEBUG *)   wire [7:0]counter;
  wire cyclic_enable;
  wire [0:0]data_concat;
(* MARK_DEBUG *)   wire data_concat_tlast;
(* MARK_DEBUG *)   wire data_concat_valid;
  wire [26:0]ftch_cmnd_data;
  wire ftch_stale_desc;
  wire lsbnxtdesc_tready;
  wire m_axi_aclk;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rvalid;
  wire [118:0]m_axis_ftch1_tdata_new;
  wire \n_0_GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_i_1 ;
  wire \n_0_GEN_STALE_DESC_CHECK.ftch_stale_desc_i_1 ;
  wire \n_0_GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2 ;
  wire \n_0_GEN_STALE_DESC_CHECK.ftch_stale_desc_i_4 ;
  wire \n_0_nxtdesc_int[0]_i_1 ;
  wire \n_0_nxtdesc_int[1]_i_1 ;
  wire \n_0_nxtdesc_int[2]_i_1 ;
  wire \n_0_nxtdesc_int[3]_i_1 ;
  wire \n_0_nxtdesc_int[4]_i_1 ;
  wire \n_0_nxtdesc_int[5]_i_1 ;
  wire \n_172_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_173_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_174_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_175_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_176_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_177_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_178_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_179_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_180_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_181_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_182_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_183_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_184_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_185_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_186_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_187_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_188_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_189_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_190_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_191_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_192_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_193_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_194_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_195_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_196_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_197_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_198_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_199_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_200_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_201_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_202_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_203_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_204_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_205_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_206_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_207_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_208_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_209_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_210_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_211_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_212_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_213_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_214_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_215_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_216_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_217_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_218_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_219_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_220_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_221_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_222_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_223_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_224_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_225_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_226_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_227_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_228_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_229_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_230_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_231_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_232_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_233_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_234_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_235_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_238_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_239_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_240_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_241_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_242_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_243_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_244_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_245_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_246_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_247_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_248_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_249_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_250_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_251_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_252_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_253_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_254_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_255_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_256_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_257_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_258_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_259_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_260_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_261_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_262_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_263_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_264_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_265_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_266_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_267_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_268_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_269_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_270_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_271_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_272_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_273_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_274_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_275_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_276_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_277_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_278_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_279_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_280_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_281_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_282_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_283_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_284_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_285_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_286_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_287_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_288_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_289_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_290_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_291_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_292_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_293_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_294_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_295_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_296_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_297_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_298_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_299_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_300_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_301_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_302_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_303_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_304_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_305_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_306_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_307_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_308_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_309_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_310_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_311_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_312_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_313_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_314_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_315_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_316_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_317_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_318_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_319_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_320_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_321_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_322_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_323_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_324_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_325_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_326_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_327_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_328_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_329_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_330_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_331_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_332_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_333_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_334_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_335_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_336_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_337_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_338_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_339_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_340_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_341_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_342_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_343_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_344_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_345_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_346_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_347_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_348_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_349_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_350_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_351_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_352_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_353_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_354_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_355_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_356_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_357_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_358_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_359_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_360_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_361_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_362_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_363_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_364_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_365_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_366_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_367_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_368_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_369_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_370_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_371_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_372_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_373_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_374_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_375_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_376_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_377_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_378_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_379_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_380_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_381_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_382_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_383_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_384_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_385_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_386_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_387_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_388_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_389_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_390_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_391_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_392_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_393_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_394_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_395_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_396_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_397_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_398_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_399_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_400_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_401_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_402_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_403_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_404_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_405_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_406_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_407_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_408_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_409_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_410_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_411_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_412_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_413_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_414_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_415_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_416_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_417_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_418_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_419_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_420_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_421_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_422_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_423_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_424_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_425_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_426_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_427_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_428_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_429_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_430_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_431_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_432_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_433_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_434_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_435_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_436_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_437_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_438_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_439_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_440_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_441_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_442_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_443_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_444_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_445_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_446_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_447_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_448_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_449_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_450_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_451_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_452_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_453_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_454_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_455_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_456_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_457_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_458_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_459_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_460_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_461_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_462_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_463_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_464_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_465_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_466_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_467_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_468_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_469_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_470_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_471_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_472_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_473_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_474_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_475_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_476_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_477_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_478_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_479_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_480_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_481_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_482_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_483_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_484_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_485_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_486_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_487_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_488_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_489_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_490_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_491_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_492_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_493_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_494_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_495_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_496_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_497_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_498_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_499_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_500_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_501_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_502_GEN_QUEUE.FTCH_QUEUE_I ;
  wire \n_503_GEN_QUEUE.FTCH_QUEUE_I ;
(* MARK_DEBUG *)   wire [31:0]nxtdesc_int;
  wire p_2_out;
  wire [63:0]p_3_out;
  wire p_4_out;
  wire p_5_out;
  wire [25:0]s_axi_lite_wdata;
  wire sg_ftch_error;
  wire sg_updt_error;
  wire sig_reg2sg_tailpntr_updated;
  wire sig_rst2sg_resetn;
  wire [25:0]sig_sg2reg_ftch_error_addr;
  wire sig_sg2sgcntlr_ftch_desc_available;
  wire [31:0]sig_sg2sgcntlr_ftch_tdata;
  wire [95:87]sig_sg2sgcntlr_ftch_tdata_new;
  wire sig_sg2sgcntlr_ftch_tlast;
  wire sig_sg2sgcntlr_ftch_tvalid;
  wire sig_sg2sgcntlr_ftch_tvalid_new;
  wire sig_sgcntl2sg_ftch_tready;
  wire sig_sgcntlr2reg_new_curdesc_wren;
  wire sig_sgcntlr2sg_desc_flush;
(* MARK_DEBUG *)   wire tlast_new;
(* MARK_DEBUG *)   wire tvalid_new;

  assign in0[0] = counter[0];
  assign out[31:0] = nxtdesc_int;
FDRE #(
    .INIT(1'b0)) 
     \CDMA_REG2.data_concat_reg[32] 
       (.C(m_axi_aclk),
        .CE(counter[4]),
        .D(m_axi_sg_rdata[0]),
        .Q(p_3_out[32]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \CDMA_REG2.data_concat_reg[33] 
       (.C(m_axi_aclk),
        .CE(counter[4]),
        .D(m_axi_sg_rdata[1]),
        .Q(p_3_out[33]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \CDMA_REG2.data_concat_reg[34] 
       (.C(m_axi_aclk),
        .CE(counter[4]),
        .D(m_axi_sg_rdata[2]),
        .Q(p_3_out[34]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \CDMA_REG2.data_concat_reg[35] 
       (.C(m_axi_aclk),
        .CE(counter[4]),
        .D(m_axi_sg_rdata[3]),
        .Q(p_3_out[35]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \CDMA_REG2.data_concat_reg[36] 
       (.C(m_axi_aclk),
        .CE(counter[4]),
        .D(m_axi_sg_rdata[4]),
        .Q(p_3_out[36]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \CDMA_REG2.data_concat_reg[37] 
       (.C(m_axi_aclk),
        .CE(counter[4]),
        .D(m_axi_sg_rdata[5]),
        .Q(p_3_out[37]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \CDMA_REG2.data_concat_reg[38] 
       (.C(m_axi_aclk),
        .CE(counter[4]),
        .D(m_axi_sg_rdata[6]),
        .Q(p_3_out[38]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \CDMA_REG2.data_concat_reg[39] 
       (.C(m_axi_aclk),
        .CE(counter[4]),
        .D(m_axi_sg_rdata[7]),
        .Q(p_3_out[39]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \CDMA_REG2.data_concat_reg[40] 
       (.C(m_axi_aclk),
        .CE(counter[4]),
        .D(m_axi_sg_rdata[8]),
        .Q(p_3_out[40]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \CDMA_REG2.data_concat_reg[41] 
       (.C(m_axi_aclk),
        .CE(counter[4]),
        .D(m_axi_sg_rdata[9]),
        .Q(p_3_out[41]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \CDMA_REG2.data_concat_reg[42] 
       (.C(m_axi_aclk),
        .CE(counter[4]),
        .D(m_axi_sg_rdata[10]),
        .Q(p_3_out[42]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \CDMA_REG2.data_concat_reg[43] 
       (.C(m_axi_aclk),
        .CE(counter[4]),
        .D(m_axi_sg_rdata[11]),
        .Q(p_3_out[43]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \CDMA_REG2.data_concat_reg[44] 
       (.C(m_axi_aclk),
        .CE(counter[4]),
        .D(m_axi_sg_rdata[12]),
        .Q(p_3_out[44]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \CDMA_REG2.data_concat_reg[45] 
       (.C(m_axi_aclk),
        .CE(counter[4]),
        .D(m_axi_sg_rdata[13]),
        .Q(p_3_out[45]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \CDMA_REG2.data_concat_reg[46] 
       (.C(m_axi_aclk),
        .CE(counter[4]),
        .D(m_axi_sg_rdata[14]),
        .Q(p_3_out[46]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \CDMA_REG2.data_concat_reg[47] 
       (.C(m_axi_aclk),
        .CE(counter[4]),
        .D(m_axi_sg_rdata[15]),
        .Q(p_3_out[47]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \CDMA_REG2.data_concat_reg[48] 
       (.C(m_axi_aclk),
        .CE(counter[4]),
        .D(m_axi_sg_rdata[16]),
        .Q(p_3_out[48]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \CDMA_REG2.data_concat_reg[49] 
       (.C(m_axi_aclk),
        .CE(counter[4]),
        .D(m_axi_sg_rdata[17]),
        .Q(p_3_out[49]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \CDMA_REG2.data_concat_reg[50] 
       (.C(m_axi_aclk),
        .CE(counter[4]),
        .D(m_axi_sg_rdata[18]),
        .Q(p_3_out[50]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \CDMA_REG2.data_concat_reg[51] 
       (.C(m_axi_aclk),
        .CE(counter[4]),
        .D(m_axi_sg_rdata[19]),
        .Q(p_3_out[51]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \CDMA_REG2.data_concat_reg[52] 
       (.C(m_axi_aclk),
        .CE(counter[4]),
        .D(m_axi_sg_rdata[20]),
        .Q(p_3_out[52]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \CDMA_REG2.data_concat_reg[53] 
       (.C(m_axi_aclk),
        .CE(counter[4]),
        .D(m_axi_sg_rdata[21]),
        .Q(p_3_out[53]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \CDMA_REG2.data_concat_reg[54] 
       (.C(m_axi_aclk),
        .CE(counter[4]),
        .D(m_axi_sg_rdata[22]),
        .Q(p_3_out[54]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \CDMA_REG2.data_concat_reg[55] 
       (.C(m_axi_aclk),
        .CE(counter[4]),
        .D(m_axi_sg_rdata[23]),
        .Q(p_3_out[55]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \CDMA_REG2.data_concat_reg[56] 
       (.C(m_axi_aclk),
        .CE(counter[4]),
        .D(m_axi_sg_rdata[24]),
        .Q(p_3_out[56]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \CDMA_REG2.data_concat_reg[57] 
       (.C(m_axi_aclk),
        .CE(counter[4]),
        .D(m_axi_sg_rdata[25]),
        .Q(p_3_out[57]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \CDMA_REG2.data_concat_reg[58] 
       (.C(m_axi_aclk),
        .CE(counter[4]),
        .D(m_axi_sg_rdata[26]),
        .Q(p_3_out[58]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \CDMA_REG2.data_concat_reg[59] 
       (.C(m_axi_aclk),
        .CE(counter[4]),
        .D(m_axi_sg_rdata[27]),
        .Q(p_3_out[59]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \CDMA_REG2.data_concat_reg[60] 
       (.C(m_axi_aclk),
        .CE(counter[4]),
        .D(m_axi_sg_rdata[28]),
        .Q(p_3_out[60]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \CDMA_REG2.data_concat_reg[61] 
       (.C(m_axi_aclk),
        .CE(counter[4]),
        .D(m_axi_sg_rdata[29]),
        .Q(p_3_out[61]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \CDMA_REG2.data_concat_reg[62] 
       (.C(m_axi_aclk),
        .CE(counter[4]),
        .D(m_axi_sg_rdata[30]),
        .Q(p_3_out[62]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \CDMA_REG2.data_concat_reg[63] 
       (.C(m_axi_aclk),
        .CE(counter[4]),
        .D(m_axi_sg_rdata[31]),
        .Q(p_3_out[63]),
        .R(SR));
LUT3 #(
    .INIT(8'h80)) 
     \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_i_1 
       (.I0(ch1_ftch_active),
        .I1(counter[1]),
        .I2(m_axi_sg_rvalid),
        .O(\n_0_GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_i_1 ));
FDRE \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_i_1 ),
        .Q(ch1_nxtdesc_wren),
        .R(SR));
LUT5 #(
    .INIT(32'hFF0FFF08)) 
     \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_1 
       (.I0(ch1_nxtdesc_wren),
        .I1(O23),
        .I2(sig_reg2sg_tailpntr_updated),
        .I3(I7),
        .I4(ch1_sg_idle),
        .O(O1));
(* C_ASYNC = "0" *) 
   (* C_AXIS_IS_ASYNC = "0" *) 
   (* C_ENABLE_CDMA = "1" *) 
   (* C_ENABLE_MULTI_CHANNEL = "0" *) 
   (* C_FAMILY = "zynq" *) 
   (* C_INCLUDE_MM2S = "1" *) 
   (* C_INCLUDE_S2MM = "0" *) 
   (* C_M_AXIS_SG_TDATA_WIDTH = "32" *) 
   (* C_M_AXI_SG_ADDR_WIDTH = "32" *) 
   (* C_SG2_WORDS_TO_FETCH = "4" *) 
   (* C_SG_FTCH_DESC2QUEUE = "4" *) 
   (* C_SG_WORDS_TO_FETCH = "8" *) 
   (* downgradeipidentifiedwarnings = "yes" *) 
   axi_cdma_0_axi_sg_ftch_queue \GEN_QUEUE.FTCH_QUEUE_I 
       (.ch1_cntrl_strm_stop(1'b0),
        .ch2_sg_idle(1'b0),
        .data_concat({data_concat,m_axi_sg_rdata[30:0],p_3_out}),
        .data_concat_mcdma({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .data_concat_tlast(data_concat_tlast),
        .data_concat_valid(data_concat_valid),
        .desc1_flush(sig_sgcntlr2sg_desc_flush),
        .desc2_flush(1'b0),
        .ftch1_active(ch1_ftch_active),
        .ftch1_pause(ch1_ftch_pause),
        .ftch1_queue_empty(ch1_ftch_queue_empty),
        .ftch1_queue_full(ch1_ftch_queue_full),
        .ftch2_active(ch2_ftch_active),
        .ftch2_pause(ch2_ftch_pause),
        .ftch2_queue_empty(ch2_ftch_queue_empty),
        .ftch2_queue_full(ch2_ftch_queue_full),
        .ftch_cmnd_data({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ch1_ftch_active,ftch_cmnd_data[26:1],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ch1_ftch_active,ftch_cmnd_data[0],1'b0,1'b0,1'b0,1'b0}),
        .ftch_cmnd_wr(E),
        .m_axi_primary_aclk(m_axi_aclk),
        .m_axi_sg_aclk(m_axi_aclk),
        .m_axi_sg_aresetn(sig_rst2sg_resetn),
        .m_axis1_mm2s_tready(ch1_ftch_tready),
        .m_axis2_mm2s_tready(p_2_out),
        .m_axis_ftch1_desc_available(sig_sg2sgcntlr_ftch_desc_available),
        .m_axis_ftch1_tdata(sig_sg2sgcntlr_ftch_tdata),
        .m_axis_ftch1_tdata_mcdma_new({\n_172_GEN_QUEUE.FTCH_QUEUE_I ,\n_173_GEN_QUEUE.FTCH_QUEUE_I ,\n_174_GEN_QUEUE.FTCH_QUEUE_I ,\n_175_GEN_QUEUE.FTCH_QUEUE_I ,\n_176_GEN_QUEUE.FTCH_QUEUE_I ,\n_177_GEN_QUEUE.FTCH_QUEUE_I ,\n_178_GEN_QUEUE.FTCH_QUEUE_I ,\n_179_GEN_QUEUE.FTCH_QUEUE_I ,\n_180_GEN_QUEUE.FTCH_QUEUE_I ,\n_181_GEN_QUEUE.FTCH_QUEUE_I ,\n_182_GEN_QUEUE.FTCH_QUEUE_I ,\n_183_GEN_QUEUE.FTCH_QUEUE_I ,\n_184_GEN_QUEUE.FTCH_QUEUE_I ,\n_185_GEN_QUEUE.FTCH_QUEUE_I ,\n_186_GEN_QUEUE.FTCH_QUEUE_I ,\n_187_GEN_QUEUE.FTCH_QUEUE_I ,\n_188_GEN_QUEUE.FTCH_QUEUE_I ,\n_189_GEN_QUEUE.FTCH_QUEUE_I ,\n_190_GEN_QUEUE.FTCH_QUEUE_I ,\n_191_GEN_QUEUE.FTCH_QUEUE_I ,\n_192_GEN_QUEUE.FTCH_QUEUE_I ,\n_193_GEN_QUEUE.FTCH_QUEUE_I ,\n_194_GEN_QUEUE.FTCH_QUEUE_I ,\n_195_GEN_QUEUE.FTCH_QUEUE_I ,\n_196_GEN_QUEUE.FTCH_QUEUE_I ,\n_197_GEN_QUEUE.FTCH_QUEUE_I ,\n_198_GEN_QUEUE.FTCH_QUEUE_I ,\n_199_GEN_QUEUE.FTCH_QUEUE_I ,\n_200_GEN_QUEUE.FTCH_QUEUE_I ,\n_201_GEN_QUEUE.FTCH_QUEUE_I ,\n_202_GEN_QUEUE.FTCH_QUEUE_I ,\n_203_GEN_QUEUE.FTCH_QUEUE_I ,\n_204_GEN_QUEUE.FTCH_QUEUE_I ,\n_205_GEN_QUEUE.FTCH_QUEUE_I ,\n_206_GEN_QUEUE.FTCH_QUEUE_I ,\n_207_GEN_QUEUE.FTCH_QUEUE_I ,\n_208_GEN_QUEUE.FTCH_QUEUE_I ,\n_209_GEN_QUEUE.FTCH_QUEUE_I ,\n_210_GEN_QUEUE.FTCH_QUEUE_I ,\n_211_GEN_QUEUE.FTCH_QUEUE_I ,\n_212_GEN_QUEUE.FTCH_QUEUE_I ,\n_213_GEN_QUEUE.FTCH_QUEUE_I ,\n_214_GEN_QUEUE.FTCH_QUEUE_I ,\n_215_GEN_QUEUE.FTCH_QUEUE_I ,\n_216_GEN_QUEUE.FTCH_QUEUE_I ,\n_217_GEN_QUEUE.FTCH_QUEUE_I ,\n_218_GEN_QUEUE.FTCH_QUEUE_I ,\n_219_GEN_QUEUE.FTCH_QUEUE_I ,\n_220_GEN_QUEUE.FTCH_QUEUE_I ,\n_221_GEN_QUEUE.FTCH_QUEUE_I ,\n_222_GEN_QUEUE.FTCH_QUEUE_I ,\n_223_GEN_QUEUE.FTCH_QUEUE_I ,\n_224_GEN_QUEUE.FTCH_QUEUE_I ,\n_225_GEN_QUEUE.FTCH_QUEUE_I ,\n_226_GEN_QUEUE.FTCH_QUEUE_I ,\n_227_GEN_QUEUE.FTCH_QUEUE_I ,\n_228_GEN_QUEUE.FTCH_QUEUE_I ,\n_229_GEN_QUEUE.FTCH_QUEUE_I ,\n_230_GEN_QUEUE.FTCH_QUEUE_I ,\n_231_GEN_QUEUE.FTCH_QUEUE_I ,\n_232_GEN_QUEUE.FTCH_QUEUE_I ,\n_233_GEN_QUEUE.FTCH_QUEUE_I ,\n_234_GEN_QUEUE.FTCH_QUEUE_I ,\n_235_GEN_QUEUE.FTCH_QUEUE_I }),
        .m_axis_ftch1_tdata_new({m_axis_ftch1_tdata_new[118:87],sig_sg2sgcntlr_ftch_tdata_new,m_axis_ftch1_tdata_new[86:0]}),
        .m_axis_ftch1_tlast(sig_sg2sgcntlr_ftch_tlast),
        .m_axis_ftch1_tready(sig_sgcntl2sg_ftch_tready),
        .m_axis_ftch1_tvalid(sig_sg2sgcntlr_ftch_tvalid),
        .m_axis_ftch1_tvalid_new(sig_sg2sgcntlr_ftch_tvalid_new),
        .m_axis_ftch2_desc_available(\n_464_GEN_QUEUE.FTCH_QUEUE_I ),
        .m_axis_ftch2_tdata({\n_238_GEN_QUEUE.FTCH_QUEUE_I ,\n_239_GEN_QUEUE.FTCH_QUEUE_I ,\n_240_GEN_QUEUE.FTCH_QUEUE_I ,\n_241_GEN_QUEUE.FTCH_QUEUE_I ,\n_242_GEN_QUEUE.FTCH_QUEUE_I ,\n_243_GEN_QUEUE.FTCH_QUEUE_I ,\n_244_GEN_QUEUE.FTCH_QUEUE_I ,\n_245_GEN_QUEUE.FTCH_QUEUE_I ,\n_246_GEN_QUEUE.FTCH_QUEUE_I ,\n_247_GEN_QUEUE.FTCH_QUEUE_I ,\n_248_GEN_QUEUE.FTCH_QUEUE_I ,\n_249_GEN_QUEUE.FTCH_QUEUE_I ,\n_250_GEN_QUEUE.FTCH_QUEUE_I ,\n_251_GEN_QUEUE.FTCH_QUEUE_I ,\n_252_GEN_QUEUE.FTCH_QUEUE_I ,\n_253_GEN_QUEUE.FTCH_QUEUE_I ,\n_254_GEN_QUEUE.FTCH_QUEUE_I ,\n_255_GEN_QUEUE.FTCH_QUEUE_I ,\n_256_GEN_QUEUE.FTCH_QUEUE_I ,\n_257_GEN_QUEUE.FTCH_QUEUE_I ,\n_258_GEN_QUEUE.FTCH_QUEUE_I ,\n_259_GEN_QUEUE.FTCH_QUEUE_I ,\n_260_GEN_QUEUE.FTCH_QUEUE_I ,\n_261_GEN_QUEUE.FTCH_QUEUE_I ,\n_262_GEN_QUEUE.FTCH_QUEUE_I ,\n_263_GEN_QUEUE.FTCH_QUEUE_I ,\n_264_GEN_QUEUE.FTCH_QUEUE_I ,\n_265_GEN_QUEUE.FTCH_QUEUE_I ,\n_266_GEN_QUEUE.FTCH_QUEUE_I ,\n_267_GEN_QUEUE.FTCH_QUEUE_I ,\n_268_GEN_QUEUE.FTCH_QUEUE_I ,\n_269_GEN_QUEUE.FTCH_QUEUE_I }),
        .m_axis_ftch2_tdata_mcdma_new({\n_399_GEN_QUEUE.FTCH_QUEUE_I ,\n_400_GEN_QUEUE.FTCH_QUEUE_I ,\n_401_GEN_QUEUE.FTCH_QUEUE_I ,\n_402_GEN_QUEUE.FTCH_QUEUE_I ,\n_403_GEN_QUEUE.FTCH_QUEUE_I ,\n_404_GEN_QUEUE.FTCH_QUEUE_I ,\n_405_GEN_QUEUE.FTCH_QUEUE_I ,\n_406_GEN_QUEUE.FTCH_QUEUE_I ,\n_407_GEN_QUEUE.FTCH_QUEUE_I ,\n_408_GEN_QUEUE.FTCH_QUEUE_I ,\n_409_GEN_QUEUE.FTCH_QUEUE_I ,\n_410_GEN_QUEUE.FTCH_QUEUE_I ,\n_411_GEN_QUEUE.FTCH_QUEUE_I ,\n_412_GEN_QUEUE.FTCH_QUEUE_I ,\n_413_GEN_QUEUE.FTCH_QUEUE_I ,\n_414_GEN_QUEUE.FTCH_QUEUE_I ,\n_415_GEN_QUEUE.FTCH_QUEUE_I ,\n_416_GEN_QUEUE.FTCH_QUEUE_I ,\n_417_GEN_QUEUE.FTCH_QUEUE_I ,\n_418_GEN_QUEUE.FTCH_QUEUE_I ,\n_419_GEN_QUEUE.FTCH_QUEUE_I ,\n_420_GEN_QUEUE.FTCH_QUEUE_I ,\n_421_GEN_QUEUE.FTCH_QUEUE_I ,\n_422_GEN_QUEUE.FTCH_QUEUE_I ,\n_423_GEN_QUEUE.FTCH_QUEUE_I ,\n_424_GEN_QUEUE.FTCH_QUEUE_I ,\n_425_GEN_QUEUE.FTCH_QUEUE_I ,\n_426_GEN_QUEUE.FTCH_QUEUE_I ,\n_427_GEN_QUEUE.FTCH_QUEUE_I ,\n_428_GEN_QUEUE.FTCH_QUEUE_I ,\n_429_GEN_QUEUE.FTCH_QUEUE_I ,\n_430_GEN_QUEUE.FTCH_QUEUE_I ,\n_431_GEN_QUEUE.FTCH_QUEUE_I ,\n_432_GEN_QUEUE.FTCH_QUEUE_I ,\n_433_GEN_QUEUE.FTCH_QUEUE_I ,\n_434_GEN_QUEUE.FTCH_QUEUE_I ,\n_435_GEN_QUEUE.FTCH_QUEUE_I ,\n_436_GEN_QUEUE.FTCH_QUEUE_I ,\n_437_GEN_QUEUE.FTCH_QUEUE_I ,\n_438_GEN_QUEUE.FTCH_QUEUE_I ,\n_439_GEN_QUEUE.FTCH_QUEUE_I ,\n_440_GEN_QUEUE.FTCH_QUEUE_I ,\n_441_GEN_QUEUE.FTCH_QUEUE_I ,\n_442_GEN_QUEUE.FTCH_QUEUE_I ,\n_443_GEN_QUEUE.FTCH_QUEUE_I ,\n_444_GEN_QUEUE.FTCH_QUEUE_I ,\n_445_GEN_QUEUE.FTCH_QUEUE_I ,\n_446_GEN_QUEUE.FTCH_QUEUE_I ,\n_447_GEN_QUEUE.FTCH_QUEUE_I ,\n_448_GEN_QUEUE.FTCH_QUEUE_I ,\n_449_GEN_QUEUE.FTCH_QUEUE_I ,\n_450_GEN_QUEUE.FTCH_QUEUE_I ,\n_451_GEN_QUEUE.FTCH_QUEUE_I ,\n_452_GEN_QUEUE.FTCH_QUEUE_I ,\n_453_GEN_QUEUE.FTCH_QUEUE_I ,\n_454_GEN_QUEUE.FTCH_QUEUE_I ,\n_455_GEN_QUEUE.FTCH_QUEUE_I ,\n_456_GEN_QUEUE.FTCH_QUEUE_I ,\n_457_GEN_QUEUE.FTCH_QUEUE_I ,\n_458_GEN_QUEUE.FTCH_QUEUE_I ,\n_459_GEN_QUEUE.FTCH_QUEUE_I ,\n_460_GEN_QUEUE.FTCH_QUEUE_I ,\n_461_GEN_QUEUE.FTCH_QUEUE_I ,\n_462_GEN_QUEUE.FTCH_QUEUE_I }),
        .m_axis_ftch2_tdata_new({\n_271_GEN_QUEUE.FTCH_QUEUE_I ,\n_272_GEN_QUEUE.FTCH_QUEUE_I ,\n_273_GEN_QUEUE.FTCH_QUEUE_I ,\n_274_GEN_QUEUE.FTCH_QUEUE_I ,\n_275_GEN_QUEUE.FTCH_QUEUE_I ,\n_276_GEN_QUEUE.FTCH_QUEUE_I ,\n_277_GEN_QUEUE.FTCH_QUEUE_I ,\n_278_GEN_QUEUE.FTCH_QUEUE_I ,\n_279_GEN_QUEUE.FTCH_QUEUE_I ,\n_280_GEN_QUEUE.FTCH_QUEUE_I ,\n_281_GEN_QUEUE.FTCH_QUEUE_I ,\n_282_GEN_QUEUE.FTCH_QUEUE_I ,\n_283_GEN_QUEUE.FTCH_QUEUE_I ,\n_284_GEN_QUEUE.FTCH_QUEUE_I ,\n_285_GEN_QUEUE.FTCH_QUEUE_I ,\n_286_GEN_QUEUE.FTCH_QUEUE_I ,\n_287_GEN_QUEUE.FTCH_QUEUE_I ,\n_288_GEN_QUEUE.FTCH_QUEUE_I ,\n_289_GEN_QUEUE.FTCH_QUEUE_I ,\n_290_GEN_QUEUE.FTCH_QUEUE_I ,\n_291_GEN_QUEUE.FTCH_QUEUE_I ,\n_292_GEN_QUEUE.FTCH_QUEUE_I ,\n_293_GEN_QUEUE.FTCH_QUEUE_I ,\n_294_GEN_QUEUE.FTCH_QUEUE_I ,\n_295_GEN_QUEUE.FTCH_QUEUE_I ,\n_296_GEN_QUEUE.FTCH_QUEUE_I ,\n_297_GEN_QUEUE.FTCH_QUEUE_I ,\n_298_GEN_QUEUE.FTCH_QUEUE_I ,\n_299_GEN_QUEUE.FTCH_QUEUE_I ,\n_300_GEN_QUEUE.FTCH_QUEUE_I ,\n_301_GEN_QUEUE.FTCH_QUEUE_I ,\n_302_GEN_QUEUE.FTCH_QUEUE_I ,\n_303_GEN_QUEUE.FTCH_QUEUE_I ,\n_304_GEN_QUEUE.FTCH_QUEUE_I ,\n_305_GEN_QUEUE.FTCH_QUEUE_I ,\n_306_GEN_QUEUE.FTCH_QUEUE_I ,\n_307_GEN_QUEUE.FTCH_QUEUE_I ,\n_308_GEN_QUEUE.FTCH_QUEUE_I ,\n_309_GEN_QUEUE.FTCH_QUEUE_I ,\n_310_GEN_QUEUE.FTCH_QUEUE_I ,\n_311_GEN_QUEUE.FTCH_QUEUE_I ,\n_312_GEN_QUEUE.FTCH_QUEUE_I ,\n_313_GEN_QUEUE.FTCH_QUEUE_I ,\n_314_GEN_QUEUE.FTCH_QUEUE_I ,\n_315_GEN_QUEUE.FTCH_QUEUE_I ,\n_316_GEN_QUEUE.FTCH_QUEUE_I ,\n_317_GEN_QUEUE.FTCH_QUEUE_I ,\n_318_GEN_QUEUE.FTCH_QUEUE_I ,\n_319_GEN_QUEUE.FTCH_QUEUE_I ,\n_320_GEN_QUEUE.FTCH_QUEUE_I ,\n_321_GEN_QUEUE.FTCH_QUEUE_I ,\n_322_GEN_QUEUE.FTCH_QUEUE_I ,\n_323_GEN_QUEUE.FTCH_QUEUE_I ,\n_324_GEN_QUEUE.FTCH_QUEUE_I ,\n_325_GEN_QUEUE.FTCH_QUEUE_I ,\n_326_GEN_QUEUE.FTCH_QUEUE_I ,\n_327_GEN_QUEUE.FTCH_QUEUE_I ,\n_328_GEN_QUEUE.FTCH_QUEUE_I ,\n_329_GEN_QUEUE.FTCH_QUEUE_I ,\n_330_GEN_QUEUE.FTCH_QUEUE_I ,\n_331_GEN_QUEUE.FTCH_QUEUE_I ,\n_332_GEN_QUEUE.FTCH_QUEUE_I ,\n_333_GEN_QUEUE.FTCH_QUEUE_I ,\n_334_GEN_QUEUE.FTCH_QUEUE_I ,\n_335_GEN_QUEUE.FTCH_QUEUE_I ,\n_336_GEN_QUEUE.FTCH_QUEUE_I ,\n_337_GEN_QUEUE.FTCH_QUEUE_I ,\n_338_GEN_QUEUE.FTCH_QUEUE_I ,\n_339_GEN_QUEUE.FTCH_QUEUE_I ,\n_340_GEN_QUEUE.FTCH_QUEUE_I ,\n_341_GEN_QUEUE.FTCH_QUEUE_I ,\n_342_GEN_QUEUE.FTCH_QUEUE_I ,\n_343_GEN_QUEUE.FTCH_QUEUE_I ,\n_344_GEN_QUEUE.FTCH_QUEUE_I ,\n_345_GEN_QUEUE.FTCH_QUEUE_I ,\n_346_GEN_QUEUE.FTCH_QUEUE_I ,\n_347_GEN_QUEUE.FTCH_QUEUE_I ,\n_348_GEN_QUEUE.FTCH_QUEUE_I ,\n_349_GEN_QUEUE.FTCH_QUEUE_I ,\n_350_GEN_QUEUE.FTCH_QUEUE_I ,\n_351_GEN_QUEUE.FTCH_QUEUE_I ,\n_352_GEN_QUEUE.FTCH_QUEUE_I ,\n_353_GEN_QUEUE.FTCH_QUEUE_I ,\n_354_GEN_QUEUE.FTCH_QUEUE_I ,\n_355_GEN_QUEUE.FTCH_QUEUE_I ,\n_356_GEN_QUEUE.FTCH_QUEUE_I ,\n_357_GEN_QUEUE.FTCH_QUEUE_I ,\n_358_GEN_QUEUE.FTCH_QUEUE_I ,\n_359_GEN_QUEUE.FTCH_QUEUE_I ,\n_360_GEN_QUEUE.FTCH_QUEUE_I ,\n_361_GEN_QUEUE.FTCH_QUEUE_I ,\n_362_GEN_QUEUE.FTCH_QUEUE_I ,\n_363_GEN_QUEUE.FTCH_QUEUE_I ,\n_364_GEN_QUEUE.FTCH_QUEUE_I ,\n_365_GEN_QUEUE.FTCH_QUEUE_I ,\n_366_GEN_QUEUE.FTCH_QUEUE_I ,\n_367_GEN_QUEUE.FTCH_QUEUE_I ,\n_368_GEN_QUEUE.FTCH_QUEUE_I ,\n_369_GEN_QUEUE.FTCH_QUEUE_I ,\n_370_GEN_QUEUE.FTCH_QUEUE_I ,\n_371_GEN_QUEUE.FTCH_QUEUE_I ,\n_372_GEN_QUEUE.FTCH_QUEUE_I ,\n_373_GEN_QUEUE.FTCH_QUEUE_I ,\n_374_GEN_QUEUE.FTCH_QUEUE_I ,\n_375_GEN_QUEUE.FTCH_QUEUE_I ,\n_376_GEN_QUEUE.FTCH_QUEUE_I ,\n_377_GEN_QUEUE.FTCH_QUEUE_I ,\n_378_GEN_QUEUE.FTCH_QUEUE_I ,\n_379_GEN_QUEUE.FTCH_QUEUE_I ,\n_380_GEN_QUEUE.FTCH_QUEUE_I ,\n_381_GEN_QUEUE.FTCH_QUEUE_I ,\n_382_GEN_QUEUE.FTCH_QUEUE_I ,\n_383_GEN_QUEUE.FTCH_QUEUE_I ,\n_384_GEN_QUEUE.FTCH_QUEUE_I ,\n_385_GEN_QUEUE.FTCH_QUEUE_I ,\n_386_GEN_QUEUE.FTCH_QUEUE_I ,\n_387_GEN_QUEUE.FTCH_QUEUE_I ,\n_388_GEN_QUEUE.FTCH_QUEUE_I ,\n_389_GEN_QUEUE.FTCH_QUEUE_I ,\n_390_GEN_QUEUE.FTCH_QUEUE_I ,\n_391_GEN_QUEUE.FTCH_QUEUE_I ,\n_392_GEN_QUEUE.FTCH_QUEUE_I ,\n_393_GEN_QUEUE.FTCH_QUEUE_I ,\n_394_GEN_QUEUE.FTCH_QUEUE_I ,\n_395_GEN_QUEUE.FTCH_QUEUE_I ,\n_396_GEN_QUEUE.FTCH_QUEUE_I ,\n_397_GEN_QUEUE.FTCH_QUEUE_I ,\n_398_GEN_QUEUE.FTCH_QUEUE_I }),
        .m_axis_ftch2_tlast(\n_465_GEN_QUEUE.FTCH_QUEUE_I ),
        .m_axis_ftch2_tready(1'b0),
        .m_axis_ftch2_tvalid(\n_270_GEN_QUEUE.FTCH_QUEUE_I ),
        .m_axis_ftch2_tvalid_new(\n_463_GEN_QUEUE.FTCH_QUEUE_I ),
        .m_axis_ftch_aclk(m_axi_aclk),
        .m_axis_mm2s_cntrl_tdata({\n_466_GEN_QUEUE.FTCH_QUEUE_I ,\n_467_GEN_QUEUE.FTCH_QUEUE_I ,\n_468_GEN_QUEUE.FTCH_QUEUE_I ,\n_469_GEN_QUEUE.FTCH_QUEUE_I ,\n_470_GEN_QUEUE.FTCH_QUEUE_I ,\n_471_GEN_QUEUE.FTCH_QUEUE_I ,\n_472_GEN_QUEUE.FTCH_QUEUE_I ,\n_473_GEN_QUEUE.FTCH_QUEUE_I ,\n_474_GEN_QUEUE.FTCH_QUEUE_I ,\n_475_GEN_QUEUE.FTCH_QUEUE_I ,\n_476_GEN_QUEUE.FTCH_QUEUE_I ,\n_477_GEN_QUEUE.FTCH_QUEUE_I ,\n_478_GEN_QUEUE.FTCH_QUEUE_I ,\n_479_GEN_QUEUE.FTCH_QUEUE_I ,\n_480_GEN_QUEUE.FTCH_QUEUE_I ,\n_481_GEN_QUEUE.FTCH_QUEUE_I ,\n_482_GEN_QUEUE.FTCH_QUEUE_I ,\n_483_GEN_QUEUE.FTCH_QUEUE_I ,\n_484_GEN_QUEUE.FTCH_QUEUE_I ,\n_485_GEN_QUEUE.FTCH_QUEUE_I ,\n_486_GEN_QUEUE.FTCH_QUEUE_I ,\n_487_GEN_QUEUE.FTCH_QUEUE_I ,\n_488_GEN_QUEUE.FTCH_QUEUE_I ,\n_489_GEN_QUEUE.FTCH_QUEUE_I ,\n_490_GEN_QUEUE.FTCH_QUEUE_I ,\n_491_GEN_QUEUE.FTCH_QUEUE_I ,\n_492_GEN_QUEUE.FTCH_QUEUE_I ,\n_493_GEN_QUEUE.FTCH_QUEUE_I ,\n_494_GEN_QUEUE.FTCH_QUEUE_I ,\n_495_GEN_QUEUE.FTCH_QUEUE_I ,\n_496_GEN_QUEUE.FTCH_QUEUE_I ,\n_497_GEN_QUEUE.FTCH_QUEUE_I }),
        .m_axis_mm2s_cntrl_tkeep({\n_498_GEN_QUEUE.FTCH_QUEUE_I ,\n_499_GEN_QUEUE.FTCH_QUEUE_I ,\n_500_GEN_QUEUE.FTCH_QUEUE_I ,\n_501_GEN_QUEUE.FTCH_QUEUE_I }),
        .m_axis_mm2s_cntrl_tlast(\n_503_GEN_QUEUE.FTCH_QUEUE_I ),
        .m_axis_mm2s_cntrl_tready(1'b0),
        .m_axis_mm2s_cntrl_tvalid(\n_502_GEN_QUEUE.FTCH_QUEUE_I ),
        .m_axis_mm2s_tdata(m_axi_sg_rdata),
        .m_axis_mm2s_tlast(m_axi_sg_rlast),
        .m_axis_mm2s_tvalid(m_axi_sg_rvalid),
        .next_bd(nxtdesc_int),
        .p_reset_n(1'b1),
        .sof_ftch_desc(1'b0),
        .writing1_curdesc_out(p_5_out),
        .writing2_curdesc_out(p_4_out),
        .writing_nxtdesc_in(1'b0));
LUT6 #(
    .INIT(64'h0000000040000000)) 
     \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_1 
       (.I0(\n_0_GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2 ),
        .I1(counter[7]),
        .I2(m_axi_sg_rvalid),
        .I3(m_axi_sg_rdata[31]),
        .I4(sig_rst2sg_resetn),
        .I5(cyclic_enable),
        .O(\n_0_GEN_STALE_DESC_CHECK.ftch_stale_desc_i_1 ));
LUT6 #(
    .INIT(64'h7777777777777770)) 
     \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2 
       (.I0(sig_sgcntlr2sg_desc_flush),
        .I1(ch1_ftch_active),
        .I2(\n_0_GEN_STALE_DESC_CHECK.ftch_stale_desc_i_4 ),
        .I3(p_4_out),
        .I4(p_5_out),
        .I5(E),
        .O(\n_0_GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2 ));
LUT6 #(
    .INIT(64'h0000000700070007)) 
     \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_4 
       (.I0(ch1_ftch_tready),
        .I1(ch1_ftch_active),
        .I2(counter[1]),
        .I3(counter[0]),
        .I4(ch2_ftch_active),
        .I5(p_2_out),
        .O(\n_0_GEN_STALE_DESC_CHECK.ftch_stale_desc_i_4 ));
FDRE \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_STALE_DESC_CHECK.ftch_stale_desc_i_1 ),
        .Q(ftch_stale_desc),
        .R(1'b0));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \counter_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(I5),
        .Q(counter[0]),
        .R(1'b0));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \counter_reg[1] 
       (.C(m_axi_aclk),
        .CE(I4),
        .D(counter[0]),
        .Q(counter[1]),
        .R(I3));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \counter_reg[2] 
       (.C(m_axi_aclk),
        .CE(I4),
        .D(counter[1]),
        .Q(counter[2]),
        .R(I3));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \counter_reg[3] 
       (.C(m_axi_aclk),
        .CE(I4),
        .D(counter[2]),
        .Q(counter[3]),
        .R(I3));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \counter_reg[4] 
       (.C(m_axi_aclk),
        .CE(I4),
        .D(counter[3]),
        .Q(counter[4]),
        .R(I3));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \counter_reg[5] 
       (.C(m_axi_aclk),
        .CE(I4),
        .D(counter[4]),
        .Q(counter[5]),
        .R(I3));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \counter_reg[6] 
       (.C(m_axi_aclk),
        .CE(I4),
        .D(counter[5]),
        .Q(counter[6]),
        .R(I3));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \counter_reg[7] 
       (.C(m_axi_aclk),
        .CE(I4),
        .D(counter[6]),
        .Q(counter[7]),
        .R(I3));
LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
     \curdesc_lsb_i[10]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[4]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(m_axis_ftch1_tdata_new[97]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(s_axi_lite_wdata[4]),
        .O(D[4]));
LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
     \curdesc_lsb_i[11]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[5]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(m_axis_ftch1_tdata_new[98]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(s_axi_lite_wdata[5]),
        .O(D[5]));
LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
     \curdesc_lsb_i[12]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[6]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(m_axis_ftch1_tdata_new[99]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(s_axi_lite_wdata[6]),
        .O(D[6]));
LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
     \curdesc_lsb_i[13]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[7]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(m_axis_ftch1_tdata_new[100]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(s_axi_lite_wdata[7]),
        .O(D[7]));
LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
     \curdesc_lsb_i[14]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[8]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(m_axis_ftch1_tdata_new[101]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(s_axi_lite_wdata[8]),
        .O(D[8]));
LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
     \curdesc_lsb_i[15]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[9]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(m_axis_ftch1_tdata_new[102]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(s_axi_lite_wdata[9]),
        .O(D[9]));
LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
     \curdesc_lsb_i[16]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[10]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(m_axis_ftch1_tdata_new[103]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(s_axi_lite_wdata[10]),
        .O(D[10]));
LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
     \curdesc_lsb_i[17]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[11]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(m_axis_ftch1_tdata_new[104]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(s_axi_lite_wdata[11]),
        .O(D[11]));
LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
     \curdesc_lsb_i[18]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[12]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(m_axis_ftch1_tdata_new[105]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(s_axi_lite_wdata[12]),
        .O(D[12]));
LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
     \curdesc_lsb_i[19]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[13]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(m_axis_ftch1_tdata_new[106]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(s_axi_lite_wdata[13]),
        .O(D[13]));
LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
     \curdesc_lsb_i[20]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[14]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(m_axis_ftch1_tdata_new[107]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(s_axi_lite_wdata[14]),
        .O(D[14]));
LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
     \curdesc_lsb_i[21]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[15]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(m_axis_ftch1_tdata_new[108]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(s_axi_lite_wdata[15]),
        .O(D[15]));
LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
     \curdesc_lsb_i[22]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[16]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(m_axis_ftch1_tdata_new[109]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(s_axi_lite_wdata[16]),
        .O(D[16]));
LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
     \curdesc_lsb_i[23]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[17]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(m_axis_ftch1_tdata_new[110]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(s_axi_lite_wdata[17]),
        .O(D[17]));
LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
     \curdesc_lsb_i[24]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[18]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(m_axis_ftch1_tdata_new[111]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(s_axi_lite_wdata[18]),
        .O(D[18]));
LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
     \curdesc_lsb_i[25]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[19]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(m_axis_ftch1_tdata_new[112]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(s_axi_lite_wdata[19]),
        .O(D[19]));
LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
     \curdesc_lsb_i[26]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[20]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(m_axis_ftch1_tdata_new[113]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(s_axi_lite_wdata[20]),
        .O(D[20]));
LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
     \curdesc_lsb_i[27]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[21]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(m_axis_ftch1_tdata_new[114]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(s_axi_lite_wdata[21]),
        .O(D[21]));
LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
     \curdesc_lsb_i[28]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[22]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(m_axis_ftch1_tdata_new[115]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(s_axi_lite_wdata[22]),
        .O(D[22]));
LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
     \curdesc_lsb_i[29]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[23]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(m_axis_ftch1_tdata_new[116]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(s_axi_lite_wdata[23]),
        .O(D[23]));
LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
     \curdesc_lsb_i[30]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[24]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(m_axis_ftch1_tdata_new[117]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(s_axi_lite_wdata[24]),
        .O(D[24]));
LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
     \curdesc_lsb_i[31]_i_3 
       (.I0(sig_sg2reg_ftch_error_addr[25]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(m_axis_ftch1_tdata_new[118]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(s_axi_lite_wdata[25]),
        .O(D[25]));
LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
     \curdesc_lsb_i[6]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[0]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(m_axis_ftch1_tdata_new[93]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(s_axi_lite_wdata[0]),
        .O(D[0]));
LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
     \curdesc_lsb_i[7]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[1]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(m_axis_ftch1_tdata_new[94]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(s_axi_lite_wdata[1]),
        .O(D[1]));
LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
     \curdesc_lsb_i[8]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[2]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(m_axis_ftch1_tdata_new[95]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(s_axi_lite_wdata[2]),
        .O(D[2]));
LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
     \curdesc_lsb_i[9]_i_1 
       (.I0(sig_sg2reg_ftch_error_addr[3]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(m_axis_ftch1_tdata_new[96]),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(s_axi_lite_wdata[3]),
        .O(D[3]));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[0] 
       (.C(m_axi_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[0]),
        .Q(p_3_out[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[10] 
       (.C(m_axi_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[10]),
        .Q(p_3_out[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[11] 
       (.C(m_axi_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[11]),
        .Q(p_3_out[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[12] 
       (.C(m_axi_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[12]),
        .Q(p_3_out[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[13] 
       (.C(m_axi_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[13]),
        .Q(p_3_out[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[14] 
       (.C(m_axi_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[14]),
        .Q(p_3_out[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[15] 
       (.C(m_axi_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[15]),
        .Q(p_3_out[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[16] 
       (.C(m_axi_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[16]),
        .Q(p_3_out[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[17] 
       (.C(m_axi_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[17]),
        .Q(p_3_out[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[18] 
       (.C(m_axi_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[18]),
        .Q(p_3_out[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[19] 
       (.C(m_axi_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[19]),
        .Q(p_3_out[19]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[1] 
       (.C(m_axi_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[1]),
        .Q(p_3_out[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[20] 
       (.C(m_axi_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[20]),
        .Q(p_3_out[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[21] 
       (.C(m_axi_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[21]),
        .Q(p_3_out[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[22] 
       (.C(m_axi_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[22]),
        .Q(p_3_out[22]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[23] 
       (.C(m_axi_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[23]),
        .Q(p_3_out[23]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[24] 
       (.C(m_axi_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[24]),
        .Q(p_3_out[24]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[25] 
       (.C(m_axi_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[25]),
        .Q(p_3_out[25]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[26] 
       (.C(m_axi_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[26]),
        .Q(p_3_out[26]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[27] 
       (.C(m_axi_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[27]),
        .Q(p_3_out[27]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[28] 
       (.C(m_axi_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[28]),
        .Q(p_3_out[28]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[29] 
       (.C(m_axi_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[29]),
        .Q(p_3_out[29]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[2] 
       (.C(m_axi_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[2]),
        .Q(p_3_out[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[30] 
       (.C(m_axi_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[30]),
        .Q(p_3_out[30]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[31] 
       (.C(m_axi_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[31]),
        .Q(p_3_out[31]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[3] 
       (.C(m_axi_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[3]),
        .Q(p_3_out[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[4] 
       (.C(m_axi_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[4]),
        .Q(p_3_out[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[5] 
       (.C(m_axi_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[5]),
        .Q(p_3_out[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[6] 
       (.C(m_axi_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[6]),
        .Q(p_3_out[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[7] 
       (.C(m_axi_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[7]),
        .Q(p_3_out[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[8] 
       (.C(m_axi_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[8]),
        .Q(p_3_out[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \data_concat_reg[9] 
       (.C(m_axi_aclk),
        .CE(counter[2]),
        .D(m_axi_sg_rdata[9]),
        .Q(p_3_out[9]),
        .R(SR));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     \ftch_cs[0]_i_2 
       (.I0(ch1_ftch_pause),
        .I1(ch1_ftch_queue_full),
        .I2(ch1_sg_idle),
        .I3(sig_sgcntlr2sg_desc_flush),
        .I4(I1),
        .I5(I2),
        .O(O2));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(tlast_new),
        .O(data_concat_tlast));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(tvalid_new),
        .O(data_concat_valid));
LUT4 #(
    .INIT(16'h0888)) 
     \nxtdesc_int[0]_i_1 
       (.I0(nxtdesc_int[0]),
        .I1(sig_rst2sg_resetn),
        .I2(m_axi_sg_rvalid),
        .I3(counter[0]),
        .O(\n_0_nxtdesc_int[0]_i_1 ));
LUT4 #(
    .INIT(16'h0888)) 
     \nxtdesc_int[1]_i_1 
       (.I0(nxtdesc_int[1]),
        .I1(sig_rst2sg_resetn),
        .I2(m_axi_sg_rvalid),
        .I3(counter[0]),
        .O(\n_0_nxtdesc_int[1]_i_1 ));
LUT4 #(
    .INIT(16'h0888)) 
     \nxtdesc_int[2]_i_1 
       (.I0(nxtdesc_int[2]),
        .I1(sig_rst2sg_resetn),
        .I2(m_axi_sg_rvalid),
        .I3(counter[0]),
        .O(\n_0_nxtdesc_int[2]_i_1 ));
LUT2 #(
    .INIT(4'h8)) 
     \nxtdesc_int[31]_i_1 
       (.I0(m_axi_sg_rvalid),
        .I1(counter[0]),
        .O(lsbnxtdesc_tready));
LUT4 #(
    .INIT(16'h0888)) 
     \nxtdesc_int[3]_i_1 
       (.I0(nxtdesc_int[3]),
        .I1(sig_rst2sg_resetn),
        .I2(m_axi_sg_rvalid),
        .I3(counter[0]),
        .O(\n_0_nxtdesc_int[3]_i_1 ));
LUT4 #(
    .INIT(16'h0888)) 
     \nxtdesc_int[4]_i_1 
       (.I0(nxtdesc_int[4]),
        .I1(sig_rst2sg_resetn),
        .I2(m_axi_sg_rvalid),
        .I3(counter[0]),
        .O(\n_0_nxtdesc_int[4]_i_1 ));
LUT4 #(
    .INIT(16'h0888)) 
     \nxtdesc_int[5]_i_1 
       (.I0(nxtdesc_int[5]),
        .I1(sig_rst2sg_resetn),
        .I2(m_axi_sg_rvalid),
        .I3(counter[0]),
        .O(\n_0_nxtdesc_int[5]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_nxtdesc_int[0]_i_1 ),
        .Q(nxtdesc_int[0]),
        .R(1'b0));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[10] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[10]),
        .Q(nxtdesc_int[10]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[11] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[11]),
        .Q(nxtdesc_int[11]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[12] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[12]),
        .Q(nxtdesc_int[12]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[13] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[13]),
        .Q(nxtdesc_int[13]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[14] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[14]),
        .Q(nxtdesc_int[14]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[15] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[15]),
        .Q(nxtdesc_int[15]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[16] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[16]),
        .Q(nxtdesc_int[16]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[17] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[17]),
        .Q(nxtdesc_int[17]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[18] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[18]),
        .Q(nxtdesc_int[18]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[19] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[19]),
        .Q(nxtdesc_int[19]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_nxtdesc_int[1]_i_1 ),
        .Q(nxtdesc_int[1]),
        .R(1'b0));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[20] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[20]),
        .Q(nxtdesc_int[20]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[21] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[21]),
        .Q(nxtdesc_int[21]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[22] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[22]),
        .Q(nxtdesc_int[22]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[23] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[23]),
        .Q(nxtdesc_int[23]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[24] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[24]),
        .Q(nxtdesc_int[24]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[25] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[25]),
        .Q(nxtdesc_int[25]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[26] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[26]),
        .Q(nxtdesc_int[26]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[27] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[27]),
        .Q(nxtdesc_int[27]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[28] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[28]),
        .Q(nxtdesc_int[28]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[29] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[29]),
        .Q(nxtdesc_int[29]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_nxtdesc_int[2]_i_1 ),
        .Q(nxtdesc_int[2]),
        .R(1'b0));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[30] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[30]),
        .Q(nxtdesc_int[30]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[31] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[31]),
        .Q(nxtdesc_int[31]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_nxtdesc_int[3]_i_1 ),
        .Q(nxtdesc_int[3]),
        .R(1'b0));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_nxtdesc_int[4]_i_1 ),
        .Q(nxtdesc_int[4]),
        .R(1'b0));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_nxtdesc_int[5]_i_1 ),
        .Q(nxtdesc_int[5]),
        .R(1'b0));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[6] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[6]),
        .Q(nxtdesc_int[6]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[7] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[7]),
        .Q(nxtdesc_int[7]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[8] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[8]),
        .Q(nxtdesc_int[8]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE \nxtdesc_int_reg[9] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[9]),
        .Q(nxtdesc_int[9]),
        .R(SR));
LUT2 #(
    .INIT(4'h8)) 
     tlast_new_inferred_i_1
       (.I0(m_axi_sg_rvalid),
        .I1(counter[6]),
        .O(tlast_new));
LUT2 #(
    .INIT(4'h8)) 
     tvalid_new_inferred_i_1
       (.I0(m_axi_sg_rvalid),
        .I1(counter[6]),
        .O(tvalid_new));
endmodule

(* C_M_AXI_SG_ADDR_WIDTH = "32" *) (* C_M_AXIS_SG_TDATA_WIDTH = "32" *) (* C_SG_FTCH_DESC2QUEUE = "4" *) 
(* C_SG_WORDS_TO_FETCH = "8" *) (* C_SG2_WORDS_TO_FETCH = "4" *) (* C_ENABLE_MULTI_CHANNEL = "0" *) 
(* C_INCLUDE_MM2S = "1" *) (* C_INCLUDE_S2MM = "0" *) (* C_ENABLE_CDMA = "1" *) 
(* C_AXIS_IS_ASYNC = "0" *) (* C_ASYNC = "0" *) (* C_FAMILY = "zynq" *) 
(* downgradeipidentifiedwarnings = "yes" *) (* ORIG_REF_NAME = "axi_sg_ftch_queue" *) 
module axi_cdma_0_axi_sg_ftch_queue
   (m_axi_sg_aclk,
    m_axi_primary_aclk,
    m_axi_sg_aresetn,
    p_reset_n,
    ch2_sg_idle,
    desc1_flush,
    ch1_cntrl_strm_stop,
    desc2_flush,
    ftch1_active,
    ftch2_active,
    ftch1_queue_empty,
    ftch2_queue_empty,
    ftch1_queue_full,
    ftch2_queue_full,
    ftch1_pause,
    ftch2_pause,
    writing_nxtdesc_in,
    writing1_curdesc_out,
    writing2_curdesc_out,
    ftch_cmnd_wr,
    ftch_cmnd_data,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tlast,
    m_axis_mm2s_tvalid,
    sof_ftch_desc,
    m_axis1_mm2s_tready,
    m_axis2_mm2s_tready,
    data_concat,
    data_concat_mcdma,
    data_concat_tlast,
    next_bd,
    data_concat_valid,
    m_axis_ftch_aclk,
    m_axis_ftch1_tdata,
    m_axis_ftch1_tvalid,
    m_axis_ftch1_tready,
    m_axis_ftch1_tlast,
    m_axis_ftch1_tdata_new,
    m_axis_ftch1_tdata_mcdma_new,
    m_axis_ftch1_tvalid_new,
    m_axis_ftch1_desc_available,
    m_axis_ftch2_tdata,
    m_axis_ftch2_tvalid,
    m_axis_ftch2_tdata_new,
    m_axis_ftch2_tdata_mcdma_new,
    m_axis_ftch2_tvalid_new,
    m_axis_ftch2_desc_available,
    m_axis_ftch2_tready,
    m_axis_ftch2_tlast,
    m_axis_mm2s_cntrl_tdata,
    m_axis_mm2s_cntrl_tkeep,
    m_axis_mm2s_cntrl_tvalid,
    m_axis_mm2s_cntrl_tready,
    m_axis_mm2s_cntrl_tlast);
  input m_axi_sg_aclk;
  input m_axi_primary_aclk;
  input m_axi_sg_aresetn;
  input p_reset_n;
  input ch2_sg_idle;
  input desc1_flush;
  input ch1_cntrl_strm_stop;
  input desc2_flush;
  input ftch1_active;
  input ftch2_active;
  output ftch1_queue_empty;
  output ftch2_queue_empty;
  output ftch1_queue_full;
  output ftch2_queue_full;
  output ftch1_pause;
  output ftch2_pause;
  input writing_nxtdesc_in;
  output writing1_curdesc_out;
  output writing2_curdesc_out;
  input ftch_cmnd_wr;
  input [71:0]ftch_cmnd_data;
  input [31:0]m_axis_mm2s_tdata;
  input m_axis_mm2s_tlast;
  input m_axis_mm2s_tvalid;
  input sof_ftch_desc;
  output m_axis1_mm2s_tready;
  output m_axis2_mm2s_tready;
  input [95:0]data_concat;
  input [63:0]data_concat_mcdma;
  input data_concat_tlast;
  input [31:0]next_bd;
  input data_concat_valid;
  input m_axis_ftch_aclk;
  output [31:0]m_axis_ftch1_tdata;
  output m_axis_ftch1_tvalid;
  input m_axis_ftch1_tready;
  output m_axis_ftch1_tlast;
  output [127:0]m_axis_ftch1_tdata_new;
  output [63:0]m_axis_ftch1_tdata_mcdma_new;
  output m_axis_ftch1_tvalid_new;
  output m_axis_ftch1_desc_available;
  output [31:0]m_axis_ftch2_tdata;
  output m_axis_ftch2_tvalid;
  output [127:0]m_axis_ftch2_tdata_new;
  output [63:0]m_axis_ftch2_tdata_mcdma_new;
  output m_axis_ftch2_tvalid_new;
  output m_axis_ftch2_desc_available;
  input m_axis_ftch2_tready;
  output m_axis_ftch2_tlast;
  output [31:0]m_axis_mm2s_cntrl_tdata;
  output [3:0]m_axis_mm2s_cntrl_tkeep;
  output m_axis_mm2s_cntrl_tvalid;
  input m_axis_mm2s_cntrl_tready;
  output m_axis_mm2s_cntrl_tlast;

  wire \<const0> ;
  wire ch2_sg_idle;
  wire current_bd0;
(* MARK_DEBUG *)   wire [95:0]data_concat;
  wire data_concat_valid;
  wire desc1_flush;
  wire ftch1_active;
  wire ftch1_queue_empty;
  wire ftch1_queue_full;
  wire ftch2_active;
(* MARK_DEBUG *)   wire ftch_active;
  wire [71:0]ftch_cmnd_data;
  wire ftch_cmnd_wr;
(* MARK_DEBUG *)   wire [121:96]ftch_tdata_new_orig;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire m_axis_ftch1_desc_available;
  wire m_axis_ftch1_tready;
  wire \n_0_GEN_MM2S.queue_dout_new[121]_i_1 ;
  wire \n_0_GEN_MM2S.queue_dout_valid_i_1 ;
  wire \n_0_GEN_MM2S.queue_empty_new_i_2 ;
  wire \n_0_GEN_MM2S.queue_full_new_i_1 ;
  wire \n_0_GEN_MM2S.reg1[121]_i_1 ;
  wire \n_0_current_bd[31]_i_1 ;
  wire p_3_out;
(* MARK_DEBUG *)   wire [121:0]queue_dout2_new;
(* MARK_DEBUG *)   wire queue_dout2_valid;
(* MARK_DEBUG *)   wire [121:0]queue_dout_new;
(* MARK_DEBUG *)   wire queue_dout_valid;
  wire queue_wren_new;
  wire [121:0]reg1;

  assign ftch1_pause = ftch1_queue_full;
  assign ftch2_pause = \<const0> ;
  assign ftch2_queue_empty = \<const0> ;
  assign ftch2_queue_full = \<const0> ;
  assign m_axis1_mm2s_tready = ftch1_active;
  assign m_axis2_mm2s_tready = \<const0> ;
  assign m_axis_ftch1_tdata[31] = \<const0> ;
  assign m_axis_ftch1_tdata[30] = \<const0> ;
  assign m_axis_ftch1_tdata[29] = \<const0> ;
  assign m_axis_ftch1_tdata[28] = \<const0> ;
  assign m_axis_ftch1_tdata[27] = \<const0> ;
  assign m_axis_ftch1_tdata[26] = \<const0> ;
  assign m_axis_ftch1_tdata[25] = \<const0> ;
  assign m_axis_ftch1_tdata[24] = \<const0> ;
  assign m_axis_ftch1_tdata[23] = \<const0> ;
  assign m_axis_ftch1_tdata[22] = \<const0> ;
  assign m_axis_ftch1_tdata[21] = \<const0> ;
  assign m_axis_ftch1_tdata[20] = \<const0> ;
  assign m_axis_ftch1_tdata[19] = \<const0> ;
  assign m_axis_ftch1_tdata[18] = \<const0> ;
  assign m_axis_ftch1_tdata[17] = \<const0> ;
  assign m_axis_ftch1_tdata[16] = \<const0> ;
  assign m_axis_ftch1_tdata[15] = \<const0> ;
  assign m_axis_ftch1_tdata[14] = \<const0> ;
  assign m_axis_ftch1_tdata[13] = \<const0> ;
  assign m_axis_ftch1_tdata[12] = \<const0> ;
  assign m_axis_ftch1_tdata[11] = \<const0> ;
  assign m_axis_ftch1_tdata[10] = \<const0> ;
  assign m_axis_ftch1_tdata[9] = \<const0> ;
  assign m_axis_ftch1_tdata[8] = \<const0> ;
  assign m_axis_ftch1_tdata[7] = \<const0> ;
  assign m_axis_ftch1_tdata[6] = \<const0> ;
  assign m_axis_ftch1_tdata[5] = \<const0> ;
  assign m_axis_ftch1_tdata[4] = \<const0> ;
  assign m_axis_ftch1_tdata[3] = \<const0> ;
  assign m_axis_ftch1_tdata[2] = \<const0> ;
  assign m_axis_ftch1_tdata[1] = \<const0> ;
  assign m_axis_ftch1_tdata[0] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[63] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[62] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[61] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[60] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[59] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[58] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[57] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[56] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[55] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[54] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[53] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[52] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[51] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[50] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[49] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[48] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[47] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[46] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[45] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[44] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[43] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[42] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[41] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[40] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[39] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[38] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[37] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[36] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[35] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[34] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[33] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[32] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[31] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[30] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[29] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[28] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[27] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[26] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[25] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[24] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[23] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[22] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[21] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[20] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[19] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[18] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[17] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[16] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[15] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[14] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[13] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[12] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[11] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[10] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[9] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[8] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[7] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[6] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[5] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[4] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[3] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[2] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[1] = \<const0> ;
  assign m_axis_ftch1_tdata_mcdma_new[0] = \<const0> ;
  assign m_axis_ftch1_tdata_new[127:102] = queue_dout_new[121:96];
  assign m_axis_ftch1_tdata_new[101] = \<const0> ;
  assign m_axis_ftch1_tdata_new[100] = \<const0> ;
  assign m_axis_ftch1_tdata_new[99] = \<const0> ;
  assign m_axis_ftch1_tdata_new[98] = \<const0> ;
  assign m_axis_ftch1_tdata_new[97] = \<const0> ;
  assign m_axis_ftch1_tdata_new[96] = \<const0> ;
  assign m_axis_ftch1_tdata_new[95] = \<const0> ;
  assign m_axis_ftch1_tdata_new[94] = \<const0> ;
  assign m_axis_ftch1_tdata_new[93] = \<const0> ;
  assign m_axis_ftch1_tdata_new[92] = \<const0> ;
  assign m_axis_ftch1_tdata_new[91] = \<const0> ;
  assign m_axis_ftch1_tdata_new[90] = \<const0> ;
  assign m_axis_ftch1_tdata_new[89] = \<const0> ;
  assign m_axis_ftch1_tdata_new[88] = \<const0> ;
  assign m_axis_ftch1_tdata_new[87] = \<const0> ;
  assign m_axis_ftch1_tdata_new[86:0] = queue_dout_new[86:0];
  assign m_axis_ftch1_tlast = \<const0> ;
  assign m_axis_ftch1_tvalid = \<const0> ;
  assign m_axis_ftch1_tvalid_new = \<const0> ;
  assign m_axis_ftch2_desc_available = \<const0> ;
  assign m_axis_ftch2_tdata[31] = \<const0> ;
  assign m_axis_ftch2_tdata[30] = \<const0> ;
  assign m_axis_ftch2_tdata[29] = \<const0> ;
  assign m_axis_ftch2_tdata[28] = \<const0> ;
  assign m_axis_ftch2_tdata[27] = \<const0> ;
  assign m_axis_ftch2_tdata[26] = \<const0> ;
  assign m_axis_ftch2_tdata[25] = \<const0> ;
  assign m_axis_ftch2_tdata[24] = \<const0> ;
  assign m_axis_ftch2_tdata[23] = \<const0> ;
  assign m_axis_ftch2_tdata[22] = \<const0> ;
  assign m_axis_ftch2_tdata[21] = \<const0> ;
  assign m_axis_ftch2_tdata[20] = \<const0> ;
  assign m_axis_ftch2_tdata[19] = \<const0> ;
  assign m_axis_ftch2_tdata[18] = \<const0> ;
  assign m_axis_ftch2_tdata[17] = \<const0> ;
  assign m_axis_ftch2_tdata[16] = \<const0> ;
  assign m_axis_ftch2_tdata[15] = \<const0> ;
  assign m_axis_ftch2_tdata[14] = \<const0> ;
  assign m_axis_ftch2_tdata[13] = \<const0> ;
  assign m_axis_ftch2_tdata[12] = \<const0> ;
  assign m_axis_ftch2_tdata[11] = \<const0> ;
  assign m_axis_ftch2_tdata[10] = \<const0> ;
  assign m_axis_ftch2_tdata[9] = \<const0> ;
  assign m_axis_ftch2_tdata[8] = \<const0> ;
  assign m_axis_ftch2_tdata[7] = \<const0> ;
  assign m_axis_ftch2_tdata[6] = \<const0> ;
  assign m_axis_ftch2_tdata[5] = \<const0> ;
  assign m_axis_ftch2_tdata[4] = \<const0> ;
  assign m_axis_ftch2_tdata[3] = \<const0> ;
  assign m_axis_ftch2_tdata[2] = \<const0> ;
  assign m_axis_ftch2_tdata[1] = \<const0> ;
  assign m_axis_ftch2_tdata[0] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[63] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[62] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[61] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[60] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[59] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[58] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[57] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[56] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[55] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[54] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[53] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[52] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[51] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[50] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[49] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[48] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[47] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[46] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[45] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[44] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[43] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[42] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[41] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[40] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[39] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[38] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[37] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[36] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[35] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[34] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[33] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[32] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[31] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[30] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[29] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[28] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[27] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[26] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[25] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[24] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[23] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[22] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[21] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[20] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[19] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[18] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[17] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[16] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[15] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[14] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[13] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[12] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[11] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[10] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[9] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[8] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[7] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[6] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[5] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[4] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[3] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[2] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[1] = \<const0> ;
  assign m_axis_ftch2_tdata_mcdma_new[0] = \<const0> ;
  assign m_axis_ftch2_tdata_new[127] = \<const0> ;
  assign m_axis_ftch2_tdata_new[126] = \<const0> ;
  assign m_axis_ftch2_tdata_new[125] = \<const0> ;
  assign m_axis_ftch2_tdata_new[124] = \<const0> ;
  assign m_axis_ftch2_tdata_new[123] = \<const0> ;
  assign m_axis_ftch2_tdata_new[122] = \<const0> ;
  assign m_axis_ftch2_tdata_new[121] = \<const0> ;
  assign m_axis_ftch2_tdata_new[120] = \<const0> ;
  assign m_axis_ftch2_tdata_new[119] = \<const0> ;
  assign m_axis_ftch2_tdata_new[118] = \<const0> ;
  assign m_axis_ftch2_tdata_new[117] = \<const0> ;
  assign m_axis_ftch2_tdata_new[116] = \<const0> ;
  assign m_axis_ftch2_tdata_new[115] = \<const0> ;
  assign m_axis_ftch2_tdata_new[114] = \<const0> ;
  assign m_axis_ftch2_tdata_new[113] = \<const0> ;
  assign m_axis_ftch2_tdata_new[112] = \<const0> ;
  assign m_axis_ftch2_tdata_new[111] = \<const0> ;
  assign m_axis_ftch2_tdata_new[110] = \<const0> ;
  assign m_axis_ftch2_tdata_new[109] = \<const0> ;
  assign m_axis_ftch2_tdata_new[108] = \<const0> ;
  assign m_axis_ftch2_tdata_new[107] = \<const0> ;
  assign m_axis_ftch2_tdata_new[106] = \<const0> ;
  assign m_axis_ftch2_tdata_new[105] = \<const0> ;
  assign m_axis_ftch2_tdata_new[104] = \<const0> ;
  assign m_axis_ftch2_tdata_new[103] = \<const0> ;
  assign m_axis_ftch2_tdata_new[102] = \<const0> ;
  assign m_axis_ftch2_tdata_new[101] = \<const0> ;
  assign m_axis_ftch2_tdata_new[100] = \<const0> ;
  assign m_axis_ftch2_tdata_new[99] = \<const0> ;
  assign m_axis_ftch2_tdata_new[98] = \<const0> ;
  assign m_axis_ftch2_tdata_new[97] = \<const0> ;
  assign m_axis_ftch2_tdata_new[96] = \<const0> ;
  assign m_axis_ftch2_tdata_new[95] = \<const0> ;
  assign m_axis_ftch2_tdata_new[94] = \<const0> ;
  assign m_axis_ftch2_tdata_new[93] = \<const0> ;
  assign m_axis_ftch2_tdata_new[92] = \<const0> ;
  assign m_axis_ftch2_tdata_new[91] = \<const0> ;
  assign m_axis_ftch2_tdata_new[90] = \<const0> ;
  assign m_axis_ftch2_tdata_new[89] = \<const0> ;
  assign m_axis_ftch2_tdata_new[88] = \<const0> ;
  assign m_axis_ftch2_tdata_new[87] = \<const0> ;
  assign m_axis_ftch2_tdata_new[86] = \<const0> ;
  assign m_axis_ftch2_tdata_new[85] = \<const0> ;
  assign m_axis_ftch2_tdata_new[84] = \<const0> ;
  assign m_axis_ftch2_tdata_new[83] = \<const0> ;
  assign m_axis_ftch2_tdata_new[82] = \<const0> ;
  assign m_axis_ftch2_tdata_new[81] = \<const0> ;
  assign m_axis_ftch2_tdata_new[80] = \<const0> ;
  assign m_axis_ftch2_tdata_new[79] = \<const0> ;
  assign m_axis_ftch2_tdata_new[78] = \<const0> ;
  assign m_axis_ftch2_tdata_new[77] = \<const0> ;
  assign m_axis_ftch2_tdata_new[76] = \<const0> ;
  assign m_axis_ftch2_tdata_new[75] = \<const0> ;
  assign m_axis_ftch2_tdata_new[74] = \<const0> ;
  assign m_axis_ftch2_tdata_new[73] = \<const0> ;
  assign m_axis_ftch2_tdata_new[72] = \<const0> ;
  assign m_axis_ftch2_tdata_new[71] = \<const0> ;
  assign m_axis_ftch2_tdata_new[70] = \<const0> ;
  assign m_axis_ftch2_tdata_new[69] = \<const0> ;
  assign m_axis_ftch2_tdata_new[68] = \<const0> ;
  assign m_axis_ftch2_tdata_new[67] = \<const0> ;
  assign m_axis_ftch2_tdata_new[66] = \<const0> ;
  assign m_axis_ftch2_tdata_new[65] = \<const0> ;
  assign m_axis_ftch2_tdata_new[64] = \<const0> ;
  assign m_axis_ftch2_tdata_new[63] = \<const0> ;
  assign m_axis_ftch2_tdata_new[62] = \<const0> ;
  assign m_axis_ftch2_tdata_new[61] = \<const0> ;
  assign m_axis_ftch2_tdata_new[60] = \<const0> ;
  assign m_axis_ftch2_tdata_new[59] = \<const0> ;
  assign m_axis_ftch2_tdata_new[58] = \<const0> ;
  assign m_axis_ftch2_tdata_new[57] = \<const0> ;
  assign m_axis_ftch2_tdata_new[56] = \<const0> ;
  assign m_axis_ftch2_tdata_new[55] = \<const0> ;
  assign m_axis_ftch2_tdata_new[54] = \<const0> ;
  assign m_axis_ftch2_tdata_new[53] = \<const0> ;
  assign m_axis_ftch2_tdata_new[52] = \<const0> ;
  assign m_axis_ftch2_tdata_new[51] = \<const0> ;
  assign m_axis_ftch2_tdata_new[50] = \<const0> ;
  assign m_axis_ftch2_tdata_new[49] = \<const0> ;
  assign m_axis_ftch2_tdata_new[48] = \<const0> ;
  assign m_axis_ftch2_tdata_new[47] = \<const0> ;
  assign m_axis_ftch2_tdata_new[46] = \<const0> ;
  assign m_axis_ftch2_tdata_new[45] = \<const0> ;
  assign m_axis_ftch2_tdata_new[44] = \<const0> ;
  assign m_axis_ftch2_tdata_new[43] = \<const0> ;
  assign m_axis_ftch2_tdata_new[42] = \<const0> ;
  assign m_axis_ftch2_tdata_new[41] = \<const0> ;
  assign m_axis_ftch2_tdata_new[40] = \<const0> ;
  assign m_axis_ftch2_tdata_new[39] = \<const0> ;
  assign m_axis_ftch2_tdata_new[38] = \<const0> ;
  assign m_axis_ftch2_tdata_new[37] = \<const0> ;
  assign m_axis_ftch2_tdata_new[36] = \<const0> ;
  assign m_axis_ftch2_tdata_new[35] = \<const0> ;
  assign m_axis_ftch2_tdata_new[34] = \<const0> ;
  assign m_axis_ftch2_tdata_new[33] = \<const0> ;
  assign m_axis_ftch2_tdata_new[32] = \<const0> ;
  assign m_axis_ftch2_tdata_new[31] = \<const0> ;
  assign m_axis_ftch2_tdata_new[30] = \<const0> ;
  assign m_axis_ftch2_tdata_new[29] = \<const0> ;
  assign m_axis_ftch2_tdata_new[28] = \<const0> ;
  assign m_axis_ftch2_tdata_new[27] = \<const0> ;
  assign m_axis_ftch2_tdata_new[26] = \<const0> ;
  assign m_axis_ftch2_tdata_new[25] = \<const0> ;
  assign m_axis_ftch2_tdata_new[24] = \<const0> ;
  assign m_axis_ftch2_tdata_new[23] = \<const0> ;
  assign m_axis_ftch2_tdata_new[22] = \<const0> ;
  assign m_axis_ftch2_tdata_new[21] = \<const0> ;
  assign m_axis_ftch2_tdata_new[20] = \<const0> ;
  assign m_axis_ftch2_tdata_new[19] = \<const0> ;
  assign m_axis_ftch2_tdata_new[18] = \<const0> ;
  assign m_axis_ftch2_tdata_new[17] = \<const0> ;
  assign m_axis_ftch2_tdata_new[16] = \<const0> ;
  assign m_axis_ftch2_tdata_new[15] = \<const0> ;
  assign m_axis_ftch2_tdata_new[14] = \<const0> ;
  assign m_axis_ftch2_tdata_new[13] = \<const0> ;
  assign m_axis_ftch2_tdata_new[12] = \<const0> ;
  assign m_axis_ftch2_tdata_new[11] = \<const0> ;
  assign m_axis_ftch2_tdata_new[10] = \<const0> ;
  assign m_axis_ftch2_tdata_new[9] = \<const0> ;
  assign m_axis_ftch2_tdata_new[8] = \<const0> ;
  assign m_axis_ftch2_tdata_new[7] = \<const0> ;
  assign m_axis_ftch2_tdata_new[6] = \<const0> ;
  assign m_axis_ftch2_tdata_new[5] = \<const0> ;
  assign m_axis_ftch2_tdata_new[4] = \<const0> ;
  assign m_axis_ftch2_tdata_new[3] = \<const0> ;
  assign m_axis_ftch2_tdata_new[2] = \<const0> ;
  assign m_axis_ftch2_tdata_new[1] = \<const0> ;
  assign m_axis_ftch2_tdata_new[0] = \<const0> ;
  assign m_axis_ftch2_tlast = \<const0> ;
  assign m_axis_ftch2_tvalid = \<const0> ;
  assign m_axis_ftch2_tvalid_new = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[31] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[30] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[29] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[28] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[27] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[26] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[25] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[24] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[23] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[22] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[21] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[20] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[19] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[18] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[17] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[16] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[15] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[14] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[13] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[12] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[11] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[10] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[9] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[8] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[7] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[6] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[5] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[4] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[3] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[2] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[1] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[0] = \<const0> ;
  assign m_axis_mm2s_cntrl_tkeep[3] = \<const0> ;
  assign m_axis_mm2s_cntrl_tkeep[2] = \<const0> ;
  assign m_axis_mm2s_cntrl_tkeep[1] = \<const0> ;
  assign m_axis_mm2s_cntrl_tkeep[0] = \<const0> ;
  assign m_axis_mm2s_cntrl_tlast = \<const0> ;
  assign m_axis_mm2s_cntrl_tvalid = \<const0> ;
  assign writing1_curdesc_out = \<const0> ;
  assign writing2_curdesc_out = \<const0> ;
LUT2 #(
    .INIT(4'h2)) 
     \GEN_MM2S.queue_dout_new[121]_i_1 
       (.I0(m_axis_ftch1_tready),
        .I1(ftch1_queue_empty),
        .O(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[0]),
        .Q(queue_dout_new[0]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[100] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[100]),
        .Q(queue_dout_new[100]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[101] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[101]),
        .Q(queue_dout_new[101]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[102] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[102]),
        .Q(queue_dout_new[102]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[103] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[103]),
        .Q(queue_dout_new[103]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[104] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[104]),
        .Q(queue_dout_new[104]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[105] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[105]),
        .Q(queue_dout_new[105]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[106] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[106]),
        .Q(queue_dout_new[106]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[107] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[107]),
        .Q(queue_dout_new[107]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[108] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[108]),
        .Q(queue_dout_new[108]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[109] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[109]),
        .Q(queue_dout_new[109]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[10]),
        .Q(queue_dout_new[10]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[110] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[110]),
        .Q(queue_dout_new[110]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[111] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[111]),
        .Q(queue_dout_new[111]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[112] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[112]),
        .Q(queue_dout_new[112]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[113] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[113]),
        .Q(queue_dout_new[113]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[114] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[114]),
        .Q(queue_dout_new[114]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[115] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[115]),
        .Q(queue_dout_new[115]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[116] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[116]),
        .Q(queue_dout_new[116]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[117] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[117]),
        .Q(queue_dout_new[117]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[118] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[118]),
        .Q(queue_dout_new[118]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[119] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[119]),
        .Q(queue_dout_new[119]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[11]),
        .Q(queue_dout_new[11]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[120] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[120]),
        .Q(queue_dout_new[120]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[121] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[121]),
        .Q(queue_dout_new[121]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[12]),
        .Q(queue_dout_new[12]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[13]),
        .Q(queue_dout_new[13]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[14]),
        .Q(queue_dout_new[14]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[15]),
        .Q(queue_dout_new[15]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[16]),
        .Q(queue_dout_new[16]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[17]),
        .Q(queue_dout_new[17]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[18]),
        .Q(queue_dout_new[18]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[19]),
        .Q(queue_dout_new[19]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[1]),
        .Q(queue_dout_new[1]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[20]),
        .Q(queue_dout_new[20]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[21]),
        .Q(queue_dout_new[21]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[22]),
        .Q(queue_dout_new[22]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[23]),
        .Q(queue_dout_new[23]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[24]),
        .Q(queue_dout_new[24]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[25]),
        .Q(queue_dout_new[25]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[26]),
        .Q(queue_dout_new[26]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[27]),
        .Q(queue_dout_new[27]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[28]),
        .Q(queue_dout_new[28]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[29]),
        .Q(queue_dout_new[29]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[2]),
        .Q(queue_dout_new[2]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[30]),
        .Q(queue_dout_new[30]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[31]),
        .Q(queue_dout_new[31]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[32]),
        .Q(queue_dout_new[32]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[33]),
        .Q(queue_dout_new[33]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[34] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[34]),
        .Q(queue_dout_new[34]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[35]),
        .Q(queue_dout_new[35]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[36] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[36]),
        .Q(queue_dout_new[36]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[37] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[37]),
        .Q(queue_dout_new[37]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[38] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[38]),
        .Q(queue_dout_new[38]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[39] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[39]),
        .Q(queue_dout_new[39]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[3]),
        .Q(queue_dout_new[3]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[40] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[40]),
        .Q(queue_dout_new[40]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[41] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[41]),
        .Q(queue_dout_new[41]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[42] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[42]),
        .Q(queue_dout_new[42]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[43] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[43]),
        .Q(queue_dout_new[43]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[44] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[44]),
        .Q(queue_dout_new[44]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[45] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[45]),
        .Q(queue_dout_new[45]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[46] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[46]),
        .Q(queue_dout_new[46]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[47] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[47]),
        .Q(queue_dout_new[47]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[48] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[48]),
        .Q(queue_dout_new[48]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[49] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[49]),
        .Q(queue_dout_new[49]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[4]),
        .Q(queue_dout_new[4]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[50] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[50]),
        .Q(queue_dout_new[50]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[51] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[51]),
        .Q(queue_dout_new[51]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[52] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[52]),
        .Q(queue_dout_new[52]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[53] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[53]),
        .Q(queue_dout_new[53]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[54] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[54]),
        .Q(queue_dout_new[54]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[55] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[55]),
        .Q(queue_dout_new[55]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[56] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[56]),
        .Q(queue_dout_new[56]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[57] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[57]),
        .Q(queue_dout_new[57]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[58] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[58]),
        .Q(queue_dout_new[58]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[59] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[59]),
        .Q(queue_dout_new[59]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[5]),
        .Q(queue_dout_new[5]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[60] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[60]),
        .Q(queue_dout_new[60]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[61] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[61]),
        .Q(queue_dout_new[61]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[62] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[62]),
        .Q(queue_dout_new[62]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[63] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[63]),
        .Q(queue_dout_new[63]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[64] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[64]),
        .Q(queue_dout_new[64]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[65] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[65]),
        .Q(queue_dout_new[65]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[66] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[66]),
        .Q(queue_dout_new[66]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[67] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[67]),
        .Q(queue_dout_new[67]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[68] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[68]),
        .Q(queue_dout_new[68]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[69] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[69]),
        .Q(queue_dout_new[69]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[6]),
        .Q(queue_dout_new[6]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[70] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[70]),
        .Q(queue_dout_new[70]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[71] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[71]),
        .Q(queue_dout_new[71]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[72] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[72]),
        .Q(queue_dout_new[72]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[73] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[73]),
        .Q(queue_dout_new[73]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[74] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[74]),
        .Q(queue_dout_new[74]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[75] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[75]),
        .Q(queue_dout_new[75]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[76] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[76]),
        .Q(queue_dout_new[76]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[77] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[77]),
        .Q(queue_dout_new[77]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[78] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[78]),
        .Q(queue_dout_new[78]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[79] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[79]),
        .Q(queue_dout_new[79]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[7]),
        .Q(queue_dout_new[7]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[80] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[80]),
        .Q(queue_dout_new[80]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[81] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[81]),
        .Q(queue_dout_new[81]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[82] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[82]),
        .Q(queue_dout_new[82]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[83] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[83]),
        .Q(queue_dout_new[83]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[84] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[84]),
        .Q(queue_dout_new[84]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[85] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[85]),
        .Q(queue_dout_new[85]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[86] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[86]),
        .Q(queue_dout_new[86]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[87] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[87]),
        .Q(queue_dout_new[87]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[88] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[88]),
        .Q(queue_dout_new[88]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[89] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[89]),
        .Q(queue_dout_new[89]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[8]),
        .Q(queue_dout_new[8]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[90] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[90]),
        .Q(queue_dout_new[90]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[91] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[91]),
        .Q(queue_dout_new[91]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[92] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[92]),
        .Q(queue_dout_new[92]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[93] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[93]),
        .Q(queue_dout_new[93]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[94] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[94]),
        .Q(queue_dout_new[94]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[95] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[95]),
        .Q(queue_dout_new[95]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[96] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[96]),
        .Q(queue_dout_new[96]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[97] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[97]),
        .Q(queue_dout_new[97]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[98] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[98]),
        .Q(queue_dout_new[98]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[99] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[99]),
        .Q(queue_dout_new[99]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_new_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .D(reg1[9]),
        .Q(queue_dout_new[9]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
LUT5 #(
    .INIT(32'h000000BA)) 
     \GEN_MM2S.queue_dout_valid_i_1 
       (.I0(queue_dout_valid),
        .I1(ftch1_queue_empty),
        .I2(m_axis_ftch1_tready),
        .I3(queue_dout_valid),
        .I4(\n_0_GEN_MM2S.reg1[121]_i_1 ),
        .O(\n_0_GEN_MM2S.queue_dout_valid_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_dout_valid_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_MM2S.queue_dout_valid_i_1 ),
        .Q(queue_dout_valid),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'hBA)) 
     \GEN_MM2S.queue_empty_new_i_1 
       (.I0(\n_0_GEN_MM2S.reg1[121]_i_1 ),
        .I1(ftch1_queue_empty),
        .I2(m_axis_ftch1_tready),
        .O(p_3_out));
LUT5 #(
    .INIT(32'h8AAAAAAA)) 
     \GEN_MM2S.queue_empty_new_i_2 
       (.I0(ftch1_queue_empty),
        .I1(ftch1_queue_full),
        .I2(data_concat_valid),
        .I3(ftch_active),
        .I4(ftch1_active),
        .O(\n_0_GEN_MM2S.queue_empty_new_i_2 ));
FDSE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_empty_new_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_MM2S.queue_empty_new_i_2 ),
        .Q(ftch1_queue_empty),
        .S(p_3_out));
LUT6 #(
    .INIT(64'h000000000000FF80)) 
     \GEN_MM2S.queue_full_new_i_1 
       (.I0(data_concat_valid),
        .I1(ftch_active),
        .I2(ftch1_active),
        .I3(ftch1_queue_full),
        .I4(\n_0_GEN_MM2S.queue_dout_new[121]_i_1 ),
        .I5(\n_0_GEN_MM2S.reg1[121]_i_1 ),
        .O(\n_0_GEN_MM2S.queue_full_new_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.queue_full_new_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_MM2S.queue_full_new_i_1 ),
        .Q(ftch1_queue_full),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'hB)) 
     \GEN_MM2S.reg1[121]_i_1 
       (.I0(desc1_flush),
        .I1(m_axi_sg_aresetn),
        .O(\n_0_GEN_MM2S.reg1[121]_i_1 ));
LUT4 #(
    .INIT(16'h0080)) 
     \GEN_MM2S.reg1[121]_i_2 
       (.I0(ftch1_active),
        .I1(ftch_active),
        .I2(data_concat_valid),
        .I3(ftch1_queue_full),
        .O(queue_wren_new));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[0]),
        .Q(reg1[0]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[100] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_orig[100]),
        .Q(reg1[100]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[101] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_orig[101]),
        .Q(reg1[101]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[102] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_orig[102]),
        .Q(reg1[102]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[103] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_orig[103]),
        .Q(reg1[103]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[104] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_orig[104]),
        .Q(reg1[104]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[105] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_orig[105]),
        .Q(reg1[105]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[106] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_orig[106]),
        .Q(reg1[106]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[107] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_orig[107]),
        .Q(reg1[107]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[108] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_orig[108]),
        .Q(reg1[108]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[109] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_orig[109]),
        .Q(reg1[109]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[10]),
        .Q(reg1[10]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[110] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_orig[110]),
        .Q(reg1[110]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[111] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_orig[111]),
        .Q(reg1[111]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[112] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_orig[112]),
        .Q(reg1[112]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[113] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_orig[113]),
        .Q(reg1[113]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[114] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_orig[114]),
        .Q(reg1[114]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[115] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_orig[115]),
        .Q(reg1[115]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[116] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_orig[116]),
        .Q(reg1[116]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[117] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_orig[117]),
        .Q(reg1[117]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[118] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_orig[118]),
        .Q(reg1[118]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[119] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_orig[119]),
        .Q(reg1[119]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[11]),
        .Q(reg1[11]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[120] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_orig[120]),
        .Q(reg1[120]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[121] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_orig[121]),
        .Q(reg1[121]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[12]),
        .Q(reg1[12]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[13]),
        .Q(reg1[13]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[14]),
        .Q(reg1[14]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[15]),
        .Q(reg1[15]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[16]),
        .Q(reg1[16]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[17]),
        .Q(reg1[17]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[18]),
        .Q(reg1[18]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[19]),
        .Q(reg1[19]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[1]),
        .Q(reg1[1]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[20]),
        .Q(reg1[20]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[21]),
        .Q(reg1[21]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[22]),
        .Q(reg1[22]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[23]),
        .Q(reg1[23]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[24]),
        .Q(reg1[24]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[25]),
        .Q(reg1[25]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[26]),
        .Q(reg1[26]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[27]),
        .Q(reg1[27]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[28]),
        .Q(reg1[28]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[29]),
        .Q(reg1[29]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[2]),
        .Q(reg1[2]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[30]),
        .Q(reg1[30]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[31]),
        .Q(reg1[31]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[32]),
        .Q(reg1[32]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[33]),
        .Q(reg1[33]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[34] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[34]),
        .Q(reg1[34]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[35]),
        .Q(reg1[35]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[36] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[36]),
        .Q(reg1[36]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[37] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[37]),
        .Q(reg1[37]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[38] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[38]),
        .Q(reg1[38]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[39] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[39]),
        .Q(reg1[39]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[3]),
        .Q(reg1[3]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[40] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[40]),
        .Q(reg1[40]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[41] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[41]),
        .Q(reg1[41]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[42] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[42]),
        .Q(reg1[42]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[43] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[43]),
        .Q(reg1[43]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[44] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[44]),
        .Q(reg1[44]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[45] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[45]),
        .Q(reg1[45]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[46] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[46]),
        .Q(reg1[46]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[47] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[47]),
        .Q(reg1[47]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[48] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[48]),
        .Q(reg1[48]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[49] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[49]),
        .Q(reg1[49]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[4]),
        .Q(reg1[4]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[50] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[50]),
        .Q(reg1[50]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[51] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[51]),
        .Q(reg1[51]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[52] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[52]),
        .Q(reg1[52]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[53] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[53]),
        .Q(reg1[53]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[54] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[54]),
        .Q(reg1[54]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[55] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[55]),
        .Q(reg1[55]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[56] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[56]),
        .Q(reg1[56]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[57] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[57]),
        .Q(reg1[57]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[58] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[58]),
        .Q(reg1[58]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[59] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[59]),
        .Q(reg1[59]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[5]),
        .Q(reg1[5]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[60] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[60]),
        .Q(reg1[60]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[61] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[61]),
        .Q(reg1[61]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[62] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[62]),
        .Q(reg1[62]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[63] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[63]),
        .Q(reg1[63]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[64] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[64]),
        .Q(reg1[64]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[65] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[65]),
        .Q(reg1[65]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[66] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[66]),
        .Q(reg1[66]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[67] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[67]),
        .Q(reg1[67]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[68] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[68]),
        .Q(reg1[68]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[69] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[69]),
        .Q(reg1[69]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[6]),
        .Q(reg1[6]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[70] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[70]),
        .Q(reg1[70]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[71] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[71]),
        .Q(reg1[71]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[72] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[72]),
        .Q(reg1[72]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[73] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[73]),
        .Q(reg1[73]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[74] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[74]),
        .Q(reg1[74]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[75] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[75]),
        .Q(reg1[75]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[76] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[76]),
        .Q(reg1[76]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[77] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[77]),
        .Q(reg1[77]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[78] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[78]),
        .Q(reg1[78]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[79] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[79]),
        .Q(reg1[79]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[7]),
        .Q(reg1[7]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[80] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[80]),
        .Q(reg1[80]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[81] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[81]),
        .Q(reg1[81]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[82] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[82]),
        .Q(reg1[82]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[83] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[83]),
        .Q(reg1[83]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[84] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[84]),
        .Q(reg1[84]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[85] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[85]),
        .Q(reg1[85]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[86] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[86]),
        .Q(reg1[86]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[87] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[87]),
        .Q(reg1[87]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[88] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[88]),
        .Q(reg1[88]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[89] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[89]),
        .Q(reg1[89]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[8]),
        .Q(reg1[8]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[90] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[90]),
        .Q(reg1[90]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[91] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[91]),
        .Q(reg1[91]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[92] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[92]),
        .Q(reg1[92]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[93] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[93]),
        .Q(reg1[93]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[94] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[94]),
        .Q(reg1[94]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[95] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[95]),
        .Q(reg1[95]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[96] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_orig[96]),
        .Q(reg1[96]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[97] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_orig[97]),
        .Q(reg1[97]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[98] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_orig[98]),
        .Q(reg1[98]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[99] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_orig[99]),
        .Q(reg1[99]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MM2S.reg1_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(data_concat[9]),
        .Q(reg1[9]),
        .R(\n_0_GEN_MM2S.reg1[121]_i_1 ));
GND GND
       (.G(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \current_bd[31]_i_1 
       (.I0(m_axi_sg_aresetn),
        .O(\n_0_current_bd[31]_i_1 ));
LUT2 #(
    .INIT(4'h8)) 
     \current_bd[31]_i_2 
       (.I0(ftch_cmnd_wr),
        .I1(ftch_active),
        .O(current_bd0));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(current_bd0),
        .D(ftch_cmnd_data[42]),
        .Q(ftch_tdata_new_orig[100]),
        .R(\n_0_current_bd[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(current_bd0),
        .D(ftch_cmnd_data[43]),
        .Q(ftch_tdata_new_orig[101]),
        .R(\n_0_current_bd[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(current_bd0),
        .D(ftch_cmnd_data[44]),
        .Q(ftch_tdata_new_orig[102]),
        .R(\n_0_current_bd[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(current_bd0),
        .D(ftch_cmnd_data[45]),
        .Q(ftch_tdata_new_orig[103]),
        .R(\n_0_current_bd[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(current_bd0),
        .D(ftch_cmnd_data[46]),
        .Q(ftch_tdata_new_orig[104]),
        .R(\n_0_current_bd[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(current_bd0),
        .D(ftch_cmnd_data[47]),
        .Q(ftch_tdata_new_orig[105]),
        .R(\n_0_current_bd[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(current_bd0),
        .D(ftch_cmnd_data[48]),
        .Q(ftch_tdata_new_orig[106]),
        .R(\n_0_current_bd[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(current_bd0),
        .D(ftch_cmnd_data[49]),
        .Q(ftch_tdata_new_orig[107]),
        .R(\n_0_current_bd[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(current_bd0),
        .D(ftch_cmnd_data[50]),
        .Q(ftch_tdata_new_orig[108]),
        .R(\n_0_current_bd[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(current_bd0),
        .D(ftch_cmnd_data[51]),
        .Q(ftch_tdata_new_orig[109]),
        .R(\n_0_current_bd[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(current_bd0),
        .D(ftch_cmnd_data[52]),
        .Q(ftch_tdata_new_orig[110]),
        .R(\n_0_current_bd[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(current_bd0),
        .D(ftch_cmnd_data[53]),
        .Q(ftch_tdata_new_orig[111]),
        .R(\n_0_current_bd[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(current_bd0),
        .D(ftch_cmnd_data[54]),
        .Q(ftch_tdata_new_orig[112]),
        .R(\n_0_current_bd[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(current_bd0),
        .D(ftch_cmnd_data[55]),
        .Q(ftch_tdata_new_orig[113]),
        .R(\n_0_current_bd[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(current_bd0),
        .D(ftch_cmnd_data[56]),
        .Q(ftch_tdata_new_orig[114]),
        .R(\n_0_current_bd[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(current_bd0),
        .D(ftch_cmnd_data[57]),
        .Q(ftch_tdata_new_orig[115]),
        .R(\n_0_current_bd[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(current_bd0),
        .D(ftch_cmnd_data[58]),
        .Q(ftch_tdata_new_orig[116]),
        .R(\n_0_current_bd[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(current_bd0),
        .D(ftch_cmnd_data[59]),
        .Q(ftch_tdata_new_orig[117]),
        .R(\n_0_current_bd[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(current_bd0),
        .D(ftch_cmnd_data[60]),
        .Q(ftch_tdata_new_orig[118]),
        .R(\n_0_current_bd[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(current_bd0),
        .D(ftch_cmnd_data[61]),
        .Q(ftch_tdata_new_orig[119]),
        .R(\n_0_current_bd[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(current_bd0),
        .D(ftch_cmnd_data[62]),
        .Q(ftch_tdata_new_orig[120]),
        .R(\n_0_current_bd[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(current_bd0),
        .D(ftch_cmnd_data[63]),
        .Q(ftch_tdata_new_orig[121]),
        .R(\n_0_current_bd[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(current_bd0),
        .D(ftch_cmnd_data[38]),
        .Q(ftch_tdata_new_orig[96]),
        .R(\n_0_current_bd[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(current_bd0),
        .D(ftch_cmnd_data[39]),
        .Q(ftch_tdata_new_orig[97]),
        .R(\n_0_current_bd[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(current_bd0),
        .D(ftch_cmnd_data[40]),
        .Q(ftch_tdata_new_orig[98]),
        .R(\n_0_current_bd[31]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \current_bd_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(current_bd0),
        .D(ftch_cmnd_data[41]),
        .Q(ftch_tdata_new_orig[99]),
        .R(\n_0_current_bd[31]_i_1 ));
LUT2 #(
    .INIT(4'hE)) 
     ftch_active_inferred_i_1
       (.I0(ftch1_active),
        .I1(ftch2_active),
        .O(ftch_active));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(\<const0> ),
        .O(queue_dout2_valid));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(\<const0> ),
        .O(queue_dout2_new[121]));
LUT1 #(
    .INIT(2'h2)) 
     i_10
       (.I0(\<const0> ),
        .O(queue_dout2_new[112]));
LUT1 #(
    .INIT(2'h2)) 
     i_100
       (.I0(\<const0> ),
        .O(queue_dout2_new[22]));
LUT1 #(
    .INIT(2'h2)) 
     i_101
       (.I0(\<const0> ),
        .O(queue_dout2_new[21]));
LUT1 #(
    .INIT(2'h2)) 
     i_102
       (.I0(\<const0> ),
        .O(queue_dout2_new[20]));
LUT1 #(
    .INIT(2'h2)) 
     i_103
       (.I0(\<const0> ),
        .O(queue_dout2_new[19]));
LUT1 #(
    .INIT(2'h2)) 
     i_104
       (.I0(\<const0> ),
        .O(queue_dout2_new[18]));
LUT1 #(
    .INIT(2'h2)) 
     i_105
       (.I0(\<const0> ),
        .O(queue_dout2_new[17]));
LUT1 #(
    .INIT(2'h2)) 
     i_106
       (.I0(\<const0> ),
        .O(queue_dout2_new[16]));
LUT1 #(
    .INIT(2'h2)) 
     i_107
       (.I0(\<const0> ),
        .O(queue_dout2_new[15]));
LUT1 #(
    .INIT(2'h2)) 
     i_108
       (.I0(\<const0> ),
        .O(queue_dout2_new[14]));
LUT1 #(
    .INIT(2'h2)) 
     i_109
       (.I0(\<const0> ),
        .O(queue_dout2_new[13]));
LUT1 #(
    .INIT(2'h2)) 
     i_11
       (.I0(\<const0> ),
        .O(queue_dout2_new[111]));
LUT1 #(
    .INIT(2'h2)) 
     i_110
       (.I0(\<const0> ),
        .O(queue_dout2_new[12]));
LUT1 #(
    .INIT(2'h2)) 
     i_111
       (.I0(\<const0> ),
        .O(queue_dout2_new[11]));
LUT1 #(
    .INIT(2'h2)) 
     i_112
       (.I0(\<const0> ),
        .O(queue_dout2_new[10]));
LUT1 #(
    .INIT(2'h2)) 
     i_113
       (.I0(\<const0> ),
        .O(queue_dout2_new[9]));
LUT1 #(
    .INIT(2'h2)) 
     i_114
       (.I0(\<const0> ),
        .O(queue_dout2_new[8]));
LUT1 #(
    .INIT(2'h2)) 
     i_115
       (.I0(\<const0> ),
        .O(queue_dout2_new[7]));
LUT1 #(
    .INIT(2'h2)) 
     i_116
       (.I0(\<const0> ),
        .O(queue_dout2_new[6]));
LUT1 #(
    .INIT(2'h2)) 
     i_117
       (.I0(\<const0> ),
        .O(queue_dout2_new[5]));
LUT1 #(
    .INIT(2'h2)) 
     i_118
       (.I0(\<const0> ),
        .O(queue_dout2_new[4]));
LUT1 #(
    .INIT(2'h2)) 
     i_119
       (.I0(\<const0> ),
        .O(queue_dout2_new[3]));
LUT1 #(
    .INIT(2'h2)) 
     i_12
       (.I0(\<const0> ),
        .O(queue_dout2_new[110]));
LUT1 #(
    .INIT(2'h2)) 
     i_120
       (.I0(\<const0> ),
        .O(queue_dout2_new[2]));
LUT1 #(
    .INIT(2'h2)) 
     i_121
       (.I0(\<const0> ),
        .O(queue_dout2_new[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_122
       (.I0(\<const0> ),
        .O(queue_dout2_new[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_13
       (.I0(\<const0> ),
        .O(queue_dout2_new[109]));
LUT1 #(
    .INIT(2'h2)) 
     i_14
       (.I0(\<const0> ),
        .O(queue_dout2_new[108]));
LUT1 #(
    .INIT(2'h2)) 
     i_15
       (.I0(\<const0> ),
        .O(queue_dout2_new[107]));
LUT1 #(
    .INIT(2'h2)) 
     i_16
       (.I0(\<const0> ),
        .O(queue_dout2_new[106]));
LUT1 #(
    .INIT(2'h2)) 
     i_17
       (.I0(\<const0> ),
        .O(queue_dout2_new[105]));
LUT1 #(
    .INIT(2'h2)) 
     i_18
       (.I0(\<const0> ),
        .O(queue_dout2_new[104]));
LUT1 #(
    .INIT(2'h2)) 
     i_19
       (.I0(\<const0> ),
        .O(queue_dout2_new[103]));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(\<const0> ),
        .O(queue_dout2_new[120]));
LUT1 #(
    .INIT(2'h2)) 
     i_20
       (.I0(\<const0> ),
        .O(queue_dout2_new[102]));
LUT1 #(
    .INIT(2'h2)) 
     i_21
       (.I0(\<const0> ),
        .O(queue_dout2_new[101]));
LUT1 #(
    .INIT(2'h2)) 
     i_22
       (.I0(\<const0> ),
        .O(queue_dout2_new[100]));
LUT1 #(
    .INIT(2'h2)) 
     i_23
       (.I0(\<const0> ),
        .O(queue_dout2_new[99]));
LUT1 #(
    .INIT(2'h2)) 
     i_24
       (.I0(\<const0> ),
        .O(queue_dout2_new[98]));
LUT1 #(
    .INIT(2'h2)) 
     i_25
       (.I0(\<const0> ),
        .O(queue_dout2_new[97]));
LUT1 #(
    .INIT(2'h2)) 
     i_26
       (.I0(\<const0> ),
        .O(queue_dout2_new[96]));
LUT1 #(
    .INIT(2'h2)) 
     i_27
       (.I0(\<const0> ),
        .O(queue_dout2_new[95]));
LUT1 #(
    .INIT(2'h2)) 
     i_28
       (.I0(\<const0> ),
        .O(queue_dout2_new[94]));
LUT1 #(
    .INIT(2'h2)) 
     i_29
       (.I0(\<const0> ),
        .O(queue_dout2_new[93]));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(\<const0> ),
        .O(queue_dout2_new[119]));
LUT1 #(
    .INIT(2'h2)) 
     i_30
       (.I0(\<const0> ),
        .O(queue_dout2_new[92]));
LUT1 #(
    .INIT(2'h2)) 
     i_31
       (.I0(\<const0> ),
        .O(queue_dout2_new[91]));
LUT1 #(
    .INIT(2'h2)) 
     i_32
       (.I0(\<const0> ),
        .O(queue_dout2_new[90]));
LUT1 #(
    .INIT(2'h2)) 
     i_33
       (.I0(\<const0> ),
        .O(queue_dout2_new[89]));
LUT1 #(
    .INIT(2'h2)) 
     i_34
       (.I0(\<const0> ),
        .O(queue_dout2_new[88]));
LUT1 #(
    .INIT(2'h2)) 
     i_35
       (.I0(\<const0> ),
        .O(queue_dout2_new[87]));
LUT1 #(
    .INIT(2'h2)) 
     i_36
       (.I0(\<const0> ),
        .O(queue_dout2_new[86]));
LUT1 #(
    .INIT(2'h2)) 
     i_37
       (.I0(\<const0> ),
        .O(queue_dout2_new[85]));
LUT1 #(
    .INIT(2'h2)) 
     i_38
       (.I0(\<const0> ),
        .O(queue_dout2_new[84]));
LUT1 #(
    .INIT(2'h2)) 
     i_39
       (.I0(\<const0> ),
        .O(queue_dout2_new[83]));
LUT1 #(
    .INIT(2'h2)) 
     i_4
       (.I0(\<const0> ),
        .O(queue_dout2_new[118]));
LUT1 #(
    .INIT(2'h2)) 
     i_40
       (.I0(\<const0> ),
        .O(queue_dout2_new[82]));
LUT1 #(
    .INIT(2'h2)) 
     i_41
       (.I0(\<const0> ),
        .O(queue_dout2_new[81]));
LUT1 #(
    .INIT(2'h2)) 
     i_42
       (.I0(\<const0> ),
        .O(queue_dout2_new[80]));
LUT1 #(
    .INIT(2'h2)) 
     i_43
       (.I0(\<const0> ),
        .O(queue_dout2_new[79]));
LUT1 #(
    .INIT(2'h2)) 
     i_44
       (.I0(\<const0> ),
        .O(queue_dout2_new[78]));
LUT1 #(
    .INIT(2'h2)) 
     i_45
       (.I0(\<const0> ),
        .O(queue_dout2_new[77]));
LUT1 #(
    .INIT(2'h2)) 
     i_46
       (.I0(\<const0> ),
        .O(queue_dout2_new[76]));
LUT1 #(
    .INIT(2'h2)) 
     i_47
       (.I0(\<const0> ),
        .O(queue_dout2_new[75]));
LUT1 #(
    .INIT(2'h2)) 
     i_48
       (.I0(\<const0> ),
        .O(queue_dout2_new[74]));
LUT1 #(
    .INIT(2'h2)) 
     i_49
       (.I0(\<const0> ),
        .O(queue_dout2_new[73]));
LUT1 #(
    .INIT(2'h2)) 
     i_5
       (.I0(\<const0> ),
        .O(queue_dout2_new[117]));
LUT1 #(
    .INIT(2'h2)) 
     i_50
       (.I0(\<const0> ),
        .O(queue_dout2_new[72]));
LUT1 #(
    .INIT(2'h2)) 
     i_51
       (.I0(\<const0> ),
        .O(queue_dout2_new[71]));
LUT1 #(
    .INIT(2'h2)) 
     i_52
       (.I0(\<const0> ),
        .O(queue_dout2_new[70]));
LUT1 #(
    .INIT(2'h2)) 
     i_53
       (.I0(\<const0> ),
        .O(queue_dout2_new[69]));
LUT1 #(
    .INIT(2'h2)) 
     i_54
       (.I0(\<const0> ),
        .O(queue_dout2_new[68]));
LUT1 #(
    .INIT(2'h2)) 
     i_55
       (.I0(\<const0> ),
        .O(queue_dout2_new[67]));
LUT1 #(
    .INIT(2'h2)) 
     i_56
       (.I0(\<const0> ),
        .O(queue_dout2_new[66]));
LUT1 #(
    .INIT(2'h2)) 
     i_57
       (.I0(\<const0> ),
        .O(queue_dout2_new[65]));
LUT1 #(
    .INIT(2'h2)) 
     i_58
       (.I0(\<const0> ),
        .O(queue_dout2_new[64]));
LUT1 #(
    .INIT(2'h2)) 
     i_59
       (.I0(\<const0> ),
        .O(queue_dout2_new[63]));
LUT1 #(
    .INIT(2'h2)) 
     i_6
       (.I0(\<const0> ),
        .O(queue_dout2_new[116]));
LUT1 #(
    .INIT(2'h2)) 
     i_60
       (.I0(\<const0> ),
        .O(queue_dout2_new[62]));
LUT1 #(
    .INIT(2'h2)) 
     i_61
       (.I0(\<const0> ),
        .O(queue_dout2_new[61]));
LUT1 #(
    .INIT(2'h2)) 
     i_62
       (.I0(\<const0> ),
        .O(queue_dout2_new[60]));
LUT1 #(
    .INIT(2'h2)) 
     i_63
       (.I0(\<const0> ),
        .O(queue_dout2_new[59]));
LUT1 #(
    .INIT(2'h2)) 
     i_64
       (.I0(\<const0> ),
        .O(queue_dout2_new[58]));
LUT1 #(
    .INIT(2'h2)) 
     i_65
       (.I0(\<const0> ),
        .O(queue_dout2_new[57]));
LUT1 #(
    .INIT(2'h2)) 
     i_66
       (.I0(\<const0> ),
        .O(queue_dout2_new[56]));
LUT1 #(
    .INIT(2'h2)) 
     i_67
       (.I0(\<const0> ),
        .O(queue_dout2_new[55]));
LUT1 #(
    .INIT(2'h2)) 
     i_68
       (.I0(\<const0> ),
        .O(queue_dout2_new[54]));
LUT1 #(
    .INIT(2'h2)) 
     i_69
       (.I0(\<const0> ),
        .O(queue_dout2_new[53]));
LUT1 #(
    .INIT(2'h2)) 
     i_7
       (.I0(\<const0> ),
        .O(queue_dout2_new[115]));
LUT1 #(
    .INIT(2'h2)) 
     i_70
       (.I0(\<const0> ),
        .O(queue_dout2_new[52]));
LUT1 #(
    .INIT(2'h2)) 
     i_71
       (.I0(\<const0> ),
        .O(queue_dout2_new[51]));
LUT1 #(
    .INIT(2'h2)) 
     i_72
       (.I0(\<const0> ),
        .O(queue_dout2_new[50]));
LUT1 #(
    .INIT(2'h2)) 
     i_73
       (.I0(\<const0> ),
        .O(queue_dout2_new[49]));
LUT1 #(
    .INIT(2'h2)) 
     i_74
       (.I0(\<const0> ),
        .O(queue_dout2_new[48]));
LUT1 #(
    .INIT(2'h2)) 
     i_75
       (.I0(\<const0> ),
        .O(queue_dout2_new[47]));
LUT1 #(
    .INIT(2'h2)) 
     i_76
       (.I0(\<const0> ),
        .O(queue_dout2_new[46]));
LUT1 #(
    .INIT(2'h2)) 
     i_77
       (.I0(\<const0> ),
        .O(queue_dout2_new[45]));
LUT1 #(
    .INIT(2'h2)) 
     i_78
       (.I0(\<const0> ),
        .O(queue_dout2_new[44]));
LUT1 #(
    .INIT(2'h2)) 
     i_79
       (.I0(\<const0> ),
        .O(queue_dout2_new[43]));
LUT1 #(
    .INIT(2'h2)) 
     i_8
       (.I0(\<const0> ),
        .O(queue_dout2_new[114]));
LUT1 #(
    .INIT(2'h2)) 
     i_80
       (.I0(\<const0> ),
        .O(queue_dout2_new[42]));
LUT1 #(
    .INIT(2'h2)) 
     i_81
       (.I0(\<const0> ),
        .O(queue_dout2_new[41]));
LUT1 #(
    .INIT(2'h2)) 
     i_82
       (.I0(\<const0> ),
        .O(queue_dout2_new[40]));
LUT1 #(
    .INIT(2'h2)) 
     i_83
       (.I0(\<const0> ),
        .O(queue_dout2_new[39]));
LUT1 #(
    .INIT(2'h2)) 
     i_84
       (.I0(\<const0> ),
        .O(queue_dout2_new[38]));
LUT1 #(
    .INIT(2'h2)) 
     i_85
       (.I0(\<const0> ),
        .O(queue_dout2_new[37]));
LUT1 #(
    .INIT(2'h2)) 
     i_86
       (.I0(\<const0> ),
        .O(queue_dout2_new[36]));
LUT1 #(
    .INIT(2'h2)) 
     i_87
       (.I0(\<const0> ),
        .O(queue_dout2_new[35]));
LUT1 #(
    .INIT(2'h2)) 
     i_88
       (.I0(\<const0> ),
        .O(queue_dout2_new[34]));
LUT1 #(
    .INIT(2'h2)) 
     i_89
       (.I0(\<const0> ),
        .O(queue_dout2_new[33]));
LUT1 #(
    .INIT(2'h2)) 
     i_9
       (.I0(\<const0> ),
        .O(queue_dout2_new[113]));
LUT1 #(
    .INIT(2'h2)) 
     i_90
       (.I0(\<const0> ),
        .O(queue_dout2_new[32]));
LUT1 #(
    .INIT(2'h2)) 
     i_91
       (.I0(\<const0> ),
        .O(queue_dout2_new[31]));
LUT1 #(
    .INIT(2'h2)) 
     i_92
       (.I0(\<const0> ),
        .O(queue_dout2_new[30]));
LUT1 #(
    .INIT(2'h2)) 
     i_93
       (.I0(\<const0> ),
        .O(queue_dout2_new[29]));
LUT1 #(
    .INIT(2'h2)) 
     i_94
       (.I0(\<const0> ),
        .O(queue_dout2_new[28]));
LUT1 #(
    .INIT(2'h2)) 
     i_95
       (.I0(\<const0> ),
        .O(queue_dout2_new[27]));
LUT1 #(
    .INIT(2'h2)) 
     i_96
       (.I0(\<const0> ),
        .O(queue_dout2_new[26]));
LUT1 #(
    .INIT(2'h2)) 
     i_97
       (.I0(\<const0> ),
        .O(queue_dout2_new[25]));
LUT1 #(
    .INIT(2'h2)) 
     i_98
       (.I0(\<const0> ),
        .O(queue_dout2_new[24]));
LUT1 #(
    .INIT(2'h2)) 
     i_99
       (.I0(\<const0> ),
        .O(queue_dout2_new[23]));
LUT2 #(
    .INIT(4'h1)) 
     m_axis_ftch1_desc_available_INST_0
       (.I0(ch2_sg_idle),
        .I1(ftch1_queue_empty),
        .O(m_axis_ftch1_desc_available));
endmodule

(* ORIG_REF_NAME = "axi_sg_ftch_sm" *) 
module axi_cdma_0_axi_sg_ftch_sm
   (O1,
    O2,
    ch1_active_i,
    ch2_stale_descriptor,
    sig_sg2sgcntlr_ftch_idle,
    O3,
    Q,
    O4,
    E,
    O5,
    O6,
    O7,
    sg_ftch_error0,
    O8,
    m_axi_aclk,
    ch1_sg_idle,
    sig_rst2sg_resetn,
    I1,
    ch1_ftch_queue_empty,
    I4,
    ch1_ftch_active,
    D,
    ftch_done,
    I5,
    ftch_stale_desc,
    SR,
    ftch_interr,
    ftch_slverr,
    ftch_decerr,
    I2);
  output O1;
  output O2;
  output ch1_active_i;
  output ch2_stale_descriptor;
  output sig_sg2sgcntlr_ftch_idle;
  output O3;
  output [1:0]Q;
  output O4;
  output [0:0]E;
  output O5;
  output O6;
  output O7;
  output sg_ftch_error0;
  output [25:0]O8;
  input m_axi_aclk;
  input ch1_sg_idle;
  input sig_rst2sg_resetn;
  input I1;
  input ch1_ftch_queue_empty;
  input I4;
  input ch1_ftch_active;
  input [0:0]D;
  input ftch_done;
  input [0:0]I5;
  input ftch_stale_desc;
  input [0:0]SR;
  input ftch_interr;
  input ftch_slverr;
  input ftch_decerr;
  input [25:0]I2;

  wire [0:0]D;
  wire [0:0]E;
  wire I1;
  wire [25:0]I2;
  wire I4;
  wire [0:0]I5;
  wire O1;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire [25:0]O8;
  wire [1:0]Q;
  wire [0:0]SR;
(* MARK_DEBUG *)   wire ch1_active_i;
  wire ch1_active_set;
  wire ch1_ftch_active;
  wire ch1_ftch_queue_empty;
  wire ch1_sg_idle;
(* MARK_DEBUG *)   wire ch1_stale_descriptor;
  wire ch2_stale_descriptor;
  wire ftch_decerr;
  wire ftch_done;
  wire ftch_interr;
  wire [0:0]ftch_ns;
  wire ftch_slverr;
  wire ftch_stale_desc;
  wire m_axi_aclk;
  wire \n_0_GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1 ;
  wire \n_0_GEN_CH1_FETCH.ch1_active_i_i_1 ;
  wire \n_0_GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1 ;
  wire \n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_1 ;
  wire \n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_2 ;
  wire \n_0_GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1 ;
  wire \n_0_GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1 ;
  wire \n_0_ftch_cs[0]_i_3 ;
  wire sg_ftch_error0;
  wire sig_rst2sg_resetn;
  wire sig_sg2sgcntlr_ftch_idle;

  assign O2 = ch1_stale_descriptor;
(* SOFT_HLUTNM = "soft_lutpair249" *) 
   LUT3 #(
    .INIT(8'hF8)) 
     \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1 
       (.I0(ftch_stale_desc),
        .I1(ch1_ftch_active),
        .I2(ch1_stale_descriptor),
        .O(\n_0_GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1 ));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1 ),
        .Q(ch1_stale_descriptor),
        .R(SR));
LUT3 #(
    .INIT(8'hA8)) 
     \GEN_CH1_FETCH.ch1_active_i_i_1 
       (.I0(sig_rst2sg_resetn),
        .I1(ch1_active_i),
        .I2(ch1_active_set),
        .O(\n_0_GEN_CH1_FETCH.ch1_active_i_i_1 ));
LUT6 #(
    .INIT(64'h0000000000B30000)) 
     \GEN_CH1_FETCH.ch1_active_i_i_2 
       (.I0(ftch_done),
        .I1(Q[1]),
        .I2(O1),
        .I3(Q[0]),
        .I4(I4),
        .I5(I1),
        .O(ch1_active_set));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_CH1_FETCH.ch1_active_i_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CH1_FETCH.ch1_active_i_i_1 ),
        .Q(ch1_active_i),
        .R(1'b0));
LUT3 #(
    .INIT(8'hF8)) 
     \GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1 
       (.I0(ch1_ftch_active),
        .I1(ftch_decerr),
        .I2(O6),
        .O(\n_0_GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1 ));
FDRE \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1 ),
        .Q(O6),
        .R(SR));
LUT6 #(
    .INIT(64'hFFFFFCFFFFFFF8FF)) 
     \GEN_CH1_FETCH.ch1_ftch_idle_i_1 
       (.I0(\n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_2 ),
        .I1(ch1_sg_idle),
        .I2(O3),
        .I3(sig_rst2sg_resetn),
        .I4(I1),
        .I5(sig_sg2sgcntlr_ftch_idle),
        .O(\n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_1 ));
LUT6 #(
    .INIT(64'h808280A2808280AA)) 
     \GEN_CH1_FETCH.ch1_ftch_idle_i_2 
       (.I0(ch1_ftch_queue_empty),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(I4),
        .I4(ch1_ftch_active),
        .I5(I1),
        .O(\n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_2 ));
FDRE \GEN_CH1_FETCH.ch1_ftch_idle_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_1 ),
        .Q(sig_sg2sgcntlr_ftch_idle),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
     \GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1 
       (.I0(I1),
        .I1(ftch_done),
        .I2(ch1_stale_descriptor),
        .I3(ftch_interr),
        .I4(ch1_ftch_active),
        .I5(O3),
        .O(\n_0_GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1 ),
        .Q(O3),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair249" *) 
   LUT3 #(
    .INIT(8'hF8)) 
     \GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1 
       (.I0(ch1_ftch_active),
        .I1(ftch_slverr),
        .I2(O7),
        .O(\n_0_GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1 ));
FDRE \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1 ),
        .Q(O7),
        .R(SR));
LUT3 #(
    .INIT(8'h02)) 
     \GEN_QUEUE.FTCH_QUEUE_I_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(I1),
        .O(E));
LUT6 #(
    .INIT(64'hFFFFFFFF08000000)) 
     \ftch_cs[0]_i_1 
       (.I0(Q[1]),
        .I1(ch1_ftch_active),
        .I2(O1),
        .I3(ftch_done),
        .I4(I4),
        .I5(\n_0_ftch_cs[0]_i_3 ),
        .O(ftch_ns));
LUT6 #(
    .INIT(64'hFFFFFFFFFF8000F0)) 
     \ftch_cs[0]_i_3 
       (.I0(ftch_done),
        .I1(O1),
        .I2(I4),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(I1),
        .O(\n_0_ftch_cs[0]_i_3 ));
LUT2 #(
    .INIT(4'hE)) 
     \ftch_cs[0]_i_4 
       (.I0(ch1_stale_descriptor),
        .I1(I5),
        .O(O4));
FDRE \ftch_cs_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ftch_ns),
        .Q(Q[0]),
        .R(SR));
FDRE \ftch_cs_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(D),
        .Q(Q[1]),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair248" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \ftch_error_addr[31]_i_2 
       (.I0(O6),
        .I1(O7),
        .I2(O3),
        .O(O5));
FDRE \ftch_error_addr_reg[10] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(I2[4]),
        .Q(O8[4]),
        .R(SR));
FDRE \ftch_error_addr_reg[11] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(I2[5]),
        .Q(O8[5]),
        .R(SR));
FDRE \ftch_error_addr_reg[12] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(I2[6]),
        .Q(O8[6]),
        .R(SR));
FDRE \ftch_error_addr_reg[13] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(I2[7]),
        .Q(O8[7]),
        .R(SR));
FDRE \ftch_error_addr_reg[14] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(I2[8]),
        .Q(O8[8]),
        .R(SR));
FDRE \ftch_error_addr_reg[15] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(I2[9]),
        .Q(O8[9]),
        .R(SR));
FDRE \ftch_error_addr_reg[16] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(I2[10]),
        .Q(O8[10]),
        .R(SR));
FDRE \ftch_error_addr_reg[17] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(I2[11]),
        .Q(O8[11]),
        .R(SR));
FDRE \ftch_error_addr_reg[18] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(I2[12]),
        .Q(O8[12]),
        .R(SR));
FDRE \ftch_error_addr_reg[19] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(I2[13]),
        .Q(O8[13]),
        .R(SR));
FDRE \ftch_error_addr_reg[20] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(I2[14]),
        .Q(O8[14]),
        .R(SR));
FDRE \ftch_error_addr_reg[21] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(I2[15]),
        .Q(O8[15]),
        .R(SR));
FDRE \ftch_error_addr_reg[22] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(I2[16]),
        .Q(O8[16]),
        .R(SR));
FDRE \ftch_error_addr_reg[23] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(I2[17]),
        .Q(O8[17]),
        .R(SR));
FDRE \ftch_error_addr_reg[24] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(I2[18]),
        .Q(O8[18]),
        .R(SR));
FDRE \ftch_error_addr_reg[25] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(I2[19]),
        .Q(O8[19]),
        .R(SR));
FDRE \ftch_error_addr_reg[26] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(I2[20]),
        .Q(O8[20]),
        .R(SR));
FDRE \ftch_error_addr_reg[27] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(I2[21]),
        .Q(O8[21]),
        .R(SR));
FDRE \ftch_error_addr_reg[28] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(I2[22]),
        .Q(O8[22]),
        .R(SR));
FDRE \ftch_error_addr_reg[29] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(I2[23]),
        .Q(O8[23]),
        .R(SR));
FDRE \ftch_error_addr_reg[30] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(I2[24]),
        .Q(O8[24]),
        .R(SR));
FDRE \ftch_error_addr_reg[31] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(I2[25]),
        .Q(O8[25]),
        .R(SR));
FDRE \ftch_error_addr_reg[6] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(I2[0]),
        .Q(O8[0]),
        .R(SR));
FDRE \ftch_error_addr_reg[7] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(I2[1]),
        .Q(O8[1]),
        .R(SR));
FDRE \ftch_error_addr_reg[8] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(I2[2]),
        .Q(O8[2]),
        .R(SR));
FDRE \ftch_error_addr_reg[9] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(I2[3]),
        .Q(O8[3]),
        .R(SR));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(1'b0),
        .O(O1));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(1'b0),
        .O(ch2_stale_descriptor));
(* SOFT_HLUTNM = "soft_lutpair248" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     sg_ftch_error_i_1
       (.I0(O3),
        .I1(O6),
        .I2(O7),
        .O(sg_ftch_error0));
endmodule

(* ORIG_REF_NAME = "axi_sg_intrpt" *) 
module axi_cdma_0_axi_sg_intrpt
   (E,
    O1,
    cdma_tvect_out,
    ch1_delay_cnt_en,
    O5,
    Q,
    O2,
    m_axi_aclk,
    I2,
    p_11_out,
    I6,
    I8,
    I9,
    sig_reg2sg_irqthresh_wren,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    sig_rst2sg_resetn,
    sig_sg2sgcntlr_updt_ioc_irq_set,
    SR,
    I1,
    I24);
  output [0:0]E;
  output O1;
  output [0:0]cdma_tvect_out;
  output ch1_delay_cnt_en;
  output O5;
  output [7:0]Q;
  output [7:0]O2;
  input m_axi_aclk;
  input [0:0]I2;
  input p_11_out;
  input I6;
  input [2:0]I8;
  input I9;
  input sig_reg2sg_irqthresh_wren;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input sig_rst2sg_resetn;
  input sig_sg2sgcntlr_updt_ioc_irq_set;
  input [0:0]SR;
  input [0:0]I1;
  input [0:0]I24;

  wire [0:0]E;
  wire [0:0]I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire [0:0]I2;
  wire [0:0]I24;
  wire I6;
  wire [2:0]I8;
  wire I9;
  wire O1;
  wire [7:0]O2;
  wire O5;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [0:0]cdma_tvect_out;
  wire ch1_delay_cnt_en;
  wire [8:0]ch1_dly_fast_cnt;
  wire ch1_dly_fast_incr3_out;
  wire ch1_ioc_irq_set_i1_out;
  wire m_axi_aclk;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1 ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1 ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[8]_i_2 ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1] ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2] ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3] ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4] ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5] ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[7] ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[8] ;
  wire \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3 ;
  wire \n_0_GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2 ;
  wire \n_0_GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3 ;
  wire \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1 ;
  wire \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1 ;
  wire \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1 ;
  wire \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1 ;
  wire \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1 ;
  wire \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_2 ;
  wire \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1 ;
  wire \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1 ;
  wire \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2 ;
  wire \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3 ;
  wire \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4 ;
  wire p_11_out;
  wire [7:0]plusOp;
  wire sig_reg2sg_irqthresh_wren;
  wire sig_rst2sg_resetn;
  wire sig_sg2sgcntlr_updt_ioc_irq_set;

LUT1 #(
    .INIT(2'h1)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[0]_i_1 
       (.I0(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] ),
        .O(ch1_dly_fast_cnt[0]));
(* SOFT_HLUTNM = "soft_lutpair220" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1 
       (.I0(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] ),
        .I1(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1] ),
        .O(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair220" *) 
   LUT3 #(
    .INIT(8'hA9)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[2]_i_1 
       (.I0(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2] ),
        .I1(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1] ),
        .I2(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] ),
        .O(ch1_dly_fast_cnt[2]));
(* SOFT_HLUTNM = "soft_lutpair219" *) 
   LUT4 #(
    .INIT(16'hAAA9)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[3]_i_1 
       (.I0(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3] ),
        .I1(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2] ),
        .I2(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] ),
        .I3(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1] ),
        .O(ch1_dly_fast_cnt[3]));
(* SOFT_HLUTNM = "soft_lutpair219" *) 
   LUT5 #(
    .INIT(32'hAAAAAAA9)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1 
       (.I0(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4] ),
        .I1(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1] ),
        .I2(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] ),
        .I3(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2] ),
        .I4(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3] ),
        .O(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[5]_i_1 
       (.I0(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5] ),
        .I1(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3] ),
        .I2(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2] ),
        .I3(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] ),
        .I4(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1] ),
        .I5(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4] ),
        .O(ch1_dly_fast_cnt[5]));
(* SOFT_HLUTNM = "soft_lutpair222" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1 
       (.I0(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ),
        .I1(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[8]_i_2 ),
        .O(ch1_dly_fast_cnt[6]));
(* SOFT_HLUTNM = "soft_lutpair222" *) 
   LUT3 #(
    .INIT(8'h9A)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[7]_i_1 
       (.I0(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[7] ),
        .I1(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ),
        .I2(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[8]_i_2 ),
        .O(ch1_dly_fast_cnt[7]));
LUT4 #(
    .INIT(16'hAA8A)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[8]_i_1 
       (.I0(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[8] ),
        .I1(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[7] ),
        .I2(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[8]_i_2 ),
        .I3(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ),
        .O(ch1_dly_fast_cnt[8]));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[8]_i_2 
       (.I0(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3] ),
        .I1(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2] ),
        .I2(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] ),
        .I3(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1] ),
        .I4(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4] ),
        .I5(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5] ),
        .O(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[8]_i_2 ));
FDSE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[0]),
        .Q(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] ),
        .S(I2));
FDSE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1 ),
        .Q(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1] ),
        .S(I2));
FDSE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[2]),
        .Q(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2] ),
        .S(I2));
FDSE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[3]),
        .Q(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3] ),
        .S(I2));
FDSE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1 ),
        .Q(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4] ),
        .S(I2));
FDSE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[5]),
        .Q(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5] ),
        .S(I2));
FDSE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[6]),
        .Q(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ),
        .S(I2));
FDSE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[7]),
        .Q(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[7] ),
        .S(I2));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[8] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[8]),
        .Q(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[8] ),
        .R(I2));
LUT5 #(
    .INIT(32'h00000010)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_1 
       (.I0(I2),
        .I1(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ),
        .I2(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[8]_i_2 ),
        .I3(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[7] ),
        .I4(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[8] ),
        .O(ch1_dly_fast_incr3_out));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_incr3_out),
        .Q(E),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(I6),
        .Q(ch1_delay_cnt_en),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp[0]));
(* SOFT_HLUTNM = "soft_lutpair221" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(plusOp[1]));
(* SOFT_HLUTNM = "soft_lutpair221" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(plusOp[2]));
(* SOFT_HLUTNM = "soft_lutpair217" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(plusOp[3]));
(* SOFT_HLUTNM = "soft_lutpair217" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(plusOp[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(plusOp[5]));
(* SOFT_HLUTNM = "soft_lutpair223" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[6]_i_1 
       (.I0(Q[6]),
        .I1(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3 ),
        .O(plusOp[6]));
(* SOFT_HLUTNM = "soft_lutpair223" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_2 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3 ),
        .O(plusOp[7]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(plusOp[0]),
        .Q(Q[0]),
        .R(I24));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[1] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(plusOp[1]),
        .Q(Q[1]),
        .R(I24));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[2] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(plusOp[2]),
        .Q(Q[2]),
        .R(I24));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[3] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(plusOp[3]),
        .Q(Q[3]),
        .R(I24));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[4] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(plusOp[4]),
        .Q(Q[4]),
        .R(I24));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[5] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(plusOp[5]),
        .Q(Q[5]),
        .R(I24));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[6] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(plusOp[6]),
        .Q(Q[6]),
        .R(I24));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(plusOp[7]),
        .Q(Q[7]),
        .R(I24));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5 
       (.I0(Q[1]),
        .I1(I8[0]),
        .I2(I8[1]),
        .I3(Q[5]),
        .I4(I8[2]),
        .I5(Q[7]),
        .O(O5));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_11_out),
        .Q(O1),
        .R(I2));
(* SOFT_HLUTNM = "soft_lutpair218" *) 
   LUT5 #(
    .INIT(32'h00000080)) 
     \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_1 
       (.I0(\n_0_GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2 ),
        .I1(sig_rst2sg_resetn),
        .I2(sig_sg2sgcntlr_updt_ioc_irq_set),
        .I3(sig_reg2sg_irqthresh_wren),
        .I4(O1),
        .O(ch1_ioc_irq_set_i1_out));
LUT5 #(
    .INIT(32'h00000004)) 
     \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2 
       (.I0(O2[7]),
        .I1(O2[0]),
        .I2(O2[6]),
        .I3(O2[5]),
        .I4(\n_0_GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3 ),
        .O(\n_0_GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair216" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3 
       (.I0(O2[3]),
        .I1(O2[4]),
        .I2(O2[1]),
        .I3(O2[2]),
        .O(\n_0_GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ch1_ioc_irq_set_i1_out),
        .Q(cdma_tvect_out),
        .R(1'b0));
LUT5 #(
    .INIT(32'h4444444F)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1 
       (.I0(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4 ),
        .I1(I9),
        .I2(sig_reg2sg_irqthresh_wren),
        .I3(O1),
        .I4(O2[0]),
        .O(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1 ));
LUT4 #(
    .INIT(16'h9F90)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1 
       (.I0(O2[1]),
        .I1(O2[0]),
        .I2(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4 ),
        .I3(I11),
        .O(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair215" *) 
   LUT5 #(
    .INIT(32'hA9FFA900)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1 
       (.I0(O2[2]),
        .I1(O2[0]),
        .I2(O2[1]),
        .I3(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4 ),
        .I4(I12),
        .O(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1 ));
LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1 
       (.I0(O2[3]),
        .I1(O2[2]),
        .I2(O2[1]),
        .I3(O2[0]),
        .I4(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4 ),
        .I5(I13),
        .O(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1 ));
LUT5 #(
    .INIT(32'h9AFF9A00)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1 
       (.I0(O2[4]),
        .I1(O2[3]),
        .I2(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_2 ),
        .I3(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4 ),
        .I4(I14),
        .O(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair215" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_2 
       (.I0(O2[0]),
        .I1(O2[1]),
        .I2(O2[2]),
        .O(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_2 ));
LUT4 #(
    .INIT(16'h9F90)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1 
       (.I0(O2[5]),
        .I1(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3 ),
        .I2(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4 ),
        .I3(I15),
        .O(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1 ));
LUT5 #(
    .INIT(32'hC9FFC900)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1 
       (.I0(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3 ),
        .I1(O2[6]),
        .I2(O2[5]),
        .I3(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4 ),
        .I4(I10),
        .O(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1 ));
LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2 
       (.I0(O2[7]),
        .I1(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3 ),
        .I2(O2[6]),
        .I3(O2[5]),
        .I4(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4 ),
        .I5(I16),
        .O(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair216" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3 
       (.I0(O2[3]),
        .I1(O2[4]),
        .I2(O2[2]),
        .I3(O2[1]),
        .I4(O2[0]),
        .O(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair218" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4 
       (.I0(O1),
        .I1(sig_reg2sg_irqthresh_wren),
        .I2(\n_0_GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2 ),
        .O(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4 ));
FDSE #(
    .INIT(1'b1)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] 
       (.C(m_axi_aclk),
        .CE(I1),
        .D(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1 ),
        .Q(O2[0]),
        .S(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[1] 
       (.C(m_axi_aclk),
        .CE(I1),
        .D(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1 ),
        .Q(O2[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[2] 
       (.C(m_axi_aclk),
        .CE(I1),
        .D(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1 ),
        .Q(O2[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[3] 
       (.C(m_axi_aclk),
        .CE(I1),
        .D(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1 ),
        .Q(O2[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[4] 
       (.C(m_axi_aclk),
        .CE(I1),
        .D(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1 ),
        .Q(O2[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[5] 
       (.C(m_axi_aclk),
        .CE(I1),
        .D(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1 ),
        .Q(O2[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[6] 
       (.C(m_axi_aclk),
        .CE(I1),
        .D(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1 ),
        .Q(O2[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] 
       (.C(m_axi_aclk),
        .CE(I1),
        .D(\n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2 ),
        .Q(O2[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_sg_mm2s_basic_wrap" *) 
module axi_cdma_0_axi_sg_mm2s_basic_wrap
   (O1,
    m_axi_sg_arvalid,
    m_axi_sg_rready,
    sig_stream_rst,
    s_axis_ftch_cmd_tready,
    O5,
    ftch_decerr_i,
    ftch_interr_i,
    ftch_slverr_i,
    D,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_arsize,
    m_axi_sg_arburst,
    sig_rst2dm_resetn,
    m_axi_aclk,
    s_axis_ftch_cmd_tvalid,
    p_16_out,
    m_axi_sg_rvalid,
    m_axi_sg_rresp,
    sig_halt_reg,
    m_axi_sg_arready,
    m_axi_sg_rlast,
    I1,
    sig_init_reg2,
    sig_init_reg);
  output O1;
  output m_axi_sg_arvalid;
  output m_axi_sg_rready;
  output sig_stream_rst;
  output s_axis_ftch_cmd_tready;
  output O5;
  output ftch_decerr_i;
  output ftch_interr_i;
  output ftch_slverr_i;
  output [0:0]D;
  output [31:0]m_axi_sg_araddr;
  output [7:0]m_axi_sg_arlen;
  output [2:0]m_axi_sg_arsize;
  output [1:0]m_axi_sg_arburst;
  input sig_rst2dm_resetn;
  input m_axi_aclk;
  input s_axis_ftch_cmd_tvalid;
  input p_16_out;
  input m_axi_sg_rvalid;
  input [1:0]m_axi_sg_rresp;
  input sig_halt_reg;
  input m_axi_sg_arready;
  input m_axi_sg_rlast;
  input [26:0]I1;
  input sig_init_reg2;
  input sig_init_reg;

  wire [0:0]D;
  wire [26:0]I1;
  wire O1;
  wire O5;
  wire ftch_decerr_i;
  wire ftch_interr_i;
  wire ftch_slverr_i;
  wire m_axi_aclk;
  wire [31:0]m_axi_sg_araddr;
  wire [1:0]m_axi_sg_arburst;
  wire [7:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire [2:0]m_axi_sg_arsize;
  wire m_axi_sg_arvalid;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire n_2_I_ADDR_CNTL;
  wire n_2_I_CMD_STATUS;
  wire n_2_I_MSTR_SCC;
  wire n_2_I_RESET;
  wire n_3_I_ADDR_CNTL;
  wire n_4_I_CMD_STATUS;
  wire n_4_I_RD_DATA_CNTL;
  wire p_16_out;
  wire [31:0]p_1_in;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_btt_is_zero_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire [31:0]sig_cmd_addr_reg;
  wire [1:0]sig_cmd_burst_reg;
  wire sig_cmd_reg_empty;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_valid;
  wire sig_halt_reg;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_mstr2addr_cmd_valid;
  wire sig_next_burst;
  wire sig_push_addr_reg1_out;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_okay_reg;
  wire sig_rd_sts_okay_reg0;
  wire sig_rd_sts_reg_full0;
  wire sig_rd_sts_slverr_reg0;
  wire sig_rsc2data_ready;
  wire [6:4]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_rst2dm_resetn;
  wire sig_stat2rsc_status_ready;
  wire sig_stream_rst;
  wire sm_set_error;

axi_cdma_0_axi_sg_addr_cntl I_ADDR_CNTL
       (.I1(n_2_I_MSTR_SCC),
        .I2(O1),
        .I3(sig_cmd_burst_reg),
        .O1(n_2_I_ADDR_CNTL),
        .O2(n_3_I_ADDR_CNTL),
        .Q(sig_cmd_addr_reg),
        .SR(sig_stream_rst),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_araddr(m_axi_sg_araddr),
        .m_axi_sg_arburst(m_axi_sg_arburst),
        .m_axi_sg_arlen(m_axi_sg_arlen),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arsize(m_axi_sg_arsize),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .sig_addr2rsc_cmd_fifo_empty(sig_addr2rsc_cmd_fifo_empty),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_halt_reg(sig_halt_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sm_set_error(sm_set_error));
axi_cdma_0_axi_sg_cmd_status_1 I_CMD_STATUS
       (.D(D),
        .I1(n_3_I_ADDR_CNTL),
        .I2(O1),
        .I3(n_2_I_ADDR_CNTL),
        .I4(I1),
        .I5({sig_rd_sts_okay_reg,sig_rsc2stat_status}),
        .O1(n_2_I_CMD_STATUS),
        .O2(n_4_I_CMD_STATUS),
        .O5(O5),
        .Q({p_1_in,sig_next_burst}),
        .SR(sig_stream_rst),
        .ftch_decerr_i(ftch_decerr_i),
        .ftch_interr_i(ftch_interr_i),
        .ftch_slverr_i(ftch_slverr_i),
        .m_axi_aclk(m_axi_aclk),
        .p_16_out(p_16_out),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .sig_addr2rsc_cmd_fifo_empty(sig_addr2rsc_cmd_fifo_empty),
        .sig_btt_is_zero_reg(sig_btt_is_zero_reg),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_halt_reg(sig_halt_reg),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
axi_cdma_0_axi_sg_scc I_MSTR_SCC
       (.I1(n_4_I_CMD_STATUS),
        .I2(n_2_I_CMD_STATUS),
        .I3(O1),
        .I4(sig_stream_rst),
        .I5({p_1_in,sig_next_burst}),
        .O1(n_2_I_MSTR_SCC),
        .O2(sig_cmd_burst_reg),
        .Q(sig_cmd_addr_reg),
        .SR(n_2_I_RESET),
        .m_axi_aclk(m_axi_aclk),
        .sig_addr2rsc_cmd_fifo_empty(sig_addr2rsc_cmd_fifo_empty),
        .sig_btt_is_zero_reg(sig_btt_is_zero_reg),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_halt_reg(sig_halt_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sm_set_error(sm_set_error));
axi_cdma_0_axi_sg_rddata_cntl I_RD_DATA_CNTL
       (.I1(O1),
        .I4(sig_stream_rst),
        .I5({sig_rsc2stat_status[6],sig_rsc2stat_status[4]}),
        .O1(n_4_I_RD_DATA_CNTL),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .sig_data2rsc_decerr(sig_data2rsc_decerr),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_rd_sts_decerr_reg0(sig_rd_sts_decerr_reg0),
        .sig_rd_sts_interr_reg0(sig_rd_sts_interr_reg0),
        .sig_rd_sts_okay_reg0(sig_rd_sts_okay_reg0),
        .sig_rd_sts_reg_full0(sig_rd_sts_reg_full0),
        .sig_rd_sts_slverr_reg0(sig_rd_sts_slverr_reg0),
        .sig_rsc2data_ready(sig_rsc2data_ready));
axi_cdma_0_axi_sg_rd_status_cntl I_RD_STATUS_CNTLR
       (.I1(n_4_I_RD_DATA_CNTL),
        .I2(O1),
        .I5({sig_rd_sts_okay_reg,sig_rsc2stat_status}),
        .m_axi_aclk(m_axi_aclk),
        .sig_data2rsc_decerr(sig_data2rsc_decerr),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_rd_sts_decerr_reg0(sig_rd_sts_decerr_reg0),
        .sig_rd_sts_interr_reg0(sig_rd_sts_interr_reg0),
        .sig_rd_sts_okay_reg0(sig_rd_sts_okay_reg0),
        .sig_rd_sts_reg_full0(sig_rd_sts_reg_full0),
        .sig_rd_sts_slverr_reg0(sig_rd_sts_slverr_reg0),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
axi_cdma_0_axi_sg_reset_2 I_RESET
       (.I4(sig_stream_rst),
        .O1(O1),
        .SR(n_2_I_RESET),
        .m_axi_aclk(m_axi_aclk),
        .sig_addr2rsc_cmd_fifo_empty(sig_addr2rsc_cmd_fifo_empty),
        .sig_halt_reg(sig_halt_reg),
        .sig_rst2dm_resetn(sig_rst2dm_resetn));
endmodule

(* ORIG_REF_NAME = "axi_sg_rd_status_cntl" *) 
module axi_cdma_0_axi_sg_rd_status_cntl
   (I5,
    sig_rd_sts_decerr_reg0,
    sig_rsc2stat_status_valid,
    sig_rsc2data_ready,
    sig_rd_sts_interr_reg0,
    m_axi_aclk,
    sig_rd_sts_slverr_reg0,
    sig_rd_sts_okay_reg0,
    sig_rd_sts_reg_full0,
    I1,
    sig_stat2rsc_status_ready,
    I2,
    sig_data2rsc_valid,
    sig_data2rsc_decerr);
  output [3:0]I5;
  output sig_rd_sts_decerr_reg0;
  output sig_rsc2stat_status_valid;
  output sig_rsc2data_ready;
  input sig_rd_sts_interr_reg0;
  input m_axi_aclk;
  input sig_rd_sts_slverr_reg0;
  input sig_rd_sts_okay_reg0;
  input sig_rd_sts_reg_full0;
  input I1;
  input sig_stat2rsc_status_ready;
  input I2;
  input sig_data2rsc_valid;
  input sig_data2rsc_decerr;

  wire I1;
  wire I2;
  wire [3:0]I5;
  wire m_axi_aclk;
  wire n_0_sig_rd_sts_interr_reg_i_1__0;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_valid;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_okay_reg0;
  wire sig_rd_sts_reg_full0;
  wire sig_rd_sts_slverr_reg0;
  wire sig_rsc2data_ready;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

LUT2 #(
    .INIT(4'hE)) 
     sig_rd_sts_decerr_reg_i_1
       (.I0(I5[1]),
        .I1(sig_data2rsc_decerr),
        .O(sig_rd_sts_decerr_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_rd_sts_decerr_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_decerr_reg0),
        .Q(I5[1]),
        .R(n_0_sig_rd_sts_interr_reg_i_1__0));
LUT3 #(
    .INIT(8'h8F)) 
     sig_rd_sts_interr_reg_i_1__0
       (.I0(sig_rsc2stat_status_valid),
        .I1(sig_stat2rsc_status_ready),
        .I2(I2),
        .O(n_0_sig_rd_sts_interr_reg_i_1__0));
LUT2 #(
    .INIT(4'h8)) 
     sig_rd_sts_interr_reg_i_2
       (.I0(sig_rsc2data_ready),
        .I1(sig_data2rsc_valid),
        .O(sig_push_rd_sts_reg));
FDRE #(
    .INIT(1'b0)) 
     sig_rd_sts_interr_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_interr_reg0),
        .Q(I5[0]),
        .R(n_0_sig_rd_sts_interr_reg_i_1__0));
FDSE #(
    .INIT(1'b0)) 
     sig_rd_sts_okay_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_okay_reg0),
        .Q(I5[3]),
        .S(n_0_sig_rd_sts_interr_reg_i_1__0));
FDSE #(
    .INIT(1'b0)) 
     sig_rd_sts_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(I1),
        .Q(sig_rsc2data_ready),
        .S(n_0_sig_rd_sts_interr_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_rd_sts_reg_full_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_reg_full0),
        .Q(sig_rsc2stat_status_valid),
        .R(n_0_sig_rd_sts_interr_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_rd_sts_slverr_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_slverr_reg0),
        .Q(I5[2]),
        .R(n_0_sig_rd_sts_interr_reg_i_1__0));
endmodule

(* ORIG_REF_NAME = "axi_sg_rddata_cntl" *) 
module axi_cdma_0_axi_sg_rddata_cntl
   (m_axi_sg_rready,
    sig_data2rsc_valid,
    sig_data2rsc_decerr,
    sig_rd_sts_reg_full0,
    O1,
    sig_rd_sts_okay_reg0,
    sig_rd_sts_interr_reg0,
    sig_rd_sts_slverr_reg0,
    I4,
    m_axi_aclk,
    I1,
    sig_rsc2data_ready,
    m_axi_sg_rvalid,
    m_axi_sg_rresp,
    m_axi_sg_rlast,
    I5,
    sig_rd_sts_decerr_reg0);
  output m_axi_sg_rready;
  output sig_data2rsc_valid;
  output sig_data2rsc_decerr;
  output sig_rd_sts_reg_full0;
  output O1;
  output sig_rd_sts_okay_reg0;
  output sig_rd_sts_interr_reg0;
  output sig_rd_sts_slverr_reg0;
  input [0:0]I4;
  input m_axi_aclk;
  input I1;
  input sig_rsc2data_ready;
  input m_axi_sg_rvalid;
  input [1:0]m_axi_sg_rresp;
  input m_axi_sg_rlast;
  input [1:0]I5;
  input sig_rd_sts_decerr_reg0;

  wire I1;
  wire [0:0]I4;
  wire [1:0]I5;
  wire O1;
  wire m_axi_aclk;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire n_0_mm2s_rlast_del_i_1;
  wire n_0_sig_coelsc_decerr_reg_i_1__0;
  wire n_0_sig_coelsc_interr_reg_i_1__0;
  wire n_0_sig_coelsc_okay_reg_i_1;
  wire n_0_sig_coelsc_slverr_reg_i_1__0;
  wire sig_data2rsc_calc_err;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_okay;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_okay_reg0;
  wire sig_rd_sts_reg_full0;
  wire sig_rd_sts_slverr_reg0;
  wire sig_rsc2data_ready;

LUT2 #(
    .INIT(4'h8)) 
     mm2s_rlast_del_i_1
       (.I0(m_axi_sg_rvalid),
        .I1(m_axi_sg_rlast),
        .O(n_0_mm2s_rlast_del_i_1));
FDRE mm2s_rlast_del_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_mm2s_rlast_del_i_1),
        .Q(sig_data2rsc_valid),
        .R(I4));
FDRE mm2s_rready_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(m_axi_sg_rready),
        .R(I4));
LUT6 #(
    .INIT(64'hEAAA000000000000)) 
     sig_coelsc_decerr_reg_i_1__0
       (.I0(sig_data2rsc_decerr),
        .I1(m_axi_sg_rvalid),
        .I2(m_axi_sg_rresp[0]),
        .I3(m_axi_sg_rresp[1]),
        .I4(sig_rsc2data_ready),
        .I5(I1),
        .O(n_0_sig_coelsc_decerr_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_coelsc_decerr_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_coelsc_decerr_reg_i_1__0),
        .Q(sig_data2rsc_decerr),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair228" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     sig_coelsc_interr_reg_i_1__0
       (.I0(sig_data2rsc_calc_err),
        .I1(I1),
        .I2(sig_rsc2data_ready),
        .I3(m_axi_sg_rvalid),
        .O(n_0_sig_coelsc_interr_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_coelsc_interr_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_coelsc_interr_reg_i_1__0),
        .Q(sig_data2rsc_calc_err),
        .R(1'b0));
LUT5 #(
    .INIT(32'h2EFFFFFF)) 
     sig_coelsc_okay_reg_i_1
       (.I0(sig_data2rsc_okay),
        .I1(m_axi_sg_rvalid),
        .I2(m_axi_sg_rresp[1]),
        .I3(sig_rsc2data_ready),
        .I4(I1),
        .O(n_0_sig_coelsc_okay_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_coelsc_okay_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_coelsc_okay_reg_i_1),
        .Q(sig_data2rsc_okay),
        .R(1'b0));
LUT6 #(
    .INIT(64'hAAEA000000000000)) 
     sig_coelsc_slverr_reg_i_1__0
       (.I0(sig_data2rsc_slverr),
        .I1(m_axi_sg_rvalid),
        .I2(m_axi_sg_rresp[1]),
        .I3(m_axi_sg_rresp[0]),
        .I4(sig_rsc2data_ready),
        .I5(I1),
        .O(n_0_sig_coelsc_slverr_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_coelsc_slverr_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_coelsc_slverr_reg_i_1__0),
        .Q(sig_data2rsc_slverr),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair229" *) 
   LUT2 #(
    .INIT(4'hE)) 
     sig_rd_sts_interr_reg_i_3
       (.I0(sig_data2rsc_calc_err),
        .I1(I5[0]),
        .O(sig_rd_sts_interr_reg0));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     sig_rd_sts_okay_reg_i_1
       (.I0(sig_data2rsc_slverr),
        .I1(I5[1]),
        .I2(sig_data2rsc_okay),
        .I3(sig_rd_sts_decerr_reg0),
        .I4(sig_data2rsc_calc_err),
        .I5(I5[0]),
        .O(sig_rd_sts_okay_reg0));
(* SOFT_HLUTNM = "soft_lutpair229" *) 
   LUT2 #(
    .INIT(4'h1)) 
     sig_rd_sts_reg_empty_i_1
       (.I0(sig_data2rsc_valid),
        .I1(sig_data2rsc_calc_err),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair228" *) 
   LUT2 #(
    .INIT(4'hE)) 
     sig_rd_sts_reg_full_i_1
       (.I0(sig_data2rsc_calc_err),
        .I1(sig_data2rsc_valid),
        .O(sig_rd_sts_reg_full0));
LUT2 #(
    .INIT(4'hE)) 
     sig_rd_sts_slverr_reg_i_1
       (.I0(sig_data2rsc_slverr),
        .I1(I5[1]),
        .O(sig_rd_sts_slverr_reg0));
endmodule

(* ORIG_REF_NAME = "axi_sg_reset" *) 
module axi_cdma_0_axi_sg_reset
   (sig_s_h_halt_reg,
    SR,
    m_axi_aclk);
  output sig_s_h_halt_reg;
  input [0:0]SR;
  input m_axi_aclk;

  wire [0:0]SR;
  wire m_axi_aclk;
  wire sig_s_h_halt_reg;

FDRE #(
    .INIT(1'b0)) 
     sig_s_h_halt_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_s_h_halt_reg),
        .Q(sig_s_h_halt_reg),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_sg_reset" *) 
module axi_cdma_0_axi_sg_reset_2
   (O1,
    I4,
    SR,
    sig_rst2dm_resetn,
    m_axi_aclk,
    sig_addr2rsc_cmd_fifo_empty,
    sig_halt_reg);
  output O1;
  output [0:0]I4;
  output [0:0]SR;
  input sig_rst2dm_resetn;
  input m_axi_aclk;
  input sig_addr2rsc_cmd_fifo_empty;
  input sig_halt_reg;

  wire [0:0]I4;
  wire O1;
  wire [0:0]SR;
  wire m_axi_aclk;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_halt_reg;
  wire sig_rst2dm_resetn;

(* SOFT_HLUTNM = "soft_lutpair230" *) 
   LUT1 #(
    .INIT(2'h1)) 
     mm2s_rready_i_1
       (.I0(O1),
        .O(I4));
(* SOFT_HLUTNM = "soft_lutpair230" *) 
   LUT3 #(
    .INIT(8'hF7)) 
     \sig_cmd_addr_reg[31]_i_1 
       (.I0(O1),
        .I1(sig_addr2rsc_cmd_fifo_empty),
        .I2(sig_halt_reg),
        .O(SR));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd_stat_rst_user_reg_n_cdc_from_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_rst2dm_resetn),
        .Q(O1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_sg_s2mm_basic_wrap" *) 
module axi_cdma_0_axi_sg_s2mm_basic_wrap
   (sig_init_reg,
    sig_init_reg2,
    m_axi_sg_awvalid,
    O1,
    O2,
    sig_halt_reg,
    O3,
    O4,
    m_axi_sg_wvalid,
    m_axi_sg_bready,
    m_axi_sg_wlast,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    m_axi_sg_awaddr,
    m_axi_sg_awlen,
    m_axi_sg_awsize,
    m_axi_sg_awburst,
    SR,
    m_axi_aclk,
    p_18_out,
    I1,
    p_16_out,
    sig_rst2sg_resetn,
    p_36_out,
    follower_full_mm2s,
    m_axi_sg_awready,
    I2,
    m_axi_sg_wready,
    p_3_in,
    p_2_in,
    m_axi_sg_bvalid,
    m_axi_sg_bresp,
    I3);
  output sig_init_reg;
  output sig_init_reg2;
  output m_axi_sg_awvalid;
  output O1;
  output O2;
  output sig_halt_reg;
  output O3;
  output O4;
  output m_axi_sg_wvalid;
  output m_axi_sg_bready;
  output m_axi_sg_wlast;
  output updt_decerr_i;
  output updt_interr_i;
  output updt_slverr_i;
  output [31:0]m_axi_sg_awaddr;
  output [7:0]m_axi_sg_awlen;
  output [2:0]m_axi_sg_awsize;
  output [1:0]m_axi_sg_awburst;
  input [0:0]SR;
  input m_axi_aclk;
  input p_18_out;
  input I1;
  input p_16_out;
  input sig_rst2sg_resetn;
  input p_36_out;
  input follower_full_mm2s;
  input m_axi_sg_awready;
  input I2;
  input m_axi_sg_wready;
  input p_3_in;
  input p_2_in;
  input m_axi_sg_bvalid;
  input [1:0]m_axi_sg_bresp;
  input [27:0]I3;

  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ;
  wire I1;
  wire I2;
  wire [27:0]I3;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire [0:0]SR;
  wire follower_full_mm2s;
  wire m_axi_aclk;
  wire [31:0]m_axi_sg_awaddr;
  wire [1:0]m_axi_sg_awburst;
  wire [7:0]m_axi_sg_awlen;
  wire m_axi_sg_awready;
  wire [2:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire m_axi_sg_wvalid;
  wire n_0_I_WR_STATUS_CNTLR;
  wire n_10_I_MSTR_SCC;
  wire n_11_I_CMD_STATUS;
  wire n_11_I_MSTR_SCC;
  wire n_12_I_CMD_STATUS;
  wire n_12_I_MSTR_SCC;
  wire n_13_I_CMD_STATUS;
  wire n_13_I_MSTR_SCC;
  wire n_14_I_CMD_STATUS;
  wire n_14_I_MSTR_SCC;
  wire n_15_I_CMD_STATUS;
  wire n_15_I_MSTR_SCC;
  wire n_16_I_CMD_STATUS;
  wire n_16_I_MSTR_SCC;
  wire n_17_I_CMD_STATUS;
  wire n_17_I_MSTR_SCC;
  wire n_18_I_CMD_STATUS;
  wire n_18_I_MSTR_SCC;
  wire n_19_I_CMD_STATUS;
  wire n_19_I_MSTR_SCC;
  wire n_1_I_MSTR_SCC;
  wire n_20_I_CMD_STATUS;
  wire n_20_I_MSTR_SCC;
  wire n_21_I_CMD_STATUS;
  wire n_21_I_MSTR_SCC;
  wire n_22_I_CMD_STATUS;
  wire n_22_I_MSTR_SCC;
  wire n_23_I_CMD_STATUS;
  wire n_23_I_MSTR_SCC;
  wire n_24_I_CMD_STATUS;
  wire n_24_I_MSTR_SCC;
  wire n_25_I_CMD_STATUS;
  wire n_25_I_MSTR_SCC;
  wire n_26_I_CMD_STATUS;
  wire n_26_I_MSTR_SCC;
  wire n_27_I_CMD_STATUS;
  wire n_27_I_MSTR_SCC;
  wire n_28_I_CMD_STATUS;
  wire n_28_I_MSTR_SCC;
  wire n_29_I_CMD_STATUS;
  wire n_29_I_MSTR_SCC;
  wire n_2_I_MSTR_SCC;
  wire n_30_I_CMD_STATUS;
  wire n_30_I_MSTR_SCC;
  wire n_31_I_CMD_STATUS;
  wire n_31_I_MSTR_SCC;
  wire n_32_I_CMD_STATUS;
  wire n_32_I_MSTR_SCC;
  wire n_33_I_CMD_STATUS;
  wire n_33_I_MSTR_SCC;
  wire n_34_I_CMD_STATUS;
  wire n_34_I_MSTR_SCC;
  wire n_35_I_CMD_STATUS;
  wire n_35_I_MSTR_SCC;
  wire n_36_I_CMD_STATUS;
  wire n_36_I_MSTR_SCC;
  wire n_37_I_CMD_STATUS;
  wire n_37_I_MSTR_SCC;
  wire n_38_I_CMD_STATUS;
  wire n_38_I_MSTR_SCC;
  wire n_39_I_CMD_STATUS;
  wire n_39_I_MSTR_SCC;
  wire n_3_I_ADDR_CNTL;
  wire n_40_I_CMD_STATUS;
  wire n_41_I_CMD_STATUS;
  wire n_42_I_CMD_STATUS;
  wire n_43_I_CMD_STATUS;
  wire n_4_I_ADDR_CNTL;
  wire n_4_I_CMD_STATUS;
  wire n_4_I_WR_DATA_CNTL;
  wire n_4_I_WR_STATUS_CNTLR;
  wire n_6_I_MSTR_SCC;
  wire n_7_I_CMD_STATUS;
  wire n_7_I_MSTR_SCC;
  wire n_8_I_MSTR_SCC;
  wire n_8_I_WR_DATA_CNTL;
  wire n_9_I_MSTR_SCC;
  wire n_9_I_WR_STATUS_CNTLR;
  wire p_16_out;
  wire p_18_out;
  wire p_2_in;
  wire p_36_out;
  wire p_3_in;
  wire sig_addr2data_addr_posted;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire sig_calc2dm_calc_err;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_data2all_tlast_error;
  wire sig_data2wsc_calc_err;
  wire sig_data2wsc_cmd_cmplt;
  wire sig_data2wsc_last_err;
  wire sig_halt_reg;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_mstr2data_cmd_valid;
  wire sig_push_addr_reg1_out;
  wire sig_push_to_wsc;
  wire sig_rst2sg_resetn;
  wire sig_s_h_halt_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_wdc_status_going_full;
  wire [6:4]sig_wsc2stat_status;
  wire sig_wsc2stat_status_valid;
  wire updt_decerr_i;
  wire updt_interr_i;
  wire updt_slverr_i;

axi_cdma_0_axi_sg_addr_cntl__parameterized0 I_ADDR_CNTL
       (.I1(n_2_I_MSTR_SCC),
        .I2(n_4_I_WR_DATA_CNTL),
        .I3(sig_halt_reg),
        .I4(I1),
        .I5({n_38_I_MSTR_SCC,n_39_I_MSTR_SCC}),
        .O1(n_3_I_ADDR_CNTL),
        .O2(n_4_I_ADDR_CNTL),
        .Q({n_6_I_MSTR_SCC,n_7_I_MSTR_SCC,n_8_I_MSTR_SCC,n_9_I_MSTR_SCC,n_10_I_MSTR_SCC,n_11_I_MSTR_SCC,n_12_I_MSTR_SCC,n_13_I_MSTR_SCC,n_14_I_MSTR_SCC,n_15_I_MSTR_SCC,n_16_I_MSTR_SCC,n_17_I_MSTR_SCC,n_18_I_MSTR_SCC,n_19_I_MSTR_SCC,n_20_I_MSTR_SCC,n_21_I_MSTR_SCC,n_22_I_MSTR_SCC,n_23_I_MSTR_SCC,n_24_I_MSTR_SCC,n_25_I_MSTR_SCC,n_26_I_MSTR_SCC,n_27_I_MSTR_SCC,n_28_I_MSTR_SCC,n_29_I_MSTR_SCC,n_30_I_MSTR_SCC,n_31_I_MSTR_SCC,n_32_I_MSTR_SCC,n_33_I_MSTR_SCC,n_34_I_MSTR_SCC,n_35_I_MSTR_SCC,n_36_I_MSTR_SCC,n_37_I_MSTR_SCC}),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_awaddr(m_axi_sg_awaddr),
        .m_axi_sg_awburst(m_axi_sg_awburst),
        .m_axi_sg_awlen(m_axi_sg_awlen),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(m_axi_sg_awsize),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .sig_addr2data_addr_posted(sig_addr2data_addr_posted),
        .sig_addr2wsc_cmd_fifo_empty(sig_addr2wsc_cmd_fifo_empty),
        .sig_calc2dm_calc_err(sig_calc2dm_calc_err),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out));
axi_cdma_0_axi_sg_cmd_status I_CMD_STATUS
       (.D({n_0_I_WR_STATUS_CNTLR,sig_wsc2stat_status}),
        .I1(n_4_I_ADDR_CNTL),
        .I2(I1),
        .I3(n_3_I_ADDR_CNTL),
        .I4(n_1_I_MSTR_SCC),
        .I5(I3),
        .O1(sig_init_reg),
        .O2(sig_init_reg2),
        .O3(O1),
        .O4(n_4_I_CMD_STATUS),
        .O5(O2),
        .O6(n_7_I_CMD_STATUS),
        .Q({n_11_I_CMD_STATUS,n_12_I_CMD_STATUS,n_13_I_CMD_STATUS,n_14_I_CMD_STATUS,n_15_I_CMD_STATUS,n_16_I_CMD_STATUS,n_17_I_CMD_STATUS,n_18_I_CMD_STATUS,n_19_I_CMD_STATUS,n_20_I_CMD_STATUS,n_21_I_CMD_STATUS,n_22_I_CMD_STATUS,n_23_I_CMD_STATUS,n_24_I_CMD_STATUS,n_25_I_CMD_STATUS,n_26_I_CMD_STATUS,n_27_I_CMD_STATUS,n_28_I_CMD_STATUS,n_29_I_CMD_STATUS,n_30_I_CMD_STATUS,n_31_I_CMD_STATUS,n_32_I_CMD_STATUS,n_33_I_CMD_STATUS,n_34_I_CMD_STATUS,n_35_I_CMD_STATUS,n_36_I_CMD_STATUS,n_37_I_CMD_STATUS,n_38_I_CMD_STATUS,n_39_I_CMD_STATUS,n_40_I_CMD_STATUS,n_41_I_CMD_STATUS,n_42_I_CMD_STATUS,n_43_I_CMD_STATUS}),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .p_16_out(p_16_out),
        .p_18_out(p_18_out),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_rst2sg_resetn(sig_rst2sg_resetn),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .updt_decerr_i(updt_decerr_i),
        .updt_interr_i(updt_interr_i),
        .updt_slverr_i(updt_slverr_i));
axi_cdma_0_axi_sg_scc_wr I_MSTR_SCC
       (.I1(n_7_I_CMD_STATUS),
        .I2(n_4_I_CMD_STATUS),
        .I3(sig_halt_reg),
        .I4(SR),
        .I5(I1),
        .I6({n_11_I_CMD_STATUS,n_12_I_CMD_STATUS,n_13_I_CMD_STATUS,n_14_I_CMD_STATUS,n_15_I_CMD_STATUS,n_16_I_CMD_STATUS,n_17_I_CMD_STATUS,n_18_I_CMD_STATUS,n_19_I_CMD_STATUS,n_20_I_CMD_STATUS,n_21_I_CMD_STATUS,n_22_I_CMD_STATUS,n_23_I_CMD_STATUS,n_24_I_CMD_STATUS,n_25_I_CMD_STATUS,n_26_I_CMD_STATUS,n_27_I_CMD_STATUS,n_28_I_CMD_STATUS,n_29_I_CMD_STATUS,n_30_I_CMD_STATUS,n_31_I_CMD_STATUS,n_32_I_CMD_STATUS,n_33_I_CMD_STATUS,n_34_I_CMD_STATUS,n_35_I_CMD_STATUS,n_36_I_CMD_STATUS,n_37_I_CMD_STATUS,n_38_I_CMD_STATUS,n_39_I_CMD_STATUS,n_40_I_CMD_STATUS,n_41_I_CMD_STATUS,n_42_I_CMD_STATUS,n_43_I_CMD_STATUS}),
        .O1(n_1_I_MSTR_SCC),
        .O2(n_2_I_MSTR_SCC),
        .O3({n_38_I_MSTR_SCC,n_39_I_MSTR_SCC}),
        .Q({n_6_I_MSTR_SCC,n_7_I_MSTR_SCC,n_8_I_MSTR_SCC,n_9_I_MSTR_SCC,n_10_I_MSTR_SCC,n_11_I_MSTR_SCC,n_12_I_MSTR_SCC,n_13_I_MSTR_SCC,n_14_I_MSTR_SCC,n_15_I_MSTR_SCC,n_16_I_MSTR_SCC,n_17_I_MSTR_SCC,n_18_I_MSTR_SCC,n_19_I_MSTR_SCC,n_20_I_MSTR_SCC,n_21_I_MSTR_SCC,n_22_I_MSTR_SCC,n_23_I_MSTR_SCC,n_24_I_MSTR_SCC,n_25_I_MSTR_SCC,n_26_I_MSTR_SCC,n_27_I_MSTR_SCC,n_28_I_MSTR_SCC,n_29_I_MSTR_SCC,n_30_I_MSTR_SCC,n_31_I_MSTR_SCC,n_32_I_MSTR_SCC,n_33_I_MSTR_SCC,n_34_I_MSTR_SCC,n_35_I_MSTR_SCC,n_36_I_MSTR_SCC,n_37_I_MSTR_SCC}),
        .SR(n_8_I_WR_DATA_CNTL),
        .m_axi_aclk(m_axi_aclk),
        .sig_addr2wsc_cmd_fifo_empty(sig_addr2wsc_cmd_fifo_empty),
        .sig_calc2dm_calc_err(sig_calc2dm_calc_err),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out));
axi_cdma_0_axi_sg_reset I_RESET
       (.SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .sig_s_h_halt_reg(sig_s_h_halt_reg));
axi_cdma_0_axi_sg_wrdata_cntl I_WR_DATA_CNTL
       (.I1(I1),
        .I2(sig_halt_reg),
        .I3(n_9_I_WR_STATUS_CNTLR),
        .I4(I2),
        .I5(n_4_I_WR_STATUS_CNTLR),
        .O1(n_4_I_WR_DATA_CNTL),
        .O2(n_8_I_WR_DATA_CNTL),
        .O3(O3),
        .O4(O4),
        .SR(SR),
        .follower_full_mm2s(follower_full_mm2s),
        .in({sig_data2wsc_calc_err,sig_data2wsc_last_err,sig_data2wsc_cmd_cmplt}),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .p_2_in(p_2_in),
        .p_36_out(p_36_out),
        .p_3_in(p_3_in),
        .sig_addr2data_addr_posted(sig_addr2data_addr_posted),
        .sig_addr2wsc_cmd_fifo_empty(sig_addr2wsc_cmd_fifo_empty),
        .sig_calc2dm_calc_err(sig_calc2dm_calc_err),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_inhibit_rdy_n(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_rst2sg_resetn(sig_rst2sg_resetn),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wr_fifo(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
axi_cdma_0_axi_sg_wr_status_cntl I_WR_STATUS_CNTLR
       (.D({n_0_I_WR_STATUS_CNTLR,sig_wsc2stat_status}),
        .I1(I1),
        .O1(n_4_I_WR_STATUS_CNTLR),
        .O2(sig_halt_reg),
        .O3(n_9_I_WR_STATUS_CNTLR),
        .SR(SR),
        .in({sig_data2wsc_calc_err,sig_data2wsc_last_err,sig_data2wsc_cmd_cmplt}),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .sig_inhibit_rdy_n(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wr_fifo(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
endmodule

(* ORIG_REF_NAME = "axi_sg_scc" *) 
module axi_cdma_0_axi_sg_scc
   (sig_cmd_reg_empty,
    sig_btt_is_zero_reg,
    O1,
    sm_set_error,
    sig_push_addr_reg1_out,
    sig_mstr2addr_cmd_valid,
    Q,
    O2,
    SR,
    I1,
    m_axi_aclk,
    I2,
    sig_cmd2mstr_cmd_valid,
    sig_halt_reg,
    sig_addr2rsc_cmd_fifo_empty,
    I3,
    I4,
    I5);
  output sig_cmd_reg_empty;
  output sig_btt_is_zero_reg;
  output O1;
  output sm_set_error;
  output sig_push_addr_reg1_out;
  output sig_mstr2addr_cmd_valid;
  output [31:0]Q;
  output [1:0]O2;
  input [0:0]SR;
  input I1;
  input m_axi_aclk;
  input I2;
  input sig_cmd2mstr_cmd_valid;
  input sig_halt_reg;
  input sig_addr2rsc_cmd_fifo_empty;
  input I3;
  input [0:0]I4;
  input [32:0]I5;

  wire I1;
  wire I2;
  wire I3;
  wire [0:0]I4;
  wire [32:0]I5;
  wire O1;
  wire [1:0]O2;
  wire [31:0]Q;
  wire [0:0]SR;
  wire m_axi_aclk;
  wire n_0_sig_cmd2addr_valid1_i_1;
  wire n_0_sm_set_error_i_1;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_btt_is_zero_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_halt_reg;
  wire sig_load_input_cmd;
  wire sig_mstr2addr_cmd_valid;
  wire sig_push_addr_reg1_out;
  wire sm_set_error;

LUT3 #(
    .INIT(8'h20)) 
     sig_addr_valid_reg_i_2
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(sig_halt_reg),
        .I2(sig_addr2rsc_cmd_fifo_empty),
        .O(sig_push_addr_reg1_out));
(* SOFT_HLUTNM = "soft_lutpair227" *) 
   LUT1 #(
    .INIT(2'h1)) 
     sig_addr_valid_reg_i_3
       (.I0(sm_set_error),
        .O(O1));
FDRE #(
    .INIT(1'b0)) 
     sig_btt_is_zero_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(I2),
        .Q(sig_btt_is_zero_reg),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00EA000000000000)) 
     sig_cmd2addr_valid1_i_1
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_cmd_reg_empty),
        .I3(sig_halt_reg),
        .I4(sig_addr2rsc_cmd_fifo_empty),
        .I5(I3),
        .O(n_0_sig_cmd2addr_valid1_i_1));
FDRE sig_cmd2addr_valid1_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_cmd2addr_valid1_i_1),
        .Q(sig_mstr2addr_cmd_valid),
        .R(1'b0));
LUT2 #(
    .INIT(4'h8)) 
     \sig_cmd_addr_reg[31]_i_2 
       (.I0(sig_cmd_reg_empty),
        .I1(sig_cmd2mstr_cmd_valid),
        .O(sig_load_input_cmd));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[1]),
        .Q(Q[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[11]),
        .Q(Q[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[12]),
        .Q(Q[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[13]),
        .Q(Q[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[14]),
        .Q(Q[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[15]),
        .Q(Q[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[16]),
        .Q(Q[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[17]),
        .Q(Q[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[18]),
        .Q(Q[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[19]),
        .Q(Q[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[20]),
        .Q(Q[19]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[2]),
        .Q(Q[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[21]),
        .Q(Q[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[22]),
        .Q(Q[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[23]),
        .Q(Q[22]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[24]),
        .Q(Q[23]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[25]),
        .Q(Q[24]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[26]),
        .Q(Q[25]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[27]),
        .Q(Q[26]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[28]),
        .Q(Q[27]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[29]),
        .Q(Q[28]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[30]),
        .Q(Q[29]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[3]),
        .Q(Q[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[31]),
        .Q(Q[30]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[32]),
        .Q(Q[31]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[4]),
        .Q(Q[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[5]),
        .Q(Q[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[6]),
        .Q(Q[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[7]),
        .Q(Q[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[8]),
        .Q(Q[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[9]),
        .Q(Q[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[10]),
        .Q(Q[9]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_burst_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I5[0]),
        .Q(O2[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_burst_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(1'b0),
        .Q(O2[1]),
        .R(SR));
FDSE #(
    .INIT(1'b0)) 
     sig_cmd_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(I1),
        .Q(sig_cmd_reg_empty),
        .S(SR));
(* SOFT_HLUTNM = "soft_lutpair227" *) 
   LUT2 #(
    .INIT(4'hE)) 
     sm_set_error_i_1
       (.I0(sig_btt_is_zero_reg),
        .I1(sm_set_error),
        .O(n_0_sm_set_error_i_1));
FDRE #(
    .INIT(1'b0)) 
     sm_set_error_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sm_set_error_i_1),
        .Q(sm_set_error),
        .R(I4));
endmodule

(* ORIG_REF_NAME = "axi_sg_scc_wr" *) 
module axi_cdma_0_axi_sg_scc_wr
   (sig_cmd_reg_empty,
    O1,
    O2,
    sig_calc2dm_calc_err,
    sig_push_addr_reg1_out,
    sig_mstr2data_cmd_valid,
    Q,
    O3,
    SR,
    I1,
    m_axi_aclk,
    I2,
    sig_cmd2mstr_cmd_valid,
    sig_addr2wsc_cmd_fifo_empty,
    I3,
    sig_data2all_tlast_error,
    I4,
    I5,
    I6);
  output sig_cmd_reg_empty;
  output O1;
  output O2;
  output sig_calc2dm_calc_err;
  output sig_push_addr_reg1_out;
  output sig_mstr2data_cmd_valid;
  output [31:0]Q;
  output [1:0]O3;
  input [0:0]SR;
  input I1;
  input m_axi_aclk;
  input I2;
  input sig_cmd2mstr_cmd_valid;
  input sig_addr2wsc_cmd_fifo_empty;
  input I3;
  input sig_data2all_tlast_error;
  input [0:0]I4;
  input I5;
  input [32:0]I6;

  wire I1;
  wire I2;
  wire I3;
  wire [0:0]I4;
  wire I5;
  wire [32:0]I6;
  wire O1;
  wire O2;
  wire [1:0]O3;
  wire [31:0]Q;
  wire [0:0]SR;
  wire m_axi_aclk;
  wire n_0_sig_cmd2addr_valid1_i_1;
  wire n_0_sm_set_error_i_1;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire sig_calc2dm_calc_err;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_data2all_tlast_error;
  wire sig_load_input_cmd;
  wire sig_mstr2data_cmd_valid;
  wire sig_push_addr_reg1_out;

LUT4 #(
    .INIT(16'h0008)) 
     sig_addr_valid_reg_i_2__0
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_addr2wsc_cmd_fifo_empty),
        .I2(I3),
        .I3(sig_data2all_tlast_error),
        .O(sig_push_addr_reg1_out));
(* SOFT_HLUTNM = "soft_lutpair232" *) 
   LUT1 #(
    .INIT(2'h1)) 
     sig_addr_valid_reg_i_3__0
       (.I0(sig_calc2dm_calc_err),
        .O(O2));
FDRE #(
    .INIT(1'b0)) 
     sig_btt_is_zero_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(I2),
        .Q(O1),
        .R(1'b0));
LUT6 #(
    .INIT(64'h000000E000000000)) 
     sig_cmd2addr_valid1_i_1
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_load_input_cmd),
        .I2(sig_addr2wsc_cmd_fifo_empty),
        .I3(I3),
        .I4(sig_data2all_tlast_error),
        .I5(I5),
        .O(n_0_sig_cmd2addr_valid1_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd2addr_valid1_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_cmd2addr_valid1_i_1),
        .Q(sig_mstr2data_cmd_valid),
        .R(1'b0));
LUT2 #(
    .INIT(4'h8)) 
     \sig_cmd_addr_reg[31]_i_2__0 
       (.I0(sig_cmd_reg_empty),
        .I1(sig_cmd2mstr_cmd_valid),
        .O(sig_load_input_cmd));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I6[1]),
        .Q(Q[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I6[11]),
        .Q(Q[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I6[12]),
        .Q(Q[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I6[13]),
        .Q(Q[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I6[14]),
        .Q(Q[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I6[15]),
        .Q(Q[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I6[16]),
        .Q(Q[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I6[17]),
        .Q(Q[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I6[18]),
        .Q(Q[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I6[19]),
        .Q(Q[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I6[20]),
        .Q(Q[19]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I6[2]),
        .Q(Q[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I6[21]),
        .Q(Q[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I6[22]),
        .Q(Q[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I6[23]),
        .Q(Q[22]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I6[24]),
        .Q(Q[23]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I6[25]),
        .Q(Q[24]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I6[26]),
        .Q(Q[25]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I6[27]),
        .Q(Q[26]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I6[28]),
        .Q(Q[27]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I6[29]),
        .Q(Q[28]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I6[30]),
        .Q(Q[29]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I6[3]),
        .Q(Q[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I6[31]),
        .Q(Q[30]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I6[32]),
        .Q(Q[31]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I6[4]),
        .Q(Q[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I6[5]),
        .Q(Q[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I6[6]),
        .Q(Q[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I6[7]),
        .Q(Q[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I6[8]),
        .Q(Q[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I6[9]),
        .Q(Q[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_addr_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I6[10]),
        .Q(Q[9]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_burst_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(I6[0]),
        .Q(O3[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmd_burst_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(1'b0),
        .Q(O3[1]),
        .R(SR));
FDSE #(
    .INIT(1'b0)) 
     sig_cmd_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(I1),
        .Q(sig_cmd_reg_empty),
        .S(SR));
(* SOFT_HLUTNM = "soft_lutpair232" *) 
   LUT2 #(
    .INIT(4'hE)) 
     sm_set_error_i_1
       (.I0(O1),
        .I1(sig_calc2dm_calc_err),
        .O(n_0_sm_set_error_i_1));
FDRE #(
    .INIT(1'b0)) 
     sm_set_error_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sm_set_error_i_1),
        .Q(sig_calc2dm_calc_err),
        .R(I4));
endmodule

(* ORIG_REF_NAME = "axi_sg_updt_cmdsts_if" *) 
module axi_cdma_0_axi_sg_updt_cmdsts_if
   (updt_decerr,
    updt_interr,
    updt_slverr,
    p_18_out,
    updt_done,
    D,
    O1,
    O2,
    p_13_out,
    SR,
    updt_decerr_i,
    m_axi_aclk,
    updt_interr_i,
    updt_slverr_i,
    I1,
    I2,
    I3,
    Q,
    sig_rst2sg_resetn,
    I4,
    E,
    I5,
    p_11_out_0);
  output updt_decerr;
  output updt_interr;
  output updt_slverr;
  output p_18_out;
  output updt_done;
  output [0:0]D;
  output O1;
  output O2;
  output p_13_out;
  input [0:0]SR;
  input updt_decerr_i;
  input m_axi_aclk;
  input updt_interr_i;
  input updt_slverr_i;
  input I1;
  input I2;
  input I3;
  input [2:0]Q;
  input sig_rst2sg_resetn;
  input I4;
  input [0:0]E;
  input I5;
  input p_11_out_0;

  wire [0:0]D;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire [2:0]Q;
  wire [0:0]SR;
  wire m_axi_aclk;
  wire \n_0_updt_cs[0]_i_3 ;
  wire n_0_updt_error_i_1;
  wire p_11_out_0;
  wire p_13_out;
  wire p_18_out;
  wire sig_rst2sg_resetn;
  wire updt_decerr;
  wire updt_decerr_i;
  wire updt_done;
  wire updt_interr;
  wire updt_interr_i;
  wire updt_slverr;
  wire updt_slverr_i;

LUT3 #(
    .INIT(8'hFB)) 
     \GEN_CH1_UPDATE.ch1_updt_idle_i_4 
       (.I0(O1),
        .I1(sig_rst2sg_resetn),
        .I2(I4),
        .O(O2));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_i_1 
       (.I0(updt_done),
        .I1(p_11_out_0),
        .O(p_13_out));
FDRE s_axis_updt_cmd_tvalid_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(I1),
        .Q(p_18_out),
        .R(1'b0));
LUT5 #(
    .INIT(32'h0000F2F0)) 
     \updt_cs[0]_i_1 
       (.I0(I3),
        .I1(O1),
        .I2(\n_0_updt_cs[0]_i_3 ),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(D));
LUT6 #(
    .INIT(64'h050035FF050035F0)) 
     \updt_cs[0]_i_3 
       (.I0(E),
        .I1(updt_done),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(O1),
        .I5(I5),
        .O(\n_0_updt_cs[0]_i_3 ));
FDRE #(
    .INIT(1'b0)) 
     updt_decerr_i_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(updt_decerr_i),
        .Q(updt_decerr),
        .R(SR));
FDRE updt_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(I2),
        .Q(updt_done),
        .R(1'b0));
LUT4 #(
    .INIT(16'hFFFE)) 
     updt_error_i_1
       (.I0(updt_slverr),
        .I1(updt_decerr),
        .I2(updt_interr),
        .I3(O1),
        .O(n_0_updt_error_i_1));
FDRE updt_error_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_updt_error_i_1),
        .Q(O1),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     updt_interr_i_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(updt_interr_i),
        .Q(updt_interr),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     updt_slverr_i_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(updt_slverr_i),
        .Q(updt_slverr),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_sg_updt_mngr" *) 
module axi_cdma_0_axi_sg_updt_mngr
   (O1,
    p_36_out,
    sig_sg2sgcntlr_updt_ioc_irq_set,
    sig_sg2sgcntlr_updt_idle,
    p_18_out,
    O2,
    O3,
    O4,
    O5,
    sig_do_shutdown,
    in005_out,
    in00,
    O6,
    O7,
    O8,
    O9,
    sig_pulse_trigger,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    O24,
    O25,
    O26,
    O27,
    O28,
    O29,
    O30,
    O31,
    O32,
    O33,
    O34,
    O35,
    O36,
    O37,
    O38,
    O39,
    SR,
    m_axi_aclk,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    I1,
    I2,
    sig_rst2sg_resetn,
    s_axis_updt_cmd_tready,
    E,
    I3,
    I4,
    sig_rst2s2mm_halt,
    I5,
    ptr_queue_empty,
    follower_empty_mm2s,
    p_11_out_0,
    out,
    follower_full_mm2s,
    I6,
    sig_reg2sg_irqthresh_wren,
    I7,
    I8,
    I9,
    sig_to_edge_detect_reg,
    I10,
    Q,
    sig_sg2reg_ftch_error_addr,
    I17,
    I18,
    I19,
    p_10_out,
    p_9_out,
    p_8_out,
    L,
    S,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16);
  output O1;
  output p_36_out;
  output sig_sg2sgcntlr_updt_ioc_irq_set;
  output sig_sg2sgcntlr_updt_idle;
  output p_18_out;
  output O2;
  output O3;
  output O4;
  output O5;
  output sig_do_shutdown;
  output in005_out;
  output in00;
  output [0:0]O6;
  output O7;
  output O8;
  output O9;
  output sig_pulse_trigger;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output O17;
  output O18;
  output O19;
  output O20;
  output O21;
  output O22;
  output O23;
  output O24;
  output O25;
  output O26;
  output O27;
  output O28;
  output O29;
  output O30;
  output O31;
  output O32;
  output O33;
  output O34;
  output O35;
  output O36;
  output O37;
  output O38;
  output [27:0]O39;
  input [0:0]SR;
  input m_axi_aclk;
  input updt_decerr_i;
  input updt_interr_i;
  input updt_slverr_i;
  input I1;
  input I2;
  input sig_rst2sg_resetn;
  input s_axis_updt_cmd_tready;
  input [0:0]E;
  input I3;
  input I4;
  input sig_rst2s2mm_halt;
  input I5;
  input ptr_queue_empty;
  input follower_empty_mm2s;
  input p_11_out_0;
  input [0:0]out;
  input follower_full_mm2s;
  input I6;
  input sig_reg2sg_irqthresh_wren;
  input I7;
  input I8;
  input I9;
  input sig_to_edge_detect_reg;
  input I10;
  input [25:0]Q;
  input [25:0]sig_sg2reg_ftch_error_addr;
  input I17;
  input I18;
  input I19;
  input p_10_out;
  input p_9_out;
  input p_8_out;
  input [0:0]L;
  input [3:0]S;
  input [3:0]I11;
  input [3:0]I12;
  input [3:0]I13;
  input [3:0]I14;
  input [3:0]I15;
  input [3:0]I16;

  wire [0:0]E;
  wire I1;
  wire I10;
  wire [3:0]I11;
  wire [3:0]I12;
  wire [3:0]I13;
  wire [3:0]I14;
  wire [3:0]I15;
  wire [3:0]I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire [0:0]L;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O2;
  wire O20;
  wire O21;
  wire O22;
  wire O23;
  wire O24;
  wire O25;
  wire O26;
  wire O27;
  wire O28;
  wire O29;
  wire O3;
  wire O30;
  wire O31;
  wire O32;
  wire O33;
  wire O34;
  wire O35;
  wire O36;
  wire O37;
  wire O38;
  wire [27:0]O39;
  wire O4;
  wire O5;
  wire [0:0]O6;
  wire O7;
  wire O8;
  wire O9;
  wire [25:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire follower_empty_mm2s;
  wire follower_full_mm2s;
  wire in00;
  wire in005_out;
  wire m_axi_aclk;
  wire n_7_I_UPDT_CMDSTS_IF;
  wire n_7_I_UPDT_SG;
  wire [0:0]out;
  wire p_10_out;
  wire p_11_out_0;
  wire p_13_out;
  wire p_18_out;
  wire p_36_out;
  wire p_8_out;
  wire p_9_out;
  wire ptr_queue_empty;
  wire s_axis_updt_cmd_tready;
  wire sig_do_shutdown;
  wire sig_pulse_trigger;
  wire sig_reg2sg_irqthresh_wren;
  wire sig_rst2s2mm_halt;
  wire sig_rst2sg_resetn;
  wire [25:0]sig_sg2reg_ftch_error_addr;
  wire sig_sg2sgcntlr_updt_idle;
  wire sig_sg2sgcntlr_updt_ioc_irq_set;
  wire sig_to_edge_detect_reg;
  wire [2:0]updt_cs;
  wire updt_decerr;
  wire updt_decerr_i;
  wire updt_done;
  wire updt_interr;
  wire updt_interr_i;
  wire [0:0]updt_ns;
  wire updt_slverr;
  wire updt_slverr_i;

axi_cdma_0_axi_sg_updt_cmdsts_if I_UPDT_CMDSTS_IF
       (.D(updt_ns),
        .E(E),
        .I1(n_7_I_UPDT_SG),
        .I2(I1),
        .I3(I3),
        .I4(I4),
        .I5(I2),
        .O1(O2),
        .O2(n_7_I_UPDT_CMDSTS_IF),
        .Q(updt_cs),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .p_11_out_0(p_11_out_0),
        .p_13_out(p_13_out),
        .p_18_out(p_18_out),
        .sig_rst2sg_resetn(sig_rst2sg_resetn),
        .updt_decerr(updt_decerr),
        .updt_decerr_i(updt_decerr_i),
        .updt_done(updt_done),
        .updt_interr(updt_interr),
        .updt_interr_i(updt_interr_i),
        .updt_slverr(updt_slverr),
        .updt_slverr_i(updt_slverr_i));
axi_cdma_0_axi_sg_updt_sm I_UPDT_SG
       (.D(updt_ns),
        .E(E),
        .I1(n_7_I_UPDT_CMDSTS_IF),
        .I10(I9),
        .I11(I10),
        .I12(Q),
        .I13(I11),
        .I14(I12),
        .I15(I13),
        .I16(I14),
        .I17(I17),
        .I18(I18),
        .I19(I19),
        .I2(I2),
        .I20(I15),
        .I21(I16),
        .I3(O2),
        .I4(I4),
        .I5(I5),
        .I6(I3),
        .I7(I6),
        .I8(I7),
        .I9(I8),
        .L(L),
        .O1(O1),
        .O10(O9),
        .O11(O10),
        .O12(O11),
        .O13(O12),
        .O14(O13),
        .O15(O14),
        .O16(O15),
        .O17(O16),
        .O18(O17),
        .O19(O18),
        .O2(p_36_out),
        .O20(O19),
        .O21(O20),
        .O22(O21),
        .O23(O22),
        .O24(O23),
        .O25(O24),
        .O26(O25),
        .O27(O26),
        .O28(O27),
        .O29(O28),
        .O3(n_7_I_UPDT_SG),
        .O30(O29),
        .O31(O30),
        .O32(O31),
        .O33(O32),
        .O34(O33),
        .O35(O34),
        .O36(O35),
        .O37(O36),
        .O38(O37),
        .O39(O38),
        .O4(O3),
        .O40(O39),
        .O5(O4),
        .O6(O5),
        .O7(O6),
        .O8(O7),
        .O9(O8),
        .Q(updt_cs),
        .S(S),
        .SR(SR),
        .follower_empty_mm2s(follower_empty_mm2s),
        .follower_full_mm2s(follower_full_mm2s),
        .in00(in00),
        .in005_out(in005_out),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_10_out(p_10_out),
        .p_13_out(p_13_out),
        .p_18_out(p_18_out),
        .p_8_out(p_8_out),
        .p_9_out(p_9_out),
        .ptr_queue_empty(ptr_queue_empty),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .sig_do_shutdown(sig_do_shutdown),
        .sig_pulse_trigger(sig_pulse_trigger),
        .sig_reg2sg_irqthresh_wren(sig_reg2sg_irqthresh_wren),
        .sig_rst2s2mm_halt(sig_rst2s2mm_halt),
        .sig_rst2sg_resetn(sig_rst2sg_resetn),
        .sig_sg2reg_ftch_error_addr(sig_sg2reg_ftch_error_addr),
        .sig_sg2sgcntlr_updt_idle(sig_sg2sgcntlr_updt_idle),
        .sig_sg2sgcntlr_updt_ioc_irq_set(sig_sg2sgcntlr_updt_ioc_irq_set),
        .sig_to_edge_detect_reg(sig_to_edge_detect_reg),
        .updt_decerr(updt_decerr),
        .updt_done(updt_done),
        .updt_interr(updt_interr),
        .updt_slverr(updt_slverr));
endmodule

(* ORIG_REF_NAME = "axi_sg_updt_q_mngr" *) 
module axi_cdma_0_axi_sg_updt_q_mngr
   (out,
    p_2_in,
    p_3_in,
    E,
    follower_empty_mm2s,
    ptr_queue_empty,
    p_11_out_0,
    p_10_out,
    p_9_out,
    p_8_out,
    ptr_queue_full,
    O1,
    sts_queue_full,
    S,
    O2,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    O3,
    O4,
    m_axi_sg_wdata,
    follower_full_mm2s,
    in005_out,
    in00,
    SR,
    m_axi_aclk,
    p_36_out,
    I1,
    sig_rst2sg_resetn,
    sig_sg2sgcntlr_updt_ioc_irq_set,
    cdma_tvect_out,
    sig_sgcntl2sg_updptr_tlast,
    I2,
    sig_sgcntl2sg_updsts_tvalid,
    I3,
    I20,
    I21,
    I22,
    I23);
  output [0:0]out;
  output p_2_in;
  output p_3_in;
  output [0:0]E;
  output follower_empty_mm2s;
  output ptr_queue_empty;
  output p_11_out_0;
  output p_10_out;
  output p_9_out;
  output p_8_out;
  output ptr_queue_full;
  output O1;
  output sts_queue_full;
  output [3:0]S;
  output [0:0]O2;
  output [3:0]I11;
  output [3:0]I12;
  output [3:0]I13;
  output [3:0]I14;
  output [3:0]I15;
  output [3:0]I16;
  output O3;
  output O4;
  output [31:0]m_axi_sg_wdata;
  output follower_full_mm2s;
  input in005_out;
  input in00;
  input [0:0]SR;
  input m_axi_aclk;
  input p_36_out;
  input I1;
  input sig_rst2sg_resetn;
  input sig_sg2sgcntlr_updt_ioc_irq_set;
  input [3:0]cdma_tvect_out;
  input sig_sgcntl2sg_updptr_tlast;
  input I2;
  input sig_sgcntl2sg_updsts_tvalid;
  input I3;
  input [0:0]I20;
  input [27:0]I21;
  input [0:0]I22;
  input [32:0]I23;

  wire [0:0]E;
  wire I1;
  wire [3:0]I11;
  wire [3:0]I12;
  wire [3:0]I13;
  wire [3:0]I14;
  wire [3:0]I15;
  wire [3:0]I16;
  wire I2;
  wire [0:0]I20;
  wire [27:0]I21;
  wire [0:0]I22;
  wire [32:0]I23;
  wire I3;
  wire O1;
  wire [0:0]O2;
  wire O3;
  wire O4;
  wire [3:0]S;
  wire [0:0]SR;
  wire [3:0]cdma_tvect_out;
  wire follower_empty_mm2s;
  wire follower_full_mm2s;
  wire in00;
  wire in005_out;
  wire m_axi_aclk;
  wire [31:0]m_axi_sg_wdata;
  wire [0:0]out;
  wire p_10_out;
  wire p_11_out_0;
  wire p_2_in;
  wire p_36_out;
  wire p_3_in;
  wire p_8_out;
  wire p_9_out;
  wire ptr_queue_empty;
  wire ptr_queue_full;
  wire sig_rst2sg_resetn;
  wire sig_sg2sgcntlr_updt_ioc_irq_set;
  wire sig_sgcntl2sg_updptr_tlast;
  wire sig_sgcntl2sg_updsts_tvalid;
  wire sts_queue_full;

axi_cdma_0_axi_sg_updt_queue \GEN_QUEUE.I_UPDT_DESC_QUEUE 
       (.E(E),
        .I1(I1),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I16(I16),
        .I2(I2),
        .I20(I20),
        .I21(I21),
        .I22(I22),
        .I23(I23),
        .I3(I3),
        .O1(follower_empty_mm2s),
        .O2(ptr_queue_empty),
        .O3(O1),
        .O4(O2),
        .O5(O3),
        .O6(O4),
        .S(S),
        .SR(SR),
        .cdma_tvect_out(cdma_tvect_out),
        .follower_full_mm2s(follower_full_mm2s),
        .in00(in00),
        .in005_out(in005_out),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_wdata(m_axi_sg_wdata),
        .out(out),
        .p_10_out(p_10_out),
        .p_11_out_0(p_11_out_0),
        .p_2_in(p_2_in),
        .p_36_out(p_36_out),
        .p_3_in(p_3_in),
        .p_8_out(p_8_out),
        .p_9_out(p_9_out),
        .ptr_queue_full(ptr_queue_full),
        .sig_rst2sg_resetn(sig_rst2sg_resetn),
        .sig_sg2sgcntlr_updt_ioc_irq_set(sig_sg2sgcntlr_updt_ioc_irq_set),
        .sig_sgcntl2sg_updptr_tlast(sig_sgcntl2sg_updptr_tlast),
        .sig_sgcntl2sg_updsts_tvalid(sig_sgcntl2sg_updsts_tvalid),
        .sts_queue_full(sts_queue_full));
endmodule

(* ORIG_REF_NAME = "axi_sg_updt_queue" *) 
module axi_cdma_0_axi_sg_updt_queue
   (out,
    p_2_in,
    p_3_in,
    E,
    O1,
    O2,
    p_11_out_0,
    p_10_out,
    p_9_out,
    p_8_out,
    ptr_queue_full,
    O3,
    sts_queue_full,
    S,
    O4,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    O5,
    O6,
    m_axi_sg_wdata,
    follower_full_mm2s,
    in005_out,
    in00,
    SR,
    m_axi_aclk,
    p_36_out,
    I1,
    sig_rst2sg_resetn,
    sig_sg2sgcntlr_updt_ioc_irq_set,
    cdma_tvect_out,
    sig_sgcntl2sg_updptr_tlast,
    I2,
    sig_sgcntl2sg_updsts_tvalid,
    I3,
    I20,
    I21,
    I22,
    I23);
  output [0:0]out;
  output p_2_in;
  output p_3_in;
  output [0:0]E;
  output O1;
  output O2;
  output p_11_out_0;
  output p_10_out;
  output p_9_out;
  output p_8_out;
  output ptr_queue_full;
  output O3;
  output sts_queue_full;
  output [3:0]S;
  output [0:0]O4;
  output [3:0]I11;
  output [3:0]I12;
  output [3:0]I13;
  output [3:0]I14;
  output [3:0]I15;
  output [3:0]I16;
  output O5;
  output O6;
  output [31:0]m_axi_sg_wdata;
  output follower_full_mm2s;
  input in005_out;
  input in00;
  input [0:0]SR;
  input m_axi_aclk;
  input p_36_out;
  input I1;
  input sig_rst2sg_resetn;
  input sig_sg2sgcntlr_updt_ioc_irq_set;
  input [3:0]cdma_tvect_out;
  input sig_sgcntl2sg_updptr_tlast;
  input I2;
  input sig_sgcntl2sg_updsts_tvalid;
  input I3;
  input [0:0]I20;
  input [27:0]I21;
  input [0:0]I22;
  input [32:0]I23;

  wire [0:0]E;
  wire I1;
  wire [3:0]I11;
  wire [3:0]I12;
  wire [3:0]I13;
  wire [3:0]I14;
  wire [3:0]I15;
  wire [3:0]I16;
  wire I2;
  wire [0:0]I20;
  wire [27:0]I21;
  wire [0:0]I22;
  wire [32:0]I23;
  wire I3;
  wire [31:5]L;
  wire O1;
  wire O2;
  wire O3;
  wire [0:0]O4;
  wire O5;
  wire O6;
  wire [3:0]S;
  wire [0:0]SR;
  wire [3:0]cdma_tvect_out;
  wire follower_full_mm2s;
(* MARK_DEBUG *)   wire [33:0]follower_reg_mm2s;
(* MARK_DEBUG *)   wire [33:0]follower_reg_s2mm;
  wire m_axi_aclk;
  wire [31:0]m_axi_sg_wdata;
  wire \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_2 ;
  wire \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1 ;
  wire \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_1 ;
  wire \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_2 ;
  wire \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1 ;
  wire \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_1 ;
  wire \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_2 ;
  wire \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1 ;
  wire n_0_dma_decerr_i_1;
  wire n_0_dma_interr_i_1;
  wire n_0_dma_slverr_i_1;
  wire \n_0_pntr_cs[1]_i_2 ;
  wire \n_0_updt_curdesc[10]_i_1 ;
  wire \n_0_updt_curdesc[11]_i_1 ;
  wire \n_0_updt_curdesc[12]_i_1 ;
  wire \n_0_updt_curdesc[13]_i_1 ;
  wire \n_0_updt_curdesc[14]_i_1 ;
  wire \n_0_updt_curdesc[15]_i_1 ;
  wire \n_0_updt_curdesc[16]_i_1 ;
  wire \n_0_updt_curdesc[17]_i_1 ;
  wire \n_0_updt_curdesc[18]_i_1 ;
  wire \n_0_updt_curdesc[19]_i_1 ;
  wire \n_0_updt_curdesc[20]_i_1 ;
  wire \n_0_updt_curdesc[21]_i_1 ;
  wire \n_0_updt_curdesc[22]_i_1 ;
  wire \n_0_updt_curdesc[23]_i_1 ;
  wire \n_0_updt_curdesc[24]_i_1 ;
  wire \n_0_updt_curdesc[25]_i_1 ;
  wire \n_0_updt_curdesc[26]_i_1 ;
  wire \n_0_updt_curdesc[27]_i_1 ;
  wire \n_0_updt_curdesc[28]_i_1 ;
  wire \n_0_updt_curdesc[29]_i_1 ;
  wire \n_0_updt_curdesc[30]_i_1 ;
  wire \n_0_updt_curdesc[31]_i_1 ;
  wire \n_0_updt_curdesc[4]_i_1 ;
  wire \n_0_updt_curdesc[5]_i_1 ;
  wire \n_0_updt_curdesc[6]_i_1 ;
  wire \n_0_updt_curdesc[7]_i_1 ;
  wire \n_0_updt_curdesc[8]_i_1 ;
  wire \n_0_updt_curdesc[9]_i_1 ;
  wire n_0_updt_ioc_i_1;
  wire p_10_out;
  wire p_11_out_0;
  wire p_36_out;
  wire p_8_out;
  wire p_9_out;
  wire [1:0]pntr_cs;
  wire [1:0]pntr_ns;
  wire [31:4]ptr_queue_dout;
  wire ptr_queue_full;
  wire sig_rst2sg_resetn;
  wire sig_sg2sgcntlr_updt_ioc_irq_set;
  wire sig_sgcntl2sg_updptr_tlast;
  wire sig_sgcntl2sg_updsts_tvalid;
  wire [33:0]sts_queue_dout;
  wire sts_queue_empty;
  wire sts_queue_full;
  wire sts_rden;
(* MARK_DEBUG *)   wire updt2_tlast;
(* MARK_DEBUG *)   wire updt2_tvalid;
  wire updt_active_d1;
  wire updt_curdesc0;
(* MARK_DEBUG *)   wire updt_tlast;
(* MARK_DEBUG *)   wire updt_tvalid;
  wire writing_status;
  wire writing_status_d1;
  wire writing_status_re_ch1;

  assign out[0] = follower_reg_mm2s[33];
  assign p_2_in = updt2_tvalid;
  assign p_3_in = updt_tvalid;
  assign updt_tlast = in005_out;
  assign updt_tvalid = in00;
(* SOFT_HLUTNM = "soft_lutpair214" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \GEN_CH1_UPDATE.ch1_updt_idle_i_5 
       (.I0(O1),
        .I1(O2),
        .I2(cdma_tvect_out[0]),
        .O(O6));
LUT5 #(
    .INIT(32'h00002E00)) 
     \GEN_NO_UPR_MSB_CURDESC.updt_curdesc_wren_i_1 
       (.I0(I2),
        .I1(p_36_out),
        .I2(O2),
        .I3(pntr_cs[0]),
        .I4(pntr_cs[1]),
        .O(updt_curdesc0));
FDRE \GEN_NO_UPR_MSB_CURDESC.updt_curdesc_wren_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(updt_curdesc0),
        .Q(E),
        .R(SR));
LUT3 #(
    .INIT(8'hB8)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3 
       (.I0(updt_tlast),
        .I1(p_36_out),
        .I2(updt2_tlast),
        .O(O5));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_2 
       (.I0(sts_queue_empty),
        .I1(O1),
        .O(\n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_2 ));
FDSE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_2 ),
        .Q(O1),
        .S(I1));
LUT6 #(
    .INIT(64'h0040F040F040F040)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1 
       (.I0(sts_queue_empty),
        .I1(O1),
        .I2(sig_rst2sg_resetn),
        .I3(follower_full_mm2s),
        .I4(p_36_out),
        .I5(I3),
        .O(\n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1 ),
        .Q(follower_full_mm2s),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s[33]_i_1 
       (.I0(O1),
        .I1(sts_queue_empty),
        .O(sts_rden));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[0] 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[0]),
        .Q(follower_reg_mm2s[0]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[10] 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[10]),
        .Q(follower_reg_mm2s[10]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[11] 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[11]),
        .Q(follower_reg_mm2s[11]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[12] 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[12]),
        .Q(follower_reg_mm2s[12]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[13] 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[13]),
        .Q(follower_reg_mm2s[13]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[14] 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[14]),
        .Q(follower_reg_mm2s[14]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[15] 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[15]),
        .Q(follower_reg_mm2s[15]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[16] 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[16]),
        .Q(follower_reg_mm2s[16]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[17] 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[17]),
        .Q(follower_reg_mm2s[17]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[18] 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[18]),
        .Q(follower_reg_mm2s[18]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[19] 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[19]),
        .Q(follower_reg_mm2s[19]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[1] 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[1]),
        .Q(follower_reg_mm2s[1]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[20] 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[20]),
        .Q(follower_reg_mm2s[20]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[21] 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[21]),
        .Q(follower_reg_mm2s[21]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[22] 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[22]),
        .Q(follower_reg_mm2s[22]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[23] 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[23]),
        .Q(follower_reg_mm2s[23]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[24] 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[24]),
        .Q(follower_reg_mm2s[24]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[25] 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[25]),
        .Q(follower_reg_mm2s[25]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[26] 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[26]),
        .Q(follower_reg_mm2s[26]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[27] 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[27]),
        .Q(follower_reg_mm2s[27]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[28] 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[28]),
        .Q(follower_reg_mm2s[28]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[29] 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[29]),
        .Q(follower_reg_mm2s[29]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[2] 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[2]),
        .Q(follower_reg_mm2s[2]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[30] 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[30]),
        .Q(follower_reg_mm2s[30]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[31] 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[31]),
        .Q(follower_reg_mm2s[31]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[32] 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[32]),
        .Q(follower_reg_mm2s[32]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[33] 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[33]),
        .Q(follower_reg_mm2s[33]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[3] 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[3]),
        .Q(follower_reg_mm2s[3]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[4] 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[4]),
        .Q(follower_reg_mm2s[4]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[5] 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[5]),
        .Q(follower_reg_mm2s[5]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[6] 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[6]),
        .Q(follower_reg_mm2s[6]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[7] 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[7]),
        .Q(follower_reg_mm2s[7]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[8] 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[8]),
        .Q(follower_reg_mm2s[8]),
        .R(SR));
(* KEEP = "yes" *) 
   (* mark_debug = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[9] 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[9]),
        .Q(follower_reg_mm2s[9]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[10] 
       (.C(m_axi_aclk),
        .CE(I20),
        .D(I21[6]),
        .Q(ptr_queue_dout[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[11] 
       (.C(m_axi_aclk),
        .CE(I20),
        .D(I21[7]),
        .Q(ptr_queue_dout[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[12] 
       (.C(m_axi_aclk),
        .CE(I20),
        .D(I21[8]),
        .Q(ptr_queue_dout[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[13] 
       (.C(m_axi_aclk),
        .CE(I20),
        .D(I21[9]),
        .Q(ptr_queue_dout[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[14] 
       (.C(m_axi_aclk),
        .CE(I20),
        .D(I21[10]),
        .Q(ptr_queue_dout[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[15] 
       (.C(m_axi_aclk),
        .CE(I20),
        .D(I21[11]),
        .Q(ptr_queue_dout[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[16] 
       (.C(m_axi_aclk),
        .CE(I20),
        .D(I21[12]),
        .Q(ptr_queue_dout[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[17] 
       (.C(m_axi_aclk),
        .CE(I20),
        .D(I21[13]),
        .Q(ptr_queue_dout[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[18] 
       (.C(m_axi_aclk),
        .CE(I20),
        .D(I21[14]),
        .Q(ptr_queue_dout[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[19] 
       (.C(m_axi_aclk),
        .CE(I20),
        .D(I21[15]),
        .Q(ptr_queue_dout[19]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[20] 
       (.C(m_axi_aclk),
        .CE(I20),
        .D(I21[16]),
        .Q(ptr_queue_dout[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[21] 
       (.C(m_axi_aclk),
        .CE(I20),
        .D(I21[17]),
        .Q(ptr_queue_dout[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[22] 
       (.C(m_axi_aclk),
        .CE(I20),
        .D(I21[18]),
        .Q(ptr_queue_dout[22]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[23] 
       (.C(m_axi_aclk),
        .CE(I20),
        .D(I21[19]),
        .Q(ptr_queue_dout[23]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[24] 
       (.C(m_axi_aclk),
        .CE(I20),
        .D(I21[20]),
        .Q(ptr_queue_dout[24]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[25] 
       (.C(m_axi_aclk),
        .CE(I20),
        .D(I21[21]),
        .Q(ptr_queue_dout[25]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[26] 
       (.C(m_axi_aclk),
        .CE(I20),
        .D(I21[22]),
        .Q(ptr_queue_dout[26]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[27] 
       (.C(m_axi_aclk),
        .CE(I20),
        .D(I21[23]),
        .Q(ptr_queue_dout[27]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[28] 
       (.C(m_axi_aclk),
        .CE(I20),
        .D(I21[24]),
        .Q(ptr_queue_dout[28]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[29] 
       (.C(m_axi_aclk),
        .CE(I20),
        .D(I21[25]),
        .Q(ptr_queue_dout[29]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[30] 
       (.C(m_axi_aclk),
        .CE(I20),
        .D(I21[26]),
        .Q(ptr_queue_dout[30]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] 
       (.C(m_axi_aclk),
        .CE(I20),
        .D(I21[27]),
        .Q(ptr_queue_dout[31]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[4] 
       (.C(m_axi_aclk),
        .CE(I20),
        .D(I21[0]),
        .Q(ptr_queue_dout[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[5] 
       (.C(m_axi_aclk),
        .CE(I20),
        .D(I21[1]),
        .Q(ptr_queue_dout[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6] 
       (.C(m_axi_aclk),
        .CE(I20),
        .D(I21[2]),
        .Q(ptr_queue_dout[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[7] 
       (.C(m_axi_aclk),
        .CE(I20),
        .D(I21[3]),
        .Q(ptr_queue_dout[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[8] 
       (.C(m_axi_aclk),
        .CE(I20),
        .D(I21[4]),
        .Q(ptr_queue_dout[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[9] 
       (.C(m_axi_aclk),
        .CE(I20),
        .D(I21[5]),
        .Q(ptr_queue_dout[9]),
        .R(SR));
LUT5 #(
    .INIT(32'h0020FFFF)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_1 
       (.I0(p_36_out),
        .I1(O2),
        .I2(pntr_cs[0]),
        .I3(pntr_cs[1]),
        .I4(sig_rst2sg_resetn),
        .O(\n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_1 ));
LUT3 #(
    .INIT(8'h8A)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_2 
       (.I0(O2),
        .I1(ptr_queue_full),
        .I2(sig_sgcntl2sg_updptr_tlast),
        .O(\n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_2 ));
FDSE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_2 ),
        .Q(O2),
        .S(\n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_1 ));
LUT6 #(
    .INIT(64'hE000E0E0E0E0E0E0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1 
       (.I0(ptr_queue_full),
        .I1(sig_sgcntl2sg_updptr_tlast),
        .I2(sig_rst2sg_resetn),
        .I3(O2),
        .I4(p_36_out),
        .I5(updt_curdesc0),
        .O(\n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1 ),
        .Q(ptr_queue_full),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0] 
       (.C(m_axi_aclk),
        .CE(I22),
        .D(I23[0]),
        .Q(sts_queue_dout[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[10] 
       (.C(m_axi_aclk),
        .CE(I22),
        .D(I23[10]),
        .Q(sts_queue_dout[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[11] 
       (.C(m_axi_aclk),
        .CE(I22),
        .D(I23[11]),
        .Q(sts_queue_dout[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[12] 
       (.C(m_axi_aclk),
        .CE(I22),
        .D(I23[12]),
        .Q(sts_queue_dout[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[13] 
       (.C(m_axi_aclk),
        .CE(I22),
        .D(I23[13]),
        .Q(sts_queue_dout[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[14] 
       (.C(m_axi_aclk),
        .CE(I22),
        .D(I23[14]),
        .Q(sts_queue_dout[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[15] 
       (.C(m_axi_aclk),
        .CE(I22),
        .D(I23[15]),
        .Q(sts_queue_dout[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[16] 
       (.C(m_axi_aclk),
        .CE(I22),
        .D(I23[16]),
        .Q(sts_queue_dout[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[17] 
       (.C(m_axi_aclk),
        .CE(I22),
        .D(I23[17]),
        .Q(sts_queue_dout[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[18] 
       (.C(m_axi_aclk),
        .CE(I22),
        .D(I23[18]),
        .Q(sts_queue_dout[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[19] 
       (.C(m_axi_aclk),
        .CE(I22),
        .D(I23[19]),
        .Q(sts_queue_dout[19]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[1] 
       (.C(m_axi_aclk),
        .CE(I22),
        .D(I23[1]),
        .Q(sts_queue_dout[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[20] 
       (.C(m_axi_aclk),
        .CE(I22),
        .D(I23[20]),
        .Q(sts_queue_dout[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[21] 
       (.C(m_axi_aclk),
        .CE(I22),
        .D(I23[21]),
        .Q(sts_queue_dout[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[22] 
       (.C(m_axi_aclk),
        .CE(I22),
        .D(I23[22]),
        .Q(sts_queue_dout[22]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[23] 
       (.C(m_axi_aclk),
        .CE(I22),
        .D(I23[23]),
        .Q(sts_queue_dout[23]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[24] 
       (.C(m_axi_aclk),
        .CE(I22),
        .D(I23[24]),
        .Q(sts_queue_dout[24]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[25] 
       (.C(m_axi_aclk),
        .CE(I22),
        .D(I23[25]),
        .Q(sts_queue_dout[25]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[26] 
       (.C(m_axi_aclk),
        .CE(I22),
        .D(I23[26]),
        .Q(sts_queue_dout[26]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[27] 
       (.C(m_axi_aclk),
        .CE(I22),
        .D(I23[27]),
        .Q(sts_queue_dout[27]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[28] 
       (.C(m_axi_aclk),
        .CE(I22),
        .D(I23[28]),
        .Q(sts_queue_dout[28]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[29] 
       (.C(m_axi_aclk),
        .CE(I22),
        .D(I23[29]),
        .Q(sts_queue_dout[29]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[2] 
       (.C(m_axi_aclk),
        .CE(I22),
        .D(I23[2]),
        .Q(sts_queue_dout[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[30] 
       (.C(m_axi_aclk),
        .CE(I22),
        .D(I23[30]),
        .Q(sts_queue_dout[30]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31] 
       (.C(m_axi_aclk),
        .CE(I22),
        .D(I23[31]),
        .Q(sts_queue_dout[31]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32] 
       (.C(m_axi_aclk),
        .CE(I22),
        .D(I23[32]),
        .Q(sts_queue_dout[32]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33] 
       (.C(m_axi_aclk),
        .CE(I22),
        .D(1'b1),
        .Q(sts_queue_dout[33]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[3] 
       (.C(m_axi_aclk),
        .CE(I22),
        .D(I23[3]),
        .Q(sts_queue_dout[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[4] 
       (.C(m_axi_aclk),
        .CE(I22),
        .D(I23[4]),
        .Q(sts_queue_dout[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[5] 
       (.C(m_axi_aclk),
        .CE(I22),
        .D(I23[5]),
        .Q(sts_queue_dout[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[6] 
       (.C(m_axi_aclk),
        .CE(I22),
        .D(I23[6]),
        .Q(sts_queue_dout[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[7] 
       (.C(m_axi_aclk),
        .CE(I22),
        .D(I23[7]),
        .Q(sts_queue_dout[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[8] 
       (.C(m_axi_aclk),
        .CE(I22),
        .D(I23[8]),
        .Q(sts_queue_dout[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[9] 
       (.C(m_axi_aclk),
        .CE(I22),
        .D(I23[9]),
        .Q(sts_queue_dout[9]),
        .R(SR));
LUT3 #(
    .INIT(8'h4F)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_1 
       (.I0(sts_queue_empty),
        .I1(O1),
        .I2(sig_rst2sg_resetn),
        .O(\n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_1 ));
LUT3 #(
    .INIT(8'h8A)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_2 
       (.I0(sts_queue_empty),
        .I1(sts_queue_full),
        .I2(sig_sgcntl2sg_updsts_tvalid),
        .O(\n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_2 ));
FDSE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_2 ),
        .Q(sts_queue_empty),
        .S(\n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_1 ));
LUT5 #(
    .INIT(32'hE0E000E0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1 
       (.I0(sts_queue_full),
        .I1(sig_sgcntl2sg_updsts_tvalid),
        .I2(sig_rst2sg_resetn),
        .I3(O1),
        .I4(sts_queue_empty),
        .O(\n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1 ),
        .Q(sts_queue_full),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_36_out),
        .Q(updt_active_d1),
        .R(SR));
LUT5 #(
    .INIT(32'h0000E200)) 
     dma_decerr_i_1
       (.I0(p_8_out),
        .I1(writing_status_re_ch1),
        .I2(follower_reg_mm2s[30]),
        .I3(sig_rst2sg_resetn),
        .I4(cdma_tvect_out[3]),
        .O(n_0_dma_decerr_i_1));
FDRE dma_decerr_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_dma_decerr_i_1),
        .Q(p_8_out),
        .R(1'b0));
LUT5 #(
    .INIT(32'h0000E200)) 
     dma_interr_i_1
       (.I0(p_10_out),
        .I1(writing_status_re_ch1),
        .I2(follower_reg_mm2s[28]),
        .I3(sig_rst2sg_resetn),
        .I4(cdma_tvect_out[1]),
        .O(n_0_dma_interr_i_1));
FDRE dma_interr_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_dma_interr_i_1),
        .Q(p_10_out),
        .R(1'b0));
LUT5 #(
    .INIT(32'h0000E200)) 
     dma_slverr_i_1
       (.I0(p_9_out),
        .I1(writing_status_re_ch1),
        .I2(follower_reg_mm2s[29]),
        .I3(sig_rst2sg_resetn),
        .I4(cdma_tvect_out[2]),
        .O(n_0_dma_slverr_i_1));
FDRE dma_slverr_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_dma_slverr_i_1),
        .Q(p_9_out),
        .R(1'b0));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(1'b0),
        .O(updt2_tlast));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(1'b0),
        .O(updt2_tvalid));
LUT1 #(
    .INIT(2'h2)) 
     i_10
       (.I0(1'b0),
        .O(follower_reg_s2mm[25]));
LUT1 #(
    .INIT(2'h2)) 
     i_11
       (.I0(1'b0),
        .O(follower_reg_s2mm[24]));
LUT1 #(
    .INIT(2'h2)) 
     i_12
       (.I0(1'b0),
        .O(follower_reg_s2mm[23]));
LUT1 #(
    .INIT(2'h2)) 
     i_13
       (.I0(1'b0),
        .O(follower_reg_s2mm[22]));
LUT1 #(
    .INIT(2'h2)) 
     i_14
       (.I0(1'b0),
        .O(follower_reg_s2mm[21]));
LUT1 #(
    .INIT(2'h2)) 
     i_15
       (.I0(1'b0),
        .O(follower_reg_s2mm[20]));
LUT1 #(
    .INIT(2'h2)) 
     i_16
       (.I0(1'b0),
        .O(follower_reg_s2mm[19]));
LUT1 #(
    .INIT(2'h2)) 
     i_17
       (.I0(1'b0),
        .O(follower_reg_s2mm[18]));
LUT1 #(
    .INIT(2'h2)) 
     i_18
       (.I0(1'b0),
        .O(follower_reg_s2mm[17]));
LUT1 #(
    .INIT(2'h2)) 
     i_19
       (.I0(1'b0),
        .O(follower_reg_s2mm[16]));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(1'b0),
        .O(follower_reg_s2mm[33]));
LUT1 #(
    .INIT(2'h2)) 
     i_20
       (.I0(1'b0),
        .O(follower_reg_s2mm[15]));
LUT1 #(
    .INIT(2'h2)) 
     i_21
       (.I0(1'b0),
        .O(follower_reg_s2mm[14]));
LUT1 #(
    .INIT(2'h2)) 
     i_22
       (.I0(1'b0),
        .O(follower_reg_s2mm[13]));
LUT1 #(
    .INIT(2'h2)) 
     i_23
       (.I0(1'b0),
        .O(follower_reg_s2mm[12]));
LUT1 #(
    .INIT(2'h2)) 
     i_24
       (.I0(1'b0),
        .O(follower_reg_s2mm[11]));
LUT1 #(
    .INIT(2'h2)) 
     i_25
       (.I0(1'b0),
        .O(follower_reg_s2mm[10]));
LUT1 #(
    .INIT(2'h2)) 
     i_26
       (.I0(1'b0),
        .O(follower_reg_s2mm[9]));
LUT1 #(
    .INIT(2'h2)) 
     i_27
       (.I0(1'b0),
        .O(follower_reg_s2mm[8]));
LUT1 #(
    .INIT(2'h2)) 
     i_28
       (.I0(1'b0),
        .O(follower_reg_s2mm[7]));
LUT1 #(
    .INIT(2'h2)) 
     i_29
       (.I0(1'b0),
        .O(follower_reg_s2mm[6]));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(1'b0),
        .O(follower_reg_s2mm[32]));
LUT1 #(
    .INIT(2'h2)) 
     i_30
       (.I0(1'b0),
        .O(follower_reg_s2mm[5]));
LUT1 #(
    .INIT(2'h2)) 
     i_31
       (.I0(1'b0),
        .O(follower_reg_s2mm[4]));
LUT1 #(
    .INIT(2'h2)) 
     i_32
       (.I0(1'b0),
        .O(follower_reg_s2mm[3]));
LUT1 #(
    .INIT(2'h2)) 
     i_33
       (.I0(1'b0),
        .O(follower_reg_s2mm[2]));
LUT1 #(
    .INIT(2'h2)) 
     i_34
       (.I0(1'b0),
        .O(follower_reg_s2mm[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_35
       (.I0(1'b0),
        .O(follower_reg_s2mm[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_4
       (.I0(1'b0),
        .O(follower_reg_s2mm[31]));
LUT1 #(
    .INIT(2'h2)) 
     i_5
       (.I0(1'b0),
        .O(follower_reg_s2mm[30]));
LUT1 #(
    .INIT(2'h2)) 
     i_6
       (.I0(1'b0),
        .O(follower_reg_s2mm[29]));
LUT1 #(
    .INIT(2'h2)) 
     i_7
       (.I0(1'b0),
        .O(follower_reg_s2mm[28]));
LUT1 #(
    .INIT(2'h2)) 
     i_8
       (.I0(1'b0),
        .O(follower_reg_s2mm[27]));
LUT1 #(
    .INIT(2'h2)) 
     i_9
       (.I0(1'b0),
        .O(follower_reg_s2mm[26]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[0]_INST_0 
       (.I0(follower_reg_mm2s[0]),
        .I1(p_36_out),
        .I2(follower_reg_s2mm[0]),
        .O(m_axi_sg_wdata[0]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[10]_INST_0 
       (.I0(follower_reg_mm2s[10]),
        .I1(p_36_out),
        .I2(follower_reg_s2mm[10]),
        .O(m_axi_sg_wdata[10]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[11]_INST_0 
       (.I0(follower_reg_mm2s[11]),
        .I1(p_36_out),
        .I2(follower_reg_s2mm[11]),
        .O(m_axi_sg_wdata[11]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[12]_INST_0 
       (.I0(follower_reg_mm2s[12]),
        .I1(p_36_out),
        .I2(follower_reg_s2mm[12]),
        .O(m_axi_sg_wdata[12]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[13]_INST_0 
       (.I0(follower_reg_mm2s[13]),
        .I1(p_36_out),
        .I2(follower_reg_s2mm[13]),
        .O(m_axi_sg_wdata[13]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[14]_INST_0 
       (.I0(follower_reg_mm2s[14]),
        .I1(p_36_out),
        .I2(follower_reg_s2mm[14]),
        .O(m_axi_sg_wdata[14]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[15]_INST_0 
       (.I0(follower_reg_mm2s[15]),
        .I1(p_36_out),
        .I2(follower_reg_s2mm[15]),
        .O(m_axi_sg_wdata[15]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[16]_INST_0 
       (.I0(follower_reg_mm2s[16]),
        .I1(p_36_out),
        .I2(follower_reg_s2mm[16]),
        .O(m_axi_sg_wdata[16]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[17]_INST_0 
       (.I0(follower_reg_mm2s[17]),
        .I1(p_36_out),
        .I2(follower_reg_s2mm[17]),
        .O(m_axi_sg_wdata[17]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[18]_INST_0 
       (.I0(follower_reg_mm2s[18]),
        .I1(p_36_out),
        .I2(follower_reg_s2mm[18]),
        .O(m_axi_sg_wdata[18]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[19]_INST_0 
       (.I0(follower_reg_mm2s[19]),
        .I1(p_36_out),
        .I2(follower_reg_s2mm[19]),
        .O(m_axi_sg_wdata[19]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[1]_INST_0 
       (.I0(follower_reg_mm2s[1]),
        .I1(p_36_out),
        .I2(follower_reg_s2mm[1]),
        .O(m_axi_sg_wdata[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[20]_INST_0 
       (.I0(follower_reg_mm2s[20]),
        .I1(p_36_out),
        .I2(follower_reg_s2mm[20]),
        .O(m_axi_sg_wdata[20]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[21]_INST_0 
       (.I0(follower_reg_mm2s[21]),
        .I1(p_36_out),
        .I2(follower_reg_s2mm[21]),
        .O(m_axi_sg_wdata[21]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[22]_INST_0 
       (.I0(follower_reg_mm2s[22]),
        .I1(p_36_out),
        .I2(follower_reg_s2mm[22]),
        .O(m_axi_sg_wdata[22]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[23]_INST_0 
       (.I0(follower_reg_mm2s[23]),
        .I1(p_36_out),
        .I2(follower_reg_s2mm[23]),
        .O(m_axi_sg_wdata[23]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[24]_INST_0 
       (.I0(follower_reg_mm2s[24]),
        .I1(p_36_out),
        .I2(follower_reg_s2mm[24]),
        .O(m_axi_sg_wdata[24]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[25]_INST_0 
       (.I0(follower_reg_mm2s[25]),
        .I1(p_36_out),
        .I2(follower_reg_s2mm[25]),
        .O(m_axi_sg_wdata[25]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[26]_INST_0 
       (.I0(follower_reg_mm2s[26]),
        .I1(p_36_out),
        .I2(follower_reg_s2mm[26]),
        .O(m_axi_sg_wdata[26]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[27]_INST_0 
       (.I0(follower_reg_mm2s[27]),
        .I1(p_36_out),
        .I2(follower_reg_s2mm[27]),
        .O(m_axi_sg_wdata[27]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[28]_INST_0 
       (.I0(follower_reg_mm2s[28]),
        .I1(p_36_out),
        .I2(follower_reg_s2mm[28]),
        .O(m_axi_sg_wdata[28]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[29]_INST_0 
       (.I0(follower_reg_mm2s[29]),
        .I1(p_36_out),
        .I2(follower_reg_s2mm[29]),
        .O(m_axi_sg_wdata[29]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[2]_INST_0 
       (.I0(follower_reg_mm2s[2]),
        .I1(p_36_out),
        .I2(follower_reg_s2mm[2]),
        .O(m_axi_sg_wdata[2]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[30]_INST_0 
       (.I0(follower_reg_mm2s[30]),
        .I1(p_36_out),
        .I2(follower_reg_s2mm[30]),
        .O(m_axi_sg_wdata[30]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[31]_INST_0 
       (.I0(follower_reg_mm2s[31]),
        .I1(p_36_out),
        .I2(follower_reg_s2mm[31]),
        .O(m_axi_sg_wdata[31]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[3]_INST_0 
       (.I0(follower_reg_mm2s[3]),
        .I1(p_36_out),
        .I2(follower_reg_s2mm[3]),
        .O(m_axi_sg_wdata[3]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[4]_INST_0 
       (.I0(follower_reg_mm2s[4]),
        .I1(p_36_out),
        .I2(follower_reg_s2mm[4]),
        .O(m_axi_sg_wdata[4]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[5]_INST_0 
       (.I0(follower_reg_mm2s[5]),
        .I1(p_36_out),
        .I2(follower_reg_s2mm[5]),
        .O(m_axi_sg_wdata[5]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[6]_INST_0 
       (.I0(follower_reg_mm2s[6]),
        .I1(p_36_out),
        .I2(follower_reg_s2mm[6]),
        .O(m_axi_sg_wdata[6]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[7]_INST_0 
       (.I0(follower_reg_mm2s[7]),
        .I1(p_36_out),
        .I2(follower_reg_s2mm[7]),
        .O(m_axi_sg_wdata[7]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[8]_INST_0 
       (.I0(follower_reg_mm2s[8]),
        .I1(p_36_out),
        .I2(follower_reg_s2mm[8]),
        .O(m_axi_sg_wdata[8]));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_sg_wdata[9]_INST_0 
       (.I0(follower_reg_mm2s[9]),
        .I1(p_36_out),
        .I2(follower_reg_s2mm[9]),
        .O(m_axi_sg_wdata[9]));
(* SOFT_HLUTNM = "soft_lutpair213" *) 
   LUT5 #(
    .INIT(32'h4C4C4F4C)) 
     \pntr_cs[0]_i_1 
       (.I0(\n_0_pntr_cs[1]_i_2 ),
        .I1(pntr_cs[0]),
        .I2(pntr_cs[1]),
        .I3(p_36_out),
        .I4(updt_active_d1),
        .O(pntr_ns[0]));
LUT6 #(
    .INIT(64'h00FF747400000000)) 
     \pntr_cs[1]_i_1 
       (.I0(O2),
        .I1(p_36_out),
        .I2(I2),
        .I3(\n_0_pntr_cs[1]_i_2 ),
        .I4(pntr_cs[1]),
        .I5(pntr_cs[0]),
        .O(pntr_ns[1]));
LUT5 #(
    .INIT(32'hA8A8A800)) 
     \pntr_cs[1]_i_2 
       (.I0(I3),
        .I1(updt2_tvalid),
        .I2(updt_tvalid),
        .I3(updt2_tlast),
        .I4(updt_tlast),
        .O(\n_0_pntr_cs[1]_i_2 ));
FDRE \pntr_cs_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(pntr_ns[0]),
        .Q(pntr_cs[0]),
        .R(SR));
FDRE \pntr_cs_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(pntr_ns[1]),
        .Q(pntr_cs[1]),
        .R(SR));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[11]_i_2 
       (.I0(L[11]),
        .O(I11[3]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[11]_i_3 
       (.I0(L[10]),
        .O(I11[2]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[11]_i_4 
       (.I0(L[9]),
        .O(I11[1]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[11]_i_5 
       (.I0(L[8]),
        .O(I11[0]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[15]_i_2 
       (.I0(L[15]),
        .O(I12[3]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[15]_i_3 
       (.I0(L[14]),
        .O(I12[2]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[15]_i_4 
       (.I0(L[13]),
        .O(I12[1]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[15]_i_5 
       (.I0(L[12]),
        .O(I12[0]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[19]_i_2 
       (.I0(L[19]),
        .O(I13[3]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[19]_i_3 
       (.I0(L[18]),
        .O(I13[2]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[19]_i_4 
       (.I0(L[17]),
        .O(I13[1]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[19]_i_5 
       (.I0(L[16]),
        .O(I13[0]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[23]_i_2 
       (.I0(L[23]),
        .O(I14[3]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[23]_i_3 
       (.I0(L[22]),
        .O(I14[2]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[23]_i_4 
       (.I0(L[21]),
        .O(I14[1]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[23]_i_5 
       (.I0(L[20]),
        .O(I14[0]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[27]_i_2 
       (.I0(L[27]),
        .O(I15[3]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[27]_i_3 
       (.I0(L[26]),
        .O(I15[2]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[27]_i_4 
       (.I0(L[25]),
        .O(I15[1]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[27]_i_5 
       (.I0(L[24]),
        .O(I15[0]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[31]_i_2 
       (.I0(L[31]),
        .O(I16[3]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[31]_i_3 
       (.I0(L[30]),
        .O(I16[2]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[31]_i_4 
       (.I0(L[29]),
        .O(I16[1]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[31]_i_5 
       (.I0(L[28]),
        .O(I16[0]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[7]_i_2 
       (.I0(L[7]),
        .O(S[3]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[7]_i_3 
       (.I0(L[6]),
        .O(S[2]));
LUT1 #(
    .INIT(2'h2)) 
     \update_address[7]_i_4 
       (.I0(L[5]),
        .O(S[1]));
LUT1 #(
    .INIT(2'h1)) 
     \update_address[7]_i_5 
       (.I0(O4),
        .O(S[0]));
(* SOFT_HLUTNM = "soft_lutpair214" *) 
   LUT4 #(
    .INIT(16'h0100)) 
     \updt_cs[0]_i_2 
       (.I0(cdma_tvect_out[0]),
        .I1(O2),
        .I2(O1),
        .I3(I2),
        .O(O3));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[10]_i_1 
       (.I0(L[10]),
        .I1(ptr_queue_dout[10]),
        .I2(sig_rst2sg_resetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[10]_i_1 ));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[11]_i_1 
       (.I0(L[11]),
        .I1(ptr_queue_dout[11]),
        .I2(sig_rst2sg_resetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[11]_i_1 ));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[12]_i_1 
       (.I0(L[12]),
        .I1(ptr_queue_dout[12]),
        .I2(sig_rst2sg_resetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[12]_i_1 ));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[13]_i_1 
       (.I0(L[13]),
        .I1(ptr_queue_dout[13]),
        .I2(sig_rst2sg_resetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[13]_i_1 ));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[14]_i_1 
       (.I0(L[14]),
        .I1(ptr_queue_dout[14]),
        .I2(sig_rst2sg_resetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[14]_i_1 ));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[15]_i_1 
       (.I0(L[15]),
        .I1(ptr_queue_dout[15]),
        .I2(sig_rst2sg_resetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[15]_i_1 ));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[16]_i_1 
       (.I0(L[16]),
        .I1(ptr_queue_dout[16]),
        .I2(sig_rst2sg_resetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[16]_i_1 ));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[17]_i_1 
       (.I0(L[17]),
        .I1(ptr_queue_dout[17]),
        .I2(sig_rst2sg_resetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[17]_i_1 ));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[18]_i_1 
       (.I0(L[18]),
        .I1(ptr_queue_dout[18]),
        .I2(sig_rst2sg_resetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[18]_i_1 ));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[19]_i_1 
       (.I0(L[19]),
        .I1(ptr_queue_dout[19]),
        .I2(sig_rst2sg_resetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[19]_i_1 ));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[20]_i_1 
       (.I0(L[20]),
        .I1(ptr_queue_dout[20]),
        .I2(sig_rst2sg_resetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[20]_i_1 ));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[21]_i_1 
       (.I0(L[21]),
        .I1(ptr_queue_dout[21]),
        .I2(sig_rst2sg_resetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[21]_i_1 ));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[22]_i_1 
       (.I0(L[22]),
        .I1(ptr_queue_dout[22]),
        .I2(sig_rst2sg_resetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[22]_i_1 ));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[23]_i_1 
       (.I0(L[23]),
        .I1(ptr_queue_dout[23]),
        .I2(sig_rst2sg_resetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[23]_i_1 ));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[24]_i_1 
       (.I0(L[24]),
        .I1(ptr_queue_dout[24]),
        .I2(sig_rst2sg_resetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[24]_i_1 ));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[25]_i_1 
       (.I0(L[25]),
        .I1(ptr_queue_dout[25]),
        .I2(sig_rst2sg_resetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[25]_i_1 ));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[26]_i_1 
       (.I0(L[26]),
        .I1(ptr_queue_dout[26]),
        .I2(sig_rst2sg_resetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[26]_i_1 ));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[27]_i_1 
       (.I0(L[27]),
        .I1(ptr_queue_dout[27]),
        .I2(sig_rst2sg_resetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[27]_i_1 ));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[28]_i_1 
       (.I0(L[28]),
        .I1(ptr_queue_dout[28]),
        .I2(sig_rst2sg_resetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[28]_i_1 ));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[29]_i_1 
       (.I0(L[29]),
        .I1(ptr_queue_dout[29]),
        .I2(sig_rst2sg_resetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[29]_i_1 ));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[30]_i_1 
       (.I0(L[30]),
        .I1(ptr_queue_dout[30]),
        .I2(sig_rst2sg_resetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[30]_i_1 ));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[31]_i_1 
       (.I0(L[31]),
        .I1(ptr_queue_dout[31]),
        .I2(sig_rst2sg_resetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[31]_i_1 ));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[4]_i_1 
       (.I0(O4),
        .I1(ptr_queue_dout[4]),
        .I2(sig_rst2sg_resetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[4]_i_1 ));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[5]_i_1 
       (.I0(L[5]),
        .I1(ptr_queue_dout[5]),
        .I2(sig_rst2sg_resetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[5]_i_1 ));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[6]_i_1 
       (.I0(L[6]),
        .I1(ptr_queue_dout[6]),
        .I2(sig_rst2sg_resetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[6]_i_1 ));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[7]_i_1 
       (.I0(L[7]),
        .I1(ptr_queue_dout[7]),
        .I2(sig_rst2sg_resetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[7]_i_1 ));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[8]_i_1 
       (.I0(L[8]),
        .I1(ptr_queue_dout[8]),
        .I2(sig_rst2sg_resetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[8]_i_1 ));
LUT5 #(
    .INIT(32'h00A0C0A0)) 
     \updt_curdesc[9]_i_1 
       (.I0(L[9]),
        .I1(ptr_queue_dout[9]),
        .I2(sig_rst2sg_resetn),
        .I3(updt_curdesc0),
        .I4(I2),
        .O(\n_0_updt_curdesc[9]_i_1 ));
FDRE \updt_curdesc_reg[10] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[10]_i_1 ),
        .Q(L[10]),
        .R(1'b0));
FDRE \updt_curdesc_reg[11] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[11]_i_1 ),
        .Q(L[11]),
        .R(1'b0));
FDRE \updt_curdesc_reg[12] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[12]_i_1 ),
        .Q(L[12]),
        .R(1'b0));
FDRE \updt_curdesc_reg[13] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[13]_i_1 ),
        .Q(L[13]),
        .R(1'b0));
FDRE \updt_curdesc_reg[14] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[14]_i_1 ),
        .Q(L[14]),
        .R(1'b0));
FDRE \updt_curdesc_reg[15] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[15]_i_1 ),
        .Q(L[15]),
        .R(1'b0));
FDRE \updt_curdesc_reg[16] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[16]_i_1 ),
        .Q(L[16]),
        .R(1'b0));
FDRE \updt_curdesc_reg[17] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[17]_i_1 ),
        .Q(L[17]),
        .R(1'b0));
FDRE \updt_curdesc_reg[18] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[18]_i_1 ),
        .Q(L[18]),
        .R(1'b0));
FDRE \updt_curdesc_reg[19] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[19]_i_1 ),
        .Q(L[19]),
        .R(1'b0));
FDRE \updt_curdesc_reg[20] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[20]_i_1 ),
        .Q(L[20]),
        .R(1'b0));
FDRE \updt_curdesc_reg[21] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[21]_i_1 ),
        .Q(L[21]),
        .R(1'b0));
FDRE \updt_curdesc_reg[22] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[22]_i_1 ),
        .Q(L[22]),
        .R(1'b0));
FDRE \updt_curdesc_reg[23] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[23]_i_1 ),
        .Q(L[23]),
        .R(1'b0));
FDRE \updt_curdesc_reg[24] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[24]_i_1 ),
        .Q(L[24]),
        .R(1'b0));
FDRE \updt_curdesc_reg[25] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[25]_i_1 ),
        .Q(L[25]),
        .R(1'b0));
FDRE \updt_curdesc_reg[26] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[26]_i_1 ),
        .Q(L[26]),
        .R(1'b0));
FDRE \updt_curdesc_reg[27] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[27]_i_1 ),
        .Q(L[27]),
        .R(1'b0));
FDRE \updt_curdesc_reg[28] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[28]_i_1 ),
        .Q(L[28]),
        .R(1'b0));
FDRE \updt_curdesc_reg[29] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[29]_i_1 ),
        .Q(L[29]),
        .R(1'b0));
FDRE \updt_curdesc_reg[30] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[30]_i_1 ),
        .Q(L[30]),
        .R(1'b0));
FDRE \updt_curdesc_reg[31] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[31]_i_1 ),
        .Q(L[31]),
        .R(1'b0));
FDRE \updt_curdesc_reg[4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[4]_i_1 ),
        .Q(O4),
        .R(1'b0));
FDRE \updt_curdesc_reg[5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[5]_i_1 ),
        .Q(L[5]),
        .R(1'b0));
FDRE \updt_curdesc_reg[6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[6]_i_1 ),
        .Q(L[6]),
        .R(1'b0));
FDRE \updt_curdesc_reg[7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[7]_i_1 ),
        .Q(L[7]),
        .R(1'b0));
FDRE \updt_curdesc_reg[8] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[8]_i_1 ),
        .Q(L[8]),
        .R(1'b0));
FDRE \updt_curdesc_reg[9] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_updt_curdesc[9]_i_1 ),
        .Q(L[9]),
        .R(1'b0));
LUT5 #(
    .INIT(32'h0000E200)) 
     updt_ioc_i_1
       (.I0(p_11_out_0),
        .I1(writing_status_re_ch1),
        .I2(follower_reg_mm2s[32]),
        .I3(sig_rst2sg_resetn),
        .I4(sig_sg2sgcntlr_updt_ioc_irq_set),
        .O(n_0_updt_ioc_i_1));
LUT4 #(
    .INIT(16'h0080)) 
     updt_ioc_i_2
       (.I0(pntr_cs[0]),
        .I1(pntr_cs[1]),
        .I2(p_36_out),
        .I3(writing_status_d1),
        .O(writing_status_re_ch1));
FDRE updt_ioc_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_updt_ioc_i_1),
        .Q(p_11_out_0),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair213" *) 
   LUT2 #(
    .INIT(4'h8)) 
     writing_status_d1_i_1
       (.I0(pntr_cs[1]),
        .I1(pntr_cs[0]),
        .O(writing_status));
FDRE #(
    .INIT(1'b0)) 
     writing_status_d1_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(writing_status),
        .Q(writing_status_d1),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_sg_updt_sm" *) 
module axi_cdma_0_axi_sg_updt_sm
   (O1,
    O2,
    sig_sg2sgcntlr_updt_ioc_irq_set,
    sig_sg2sgcntlr_updt_idle,
    Q,
    O3,
    O4,
    O5,
    O6,
    sig_do_shutdown,
    in005_out,
    in00,
    O7,
    O8,
    O9,
    O10,
    sig_pulse_trigger,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    O24,
    O25,
    O26,
    O27,
    O28,
    O29,
    O30,
    O31,
    O32,
    O33,
    O34,
    O35,
    O36,
    O37,
    O38,
    O39,
    O40,
    SR,
    p_13_out,
    m_axi_aclk,
    I1,
    I2,
    sig_rst2sg_resetn,
    s_axis_updt_cmd_tready,
    p_18_out,
    D,
    updt_done,
    I3,
    E,
    I4,
    sig_rst2s2mm_halt,
    I5,
    I6,
    ptr_queue_empty,
    follower_empty_mm2s,
    out,
    follower_full_mm2s,
    I7,
    sig_reg2sg_irqthresh_wren,
    I8,
    I9,
    I10,
    sig_to_edge_detect_reg,
    I11,
    I12,
    sig_sg2reg_ftch_error_addr,
    I17,
    I18,
    I19,
    updt_interr,
    updt_slverr,
    updt_decerr,
    p_10_out,
    p_9_out,
    p_8_out,
    L,
    S,
    I13,
    I14,
    I15,
    I16,
    I20,
    I21);
  output O1;
  output O2;
  output sig_sg2sgcntlr_updt_ioc_irq_set;
  output sig_sg2sgcntlr_updt_idle;
  output [2:0]Q;
  output O3;
  output O4;
  output O5;
  output O6;
  output sig_do_shutdown;
  output in005_out;
  output in00;
  output [0:0]O7;
  output O8;
  output O9;
  output O10;
  output sig_pulse_trigger;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output O17;
  output O18;
  output O19;
  output O20;
  output O21;
  output O22;
  output O23;
  output O24;
  output O25;
  output O26;
  output O27;
  output O28;
  output O29;
  output O30;
  output O31;
  output O32;
  output O33;
  output O34;
  output O35;
  output O36;
  output O37;
  output O38;
  output O39;
  output [27:0]O40;
  input [0:0]SR;
  input p_13_out;
  input m_axi_aclk;
  input I1;
  input I2;
  input sig_rst2sg_resetn;
  input s_axis_updt_cmd_tready;
  input p_18_out;
  input [0:0]D;
  input updt_done;
  input I3;
  input [0:0]E;
  input I4;
  input sig_rst2s2mm_halt;
  input I5;
  input I6;
  input ptr_queue_empty;
  input follower_empty_mm2s;
  input [0:0]out;
  input follower_full_mm2s;
  input I7;
  input sig_reg2sg_irqthresh_wren;
  input I8;
  input I9;
  input I10;
  input sig_to_edge_detect_reg;
  input I11;
  input [25:0]I12;
  input [25:0]sig_sg2reg_ftch_error_addr;
  input I17;
  input I18;
  input I19;
  input updt_interr;
  input updt_slverr;
  input updt_decerr;
  input p_10_out;
  input p_9_out;
  input p_8_out;
  input [0:0]L;
  input [3:0]S;
  input [3:0]I13;
  input [3:0]I14;
  input [3:0]I15;
  input [3:0]I16;
  input [3:0]I20;
  input [3:0]I21;

  wire [0:0]D;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire [25:0]I12;
  wire [3:0]I13;
  wire [3:0]I14;
  wire [3:0]I15;
  wire [3:0]I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire [3:0]I20;
  wire [3:0]I21;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire [0:0]L;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O20;
  wire O21;
  wire O22;
  wire O23;
  wire O24;
  wire O25;
  wire O26;
  wire O27;
  wire O28;
  wire O29;
  wire O3;
  wire O30;
  wire O31;
  wire O32;
  wire O33;
  wire O34;
  wire O35;
  wire O36;
  wire O37;
  wire O38;
  wire O39;
  wire O4;
  wire [27:0]O40;
  wire O5;
  wire O6;
  wire [0:0]O7;
  wire O8;
  wire O9;
  wire [2:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
(* MARK_DEBUG *)   wire ch1_active_i;
  wire follower_empty_mm2s;
  wire follower_full_mm2s;
  wire in00;
  wire in005_out;
  wire m_axi_aclk;
  wire \n_0_GEN_CH1_UPDATE.ch1_active_i_i_1 ;
  wire \n_0_GEN_CH1_UPDATE.ch1_active_i_i_2 ;
  wire \n_0_GEN_CH1_UPDATE.ch1_active_i_i_3 ;
  wire \n_0_GEN_CH1_UPDATE.ch1_dma_decerr_set_i_2 ;
  wire \n_0_GEN_CH1_UPDATE.ch1_dma_interr_set_i_1 ;
  wire \n_0_GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1 ;
  wire \n_0_GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1 ;
  wire \n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_1 ;
  wire \n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_2 ;
  wire \n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_3 ;
  wire \n_0_GEN_CH1_UPDATE.ch1_updt_interr_set_i_1 ;
  wire \n_0_GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1 ;
  wire \n_0_ftch_error_addr[31]_i_3 ;
  wire \n_0_ftch_error_addr[31]_i_4 ;
  wire n_0_sig_idle_set_inferred_i_5;
  wire \n_0_update_address_reg[11]_i_1 ;
  wire \n_0_update_address_reg[15]_i_1 ;
  wire \n_0_update_address_reg[19]_i_1 ;
  wire \n_0_update_address_reg[23]_i_1 ;
  wire \n_0_update_address_reg[27]_i_1 ;
  wire \n_0_update_address_reg[7]_i_1 ;
  wire \n_1_update_address_reg[11]_i_1 ;
  wire \n_1_update_address_reg[15]_i_1 ;
  wire \n_1_update_address_reg[19]_i_1 ;
  wire \n_1_update_address_reg[23]_i_1 ;
  wire \n_1_update_address_reg[27]_i_1 ;
  wire \n_1_update_address_reg[31]_i_1 ;
  wire \n_1_update_address_reg[7]_i_1 ;
  wire \n_2_update_address_reg[11]_i_1 ;
  wire \n_2_update_address_reg[15]_i_1 ;
  wire \n_2_update_address_reg[19]_i_1 ;
  wire \n_2_update_address_reg[23]_i_1 ;
  wire \n_2_update_address_reg[27]_i_1 ;
  wire \n_2_update_address_reg[31]_i_1 ;
  wire \n_2_update_address_reg[7]_i_1 ;
  wire \n_3_update_address_reg[11]_i_1 ;
  wire \n_3_update_address_reg[15]_i_1 ;
  wire \n_3_update_address_reg[19]_i_1 ;
  wire \n_3_update_address_reg[23]_i_1 ;
  wire \n_3_update_address_reg[27]_i_1 ;
  wire \n_3_update_address_reg[31]_i_1 ;
  wire \n_3_update_address_reg[7]_i_1 ;
  wire [0:0]out;
  wire p_10_out;
  wire p_13_out;
  wire p_18_out;
  wire p_8_out;
  wire p_9_out;
  wire ptr_queue_empty;
  wire s_axis_updt_cmd_tready;
  wire sig_do_shutdown;
  wire sig_pulse_trigger;
  wire sig_reg2sg_irqthresh_wren;
  wire sig_rst2s2mm_halt;
  wire sig_rst2sg_resetn;
  wire [25:0]sig_sg2reg_ftch_error_addr;
  wire sig_sg2sgcntlr_updt_idle;
  wire sig_sg2sgcntlr_updt_ioc_irq_set;
  wire sig_to_edge_detect_reg;
  wire [31:4]update_address0_in;
  wire updt_cmnd_wr;
  wire updt_decerr;
  wire updt_done;
  wire [31:6]updt_error_addr_reg;
  wire updt_interr;
  wire [2:1]updt_ns;
  wire updt_slverr;
  wire [3:3]\NLW_update_address_reg[31]_i_1_CO_UNCONNECTED ;

  assign O2 = ch1_active_i;
LUT2 #(
    .INIT(4'h2)) 
     \DO_SINGLE_CLK_PULSE.sig_pulse_out_i_1__1 
       (.I0(sig_sg2sgcntlr_updt_idle),
        .I1(sig_to_edge_detect_reg),
        .O(sig_pulse_trigger));
LUT6 #(
    .INIT(64'h0000BA00FF00BA00)) 
     \GEN_CH1_UPDATE.ch1_active_i_i_1 
       (.I0(\n_0_GEN_CH1_UPDATE.ch1_active_i_i_2 ),
        .I1(Q[2]),
        .I2(\n_0_GEN_CH1_UPDATE.ch1_active_i_i_3 ),
        .I3(sig_rst2sg_resetn),
        .I4(ch1_active_i),
        .I5(updt_done),
        .O(\n_0_GEN_CH1_UPDATE.ch1_active_i_i_1 ));
LUT6 #(
    .INIT(64'h0008000000000000)) 
     \GEN_CH1_UPDATE.ch1_active_i_i_2 
       (.I0(I6),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(I3),
        .I4(updt_done),
        .I5(Q[0]),
        .O(\n_0_GEN_CH1_UPDATE.ch1_active_i_i_2 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \GEN_CH1_UPDATE.ch1_active_i_i_3 
       (.I0(I4),
        .I1(ptr_queue_empty),
        .I2(follower_empty_mm2s),
        .I3(I3),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\n_0_GEN_CH1_UPDATE.ch1_active_i_i_3 ));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_CH1_UPDATE.ch1_active_i_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CH1_UPDATE.ch1_active_i_i_1 ),
        .Q(ch1_active_i),
        .R(1'b0));
LUT3 #(
    .INIT(8'hF8)) 
     \GEN_CH1_UPDATE.ch1_dma_decerr_set_i_2 
       (.I0(updt_done),
        .I1(p_8_out),
        .I2(O6),
        .O(\n_0_GEN_CH1_UPDATE.ch1_dma_decerr_set_i_2 ));
FDRE \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CH1_UPDATE.ch1_dma_decerr_set_i_2 ),
        .Q(O6),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair212" *) 
   LUT3 #(
    .INIT(8'hF8)) 
     \GEN_CH1_UPDATE.ch1_dma_interr_set_i_1 
       (.I0(p_10_out),
        .I1(updt_done),
        .I2(O4),
        .O(\n_0_GEN_CH1_UPDATE.ch1_dma_interr_set_i_1 ));
FDRE \GEN_CH1_UPDATE.ch1_dma_interr_set_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CH1_UPDATE.ch1_dma_interr_set_i_1 ),
        .Q(O4),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair212" *) 
   LUT3 #(
    .INIT(8'hF8)) 
     \GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1 
       (.I0(updt_done),
        .I1(p_9_out),
        .I2(O5),
        .O(\n_0_GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1 ));
FDRE \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1 ),
        .Q(O5),
        .R(SR));
LUT3 #(
    .INIT(8'hF8)) 
     \GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1 
       (.I0(ch1_active_i),
        .I1(updt_decerr),
        .I2(O10),
        .O(\n_0_GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1 ));
FDRE \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1 ),
        .Q(O10),
        .R(SR));
LUT6 #(
    .INIT(64'hFFF0FFFDFFF0FFF0)) 
     \GEN_CH1_UPDATE.ch1_updt_idle_i_1 
       (.I0(\n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_2 ),
        .I1(Q[0]),
        .I2(\n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_3 ),
        .I3(I1),
        .I4(I2),
        .I5(sig_sg2sgcntlr_updt_idle),
        .O(\n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair210" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \GEN_CH1_UPDATE.ch1_updt_idle_i_2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(\n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_2 ));
LUT6 #(
    .INIT(64'h00000000000D3333)) 
     \GEN_CH1_UPDATE.ch1_updt_idle_i_3 
       (.I0(I3),
        .I1(Q[0]),
        .I2(ch1_active_i),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(I2),
        .O(\n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_3 ));
FDRE \GEN_CH1_UPDATE.ch1_updt_idle_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_1 ),
        .Q(sig_sg2sgcntlr_updt_idle),
        .R(1'b0));
LUT3 #(
    .INIT(8'hF8)) 
     \GEN_CH1_UPDATE.ch1_updt_interr_set_i_1 
       (.I0(ch1_active_i),
        .I1(updt_interr),
        .I2(O8),
        .O(\n_0_GEN_CH1_UPDATE.ch1_updt_interr_set_i_1 ));
FDRE \GEN_CH1_UPDATE.ch1_updt_interr_set_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CH1_UPDATE.ch1_updt_interr_set_i_1 ),
        .Q(O8),
        .R(SR));
FDRE \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_13_out),
        .Q(sig_sg2sgcntlr_updt_ioc_irq_set),
        .R(SR));
LUT3 #(
    .INIT(8'hF8)) 
     \GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1 
       (.I0(ch1_active_i),
        .I1(updt_slverr),
        .I2(O9),
        .O(\n_0_GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1 ));
FDRE \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1 ),
        .Q(O9),
        .R(SR));
LUT3 #(
    .INIT(8'hFE)) 
     \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1 
       (.I0(sig_sg2sgcntlr_updt_ioc_irq_set),
        .I1(I7),
        .I2(sig_reg2sg_irqthresh_wren),
        .O(O7));
LUT3 #(
    .INIT(8'hFE)) 
     \I_REGISTER_BLOCK/sg_decerr_i_1 
       (.I0(O10),
        .I1(I10),
        .I2(I19),
        .O(O39));
LUT3 #(
    .INIT(8'hFE)) 
     \I_REGISTER_BLOCK/sg_interr_i_1 
       (.I0(O8),
        .I1(I8),
        .I2(I17),
        .O(O37));
LUT3 #(
    .INIT(8'hFE)) 
     \I_REGISTER_BLOCK/sg_slverr_i_1 
       (.I0(O9),
        .I1(I9),
        .I2(I18),
        .O(O38));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[10]_i_1 
       (.I0(updt_error_addr_reg[10]),
        .I1(I11),
        .I2(I12[4]),
        .I3(\n_0_ftch_error_addr[31]_i_3 ),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .I5(sig_sg2reg_ftch_error_addr[4]),
        .O(O32));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[11]_i_1 
       (.I0(updt_error_addr_reg[11]),
        .I1(I11),
        .I2(I12[5]),
        .I3(\n_0_ftch_error_addr[31]_i_3 ),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .I5(sig_sg2reg_ftch_error_addr[5]),
        .O(O31));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[12]_i_1 
       (.I0(updt_error_addr_reg[12]),
        .I1(I11),
        .I2(I12[6]),
        .I3(\n_0_ftch_error_addr[31]_i_3 ),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .I5(sig_sg2reg_ftch_error_addr[6]),
        .O(O30));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[13]_i_1 
       (.I0(updt_error_addr_reg[13]),
        .I1(I11),
        .I2(I12[7]),
        .I3(\n_0_ftch_error_addr[31]_i_3 ),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .I5(sig_sg2reg_ftch_error_addr[7]),
        .O(O29));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[14]_i_1 
       (.I0(updt_error_addr_reg[14]),
        .I1(I11),
        .I2(I12[8]),
        .I3(\n_0_ftch_error_addr[31]_i_3 ),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .I5(sig_sg2reg_ftch_error_addr[8]),
        .O(O28));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[15]_i_1 
       (.I0(updt_error_addr_reg[15]),
        .I1(I11),
        .I2(I12[9]),
        .I3(\n_0_ftch_error_addr[31]_i_3 ),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .I5(sig_sg2reg_ftch_error_addr[9]),
        .O(O27));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[16]_i_1 
       (.I0(updt_error_addr_reg[16]),
        .I1(I11),
        .I2(I12[10]),
        .I3(\n_0_ftch_error_addr[31]_i_3 ),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .I5(sig_sg2reg_ftch_error_addr[10]),
        .O(O26));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[17]_i_1 
       (.I0(updt_error_addr_reg[17]),
        .I1(I11),
        .I2(I12[11]),
        .I3(\n_0_ftch_error_addr[31]_i_3 ),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .I5(sig_sg2reg_ftch_error_addr[11]),
        .O(O25));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[18]_i_1 
       (.I0(updt_error_addr_reg[18]),
        .I1(I11),
        .I2(I12[12]),
        .I3(\n_0_ftch_error_addr[31]_i_3 ),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .I5(sig_sg2reg_ftch_error_addr[12]),
        .O(O24));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[19]_i_1 
       (.I0(updt_error_addr_reg[19]),
        .I1(I11),
        .I2(I12[13]),
        .I3(\n_0_ftch_error_addr[31]_i_3 ),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .I5(sig_sg2reg_ftch_error_addr[13]),
        .O(O23));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[20]_i_1 
       (.I0(updt_error_addr_reg[20]),
        .I1(I11),
        .I2(I12[14]),
        .I3(\n_0_ftch_error_addr[31]_i_3 ),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .I5(sig_sg2reg_ftch_error_addr[14]),
        .O(O22));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[21]_i_1 
       (.I0(updt_error_addr_reg[21]),
        .I1(I11),
        .I2(I12[15]),
        .I3(\n_0_ftch_error_addr[31]_i_3 ),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .I5(sig_sg2reg_ftch_error_addr[15]),
        .O(O21));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[22]_i_1 
       (.I0(updt_error_addr_reg[22]),
        .I1(I11),
        .I2(I12[16]),
        .I3(\n_0_ftch_error_addr[31]_i_3 ),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .I5(sig_sg2reg_ftch_error_addr[16]),
        .O(O20));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[23]_i_1 
       (.I0(updt_error_addr_reg[23]),
        .I1(I11),
        .I2(I12[17]),
        .I3(\n_0_ftch_error_addr[31]_i_3 ),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .I5(sig_sg2reg_ftch_error_addr[17]),
        .O(O19));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[24]_i_1 
       (.I0(updt_error_addr_reg[24]),
        .I1(I11),
        .I2(I12[18]),
        .I3(\n_0_ftch_error_addr[31]_i_3 ),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .I5(sig_sg2reg_ftch_error_addr[18]),
        .O(O18));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[25]_i_1 
       (.I0(updt_error_addr_reg[25]),
        .I1(I11),
        .I2(I12[19]),
        .I3(\n_0_ftch_error_addr[31]_i_3 ),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .I5(sig_sg2reg_ftch_error_addr[19]),
        .O(O17));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[26]_i_1 
       (.I0(updt_error_addr_reg[26]),
        .I1(I11),
        .I2(I12[20]),
        .I3(\n_0_ftch_error_addr[31]_i_3 ),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .I5(sig_sg2reg_ftch_error_addr[20]),
        .O(O16));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[27]_i_1 
       (.I0(updt_error_addr_reg[27]),
        .I1(I11),
        .I2(I12[21]),
        .I3(\n_0_ftch_error_addr[31]_i_3 ),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .I5(sig_sg2reg_ftch_error_addr[21]),
        .O(O15));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[28]_i_1 
       (.I0(updt_error_addr_reg[28]),
        .I1(I11),
        .I2(I12[22]),
        .I3(\n_0_ftch_error_addr[31]_i_3 ),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .I5(sig_sg2reg_ftch_error_addr[22]),
        .O(O14));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[29]_i_1 
       (.I0(updt_error_addr_reg[29]),
        .I1(I11),
        .I2(I12[23]),
        .I3(\n_0_ftch_error_addr[31]_i_3 ),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .I5(sig_sg2reg_ftch_error_addr[23]),
        .O(O13));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[30]_i_1 
       (.I0(updt_error_addr_reg[30]),
        .I1(I11),
        .I2(I12[24]),
        .I3(\n_0_ftch_error_addr[31]_i_3 ),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .I5(sig_sg2reg_ftch_error_addr[24]),
        .O(O12));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[31]_i_1 
       (.I0(updt_error_addr_reg[31]),
        .I1(I11),
        .I2(I12[25]),
        .I3(\n_0_ftch_error_addr[31]_i_3 ),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .I5(sig_sg2reg_ftch_error_addr[25]),
        .O(O11));
(* SOFT_HLUTNM = "soft_lutpair211" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \ftch_error_addr[31]_i_3 
       (.I0(O4),
        .I1(O5),
        .I2(O6),
        .O(\n_0_ftch_error_addr[31]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \ftch_error_addr[31]_i_4 
       (.I0(O8),
        .I1(O9),
        .I2(O10),
        .I3(I8),
        .I4(I9),
        .I5(I10),
        .O(\n_0_ftch_error_addr[31]_i_4 ));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[6]_i_1 
       (.I0(updt_error_addr_reg[6]),
        .I1(I11),
        .I2(I12[0]),
        .I3(\n_0_ftch_error_addr[31]_i_3 ),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .I5(sig_sg2reg_ftch_error_addr[0]),
        .O(O36));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[7]_i_1 
       (.I0(updt_error_addr_reg[7]),
        .I1(I11),
        .I2(I12[1]),
        .I3(\n_0_ftch_error_addr[31]_i_3 ),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .I5(sig_sg2reg_ftch_error_addr[1]),
        .O(O35));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[8]_i_1 
       (.I0(updt_error_addr_reg[8]),
        .I1(I11),
        .I2(I12[2]),
        .I3(\n_0_ftch_error_addr[31]_i_3 ),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .I5(sig_sg2reg_ftch_error_addr[2]),
        .O(O34));
LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
     \ftch_error_addr[9]_i_1 
       (.I0(updt_error_addr_reg[9]),
        .I1(I11),
        .I2(I12[3]),
        .I3(\n_0_ftch_error_addr[31]_i_3 ),
        .I4(\n_0_ftch_error_addr[31]_i_4 ),
        .I5(sig_sg2reg_ftch_error_addr[3]),
        .O(O33));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(1'b0),
        .O(O1));
LUT4 #(
    .INIT(16'h8C88)) 
     s_axis_updt_cmd_tvalid_i_1
       (.I0(updt_cmnd_wr),
        .I1(sig_rst2sg_resetn),
        .I2(s_axis_updt_cmd_tready),
        .I3(p_18_out),
        .O(O3));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     sig_idle_set_inferred_i_2
       (.I0(O6),
        .I1(I4),
        .I2(sig_rst2s2mm_halt),
        .I3(n_0_sig_idle_set_inferred_i_5),
        .I4(I5),
        .I5(I3),
        .O(sig_do_shutdown));
(* SOFT_HLUTNM = "soft_lutpair211" *) 
   LUT2 #(
    .INIT(4'hE)) 
     sig_idle_set_inferred_i_5
       (.I0(O5),
        .I1(O4),
        .O(n_0_sig_idle_set_inferred_i_5));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[10] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(update_address0_in[10]),
        .Q(O40[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[11] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(update_address0_in[11]),
        .Q(O40[7]),
        .R(SR));
CARRY4 \update_address_reg[11]_i_1 
       (.CI(\n_0_update_address_reg[7]_i_1 ),
        .CO({\n_0_update_address_reg[11]_i_1 ,\n_1_update_address_reg[11]_i_1 ,\n_2_update_address_reg[11]_i_1 ,\n_3_update_address_reg[11]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(update_address0_in[11:8]),
        .S(I13));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[12] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(update_address0_in[12]),
        .Q(O40[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[13] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(update_address0_in[13]),
        .Q(O40[9]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[14] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(update_address0_in[14]),
        .Q(O40[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[15] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(update_address0_in[15]),
        .Q(O40[11]),
        .R(SR));
CARRY4 \update_address_reg[15]_i_1 
       (.CI(\n_0_update_address_reg[11]_i_1 ),
        .CO({\n_0_update_address_reg[15]_i_1 ,\n_1_update_address_reg[15]_i_1 ,\n_2_update_address_reg[15]_i_1 ,\n_3_update_address_reg[15]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(update_address0_in[15:12]),
        .S(I14));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[16] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(update_address0_in[16]),
        .Q(O40[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[17] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(update_address0_in[17]),
        .Q(O40[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[18] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(update_address0_in[18]),
        .Q(O40[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[19] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(update_address0_in[19]),
        .Q(O40[15]),
        .R(SR));
CARRY4 \update_address_reg[19]_i_1 
       (.CI(\n_0_update_address_reg[15]_i_1 ),
        .CO({\n_0_update_address_reg[19]_i_1 ,\n_1_update_address_reg[19]_i_1 ,\n_2_update_address_reg[19]_i_1 ,\n_3_update_address_reg[19]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(update_address0_in[19:16]),
        .S(I15));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[20] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(update_address0_in[20]),
        .Q(O40[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[21] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(update_address0_in[21]),
        .Q(O40[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[22] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(update_address0_in[22]),
        .Q(O40[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[23] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(update_address0_in[23]),
        .Q(O40[19]),
        .R(SR));
CARRY4 \update_address_reg[23]_i_1 
       (.CI(\n_0_update_address_reg[19]_i_1 ),
        .CO({\n_0_update_address_reg[23]_i_1 ,\n_1_update_address_reg[23]_i_1 ,\n_2_update_address_reg[23]_i_1 ,\n_3_update_address_reg[23]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(update_address0_in[23:20]),
        .S(I16));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[24] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(update_address0_in[24]),
        .Q(O40[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[25] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(update_address0_in[25]),
        .Q(O40[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[26] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(update_address0_in[26]),
        .Q(O40[22]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[27] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(update_address0_in[27]),
        .Q(O40[23]),
        .R(SR));
CARRY4 \update_address_reg[27]_i_1 
       (.CI(\n_0_update_address_reg[23]_i_1 ),
        .CO({\n_0_update_address_reg[27]_i_1 ,\n_1_update_address_reg[27]_i_1 ,\n_2_update_address_reg[27]_i_1 ,\n_3_update_address_reg[27]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(update_address0_in[27:24]),
        .S(I20));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[28] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(update_address0_in[28]),
        .Q(O40[24]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[29] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(update_address0_in[29]),
        .Q(O40[25]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[30] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(update_address0_in[30]),
        .Q(O40[26]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[31] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(update_address0_in[31]),
        .Q(O40[27]),
        .R(SR));
CARRY4 \update_address_reg[31]_i_1 
       (.CI(\n_0_update_address_reg[27]_i_1 ),
        .CO({\NLW_update_address_reg[31]_i_1_CO_UNCONNECTED [3],\n_1_update_address_reg[31]_i_1 ,\n_2_update_address_reg[31]_i_1 ,\n_3_update_address_reg[31]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(update_address0_in[31:28]),
        .S(I21));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[4] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(update_address0_in[4]),
        .Q(O40[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[5] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(update_address0_in[5]),
        .Q(O40[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[6] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(update_address0_in[6]),
        .Q(O40[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[7] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(update_address0_in[7]),
        .Q(O40[3]),
        .R(SR));
CARRY4 \update_address_reg[7]_i_1 
       (.CI(1'b0),
        .CO({\n_0_update_address_reg[7]_i_1 ,\n_1_update_address_reg[7]_i_1 ,\n_2_update_address_reg[7]_i_1 ,\n_3_update_address_reg[7]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,L}),
        .O(update_address0_in[7:4]),
        .S(S));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[8] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(update_address0_in[8]),
        .Q(O40[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \update_address_reg[9] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(update_address0_in[9]),
        .Q(O40[5]),
        .R(SR));
LUT6 #(
    .INIT(64'h000000001313F000)) 
     \updt_cs[1]_i_1 
       (.I0(updt_done),
        .I1(I3),
        .I2(Q[0]),
        .I3(E),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(updt_ns[1]));
(* SOFT_HLUTNM = "soft_lutpair210" *) 
   LUT4 #(
    .INIT(16'h4702)) 
     \updt_cs[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(I3),
        .O(updt_ns[2]));
FDRE \updt_cs_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(D),
        .Q(Q[0]),
        .R(SR));
FDRE \updt_cs_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(updt_ns[1]),
        .Q(Q[1]),
        .R(SR));
FDRE \updt_cs_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(updt_ns[2]),
        .Q(Q[2]),
        .R(SR));
LUT4 #(
    .INIT(16'h0004)) 
     \updt_error_addr[31]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(I3),
        .O(updt_cmnd_wr));
FDRE \updt_error_addr_reg[10] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(O40[6]),
        .Q(updt_error_addr_reg[10]),
        .R(SR));
FDRE \updt_error_addr_reg[11] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(O40[7]),
        .Q(updt_error_addr_reg[11]),
        .R(SR));
FDRE \updt_error_addr_reg[12] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(O40[8]),
        .Q(updt_error_addr_reg[12]),
        .R(SR));
FDRE \updt_error_addr_reg[13] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(O40[9]),
        .Q(updt_error_addr_reg[13]),
        .R(SR));
FDRE \updt_error_addr_reg[14] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(O40[10]),
        .Q(updt_error_addr_reg[14]),
        .R(SR));
FDRE \updt_error_addr_reg[15] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(O40[11]),
        .Q(updt_error_addr_reg[15]),
        .R(SR));
FDRE \updt_error_addr_reg[16] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(O40[12]),
        .Q(updt_error_addr_reg[16]),
        .R(SR));
FDRE \updt_error_addr_reg[17] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(O40[13]),
        .Q(updt_error_addr_reg[17]),
        .R(SR));
FDRE \updt_error_addr_reg[18] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(O40[14]),
        .Q(updt_error_addr_reg[18]),
        .R(SR));
FDRE \updt_error_addr_reg[19] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(O40[15]),
        .Q(updt_error_addr_reg[19]),
        .R(SR));
FDRE \updt_error_addr_reg[20] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(O40[16]),
        .Q(updt_error_addr_reg[20]),
        .R(SR));
FDRE \updt_error_addr_reg[21] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(O40[17]),
        .Q(updt_error_addr_reg[21]),
        .R(SR));
FDRE \updt_error_addr_reg[22] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(O40[18]),
        .Q(updt_error_addr_reg[22]),
        .R(SR));
FDRE \updt_error_addr_reg[23] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(O40[19]),
        .Q(updt_error_addr_reg[23]),
        .R(SR));
FDRE \updt_error_addr_reg[24] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(O40[20]),
        .Q(updt_error_addr_reg[24]),
        .R(SR));
FDRE \updt_error_addr_reg[25] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(O40[21]),
        .Q(updt_error_addr_reg[25]),
        .R(SR));
FDRE \updt_error_addr_reg[26] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(O40[22]),
        .Q(updt_error_addr_reg[26]),
        .R(SR));
FDRE \updt_error_addr_reg[27] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(O40[23]),
        .Q(updt_error_addr_reg[27]),
        .R(SR));
FDRE \updt_error_addr_reg[28] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(O40[24]),
        .Q(updt_error_addr_reg[28]),
        .R(SR));
FDRE \updt_error_addr_reg[29] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(O40[25]),
        .Q(updt_error_addr_reg[29]),
        .R(SR));
FDRE \updt_error_addr_reg[30] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(O40[26]),
        .Q(updt_error_addr_reg[30]),
        .R(SR));
FDRE \updt_error_addr_reg[31] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(O40[27]),
        .Q(updt_error_addr_reg[31]),
        .R(SR));
FDRE \updt_error_addr_reg[6] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(O40[2]),
        .Q(updt_error_addr_reg[6]),
        .R(SR));
FDRE \updt_error_addr_reg[7] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(O40[3]),
        .Q(updt_error_addr_reg[7]),
        .R(SR));
FDRE \updt_error_addr_reg[8] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(O40[4]),
        .Q(updt_error_addr_reg[8]),
        .R(SR));
FDRE \updt_error_addr_reg[9] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(O40[5]),
        .Q(updt_error_addr_reg[9]),
        .R(SR));
LUT2 #(
    .INIT(4'h8)) 
     updt_tlast_inferred_i_1
       (.I0(ch1_active_i),
        .I1(out),
        .O(in005_out));
LUT2 #(
    .INIT(4'h8)) 
     updt_tvalid_inferred_i_1
       (.I0(ch1_active_i),
        .I1(follower_full_mm2s),
        .O(in00));
endmodule

(* ORIG_REF_NAME = "axi_sg_wr_status_cntl" *) 
module axi_cdma_0_axi_sg_wr_status_cntl
   (D,
    O1,
    sig_wsc2stat_status_valid,
    sig_wdc_status_going_full,
    m_axi_sg_bready,
    O2,
    O3,
    sig_inhibit_rdy_n,
    m_axi_aclk,
    SR,
    sig_stat2wsc_status_ready,
    I1,
    sig_wr_fifo,
    m_axi_sg_bvalid,
    sig_push_to_wsc,
    m_axi_sg_bresp,
    in,
    sig_s_h_halt_reg,
    sig_init_reg2,
    sig_init_reg);
  output [3:0]D;
  output O1;
  output sig_wsc2stat_status_valid;
  output sig_wdc_status_going_full;
  output m_axi_sg_bready;
  output O2;
  output O3;
  output sig_inhibit_rdy_n;
  input m_axi_aclk;
  input [0:0]SR;
  input sig_stat2wsc_status_ready;
  input I1;
  input sig_wr_fifo;
  input m_axi_sg_bvalid;
  input sig_push_to_wsc;
  input [1:0]m_axi_sg_bresp;
  input [2:0]in;
  input sig_s_h_halt_reg;
  input sig_init_reg2;
  input sig_init_reg;

  wire [3:0]D;
  wire I1;
  wire O1;
  wire O2;
  wire O3;
  wire [0:0]SR;
  wire [2:0]in;
  wire m_axi_aclk;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1__0 ;
  wire n_0_sig_halt_reg_i_1;
  wire \n_0_sig_wdc_statcnt[0]_i_1 ;
  wire \n_0_sig_wdc_statcnt[1]_i_1 ;
  wire \n_0_sig_wdc_statcnt[2]_i_1 ;
  wire \n_10_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ;
  wire \n_11_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ;
  wire \n_1_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ;
  wire n_1_I_WRESP_STATUS_FIFO;
  wire \n_3_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ;
  wire n_3_I_WRESP_STATUS_FIFO;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire [2:0]sig_dcntl_sfifo_out;
  wire sig_inhibit_rdy_n;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_rd_empty;
  wire sig_rd_empty_0;
  wire sig_s_h_halt_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_statcnt_gt_eq_thres;
  wire [2:0]sig_wdc_statcnt;
  wire sig_wdc_status_going_full;
  wire sig_wr_fifo;
  wire [1:1]sig_wresp_sfifo_out;
  wire sig_wsc2stat_status_valid;

axi_cdma_0_axi_sg_fifo__parameterized2 \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO 
       (.D(D[2:0]),
        .I1(I1),
        .I2(sig_wresp_sfifo_out),
        .O1(O1),
        .O2(\n_1_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .O3(sig_rd_empty),
        .O4(\n_3_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .O5(O3),
        .O6(\n_10_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .O7(\n_11_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .Q(sig_rd_empty_0),
        .SR(SR),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out({sig_dcntl_sfifo_out[2],sig_dcntl_sfifo_out[0]}),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_wr_fifo(sig_wr_fifo));
FDRE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(n_1_I_WRESP_STATUS_FIFO),
        .Q(D[1]),
        .R(\n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1__0 ));
LUT3 #(
    .INIT(8'h8F)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1__0 
       (.I0(sig_wsc2stat_status_valid),
        .I1(sig_stat2wsc_status_ready),
        .I2(I1),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(p_4_out),
        .Q(D[0]),
        .R(\n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1__0 ));
FDSE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\n_11_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .Q(D[3]),
        .S(\n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1__0 ));
FDSE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\n_10_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .Q(sig_coelsc_reg_empty),
        .S(\n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[0]),
        .Q(sig_wsc2stat_status_valid),
        .R(\n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(n_3_I_WRESP_STATUS_FIFO),
        .Q(D[2]),
        .R(\n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1__0 ));
axi_cdma_0_axi_sg_fifo__parameterized1 I_WRESP_STATUS_FIFO
       (.D(D[2:1]),
        .I1(O2),
        .I2(I1),
        .I3(\n_1_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .O1(n_1_I_WRESP_STATUS_FIFO),
        .O2(sig_wresp_sfifo_out),
        .O3(sig_rd_empty),
        .O4(n_3_I_WRESP_STATUS_FIFO),
        .Q(sig_rd_empty_0),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .out(sig_dcntl_sfifo_out[2]),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2(sig_init_reg2));
LUT2 #(
    .INIT(4'hE)) 
     sig_halt_reg_i_1
       (.I0(sig_s_h_halt_reg),
        .I1(O2),
        .O(n_0_sig_halt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_halt_reg_i_1),
        .Q(O2),
        .R(SR));
LUT6 #(
    .INIT(64'h66E666E6999866E6)) 
     \sig_wdc_statcnt[0]_i_1 
       (.I0(sig_wr_fifo),
        .I1(sig_wdc_statcnt[0]),
        .I2(sig_wdc_statcnt[1]),
        .I3(sig_wdc_statcnt[2]),
        .I4(\n_3_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .I5(\n_1_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .O(\n_0_sig_wdc_statcnt[0]_i_1 ));
LUT6 #(
    .INIT(64'h78F878F8E1E078F8)) 
     \sig_wdc_statcnt[1]_i_1 
       (.I0(sig_wr_fifo),
        .I1(sig_wdc_statcnt[0]),
        .I2(sig_wdc_statcnt[1]),
        .I3(sig_wdc_statcnt[2]),
        .I4(\n_3_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .I5(\n_1_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .O(\n_0_sig_wdc_statcnt[1]_i_1 ));
LUT6 #(
    .INIT(64'h7F007F00FE007F00)) 
     \sig_wdc_statcnt[2]_i_1 
       (.I0(sig_wr_fifo),
        .I1(sig_wdc_statcnt[0]),
        .I2(sig_wdc_statcnt[1]),
        .I3(sig_wdc_statcnt[2]),
        .I4(\n_3_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .I5(\n_1_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .O(\n_0_sig_wdc_statcnt[2]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_wdc_statcnt_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_wdc_statcnt[0]_i_1 ),
        .Q(sig_wdc_statcnt[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_wdc_statcnt_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_wdc_statcnt[1]_i_1 ),
        .Q(sig_wdc_statcnt[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_wdc_statcnt_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_wdc_statcnt[2]_i_1 ),
        .Q(sig_wdc_statcnt[2]),
        .R(SR));
LUT3 #(
    .INIT(8'hFE)) 
     sig_wdc_status_going_full_i_1
       (.I0(sig_wdc_statcnt[0]),
        .I1(sig_wdc_statcnt[1]),
        .I2(sig_wdc_statcnt[2]),
        .O(sig_statcnt_gt_eq_thres));
FDRE #(
    .INIT(1'b0)) 
     sig_wdc_status_going_full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_statcnt_gt_eq_thres),
        .Q(sig_wdc_status_going_full),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_sg_wrdata_cntl" *) 
module axi_cdma_0_axi_sg_wrdata_cntl
   (in,
    sig_data2all_tlast_error,
    O1,
    O3,
    O4,
    m_axi_sg_wvalid,
    O2,
    sig_wr_fifo,
    sig_push_to_wsc,
    m_axi_sg_wlast,
    sig_calc2dm_calc_err,
    m_axi_aclk,
    SR,
    I1,
    I2,
    sig_addr2wsc_cmd_fifo_empty,
    sig_mstr2data_cmd_valid,
    I3,
    p_36_out,
    follower_full_mm2s,
    sig_rst2sg_resetn,
    I4,
    m_axi_sg_wready,
    p_3_in,
    p_2_in,
    I5,
    sig_inhibit_rdy_n,
    sig_wdc_status_going_full,
    sig_wsc2stat_status_valid,
    sig_stat2wsc_status_ready,
    sig_addr2data_addr_posted);
  output [2:0]in;
  output sig_data2all_tlast_error;
  output O1;
  output O3;
  output O4;
  output m_axi_sg_wvalid;
  output [0:0]O2;
  output sig_wr_fifo;
  output sig_push_to_wsc;
  output m_axi_sg_wlast;
  input sig_calc2dm_calc_err;
  input m_axi_aclk;
  input [0:0]SR;
  input I1;
  input I2;
  input sig_addr2wsc_cmd_fifo_empty;
  input sig_mstr2data_cmd_valid;
  input I3;
  input p_36_out;
  input follower_full_mm2s;
  input sig_rst2sg_resetn;
  input I4;
  input m_axi_sg_wready;
  input p_3_in;
  input p_2_in;
  input I5;
  input sig_inhibit_rdy_n;
  input sig_wdc_status_going_full;
  input sig_wsc2stat_status_valid;
  input sig_stat2wsc_status_ready;
  input sig_addr2data_addr_posted;

  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire [0:0]O2;
  wire O3;
  wire O4;
  wire [0:0]SR;
  wire follower_full_mm2s;
  wire [2:0]in;
  wire m_axi_aclk;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire m_axi_sg_wvalid;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_4 ;
  wire n_0_m_axi_sg_wlast_INST_0_i_1;
  wire n_0_m_axi_sg_wvalid_INST_0_i_1;
  wire n_0_m_axi_sg_wvalid_INST_0_i_2;
  wire n_0_m_axi_sg_wvalid_INST_0_i_3;
  wire \n_0_sig_addr_posted_cntr[0]_i_1 ;
  wire \n_0_sig_addr_posted_cntr[1]_i_1 ;
  wire \n_0_sig_addr_posted_cntr[2]_i_1 ;
  wire n_0_sig_data2wsc_calc_err_i_1;
  wire n_0_sig_data2wsc_cmd_cmplt_i_1;
  wire n_0_sig_data2wsc_last_err_i_1__0;
  wire \n_0_sig_dbeat_cntr[5]_i_2 ;
  wire \n_0_sig_dbeat_cntr[7]_i_1 ;
  wire n_0_sig_dqual_reg_empty_i_1__0;
  wire n_0_sig_dqual_reg_full_i_1;
  wire n_0_sig_last_dbeat_i_1;
  wire n_0_sig_last_dbeat_i_2;
  wire n_0_sig_last_dbeat_i_3;
  wire n_0_sig_last_dbeat_reg;
  wire n_0_sig_ld_new_cmd_reg_i_1;
  wire n_0_sig_next_calc_error_reg_i_1;
  wire n_0_sig_next_calc_error_reg_i_3;
  wire n_0_sig_next_calc_error_reg_i_4;
  wire n_0_sig_next_calc_error_reg_i_5;
  wire n_0_sig_next_calc_error_reg_i_6;
  wire n_0_sig_next_calc_error_reg_i_7;
  wire n_0_sig_push_err2wsc_i_1;
  wire n_0_sig_push_to_wsc_i_1;
  wire n_0_sig_push_to_wsc_i_2;
  wire n_0_sig_push_to_wsc_i_3;
  wire [7:0]p_0_in__0;
  wire p_2_in;
  wire p_36_out;
  wire p_3_in;
  wire sig_addr2data_addr_posted;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_calc2dm_calc_err;
  wire sig_data2all_tlast_error;
  wire sig_data2mstr_cmd_ready;
  wire [7:0]sig_dbeat_cntr_reg__0;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_inhibit_rdy_n;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg;
  wire [3:0]sig_next_last_strb_reg;
  wire sig_next_sequential_reg;
  wire sig_push_err2wsc;
  wire sig_push_to_wsc;
  wire sig_rst2sg_resetn;
  wire sig_stat2wsc_status_ready;
  wire sig_tlast_err_stop;
  wire sig_tlast_error;
  wire sig_wdc_status_going_full;
  wire sig_wr_fifo;
  wire sig_wsc2stat_status_valid;

(* SOFT_HLUTNM = "soft_lutpair233" *) 
   LUT5 #(
    .INIT(32'hFFFF0800)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1 
       (.I0(sig_data2all_tlast_error),
        .I1(sig_push_to_wsc),
        .I2(I5),
        .I3(sig_inhibit_rdy_n),
        .I4(sig_tlast_err_stop),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1 ),
        .Q(sig_tlast_err_stop),
        .R(SR));
LUT2 #(
    .INIT(4'hE)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1 
       (.I0(sig_tlast_error),
        .I1(sig_data2all_tlast_error),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1 ));
LUT6 #(
    .INIT(64'h0000000002F20000)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2 
       (.I0(sig_next_cmd_cmplt_reg),
        .I1(n_0_sig_next_calc_error_reg_i_4),
        .I2(I4),
        .I3(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_4 ),
        .I4(n_0_sig_next_calc_error_reg_i_3),
        .I5(I2),
        .O(sig_tlast_error));
LUT6 #(
    .INIT(64'h0000000080000000)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_4 
       (.I0(sig_next_last_strb_reg[2]),
        .I1(sig_next_last_strb_reg[3]),
        .I2(sig_next_cmd_cmplt_reg),
        .I3(sig_next_last_strb_reg[0]),
        .I4(sig_next_last_strb_reg[1]),
        .I5(n_0_sig_next_calc_error_reg_i_4),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_4 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1 ),
        .Q(sig_data2all_tlast_error),
        .R(SR));
LUT4 #(
    .INIT(16'h80FF)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_1 
       (.I0(O4),
        .I1(p_36_out),
        .I2(follower_full_mm2s),
        .I3(sig_rst2sg_resetn),
        .O(O3));
(* SOFT_HLUTNM = "soft_lutpair243" *) 
   LUT4 #(
    .INIT(16'hBAAA)) 
     \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_2 
       (.I0(I2),
        .I1(sig_data2all_tlast_error),
        .I2(m_axi_sg_wready),
        .I3(n_0_m_axi_sg_wvalid_INST_0_i_2),
        .O(O4));
(* SOFT_HLUTNM = "soft_lutpair233" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \INFERRED_GEN.data_reg[2][0]_srl3_i_1__0 
       (.I0(sig_tlast_err_stop),
        .I1(sig_push_to_wsc),
        .I2(I5),
        .I3(sig_inhibit_rdy_n),
        .O(sig_wr_fifo));
(* SOFT_HLUTNM = "soft_lutpair242" *) 
   LUT4 #(
    .INIT(16'h0002)) 
     m_axi_sg_wlast_INST_0
       (.I0(sig_dqual_reg_full),
        .I1(sig_dbeat_cntr_reg__0[7]),
        .I2(sig_dbeat_cntr_reg__0[6]),
        .I3(n_0_m_axi_sg_wlast_INST_0_i_1),
        .O(m_axi_sg_wlast));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     m_axi_sg_wlast_INST_0_i_1
       (.I0(sig_dbeat_cntr_reg__0[1]),
        .I1(sig_dbeat_cntr_reg__0[0]),
        .I2(sig_dbeat_cntr_reg__0[2]),
        .I3(sig_dbeat_cntr_reg__0[5]),
        .I4(sig_dbeat_cntr_reg__0[3]),
        .I5(sig_dbeat_cntr_reg__0[4]),
        .O(n_0_m_axi_sg_wlast_INST_0_i_1));
LUT2 #(
    .INIT(4'h4)) 
     m_axi_sg_wvalid_INST_0
       (.I0(n_0_m_axi_sg_wvalid_INST_0_i_1),
        .I1(n_0_m_axi_sg_wvalid_INST_0_i_2),
        .O(m_axi_sg_wvalid));
LUT6 #(
    .INIT(64'hAAAA0000AAAA303F)) 
     m_axi_sg_wvalid_INST_0_i_1
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(p_3_in),
        .I2(p_36_out),
        .I3(p_2_in),
        .I4(I2),
        .I5(sig_data2all_tlast_error),
        .O(n_0_m_axi_sg_wvalid_INST_0_i_1));
LUT6 #(
    .INIT(64'h3232303200000000)) 
     m_axi_sg_wvalid_INST_0_i_2
       (.I0(sig_addr_posted_cntr[0]),
        .I1(sig_next_calc_error_reg),
        .I2(n_0_m_axi_sg_wvalid_INST_0_i_3),
        .I3(sig_last_mmap_dbeat_reg),
        .I4(sig_addr2data_addr_posted),
        .I5(sig_dqual_reg_full),
        .O(n_0_m_axi_sg_wvalid_INST_0_i_2));
LUT2 #(
    .INIT(4'hE)) 
     m_axi_sg_wvalid_INST_0_i_3
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .O(n_0_m_axi_sg_wvalid_INST_0_i_3));
(* SOFT_HLUTNM = "soft_lutpair234" *) 
   LUT5 #(
    .INIT(32'hD9996664)) 
     \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(sig_addr2data_addr_posted),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\n_0_sig_addr_posted_cntr[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair236" *) 
   LUT5 #(
    .INIT(32'hF4B4D2D0)) 
     \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(sig_addr2data_addr_posted),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\n_0_sig_addr_posted_cntr[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair234" *) 
   LUT5 #(
    .INIT(32'hFF40FD00)) 
     \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(sig_addr2data_addr_posted),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\n_0_sig_addr_posted_cntr[2]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_addr_posted_cntr[0]_i_1 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_addr_posted_cntr[1]_i_1 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\n_0_sig_addr_posted_cntr[2]_i_1 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair237" *) 
   LUT4 #(
    .INIT(16'hE0F0)) 
     sig_addr_reg_empty_i_1__2
       (.I0(sig_data2all_tlast_error),
        .I1(I2),
        .I2(sig_addr2wsc_cmd_fifo_empty),
        .I3(sig_mstr2data_cmd_valid),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair237" *) 
   LUT4 #(
    .INIT(16'hFDFF)) 
     \sig_cmd_addr_reg[31]_i_1__0 
       (.I0(I1),
        .I1(sig_data2all_tlast_error),
        .I2(I2),
        .I3(sig_addr2wsc_cmd_fifo_empty),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair241" *) 
   LUT4 #(
    .INIT(16'h00E2)) 
     sig_data2wsc_calc_err_i_1
       (.I0(in[2]),
        .I1(n_0_sig_push_to_wsc_i_2),
        .I2(sig_next_calc_error_reg),
        .I3(n_0_sig_push_to_wsc_i_3),
        .O(n_0_sig_data2wsc_calc_err_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_data2wsc_calc_err_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_data2wsc_calc_err_i_1),
        .Q(in[2]),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000000EEEEEEE2)) 
     sig_data2wsc_cmd_cmplt_i_1
       (.I0(in[0]),
        .I1(n_0_sig_push_to_wsc_i_2),
        .I2(sig_data2all_tlast_error),
        .I3(sig_tlast_error),
        .I4(sig_next_cmd_cmplt_reg),
        .I5(n_0_sig_push_to_wsc_i_3),
        .O(n_0_sig_data2wsc_cmd_cmplt_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_data2wsc_cmd_cmplt_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_data2wsc_cmd_cmplt_i_1),
        .Q(in[0]),
        .R(1'b0));
LUT5 #(
    .INIT(32'h0000EEE2)) 
     sig_data2wsc_last_err_i_1__0
       (.I0(in[1]),
        .I1(n_0_sig_push_to_wsc_i_2),
        .I2(sig_tlast_error),
        .I3(sig_data2all_tlast_error),
        .I4(n_0_sig_push_to_wsc_i_3),
        .O(n_0_sig_data2wsc_last_err_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_data2wsc_last_err_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_data2wsc_last_err_i_1__0),
        .Q(in[1]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair244" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \sig_dbeat_cntr[0]_i_1 
       (.I0(n_0_sig_next_calc_error_reg_i_5),
        .I1(sig_dbeat_cntr_reg__0[0]),
        .O(p_0_in__0[0]));
(* SOFT_HLUTNM = "soft_lutpair244" *) 
   LUT3 #(
    .INIT(8'h82)) 
     \sig_dbeat_cntr[1]_i_1 
       (.I0(n_0_sig_next_calc_error_reg_i_5),
        .I1(sig_dbeat_cntr_reg__0[1]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .O(p_0_in__0[1]));
(* SOFT_HLUTNM = "soft_lutpair235" *) 
   LUT4 #(
    .INIT(16'hA802)) 
     \sig_dbeat_cntr[2]_i_1 
       (.I0(n_0_sig_next_calc_error_reg_i_5),
        .I1(sig_dbeat_cntr_reg__0[0]),
        .I2(sig_dbeat_cntr_reg__0[1]),
        .I3(sig_dbeat_cntr_reg__0[2]),
        .O(p_0_in__0[2]));
(* SOFT_HLUTNM = "soft_lutpair235" *) 
   LUT5 #(
    .INIT(32'hAAA80002)) 
     \sig_dbeat_cntr[3]_i_1 
       (.I0(n_0_sig_next_calc_error_reg_i_5),
        .I1(sig_dbeat_cntr_reg__0[2]),
        .I2(sig_dbeat_cntr_reg__0[1]),
        .I3(sig_dbeat_cntr_reg__0[0]),
        .I4(sig_dbeat_cntr_reg__0[3]),
        .O(p_0_in__0[3]));
LUT6 #(
    .INIT(64'hAAAAAAA800000002)) 
     \sig_dbeat_cntr[4]_i_1 
       (.I0(n_0_sig_next_calc_error_reg_i_5),
        .I1(sig_dbeat_cntr_reg__0[3]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .I3(sig_dbeat_cntr_reg__0[1]),
        .I4(sig_dbeat_cntr_reg__0[2]),
        .I5(sig_dbeat_cntr_reg__0[4]),
        .O(p_0_in__0[4]));
LUT5 #(
    .INIT(32'hA8AA0200)) 
     \sig_dbeat_cntr[5]_i_1 
       (.I0(n_0_sig_next_calc_error_reg_i_5),
        .I1(sig_dbeat_cntr_reg__0[4]),
        .I2(sig_dbeat_cntr_reg__0[3]),
        .I3(\n_0_sig_dbeat_cntr[5]_i_2 ),
        .I4(sig_dbeat_cntr_reg__0[5]),
        .O(p_0_in__0[5]));
LUT3 #(
    .INIT(8'h01)) 
     \sig_dbeat_cntr[5]_i_2 
       (.I0(sig_dbeat_cntr_reg__0[2]),
        .I1(sig_dbeat_cntr_reg__0[1]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .O(\n_0_sig_dbeat_cntr[5]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair238" *) 
   LUT3 #(
    .INIT(8'h82)) 
     \sig_dbeat_cntr[6]_i_1 
       (.I0(n_0_sig_next_calc_error_reg_i_5),
        .I1(n_0_m_axi_sg_wlast_INST_0_i_1),
        .I2(sig_dbeat_cntr_reg__0[6]),
        .O(p_0_in__0[6]));
LUT3 #(
    .INIT(8'h8F)) 
     \sig_dbeat_cntr[7]_i_1 
       (.I0(n_0_sig_next_calc_error_reg_i_4),
        .I1(n_0_sig_next_calc_error_reg_i_3),
        .I2(n_0_sig_next_calc_error_reg_i_5),
        .O(\n_0_sig_dbeat_cntr[7]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair238" *) 
   LUT4 #(
    .INIT(16'hA802)) 
     \sig_dbeat_cntr[7]_i_2 
       (.I0(n_0_sig_next_calc_error_reg_i_5),
        .I1(sig_dbeat_cntr_reg__0[6]),
        .I2(n_0_m_axi_sg_wlast_INST_0_i_1),
        .I3(sig_dbeat_cntr_reg__0[7]),
        .O(p_0_in__0[7]));
FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1 ),
        .D(p_0_in__0[0]),
        .Q(sig_dbeat_cntr_reg__0[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1 ),
        .D(p_0_in__0[1]),
        .Q(sig_dbeat_cntr_reg__0[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1 ),
        .D(p_0_in__0[2]),
        .Q(sig_dbeat_cntr_reg__0[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1 ),
        .D(p_0_in__0[3]),
        .Q(sig_dbeat_cntr_reg__0[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1 ),
        .D(p_0_in__0[4]),
        .Q(sig_dbeat_cntr_reg__0[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1 ),
        .D(p_0_in__0[5]),
        .Q(sig_dbeat_cntr_reg__0[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1 ),
        .D(p_0_in__0[6]),
        .Q(sig_dbeat_cntr_reg__0[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1 ),
        .D(p_0_in__0[7]),
        .Q(sig_dbeat_cntr_reg__0[7]),
        .R(SR));
LUT2 #(
    .INIT(4'h8)) 
     sig_dqual_reg_empty_i_1__0
       (.I0(n_0_sig_next_calc_error_reg_i_5),
        .I1(sig_dqual_reg_empty),
        .O(n_0_sig_dqual_reg_empty_i_1__0));
FDSE #(
    .INIT(1'b0)) 
     sig_dqual_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_dqual_reg_empty_i_1__0),
        .Q(sig_dqual_reg_empty),
        .S(n_0_sig_next_calc_error_reg_i_1));
LUT5 #(
    .INIT(32'hD000FF00)) 
     sig_dqual_reg_full_i_1
       (.I0(n_0_sig_next_calc_error_reg_i_3),
        .I1(n_0_sig_next_calc_error_reg_i_4),
        .I2(sig_dqual_reg_full),
        .I3(I1),
        .I4(n_0_sig_next_calc_error_reg_i_5),
        .O(n_0_sig_dqual_reg_full_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_dqual_reg_full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_dqual_reg_full_i_1),
        .Q(sig_dqual_reg_full),
        .R(1'b0));
LUT6 #(
    .INIT(64'h7FFF000040FF0000)) 
     sig_last_dbeat_i_1
       (.I0(n_0_sig_last_dbeat_i_2),
        .I1(n_0_sig_next_calc_error_reg_i_4),
        .I2(n_0_sig_next_calc_error_reg_i_3),
        .I3(n_0_sig_next_calc_error_reg_i_5),
        .I4(I1),
        .I5(n_0_sig_last_dbeat_reg),
        .O(n_0_sig_last_dbeat_i_1));
LUT5 #(
    .INIT(32'hFFFFFFEF)) 
     sig_last_dbeat_i_2
       (.I0(n_0_sig_last_dbeat_i_3),
        .I1(sig_dbeat_cntr_reg__0[1]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .I3(sig_dbeat_cntr_reg__0[7]),
        .I4(sig_dbeat_cntr_reg__0[6]),
        .O(n_0_sig_last_dbeat_i_2));
LUT4 #(
    .INIT(16'hFFFE)) 
     sig_last_dbeat_i_3
       (.I0(sig_dbeat_cntr_reg__0[4]),
        .I1(sig_dbeat_cntr_reg__0[3]),
        .I2(sig_dbeat_cntr_reg__0[5]),
        .I3(sig_dbeat_cntr_reg__0[2]),
        .O(n_0_sig_last_dbeat_i_3));
FDRE #(
    .INIT(1'b0)) 
     sig_last_dbeat_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_last_dbeat_i_1),
        .Q(n_0_sig_last_dbeat_reg),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair239" *) 
   LUT3 #(
    .INIT(8'h20)) 
     sig_last_mmap_dbeat_reg_i_1
       (.I0(n_0_sig_next_calc_error_reg_i_3),
        .I1(n_0_sig_next_calc_error_reg_i_4),
        .I2(sig_dqual_reg_full),
        .O(sig_last_mmap_dbeat));
FDRE #(
    .INIT(1'b0)) 
     sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(sig_last_mmap_dbeat_reg),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair240" *) 
   LUT3 #(
    .INIT(8'h02)) 
     sig_ld_new_cmd_reg_i_1
       (.I0(I1),
        .I1(sig_ld_new_cmd_reg),
        .I2(n_0_sig_next_calc_error_reg_i_5),
        .O(n_0_sig_ld_new_cmd_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_ld_new_cmd_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_ld_new_cmd_reg_i_1),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
LUT4 #(
    .INIT(16'h20FF)) 
     sig_next_calc_error_reg_i_1
       (.I0(n_0_sig_next_calc_error_reg_i_3),
        .I1(n_0_sig_next_calc_error_reg_i_4),
        .I2(n_0_sig_next_calc_error_reg_i_5),
        .I3(I1),
        .O(n_0_sig_next_calc_error_reg_i_1));
LUT1 #(
    .INIT(2'h1)) 
     sig_next_calc_error_reg_i_2
       (.I0(n_0_sig_next_calc_error_reg_i_5),
        .O(sig_data2mstr_cmd_ready));
(* SOFT_HLUTNM = "soft_lutpair243" *) 
   LUT3 #(
    .INIT(8'h08)) 
     sig_next_calc_error_reg_i_3
       (.I0(m_axi_sg_wready),
        .I1(n_0_m_axi_sg_wvalid_INST_0_i_2),
        .I2(n_0_m_axi_sg_wvalid_INST_0_i_1),
        .O(n_0_sig_next_calc_error_reg_i_3));
(* SOFT_HLUTNM = "soft_lutpair242" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     sig_next_calc_error_reg_i_4
       (.I0(n_0_m_axi_sg_wlast_INST_0_i_1),
        .I1(sig_dbeat_cntr_reg__0[6]),
        .I2(sig_dbeat_cntr_reg__0[7]),
        .O(n_0_sig_next_calc_error_reg_i_4));
LUT5 #(
    .INIT(32'hFFFF007F)) 
     sig_next_calc_error_reg_i_5
       (.I0(n_0_sig_next_calc_error_reg_i_3),
        .I1(sig_next_sequential_reg),
        .I2(n_0_sig_last_dbeat_reg),
        .I3(sig_dqual_reg_empty),
        .I4(n_0_sig_next_calc_error_reg_i_6),
        .O(n_0_sig_next_calc_error_reg_i_5));
LUT6 #(
    .INIT(64'hFFEFFFEFFFFFFFEF)) 
     sig_next_calc_error_reg_i_6
       (.I0(n_0_sig_next_calc_error_reg_i_7),
        .I1(sig_wdc_status_going_full),
        .I2(sig_mstr2data_cmd_valid),
        .I3(sig_next_calc_error_reg),
        .I4(sig_wsc2stat_status_valid),
        .I5(sig_stat2wsc_status_ready),
        .O(n_0_sig_next_calc_error_reg_i_6));
(* SOFT_HLUTNM = "soft_lutpair236" *) 
   LUT3 #(
    .INIT(8'h80)) 
     sig_next_calc_error_reg_i_7
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[0]),
        .O(n_0_sig_next_calc_error_reg_i_7));
FDRE #(
    .INIT(1'b0)) 
     sig_next_calc_error_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(sig_calc2dm_calc_err),
        .Q(sig_next_calc_error_reg),
        .R(n_0_sig_next_calc_error_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_next_eof_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(1'b1),
        .Q(sig_next_cmd_cmplt_reg),
        .R(n_0_sig_next_calc_error_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(1'b1),
        .Q(sig_next_last_strb_reg[0]),
        .R(n_0_sig_next_calc_error_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(1'b1),
        .Q(sig_next_last_strb_reg[1]),
        .R(n_0_sig_next_calc_error_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(1'b1),
        .Q(sig_next_last_strb_reg[2]),
        .R(n_0_sig_next_calc_error_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(1'b1),
        .Q(sig_next_last_strb_reg[3]),
        .R(n_0_sig_next_calc_error_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_next_sequential_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(1'b0),
        .Q(sig_next_sequential_reg),
        .R(n_0_sig_next_calc_error_reg_i_1));
(* SOFT_HLUTNM = "soft_lutpair240" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     sig_push_err2wsc_i_1
       (.I0(sig_ld_new_cmd_reg),
        .I1(sig_next_calc_error_reg),
        .I2(I1),
        .I3(sig_push_err2wsc),
        .O(n_0_sig_push_err2wsc_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_push_err2wsc_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_push_err2wsc_i_1),
        .Q(sig_push_err2wsc),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair241" *) 
   LUT3 #(
    .INIT(8'h0E)) 
     sig_push_to_wsc_i_1
       (.I0(sig_push_to_wsc),
        .I1(n_0_sig_push_to_wsc_i_2),
        .I2(n_0_sig_push_to_wsc_i_3),
        .O(n_0_sig_push_to_wsc_i_1));
(* SOFT_HLUTNM = "soft_lutpair239" *) 
   LUT4 #(
    .INIT(16'h00F2)) 
     sig_push_to_wsc_i_2
       (.I0(n_0_sig_next_calc_error_reg_i_3),
        .I1(n_0_sig_next_calc_error_reg_i_4),
        .I2(sig_push_err2wsc),
        .I3(sig_tlast_err_stop),
        .O(n_0_sig_push_to_wsc_i_2));
LUT5 #(
    .INIT(32'h0045FFFF)) 
     sig_push_to_wsc_i_3
       (.I0(sig_push_err2wsc),
        .I1(n_0_sig_next_calc_error_reg_i_4),
        .I2(n_0_sig_next_calc_error_reg_i_3),
        .I3(I3),
        .I4(I1),
        .O(n_0_sig_push_to_wsc_i_3));
FDRE #(
    .INIT(1'b0)) 
     sig_push_to_wsc_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_sig_push_to_wsc_i_1),
        .Q(sig_push_to_wsc),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module axi_cdma_0_cntr_incr_decr_addn_f
   (Q,
    O1,
    sig_coelsc_reg_empty,
    O3,
    I2,
    I3,
    sig_wr_fifo,
    sig_inhibit_rdy_n,
    I1,
    m_axi_sg_bvalid,
    SR,
    m_axi_aclk);
  output [2:0]Q;
  output O1;
  input sig_coelsc_reg_empty;
  input [0:0]O3;
  input I2;
  input I3;
  input sig_wr_fifo;
  input sig_inhibit_rdy_n;
  input I1;
  input m_axi_sg_bvalid;
  input [0:0]SR;
  input m_axi_aclk;

  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire [0:0]O3;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [2:0]addr_i_p1;
  wire m_axi_aclk;
  wire m_axi_sg_bvalid;
  wire [2:2]p_0_in;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_wr_fifo;

LUT6 #(
    .INIT(64'h0008020002000800)) 
     FIFO_Full_i_1
       (.I0(I2),
        .I1(I3),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(sig_wr_fifo),
        .I5(Q[0]),
        .O(O1));
LUT6 #(
    .INIT(64'hDFDFDF20202020DF)) 
     \INFERRED_GEN.cnt_i[0]_i_1 
       (.I0(sig_inhibit_rdy_n),
        .I1(I1),
        .I2(m_axi_sg_bvalid),
        .I3(Q[2]),
        .I4(I3),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
LUT6 #(
    .INIT(64'hAAAAA6AA5955AAAA)) 
     \INFERRED_GEN.cnt_i[1]_i_1 
       (.I0(Q[1]),
        .I1(sig_inhibit_rdy_n),
        .I2(I1),
        .I3(m_axi_sg_bvalid),
        .I4(p_0_in),
        .I5(Q[0]),
        .O(addr_i_p1[1]));
LUT3 #(
    .INIT(8'h04)) 
     \INFERRED_GEN.cnt_i[1]_i_2 
       (.I0(Q[2]),
        .I1(sig_coelsc_reg_empty),
        .I2(O3),
        .O(p_0_in));
LUT6 #(
    .INIT(64'h7F807F807F017F80)) 
     \INFERRED_GEN.cnt_i[2]_i_1 
       (.I0(Q[0]),
        .I1(sig_wr_fifo),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(sig_coelsc_reg_empty),
        .I5(O3),
        .O(addr_i_p1[2]));
FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SR));
FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SR));
FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module axi_cdma_0_cntr_incr_decr_addn_f_0
   (Q,
    O1,
    O2,
    sig_wr_fifo,
    I1,
    I2,
    sig_coelsc_reg_empty,
    O4,
    I3,
    I4,
    out,
    p_0_in,
    SR,
    m_axi_aclk);
  output [2:0]Q;
  output O1;
  output O2;
  input sig_wr_fifo;
  input [0:0]I1;
  input I2;
  input sig_coelsc_reg_empty;
  input O4;
  input I3;
  input I4;
  input [1:0]out;
  input [0:0]p_0_in;
  input [0:0]SR;
  input m_axi_aclk;

  wire [0:0]I1;
  wire I2;
  wire I3;
  wire I4;
  wire O1;
  wire O2;
  wire O4;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [2:0]addr_i_p1;
  wire m_axi_aclk;
  wire n_0_FIFO_Full_i_2__1;
  wire \n_0_INFERRED_GEN.cnt_i[2]_i_2__2 ;
  wire [1:0]out;
  wire [0:0]p_0_in;
  wire sig_coelsc_reg_empty;
  wire sig_wr_fifo;

LUT6 #(
    .INIT(64'h2020202001011001)) 
     FIFO_Full_i_1__0
       (.I0(Q[2]),
        .I1(n_0_FIFO_Full_i_2__1),
        .I2(p_0_in),
        .I3(Q[1]),
        .I4(I3),
        .I5(\n_0_INFERRED_GEN.cnt_i[2]_i_2__2 ),
        .O(O2));
LUT6 #(
    .INIT(64'h66669666FFFFFFFF)) 
     FIFO_Full_i_2__1
       (.I0(Q[0]),
        .I1(sig_wr_fifo),
        .I2(O4),
        .I3(sig_coelsc_reg_empty),
        .I4(Q[2]),
        .I5(I4),
        .O(n_0_FIFO_Full_i_2__1));
LUT6 #(
    .INIT(64'h5455ABAAABAA5455)) 
     \INFERRED_GEN.cnt_i[0]_i_1__5 
       (.I0(O1),
        .I1(out[1]),
        .I2(out[0]),
        .I3(I1),
        .I4(sig_wr_fifo),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
LUT2 #(
    .INIT(4'hB)) 
     \INFERRED_GEN.cnt_i[0]_i_2 
       (.I0(Q[2]),
        .I1(sig_coelsc_reg_empty),
        .O(O1));
LUT6 #(
    .INIT(64'h6666CCCCCC6C99C9)) 
     \INFERRED_GEN.cnt_i[1]_i_1__6 
       (.I0(sig_wr_fifo),
        .I1(Q[1]),
        .I2(I1),
        .I3(I2),
        .I4(Q[0]),
        .I5(O1),
        .O(addr_i_p1[1]));
LUT6 #(
    .INIT(64'hECCCA999ECCCECCC)) 
     \INFERRED_GEN.cnt_i[2]_i_1__5 
       (.I0(\n_0_INFERRED_GEN.cnt_i[2]_i_2__2 ),
        .I1(Q[2]),
        .I2(sig_coelsc_reg_empty),
        .I3(O4),
        .I4(I3),
        .I5(Q[1]),
        .O(addr_i_p1[2]));
LUT6 #(
    .INIT(64'h1111333300101131)) 
     \INFERRED_GEN.cnt_i[2]_i_2__2 
       (.I0(sig_wr_fifo),
        .I1(Q[1]),
        .I2(I1),
        .I3(I2),
        .I4(Q[0]),
        .I5(O1),
        .O(\n_0_INFERRED_GEN.cnt_i[2]_i_2__2 ));
FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SR));
FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SR));
FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module axi_cdma_0_cntr_incr_decr_addn_f_10
   (O3,
    O4,
    E,
    O1,
    Q,
    O5,
    I1,
    I2,
    I3,
    SR,
    I4,
    I5,
    I6,
    p_12_out,
    I7,
    m_axi_aclk);
  output O3;
  output O4;
  output [0:0]E;
  output O1;
  output [1:0]Q;
  output O5;
  input I1;
  input I2;
  input I3;
  input [0:0]SR;
  input I4;
  input I5;
  input I6;
  input p_12_out;
  input [0:0]I7;
  input m_axi_aclk;

  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire [0:0]I7;
  wire O1;
  wire O3;
  wire O4;
  wire O5;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [2:0]addr_i_p1;
  wire m_axi_aclk;
  wire [2:2]p_0_in;
  wire p_12_out;
  wire sig_rd_empty;

LUT6 #(
    .INIT(64'h0200008020000200)) 
     FIFO_Full_i_1__4
       (.I0(I4),
        .I1(sig_rd_empty),
        .I2(p_0_in),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(O5),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair95" *) 
   LUT5 #(
    .INIT(32'h20DFDF20)) 
     \INFERRED_GEN.cnt_i[0]_i_1__2 
       (.I0(I5),
        .I1(I6),
        .I2(p_12_out),
        .I3(Q[0]),
        .I4(p_0_in),
        .O(addr_i_p1[0]));
LUT6 #(
    .INIT(64'hA6A69AA6A6A6A6A6)) 
     \INFERRED_GEN.cnt_i[1]_i_1__3 
       (.I0(Q[1]),
        .I1(p_0_in),
        .I2(Q[0]),
        .I3(I5),
        .I4(I6),
        .I5(p_12_out),
        .O(addr_i_p1[1]));
LUT5 #(
    .INIT(32'hFDBF0240)) 
     \INFERRED_GEN.cnt_i[2]_i_1__3 
       (.I0(O5),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(p_0_in),
        .I4(sig_rd_empty),
        .O(addr_i_p1[2]));
(* SOFT_HLUTNM = "soft_lutpair95" *) 
   LUT3 #(
    .INIT(8'hDF)) 
     \INFERRED_GEN.cnt_i[2]_i_2__1 
       (.I0(p_12_out),
        .I1(I6),
        .I2(I5),
        .O(O5));
(* SOFT_HLUTNM = "soft_lutpair94" *) 
   LUT4 #(
    .INIT(16'h0004)) 
     \INFERRED_GEN.cnt_i[2]_i_3__2 
       (.I0(sig_rd_empty),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .O(p_0_in));
FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(I7));
FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(I7));
FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(I7));
(* SOFT_HLUTNM = "soft_lutpair94" *) 
   LUT5 #(
    .INIT(32'hFFFFCCC8)) 
     sig_addr_reg_empty_i_1
       (.I0(sig_rd_empty),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(SR),
        .O(O3));
(* SOFT_HLUTNM = "soft_lutpair93" *) 
   LUT4 #(
    .INIT(16'h0004)) 
     sig_addr_valid_reg_i_2__1
       (.I0(sig_rd_empty),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .O(E));
(* SOFT_HLUTNM = "soft_lutpair93" *) 
   LUT5 #(
    .INIT(32'h00100000)) 
     sig_posted_to_axi_2_i_1
       (.I0(I3),
        .I1(I2),
        .I2(I1),
        .I3(sig_rd_empty),
        .I4(I4),
        .O(O4));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module axi_cdma_0_cntr_incr_decr_addn_f_13
   (O3,
    O1,
    p_0_in,
    Q,
    SR,
    O5,
    O6,
    O2,
    E,
    I4,
    I1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    I2,
    sig_dqual_reg_empty,
    I5,
    m_axi_rlast,
    I6,
    I7,
    sig_halt_reg,
    sig_next_sequential_reg,
    I3,
    I8,
    sig_addr_posted_cntr,
    sig_dqual_reg_full,
    sig_next_calc_error_reg,
    m_axi_rvalid,
    I9,
    I10,
    I11,
    sig_mstr2data_cmd_valid,
    sig_rsc2stat_status_valid,
    sig_stat2rsc_status_ready,
    I13,
    m_axi_aclk);
  output O3;
  output O1;
  output [0:0]p_0_in;
  output [1:0]Q;
  output [0:0]SR;
  output O5;
  output O6;
  output O2;
  output [0:0]E;
  input I4;
  input I1;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input I2;
  input sig_dqual_reg_empty;
  input I5;
  input m_axi_rlast;
  input I6;
  input I7;
  input sig_halt_reg;
  input sig_next_sequential_reg;
  input I3;
  input I8;
  input [2:0]sig_addr_posted_cntr;
  input sig_dqual_reg_full;
  input sig_next_calc_error_reg;
  input m_axi_rvalid;
  input I9;
  input I10;
  input I11;
  input sig_mstr2data_cmd_valid;
  input sig_rsc2stat_status_valid;
  input sig_stat2rsc_status_ready;
  input [0:0]I13;
  input m_axi_aclk;

  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire [0:0]I13;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire O5;
  wire O6;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [2:0]addr_i_p1;
  wire m_axi_aclk;
  wire m_axi_rlast;
  wire m_axi_rvalid;
  wire \n_0_INFERRED_GEN.cnt_i[2]_i_2__3 ;
  wire \n_0_INFERRED_GEN.cnt_i[2]_i_3__0 ;
  wire \n_0_INFERRED_GEN.cnt_i[2]_i_4__2 ;
  wire \n_0_INFERRED_GEN.cnt_i[2]_i_5 ;
  wire \n_0_sig_next_tag_reg[3]_i_10 ;
  wire \n_0_sig_next_tag_reg[3]_i_5 ;
  wire \n_0_sig_next_tag_reg[3]_i_6 ;
  wire \n_0_sig_next_tag_reg[3]_i_7 ;
  wire \n_0_sig_next_tag_reg[3]_i_8 ;
  wire [0:0]p_0_in;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_halt_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_sequential_reg;
  wire sig_rd_empty;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

LUT4 #(
    .INIT(16'h0080)) 
     FIFO_Full_i_1__2
       (.I0(addr_i_p1[0]),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(addr_i_p1[1]),
        .I3(addr_i_p1[2]),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair42" *) 
   LUT5 #(
    .INIT(32'h96969699)) 
     \INFERRED_GEN.cnt_i[0]_i_1__1 
       (.I0(\n_0_INFERRED_GEN.cnt_i[2]_i_3__0 ),
        .I1(Q[0]),
        .I2(\n_0_sig_next_tag_reg[3]_i_6 ),
        .I3(sig_dqual_reg_empty),
        .I4(\n_0_sig_next_tag_reg[3]_i_5 ),
        .O(addr_i_p1[0]));
LUT6 #(
    .INIT(64'hAAAAAA5655A9AAAA)) 
     \INFERRED_GEN.cnt_i[1]_i_1__1 
       (.I0(Q[1]),
        .I1(\n_0_sig_next_tag_reg[3]_i_5 ),
        .I2(sig_dqual_reg_empty),
        .I3(\n_0_sig_next_tag_reg[3]_i_6 ),
        .I4(Q[0]),
        .I5(\n_0_INFERRED_GEN.cnt_i[2]_i_3__0 ),
        .O(addr_i_p1[1]));
LUT6 #(
    .INIT(64'hFFBB45FF0044BA00)) 
     \INFERRED_GEN.cnt_i[2]_i_1__1 
       (.I0(\n_0_INFERRED_GEN.cnt_i[2]_i_2__3 ),
        .I1(\n_0_INFERRED_GEN.cnt_i[2]_i_3__0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(p_0_in),
        .I5(sig_rd_empty),
        .O(addr_i_p1[2]));
LUT6 #(
    .INIT(64'h00000000AAFE0000)) 
     \INFERRED_GEN.cnt_i[2]_i_2__3 
       (.I0(sig_dqual_reg_empty),
        .I1(I5),
        .I2(\n_0_sig_next_tag_reg[3]_i_7 ),
        .I3(\n_0_INFERRED_GEN.cnt_i[2]_i_4__2 ),
        .I4(Q[0]),
        .I5(\n_0_sig_next_tag_reg[3]_i_6 ),
        .O(\n_0_INFERRED_GEN.cnt_i[2]_i_2__3 ));
LUT3 #(
    .INIT(8'hDF)) 
     \INFERRED_GEN.cnt_i[2]_i_3__0 
       (.I0(I10),
        .I1(I11),
        .I2(sig_mstr2data_cmd_valid),
        .O(\n_0_INFERRED_GEN.cnt_i[2]_i_3__0 ));
LUT6 #(
    .INIT(64'hAAABFFFFFFFFFFFF)) 
     \INFERRED_GEN.cnt_i[2]_i_4__2 
       (.I0(\n_0_INFERRED_GEN.cnt_i[2]_i_5 ),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_addr_posted_cntr[2]),
        .I4(I3),
        .I5(sig_next_sequential_reg),
        .O(\n_0_INFERRED_GEN.cnt_i[2]_i_4__2 ));
LUT4 #(
    .INIT(16'hFFDF)) 
     \INFERRED_GEN.cnt_i[2]_i_5 
       (.I0(sig_dqual_reg_full),
        .I1(sig_next_calc_error_reg),
        .I2(m_axi_rvalid),
        .I3(I9),
        .O(\n_0_INFERRED_GEN.cnt_i[2]_i_5 ));
FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(I13));
FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(I13));
FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(I13));
(* SOFT_HLUTNM = "soft_lutpair43" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \sig_dbeat_cntr[7]_i_1__0 
       (.I0(p_0_in),
        .I1(I2),
        .O(E));
LUT6 #(
    .INIT(64'h40FFFFFF40FF40FF)) 
     sig_dqual_reg_empty_i_1__1
       (.I0(p_0_in),
        .I1(m_axi_rlast),
        .I2(I6),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(O1),
        .I5(sig_dqual_reg_empty),
        .O(O5));
LUT6 #(
    .INIT(64'hBF00BF00BF000000)) 
     sig_dqual_reg_full_i_1__0
       (.I0(p_0_in),
        .I1(m_axi_rlast),
        .I2(I6),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(sig_dqual_reg_full),
        .I5(O1),
        .O(O6));
LUT6 #(
    .INIT(64'hE200E2000000E200)) 
     sig_first_dbeat_i_1
       (.I0(I4),
        .I1(O1),
        .I2(I1),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(I2),
        .I5(p_0_in),
        .O(O3));
(* SOFT_HLUTNM = "soft_lutpair43" *) 
   LUT4 #(
    .INIT(16'h40FF)) 
     \sig_next_tag_reg[3]_i_1 
       (.I0(p_0_in),
        .I1(m_axi_rlast),
        .I2(I6),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(SR));
LUT3 #(
    .INIT(8'h80)) 
     \sig_next_tag_reg[3]_i_10 
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[0]),
        .O(\n_0_sig_next_tag_reg[3]_i_10 ));
(* SOFT_HLUTNM = "soft_lutpair42" *) 
   LUT3 #(
    .INIT(8'h0E)) 
     \sig_next_tag_reg[3]_i_2 
       (.I0(\n_0_sig_next_tag_reg[3]_i_5 ),
        .I1(sig_dqual_reg_empty),
        .I2(\n_0_sig_next_tag_reg[3]_i_6 ),
        .O(O1));
LUT6 #(
    .INIT(64'h00000000FFFF000E)) 
     \sig_next_tag_reg[3]_i_3 
       (.I0(I5),
        .I1(\n_0_sig_next_tag_reg[3]_i_7 ),
        .I2(\n_0_sig_next_tag_reg[3]_i_8 ),
        .I3(I8),
        .I4(sig_dqual_reg_empty),
        .I5(\n_0_sig_next_tag_reg[3]_i_6 ),
        .O(p_0_in));
LUT6 #(
    .INIT(64'h00000000FE000000)) 
     \sig_next_tag_reg[3]_i_5 
       (.I0(I5),
        .I1(I7),
        .I2(sig_halt_reg),
        .I3(sig_next_sequential_reg),
        .I4(I3),
        .I5(I8),
        .O(\n_0_sig_next_tag_reg[3]_i_5 ));
LUT5 #(
    .INIT(32'hFFFFFFAE)) 
     \sig_next_tag_reg[3]_i_6 
       (.I0(\n_0_sig_next_tag_reg[3]_i_10 ),
        .I1(sig_rsc2stat_status_valid),
        .I2(sig_stat2rsc_status_ready),
        .I3(sig_next_calc_error_reg),
        .I4(sig_rd_empty),
        .O(\n_0_sig_next_tag_reg[3]_i_6 ));
LUT2 #(
    .INIT(4'hE)) 
     \sig_next_tag_reg[3]_i_7 
       (.I0(I7),
        .I1(sig_halt_reg),
        .O(\n_0_sig_next_tag_reg[3]_i_7 ));
LUT2 #(
    .INIT(4'h7)) 
     \sig_next_tag_reg[3]_i_8 
       (.I0(sig_next_sequential_reg),
        .I1(I3),
        .O(\n_0_sig_next_tag_reg[3]_i_8 ));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module axi_cdma_0_cntr_incr_decr_addn_f_19
   (O2,
    Q,
    O3,
    E,
    O1,
    I1,
    I2,
    I3,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    I4,
    SR,
    m_axi_aclk);
  output O2;
  output [2:0]Q;
  output O3;
  output [0:0]E;
  output O1;
  input I1;
  input I2;
  input I3;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input I4;
  input [0:0]SR;
  input m_axi_aclk;

  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O1;
  wire O2;
  wire O3;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [2:0]addr_i_p1;
  wire m_axi_aclk;
  wire n_0_FIFO_Full_i_2__3;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;

LUT6 #(
    .INIT(64'h2000020002000080)) 
     FIFO_Full_i_1__1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(Q[2]),
        .I2(n_0_FIFO_Full_i_2__3),
        .I3(Q[1]),
        .I4(I4),
        .I5(Q[0]),
        .O(O1));
LUT3 #(
    .INIT(8'h04)) 
     FIFO_Full_i_2__3
       (.I0(I1),
        .I1(I2),
        .I2(Q[2]),
        .O(n_0_FIFO_Full_i_2__3));
(* SOFT_HLUTNM = "soft_lutpair0" *) 
   LUT5 #(
    .INIT(32'h5565AA9A)) 
     \INFERRED_GEN.cnt_i[0]_i_1__0 
       (.I0(I4),
        .I1(I1),
        .I2(I2),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(addr_i_p1[0]));
LUT6 #(
    .INIT(64'h66666A66AAAAA9AA)) 
     \INFERRED_GEN.cnt_i[1]_i_1__0 
       (.I0(Q[1]),
        .I1(I4),
        .I2(I1),
        .I3(I2),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(addr_i_p1[1]));
LUT6 #(
    .INIT(64'h7F7F7F7F80018080)) 
     \INFERRED_GEN.cnt_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(I4),
        .I2(Q[1]),
        .I3(I1),
        .I4(I2),
        .I5(Q[2]),
        .O(addr_i_p1[2]));
FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SR));
FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SR));
FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(SR));
(* SOFT_HLUTNM = "soft_lutpair1" *) 
   LUT4 #(
    .INIT(16'hFFC8)) 
     sig_addr_reg_empty_i_1__0
       (.I0(I1),
        .I1(I2),
        .I2(Q[2]),
        .I3(I3),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair0" *) 
   LUT3 #(
    .INIT(8'h04)) 
     sig_addr_valid_reg_i_2__2
       (.I0(I1),
        .I1(I2),
        .I2(Q[2]),
        .O(E));
(* SOFT_HLUTNM = "soft_lutpair1" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     sig_posted_to_axi_2_i_1__0
       (.I0(Q[2]),
        .I1(I2),
        .I2(I1),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(O3));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module axi_cdma_0_cntr_incr_decr_addn_f_9
   (O6,
    O1,
    O2,
    Q,
    O3,
    O9,
    D,
    SR,
    O10,
    O4,
    p_0_in,
    E,
    O11,
    sig_dqual_reg_empty,
    I2,
    I6,
    I1,
    I7,
    I8,
    p_1_out,
    I9,
    I3,
    I10,
    sig_next_sequential_reg,
    I4,
    sig_dqual_reg_full,
    sig_skid2data_wready,
    I11,
    I12,
    I5,
    out,
    sig_ld_new_cmd_reg,
    I13,
    I14,
    sig_addr_posted_cntr,
    sig_addr2data_addr_posted,
    sig_next_calc_error_reg,
    sig_wdc_status_going_full,
    sig_wsc2stat_status_valid,
    sig_stat2wsc_status_ready,
    I18,
    m_axi_aclk);
  output O6;
  output O1;
  output O2;
  output [1:0]Q;
  output O3;
  output O9;
  output [0:0]D;
  output [0:0]SR;
  output O10;
  output O4;
  output [0:0]p_0_in;
  output [0:0]E;
  output [0:0]O11;
  input sig_dqual_reg_empty;
  input I2;
  input I6;
  input I1;
  input I7;
  input I8;
  input p_1_out;
  input I9;
  input I3;
  input I10;
  input sig_next_sequential_reg;
  input I4;
  input sig_dqual_reg_full;
  input sig_skid2data_wready;
  input I11;
  input I12;
  input [0:0]I5;
  input [0:0]out;
  input sig_ld_new_cmd_reg;
  input I13;
  input I14;
  input [2:0]sig_addr_posted_cntr;
  input sig_addr2data_addr_posted;
  input sig_next_calc_error_reg;
  input sig_wdc_status_going_full;
  input sig_wsc2stat_status_valid;
  input sig_stat2wsc_status_ready;
  input [0:0]I18;
  input m_axi_aclk;

  wire [0:0]D;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire [0:0]I18;
  wire I2;
  wire I3;
  wire I4;
  wire [0:0]I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire [0:0]O11;
  wire O2;
  wire O3;
  wire O4;
  wire O6;
  wire O9;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [2:0]addr_i_p1;
  wire m_axi_aclk;
  wire n_0_FIFO_Full_i_2__2;
  wire n_0_FIFO_Full_i_3__0;
  wire \n_0_INFERRED_GEN.cnt_i[1]_i_2__0 ;
  wire \n_0_INFERRED_GEN.cnt_i[1]_i_5 ;
  wire \n_0_INFERRED_GEN.cnt_i[2]_i_2__4 ;
  wire \n_0_INFERRED_GEN.cnt_i[2]_i_5__0 ;
  wire \n_0_INFERRED_GEN.cnt_i[2]_i_6 ;
  wire \n_0_INFERRED_GEN.cnt_i[2]_i_8 ;
  wire [0:0]out;
  wire [0:0]p_0_in;
  wire p_1_out;
  wire sig_addr2data_addr_posted;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_ld_new_cmd_reg;
  wire sig_next_calc_error_reg;
  wire sig_next_sequential_reg;
  wire sig_rd_empty;
  wire sig_skid2data_wready;
  wire sig_stat2wsc_status_ready;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;

LUT6 #(
    .INIT(64'h8000080080000008)) 
     FIFO_Full_i_1__3
       (.I0(addr_i_p1[0]),
        .I1(I2),
        .I2(sig_rd_empty),
        .I3(p_0_in),
        .I4(n_0_FIFO_Full_i_2__2),
        .I5(n_0_FIFO_Full_i_3__0),
        .O(O4));
LUT6 #(
    .INIT(64'h1111333300011113)) 
     FIFO_Full_i_2__2
       (.I0(I1),
        .I1(Q[1]),
        .I2(sig_dqual_reg_empty),
        .I3(\n_0_INFERRED_GEN.cnt_i[1]_i_2__0 ),
        .I4(Q[0]),
        .I5(O2),
        .O(n_0_FIFO_Full_i_2__2));
LUT6 #(
    .INIT(64'h8888AAA800008880)) 
     FIFO_Full_i_3__0
       (.I0(Q[1]),
        .I1(I1),
        .I2(\n_0_INFERRED_GEN.cnt_i[1]_i_2__0 ),
        .I3(sig_dqual_reg_empty),
        .I4(O2),
        .I5(Q[0]),
        .O(n_0_FIFO_Full_i_3__0));
LUT6 #(
    .INIT(64'hBBBB4BBB4444B444)) 
     \INFERRED_GEN.cnt_i[0]_i_1__6 
       (.I0(O2),
        .I1(O1),
        .I2(p_1_out),
        .I3(I9),
        .I4(I3),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
LUT5 #(
    .INIT(32'hABAAABAB)) 
     \INFERRED_GEN.cnt_i[0]_i_2__0 
       (.I0(sig_dqual_reg_empty),
        .I1(O3),
        .I2(\n_0_INFERRED_GEN.cnt_i[2]_i_6 ),
        .I3(I8),
        .I4(I7),
        .O(O1));
LUT6 #(
    .INIT(64'h6666AAA6AAAA999A)) 
     \INFERRED_GEN.cnt_i[1]_i_1__2 
       (.I0(Q[1]),
        .I1(I1),
        .I2(\n_0_INFERRED_GEN.cnt_i[1]_i_2__0 ),
        .I3(sig_dqual_reg_empty),
        .I4(O2),
        .I5(Q[0]),
        .O(addr_i_p1[1]));
LUT6 #(
    .INIT(64'h000000000D000000)) 
     \INFERRED_GEN.cnt_i[1]_i_2__0 
       (.I0(I7),
        .I1(I8),
        .I2(I10),
        .I3(sig_next_sequential_reg),
        .I4(I4),
        .I5(O3),
        .O(\n_0_INFERRED_GEN.cnt_i[1]_i_2__0 ));
LUT6 #(
    .INIT(64'hFFFEFFFEFFFFFFFE)) 
     \INFERRED_GEN.cnt_i[1]_i_3 
       (.I0(\n_0_INFERRED_GEN.cnt_i[1]_i_5 ),
        .I1(sig_wdc_status_going_full),
        .I2(sig_rd_empty),
        .I3(sig_next_calc_error_reg),
        .I4(sig_wsc2stat_status_valid),
        .I5(sig_stat2wsc_status_ready),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair98" *) 
   LUT3 #(
    .INIT(8'h80)) 
     \INFERRED_GEN.cnt_i[1]_i_5 
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[2]),
        .O(\n_0_INFERRED_GEN.cnt_i[1]_i_5 ));
LUT6 #(
    .INIT(64'hFFFA15FF0005EA00)) 
     \INFERRED_GEN.cnt_i[2]_i_1__2 
       (.I0(\n_0_INFERRED_GEN.cnt_i[2]_i_2__4 ),
        .I1(Q[0]),
        .I2(I1),
        .I3(Q[1]),
        .I4(p_0_in),
        .I5(sig_rd_empty),
        .O(addr_i_p1[2]));
LUT6 #(
    .INIT(64'h00000000AAFB0000)) 
     \INFERRED_GEN.cnt_i[2]_i_2__4 
       (.I0(sig_dqual_reg_empty),
        .I1(I7),
        .I2(I8),
        .I3(\n_0_INFERRED_GEN.cnt_i[2]_i_5__0 ),
        .I4(Q[0]),
        .I5(O2),
        .O(\n_0_INFERRED_GEN.cnt_i[2]_i_2__4 ));
LUT6 #(
    .INIT(64'h00000000FFFF000D)) 
     \INFERRED_GEN.cnt_i[2]_i_3__1 
       (.I0(I7),
        .I1(I8),
        .I2(\n_0_INFERRED_GEN.cnt_i[2]_i_6 ),
        .I3(O3),
        .I4(sig_dqual_reg_empty),
        .I5(O2),
        .O(p_0_in));
LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
     \INFERRED_GEN.cnt_i[2]_i_5__0 
       (.I0(\n_0_INFERRED_GEN.cnt_i[2]_i_8 ),
        .I1(sig_dqual_reg_full),
        .I2(O9),
        .I3(I4),
        .I4(sig_next_sequential_reg),
        .I5(I10),
        .O(\n_0_INFERRED_GEN.cnt_i[2]_i_5__0 ));
LUT5 #(
    .INIT(32'hD5FFFFFF)) 
     \INFERRED_GEN.cnt_i[2]_i_6 
       (.I0(sig_skid2data_wready),
        .I1(I11),
        .I2(I12),
        .I3(sig_next_sequential_reg),
        .I4(I4),
        .O(\n_0_INFERRED_GEN.cnt_i[2]_i_6 ));
LUT6 #(
    .INIT(64'h0010FFFFFFFFFFFF)) 
     \INFERRED_GEN.cnt_i[2]_i_7 
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(I11),
        .I3(sig_addr2data_addr_posted),
        .I4(sig_dqual_reg_full),
        .I5(\n_0_INFERRED_GEN.cnt_i[2]_i_8 ),
        .O(O3));
(* SOFT_HLUTNM = "soft_lutpair98" *) 
   LUT4 #(
    .INIT(16'h5554)) 
     \INFERRED_GEN.cnt_i[2]_i_8 
       (.I0(sig_next_calc_error_reg),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[0]),
        .O(\n_0_INFERRED_GEN.cnt_i[2]_i_8 ));
FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(I18));
FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(I18));
FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(I18));
LUT4 #(
    .INIT(16'hFFEF)) 
     m_axi_rready_INST_0_i_4
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(I11),
        .I3(sig_addr2data_addr_posted),
        .O(O9));
LUT4 #(
    .INIT(16'h4F0B)) 
     \sig_dbeat_cntr[0]_i_1__1 
       (.I0(O2),
        .I1(O1),
        .I2(I5),
        .I3(out),
        .O(D));
LUT3 #(
    .INIT(8'hEA)) 
     \sig_dbeat_cntr[7]_i_1__1 
       (.I0(p_0_in),
        .I1(I13),
        .I2(I14),
        .O(O11));
(* SOFT_HLUTNM = "soft_lutpair96" *) 
   LUT5 #(
    .INIT(32'hFBFB33FB)) 
     sig_dqual_reg_empty_i_1
       (.I0(sig_dqual_reg_empty),
        .I1(I2),
        .I2(I6),
        .I3(O1),
        .I4(O2),
        .O(O6));
(* SOFT_HLUTNM = "soft_lutpair97" *) 
   LUT4 #(
    .INIT(16'h0020)) 
     sig_ld_new_cmd_reg_i_1__0
       (.I0(O1),
        .I1(O2),
        .I2(I2),
        .I3(sig_ld_new_cmd_reg),
        .O(O10));
(* SOFT_HLUTNM = "soft_lutpair96" *) 
   LUT4 #(
    .INIT(16'hB0FF)) 
     sig_next_calc_error_reg_i_1__0
       (.I0(O2),
        .I1(O1),
        .I2(I6),
        .I3(I2),
        .O(SR));
(* SOFT_HLUTNM = "soft_lutpair97" *) 
   LUT2 #(
    .INIT(4'h2)) 
     sig_next_calc_error_reg_i_2__0
       (.I0(O1),
        .I1(O2),
        .O(E));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module axi_cdma_0_cntr_incr_decr_addn_f__parameterized0
   (O1,
    Q,
    sig_wr_fifo,
    I1,
    sig_coelsc_reg_empty,
    O3,
    I5,
    I2,
    sig_inhibit_rdy_n,
    m_axi_bvalid,
    SR,
    m_axi_aclk);
  output O1;
  output [3:0]Q;
  output sig_wr_fifo;
  input I1;
  input sig_coelsc_reg_empty;
  input [0:0]O3;
  input I5;
  input I2;
  input sig_inhibit_rdy_n;
  input m_axi_bvalid;
  input [0:0]SR;
  input m_axi_aclk;

  wire I1;
  wire I2;
  wire I5;
  wire O1;
  wire [0:0]O3;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [3:0]addr_i_p1;
  wire m_axi_aclk;
  wire m_axi_bvalid;
  wire n_0_FIFO_Full_i_2;
  wire n_0_FIFO_Full_i_3__1;
  wire n_0_FIFO_Full_i_4;
  wire \n_0_INFERRED_GEN.cnt_i[2]_i_2 ;
  wire \n_0_INFERRED_GEN.cnt_i[3]_i_2 ;
  wire \n_0_INFERRED_GEN.cnt_i[3]_i_4 ;
  wire [3:3]p_0_in;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_wr_fifo;

LUT6 #(
    .INIT(64'h0000514400000400)) 
     FIFO_Full_i_1__6
       (.I0(n_0_FIFO_Full_i_2),
        .I1(n_0_FIFO_Full_i_3__1),
        .I2(n_0_FIFO_Full_i_4),
        .I3(I1),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(O1));
LUT6 #(
    .INIT(64'hAFF9F69FFFFFFFFF)) 
     FIFO_Full_i_2
       (.I0(Q[1]),
        .I1(\n_0_INFERRED_GEN.cnt_i[3]_i_4 ),
        .I2(sig_wr_fifo),
        .I3(p_0_in),
        .I4(Q[0]),
        .I5(I5),
        .O(n_0_FIFO_Full_i_2));
LUT6 #(
    .INIT(64'hFFFFFFFF88888E88)) 
     FIFO_Full_i_3__1
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(sig_coelsc_reg_empty),
        .I4(O3),
        .I5(Q[1]),
        .O(n_0_FIFO_Full_i_3__1));
LUT6 #(
    .INIT(64'h5545FFDFFFFFFFFF)) 
     FIFO_Full_i_4
       (.I0(sig_wr_fifo),
        .I1(Q[3]),
        .I2(sig_coelsc_reg_empty),
        .I3(O3),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(n_0_FIFO_Full_i_4));
LUT6 #(
    .INIT(64'hBFBFBF40404040BF)) 
     \INFERRED_GEN.cnt_i[0]_i_1__3 
       (.I0(I2),
        .I1(sig_inhibit_rdy_n),
        .I2(m_axi_bvalid),
        .I3(Q[3]),
        .I4(I1),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
LUT6 #(
    .INIT(64'h77777E7788888188)) 
     \INFERRED_GEN.cnt_i[1]_i_1__4 
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(sig_coelsc_reg_empty),
        .I4(O3),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
(* SOFT_HLUTNM = "soft_lutpair107" *) 
   LUT5 #(
    .INIT(32'hAA9A5565)) 
     \INFERRED_GEN.cnt_i[2]_i_1__4 
       (.I0(\n_0_INFERRED_GEN.cnt_i[2]_i_2 ),
        .I1(Q[3]),
        .I2(sig_coelsc_reg_empty),
        .I3(O3),
        .I4(Q[2]),
        .O(addr_i_p1[2]));
LUT6 #(
    .INIT(64'h5545FFCFFFCFFFDF)) 
     \INFERRED_GEN.cnt_i[2]_i_2 
       (.I0(Q[1]),
        .I1(O3),
        .I2(sig_coelsc_reg_empty),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(sig_wr_fifo),
        .O(\n_0_INFERRED_GEN.cnt_i[2]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair108" *) 
   LUT4 #(
    .INIT(16'h6656)) 
     \INFERRED_GEN.cnt_i[3]_i_1 
       (.I0(\n_0_INFERRED_GEN.cnt_i[3]_i_2 ),
        .I1(Q[3]),
        .I2(sig_coelsc_reg_empty),
        .I3(O3),
        .O(addr_i_p1[3]));
LUT6 #(
    .INIT(64'hECFFCCCCCCCCC0CC)) 
     \INFERRED_GEN.cnt_i[3]_i_2 
       (.I0(Q[0]),
        .I1(p_0_in),
        .I2(sig_wr_fifo),
        .I3(\n_0_INFERRED_GEN.cnt_i[3]_i_4 ),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\n_0_INFERRED_GEN.cnt_i[3]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair107" *) 
   LUT3 #(
    .INIT(8'h04)) 
     \INFERRED_GEN.cnt_i[3]_i_3__0 
       (.I0(Q[3]),
        .I1(sig_coelsc_reg_empty),
        .I2(O3),
        .O(p_0_in));
(* SOFT_HLUTNM = "soft_lutpair108" *) 
   LUT4 #(
    .INIT(16'hFFDF)) 
     \INFERRED_GEN.cnt_i[3]_i_4 
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(sig_coelsc_reg_empty),
        .I3(O3),
        .O(\n_0_INFERRED_GEN.cnt_i[3]_i_4 ));
FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SR));
FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SR));
FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(SR));
FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(SR));
LUT3 #(
    .INIT(8'h08)) 
     \INFERRED_GEN.data_reg[5][0]_srl6_i_1 
       (.I0(m_axi_bvalid),
        .I1(sig_inhibit_rdy_n),
        .I2(I2),
        .O(sig_wr_fifo));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module axi_cdma_0_cntr_incr_decr_addn_f__parameterized0_8
   (O1,
    O2,
    O3,
    O4,
    O5,
    I1,
    Q,
    D,
    sig_wr_fifo,
    out,
    sig_coelsc_reg_empty,
    I2,
    I3,
    I4,
    I5,
    SR,
    m_axi_aclk);
  output O1;
  output [3:0]O2;
  output O3;
  output O4;
  output [1:0]O5;
  input I1;
  input [0:0]Q;
  input [0:0]D;
  input sig_wr_fifo;
  input [1:0]out;
  input sig_coelsc_reg_empty;
  input [3:0]I2;
  input I3;
  input I4;
  input I5;
  input [0:0]SR;
  input m_axi_aclk;

  wire [0:0]D;
  wire I1;
  wire [3:0]I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire [3:0]O2;
  wire O3;
  wire O4;
  wire [1:0]O5;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [3:1]addr_i_p1;
  wire m_axi_aclk;
  wire n_0_FIFO_Full_i_2__0;
  wire n_0_FIFO_Full_i_3__2;
  wire \n_0_INFERRED_GEN.cnt_i[2]_i_3__3 ;
  wire \n_0_INFERRED_GEN.cnt_i[2]_i_4__1 ;
  wire \n_0_INFERRED_GEN.cnt_i[3]_i_2__0 ;
  wire \n_0_INFERRED_GEN.cnt_i[3]_i_3 ;
  wire \n_0_sig_wdc_statcnt[3]_i_5 ;
  wire [1:0]out;
  wire sig_coelsc_reg_empty;
  wire sig_wr_fifo;

LUT6 #(
    .INIT(64'h0000000040000040)) 
     FIFO_Full_i_1__5
       (.I0(addr_i_p1[1]),
        .I1(D),
        .I2(I4),
        .I3(n_0_FIFO_Full_i_2__0),
        .I4(n_0_FIFO_Full_i_3__2),
        .I5(addr_i_p1[3]),
        .O(O4));
LUT6 #(
    .INIT(64'hFF0B0B0B0B0B0B00)) 
     FIFO_Full_i_2__0
       (.I0(I1),
        .I1(Q),
        .I2(O1),
        .I3(sig_wr_fifo),
        .I4(O2[0]),
        .I5(O2[1]),
        .O(n_0_FIFO_Full_i_2__0));
LUT6 #(
    .INIT(64'h5555AAA655555555)) 
     FIFO_Full_i_3__2
       (.I0(O2[2]),
        .I1(Q),
        .I2(out[1]),
        .I3(out[0]),
        .I4(O2[3]),
        .I5(sig_coelsc_reg_empty),
        .O(n_0_FIFO_Full_i_3__2));
LUT2 #(
    .INIT(4'hB)) 
     \INFERRED_GEN.cnt_i[0]_i_2__1 
       (.I0(O2[3]),
        .I1(sig_coelsc_reg_empty),
        .O(O1));
LUT6 #(
    .INIT(64'h7E777E7E81888181)) 
     \INFERRED_GEN.cnt_i[1]_i_1__5 
       (.I0(sig_wr_fifo),
        .I1(O2[0]),
        .I2(O1),
        .I3(I1),
        .I4(Q),
        .I5(O2[1]),
        .O(addr_i_p1[1]));
LUT6 #(
    .INIT(64'hBA45BA4545BABA45)) 
     \INFERRED_GEN.cnt_i[2]_i_1__6 
       (.I0(O1),
        .I1(I1),
        .I2(Q),
        .I3(O2[2]),
        .I4(\n_0_INFERRED_GEN.cnt_i[2]_i_3__3 ),
        .I5(\n_0_INFERRED_GEN.cnt_i[2]_i_4__1 ),
        .O(addr_i_p1[2]));
LUT6 #(
    .INIT(64'hFFFFA0FAFFFFA0B2)) 
     \INFERRED_GEN.cnt_i[2]_i_3__3 
       (.I0(sig_wr_fifo),
        .I1(Q),
        .I2(O2[0]),
        .I3(O1),
        .I4(O2[1]),
        .I5(I1),
        .O(\n_0_INFERRED_GEN.cnt_i[2]_i_3__3 ));
LUT6 #(
    .INIT(64'h7F007F007F7F7F00)) 
     \INFERRED_GEN.cnt_i[2]_i_4__1 
       (.I0(O2[1]),
        .I1(O2[0]),
        .I2(sig_wr_fifo),
        .I3(O1),
        .I4(Q),
        .I5(I1),
        .O(\n_0_INFERRED_GEN.cnt_i[2]_i_4__1 ));
LUT6 #(
    .INIT(64'h555555555655AAAA)) 
     \INFERRED_GEN.cnt_i[3]_i_1__0 
       (.I0(\n_0_INFERRED_GEN.cnt_i[3]_i_2__0 ),
        .I1(out[0]),
        .I2(out[1]),
        .I3(Q),
        .I4(sig_coelsc_reg_empty),
        .I5(O2[3]),
        .O(addr_i_p1[3]));
LUT6 #(
    .INIT(64'h00CFAAEF008A008A)) 
     \INFERRED_GEN.cnt_i[3]_i_2__0 
       (.I0(\n_0_INFERRED_GEN.cnt_i[2]_i_3__3 ),
        .I1(I1),
        .I2(Q),
        .I3(O1),
        .I4(\n_0_INFERRED_GEN.cnt_i[3]_i_3 ),
        .I5(O2[2]),
        .O(\n_0_INFERRED_GEN.cnt_i[3]_i_2__0 ));
LUT6 #(
    .INIT(64'h50F554FDFFFFFFFF)) 
     \INFERRED_GEN.cnt_i[3]_i_3 
       (.I0(sig_wr_fifo),
        .I1(Q),
        .I2(O1),
        .I3(O2[0]),
        .I4(I1),
        .I5(O2[1]),
        .O(\n_0_INFERRED_GEN.cnt_i[3]_i_3 ));
FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(D),
        .Q(O2[0]),
        .S(SR));
FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(O2[1]),
        .S(SR));
FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(O2[2]),
        .S(SR));
FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(O2[3]),
        .S(SR));
LUT6 #(
    .INIT(64'hBABB45444544BABB)) 
     \sig_wdc_statcnt[1]_i_1 
       (.I0(I3),
        .I1(O1),
        .I2(I1),
        .I3(Q),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(O5[0]));
LUT6 #(
    .INIT(64'h00000000AE000000)) 
     \sig_wdc_statcnt[2]_i_2 
       (.I0(O1),
        .I1(Q),
        .I2(I1),
        .I3(I2[0]),
        .I4(I2[1]),
        .I5(I3),
        .O(O3));
LUT3 #(
    .INIT(8'h96)) 
     \sig_wdc_statcnt[3]_i_2 
       (.I0(I2[2]),
        .I1(I2[3]),
        .I2(\n_0_sig_wdc_statcnt[3]_i_5 ),
        .O(O5[1]));
LUT6 #(
    .INIT(64'h444F4444444F444F)) 
     \sig_wdc_statcnt[3]_i_5 
       (.I0(O3),
        .I1(I2[2]),
        .I2(I2[0]),
        .I3(I2[1]),
        .I4(I5),
        .I5(sig_wr_fifo),
        .O(\n_0_sig_wdc_statcnt[3]_i_5 ));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module axi_cdma_0_dynshreg_f
   (O1,
    O2,
    O4,
    sel,
    out,
    D,
    m_axi_sg_bvalid,
    I1,
    sig_inhibit_rdy_n,
    m_axi_sg_bresp,
    addr,
    m_axi_aclk);
  output O1;
  output [0:0]O2;
  output O4;
  output sel;
  input [0:0]out;
  input [1:0]D;
  input m_axi_sg_bvalid;
  input I1;
  input sig_inhibit_rdy_n;
  input [1:0]m_axi_sg_bresp;
  input [0:1]addr;
  input m_axi_aclk;

  wire [1:0]D;
  wire I1;
  wire O1;
  wire [0:0]O2;
  wire O4;
  wire [0:1]addr;
  wire m_axi_aclk;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [0:0]out;
  wire sel;
  wire sig_inhibit_rdy_n;
  wire [0:0]sig_wresp_sfifo_out;

(* SOFT_HLUTNM = "soft_lutpair247" *) 
   LUT4 #(
    .INIT(16'h5540)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1 
       (.I0(out),
        .I1(O2),
        .I2(sig_wresp_sfifo_out),
        .I3(D[0]),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair247" *) 
   LUT4 #(
    .INIT(16'h5504)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_i_1 
       (.I0(out),
        .I1(O2),
        .I2(sig_wresp_sfifo_out),
        .I3(D[1]),
        .O(O4));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][0]_srl3 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[2][0]_srl3 
       (.A0(addr[1]),
        .A1(addr[0]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(m_axi_sg_bresp[0]),
        .Q(sig_wresp_sfifo_out));
LUT3 #(
    .INIT(8'h20)) 
     \INFERRED_GEN.data_reg[2][0]_srl3_i_1 
       (.I0(m_axi_sg_bvalid),
        .I1(I1),
        .I2(sig_inhibit_rdy_n),
        .O(sel));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][1]_srl3 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[2][1]_srl3 
       (.A0(addr[1]),
        .A1(addr[0]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(m_axi_sg_bresp[1]),
        .Q(O2));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module axi_cdma_0_dynshreg_f__parameterized0
   (O1,
    out,
    p_0_in,
    sig_push_coelsc_reg,
    p_4_out,
    O4,
    O3,
    O6,
    O7,
    Q,
    O2,
    I1,
    sig_wr_fifo,
    sig_coelsc_reg_empty,
    D,
    I2,
    in,
    m_axi_aclk);
  output O1;
  output [2:0]out;
  output [0:0]p_0_in;
  output sig_push_coelsc_reg;
  output p_4_out;
  output O4;
  output O3;
  output O6;
  output O7;
  input [2:0]Q;
  input O2;
  input [0:0]I1;
  input sig_wr_fifo;
  input sig_coelsc_reg_empty;
  input [2:0]D;
  input [0:0]I2;
  input [2:0]in;
  input m_axi_aclk;

  wire [2:0]D;
  wire [0:0]I1;
  wire [0:0]I2;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O6;
  wire O7;
  wire [2:0]Q;
  wire [2:0]in;
  wire m_axi_aclk;
  wire [2:0]out;
  wire [0:0]p_0_in;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_push_coelsc_reg;
  wire sig_wr_fifo;

(* SOFT_HLUTNM = "soft_lutpair245" *) 
   LUT5 #(
    .INIT(32'h0000FD00)) 
     FIFO_Full_i_3
       (.I0(I1),
        .I1(out[1]),
        .I2(out[2]),
        .I3(sig_coelsc_reg_empty),
        .I4(Q[2]),
        .O(p_0_in));
(* SOFT_HLUTNM = "soft_lutpair245" *) 
   LUT5 #(
    .INIT(32'h0000FD00)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_2 
       (.I0(I1),
        .I1(out[1]),
        .I2(out[2]),
        .I3(sig_coelsc_reg_empty),
        .I4(Q[2]),
        .O(sig_push_coelsc_reg));
(* SOFT_HLUTNM = "soft_lutpair246" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_3 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(D[0]),
        .O(p_4_out));
LUT5 #(
    .INIT(32'h00000001)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_i_1 
       (.I0(O3),
        .I1(D[0]),
        .I2(D[2]),
        .I3(I2),
        .I4(D[1]),
        .O(O7));
LUT2 #(
    .INIT(4'hE)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_i_2 
       (.I0(out[1]),
        .I1(out[2]),
        .O(O3));
LUT1 #(
    .INIT(2'h1)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1 
       (.I0(out[0]),
        .O(O6));
(* SOFT_HLUTNM = "soft_lutpair246" *) 
   LUT3 #(
    .INIT(8'hEF)) 
     \INFERRED_GEN.cnt_i[2]_i_3 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(I1),
        .O(O4));
LUT6 #(
    .INIT(64'h0F010F00FF1FFF0F)) 
     \INFERRED_GEN.cnt_i[2]_i_4 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(Q[0]),
        .I3(O2),
        .I4(I1),
        .I5(sig_wr_fifo),
        .O(O1));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][0]_srl3 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[2][0]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[0]),
        .Q(out[0]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][1]_srl3 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[2][1]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[1]),
        .Q(out[1]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][2]_srl3 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[2][2]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[2]),
        .Q(out[2]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module axi_cdma_0_dynshreg_f__parameterized1
   (O2,
    out,
    I5,
    O1,
    p_12_out,
    in,
    Q,
    m_axi_aclk);
  output O2;
  output [45:0]out;
  input I5;
  input O1;
  input p_12_out;
  input [37:0]in;
  input [1:0]Q;
  input m_axi_aclk;

  wire I5;
  wire O1;
  wire O2;
  wire [1:0]Q;
  wire [37:0]in;
  wire m_axi_aclk;
  wire [45:0]out;
  wire p_12_out;
  wire sig_wr_fifo;

(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[6]),
        .Q(out[6]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[7]),
        .Q(out[7]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[8]),
        .Q(out[8]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[9]),
        .Q(out[9]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[10]),
        .Q(out[10]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[11]),
        .Q(out[11]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[12]),
        .Q(out[12]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[13]),
        .Q(out[13]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[14]),
        .Q(out[14]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[15]),
        .Q(out[15]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[16]),
        .Q(out[16]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[17]),
        .Q(out[17]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[18]),
        .Q(out[18]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[19]),
        .Q(out[19]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[20]),
        .Q(out[20]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[21]),
        .Q(out[21]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[22]),
        .Q(out[22]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[23]),
        .Q(out[23]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[24]),
        .Q(out[24]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[25]),
        .Q(out[25]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[26]),
        .Q(out[26]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[27]),
        .Q(out[27]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[28]),
        .Q(out[28]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[29]),
        .Q(out[29]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[30]),
        .Q(out[30]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[31]),
        .Q(out[31]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][36]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[32]),
        .Q(out[32]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[33]),
        .Q(out[33]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][38]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[34]),
        .Q(out[34]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][39]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[35]),
        .Q(out[35]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][40]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(1'b0),
        .Q(out[36]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][41]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(1'b0),
        .Q(out[37]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][42]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(1'b0),
        .Q(out[38]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][43]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(1'b0),
        .Q(out[39]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][44]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(1'b0),
        .Q(out[40]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][45]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(1'b1),
        .Q(out[41]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][46]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(1'b0),
        .Q(out[42]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][47]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[36]),
        .Q(out[43]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][48]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(1'b0),
        .Q(out[44]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][4]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[0]),
        .Q(out[0]));
LUT3 #(
    .INIT(8'h20)) 
     \INFERRED_GEN.data_reg[3][4]_srl4_i_1__0 
       (.I0(I5),
        .I1(O1),
        .I2(p_12_out),
        .O(sig_wr_fifo));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][50]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[37]),
        .Q(out[45]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[1]),
        .Q(out[1]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[2]),
        .Q(out[2]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[3]),
        .Q(out[3]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[4]),
        .Q(out[4]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[5]),
        .Q(out[5]));
LUT1 #(
    .INIT(2'h1)) 
     sig_addr_valid_reg_i_3__2
       (.I0(out[45]),
        .O(O2));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module axi_cdma_0_dynshreg_f__parameterized1_20
   (O1,
    out,
    O2,
    sig_inhibit_rdy_n,
    sig_mstr2addr_cmd_valid,
    I1,
    in,
    Q,
    m_axi_aclk);
  output O1;
  output [45:0]out;
  output O2;
  input sig_inhibit_rdy_n;
  input sig_mstr2addr_cmd_valid;
  input I1;
  input [37:0]in;
  input [1:0]Q;
  input m_axi_aclk;

  wire I1;
  wire O1;
  wire O2;
  wire [1:0]Q;
  wire [37:0]in;
  wire m_axi_aclk;
  wire [45:0]out;
  wire sig_inhibit_rdy_n;
  wire sig_mstr2addr_cmd_valid;

(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_aclk),
        .D(in[6]),
        .Q(out[6]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_aclk),
        .D(in[7]),
        .Q(out[7]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_aclk),
        .D(in[8]),
        .Q(out[8]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_aclk),
        .D(in[9]),
        .Q(out[9]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_aclk),
        .D(in[10]),
        .Q(out[10]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_aclk),
        .D(in[11]),
        .Q(out[11]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_aclk),
        .D(in[12]),
        .Q(out[12]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_aclk),
        .D(in[13]),
        .Q(out[13]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_aclk),
        .D(in[14]),
        .Q(out[14]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_aclk),
        .D(in[15]),
        .Q(out[15]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_aclk),
        .D(in[16]),
        .Q(out[16]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_aclk),
        .D(in[17]),
        .Q(out[17]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_aclk),
        .D(in[18]),
        .Q(out[18]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_aclk),
        .D(in[19]),
        .Q(out[19]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_aclk),
        .D(in[20]),
        .Q(out[20]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_aclk),
        .D(in[21]),
        .Q(out[21]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_aclk),
        .D(in[22]),
        .Q(out[22]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_aclk),
        .D(in[23]),
        .Q(out[23]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_aclk),
        .D(in[24]),
        .Q(out[24]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_aclk),
        .D(in[25]),
        .Q(out[25]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_aclk),
        .D(in[26]),
        .Q(out[26]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_aclk),
        .D(in[27]),
        .Q(out[27]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_aclk),
        .D(in[28]),
        .Q(out[28]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_aclk),
        .D(in[29]),
        .Q(out[29]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_aclk),
        .D(in[30]),
        .Q(out[30]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_aclk),
        .D(in[31]),
        .Q(out[31]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][36]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_aclk),
        .D(in[32]),
        .Q(out[32]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_aclk),
        .D(in[33]),
        .Q(out[33]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][38]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_aclk),
        .D(in[34]),
        .Q(out[34]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][39]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_aclk),
        .D(in[35]),
        .Q(out[35]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][40]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_aclk),
        .D(1'b0),
        .Q(out[36]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][41]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_aclk),
        .D(1'b0),
        .Q(out[37]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][42]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_aclk),
        .D(1'b0),
        .Q(out[38]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][43]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_aclk),
        .D(1'b0),
        .Q(out[39]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][44]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_aclk),
        .D(1'b0),
        .Q(out[40]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][45]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_aclk),
        .D(1'b1),
        .Q(out[41]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][46]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_aclk),
        .D(1'b0),
        .Q(out[42]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][47]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_aclk),
        .D(in[36]),
        .Q(out[43]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][48]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_aclk),
        .D(1'b0),
        .Q(out[44]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][4]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_aclk),
        .D(in[0]),
        .Q(out[0]));
LUT3 #(
    .INIT(8'h08)) 
     \INFERRED_GEN.data_reg[3][4]_srl4_i_1 
       (.I0(sig_inhibit_rdy_n),
        .I1(sig_mstr2addr_cmd_valid),
        .I2(I1),
        .O(O2));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][50]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_aclk),
        .D(in[37]),
        .Q(out[45]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_aclk),
        .D(in[1]),
        .Q(out[1]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_aclk),
        .D(in[2]),
        .Q(out[2]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_aclk),
        .D(in[3]),
        .Q(out[3]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_aclk),
        .D(in[4]),
        .Q(out[4]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O2),
        .CLK(m_axi_aclk),
        .D(in[5]),
        .Q(out[5]));
LUT1 #(
    .INIT(2'h1)) 
     sig_addr_valid_reg_i_3__1
       (.I0(out[45]),
        .O(O1));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module axi_cdma_0_dynshreg_f__parameterized2
   (O2,
    O1,
    D,
    out,
    I1,
    p_0_in,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    I2,
    I3,
    sig_mstr2data_cmd_valid,
    I4,
    I10,
    Q,
    I11,
    I12,
    in,
    I5,
    m_axi_aclk);
  output O2;
  output O1;
  output [7:0]D;
  output [15:0]out;
  input I1;
  input [0:0]p_0_in;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input I2;
  input I3;
  input sig_mstr2data_cmd_valid;
  input I4;
  input I10;
  input [7:0]Q;
  input I11;
  input I12;
  input [19:0]in;
  input [1:0]I5;
  input m_axi_aclk;

  wire [7:0]D;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I2;
  wire I3;
  wire I4;
  wire [1:0]I5;
  wire O1;
  wire O2;
  wire [7:0]Q;
  wire [19:0]in;
  wire m_axi_aclk;
  wire n_0_sig_last_dbeat_i_5__0;
  wire [15:0]out;
  wire [0:0]p_0_in;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [7:0]sig_fifo_next_len;
  wire sig_mstr2data_cmd_valid;
  wire sig_wr_fifo;

(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][0]_srl4 
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[0]),
        .Q(out[0]));
LUT3 #(
    .INIT(8'h20)) 
     \INFERRED_GEN.data_reg[3][0]_srl4_i_1 
       (.I0(sig_mstr2data_cmd_valid),
        .I1(I4),
        .I2(I10),
        .O(sig_wr_fifo));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(1'b0),
        .Q(sig_fifo_next_len[4]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(1'b0),
        .Q(sig_fifo_next_len[5]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(1'b0),
        .Q(sig_fifo_next_len[6]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(1'b0),
        .Q(sig_fifo_next_len[7]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[8]),
        .Q(out[4]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[9]),
        .Q(out[5]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[10]),
        .Q(out[6]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[11]),
        .Q(out[7]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[12]),
        .Q(out[8]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[13]),
        .Q(out[9]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][1]_srl4 
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[1]),
        .Q(out[1]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[14]),
        .Q(out[10]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[15]),
        .Q(out[11]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[16]),
        .Q(out[12]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[17]),
        .Q(out[13]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[18]),
        .Q(out[14]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[19]),
        .Q(out[15]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][2]_srl4 
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[2]),
        .Q(out[2]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][3]_srl4 
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[3]),
        .Q(out[3]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[4]),
        .Q(sig_fifo_next_len[0]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[5]),
        .Q(sig_fifo_next_len[1]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[6]),
        .Q(sig_fifo_next_len[2]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[7]),
        .Q(sig_fifo_next_len[3]));
(* SOFT_HLUTNM = "soft_lutpair44" *) 
   LUT3 #(
    .INIT(8'h8B)) 
     \sig_dbeat_cntr[0]_i_1__0 
       (.I0(sig_fifo_next_len[0]),
        .I1(p_0_in),
        .I2(Q[0]),
        .O(D[0]));
(* SOFT_HLUTNM = "soft_lutpair44" *) 
   LUT4 #(
    .INIT(16'hB88B)) 
     \sig_dbeat_cntr[1]_i_1__0 
       (.I0(sig_fifo_next_len[1]),
        .I1(p_0_in),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
LUT5 #(
    .INIT(32'hB8B8B88B)) 
     \sig_dbeat_cntr[2]_i_1__0 
       (.I0(sig_fifo_next_len[2]),
        .I1(p_0_in),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[2]));
LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
     \sig_dbeat_cntr[3]_i_1__0 
       (.I0(sig_fifo_next_len[3]),
        .I1(p_0_in),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(D[3]));
LUT5 #(
    .INIT(32'hB88BB8B8)) 
     \sig_dbeat_cntr[4]_i_1__0 
       (.I0(sig_fifo_next_len[4]),
        .I1(p_0_in),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(I12),
        .O(D[4]));
LUT6 #(
    .INIT(64'hB8B8B88BB8B8B8B8)) 
     \sig_dbeat_cntr[5]_i_1__0 
       (.I0(sig_fifo_next_len[5]),
        .I1(p_0_in),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(I12),
        .O(D[5]));
LUT4 #(
    .INIT(16'h8BB8)) 
     \sig_dbeat_cntr[6]_i_1__0 
       (.I0(sig_fifo_next_len[6]),
        .I1(p_0_in),
        .I2(Q[6]),
        .I3(I11),
        .O(D[6]));
LUT5 #(
    .INIT(32'hB88BB8B8)) 
     \sig_dbeat_cntr[7]_i_2__0 
       (.I0(sig_fifo_next_len[7]),
        .I1(p_0_in),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(I11),
        .O(D[7]));
LUT6 #(
    .INIT(64'h35003F0035003000)) 
     sig_last_dbeat_i_1__0
       (.I0(I1),
        .I1(O1),
        .I2(p_0_in),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(I2),
        .I5(I3),
        .O(O2));
LUT3 #(
    .INIT(8'hFE)) 
     sig_last_dbeat_i_3__0
       (.I0(sig_fifo_next_len[4]),
        .I1(sig_fifo_next_len[7]),
        .I2(n_0_sig_last_dbeat_i_5__0),
        .O(O1));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     sig_last_dbeat_i_5__0
       (.I0(sig_fifo_next_len[1]),
        .I1(sig_fifo_next_len[3]),
        .I2(sig_fifo_next_len[6]),
        .I3(sig_fifo_next_len[2]),
        .I4(sig_fifo_next_len[5]),
        .I5(sig_fifo_next_len[0]),
        .O(n_0_sig_last_dbeat_i_5__0));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module axi_cdma_0_dynshreg_f__parameterized3
   (O1,
    O2,
    out,
    I3,
    sig_wr_fifo,
    m_axi_bresp,
    addr,
    m_axi_aclk);
  output O1;
  output O2;
  input [0:0]out;
  input [1:0]I3;
  input sig_wr_fifo;
  input [1:0]m_axi_bresp;
  input [0:2]addr;
  input m_axi_aclk;

  wire [1:0]I3;
  wire O1;
  wire O2;
  wire [0:2]addr;
  wire m_axi_aclk;
  wire [1:0]m_axi_bresp;
  wire [0:0]out;
  wire sig_wr_fifo;
  wire [1:0]sig_wresp_sfifo_out;

(* SOFT_HLUTNM = "soft_lutpair109" *) 
   LUT4 #(
    .INIT(16'h5444)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1__0 
       (.I0(out),
        .I1(I3[0]),
        .I2(sig_wresp_sfifo_out[1]),
        .I3(sig_wresp_sfifo_out[0]),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair109" *) 
   LUT4 #(
    .INIT(16'h4544)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_i_1__0 
       (.I0(out),
        .I1(I3[1]),
        .I2(sig_wresp_sfifo_out[0]),
        .I3(sig_wresp_sfifo_out[1]),
        .O(O2));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[5][0]_srl6 
       (.A0(addr[2]),
        .A1(addr[1]),
        .A2(addr[0]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(m_axi_bresp[0]),
        .Q(sig_wresp_sfifo_out[0]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[5][1]_srl6 
       (.A0(addr[2]),
        .A1(addr[1]),
        .A2(addr[0]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(m_axi_bresp[1]),
        .Q(sig_wresp_sfifo_out[1]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module axi_cdma_0_dynshreg_f__parameterized4
   (out,
    D,
    O1,
    E,
    O3,
    p_4_out,
    O4,
    O5,
    Q,
    O2,
    sig_coelsc_reg_empty,
    I2,
    sig_wr_fifo,
    I1,
    I3,
    I4,
    I5,
    I6,
    in,
    m_axi_aclk);
  output [6:0]out;
  output [0:0]D;
  output O1;
  output [0:0]E;
  output [0:0]O3;
  output p_4_out;
  output O4;
  output O5;
  input [0:0]Q;
  input [3:0]O2;
  input sig_coelsc_reg_empty;
  input I2;
  input sig_wr_fifo;
  input [3:0]I1;
  input I3;
  input I4;
  input I5;
  input [0:0]I6;
  input [0:6]in;
  input m_axi_aclk;

  wire [0:0]D;
  wire [0:0]E;
  wire [3:0]I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire [0:0]I6;
  wire O1;
  wire [3:0]O2;
  wire [0:0]O3;
  wire O4;
  wire O5;
  wire [0:0]Q;
  wire [0:6]in;
  wire m_axi_aclk;
  wire \n_0_sig_wdc_statcnt[3]_i_3 ;
  wire [6:0]out;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_wr_fifo;

LUT3 #(
    .INIT(8'hFE)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1 
       (.I0(I6),
        .I1(out[2]),
        .I2(out[1]),
        .O(p_4_out));
LUT1 #(
    .INIT(2'h1)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1__0 
       (.I0(out[0]),
        .O(O5));
(* SOFT_HLUTNM = "soft_lutpair106" *) 
   LUT5 #(
    .INIT(32'h0000EF00)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_2 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(Q),
        .I3(sig_coelsc_reg_empty),
        .I4(O2[3]),
        .O(O1));
LUT6 #(
    .INIT(64'h5555A9AAAAAA5655)) 
     \INFERRED_GEN.cnt_i[0]_i_1__4 
       (.I0(sig_wr_fifo),
        .I1(out[1]),
        .I2(out[2]),
        .I3(Q),
        .I4(I5),
        .I5(O2[0]),
        .O(O3));
(* SOFT_HLUTNM = "soft_lutpair106" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \INFERRED_GEN.cnt_i[2]_i_2__0 
       (.I0(out[1]),
        .I1(out[2]),
        .O(O4));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[5][0]_srl6 
       (.A0(O2[0]),
        .A1(O2[1]),
        .A2(O2[2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[6]),
        .Q(out[0]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[5][1]_srl6 
       (.A0(O2[0]),
        .A1(O2[1]),
        .A2(O2[2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[5]),
        .Q(out[1]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][2]_srl6 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[5][2]_srl6 
       (.A0(O2[0]),
        .A1(O2[1]),
        .A2(O2[2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[4]),
        .Q(out[2]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][3]_srl6 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[5][3]_srl6 
       (.A0(O2[0]),
        .A1(O2[1]),
        .A2(O2[2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[3]),
        .Q(out[3]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][4]_srl6 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[5][4]_srl6 
       (.A0(O2[0]),
        .A1(O2[1]),
        .A2(O2[2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[2]),
        .Q(out[4]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][5]_srl6 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[5][5]_srl6 
       (.A0(O2[0]),
        .A1(O2[1]),
        .A2(O2[2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[1]),
        .Q(out[5]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][6]_srl6 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[5][6]_srl6 
       (.A0(O2[0]),
        .A1(O2[1]),
        .A2(O2[2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[0]),
        .Q(out[6]));
LUT6 #(
    .INIT(64'h0F0F0F0FF0F0F02D)) 
     \sig_wdc_statcnt[2]_i_1 
       (.I0(sig_wr_fifo),
        .I1(O1),
        .I2(I1[2]),
        .I3(I1[0]),
        .I4(I1[1]),
        .I5(I3),
        .O(D));
LUT6 #(
    .INIT(64'hBBBABBBBAAAAAAAA)) 
     \sig_wdc_statcnt[3]_i_1 
       (.I0(\n_0_sig_wdc_statcnt[3]_i_3 ),
        .I1(sig_wr_fifo),
        .I2(I1[3]),
        .I3(I1[2]),
        .I4(I4),
        .I5(O1),
        .O(E));
LUT6 #(
    .INIT(64'h00000000FF02FFFF)) 
     \sig_wdc_statcnt[3]_i_3 
       (.I0(Q),
        .I1(out[2]),
        .I2(out[1]),
        .I3(O2[3]),
        .I4(sig_coelsc_reg_empty),
        .I5(I2),
        .O(\n_0_sig_wdc_statcnt[3]_i_3 ));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module axi_cdma_0_dynshreg_f__parameterized5
   (O2,
    O3,
    out,
    D,
    O1,
    I2,
    I1,
    p_0_in,
    I3,
    I4,
    I5,
    O4,
    O5,
    Q,
    I15,
    I16,
    I17,
    p_1_out,
    I9,
    I6,
    in,
    I7,
    m_axi_aclk);
  output O2;
  output O3;
  output [16:0]out;
  output [6:0]D;
  output O1;
  input I2;
  input I1;
  input [0:0]p_0_in;
  input I3;
  input I4;
  input I5;
  input O4;
  input O5;
  input [7:0]Q;
  input I15;
  input I16;
  input I17;
  input p_1_out;
  input I9;
  input I6;
  input [19:0]in;
  input [1:0]I7;
  input m_axi_aclk;

  wire [6:0]D;
  wire I1;
  wire I15;
  wire I16;
  wire I17;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire [1:0]I7;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire [7:0]Q;
  wire [19:0]in;
  wire m_axi_aclk;
  wire n_0_sig_last_dbeat_i_3__1;
  wire n_0_sig_last_dbeat_i_6;
  wire [16:0]out;
  wire [0:0]p_0_in;
  wire [13:7]p_0_out;
  wire p_1_out;

(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][0]_srl4 
       (.A0(I7[0]),
        .A1(I7[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O1),
        .CLK(m_axi_aclk),
        .D(in[0]),
        .Q(out[0]));
LUT3 #(
    .INIT(8'h08)) 
     \INFERRED_GEN.data_reg[3][0]_srl4_i_1__0 
       (.I0(p_1_out),
        .I1(I9),
        .I2(I6),
        .O(O1));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(I7[0]),
        .A1(I7[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O1),
        .CLK(m_axi_aclk),
        .D(1'b0),
        .Q(p_0_out[10]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(I7[0]),
        .A1(I7[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O1),
        .CLK(m_axi_aclk),
        .D(1'b0),
        .Q(p_0_out[11]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(I7[0]),
        .A1(I7[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O1),
        .CLK(m_axi_aclk),
        .D(1'b0),
        .Q(p_0_out[12]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(I7[0]),
        .A1(I7[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O1),
        .CLK(m_axi_aclk),
        .D(1'b0),
        .Q(p_0_out[13]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(I7[0]),
        .A1(I7[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O1),
        .CLK(m_axi_aclk),
        .D(in[8]),
        .Q(out[5]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(I7[0]),
        .A1(I7[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O1),
        .CLK(m_axi_aclk),
        .D(in[9]),
        .Q(out[6]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(I7[0]),
        .A1(I7[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O1),
        .CLK(m_axi_aclk),
        .D(in[10]),
        .Q(out[7]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(I7[0]),
        .A1(I7[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O1),
        .CLK(m_axi_aclk),
        .D(in[11]),
        .Q(out[8]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(I7[0]),
        .A1(I7[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O1),
        .CLK(m_axi_aclk),
        .D(in[12]),
        .Q(out[9]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(I7[0]),
        .A1(I7[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O1),
        .CLK(m_axi_aclk),
        .D(in[13]),
        .Q(out[10]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][1]_srl4 
       (.A0(I7[0]),
        .A1(I7[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O1),
        .CLK(m_axi_aclk),
        .D(in[1]),
        .Q(out[1]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(I7[0]),
        .A1(I7[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O1),
        .CLK(m_axi_aclk),
        .D(in[14]),
        .Q(out[11]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(I7[0]),
        .A1(I7[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O1),
        .CLK(m_axi_aclk),
        .D(in[15]),
        .Q(out[12]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(I7[0]),
        .A1(I7[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O1),
        .CLK(m_axi_aclk),
        .D(in[16]),
        .Q(out[13]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(I7[0]),
        .A1(I7[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O1),
        .CLK(m_axi_aclk),
        .D(in[17]),
        .Q(out[14]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(I7[0]),
        .A1(I7[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O1),
        .CLK(m_axi_aclk),
        .D(in[18]),
        .Q(out[15]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(I7[0]),
        .A1(I7[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O1),
        .CLK(m_axi_aclk),
        .D(in[19]),
        .Q(out[16]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][2]_srl4 
       (.A0(I7[0]),
        .A1(I7[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O1),
        .CLK(m_axi_aclk),
        .D(in[2]),
        .Q(out[2]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][3]_srl4 
       (.A0(I7[0]),
        .A1(I7[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O1),
        .CLK(m_axi_aclk),
        .D(in[3]),
        .Q(out[3]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(I7[0]),
        .A1(I7[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O1),
        .CLK(m_axi_aclk),
        .D(in[4]),
        .Q(out[4]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(I7[0]),
        .A1(I7[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O1),
        .CLK(m_axi_aclk),
        .D(in[5]),
        .Q(p_0_out[7]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(I7[0]),
        .A1(I7[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O1),
        .CLK(m_axi_aclk),
        .D(in[6]),
        .Q(p_0_out[8]));
(* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
   (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(I7[0]),
        .A1(I7[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(O1),
        .CLK(m_axi_aclk),
        .D(in[7]),
        .Q(p_0_out[9]));
LUT4 #(
    .INIT(16'hB88B)) 
     \sig_dbeat_cntr[1]_i_1__1 
       (.I0(p_0_out[7]),
        .I1(p_0_in),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[0]));
LUT5 #(
    .INIT(32'hBBB8888B)) 
     \sig_dbeat_cntr[2]_i_1__1 
       (.I0(p_0_out[8]),
        .I1(p_0_in),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(D[1]));
LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
     \sig_dbeat_cntr[3]_i_1__1 
       (.I0(p_0_out[9]),
        .I1(p_0_in),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(D[2]));
LUT6 #(
    .INIT(64'hBBBBBBB88888888B)) 
     \sig_dbeat_cntr[4]_i_1__1 
       (.I0(p_0_out[10]),
        .I1(p_0_in),
        .I2(I17),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(D[3]));
LUT4 #(
    .INIT(16'h8BB8)) 
     \sig_dbeat_cntr[5]_i_1__1 
       (.I0(p_0_out[11]),
        .I1(p_0_in),
        .I2(Q[5]),
        .I3(I16),
        .O(D[4]));
LUT4 #(
    .INIT(16'hB88B)) 
     \sig_dbeat_cntr[6]_i_1__1 
       (.I0(p_0_out[12]),
        .I1(p_0_in),
        .I2(I15),
        .I3(Q[6]),
        .O(D[5]));
LUT5 #(
    .INIT(32'hB8B8B88B)) 
     \sig_dbeat_cntr[7]_i_2__1 
       (.I0(p_0_out[13]),
        .I1(p_0_in),
        .I2(Q[7]),
        .I3(I15),
        .I4(Q[6]),
        .O(D[6]));
LUT6 #(
    .INIT(64'h00C00000AACAAACA)) 
     sig_first_dbeat_i_1__0
       (.I0(I5),
        .I1(n_0_sig_last_dbeat_i_3__1),
        .I2(O4),
        .I3(O5),
        .I4(I2),
        .I5(I3),
        .O(O3));
LUT6 #(
    .INIT(64'h0A220AFF0A220A00)) 
     sig_last_dbeat_i_1__1
       (.I0(I2),
        .I1(I1),
        .I2(n_0_sig_last_dbeat_i_3__1),
        .I3(p_0_in),
        .I4(I3),
        .I5(I4),
        .O(O2));
LUT3 #(
    .INIT(8'hFE)) 
     sig_last_dbeat_i_3__1
       (.I0(p_0_out[11]),
        .I1(p_0_out[12]),
        .I2(n_0_sig_last_dbeat_i_6),
        .O(n_0_sig_last_dbeat_i_3__1));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     sig_last_dbeat_i_6
       (.I0(p_0_out[9]),
        .I1(p_0_out[10]),
        .I2(p_0_out[13]),
        .I3(out[4]),
        .I4(p_0_out[8]),
        .I5(p_0_out[7]),
        .O(n_0_sig_last_dbeat_i_6));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module axi_cdma_0_srl_fifo_f
   (Q,
    O1,
    O2,
    O4,
    m_axi_sg_bready,
    m_axi_aclk,
    sig_coelsc_reg_empty,
    O3,
    out,
    D,
    I1,
    sig_inhibit_rdy_n,
    I2,
    I3,
    m_axi_sg_bvalid,
    m_axi_sg_bresp,
    SR);
  output [0:0]Q;
  output O1;
  output [0:0]O2;
  output O4;
  output m_axi_sg_bready;
  input m_axi_aclk;
  input sig_coelsc_reg_empty;
  input [0:0]O3;
  input [0:0]out;
  input [1:0]D;
  input I1;
  input sig_inhibit_rdy_n;
  input I2;
  input I3;
  input m_axi_sg_bvalid;
  input [1:0]m_axi_sg_bresp;
  input [0:0]SR;

  wire [1:0]D;
  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire [0:0]O2;
  wire [0:0]O3;
  wire O4;
  wire [0:0]Q;
  wire [0:0]SR;
  wire m_axi_aclk;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [0:0]out;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;

axi_cdma_0_srl_fifo_rbu_f I_SRL_FIFO_RBU_F
       (.D(D),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .Q(Q),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .out(out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module axi_cdma_0_srl_fifo_f__parameterized0
   (O1,
    O2,
    O3,
    O4,
    out,
    sig_push_coelsc_reg,
    p_4_out,
    O5,
    O6,
    O7,
    m_axi_aclk,
    sig_wr_fifo,
    Q,
    sig_coelsc_reg_empty,
    I1,
    D,
    sig_inhibit_rdy_n,
    sig_push_to_wsc,
    I2,
    in,
    SR);
  output O1;
  output O2;
  output [0:0]O3;
  output O4;
  output [1:0]out;
  output sig_push_coelsc_reg;
  output p_4_out;
  output O5;
  output O6;
  output O7;
  input m_axi_aclk;
  input sig_wr_fifo;
  input [0:0]Q;
  input sig_coelsc_reg_empty;
  input I1;
  input [2:0]D;
  input sig_inhibit_rdy_n;
  input sig_push_to_wsc;
  input [0:0]I2;
  input [2:0]in;
  input [0:0]SR;

  wire [2:0]D;
  wire I1;
  wire [0:0]I2;
  wire O1;
  wire O2;
  wire [0:0]O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [2:0]in;
  wire m_axi_aclk;
  wire [1:0]out;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_wr_fifo;

axi_cdma_0_srl_fifo_rbu_f__parameterized0 I_SRL_FIFO_RBU_F
       (.D(D),
        .I1(I1),
        .I2(I2),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .Q(Q),
        .SR(SR),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_wr_fifo(sig_wr_fifo));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module axi_cdma_0_srl_fifo_f__parameterized1
   (O1,
    O2,
    out,
    O3,
    O4,
    E,
    O5,
    m_axi_aclk,
    I1,
    I2,
    I3,
    SR,
    I4,
    I5,
    p_12_out,
    in,
    I6);
  output O1;
  output O2;
  output [45:0]out;
  output O3;
  output O4;
  output [0:0]E;
  output O5;
  input m_axi_aclk;
  input I1;
  input I2;
  input I3;
  input [0:0]SR;
  input I4;
  input I5;
  input p_12_out;
  input [37:0]in;
  input [0:0]I6;

  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire [0:0]I6;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire [0:0]SR;
  wire [37:0]in;
  wire m_axi_aclk;
  wire [45:0]out;
  wire p_12_out;

axi_cdma_0_srl_fifo_rbu_f__parameterized1 I_SRL_FIFO_RBU_F
       (.E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .SR(SR),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_12_out(p_12_out));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module axi_cdma_0_srl_fifo_f__parameterized1_17
   (O1,
    out,
    O2,
    Q,
    O3,
    E,
    O4,
    m_axi_aclk,
    I1,
    I2,
    I3,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_inhibit_rdy_n,
    sig_mstr2addr_cmd_valid,
    in,
    SR);
  output O1;
  output [45:0]out;
  output O2;
  output [0:0]Q;
  output O3;
  output [0:0]E;
  output O4;
  input m_axi_aclk;
  input I1;
  input I2;
  input I3;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_inhibit_rdy_n;
  input sig_mstr2addr_cmd_valid;
  input [37:0]in;
  input [0:0]SR;

  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [37:0]in;
  wire m_axi_aclk;
  wire [45:0]out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_inhibit_rdy_n;
  wire sig_mstr2addr_cmd_valid;

axi_cdma_0_srl_fifo_rbu_f__parameterized1_18 I_SRL_FIFO_RBU_F
       (.E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .Q(Q),
        .SR(SR),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .sel(O4),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module axi_cdma_0_srl_fifo_f__parameterized2
   (O1,
    O2,
    O3,
    O4,
    SR,
    O5,
    O6,
    E,
    D,
    out,
    m_axi_aclk,
    I1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    I2,
    I3,
    I4,
    sig_dqual_reg_empty,
    I5,
    m_axi_rlast,
    I6,
    I7,
    sig_halt_reg,
    sig_next_sequential_reg,
    I8,
    sig_addr_posted_cntr,
    sig_dqual_reg_full,
    sig_next_calc_error_reg,
    m_axi_rvalid,
    I9,
    sig_mstr2data_cmd_valid,
    I10,
    Q,
    I11,
    I12,
    sig_rsc2stat_status_valid,
    sig_stat2rsc_status_ready,
    in,
    I13);
  output O1;
  output O2;
  output O3;
  output O4;
  output [0:0]SR;
  output O5;
  output O6;
  output [0:0]E;
  output [7:0]D;
  output [15:0]out;
  input m_axi_aclk;
  input I1;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input I2;
  input I3;
  input I4;
  input sig_dqual_reg_empty;
  input I5;
  input m_axi_rlast;
  input I6;
  input I7;
  input sig_halt_reg;
  input sig_next_sequential_reg;
  input I8;
  input [2:0]sig_addr_posted_cntr;
  input sig_dqual_reg_full;
  input sig_next_calc_error_reg;
  input m_axi_rvalid;
  input I9;
  input sig_mstr2data_cmd_valid;
  input I10;
  input [7:0]Q;
  input I11;
  input I12;
  input sig_rsc2stat_status_valid;
  input sig_stat2rsc_status_ready;
  input [19:0]in;
  input [0:0]I13;

  wire [7:0]D;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire [0:0]I13;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [19:0]in;
  wire m_axi_aclk;
  wire m_axi_rlast;
  wire m_axi_rvalid;
  wire [15:0]out;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_halt_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_sequential_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

axi_cdma_0_srl_fifo_rbu_f__parameterized2 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .I1(I1),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .Q(Q),
        .SR(SR),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rvalid(m_axi_rvalid),
        .out(out),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_halt_reg(sig_halt_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module axi_cdma_0_srl_fifo_f__parameterized3
   (Q,
    D,
    O1,
    O2,
    E,
    m_axi_bready,
    m_axi_aclk,
    I1,
    sig_coelsc_reg_empty,
    O3,
    sig_addr2data_addr_posted,
    I2,
    out,
    I3,
    I4,
    sig_inhibit_rdy_n,
    I5,
    m_axi_bvalid,
    m_axi_bresp,
    SR);
  output [0:0]Q;
  output [2:0]D;
  output O1;
  output O2;
  output [0:0]E;
  output m_axi_bready;
  input m_axi_aclk;
  input I1;
  input sig_coelsc_reg_empty;
  input [0:0]O3;
  input sig_addr2data_addr_posted;
  input [3:0]I2;
  input [0:0]out;
  input [1:0]I3;
  input I4;
  input sig_inhibit_rdy_n;
  input I5;
  input m_axi_bvalid;
  input [1:0]m_axi_bresp;
  input [0:0]SR;

  wire [2:0]D;
  wire [0:0]E;
  wire I1;
  wire [3:0]I2;
  wire [1:0]I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire [0:0]O3;
  wire [0:0]Q;
  wire [0:0]SR;
  wire m_axi_aclk;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [0:0]out;
  wire sig_addr2data_addr_posted;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;

axi_cdma_0_srl_fifo_rbu_f__parameterized3 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .Q(Q),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .out(out),
        .sig_addr2data_addr_posted(sig_addr2data_addr_posted),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module axi_cdma_0_srl_fifo_f__parameterized4
   (O1,
    O2,
    out,
    O3,
    D,
    O4,
    E,
    p_4_out,
    O6,
    O5,
    m_axi_aclk,
    Q,
    sig_wr_fifo,
    sig_coelsc_reg_empty,
    I1,
    I2,
    I3,
    I4,
    I5,
    sig_inhibit_rdy_n,
    sig_push_to_wsc,
    in,
    SR);
  output O1;
  output O2;
  output [5:0]out;
  output [0:0]O3;
  output [2:0]D;
  output O4;
  output [0:0]E;
  output p_4_out;
  output O6;
  output O5;
  input m_axi_aclk;
  input [0:0]Q;
  input sig_wr_fifo;
  input sig_coelsc_reg_empty;
  input [3:0]I1;
  input I2;
  input I3;
  input I4;
  input [0:0]I5;
  input sig_inhibit_rdy_n;
  input sig_push_to_wsc;
  input [0:6]in;
  input [0:0]SR;

  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]I1;
  wire I2;
  wire I3;
  wire I4;
  wire [0:0]I5;
  wire O1;
  wire O2;
  wire [0:0]O3;
  wire O4;
  wire O5;
  wire O6;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:6]in;
  wire m_axi_aclk;
  wire [5:0]out;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_push_to_wsc;
  wire sig_wr_fifo;

axi_cdma_0_srl_fifo_rbu_f__parameterized4 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .Q(Q),
        .SR(SR),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_wr_fifo(sig_wr_fifo));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module axi_cdma_0_srl_fifo_f__parameterized5
   (O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    D,
    SR,
    O10,
    E,
    O11,
    out,
    m_axi_aclk,
    I2,
    I1,
    I3,
    I4,
    I5,
    sig_dqual_reg_empty,
    I6,
    I7,
    I8,
    p_1_out,
    I9,
    I10,
    sig_next_sequential_reg,
    sig_dqual_reg_full,
    sig_skid2data_wready,
    I11,
    I12,
    Q,
    sig_ld_new_cmd_reg,
    I13,
    I14,
    I15,
    I16,
    I17,
    sig_addr_posted_cntr,
    sig_addr2data_addr_posted,
    sig_next_calc_error_reg,
    sig_wdc_status_going_full,
    sig_wsc2stat_status_valid,
    sig_stat2wsc_status_ready,
    in,
    I18);
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output [7:0]D;
  output [0:0]SR;
  output O10;
  output [0:0]E;
  output [0:0]O11;
  output [15:0]out;
  input m_axi_aclk;
  input I2;
  input I1;
  input I3;
  input I4;
  input I5;
  input sig_dqual_reg_empty;
  input I6;
  input I7;
  input I8;
  input p_1_out;
  input I9;
  input I10;
  input sig_next_sequential_reg;
  input sig_dqual_reg_full;
  input sig_skid2data_wready;
  input I11;
  input I12;
  input [7:0]Q;
  input sig_ld_new_cmd_reg;
  input I13;
  input I14;
  input I15;
  input I16;
  input I17;
  input [2:0]sig_addr_posted_cntr;
  input sig_addr2data_addr_posted;
  input sig_next_calc_error_reg;
  input sig_wdc_status_going_full;
  input sig_wsc2stat_status_valid;
  input sig_stat2wsc_status_ready;
  input [19:0]in;
  input [0:0]I18;

  wire [7:0]D;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire [0:0]I18;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire [0:0]O11;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [19:0]in;
  wire m_axi_aclk;
  wire [15:0]out;
  wire p_1_out;
  wire sig_addr2data_addr_posted;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_ld_new_cmd_reg;
  wire sig_next_calc_error_reg;
  wire sig_next_sequential_reg;
  wire sig_skid2data_wready;
  wire sig_stat2wsc_status_ready;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;

axi_cdma_0_srl_fifo_rbu_f__parameterized5 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .I1(I1),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I16(I16),
        .I17(I17),
        .I18(I18),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .O1(O1),
        .O10(O10),
        .O11(O11),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O8),
        .O9(O9),
        .Q(Q),
        .SR(SR),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_1_out(p_1_out),
        .sel(O7),
        .sig_addr2data_addr_posted(sig_addr2data_addr_posted),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_skid2data_wready(sig_skid2data_wready),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module axi_cdma_0_srl_fifo_rbu_f
   (Q,
    O1,
    O2,
    O4,
    m_axi_sg_bready,
    m_axi_aclk,
    sig_coelsc_reg_empty,
    O3,
    out,
    D,
    I1,
    sig_inhibit_rdy_n,
    I2,
    I3,
    m_axi_sg_bvalid,
    m_axi_sg_bresp,
    SR);
  output [0:0]Q;
  output O1;
  output [0:0]O2;
  output O4;
  output m_axi_sg_bready;
  input m_axi_aclk;
  input sig_coelsc_reg_empty;
  input [0:0]O3;
  input [0:0]out;
  input [1:0]D;
  input I1;
  input sig_inhibit_rdy_n;
  input I2;
  input I3;
  input m_axi_sg_bvalid;
  input [1:0]m_axi_sg_bresp;
  input [0:0]SR;

  wire [1:0]D;
  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire [0:0]O2;
  wire [0:0]O3;
  wire O4;
  wire [0:0]Q;
  wire [0:0]SR;
  wire m_axi_aclk;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire n_0_FIFO_Full_reg;
  wire n_1_CNTR_INCR_DECR_ADDN_F_I;
  wire n_2_CNTR_INCR_DECR_ADDN_F_I;
  wire n_3_CNTR_INCR_DECR_ADDN_F_I;
  wire [0:0]out;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_wr_fifo;

axi_cdma_0_cntr_incr_decr_addn_f CNTR_INCR_DECR_ADDN_F_I
       (.I1(n_0_FIFO_Full_reg),
        .I2(I2),
        .I3(I3),
        .O1(n_3_CNTR_INCR_DECR_ADDN_F_I),
        .O3(O3),
        .Q({Q,n_1_CNTR_INCR_DECR_ADDN_F_I,n_2_CNTR_INCR_DECR_ADDN_F_I}),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_wr_fifo(sig_wr_fifo));
axi_cdma_0_dynshreg_f DYNSHREG_F_I
       (.D(D),
        .I1(n_0_FIFO_Full_reg),
        .O1(O1),
        .O2(O2),
        .O4(O4),
        .addr({n_1_CNTR_INCR_DECR_ADDN_F_I,n_2_CNTR_INCR_DECR_ADDN_F_I}),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .out(out),
        .sel(sig_wr_fifo),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n));
FDRE FIFO_Full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_3_CNTR_INCR_DECR_ADDN_F_I),
        .Q(n_0_FIFO_Full_reg),
        .R(1'b0));
LUT3 #(
    .INIT(8'hBA)) 
     m_axi_sg_bready_INST_0
       (.I0(I1),
        .I1(n_0_FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n),
        .O(m_axi_sg_bready));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module axi_cdma_0_srl_fifo_rbu_f__parameterized0
   (O1,
    O2,
    O3,
    O4,
    out,
    sig_push_coelsc_reg,
    p_4_out,
    O5,
    O6,
    O7,
    m_axi_aclk,
    sig_wr_fifo,
    Q,
    sig_coelsc_reg_empty,
    I1,
    D,
    sig_inhibit_rdy_n,
    sig_push_to_wsc,
    I2,
    in,
    SR);
  output O1;
  output O2;
  output [0:0]O3;
  output O4;
  output [1:0]out;
  output sig_push_coelsc_reg;
  output p_4_out;
  output O5;
  output O6;
  output O7;
  input m_axi_aclk;
  input sig_wr_fifo;
  input [0:0]Q;
  input sig_coelsc_reg_empty;
  input I1;
  input [2:0]D;
  input sig_inhibit_rdy_n;
  input sig_push_to_wsc;
  input [0:0]I2;
  input [2:0]in;
  input [0:0]SR;

  wire [2:0]D;
  wire I1;
  wire [0:0]I2;
  wire O1;
  wire O2;
  wire [0:0]O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [2:0]in;
  wire m_axi_aclk;
  wire n_0_DYNSHREG_F_I;
  wire n_1_CNTR_INCR_DECR_ADDN_F_I;
  wire n_2_CNTR_INCR_DECR_ADDN_F_I;
  wire n_4_CNTR_INCR_DECR_ADDN_F_I;
  wire n_8_DYNSHREG_F_I;
  wire [1:0]out;
  wire [2:2]p_0_in;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire [1:1]sig_dcntl_sfifo_out;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_wr_fifo;

axi_cdma_0_cntr_incr_decr_addn_f_0 CNTR_INCR_DECR_ADDN_F_I
       (.I1(Q),
        .I2(n_8_DYNSHREG_F_I),
        .I3(n_0_DYNSHREG_F_I),
        .I4(I1),
        .O1(O2),
        .O2(n_4_CNTR_INCR_DECR_ADDN_F_I),
        .O4(O4),
        .Q({O3,n_1_CNTR_INCR_DECR_ADDN_F_I,n_2_CNTR_INCR_DECR_ADDN_F_I}),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .out({out[1],sig_dcntl_sfifo_out}),
        .p_0_in(p_0_in),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_wr_fifo(sig_wr_fifo));
axi_cdma_0_dynshreg_f__parameterized0 DYNSHREG_F_I
       (.D(D),
        .I1(Q),
        .I2(I2),
        .O1(n_0_DYNSHREG_F_I),
        .O2(O2),
        .O3(n_8_DYNSHREG_F_I),
        .O4(O4),
        .O6(O6),
        .O7(O7),
        .Q({O3,n_1_CNTR_INCR_DECR_ADDN_F_I,n_2_CNTR_INCR_DECR_ADDN_F_I}),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out({out[1],sig_dcntl_sfifo_out,out[0]}),
        .p_0_in(p_0_in),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_wr_fifo(sig_wr_fifo));
FDRE FIFO_Full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_4_CNTR_INCR_DECR_ADDN_F_I),
        .Q(O1),
        .R(1'b0));
LUT3 #(
    .INIT(8'hDF)) 
     sig_push_to_wsc_i_4
       (.I0(sig_inhibit_rdy_n),
        .I1(O1),
        .I2(sig_push_to_wsc),
        .O(O5));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module axi_cdma_0_srl_fifo_rbu_f__parameterized1
   (O1,
    O2,
    out,
    O3,
    O4,
    E,
    O5,
    m_axi_aclk,
    I1,
    I2,
    I3,
    SR,
    I4,
    I5,
    p_12_out,
    in,
    I6);
  output O1;
  output O2;
  output [45:0]out;
  output O3;
  output O4;
  output [0:0]E;
  output O5;
  input m_axi_aclk;
  input I1;
  input I2;
  input I3;
  input [0:0]SR;
  input I4;
  input I5;
  input p_12_out;
  input [37:0]in;
  input [0:0]I6;

  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire [0:0]I6;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire [0:0]SR;
  wire [37:0]in;
  wire m_axi_aclk;
  wire n_3_CNTR_INCR_DECR_ADDN_F_I;
  wire n_4_CNTR_INCR_DECR_ADDN_F_I;
  wire n_5_CNTR_INCR_DECR_ADDN_F_I;
  wire [45:0]out;
  wire p_12_out;

axi_cdma_0_cntr_incr_decr_addn_f_10 CNTR_INCR_DECR_ADDN_F_I
       (.E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(O1),
        .I7(I6),
        .O1(n_3_CNTR_INCR_DECR_ADDN_F_I),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .Q({n_4_CNTR_INCR_DECR_ADDN_F_I,n_5_CNTR_INCR_DECR_ADDN_F_I}),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .p_12_out(p_12_out));
axi_cdma_0_dynshreg_f__parameterized1 DYNSHREG_F_I
       (.I5(I5),
        .O1(O1),
        .O2(O2),
        .Q({n_4_CNTR_INCR_DECR_ADDN_F_I,n_5_CNTR_INCR_DECR_ADDN_F_I}),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_12_out(p_12_out));
FDRE FIFO_Full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_3_CNTR_INCR_DECR_ADDN_F_I),
        .Q(O1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module axi_cdma_0_srl_fifo_rbu_f__parameterized1_18
   (O1,
    out,
    O2,
    Q,
    O3,
    E,
    sel,
    m_axi_aclk,
    I1,
    I2,
    I3,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_inhibit_rdy_n,
    sig_mstr2addr_cmd_valid,
    in,
    SR);
  output O1;
  output [45:0]out;
  output O2;
  output [0:0]Q;
  output O3;
  output [0:0]E;
  output sel;
  input m_axi_aclk;
  input I1;
  input I2;
  input I3;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_inhibit_rdy_n;
  input sig_mstr2addr_cmd_valid;
  input [37:0]in;
  input [0:0]SR;

  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire O2;
  wire O3;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [37:0]in;
  wire m_axi_aclk;
  wire n_0_FIFO_Full_reg;
  wire n_2_CNTR_INCR_DECR_ADDN_F_I;
  wire n_3_CNTR_INCR_DECR_ADDN_F_I;
  wire n_6_CNTR_INCR_DECR_ADDN_F_I;
  wire [45:0]out;
  wire sel;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_inhibit_rdy_n;
  wire sig_mstr2addr_cmd_valid;

axi_cdma_0_cntr_incr_decr_addn_f_19 CNTR_INCR_DECR_ADDN_F_I
       (.E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(sel),
        .O1(n_6_CNTR_INCR_DECR_ADDN_F_I),
        .O2(O2),
        .O3(O3),
        .Q({Q,n_2_CNTR_INCR_DECR_ADDN_F_I,n_3_CNTR_INCR_DECR_ADDN_F_I}),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
axi_cdma_0_dynshreg_f__parameterized1_20 DYNSHREG_F_I
       (.I1(n_0_FIFO_Full_reg),
        .O1(O1),
        .O2(sel),
        .Q({n_2_CNTR_INCR_DECR_ADDN_F_I,n_3_CNTR_INCR_DECR_ADDN_F_I}),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid));
FDRE FIFO_Full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_6_CNTR_INCR_DECR_ADDN_F_I),
        .Q(n_0_FIFO_Full_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module axi_cdma_0_srl_fifo_rbu_f__parameterized2
   (O1,
    O2,
    O3,
    O4,
    SR,
    O5,
    O6,
    E,
    D,
    out,
    m_axi_aclk,
    I1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    I2,
    I3,
    I4,
    sig_dqual_reg_empty,
    I5,
    m_axi_rlast,
    I6,
    I7,
    sig_halt_reg,
    sig_next_sequential_reg,
    I8,
    sig_addr_posted_cntr,
    sig_dqual_reg_full,
    sig_next_calc_error_reg,
    m_axi_rvalid,
    I9,
    sig_mstr2data_cmd_valid,
    I10,
    Q,
    I11,
    I12,
    sig_rsc2stat_status_valid,
    sig_stat2rsc_status_ready,
    in,
    I13);
  output O1;
  output O2;
  output O3;
  output O4;
  output [0:0]SR;
  output O5;
  output O6;
  output [0:0]E;
  output [7:0]D;
  output [15:0]out;
  input m_axi_aclk;
  input I1;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input I2;
  input I3;
  input I4;
  input sig_dqual_reg_empty;
  input I5;
  input m_axi_rlast;
  input I6;
  input I7;
  input sig_halt_reg;
  input sig_next_sequential_reg;
  input I8;
  input [2:0]sig_addr_posted_cntr;
  input sig_dqual_reg_full;
  input sig_next_calc_error_reg;
  input m_axi_rvalid;
  input I9;
  input sig_mstr2data_cmd_valid;
  input I10;
  input [7:0]Q;
  input I11;
  input I12;
  input sig_rsc2stat_status_valid;
  input sig_stat2rsc_status_ready;
  input [19:0]in;
  input [0:0]I13;

  wire [7:0]D;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire [0:0]I13;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [19:0]in;
  wire m_axi_aclk;
  wire m_axi_rlast;
  wire m_axi_rvalid;
  wire n_1_DYNSHREG_F_I;
  wire n_3_CNTR_INCR_DECR_ADDN_F_I;
  wire n_4_CNTR_INCR_DECR_ADDN_F_I;
  wire n_8_CNTR_INCR_DECR_ADDN_F_I;
  wire [15:0]out;
  wire [2:2]p_0_in;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_halt_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_sequential_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

axi_cdma_0_cntr_incr_decr_addn_f_13 CNTR_INCR_DECR_ADDN_F_I
       (.E(E),
        .I1(n_1_DYNSHREG_F_I),
        .I10(I10),
        .I11(O1),
        .I13(I13),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .O1(O4),
        .O2(n_8_CNTR_INCR_DECR_ADDN_F_I),
        .O3(O3),
        .O5(O5),
        .O6(O6),
        .Q({n_3_CNTR_INCR_DECR_ADDN_F_I,n_4_CNTR_INCR_DECR_ADDN_F_I}),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rvalid(m_axi_rvalid),
        .p_0_in(p_0_in),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_halt_reg(sig_halt_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
axi_cdma_0_dynshreg_f__parameterized2 DYNSHREG_F_I
       (.D(D),
        .I1(I1),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I2(I2),
        .I3(I3),
        .I4(O1),
        .I5({n_3_CNTR_INCR_DECR_ADDN_F_I,n_4_CNTR_INCR_DECR_ADDN_F_I}),
        .O1(n_1_DYNSHREG_F_I),
        .O2(O2),
        .Q(Q),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid));
FDRE FIFO_Full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_8_CNTR_INCR_DECR_ADDN_F_I),
        .Q(O1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module axi_cdma_0_srl_fifo_rbu_f__parameterized3
   (Q,
    D,
    O1,
    O2,
    E,
    m_axi_bready,
    m_axi_aclk,
    I1,
    sig_coelsc_reg_empty,
    O3,
    sig_addr2data_addr_posted,
    I2,
    out,
    I3,
    I4,
    sig_inhibit_rdy_n,
    I5,
    m_axi_bvalid,
    m_axi_bresp,
    SR);
  output [0:0]Q;
  output [2:0]D;
  output O1;
  output O2;
  output [0:0]E;
  output m_axi_bready;
  input m_axi_aclk;
  input I1;
  input sig_coelsc_reg_empty;
  input [0:0]O3;
  input sig_addr2data_addr_posted;
  input [3:0]I2;
  input [0:0]out;
  input [1:0]I3;
  input I4;
  input sig_inhibit_rdy_n;
  input I5;
  input m_axi_bvalid;
  input [1:0]m_axi_bresp;
  input [0:0]SR;

  wire [2:0]D;
  wire [0:0]E;
  wire I1;
  wire [3:0]I2;
  wire [1:0]I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire [0:0]O3;
  wire [0:0]Q;
  wire [0:0]SR;
  wire m_axi_aclk;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire n_0_CNTR_INCR_DECR_ADDN_F_I;
  wire n_0_FIFO_Full_reg;
  wire n_2_CNTR_INCR_DECR_ADDN_F_I;
  wire n_3_CNTR_INCR_DECR_ADDN_F_I;
  wire n_4_CNTR_INCR_DECR_ADDN_F_I;
  wire [0:0]out;
  wire sig_addr2data_addr_posted;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_wr_fifo;

axi_cdma_0_cntr_incr_decr_addn_f__parameterized0 CNTR_INCR_DECR_ADDN_F_I
       (.I1(I1),
        .I2(n_0_FIFO_Full_reg),
        .I5(I5),
        .O1(n_0_CNTR_INCR_DECR_ADDN_F_I),
        .O3(O3),
        .Q({Q,n_2_CNTR_INCR_DECR_ADDN_F_I,n_3_CNTR_INCR_DECR_ADDN_F_I,n_4_CNTR_INCR_DECR_ADDN_F_I}),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_bvalid(m_axi_bvalid),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_wr_fifo(sig_wr_fifo));
axi_cdma_0_dynshreg_f__parameterized3 DYNSHREG_F_I
       (.I3(I3),
        .O1(O1),
        .O2(O2),
        .addr({n_2_CNTR_INCR_DECR_ADDN_F_I,n_3_CNTR_INCR_DECR_ADDN_F_I,n_4_CNTR_INCR_DECR_ADDN_F_I}),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_bresp(m_axi_bresp),
        .out(out),
        .sig_wr_fifo(sig_wr_fifo));
FDRE FIFO_Full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_0_CNTR_INCR_DECR_ADDN_F_I),
        .Q(n_0_FIFO_Full_reg),
        .R(1'b0));
LUT3 #(
    .INIT(8'hAE)) 
     m_axi_bready_INST_0
       (.I0(I4),
        .I1(sig_inhibit_rdy_n),
        .I2(n_0_FIFO_Full_reg),
        .O(m_axi_bready));
LUT6 #(
    .INIT(64'hFBBB44444444BBBB)) 
     \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_wr_fifo),
        .I1(sig_addr2data_addr_posted),
        .I2(I2[3]),
        .I3(I2[2]),
        .I4(I2[0]),
        .I5(I2[1]),
        .O(D[0]));
LUT6 #(
    .INIT(64'hE1E1E1E1F878E1E1)) 
     \sig_addr_posted_cntr[2]_i_1 
       (.I0(I2[1]),
        .I1(I2[0]),
        .I2(I2[2]),
        .I3(I2[3]),
        .I4(sig_addr2data_addr_posted),
        .I5(sig_wr_fifo),
        .O(D[1]));
LUT6 #(
    .INIT(64'h4666666666666662)) 
     \sig_addr_posted_cntr[3]_i_1 
       (.I0(sig_addr2data_addr_posted),
        .I1(sig_wr_fifo),
        .I2(I2[2]),
        .I3(I2[3]),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(E));
LUT6 #(
    .INIT(64'hFE01FE01FF80FE01)) 
     \sig_addr_posted_cntr[3]_i_2 
       (.I0(I2[1]),
        .I1(I2[0]),
        .I2(I2[2]),
        .I3(I2[3]),
        .I4(sig_addr2data_addr_posted),
        .I5(sig_wr_fifo),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module axi_cdma_0_srl_fifo_rbu_f__parameterized4
   (O1,
    O2,
    out,
    O3,
    D,
    O4,
    E,
    p_4_out,
    O6,
    O5,
    m_axi_aclk,
    Q,
    sig_wr_fifo,
    sig_coelsc_reg_empty,
    I1,
    I2,
    I3,
    I4,
    I5,
    sig_inhibit_rdy_n,
    sig_push_to_wsc,
    in,
    SR);
  output O1;
  output O2;
  output [5:0]out;
  output [0:0]O3;
  output [2:0]D;
  output O4;
  output [0:0]E;
  output p_4_out;
  output O6;
  output O5;
  input m_axi_aclk;
  input [0:0]Q;
  input sig_wr_fifo;
  input sig_coelsc_reg_empty;
  input [3:0]I1;
  input I2;
  input I3;
  input I4;
  input [0:0]I5;
  input sig_inhibit_rdy_n;
  input sig_push_to_wsc;
  input [0:6]in;
  input [0:0]SR;

  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]I1;
  wire I2;
  wire I3;
  wire I4;
  wire [0:0]I5;
  wire O1;
  wire O2;
  wire [0:0]O3;
  wire O4;
  wire O5;
  wire O6;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]addr_i_p1;
  wire [0:6]in;
  wire m_axi_aclk;
  wire n_12_DYNSHREG_F_I;
  wire n_2_CNTR_INCR_DECR_ADDN_F_I;
  wire n_3_CNTR_INCR_DECR_ADDN_F_I;
  wire n_4_CNTR_INCR_DECR_ADDN_F_I;
  wire n_5_CNTR_INCR_DECR_ADDN_F_I;
  wire n_6_CNTR_INCR_DECR_ADDN_F_I;
  wire [5:0]out;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire [1:1]sig_dcntl_sfifo_out;
  wire sig_inhibit_rdy_n;
  wire sig_push_to_wsc;
  wire sig_wr_fifo;

axi_cdma_0_cntr_incr_decr_addn_f__parameterized0_8 CNTR_INCR_DECR_ADDN_F_I
       (.D(addr_i_p1),
        .I1(n_12_DYNSHREG_F_I),
        .I2(I1),
        .I3(I2),
        .I4(I3),
        .I5(O4),
        .O1(O2),
        .O2({O3,n_2_CNTR_INCR_DECR_ADDN_F_I,n_3_CNTR_INCR_DECR_ADDN_F_I,n_4_CNTR_INCR_DECR_ADDN_F_I}),
        .O3(n_5_CNTR_INCR_DECR_ADDN_F_I),
        .O4(n_6_CNTR_INCR_DECR_ADDN_F_I),
        .O5({D[2],D[0]}),
        .Q(Q),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .out({out[1],sig_dcntl_sfifo_out}),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_wr_fifo(sig_wr_fifo));
axi_cdma_0_dynshreg_f__parameterized4 DYNSHREG_F_I
       (.D(D[1]),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I3(n_5_CNTR_INCR_DECR_ADDN_F_I),
        .I4(I4),
        .I5(O2),
        .I6(I5),
        .O1(O4),
        .O2({O3,n_2_CNTR_INCR_DECR_ADDN_F_I,n_3_CNTR_INCR_DECR_ADDN_F_I,n_4_CNTR_INCR_DECR_ADDN_F_I}),
        .O3(addr_i_p1),
        .O4(n_12_DYNSHREG_F_I),
        .O5(O5),
        .Q(Q),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out({out[5:1],sig_dcntl_sfifo_out,out[0]}),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_wr_fifo(sig_wr_fifo));
FDRE FIFO_Full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_6_CNTR_INCR_DECR_ADDN_F_I),
        .Q(O1),
        .R(1'b0));
LUT3 #(
    .INIT(8'hDF)) 
     sig_data2wsc_cmd_cmplt_i_4
       (.I0(sig_inhibit_rdy_n),
        .I1(O1),
        .I2(sig_push_to_wsc),
        .O(O6));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module axi_cdma_0_srl_fifo_rbu_f__parameterized5
   (O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    sel,
    O7,
    O9,
    D,
    SR,
    O10,
    E,
    O11,
    out,
    m_axi_aclk,
    I2,
    I1,
    I3,
    I4,
    I5,
    sig_dqual_reg_empty,
    I6,
    I7,
    I8,
    p_1_out,
    I9,
    I10,
    sig_next_sequential_reg,
    sig_dqual_reg_full,
    sig_skid2data_wready,
    I11,
    I12,
    Q,
    sig_ld_new_cmd_reg,
    I13,
    I14,
    I15,
    I16,
    I17,
    sig_addr_posted_cntr,
    sig_addr2data_addr_posted,
    sig_next_calc_error_reg,
    sig_wdc_status_going_full,
    sig_wsc2stat_status_valid,
    sig_stat2wsc_status_ready,
    in,
    I18);
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output sel;
  output O7;
  output O9;
  output [7:0]D;
  output [0:0]SR;
  output O10;
  output [0:0]E;
  output [0:0]O11;
  output [15:0]out;
  input m_axi_aclk;
  input I2;
  input I1;
  input I3;
  input I4;
  input I5;
  input sig_dqual_reg_empty;
  input I6;
  input I7;
  input I8;
  input p_1_out;
  input I9;
  input I10;
  input sig_next_sequential_reg;
  input sig_dqual_reg_full;
  input sig_skid2data_wready;
  input I11;
  input I12;
  input [7:0]Q;
  input sig_ld_new_cmd_reg;
  input I13;
  input I14;
  input I15;
  input I16;
  input I17;
  input [2:0]sig_addr_posted_cntr;
  input sig_addr2data_addr_posted;
  input sig_next_calc_error_reg;
  input sig_wdc_status_going_full;
  input sig_wsc2stat_status_valid;
  input sig_stat2wsc_status_ready;
  input [19:0]in;
  input [0:0]I18;

  wire [7:0]D;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire [0:0]I18;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire [0:0]O11;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O9;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [19:0]in;
  wire m_axi_aclk;
  wire n_10_CNTR_INCR_DECR_ADDN_F_I;
  wire n_3_CNTR_INCR_DECR_ADDN_F_I;
  wire n_4_CNTR_INCR_DECR_ADDN_F_I;
  wire [15:0]out;
  wire [2:2]p_0_in;
  wire [6:6]p_0_out;
  wire p_1_out;
  wire sel;
  wire sig_addr2data_addr_posted;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_ld_new_cmd_reg;
  wire sig_next_calc_error_reg;
  wire sig_next_sequential_reg;
  wire sig_skid2data_wready;
  wire sig_stat2wsc_status_ready;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;

axi_cdma_0_cntr_incr_decr_addn_f_9 CNTR_INCR_DECR_ADDN_F_I
       (.D(D[0]),
        .E(E),
        .I1(sel),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I18(I18),
        .I2(I2),
        .I3(O1),
        .I4(I4),
        .I5(Q[0]),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .O1(O4),
        .O10(O10),
        .O11(O11),
        .O2(O5),
        .O3(O7),
        .O4(n_10_CNTR_INCR_DECR_ADDN_F_I),
        .O6(O6),
        .O9(O9),
        .Q({n_3_CNTR_INCR_DECR_ADDN_F_I,n_4_CNTR_INCR_DECR_ADDN_F_I}),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .out(p_0_out),
        .p_0_in(p_0_in),
        .p_1_out(p_1_out),
        .sig_addr2data_addr_posted(sig_addr2data_addr_posted),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_skid2data_wready(sig_skid2data_wready),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
axi_cdma_0_dynshreg_f__parameterized5 DYNSHREG_F_I
       (.D(D[7:1]),
        .I1(I1),
        .I15(I15),
        .I16(I16),
        .I17(I17),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(O1),
        .I7({n_3_CNTR_INCR_DECR_ADDN_F_I,n_4_CNTR_INCR_DECR_ADDN_F_I}),
        .I9(I9),
        .O1(sel),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .Q(Q),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out({out[15:4],p_0_out,out[3:0]}),
        .p_0_in(p_0_in),
        .p_1_out(p_1_out));
FDRE FIFO_Full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(n_10_CNTR_INCR_DECR_ADDN_F_I),
        .Q(O1),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
