HelpInfo,E:\Microsemi\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,E:\Microsemi\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:counter
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||counter.srr(28);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW7_Practical\Libero\counter\synthesis\counter.srr'/linenumber/28||counter.v.v(29);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW7_Practical\Libero\counter\hdl\counter.v.v'/linenumber/29
Implementation;Synthesis|| MT530 ||@W:Found inferred clock counter|clk which controls 16 sequential elements including q[15:0]. This clock has no specified timing constraint which may adversely impact design performance. ||counter.srr(105);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW7_Practical\Libero\counter\synthesis\counter.srr'/linenumber/105||counter.v.v(35);liberoaction://cross_probe/hdl/file/'e:\repos\ecen5863_hw\hw7_practical\libero\counter\hdl\counter.v.v'/linenumber/35
Implementation;Synthesis|| MT420 ||@W:Found inferred clock counter|clk with period 10.00ns. Please declare a user-defined clock on object "p:clk"||counter.srr(230);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW7_Practical\Libero\counter\synthesis\counter.srr'/linenumber/230||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||counter.srr(246);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW7_Practical\Libero\counter\synthesis\counter.srr'/linenumber/246||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||counter.srr(248);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW7_Practical\Libero\counter\synthesis\counter.srr'/linenumber/248||null;null
Implementation;Compile;RootName:counter
Implementation;Compile||(null)||Please refer to the log file for details||counter_compile_log.rpt;liberoaction://open_report/file/counter_compile_log.rpt||(null);(null)
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/98304003||Info: I/O Bank Assigner detected (1) out of (6) I/O Bank(s) with locked I/O technologies.||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:counter
Implementation;Place and Route||(null)||Please refer to the log file for details about 2 Info(s)||counter_placeroute_log.rpt;liberoaction://open_report/file/counter_placeroute_log.rpt||(null);(null)
