module master_test;
reg j,k;
reg clk;
wire q;
master g3(j,k,clk,q);
initial
begin
#0	clk = 0;j=0;k=0;
#100	j=0;k=1;
#100	j=1;k=0;
#100	j=1;k=1;
end
always
begin
#10	clk=~clk;
end
initial
$monitor($time,"j=%b,k=%b,clk=%b,q=%b",j,k,clk,q);
initial
#400	$stop;
endmodule
