Optimizing explicit data transfers for data parallel applications on the cell architecture