
ubuntu-preinstalled/setmetamode:     file format elf32-littlearm


Disassembly of section .init:

000006a0 <.init>:
 6a0:	push	{r3, lr}
 6a4:	bl	9d4 <abort@plt+0x244>
 6a8:	pop	{r3, pc}

Disassembly of section .plt:

000006ac <strcmp@plt-0x14>:
 6ac:	push	{lr}		; (str lr, [sp, #-4]!)
 6b0:	ldr	lr, [pc, #4]	; 6bc <strcmp@plt-0x4>
 6b4:	add	lr, pc, lr
 6b8:	ldr	pc, [lr, #8]!
 6bc:	andeq	r1, r1, r8, asr #17

000006c0 <strcmp@plt>:
 6c0:	add	ip, pc, #0, 12
 6c4:	add	ip, ip, #69632	; 0x11000
 6c8:	ldr	pc, [ip, #2248]!	; 0x8c8

000006cc <__cxa_finalize@plt>:
 6cc:	add	ip, pc, #0, 12
 6d0:	add	ip, ip, #69632	; 0x11000
 6d4:	ldr	pc, [ip, #2240]!	; 0x8c0

000006d8 <dcgettext@plt>:
 6d8:	add	ip, pc, #0, 12
 6dc:	add	ip, ip, #69632	; 0x11000
 6e0:	ldr	pc, [ip, #2232]!	; 0x8b8

000006e4 <__stack_chk_fail@plt>:
 6e4:	add	ip, pc, #0, 12
 6e8:	add	ip, ip, #69632	; 0x11000
 6ec:	ldr	pc, [ip, #2224]!	; 0x8b0

000006f0 <textdomain@plt>:
 6f0:	add	ip, pc, #0, 12
 6f4:	add	ip, ip, #69632	; 0x11000
 6f8:	ldr	pc, [ip, #2216]!	; 0x8a8

000006fc <ioctl@plt>:
 6fc:	add	ip, pc, #0, 12
 700:	add	ip, ip, #69632	; 0x11000
 704:	ldr	pc, [ip, #2208]!	; 0x8a0

00000708 <__libc_start_main@plt>:
 708:	add	ip, pc, #0, 12
 70c:	add	ip, ip, #69632	; 0x11000
 710:	ldr	pc, [ip, #2200]!	; 0x898

00000714 <strerror@plt>:
 714:	add	ip, pc, #0, 12
 718:	add	ip, ip, #69632	; 0x11000
 71c:	ldr	pc, [ip, #2192]!	; 0x890

00000720 <__vfprintf_chk@plt>:
 720:	add	ip, pc, #0, 12
 724:	add	ip, ip, #69632	; 0x11000
 728:	ldr	pc, [ip, #2184]!	; 0x888

0000072c <__gmon_start__@plt>:
 72c:	add	ip, pc, #0, 12
 730:	add	ip, ip, #69632	; 0x11000
 734:	ldr	pc, [ip, #2176]!	; 0x880

00000738 <exit@plt>:
 738:	add	ip, pc, #0, 12
 73c:	add	ip, ip, #69632	; 0x11000
 740:	ldr	pc, [ip, #2168]!	; 0x878

00000744 <__errno_location@plt>:
 744:	add	ip, pc, #0, 12
 748:	add	ip, ip, #69632	; 0x11000
 74c:	ldr	pc, [ip, #2160]!	; 0x870

00000750 <__printf_chk@plt>:
 750:			; <UNDEFINED> instruction: 0x46c04778
 754:	add	ip, pc, #0, 12
 758:	add	ip, ip, #69632	; 0x11000
 75c:	ldr	pc, [ip, #2148]!	; 0x864

00000760 <__fprintf_chk@plt>:
 760:	add	ip, pc, #0, 12
 764:	add	ip, ip, #69632	; 0x11000
 768:	ldr	pc, [ip, #2140]!	; 0x85c

0000076c <setlocale@plt>:
 76c:	add	ip, pc, #0, 12
 770:	add	ip, ip, #69632	; 0x11000
 774:	ldr	pc, [ip, #2132]!	; 0x854

00000778 <strrchr@plt>:
 778:	add	ip, pc, #0, 12
 77c:	add	ip, ip, #69632	; 0x11000
 780:	ldr	pc, [ip, #2124]!	; 0x84c

00000784 <bindtextdomain@plt>:
 784:	add	ip, pc, #0, 12
 788:	add	ip, ip, #69632	; 0x11000
 78c:	ldr	pc, [ip, #2116]!	; 0x844

00000790 <abort@plt>:
 790:	add	ip, pc, #0, 12
 794:	add	ip, ip, #69632	; 0x11000
 798:	ldr	pc, [ip, #2108]!	; 0x83c

Disassembly of section .text:

0000079c <.text>:
 79c:	ldrbmi	lr, [r0, sp, lsr #18]!
 7a0:			; <UNDEFINED> instruction: 0xf8dfb082
 7a4:	strmi	r8, [r9], r0, lsr #3
 7a8:	strmi	r4, [r6], -r7, ror #22
 7ac:	stmdavs	pc, {r3, r4, r5, r6, r7, sl, lr}	; <UNPREDICTABLE>
 7b0:			; <UNDEFINED> instruction: 0xf858212f
 7b4:	ldrtmi	sl, [r8], -r3
 7b8:	ldrdcc	pc, [r0], -sl
 7bc:			; <UNDEFINED> instruction: 0xf7ff9301
 7c0:	ldrdlt	lr, [r0, -ip]
 7c4:	blmi	18478e8 <progname@@Base+0x18358ac>
 7c8:	stmdbmi	r1!, {r1, r2, sp}^
 7cc:			; <UNDEFINED> instruction: 0xf8584d61
 7d0:	ldrbtmi	r4, [r9], #-3
 7d4:	eorvs	r4, r7, sp, ror r4
 7d8:	svc	0x00c8f7ff
 7dc:			; <UNDEFINED> instruction: 0x4628495e
 7e0:			; <UNDEFINED> instruction: 0xf7ff4479
 7e4:			; <UNDEFINED> instruction: 0x4628efd0
 7e8:	svc	0x0082f7ff
 7ec:	cmple	r9, r2, lsl #28
 7f0:			; <UNDEFINED> instruction: 0xf8d9495a
 7f4:	ldrbtmi	r0, [r9], #-4
 7f8:	svc	0x0062f7ff
 7fc:	stmdacs	r0, {r0, r2, r9, sl, lr}
 800:	addshi	pc, r1, r0
 804:	andeq	pc, r3, #1073741827	; 0x40000003
 808:	msrcc	(UNDEF: 98), r4
 80c:			; <UNDEFINED> instruction: 0xf7ff2000
 810:	stmdacs	r0, {r1, r2, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
 814:	ldfmip	f5, [r2], {78}	; 0x4e
 818:			; <UNDEFINED> instruction: 0xf8d94f52
 81c:	ldrbtmi	r6, [ip], #-4
 820:	and	r4, r3, pc, ror r4
 824:	blne	ff8cd84c <progname@@Base+0xff8bb810>
 828:	ldmdale	sl, {r0, r1, r2, r3, r5, r8, r9, fp, sp}^
 82c:	ldrtmi	r6, [r0], -r1, lsr #16
 830:	svc	0x0046f7ff
 834:	stmdacs	r0, {r0, r2, r9, sl, lr}
 838:	stmdbmi	fp, {r2, r4, r5, r6, r7, r8, ip, lr, pc}^
 83c:	stmdavs	r4!, {r0, r2, r9, sp}^
 840:			; <UNDEFINED> instruction: 0xf7ff4479
 844:	rsclt	lr, r4, #296	; 0x128
 848:	andcs	r4, r1, r1, lsl #12
 84c:	svc	0x0082f7ff
 850:	muleq	r3, sp, r8
 854:			; <UNDEFINED> instruction: 0xf922f000
 858:	strtmi	r4, [r2], -r8, lsr #12
 85c:	msrcc	(UNDEF: 99), r4
 860:	svc	0x004cf7ff
 864:	stmdbmi	r1, {r3, r5, r7, r8, fp, ip, sp, pc}^
 868:	andcs	r2, r0, r5, lsl #4
 86c:			; <UNDEFINED> instruction: 0xf7ff4479
 870:			; <UNDEFINED> instruction: 0x4601ef34
 874:			; <UNDEFINED> instruction: 0xf7ff2001
 878:	strtmi	lr, [r0], -lr, ror #30
 87c:			; <UNDEFINED> instruction: 0xf90ef000
 880:			; <UNDEFINED> instruction: 0xf8da9a01
 884:	andcs	r3, r0, r0
 888:			; <UNDEFINED> instruction: 0xd14a429a
 88c:	pop	{r1, ip, sp, pc}
 890:			; <UNDEFINED> instruction: 0xf7ff87f0
 894:	bmi	dbc5fc <progname@@Base+0xdaa5c0>
 898:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
 89c:			; <UNDEFINED> instruction: 0xf0002001
 8a0:			; <UNDEFINED> instruction: 0xe7e0f971
 8a4:	andeq	pc, r3, #1073741827	; 0x40000003
 8a8:	msrcc	(UNDEF: 98), r4
 8ac:			; <UNDEFINED> instruction: 0xf7ff2000
 8b0:	cmnlt	r8, r6, lsr #30
 8b4:	svc	0x0046f7ff
 8b8:	andcs	r4, r5, #753664	; 0xb8000
 8bc:	stmdavs	r4, {r0, r3, r4, r5, r6, sl, lr}
 8c0:			; <UNDEFINED> instruction: 0xf7ff2000
 8c4:	strtmi	lr, [r1], -sl, lsl #30
 8c8:	andcs	r4, r1, r2, lsl #12
 8cc:			; <UNDEFINED> instruction: 0xf95af000
 8d0:	stcle	14, cr2, [r0], #4
 8d4:	muleq	r3, sp, r8
 8d8:			; <UNDEFINED> instruction: 0xf8e0f000
 8dc:			; <UNDEFINED> instruction: 0xf7ff2000
 8e0:	blmi	97c598 <progname@@Base+0x96a55c>
 8e4:	stmdbmi	r5!, {r0, r2, r9, sp}
 8e8:			; <UNDEFINED> instruction: 0xf8582000
 8ec:	ldrbtmi	r4, [r9], #-3
 8f0:			; <UNDEFINED> instruction: 0xf7ff6825
 8f4:			; <UNDEFINED> instruction: 0xf8d9eef2
 8f8:	tstcs	r1, r4
 8fc:	strtmi	r4, [r8], -r2, lsl #12
 900:	svc	0x002ef7ff
 904:	andcs	r4, r5, #491520	; 0x78000
 908:	ldrbtmi	r2, [r9], #-0
 90c:			; <UNDEFINED> instruction: 0xf7ff6824
 910:	smlattcs	r1, r4, lr, lr
 914:	strtmi	r4, [r0], -r2, lsl #12
 918:	svc	0x0022f7ff
 91c:			; <UNDEFINED> instruction: 0xf7ff2001
 920:			; <UNDEFINED> instruction: 0xf7ffef0c
 924:	ldmdbmi	r7, {r5, r6, r7, r9, sl, fp, sp, lr, pc}
 928:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
 92c:	mrc	7, 6, APSR_nzcv, cr4, cr15, {7}
 930:	stmdavs	r2!, {r0, r2, r4, r8, r9, fp, lr}
 934:			; <UNDEFINED> instruction: 0x4601447b
 938:			; <UNDEFINED> instruction: 0xf7ff2001
 93c:	strtmi	lr, [r8], -ip, lsl #30
 940:	mrc	7, 7, APSR_nzcv, cr10, cr15, {7}
 944:	ldrdeq	r1, [r1], -r4
 948:	andeq	r0, r0, r4, rrx
 94c:	andeq	r0, r0, r0, rrx
 950:	andeq	r0, r0, sl, asr #13
 954:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 958:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 95c:	ldrdeq	r0, [r0], -r2
 960:	andeq	r1, r1, r6, ror #15
 964:	andeq	r1, r1, r4, ror #15
 968:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 96c:	strdeq	r0, [r0], -r4
 970:			; <UNDEFINED> instruction: 0x000005b8
 974:	andeq	r0, r0, r8, lsr #8
 978:	andeq	r0, r0, r8, rrx
 97c:	andeq	r0, r0, r2, asr r4
 980:	andeq	r0, r0, r6, asr r4
 984:	andeq	r0, r0, r2, lsr #7
 988:	andeq	r0, r0, r4, lsr #7
 98c:	bleq	3cad0 <progname@@Base+0x2aa94>
 990:	cdpeq	0, 0, cr15, cr0, cr15, {2}
 994:	strbtmi	fp, [sl], -r2, lsl #24
 998:	strlt	fp, [r1], #-1028	; 0xfffffbfc
 99c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
 9a0:	ldrmi	sl, [sl], #776	; 0x308
 9a4:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
 9a8:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
 9ac:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
 9b0:			; <UNDEFINED> instruction: 0xf85a4b06
 9b4:	stmdami	r6, {r0, r1, ip, sp}
 9b8:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
 9bc:	mcr	7, 5, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
 9c0:	mcr	7, 7, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
 9c4:	andeq	r1, r1, r0, asr #11
 9c8:	andeq	r0, r0, r4, asr r0
 9cc:	andeq	r0, r0, r0, ror r0
 9d0:	andeq	r0, r0, r4, ror r0
 9d4:	ldr	r3, [pc, #20]	; 9f0 <abort@plt+0x260>
 9d8:	ldr	r2, [pc, #20]	; 9f4 <abort@plt+0x264>
 9dc:	add	r3, pc, r3
 9e0:	ldr	r2, [r3, r2]
 9e4:	cmp	r2, #0
 9e8:	bxeq	lr
 9ec:	b	72c <__gmon_start__@plt>
 9f0:	andeq	r1, r1, r0, lsr #11
 9f4:	andeq	r0, r0, ip, rrx
 9f8:	blmi	1d2a18 <progname@@Base+0x1c09dc>
 9fc:	bmi	1d1be4 <progname@@Base+0x1bfba8>
 a00:	addmi	r4, r3, #2063597568	; 0x7b000000
 a04:	andle	r4, r3, sl, ror r4
 a08:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 a0c:	ldrmi	fp, [r8, -r3, lsl #2]
 a10:	svclt	0x00004770
 a14:	andeq	r1, r1, r8, lsr r6
 a18:	andeq	r1, r1, r4, lsr r6
 a1c:	andeq	r1, r1, ip, ror r5
 a20:	andeq	r0, r0, ip, asr r0
 a24:	blmi	252a4c <progname@@Base+0x240a10>
 a28:	bmi	251c10 <progname@@Base+0x23fbd4>
 a2c:	bne	651c20 <progname@@Base+0x63fbe4>
 a30:	addne	r4, r9, sl, ror r4
 a34:	bicsvc	lr, r1, r1, lsl #22
 a38:	andle	r1, r3, r9, asr #32
 a3c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 a40:	ldrmi	fp, [r8, -r3, lsl #2]
 a44:	svclt	0x00004770
 a48:	andeq	r1, r1, ip, lsl #12
 a4c:	andeq	r1, r1, r8, lsl #12
 a50:	andeq	r1, r1, r0, asr r5
 a54:	andeq	r0, r0, r8, ror r0
 a58:	blmi	2ade80 <progname@@Base+0x29be44>
 a5c:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
 a60:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
 a64:	blmi	26f018 <progname@@Base+0x25cfdc>
 a68:	ldrdlt	r5, [r3, -r3]!
 a6c:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
 a70:			; <UNDEFINED> instruction: 0xf7ff6818
 a74:			; <UNDEFINED> instruction: 0xf7ffee2c
 a78:	blmi	1c097c <progname@@Base+0x1ae940>
 a7c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
 a80:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
 a84:	ldrdeq	r1, [r1], -r6
 a88:	andeq	r1, r1, r0, lsr #10
 a8c:	andeq	r0, r0, r8, asr r0
 a90:	muleq	r1, r2, r5
 a94:			; <UNDEFINED> instruction: 0x000115b6
 a98:	svclt	0x0000e7c4
 a9c:	strlt	r2, [r8, #-2051]	; 0xfffff7fd
 aa0:	stmdacs	r4, {r0, r1, r2, r3, ip, lr, pc}
 aa4:	stmdbmi	pc, {r0, r2, r4, ip, lr, pc}	; <UNPREDICTABLE>
 aa8:	andcs	r2, r0, r5, lsl #4
 aac:			; <UNDEFINED> instruction: 0xf7ff4479
 ab0:			; <UNDEFINED> instruction: 0x4602ee14
 ab4:	andcs	r4, r1, ip, lsl #18
 ab8:			; <UNDEFINED> instruction: 0x4008e8bd
 abc:			; <UNDEFINED> instruction: 0xf7ff4479
 ac0:	stmdbmi	sl, {r0, r1, r2, r6, r9, sl, fp, ip, sp, pc}
 ac4:	andcs	r2, r0, r5, lsl #4
 ac8:			; <UNDEFINED> instruction: 0xf7ff4479
 acc:	strmi	lr, [r2], -r6, lsl #28
 ad0:	stmdbmi	r7, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
 ad4:	andcs	r2, r0, r5, lsl #4
 ad8:			; <UNDEFINED> instruction: 0xf7ff4479
 adc:			; <UNDEFINED> instruction: 0x4602edfe
 ae0:	svclt	0x0000e7e8
 ae4:	andeq	r0, r0, r4, ror #3
 ae8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 aec:	andeq	r0, r0, ip, lsl #3
 af0:	muleq	r0, ip, r1
 af4:	tstcs	r1, lr, lsl #8
 af8:	ldrblt	r4, [r0, #2844]!	; 0xb1c
 afc:	cfldrsmi	mvf4, [ip, #-492]	; 0xfffffe14
 b00:	bge	26cd18 <progname@@Base+0x25acdc>
 b04:			; <UNDEFINED> instruction: 0x46064c1b
 b08:	ldmdbpl	sp, {r0, r1, r3, r4, fp, lr}^
 b0c:	blvc	13ec5c <progname@@Base+0x12cc20>
 b10:	ldrdgt	pc, [r0], -r5
 b14:	bmi	665324 <progname@@Base+0x6532e8>
 b18:	andgt	pc, ip, sp, asr #17
 b1c:	ldrbtmi	r5, [sl], #-2332	; 0xfffff6e4
 b20:	ldmdapl	ip, {r0, sl, ip, pc}
 b24:	stmdavs	r0!, {r0, r8, r9, fp, ip, pc}
 b28:			; <UNDEFINED> instruction: 0xf7ff681b
 b2c:			; <UNDEFINED> instruction: 0x463aee1a
 b30:	tstcs	r1, r0, lsr #16
 b34:			; <UNDEFINED> instruction: 0xf7ff9b02
 b38:	mcrcs	13, 0, lr, cr0, cr4, {7}
 b3c:	ldrtmi	sp, [r0], -sl, lsl #26
 b40:			; <UNDEFINED> instruction: 0xf7ff6824
 b44:	bmi	3bc2ec <progname@@Base+0x3aa2b0>
 b48:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
 b4c:	strtmi	r4, [r0], -r3, lsl #12
 b50:	mcr	7, 0, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
 b54:	stmdavs	fp!, {r0, r1, r9, fp, ip, pc}
 b58:			; <UNDEFINED> instruction: 0xd104429a
 b5c:	pop	{r2, ip, sp, pc}
 b60:	strdlt	r4, [r3], -r0
 b64:			; <UNDEFINED> instruction: 0xf7ff4770
 b68:	svclt	0x0000edbe
 b6c:	andeq	r1, r1, r4, lsl #9
 b70:	andeq	r0, r0, r4, rrx
 b74:	andeq	r0, r0, r0, rrx
 b78:	andeq	r0, r0, r8, rrx
 b7c:	andeq	r0, r0, sl, ror r3
 b80:	andeq	r0, r0, r6, asr r3
 b84:	strmi	fp, [r6], -ip, lsl #8
 b88:			; <UNDEFINED> instruction: 0x460d4b19
 b8c:	addlt	fp, r4, r0, lsl #11
 b90:	ldrbtmi	r4, [fp], #-2584	; 0xfffff5e8
 b94:	ldfeqd	f7, [r8], {13}
 b98:	ldmdami	r8, {r0, r1, r2, r4, sl, fp, lr}
 b9c:	ldmpl	sl, {r0, r8, sp}
 ba0:	blvc	13ed18 <progname@@Base+0x12ccdc>
 ba4:	andgt	pc, r8, sp, asr #17
 ba8:	ldrdgt	pc, [r0], -r2
 bac:			; <UNDEFINED> instruction: 0xf8cd4a14
 bb0:	ldrbtmi	ip, [sl], #-12
 bb4:	strls	r5, [r1], #-2332	; 0xfffff6e4
 bb8:	blls	56c30 <progname@@Base+0x44bf4>
 bbc:	ldmdavs	fp, {r5, fp, sp, lr}
 bc0:	stcl	7, cr15, [lr, #1020]	; 0x3fc
 bc4:	stmdavs	r0!, {r1, r3, r4, r5, r9, sl, lr}
 bc8:	blls	88fd4 <progname@@Base+0x76f98>
 bcc:	stc	7, cr15, [r8, #1020]!	; 0x3fc
 bd0:	stcle	13, cr2, [sl, #-0]
 bd4:	stmdavs	r4!, {r3, r5, r9, sl, lr}
 bd8:	ldc	7, cr15, [ip, #1020]	; 0x3fc
 bdc:	tstcs	r1, r9, lsl #20
 be0:			; <UNDEFINED> instruction: 0x4603447a
 be4:			; <UNDEFINED> instruction: 0xf7ff4620
 be8:			; <UNDEFINED> instruction: 0x4630edbc
 bec:	stc	7, cr15, [r4, #1020]!	; 0x3fc
 bf0:	andeq	r1, r1, lr, ror #7
 bf4:	andeq	r0, r0, r4, rrx
 bf8:	andeq	r0, r0, r0, rrx
 bfc:	andeq	r0, r0, r8, rrx
 c00:	andeq	r0, r0, r6, ror #5
 c04:	andeq	r0, r0, r0, asr #5
 c08:	mvnsmi	lr, #737280	; 0xb4000
 c0c:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
 c10:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
 c14:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
 c18:	stcl	7, cr15, [r2, #-1020]	; 0xfffffc04
 c1c:	blne	1d91e18 <progname@@Base+0x1d7fddc>
 c20:	strhle	r1, [sl], -r6
 c24:	strcs	r3, [r0], #-3332	; 0xfffff2fc
 c28:			; <UNDEFINED> instruction: 0xf8553401
 c2c:	strbmi	r3, [sl], -r4, lsl #30
 c30:	ldrtmi	r4, [r8], -r1, asr #12
 c34:	adcmi	r4, r6, #152, 14	; 0x2600000
 c38:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
 c3c:	svclt	0x000083f8
 c40:	andeq	r1, r1, r6, ror #4
 c44:	andeq	r1, r1, ip, asr r2
 c48:	svclt	0x00004770

Disassembly of section .fini:

00000c4c <.fini>:
 c4c:	push	{r3, lr}
 c50:	pop	{r3, pc}
