
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//readelf_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401880 <.init>:
  401880:	stp	x29, x30, [sp, #-16]!
  401884:	mov	x29, sp
  401888:	bl	402490 <ferror@plt+0x750>
  40188c:	ldp	x29, x30, [sp], #16
  401890:	ret

Disassembly of section .plt:

00000000004018a0 <mbrtowc@plt-0x20>:
  4018a0:	stp	x16, x30, [sp, #-16]!
  4018a4:	adrp	x16, 488000 <warn@@Base+0x4ea24>
  4018a8:	ldr	x17, [x16, #4088]
  4018ac:	add	x16, x16, #0xff8
  4018b0:	br	x17
  4018b4:	nop
  4018b8:	nop
  4018bc:	nop

00000000004018c0 <mbrtowc@plt>:
  4018c0:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  4018c4:	ldr	x17, [x16]
  4018c8:	add	x16, x16, #0x0
  4018cc:	br	x17

00000000004018d0 <memcpy@plt>:
  4018d0:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  4018d4:	ldr	x17, [x16, #8]
  4018d8:	add	x16, x16, #0x8
  4018dc:	br	x17

00000000004018e0 <memmove@plt>:
  4018e0:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  4018e4:	ldr	x17, [x16, #16]
  4018e8:	add	x16, x16, #0x10
  4018ec:	br	x17

00000000004018f0 <strtoul@plt>:
  4018f0:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  4018f4:	ldr	x17, [x16, #24]
  4018f8:	add	x16, x16, #0x18
  4018fc:	br	x17

0000000000401900 <strlen@plt>:
  401900:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401904:	ldr	x17, [x16, #32]
  401908:	add	x16, x16, #0x20
  40190c:	br	x17

0000000000401910 <fputs@plt>:
  401910:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401914:	ldr	x17, [x16, #40]
  401918:	add	x16, x16, #0x28
  40191c:	br	x17

0000000000401920 <exit@plt>:
  401920:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401924:	ldr	x17, [x16, #48]
  401928:	add	x16, x16, #0x30
  40192c:	br	x17

0000000000401930 <sbrk@plt>:
  401930:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401934:	ldr	x17, [x16, #56]
  401938:	add	x16, x16, #0x38
  40193c:	br	x17

0000000000401940 <strnlen@plt>:
  401940:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401944:	ldr	x17, [x16, #64]
  401948:	add	x16, x16, #0x40
  40194c:	br	x17

0000000000401950 <inflate@plt>:
  401950:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401954:	ldr	x17, [x16, #72]
  401958:	add	x16, x16, #0x48
  40195c:	br	x17

0000000000401960 <ctf_errno@plt>:
  401960:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401964:	ldr	x17, [x16, #80]
  401968:	add	x16, x16, #0x50
  40196c:	br	x17

0000000000401970 <ftell@plt>:
  401970:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401974:	ldr	x17, [x16, #88]
  401978:	add	x16, x16, #0x58
  40197c:	br	x17

0000000000401980 <sprintf@plt>:
  401980:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401984:	ldr	x17, [x16, #96]
  401988:	add	x16, x16, #0x60
  40198c:	br	x17

0000000000401990 <putc@plt>:
  401990:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401994:	ldr	x17, [x16, #104]
  401998:	add	x16, x16, #0x68
  40199c:	br	x17

00000000004019a0 <fputc@plt>:
  4019a0:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  4019a4:	ldr	x17, [x16, #112]
  4019a8:	add	x16, x16, #0x70
  4019ac:	br	x17

00000000004019b0 <qsort@plt>:
  4019b0:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  4019b4:	ldr	x17, [x16, #120]
  4019b8:	add	x16, x16, #0x78
  4019bc:	br	x17

00000000004019c0 <asprintf@plt>:
  4019c0:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  4019c4:	ldr	x17, [x16, #128]
  4019c8:	add	x16, x16, #0x80
  4019cc:	br	x17

00000000004019d0 <ctf_errmsg@plt>:
  4019d0:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  4019d4:	ldr	x17, [x16, #136]
  4019d8:	add	x16, x16, #0x88
  4019dc:	br	x17

00000000004019e0 <snprintf@plt>:
  4019e0:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  4019e4:	ldr	x17, [x16, #144]
  4019e8:	add	x16, x16, #0x90
  4019ec:	br	x17

00000000004019f0 <stpcpy@plt>:
  4019f0:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  4019f4:	ldr	x17, [x16, #152]
  4019f8:	add	x16, x16, #0x98
  4019fc:	br	x17

0000000000401a00 <ctf_dump@plt>:
  401a00:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401a04:	ldr	x17, [x16, #160]
  401a08:	add	x16, x16, #0xa0
  401a0c:	br	x17

0000000000401a10 <fclose@plt>:
  401a10:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401a14:	ldr	x17, [x16, #168]
  401a18:	add	x16, x16, #0xa8
  401a1c:	br	x17

0000000000401a20 <fopen@plt>:
  401a20:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401a24:	ldr	x17, [x16, #176]
  401a28:	add	x16, x16, #0xb0
  401a2c:	br	x17

0000000000401a30 <malloc@plt>:
  401a30:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401a34:	ldr	x17, [x16, #184]
  401a38:	add	x16, x16, #0xb8
  401a3c:	br	x17

0000000000401a40 <__isoc99_fscanf@plt>:
  401a40:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401a44:	ldr	x17, [x16, #192]
  401a48:	add	x16, x16, #0xc0
  401a4c:	br	x17

0000000000401a50 <strncmp@plt>:
  401a50:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401a54:	ldr	x17, [x16, #200]
  401a58:	add	x16, x16, #0xc8
  401a5c:	br	x17

0000000000401a60 <bindtextdomain@plt>:
  401a60:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401a64:	ldr	x17, [x16, #208]
  401a68:	add	x16, x16, #0xd0
  401a6c:	br	x17

0000000000401a70 <__libc_start_main@plt>:
  401a70:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401a74:	ldr	x17, [x16, #216]
  401a78:	add	x16, x16, #0xd8
  401a7c:	br	x17

0000000000401a80 <strcat@plt>:
  401a80:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401a84:	ldr	x17, [x16, #224]
  401a88:	add	x16, x16, #0xe0
  401a8c:	br	x17

0000000000401a90 <memset@plt>:
  401a90:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401a94:	ldr	x17, [x16, #232]
  401a98:	add	x16, x16, #0xe8
  401a9c:	br	x17

0000000000401aa0 <calloc@plt>:
  401aa0:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401aa4:	ldr	x17, [x16, #240]
  401aa8:	add	x16, x16, #0xf0
  401aac:	br	x17

0000000000401ab0 <gmtime@plt>:
  401ab0:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401ab4:	ldr	x17, [x16, #248]
  401ab8:	add	x16, x16, #0xf8
  401abc:	br	x17

0000000000401ac0 <realloc@plt>:
  401ac0:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401ac4:	ldr	x17, [x16, #256]
  401ac8:	add	x16, x16, #0x100
  401acc:	br	x17

0000000000401ad0 <rewind@plt>:
  401ad0:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401ad4:	ldr	x17, [x16, #264]
  401ad8:	add	x16, x16, #0x108
  401adc:	br	x17

0000000000401ae0 <getc@plt>:
  401ae0:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401ae4:	ldr	x17, [x16, #272]
  401ae8:	add	x16, x16, #0x110
  401aec:	br	x17

0000000000401af0 <strdup@plt>:
  401af0:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401af4:	ldr	x17, [x16, #280]
  401af8:	add	x16, x16, #0x118
  401afc:	br	x17

0000000000401b00 <strerror@plt>:
  401b00:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401b04:	ldr	x17, [x16, #288]
  401b08:	add	x16, x16, #0x120
  401b0c:	br	x17

0000000000401b10 <strrchr@plt>:
  401b10:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401b14:	ldr	x17, [x16, #296]
  401b18:	add	x16, x16, #0x128
  401b1c:	br	x17

0000000000401b20 <__gmon_start__@plt>:
  401b20:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401b24:	ldr	x17, [x16, #304]
  401b28:	add	x16, x16, #0x130
  401b2c:	br	x17

0000000000401b30 <fseek@plt>:
  401b30:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401b34:	ldr	x17, [x16, #312]
  401b38:	add	x16, x16, #0x138
  401b3c:	br	x17

0000000000401b40 <abort@plt>:
  401b40:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401b44:	ldr	x17, [x16, #320]
  401b48:	add	x16, x16, #0x140
  401b4c:	br	x17

0000000000401b50 <ctf_bufopen@plt>:
  401b50:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401b54:	ldr	x17, [x16, #328]
  401b58:	add	x16, x16, #0x148
  401b5c:	br	x17

0000000000401b60 <inflateEnd@plt>:
  401b60:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401b64:	ldr	x17, [x16, #336]
  401b68:	add	x16, x16, #0x150
  401b6c:	br	x17

0000000000401b70 <puts@plt>:
  401b70:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401b74:	ldr	x17, [x16, #344]
  401b78:	add	x16, x16, #0x158
  401b7c:	br	x17

0000000000401b80 <memcmp@plt>:
  401b80:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401b84:	ldr	x17, [x16, #352]
  401b88:	add	x16, x16, #0x160
  401b8c:	br	x17

0000000000401b90 <textdomain@plt>:
  401b90:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401b94:	ldr	x17, [x16, #360]
  401b98:	add	x16, x16, #0x168
  401b9c:	br	x17

0000000000401ba0 <getopt_long@plt>:
  401ba0:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401ba4:	ldr	x17, [x16, #368]
  401ba8:	add	x16, x16, #0x170
  401bac:	br	x17

0000000000401bb0 <strcmp@plt>:
  401bb0:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401bb4:	ldr	x17, [x16, #376]
  401bb8:	add	x16, x16, #0x178
  401bbc:	br	x17

0000000000401bc0 <fread@plt>:
  401bc0:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401bc4:	ldr	x17, [x16, #384]
  401bc8:	add	x16, x16, #0x180
  401bcc:	br	x17

0000000000401bd0 <free@plt>:
  401bd0:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401bd4:	ldr	x17, [x16, #392]
  401bd8:	add	x16, x16, #0x188
  401bdc:	br	x17

0000000000401be0 <__ctype_get_mb_cur_max@plt>:
  401be0:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401be4:	ldr	x17, [x16, #400]
  401be8:	add	x16, x16, #0x190
  401bec:	br	x17

0000000000401bf0 <ctf_file_close@plt>:
  401bf0:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401bf4:	ldr	x17, [x16, #408]
  401bf8:	add	x16, x16, #0x198
  401bfc:	br	x17

0000000000401c00 <strchr@plt>:
  401c00:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401c04:	ldr	x17, [x16, #416]
  401c08:	add	x16, x16, #0x1a0
  401c0c:	br	x17

0000000000401c10 <inflateInit_@plt>:
  401c10:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401c14:	ldr	x17, [x16, #424]
  401c18:	add	x16, x16, #0x1a8
  401c1c:	br	x17

0000000000401c20 <dcngettext@plt>:
  401c20:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401c24:	ldr	x17, [x16, #432]
  401c28:	add	x16, x16, #0x1b0
  401c2c:	br	x17

0000000000401c30 <fflush@plt>:
  401c30:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401c34:	ldr	x17, [x16, #440]
  401c38:	add	x16, x16, #0x1b8
  401c3c:	br	x17

0000000000401c40 <strcpy@plt>:
  401c40:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401c44:	ldr	x17, [x16, #448]
  401c48:	add	x16, x16, #0x1c0
  401c4c:	br	x17

0000000000401c50 <strncat@plt>:
  401c50:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401c54:	ldr	x17, [x16, #456]
  401c58:	add	x16, x16, #0x1c8
  401c5c:	br	x17

0000000000401c60 <strstr@plt>:
  401c60:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401c64:	ldr	x17, [x16, #464]
  401c68:	add	x16, x16, #0x1d0
  401c6c:	br	x17

0000000000401c70 <dcgettext@plt>:
  401c70:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401c74:	ldr	x17, [x16, #472]
  401c78:	add	x16, x16, #0x1d8
  401c7c:	br	x17

0000000000401c80 <inflateReset@plt>:
  401c80:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401c84:	ldr	x17, [x16, #480]
  401c88:	add	x16, x16, #0x1e0
  401c8c:	br	x17

0000000000401c90 <realpath@plt>:
  401c90:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401c94:	ldr	x17, [x16, #488]
  401c98:	add	x16, x16, #0x1e8
  401c9c:	br	x17

0000000000401ca0 <strncpy@plt>:
  401ca0:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401ca4:	ldr	x17, [x16, #496]
  401ca8:	add	x16, x16, #0x1f0
  401cac:	br	x17

0000000000401cb0 <vfprintf@plt>:
  401cb0:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401cb4:	ldr	x17, [x16, #504]
  401cb8:	add	x16, x16, #0x1f8
  401cbc:	br	x17

0000000000401cc0 <printf@plt>:
  401cc0:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401cc4:	ldr	x17, [x16, #512]
  401cc8:	add	x16, x16, #0x200
  401ccc:	br	x17

0000000000401cd0 <__assert_fail@plt>:
  401cd0:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401cd4:	ldr	x17, [x16, #520]
  401cd8:	add	x16, x16, #0x208
  401cdc:	br	x17

0000000000401ce0 <__errno_location@plt>:
  401ce0:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401ce4:	ldr	x17, [x16, #528]
  401ce8:	add	x16, x16, #0x210
  401cec:	br	x17

0000000000401cf0 <putchar@plt>:
  401cf0:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401cf4:	ldr	x17, [x16, #536]
  401cf8:	add	x16, x16, #0x218
  401cfc:	br	x17

0000000000401d00 <__xstat@plt>:
  401d00:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401d04:	ldr	x17, [x16, #544]
  401d08:	add	x16, x16, #0x220
  401d0c:	br	x17

0000000000401d10 <ctf_import@plt>:
  401d10:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401d14:	ldr	x17, [x16, #552]
  401d18:	add	x16, x16, #0x228
  401d1c:	br	x17

0000000000401d20 <fprintf@plt>:
  401d20:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401d24:	ldr	x17, [x16, #560]
  401d28:	add	x16, x16, #0x230
  401d2c:	br	x17

0000000000401d30 <setlocale@plt>:
  401d30:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401d34:	ldr	x17, [x16, #568]
  401d38:	add	x16, x16, #0x238
  401d3c:	br	x17

0000000000401d40 <ferror@plt>:
  401d40:	adrp	x16, 489000 <mbrtowc@GLIBC_2.17>
  401d44:	ldr	x17, [x16, #576]
  401d48:	add	x16, x16, #0x240
  401d4c:	br	x17

Disassembly of section .text:

0000000000401d50 <error@@Base-0x37398>:
  401d50:	stp	x29, x30, [sp, #-240]!
  401d54:	mov	x29, sp
  401d58:	stp	x19, x20, [sp, #16]
  401d5c:	adrp	x19, 444000 <warn@@Base+0xaa24>
  401d60:	add	x19, x19, #0xa97
  401d64:	stp	x21, x22, [sp, #32]
  401d68:	stp	x23, x24, [sp, #48]
  401d6c:	stp	x25, x26, [sp, #64]
  401d70:	str	x1, [sp, #80]
  401d74:	mov	x1, x19
  401d78:	str	w0, [sp, #92]
  401d7c:	mov	w0, #0x5                   	// #5
  401d80:	bl	401d30 <setlocale@plt>
  401d84:	mov	x1, x19
  401d88:	mov	w0, #0x0                   	// #0
  401d8c:	bl	401d30 <setlocale@plt>
  401d90:	adrp	x19, 449000 <warn@@Base+0xfa24>
  401d94:	adrp	x1, 449000 <warn@@Base+0xfa24>
  401d98:	add	x19, x19, #0x579
  401d9c:	add	x1, x1, #0x567
  401da0:	mov	x0, x19
  401da4:	bl	401a60 <bindtextdomain@plt>
  401da8:	mov	x0, x19
  401dac:	adrp	x19, 48b000 <warn@@Base+0x51a24>
  401db0:	add	x19, x19, #0x420
  401db4:	bl	401b90 <textdomain@plt>
  401db8:	add	x0, sp, #0x5c
  401dbc:	add	x1, sp, #0x50
  401dc0:	bl	43a578 <warn@@Base+0xf9c>
  401dc4:	ldr	w24, [sp, #92]
  401dc8:	adrp	x0, 449000 <warn@@Base+0xfa24>
  401dcc:	add	x0, x0, #0x582
  401dd0:	str	x0, [x19, #2872]
  401dd4:	cmp	w24, #0x1
  401dd8:	ldr	x25, [sp, #80]
  401ddc:	b.le	401f0c <ferror@plt+0x1cc>
  401de0:	adrp	x21, 489000 <warn@@Base+0x4fa24>
  401de4:	add	x21, x21, #0x258
  401de8:	adrp	x22, 449000 <warn@@Base+0xfa24>
  401dec:	adrp	x23, 459000 <warn@@Base+0x1fa24>
  401df0:	add	x26, x21, #0x658
  401df4:	add	x22, x22, #0x5a2
  401df8:	add	x23, x23, #0xa24
  401dfc:	mov	x3, x26
  401e00:	mov	x2, x22
  401e04:	mov	x1, x25
  401e08:	mov	w0, w24
  401e0c:	mov	x4, #0x0                   	// #0
  401e10:	bl	401ba0 <getopt_long@plt>
  401e14:	mov	w20, w0
  401e18:	cmn	w0, #0x1
  401e1c:	b.ne	401edc <ferror@plt+0x19c>  // b.any
  401e20:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0xbf0>
  401e24:	add	x20, x20, #0x520
  401e28:	ldr	w1, [x19, #748]
  401e2c:	ldr	w0, [x19, #2692]
  401e30:	ldur	w2, [x20, #-216]
  401e34:	orr	w0, w0, w1
  401e38:	ldr	w1, [x19, #2360]
  401e3c:	orr	w1, w1, w2
  401e40:	ldr	w2, [x19, #2732]
  401e44:	orr	w0, w0, w1
  401e48:	ldr	w1, [x19, #2168]
  401e4c:	orr	w1, w1, w2
  401e50:	ldr	w2, [x19, #2864]
  401e54:	orr	w0, w0, w1
  401e58:	ldr	w1, [x19, #2172]
  401e5c:	orr	w1, w1, w2
  401e60:	ldur	w2, [x20, #-220]
  401e64:	orr	w0, w0, w1
  401e68:	ldr	w1, [x19, #2688]
  401e6c:	orr	w1, w1, w2
  401e70:	ldr	w2, [x20, #364]
  401e74:	orr	w0, w0, w1
  401e78:	ldr	w1, [x19, #2216]
  401e7c:	orr	w1, w1, w2
  401e80:	ldr	w2, [x19, #744]
  401e84:	orr	w0, w0, w1
  401e88:	ldr	w1, [x20, #368]
  401e8c:	orr	w1, w1, w2
  401e90:	ldur	w2, [x20, #-224]
  401e94:	orr	w0, w0, w1
  401e98:	ldr	w1, [x20, #372]
  401e9c:	orr	w1, w1, w2
  401ea0:	orr	w0, w0, w1
  401ea4:	cbz	w0, 401f0c <ferror@plt+0x1cc>
  401ea8:	adrp	x24, 48b000 <warn@@Base+0x51a24>
  401eac:	ldr	w1, [sp, #92]
  401eb0:	ldr	w0, [x24, #1032]
  401eb4:	sub	w2, w1, #0x1
  401eb8:	cmp	w2, w0
  401ebc:	b.le	4021c8 <ferror@plt+0x488>
  401ec0:	mov	w0, #0x1                   	// #1
  401ec4:	str	w0, [x20, #360]
  401ec8:	adrp	x26, 468000 <warn@@Base+0x2ea24>
  401ecc:	add	x24, x24, #0x408
  401ed0:	add	x26, x26, #0xc48
  401ed4:	mov	w22, #0x0                   	// #0
  401ed8:	b	402270 <ferror@plt+0x530>
  401edc:	cmp	w20, #0x7a
  401ee0:	b.gt	401f3c <ferror@plt+0x1fc>
  401ee4:	cmp	w20, #0x3e
  401ee8:	b.gt	401f18 <ferror@plt+0x1d8>
  401eec:	cbz	w20, 401dfc <ferror@plt+0xbc>
  401ef0:	mov	w2, #0x5                   	// #5
  401ef4:	adrp	x1, 449000 <warn@@Base+0xfa24>
  401ef8:	mov	x0, #0x0                   	// #0
  401efc:	add	x1, x1, #0x58c
  401f00:	bl	401c70 <dcgettext@plt>
  401f04:	mov	w1, w20
  401f08:	bl	4390e8 <error@@Base>
  401f0c:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  401f10:	ldr	x0, [x0, #1016]
  401f14:	b	401f60 <ferror@plt+0x220>
  401f18:	sub	w1, w20, #0x3f
  401f1c:	cmp	w1, #0x3b
  401f20:	b.hi	401ef0 <ferror@plt+0x1b0>  // b.pmore
  401f24:	adrp	x0, 459000 <warn@@Base+0x1fa24>
  401f28:	add	x0, x0, #0x9ac
  401f2c:	ldrh	w0, [x0, w1, uxtw #1]
  401f30:	adr	x1, 401f3c <ferror@plt+0x1fc>
  401f34:	add	x0, x1, w0, sxth #2
  401f38:	br	x0
  401f3c:	sub	w0, w20, #0x200
  401f40:	cmp	w0, #0x8
  401f44:	b.hi	401ef0 <ferror@plt+0x1b0>  // b.pmore
  401f48:	ldrh	w0, [x23, w0, uxtw #1]
  401f4c:	adr	x1, 401f58 <ferror@plt+0x218>
  401f50:	add	x0, x1, w0, sxth #2
  401f54:	br	x0
  401f58:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  401f5c:	ldr	x0, [x0, #1040]
  401f60:	bl	406084 <ferror@plt+0x4344>
  401f64:	adrp	x1, 48c000 <stdout@@GLIBC_2.17+0xbf0>
  401f68:	add	x1, x1, #0x520
  401f6c:	mov	w0, #0x1                   	// #1
  401f70:	str	w0, [x19, #744]
  401f74:	str	w0, [x19, #748]
  401f78:	stp	w0, w0, [x1, #-220]
  401f7c:	str	w0, [x1, #364]
  401f80:	str	w0, [x1, #368]
  401f84:	str	w0, [x19, #2168]
  401f88:	str	w0, [x19, #2172]
  401f8c:	str	w0, [x19, #2360]
  401f90:	str	w0, [x19, #2688]
  401f94:	str	w0, [x19, #2692]
  401f98:	str	w0, [x19, #2732]
  401f9c:	b	401dfc <ferror@plt+0xbc>
  401fa0:	mov	w0, #0x1                   	// #1
  401fa4:	str	w0, [x19, #744]
  401fa8:	b	401dfc <ferror@plt+0xbc>
  401fac:	mov	w0, #0x1                   	// #1
  401fb0:	str	w0, [x19, #1940]
  401fb4:	str	w0, [x19, #2168]
  401fb8:	b	401dfc <ferror@plt+0xbc>
  401fbc:	mov	w0, #0x1                   	// #1
  401fc0:	str	w0, [x19, #2168]
  401fc4:	str	w0, [x19, #2172]
  401fc8:	str	w0, [x19, #2732]
  401fcc:	b	401dfc <ferror@plt+0xbc>
  401fd0:	adrp	x0, 48c000 <stdout@@GLIBC_2.17+0xbf0>
  401fd4:	mov	w1, #0x1                   	// #1
  401fd8:	str	w1, [x0, #1676]
  401fdc:	b	401dfc <ferror@plt+0xbc>
  401fe0:	mov	w0, #0x1                   	// #1
  401fe4:	str	w0, [x19, #2696]
  401fe8:	b	401dfc <ferror@plt+0xbc>
  401fec:	mov	w0, #0x1                   	// #1
  401ff0:	str	w0, [x19, #2692]
  401ff4:	b	401dfc <ferror@plt+0xbc>
  401ff8:	mov	w0, #0x1                   	// #1
  401ffc:	str	w0, [x19, #748]
  402000:	b	401dfc <ferror@plt+0xbc>
  402004:	mov	w0, #0x1                   	// #1
  402008:	str	w0, [x19, #2172]
  40200c:	b	401dfc <ferror@plt+0xbc>
  402010:	mov	w0, #0x1                   	// #1
  402014:	b	401fc8 <ferror@plt+0x288>
  402018:	adrp	x0, 48c000 <stdout@@GLIBC_2.17+0xbf0>
  40201c:	mov	w1, #0x1                   	// #1
  402020:	str	w1, [x0, #1096]
  402024:	b	401dfc <ferror@plt+0xbc>
  402028:	mov	w0, #0x1                   	// #1
  40202c:	str	w0, [x19, #2168]
  402030:	b	401dfc <ferror@plt+0xbc>
  402034:	mov	w0, #0x1                   	// #1
  402038:	str	w0, [x19, #2360]
  40203c:	b	401dfc <ferror@plt+0xbc>
  402040:	adrp	x0, 48c000 <stdout@@GLIBC_2.17+0xbf0>
  402044:	mov	w1, #0x1                   	// #1
  402048:	str	w1, [x0, #1092]
  40204c:	b	401dfc <ferror@plt+0xbc>
  402050:	adrp	x0, 48c000 <stdout@@GLIBC_2.17+0xbf0>
  402054:	mov	w1, #0x1                   	// #1
  402058:	str	w1, [x0, #1680]
  40205c:	b	401dfc <ferror@plt+0xbc>
  402060:	adrp	x0, 48c000 <stdout@@GLIBC_2.17+0xbf0>
  402064:	mov	w1, #0x1                   	// #1
  402068:	str	w1, [x0, #1684]
  40206c:	b	401dfc <ferror@plt+0xbc>
  402070:	mov	w0, #0x1                   	// #1
  402074:	bl	416864 <ferror@plt+0x14b24>
  402078:	b	401dfc <ferror@plt+0xbc>
  40207c:	mov	w0, #0x8                   	// #8
  402080:	b	402074 <ferror@plt+0x334>
  402084:	mov	w0, #0x10                  	// #16
  402088:	b	402074 <ferror@plt+0x334>
  40208c:	adrp	x0, 48c000 <stdout@@GLIBC_2.17+0xbf0>
  402090:	mov	w1, #0x1                   	// #1
  402094:	str	w1, [x0, #1152]
  402098:	b	401dfc <ferror@plt+0xbc>
  40209c:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  4020a0:	mov	w1, #0x1                   	// #1
  4020a4:	str	w1, [x19, #2864]
  4020a8:	ldr	x0, [x0, #1024]
  4020ac:	cbnz	x0, 4020bc <ferror@plt+0x37c>
  4020b0:	str	w1, [x19, #2216]
  4020b4:	bl	439048 <ferror@plt+0x37308>
  4020b8:	b	401dfc <ferror@plt+0xbc>
  4020bc:	str	wzr, [x19, #2216]
  4020c0:	bl	438e7c <ferror@plt+0x3713c>
  4020c4:	b	401dfc <ferror@plt+0xbc>
  4020c8:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  4020cc:	mov	w1, #0x1                   	// #1
  4020d0:	str	w1, [x19, #2864]
  4020d4:	ldr	x0, [x0, #1024]
  4020d8:	cbnz	x0, 4020e4 <ferror@plt+0x3a4>
  4020dc:	str	w1, [x19, #2216]
  4020e0:	b	401dfc <ferror@plt+0xbc>
  4020e4:	str	wzr, [x19, #2216]
  4020e8:	bl	438d80 <ferror@plt+0x37040>
  4020ec:	b	401dfc <ferror@plt+0xbc>
  4020f0:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  4020f4:	add	x1, sp, #0x70
  4020f8:	mov	w2, #0x0                   	// #0
  4020fc:	ldr	x0, [x0, #1024]
  402100:	bl	4018f0 <strtoul@plt>
  402104:	adrp	x1, 48a000 <warn@@Base+0x50a24>
  402108:	str	w0, [x1, #280]
  40210c:	b	401dfc <ferror@plt+0xbc>
  402110:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  402114:	add	x1, sp, #0x70
  402118:	mov	w2, #0x0                   	// #0
  40211c:	ldr	x0, [x0, #1024]
  402120:	bl	4018f0 <strtoul@plt>
  402124:	adrp	x1, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  402128:	str	x0, [x1, #640]
  40212c:	b	401dfc <ferror@plt+0xbc>
  402130:	adrp	x0, 48e000 <stdout@@GLIBC_2.17+0x2bf0>
  402134:	mov	w1, #0x1                   	// #1
  402138:	str	w1, [x0, #536]
  40213c:	b	401dfc <ferror@plt+0xbc>
  402140:	mov	w0, #0x20                  	// #32
  402144:	b	402074 <ferror@plt+0x334>
  402148:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  40214c:	ldr	x0, [x0, #1024]
  402150:	bl	401af0 <strdup@plt>
  402154:	adrp	x1, 48c000 <stdout@@GLIBC_2.17+0xbf0>
  402158:	str	x0, [x1, #1584]
  40215c:	b	401dfc <ferror@plt+0xbc>
  402160:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  402164:	ldr	x0, [x0, #1024]
  402168:	bl	401af0 <strdup@plt>
  40216c:	adrp	x1, 48c000 <stdout@@GLIBC_2.17+0xbf0>
  402170:	str	x0, [x1, #1592]
  402174:	b	401dfc <ferror@plt+0xbc>
  402178:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  40217c:	ldr	x0, [x0, #1024]
  402180:	bl	401af0 <strdup@plt>
  402184:	adrp	x1, 48c000 <stdout@@GLIBC_2.17+0xbf0>
  402188:	str	x0, [x1, #1600]
  40218c:	b	401dfc <ferror@plt+0xbc>
  402190:	adrp	x0, 48c000 <stdout@@GLIBC_2.17+0xbf0>
  402194:	mov	w1, #0x1                   	// #1
  402198:	str	w1, [x0, #1088]
  40219c:	b	401dfc <ferror@plt+0xbc>
  4021a0:	ldr	x0, [x21, #1616]
  4021a4:	bl	422b98 <ferror@plt+0x20e58>
  4021a8:	b	401dfc <ferror@plt+0xbc>
  4021ac:	mov	w0, #0x1                   	// #1
  4021b0:	str	w0, [x19, #2688]
  4021b4:	b	401dfc <ferror@plt+0xbc>
  4021b8:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  4021bc:	mov	w1, #0x1                   	// #1
  4021c0:	str	w1, [x0, #592]
  4021c4:	b	401dfc <ferror@plt+0xbc>
  4021c8:	cmp	w1, w0
  4021cc:	b.gt	401ec8 <ferror@plt+0x188>
  4021d0:	adrp	x1, 449000 <warn@@Base+0xfa24>
  4021d4:	add	x1, x1, #0x5c4
  4021d8:	mov	w2, #0x5                   	// #5
  4021dc:	mov	x0, #0x0                   	// #0
  4021e0:	bl	401c70 <dcgettext@plt>
  4021e4:	bl	4395dc <warn@@Base>
  4021e8:	b	401f0c <ferror@plt+0x1cc>
  4021ec:	add	w1, w0, #0x1
  4021f0:	str	w1, [x24]
  4021f4:	ldr	x1, [sp, #80]
  4021f8:	ldr	x23, [x1, w0, sxtw #3]
  4021fc:	add	x1, sp, #0x70
  402200:	mov	x0, x23
  402204:	bl	43d0c8 <warn@@Base+0x3aec>
  402208:	tbz	w0, #31, 4022c0 <ferror@plt+0x580>
  40220c:	bl	401ce0 <__errno_location@plt>
  402210:	mov	x21, x0
  402214:	ldr	w0, [x0]
  402218:	mov	w2, #0x5                   	// #5
  40221c:	cmp	w0, #0x2
  402220:	b.ne	402240 <ferror@plt+0x500>  // b.any
  402224:	adrp	x1, 449000 <warn@@Base+0xfa24>
  402228:	add	x1, x1, #0x5d4
  40222c:	mov	x0, #0x0                   	// #0
  402230:	bl	401c70 <dcgettext@plt>
  402234:	mov	x1, x23
  402238:	bl	4390e8 <error@@Base>
  40223c:	b	40226c <ferror@plt+0x52c>
  402240:	adrp	x1, 449000 <warn@@Base+0xfa24>
  402244:	mov	x0, #0x0                   	// #0
  402248:	add	x1, x1, #0x5e8
  40224c:	bl	401c70 <dcgettext@plt>
  402250:	mov	x22, x0
  402254:	ldr	w0, [x21]
  402258:	bl	401b00 <strerror@plt>
  40225c:	mov	x2, x0
  402260:	mov	x1, x23
  402264:	mov	x0, x22
  402268:	bl	4390e8 <error@@Base>
  40226c:	mov	w22, #0x1                   	// #1
  402270:	ldr	w0, [x24]
  402274:	ldr	w1, [sp, #92]
  402278:	cmp	w0, w1
  40227c:	b.lt	4021ec <ferror@plt+0x4ac>  // b.tstop
  402280:	ldr	x0, [x19, #3016]
  402284:	cbz	x0, 40228c <ferror@plt+0x54c>
  402288:	bl	401bd0 <free@plt>
  40228c:	ldr	x0, [x20, #272]
  402290:	bl	401bd0 <free@plt>
  402294:	ldr	x0, [x20, #280]
  402298:	bl	401bd0 <free@plt>
  40229c:	ldr	x0, [x20, #288]
  4022a0:	bl	401bd0 <free@plt>
  4022a4:	mov	w0, w22
  4022a8:	ldp	x19, x20, [sp, #16]
  4022ac:	ldp	x21, x22, [sp, #32]
  4022b0:	ldp	x23, x24, [sp, #48]
  4022b4:	ldp	x25, x26, [sp, #64]
  4022b8:	ldp	x29, x30, [sp], #240
  4022bc:	ret
  4022c0:	ldr	w0, [sp, #128]
  4022c4:	and	w0, w0, #0xf000
  4022c8:	cmp	w0, #0x8, lsl #12
  4022cc:	b.eq	4022e0 <ferror@plt+0x5a0>  // b.none
  4022d0:	adrp	x1, 449000 <warn@@Base+0xfa24>
  4022d4:	mov	w2, #0x5                   	// #5
  4022d8:	add	x1, x1, #0x61a
  4022dc:	b	40222c <ferror@plt+0x4ec>
  4022e0:	mov	x1, #0xa0                  	// #160
  4022e4:	mov	x0, #0x1                   	// #1
  4022e8:	bl	401aa0 <calloc@plt>
  4022ec:	mov	x21, x0
  4022f0:	cbnz	x0, 40230c <ferror@plt+0x5cc>
  4022f4:	adrp	x1, 449000 <warn@@Base+0xfa24>
  4022f8:	add	x1, x1, #0x638
  4022fc:	mov	w2, #0x5                   	// #5
  402300:	bl	401c70 <dcgettext@plt>
  402304:	bl	4390e8 <error@@Base>
  402308:	b	40226c <ferror@plt+0x52c>
  40230c:	str	x23, [x21]
  402310:	mov	x1, x26
  402314:	mov	x0, x23
  402318:	bl	401a20 <fopen@plt>
  40231c:	str	x0, [x21, #8]
  402320:	mov	x3, x0
  402324:	cbnz	x0, 40234c <ferror@plt+0x60c>
  402328:	mov	w2, #0x5                   	// #5
  40232c:	adrp	x1, 449000 <warn@@Base+0xfa24>
  402330:	add	x1, x1, #0x4f7
  402334:	bl	401c70 <dcgettext@plt>
  402338:	mov	x1, x23
  40233c:	bl	4390e8 <error@@Base>
  402340:	mov	x0, x21
  402344:	bl	401bd0 <free@plt>
  402348:	b	40226c <ferror@plt+0x52c>
  40234c:	add	x0, sp, #0x68
  402350:	mov	x2, #0x1                   	// #1
  402354:	mov	x1, #0x8                   	// #8
  402358:	bl	401bc0 <fread@plt>
  40235c:	mov	x25, x0
  402360:	cmp	x0, #0x1
  402364:	b.eq	402390 <ferror@plt+0x650>  // b.none
  402368:	mov	w2, #0x5                   	// #5
  40236c:	adrp	x1, 449000 <warn@@Base+0xfa24>
  402370:	mov	x0, #0x0                   	// #0
  402374:	add	x1, x1, #0x666
  402378:	bl	401c70 <dcgettext@plt>
  40237c:	mov	x1, x23
  402380:	bl	4390e8 <error@@Base>
  402384:	ldr	x0, [x21, #8]
  402388:	bl	401a10 <fclose@plt>
  40238c:	b	402340 <ferror@plt+0x600>
  402390:	ldr	x0, [sp, #160]
  402394:	str	x0, [x21, #16]
  402398:	adrp	x1, 449000 <warn@@Base+0xfa24>
  40239c:	add	x0, sp, #0x68
  4023a0:	add	x1, x1, #0x68e
  4023a4:	mov	x2, #0x8                   	// #8
  4023a8:	bl	401b80 <memcmp@plt>
  4023ac:	cbnz	w0, 4023e0 <ferror@plt+0x6a0>
  4023b0:	mov	w1, #0x0                   	// #0
  4023b4:	mov	x0, x21
  4023b8:	bl	422608 <ferror@plt+0x208c8>
  4023bc:	cmp	w0, #0x0
  4023c0:	ldr	x0, [x21, #8]
  4023c4:	cset	w23, ne  // ne = any
  4023c8:	bl	401a10 <fclose@plt>
  4023cc:	mov	x0, x21
  4023d0:	bl	401bd0 <free@plt>
  4023d4:	cmp	w23, #0x0
  4023d8:	csinc	w22, w22, wzr, ne  // ne = any
  4023dc:	b	402270 <ferror@plt+0x530>
  4023e0:	adrp	x1, 449000 <warn@@Base+0xfa24>
  4023e4:	add	x0, sp, #0x68
  4023e8:	add	x1, x1, #0x697
  4023ec:	mov	x2, #0x8                   	// #8
  4023f0:	bl	401b80 <memcmp@plt>
  4023f4:	cbnz	w0, 402400 <ferror@plt+0x6c0>
  4023f8:	mov	w1, w25
  4023fc:	b	4023b4 <ferror@plt+0x674>
  402400:	ldr	w0, [x20, #372]
  402404:	cbz	w0, 402424 <ferror@plt+0x6e4>
  402408:	mov	w2, #0x5                   	// #5
  40240c:	adrp	x1, 449000 <warn@@Base+0xfa24>
  402410:	mov	x0, #0x0                   	// #0
  402414:	add	x1, x1, #0x6a0
  402418:	bl	401c70 <dcgettext@plt>
  40241c:	mov	x1, x23
  402420:	bl	4390e8 <error@@Base>
  402424:	ldr	x0, [x21, #8]
  402428:	bl	401ad0 <rewind@plt>
  40242c:	str	xzr, [x19, #400]
  402430:	mov	x0, x21
  402434:	str	xzr, [x19, #2648]
  402438:	bl	41f498 <ferror@plt+0x1d758>
  40243c:	b	4023bc <ferror@plt+0x67c>
  402440:	mov	x29, #0x0                   	// #0
  402444:	mov	x30, #0x0                   	// #0
  402448:	mov	x5, x0
  40244c:	ldr	x1, [sp]
  402450:	add	x2, sp, #0x8
  402454:	mov	x6, sp
  402458:	movz	x0, #0x0, lsl #48
  40245c:	movk	x0, #0x0, lsl #32
  402460:	movk	x0, #0x40, lsl #16
  402464:	movk	x0, #0x1d50
  402468:	movz	x3, #0x0, lsl #48
  40246c:	movk	x3, #0x0, lsl #32
  402470:	movk	x3, #0x43, lsl #16
  402474:	movk	x3, #0xd040
  402478:	movz	x4, #0x0, lsl #48
  40247c:	movk	x4, #0x0, lsl #32
  402480:	movk	x4, #0x43, lsl #16
  402484:	movk	x4, #0xd0c0
  402488:	bl	401a70 <__libc_start_main@plt>
  40248c:	bl	401b40 <abort@plt>
  402490:	adrp	x0, 488000 <warn@@Base+0x4ea24>
  402494:	ldr	x0, [x0, #4048]
  402498:	cbz	x0, 4024a0 <ferror@plt+0x760>
  40249c:	b	401b20 <__gmon_start__@plt>
  4024a0:	ret
  4024a4:	nop
  4024a8:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  4024ac:	add	x0, x0, #0x3f8
  4024b0:	adrp	x1, 48b000 <warn@@Base+0x51a24>
  4024b4:	add	x1, x1, #0x3f8
  4024b8:	cmp	x1, x0
  4024bc:	b.eq	4024d4 <ferror@plt+0x794>  // b.none
  4024c0:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  4024c4:	ldr	x1, [x1, #240]
  4024c8:	cbz	x1, 4024d4 <ferror@plt+0x794>
  4024cc:	mov	x16, x1
  4024d0:	br	x16
  4024d4:	ret
  4024d8:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  4024dc:	add	x0, x0, #0x3f8
  4024e0:	adrp	x1, 48b000 <warn@@Base+0x51a24>
  4024e4:	add	x1, x1, #0x3f8
  4024e8:	sub	x1, x1, x0
  4024ec:	lsr	x2, x1, #63
  4024f0:	add	x1, x2, x1, asr #3
  4024f4:	cmp	xzr, x1, asr #1
  4024f8:	asr	x1, x1, #1
  4024fc:	b.eq	402514 <ferror@plt+0x7d4>  // b.none
  402500:	adrp	x2, 43d000 <warn@@Base+0x3a24>
  402504:	ldr	x2, [x2, #248]
  402508:	cbz	x2, 402514 <ferror@plt+0x7d4>
  40250c:	mov	x16, x2
  402510:	br	x16
  402514:	ret
  402518:	stp	x29, x30, [sp, #-32]!
  40251c:	mov	x29, sp
  402520:	str	x19, [sp, #16]
  402524:	adrp	x19, 48b000 <warn@@Base+0x51a24>
  402528:	ldrb	w0, [x19, #1048]
  40252c:	cbnz	w0, 40253c <ferror@plt+0x7fc>
  402530:	bl	4024a8 <ferror@plt+0x768>
  402534:	mov	w0, #0x1                   	// #1
  402538:	strb	w0, [x19, #1048]
  40253c:	ldr	x19, [sp, #16]
  402540:	ldp	x29, x30, [sp], #32
  402544:	ret
  402548:	b	4024d8 <ferror@plt+0x798>
  40254c:	cmp	x0, #0xba
  402550:	b.ls	40259c <ferror@plt+0x85c>  // b.plast
  402554:	mov	x1, #0xffffffffffff0000    	// #-65536
  402558:	movk	x1, #0x9000, lsl #16
  40255c:	add	x0, x0, x1
  402560:	cmp	x0, #0x17
  402564:	b.ls	402570 <ferror@plt+0x830>  // b.plast
  402568:	mov	x0, #0x0                   	// #0
  40256c:	b	402598 <ferror@plt+0x858>
  402570:	cmp	w0, #0x17
  402574:	b.hi	402a74 <ferror@plt+0xd34>  // b.pmore
  402578:	adrp	x1, 458000 <warn@@Base+0x1ea24>
  40257c:	add	x1, x1, #0xb50
  402580:	ldrh	w0, [x1, w0, uxtw #1]
  402584:	adr	x1, 402590 <ferror@plt+0x850>
  402588:	add	x0, x1, w0, sxth #2
  40258c:	br	x0
  402590:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402594:	add	x0, x0, #0x69d
  402598:	ret
  40259c:	cmp	w0, #0xba
  4025a0:	b.hi	4025c8 <ferror@plt+0x888>  // b.pmore
  4025a4:	adrp	x1, 458000 <warn@@Base+0x1ea24>
  4025a8:	add	x1, x1, #0xb80
  4025ac:	ldrh	w0, [x1, w0, uxtw #1]
  4025b0:	adr	x1, 4025bc <ferror@plt+0x87c>
  4025b4:	add	x0, x1, w0, sxth #2
  4025b8:	br	x0
  4025bc:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  4025c0:	add	x0, x0, #0x867
  4025c4:	b	402598 <ferror@plt+0x858>
  4025c8:	mov	x0, #0x0                   	// #0
  4025cc:	b	402598 <ferror@plt+0x858>
  4025d0:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  4025d4:	add	x0, x0, #0x150
  4025d8:	b	402598 <ferror@plt+0x858>
  4025dc:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  4025e0:	add	x0, x0, #0x15d
  4025e4:	b	402598 <ferror@plt+0x858>
  4025e8:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  4025ec:	add	x0, x0, #0x16a
  4025f0:	b	402598 <ferror@plt+0x858>
  4025f4:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  4025f8:	add	x0, x0, #0x17a
  4025fc:	b	402598 <ferror@plt+0x858>
  402600:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402604:	add	x0, x0, #0x18a
  402608:	b	402598 <ferror@plt+0x858>
  40260c:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402610:	add	x0, x0, #0x19a
  402614:	b	402598 <ferror@plt+0x858>
  402618:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  40261c:	add	x0, x0, #0x1aa
  402620:	b	402598 <ferror@plt+0x858>
  402624:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402628:	add	x0, x0, #0x1b9
  40262c:	b	402598 <ferror@plt+0x858>
  402630:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402634:	add	x0, x0, #0x1c9
  402638:	b	402598 <ferror@plt+0x858>
  40263c:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402640:	add	x0, x0, #0x1db
  402644:	b	402598 <ferror@plt+0x858>
  402648:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  40264c:	add	x0, x0, #0x1ed
  402650:	b	402598 <ferror@plt+0x858>
  402654:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402658:	add	x0, x0, #0x1ff
  40265c:	b	402598 <ferror@plt+0x858>
  402660:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402664:	add	x0, x0, #0x211
  402668:	b	402598 <ferror@plt+0x858>
  40266c:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402670:	add	x0, x0, #0x220
  402674:	b	402598 <ferror@plt+0x858>
  402678:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  40267c:	add	x0, x0, #0x230
  402680:	b	402598 <ferror@plt+0x858>
  402684:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402688:	add	x0, x0, #0x240
  40268c:	b	402598 <ferror@plt+0x858>
  402690:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402694:	add	x0, x0, #0x251
  402698:	b	402598 <ferror@plt+0x858>
  40269c:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  4026a0:	add	x0, x0, #0x264
  4026a4:	b	402598 <ferror@plt+0x858>
  4026a8:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  4026ac:	add	x0, x0, #0x277
  4026b0:	b	402598 <ferror@plt+0x858>
  4026b4:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  4026b8:	add	x0, x0, #0x286
  4026bc:	b	402598 <ferror@plt+0x858>
  4026c0:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  4026c4:	add	x0, x0, #0x297
  4026c8:	b	402598 <ferror@plt+0x858>
  4026cc:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  4026d0:	add	x0, x0, #0x2a8
  4026d4:	b	402598 <ferror@plt+0x858>
  4026d8:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  4026dc:	add	x0, x0, #0x2b9
  4026e0:	b	402598 <ferror@plt+0x858>
  4026e4:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  4026e8:	add	x0, x0, #0x2ca
  4026ec:	b	402598 <ferror@plt+0x858>
  4026f0:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  4026f4:	add	x0, x0, #0x2da
  4026f8:	b	402598 <ferror@plt+0x858>
  4026fc:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402700:	add	x0, x0, #0x2ea
  402704:	b	402598 <ferror@plt+0x858>
  402708:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  40270c:	add	x0, x0, #0x2fa
  402710:	b	402598 <ferror@plt+0x858>
  402714:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402718:	add	x0, x0, #0x30a
  40271c:	b	402598 <ferror@plt+0x858>
  402720:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402724:	add	x0, x0, #0x31c
  402728:	b	402598 <ferror@plt+0x858>
  40272c:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402730:	add	x0, x0, #0x32e
  402734:	b	402598 <ferror@plt+0x858>
  402738:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  40273c:	add	x0, x0, #0x340
  402740:	b	402598 <ferror@plt+0x858>
  402744:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402748:	add	x0, x0, #0x352
  40274c:	b	402598 <ferror@plt+0x858>
  402750:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402754:	add	x0, x0, #0x366
  402758:	b	402598 <ferror@plt+0x858>
  40275c:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402760:	add	x0, x0, #0x37b
  402764:	b	402598 <ferror@plt+0x858>
  402768:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  40276c:	add	x0, x0, #0x392
  402770:	b	402598 <ferror@plt+0x858>
  402774:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402778:	add	x0, x0, #0x3a9
  40277c:	b	402598 <ferror@plt+0x858>
  402780:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402784:	add	x0, x0, #0x3c0
  402788:	b	402598 <ferror@plt+0x858>
  40278c:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402790:	add	x0, x0, #0x3d7
  402794:	b	402598 <ferror@plt+0x858>
  402798:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  40279c:	add	x0, x0, #0x3ea
  4027a0:	b	402598 <ferror@plt+0x858>
  4027a4:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  4027a8:	add	x0, x0, #0x3fd
  4027ac:	b	402598 <ferror@plt+0x858>
  4027b0:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  4027b4:	add	x0, x0, #0x410
  4027b8:	b	402598 <ferror@plt+0x858>
  4027bc:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  4027c0:	add	x0, x0, #0x423
  4027c4:	b	402598 <ferror@plt+0x858>
  4027c8:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  4027cc:	add	x0, x0, #0x436
  4027d0:	b	402598 <ferror@plt+0x858>
  4027d4:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  4027d8:	add	x0, x0, #0x449
  4027dc:	b	402598 <ferror@plt+0x858>
  4027e0:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  4027e4:	add	x0, x0, #0x45c
  4027e8:	b	402598 <ferror@plt+0x858>
  4027ec:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  4027f0:	add	x0, x0, #0x46f
  4027f4:	b	402598 <ferror@plt+0x858>
  4027f8:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  4027fc:	add	x0, x0, #0x47f
  402800:	b	402598 <ferror@plt+0x858>
  402804:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402808:	add	x0, x0, #0x48f
  40280c:	b	402598 <ferror@plt+0x858>
  402810:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402814:	add	x0, x0, #0x49f
  402818:	b	402598 <ferror@plt+0x858>
  40281c:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402820:	add	x0, x0, #0x4af
  402824:	b	402598 <ferror@plt+0x858>
  402828:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  40282c:	add	x0, x0, #0x4bf
  402830:	b	402598 <ferror@plt+0x858>
  402834:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402838:	add	x0, x0, #0x4cf
  40283c:	b	402598 <ferror@plt+0x858>
  402840:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402844:	add	x0, x0, #0x4df
  402848:	b	402598 <ferror@plt+0x858>
  40284c:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402850:	add	x0, x0, #0x4ef
  402854:	b	402598 <ferror@plt+0x858>
  402858:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  40285c:	add	x0, x0, #0x500
  402860:	b	402598 <ferror@plt+0x858>
  402864:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402868:	add	x0, x0, #0x50f
  40286c:	b	402598 <ferror@plt+0x858>
  402870:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402874:	add	x0, x0, #0x51f
  402878:	b	402598 <ferror@plt+0x858>
  40287c:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402880:	add	x0, x0, #0x52e
  402884:	b	402598 <ferror@plt+0x858>
  402888:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  40288c:	add	x0, x0, #0x53d
  402890:	b	402598 <ferror@plt+0x858>
  402894:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402898:	add	x0, x0, #0x549
  40289c:	b	402598 <ferror@plt+0x858>
  4028a0:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  4028a4:	add	x0, x0, #0x559
  4028a8:	b	402598 <ferror@plt+0x858>
  4028ac:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  4028b0:	add	x0, x0, #0x567
  4028b4:	b	402598 <ferror@plt+0x858>
  4028b8:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  4028bc:	add	x0, x0, #0x576
  4028c0:	b	402598 <ferror@plt+0x858>
  4028c4:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  4028c8:	add	x0, x0, #0x585
  4028cc:	b	402598 <ferror@plt+0x858>
  4028d0:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  4028d4:	add	x0, x0, #0x595
  4028d8:	b	402598 <ferror@plt+0x858>
  4028dc:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  4028e0:	add	x0, x0, #0x5a7
  4028e4:	b	402598 <ferror@plt+0x858>
  4028e8:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  4028ec:	add	x0, x0, #0x5b9
  4028f0:	b	402598 <ferror@plt+0x858>
  4028f4:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  4028f8:	add	x0, x0, #0x5ce
  4028fc:	b	402598 <ferror@plt+0x858>
  402900:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402904:	add	x0, x0, #0x5e1
  402908:	b	402598 <ferror@plt+0x858>
  40290c:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402910:	add	x0, x0, #0x5f4
  402914:	b	402598 <ferror@plt+0x858>
  402918:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  40291c:	add	x0, x0, #0x60a
  402920:	b	402598 <ferror@plt+0x858>
  402924:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402928:	add	x0, x0, #0x61a
  40292c:	b	402598 <ferror@plt+0x858>
  402930:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402934:	add	x0, x0, #0x62a
  402938:	b	402598 <ferror@plt+0x858>
  40293c:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402940:	add	x0, x0, #0x63b
  402944:	b	402598 <ferror@plt+0x858>
  402948:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  40294c:	add	x0, x0, #0x64e
  402950:	b	402598 <ferror@plt+0x858>
  402954:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402958:	add	x0, x0, #0x661
  40295c:	b	402598 <ferror@plt+0x858>
  402960:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402964:	add	x0, x0, #0x674
  402968:	b	402598 <ferror@plt+0x858>
  40296c:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402970:	add	x0, x0, #0x687
  402974:	b	402598 <ferror@plt+0x858>
  402978:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  40297c:	add	x0, x0, #0x6c1
  402980:	b	402598 <ferror@plt+0x858>
  402984:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402988:	add	x0, x0, #0x6db
  40298c:	b	402598 <ferror@plt+0x858>
  402990:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402994:	add	x0, x0, #0x6f3
  402998:	b	402598 <ferror@plt+0x858>
  40299c:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  4029a0:	add	x0, x0, #0x70b
  4029a4:	b	402598 <ferror@plt+0x858>
  4029a8:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  4029ac:	add	x0, x0, #0x71b
  4029b0:	b	402598 <ferror@plt+0x858>
  4029b4:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  4029b8:	add	x0, x0, #0x72c
  4029bc:	b	402598 <ferror@plt+0x858>
  4029c0:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  4029c4:	add	x0, x0, #0x73d
  4029c8:	b	402598 <ferror@plt+0x858>
  4029cc:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  4029d0:	add	x0, x0, #0x74e
  4029d4:	b	402598 <ferror@plt+0x858>
  4029d8:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  4029dc:	add	x0, x0, #0x75f
  4029e0:	b	402598 <ferror@plt+0x858>
  4029e4:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  4029e8:	add	x0, x0, #0x773
  4029ec:	b	402598 <ferror@plt+0x858>
  4029f0:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  4029f4:	add	x0, x0, #0x786
  4029f8:	b	402598 <ferror@plt+0x858>
  4029fc:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402a00:	add	x0, x0, #0x799
  402a04:	b	402598 <ferror@plt+0x858>
  402a08:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402a0c:	add	x0, x0, #0x7ac
  402a10:	b	402598 <ferror@plt+0x858>
  402a14:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402a18:	add	x0, x0, #0x7bf
  402a1c:	b	402598 <ferror@plt+0x858>
  402a20:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402a24:	add	x0, x0, #0x7d2
  402a28:	b	402598 <ferror@plt+0x858>
  402a2c:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402a30:	add	x0, x0, #0x7e5
  402a34:	b	402598 <ferror@plt+0x858>
  402a38:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402a3c:	add	x0, x0, #0x7f8
  402a40:	b	402598 <ferror@plt+0x858>
  402a44:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402a48:	add	x0, x0, #0x80b
  402a4c:	b	402598 <ferror@plt+0x858>
  402a50:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402a54:	add	x0, x0, #0x81f
  402a58:	b	402598 <ferror@plt+0x858>
  402a5c:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402a60:	add	x0, x0, #0x837
  402a64:	b	402598 <ferror@plt+0x858>
  402a68:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402a6c:	add	x0, x0, #0x84f
  402a70:	b	402598 <ferror@plt+0x858>
  402a74:	mov	x0, #0x0                   	// #0
  402a78:	b	402598 <ferror@plt+0x858>
  402a7c:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402a80:	add	x0, x0, #0x6ad
  402a84:	b	402598 <ferror@plt+0x858>
  402a88:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402a8c:	add	x0, x0, #0x144
  402a90:	b	402598 <ferror@plt+0x858>
  402a94:	mov	x2, x0
  402a98:	ldr	x0, [x0, #112]
  402a9c:	cbz	x0, 402ab8 <ferror@plt+0xd78>
  402aa0:	ldr	w5, [x2, #100]
  402aa4:	mov	x2, x0
  402aa8:	mov	w4, #0x0                   	// #0
  402aac:	cmp	w5, w4
  402ab0:	b.ne	402abc <ferror@plt+0xd7c>  // b.any
  402ab4:	mov	x0, #0x0                   	// #0
  402ab8:	ret
  402abc:	ldr	x3, [x2, #16]
  402ac0:	mov	x0, x2
  402ac4:	cmp	x3, x1
  402ac8:	b.hi	402adc <ferror@plt+0xd9c>  // b.pmore
  402acc:	ldr	x6, [x2, #32]
  402ad0:	add	x3, x3, x6
  402ad4:	cmp	x3, x1
  402ad8:	b.hi	402ab8 <ferror@plt+0xd78>  // b.pmore
  402adc:	add	w4, w4, #0x1
  402ae0:	add	x2, x2, #0x50
  402ae4:	b	402aac <ferror@plt+0xd6c>
  402ae8:	ldrh	w1, [x0, #82]
  402aec:	cmp	w1, #0x32
  402af0:	b.ne	402b04 <ferror@plt+0xdc4>  // b.any
  402af4:	ldrb	w0, [x0, #31]
  402af8:	cmp	w0, #0xd
  402afc:	cset	w0, eq  // eq = none
  402b00:	ret
  402b04:	mov	w0, #0x0                   	// #0
  402b08:	b	402b00 <ferror@plt+0xdc0>
  402b0c:	adrp	x1, 48b000 <warn@@Base+0x51a24>
  402b10:	ldr	w2, [x1, #1056]
  402b14:	lsr	x1, x0, #8
  402b18:	lsr	x0, x0, #32
  402b1c:	cmp	w2, #0x0
  402b20:	csel	x0, x0, x1, eq  // eq = none
  402b24:	ret
  402b28:	ldrh	w1, [x0, #82]
  402b2c:	cmp	w1, #0x69
  402b30:	b.ne	402b50 <ferror@plt+0xe10>  // b.any
  402b34:	ldrb	w1, [x0, #72]
  402b38:	cmp	x1, #0x2d
  402b3c:	b.eq	402b58 <ferror@plt+0xe18>  // b.none
  402b40:	ldrb	w0, [x0, #31]
  402b44:	cmp	w0, #0x0
  402b48:	cset	w0, eq  // eq = none
  402b4c:	ret
  402b50:	mov	w0, #0x0                   	// #0
  402b54:	b	402b4c <ferror@plt+0xe0c>
  402b58:	mov	w0, #0x1                   	// #1
  402b5c:	b	402b4c <ferror@plt+0xe0c>
  402b60:	mov	x1, x0
  402b64:	mov	x0, #0x4f                  	// #79
  402b68:	movk	x0, #0x6000, lsl #16
  402b6c:	cmp	x1, x0
  402b70:	b.hi	402bc4 <ferror@plt+0xe84>  // b.pmore
  402b74:	mov	x0, #0xc                   	// #12
  402b78:	movk	x0, #0x6000, lsl #16
  402b7c:	cmp	x1, x0
  402b80:	b.ls	402d2c <ferror@plt+0xfec>  // b.plast
  402b84:	mov	x0, #0xfffffffffffffff3    	// #-13
  402b88:	movk	x0, #0x9fff, lsl #16
  402b8c:	add	x1, x1, x0
  402b90:	cmp	x1, #0x42
  402b94:	b.hi	402d2c <ferror@plt+0xfec>  // b.pmore
  402b98:	cmp	w1, #0x42
  402b9c:	b.hi	402d2c <ferror@plt+0xfec>  // b.pmore
  402ba0:	adrp	x0, 458000 <warn@@Base+0x1ea24>
  402ba4:	add	x0, x0, #0xcf8
  402ba8:	ldrb	w0, [x0, w1, uxtw]
  402bac:	adr	x1, 402bb8 <ferror@plt+0xe78>
  402bb0:	add	x0, x1, w0, sxtb #2
  402bb4:	br	x0
  402bb8:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402bbc:	add	x0, x0, #0x874
  402bc0:	ret
  402bc4:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402bc8:	mov	x2, #0x70000000            	// #1879048192
  402bcc:	add	x0, x0, #0xa3b
  402bd0:	cmp	x1, x2
  402bd4:	csel	x0, x0, xzr, eq  // eq = none
  402bd8:	b	402bc0 <ferror@plt+0xe80>
  402bdc:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402be0:	add	x0, x0, #0x88d
  402be4:	b	402bc0 <ferror@plt+0xe80>
  402be8:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402bec:	add	x0, x0, #0x89a
  402bf0:	b	402bc0 <ferror@plt+0xe80>
  402bf4:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402bf8:	add	x0, x0, #0x8ae
  402bfc:	b	402bc0 <ferror@plt+0xe80>
  402c00:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402c04:	add	x0, x0, #0x8b8
  402c08:	b	402bc0 <ferror@plt+0xe80>
  402c0c:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402c10:	add	x0, x0, #0x8c9
  402c14:	b	402bc0 <ferror@plt+0xe80>
  402c18:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402c1c:	add	x0, x0, #0x8da
  402c20:	b	402bc0 <ferror@plt+0xe80>
  402c24:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402c28:	add	x0, x0, #0x8eb
  402c2c:	b	402bc0 <ferror@plt+0xe80>
  402c30:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402c34:	add	x0, x0, #0x8fe
  402c38:	b	402bc0 <ferror@plt+0xe80>
  402c3c:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402c40:	add	x0, x0, #0x90f
  402c44:	b	402bc0 <ferror@plt+0xe80>
  402c48:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402c4c:	add	x0, x0, #0x91e
  402c50:	b	402bc0 <ferror@plt+0xe80>
  402c54:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402c58:	add	x0, x0, #0x929
  402c5c:	b	402bc0 <ferror@plt+0xe80>
  402c60:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402c64:	add	x0, x0, #0x937
  402c68:	b	402bc0 <ferror@plt+0xe80>
  402c6c:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402c70:	add	x0, x0, #0x944
  402c74:	b	402bc0 <ferror@plt+0xe80>
  402c78:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402c7c:	add	x0, x0, #0x956
  402c80:	b	402bc0 <ferror@plt+0xe80>
  402c84:	adrp	x0, 446000 <warn@@Base+0xca24>
  402c88:	add	x0, x0, #0xfc5
  402c8c:	b	402bc0 <ferror@plt+0xe80>
  402c90:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402c94:	add	x0, x0, #0x969
  402c98:	b	402bc0 <ferror@plt+0xe80>
  402c9c:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402ca0:	add	x0, x0, #0x974
  402ca4:	b	402bc0 <ferror@plt+0xe80>
  402ca8:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402cac:	add	x0, x0, #0x986
  402cb0:	b	402bc0 <ferror@plt+0xe80>
  402cb4:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402cb8:	add	x0, x0, #0x995
  402cbc:	b	402bc0 <ferror@plt+0xe80>
  402cc0:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402cc4:	add	x0, x0, #0x9a7
  402cc8:	b	402bc0 <ferror@plt+0xe80>
  402ccc:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402cd0:	add	x0, x0, #0x9b6
  402cd4:	b	402bc0 <ferror@plt+0xe80>
  402cd8:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402cdc:	add	x0, x0, #0x9c8
  402ce0:	b	402bc0 <ferror@plt+0xe80>
  402ce4:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402ce8:	add	x0, x0, #0x9da
  402cec:	b	402bc0 <ferror@plt+0xe80>
  402cf0:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402cf4:	add	x0, x0, #0x9eb
  402cf8:	b	402bc0 <ferror@plt+0xe80>
  402cfc:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402d00:	add	x0, x0, #0x9fc
  402d04:	b	402bc0 <ferror@plt+0xe80>
  402d08:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402d0c:	add	x0, x0, #0xa0f
  402d10:	b	402bc0 <ferror@plt+0xe80>
  402d14:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402d18:	add	x0, x0, #0xa21
  402d1c:	b	402bc0 <ferror@plt+0xe80>
  402d20:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402d24:	add	x0, x0, #0xa30
  402d28:	b	402bc0 <ferror@plt+0xe80>
  402d2c:	mov	x0, #0x0                   	// #0
  402d30:	b	402bc0 <ferror@plt+0xe80>
  402d34:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402d38:	add	x0, x0, #0x880
  402d3c:	b	402bc0 <ferror@plt+0xe80>
  402d40:	mov	x1, x0
  402d44:	mov	x0, #0x2b                  	// #43
  402d48:	movk	x0, #0x6000, lsl #16
  402d4c:	cmp	x1, x0
  402d50:	b.hi	402da4 <ferror@plt+0x1064>  // b.pmore
  402d54:	mov	x0, #0xc                   	// #12
  402d58:	movk	x0, #0x6000, lsl #16
  402d5c:	cmp	x1, x0
  402d60:	b.ls	402ee4 <ferror@plt+0x11a4>  // b.plast
  402d64:	mov	x0, #0xfffffffffffffff3    	// #-13
  402d68:	movk	x0, #0x9fff, lsl #16
  402d6c:	add	x1, x1, x0
  402d70:	cmp	x1, #0x1e
  402d74:	b.hi	402ee4 <ferror@plt+0x11a4>  // b.pmore
  402d78:	cmp	w1, #0x1e
  402d7c:	b.hi	402ee4 <ferror@plt+0x11a4>  // b.pmore
  402d80:	adrp	x0, 458000 <warn@@Base+0x1ea24>
  402d84:	add	x0, x0, #0xd3c
  402d88:	ldrb	w0, [x0, w1, uxtw]
  402d8c:	adr	x1, 402d98 <ferror@plt+0x1058>
  402d90:	add	x0, x1, w0, sxtb #2
  402d94:	br	x0
  402d98:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402d9c:	add	x0, x0, #0xb60
  402da0:	ret
  402da4:	mov	x0, #0x7ffffffe            	// #2147483646
  402da8:	cmp	x1, x0
  402dac:	b.eq	402ef8 <ferror@plt+0x11b8>  // b.none
  402db0:	b.hi	402de0 <ferror@plt+0x10a0>  // b.pmore
  402db4:	mov	x0, #0x1                   	// #1
  402db8:	movk	x0, #0x7000, lsl #16
  402dbc:	cmp	x1, x0
  402dc0:	b.eq	402f04 <ferror@plt+0x11c4>  // b.none
  402dc4:	mov	x2, #0xfffd                	// #65533
  402dc8:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402dcc:	movk	x2, #0x7fff, lsl #16
  402dd0:	add	x0, x0, #0xa52
  402dd4:	cmp	x1, x2
  402dd8:	csel	x0, x0, xzr, eq  // eq = none
  402ddc:	b	402da0 <ferror@plt+0x1060>
  402de0:	adrp	x0, 443000 <warn@@Base+0x9a24>
  402de4:	mov	x2, #0x7fffffff            	// #2147483647
  402de8:	add	x0, x0, #0x44f
  402dec:	cmp	x1, x2
  402df0:	b	402dd8 <ferror@plt+0x1098>
  402df4:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402df8:	add	x0, x0, #0xa5c
  402dfc:	b	402da0 <ferror@plt+0x1060>
  402e00:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402e04:	add	x0, x0, #0xa68
  402e08:	b	402da0 <ferror@plt+0x1060>
  402e0c:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402e10:	add	x0, x0, #0xa71
  402e14:	b	402da0 <ferror@plt+0x1060>
  402e18:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402e1c:	add	x0, x0, #0xa7d
  402e20:	b	402da0 <ferror@plt+0x1060>
  402e24:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402e28:	add	x0, x0, #0xa88
  402e2c:	b	402da0 <ferror@plt+0x1060>
  402e30:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402e34:	add	x0, x0, #0xa95
  402e38:	b	402da0 <ferror@plt+0x1060>
  402e3c:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402e40:	add	x0, x0, #0xaa2
  402e44:	b	402da0 <ferror@plt+0x1060>
  402e48:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402e4c:	add	x0, x0, #0xab1
  402e50:	b	402da0 <ferror@plt+0x1060>
  402e54:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402e58:	add	x0, x0, #0xabe
  402e5c:	b	402da0 <ferror@plt+0x1060>
  402e60:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402e64:	add	x0, x0, #0xacd
  402e68:	b	402da0 <ferror@plt+0x1060>
  402e6c:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402e70:	add	x0, x0, #0xada
  402e74:	b	402da0 <ferror@plt+0x1060>
  402e78:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402e7c:	add	x0, x0, #0xae6
  402e80:	b	402da0 <ferror@plt+0x1060>
  402e84:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402e88:	add	x0, x0, #0xaf4
  402e8c:	b	402da0 <ferror@plt+0x1060>
  402e90:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402e94:	add	x0, x0, #0xb00
  402e98:	b	402da0 <ferror@plt+0x1060>
  402e9c:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402ea0:	add	x0, x0, #0xb11
  402ea4:	b	402da0 <ferror@plt+0x1060>
  402ea8:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402eac:	add	x0, x0, #0xb21
  402eb0:	b	402da0 <ferror@plt+0x1060>
  402eb4:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402eb8:	add	x0, x0, #0xb2d
  402ebc:	b	402da0 <ferror@plt+0x1060>
  402ec0:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402ec4:	add	x0, x0, #0xb37
  402ec8:	b	402da0 <ferror@plt+0x1060>
  402ecc:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402ed0:	add	x0, x0, #0xb42
  402ed4:	b	402da0 <ferror@plt+0x1060>
  402ed8:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402edc:	add	x0, x0, #0xb4e
  402ee0:	b	402da0 <ferror@plt+0x1060>
  402ee4:	mov	x0, #0x0                   	// #0
  402ee8:	b	402da0 <ferror@plt+0x1060>
  402eec:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402ef0:	add	x0, x0, #0xa4d
  402ef4:	b	402da0 <ferror@plt+0x1060>
  402ef8:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402efc:	add	x0, x0, #0xb5b
  402f00:	b	402da0 <ferror@plt+0x1060>
  402f04:	adrp	x0, 44c000 <warn@@Base+0x12a24>
  402f08:	add	x0, x0, #0xca4
  402f0c:	b	402da0 <ferror@plt+0x1060>
  402f10:	mov	w1, w0
  402f14:	mov	w0, #0x2                   	// #2
  402f18:	movk	w0, #0x7000, lsl #16
  402f1c:	cmp	w1, w0
  402f20:	b.eq	402f70 <ferror@plt+0x1230>  // b.none
  402f24:	b.hi	402f50 <ferror@plt+0x1210>  // b.pmore
  402f28:	mov	w0, #0x70000000            	// #1879048192
  402f2c:	cmp	w1, w0
  402f30:	b.eq	402f7c <ferror@plt+0x123c>  // b.none
  402f34:	mov	w2, #0x1                   	// #1
  402f38:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402f3c:	movk	w2, #0x7000, lsl #16
  402f40:	add	x0, x0, #0xb7f
  402f44:	cmp	w1, w2
  402f48:	csel	x0, x0, xzr, eq  // eq = none
  402f4c:	ret
  402f50:	mov	w0, #0x80000000            	// #-2147483648
  402f54:	cmp	w1, w0
  402f58:	b.eq	402f88 <ferror@plt+0x1248>  // b.none
  402f5c:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402f60:	mov	w2, #0xa0000000            	// #-1610612736
  402f64:	add	x0, x0, #0xbad
  402f68:	cmp	w1, w2
  402f6c:	b	402f48 <ferror@plt+0x1208>
  402f70:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402f74:	add	x0, x0, #0xb9c
  402f78:	b	402f4c <ferror@plt+0x120c>
  402f7c:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402f80:	add	x0, x0, #0xb6d
  402f84:	b	402f4c <ferror@plt+0x120c>
  402f88:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  402f8c:	add	x0, x0, #0xb90
  402f90:	b	402f4c <ferror@plt+0x120c>
  402f94:	ldr	x2, [x0]
  402f98:	ldr	x1, [x1]
  402f9c:	cmp	x2, x1
  402fa0:	csetm	w0, cc  // cc = lo, ul, last
  402fa4:	csinc	w0, w0, wzr, ls  // ls = plast
  402fa8:	ret
  402fac:	stp	x29, x30, [sp, #-16]!
  402fb0:	mov	x29, sp
  402fb4:	cbnz	x1, 40303c <ferror@plt+0x12fc>
  402fb8:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  402fbc:	add	x1, x1, #0xbba
  402fc0:	mov	w2, #0x5                   	// #5
  402fc4:	mov	x0, #0x0                   	// #0
  402fc8:	bl	401c70 <dcgettext@plt>
  402fcc:	adrp	x4, 48b000 <warn@@Base+0x51a24>
  402fd0:	add	x4, x4, #0x420
  402fd4:	adrp	x6, 474000 <warn@@Base+0x3aa24>
  402fd8:	adrp	x5, 459000 <warn@@Base+0x1fa24>
  402fdc:	add	x1, x4, #0x4
  402fe0:	add	x6, x6, #0xcc4
  402fe4:	add	x5, x5, #0xa38
  402fe8:	mov	w3, #0x80                  	// #128
  402fec:	mov	w8, #0x3c                  	// #60
  402ff0:	mov	w9, #0x3e                  	// #62
  402ff4:	mov	w10, #0x5e                  	// #94
  402ff8:	ldrb	w2, [x0], #1
  402ffc:	cbz	w2, 40302c <ferror@plt+0x12ec>
  403000:	ldrh	w7, [x6, w2, sxtw #1]
  403004:	tbz	w7, #1, 40307c <ferror@plt+0x133c>
  403008:	cmp	w3, #0x1
  40300c:	b.eq	40302c <ferror@plt+0x12ec>  // b.none
  403010:	mov	x7, x1
  403014:	add	w2, w2, #0x40
  403018:	sub	w3, w3, #0x2
  40301c:	strb	w10, [x7], #2
  403020:	strb	w2, [x1, #1]
  403024:	mov	x1, x7
  403028:	cbnz	w3, 402ff8 <ferror@plt+0x12b8>
  40302c:	strb	wzr, [x1]
  403030:	add	x0, x4, #0x4
  403034:	ldp	x29, x30, [sp], #16
  403038:	ret
  40303c:	ldr	x2, [x0, #128]
  403040:	cbnz	x2, 403054 <ferror@plt+0x1314>
  403044:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  403048:	mov	w2, #0x5                   	// #5
  40304c:	add	x1, x1, #0xbc1
  403050:	b	402fc4 <ferror@plt+0x1284>
  403054:	ldr	x0, [x0, #136]
  403058:	ldr	w1, [x1]
  40305c:	cmp	x1, x0
  403060:	b.cc	403074 <ferror@plt+0x1334>  // b.lo, b.ul, b.last
  403064:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  403068:	mov	w2, #0x5                   	// #5
  40306c:	add	x1, x1, #0xbce
  403070:	b	402fc4 <ferror@plt+0x1284>
  403074:	add	x0, x2, x1
  403078:	b	402fcc <ferror@plt+0x128c>
  40307c:	tbz	w7, #4, 40308c <ferror@plt+0x134c>
  403080:	sub	w3, w3, #0x1
  403084:	strb	w2, [x1], #1
  403088:	b	403028 <ferror@plt+0x12e8>
  40308c:	cmp	w3, #0x3
  403090:	b.ls	40302c <ferror@plt+0x12ec>  // b.plast
  403094:	ubfx	x7, x2, #4, #4
  403098:	and	x2, x2, #0xf
  40309c:	sub	w3, w3, #0x4
  4030a0:	add	x1, x1, #0x4
  4030a4:	sturb	w8, [x1, #-4]
  4030a8:	ldrb	w7, [x5, x7]
  4030ac:	ldrb	w2, [x5, x2]
  4030b0:	sturb	w7, [x1, #-3]
  4030b4:	sturb	w2, [x1, #-2]
  4030b8:	sturb	w9, [x1, #-1]
  4030bc:	b	403028 <ferror@plt+0x12e8>
  4030c0:	stp	x29, x30, [sp, #-32]!
  4030c4:	mov	x29, sp
  4030c8:	stp	x19, x20, [sp, #16]
  4030cc:	mov	x19, x0
  4030d0:	mov	x20, x1
  4030d4:	cbnz	x1, 403110 <ferror@plt+0x13d0>
  4030d8:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  4030dc:	add	x1, x1, #0xbba
  4030e0:	mov	w2, #0x5                   	// #5
  4030e4:	mov	x0, #0x0                   	// #0
  4030e8:	bl	401c70 <dcgettext@plt>
  4030ec:	str	x0, [x19]
  4030f0:	ldr	x0, [x20, #32]
  4030f4:	str	x0, [x19, #16]
  4030f8:	ldr	x0, [x20, #56]
  4030fc:	str	x0, [x19, #24]
  403100:	mov	x0, x19
  403104:	ldp	x19, x20, [sp, #16]
  403108:	ldp	x29, x30, [sp], #32
  40310c:	ret
  403110:	ldr	x3, [x2, #128]
  403114:	cbnz	x3, 403128 <ferror@plt+0x13e8>
  403118:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  40311c:	mov	w2, #0x5                   	// #5
  403120:	add	x1, x1, #0xbc1
  403124:	b	4030e4 <ferror@plt+0x13a4>
  403128:	ldr	w0, [x1]
  40312c:	ldr	x1, [x2, #136]
  403130:	cmp	x0, x1
  403134:	b.cc	403148 <ferror@plt+0x1408>  // b.lo, b.ul, b.last
  403138:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  40313c:	mov	w2, #0x5                   	// #5
  403140:	add	x1, x1, #0xbce
  403144:	b	4030e4 <ferror@plt+0x13a4>
  403148:	add	x0, x3, x0
  40314c:	b	4030ec <ferror@plt+0x13ac>
  403150:	stp	x29, x30, [sp, #-48]!
  403154:	mov	x29, sp
  403158:	stp	x19, x20, [sp, #16]
  40315c:	mov	x19, x0
  403160:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  403164:	str	x21, [sp, #32]
  403168:	mov	x20, x1
  40316c:	ldr	w0, [x0, #1056]
  403170:	cbz	w0, 4031f0 <ferror@plt+0x14b0>
  403174:	cmp	x2, #0xb
  403178:	b.hi	4031a8 <ferror@plt+0x1468>  // b.pmore
  40317c:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  403180:	add	x1, x1, #0xbd8
  403184:	mov	w2, #0x5                   	// #5
  403188:	mov	x0, #0x0                   	// #0
  40318c:	bl	401c70 <dcgettext@plt>
  403190:	bl	4390e8 <error@@Base>
  403194:	mov	w0, #0x0                   	// #0
  403198:	ldp	x19, x20, [sp, #16]
  40319c:	ldr	x21, [sp, #32]
  4031a0:	ldp	x29, x30, [sp], #48
  4031a4:	ret
  4031a8:	adrp	x21, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  4031ac:	mov	w1, #0x4                   	// #4
  4031b0:	mov	x0, x20
  4031b4:	ldr	x2, [x21, #648]
  4031b8:	blr	x2
  4031bc:	ldr	x2, [x21, #648]
  4031c0:	str	w0, [x19]
  4031c4:	mov	w1, #0x4                   	// #4
  4031c8:	add	x0, x20, #0x4
  4031cc:	blr	x2
  4031d0:	str	x0, [x19, #8]
  4031d4:	ldr	x2, [x21, #648]
  4031d8:	add	x0, x20, #0x8
  4031dc:	mov	w1, #0x4                   	// #4
  4031e0:	blr	x2
  4031e4:	str	x0, [x19, #16]
  4031e8:	mov	w0, #0xc                   	// #12
  4031ec:	b	403198 <ferror@plt+0x1458>
  4031f0:	cmp	x2, #0x17
  4031f4:	b.ls	40317c <ferror@plt+0x143c>  // b.plast
  4031f8:	adrp	x21, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  4031fc:	mov	w1, #0x4                   	// #4
  403200:	mov	x0, x20
  403204:	ldr	x2, [x21, #648]
  403208:	blr	x2
  40320c:	ldr	x2, [x21, #648]
  403210:	str	w0, [x19]
  403214:	mov	w1, #0x8                   	// #8
  403218:	add	x0, x20, #0x8
  40321c:	blr	x2
  403220:	str	x0, [x19, #8]
  403224:	ldr	x2, [x21, #648]
  403228:	add	x0, x20, #0x10
  40322c:	mov	w1, #0x8                   	// #8
  403230:	blr	x2
  403234:	str	x0, [x19, #16]
  403238:	mov	w0, #0x18                  	// #24
  40323c:	b	403198 <ferror@plt+0x1458>
  403240:	stp	x29, x30, [sp, #-32]!
  403244:	mov	x29, sp
  403248:	str	x19, [sp, #16]
  40324c:	mov	x19, x0
  403250:	ldr	x0, [x0]
  403254:	cbz	x0, 40325c <ferror@plt+0x151c>
  403258:	bl	401bd0 <free@plt>
  40325c:	ldr	x0, [x19, #16]
  403260:	cbz	x0, 403270 <ferror@plt+0x1530>
  403264:	ldr	x19, [sp, #16]
  403268:	ldp	x29, x30, [sp], #32
  40326c:	b	401bd0 <free@plt>
  403270:	ldr	x19, [sp, #16]
  403274:	ldp	x29, x30, [sp], #32
  403278:	ret
  40327c:	adrp	x4, 48b000 <warn@@Base+0x51a24>
  403280:	add	x4, x4, #0x420
  403284:	stp	x29, x30, [sp, #-64]!
  403288:	mov	x3, x0
  40328c:	mov	x29, sp
  403290:	ldr	w2, [x4, #136]
  403294:	add	x0, sp, #0x20
  403298:	stp	x19, x20, [sp, #16]
  40329c:	mov	x20, x1
  4032a0:	add	x19, x4, #0x8c
  4032a4:	sbfiz	x1, x2, #6, #32
  4032a8:	add	w2, w2, #0x1
  4032ac:	and	w2, w2, #0x3
  4032b0:	add	x19, x19, x1
  4032b4:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  4032b8:	add	x1, x1, #0xc17
  4032bc:	str	w2, [x4, #136]
  4032c0:	adrp	x2, 449000 <warn@@Base+0xfa24>
  4032c4:	add	x2, x2, #0x72e
  4032c8:	bl	401980 <sprintf@plt>
  4032cc:	mov	x3, x20
  4032d0:	add	x2, sp, #0x20
  4032d4:	mov	x0, x19
  4032d8:	mov	x1, #0x40                  	// #64
  4032dc:	bl	4019e0 <snprintf@plt>
  4032e0:	mov	x0, x19
  4032e4:	ldp	x19, x20, [sp, #16]
  4032e8:	ldp	x29, x30, [sp], #64
  4032ec:	ret
  4032f0:	stp	x29, x30, [sp, #-80]!
  4032f4:	cmp	x3, #0x0
  4032f8:	ccmp	x4, #0x0, #0x4, ne  // ne = any
  4032fc:	mov	x29, sp
  403300:	stp	x19, x20, [sp, #16]
  403304:	stp	x21, x22, [sp, #32]
  403308:	mul	x21, x3, x4
  40330c:	stp	x23, x24, [sp, #48]
  403310:	stp	x25, x26, [sp, #64]
  403314:	b.ne	403320 <ferror@plt+0x15e0>  // b.any
  403318:	mov	x19, #0x0                   	// #0
  40331c:	b	4034a0 <ferror@plt+0x1760>
  403320:	mov	x24, x0
  403324:	mov	x23, x3
  403328:	udiv	x0, x21, x3
  40332c:	mov	x22, x4
  403330:	mov	x20, x5
  403334:	cmp	x0, x4
  403338:	b.ne	403344 <ferror@plt+0x1604>  // b.any
  40333c:	cmn	x21, #0x1
  403340:	b.ne	40339c <ferror@plt+0x165c>  // b.any
  403344:	cbz	x20, 403318 <ferror@plt+0x15d8>
  403348:	mov	w2, #0x5                   	// #5
  40334c:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  403350:	mov	x0, #0x0                   	// #0
  403354:	add	x1, x1, #0xc1e
  403358:	adrp	x19, 446000 <warn@@Base+0xca24>
  40335c:	bl	401c70 <dcgettext@plt>
  403360:	add	x19, x19, #0x3a2
  403364:	mov	x21, x0
  403368:	mov	x1, x22
  40336c:	mov	x0, x19
  403370:	bl	40327c <ferror@plt+0x153c>
  403374:	mov	x22, x0
  403378:	mov	x1, x23
  40337c:	mov	x0, x19
  403380:	bl	40327c <ferror@plt+0x153c>
  403384:	mov	x2, x0
  403388:	mov	x3, x20
  40338c:	mov	x1, x22
  403390:	mov	x0, x21
  403394:	bl	4390e8 <error@@Base>
  403398:	b	403318 <ferror@plt+0x15d8>
  40339c:	mov	x26, x1
  4033a0:	adrp	x25, 48b000 <warn@@Base+0x51a24>
  4033a4:	add	x25, x25, #0x420
  4033a8:	ldr	x3, [x26, #16]
  4033ac:	ldr	x1, [x25, #400]
  4033b0:	cmp	x3, x1
  4033b4:	b.cc	4033d4 <ferror@plt+0x1694>  // b.lo, b.ul, b.last
  4033b8:	sub	x3, x3, x1
  4033bc:	mov	x19, x2
  4033c0:	cmp	x3, x2
  4033c4:	b.cc	4033d4 <ferror@plt+0x1694>  // b.lo, b.ul, b.last
  4033c8:	sub	x3, x3, x2
  4033cc:	cmp	x3, x21
  4033d0:	b.cs	403414 <ferror@plt+0x16d4>  // b.hs, b.nlast
  4033d4:	cbz	x20, 403318 <ferror@plt+0x15d8>
  4033d8:	mov	w2, #0x5                   	// #5
  4033dc:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  4033e0:	mov	x0, #0x0                   	// #0
  4033e4:	add	x1, x1, #0xc5c
  4033e8:	bl	401c70 <dcgettext@plt>
  4033ec:	mov	x19, x0
  4033f0:	mov	x1, x21
  4033f4:	adrp	x0, 446000 <warn@@Base+0xca24>
  4033f8:	add	x0, x0, #0x3a2
  4033fc:	bl	40327c <ferror@plt+0x153c>
  403400:	mov	x2, x20
  403404:	mov	x1, x0
  403408:	mov	x0, x19
  40340c:	bl	4390e8 <error@@Base>
  403410:	b	403318 <ferror@plt+0x15d8>
  403414:	ldr	x0, [x26, #8]
  403418:	add	x1, x1, x19
  40341c:	mov	w2, #0x0                   	// #0
  403420:	bl	401b30 <fseek@plt>
  403424:	cbz	w0, 403450 <ferror@plt+0x1710>
  403428:	cbz	x20, 403318 <ferror@plt+0x15d8>
  40342c:	mov	w2, #0x5                   	// #5
  403430:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  403434:	mov	x0, #0x0                   	// #0
  403438:	add	x1, x1, #0xc8e
  40343c:	bl	401c70 <dcgettext@plt>
  403440:	ldr	x1, [x25, #400]
  403444:	mov	x2, x20
  403448:	add	x1, x19, x1
  40344c:	b	40340c <ferror@plt+0x16cc>
  403450:	cbnz	x24, 40352c <ferror@plt+0x17ec>
  403454:	add	x0, x21, #0x1
  403458:	bl	401a30 <malloc@plt>
  40345c:	mov	x19, x0
  403460:	cbnz	x0, 4034bc <ferror@plt+0x177c>
  403464:	cbz	x20, 403318 <ferror@plt+0x15d8>
  403468:	mov	w2, #0x5                   	// #5
  40346c:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  403470:	mov	x0, #0x0                   	// #0
  403474:	add	x1, x1, #0xcae
  403478:	bl	401c70 <dcgettext@plt>
  40347c:	mov	x22, x0
  403480:	mov	x1, x21
  403484:	adrp	x0, 446000 <warn@@Base+0xca24>
  403488:	add	x0, x0, #0x3a2
  40348c:	bl	40327c <ferror@plt+0x153c>
  403490:	mov	x2, x20
  403494:	mov	x1, x0
  403498:	mov	x0, x22
  40349c:	bl	4390e8 <error@@Base>
  4034a0:	mov	x0, x19
  4034a4:	ldp	x19, x20, [sp, #16]
  4034a8:	ldp	x21, x22, [sp, #32]
  4034ac:	ldp	x23, x24, [sp, #48]
  4034b0:	ldp	x25, x26, [sp, #64]
  4034b4:	ldp	x29, x30, [sp], #80
  4034b8:	ret
  4034bc:	strb	wzr, [x0, x21]
  4034c0:	ldr	x3, [x26, #8]
  4034c4:	mov	x2, x22
  4034c8:	mov	x1, x23
  4034cc:	mov	x0, x19
  4034d0:	bl	401bc0 <fread@plt>
  4034d4:	cmp	x0, x22
  4034d8:	b.eq	4034a0 <ferror@plt+0x1760>  // b.none
  4034dc:	cbz	x20, 403518 <ferror@plt+0x17d8>
  4034e0:	mov	w2, #0x5                   	// #5
  4034e4:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  4034e8:	mov	x0, #0x0                   	// #0
  4034ec:	add	x1, x1, #0xcd8
  4034f0:	bl	401c70 <dcgettext@plt>
  4034f4:	mov	x22, x0
  4034f8:	mov	x1, x21
  4034fc:	adrp	x0, 446000 <warn@@Base+0xca24>
  403500:	add	x0, x0, #0x3a2
  403504:	bl	40327c <ferror@plt+0x153c>
  403508:	mov	x2, x20
  40350c:	mov	x1, x0
  403510:	mov	x0, x22
  403514:	bl	4390e8 <error@@Base>
  403518:	cmp	x19, x24
  40351c:	b.eq	403318 <ferror@plt+0x15d8>  // b.none
  403520:	mov	x0, x19
  403524:	bl	401bd0 <free@plt>
  403528:	b	403318 <ferror@plt+0x15d8>
  40352c:	mov	x19, x24
  403530:	b	4034c0 <ferror@plt+0x1780>
  403534:	stp	x29, x30, [sp, #-32]!
  403538:	cmp	w0, #0x4
  40353c:	mov	x29, sp
  403540:	stp	x19, x20, [sp, #16]
  403544:	mov	w20, w0
  403548:	b.hi	4035b0 <ferror@plt+0x1870>  // b.pmore
  40354c:	adrp	x0, 458000 <warn@@Base+0x1ea24>
  403550:	mov	w2, #0x5                   	// #5
  403554:	add	x0, x0, #0xd5c
  403558:	ldrb	w0, [x0, w20, uxtw]
  40355c:	adr	x1, 403568 <ferror@plt+0x1828>
  403560:	add	x0, x1, w0, sxtb #2
  403564:	br	x0
  403568:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  40356c:	add	x1, x1, #0xcfa
  403570:	ldp	x19, x20, [sp, #16]
  403574:	mov	x0, #0x0                   	// #0
  403578:	ldp	x29, x30, [sp], #32
  40357c:	b	401c70 <dcgettext@plt>
  403580:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  403584:	add	x1, x1, #0xd06
  403588:	b	403570 <ferror@plt+0x1830>
  40358c:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  403590:	add	x1, x1, #0xd1d
  403594:	b	403570 <ferror@plt+0x1830>
  403598:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  40359c:	add	x1, x1, #0xd34
  4035a0:	b	403570 <ferror@plt+0x1830>
  4035a4:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  4035a8:	add	x1, x1, #0xd4d
  4035ac:	b	403570 <ferror@plt+0x1830>
  4035b0:	mov	w1, #0xffff0100            	// #-65280
  4035b4:	add	w0, w0, w1
  4035b8:	adrp	x19, 48b000 <warn@@Base+0x51a24>
  4035bc:	cmp	w0, #0xff
  4035c0:	add	x19, x19, #0x420
  4035c4:	b.hi	403604 <ferror@plt+0x18c4>  // b.pmore
  4035c8:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  4035cc:	add	x1, x1, #0xd5e
  4035d0:	mov	w2, #0x5                   	// #5
  4035d4:	add	x19, x19, #0x198
  4035d8:	mov	x0, #0x0                   	// #0
  4035dc:	bl	401c70 <dcgettext@plt>
  4035e0:	mov	x2, x0
  4035e4:	mov	w3, w20
  4035e8:	mov	x0, x19
  4035ec:	mov	x1, #0x20                  	// #32
  4035f0:	bl	4019e0 <snprintf@plt>
  4035f4:	mov	x0, x19
  4035f8:	ldp	x19, x20, [sp, #16]
  4035fc:	ldp	x29, x30, [sp], #32
  403600:	ret
  403604:	mov	w0, #0xffff0200            	// #-65024
  403608:	add	w0, w20, w0
  40360c:	cmp	w0, #0xff
  403610:	mov	w2, #0x5                   	// #5
  403614:	b.hi	403624 <ferror@plt+0x18e4>  // b.pmore
  403618:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  40361c:	add	x1, x1, #0xd77
  403620:	b	4035d4 <ferror@plt+0x1894>
  403624:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  403628:	add	x1, x1, #0xd89
  40362c:	b	4035d4 <ferror@plt+0x1894>
  403630:	stp	x29, x30, [sp, #-32]!
  403634:	cmp	w0, #0xfc
  403638:	mov	x29, sp
  40363c:	stp	x19, x20, [sp, #16]
  403640:	mov	w20, w0
  403644:	b.hi	403674 <ferror@plt+0x1934>  // b.pmore
  403648:	adrp	x0, 458000 <warn@@Base+0x1ea24>
  40364c:	add	x0, x0, #0xd64
  403650:	ldrh	w0, [x0, w20, uxtw #1]
  403654:	adr	x1, 403660 <ferror@plt+0x1920>
  403658:	add	x0, x1, w0, sxth #2
  40365c:	br	x0
  403660:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403664:	add	x0, x0, #0xfbd
  403668:	ldp	x19, x20, [sp, #16]
  40366c:	ldp	x29, x30, [sp], #32
  403670:	ret
  403674:	mov	w0, #0x8217                	// #33303
  403678:	cmp	w20, w0
  40367c:	b.eq	4040cc <ferror@plt+0x238c>  // b.none
  403680:	b.hi	403774 <ferror@plt+0x1a34>  // b.pmore
  403684:	mov	w0, #0x4688                	// #18056
  403688:	cmp	w20, w0
  40368c:	b.eq	4040d8 <ferror@plt+0x2398>  // b.none
  403690:	b.hi	40371c <ferror@plt+0x19dc>  // b.pmore
  403694:	mov	w0, #0x2530                	// #9520
  403698:	cmp	w20, w0
  40369c:	b.eq	4040e4 <ferror@plt+0x23a4>  // b.none
  4036a0:	b.hi	4036f8 <ferror@plt+0x19b8>  // b.pmore
  4036a4:	mov	w0, #0x1057                	// #4183
  4036a8:	cmp	w20, w0
  4036ac:	b.eq	4040f0 <ferror@plt+0x23b0>  // b.none
  4036b0:	mov	w0, #0x1223                	// #4643
  4036b4:	cmp	w20, w0
  4036b8:	b.eq	4040fc <ferror@plt+0x23bc>  // b.none
  4036bc:	adrp	x19, 48b000 <warn@@Base+0x51a24>
  4036c0:	add	x19, x19, #0x420
  4036c4:	add	x19, x19, #0x1b8
  4036c8:	mov	w2, #0x5                   	// #5
  4036cc:	adrp	x1, 43f000 <warn@@Base+0x5a24>
  4036d0:	mov	x0, #0x0                   	// #0
  4036d4:	add	x1, x1, #0x84
  4036d8:	bl	401c70 <dcgettext@plt>
  4036dc:	mov	w3, w20
  4036e0:	mov	x2, x0
  4036e4:	mov	x1, #0x40                  	// #64
  4036e8:	mov	x0, x19
  4036ec:	bl	4019e0 <snprintf@plt>
  4036f0:	mov	x0, x19
  4036f4:	b	403668 <ferror@plt+0x1928>
  4036f8:	mov	w0, #0x3330                	// #13104
  4036fc:	cmp	w20, w0
  403700:	b.eq	404108 <ferror@plt+0x23c8>  // b.none
  403704:	mov	w0, #0x4157                	// #16727
  403708:	cmp	w20, w0
  40370c:	b.ne	4036bc <ferror@plt+0x197c>  // b.any
  403710:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403714:	add	x0, x0, #0xfe2
  403718:	b	403668 <ferror@plt+0x1928>
  40371c:	mov	w0, #0x5aa5                	// #23205
  403720:	cmp	w20, w0
  403724:	b.eq	404114 <ferror@plt+0x23d4>  // b.none
  403728:	b.hi	403750 <ferror@plt+0x1a10>  // b.pmore
  40372c:	mov	w0, #0x4def                	// #19951
  403730:	cmp	w20, w0
  403734:	b.eq	404120 <ferror@plt+0x23e0>  // b.none
  403738:	mov	w0, #0x5441                	// #21569
  40373c:	cmp	w20, w0
  403740:	b.ne	4036bc <ferror@plt+0x197c>  // b.any
  403744:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403748:	add	x0, x0, #0xfc3
  40374c:	b	403668 <ferror@plt+0x1928>
  403750:	mov	w0, #0x7650                	// #30288
  403754:	cmp	w20, w0
  403758:	b.eq	40412c <ferror@plt+0x23ec>  // b.none
  40375c:	mov	w0, #0x7676                	// #30326
  403760:	cmp	w20, w0
  403764:	b.ne	4036bc <ferror@plt+0x197c>  // b.any
  403768:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  40376c:	add	x0, x0, #0x34d
  403770:	b	403668 <ferror@plt+0x1928>
  403774:	mov	w0, #0xbaab                	// #47787
  403778:	cmp	w20, w0
  40377c:	b.eq	404138 <ferror@plt+0x23f8>  // b.none
  403780:	b.hi	4037e8 <ferror@plt+0x1aa8>  // b.pmore
  403784:	mov	w0, #0xa390                	// #41872
  403788:	cmp	w20, w0
  40378c:	b.eq	404144 <ferror@plt+0x2404>  // b.none
  403790:	b.hi	4037c4 <ferror@plt+0x1a84>  // b.pmore
  403794:	mov	w0, #0x9041                	// #36929
  403798:	cmp	w20, w0
  40379c:	b.eq	404150 <ferror@plt+0x2410>  // b.none
  4037a0:	mov	w0, #0x9080                	// #36992
  4037a4:	cmp	w20, w0
  4037a8:	b.eq	40415c <ferror@plt+0x241c>  // b.none
  4037ac:	mov	w0, #0x9026                	// #36902
  4037b0:	cmp	w20, w0
  4037b4:	b.ne	4036bc <ferror@plt+0x197c>  // b.any
  4037b8:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  4037bc:	add	x0, x0, #0xfef
  4037c0:	b	403668 <ferror@plt+0x1928>
  4037c4:	mov	w0, #0xabc7                	// #43975
  4037c8:	cmp	w20, w0
  4037cc:	b.eq	404168 <ferror@plt+0x2428>  // b.none
  4037d0:	mov	w0, #0xad45                	// #44357
  4037d4:	cmp	w20, w0
  4037d8:	b.ne	4036bc <ferror@plt+0x197c>  // b.any
  4037dc:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  4037e0:	add	x0, x0, #0xe
  4037e4:	b	403668 <ferror@plt+0x1928>
  4037e8:	mov	w0, #0xfeb0                	// #65200
  4037ec:	cmp	w20, w0
  4037f0:	b.eq	404174 <ferror@plt+0x2434>  // b.none
  4037f4:	b.hi	403828 <ferror@plt+0x1ae8>  // b.pmore
  4037f8:	mov	w0, #0xdead                	// #57005
  4037fc:	cmp	w20, w0
  403800:	b.eq	404180 <ferror@plt+0x2440>  // b.none
  403804:	mov	w0, #0xf00d                	// #61453
  403808:	cmp	w20, w0
  40380c:	b.eq	40418c <ferror@plt+0x244c>  // b.none
  403810:	mov	w0, #0xbeef                	// #48879
  403814:	cmp	w20, w0
  403818:	b.ne	4036bc <ferror@plt+0x197c>  // b.any
  40381c:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403820:	add	x0, x0, #0x387
  403824:	b	403668 <ferror@plt+0x1928>
  403828:	mov	w0, #0xfeba                	// #65210
  40382c:	cmp	w20, w0
  403830:	b.eq	404198 <ferror@plt+0x2458>  // b.none
  403834:	mov	w0, #0xfebb                	// #65211
  403838:	cmp	w20, w0
  40383c:	b.ne	4036bc <ferror@plt+0x197c>  // b.any
  403840:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  403844:	add	x0, x0, #0x27
  403848:	b	403668 <ferror@plt+0x1928>
  40384c:	ldp	x19, x20, [sp, #16]
  403850:	mov	w2, #0x5                   	// #5
  403854:	ldp	x29, x30, [sp], #32
  403858:	adrp	x1, 43f000 <warn@@Base+0x5a24>
  40385c:	mov	x0, #0x0                   	// #0
  403860:	add	x1, x1, #0x7f
  403864:	b	401c70 <dcgettext@plt>
  403868:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  40386c:	add	x0, x0, #0xd9f
  403870:	b	403668 <ferror@plt+0x1928>
  403874:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  403878:	add	x0, x0, #0xdab
  40387c:	b	403668 <ferror@plt+0x1928>
  403880:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  403884:	add	x0, x0, #0xdb3
  403888:	b	403668 <ferror@plt+0x1928>
  40388c:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  403890:	add	x0, x0, #0xdbb
  403894:	b	403668 <ferror@plt+0x1928>
  403898:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  40389c:	add	x0, x0, #0xdc5
  4038a0:	b	403668 <ferror@plt+0x1928>
  4038a4:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  4038a8:	add	x0, x0, #0xdd1
  4038ac:	b	403668 <ferror@plt+0x1928>
  4038b0:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  4038b4:	add	x0, x0, #0xddc
  4038b8:	b	403668 <ferror@plt+0x1928>
  4038bc:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  4038c0:	add	x0, x0, #0xdeb
  4038c4:	b	403668 <ferror@plt+0x1928>
  4038c8:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  4038cc:	add	x0, x0, #0xe01
  4038d0:	b	403668 <ferror@plt+0x1928>
  4038d4:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  4038d8:	add	x0, x0, #0xe10
  4038dc:	b	403668 <ferror@plt+0x1928>
  4038e0:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  4038e4:	add	x0, x0, #0xe15
  4038e8:	b	403668 <ferror@plt+0x1928>
  4038ec:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  4038f0:	add	x0, x0, #0xe24
  4038f4:	b	403668 <ferror@plt+0x1928>
  4038f8:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  4038fc:	add	x0, x0, #0xe2e
  403900:	b	403668 <ferror@plt+0x1928>
  403904:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  403908:	add	x0, x0, #0xe3a
  40390c:	b	403668 <ferror@plt+0x1928>
  403910:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  403914:	add	x0, x0, #0xe42
  403918:	b	403668 <ferror@plt+0x1928>
  40391c:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  403920:	add	x0, x0, #0xe4c
  403924:	b	403668 <ferror@plt+0x1928>
  403928:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  40392c:	add	x0, x0, #0xe56
  403930:	b	403668 <ferror@plt+0x1928>
  403934:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  403938:	add	x0, x0, #0xe5a
  40393c:	b	403668 <ferror@plt+0x1928>
  403940:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  403944:	add	x0, x0, #0xe79
  403948:	b	403668 <ferror@plt+0x1928>
  40394c:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  403950:	add	x0, x0, #0xe86
  403954:	b	403668 <ferror@plt+0x1928>
  403958:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  40395c:	add	x0, x0, #0xe8f
  403960:	b	403668 <ferror@plt+0x1928>
  403964:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  403968:	add	x0, x0, #0xe95
  40396c:	b	403668 <ferror@plt+0x1928>
  403970:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  403974:	add	x0, x0, #0xe99
  403978:	b	403668 <ferror@plt+0x1928>
  40397c:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  403980:	add	x0, x0, #0xead
  403984:	b	403668 <ferror@plt+0x1928>
  403988:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  40398c:	add	x0, x0, #0xec1
  403990:	b	403668 <ferror@plt+0x1928>
  403994:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  403998:	add	x0, x0, #0xeca
  40399c:	b	403668 <ferror@plt+0x1928>
  4039a0:	adrp	x0, 445000 <warn@@Base+0xba24>
  4039a4:	add	x0, x0, #0x548
  4039a8:	b	403668 <ferror@plt+0x1928>
  4039ac:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  4039b0:	add	x0, x0, #0xeda
  4039b4:	b	403668 <ferror@plt+0x1928>
  4039b8:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  4039bc:	add	x0, x0, #0xee9
  4039c0:	b	403668 <ferror@plt+0x1928>
  4039c4:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  4039c8:	add	x0, x0, #0xef9
  4039cc:	b	403668 <ferror@plt+0x1928>
  4039d0:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  4039d4:	add	x0, x0, #0xf05
  4039d8:	b	403668 <ferror@plt+0x1928>
  4039dc:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  4039e0:	add	x0, x0, #0xf14
  4039e4:	b	403668 <ferror@plt+0x1928>
  4039e8:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  4039ec:	add	x0, x0, #0xf20
  4039f0:	b	403668 <ferror@plt+0x1928>
  4039f4:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  4039f8:	add	x0, x0, #0xf30
  4039fc:	b	403668 <ferror@plt+0x1928>
  403a00:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  403a04:	add	x0, x0, #0xf42
  403a08:	b	403668 <ferror@plt+0x1928>
  403a0c:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  403a10:	add	x0, x0, #0xf64
  403a14:	b	403668 <ferror@plt+0x1928>
  403a18:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  403a1c:	add	x0, x0, #0xf83
  403a20:	b	403668 <ferror@plt+0x1928>
  403a24:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  403a28:	add	x0, x0, #0xf8f
  403a2c:	b	403668 <ferror@plt+0x1928>
  403a30:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  403a34:	add	x0, x0, #0xfb1
  403a38:	b	403668 <ferror@plt+0x1928>
  403a3c:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  403a40:	add	x0, x0, #0xfcb
  403a44:	b	403668 <ferror@plt+0x1928>
  403a48:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  403a4c:	add	x0, x0, #0xfe8
  403a50:	b	403668 <ferror@plt+0x1928>
  403a54:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  403a58:	add	x0, x0, #0xffe
  403a5c:	b	403668 <ferror@plt+0x1928>
  403a60:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403a64:	add	x0, x0, #0x21
  403a68:	b	403668 <ferror@plt+0x1928>
  403a6c:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403a70:	add	x0, x0, #0x4f
  403a74:	b	403668 <ferror@plt+0x1928>
  403a78:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403a7c:	add	x0, x0, #0x6d
  403a80:	b	403668 <ferror@plt+0x1928>
  403a84:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403a88:	add	x0, x0, #0x80
  403a8c:	b	403668 <ferror@plt+0x1928>
  403a90:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403a94:	add	x0, x0, #0x9f
  403a98:	b	403668 <ferror@plt+0x1928>
  403a9c:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403aa0:	add	x0, x0, #0xbe
  403aa4:	b	403668 <ferror@plt+0x1928>
  403aa8:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403aac:	add	x0, x0, #0xdb
  403ab0:	b	403668 <ferror@plt+0x1928>
  403ab4:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403ab8:	add	x0, x0, #0x10c
  403abc:	b	403668 <ferror@plt+0x1928>
  403ac0:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403ac4:	add	x0, x0, #0x139
  403ac8:	b	403668 <ferror@plt+0x1928>
  403acc:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403ad0:	add	x0, x0, #0x15b
  403ad4:	b	403668 <ferror@plt+0x1928>
  403ad8:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403adc:	add	x0, x0, #0x17d
  403ae0:	b	403668 <ferror@plt+0x1928>
  403ae4:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403ae8:	add	x0, x0, #0x19f
  403aec:	b	403668 <ferror@plt+0x1928>
  403af0:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403af4:	add	x0, x0, #0x1c1
  403af8:	b	403668 <ferror@plt+0x1928>
  403afc:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403b00:	add	x0, x0, #0x1d6
  403b04:	b	403668 <ferror@plt+0x1928>
  403b08:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403b0c:	add	x0, x0, #0x204
  403b10:	b	403668 <ferror@plt+0x1928>
  403b14:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403b18:	add	x0, x0, #0x210
  403b1c:	b	403668 <ferror@plt+0x1928>
  403b20:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403b24:	add	x0, x0, #0x23e
  403b28:	b	403668 <ferror@plt+0x1928>
  403b2c:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403b30:	add	x0, x0, #0x268
  403b34:	b	403668 <ferror@plt+0x1928>
  403b38:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403b3c:	add	x0, x0, #0x288
  403b40:	b	403668 <ferror@plt+0x1928>
  403b44:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403b48:	add	x0, x0, #0x2a9
  403b4c:	b	403668 <ferror@plt+0x1928>
  403b50:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403b54:	add	x0, x0, #0x2d5
  403b58:	b	403668 <ferror@plt+0x1928>
  403b5c:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403b60:	add	x0, x0, #0x30d
  403b64:	b	403668 <ferror@plt+0x1928>
  403b68:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403b6c:	add	x0, x0, #0x31b
  403b70:	b	403668 <ferror@plt+0x1928>
  403b74:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403b78:	add	x0, x0, #0x33b
  403b7c:	b	403668 <ferror@plt+0x1928>
  403b80:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403b84:	add	x0, x0, #0x348
  403b88:	b	403668 <ferror@plt+0x1928>
  403b8c:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403b90:	add	x0, x0, #0x34d
  403b94:	b	403668 <ferror@plt+0x1928>
  403b98:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403b9c:	add	x0, x0, #0x352
  403ba0:	b	403668 <ferror@plt+0x1928>
  403ba4:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403ba8:	add	x0, x0, #0x35f
  403bac:	b	403668 <ferror@plt+0x1928>
  403bb0:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403bb4:	add	x0, x0, #0x387
  403bb8:	b	403668 <ferror@plt+0x1928>
  403bbc:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403bc0:	add	x0, x0, #0x38f
  403bc4:	b	403668 <ferror@plt+0x1928>
  403bc8:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403bcc:	add	x0, x0, #0x397
  403bd0:	b	403668 <ferror@plt+0x1928>
  403bd4:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403bd8:	add	x0, x0, #0x3a0
  403bdc:	b	403668 <ferror@plt+0x1928>
  403be0:	adrp	x0, 445000 <warn@@Base+0xba24>
  403be4:	add	x0, x0, #0x534
  403be8:	b	403668 <ferror@plt+0x1928>
  403bec:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403bf0:	add	x0, x0, #0x3ae
  403bf4:	b	403668 <ferror@plt+0x1928>
  403bf8:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403bfc:	add	x0, x0, #0x3c9
  403c00:	b	403668 <ferror@plt+0x1928>
  403c04:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403c08:	add	x0, x0, #0x3e9
  403c0c:	b	403668 <ferror@plt+0x1928>
  403c10:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403c14:	add	x0, x0, #0x417
  403c18:	b	403668 <ferror@plt+0x1928>
  403c1c:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403c20:	add	x0, x0, #0x43b
  403c24:	b	403668 <ferror@plt+0x1928>
  403c28:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403c2c:	add	x0, x0, #0x457
  403c30:	b	403668 <ferror@plt+0x1928>
  403c34:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403c38:	add	x0, x0, #0x471
  403c3c:	b	403668 <ferror@plt+0x1928>
  403c40:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403c44:	add	x0, x0, #0x49a
  403c48:	b	403668 <ferror@plt+0x1928>
  403c4c:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403c50:	add	x0, x0, #0x4bf
  403c54:	b	403668 <ferror@plt+0x1928>
  403c58:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403c5c:	add	x0, x0, #0x4cd
  403c60:	b	403668 <ferror@plt+0x1928>
  403c64:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403c68:	add	x0, x0, #0x4f0
  403c6c:	b	403668 <ferror@plt+0x1928>
  403c70:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403c74:	add	x0, x0, #0x4ff
  403c78:	b	403668 <ferror@plt+0x1928>
  403c7c:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403c80:	add	x0, x0, #0x528
  403c84:	b	403668 <ferror@plt+0x1928>
  403c88:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403c8c:	add	x0, x0, #0x540
  403c90:	b	403668 <ferror@plt+0x1928>
  403c94:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403c98:	add	x0, x0, #0x567
  403c9c:	b	403668 <ferror@plt+0x1928>
  403ca0:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403ca4:	add	x0, x0, #0x585
  403ca8:	b	403668 <ferror@plt+0x1928>
  403cac:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403cb0:	add	x0, x0, #0x59e
  403cb4:	b	403668 <ferror@plt+0x1928>
  403cb8:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403cbc:	add	x0, x0, #0x5a6
  403cc0:	b	403668 <ferror@plt+0x1928>
  403cc4:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403cc8:	add	x0, x0, #0x5d4
  403ccc:	b	403668 <ferror@plt+0x1928>
  403cd0:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403cd4:	add	x0, x0, #0x606
  403cd8:	b	403668 <ferror@plt+0x1928>
  403cdc:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403ce0:	add	x0, x0, #0x615
  403ce4:	b	403668 <ferror@plt+0x1928>
  403ce8:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403cec:	add	x0, x0, #0x63f
  403cf0:	b	403668 <ferror@plt+0x1928>
  403cf4:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403cf8:	add	x0, x0, #0x661
  403cfc:	b	403668 <ferror@plt+0x1928>
  403d00:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403d04:	add	x0, x0, #0x67d
  403d08:	b	403668 <ferror@plt+0x1928>
  403d0c:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403d10:	add	x0, x0, #0x6a1
  403d14:	b	403668 <ferror@plt+0x1928>
  403d18:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403d1c:	add	x0, x0, #0x6d9
  403d20:	b	403668 <ferror@plt+0x1928>
  403d24:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403d28:	add	x0, x0, #0x702
  403d2c:	b	403668 <ferror@plt+0x1928>
  403d30:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403d34:	add	x0, x0, #0x70f
  403d38:	b	403668 <ferror@plt+0x1928>
  403d3c:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403d40:	add	x0, x0, #0x723
  403d44:	b	403668 <ferror@plt+0x1928>
  403d48:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403d4c:	add	x0, x0, #0x745
  403d50:	b	403668 <ferror@plt+0x1928>
  403d54:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403d58:	add	x0, x0, #0x76a
  403d5c:	b	403668 <ferror@plt+0x1928>
  403d60:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403d64:	add	x0, x0, #0x779
  403d68:	b	403668 <ferror@plt+0x1928>
  403d6c:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403d70:	add	x0, x0, #0x7a4
  403d74:	b	403668 <ferror@plt+0x1928>
  403d78:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403d7c:	add	x0, x0, #0x7c5
  403d80:	b	403668 <ferror@plt+0x1928>
  403d84:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403d88:	add	x0, x0, #0x7d4
  403d8c:	b	403668 <ferror@plt+0x1928>
  403d90:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403d94:	add	x0, x0, #0x7eb
  403d98:	b	403668 <ferror@plt+0x1928>
  403d9c:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403da0:	add	x0, x0, #0x814
  403da4:	b	403668 <ferror@plt+0x1928>
  403da8:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403dac:	add	x0, x0, #0x83d
  403db0:	b	403668 <ferror@plt+0x1928>
  403db4:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403db8:	add	x0, x0, #0x865
  403dbc:	b	403668 <ferror@plt+0x1928>
  403dc0:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403dc4:	add	x0, x0, #0x87a
  403dc8:	b	403668 <ferror@plt+0x1928>
  403dcc:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403dd0:	add	x0, x0, #0x8ae
  403dd4:	b	403668 <ferror@plt+0x1928>
  403dd8:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403ddc:	add	x0, x0, #0x8c9
  403de0:	b	403668 <ferror@plt+0x1928>
  403de4:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403de8:	add	x0, x0, #0x8ed
  403dec:	b	403668 <ferror@plt+0x1928>
  403df0:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403df4:	add	x0, x0, #0x91d
  403df8:	b	403668 <ferror@plt+0x1928>
  403dfc:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403e00:	add	x0, x0, #0x935
  403e04:	b	403668 <ferror@plt+0x1928>
  403e08:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403e0c:	add	x0, x0, #0x94d
  403e10:	b	403668 <ferror@plt+0x1928>
  403e14:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403e18:	add	x0, x0, #0x96e
  403e1c:	b	403668 <ferror@plt+0x1928>
  403e20:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403e24:	add	x0, x0, #0x9b0
  403e28:	b	403668 <ferror@plt+0x1928>
  403e2c:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403e30:	add	x0, x0, #0x9ce
  403e34:	b	403668 <ferror@plt+0x1928>
  403e38:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403e3c:	add	x0, x0, #0xa00
  403e40:	b	403668 <ferror@plt+0x1928>
  403e44:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403e48:	add	x0, x0, #0xa2b
  403e4c:	b	403668 <ferror@plt+0x1928>
  403e50:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403e54:	add	x0, x0, #0xa54
  403e58:	b	403668 <ferror@plt+0x1928>
  403e5c:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403e60:	add	x0, x0, #0xa76
  403e64:	b	403668 <ferror@plt+0x1928>
  403e68:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403e6c:	add	x0, x0, #0xa81
  403e70:	b	403668 <ferror@plt+0x1928>
  403e74:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403e78:	add	x0, x0, #0xab6
  403e7c:	b	403668 <ferror@plt+0x1928>
  403e80:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403e84:	add	x0, x0, #0xae8
  403e88:	b	403668 <ferror@plt+0x1928>
  403e8c:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403e90:	add	x0, x0, #0xb06
  403e94:	b	403668 <ferror@plt+0x1928>
  403e98:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403e9c:	add	x0, x0, #0xb18
  403ea0:	b	403668 <ferror@plt+0x1928>
  403ea4:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403ea8:	add	x0, x0, #0xb40
  403eac:	b	403668 <ferror@plt+0x1928>
  403eb0:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403eb4:	add	x0, x0, #0xb61
  403eb8:	b	403668 <ferror@plt+0x1928>
  403ebc:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403ec0:	add	x0, x0, #0xb6c
  403ec4:	b	403668 <ferror@plt+0x1928>
  403ec8:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403ecc:	add	x0, x0, #0xb77
  403ed0:	b	403668 <ferror@plt+0x1928>
  403ed4:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403ed8:	add	x0, x0, #0xb88
  403edc:	b	403668 <ferror@plt+0x1928>
  403ee0:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403ee4:	add	x0, x0, #0xb90
  403ee8:	b	403668 <ferror@plt+0x1928>
  403eec:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403ef0:	add	x0, x0, #0xb9f
  403ef4:	b	403668 <ferror@plt+0x1928>
  403ef8:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403efc:	add	x0, x0, #0xbc7
  403f00:	b	403668 <ferror@plt+0x1928>
  403f04:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403f08:	add	x0, x0, #0xbf4
  403f0c:	b	403668 <ferror@plt+0x1928>
  403f10:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403f14:	add	x0, x0, #0xc20
  403f18:	b	403668 <ferror@plt+0x1928>
  403f1c:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403f20:	add	x0, x0, #0xc4d
  403f24:	b	403668 <ferror@plt+0x1928>
  403f28:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403f2c:	add	x0, x0, #0xc66
  403f30:	b	403668 <ferror@plt+0x1928>
  403f34:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403f38:	add	x0, x0, #0xc93
  403f3c:	b	403668 <ferror@plt+0x1928>
  403f40:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403f44:	add	x0, x0, #0xcb3
  403f48:	b	403668 <ferror@plt+0x1928>
  403f4c:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403f50:	add	x0, x0, #0xce5
  403f54:	b	403668 <ferror@plt+0x1928>
  403f58:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403f5c:	add	x0, x0, #0xd17
  403f60:	b	403668 <ferror@plt+0x1928>
  403f64:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403f68:	add	x0, x0, #0xd1d
  403f6c:	b	403668 <ferror@plt+0x1928>
  403f70:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403f74:	add	x0, x0, #0xd42
  403f78:	b	403668 <ferror@plt+0x1928>
  403f7c:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403f80:	add	x0, x0, #0xd4f
  403f84:	b	403668 <ferror@plt+0x1928>
  403f88:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403f8c:	add	x0, x0, #0xd6e
  403f90:	b	403668 <ferror@plt+0x1928>
  403f94:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403f98:	add	x0, x0, #0xd7c
  403f9c:	b	403668 <ferror@plt+0x1928>
  403fa0:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403fa4:	add	x0, x0, #0xdae
  403fa8:	b	403668 <ferror@plt+0x1928>
  403fac:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403fb0:	add	x0, x0, #0xdca
  403fb4:	b	403668 <ferror@plt+0x1928>
  403fb8:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403fbc:	add	x0, x0, #0xde6
  403fc0:	b	403668 <ferror@plt+0x1928>
  403fc4:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403fc8:	add	x0, x0, #0xe02
  403fcc:	b	403668 <ferror@plt+0x1928>
  403fd0:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403fd4:	add	x0, x0, #0xe20
  403fd8:	b	403668 <ferror@plt+0x1928>
  403fdc:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403fe0:	add	x0, x0, #0xe3c
  403fe4:	b	403668 <ferror@plt+0x1928>
  403fe8:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403fec:	add	x0, x0, #0xe59
  403ff0:	b	403668 <ferror@plt+0x1928>
  403ff4:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  403ff8:	add	x0, x0, #0xe76
  403ffc:	b	403668 <ferror@plt+0x1928>
  404000:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  404004:	add	x0, x0, #0xe91
  404008:	b	403668 <ferror@plt+0x1928>
  40400c:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  404010:	add	x0, x0, #0xea7
  404014:	b	403668 <ferror@plt+0x1928>
  404018:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  40401c:	add	x0, x0, #0xec6
  404020:	b	403668 <ferror@plt+0x1928>
  404024:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  404028:	add	x0, x0, #0xee7
  40402c:	b	403668 <ferror@plt+0x1928>
  404030:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  404034:	add	x0, x0, #0xf03
  404038:	b	403668 <ferror@plt+0x1928>
  40403c:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  404040:	add	x0, x0, #0xf1c
  404044:	b	403668 <ferror@plt+0x1928>
  404048:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  40404c:	add	x0, x0, #0xf3c
  404050:	b	403668 <ferror@plt+0x1928>
  404054:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  404058:	add	x0, x0, #0xf46
  40405c:	b	403668 <ferror@plt+0x1928>
  404060:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  404064:	add	x0, x0, #0xf5f
  404068:	b	403668 <ferror@plt+0x1928>
  40406c:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  404070:	add	x0, x0, #0xf6e
  404074:	b	403668 <ferror@plt+0x1928>
  404078:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  40407c:	add	x0, x0, #0xf74
  404080:	b	403668 <ferror@plt+0x1928>
  404084:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  404088:	add	x0, x0, #0xf7c
  40408c:	b	403668 <ferror@plt+0x1928>
  404090:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  404094:	add	x0, x0, #0xf83
  404098:	b	403668 <ferror@plt+0x1928>
  40409c:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  4040a0:	add	x0, x0, #0xf9a
  4040a4:	b	403668 <ferror@plt+0x1928>
  4040a8:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  4040ac:	add	x0, x0, #0xfa4
  4040b0:	b	403668 <ferror@plt+0x1928>
  4040b4:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  4040b8:	add	x0, x0, #0x6a
  4040bc:	b	403668 <ferror@plt+0x1928>
  4040c0:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  4040c4:	add	x0, x0, #0xd97
  4040c8:	b	403668 <ferror@plt+0x1928>
  4040cc:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  4040d0:	add	x0, x0, #0x49a
  4040d4:	b	403668 <ferror@plt+0x1928>
  4040d8:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  4040dc:	add	x0, x0, #0x661
  4040e0:	b	403668 <ferror@plt+0x1928>
  4040e4:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  4040e8:	add	x0, x0, #0x33
  4040ec:	b	403668 <ferror@plt+0x1928>
  4040f0:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  4040f4:	add	x0, x0, #0x31b
  4040f8:	b	403668 <ferror@plt+0x1928>
  4040fc:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  404100:	add	x0, x0, #0xfd0
  404104:	b	403668 <ferror@plt+0x1928>
  404108:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  40410c:	add	x0, x0, #0x33b
  404110:	b	403668 <ferror@plt+0x1928>
  404114:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  404118:	add	x0, x0, #0x62
  40411c:	b	403668 <ferror@plt+0x1928>
  404120:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  404124:	add	x0, x0, #0x53
  404128:	b	403668 <ferror@plt+0x1928>
  40412c:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  404130:	add	x0, x0, #0x348
  404134:	b	403668 <ferror@plt+0x1928>
  404138:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  40413c:	add	x0, x0, #0xb06
  404140:	b	403668 <ferror@plt+0x1928>
  404144:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  404148:	add	x0, x0, #0xe4c
  40414c:	b	403668 <ferror@plt+0x1928>
  404150:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  404154:	add	x0, x0, #0x35f
  404158:	b	403668 <ferror@plt+0x1928>
  40415c:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  404160:	add	x0, x0, #0x352
  404164:	b	403668 <ferror@plt+0x1928>
  404168:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  40416c:	add	x0, x0, #0x3ae
  404170:	b	403668 <ferror@plt+0x1928>
  404174:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  404178:	add	x0, x0, #0x27
  40417c:	b	403668 <ferror@plt+0x1928>
  404180:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  404184:	add	x0, x0, #0x38f
  404188:	b	403668 <ferror@plt+0x1928>
  40418c:	adrp	x0, 43e000 <warn@@Base+0x4a24>
  404190:	add	x0, x0, #0xff5
  404194:	b	403668 <ferror@plt+0x1928>
  404198:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  40419c:	add	x0, x0, #0x70
  4041a0:	b	403668 <ferror@plt+0x1928>
  4041a4:	stp	x29, x30, [sp, #-32]!
  4041a8:	mov	x29, sp
  4041ac:	stp	x19, x20, [sp, #16]
  4041b0:	mov	x20, x1
  4041b4:	mov	x1, #0xfe00                	// #65024
  4041b8:	movk	x1, #0x6fff, lsl #16
  4041bc:	cmp	x20, x1
  4041c0:	b.hi	40430c <ferror@plt+0x25cc>  // b.pmore
  4041c4:	mov	x1, #0xfdf4                	// #65012
  4041c8:	movk	x1, #0x6fff, lsl #16
  4041cc:	cmp	x20, x1
  4041d0:	b.hi	4042a0 <ferror@plt+0x2560>  // b.pmore
  4041d4:	cmp	x20, #0x22
  4041d8:	b.ls	4042e0 <ferror@plt+0x25a0>  // b.plast
  4041dc:	mov	x2, #0xffffffffffff0000    	// #-65536
  4041e0:	mov	x3, #0xfffffff             	// #268435455
  4041e4:	movk	x2, #0x9000, lsl #16
  4041e8:	add	x2, x20, x2
  4041ec:	ldrh	w1, [x0, #82]
  4041f0:	cmp	x2, x3
  4041f4:	b.hi	4047ec <ferror@plt+0x2aac>  // b.pmore
  4041f8:	cmp	w1, #0x71
  4041fc:	b.eq	4047d0 <ferror@plt+0x2a90>  // b.none
  404200:	b.hi	404664 <ferror@plt+0x2924>  // b.pmore
  404204:	cmp	w1, #0x15
  404208:	b.eq	404764 <ferror@plt+0x2a24>  // b.none
  40420c:	b.hi	40463c <ferror@plt+0x28fc>  // b.pmore
  404210:	cmp	w1, #0x14
  404214:	b.eq	404740 <ferror@plt+0x2a00>  // b.none
  404218:	cmp	w1, #0x15
  40421c:	b.eq	40464c <ferror@plt+0x290c>  // b.none
  404220:	and	w1, w1, #0xfffffffd
  404224:	cmp	w1, #0x8
  404228:	b.ne	40464c <ferror@plt+0x290c>  // b.any
  40422c:	mov	x1, #0xffffffff8fffffff    	// #-1879048193
  404230:	add	x1, x20, x1
  404234:	cmp	x1, #0x35
  404238:	b.hi	404704 <ferror@plt+0x29c4>  // b.pmore
  40423c:	adrp	x0, 459000 <warn@@Base+0x1fa24>
  404240:	add	x0, x0, #0xa38
  404244:	add	x0, x0, #0x40
  404248:	b	4046e8 <ferror@plt+0x29a8>
  40424c:	mov	x1, #0xffffffffffff0010    	// #-65520
  404250:	movk	x1, #0x9000, lsl #16
  404254:	add	x1, x20, x1
  404258:	cmp	x1, #0xf
  40425c:	b.hi	4041dc <ferror@plt+0x249c>  // b.pmore
  404260:	cmp	w1, #0xf
  404264:	b.hi	4041dc <ferror@plt+0x249c>  // b.pmore
  404268:	adrp	x2, 458000 <warn@@Base+0x1ea24>
  40426c:	add	x2, x2, #0xf60
  404270:	ldrh	w1, [x2, w1, uxtw #1]
  404274:	adr	x2, 404280 <ferror@plt+0x2540>
  404278:	add	x1, x2, w1, sxth #2
  40427c:	br	x1
  404280:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  404284:	add	x0, x0, #0x187
  404288:	ldp	x19, x20, [sp, #16]
  40428c:	ldp	x29, x30, [sp], #32
  404290:	ret
  404294:	adrp	x0, 441000 <warn@@Base+0x7a24>
  404298:	add	x0, x0, #0xd88
  40429c:	b	404288 <ferror@plt+0x2548>
  4042a0:	mov	x3, #0xffffffffffff020a    	// #-65014
  4042a4:	movk	x3, #0x9000, lsl #16
  4042a8:	add	x20, x20, x3
  4042ac:	cmp	x20, #0xa
  4042b0:	b.hi	4045f4 <ferror@plt+0x28b4>  // b.pmore
  4042b4:	cmp	w20, #0xa
  4042b8:	b.hi	4045f4 <ferror@plt+0x28b4>  // b.pmore
  4042bc:	adrp	x0, 458000 <warn@@Base+0x1ea24>
  4042c0:	add	x0, x0, #0xf80
  4042c4:	ldrh	w0, [x0, w20, uxtw #1]
  4042c8:	adr	x1, 4042d4 <ferror@plt+0x2594>
  4042cc:	add	x0, x1, w0, sxth #2
  4042d0:	br	x0
  4042d4:	adrp	x0, 449000 <warn@@Base+0xfa24>
  4042d8:	add	x0, x0, #0xdc8
  4042dc:	b	404288 <ferror@plt+0x2548>
  4042e0:	cmp	w20, #0x22
  4042e4:	b.hi	4041dc <ferror@plt+0x249c>  // b.pmore
  4042e8:	adrp	x1, 458000 <warn@@Base+0x1ea24>
  4042ec:	add	x1, x1, #0xf98
  4042f0:	ldrh	w1, [x1, w20, uxtw #1]
  4042f4:	adr	x2, 404300 <ferror@plt+0x25c0>
  4042f8:	add	x1, x2, w1, sxth #2
  4042fc:	br	x1
  404300:	adrp	x0, 449000 <warn@@Base+0xfa24>
  404304:	add	x0, x0, #0xca9
  404308:	b	404288 <ferror@plt+0x2548>
  40430c:	mov	w1, #0x6fffffff            	// #1879048191
  404310:	cmp	x20, x1
  404314:	b.hi	40435c <ferror@plt+0x261c>  // b.pmore
  404318:	mov	x1, #0xffef                	// #65519
  40431c:	movk	x1, #0x6fff, lsl #16
  404320:	cmp	x20, x1
  404324:	b.hi	40424c <ferror@plt+0x250c>  // b.pmore
  404328:	mov	x1, #0xffffffffffff010b    	// #-65269
  40432c:	movk	x1, #0x9000, lsl #16
  404330:	add	x1, x20, x1
  404334:	cmp	x1, #0xa
  404338:	b.hi	4041dc <ferror@plt+0x249c>  // b.pmore
  40433c:	cmp	w1, #0xa
  404340:	b.hi	4041dc <ferror@plt+0x249c>  // b.pmore
  404344:	adrp	x0, 458000 <warn@@Base+0x1ea24>
  404348:	add	x0, x0, #0xfe0
  40434c:	ldrh	w0, [x0, w1, uxtw #1]
  404350:	adr	x1, 40435c <ferror@plt+0x261c>
  404354:	add	x0, x1, w0, sxth #2
  404358:	br	x0
  40435c:	mov	x1, #0x7ffffffe            	// #2147483646
  404360:	cmp	x20, x1
  404364:	b.eq	4048d0 <ferror@plt+0x2b90>  // b.none
  404368:	mov	x1, #0x7fffffff            	// #2147483647
  40436c:	cmp	x20, x1
  404370:	b.eq	4048dc <ferror@plt+0x2b9c>  // b.none
  404374:	mov	x1, #0xfffd                	// #65533
  404378:	movk	x1, #0x7fff, lsl #16
  40437c:	cmp	x20, x1
  404380:	b.ne	4041dc <ferror@plt+0x249c>  // b.any
  404384:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  404388:	add	x0, x0, #0xa52
  40438c:	b	404288 <ferror@plt+0x2548>
  404390:	adrp	x0, 449000 <warn@@Base+0xfa24>
  404394:	add	x0, x0, #0xd0b
  404398:	b	404288 <ferror@plt+0x2548>
  40439c:	adrp	x0, 44a000 <warn@@Base+0x10a24>
  4043a0:	add	x0, x0, #0x39
  4043a4:	b	404288 <ferror@plt+0x2548>
  4043a8:	adrp	x0, 449000 <warn@@Base+0xfa24>
  4043ac:	add	x0, x0, #0xa02
  4043b0:	b	404288 <ferror@plt+0x2548>
  4043b4:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  4043b8:	add	x0, x0, #0xac
  4043bc:	b	404288 <ferror@plt+0x2548>
  4043c0:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  4043c4:	add	x0, x0, #0xa76
  4043c8:	b	404288 <ferror@plt+0x2548>
  4043cc:	adrp	x0, 450000 <warn@@Base+0x16a24>
  4043d0:	add	x0, x0, #0x76e
  4043d4:	b	404288 <ferror@plt+0x2548>
  4043d8:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  4043dc:	add	x0, x0, #0xb3
  4043e0:	b	404288 <ferror@plt+0x2548>
  4043e4:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  4043e8:	add	x0, x0, #0xba
  4043ec:	b	404288 <ferror@plt+0x2548>
  4043f0:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  4043f4:	add	x0, x0, #0xc2
  4043f8:	b	404288 <ferror@plt+0x2548>
  4043fc:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  404400:	add	x0, x0, #0xc8
  404404:	b	404288 <ferror@plt+0x2548>
  404408:	adrp	x0, 449000 <warn@@Base+0xfa24>
  40440c:	add	x0, x0, #0xc94
  404410:	b	404288 <ferror@plt+0x2548>
  404414:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  404418:	add	x0, x0, #0xcf
  40441c:	b	404288 <ferror@plt+0x2548>
  404420:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  404424:	add	x0, x0, #0xd4
  404428:	b	404288 <ferror@plt+0x2548>
  40442c:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  404430:	add	x0, x0, #0xdb
  404434:	b	404288 <ferror@plt+0x2548>
  404438:	adrp	x0, 458000 <warn@@Base+0x1ea24>
  40443c:	add	x0, x0, #0xde
  404440:	b	404288 <ferror@plt+0x2548>
  404444:	adrp	x0, 44f000 <warn@@Base+0x15a24>
  404448:	add	x0, x0, #0x725
  40444c:	b	404288 <ferror@plt+0x2548>
  404450:	adrp	x0, 449000 <warn@@Base+0xfa24>
  404454:	add	x0, x0, #0xd0e
  404458:	b	404288 <ferror@plt+0x2548>
  40445c:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  404460:	add	x0, x0, #0xe1
  404464:	b	404288 <ferror@plt+0x2548>
  404468:	adrp	x0, 449000 <warn@@Base+0xfa24>
  40446c:	add	x0, x0, #0xcfc
  404470:	b	404288 <ferror@plt+0x2548>
  404474:	adrp	x0, 442000 <warn@@Base+0x8a24>
  404478:	add	x0, x0, #0x9c8
  40447c:	b	404288 <ferror@plt+0x2548>
  404480:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  404484:	add	x0, x0, #0xe8
  404488:	b	404288 <ferror@plt+0x2548>
  40448c:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  404490:	add	x0, x0, #0xf0
  404494:	b	404288 <ferror@plt+0x2548>
  404498:	adrp	x0, 458000 <warn@@Base+0x1ea24>
  40449c:	add	x0, x0, #0x99
  4044a0:	b	404288 <ferror@plt+0x2548>
  4044a4:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  4044a8:	add	x0, x0, #0x11a
  4044ac:	b	404288 <ferror@plt+0x2548>
  4044b0:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  4044b4:	add	x0, x0, #0xf7
  4044b8:	b	404288 <ferror@plt+0x2548>
  4044bc:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  4044c0:	add	x0, x0, #0x128
  4044c4:	b	404288 <ferror@plt+0x2548>
  4044c8:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  4044cc:	add	x0, x0, #0x102
  4044d0:	b	404288 <ferror@plt+0x2548>
  4044d4:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  4044d8:	add	x0, x0, #0x10f
  4044dc:	b	404288 <ferror@plt+0x2548>
  4044e0:	adrp	x0, 449000 <warn@@Base+0xfa24>
  4044e4:	add	x0, x0, #0x9f6
  4044e8:	b	404288 <ferror@plt+0x2548>
  4044ec:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  4044f0:	add	x0, x0, #0x117
  4044f4:	b	404288 <ferror@plt+0x2548>
  4044f8:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  4044fc:	add	x0, x0, #0x125
  404500:	b	404288 <ferror@plt+0x2548>
  404504:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  404508:	add	x0, x0, #0x135
  40450c:	b	404288 <ferror@plt+0x2548>
  404510:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  404514:	add	x0, x0, #0x14b
  404518:	b	404288 <ferror@plt+0x2548>
  40451c:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  404520:	add	x0, x0, #0x153
  404524:	b	404288 <ferror@plt+0x2548>
  404528:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  40452c:	add	x0, x0, #0x15a
  404530:	b	404288 <ferror@plt+0x2548>
  404534:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  404538:	add	x0, x0, #0x162
  40453c:	b	404288 <ferror@plt+0x2548>
  404540:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  404544:	add	x0, x0, #0x16c
  404548:	b	404288 <ferror@plt+0x2548>
  40454c:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  404550:	add	x0, x0, #0x174
  404554:	b	404288 <ferror@plt+0x2548>
  404558:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  40455c:	add	x0, x0, #0x17d
  404560:	b	404288 <ferror@plt+0x2548>
  404564:	adrp	x0, 443000 <warn@@Base+0x9a24>
  404568:	add	x0, x0, #0x428
  40456c:	b	404288 <ferror@plt+0x2548>
  404570:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  404574:	add	x0, x0, #0x197
  404578:	b	404288 <ferror@plt+0x2548>
  40457c:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  404580:	add	x0, x0, #0x19e
  404584:	b	404288 <ferror@plt+0x2548>
  404588:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  40458c:	add	x0, x0, #0x1a6
  404590:	b	404288 <ferror@plt+0x2548>
  404594:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  404598:	add	x0, x0, #0x1ae
  40459c:	b	404288 <ferror@plt+0x2548>
  4045a0:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  4045a4:	add	x0, x0, #0x1ba
  4045a8:	b	404288 <ferror@plt+0x2548>
  4045ac:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  4045b0:	add	x0, x0, #0x1d0
  4045b4:	b	404288 <ferror@plt+0x2548>
  4045b8:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  4045bc:	add	x0, x0, #0x1d9
  4045c0:	b	404288 <ferror@plt+0x2548>
  4045c4:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  4045c8:	add	x0, x0, #0x1e1
  4045cc:	b	404288 <ferror@plt+0x2548>
  4045d0:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  4045d4:	add	x0, x0, #0x1e8
  4045d8:	b	404288 <ferror@plt+0x2548>
  4045dc:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  4045e0:	add	x0, x0, #0x1f2
  4045e4:	b	404288 <ferror@plt+0x2548>
  4045e8:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  4045ec:	add	x0, x0, #0x1fa
  4045f0:	b	404288 <ferror@plt+0x2548>
  4045f4:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  4045f8:	add	x0, x0, #0x205
  4045fc:	b	404288 <ferror@plt+0x2548>
  404600:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  404604:	add	x0, x0, #0x213
  404608:	b	404288 <ferror@plt+0x2548>
  40460c:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  404610:	add	x0, x0, #0x220
  404614:	b	404288 <ferror@plt+0x2548>
  404618:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  40461c:	add	x0, x0, #0x22f
  404620:	b	404288 <ferror@plt+0x2548>
  404624:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  404628:	add	x0, x0, #0x23b
  40462c:	b	404288 <ferror@plt+0x2548>
  404630:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  404634:	add	x0, x0, #0x249
  404638:	b	404288 <ferror@plt+0x2548>
  40463c:	cmp	w1, #0x2b
  404640:	b.eq	4046f4 <ferror@plt+0x29b4>  // b.none
  404644:	cmp	w1, #0x32
  404648:	b.eq	404780 <ferror@plt+0x2a40>  // b.none
  40464c:	ldrb	w0, [x0, #31]
  404650:	cmp	w0, #0x6
  404654:	b.ne	404704 <ferror@plt+0x29c4>  // b.any
  404658:	mov	x0, x20
  40465c:	bl	402d40 <ferror@plt+0x1000>
  404660:	b	4046ec <ferror@plt+0x29ac>
  404664:	cmp	w1, #0xb7
  404668:	b.eq	4046cc <ferror@plt+0x298c>  // b.none
  40466c:	b.hi	4046a8 <ferror@plt+0x2968>  // b.pmore
  404670:	cmp	w1, #0x87
  404674:	b.eq	40478c <ferror@plt+0x2a4c>  // b.none
  404678:	cmp	w1, #0x8c
  40467c:	b.ne	40464c <ferror@plt+0x290c>  // b.any
  404680:	cmp	x2, #0x3
  404684:	b.hi	404704 <ferror@plt+0x29c4>  // b.pmore
  404688:	cmp	w2, #0x3
  40468c:	b.hi	404704 <ferror@plt+0x29c4>  // b.pmore
  404690:	adrp	x0, 458000 <warn@@Base+0x1ea24>
  404694:	add	x0, x0, #0xff8
  404698:	ldrh	w0, [x0, w2, uxtw #1]
  40469c:	adr	x1, 4046a8 <ferror@plt+0x2968>
  4046a0:	add	x0, x1, w0, sxth #2
  4046a4:	br	x0
  4046a8:	mov	w2, #0x9026                	// #36902
  4046ac:	cmp	w1, w2
  4046b0:	b.ne	40464c <ferror@plt+0x290c>  // b.any
  4046b4:	mov	x0, #0x70000000            	// #1879048192
  4046b8:	cmp	x20, x0
  4046bc:	b.ne	404704 <ferror@plt+0x29c4>  // b.any
  4046c0:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  4046c4:	add	x0, x0, #0x26a
  4046c8:	b	404288 <ferror@plt+0x2548>
  4046cc:	mov	x1, #0xffffffff8fffffff    	// #-1879048193
  4046d0:	add	x1, x20, x1
  4046d4:	cmp	x1, #0x4
  4046d8:	b.hi	404704 <ferror@plt+0x29c4>  // b.pmore
  4046dc:	adrp	x0, 459000 <warn@@Base+0x1fa24>
  4046e0:	add	x0, x0, #0xa38
  4046e4:	add	x0, x0, #0x18
  4046e8:	ldr	x0, [x0, x1, lsl #3]
  4046ec:	cbnz	x0, 404288 <ferror@plt+0x2548>
  4046f0:	b	404704 <ferror@plt+0x29c4>
  4046f4:	mov	x0, #0x1                   	// #1
  4046f8:	movk	x0, #0x7000, lsl #16
  4046fc:	cmp	x20, x0
  404700:	b.eq	4048e8 <ferror@plt+0x2ba8>  // b.none
  404704:	adrp	x1, 43f000 <warn@@Base+0x5a24>
  404708:	add	x1, x1, #0x290
  40470c:	mov	w2, #0x5                   	// #5
  404710:	adrp	x19, 48b000 <warn@@Base+0x51a24>
  404714:	add	x19, x19, #0x420
  404718:	add	x19, x19, #0x1f8
  40471c:	mov	x0, #0x0                   	// #0
  404720:	bl	401c70 <dcgettext@plt>
  404724:	mov	x2, x0
  404728:	mov	x3, x20
  40472c:	mov	x0, x19
  404730:	mov	x1, #0x40                  	// #64
  404734:	bl	4019e0 <snprintf@plt>
  404738:	mov	x0, x19
  40473c:	b	404288 <ferror@plt+0x2548>
  404740:	mov	x0, #0x70000000            	// #1879048192
  404744:	cmp	x20, x0
  404748:	b.eq	4048f4 <ferror@plt+0x2bb4>  // b.none
  40474c:	add	x0, x0, #0x1
  404750:	cmp	x20, x0
  404754:	b.ne	404704 <ferror@plt+0x29c4>  // b.any
  404758:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  40475c:	add	x0, x0, #0x94
  404760:	b	404288 <ferror@plt+0x2548>
  404764:	cmp	x2, #0x3
  404768:	b.hi	404704 <ferror@plt+0x29c4>  // b.pmore
  40476c:	adrp	x0, 459000 <warn@@Base+0x1fa24>
  404770:	add	x0, x0, #0xa38
  404774:	add	x0, x0, #0x1f0
  404778:	ldr	x0, [x0, x2, lsl #3]
  40477c:	b	4046ec <ferror@plt+0x29ac>
  404780:	mov	x0, x20
  404784:	bl	402b60 <ferror@plt+0xe20>
  404788:	b	4046ec <ferror@plt+0x29ac>
  40478c:	mov	x1, #0xffffffff8fffffff    	// #-1879048193
  404790:	add	x1, x20, x1
  404794:	cmp	x1, #0x5
  404798:	b.hi	404704 <ferror@plt+0x29c4>  // b.pmore
  40479c:	adrp	x0, 459000 <warn@@Base+0x1fa24>
  4047a0:	add	x0, x0, #0xa38
  4047a4:	add	x0, x0, #0x210
  4047a8:	b	4046e8 <ferror@plt+0x29a8>
  4047ac:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  4047b0:	add	x0, x0, #0x9c
  4047b4:	b	404288 <ferror@plt+0x2548>
  4047b8:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  4047bc:	add	x0, x0, #0x276
  4047c0:	b	404288 <ferror@plt+0x2548>
  4047c4:	adrp	x0, 44c000 <warn@@Base+0x12a24>
  4047c8:	add	x0, x0, #0x862
  4047cc:	b	404288 <ferror@plt+0x2548>
  4047d0:	mov	x0, #0x2                   	// #2
  4047d4:	movk	x0, #0x7000, lsl #16
  4047d8:	cmp	x20, x0
  4047dc:	b.ne	404704 <ferror@plt+0x29c4>  // b.any
  4047e0:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  4047e4:	add	x0, x0, #0x287
  4047e8:	b	404288 <ferror@plt+0x2548>
  4047ec:	mov	x2, #0xfffffffffffffff3    	// #-13
  4047f0:	mov	x4, #0xeff3                	// #61427
  4047f4:	movk	x2, #0x9fff, lsl #16
  4047f8:	add	x2, x20, x2
  4047fc:	movk	x4, #0xfff, lsl #16
  404800:	cmp	x2, x4
  404804:	b.ls	404834 <ferror@plt+0x2af4>  // b.plast
  404808:	cmp	w1, #0xf
  40480c:	b.ne	404824 <ferror@plt+0x2ae4>  // b.any
  404810:	mov	x0, #0xffffffffffff0000    	// #-65536
  404814:	movk	x0, #0xa000, lsl #16
  404818:	add	x0, x20, x0
  40481c:	cmp	x0, x3
  404820:	b.ls	40485c <ferror@plt+0x2b1c>  // b.plast
  404824:	adrp	x1, 43f000 <warn@@Base+0x5a24>
  404828:	mov	w2, #0x5                   	// #5
  40482c:	add	x1, x1, #0x2c7
  404830:	b	404710 <ferror@plt+0x29d0>
  404834:	cmp	w1, #0xf
  404838:	b.eq	40485c <ferror@plt+0x2b1c>  // b.none
  40483c:	cmp	w1, #0x32
  404840:	b.eq	404894 <ferror@plt+0x2b54>  // b.none
  404844:	ldrb	w0, [x0, #31]
  404848:	cmp	w0, #0x6
  40484c:	b.ne	404884 <ferror@plt+0x2b44>  // b.any
  404850:	mov	x0, x20
  404854:	bl	402d40 <ferror@plt+0x1000>
  404858:	b	404880 <ferror@plt+0x2b40>
  40485c:	mov	x1, #0xffffffffffff0000    	// #-65536
  404860:	movk	x1, #0xa000, lsl #16
  404864:	add	x1, x20, x1
  404868:	cmp	x1, #0x17
  40486c:	b.hi	404884 <ferror@plt+0x2b44>  // b.pmore
  404870:	adrp	x0, 459000 <warn@@Base+0x1fa24>
  404874:	add	x0, x0, #0xa38
  404878:	add	x0, x0, #0x240
  40487c:	ldr	x0, [x0, x1, lsl #3]
  404880:	cbnz	x0, 404288 <ferror@plt+0x2548>
  404884:	adrp	x1, 43f000 <warn@@Base+0x5a24>
  404888:	mov	w2, #0x5                   	// #5
  40488c:	add	x1, x1, #0x2a8
  404890:	b	404710 <ferror@plt+0x29d0>
  404894:	mov	x0, x20
  404898:	bl	402b60 <ferror@plt+0xe20>
  40489c:	b	404880 <ferror@plt+0x2b40>
  4048a0:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  4048a4:	add	x0, x0, #0x1c6
  4048a8:	b	404288 <ferror@plt+0x2548>
  4048ac:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  4048b0:	add	x0, x0, #0x18e
  4048b4:	b	404288 <ferror@plt+0x2548>
  4048b8:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  4048bc:	add	x0, x0, #0x142
  4048c0:	b	404288 <ferror@plt+0x2548>
  4048c4:	adrp	x0, 444000 <warn@@Base+0xaa24>
  4048c8:	add	x0, x0, #0x60c
  4048cc:	b	404288 <ferror@plt+0x2548>
  4048d0:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  4048d4:	add	x0, x0, #0xb5b
  4048d8:	b	404288 <ferror@plt+0x2548>
  4048dc:	adrp	x0, 443000 <warn@@Base+0x9a24>
  4048e0:	add	x0, x0, #0x44f
  4048e4:	b	404288 <ferror@plt+0x2548>
  4048e8:	adrp	x0, 44c000 <warn@@Base+0x12a24>
  4048ec:	add	x0, x0, #0xca4
  4048f0:	b	404288 <ferror@plt+0x2548>
  4048f4:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  4048f8:	add	x0, x0, #0x252
  4048fc:	b	404288 <ferror@plt+0x2548>
  404900:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  404904:	add	x0, x0, #0x25a
  404908:	b	404288 <ferror@plt+0x2548>
  40490c:	stp	x29, x30, [sp, #-160]!
  404910:	mov	x29, sp
  404914:	stp	x21, x22, [sp, #32]
  404918:	mov	x22, x2
  40491c:	ldr	x2, [x2]
  404920:	stp	x19, x20, [sp, #16]
  404924:	mov	x20, x0
  404928:	stp	xzr, xzr, [sp, #56]
  40492c:	mov	x19, x1
  404930:	stp	xzr, xzr, [sp, #72]
  404934:	ldr	x0, [x0]
  404938:	str	x0, [sp, #48]
  40493c:	mov	x0, x1
  404940:	str	w2, [sp, #56]
  404944:	str	w1, [sp, #80]
  404948:	stp	xzr, xzr, [sp, #88]
  40494c:	stp	xzr, xzr, [sp, #104]
  404950:	stp	xzr, xzr, [sp, #120]
  404954:	stp	xzr, xzr, [sp, #136]
  404958:	str	xzr, [sp, #152]
  40495c:	bl	43cf40 <warn@@Base+0x3964>
  404960:	adrp	x1, 43f000 <warn@@Base+0x5a24>
  404964:	mov	x21, x0
  404968:	add	x1, x1, #0x2d6
  40496c:	add	x0, sp, #0x30
  404970:	mov	w2, #0x70                  	// #112
  404974:	bl	401c10 <inflateInit_@plt>
  404978:	ldr	w1, [sp, #56]
  40497c:	cbnz	w1, 4049b0 <ferror@plt+0x2c70>
  404980:	add	x0, sp, #0x30
  404984:	bl	401b60 <inflateEnd@plt>
  404988:	ldr	w1, [sp, #80]
  40498c:	orr	w0, w0, w1
  404990:	cbnz	w0, 4049e4 <ferror@plt+0x2ca4>
  404994:	str	x21, [x20]
  404998:	mov	w0, #0x1                   	// #1
  40499c:	str	x19, [x22]
  4049a0:	ldp	x19, x20, [sp, #16]
  4049a4:	ldp	x21, x22, [sp, #32]
  4049a8:	ldp	x29, x30, [sp], #160
  4049ac:	ret
  4049b0:	cbnz	w0, 4049e4 <ferror@plt+0x2ca4>
  4049b4:	ldr	w0, [sp, #80]
  4049b8:	mov	w1, #0x4                   	// #4
  4049bc:	sub	x0, x19, x0
  4049c0:	add	x0, x21, x0
  4049c4:	str	x0, [sp, #72]
  4049c8:	add	x0, sp, #0x30
  4049cc:	bl	401950 <inflate@plt>
  4049d0:	cmp	w0, #0x1
  4049d4:	b.ne	4049e4 <ferror@plt+0x2ca4>  // b.any
  4049d8:	add	x0, sp, #0x30
  4049dc:	bl	401c80 <inflateReset@plt>
  4049e0:	b	404978 <ferror@plt+0x2c38>
  4049e4:	mov	x0, x21
  4049e8:	bl	401bd0 <free@plt>
  4049ec:	mov	w0, #0x0                   	// #0
  4049f0:	str	xzr, [x20]
  4049f4:	b	4049a0 <ferror@plt+0x2c60>
  4049f8:	stp	x29, x30, [sp, #-112]!
  4049fc:	mov	x29, sp
  404a00:	stp	x21, x22, [sp, #32]
  404a04:	mov	x21, x0
  404a08:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  404a0c:	stp	x25, x26, [sp, #64]
  404a10:	mov	x22, x4
  404a14:	ldr	w25, [x0, #1056]
  404a18:	stp	x19, x20, [sp, #16]
  404a1c:	mov	x19, x2
  404a20:	mov	x20, x1
  404a24:	stp	x23, x24, [sp, #48]
  404a28:	mov	w2, #0x5                   	// #5
  404a2c:	mov	x23, x3
  404a30:	stp	x27, x28, [sp, #80]
  404a34:	cbz	w25, 404b3c <ferror@plt+0x2dfc>
  404a38:	adrp	x1, 43f000 <warn@@Base+0x5a24>
  404a3c:	mov	x0, #0x0                   	// #0
  404a40:	add	x1, x1, #0x2dd
  404a44:	bl	401c70 <dcgettext@plt>
  404a48:	mov	x1, x21
  404a4c:	mov	x5, x0
  404a50:	mov	x4, x19
  404a54:	mov	x2, x20
  404a58:	mov	x3, #0x1                   	// #1
  404a5c:	mov	x0, #0x0                   	// #0
  404a60:	bl	4032f0 <ferror@plt+0x15b0>
  404a64:	mov	x21, x0
  404a68:	cbnz	x0, 404a90 <ferror@plt+0x2d50>
  404a6c:	mov	w25, #0x0                   	// #0
  404a70:	mov	w0, w25
  404a74:	ldp	x19, x20, [sp, #16]
  404a78:	ldp	x21, x22, [sp, #32]
  404a7c:	ldp	x23, x24, [sp, #48]
  404a80:	ldp	x25, x26, [sp, #64]
  404a84:	ldp	x27, x28, [sp, #80]
  404a88:	ldp	x29, x30, [sp], #112
  404a8c:	ret
  404a90:	lsr	x19, x19, #3
  404a94:	mov	x1, #0x18                  	// #24
  404a98:	mov	x0, x19
  404a9c:	mov	w24, #0x0                   	// #0
  404aa0:	bl	42abd8 <ferror@plt+0x28e98>
  404aa4:	mov	x20, x0
  404aa8:	cbz	x0, 404ad8 <ferror@plt+0x2d98>
  404aac:	mov	w2, #0x18                  	// #24
  404ab0:	adrp	x26, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  404ab4:	mov	w25, w24
  404ab8:	cmp	x19, w24, uxtw
  404abc:	b.hi	404afc <ferror@plt+0x2dbc>  // b.pmore
  404ac0:	mov	x0, x21
  404ac4:	bl	401bd0 <free@plt>
  404ac8:	str	x20, [x23]
  404acc:	mov	w25, #0x1                   	// #1
  404ad0:	str	x19, [x22]
  404ad4:	b	404a70 <ferror@plt+0x2d30>
  404ad8:	mov	x0, x21
  404adc:	bl	401bd0 <free@plt>
  404ae0:	adrp	x1, 43f000 <warn@@Base+0x5a24>
  404ae4:	add	x1, x1, #0x2f4
  404ae8:	mov	w2, #0x5                   	// #5
  404aec:	mov	x0, #0x0                   	// #0
  404af0:	bl	401c70 <dcgettext@plt>
  404af4:	bl	4390e8 <error@@Base>
  404af8:	b	404a6c <ferror@plt+0x2d2c>
  404afc:	ldr	x3, [x26, #648]
  404b00:	umull	x28, w24, w2
  404b04:	add	x25, x21, x25, lsl #3
  404b08:	mov	w1, #0x4                   	// #4
  404b0c:	mov	x0, x25
  404b10:	add	x27, x20, x28
  404b14:	blr	x3
  404b18:	add	w24, w24, #0x1
  404b1c:	ldr	x3, [x26, #648]
  404b20:	str	x0, [x20, x28]
  404b24:	mov	w1, #0x4                   	// #4
  404b28:	add	x0, x25, #0x4
  404b2c:	blr	x3
  404b30:	stp	x0, xzr, [x27, #8]
  404b34:	mov	w2, #0x18                  	// #24
  404b38:	b	404ab4 <ferror@plt+0x2d74>
  404b3c:	adrp	x1, 43f000 <warn@@Base+0x5a24>
  404b40:	mov	x0, #0x0                   	// #0
  404b44:	add	x1, x1, #0x312
  404b48:	bl	401c70 <dcgettext@plt>
  404b4c:	mov	x4, x19
  404b50:	mov	x5, x0
  404b54:	mov	x2, x20
  404b58:	mov	x1, x21
  404b5c:	mov	x3, #0x1                   	// #1
  404b60:	mov	x0, #0x0                   	// #0
  404b64:	bl	4032f0 <ferror@plt+0x15b0>
  404b68:	mov	x24, x0
  404b6c:	cbz	x0, 404a6c <ferror@plt+0x2d2c>
  404b70:	lsr	x19, x19, #4
  404b74:	mov	x1, #0x18                  	// #24
  404b78:	mov	x0, x19
  404b7c:	mov	w26, #0x0                   	// #0
  404b80:	bl	42abd8 <ferror@plt+0x28e98>
  404b84:	mov	x20, x0
  404b88:	cbz	x0, 404ba8 <ferror@plt+0x2e68>
  404b8c:	mov	w3, #0x18                  	// #24
  404b90:	adrp	x28, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  404b94:	mov	w25, w26
  404b98:	cmp	x19, w26, uxtw
  404b9c:	b.hi	404bcc <ferror@plt+0x2e8c>  // b.pmore
  404ba0:	mov	x0, x24
  404ba4:	b	404ac4 <ferror@plt+0x2d84>
  404ba8:	mov	x0, x24
  404bac:	bl	401bd0 <free@plt>
  404bb0:	adrp	x1, 43f000 <warn@@Base+0x5a24>
  404bb4:	add	x1, x1, #0x2f4
  404bb8:	mov	w2, #0x5                   	// #5
  404bbc:	mov	x0, #0x0                   	// #0
  404bc0:	bl	401c70 <dcgettext@plt>
  404bc4:	bl	4390e8 <error@@Base>
  404bc8:	b	404a70 <ferror@plt+0x2d30>
  404bcc:	umull	x2, w26, w3
  404bd0:	add	x25, x24, x25, lsl #4
  404bd4:	ldr	x4, [x28, #648]
  404bd8:	add	x27, x20, x2
  404bdc:	mov	w1, #0x8                   	// #8
  404be0:	mov	x0, x25
  404be4:	str	x2, [sp, #104]
  404be8:	blr	x4
  404bec:	ldr	x2, [sp, #104]
  404bf0:	mov	w1, #0x8                   	// #8
  404bf4:	str	x0, [x20, x2]
  404bf8:	add	x0, x25, #0x8
  404bfc:	ldr	x2, [x28, #648]
  404c00:	blr	x2
  404c04:	ldrh	w1, [x21, #82]
  404c08:	mov	w3, #0x18                  	// #24
  404c0c:	stp	x0, xzr, [x27, #8]
  404c10:	cmp	w1, #0x8
  404c14:	b.ne	404c54 <ferror@plt+0x2f14>  // b.any
  404c18:	ldrb	w1, [x21, #29]
  404c1c:	cmp	w1, #0x2
  404c20:	b.eq	404c54 <ferror@plt+0x2f14>  // b.none
  404c24:	lsr	x1, x0, #40
  404c28:	lsr	x2, x0, #24
  404c2c:	and	x2, x2, #0xff0000
  404c30:	and	x1, x1, #0xff00
  404c34:	orr	x1, x1, x2
  404c38:	lsr	x2, x0, #56
  404c3c:	orr	x2, x2, x0, lsl #32
  404c40:	orr	x2, x1, x2
  404c44:	lsr	x1, x0, #8
  404c48:	and	x1, x1, #0xff000000
  404c4c:	orr	x1, x2, x1
  404c50:	str	x1, [x27, #8]
  404c54:	add	w26, w26, #0x1
  404c58:	b	404b94 <ferror@plt+0x2e54>
  404c5c:	stp	x29, x30, [sp, #-112]!
  404c60:	mov	x29, sp
  404c64:	stp	x21, x22, [sp, #32]
  404c68:	ldr	x21, [x1, #32]
  404c6c:	stp	x19, x20, [sp, #16]
  404c70:	stp	x23, x24, [sp, #48]
  404c74:	stp	x25, x26, [sp, #64]
  404c78:	mov	x26, x2
  404c7c:	stp	x27, x28, [sp, #80]
  404c80:	cbnz	x21, 404cac <ferror@plt+0x2f6c>
  404c84:	mov	x20, #0x0                   	// #0
  404c88:	str	xzr, [x2]
  404c8c:	mov	x0, x20
  404c90:	ldp	x19, x20, [sp, #16]
  404c94:	ldp	x21, x22, [sp, #32]
  404c98:	ldp	x23, x24, [sp, #48]
  404c9c:	ldp	x25, x26, [sp, #64]
  404ca0:	ldp	x27, x28, [sp, #80]
  404ca4:	ldp	x29, x30, [sp], #112
  404ca8:	ret
  404cac:	ldr	x19, [x1, #56]
  404cb0:	mov	x22, x0
  404cb4:	mov	x20, x1
  404cb8:	cbz	x19, 404cc4 <ferror@plt+0x2f84>
  404cbc:	cmp	x21, x19
  404cc0:	b.cs	404d28 <ferror@plt+0x2fe8>  // b.hs, b.nlast
  404cc4:	mov	w2, #0x5                   	// #5
  404cc8:	adrp	x1, 43f000 <warn@@Base+0x5a24>
  404ccc:	mov	x0, #0x0                   	// #0
  404cd0:	add	x1, x1, #0x329
  404cd4:	bl	401c70 <dcgettext@plt>
  404cd8:	mov	x19, x0
  404cdc:	mov	x1, x20
  404ce0:	mov	x0, x22
  404ce4:	bl	402fac <ferror@plt+0x126c>
  404ce8:	ldr	x2, [x20, #56]
  404cec:	mov	x1, x0
  404cf0:	mov	x20, #0x0                   	// #0
  404cf4:	mov	x0, x19
  404cf8:	mov	x21, #0x0                   	// #0
  404cfc:	mov	x24, #0x0                   	// #0
  404d00:	mov	x19, #0x0                   	// #0
  404d04:	bl	4390e8 <error@@Base>
  404d08:	mov	x0, x21
  404d0c:	bl	401bd0 <free@plt>
  404d10:	mov	x0, x24
  404d14:	bl	401bd0 <free@plt>
  404d18:	cmp	x20, #0x0
  404d1c:	csel	x19, x19, xzr, ne  // ne = any
  404d20:	str	x19, [x26]
  404d24:	b	404c8c <ferror@plt+0x2f4c>
  404d28:	ldr	x0, [x0, #16]
  404d2c:	cmp	x21, x0
  404d30:	b.ls	404d60 <ferror@plt+0x3020>  // b.plast
  404d34:	mov	w2, #0x5                   	// #5
  404d38:	adrp	x1, 43f000 <warn@@Base+0x5a24>
  404d3c:	mov	x0, #0x0                   	// #0
  404d40:	add	x1, x1, #0x358
  404d44:	bl	401c70 <dcgettext@plt>
  404d48:	mov	x19, x0
  404d4c:	mov	x1, x20
  404d50:	mov	x0, x22
  404d54:	bl	402fac <ferror@plt+0x126c>
  404d58:	ldr	x2, [x20, #32]
  404d5c:	b	404cec <ferror@plt+0x2fac>
  404d60:	udiv	x19, x21, x19
  404d64:	add	x0, x21, #0x1
  404d68:	cmp	x0, x19, lsl #4
  404d6c:	b.cs	404dbc <ferror@plt+0x307c>  // b.hs, b.nlast
  404d70:	mov	w2, #0x5                   	// #5
  404d74:	adrp	x1, 43f000 <warn@@Base+0x5a24>
  404d78:	mov	x0, #0x0                   	// #0
  404d7c:	add	x1, x1, #0x384
  404d80:	bl	401c70 <dcgettext@plt>
  404d84:	mov	x21, x0
  404d88:	mov	x1, x20
  404d8c:	mov	x0, x22
  404d90:	ldr	x23, [x20, #32]
  404d94:	bl	402fac <ferror@plt+0x126c>
  404d98:	ldr	x3, [x20, #56]
  404d9c:	mov	x2, x0
  404da0:	mov	x1, x23
  404da4:	mov	x0, x21
  404da8:	mov	x24, #0x0                   	// #0
  404dac:	mov	x21, #0x0                   	// #0
  404db0:	mov	x20, #0x0                   	// #0
  404db4:	bl	4390e8 <error@@Base>
  404db8:	b	404d08 <ferror@plt+0x2fc8>
  404dbc:	ldr	x23, [x20, #24]
  404dc0:	mov	w2, #0x5                   	// #5
  404dc4:	adrp	x1, 458000 <warn@@Base+0x1ea24>
  404dc8:	mov	x0, #0x0                   	// #0
  404dcc:	add	x1, x1, #0xb1b
  404dd0:	bl	401c70 <dcgettext@plt>
  404dd4:	mov	x4, x21
  404dd8:	mov	x5, x0
  404ddc:	mov	x2, x23
  404de0:	mov	x1, x22
  404de4:	mov	x3, #0x1                   	// #1
  404de8:	mov	x0, #0x0                   	// #0
  404dec:	bl	4032f0 <ferror@plt+0x15b0>
  404df0:	mov	x24, x0
  404df4:	cbz	x0, 405014 <ferror@plt+0x32d4>
  404df8:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  404dfc:	mov	x28, #0xcccccccccccccccc    	// #-3689348814741910324
  404e00:	adrp	x25, 43f000 <warn@@Base+0x5a24>
  404e04:	adrp	x27, 43f000 <warn@@Base+0x5a24>
  404e08:	ldr	x23, [x0, #1624]
  404e0c:	add	x25, x25, #0x41a
  404e10:	add	x27, x27, #0x3cc
  404e14:	mov	x21, #0x0                   	// #0
  404e18:	movk	x28, #0xcccd
  404e1c:	cbnz	x23, 404e50 <ferror@plt+0x3110>
  404e20:	mov	x0, x19
  404e24:	mov	x1, #0x20                  	// #32
  404e28:	bl	42abd8 <ferror@plt+0x28e98>
  404e2c:	mov	x20, x0
  404e30:	cbnz	x0, 404ffc <ferror@plt+0x32bc>
  404e34:	mov	w2, #0x5                   	// #5
  404e38:	adrp	x1, 43f000 <warn@@Base+0x5a24>
  404e3c:	add	x1, x1, #0x472
  404e40:	bl	401c70 <dcgettext@plt>
  404e44:	mov	x1, x19
  404e48:	bl	4390e8 <error@@Base>
  404e4c:	b	404d08 <ferror@plt+0x2fc8>
  404e50:	ldr	x0, [x23]
  404e54:	ldr	w1, [x0, #40]
  404e58:	ldr	x0, [x22, #112]
  404e5c:	sub	x0, x20, x0
  404e60:	asr	x0, x0, #4
  404e64:	mul	x0, x0, x28
  404e68:	cmp	x1, x0
  404e6c:	b.ne	404f24 <ferror@plt+0x31e4>  // b.any
  404e70:	cbz	x21, 404e90 <ferror@plt+0x3150>
  404e74:	mov	x1, x27
  404e78:	mov	w2, #0x5                   	// #5
  404e7c:	mov	x0, #0x0                   	// #0
  404e80:	bl	401c70 <dcgettext@plt>
  404e84:	bl	4390e8 <error@@Base>
  404e88:	mov	x0, x21
  404e8c:	bl	401bd0 <free@plt>
  404e90:	ldr	x0, [x23]
  404e94:	mov	x1, x25
  404e98:	mov	w2, #0x5                   	// #5
  404e9c:	ldp	x21, x4, [x0, #24]
  404ea0:	mov	x0, #0x0                   	// #0
  404ea4:	str	x4, [sp, #104]
  404ea8:	bl	401c70 <dcgettext@plt>
  404eac:	mov	x5, x0
  404eb0:	ldr	x4, [sp, #104]
  404eb4:	mov	x2, x21
  404eb8:	mov	x1, x22
  404ebc:	mov	x3, #0x1                   	// #1
  404ec0:	mov	x0, #0x0                   	// #0
  404ec4:	bl	4032f0 <ferror@plt+0x15b0>
  404ec8:	mov	x21, x0
  404ecc:	cbz	x0, 404f1c <ferror@plt+0x31dc>
  404ed0:	ldr	x0, [x23]
  404ed4:	ldr	x0, [x0, #32]
  404ed8:	cmp	x19, x0, lsr #2
  404edc:	b.ls	404f24 <ferror@plt+0x31e4>  // b.plast
  404ee0:	mov	w2, #0x5                   	// #5
  404ee4:	adrp	x1, 43f000 <warn@@Base+0x5a24>
  404ee8:	mov	x0, #0x0                   	// #0
  404eec:	add	x1, x1, #0x437
  404ef0:	bl	401c70 <dcgettext@plt>
  404ef4:	mov	x25, x0
  404ef8:	ldr	x1, [x23]
  404efc:	mov	x0, x22
  404f00:	bl	402fac <ferror@plt+0x126c>
  404f04:	ldr	x1, [x23]
  404f08:	ldr	x3, [x20, #32]
  404f0c:	ldr	x2, [x1, #32]
  404f10:	mov	x1, x0
  404f14:	mov	x0, x25
  404f18:	bl	4390e8 <error@@Base>
  404f1c:	mov	x20, #0x0                   	// #0
  404f20:	b	404d08 <ferror@plt+0x2fc8>
  404f24:	ldr	x23, [x23, #8]
  404f28:	b	404e1c <ferror@plt+0x30dc>
  404f2c:	ldr	x3, [x23]
  404f30:	add	x25, x24, x2, lsl #4
  404f34:	mov	w1, #0x4                   	// #4
  404f38:	mov	x0, x25
  404f3c:	str	x2, [sp, #104]
  404f40:	blr	x3
  404f44:	ldr	x3, [x23]
  404f48:	str	x0, [x22, #16]
  404f4c:	mov	w1, #0x4                   	// #4
  404f50:	add	x0, x25, #0x4
  404f54:	blr	x3
  404f58:	ldr	x3, [x23]
  404f5c:	str	x0, [x22]
  404f60:	mov	w1, #0x4                   	// #4
  404f64:	add	x0, x25, #0x8
  404f68:	blr	x3
  404f6c:	ldr	x3, [x23]
  404f70:	str	x0, [x22, #8]
  404f74:	mov	w1, #0x2                   	// #2
  404f78:	add	x0, x25, #0xe
  404f7c:	blr	x3
  404f80:	str	w0, [x22, #28]
  404f84:	cmp	w0, w28
  404f88:	ldr	x2, [sp, #104]
  404f8c:	b.ne	404fe8 <ferror@plt+0x32a8>  // b.any
  404f90:	cbz	x21, 404ff4 <ferror@plt+0x32b4>
  404f94:	ldr	x3, [x23]
  404f98:	add	x0, x21, x2, lsl #2
  404f9c:	mov	w1, #0x4                   	// #4
  404fa0:	blr	x3
  404fa4:	str	w0, [x22, #28]
  404fa8:	ldr	x2, [x23]
  404fac:	mov	w1, #0x1                   	// #1
  404fb0:	add	x0, x25, #0xc
  404fb4:	add	w27, w27, #0x1
  404fb8:	add	x22, x22, #0x20
  404fbc:	blr	x2
  404fc0:	sturb	w0, [x22, #-8]
  404fc4:	mov	w1, #0x1                   	// #1
  404fc8:	add	x0, x25, #0xd
  404fcc:	ldr	x2, [x23]
  404fd0:	blr	x2
  404fd4:	sturb	w0, [x22, #-7]
  404fd8:	mov	w2, w27
  404fdc:	cmp	x19, w27, uxtw
  404fe0:	b.hi	404f2c <ferror@plt+0x31ec>  // b.pmore
  404fe4:	b	404d08 <ferror@plt+0x2fc8>
  404fe8:	mov	w1, #0xfeff                	// #65279
  404fec:	cmp	w0, w1
  404ff0:	b.ls	404fa8 <ferror@plt+0x3268>  // b.plast
  404ff4:	sub	w0, w0, #0x10, lsl #12
  404ff8:	b	404fa4 <ferror@plt+0x3264>
  404ffc:	adrp	x23, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  405000:	mov	x22, x0
  405004:	add	x23, x23, #0x288
  405008:	mov	w27, #0x0                   	// #0
  40500c:	mov	w28, #0xffff                	// #65535
  405010:	b	404fd8 <ferror@plt+0x3298>
  405014:	mov	x20, #0x0                   	// #0
  405018:	mov	x21, #0x0                   	// #0
  40501c:	b	404d08 <ferror@plt+0x2fc8>
  405020:	stp	x29, x30, [sp, #-112]!
  405024:	mov	x29, sp
  405028:	stp	x21, x22, [sp, #32]
  40502c:	ldr	x21, [x1, #32]
  405030:	stp	x19, x20, [sp, #16]
  405034:	stp	x23, x24, [sp, #48]
  405038:	stp	x25, x26, [sp, #64]
  40503c:	mov	x25, x2
  405040:	stp	x27, x28, [sp, #80]
  405044:	cbnz	x21, 405070 <ferror@plt+0x3330>
  405048:	mov	x20, #0x0                   	// #0
  40504c:	str	xzr, [x2]
  405050:	mov	x0, x20
  405054:	ldp	x19, x20, [sp, #16]
  405058:	ldp	x21, x22, [sp, #32]
  40505c:	ldp	x23, x24, [sp, #48]
  405060:	ldp	x25, x26, [sp, #64]
  405064:	ldp	x27, x28, [sp, #80]
  405068:	ldp	x29, x30, [sp], #112
  40506c:	ret
  405070:	ldr	x19, [x1, #56]
  405074:	mov	x22, x0
  405078:	mov	x20, x1
  40507c:	cbz	x19, 405088 <ferror@plt+0x3348>
  405080:	cmp	x21, x19
  405084:	b.cs	4050ec <ferror@plt+0x33ac>  // b.hs, b.nlast
  405088:	mov	w2, #0x5                   	// #5
  40508c:	adrp	x1, 43f000 <warn@@Base+0x5a24>
  405090:	mov	x0, #0x0                   	// #0
  405094:	add	x1, x1, #0x329
  405098:	bl	401c70 <dcgettext@plt>
  40509c:	mov	x19, x0
  4050a0:	mov	x1, x20
  4050a4:	mov	x0, x22
  4050a8:	bl	402fac <ferror@plt+0x126c>
  4050ac:	ldr	x2, [x20, #56]
  4050b0:	mov	x1, x0
  4050b4:	mov	x20, #0x0                   	// #0
  4050b8:	mov	x0, x19
  4050bc:	mov	x21, #0x0                   	// #0
  4050c0:	mov	x24, #0x0                   	// #0
  4050c4:	mov	x19, #0x0                   	// #0
  4050c8:	bl	4390e8 <error@@Base>
  4050cc:	mov	x0, x21
  4050d0:	bl	401bd0 <free@plt>
  4050d4:	mov	x0, x24
  4050d8:	bl	401bd0 <free@plt>
  4050dc:	cmp	x20, #0x0
  4050e0:	csel	x19, x19, xzr, ne  // ne = any
  4050e4:	str	x19, [x25]
  4050e8:	b	405050 <ferror@plt+0x3310>
  4050ec:	ldr	x0, [x0, #16]
  4050f0:	cmp	x21, x0
  4050f4:	b.ls	405124 <ferror@plt+0x33e4>  // b.plast
  4050f8:	mov	w2, #0x5                   	// #5
  4050fc:	adrp	x1, 43f000 <warn@@Base+0x5a24>
  405100:	mov	x0, #0x0                   	// #0
  405104:	add	x1, x1, #0x358
  405108:	bl	401c70 <dcgettext@plt>
  40510c:	mov	x19, x0
  405110:	mov	x1, x20
  405114:	mov	x0, x22
  405118:	bl	402fac <ferror@plt+0x126c>
  40511c:	ldr	x2, [x20, #32]
  405120:	b	4050b0 <ferror@plt+0x3370>
  405124:	udiv	x19, x21, x19
  405128:	mov	x0, #0x18                  	// #24
  40512c:	add	x1, x21, #0x1
  405130:	mul	x0, x19, x0
  405134:	cmp	x0, x1
  405138:	b.ls	405188 <ferror@plt+0x3448>  // b.plast
  40513c:	mov	w2, #0x5                   	// #5
  405140:	adrp	x1, 43f000 <warn@@Base+0x5a24>
  405144:	mov	x0, #0x0                   	// #0
  405148:	add	x1, x1, #0x384
  40514c:	bl	401c70 <dcgettext@plt>
  405150:	mov	x21, x0
  405154:	mov	x1, x20
  405158:	mov	x0, x22
  40515c:	ldr	x23, [x20, #32]
  405160:	bl	402fac <ferror@plt+0x126c>
  405164:	ldr	x3, [x20, #56]
  405168:	mov	x2, x0
  40516c:	mov	x1, x23
  405170:	mov	x0, x21
  405174:	mov	x24, #0x0                   	// #0
  405178:	mov	x21, #0x0                   	// #0
  40517c:	mov	x20, #0x0                   	// #0
  405180:	bl	4390e8 <error@@Base>
  405184:	b	4050cc <ferror@plt+0x338c>
  405188:	ldr	x23, [x20, #24]
  40518c:	mov	w2, #0x5                   	// #5
  405190:	adrp	x1, 458000 <warn@@Base+0x1ea24>
  405194:	mov	x0, #0x0                   	// #0
  405198:	add	x1, x1, #0xb1b
  40519c:	bl	401c70 <dcgettext@plt>
  4051a0:	mov	x4, x21
  4051a4:	mov	x5, x0
  4051a8:	mov	x2, x23
  4051ac:	mov	x1, x22
  4051b0:	mov	x3, #0x1                   	// #1
  4051b4:	mov	x0, #0x0                   	// #0
  4051b8:	bl	4032f0 <ferror@plt+0x15b0>
  4051bc:	mov	x24, x0
  4051c0:	cbz	x0, 4053dc <ferror@plt+0x369c>
  4051c4:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  4051c8:	mov	x28, #0xcccccccccccccccc    	// #-3689348814741910324
  4051cc:	adrp	x26, 43f000 <warn@@Base+0x5a24>
  4051d0:	adrp	x27, 43f000 <warn@@Base+0x5a24>
  4051d4:	ldr	x23, [x0, #1624]
  4051d8:	add	x26, x26, #0x41a
  4051dc:	add	x27, x27, #0x3cc
  4051e0:	mov	x21, #0x0                   	// #0
  4051e4:	movk	x28, #0xcccd
  4051e8:	cbnz	x23, 40521c <ferror@plt+0x34dc>
  4051ec:	mov	x0, x19
  4051f0:	mov	x1, #0x20                  	// #32
  4051f4:	bl	42abd8 <ferror@plt+0x28e98>
  4051f8:	mov	x20, x0
  4051fc:	cbnz	x0, 4053c8 <ferror@plt+0x3688>
  405200:	mov	w2, #0x5                   	// #5
  405204:	adrp	x1, 43f000 <warn@@Base+0x5a24>
  405208:	add	x1, x1, #0x472
  40520c:	bl	401c70 <dcgettext@plt>
  405210:	mov	x1, x19
  405214:	bl	4390e8 <error@@Base>
  405218:	b	4050cc <ferror@plt+0x338c>
  40521c:	ldr	x0, [x23]
  405220:	ldr	w1, [x0, #40]
  405224:	ldr	x0, [x22, #112]
  405228:	sub	x0, x20, x0
  40522c:	asr	x0, x0, #4
  405230:	mul	x0, x0, x28
  405234:	cmp	x1, x0
  405238:	b.ne	4052f0 <ferror@plt+0x35b0>  // b.any
  40523c:	cbz	x21, 40525c <ferror@plt+0x351c>
  405240:	mov	x1, x27
  405244:	mov	w2, #0x5                   	// #5
  405248:	mov	x0, #0x0                   	// #0
  40524c:	bl	401c70 <dcgettext@plt>
  405250:	bl	4390e8 <error@@Base>
  405254:	mov	x0, x21
  405258:	bl	401bd0 <free@plt>
  40525c:	ldr	x0, [x23]
  405260:	mov	x1, x26
  405264:	mov	w2, #0x5                   	// #5
  405268:	ldp	x21, x4, [x0, #24]
  40526c:	mov	x0, #0x0                   	// #0
  405270:	str	x4, [sp, #104]
  405274:	bl	401c70 <dcgettext@plt>
  405278:	mov	x5, x0
  40527c:	ldr	x4, [sp, #104]
  405280:	mov	x2, x21
  405284:	mov	x1, x22
  405288:	mov	x3, #0x1                   	// #1
  40528c:	mov	x0, #0x0                   	// #0
  405290:	bl	4032f0 <ferror@plt+0x15b0>
  405294:	mov	x21, x0
  405298:	cbz	x0, 4052e8 <ferror@plt+0x35a8>
  40529c:	ldr	x0, [x23]
  4052a0:	ldr	x0, [x0, #32]
  4052a4:	cmp	x19, x0, lsr #2
  4052a8:	b.ls	4052f0 <ferror@plt+0x35b0>  // b.plast
  4052ac:	mov	w2, #0x5                   	// #5
  4052b0:	adrp	x1, 43f000 <warn@@Base+0x5a24>
  4052b4:	mov	x0, #0x0                   	// #0
  4052b8:	add	x1, x1, #0x437
  4052bc:	bl	401c70 <dcgettext@plt>
  4052c0:	mov	x26, x0
  4052c4:	ldr	x1, [x23]
  4052c8:	mov	x0, x22
  4052cc:	bl	402fac <ferror@plt+0x126c>
  4052d0:	ldr	x1, [x23]
  4052d4:	ldr	x3, [x20, #32]
  4052d8:	ldr	x2, [x1, #32]
  4052dc:	mov	x1, x0
  4052e0:	mov	x0, x26
  4052e4:	bl	4390e8 <error@@Base>
  4052e8:	mov	x20, #0x0                   	// #0
  4052ec:	b	4050cc <ferror@plt+0x338c>
  4052f0:	ldr	x23, [x23, #8]
  4052f4:	b	4051e8 <ferror@plt+0x34a8>
  4052f8:	mov	w0, #0x18                  	// #24
  4052fc:	mov	w1, #0x4                   	// #4
  405300:	ldr	x3, [x23]
  405304:	umaddl	x26, w27, w0, x24
  405308:	mov	x0, x26
  40530c:	blr	x3
  405310:	ldr	x3, [x23]
  405314:	str	x0, [x22, #16]
  405318:	mov	w1, #0x1                   	// #1
  40531c:	add	x0, x26, #0x4
  405320:	blr	x3
  405324:	strb	w0, [x22, #24]
  405328:	mov	w1, #0x1                   	// #1
  40532c:	add	x0, x26, #0x5
  405330:	ldr	x3, [x23]
  405334:	blr	x3
  405338:	strb	w0, [x22, #25]
  40533c:	mov	w1, #0x2                   	// #2
  405340:	add	x0, x26, #0x6
  405344:	ldr	x3, [x23]
  405348:	blr	x3
  40534c:	str	w0, [x22, #28]
  405350:	mov	w1, #0xffff                	// #65535
  405354:	cmp	w0, w1
  405358:	b.ne	4053b4 <ferror@plt+0x3674>  // b.any
  40535c:	cbz	x21, 4053c0 <ferror@plt+0x3680>
  405360:	ldr	x3, [x23]
  405364:	add	x0, x21, x28, lsl #2
  405368:	mov	w1, #0x4                   	// #4
  40536c:	blr	x3
  405370:	str	w0, [x22, #28]
  405374:	ldr	x3, [x23]
  405378:	mov	w1, #0x8                   	// #8
  40537c:	add	x0, x26, #0x8
  405380:	add	w27, w27, #0x1
  405384:	add	x22, x22, #0x20
  405388:	blr	x3
  40538c:	ldr	x3, [x23]
  405390:	stur	x0, [x22, #-32]
  405394:	mov	w1, #0x8                   	// #8
  405398:	add	x0, x26, #0x10
  40539c:	blr	x3
  4053a0:	stur	x0, [x22, #-24]
  4053a4:	mov	w28, w27
  4053a8:	cmp	x19, w27, uxtw
  4053ac:	b.hi	4052f8 <ferror@plt+0x35b8>  // b.pmore
  4053b0:	b	4050cc <ferror@plt+0x338c>
  4053b4:	mov	w1, #0xfeff                	// #65279
  4053b8:	cmp	w0, w1
  4053bc:	b.ls	405374 <ferror@plt+0x3634>  // b.plast
  4053c0:	sub	w0, w0, #0x10, lsl #12
  4053c4:	b	405370 <ferror@plt+0x3630>
  4053c8:	adrp	x23, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  4053cc:	mov	x22, x0
  4053d0:	add	x23, x23, #0x288
  4053d4:	mov	w27, #0x0                   	// #0
  4053d8:	b	4053a4 <ferror@plt+0x3664>
  4053dc:	mov	x20, #0x0                   	// #0
  4053e0:	mov	x21, #0x0                   	// #0
  4053e4:	b	4050cc <ferror@plt+0x338c>
  4053e8:	stp	x29, x30, [sp, #-112]!
  4053ec:	mov	x29, sp
  4053f0:	stp	x21, x22, [sp, #32]
  4053f4:	mov	x22, x3
  4053f8:	ldr	x21, [x0, #112]
  4053fc:	stp	x19, x20, [sp, #16]
  405400:	adrp	x19, 48b000 <warn@@Base+0x51a24>
  405404:	stp	x23, x24, [sp, #48]
  405408:	add	x19, x19, #0x420
  40540c:	mov	x23, x1
  405410:	stp	x25, x26, [sp, #64]
  405414:	mov	w24, w2
  405418:	stp	x27, x28, [sp, #80]
  40541c:	cbz	x21, 405434 <ferror@plt+0x36f4>
  405420:	mov	x20, x0
  405424:	ldr	x0, [x19, #576]
  405428:	cbz	x0, 405524 <ferror@plt+0x37e4>
  40542c:	cmp	x0, x20
  405430:	b.ne	405524 <ferror@plt+0x37e4>  // b.any
  405434:	ldr	x0, [x19, #592]
  405438:	cbz	x0, 4055fc <ferror@plt+0x38bc>
  40543c:	ldr	x5, [x19, #600]
  405440:	cbz	x5, 405620 <ferror@plt+0x38e0>
  405444:	ldr	x1, [x19, #584]
  405448:	mov	x4, x0
  40544c:	ldr	x7, [x19, #608]
  405450:	add	x1, x0, x1, lsl #5
  405454:	mov	x0, #0x0                   	// #0
  405458:	cmp	x1, x4
  40545c:	b.hi	405538 <ferror@plt+0x37f8>  // b.pmore
  405460:	cbz	x0, 4055fc <ferror@plt+0x38bc>
  405464:	mov	x4, x0
  405468:	b	4055ec <ferror@plt+0x38ac>
  40546c:	ldr	w0, [x21, #4]
  405470:	cmp	w0, #0x2
  405474:	b.ne	4054f0 <ferror@plt+0x37b0>  // b.any
  405478:	ldr	w0, [x19]
  40547c:	mov	x2, x28
  405480:	mov	x1, x21
  405484:	cbz	w0, 405510 <ferror@plt+0x37d0>
  405488:	mov	x0, x20
  40548c:	bl	404c5c <ferror@plt+0x2f1c>
  405490:	ldr	w25, [x21, #40]
  405494:	str	x0, [x19, #592]
  405498:	ldr	w0, [x20, #100]
  40549c:	cmp	w25, w0
  4054a0:	b.cs	4054f0 <ferror@plt+0x37b0>  // b.hs, b.nlast
  4054a4:	ldr	x0, [x20, #112]
  4054a8:	mov	x1, x26
  4054ac:	mov	w2, #0x5                   	// #5
  4054b0:	umaddl	x25, w25, w27, x0
  4054b4:	mov	x0, #0x0                   	// #0
  4054b8:	ldp	x6, x4, [x25, #24]
  4054bc:	stp	x4, x6, [sp, #96]
  4054c0:	bl	401c70 <dcgettext@plt>
  4054c4:	mov	x5, x0
  4054c8:	ldp	x4, x6, [sp, #96]
  4054cc:	mov	x1, x20
  4054d0:	mov	x3, #0x1                   	// #1
  4054d4:	mov	x0, #0x0                   	// #0
  4054d8:	mov	x2, x6
  4054dc:	bl	4032f0 <ferror@plt+0x15b0>
  4054e0:	str	x0, [x19, #600]
  4054e4:	cbz	x0, 40551c <ferror@plt+0x37dc>
  4054e8:	ldr	x0, [x25, #32]
  4054ec:	str	x0, [x19, #608]
  4054f0:	add	x21, x21, #0x50
  4054f4:	ldr	w0, [x20, #100]
  4054f8:	ldr	x1, [x20, #112]
  4054fc:	umaddl	x0, w0, w27, x1
  405500:	cmp	x21, x0
  405504:	b.cc	40546c <ferror@plt+0x372c>  // b.lo, b.ul, b.last
  405508:	str	x20, [x19, #576]
  40550c:	b	405434 <ferror@plt+0x36f4>
  405510:	mov	x0, x20
  405514:	bl	405020 <ferror@plt+0x32e0>
  405518:	b	405490 <ferror@plt+0x3750>
  40551c:	mov	x0, #0x0                   	// #0
  405520:	b	4054ec <ferror@plt+0x37ac>
  405524:	adrp	x26, 443000 <warn@@Base+0x9a24>
  405528:	add	x28, x19, #0x248
  40552c:	add	x26, x26, #0x14c
  405530:	mov	w27, #0x50                  	// #80
  405534:	b	4054f4 <ferror@plt+0x37b4>
  405538:	ldr	x2, [x4]
  40553c:	cmp	x2, x23
  405540:	b.ne	4055a8 <ferror@plt+0x3868>  // b.any
  405544:	ldr	x6, [x4, #16]
  405548:	cmp	x6, x7
  40554c:	b.cs	4055a8 <ferror@plt+0x3868>  // b.hs, b.nlast
  405550:	ldrb	w2, [x5, x6]
  405554:	cbz	w2, 4055a8 <ferror@plt+0x3868>
  405558:	cmp	w2, #0x24
  40555c:	b.ne	405574 <ferror@plt+0x3834>  // b.any
  405560:	add	x6, x5, x6
  405564:	ldrb	w2, [x6, #1]
  405568:	cbz	w2, 405574 <ferror@plt+0x3834>
  40556c:	ldrb	w2, [x6, #2]
  405570:	cbz	w2, 4055a8 <ferror@plt+0x3868>
  405574:	ldrb	w3, [x4, #24]
  405578:	and	w2, w3, #0xf
  40557c:	cmp	w2, #0x2
  405580:	cbz	w24, 4055e8 <ferror@plt+0x38a8>
  405584:	b.eq	4055a8 <ferror@plt+0x3868>  // b.none
  405588:	cmp	w2, #0x4
  40558c:	b.eq	405598 <ferror@plt+0x3858>  // b.none
  405590:	cmp	w2, #0x1
  405594:	b.ne	4055b0 <ferror@plt+0x3870>  // b.any
  405598:	ldr	x0, [x4, #8]
  40559c:	cbz	x0, 405618 <ferror@plt+0x38d8>
  4055a0:	mov	x0, x4
  4055a4:	mov	x4, x1
  4055a8:	add	x4, x4, #0x20
  4055ac:	b	405458 <ferror@plt+0x3718>
  4055b0:	lsr	w2, w3, #4
  4055b4:	cmp	wzr, w3, lsr #4
  4055b8:	b.eq	4055dc <ferror@plt+0x389c>  // b.none
  4055bc:	cmp	w2, #0x1
  4055c0:	b.ne	4055a8 <ferror@plt+0x3868>  // b.any
  4055c4:	cbz	x0, 405618 <ferror@plt+0x38d8>
  4055c8:	ldrb	w2, [x0, #24]
  4055cc:	and	w2, w2, #0xf
  4055d0:	cmp	w2, #0x1
  4055d4:	csel	x0, x0, x4, eq  // eq = none
  4055d8:	b	4055a8 <ferror@plt+0x3868>
  4055dc:	cmp	x0, #0x0
  4055e0:	csel	x0, x0, x4, ne  // ne = any
  4055e4:	b	4055a8 <ferror@plt+0x3868>
  4055e8:	b.ne	4055a8 <ferror@plt+0x3868>  // b.any
  4055ec:	ldr	x0, [x4, #16]
  4055f0:	add	x5, x5, x0
  4055f4:	mov	x0, x4
  4055f8:	str	x5, [x22]
  4055fc:	ldp	x19, x20, [sp, #16]
  405600:	ldp	x21, x22, [sp, #32]
  405604:	ldp	x23, x24, [sp, #48]
  405608:	ldp	x25, x26, [sp, #64]
  40560c:	ldp	x27, x28, [sp, #80]
  405610:	ldp	x29, x30, [sp], #112
  405614:	ret
  405618:	mov	x0, x4
  40561c:	b	4055a8 <ferror@plt+0x3868>
  405620:	mov	x0, #0x0                   	// #0
  405624:	b	4055fc <ferror@plt+0x38bc>
  405628:	stp	x29, x30, [sp, #-96]!
  40562c:	mov	x29, sp
  405630:	stp	x19, x20, [sp, #16]
  405634:	mov	w20, w1
  405638:	ldr	w19, [x0, #96]
  40563c:	stp	x21, x22, [sp, #32]
  405640:	mov	x21, x0
  405644:	stp	x23, x24, [sp, #48]
  405648:	stp	x25, x26, [sp, #64]
  40564c:	str	x27, [sp, #80]
  405650:	cbnz	w1, 40566c <ferror@plt+0x392c>
  405654:	ldr	w23, [x0, #100]
  405658:	cmp	w19, #0x0
  40565c:	ccmp	w23, #0x0, #0x4, ne  // ne = any
  405660:	b.ne	405674 <ferror@plt+0x3934>  // b.any
  405664:	mov	w20, #0x0                   	// #0
  405668:	b	405698 <ferror@plt+0x3958>
  40566c:	mov	w23, #0x1                   	// #1
  405670:	b	405658 <ferror@plt+0x3918>
  405674:	cmp	w19, #0x27
  405678:	b.hi	4056b8 <ferror@plt+0x3978>  // b.pmore
  40567c:	cbnz	w20, 405664 <ferror@plt+0x3924>
  405680:	adrp	x1, 43f000 <warn@@Base+0x5a24>
  405684:	add	x1, x1, #0x495
  405688:	mov	w2, #0x5                   	// #5
  40568c:	mov	x0, #0x0                   	// #0
  405690:	bl	401c70 <dcgettext@plt>
  405694:	bl	4390e8 <error@@Base>
  405698:	mov	w0, w20
  40569c:	ldp	x19, x20, [sp, #16]
  4056a0:	ldp	x21, x22, [sp, #32]
  4056a4:	ldp	x23, x24, [sp, #48]
  4056a8:	ldp	x25, x26, [sp, #64]
  4056ac:	ldr	x27, [sp, #80]
  4056b0:	ldp	x29, x30, [sp], #96
  4056b4:	ret
  4056b8:	cmp	w19, #0x28
  4056bc:	eor	w0, w20, #0x1
  4056c0:	cset	w1, hi  // hi = pmore
  4056c4:	tst	w0, w1
  4056c8:	b.eq	4056e4 <ferror@plt+0x39a4>  // b.none
  4056cc:	adrp	x1, 43f000 <warn@@Base+0x5a24>
  4056d0:	add	x1, x1, #0x4ed
  4056d4:	mov	w2, #0x5                   	// #5
  4056d8:	mov	x0, #0x0                   	// #0
  4056dc:	bl	401c70 <dcgettext@plt>
  4056e0:	bl	4395dc <warn@@Base>
  4056e4:	mov	w19, w19
  4056e8:	mov	w22, w23
  4056ec:	ldr	x24, [x21, #56]
  4056f0:	cbnz	w20, 4058b0 <ferror@plt+0x3b70>
  4056f4:	mov	w2, #0x5                   	// #5
  4056f8:	adrp	x1, 43f000 <warn@@Base+0x5a24>
  4056fc:	mov	x0, #0x0                   	// #0
  405700:	add	x1, x1, #0x547
  405704:	bl	401c70 <dcgettext@plt>
  405708:	mov	x5, x0
  40570c:	mov	x2, x24
  405710:	mov	x4, x22
  405714:	mov	x3, x19
  405718:	mov	x1, x21
  40571c:	mov	x0, #0x0                   	// #0
  405720:	bl	4032f0 <ferror@plt+0x15b0>
  405724:	mov	x24, x0
  405728:	cbz	x0, 405664 <ferror@plt+0x3924>
  40572c:	ldr	x0, [x21, #112]
  405730:	bl	401bd0 <free@plt>
  405734:	mov	x0, x22
  405738:	mov	x1, #0x50                  	// #80
  40573c:	bl	42abd8 <ferror@plt+0x28e98>
  405740:	str	x0, [x21, #112]
  405744:	mov	x19, x0
  405748:	cbz	x0, 4058b8 <ferror@plt+0x3b78>
  40574c:	adrp	x26, 43f000 <warn@@Base+0x5a24>
  405750:	adrp	x27, 43f000 <warn@@Base+0x5a24>
  405754:	mov	x21, x24
  405758:	add	x26, x26, #0x5b5
  40575c:	add	x27, x27, #0x581
  405760:	mov	w25, #0x0                   	// #0
  405764:	adrp	x22, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  405768:	mov	w1, #0x4                   	// #4
  40576c:	mov	x0, x21
  405770:	ldr	x2, [x22, #648]
  405774:	blr	x2
  405778:	ldr	x2, [x22, #648]
  40577c:	str	w0, [x19]
  405780:	mov	w1, #0x4                   	// #4
  405784:	add	x0, x21, #0x4
  405788:	blr	x2
  40578c:	ldr	x2, [x22, #648]
  405790:	str	w0, [x19, #4]
  405794:	mov	w1, #0x4                   	// #4
  405798:	add	x0, x21, #0x8
  40579c:	blr	x2
  4057a0:	ldr	x2, [x22, #648]
  4057a4:	str	x0, [x19, #8]
  4057a8:	mov	w1, #0x4                   	// #4
  4057ac:	add	x0, x21, #0xc
  4057b0:	blr	x2
  4057b4:	ldr	x2, [x22, #648]
  4057b8:	str	x0, [x19, #16]
  4057bc:	mov	w1, #0x4                   	// #4
  4057c0:	add	x0, x21, #0x10
  4057c4:	blr	x2
  4057c8:	ldr	x2, [x22, #648]
  4057cc:	str	x0, [x19, #24]
  4057d0:	mov	w1, #0x4                   	// #4
  4057d4:	add	x0, x21, #0x14
  4057d8:	blr	x2
  4057dc:	ldr	x2, [x22, #648]
  4057e0:	str	x0, [x19, #32]
  4057e4:	mov	w1, #0x4                   	// #4
  4057e8:	add	x0, x21, #0x18
  4057ec:	blr	x2
  4057f0:	ldr	x2, [x22, #648]
  4057f4:	str	w0, [x19, #40]
  4057f8:	mov	w1, #0x4                   	// #4
  4057fc:	add	x0, x21, #0x1c
  405800:	blr	x2
  405804:	ldr	x2, [x22, #648]
  405808:	str	w0, [x19, #44]
  40580c:	mov	w1, #0x4                   	// #4
  405810:	add	x0, x21, #0x20
  405814:	blr	x2
  405818:	ldr	x2, [x22, #648]
  40581c:	str	x0, [x19, #48]
  405820:	mov	w1, #0x4                   	// #4
  405824:	add	x0, x21, #0x24
  405828:	blr	x2
  40582c:	str	x0, [x19, #56]
  405830:	cbnz	w20, 40588c <ferror@plt+0x3b4c>
  405834:	ldr	w0, [x19, #40]
  405838:	cmp	w0, w23
  40583c:	b.ls	40585c <ferror@plt+0x3b1c>  // b.plast
  405840:	mov	x1, x27
  405844:	mov	w2, #0x5                   	// #5
  405848:	mov	x0, #0x0                   	// #0
  40584c:	bl	401c70 <dcgettext@plt>
  405850:	ldr	w2, [x19, #40]
  405854:	mov	w1, w25
  405858:	bl	4395dc <warn@@Base>
  40585c:	ldr	x0, [x19, #8]
  405860:	tbz	w0, #6, 40588c <ferror@plt+0x3b4c>
  405864:	ldr	w0, [x19, #44]
  405868:	cmp	w0, w23
  40586c:	b.ls	40588c <ferror@plt+0x3b4c>  // b.plast
  405870:	mov	x1, x26
  405874:	mov	w2, #0x5                   	// #5
  405878:	mov	x0, #0x0                   	// #0
  40587c:	bl	401c70 <dcgettext@plt>
  405880:	ldr	w2, [x19, #44]
  405884:	mov	w1, w25
  405888:	bl	4395dc <warn@@Base>
  40588c:	add	w25, w25, #0x1
  405890:	add	x19, x19, #0x50
  405894:	add	x21, x21, #0x28
  405898:	cmp	w23, w25
  40589c:	b.ne	405764 <ferror@plt+0x3a24>  // b.any
  4058a0:	mov	x0, x24
  4058a4:	mov	w20, #0x1                   	// #1
  4058a8:	bl	401bd0 <free@plt>
  4058ac:	b	405698 <ferror@plt+0x3958>
  4058b0:	mov	x5, #0x0                   	// #0
  4058b4:	b	40570c <ferror@plt+0x39cc>
  4058b8:	cbnz	w20, 4058d4 <ferror@plt+0x3b94>
  4058bc:	mov	w2, #0x5                   	// #5
  4058c0:	adrp	x1, 43f000 <warn@@Base+0x5a24>
  4058c4:	add	x1, x1, #0x557
  4058c8:	bl	401c70 <dcgettext@plt>
  4058cc:	mov	w1, w23
  4058d0:	bl	4390e8 <error@@Base>
  4058d4:	mov	x0, x24
  4058d8:	bl	401bd0 <free@plt>
  4058dc:	b	405664 <ferror@plt+0x3924>
  4058e0:	stp	x29, x30, [sp, #-80]!
  4058e4:	mov	x29, sp
  4058e8:	stp	x19, x20, [sp, #16]
  4058ec:	mov	w20, w1
  4058f0:	ldr	w19, [x0, #96]
  4058f4:	stp	x21, x22, [sp, #32]
  4058f8:	mov	x21, x0
  4058fc:	stp	x23, x24, [sp, #48]
  405900:	stp	x25, x26, [sp, #64]
  405904:	cbnz	w1, 405920 <ferror@plt+0x3be0>
  405908:	ldr	w23, [x0, #100]
  40590c:	cmp	w19, #0x0
  405910:	ccmp	w23, #0x0, #0x4, ne  // ne = any
  405914:	b.ne	405928 <ferror@plt+0x3be8>  // b.any
  405918:	mov	w20, #0x0                   	// #0
  40591c:	b	40594c <ferror@plt+0x3c0c>
  405920:	mov	w23, #0x1                   	// #1
  405924:	b	40590c <ferror@plt+0x3bcc>
  405928:	cmp	w19, #0x3f
  40592c:	b.hi	405968 <ferror@plt+0x3c28>  // b.pmore
  405930:	cbnz	w20, 405918 <ferror@plt+0x3bd8>
  405934:	adrp	x1, 43f000 <warn@@Base+0x5a24>
  405938:	add	x1, x1, #0x495
  40593c:	mov	w2, #0x5                   	// #5
  405940:	mov	x0, #0x0                   	// #0
  405944:	bl	401c70 <dcgettext@plt>
  405948:	bl	4390e8 <error@@Base>
  40594c:	mov	w0, w20
  405950:	ldp	x19, x20, [sp, #16]
  405954:	ldp	x21, x22, [sp, #32]
  405958:	ldp	x23, x24, [sp, #48]
  40595c:	ldp	x25, x26, [sp, #64]
  405960:	ldp	x29, x30, [sp], #80
  405964:	ret
  405968:	cmp	w19, #0x40
  40596c:	eor	w0, w20, #0x1
  405970:	cset	w1, hi  // hi = pmore
  405974:	tst	w0, w1
  405978:	b.eq	405994 <ferror@plt+0x3c54>  // b.none
  40597c:	adrp	x1, 43f000 <warn@@Base+0x5a24>
  405980:	add	x1, x1, #0x4ed
  405984:	mov	w2, #0x5                   	// #5
  405988:	mov	x0, #0x0                   	// #0
  40598c:	bl	401c70 <dcgettext@plt>
  405990:	bl	4395dc <warn@@Base>
  405994:	mov	w19, w19
  405998:	mov	w22, w23
  40599c:	ldr	x24, [x21, #56]
  4059a0:	cbnz	w20, 405b5c <ferror@plt+0x3e1c>
  4059a4:	mov	w2, #0x5                   	// #5
  4059a8:	adrp	x1, 43f000 <warn@@Base+0x5a24>
  4059ac:	mov	x0, #0x0                   	// #0
  4059b0:	add	x1, x1, #0x547
  4059b4:	bl	401c70 <dcgettext@plt>
  4059b8:	mov	x5, x0
  4059bc:	mov	x2, x24
  4059c0:	mov	x4, x22
  4059c4:	mov	x3, x19
  4059c8:	mov	x1, x21
  4059cc:	mov	x0, #0x0                   	// #0
  4059d0:	bl	4032f0 <ferror@plt+0x15b0>
  4059d4:	mov	x24, x0
  4059d8:	cbz	x0, 405918 <ferror@plt+0x3bd8>
  4059dc:	ldr	x0, [x21, #112]
  4059e0:	bl	401bd0 <free@plt>
  4059e4:	mov	x0, x22
  4059e8:	mov	x1, #0x50                  	// #80
  4059ec:	bl	42abd8 <ferror@plt+0x28e98>
  4059f0:	str	x0, [x21, #112]
  4059f4:	mov	x19, x0
  4059f8:	cbz	x0, 405b64 <ferror@plt+0x3e24>
  4059fc:	adrp	x26, 43f000 <warn@@Base+0x5a24>
  405a00:	mov	x21, x24
  405a04:	add	x26, x26, #0x5b5
  405a08:	mov	w25, #0x0                   	// #0
  405a0c:	adrp	x22, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  405a10:	ldr	x2, [x22, #648]
  405a14:	mov	w1, #0x4                   	// #4
  405a18:	mov	x0, x21
  405a1c:	blr	x2
  405a20:	ldr	x2, [x22, #648]
  405a24:	str	w0, [x19]
  405a28:	mov	w1, #0x4                   	// #4
  405a2c:	add	x0, x21, #0x4
  405a30:	blr	x2
  405a34:	ldr	x2, [x22, #648]
  405a38:	str	w0, [x19, #4]
  405a3c:	mov	w1, #0x8                   	// #8
  405a40:	add	x0, x21, #0x8
  405a44:	blr	x2
  405a48:	ldr	x2, [x22, #648]
  405a4c:	str	x0, [x19, #8]
  405a50:	mov	w1, #0x8                   	// #8
  405a54:	add	x0, x21, #0x10
  405a58:	blr	x2
  405a5c:	ldr	x2, [x22, #648]
  405a60:	str	x0, [x19, #16]
  405a64:	mov	w1, #0x8                   	// #8
  405a68:	add	x0, x21, #0x20
  405a6c:	blr	x2
  405a70:	ldr	x2, [x22, #648]
  405a74:	str	x0, [x19, #32]
  405a78:	mov	w1, #0x8                   	// #8
  405a7c:	add	x0, x21, #0x38
  405a80:	blr	x2
  405a84:	ldr	x2, [x22, #648]
  405a88:	str	x0, [x19, #56]
  405a8c:	mov	w1, #0x4                   	// #4
  405a90:	add	x0, x21, #0x28
  405a94:	blr	x2
  405a98:	ldr	x2, [x22, #648]
  405a9c:	str	w0, [x19, #40]
  405aa0:	mov	w1, #0x4                   	// #4
  405aa4:	add	x0, x21, #0x2c
  405aa8:	blr	x2
  405aac:	ldr	x2, [x22, #648]
  405ab0:	str	w0, [x19, #44]
  405ab4:	mov	w1, #0x8                   	// #8
  405ab8:	add	x0, x21, #0x18
  405abc:	blr	x2
  405ac0:	ldr	x2, [x22, #648]
  405ac4:	str	x0, [x19, #24]
  405ac8:	mov	w1, #0x8                   	// #8
  405acc:	add	x0, x21, #0x30
  405ad0:	blr	x2
  405ad4:	str	x0, [x19, #48]
  405ad8:	cbnz	w20, 405b38 <ferror@plt+0x3df8>
  405adc:	ldr	w0, [x19, #40]
  405ae0:	cmp	w0, w23
  405ae4:	b.ls	405b08 <ferror@plt+0x3dc8>  // b.plast
  405ae8:	mov	w2, #0x5                   	// #5
  405aec:	adrp	x1, 43f000 <warn@@Base+0x5a24>
  405af0:	mov	x0, #0x0                   	// #0
  405af4:	add	x1, x1, #0x581
  405af8:	bl	401c70 <dcgettext@plt>
  405afc:	ldr	w2, [x19, #40]
  405b00:	mov	w1, w25
  405b04:	bl	4395dc <warn@@Base>
  405b08:	ldr	x0, [x19, #8]
  405b0c:	tbz	w0, #6, 405b38 <ferror@plt+0x3df8>
  405b10:	ldr	w0, [x19, #44]
  405b14:	cmp	w0, w23
  405b18:	b.ls	405b38 <ferror@plt+0x3df8>  // b.plast
  405b1c:	mov	x1, x26
  405b20:	mov	w2, #0x5                   	// #5
  405b24:	mov	x0, #0x0                   	// #0
  405b28:	bl	401c70 <dcgettext@plt>
  405b2c:	ldr	w2, [x19, #44]
  405b30:	mov	w1, w25
  405b34:	bl	4395dc <warn@@Base>
  405b38:	add	w25, w25, #0x1
  405b3c:	add	x19, x19, #0x50
  405b40:	add	x21, x21, #0x40
  405b44:	cmp	w23, w25
  405b48:	b.ne	405a10 <ferror@plt+0x3cd0>  // b.any
  405b4c:	mov	x0, x24
  405b50:	mov	w20, #0x1                   	// #1
  405b54:	bl	401bd0 <free@plt>
  405b58:	b	40594c <ferror@plt+0x3c0c>
  405b5c:	mov	x5, #0x0                   	// #0
  405b60:	b	4059bc <ferror@plt+0x3c7c>
  405b64:	cbnz	w20, 405b80 <ferror@plt+0x3e40>
  405b68:	mov	w2, #0x5                   	// #5
  405b6c:	adrp	x1, 43f000 <warn@@Base+0x5a24>
  405b70:	add	x1, x1, #0x557
  405b74:	bl	401c70 <dcgettext@plt>
  405b78:	mov	w1, w23
  405b7c:	bl	4390e8 <error@@Base>
  405b80:	mov	x0, x24
  405b84:	bl	401bd0 <free@plt>
  405b88:	b	405918 <ferror@plt+0x3bd8>
  405b8c:	stp	x29, x30, [sp, #-80]!
  405b90:	mov	x29, sp
  405b94:	stp	x21, x22, [sp, #32]
  405b98:	mov	w22, w2
  405b9c:	stp	x19, x20, [sp, #16]
  405ba0:	mov	x20, x0
  405ba4:	mov	x19, x1
  405ba8:	ldr	x0, [x0, #16]
  405bac:	stp	x23, x24, [sp, #48]
  405bb0:	str	x25, [sp, #64]
  405bb4:	mul	x25, x22, x1
  405bb8:	cmp	x25, x0
  405bbc:	b.ls	405c14 <ferror@plt+0x3ed4>  // b.plast
  405bc0:	adrp	x1, 43f000 <warn@@Base+0x5a24>
  405bc4:	add	x1, x1, #0x5e9
  405bc8:	mov	w2, #0x5                   	// #5
  405bcc:	mov	x0, #0x0                   	// #0
  405bd0:	bl	401c70 <dcgettext@plt>
  405bd4:	mov	x20, x0
  405bd8:	mov	x1, x19
  405bdc:	adrp	x0, 446000 <warn@@Base+0xca24>
  405be0:	add	x0, x0, #0x3a2
  405be4:	bl	40327c <ferror@plt+0x153c>
  405be8:	mov	x1, x0
  405bec:	mov	x0, x20
  405bf0:	bl	4390e8 <error@@Base>
  405bf4:	mov	x20, #0x0                   	// #0
  405bf8:	mov	x0, x20
  405bfc:	ldp	x19, x20, [sp, #16]
  405c00:	ldp	x21, x22, [sp, #32]
  405c04:	ldp	x23, x24, [sp, #48]
  405c08:	ldr	x25, [sp, #64]
  405c0c:	ldp	x29, x30, [sp], #80
  405c10:	ret
  405c14:	mov	x1, x22
  405c18:	mov	x0, x19
  405c1c:	bl	42abd8 <ferror@plt+0x28e98>
  405c20:	mov	x21, x0
  405c24:	cbnz	x0, 405c38 <ferror@plt+0x3ef8>
  405c28:	adrp	x1, 43f000 <warn@@Base+0x5a24>
  405c2c:	mov	w2, #0x5                   	// #5
  405c30:	add	x1, x1, #0x610
  405c34:	b	405bd0 <ferror@plt+0x3e90>
  405c38:	ldr	x3, [x20, #8]
  405c3c:	mov	x2, x19
  405c40:	mov	x1, x22
  405c44:	bl	401bc0 <fread@plt>
  405c48:	mov	x23, x0
  405c4c:	cmp	x0, x19
  405c50:	b.eq	405c94 <ferror@plt+0x3f54>  // b.none
  405c54:	mov	w2, #0x5                   	// #5
  405c58:	adrp	x1, 43f000 <warn@@Base+0x5a24>
  405c5c:	mov	x0, #0x0                   	// #0
  405c60:	add	x1, x1, #0x63a
  405c64:	bl	401c70 <dcgettext@plt>
  405c68:	mov	x19, x0
  405c6c:	mov	x1, x25
  405c70:	adrp	x0, 446000 <warn@@Base+0xca24>
  405c74:	add	x0, x0, #0x3a2
  405c78:	bl	40327c <ferror@plt+0x153c>
  405c7c:	mov	x1, x0
  405c80:	mov	x0, x19
  405c84:	bl	4390e8 <error@@Base>
  405c88:	mov	x0, x21
  405c8c:	bl	401bd0 <free@plt>
  405c90:	b	405bf4 <ferror@plt+0x3eb4>
  405c94:	mov	x1, #0x8                   	// #8
  405c98:	bl	42abd8 <ferror@plt+0x28e98>
  405c9c:	mov	x20, x0
  405ca0:	cbz	x0, 405cdc <ferror@plt+0x3f9c>
  405ca4:	sub	x23, x19, #0x1
  405ca8:	mov	x24, x22
  405cac:	adrp	x25, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  405cb0:	madd	x23, x23, x22, x21
  405cb4:	sub	x19, x19, #0x1
  405cb8:	cmn	x19, #0x1
  405cbc:	b.eq	405d0c <ferror@plt+0x3fcc>  // b.none
  405cc0:	ldr	x2, [x25, #648]
  405cc4:	mov	x0, x23
  405cc8:	mov	w1, w24
  405ccc:	sub	x23, x23, x22
  405cd0:	blr	x2
  405cd4:	str	x0, [x20, x19, lsl #3]
  405cd8:	b	405cb4 <ferror@plt+0x3f74>
  405cdc:	mov	w2, #0x5                   	// #5
  405ce0:	adrp	x1, 43f000 <warn@@Base+0x5a24>
  405ce4:	add	x1, x1, #0x666
  405ce8:	bl	401c70 <dcgettext@plt>
  405cec:	mov	x1, x23
  405cf0:	mov	x19, x0
  405cf4:	adrp	x0, 446000 <warn@@Base+0xca24>
  405cf8:	add	x0, x0, #0x3a2
  405cfc:	bl	40327c <ferror@plt+0x153c>
  405d00:	mov	x1, x0
  405d04:	mov	x0, x19
  405d08:	bl	4390e8 <error@@Base>
  405d0c:	mov	x0, x21
  405d10:	bl	401bd0 <free@plt>
  405d14:	b	405bf8 <ferror@plt+0x3eb8>
  405d18:	stp	x29, x30, [sp, #-112]!
  405d1c:	mov	x29, sp
  405d20:	stp	x21, x22, [sp, #32]
  405d24:	mov	x21, x0
  405d28:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  405d2c:	stp	x25, x26, [sp, #64]
  405d30:	ldr	w25, [x0, #1056]
  405d34:	stp	x19, x20, [sp, #16]
  405d38:	mov	x19, x2
  405d3c:	mov	x20, x1
  405d40:	stp	x23, x24, [sp, #48]
  405d44:	mov	w2, #0x5                   	// #5
  405d48:	mov	x23, x3
  405d4c:	stp	x27, x28, [sp, #80]
  405d50:	str	x4, [sp, #96]
  405d54:	cbz	w25, 405e74 <ferror@plt+0x4134>
  405d58:	adrp	x1, 43f000 <warn@@Base+0x5a24>
  405d5c:	mov	x0, #0x0                   	// #0
  405d60:	add	x1, x1, #0x2dd
  405d64:	bl	401c70 <dcgettext@plt>
  405d68:	mov	x1, x21
  405d6c:	mov	x5, x0
  405d70:	mov	x4, x19
  405d74:	mov	x2, x20
  405d78:	mov	x3, #0x1                   	// #1
  405d7c:	mov	x0, #0x0                   	// #0
  405d80:	bl	4032f0 <ferror@plt+0x15b0>
  405d84:	mov	x21, x0
  405d88:	cbnz	x0, 405db0 <ferror@plt+0x4070>
  405d8c:	mov	w25, #0x0                   	// #0
  405d90:	mov	w0, w25
  405d94:	ldp	x19, x20, [sp, #16]
  405d98:	ldp	x21, x22, [sp, #32]
  405d9c:	ldp	x23, x24, [sp, #48]
  405da0:	ldp	x25, x26, [sp, #64]
  405da4:	ldp	x27, x28, [sp, #80]
  405da8:	ldp	x29, x30, [sp], #112
  405dac:	ret
  405db0:	mov	x25, #0xc                   	// #12
  405db4:	mov	x1, #0x18                  	// #24
  405db8:	mov	w24, #0x0                   	// #0
  405dbc:	udiv	x19, x19, x25
  405dc0:	mov	x0, x19
  405dc4:	bl	42abd8 <ferror@plt+0x28e98>
  405dc8:	mov	x20, x0
  405dcc:	cbz	x0, 405dfc <ferror@plt+0x40bc>
  405dd0:	mov	w22, #0x18                  	// #24
  405dd4:	adrp	x27, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  405dd8:	cmp	x19, w24, uxtw
  405ddc:	b.hi	405e20 <ferror@plt+0x40e0>  // b.pmore
  405de0:	mov	x0, x21
  405de4:	bl	401bd0 <free@plt>
  405de8:	str	x20, [x23]
  405dec:	ldr	x0, [sp, #96]
  405df0:	mov	w25, #0x1                   	// #1
  405df4:	str	x19, [x0]
  405df8:	b	405d90 <ferror@plt+0x4050>
  405dfc:	mov	x0, x21
  405e00:	bl	401bd0 <free@plt>
  405e04:	adrp	x1, 43f000 <warn@@Base+0x5a24>
  405e08:	add	x1, x1, #0x2f4
  405e0c:	mov	w2, #0x5                   	// #5
  405e10:	mov	x0, #0x0                   	// #0
  405e14:	bl	401c70 <dcgettext@plt>
  405e18:	bl	4390e8 <error@@Base>
  405e1c:	b	405d8c <ferror@plt+0x404c>
  405e20:	umull	x2, w24, w22
  405e24:	mov	w1, #0x4                   	// #4
  405e28:	ldr	x4, [x27, #648]
  405e2c:	umaddl	x26, w24, w25, x21
  405e30:	add	x28, x20, x2
  405e34:	str	x2, [sp, #104]
  405e38:	mov	x0, x26
  405e3c:	add	w24, w24, #0x1
  405e40:	blr	x4
  405e44:	ldr	x2, [sp, #104]
  405e48:	mov	w1, #0x4                   	// #4
  405e4c:	str	x0, [x20, x2]
  405e50:	add	x0, x26, #0x4
  405e54:	ldr	x2, [x27, #648]
  405e58:	blr	x2
  405e5c:	str	x0, [x28, #8]
  405e60:	mov	w1, #0x4                   	// #4
  405e64:	add	x0, x26, #0x8
  405e68:	bl	4398f4 <warn@@Base+0x318>
  405e6c:	str	x0, [x28, #16]
  405e70:	b	405dd8 <ferror@plt+0x4098>
  405e74:	adrp	x1, 43f000 <warn@@Base+0x5a24>
  405e78:	mov	x0, #0x0                   	// #0
  405e7c:	add	x1, x1, #0x312
  405e80:	bl	401c70 <dcgettext@plt>
  405e84:	mov	x4, x19
  405e88:	mov	x5, x0
  405e8c:	mov	x2, x20
  405e90:	mov	x1, x21
  405e94:	mov	x3, #0x1                   	// #1
  405e98:	mov	x0, #0x0                   	// #0
  405e9c:	bl	4032f0 <ferror@plt+0x15b0>
  405ea0:	mov	x24, x0
  405ea4:	cbz	x0, 405d8c <ferror@plt+0x404c>
  405ea8:	mov	x28, #0x18                  	// #24
  405eac:	mov	x1, x28
  405eb0:	udiv	x19, x19, x28
  405eb4:	mov	x0, x19
  405eb8:	bl	42abd8 <ferror@plt+0x28e98>
  405ebc:	mov	w3, #0x0                   	// #0
  405ec0:	mov	x20, x0
  405ec4:	cbz	x0, 405edc <ferror@plt+0x419c>
  405ec8:	adrp	x22, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  405ecc:	cmp	x19, w3, uxtw
  405ed0:	b.hi	405f00 <ferror@plt+0x41c0>  // b.pmore
  405ed4:	mov	x0, x24
  405ed8:	b	405de4 <ferror@plt+0x40a4>
  405edc:	mov	x0, x24
  405ee0:	bl	401bd0 <free@plt>
  405ee4:	adrp	x1, 43f000 <warn@@Base+0x5a24>
  405ee8:	add	x1, x1, #0x2f4
  405eec:	mov	w2, #0x5                   	// #5
  405ef0:	mov	x0, #0x0                   	// #0
  405ef4:	bl	401c70 <dcgettext@plt>
  405ef8:	bl	4390e8 <error@@Base>
  405efc:	b	405d90 <ferror@plt+0x4050>
  405f00:	ldr	x2, [x22, #648]
  405f04:	umull	x27, w3, w28
  405f08:	mov	w1, #0x8                   	// #8
  405f0c:	str	w3, [sp, #104]
  405f10:	add	x26, x24, x27
  405f14:	add	x25, x20, x27
  405f18:	mov	x0, x26
  405f1c:	blr	x2
  405f20:	ldr	x2, [x22, #648]
  405f24:	str	x0, [x20, x27]
  405f28:	mov	w1, #0x8                   	// #8
  405f2c:	add	x0, x26, #0x8
  405f30:	blr	x2
  405f34:	str	x0, [x25, #8]
  405f38:	mov	w1, #0x8                   	// #8
  405f3c:	add	x0, x26, #0x10
  405f40:	bl	4398f4 <warn@@Base+0x318>
  405f44:	str	x0, [x25, #16]
  405f48:	ldrh	w0, [x21, #82]
  405f4c:	ldr	w3, [sp, #104]
  405f50:	cmp	w0, #0x8
  405f54:	b.ne	405f98 <ferror@plt+0x4258>  // b.any
  405f58:	ldrb	w0, [x21, #29]
  405f5c:	cmp	w0, #0x2
  405f60:	b.eq	405f98 <ferror@plt+0x4258>  // b.none
  405f64:	ldr	x2, [x25, #8]
  405f68:	lsr	x5, x2, #40
  405f6c:	lsr	x0, x2, #24
  405f70:	and	x0, x0, #0xff0000
  405f74:	and	x5, x5, #0xff00
  405f78:	orr	x5, x5, x0
  405f7c:	lsr	x0, x2, #56
  405f80:	orr	x0, x0, x2, lsl #32
  405f84:	lsr	x2, x2, #8
  405f88:	orr	x5, x5, x0
  405f8c:	and	x2, x2, #0xff000000
  405f90:	orr	x2, x2, x5
  405f94:	str	x2, [x25, #8]
  405f98:	add	w3, w3, #0x1
  405f9c:	b	405ecc <ferror@plt+0x418c>
  405fa0:	cbz	x0, 405fd0 <ferror@plt+0x4290>
  405fa4:	stp	x29, x30, [sp, #-32]!
  405fa8:	mov	x29, sp
  405fac:	str	x19, [sp, #16]
  405fb0:	mov	x19, x0
  405fb4:	ldr	x0, [x0, #8]
  405fb8:	cbz	x0, 405fc0 <ferror@plt+0x4280>
  405fbc:	bl	401a10 <fclose@plt>
  405fc0:	mov	x0, x19
  405fc4:	ldr	x19, [sp, #16]
  405fc8:	ldp	x29, x30, [sp], #32
  405fcc:	b	401bd0 <free@plt>
  405fd0:	ret
  405fd4:	stp	x29, x30, [sp, #-80]!
  405fd8:	mov	x29, sp
  405fdc:	stp	x19, x20, [sp, #16]
  405fe0:	mov	w19, w1
  405fe4:	mov	x20, x0
  405fe8:	stp	x21, x22, [sp, #32]
  405fec:	and	w22, w2, #0xff
  405ff0:	stp	x23, x24, [sp, #48]
  405ff4:	ldr	w24, [x0, #152]
  405ff8:	str	x25, [sp, #64]
  405ffc:	cmp	w24, w19
  406000:	b.hi	406030 <ferror@plt+0x42f0>  // b.pmore
  406004:	add	w0, w19, #0x1
  406008:	mov	x1, #0x1                   	// #1
  40600c:	add	w25, w19, #0x1
  406010:	bl	401aa0 <calloc@plt>
  406014:	mov	x21, x0
  406018:	cbnz	x0, 40605c <ferror@plt+0x431c>
  40601c:	adrp	x1, 43f000 <warn@@Base+0x5a24>
  406020:	add	x1, x1, #0x69d
  406024:	mov	w2, #0x5                   	// #5
  406028:	bl	401c70 <dcgettext@plt>
  40602c:	bl	4390e8 <error@@Base>
  406030:	ldr	x0, [x20, #144]
  406034:	cbz	x0, 406044 <ferror@plt+0x4304>
  406038:	ldrb	w1, [x0, x19]
  40603c:	orr	w22, w22, w1
  406040:	strb	w22, [x0, x19]
  406044:	ldp	x19, x20, [sp, #16]
  406048:	ldp	x21, x22, [sp, #32]
  40604c:	ldp	x23, x24, [sp, #48]
  406050:	ldr	x25, [sp, #64]
  406054:	ldp	x29, x30, [sp], #80
  406058:	ret
  40605c:	ldr	x23, [x20, #144]
  406060:	cbz	x23, 406078 <ferror@plt+0x4338>
  406064:	mov	w2, w24
  406068:	mov	x1, x23
  40606c:	bl	4018d0 <memcpy@plt>
  406070:	mov	x0, x23
  406074:	bl	401bd0 <free@plt>
  406078:	str	x21, [x20, #144]
  40607c:	str	w25, [x20, #152]
  406080:	b	406030 <ferror@plt+0x42f0>
  406084:	stp	x29, x30, [sp, #-32]!
  406088:	mov	w2, #0x5                   	// #5
  40608c:	adrp	x1, 43f000 <warn@@Base+0x5a24>
  406090:	mov	x29, sp
  406094:	add	x1, x1, #0x6cb
  406098:	stp	x19, x20, [sp, #16]
  40609c:	mov	x19, x0
  4060a0:	mov	x0, #0x0                   	// #0
  4060a4:	bl	401c70 <dcgettext@plt>
  4060a8:	mov	x1, x0
  4060ac:	mov	x0, x19
  4060b0:	bl	401d20 <fprintf@plt>
  4060b4:	mov	w2, #0x5                   	// #5
  4060b8:	adrp	x1, 43f000 <warn@@Base+0x5a24>
  4060bc:	mov	x0, #0x0                   	// #0
  4060c0:	add	x1, x1, #0x6f3
  4060c4:	bl	401c70 <dcgettext@plt>
  4060c8:	mov	x1, x0
  4060cc:	mov	x0, x19
  4060d0:	bl	401d20 <fprintf@plt>
  4060d4:	mov	w2, #0x5                   	// #5
  4060d8:	adrp	x1, 43f000 <warn@@Base+0x5a24>
  4060dc:	mov	x0, #0x0                   	// #0
  4060e0:	add	x1, x1, #0x730
  4060e4:	bl	401c70 <dcgettext@plt>
  4060e8:	mov	x1, x0
  4060ec:	mov	x0, x19
  4060f0:	bl	401d20 <fprintf@plt>
  4060f4:	mov	w2, #0x5                   	// #5
  4060f8:	adrp	x1, 43f000 <warn@@Base+0x5a24>
  4060fc:	mov	x0, #0x0                   	// #0
  406100:	add	x1, x1, #0xee5
  406104:	bl	401c70 <dcgettext@plt>
  406108:	mov	x1, x0
  40610c:	mov	x0, x19
  406110:	bl	401d20 <fprintf@plt>
  406114:	mov	w2, #0x5                   	// #5
  406118:	adrp	x1, 43f000 <warn@@Base+0x5a24>
  40611c:	mov	x0, #0x0                   	// #0
  406120:	add	x1, x1, #0xf95
  406124:	bl	401c70 <dcgettext@plt>
  406128:	mov	x1, x0
  40612c:	mov	x0, x19
  406130:	bl	401d20 <fprintf@plt>
  406134:	mov	w2, #0x5                   	// #5
  406138:	adrp	x1, 440000 <warn@@Base+0x6a24>
  40613c:	mov	x0, #0x0                   	// #0
  406140:	add	x1, x1, #0x118
  406144:	bl	401c70 <dcgettext@plt>
  406148:	mov	x1, x0
  40614c:	mov	x0, x19
  406150:	bl	401d20 <fprintf@plt>
  406154:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  406158:	mov	x20, x0
  40615c:	ldr	x1, [x0, #1040]
  406160:	cmp	x1, x19
  406164:	b.ne	406190 <ferror@plt+0x4450>  // b.any
  406168:	mov	w2, #0x5                   	// #5
  40616c:	adrp	x1, 440000 <warn@@Base+0x6a24>
  406170:	mov	x0, #0x0                   	// #0
  406174:	add	x1, x1, #0x242
  406178:	bl	401c70 <dcgettext@plt>
  40617c:	mov	x1, x0
  406180:	adrp	x2, 440000 <warn@@Base+0x6a24>
  406184:	mov	x0, x19
  406188:	add	x2, x2, #0x255
  40618c:	bl	401d20 <fprintf@plt>
  406190:	ldr	x0, [x20, #1040]
  406194:	cmp	x0, x19
  406198:	cset	w0, ne  // ne = any
  40619c:	bl	401920 <exit@plt>
  4061a0:	stp	x29, x30, [sp, #-32]!
  4061a4:	sub	w1, w1, #0x1
  4061a8:	cmp	w1, #0x5
  4061ac:	mov	x29, sp
  4061b0:	stp	x19, x20, [sp, #16]
  4061b4:	mov	x20, x0
  4061b8:	b.hi	406280 <ferror@plt+0x4540>  // b.pmore
  4061bc:	adrp	x0, 459000 <warn@@Base+0x1fa24>
  4061c0:	add	x0, x0, #0x0
  4061c4:	ldrb	w0, [x0, w1, uxtw]
  4061c8:	adr	x1, 4061d4 <ferror@plt+0x4494>
  4061cc:	add	x0, x1, w0, sxtb #2
  4061d0:	br	x0
  4061d4:	adrp	x0, 443000 <warn@@Base+0x9a24>
  4061d8:	add	x0, x0, #0x663
  4061dc:	bl	401cc0 <printf@plt>
  4061e0:	mov	w19, w0
  4061e4:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  4061e8:	ldr	w0, [x0, #1056]
  4061ec:	cbz	w0, 406210 <ferror@plt+0x44d0>
  4061f0:	adrp	x0, 442000 <warn@@Base+0x8a24>
  4061f4:	mov	x1, x20
  4061f8:	add	x0, x0, #0x582
  4061fc:	bl	401cc0 <printf@plt>
  406200:	add	w0, w0, w19
  406204:	b	40622c <ferror@plt+0x44ec>
  406208:	mov	w19, #0x0                   	// #0
  40620c:	b	4061e4 <ferror@plt+0x44a4>
  406210:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  406214:	mov	x2, x20
  406218:	adrp	x1, 440000 <warn@@Base+0x6a24>
  40621c:	add	x1, x1, #0x27b
  406220:	ldr	x0, [x0, #1040]
  406224:	bl	401d20 <fprintf@plt>
  406228:	add	w0, w19, #0x10
  40622c:	ldp	x19, x20, [sp, #16]
  406230:	ldp	x29, x30, [sp], #32
  406234:	ret
  406238:	mov	x0, #0x869f                	// #34463
  40623c:	movk	x0, #0x1, lsl #16
  406240:	cmp	x20, x0
  406244:	b.hi	406260 <ferror@plt+0x4520>  // b.pmore
  406248:	adrp	x0, 440000 <warn@@Base+0x6a24>
  40624c:	mov	x1, x20
  406250:	add	x0, x0, #0x282
  406254:	ldp	x19, x20, [sp, #16]
  406258:	ldp	x29, x30, [sp], #32
  40625c:	b	401cc0 <printf@plt>
  406260:	adrp	x0, 443000 <warn@@Base+0x9a24>
  406264:	add	x0, x0, #0x663
  406268:	bl	401cc0 <printf@plt>
  40626c:	mov	w19, w0
  406270:	adrp	x0, 442000 <warn@@Base+0x8a24>
  406274:	mov	x1, x20
  406278:	add	x0, x0, #0xf9c
  40627c:	b	4061fc <ferror@plt+0x44bc>
  406280:	mov	w19, #0x0                   	// #0
  406284:	b	406270 <ferror@plt+0x4530>
  406288:	adrp	x0, 444000 <warn@@Base+0xaa24>
  40628c:	mov	x1, x20
  406290:	add	x0, x0, #0xecc
  406294:	b	406254 <ferror@plt+0x4514>
  406298:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  40629c:	mov	x1, x20
  4062a0:	add	x0, x0, #0xf37
  4062a4:	b	406254 <ferror@plt+0x4514>
  4062a8:	stp	x29, x30, [sp, #-48]!
  4062ac:	mov	x29, sp
  4062b0:	stp	x19, x20, [sp, #16]
  4062b4:	mov	w20, w0
  4062b8:	stp	x21, x22, [sp, #32]
  4062bc:	adrp	x21, 440000 <warn@@Base+0x6a24>
  4062c0:	adrp	x22, 440000 <warn@@Base+0x6a24>
  4062c4:	add	x21, x21, #0x2b1
  4062c8:	add	x22, x22, #0x2f8
  4062cc:	cbnz	w20, 4062e0 <ferror@plt+0x45a0>
  4062d0:	ldp	x19, x20, [sp, #16]
  4062d4:	ldp	x21, x22, [sp, #32]
  4062d8:	ldp	x29, x30, [sp], #48
  4062dc:	ret
  4062e0:	neg	w19, w20
  4062e4:	and	w19, w19, w20
  4062e8:	bic	w20, w20, w19
  4062ec:	cmp	w19, #0x200
  4062f0:	b.eq	406454 <ferror@plt+0x4714>  // b.none
  4062f4:	b.hi	406374 <ferror@plt+0x4634>  // b.pmore
  4062f8:	cmp	w19, #0x10
  4062fc:	b.eq	406424 <ferror@plt+0x46e4>  // b.none
  406300:	b.hi	406328 <ferror@plt+0x45e8>  // b.pmore
  406304:	sub	w1, w19, #0x1
  406308:	cmp	w1, #0x7
  40630c:	b.hi	406344 <ferror@plt+0x4604>  // b.pmore
  406310:	adrp	x0, 459000 <warn@@Base+0x1fa24>
  406314:	add	x0, x0, #0x8
  406318:	ldrb	w0, [x0, w1, uxtw]
  40631c:	adr	x1, 406328 <ferror@plt+0x45e8>
  406320:	add	x0, x1, w0, sxtb #2
  406324:	br	x0
  406328:	cmp	w19, #0x80
  40632c:	b.eq	406448 <ferror@plt+0x4708>  // b.none
  406330:	b.hi	406360 <ferror@plt+0x4620>  // b.pmore
  406334:	cmp	w19, #0x20
  406338:	b.eq	406430 <ferror@plt+0x46f0>  // b.none
  40633c:	cmp	w19, #0x40
  406340:	b.eq	40643c <ferror@plt+0x46fc>  // b.none
  406344:	mov	w2, #0x5                   	// #5
  406348:	mov	x1, x22
  40634c:	mov	x0, #0x0                   	// #0
  406350:	bl	401c70 <dcgettext@plt>
  406354:	mov	w1, w19
  406358:	bl	401cc0 <printf@plt>
  40635c:	b	4063ec <ferror@plt+0x46ac>
  406360:	cmp	w19, #0x100
  406364:	b.ne	406344 <ferror@plt+0x4604>  // b.any
  406368:	adrp	x0, 440000 <warn@@Base+0x6a24>
  40636c:	add	x0, x0, #0x2aa
  406370:	b	4063e8 <ferror@plt+0x46a8>
  406374:	cmp	w19, #0x4, lsl #12
  406378:	b.eq	406474 <ferror@plt+0x4734>  // b.none
  40637c:	b.hi	4063bc <ferror@plt+0x467c>  // b.pmore
  406380:	cmp	w19, #0x1, lsl #12
  406384:	b.eq	406468 <ferror@plt+0x4728>  // b.none
  406388:	b.hi	4063a8 <ferror@plt+0x4668>  // b.pmore
  40638c:	cmp	w19, #0x400
  406390:	b.eq	40645c <ferror@plt+0x471c>  // b.none
  406394:	cmp	w19, #0x800
  406398:	b.ne	406344 <ferror@plt+0x4604>  // b.any
  40639c:	adrp	x0, 440000 <warn@@Base+0x6a24>
  4063a0:	add	x0, x0, #0x2ba
  4063a4:	b	4063e8 <ferror@plt+0x46a8>
  4063a8:	cmp	w19, #0x2, lsl #12
  4063ac:	b.ne	406344 <ferror@plt+0x4604>  // b.any
  4063b0:	adrp	x0, 440000 <warn@@Base+0x6a24>
  4063b4:	add	x0, x0, #0x2cb
  4063b8:	b	4063e8 <ferror@plt+0x46a8>
  4063bc:	cmp	w19, #0x10, lsl #12
  4063c0:	b.eq	406480 <ferror@plt+0x4740>  // b.none
  4063c4:	cmp	w19, #0x20, lsl #12
  4063c8:	b.eq	40648c <ferror@plt+0x474c>  // b.none
  4063cc:	cmp	w19, #0x8, lsl #12
  4063d0:	b.ne	406344 <ferror@plt+0x4604>  // b.any
  4063d4:	adrp	x0, 440000 <warn@@Base+0x6a24>
  4063d8:	add	x0, x0, #0x2dd
  4063dc:	b	4063e8 <ferror@plt+0x46a8>
  4063e0:	adrp	x0, 440000 <warn@@Base+0x6a24>
  4063e4:	add	x0, x0, #0x287
  4063e8:	bl	401cc0 <printf@plt>
  4063ec:	cbz	w20, 4062d0 <ferror@plt+0x4590>
  4063f0:	adrp	x0, 442000 <warn@@Base+0x8a24>
  4063f4:	add	x0, x0, #0x6d0
  4063f8:	bl	401cc0 <printf@plt>
  4063fc:	b	4062cc <ferror@plt+0x458c>
  406400:	adrp	x0, 440000 <warn@@Base+0x6a24>
  406404:	add	x0, x0, #0x28c
  406408:	b	4063e8 <ferror@plt+0x46a8>
  40640c:	adrp	x0, 440000 <warn@@Base+0x6a24>
  406410:	add	x0, x0, #0x290
  406414:	b	4063e8 <ferror@plt+0x46a8>
  406418:	adrp	x0, 440000 <warn@@Base+0x6a24>
  40641c:	add	x0, x0, #0x294
  406420:	b	4063e8 <ferror@plt+0x46a8>
  406424:	adrp	x0, 440000 <warn@@Base+0x6a24>
  406428:	add	x0, x0, #0x298
  40642c:	b	4063e8 <ferror@plt+0x46a8>
  406430:	adrp	x0, 440000 <warn@@Base+0x6a24>
  406434:	add	x0, x0, #0x29e
  406438:	b	4063e8 <ferror@plt+0x46a8>
  40643c:	adrp	x0, 440000 <warn@@Base+0x6a24>
  406440:	add	x0, x0, #0x29d
  406444:	b	4063e8 <ferror@plt+0x46a8>
  406448:	adrp	x0, 440000 <warn@@Base+0x6a24>
  40644c:	add	x0, x0, #0x2a3
  406450:	b	4063e8 <ferror@plt+0x46a8>
  406454:	mov	x0, x21
  406458:	b	4063e8 <ferror@plt+0x46a8>
  40645c:	adrp	x0, 440000 <warn@@Base+0x6a24>
  406460:	add	x0, x0, #0x2b5
  406464:	b	4063e8 <ferror@plt+0x46a8>
  406468:	adrp	x0, 440000 <warn@@Base+0x6a24>
  40646c:	add	x0, x0, #0x2c2
  406470:	b	4063e8 <ferror@plt+0x46a8>
  406474:	adrp	x0, 440000 <warn@@Base+0x6a24>
  406478:	add	x0, x0, #0x2d4
  40647c:	b	4063e8 <ferror@plt+0x46a8>
  406480:	adrp	x0, 440000 <warn@@Base+0x6a24>
  406484:	add	x0, x0, #0x2e6
  406488:	b	4063e8 <ferror@plt+0x46a8>
  40648c:	adrp	x0, 440000 <warn@@Base+0x6a24>
  406490:	add	x0, x0, #0x2ef
  406494:	b	4063e8 <ferror@plt+0x46a8>
  406498:	mov	w1, w0
  40649c:	cmp	w0, #0x8
  4064a0:	b.hi	406540 <ferror@plt+0x4800>  // b.pmore
  4064a4:	stp	x29, x30, [sp, #-16]!
  4064a8:	adrp	x0, 459000 <warn@@Base+0x1fa24>
  4064ac:	mov	w2, #0x5                   	// #5
  4064b0:	mov	x29, sp
  4064b4:	add	x0, x0, #0x10
  4064b8:	ldrb	w0, [x0, w1, uxtw]
  4064bc:	adr	x1, 4064c8 <ferror@plt+0x4788>
  4064c0:	add	x0, x1, w0, sxtb #2
  4064c4:	br	x0
  4064c8:	adrp	x1, 440000 <warn@@Base+0x6a24>
  4064cc:	add	x1, x1, #0x306
  4064d0:	mov	x0, #0x0                   	// #0
  4064d4:	bl	401c70 <dcgettext@plt>
  4064d8:	ldp	x29, x30, [sp], #16
  4064dc:	b	401cc0 <printf@plt>
  4064e0:	adrp	x1, 440000 <warn@@Base+0x6a24>
  4064e4:	add	x1, x1, #0x31a
  4064e8:	b	4064d0 <ferror@plt+0x4790>
  4064ec:	adrp	x1, 440000 <warn@@Base+0x6a24>
  4064f0:	add	x1, x1, #0x339
  4064f4:	b	4064d0 <ferror@plt+0x4790>
  4064f8:	adrp	x1, 440000 <warn@@Base+0x6a24>
  4064fc:	add	x1, x1, #0x358
  406500:	b	4064d0 <ferror@plt+0x4790>
  406504:	adrp	x1, 440000 <warn@@Base+0x6a24>
  406508:	add	x1, x1, #0x364
  40650c:	b	4064d0 <ferror@plt+0x4790>
  406510:	adrp	x1, 440000 <warn@@Base+0x6a24>
  406514:	add	x1, x1, #0x396
  406518:	b	4064d0 <ferror@plt+0x4790>
  40651c:	adrp	x1, 440000 <warn@@Base+0x6a24>
  406520:	add	x1, x1, #0x3b8
  406524:	b	4064d0 <ferror@plt+0x4790>
  406528:	adrp	x1, 440000 <warn@@Base+0x6a24>
  40652c:	add	x1, x1, #0x3dd
  406530:	b	4064d0 <ferror@plt+0x4790>
  406534:	adrp	x1, 440000 <warn@@Base+0x6a24>
  406538:	add	x1, x1, #0x409
  40653c:	b	4064d0 <ferror@plt+0x4790>
  406540:	adrp	x0, 440000 <warn@@Base+0x6a24>
  406544:	add	x0, x0, #0x421
  406548:	b	401cc0 <printf@plt>
  40654c:	stp	x29, x30, [sp, #-96]!
  406550:	mov	x29, sp
  406554:	stp	x19, x20, [sp, #16]
  406558:	stp	x21, x22, [sp, #32]
  40655c:	subs	x22, x1, x0
  406560:	stp	x23, x24, [sp, #48]
  406564:	stp	x25, x26, [sp, #64]
  406568:	stp	x27, x28, [sp, #80]
  40656c:	b.cc	4065ac <ferror@plt+0x486c>  // b.lo, b.ul, b.last
  406570:	adrp	x24, 440000 <warn@@Base+0x6a24>
  406574:	adrp	x25, 442000 <warn@@Base+0x8a24>
  406578:	mov	x19, x0
  40657c:	add	x24, x24, #0x44d
  406580:	add	x25, x25, #0x6ab
  406584:	mov	x23, #0x0                   	// #0
  406588:	cbnz	x22, 4065d0 <ferror@plt+0x4890>
  40658c:	ldp	x19, x20, [sp, #16]
  406590:	mov	w0, #0xa                   	// #10
  406594:	ldp	x21, x22, [sp, #32]
  406598:	ldp	x23, x24, [sp, #48]
  40659c:	ldp	x25, x26, [sp, #64]
  4065a0:	ldp	x27, x28, [sp, #80]
  4065a4:	ldp	x29, x30, [sp], #96
  4065a8:	b	401cf0 <putchar@plt>
  4065ac:	adrp	x3, 459000 <warn@@Base+0x1fa24>
  4065b0:	add	x3, x3, #0xa38
  4065b4:	adrp	x1, 440000 <warn@@Base+0x6a24>
  4065b8:	adrp	x0, 440000 <warn@@Base+0x6a24>
  4065bc:	add	x3, x3, #0x300
  4065c0:	add	x1, x1, #0x42b
  4065c4:	add	x0, x0, #0x444
  4065c8:	mov	w2, #0x3d70                	// #15728
  4065cc:	bl	401cd0 <__assert_fail@plt>
  4065d0:	cmp	x22, #0x10
  4065d4:	mov	x20, #0x10                  	// #16
  4065d8:	csel	x20, x22, x20, ls  // ls = plast
  4065dc:	adrp	x26, 440000 <warn@@Base+0x6a24>
  4065e0:	mov	w27, w20
  4065e4:	add	x26, x26, #0x459
  4065e8:	mov	x21, #0x0                   	// #0
  4065ec:	mov	x1, x23
  4065f0:	mov	x0, x24
  4065f4:	bl	401cc0 <printf@plt>
  4065f8:	mov	w28, w21
  4065fc:	cmp	w27, w21
  406600:	b.le	40666c <ferror@plt+0x492c>
  406604:	ldrb	w1, [x19, x21]
  406608:	mov	x0, x26
  40660c:	bl	401cc0 <printf@plt>
  406610:	and	w28, w28, #0x3
  406614:	cmp	w28, #0x3
  406618:	b.ne	406624 <ferror@plt+0x48e4>  // b.any
  40661c:	mov	w0, #0x20                  	// #32
  406620:	bl	401cf0 <putchar@plt>
  406624:	add	x21, x21, #0x1
  406628:	cmp	x21, #0x10
  40662c:	b.ne	4065f8 <ferror@plt+0x48b8>  // b.any
  406630:	mov	x21, #0x0                   	// #0
  406634:	ldrb	w0, [x19, x21]
  406638:	sub	w1, w0, #0x20
  40663c:	cmp	w1, #0x5e
  406640:	b.hi	406678 <ferror@plt+0x4938>  // b.pmore
  406644:	add	x21, x21, #0x1
  406648:	bl	401cf0 <putchar@plt>
  40664c:	cmp	w27, w21
  406650:	b.gt	406634 <ferror@plt+0x48f4>
  406654:	mov	w0, #0xa                   	// #10
  406658:	add	x19, x19, x20
  40665c:	sub	x22, x22, x20
  406660:	add	x23, x23, x20
  406664:	bl	401cf0 <putchar@plt>
  406668:	b	406588 <ferror@plt+0x4848>
  40666c:	mov	x0, x25
  406670:	bl	401cc0 <printf@plt>
  406674:	b	406610 <ferror@plt+0x48d0>
  406678:	mov	w0, #0x2e                  	// #46
  40667c:	b	406644 <ferror@plt+0x4904>
  406680:	stp	x29, x30, [sp, #-32]!
  406684:	mov	w2, #0x5                   	// #5
  406688:	mov	x29, sp
  40668c:	stp	x19, x20, [sp, #16]
  406690:	mov	x19, x0
  406694:	mov	x20, x1
  406698:	mov	x0, #0x0                   	// #0
  40669c:	adrp	x1, 440000 <warn@@Base+0x6a24>
  4066a0:	add	x1, x1, #0x45f
  4066a4:	bl	401c70 <dcgettext@plt>
  4066a8:	mov	x1, x19
  4066ac:	bl	401cc0 <printf@plt>
  4066b0:	sub	x1, x20, x19
  4066b4:	mov	x0, x19
  4066b8:	bl	401940 <strnlen@plt>
  4066bc:	add	x0, x19, x0
  4066c0:	mov	x1, x20
  4066c4:	bl	40654c <ferror@plt+0x480c>
  4066c8:	mov	x0, x20
  4066cc:	ldp	x19, x20, [sp, #16]
  4066d0:	ldp	x29, x30, [sp], #32
  4066d4:	ret
  4066d8:	stp	x29, x30, [sp, #-64]!
  4066dc:	mov	x29, sp
  4066e0:	stp	x19, x20, [sp, #16]
  4066e4:	mov	x20, x2
  4066e8:	mov	x19, x1
  4066ec:	stp	x21, x22, [sp, #32]
  4066f0:	mov	x21, x0
  4066f4:	adrp	x0, 442000 <warn@@Base+0x8a24>
  4066f8:	add	x0, x0, #0x6ab
  4066fc:	stp	x23, x24, [sp, #48]
  406700:	mov	x24, x3
  406704:	bl	401cc0 <printf@plt>
  406708:	mov	w1, #0x6                   	// #6
  40670c:	mov	x0, x20
  406710:	bl	4061a0 <ferror@plt+0x4460>
  406714:	mov	w0, #0x20                  	// #32
  406718:	bl	401cf0 <putchar@plt>
  40671c:	mov	x1, #0xfff0                	// #65520
  406720:	add	x0, x19, x1
  406724:	cmp	x0, x20
  406728:	b.ls	4067ac <ferror@plt+0x4a6c>  // b.plast
  40672c:	mov	w0, #0xffff8010            	// #-32752
  406730:	sub	w1, w20, w19
  406734:	add	w1, w1, w0
  406738:	adrp	x0, 440000 <warn@@Base+0x6a24>
  40673c:	add	x0, x0, #0x47c
  406740:	bl	401cc0 <printf@plt>
  406744:	mov	w0, #0x20                  	// #32
  406748:	adrp	x23, 48b000 <warn@@Base+0x51a24>
  40674c:	bl	401cf0 <putchar@plt>
  406750:	cbnz	x21, 4067c4 <ferror@plt+0x4a84>
  406754:	ldr	w0, [x23, #1056]
  406758:	mov	w2, #0x5                   	// #5
  40675c:	mov	w19, #0x8                   	// #8
  406760:	adrp	x1, 445000 <warn@@Base+0xba24>
  406764:	cmp	w0, #0x0
  406768:	mov	w0, #0x10                  	// #16
  40676c:	add	x1, x1, #0x5f1
  406770:	csel	w19, w19, w0, ne  // ne = any
  406774:	mov	x0, #0x0                   	// #0
  406778:	bl	401c70 <dcgettext@plt>
  40677c:	mov	x2, x0
  406780:	mov	w1, w19
  406784:	adrp	x0, 443000 <warn@@Base+0x9a24>
  406788:	add	x0, x0, #0x2a7
  40678c:	bl	401cc0 <printf@plt>
  406790:	ldr	w0, [x23, #1056]
  406794:	mov	x2, #0x8                   	// #8
  406798:	cmp	w0, #0x0
  40679c:	mov	x0, #0x4                   	// #4
  4067a0:	csel	x0, x0, x2, ne  // ne = any
  4067a4:	add	x0, x0, x20
  4067a8:	b	406844 <ferror@plt+0x4b04>
  4067ac:	adrp	x1, 444000 <warn@@Base+0xaa24>
  4067b0:	adrp	x0, 440000 <warn@@Base+0x6a24>
  4067b4:	add	x1, x1, #0xa97
  4067b8:	add	x0, x0, #0x484
  4067bc:	bl	401cc0 <printf@plt>
  4067c0:	b	406744 <ferror@plt+0x4a04>
  4067c4:	ldr	w2, [x23, #1056]
  4067c8:	sub	x19, x20, x19
  4067cc:	mov	x1, #0x4                   	// #4
  4067d0:	mov	x22, #0x8                   	// #8
  4067d4:	cmp	w2, #0x0
  4067d8:	add	x0, x21, x19
  4067dc:	csel	x3, x1, x22, ne  // ne = any
  4067e0:	add	x19, x19, x3
  4067e4:	add	x19, x21, x19
  4067e8:	cmp	x24, x19
  4067ec:	b.cs	406858 <ferror@plt+0x4b18>  // b.hs, b.nlast
  4067f0:	adrp	x1, 440000 <warn@@Base+0x6a24>
  4067f4:	add	x1, x1, #0x489
  4067f8:	mov	w2, #0x5                   	// #5
  4067fc:	mov	x0, #0x0                   	// #0
  406800:	bl	401c70 <dcgettext@plt>
  406804:	bl	4395dc <warn@@Base>
  406808:	ldr	w0, [x23, #1056]
  40680c:	mov	w2, #0x5                   	// #5
  406810:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  406814:	add	x1, x1, #0xbce
  406818:	cmp	w0, #0x0
  40681c:	mov	w0, #0x10                  	// #16
  406820:	csel	w22, w22, w0, ne  // ne = any
  406824:	mov	x0, #0x0                   	// #0
  406828:	bl	401c70 <dcgettext@plt>
  40682c:	mov	x2, x0
  406830:	mov	w1, w22
  406834:	adrp	x0, 443000 <warn@@Base+0x9a24>
  406838:	add	x0, x0, #0x2a7
  40683c:	bl	401cc0 <printf@plt>
  406840:	mov	x0, #0xffffffffffffffff    	// #-1
  406844:	ldp	x19, x20, [sp, #16]
  406848:	ldp	x21, x22, [sp, #32]
  40684c:	ldp	x23, x24, [sp, #48]
  406850:	ldp	x29, x30, [sp], #64
  406854:	ret
  406858:	adrp	x3, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  40685c:	cmp	w2, #0x0
  406860:	csel	w1, w1, w22, ne  // ne = any
  406864:	ldr	x3, [x3, #648]
  406868:	blr	x3
  40686c:	mov	w1, #0x6                   	// #6
  406870:	bl	4061a0 <ferror@plt+0x4460>
  406874:	b	406790 <ferror@plt+0x4a50>
  406878:	stp	x29, x30, [sp, #-48]!
  40687c:	mov	x29, sp
  406880:	stp	x19, x20, [sp, #16]
  406884:	mov	x19, x2
  406888:	mov	x20, x1
  40688c:	stp	x21, x22, [sp, #32]
  406890:	mov	x21, x0
  406894:	adrp	x0, 442000 <warn@@Base+0x8a24>
  406898:	add	x0, x0, #0x6ab
  40689c:	bl	401cc0 <printf@plt>
  4068a0:	mov	w1, #0x6                   	// #6
  4068a4:	mov	x0, x19
  4068a8:	bl	4061a0 <ferror@plt+0x4460>
  4068ac:	adrp	x22, 48b000 <warn@@Base+0x51a24>
  4068b0:	mov	w0, #0x20                  	// #32
  4068b4:	bl	401cf0 <putchar@plt>
  4068b8:	cbnz	x21, 406920 <ferror@plt+0x4be0>
  4068bc:	ldr	w0, [x22, #1056]
  4068c0:	mov	w2, #0x5                   	// #5
  4068c4:	mov	w20, #0x8                   	// #8
  4068c8:	adrp	x1, 445000 <warn@@Base+0xba24>
  4068cc:	cmp	w0, #0x0
  4068d0:	mov	w0, #0x10                  	// #16
  4068d4:	add	x1, x1, #0x5f1
  4068d8:	csel	w20, w20, w0, ne  // ne = any
  4068dc:	mov	x0, #0x0                   	// #0
  4068e0:	bl	401c70 <dcgettext@plt>
  4068e4:	mov	x2, x0
  4068e8:	mov	w1, w20
  4068ec:	adrp	x0, 443000 <warn@@Base+0x9a24>
  4068f0:	add	x0, x0, #0x2a7
  4068f4:	bl	401cc0 <printf@plt>
  4068f8:	ldr	w0, [x22, #1056]
  4068fc:	mov	x1, #0x8                   	// #8
  406900:	ldp	x21, x22, [sp, #32]
  406904:	cmp	w0, #0x0
  406908:	mov	x0, #0x4                   	// #4
  40690c:	csel	x0, x0, x1, ne  // ne = any
  406910:	add	x0, x0, x19
  406914:	ldp	x19, x20, [sp, #16]
  406918:	ldp	x29, x30, [sp], #48
  40691c:	ret
  406920:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  406924:	sub	x20, x19, x20
  406928:	mov	w1, #0x4                   	// #4
  40692c:	ldr	x2, [x0, #648]
  406930:	ldr	w0, [x22, #1056]
  406934:	cmp	w0, #0x0
  406938:	mov	w0, #0x8                   	// #8
  40693c:	csel	w1, w1, w0, ne  // ne = any
  406940:	add	x0, x21, x20
  406944:	blr	x2
  406948:	mov	w1, #0x6                   	// #6
  40694c:	bl	4061a0 <ferror@plt+0x4460>
  406950:	b	4068f8 <ferror@plt+0x4bb8>
  406954:	stp	x29, x30, [sp, #-208]!
  406958:	mov	x29, sp
  40695c:	stp	x19, x20, [sp, #16]
  406960:	adrp	x19, 48b000 <warn@@Base+0x51a24>
  406964:	add	x19, x19, #0x420
  406968:	mov	x20, x0
  40696c:	stp	x21, x22, [sp, #32]
  406970:	ldr	w0, [x19, #748]
  406974:	stp	x23, x24, [sp, #48]
  406978:	ldr	w23, [x19, #744]
  40697c:	stp	x25, x26, [sp, #64]
  406980:	orr	w0, w23, w0
  406984:	stp	x27, x28, [sp, #80]
  406988:	cbnz	w0, 406994 <ferror@plt+0x4c54>
  40698c:	mov	w0, #0x1                   	// #1
  406990:	b	4069e0 <ferror@plt+0x4ca0>
  406994:	ldr	w22, [x20, #100]
  406998:	cbnz	w22, 4069bc <ferror@plt+0x4c7c>
  40699c:	cbz	w23, 40698c <ferror@plt+0x4c4c>
  4069a0:	adrp	x1, 440000 <warn@@Base+0x6a24>
  4069a4:	add	x1, x1, #0x4ca
  4069a8:	mov	w2, #0x5                   	// #5
  4069ac:	mov	x0, #0x0                   	// #0
  4069b0:	bl	401c70 <dcgettext@plt>
  4069b4:	bl	401cc0 <printf@plt>
  4069b8:	b	40698c <ferror@plt+0x4c4c>
  4069bc:	ldr	x21, [x20, #112]
  4069c0:	cbnz	x21, 4069fc <ferror@plt+0x4cbc>
  4069c4:	adrp	x1, 440000 <warn@@Base+0x6a24>
  4069c8:	add	x1, x1, #0x4f9
  4069cc:	mov	w2, #0x5                   	// #5
  4069d0:	mov	x0, #0x0                   	// #0
  4069d4:	bl	401c70 <dcgettext@plt>
  4069d8:	bl	4390e8 <error@@Base>
  4069dc:	mov	w0, #0x0                   	// #0
  4069e0:	ldp	x19, x20, [sp, #16]
  4069e4:	ldp	x21, x22, [sp, #32]
  4069e8:	ldp	x23, x24, [sp, #48]
  4069ec:	ldp	x25, x26, [sp, #64]
  4069f0:	ldp	x27, x28, [sp, #80]
  4069f4:	ldp	x29, x30, [sp], #208
  4069f8:	ret
  4069fc:	mov	w0, w22
  406a00:	mov	x1, #0x8                   	// #8
  406a04:	bl	401aa0 <calloc@plt>
  406a08:	str	x0, [x19, #752]
  406a0c:	cbnz	x0, 406a2c <ferror@plt+0x4cec>
  406a10:	mov	w2, #0x5                   	// #5
  406a14:	adrp	x1, 440000 <warn@@Base+0x6a24>
  406a18:	add	x1, x1, #0x51d
  406a1c:	bl	401c70 <dcgettext@plt>
  406a20:	ldr	w1, [x20, #100]
  406a24:	bl	4390e8 <error@@Base>
  406a28:	b	4069dc <ferror@plt+0x4c9c>
  406a2c:	add	x3, x21, #0x4
  406a30:	mov	x0, #0x0                   	// #0
  406a34:	mov	w2, #0x0                   	// #0
  406a38:	mov	x1, #0x0                   	// #0
  406a3c:	mov	x4, #0x50                  	// #80
  406a40:	str	xzr, [x19, #760]
  406a44:	cmp	w22, w0
  406a48:	b.hi	406a70 <ferror@plt+0x4d30>  // b.pmore
  406a4c:	cbz	w2, 406a54 <ferror@plt+0x4d14>
  406a50:	str	x1, [x19, #760]
  406a54:	ldr	x22, [x19, #760]
  406a58:	cbnz	x22, 406a90 <ferror@plt+0x4d50>
  406a5c:	cbz	w23, 40698c <ferror@plt+0x4c4c>
  406a60:	adrp	x1, 440000 <warn@@Base+0x6a24>
  406a64:	mov	w2, #0x5                   	// #5
  406a68:	add	x1, x1, #0x54d
  406a6c:	b	4069ac <ferror@plt+0x4c6c>
  406a70:	mul	x5, x0, x4
  406a74:	ldr	w5, [x3, x5]
  406a78:	cmp	w5, #0x11
  406a7c:	b.ne	406a88 <ferror@plt+0x4d48>  // b.any
  406a80:	add	x1, x1, #0x1
  406a84:	mov	w2, #0x1                   	// #1
  406a88:	add	x0, x0, #0x1
  406a8c:	b	406a44 <ferror@plt+0x4d04>
  406a90:	mov	x0, x22
  406a94:	mov	x1, #0x10                  	// #16
  406a98:	bl	401aa0 <calloc@plt>
  406a9c:	str	x0, [x19, #768]
  406aa0:	mov	x25, x0
  406aa4:	cbnz	x0, 406ac4 <ferror@plt+0x4d84>
  406aa8:	mov	w2, #0x5                   	// #5
  406aac:	adrp	x1, 440000 <warn@@Base+0x6a24>
  406ab0:	add	x1, x1, #0x579
  406ab4:	bl	401c70 <dcgettext@plt>
  406ab8:	mov	x1, x22
  406abc:	bl	4390e8 <error@@Base>
  406ac0:	b	4069dc <ferror@plt+0x4c9c>
  406ac4:	adrp	x0, 440000 <warn@@Base+0x6a24>
  406ac8:	add	x0, x0, #0x59b
  406acc:	mov	x27, #0x0                   	// #0
  406ad0:	mov	x22, #0x0                   	// #0
  406ad4:	mov	x23, #0x0                   	// #0
  406ad8:	mov	x3, #0x0                   	// #0
  406adc:	mov	w26, #0x0                   	// #0
  406ae0:	str	xzr, [sp, #112]
  406ae4:	str	x0, [sp, #160]
  406ae8:	adrp	x0, 440000 <warn@@Base+0x6a24>
  406aec:	add	x0, x0, #0x7fa
  406af0:	str	x0, [sp, #168]
  406af4:	str	xzr, [sp, #200]
  406af8:	ldr	w0, [x20, #100]
  406afc:	cmp	w0, w26
  406b00:	b.hi	406b20 <ferror@plt+0x4de0>  // b.pmore
  406b04:	cbz	x23, 406b10 <ferror@plt+0x4dd0>
  406b08:	mov	x0, x23
  406b0c:	bl	401bd0 <free@plt>
  406b10:	cbz	x22, 40698c <ferror@plt+0x4c4c>
  406b14:	mov	x0, x22
  406b18:	bl	401bd0 <free@plt>
  406b1c:	b	40698c <ferror@plt+0x4c4c>
  406b20:	ldr	w0, [x21, #4]
  406b24:	cmp	w0, #0x11
  406b28:	b.ne	406b8c <ferror@plt+0x4e4c>  // b.any
  406b2c:	mov	x1, x21
  406b30:	mov	x0, x20
  406b34:	str	x3, [sp, #104]
  406b38:	bl	402fac <ferror@plt+0x126c>
  406b3c:	ldr	w24, [x21, #40]
  406b40:	mov	x28, x0
  406b44:	ldr	w0, [x20, #100]
  406b48:	ldr	x3, [sp, #104]
  406b4c:	cmp	w24, w0
  406b50:	b.cs	406b6c <ferror@plt+0x4e2c>  // b.hs, b.nlast
  406b54:	ldr	x0, [x20, #112]
  406b58:	mov	w1, #0x50                  	// #80
  406b5c:	umaddl	x24, w24, w1, x0
  406b60:	ldr	w0, [x24, #4]
  406b64:	cmp	w0, #0x2
  406b68:	b.eq	406b94 <ferror@plt+0x4e54>  // b.none
  406b6c:	ldr	x1, [sp, #160]
  406b70:	mov	w2, #0x5                   	// #5
  406b74:	mov	x0, #0x0                   	// #0
  406b78:	str	x3, [sp, #104]
  406b7c:	bl	401c70 <dcgettext@plt>
  406b80:	mov	x1, x28
  406b84:	bl	4390e8 <error@@Base>
  406b88:	ldr	x3, [sp, #104]
  406b8c:	mov	x24, x3
  406b90:	b	406be4 <ferror@plt+0x4ea4>
  406b94:	cmp	x3, x24
  406b98:	b.eq	406bc4 <ferror@plt+0x4e84>  // b.none
  406b9c:	cbz	x23, 406ba8 <ferror@plt+0x4e68>
  406ba0:	mov	x0, x23
  406ba4:	bl	401bd0 <free@plt>
  406ba8:	ldr	w0, [x19]
  406bac:	add	x2, sp, #0xc8
  406bb0:	mov	x1, x24
  406bb4:	cbz	w0, 406bf4 <ferror@plt+0x4eb4>
  406bb8:	mov	x0, x20
  406bbc:	bl	404c5c <ferror@plt+0x2f1c>
  406bc0:	mov	x23, x0
  406bc4:	cbnz	x23, 406c00 <ferror@plt+0x4ec0>
  406bc8:	adrp	x1, 440000 <warn@@Base+0x6a24>
  406bcc:	add	x1, x1, #0x5be
  406bd0:	mov	w2, #0x5                   	// #5
  406bd4:	mov	x0, #0x0                   	// #0
  406bd8:	bl	401c70 <dcgettext@plt>
  406bdc:	mov	x1, x28
  406be0:	bl	4390e8 <error@@Base>
  406be4:	add	w26, w26, #0x1
  406be8:	add	x21, x21, #0x50
  406bec:	mov	x3, x24
  406bf0:	b	406af8 <ferror@plt+0x4db8>
  406bf4:	mov	x0, x20
  406bf8:	bl	405020 <ferror@plt+0x32e0>
  406bfc:	b	406bc0 <ferror@plt+0x4e80>
  406c00:	ldr	x1, [sp, #200]
  406c04:	ldr	w0, [x21, #44]
  406c08:	cmp	x0, x1
  406c0c:	b.cc	406c20 <ferror@plt+0x4ee0>  // b.lo, b.ul, b.last
  406c10:	adrp	x1, 440000 <warn@@Base+0x6a24>
  406c14:	mov	w2, #0x5                   	// #5
  406c18:	add	x1, x1, #0x5e4
  406c1c:	b	406bd4 <ferror@plt+0x4e94>
  406c20:	add	x0, x23, x0, lsl #5
  406c24:	str	x0, [sp, #104]
  406c28:	ldrb	w0, [x0, #24]
  406c2c:	and	w0, w0, #0xf
  406c30:	cmp	w0, #0x3
  406c34:	b.ne	406d08 <ferror@plt+0x4fc8>  // b.any
  406c38:	ldr	x0, [sp, #104]
  406c3c:	ldr	w0, [x0, #28]
  406c40:	cbz	w0, 406c10 <ferror@plt+0x4ed0>
  406c44:	ldr	w1, [x20, #100]
  406c48:	cmp	w0, w1
  406c4c:	b.cs	406c10 <ferror@plt+0x4ed0>  // b.hs, b.nlast
  406c50:	mov	w1, #0x50                  	// #80
  406c54:	ldr	x2, [x20, #112]
  406c58:	umull	x0, w0, w1
  406c5c:	ldr	x1, [x20, #128]
  406c60:	cbnz	x1, 406ce0 <ferror@plt+0x4fa0>
  406c64:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  406c68:	add	x1, x1, #0xbc1
  406c6c:	mov	w2, #0x5                   	// #5
  406c70:	mov	x0, #0x0                   	// #0
  406c74:	bl	401c70 <dcgettext@plt>
  406c78:	str	x0, [sp, #120]
  406c7c:	cbz	x22, 406df8 <ferror@plt+0x50b8>
  406c80:	mov	x0, x22
  406c84:	mov	x27, #0x0                   	// #0
  406c88:	bl	401bd0 <free@plt>
  406c8c:	mov	x22, #0x0                   	// #0
  406c90:	str	xzr, [sp, #112]
  406c94:	ldr	x4, [x21, #32]
  406c98:	ldr	x0, [x21, #56]
  406c9c:	cmp	x0, x4
  406ca0:	b.ls	406e04 <ferror@plt+0x50c4>  // b.plast
  406ca4:	mov	w2, #0x5                   	// #5
  406ca8:	adrp	x1, 440000 <warn@@Base+0x6a24>
  406cac:	mov	x0, #0x0                   	// #0
  406cb0:	add	x1, x1, #0x607
  406cb4:	bl	401c70 <dcgettext@plt>
  406cb8:	mov	x28, x0
  406cbc:	mov	x1, x21
  406cc0:	mov	x0, x20
  406cc4:	bl	402fac <ferror@plt+0x126c>
  406cc8:	mov	x1, x0
  406ccc:	ldr	x3, [x21, #32]
  406cd0:	mov	x0, x28
  406cd4:	ldr	x2, [x21, #56]
  406cd8:	bl	4390e8 <error@@Base>
  406cdc:	b	406be4 <ferror@plt+0x4ea4>
  406ce0:	ldr	w0, [x2, x0]
  406ce4:	ldr	x2, [x20, #136]
  406ce8:	cmp	x0, x2
  406cec:	b.cc	406d00 <ferror@plt+0x4fc0>  // b.lo, b.ul, b.last
  406cf0:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  406cf4:	mov	w2, #0x5                   	// #5
  406cf8:	add	x1, x1, #0xbce
  406cfc:	b	406c70 <ferror@plt+0x4f30>
  406d00:	add	x0, x1, x0
  406d04:	b	406c78 <ferror@plt+0x4f38>
  406d08:	ldr	w0, [x20, #100]
  406d0c:	ldr	w6, [x24, #40]
  406d10:	cmp	w6, w0
  406d14:	b.cc	406d50 <ferror@plt+0x5010>  // b.lo, b.ul, b.last
  406d18:	cbz	x22, 406dc8 <ferror@plt+0x5088>
  406d1c:	mov	x0, x22
  406d20:	bl	401bd0 <free@plt>
  406d24:	mov	x27, #0x0                   	// #0
  406d28:	mov	x22, #0x0                   	// #0
  406d2c:	mov	x6, #0x0                   	// #0
  406d30:	ldr	x0, [sp, #104]
  406d34:	ldr	x0, [x0, #16]
  406d38:	cmp	x0, x27
  406d3c:	b.cs	406dd4 <ferror@plt+0x5094>  // b.hs, b.nlast
  406d40:	add	x0, x22, x0
  406d44:	str	x0, [sp, #120]
  406d48:	str	x6, [sp, #112]
  406d4c:	b	406c94 <ferror@plt+0x4f54>
  406d50:	ldr	x0, [x20, #112]
  406d54:	mov	w1, #0x50                  	// #80
  406d58:	umaddl	x6, w6, w1, x0
  406d5c:	ldr	x0, [sp, #112]
  406d60:	cmp	x0, x6
  406d64:	b.eq	406d30 <ferror@plt+0x4ff0>  // b.none
  406d68:	cbz	x22, 406d7c <ferror@plt+0x503c>
  406d6c:	mov	x0, x22
  406d70:	str	x6, [sp, #112]
  406d74:	bl	401bd0 <free@plt>
  406d78:	ldr	x6, [sp, #112]
  406d7c:	mov	w2, #0x5                   	// #5
  406d80:	ldp	x22, x27, [x6, #24]
  406d84:	adrp	x1, 443000 <warn@@Base+0x9a24>
  406d88:	mov	x0, #0x0                   	// #0
  406d8c:	add	x1, x1, #0x14c
  406d90:	str	x6, [sp, #112]
  406d94:	bl	401c70 <dcgettext@plt>
  406d98:	mov	x1, x20
  406d9c:	mov	x5, x0
  406da0:	mov	x3, #0x1                   	// #1
  406da4:	mov	x0, #0x0                   	// #0
  406da8:	mov	x2, x22
  406dac:	mov	x4, x27
  406db0:	bl	4032f0 <ferror@plt+0x15b0>
  406db4:	mov	x22, x0
  406db8:	ldr	x6, [sp, #112]
  406dbc:	cbz	x0, 406dcc <ferror@plt+0x508c>
  406dc0:	ldr	x27, [x6, #32]
  406dc4:	b	406d30 <ferror@plt+0x4ff0>
  406dc8:	mov	x6, #0x0                   	// #0
  406dcc:	mov	x27, #0x0                   	// #0
  406dd0:	b	406d30 <ferror@plt+0x4ff0>
  406dd4:	mov	w2, #0x5                   	// #5
  406dd8:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  406ddc:	mov	x0, #0x0                   	// #0
  406de0:	add	x1, x1, #0xbce
  406de4:	str	x6, [sp, #104]
  406de8:	bl	401c70 <dcgettext@plt>
  406dec:	str	x0, [sp, #120]
  406df0:	ldr	x6, [sp, #104]
  406df4:	b	406d48 <ferror@plt+0x5008>
  406df8:	mov	x27, #0x0                   	// #0
  406dfc:	str	xzr, [sp, #112]
  406e00:	b	406c94 <ferror@plt+0x4f54>
  406e04:	ldr	x6, [x21, #24]
  406e08:	mov	w2, #0x5                   	// #5
  406e0c:	adrp	x1, 446000 <warn@@Base+0xca24>
  406e10:	mov	x0, #0x0                   	// #0
  406e14:	add	x1, x1, #0xe79
  406e18:	str	x6, [sp, #104]
  406e1c:	str	x4, [sp, #128]
  406e20:	bl	401c70 <dcgettext@plt>
  406e24:	ldr	x6, [sp, #104]
  406e28:	mov	x5, x0
  406e2c:	ldr	x4, [sp, #128]
  406e30:	mov	x1, x20
  406e34:	mov	x2, x6
  406e38:	mov	x3, #0x1                   	// #1
  406e3c:	mov	x0, #0x0                   	// #0
  406e40:	bl	4032f0 <ferror@plt+0x15b0>
  406e44:	str	x0, [sp, #136]
  406e48:	cbz	x0, 406be4 <ferror@plt+0x4ea4>
  406e4c:	ldr	x1, [x21, #32]
  406e50:	ldr	x2, [x21, #56]
  406e54:	udiv	x1, x1, x2
  406e58:	sub	w1, w1, #0x1
  406e5c:	str	w1, [sp, #148]
  406e60:	adrp	x1, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  406e64:	ldr	x2, [x1, #648]
  406e68:	mov	w1, #0x4                   	// #4
  406e6c:	blr	x2
  406e70:	str	x0, [sp, #104]
  406e74:	ldr	x0, [sp, #136]
  406e78:	add	x0, x0, #0x4
  406e7c:	str	x0, [sp, #128]
  406e80:	ldr	w0, [x19, #744]
  406e84:	cbz	w0, 406f78 <ferror@plt+0x5238>
  406e88:	mov	w2, #0x5                   	// #5
  406e8c:	adrp	x1, 440000 <warn@@Base+0x6a24>
  406e90:	mov	x0, #0x0                   	// #0
  406e94:	add	x1, x1, #0x650
  406e98:	bl	401c70 <dcgettext@plt>
  406e9c:	str	x0, [sp, #152]
  406ea0:	ldr	w0, [sp, #104]
  406ea4:	cbz	w0, 406fcc <ferror@plt+0x528c>
  406ea8:	cmp	w0, #0x1
  406eac:	b.eq	406fd8 <ferror@plt+0x5298>  // b.none
  406eb0:	mov	w2, #0x5                   	// #5
  406eb4:	adrp	x1, 440000 <warn@@Base+0x6a24>
  406eb8:	mov	x0, #0x0                   	// #0
  406ebc:	add	x1, x1, #0x688
  406ec0:	bl	401c70 <dcgettext@plt>
  406ec4:	mov	x2, x0
  406ec8:	ldr	w3, [sp, #104]
  406ecc:	add	x4, x19, #0x268
  406ed0:	mov	x0, x4
  406ed4:	mov	x1, #0xe                   	// #14
  406ed8:	str	x4, [sp, #176]
  406edc:	bl	4019e0 <snprintf@plt>
  406ee0:	ldr	x0, [sp, #104]
  406ee4:	ldr	x4, [sp, #176]
  406ee8:	tst	x0, #0xff00000
  406eec:	b.ne	406fac <ferror@plt+0x526c>  // b.any
  406ef0:	ldr	w0, [sp, #104]
  406ef4:	and	w2, w0, #0xfffffffe
  406ef8:	tst	w2, #0xf0000000
  406efc:	b.eq	406f1c <ferror@plt+0x51dc>  // b.none
  406f00:	add	x0, x19, #0x268
  406f04:	adrp	x1, 440000 <warn@@Base+0x6a24>
  406f08:	add	x1, x1, #0x69e
  406f0c:	str	w2, [sp, #104]
  406f10:	bl	401a80 <strcat@plt>
  406f14:	ldr	w2, [sp, #104]
  406f18:	and	w2, w2, #0xfffffff
  406f1c:	cbz	w2, 406f30 <ferror@plt+0x51f0>
  406f20:	adrp	x1, 445000 <warn@@Base+0xba24>
  406f24:	add	x0, x19, #0x268
  406f28:	add	x1, x1, #0x5f1
  406f2c:	bl	401a80 <strcat@plt>
  406f30:	add	x2, x19, #0x268
  406f34:	adrp	x1, 471000 <warn@@Base+0x37a24>
  406f38:	add	x1, x1, #0xdc9
  406f3c:	mov	x0, x2
  406f40:	bl	401a80 <strcat@plt>
  406f44:	mov	x1, x0
  406f48:	ldr	w5, [sp, #148]
  406f4c:	mov	x3, x28
  406f50:	ldr	x4, [sp, #120]
  406f54:	mov	w2, w26
  406f58:	ldr	x0, [sp, #152]
  406f5c:	bl	401cc0 <printf@plt>
  406f60:	adrp	x1, 440000 <warn@@Base+0x6a24>
  406f64:	add	x1, x1, #0x6ae
  406f68:	mov	w2, #0x5                   	// #5
  406f6c:	mov	x0, #0x0                   	// #0
  406f70:	bl	401c70 <dcgettext@plt>
  406f74:	bl	401cc0 <printf@plt>
  406f78:	adrp	x0, 440000 <warn@@Base+0x6a24>
  406f7c:	add	x0, x0, #0x7d8
  406f80:	str	w26, [x25, #8]
  406f84:	str	wzr, [sp, #104]
  406f88:	str	x0, [sp, #120]
  406f8c:	ldr	w0, [sp, #104]
  406f90:	ldr	w1, [sp, #148]
  406f94:	cmp	w0, w1
  406f98:	b.cc	406fe4 <ferror@plt+0x52a4>  // b.lo, b.ul, b.last
  406f9c:	ldr	x0, [sp, #136]
  406fa0:	add	x25, x25, #0x10
  406fa4:	bl	401bd0 <free@plt>
  406fa8:	b	406be4 <ferror@plt+0x4ea4>
  406fac:	mov	x0, x4
  406fb0:	adrp	x1, 440000 <warn@@Base+0x6a24>
  406fb4:	add	x1, x1, #0x690
  406fb8:	bl	401a80 <strcat@plt>
  406fbc:	ldr	w0, [sp, #104]
  406fc0:	and	w2, w0, #0xfffffffe
  406fc4:	and	w2, w2, #0xf00fffff
  406fc8:	b	406ef8 <ferror@plt+0x51b8>
  406fcc:	adrp	x1, 444000 <warn@@Base+0xaa24>
  406fd0:	add	x1, x1, #0xa97
  406fd4:	b	406f48 <ferror@plt+0x5208>
  406fd8:	adrp	x1, 440000 <warn@@Base+0x6a24>
  406fdc:	add	x1, x1, #0x4c2
  406fe0:	b	406f48 <ferror@plt+0x5208>
  406fe4:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  406fe8:	add	x0, x0, #0x288
  406fec:	mov	w1, #0x4                   	// #4
  406ff0:	ldr	x2, [x0]
  406ff4:	ldr	x0, [sp, #128]
  406ff8:	blr	x2
  406ffc:	mov	x28, x0
  407000:	ldr	x0, [sp, #128]
  407004:	add	x0, x0, #0x4
  407008:	str	x0, [sp, #128]
  40700c:	ldr	w0, [x20, #100]
  407010:	cmp	w0, w28
  407014:	b.hi	407088 <ferror@plt+0x5348>  // b.pmore
  407018:	ldr	w0, [x19, #776]
  40701c:	add	w1, w0, #0x1
  407020:	str	w1, [x19, #776]
  407024:	cmp	w0, #0x9
  407028:	b.hi	407078 <ferror@plt+0x5338>  // b.pmore
  40702c:	mov	w2, #0x5                   	// #5
  407030:	adrp	x1, 440000 <warn@@Base+0x6a24>
  407034:	mov	x0, #0x0                   	// #0
  407038:	add	x1, x1, #0x6c2
  40703c:	bl	401c70 <dcgettext@plt>
  407040:	ldr	w3, [x20, #100]
  407044:	mov	w2, w26
  407048:	mov	w1, w28
  40704c:	sub	w3, w3, #0x1
  407050:	bl	4390e8 <error@@Base>
  407054:	ldr	w0, [x19, #776]
  407058:	cmp	w0, #0xa
  40705c:	b.ne	407078 <ferror@plt+0x5338>  // b.any
  407060:	adrp	x1, 440000 <warn@@Base+0x6a24>
  407064:	add	x1, x1, #0x700
  407068:	mov	w2, #0x5                   	// #5
  40706c:	mov	x0, #0x0                   	// #0
  407070:	bl	401c70 <dcgettext@plt>
  407074:	bl	4395dc <warn@@Base>
  407078:	ldr	w0, [sp, #104]
  40707c:	add	w0, w0, #0x1
  407080:	str	w0, [sp, #104]
  407084:	b	406f8c <ferror@plt+0x524c>
  407088:	ldr	x4, [x19, #752]
  40708c:	ubfiz	x3, x28, #3, #32
  407090:	and	x5, x28, #0xffffffff
  407094:	ldr	x0, [x4, x3]
  407098:	cbz	x0, 40714c <ferror@plt+0x540c>
  40709c:	cbz	w28, 407108 <ferror@plt+0x53c8>
  4070a0:	ldr	w0, [x19, #780]
  4070a4:	add	w1, w0, #0x1
  4070a8:	str	w1, [x19, #780]
  4070ac:	cmp	w0, #0x9
  4070b0:	b.hi	407078 <ferror@plt+0x5338>  // b.pmore
  4070b4:	mov	w2, #0x5                   	// #5
  4070b8:	adrp	x1, 440000 <warn@@Base+0x6a24>
  4070bc:	mov	x0, #0x0                   	// #0
  4070c0:	add	x1, x1, #0x749
  4070c4:	str	x3, [sp, #152]
  4070c8:	str	x4, [sp, #176]
  4070cc:	bl	401c70 <dcgettext@plt>
  4070d0:	ldr	x3, [sp, #152]
  4070d4:	mov	w2, w26
  4070d8:	ldr	x4, [sp, #176]
  4070dc:	ldr	x1, [x4, x3]
  4070e0:	ldr	w3, [x1, #8]
  4070e4:	mov	w1, w28
  4070e8:	bl	4390e8 <error@@Base>
  4070ec:	ldr	w0, [x19, #780]
  4070f0:	cmp	w0, #0xa
  4070f4:	b.ne	407078 <ferror@plt+0x5338>  // b.any
  4070f8:	adrp	x1, 440000 <warn@@Base+0x6a24>
  4070fc:	mov	w2, #0x5                   	// #5
  407100:	add	x1, x1, #0x78e
  407104:	b	40706c <ferror@plt+0x532c>
  407108:	ldr	w0, [x19, #784]
  40710c:	cbnz	w0, 40714c <ferror@plt+0x540c>
  407110:	ldr	x1, [sp, #120]
  407114:	mov	w2, #0x5                   	// #5
  407118:	mov	x0, #0x0                   	// #0
  40711c:	str	x3, [sp, #152]
  407120:	stp	x5, x4, [sp, #176]
  407124:	bl	401c70 <dcgettext@plt>
  407128:	ldr	x3, [sp, #152]
  40712c:	ldr	x4, [sp, #184]
  407130:	ldr	x1, [x4, x3]
  407134:	ldr	w1, [x1, #8]
  407138:	bl	4390e8 <error@@Base>
  40713c:	ldr	x3, [sp, #152]
  407140:	mov	w0, #0x1                   	// #1
  407144:	ldr	x5, [sp, #176]
  407148:	str	w0, [x19, #784]
  40714c:	ldr	x0, [x19, #752]
  407150:	str	x25, [x0, x3]
  407154:	ldr	w0, [x19, #744]
  407158:	cbz	w0, 407180 <ferror@plt+0x5440>
  40715c:	ldr	x0, [x20, #112]
  407160:	mov	x1, #0x50                  	// #80
  407164:	madd	x1, x5, x1, x0
  407168:	mov	x0, x20
  40716c:	bl	402fac <ferror@plt+0x126c>
  407170:	mov	x2, x0
  407174:	ldr	x0, [sp, #168]
  407178:	mov	w1, w28
  40717c:	bl	401cc0 <printf@plt>
  407180:	mov	x0, #0x10                  	// #16
  407184:	bl	43cf40 <warn@@Base+0x3964>
  407188:	ldr	x1, [x25]
  40718c:	str	x1, [x0]
  407190:	str	x0, [x25]
  407194:	str	w28, [x0, #8]
  407198:	b	407078 <ferror@plt+0x5338>
  40719c:	stp	x29, x30, [sp, #-48]!
  4071a0:	mov	x29, sp
  4071a4:	stp	x19, x20, [sp, #16]
  4071a8:	adrp	x19, 48b000 <warn@@Base+0x51a24>
  4071ac:	add	x19, x19, #0x420
  4071b0:	str	x21, [sp, #32]
  4071b4:	mov	w20, w0
  4071b8:	strb	wzr, [x19, #788]
  4071bc:	cbnz	w0, 4071e0 <ferror@plt+0x54a0>
  4071c0:	ldp	x19, x20, [sp, #16]
  4071c4:	mov	w2, #0x5                   	// #5
  4071c8:	ldr	x21, [sp, #32]
  4071cc:	adrp	x1, 440000 <warn@@Base+0x6a24>
  4071d0:	ldp	x29, x30, [sp], #48
  4071d4:	add	x1, x1, #0x809
  4071d8:	mov	x0, #0x0                   	// #0
  4071dc:	b	401c70 <dcgettext@plt>
  4071e0:	and	w21, w0, #0x1
  4071e4:	tbz	w20, #0, 4071f8 <ferror@plt+0x54b8>
  4071e8:	adrp	x1, 453000 <warn@@Base+0x19a24>
  4071ec:	add	x0, x19, #0x314
  4071f0:	add	x1, x1, #0x9c2
  4071f4:	bl	401a80 <strcat@plt>
  4071f8:	tbz	w20, #1, 407220 <ferror@plt+0x54e0>
  4071fc:	cbz	w21, 407210 <ferror@plt+0x54d0>
  407200:	adrp	x1, 440000 <warn@@Base+0x6a24>
  407204:	add	x0, x19, #0x314
  407208:	add	x1, x1, #0x80e
  40720c:	bl	401a80 <strcat@plt>
  407210:	adrp	x1, 440000 <warn@@Base+0x6a24>
  407214:	add	x0, x19, #0x314
  407218:	add	x1, x1, #0x812
  40721c:	bl	401a80 <strcat@plt>
  407220:	tbz	w20, #2, 40724c <ferror@plt+0x550c>
  407224:	tst	x20, #0x3
  407228:	b.eq	40723c <ferror@plt+0x54fc>  // b.none
  40722c:	adrp	x1, 440000 <warn@@Base+0x6a24>
  407230:	add	x0, x19, #0x314
  407234:	add	x1, x1, #0x80e
  407238:	bl	401a80 <strcat@plt>
  40723c:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  407240:	add	x0, x19, #0x314
  407244:	add	x1, x1, #0xbb5
  407248:	bl	401a80 <strcat@plt>
  40724c:	tst	w20, #0xfffffff8
  407250:	b.eq	4072a4 <ferror@plt+0x5564>  // b.none
  407254:	tst	x20, #0x7
  407258:	b.eq	40726c <ferror@plt+0x552c>  // b.none
  40725c:	adrp	x1, 440000 <warn@@Base+0x6a24>
  407260:	add	x0, x19, #0x314
  407264:	add	x1, x1, #0x80e
  407268:	bl	401a80 <strcat@plt>
  40726c:	mov	w2, #0x5                   	// #5
  407270:	add	x19, x19, #0x314
  407274:	adrp	x1, 445000 <warn@@Base+0xba24>
  407278:	mov	x0, #0x0                   	// #0
  40727c:	add	x1, x1, #0x5f1
  407280:	bl	401c70 <dcgettext@plt>
  407284:	mov	x1, x0
  407288:	mov	x0, x19
  40728c:	bl	401a80 <strcat@plt>
  407290:	mov	x0, x19
  407294:	ldp	x19, x20, [sp, #16]
  407298:	ldr	x21, [sp, #32]
  40729c:	ldp	x29, x30, [sp], #48
  4072a0:	ret
  4072a4:	add	x0, x19, #0x314
  4072a8:	b	407294 <ferror@plt+0x5554>
  4072ac:	mov	x1, #0xc000                	// #49152
  4072b0:	stp	x29, x30, [sp, #-32]!
  4072b4:	movk	x1, #0xb414, lsl #16
  4072b8:	movk	x1, #0x6a98, lsl #32
  4072bc:	mov	x29, sp
  4072c0:	movk	x1, #0xff83, lsl #48
  4072c4:	add	x0, x0, x1
  4072c8:	mov	x1, #0x9680                	// #38528
  4072cc:	movk	x1, #0x98, lsl #16
  4072d0:	sdiv	x0, x0, x1
  4072d4:	str	x0, [sp, #24]
  4072d8:	add	x0, sp, #0x18
  4072dc:	bl	401ab0 <gmtime@plt>
  4072e0:	ldp	w6, w5, [x0]
  4072e4:	ldp	w4, w3, [x0, #8]
  4072e8:	ldp	w2, w1, [x0, #16]
  4072ec:	adrp	x0, 440000 <warn@@Base+0x6a24>
  4072f0:	add	x0, x0, #0x817
  4072f4:	add	w2, w2, #0x1
  4072f8:	add	w1, w1, #0x76c
  4072fc:	bl	401cc0 <printf@plt>
  407300:	ldp	x29, x30, [sp], #32
  407304:	ret
  407308:	stp	x29, x30, [sp, #-48]!
  40730c:	mov	x29, sp
  407310:	stp	x19, x20, [sp, #16]
  407314:	adrp	x20, 459000 <warn@@Base+0x1fa24>
  407318:	add	x20, x20, #0xa38
  40731c:	mov	w19, w0
  407320:	add	x20, x20, #0x318
  407324:	stp	x21, x22, [sp, #32]
  407328:	adrp	x21, 442000 <warn@@Base+0x8a24>
  40732c:	add	x21, x21, #0x6d0
  407330:	adrp	x22, 48b000 <warn@@Base+0x51a24>
  407334:	cbnz	w19, 407348 <ferror@plt+0x5608>
  407338:	ldp	x19, x20, [sp, #16]
  40733c:	ldp	x21, x22, [sp, #32]
  407340:	ldp	x29, x30, [sp], #48
  407344:	ret
  407348:	tbz	w19, #0, 40736c <ferror@plt+0x562c>
  40734c:	ldr	x1, [x22, #1040]
  407350:	ldr	x0, [x20, #96]
  407354:	bl	401910 <fputs@plt>
  407358:	cmp	w19, #0x1
  40735c:	b.eq	40736c <ferror@plt+0x562c>  // b.none
  407360:	ldr	x1, [x22, #1040]
  407364:	mov	x0, x21
  407368:	bl	401910 <fputs@plt>
  40736c:	lsr	w19, w19, #1
  407370:	sub	x20, x20, #0x8
  407374:	b	407334 <ferror@plt+0x55f4>
  407378:	stp	x29, x30, [sp, #-96]!
  40737c:	cmp	w0, #0x0
  407380:	mov	x29, sp
  407384:	stp	x19, x20, [sp, #16]
  407388:	mov	w20, w0
  40738c:	stp	x21, x22, [sp, #32]
  407390:	mov	x21, x1
  407394:	stp	x23, x24, [sp, #48]
  407398:	stp	x25, x26, [sp, #64]
  40739c:	b.ge	407458 <ferror@plt+0x5718>  // b.tcont
  4073a0:	neg	w20, w0
  4073a4:	mov	w25, #0x1                   	// #1
  4073a8:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  4073ac:	mov	w22, #0x7fffffff            	// #2147483647
  4073b0:	adrp	x24, 474000 <warn@@Base+0x3aa24>
  4073b4:	adrp	x26, 440000 <warn@@Base+0x6a24>
  4073b8:	ldr	w0, [x0, #592]
  4073bc:	add	x24, x24, #0xcc4
  4073c0:	add	x26, x26, #0x839
  4073c4:	mov	w19, #0x0                   	// #0
  4073c8:	cmp	w0, #0x0
  4073cc:	str	xzr, [sp, #88]
  4073d0:	csel	w22, w20, w22, eq  // eq = none
  4073d4:	mov	x23, x21
  4073d8:	ldrb	w0, [x23], #1
  4073dc:	cbz	w0, 407410 <ferror@plt+0x56d0>
  4073e0:	ldrh	w1, [x24, w0, sxtw #1]
  4073e4:	tbz	w1, #1, 407464 <ferror@plt+0x5724>
  4073e8:	cmp	w22, #0x1
  4073ec:	b.eq	407410 <ferror@plt+0x56d0>  // b.none
  4073f0:	sub	w22, w22, #0x2
  4073f4:	add	w19, w19, #0x2
  4073f8:	add	w1, w0, #0x40
  4073fc:	adrp	x0, 440000 <warn@@Base+0x6a24>
  407400:	add	x0, x0, #0x835
  407404:	bl	401cc0 <printf@plt>
  407408:	mov	x21, x23
  40740c:	cbnz	w22, 4073d4 <ferror@plt+0x5694>
  407410:	cmp	w19, w20
  407414:	cset	w0, lt  // lt = tstop
  407418:	tst	w0, w25
  40741c:	b.eq	40743c <ferror@plt+0x56fc>  // b.none
  407420:	sub	w1, w20, w19
  407424:	mov	w19, w20
  407428:	adrp	x2, 442000 <warn@@Base+0x8a24>
  40742c:	adrp	x0, 442000 <warn@@Base+0x8a24>
  407430:	add	x2, x2, #0x6ac
  407434:	add	x0, x0, #0xf40
  407438:	bl	401cc0 <printf@plt>
  40743c:	mov	w0, w19
  407440:	ldp	x19, x20, [sp, #16]
  407444:	ldp	x21, x22, [sp, #32]
  407448:	ldp	x23, x24, [sp, #48]
  40744c:	ldp	x25, x26, [sp, #64]
  407450:	ldp	x29, x30, [sp], #96
  407454:	ret
  407458:	b.eq	4074b0 <ferror@plt+0x5770>  // b.none
  40745c:	mov	w25, #0x0                   	// #0
  407460:	b	4073a8 <ferror@plt+0x5668>
  407464:	sub	w22, w22, #0x1
  407468:	add	w19, w19, #0x1
  40746c:	tbz	w1, #4, 407478 <ferror@plt+0x5738>
  407470:	bl	401cf0 <putchar@plt>
  407474:	b	407408 <ferror@plt+0x56c8>
  407478:	mov	x1, x21
  40747c:	mov	x0, x26
  407480:	bl	401cc0 <printf@plt>
  407484:	bl	401be0 <__ctype_get_mb_cur_max@plt>
  407488:	mov	x2, x0
  40748c:	mov	x1, x21
  407490:	add	x3, sp, #0x58
  407494:	add	x0, sp, #0x54
  407498:	bl	4018c0 <mbrtowc@plt>
  40749c:	sub	x1, x0, #0x1
  4074a0:	cmn	x1, #0x4
  4074a4:	b.hi	407408 <ferror@plt+0x56c8>  // b.pmore
  4074a8:	add	x23, x21, x0
  4074ac:	b	407408 <ferror@plt+0x56c8>
  4074b0:	mov	w0, #0x0                   	// #0
  4074b4:	b	407440 <ferror@plt+0x5700>
  4074b8:	stp	x29, x30, [sp, #-96]!
  4074bc:	mov	w3, #0x10                  	// #16
  4074c0:	mov	x29, sp
  4074c4:	stp	x21, x22, [sp, #32]
  4074c8:	adrp	x22, 48b000 <warn@@Base+0x51a24>
  4074cc:	mov	w21, #0x3fb                 	// #1019
  4074d0:	stp	x25, x26, [sp, #64]
  4074d4:	mov	x25, x0
  4074d8:	ldr	w0, [x22, #1056]
  4074dc:	add	x22, x22, #0x420
  4074e0:	stp	x19, x20, [sp, #16]
  4074e4:	cmp	w0, #0x0
  4074e8:	stp	x23, x24, [sp, #48]
  4074ec:	mov	w20, #0x8                   	// #8
  4074f0:	ldr	w0, [x22, #1940]
  4074f4:	stp	x27, x28, [sp, #80]
  4074f8:	csel	w20, w20, w3, ne  // ne = any
  4074fc:	mov	x23, x1
  407500:	sub	w21, w21, w20
  407504:	add	x19, x22, #0x394
  407508:	cbz	w0, 407530 <ferror@plt+0x57f0>
  40750c:	mov	x4, x1
  407510:	mov	x0, x19
  407514:	mov	w3, w20
  407518:	mov	w2, w20
  40751c:	adrp	x1, 440000 <warn@@Base+0x6a24>
  407520:	add	x1, x1, #0x83e
  407524:	bl	401980 <sprintf@plt>
  407528:	add	w0, w20, #0x4
  40752c:	add	x19, x19, w0, uxtw
  407530:	add	x28, x22, w20, uxtw
  407534:	mov	x24, #0x0                   	// #0
  407538:	add	x28, x28, #0x398
  40753c:	mov	x27, #0x0                   	// #0
  407540:	mov	x26, #0x0                   	// #0
  407544:	mov	x3, #0x84c                 	// #2124
  407548:	movk	x3, #0x4, lsl #16
  40754c:	ldr	w0, [x22, #1940]
  407550:	cbnz	x23, 407684 <ferror@plt+0x5944>
  407554:	cbz	w0, 407660 <ferror@plt+0x5920>
  407558:	cbz	x26, 4075ac <ferror@plt+0x586c>
  40755c:	add	x0, x22, w20, uxtw
  407560:	sub	w1, w21, w20
  407564:	add	x0, x0, #0x398
  407568:	sub	w21, w1, #0x5
  40756c:	cmp	x19, x0
  407570:	b.eq	407588 <ferror@plt+0x5848>  // b.none
  407574:	cmp	w21, #0x2
  407578:	b.ls	40784c <ferror@plt+0x5b0c>  // b.plast
  40757c:	sub	w21, w1, #0x7
  407580:	mov	w0, #0x202c                	// #8236
  407584:	strh	w0, [x19], #2
  407588:	mov	x0, x19
  40758c:	mov	x4, x26
  407590:	mov	w3, w20
  407594:	mov	w2, w20
  407598:	adrp	x1, 440000 <warn@@Base+0x6a24>
  40759c:	add	x1, x1, #0x886
  4075a0:	bl	401980 <sprintf@plt>
  4075a4:	add	w0, w20, #0x5
  4075a8:	add	x19, x19, x0
  4075ac:	cbz	x27, 407600 <ferror@plt+0x58c0>
  4075b0:	add	x0, x22, w20, uxtw
  4075b4:	sub	w1, w21, w20
  4075b8:	add	x0, x0, #0x398
  4075bc:	sub	w21, w1, #0x7
  4075c0:	cmp	x19, x0
  4075c4:	b.eq	4075dc <ferror@plt+0x589c>  // b.none
  4075c8:	cmp	w21, #0x2
  4075cc:	b.ls	40784c <ferror@plt+0x5b0c>  // b.plast
  4075d0:	sub	w21, w1, #0x9
  4075d4:	mov	w0, #0x202c                	// #8236
  4075d8:	strh	w0, [x19], #2
  4075dc:	mov	x0, x19
  4075e0:	mov	x4, x27
  4075e4:	mov	w3, w20
  4075e8:	mov	w2, w20
  4075ec:	adrp	x1, 440000 <warn@@Base+0x6a24>
  4075f0:	add	x1, x1, #0x892
  4075f4:	bl	401980 <sprintf@plt>
  4075f8:	add	w0, w20, #0x7
  4075fc:	add	x19, x19, x0
  407600:	cbz	x24, 407660 <ferror@plt+0x5920>
  407604:	add	x0, x22, w20, uxtw
  407608:	sub	w21, w21, w20
  40760c:	add	x0, x0, #0x398
  407610:	sub	w21, w21, #0xa
  407614:	cmp	x19, x0
  407618:	b.eq	40762c <ferror@plt+0x58ec>  // b.none
  40761c:	cmp	w21, #0x2
  407620:	b.ls	40784c <ferror@plt+0x5b0c>  // b.plast
  407624:	mov	w0, #0x202c                	// #8236
  407628:	strh	w0, [x19], #2
  40762c:	mov	w2, #0x5                   	// #5
  407630:	adrp	x1, 440000 <warn@@Base+0x6a24>
  407634:	mov	x0, #0x0                   	// #0
  407638:	add	x1, x1, #0x8a0
  40763c:	bl	401c70 <dcgettext@plt>
  407640:	mov	x1, x0
  407644:	mov	w3, w20
  407648:	mov	w2, w20
  40764c:	add	w20, w20, #0xa
  407650:	mov	x0, x19
  407654:	mov	x4, x24
  407658:	bl	401980 <sprintf@plt>
  40765c:	add	x19, x19, w20, uxtw
  407660:	strb	wzr, [x19]
  407664:	add	x0, x22, #0x394
  407668:	ldp	x19, x20, [sp, #16]
  40766c:	ldp	x21, x22, [sp, #32]
  407670:	ldp	x23, x24, [sp, #48]
  407674:	ldp	x25, x26, [sp, #64]
  407678:	ldp	x27, x28, [sp, #80]
  40767c:	ldp	x29, x30, [sp], #96
  407680:	ret
  407684:	neg	x2, x23
  407688:	and	x2, x2, x23
  40768c:	bic	x23, x23, x2
  407690:	cmp	x2, #0x80
  407694:	cbz	w0, 407980 <ferror@plt+0x5c40>
  407698:	b.eq	4078bc <ferror@plt+0x5b7c>  // b.none
  40769c:	b.hi	407728 <ferror@plt+0x59e8>  // b.pmore
  4076a0:	cmp	x2, #0x10
  4076a4:	b.eq	4078c4 <ferror@plt+0x5b84>  // b.none
  4076a8:	b.hi	407714 <ferror@plt+0x59d4>  // b.pmore
  4076ac:	cmp	x2, #0x2
  4076b0:	b.eq	4078cc <ferror@plt+0x5b8c>  // b.none
  4076b4:	cmp	x2, #0x4
  4076b8:	mov	w5, #0x2                   	// #2
  4076bc:	b.eq	40783c <ferror@plt+0x5afc>  // b.none
  4076c0:	cmp	x2, #0x1
  4076c4:	mov	w5, #0x0                   	// #0
  4076c8:	b.eq	40783c <ferror@plt+0x5afc>  // b.none
  4076cc:	ldrh	w1, [x25, #82]
  4076d0:	cmp	w1, #0x28
  4076d4:	b.eq	407890 <ferror@plt+0x5b50>  // b.none
  4076d8:	b.hi	407770 <ferror@plt+0x5a30>  // b.pmore
  4076dc:	sub	w0, w1, #0x2
  4076e0:	and	w0, w0, #0xffff
  4076e4:	cmp	w0, #0x12
  4076e8:	b.hi	4077b0 <ferror@plt+0x5a70>  // b.pmore
  4076ec:	mov	x0, #0x1                   	// #1
  4076f0:	lsl	x1, x0, x1
  4076f4:	tst	x1, x3
  4076f8:	b.ne	407784 <ferror@plt+0x5a44>  // b.any
  4076fc:	tbz	w1, #20, 4077b0 <ferror@plt+0x5a70>
  407700:	mov	x0, #0x10000000            	// #268435456
  407704:	cmp	x2, x0
  407708:	b.ne	4077b0 <ferror@plt+0x5a70>  // b.any
  40770c:	mov	w5, #0x19                  	// #25
  407710:	b	40783c <ferror@plt+0x5afc>
  407714:	cmp	x2, #0x20
  407718:	b.eq	4078d4 <ferror@plt+0x5b94>  // b.none
  40771c:	cmp	x2, #0x40
  407720:	mov	w5, #0x5                   	// #5
  407724:	b	4076c8 <ferror@plt+0x5988>
  407728:	cmp	x2, #0x800
  40772c:	b.eq	4078dc <ferror@plt+0x5b9c>  // b.none
  407730:	b.hi	407754 <ferror@plt+0x5a14>  // b.pmore
  407734:	cmp	x2, #0x200
  407738:	b.eq	4078e4 <ferror@plt+0x5ba4>  // b.none
  40773c:	cmp	x2, #0x400
  407740:	mov	w5, #0x9                   	// #9
  407744:	b.eq	40783c <ferror@plt+0x5afc>  // b.none
  407748:	cmp	x2, #0x100
  40774c:	mov	w5, #0x7                   	// #7
  407750:	b	4076c8 <ferror@plt+0x5988>
  407754:	mov	x0, #0x1000000             	// #16777216
  407758:	cmp	x2, x0
  40775c:	b.eq	4078ec <ferror@plt+0x5bac>  // b.none
  407760:	mov	x0, #0x80000000            	// #2147483648
  407764:	mov	w5, #0x12                  	// #18
  407768:	cmp	x2, x0
  40776c:	b	4076c8 <ferror@plt+0x5988>
  407770:	cmp	w1, #0x32
  407774:	b.eq	4077c0 <ferror@plt+0x5a80>  // b.none
  407778:	b.hi	407798 <ferror@plt+0x5a58>  // b.pmore
  40777c:	cmp	w1, #0x2b
  407780:	b.ne	4077b0 <ferror@plt+0x5a70>  // b.any
  407784:	mov	x0, #0x40000000            	// #1073741824
  407788:	cmp	x2, x0
  40778c:	b.ne	4077b0 <ferror@plt+0x5a70>  // b.any
  407790:	mov	w5, #0x13                  	// #19
  407794:	b	40783c <ferror@plt+0x5afc>
  407798:	cmp	w1, #0x3e
  40779c:	b.eq	407784 <ferror@plt+0x5a44>  // b.none
  4077a0:	sub	w1, w1, #0xb4
  4077a4:	and	w1, w1, #0xffff
  4077a8:	cmp	w1, #0x1
  4077ac:	b.ls	407784 <ferror@plt+0x5a44>  // b.plast
  4077b0:	tst	x2, #0xff00000
  4077b4:	b.eq	407968 <ferror@plt+0x5c28>  // b.none
  4077b8:	orr	x26, x26, x2
  4077bc:	b	40754c <ferror@plt+0x580c>
  4077c0:	mov	x0, #0x10000000            	// #268435456
  4077c4:	cmp	x2, x0
  4077c8:	b.eq	4078f4 <ferror@plt+0x5bb4>  // b.none
  4077cc:	mov	x0, #0x20000000            	// #536870912
  4077d0:	cmp	x2, x0
  4077d4:	b.eq	4078fc <ferror@plt+0x5bbc>  // b.none
  4077d8:	ldrb	w5, [x25, #31]
  4077dc:	cmp	w5, #0xd
  4077e0:	b.ne	4077b0 <ferror@plt+0x5a70>  // b.any
  4077e4:	mov	x0, #0x800000000           	// #34359738368
  4077e8:	cmp	x2, x0
  4077ec:	b.eq	407904 <ferror@plt+0x5bc4>  // b.none
  4077f0:	b.hi	407820 <ferror@plt+0x5ae0>  // b.pmore
  4077f4:	mov	x0, #0x200000000           	// #8589934592
  4077f8:	cmp	x2, x0
  4077fc:	b.eq	40783c <ferror@plt+0x5afc>  // b.none
  407800:	mov	x0, #0x400000000           	// #17179869184
  407804:	cmp	x2, x0
  407808:	b.eq	40790c <ferror@plt+0x5bcc>  // b.none
  40780c:	mov	x0, #0x100000000           	// #4294967296
  407810:	cmp	x2, x0
  407814:	b.ne	4077b0 <ferror@plt+0x5a70>  // b.any
  407818:	mov	w5, #0xc                   	// #12
  40781c:	b	40783c <ferror@plt+0x5afc>
  407820:	mov	x0, #0x1000000000          	// #68719476736
  407824:	cmp	x2, x0
  407828:	b.eq	407914 <ferror@plt+0x5bd4>  // b.none
  40782c:	mov	x0, #0x2000000000          	// #137438953472
  407830:	mov	w5, #0x11                  	// #17
  407834:	cmp	x2, x0
  407838:	b.ne	4077b0 <ferror@plt+0x5a70>  // b.any
  40783c:	cmp	x19, x28
  407840:	b.eq	407938 <ferror@plt+0x5bf8>  // b.none
  407844:	cmp	w21, #0xb
  407848:	b.hi	40792c <ferror@plt+0x5bec>  // b.pmore
  40784c:	adrp	x1, 440000 <warn@@Base+0x6a24>
  407850:	add	x1, x1, #0x849
  407854:	mov	w2, #0x5                   	// #5
  407858:	mov	x0, #0x0                   	// #0
  40785c:	bl	401c70 <dcgettext@plt>
  407860:	bl	4395dc <warn@@Base>
  407864:	ldp	x19, x20, [sp, #16]
  407868:	mov	w2, #0x5                   	// #5
  40786c:	ldp	x21, x22, [sp, #32]
  407870:	adrp	x1, 445000 <warn@@Base+0xba24>
  407874:	ldp	x23, x24, [sp, #48]
  407878:	add	x1, x1, #0x5f1
  40787c:	ldp	x25, x26, [sp, #64]
  407880:	mov	x0, #0x0                   	// #0
  407884:	ldp	x27, x28, [sp, #80]
  407888:	ldp	x29, x30, [sp], #96
  40788c:	b	401c70 <dcgettext@plt>
  407890:	mov	x0, #0x20000000            	// #536870912
  407894:	cmp	x2, x0
  407898:	b.eq	40791c <ferror@plt+0x5bdc>  // b.none
  40789c:	mov	x0, #0x80000000            	// #2147483648
  4078a0:	cmp	x2, x0
  4078a4:	b.eq	407924 <ferror@plt+0x5be4>  // b.none
  4078a8:	mov	x0, #0x10000000            	// #268435456
  4078ac:	cmp	x2, x0
  4078b0:	b.ne	4077b0 <ferror@plt+0x5a70>  // b.any
  4078b4:	mov	w5, #0x15                  	// #21
  4078b8:	b	40783c <ferror@plt+0x5afc>
  4078bc:	mov	w5, #0x6                   	// #6
  4078c0:	b	40783c <ferror@plt+0x5afc>
  4078c4:	mov	w5, #0x3                   	// #3
  4078c8:	b	40783c <ferror@plt+0x5afc>
  4078cc:	mov	w5, #0x1                   	// #1
  4078d0:	b	40783c <ferror@plt+0x5afc>
  4078d4:	mov	w5, #0x4                   	// #4
  4078d8:	b	40783c <ferror@plt+0x5afc>
  4078dc:	mov	w5, #0x14                  	// #20
  4078e0:	b	40783c <ferror@plt+0x5afc>
  4078e4:	mov	w5, #0x8                   	// #8
  4078e8:	b	40783c <ferror@plt+0x5afc>
  4078ec:	mov	w5, #0x18                  	// #24
  4078f0:	b	40783c <ferror@plt+0x5afc>
  4078f4:	mov	w5, #0xa                   	// #10
  4078f8:	b	40783c <ferror@plt+0x5afc>
  4078fc:	mov	w5, #0xb                   	// #11
  407900:	b	40783c <ferror@plt+0x5afc>
  407904:	mov	w5, #0xf                   	// #15
  407908:	b	40783c <ferror@plt+0x5afc>
  40790c:	mov	w5, #0xe                   	// #14
  407910:	b	40783c <ferror@plt+0x5afc>
  407914:	mov	w5, #0x10                  	// #16
  407918:	b	40783c <ferror@plt+0x5afc>
  40791c:	mov	w5, #0x16                  	// #22
  407920:	b	40783c <ferror@plt+0x5afc>
  407924:	mov	w5, #0x17                  	// #23
  407928:	b	40783c <ferror@plt+0x5afc>
  40792c:	sub	w21, w21, #0x2
  407930:	mov	w0, #0x202c                	// #8236
  407934:	strh	w0, [x19], #2
  407938:	adrp	x1, 459000 <warn@@Base+0x1fa24>
  40793c:	add	x1, x1, #0xa38
  407940:	add	x1, x1, #0x398
  407944:	sbfiz	x0, x5, #4, #32
  407948:	add	x5, x1, w5, sxtw #4
  40794c:	ldr	x1, [x1, x0]
  407950:	mov	x0, x19
  407954:	ldr	w2, [x5, #8]
  407958:	sub	w21, w21, w2
  40795c:	bl	4019f0 <stpcpy@plt>
  407960:	mov	x19, x0
  407964:	b	407544 <ferror@plt+0x5804>
  407968:	tst	x2, #0xf0000000
  40796c:	b.eq	407978 <ferror@plt+0x5c38>  // b.none
  407970:	orr	x27, x27, x2
  407974:	b	40754c <ferror@plt+0x580c>
  407978:	orr	x24, x24, x2
  40797c:	b	40754c <ferror@plt+0x580c>
  407980:	b.eq	407a80 <ferror@plt+0x5d40>  // b.none
  407984:	b.hi	407a08 <ferror@plt+0x5cc8>  // b.pmore
  407988:	cmp	x2, #0x10
  40798c:	b.eq	407a70 <ferror@plt+0x5d30>  // b.none
  407990:	b.hi	4079f0 <ferror@plt+0x5cb0>  // b.pmore
  407994:	cmp	x2, #0x2
  407998:	b.eq	407a60 <ferror@plt+0x5d20>  // b.none
  40799c:	cmp	x2, #0x4
  4079a0:	b.eq	407a68 <ferror@plt+0x5d28>  // b.none
  4079a4:	cmp	x2, #0x1
  4079a8:	b.eq	407a54 <ferror@plt+0x5d14>  // b.none
  4079ac:	ldrh	w0, [x25, #82]
  4079b0:	mov	w1, #0xb4                  	// #180
  4079b4:	cmp	w0, #0x3e
  4079b8:	ccmp	w0, w1, #0x4, ne  // ne = any
  4079bc:	b.eq	407aa8 <ferror@plt+0x5d68>  // b.none
  4079c0:	cmp	w0, #0xb5
  4079c4:	b.ne	407abc <ferror@plt+0x5d7c>  // b.any
  4079c8:	mov	x0, #0x10000000            	// #268435456
  4079cc:	cmp	x2, x0
  4079d0:	b.eq	407ab4 <ferror@plt+0x5d74>  // b.none
  4079d4:	tst	x2, #0xff00000
  4079d8:	b.eq	407af4 <ferror@plt+0x5db4>  // b.none
  4079dc:	and	x23, x23, #0xfffffffff00fffff
  4079e0:	mov	w0, #0x6f                  	// #111
  4079e4:	strb	w0, [x19]
  4079e8:	add	x19, x19, #0x1
  4079ec:	b	40754c <ferror@plt+0x580c>
  4079f0:	cmp	x2, #0x20
  4079f4:	b.eq	407a78 <ferror@plt+0x5d38>  // b.none
  4079f8:	cmp	x2, #0x40
  4079fc:	b.ne	4079ac <ferror@plt+0x5c6c>  // b.any
  407a00:	mov	w0, #0x49                  	// #73
  407a04:	b	407a58 <ferror@plt+0x5d18>
  407a08:	cmp	x2, #0x800
  407a0c:	b.eq	407a98 <ferror@plt+0x5d58>  // b.none
  407a10:	b.hi	407a34 <ferror@plt+0x5cf4>  // b.pmore
  407a14:	cmp	x2, #0x200
  407a18:	b.eq	407a88 <ferror@plt+0x5d48>  // b.none
  407a1c:	cmp	x2, #0x400
  407a20:	b.eq	407a90 <ferror@plt+0x5d50>  // b.none
  407a24:	cmp	x2, #0x100
  407a28:	b.ne	4079ac <ferror@plt+0x5c6c>  // b.any
  407a2c:	mov	w0, #0x4f                  	// #79
  407a30:	b	407a58 <ferror@plt+0x5d18>
  407a34:	mov	x0, #0x1000000             	// #16777216
  407a38:	cmp	x2, x0
  407a3c:	b.eq	407aa0 <ferror@plt+0x5d60>  // b.none
  407a40:	mov	x0, #0x80000000            	// #2147483648
  407a44:	cmp	x2, x0
  407a48:	b.ne	4079ac <ferror@plt+0x5c6c>  // b.any
  407a4c:	mov	w0, #0x45                  	// #69
  407a50:	b	407a58 <ferror@plt+0x5d18>
  407a54:	mov	w0, #0x57                  	// #87
  407a58:	strb	w0, [x19]
  407a5c:	b	4079e8 <ferror@plt+0x5ca8>
  407a60:	mov	w0, #0x41                  	// #65
  407a64:	b	407a58 <ferror@plt+0x5d18>
  407a68:	mov	w0, #0x58                  	// #88
  407a6c:	b	407a58 <ferror@plt+0x5d18>
  407a70:	mov	w0, #0x4d                  	// #77
  407a74:	b	407a58 <ferror@plt+0x5d18>
  407a78:	mov	w0, #0x53                  	// #83
  407a7c:	b	407a58 <ferror@plt+0x5d18>
  407a80:	mov	w0, #0x4c                  	// #76
  407a84:	b	407a58 <ferror@plt+0x5d18>
  407a88:	mov	w0, #0x47                  	// #71
  407a8c:	b	407a58 <ferror@plt+0x5d18>
  407a90:	mov	w0, #0x54                  	// #84
  407a94:	b	407a58 <ferror@plt+0x5d18>
  407a98:	mov	w0, #0x43                  	// #67
  407a9c:	b	407a58 <ferror@plt+0x5d18>
  407aa0:	mov	w0, #0x44                  	// #68
  407aa4:	b	407a58 <ferror@plt+0x5d18>
  407aa8:	mov	x1, #0x10000000            	// #268435456
  407aac:	cmp	x2, x1
  407ab0:	b.ne	407abc <ferror@plt+0x5d7c>  // b.any
  407ab4:	mov	w0, #0x6c                  	// #108
  407ab8:	b	407a58 <ferror@plt+0x5d18>
  407abc:	cmp	w0, #0x28
  407ac0:	b.ne	407ad8 <ferror@plt+0x5d98>  // b.any
  407ac4:	mov	x0, #0x20000000            	// #536870912
  407ac8:	cmp	x2, x0
  407acc:	b.ne	4079d4 <ferror@plt+0x5c94>  // b.any
  407ad0:	mov	w0, #0x79                  	// #121
  407ad4:	b	407a58 <ferror@plt+0x5d18>
  407ad8:	cmp	w0, #0x14
  407adc:	b.ne	4079d4 <ferror@plt+0x5c94>  // b.any
  407ae0:	mov	x0, #0x10000000            	// #268435456
  407ae4:	cmp	x2, x0
  407ae8:	b.ne	4079d4 <ferror@plt+0x5c94>  // b.any
  407aec:	mov	w0, #0x76                  	// #118
  407af0:	b	407a58 <ferror@plt+0x5d18>
  407af4:	tst	x2, #0xf0000000
  407af8:	b.eq	407b0c <ferror@plt+0x5dcc>  // b.none
  407afc:	mov	w0, #0x70                  	// #112
  407b00:	and	x23, x23, #0xfffffff
  407b04:	strb	w0, [x19]
  407b08:	b	4079e8 <ferror@plt+0x5ca8>
  407b0c:	mov	w0, #0x78                  	// #120
  407b10:	b	407a58 <ferror@plt+0x5d18>
  407b14:	stp	x29, x30, [sp, #-48]!
  407b18:	mov	x3, x1
  407b1c:	mov	x29, sp
  407b20:	add	x0, sp, #0x28
  407b24:	str	x19, [sp, #16]
  407b28:	mov	x19, x1
  407b2c:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  407b30:	add	x1, x1, #0xc19
  407b34:	bl	4019c0 <asprintf@plt>
  407b38:	tbnz	w0, #31, 407b40 <ferror@plt+0x5e00>
  407b3c:	ldr	x19, [sp, #40]
  407b40:	mov	x0, x19
  407b44:	ldr	x19, [sp, #16]
  407b48:	ldp	x29, x30, [sp], #48
  407b4c:	ret
  407b50:	adrp	x3, 48b000 <warn@@Base+0x51a24>
  407b54:	mov	x2, x0
  407b58:	mov	w0, w1
  407b5c:	ldr	w3, [x3, #1056]
  407b60:	cbz	w3, 407b6c <ferror@plt+0x5e2c>
  407b64:	and	w0, w1, #0xff
  407b68:	b	407b80 <ferror@plt+0x5e40>
  407b6c:	ldrh	w2, [x2]
  407b70:	cmp	w2, #0x8
  407b74:	b.eq	407b64 <ferror@plt+0x5e24>  // b.none
  407b78:	cmp	w2, #0x2b
  407b7c:	b.eq	407b64 <ferror@plt+0x5e24>  // b.none
  407b80:	ret
  407b84:	and	w0, w0, #0xffff
  407b88:	cmp	w0, #0x5e
  407b8c:	b.hi	407c38 <ferror@plt+0x5ef8>  // b.pmore
  407b90:	cmp	w0, #0x52
  407b94:	b.hi	407bb0 <ferror@plt+0x5e70>  // b.pmore
  407b98:	cmp	w0, #0x17
  407b9c:	b.hi	407bf8 <ferror@plt+0x5eb8>  // b.pmore
  407ba0:	cmp	w0, #0x1
  407ba4:	b.hi	407bd4 <ferror@plt+0x5e94>  // b.pmore
  407ba8:	mov	w0, #0x0                   	// #0
  407bac:	b	407c1c <ferror@plt+0x5edc>
  407bb0:	sub	w0, w0, #0x53
  407bb4:	cmp	w0, #0xb
  407bb8:	b.hi	407ba8 <ferror@plt+0x5e68>  // b.pmore
  407bbc:	adrp	x2, 459000 <warn@@Base+0x1fa24>
  407bc0:	add	x2, x2, #0x1c
  407bc4:	ldrb	w0, [x2, w0, uxtw]
  407bc8:	adr	x2, 407bd4 <ferror@plt+0x5e94>
  407bcc:	add	x0, x2, w0, sxtb #2
  407bd0:	br	x0
  407bd4:	sub	w0, w0, #0x2
  407bd8:	cmp	w0, #0x15
  407bdc:	b.hi	407ba8 <ferror@plt+0x5e68>  // b.pmore
  407be0:	adrp	x2, 459000 <warn@@Base+0x1fa24>
  407be4:	add	x2, x2, #0x28
  407be8:	ldrb	w0, [x2, w0, uxtw]
  407bec:	adr	x2, 407bf8 <ferror@plt+0x5eb8>
  407bf0:	add	x0, x2, w0, sxtb #2
  407bf4:	br	x0
  407bf8:	cmp	w0, #0x2b
  407bfc:	b.eq	407d04 <ferror@plt+0x5fc4>  // b.none
  407c00:	b.hi	407c20 <ferror@plt+0x5ee0>  // b.pmore
  407c04:	cmp	w0, #0x28
  407c08:	b.eq	407cdc <ferror@plt+0x5f9c>  // b.none
  407c0c:	cmp	w0, #0x2a
  407c10:	b.ne	407ba8 <ferror@plt+0x5e68>  // b.any
  407c14:	cmp	w1, #0x2
  407c18:	cset	w0, eq  // eq = none
  407c1c:	ret
  407c20:	cmp	w0, #0x3e
  407c24:	b.eq	407c14 <ferror@plt+0x5ed4>  // b.none
  407c28:	cmp	w0, #0x4b
  407c2c:	b.ne	407ba8 <ferror@plt+0x5e68>  // b.any
  407c30:	cmp	w1, #0x4
  407c34:	b	407c18 <ferror@plt+0x5ed8>
  407c38:	cmp	w0, #0xdd
  407c3c:	b.eq	407d04 <ferror@plt+0x5fc4>  // b.none
  407c40:	b.hi	407c74 <ferror@plt+0x5f34>  // b.pmore
  407c44:	sub	w0, w0, #0xb4
  407c48:	and	w2, w0, #0xffff
  407c4c:	cmp	w2, #0xf
  407c50:	b.hi	407ba8 <ferror@plt+0x5e68>  // b.pmore
  407c54:	cmp	w0, #0xf
  407c58:	b.hi	407ba8 <ferror@plt+0x5e68>  // b.pmore
  407c5c:	adrp	x2, 459000 <warn@@Base+0x1fa24>
  407c60:	add	x2, x2, #0x40
  407c64:	ldrb	w0, [x2, w0, uxtw]
  407c68:	adr	x2, 407c74 <ferror@plt+0x5f34>
  407c6c:	add	x0, x2, w0, sxtb #2
  407c70:	br	x0
  407c74:	mov	w2, #0x1223                	// #4643
  407c78:	cmp	w0, w2
  407c7c:	b.eq	407d04 <ferror@plt+0x5fc4>  // b.none
  407c80:	b.hi	407ca0 <ferror@plt+0x5f60>  // b.pmore
  407c84:	cmp	w0, #0xf3
  407c88:	b.eq	407cf4 <ferror@plt+0x5fb4>  // b.none
  407c8c:	mov	w2, #0x1057                	// #4183
  407c90:	cmp	w0, w2
  407c94:	b.ne	407ba8 <ferror@plt+0x5e68>  // b.any
  407c98:	cmp	w1, #0x24
  407c9c:	b	407c18 <ferror@plt+0x5ed8>
  407ca0:	mov	w2, #0xa390                	// #41872
  407ca4:	cmp	w0, w2
  407ca8:	b.eq	407cfc <ferror@plt+0x5fbc>  // b.none
  407cac:	mov	w2, #0xabc7                	// #43975
  407cb0:	cmp	w0, w2
  407cb4:	b.eq	407d14 <ferror@plt+0x5fd4>  // b.none
  407cb8:	mov	w2, #0x9026                	// #36902
  407cbc:	cmp	w0, w2
  407cc0:	b.ne	407ba8 <ferror@plt+0x5e68>  // b.any
  407cc4:	cmp	w1, #0xa
  407cc8:	b	407c18 <ferror@plt+0x5ed8>
  407ccc:	cmp	w1, #0x105
  407cd0:	b	407c18 <ferror@plt+0x5ed8>
  407cd4:	cmp	w1, #0x31
  407cd8:	b	407c18 <ferror@plt+0x5ed8>
  407cdc:	cmp	w1, #0x3
  407ce0:	b	407c18 <ferror@plt+0x5ed8>
  407ce4:	cmp	w1, #0x9
  407ce8:	b	407c18 <ferror@plt+0x5ed8>
  407cec:	cmp	w1, #0x1a
  407cf0:	b	407c18 <ferror@plt+0x5ed8>
  407cf4:	cmp	w1, #0x39
  407cf8:	b	407c18 <ferror@plt+0x5ed8>
  407cfc:	cmp	w1, #0x5
  407d00:	b	407c18 <ferror@plt+0x5ed8>
  407d04:	cmp	w1, #0x6
  407d08:	b	407c18 <ferror@plt+0x5ed8>
  407d0c:	cmp	w1, #0xd
  407d10:	b	407c18 <ferror@plt+0x5ed8>
  407d14:	cmp	w1, #0xe
  407d18:	b	407c18 <ferror@plt+0x5ed8>
  407d1c:	and	w0, w0, #0xffff
  407d20:	cmp	w0, #0x3e
  407d24:	b.eq	407dac <ferror@plt+0x606c>  // b.none
  407d28:	b.hi	407d90 <ferror@plt+0x6050>  // b.pmore
  407d2c:	cmp	w0, #0x16
  407d30:	b.hi	407d70 <ferror@plt+0x6030>  // b.pmore
  407d34:	cmp	w0, #0xe
  407d38:	b.hi	407d4c <ferror@plt+0x600c>  // b.pmore
  407d3c:	cmp	w0, #0x2
  407d40:	b.eq	407e00 <ferror@plt+0x60c0>  // b.none
  407d44:	mov	w0, #0x0                   	// #0
  407d48:	b	407d8c <ferror@plt+0x604c>
  407d4c:	sub	w0, w0, #0xf
  407d50:	cmp	w0, #0x7
  407d54:	b.hi	407d44 <ferror@plt+0x6004>  // b.pmore
  407d58:	adrp	x2, 459000 <warn@@Base+0x1fa24>
  407d5c:	add	x2, x2, #0x50
  407d60:	ldrb	w0, [x2, w0, uxtw]
  407d64:	adr	x2, 407d70 <ferror@plt+0x6030>
  407d68:	add	x0, x2, w0, sxtb #2
  407d6c:	br	x0
  407d70:	cmp	w0, #0x2b
  407d74:	b.eq	407e00 <ferror@plt+0x60c0>  // b.none
  407d78:	cmp	w0, #0x32
  407d7c:	b.ne	407d44 <ferror@plt+0x6004>  // b.any
  407d80:	sub	w1, w1, #0x4e
  407d84:	cmp	w1, #0x1
  407d88:	cset	w0, ls  // ls = plast
  407d8c:	ret
  407d90:	cmp	w0, #0xbf
  407d94:	b.eq	407e08 <ferror@plt+0x60c8>  // b.none
  407d98:	b.hi	407dc8 <ferror@plt+0x6088>  // b.pmore
  407d9c:	cmp	w0, #0xb5
  407da0:	b.hi	407db4 <ferror@plt+0x6074>  // b.pmore
  407da4:	cmp	w0, #0xb3
  407da8:	b.ls	407d44 <ferror@plt+0x6004>  // b.plast
  407dac:	cmp	w1, #0x18
  407db0:	b	407dc0 <ferror@plt+0x6080>
  407db4:	cmp	w0, #0xb7
  407db8:	b.ne	407d44 <ferror@plt+0x6004>  // b.any
  407dbc:	cmp	w1, #0x104
  407dc0:	cset	w0, eq  // eq = none
  407dc4:	b	407d8c <ferror@plt+0x604c>
  407dc8:	mov	w2, #0x9026                	// #36902
  407dcc:	cmp	w0, w2
  407dd0:	b.eq	407de8 <ferror@plt+0x60a8>  // b.none
  407dd4:	mov	w2, #0xa390                	// #41872
  407dd8:	cmp	w0, w2
  407ddc:	b.ne	407d44 <ferror@plt+0x6004>  // b.any
  407de0:	cmp	w1, #0x17
  407de4:	b	407dc0 <ferror@plt+0x6080>
  407de8:	cmp	w1, #0xb
  407dec:	b	407dc0 <ferror@plt+0x6080>
  407df0:	cmp	w1, #0x48
  407df4:	b	407dc0 <ferror@plt+0x6080>
  407df8:	cmp	w1, #0x2c
  407dfc:	b	407dc0 <ferror@plt+0x6080>
  407e00:	cmp	w1, #0x2e
  407e04:	b	407dc0 <ferror@plt+0x6080>
  407e08:	cmp	w1, #0x5
  407e0c:	b	407dc0 <ferror@plt+0x6080>
  407e10:	cbz	w0, 407e30 <ferror@plt+0x60f0>
  407e14:	cmp	w0, #0x1
  407e18:	b.eq	407e34 <ferror@plt+0x60f4>  // b.none
  407e1c:	cmp	w0, #0x2
  407e20:	b.eq	407e3c <ferror@plt+0x60fc>  // b.none
  407e24:	cmp	w0, #0x3
  407e28:	mov	w0, #0x80                  	// #128
  407e2c:	csinv	w0, w0, wzr, eq  // eq = none
  407e30:	ret
  407e34:	mov	w0, #0x20                  	// #32
  407e38:	b	407e30 <ferror@plt+0x60f0>
  407e3c:	mov	w0, #0x40                  	// #64
  407e40:	b	407e30 <ferror@plt+0x60f0>
  407e44:	stp	x29, x30, [sp, #-48]!
  407e48:	and	w0, w0, #0xffff
  407e4c:	and	w5, w5, #0xffff
  407e50:	mov	x29, sp
  407e54:	stp	x19, x20, [sp, #16]
  407e58:	cmp	w0, #0x28
  407e5c:	str	x21, [sp, #32]
  407e60:	mov	x21, x7
  407e64:	ldr	x20, [sp, #48]
  407e68:	b.ne	407e70 <ferror@plt+0x6130>  // b.any
  407e6c:	and	x6, x6, #0xfffffffffffffffe
  407e70:	add	x2, x1, x2, lsl #5
  407e74:	mov	x7, #0x0                   	// #0
  407e78:	mov	x9, #0x100000              	// #1048576
  407e7c:	mov	x10, #0x2                   	// #2
  407e80:	cmp	x2, x1
  407e84:	b.hi	407ec8 <ferror@plt+0x6188>  // b.pmore
  407e88:	cbz	x7, 407f48 <ferror@plt+0x6208>
  407e8c:	mov	x19, x9
  407e90:	ldr	x0, [x7, #16]
  407e94:	cmp	x0, x4
  407e98:	b.cc	407f40 <ferror@plt+0x6200>  // b.lo, b.ul, b.last
  407e9c:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  407ea0:	mov	w2, #0x5                   	// #5
  407ea4:	add	x1, x1, #0xbce
  407ea8:	mov	x0, #0x0                   	// #0
  407eac:	bl	401c70 <dcgettext@plt>
  407eb0:	str	x0, [x21]
  407eb4:	str	x19, [x20]
  407eb8:	ldp	x19, x20, [sp, #16]
  407ebc:	ldr	x21, [sp, #32]
  407ec0:	ldp	x29, x30, [sp], #48
  407ec4:	ret
  407ec8:	sub	x8, x2, x1
  407ecc:	cmp	w0, #0x28
  407ed0:	asr	x8, x8, #5
  407ed4:	sdiv	x8, x8, x10
  407ed8:	lsl	x11, x8, #5
  407edc:	add	x8, x1, x8, lsl #5
  407ee0:	ldr	x19, [x1, x11]
  407ee4:	b.ne	407eec <ferror@plt+0x61ac>  // b.any
  407ee8:	and	x19, x19, #0xfffffffffffffffe
  407eec:	ldr	x11, [x8, #16]
  407ef0:	cbz	x11, 407f30 <ferror@plt+0x61f0>
  407ef4:	cbz	w5, 407f04 <ferror@plt+0x61c4>
  407ef8:	ldr	w11, [x8, #28]
  407efc:	cmp	w5, w11
  407f00:	b.ne	407f30 <ferror@plt+0x61f0>  // b.any
  407f04:	cmp	x19, x6
  407f08:	b.hi	407f38 <ferror@plt+0x61f8>  // b.pmore
  407f0c:	sub	x19, x6, x19
  407f10:	cmp	x19, x9
  407f14:	b.cs	407f24 <ferror@plt+0x61e4>  // b.hs, b.nlast
  407f18:	mov	x7, x8
  407f1c:	cbz	x19, 407e90 <ferror@plt+0x6150>
  407f20:	mov	x9, x19
  407f24:	add	x1, x8, #0x20
  407f28:	mov	x8, x2
  407f2c:	b	407f38 <ferror@plt+0x61f8>
  407f30:	cmp	x19, x6
  407f34:	b.ls	407f24 <ferror@plt+0x61e4>  // b.plast
  407f38:	mov	x2, x8
  407f3c:	b	407e80 <ferror@plt+0x6140>
  407f40:	add	x0, x3, x0
  407f44:	b	407eb0 <ferror@plt+0x6170>
  407f48:	str	xzr, [x21]
  407f4c:	str	x6, [x20]
  407f50:	b	407eb8 <ferror@plt+0x6178>
  407f54:	ldr	w3, [x0, #100]
  407f58:	cmp	x3, x1
  407f5c:	b.hi	407f74 <ferror@plt+0x6234>  // b.pmore
  407f60:	mov	w2, #0x5                   	// #5
  407f64:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  407f68:	mov	x0, #0x0                   	// #0
  407f6c:	add	x1, x1, #0xbce
  407f70:	b	401c70 <dcgettext@plt>
  407f74:	ldr	x2, [x0, #112]
  407f78:	mov	x3, #0x50                  	// #80
  407f7c:	madd	x1, x1, x3, x2
  407f80:	b	402fac <ferror@plt+0x126c>
  407f84:	stp	x29, x30, [sp, #-32]!
  407f88:	mov	w2, #0x5                   	// #5
  407f8c:	adrp	x1, 440000 <warn@@Base+0x6a24>
  407f90:	mov	x29, sp
  407f94:	add	x1, x1, #0x8b1
  407f98:	str	x19, [sp, #16]
  407f9c:	mov	w19, w0
  407fa0:	mov	x0, #0x0                   	// #0
  407fa4:	bl	401c70 <dcgettext@plt>
  407fa8:	mov	w1, w19
  407fac:	bl	4390e8 <error@@Base>
  407fb0:	ldr	x19, [sp, #16]
  407fb4:	mov	w2, #0x5                   	// #5
  407fb8:	ldp	x29, x30, [sp], #32
  407fbc:	adrp	x1, 445000 <warn@@Base+0xba24>
  407fc0:	mov	x0, #0x0                   	// #0
  407fc4:	add	x1, x1, #0x5f1
  407fc8:	b	401c70 <dcgettext@plt>
  407fcc:	stp	x29, x30, [sp, #-16]!
  407fd0:	mov	x29, sp
  407fd4:	tbz	w0, #0, 407ff4 <ferror@plt+0x62b4>
  407fd8:	adrp	x1, 440000 <warn@@Base+0x6a24>
  407fdc:	add	x1, x1, #0x8d3
  407fe0:	mov	w2, #0x5                   	// #5
  407fe4:	mov	x0, #0x0                   	// #0
  407fe8:	bl	401c70 <dcgettext@plt>
  407fec:	ldp	x29, x30, [sp], #16
  407ff0:	b	4390e8 <error@@Base>
  407ff4:	tbz	w0, #1, 408008 <ferror@plt+0x62c8>
  407ff8:	adrp	x1, 440000 <warn@@Base+0x6a24>
  407ffc:	mov	w2, #0x5                   	// #5
  408000:	add	x1, x1, #0x8e4
  408004:	b	407fe4 <ferror@plt+0x62a4>
  408008:	ldp	x29, x30, [sp], #16
  40800c:	ret
  408010:	stp	x29, x30, [sp, #-64]!
  408014:	cmp	w0, #0x0
  408018:	mov	x29, sp
  40801c:	stp	x19, x20, [sp, #16]
  408020:	mov	x19, x1
  408024:	mov	x20, x2
  408028:	str	x21, [sp, #32]
  40802c:	mov	w21, w0
  408030:	b.le	408044 <ferror@plt+0x6304>
  408034:	mov	w1, w0
  408038:	adrp	x0, 440000 <warn@@Base+0x6a24>
  40803c:	add	x0, x0, #0x8f9
  408040:	bl	401cc0 <printf@plt>
  408044:	cmp	x19, x20
  408048:	b.cc	408090 <ferror@plt+0x6350>  // b.lo, b.ul, b.last
  40804c:	adrp	x1, 440000 <warn@@Base+0x6a24>
  408050:	add	x1, x1, #0x90c
  408054:	mov	w2, #0x5                   	// #5
  408058:	mov	x0, #0x0                   	// #0
  40805c:	bl	401c70 <dcgettext@plt>
  408060:	bl	4395dc <warn@@Base>
  408064:	cmp	x19, x20
  408068:	b.ls	40813c <ferror@plt+0x63fc>  // b.plast
  40806c:	adrp	x3, 459000 <warn@@Base+0x1fa24>
  408070:	add	x3, x3, #0xa38
  408074:	adrp	x1, 440000 <warn@@Base+0x6a24>
  408078:	adrp	x0, 440000 <warn@@Base+0x6a24>
  40807c:	add	x3, x3, #0x538
  408080:	add	x1, x1, #0x42b
  408084:	add	x0, x0, #0x93d
  408088:	mov	w2, #0x3941                	// #14657
  40808c:	bl	401cd0 <__assert_fail@plt>
  408090:	tbz	w21, #0, 4080f8 <ferror@plt+0x63b8>
  408094:	sub	x21, x20, x19
  408098:	mov	w0, #0x22                  	// #34
  40809c:	sub	x21, x21, #0x1
  4080a0:	bl	401cf0 <putchar@plt>
  4080a4:	cbz	x21, 4080d8 <ferror@plt+0x6398>
  4080a8:	mov	x1, x19
  4080ac:	mov	w0, w21
  4080b0:	bl	407378 <ferror@plt+0x5638>
  4080b4:	mov	x0, x19
  4080b8:	mov	x1, x21
  4080bc:	bl	401940 <strnlen@plt>
  4080c0:	add	x0, x0, #0x1
  4080c4:	add	x19, x19, x0
  4080c8:	adrp	x0, 440000 <warn@@Base+0x6a24>
  4080cc:	add	x0, x0, #0xde8
  4080d0:	bl	401b70 <puts@plt>
  4080d4:	b	408064 <ferror@plt+0x6324>
  4080d8:	adrp	x1, 440000 <warn@@Base+0x6a24>
  4080dc:	add	x1, x1, #0x91b
  4080e0:	mov	w2, #0x5                   	// #5
  4080e4:	mov	x0, #0x0                   	// #0
  4080e8:	mov	x19, x20
  4080ec:	bl	401c70 <dcgettext@plt>
  4080f0:	bl	401cc0 <printf@plt>
  4080f4:	b	4080c8 <ferror@plt+0x6388>
  4080f8:	mov	x1, x20
  4080fc:	add	x4, sp, #0x3c
  408100:	add	x3, sp, #0x38
  408104:	mov	w2, #0x0                   	// #0
  408108:	mov	x0, x19
  40810c:	bl	4275f0 <ferror@plt+0x258b0>
  408110:	mov	x21, x0
  408114:	ldr	w0, [sp, #56]
  408118:	add	x19, x19, x0
  40811c:	ldr	w0, [sp, #60]
  408120:	bl	407fcc <ferror@plt+0x628c>
  408124:	mov	x2, x21
  408128:	mov	x1, x21
  40812c:	adrp	x0, 440000 <warn@@Base+0x6a24>
  408130:	add	x0, x0, #0x930
  408134:	bl	401cc0 <printf@plt>
  408138:	b	408064 <ferror@plt+0x6324>
  40813c:	mov	x0, x19
  408140:	ldp	x19, x20, [sp, #16]
  408144:	ldr	x21, [sp, #32]
  408148:	ldp	x29, x30, [sp], #64
  40814c:	ret
  408150:	mov	x4, x0
  408154:	mov	w3, w1
  408158:	mov	x0, x2
  40815c:	cbz	w1, 40816c <ferror@plt+0x642c>
  408160:	mov	x1, x4
  408164:	mov	w0, w3
  408168:	b	408010 <ferror@plt+0x62d0>
  40816c:	ret
  408170:	stp	x29, x30, [sp, #-64]!
  408174:	mov	w2, #0x0                   	// #0
  408178:	mov	x29, sp
  40817c:	add	x4, sp, #0x3c
  408180:	add	x3, sp, #0x38
  408184:	stp	x19, x20, [sp, #16]
  408188:	mov	x19, x0
  40818c:	mov	x20, x1
  408190:	stp	x21, x22, [sp, #32]
  408194:	bl	4275f0 <ferror@plt+0x258b0>
  408198:	mov	x21, x0
  40819c:	mov	w22, w0
  4081a0:	tst	x0, #0xffffffff00000000
  4081a4:	ldr	w0, [sp, #56]
  4081a8:	add	x19, x19, x0
  4081ac:	b.eq	4081bc <ferror@plt+0x647c>  // b.none
  4081b0:	ldr	w0, [sp, #60]
  4081b4:	orr	w0, w0, #0x2
  4081b8:	str	w0, [sp, #60]
  4081bc:	ldr	w0, [sp, #60]
  4081c0:	bl	407fcc <ferror@plt+0x628c>
  4081c4:	adrp	x1, 489000 <warn@@Base+0x4fa24>
  4081c8:	add	x1, x1, #0x258
  4081cc:	mov	x2, x1
  4081d0:	mov	w0, #0x0                   	// #0
  4081d4:	ldr	w3, [x1, #8]
  4081d8:	cmp	w3, w22
  4081dc:	b.ne	408218 <ferror@plt+0x64d8>  // b.any
  4081e0:	ubfiz	x0, x0, #4, #32
  4081e4:	ldr	x1, [x2, x0]
  4081e8:	adrp	x0, 440000 <warn@@Base+0x6a24>
  4081ec:	add	x0, x0, #0x946
  4081f0:	bl	401cc0 <printf@plt>
  4081f4:	sub	w1, w21, #0x4
  4081f8:	cmp	w1, #0x8
  4081fc:	b.hi	408228 <ferror@plt+0x64e8>  // b.pmore
  408200:	adrp	x0, 459000 <warn@@Base+0x1fa24>
  408204:	add	x0, x0, #0x58
  408208:	ldrb	w0, [x0, w1, uxtw]
  40820c:	adr	x1, 408218 <ferror@plt+0x64d8>
  408210:	add	x0, x1, w0, sxtb #2
  408214:	br	x0
  408218:	add	w0, w0, #0x1
  40821c:	add	x1, x1, #0x10
  408220:	cmp	w0, #0x6
  408224:	b.ne	4081d4 <ferror@plt+0x6494>  // b.any
  408228:	mov	x2, x20
  40822c:	mov	x1, x19
  408230:	mov	w0, w21
  408234:	b	408380 <ferror@plt+0x6640>
  408238:	mov	x1, x20
  40823c:	mov	x0, x19
  408240:	add	x4, sp, #0x3c
  408244:	add	x3, sp, #0x38
  408248:	mov	w2, #0x0                   	// #0
  40824c:	bl	4275f0 <ferror@plt+0x258b0>
  408250:	mov	x20, x0
  408254:	tst	x0, #0xffffffff00000000
  408258:	ldr	w0, [sp, #56]
  40825c:	add	x19, x19, x0
  408260:	b.eq	408270 <ferror@plt+0x6530>  // b.none
  408264:	ldr	w0, [sp, #60]
  408268:	orr	w0, w0, #0x2
  40826c:	str	w0, [sp, #60]
  408270:	ldr	w0, [sp, #60]
  408274:	bl	407fcc <ferror@plt+0x628c>
  408278:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  40827c:	add	x1, x1, #0x942
  408280:	mov	w2, #0x5                   	// #5
  408284:	mov	x0, #0x0                   	// #0
  408288:	bl	401c70 <dcgettext@plt>
  40828c:	mov	w1, w20
  408290:	bl	401cc0 <printf@plt>
  408294:	b	4082e4 <ferror@plt+0x65a4>
  408298:	mov	x1, x20
  40829c:	mov	x0, x19
  4082a0:	add	x4, sp, #0x3c
  4082a4:	add	x3, sp, #0x38
  4082a8:	mov	w2, #0x0                   	// #0
  4082ac:	bl	4275f0 <ferror@plt+0x258b0>
  4082b0:	mov	x20, x0
  4082b4:	tst	x0, #0xffffffff00000000
  4082b8:	ldr	w0, [sp, #56]
  4082bc:	add	x19, x19, x0
  4082c0:	b.eq	4082d0 <ferror@plt+0x6590>  // b.none
  4082c4:	ldr	w0, [sp, #60]
  4082c8:	orr	w0, w0, #0x2
  4082cc:	str	w0, [sp, #60]
  4082d0:	ldr	w0, [sp, #60]
  4082d4:	bl	407fcc <ferror@plt+0x628c>
  4082d8:	cbz	w20, 4082f8 <ferror@plt+0x65b8>
  4082dc:	cmp	w20, #0x1
  4082e0:	b.eq	408314 <ferror@plt+0x65d4>  // b.none
  4082e4:	mov	x0, x19
  4082e8:	ldp	x19, x20, [sp, #16]
  4082ec:	ldp	x21, x22, [sp, #32]
  4082f0:	ldp	x29, x30, [sp], #64
  4082f4:	ret
  4082f8:	adrp	x1, 440000 <warn@@Base+0x6a24>
  4082fc:	add	x1, x1, #0x94d
  408300:	mov	w2, #0x5                   	// #5
  408304:	mov	x0, #0x0                   	// #0
  408308:	bl	401c70 <dcgettext@plt>
  40830c:	bl	401cc0 <printf@plt>
  408310:	b	4082e4 <ferror@plt+0x65a4>
  408314:	adrp	x1, 440000 <warn@@Base+0x6a24>
  408318:	mov	w2, #0x5                   	// #5
  40831c:	add	x1, x1, #0x962
  408320:	b	408304 <ferror@plt+0x65c4>
  408324:	mov	x1, x20
  408328:	mov	x0, x19
  40832c:	add	x4, sp, #0x3c
  408330:	add	x3, sp, #0x38
  408334:	mov	w2, #0x0                   	// #0
  408338:	bl	4275f0 <ferror@plt+0x258b0>
  40833c:	mov	x20, x0
  408340:	tst	x0, #0xffffffff00000000
  408344:	ldr	w0, [sp, #56]
  408348:	add	x19, x19, x0
  40834c:	b.eq	40835c <ferror@plt+0x661c>  // b.none
  408350:	ldr	w0, [sp, #60]
  408354:	orr	w0, w0, #0x2
  408358:	str	w0, [sp, #60]
  40835c:	ldr	w0, [sp, #60]
  408360:	bl	407fcc <ferror@plt+0x628c>
  408364:	adrp	x1, 440000 <warn@@Base+0x6a24>
  408368:	mov	w2, #0x5                   	// #5
  40836c:	add	x1, x1, #0x974
  408370:	b	408284 <ferror@plt+0x6544>
  408374:	mov	x2, x20
  408378:	mov	x1, x19
  40837c:	mov	w0, #0xffffffff            	// #-1
  408380:	bl	408010 <ferror@plt+0x62d0>
  408384:	mov	x19, x0
  408388:	b	4082e4 <ferror@plt+0x65a4>
  40838c:	stp	x29, x30, [sp, #-192]!
  408390:	mov	x29, sp
  408394:	stp	x19, x20, [sp, #16]
  408398:	stp	x21, x22, [sp, #32]
  40839c:	mov	w22, #0x1                   	// #1
  4083a0:	stp	x23, x24, [sp, #48]
  4083a4:	stp	x25, x26, [sp, #64]
  4083a8:	mov	x26, x0
  4083ac:	stp	x27, x28, [sp, #80]
  4083b0:	str	wzr, [sp, #108]
  4083b4:	stp	x1, x3, [sp, #112]
  4083b8:	str	w2, [sp, #132]
  4083bc:	str	x4, [sp, #136]
  4083c0:	ldr	x25, [x0, #112]
  4083c4:	adrp	x0, 46c000 <warn@@Base+0x32a24>
  4083c8:	add	x0, x0, #0x8cf
  4083cc:	str	x0, [sp, #160]
  4083d0:	ldr	w0, [x26, #100]
  4083d4:	ldr	w1, [sp, #108]
  4083d8:	cmp	w0, w1
  4083dc:	b.hi	408400 <ferror@plt+0x66c0>  // b.pmore
  4083e0:	mov	w0, w22
  4083e4:	ldp	x19, x20, [sp, #16]
  4083e8:	ldp	x21, x22, [sp, #32]
  4083ec:	ldp	x23, x24, [sp, #48]
  4083f0:	ldp	x25, x26, [sp, #64]
  4083f4:	ldp	x27, x28, [sp, #80]
  4083f8:	ldp	x29, x30, [sp], #192
  4083fc:	ret
  408400:	ldr	w0, [x25, #4]
  408404:	ldr	w1, [sp, #132]
  408408:	cmp	w0, w1
  40840c:	b.eq	408420 <ferror@plt+0x66e0>  // b.none
  408410:	mov	w1, #0xfff5                	// #65525
  408414:	movk	w1, #0x6fff, lsl #16
  408418:	cmp	w0, w1
  40841c:	b.ne	408494 <ferror@plt+0x6754>  // b.any
  408420:	ldp	x19, x20, [x25, #24]
  408424:	mov	w2, #0x5                   	// #5
  408428:	adrp	x1, 440000 <warn@@Base+0x6a24>
  40842c:	mov	x0, #0x0                   	// #0
  408430:	add	x1, x1, #0x97e
  408434:	bl	401c70 <dcgettext@plt>
  408438:	mov	x1, x26
  40843c:	mov	x5, x0
  408440:	mov	x3, #0x1                   	// #1
  408444:	mov	x0, #0x0                   	// #0
  408448:	mov	x4, x20
  40844c:	mov	x2, x19
  408450:	bl	4032f0 <ferror@plt+0x15b0>
  408454:	mov	x23, x0
  408458:	cbz	x0, 408a04 <ferror@plt+0x6cc4>
  40845c:	ldrb	w0, [x0]
  408460:	cmp	w0, #0x41
  408464:	b.eq	4084a8 <ferror@plt+0x6768>  // b.none
  408468:	mov	w2, #0x5                   	// #5
  40846c:	adrp	x1, 440000 <warn@@Base+0x6a24>
  408470:	mov	x0, #0x0                   	// #0
  408474:	add	x1, x1, #0x989
  408478:	bl	401c70 <dcgettext@plt>
  40847c:	ldrb	w2, [x23]
  408480:	mov	w1, w2
  408484:	bl	401cc0 <printf@plt>
  408488:	mov	w22, #0x0                   	// #0
  40848c:	mov	x0, x23
  408490:	bl	401bd0 <free@plt>
  408494:	ldr	w0, [sp, #108]
  408498:	add	x25, x25, #0x50
  40849c:	add	w0, w0, #0x1
  4084a0:	str	w0, [sp, #108]
  4084a4:	b	4083d0 <ferror@plt+0x6690>
  4084a8:	ldr	x24, [x25, #32]
  4084ac:	add	x19, x23, #0x1
  4084b0:	sub	x24, x24, #0x1
  4084b4:	cbz	x24, 40848c <ferror@plt+0x674c>
  4084b8:	cmp	x24, #0x4
  4084bc:	b.hi	4084dc <ferror@plt+0x679c>  // b.pmore
  4084c0:	adrp	x1, 440000 <warn@@Base+0x6a24>
  4084c4:	add	x1, x1, #0x9be
  4084c8:	mov	w2, #0x5                   	// #5
  4084cc:	mov	x0, #0x0                   	// #0
  4084d0:	bl	401c70 <dcgettext@plt>
  4084d4:	bl	4390e8 <error@@Base>
  4084d8:	b	408488 <ferror@plt+0x6748>
  4084dc:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  4084e0:	mov	w1, #0x4                   	// #4
  4084e4:	ldr	x2, [x0, #648]
  4084e8:	mov	x0, x19
  4084ec:	add	x19, x19, #0x4
  4084f0:	blr	x2
  4084f4:	mov	x21, x0
  4084f8:	cmp	x24, x0
  4084fc:	b.cs	408560 <ferror@plt+0x6820>  // b.hs, b.nlast
  408500:	mov	w2, #0x5                   	// #5
  408504:	adrp	x1, 440000 <warn@@Base+0x6a24>
  408508:	mov	x0, #0x0                   	// #0
  40850c:	add	x1, x1, #0x9dc
  408510:	bl	401c70 <dcgettext@plt>
  408514:	mov	w22, #0x0                   	// #0
  408518:	mov	w1, w21
  40851c:	mov	x21, x24
  408520:	mov	w2, w24
  408524:	bl	4390e8 <error@@Base>
  408528:	sub	x24, x24, x21
  40852c:	sub	x21, x21, #0x4
  408530:	mov	x1, x21
  408534:	mov	x0, x19
  408538:	bl	401940 <strnlen@plt>
  40853c:	adds	w0, w0, #0x1
  408540:	mov	w2, #0x5                   	// #5
  408544:	b.eq	408554 <ferror@plt+0x6814>  // b.none
  408548:	mov	w20, w0
  40854c:	cmp	x21, w0, uxtw
  408550:	b.hi	408588 <ferror@plt+0x6848>  // b.pmore
  408554:	adrp	x1, 440000 <warn@@Base+0x6a24>
  408558:	add	x1, x1, #0xa21
  40855c:	b	4084cc <ferror@plt+0x678c>
  408560:	cmp	x0, #0x4
  408564:	b.hi	408528 <ferror@plt+0x67e8>  // b.pmore
  408568:	mov	w2, #0x5                   	// #5
  40856c:	adrp	x1, 440000 <warn@@Base+0x6a24>
  408570:	mov	x0, #0x0                   	// #0
  408574:	add	x1, x1, #0x9fc
  408578:	bl	401c70 <dcgettext@plt>
  40857c:	mov	w1, w21
  408580:	bl	4390e8 <error@@Base>
  408584:	b	408488 <ferror@plt+0x6748>
  408588:	adrp	x1, 440000 <warn@@Base+0x6a24>
  40858c:	add	x1, x1, #0xa41
  408590:	mov	x0, #0x0                   	// #0
  408594:	bl	401c70 <dcgettext@plt>
  408598:	bl	401cc0 <printf@plt>
  40859c:	mov	x1, x19
  4085a0:	mov	w0, #0x7fffffff            	// #2147483647
  4085a4:	bl	407378 <ferror@plt+0x5638>
  4085a8:	mov	w0, #0xa                   	// #10
  4085ac:	bl	401cf0 <putchar@plt>
  4085b0:	ldr	x0, [sp, #112]
  4085b4:	cbz	x0, 408620 <ferror@plt+0x68e0>
  4085b8:	mov	x1, x0
  4085bc:	mov	x0, x19
  4085c0:	bl	401bb0 <strcmp@plt>
  4085c4:	cmp	w0, #0x0
  4085c8:	cset	w27, eq  // eq = none
  4085cc:	mov	x0, x19
  4085d0:	adrp	x1, 440000 <warn@@Base+0x6a24>
  4085d4:	add	x19, x19, x20
  4085d8:	add	x1, x1, #0xa55
  4085dc:	sub	x21, x21, x20
  4085e0:	bl	401bb0 <strcmp@plt>
  4085e4:	str	w0, [sp, #128]
  4085e8:	adrp	x0, 440000 <warn@@Base+0x6a24>
  4085ec:	add	x0, x0, #0xa79
  4085f0:	str	x0, [sp, #152]
  4085f4:	cbz	x21, 4084b4 <ferror@plt+0x6774>
  4085f8:	ldr	x0, [x25, #32]
  4085fc:	add	x0, x23, x0
  408600:	cmp	x19, x0
  408604:	b.cs	4084b4 <ferror@plt+0x6774>  // b.hs, b.nlast
  408608:	cmp	x21, #0x5
  40860c:	b.hi	408628 <ferror@plt+0x68e8>  // b.pmore
  408610:	adrp	x1, 440000 <warn@@Base+0x6a24>
  408614:	mov	w2, #0x5                   	// #5
  408618:	add	x1, x1, #0xa59
  40861c:	b	4084cc <ferror@plt+0x678c>
  408620:	mov	w27, #0x0                   	// #0
  408624:	b	4085cc <ferror@plt+0x688c>
  408628:	mov	x0, x19
  40862c:	adrp	x1, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  408630:	add	x1, x1, #0x288
  408634:	ldrb	w28, [x0], #1
  408638:	ldr	x2, [x1]
  40863c:	mov	w1, #0x4                   	// #4
  408640:	blr	x2
  408644:	mov	x20, x0
  408648:	cmp	x21, x0
  40864c:	b.cs	4086b0 <ferror@plt+0x6970>  // b.hs, b.nlast
  408650:	ldr	x1, [sp, #152]
  408654:	mov	w2, #0x5                   	// #5
  408658:	mov	x0, #0x0                   	// #0
  40865c:	mov	w22, #0x0                   	// #0
  408660:	bl	401c70 <dcgettext@plt>
  408664:	mov	w1, w20
  408668:	mov	x20, x21
  40866c:	mov	w2, w21
  408670:	bl	4390e8 <error@@Base>
  408674:	ldr	x0, [x25, #32]
  408678:	sub	x21, x21, x20
  40867c:	add	x20, x19, x20
  408680:	add	x0, x23, x0
  408684:	cmp	x20, x0
  408688:	b.ls	4086d4 <ferror@plt+0x6994>  // b.plast
  40868c:	adrp	x3, 459000 <warn@@Base+0x1fa24>
  408690:	add	x3, x3, #0xa38
  408694:	adrp	x1, 440000 <warn@@Base+0x6a24>
  408698:	adrp	x0, 440000 <warn@@Base+0x6a24>
  40869c:	add	x3, x3, #0x54a
  4086a0:	add	x1, x1, #0x42b
  4086a4:	add	x0, x0, #0xaba
  4086a8:	mov	w2, #0x3edd                	// #16093
  4086ac:	bl	401cd0 <__assert_fail@plt>
  4086b0:	cmp	x0, #0x5
  4086b4:	b.hi	408674 <ferror@plt+0x6934>  // b.pmore
  4086b8:	mov	w2, #0x5                   	// #5
  4086bc:	adrp	x1, 440000 <warn@@Base+0x6a24>
  4086c0:	mov	x0, #0x0                   	// #0
  4086c4:	add	x1, x1, #0xa9a
  4086c8:	bl	401c70 <dcgettext@plt>
  4086cc:	mov	w1, w20
  4086d0:	b	408580 <ferror@plt+0x6840>
  4086d4:	add	x19, x19, #0x5
  4086d8:	cmp	w28, #0x2
  4086dc:	mov	w2, #0x5                   	// #5
  4086e0:	b.eq	408748 <ferror@plt+0x6a08>  // b.none
  4086e4:	cmp	w28, #0x3
  4086e8:	b.eq	4087b0 <ferror@plt+0x6a70>  // b.none
  4086ec:	cmp	w28, #0x1
  4086f0:	b.ne	4087c8 <ferror@plt+0x6a88>  // b.any
  4086f4:	adrp	x1, 440000 <warn@@Base+0x6a24>
  4086f8:	add	x1, x1, #0xada
  4086fc:	mov	x0, #0x0                   	// #0
  408700:	bl	401c70 <dcgettext@plt>
  408704:	bl	401cc0 <printf@plt>
  408708:	ldr	x0, [sp, #120]
  40870c:	cmp	x0, #0x0
  408710:	csel	w0, w27, wzr, ne  // ne = any
  408714:	cbz	w0, 408800 <ferror@plt+0x6ac0>
  408718:	cmp	x19, x20
  40871c:	b.cc	4087e8 <ferror@plt+0x6aa8>  // b.lo, b.ul, b.last
  408720:	b.eq	4089f0 <ferror@plt+0x6cb0>  // b.none
  408724:	adrp	x3, 459000 <warn@@Base+0x1fa24>
  408728:	add	x3, x3, #0xa38
  40872c:	add	x3, x3, #0x54a
  408730:	mov	w2, #0x3eff                	// #16127
  408734:	adrp	x1, 440000 <warn@@Base+0x6a24>
  408738:	adrp	x0, 440000 <warn@@Base+0x6a24>
  40873c:	add	x1, x1, #0x42b
  408740:	add	x0, x0, #0xb23
  408744:	b	4086ac <ferror@plt+0x696c>
  408748:	adrp	x1, 440000 <warn@@Base+0x6a24>
  40874c:	add	x1, x1, #0xaeb
  408750:	mov	x0, #0x0                   	// #0
  408754:	bl	401c70 <dcgettext@plt>
  408758:	bl	401cc0 <printf@plt>
  40875c:	mov	x0, x19
  408760:	add	x4, sp, #0xbc
  408764:	add	x3, sp, #0xb8
  408768:	mov	x1, x20
  40876c:	mov	w2, #0x0                   	// #0
  408770:	bl	4275f0 <ferror@plt+0x258b0>
  408774:	mov	x28, x0
  408778:	tst	x0, #0xffffffff00000000
  40877c:	ldr	w0, [sp, #184]
  408780:	add	x19, x19, x0
  408784:	b.eq	408794 <ferror@plt+0x6a54>  // b.none
  408788:	ldr	w0, [sp, #188]
  40878c:	orr	w0, w0, #0x2
  408790:	str	w0, [sp, #188]
  408794:	ldr	w0, [sp, #188]
  408798:	bl	407fcc <ferror@plt+0x628c>
  40879c:	cbz	w28, 4087bc <ferror@plt+0x6a7c>
  4087a0:	ldr	x0, [sp, #160]
  4087a4:	mov	w1, w28
  4087a8:	bl	401cc0 <printf@plt>
  4087ac:	b	40875c <ferror@plt+0x6a1c>
  4087b0:	adrp	x1, 440000 <warn@@Base+0x6a24>
  4087b4:	add	x1, x1, #0xaff
  4087b8:	b	408750 <ferror@plt+0x6a10>
  4087bc:	mov	w0, #0xa                   	// #10
  4087c0:	bl	401cf0 <putchar@plt>
  4087c4:	b	408708 <ferror@plt+0x69c8>
  4087c8:	adrp	x1, 440000 <warn@@Base+0x6a24>
  4087cc:	mov	x0, #0x0                   	// #0
  4087d0:	add	x1, x1, #0xb12
  4087d4:	bl	401c70 <dcgettext@plt>
  4087d8:	mov	w1, w28
  4087dc:	mov	w27, #0x0                   	// #0
  4087e0:	bl	401cc0 <printf@plt>
  4087e4:	b	408708 <ferror@plt+0x69c8>
  4087e8:	ldr	x2, [sp, #120]
  4087ec:	mov	x0, x19
  4087f0:	mov	x1, x20
  4087f4:	blr	x2
  4087f8:	mov	x19, x0
  4087fc:	b	408718 <ferror@plt+0x69d8>
  408800:	ldr	w0, [sp, #128]
  408804:	cbnz	w0, 4089bc <ferror@plt+0x6c7c>
  408808:	adrp	x28, 440000 <warn@@Base+0x6a24>
  40880c:	add	x28, x28, #0xb2c
  408810:	sub	x0, x20, #0x1
  408814:	str	x0, [sp, #144]
  408818:	cmp	x19, x20
  40881c:	b.cc	408838 <ferror@plt+0x6af8>  // b.lo, b.ul, b.last
  408820:	b.eq	4089e8 <ferror@plt+0x6ca8>  // b.none
  408824:	adrp	x3, 459000 <warn@@Base+0x1fa24>
  408828:	add	x3, x3, #0xa38
  40882c:	add	x3, x3, #0x54a
  408830:	mov	w2, #0x3f07                	// #16135
  408834:	b	408734 <ferror@plt+0x69f4>
  408838:	add	x3, sp, #0xb8
  40883c:	mov	x0, x19
  408840:	add	x4, sp, #0xbc
  408844:	mov	x1, x20
  408848:	mov	w2, #0x0                   	// #0
  40884c:	bl	4275f0 <ferror@plt+0x258b0>
  408850:	mov	x3, x0
  408854:	tst	x0, #0xffffffff00000000
  408858:	ldr	w0, [sp, #184]
  40885c:	add	x19, x19, x0
  408860:	b.eq	408870 <ferror@plt+0x6b30>  // b.none
  408864:	ldr	w0, [sp, #188]
  408868:	orr	w0, w0, #0x2
  40886c:	str	w0, [sp, #188]
  408870:	ldr	w0, [sp, #188]
  408874:	str	x3, [sp, #168]
  408878:	bl	407fcc <ferror@plt+0x628c>
  40887c:	ldr	x3, [sp, #168]
  408880:	cmp	w3, #0x20
  408884:	b.ne	40898c <ferror@plt+0x6c4c>  // b.any
  408888:	add	x3, sp, #0xb8
  40888c:	mov	x0, x19
  408890:	add	x4, sp, #0xbc
  408894:	mov	x1, x20
  408898:	mov	w2, #0x0                   	// #0
  40889c:	bl	4275f0 <ferror@plt+0x258b0>
  4088a0:	mov	x3, x0
  4088a4:	tst	x0, #0xffffffff00000000
  4088a8:	ldr	w0, [sp, #184]
  4088ac:	add	x19, x19, x0
  4088b0:	b.eq	4088c0 <ferror@plt+0x6b80>  // b.none
  4088b4:	ldr	w0, [sp, #188]
  4088b8:	orr	w0, w0, #0x2
  4088bc:	str	w0, [sp, #188]
  4088c0:	ldr	w0, [sp, #188]
  4088c4:	str	x3, [sp, #168]
  4088c8:	bl	407fcc <ferror@plt+0x628c>
  4088cc:	mov	x1, x28
  4088d0:	mov	w2, #0x5                   	// #5
  4088d4:	mov	x0, #0x0                   	// #0
  4088d8:	bl	401c70 <dcgettext@plt>
  4088dc:	ldr	x3, [sp, #168]
  4088e0:	mov	w1, w3
  4088e4:	bl	401cc0 <printf@plt>
  4088e8:	cmp	x20, x19
  4088ec:	b.ne	408924 <ferror@plt+0x6be4>  // b.any
  4088f0:	adrp	x1, 440000 <warn@@Base+0x6a24>
  4088f4:	add	x1, x1, #0xb41
  4088f8:	mov	w2, #0x5                   	// #5
  4088fc:	mov	x0, #0x0                   	// #0
  408900:	bl	401c70 <dcgettext@plt>
  408904:	bl	401cc0 <printf@plt>
  408908:	adrp	x1, 440000 <warn@@Base+0x6a24>
  40890c:	add	x1, x1, #0xb4c
  408910:	mov	w2, #0x5                   	// #5
  408914:	mov	x0, #0x0                   	// #0
  408918:	bl	401c70 <dcgettext@plt>
  40891c:	bl	4395dc <warn@@Base>
  408920:	b	408818 <ferror@plt+0x6ad8>
  408924:	ldr	x0, [sp, #144]
  408928:	cmp	x19, x0
  40892c:	b.cs	40896c <ferror@plt+0x6c2c>  // b.hs, b.nlast
  408930:	sub	x2, x20, x19
  408934:	mov	x1, x19
  408938:	sub	x2, x2, #0x1
  40893c:	str	x2, [sp, #168]
  408940:	mov	w0, w2
  408944:	bl	407378 <ferror@plt+0x5638>
  408948:	ldr	x2, [sp, #168]
  40894c:	mov	x0, x19
  408950:	mov	x1, x2
  408954:	bl	401940 <strnlen@plt>
  408958:	add	x0, x0, #0x1
  40895c:	add	x19, x19, x0
  408960:	mov	w0, #0xa                   	// #10
  408964:	bl	401cf0 <putchar@plt>
  408968:	b	408818 <ferror@plt+0x6ad8>
  40896c:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  408970:	add	x1, x1, #0xbce
  408974:	mov	w2, #0x5                   	// #5
  408978:	mov	x0, #0x0                   	// #0
  40897c:	mov	x19, x20
  408980:	bl	401c70 <dcgettext@plt>
  408984:	bl	401cc0 <printf@plt>
  408988:	b	408960 <ferror@plt+0x6c20>
  40898c:	mov	x2, x20
  408990:	tbnz	w3, #1, 4089ac <ferror@plt+0x6c6c>
  408994:	mov	w1, w3
  408998:	mov	x0, x19
  40899c:	ldr	x3, [sp, #136]
  4089a0:	blr	x3
  4089a4:	mov	x19, x0
  4089a8:	b	408818 <ferror@plt+0x6ad8>
  4089ac:	mov	x1, x19
  4089b0:	mov	w0, w3
  4089b4:	bl	408010 <ferror@plt+0x62d0>
  4089b8:	b	4089a4 <ferror@plt+0x6c64>
  4089bc:	cmp	x19, x20
  4089c0:	b.cs	4089f8 <ferror@plt+0x6cb8>  // b.hs, b.nlast
  4089c4:	adrp	x1, 440000 <warn@@Base+0x6a24>
  4089c8:	add	x1, x1, #0xb66
  4089cc:	mov	w2, #0x5                   	// #5
  4089d0:	mov	x0, #0x0                   	// #0
  4089d4:	bl	401c70 <dcgettext@plt>
  4089d8:	bl	401cc0 <printf@plt>
  4089dc:	mov	x1, x20
  4089e0:	mov	x0, x19
  4089e4:	bl	40654c <ferror@plt+0x480c>
  4089e8:	mov	x19, x20
  4089ec:	b	4085f4 <ferror@plt+0x68b4>
  4089f0:	mov	w27, #0x1                   	// #1
  4089f4:	b	4089e8 <ferror@plt+0x6ca8>
  4089f8:	mov	x20, x19
  4089fc:	mov	x21, #0x0                   	// #0
  408a00:	b	4089e8 <ferror@plt+0x6ca8>
  408a04:	mov	w22, #0x0                   	// #0
  408a08:	b	408494 <ferror@plt+0x6754>
  408a0c:	stp	x29, x30, [sp, #-64]!
  408a10:	mov	w2, #0x0                   	// #0
  408a14:	mov	x29, sp
  408a18:	add	x4, sp, #0x3c
  408a1c:	add	x3, sp, #0x38
  408a20:	stp	x19, x20, [sp, #16]
  408a24:	mov	x20, x0
  408a28:	mov	x19, x1
  408a2c:	str	x21, [sp, #32]
  408a30:	bl	4275f0 <ferror@plt+0x258b0>
  408a34:	mov	x21, x0
  408a38:	tst	x0, #0xffffffff00000000
  408a3c:	ldr	w0, [sp, #56]
  408a40:	add	x20, x20, x0
  408a44:	b.eq	408a54 <ferror@plt+0x6d14>  // b.none
  408a48:	ldr	w0, [sp, #60]
  408a4c:	orr	w0, w0, #0x2
  408a50:	str	w0, [sp, #60]
  408a54:	ldr	w0, [sp, #60]
  408a58:	bl	407fcc <ferror@plt+0x628c>
  408a5c:	cmp	w21, #0x20
  408a60:	b.hi	408a90 <ferror@plt+0x6d50>  // b.pmore
  408a64:	cmp	w21, #0x3
  408a68:	b.ls	408a98 <ferror@plt+0x6d58>  // b.plast
  408a6c:	sub	w1, w21, #0x4
  408a70:	cmp	w1, #0x1c
  408a74:	b.hi	408a98 <ferror@plt+0x6d58>  // b.pmore
  408a78:	adrp	x0, 459000 <warn@@Base+0x1fa24>
  408a7c:	add	x0, x0, #0x64
  408a80:	ldrh	w0, [x0, w1, uxtw #1]
  408a84:	adr	x1, 408a90 <ferror@plt+0x6d50>
  408a88:	add	x0, x1, w0, sxth #2
  408a8c:	br	x0
  408a90:	cmp	w21, #0x43
  408a94:	b.eq	409004 <ferror@plt+0x72c4>  // b.none
  408a98:	mov	x2, x19
  408a9c:	mov	x1, x20
  408aa0:	mov	w0, w21
  408aa4:	bl	408010 <ferror@plt+0x62d0>
  408aa8:	mov	x19, x0
  408aac:	b	408b38 <ferror@plt+0x6df8>
  408ab0:	adrp	x0, 440000 <warn@@Base+0x6a24>
  408ab4:	add	x0, x0, #0xb7c
  408ab8:	bl	401cc0 <printf@plt>
  408abc:	mov	x1, x19
  408ac0:	mov	x0, x20
  408ac4:	add	x4, sp, #0x3c
  408ac8:	add	x3, sp, #0x38
  408acc:	mov	w2, #0x0                   	// #0
  408ad0:	bl	4275f0 <ferror@plt+0x258b0>
  408ad4:	ldr	w19, [sp, #56]
  408ad8:	mov	x21, x0
  408adc:	tst	x0, #0xffffffff00000000
  408ae0:	add	x19, x20, x19
  408ae4:	mov	w20, w0
  408ae8:	b.eq	408af8 <ferror@plt+0x6db8>  // b.none
  408aec:	ldr	w0, [sp, #60]
  408af0:	orr	w0, w0, #0x2
  408af4:	str	w0, [sp, #60]
  408af8:	ldr	w0, [sp, #60]
  408afc:	bl	407fcc <ferror@plt+0x628c>
  408b00:	cmp	w21, #0x8
  408b04:	b.hi	408c80 <ferror@plt+0x6f40>  // b.pmore
  408b08:	adrp	x0, 459000 <warn@@Base+0x1fa24>
  408b0c:	add	x0, x0, #0xa0
  408b10:	ldrb	w0, [x0, w20, uxtw]
  408b14:	adr	x1, 408b20 <ferror@plt+0x6de0>
  408b18:	add	x0, x1, w0, sxtb #2
  408b1c:	br	x0
  408b20:	adrp	x1, 443000 <warn@@Base+0x9a24>
  408b24:	add	x1, x1, #0x319
  408b28:	mov	w2, #0x5                   	// #5
  408b2c:	mov	x0, #0x0                   	// #0
  408b30:	bl	401c70 <dcgettext@plt>
  408b34:	bl	401cc0 <printf@plt>
  408b38:	mov	x0, x19
  408b3c:	ldp	x19, x20, [sp, #16]
  408b40:	ldr	x21, [sp, #32]
  408b44:	ldp	x29, x30, [sp], #64
  408b48:	ret
  408b4c:	adrp	x0, 440000 <warn@@Base+0x6a24>
  408b50:	add	x0, x0, #0xb88
  408b54:	bl	401b70 <puts@plt>
  408b58:	b	408b38 <ferror@plt+0x6df8>
  408b5c:	adrp	x0, 440000 <warn@@Base+0x6a24>
  408b60:	add	x0, x0, #0xb8d
  408b64:	b	408b54 <ferror@plt+0x6e14>
  408b68:	adrp	x0, 440000 <warn@@Base+0x6a24>
  408b6c:	add	x0, x0, #0xb92
  408b70:	b	408b54 <ferror@plt+0x6e14>
  408b74:	adrp	x0, 440000 <warn@@Base+0x6a24>
  408b78:	add	x0, x0, #0xb98
  408b7c:	b	408b54 <ferror@plt+0x6e14>
  408b80:	adrp	x0, 440000 <warn@@Base+0x6a24>
  408b84:	add	x0, x0, #0xb9d
  408b88:	b	408b54 <ferror@plt+0x6e14>
  408b8c:	adrp	x0, 440000 <warn@@Base+0x6a24>
  408b90:	add	x0, x0, #0xba3
  408b94:	b	408b54 <ferror@plt+0x6e14>
  408b98:	adrp	x0, 440000 <warn@@Base+0x6a24>
  408b9c:	add	x0, x0, #0xba9
  408ba0:	bl	401cc0 <printf@plt>
  408ba4:	mov	x1, x19
  408ba8:	add	x4, sp, #0x3c
  408bac:	add	x3, sp, #0x38
  408bb0:	mov	x0, x20
  408bb4:	mov	w2, #0x0                   	// #0
  408bb8:	bl	4275f0 <ferror@plt+0x258b0>
  408bbc:	ldr	w19, [sp, #56]
  408bc0:	mov	x21, x0
  408bc4:	tst	x0, #0xffffffff00000000
  408bc8:	add	x19, x20, x19
  408bcc:	b.eq	408bdc <ferror@plt+0x6e9c>  // b.none
  408bd0:	ldr	w0, [sp, #60]
  408bd4:	orr	w0, w0, #0x2
  408bd8:	str	w0, [sp, #60]
  408bdc:	ldr	w0, [sp, #60]
  408be0:	bl	407fcc <ferror@plt+0x628c>
  408be4:	cmp	w21, #0x1
  408be8:	b.eq	408c08 <ferror@plt+0x6ec8>  // b.none
  408bec:	cmp	w21, #0x2
  408bf0:	b.eq	408c18 <ferror@plt+0x6ed8>  // b.none
  408bf4:	cbnz	w21, 408c80 <ferror@plt+0x6f40>
  408bf8:	adrp	x1, 440000 <warn@@Base+0x6a24>
  408bfc:	mov	w2, #0x5                   	// #5
  408c00:	add	x1, x1, #0xbbd
  408c04:	b	408b2c <ferror@plt+0x6dec>
  408c08:	adrp	x1, 440000 <warn@@Base+0x6a24>
  408c0c:	mov	w2, #0x5                   	// #5
  408c10:	add	x1, x1, #0xbc7
  408c14:	b	408b2c <ferror@plt+0x6dec>
  408c18:	adrp	x1, 440000 <warn@@Base+0x6a24>
  408c1c:	mov	w2, #0x5                   	// #5
  408c20:	add	x1, x1, #0xbd0
  408c24:	b	408b2c <ferror@plt+0x6dec>
  408c28:	adrp	x0, 440000 <warn@@Base+0x6a24>
  408c2c:	add	x0, x0, #0xbd9
  408c30:	bl	401cc0 <printf@plt>
  408c34:	mov	x1, x19
  408c38:	add	x4, sp, #0x3c
  408c3c:	add	x3, sp, #0x38
  408c40:	mov	x0, x20
  408c44:	mov	w2, #0x0                   	// #0
  408c48:	bl	4275f0 <ferror@plt+0x258b0>
  408c4c:	ldr	w19, [sp, #56]
  408c50:	mov	x21, x0
  408c54:	tst	x0, #0xffffffff00000000
  408c58:	add	x19, x20, x19
  408c5c:	b.eq	408c6c <ferror@plt+0x6f2c>  // b.none
  408c60:	ldr	w0, [sp, #60]
  408c64:	orr	w0, w0, #0x2
  408c68:	str	w0, [sp, #60]
  408c6c:	ldr	w0, [sp, #60]
  408c70:	bl	407fcc <ferror@plt+0x628c>
  408c74:	cbz	w21, 408ec4 <ferror@plt+0x7184>
  408c78:	cmp	w21, #0x1
  408c7c:	b.eq	408f30 <ferror@plt+0x71f0>  // b.none
  408c80:	mov	w1, w21
  408c84:	adrp	x0, 440000 <warn@@Base+0x6a24>
  408c88:	add	x0, x0, #0x421
  408c8c:	bl	401cc0 <printf@plt>
  408c90:	b	408b38 <ferror@plt+0x6df8>
  408c94:	mov	x1, x19
  408c98:	add	x4, sp, #0x3c
  408c9c:	add	x3, sp, #0x38
  408ca0:	mov	x0, x20
  408ca4:	mov	w2, #0x0                   	// #0
  408ca8:	bl	4275f0 <ferror@plt+0x258b0>
  408cac:	ldr	w19, [sp, #56]
  408cb0:	mov	x21, x0
  408cb4:	tst	x0, #0xffffffff00000000
  408cb8:	add	x19, x20, x19
  408cbc:	b.eq	408ccc <ferror@plt+0x6f8c>  // b.none
  408cc0:	ldr	w0, [sp, #60]
  408cc4:	orr	w0, w0, #0x2
  408cc8:	str	w0, [sp, #60]
  408ccc:	ldr	w0, [sp, #60]
  408cd0:	bl	407fcc <ferror@plt+0x628c>
  408cd4:	adrp	x0, 440000 <warn@@Base+0x6a24>
  408cd8:	add	x0, x0, #0xc09
  408cdc:	bl	401cc0 <printf@plt>
  408ce0:	b	408c74 <ferror@plt+0x6f34>
  408ce4:	mov	x1, x19
  408ce8:	add	x4, sp, #0x3c
  408cec:	add	x3, sp, #0x38
  408cf0:	mov	x0, x20
  408cf4:	mov	w2, #0x0                   	// #0
  408cf8:	bl	4275f0 <ferror@plt+0x258b0>
  408cfc:	ldr	w19, [sp, #56]
  408d00:	mov	x21, x0
  408d04:	tst	x0, #0xffffffff00000000
  408d08:	add	x19, x20, x19
  408d0c:	b.eq	408d1c <ferror@plt+0x6fdc>  // b.none
  408d10:	ldr	w0, [sp, #60]
  408d14:	orr	w0, w0, #0x2
  408d18:	str	w0, [sp, #60]
  408d1c:	ldr	w0, [sp, #60]
  408d20:	bl	407fcc <ferror@plt+0x628c>
  408d24:	adrp	x0, 440000 <warn@@Base+0x6a24>
  408d28:	add	x0, x0, #0xc2b
  408d2c:	bl	401cc0 <printf@plt>
  408d30:	cbz	w21, 408d4c <ferror@plt+0x700c>
  408d34:	cmp	w21, #0x1
  408d38:	b.ne	408c80 <ferror@plt+0x6f40>  // b.any
  408d3c:	adrp	x1, 440000 <warn@@Base+0x6a24>
  408d40:	mov	w2, #0x5                   	// #5
  408d44:	add	x1, x1, #0xc56
  408d48:	b	408b2c <ferror@plt+0x6dec>
  408d4c:	adrp	x1, 440000 <warn@@Base+0x6a24>
  408d50:	mov	w2, #0x5                   	// #5
  408d54:	add	x1, x1, #0xc3c
  408d58:	b	408b2c <ferror@plt+0x6dec>
  408d5c:	mov	x1, x19
  408d60:	add	x4, sp, #0x3c
  408d64:	add	x3, sp, #0x38
  408d68:	mov	x0, x20
  408d6c:	mov	w2, #0x0                   	// #0
  408d70:	bl	4275f0 <ferror@plt+0x258b0>
  408d74:	ldr	w19, [sp, #56]
  408d78:	mov	x21, x0
  408d7c:	tst	x0, #0xffffffff00000000
  408d80:	add	x19, x20, x19
  408d84:	b.eq	408d94 <ferror@plt+0x7054>  // b.none
  408d88:	ldr	w0, [sp, #60]
  408d8c:	orr	w0, w0, #0x2
  408d90:	str	w0, [sp, #60]
  408d94:	ldr	w0, [sp, #60]
  408d98:	bl	407fcc <ferror@plt+0x628c>
  408d9c:	adrp	x0, 440000 <warn@@Base+0x6a24>
  408da0:	add	x0, x0, #0xc6c
  408da4:	bl	401cc0 <printf@plt>
  408da8:	cmp	w21, #0x1
  408dac:	b.eq	408dcc <ferror@plt+0x708c>  // b.none
  408db0:	cmp	w21, #0x2
  408db4:	b.eq	408ddc <ferror@plt+0x709c>  // b.none
  408db8:	cbnz	w21, 408c80 <ferror@plt+0x6f40>
  408dbc:	adrp	x1, 440000 <warn@@Base+0x6a24>
  408dc0:	mov	w2, #0x5                   	// #5
  408dc4:	add	x1, x1, #0xc7c
  408dc8:	b	408b2c <ferror@plt+0x6dec>
  408dcc:	adrp	x1, 440000 <warn@@Base+0x6a24>
  408dd0:	mov	w2, #0x5                   	// #5
  408dd4:	add	x1, x1, #0xca0
  408dd8:	b	408b2c <ferror@plt+0x6dec>
  408ddc:	adrp	x1, 440000 <warn@@Base+0x6a24>
  408de0:	mov	w2, #0x5                   	// #5
  408de4:	add	x1, x1, #0xcd3
  408de8:	b	408b2c <ferror@plt+0x6dec>
  408dec:	mov	x1, x19
  408df0:	add	x4, sp, #0x3c
  408df4:	add	x3, sp, #0x38
  408df8:	mov	x0, x20
  408dfc:	mov	w2, #0x0                   	// #0
  408e00:	bl	4275f0 <ferror@plt+0x258b0>
  408e04:	ldr	w19, [sp, #56]
  408e08:	mov	x21, x0
  408e0c:	tst	x0, #0xffffffff00000000
  408e10:	add	x19, x20, x19
  408e14:	b.eq	408e24 <ferror@plt+0x70e4>  // b.none
  408e18:	ldr	w0, [sp, #60]
  408e1c:	orr	w0, w0, #0x2
  408e20:	str	w0, [sp, #60]
  408e24:	ldr	w0, [sp, #60]
  408e28:	bl	407fcc <ferror@plt+0x628c>
  408e2c:	adrp	x0, 440000 <warn@@Base+0x6a24>
  408e30:	add	x0, x0, #0xd0a
  408e34:	bl	401cc0 <printf@plt>
  408e38:	cbz	w21, 408e54 <ferror@plt+0x7114>
  408e3c:	cmp	w21, #0x1
  408e40:	b.ne	408c80 <ferror@plt+0x6f40>  // b.any
  408e44:	adrp	x1, 440000 <warn@@Base+0x6a24>
  408e48:	mov	w2, #0x5                   	// #5
  408e4c:	add	x1, x1, #0xd3e
  408e50:	b	408b2c <ferror@plt+0x6dec>
  408e54:	adrp	x1, 440000 <warn@@Base+0x6a24>
  408e58:	mov	w2, #0x5                   	// #5
  408e5c:	add	x1, x1, #0xd1a
  408e60:	b	408b2c <ferror@plt+0x6dec>
  408e64:	mov	x1, x19
  408e68:	add	x4, sp, #0x3c
  408e6c:	add	x3, sp, #0x38
  408e70:	mov	x0, x20
  408e74:	mov	w2, #0x0                   	// #0
  408e78:	bl	4275f0 <ferror@plt+0x258b0>
  408e7c:	ldr	w19, [sp, #56]
  408e80:	mov	x21, x0
  408e84:	tst	x0, #0xffffffff00000000
  408e88:	add	x19, x20, x19
  408e8c:	b.eq	408e9c <ferror@plt+0x715c>  // b.none
  408e90:	ldr	w0, [sp, #60]
  408e94:	orr	w0, w0, #0x2
  408e98:	str	w0, [sp, #60]
  408e9c:	ldr	w0, [sp, #60]
  408ea0:	bl	407fcc <ferror@plt+0x628c>
  408ea4:	adrp	x0, 440000 <warn@@Base+0x6a24>
  408ea8:	add	x0, x0, #0xd64
  408eac:	bl	401cc0 <printf@plt>
  408eb0:	cmp	w21, #0x1
  408eb4:	b.eq	408f20 <ferror@plt+0x71e0>  // b.none
  408eb8:	cmp	w21, #0x2
  408ebc:	b.eq	408f30 <ferror@plt+0x71f0>  // b.none
  408ec0:	cbnz	w21, 408c80 <ferror@plt+0x6f40>
  408ec4:	adrp	x1, 440000 <warn@@Base+0x6a24>
  408ec8:	mov	w2, #0x5                   	// #5
  408ecc:	add	x1, x1, #0xbf8
  408ed0:	b	408b2c <ferror@plt+0x6dec>
  408ed4:	mov	x1, x19
  408ed8:	add	x4, sp, #0x3c
  408edc:	add	x3, sp, #0x38
  408ee0:	mov	x0, x20
  408ee4:	mov	w2, #0x0                   	// #0
  408ee8:	bl	4275f0 <ferror@plt+0x258b0>
  408eec:	ldr	w19, [sp, #56]
  408ef0:	mov	x21, x0
  408ef4:	tst	x0, #0xffffffff00000000
  408ef8:	add	x19, x20, x19
  408efc:	b.eq	408f0c <ferror@plt+0x71cc>  // b.none
  408f00:	ldr	w0, [sp, #60]
  408f04:	orr	w0, w0, #0x2
  408f08:	str	w0, [sp, #60]
  408f0c:	ldr	w0, [sp, #60]
  408f10:	bl	407fcc <ferror@plt+0x628c>
  408f14:	adrp	x0, 440000 <warn@@Base+0x6a24>
  408f18:	add	x0, x0, #0xd8f
  408f1c:	b	408eac <ferror@plt+0x716c>
  408f20:	adrp	x1, 440000 <warn@@Base+0x6a24>
  408f24:	mov	w2, #0x5                   	// #5
  408f28:	add	x1, x1, #0xd87
  408f2c:	b	408b2c <ferror@plt+0x6dec>
  408f30:	adrp	x1, 440000 <warn@@Base+0x6a24>
  408f34:	mov	w2, #0x5                   	// #5
  408f38:	add	x1, x1, #0xc00
  408f3c:	b	408b2c <ferror@plt+0x6dec>
  408f40:	mov	x1, x19
  408f44:	mov	x0, x20
  408f48:	add	x4, sp, #0x3c
  408f4c:	add	x3, sp, #0x38
  408f50:	mov	w2, #0x0                   	// #0
  408f54:	bl	4275f0 <ferror@plt+0x258b0>
  408f58:	ldr	w1, [sp, #56]
  408f5c:	mov	x21, x0
  408f60:	tst	x0, #0xffffffff00000000
  408f64:	add	x20, x20, x1
  408f68:	b.eq	408f78 <ferror@plt+0x7238>  // b.none
  408f6c:	ldr	w0, [sp, #60]
  408f70:	orr	w0, w0, #0x2
  408f74:	str	w0, [sp, #60]
  408f78:	ldr	w0, [sp, #60]
  408f7c:	bl	407fcc <ferror@plt+0x628c>
  408f80:	adrp	x0, 440000 <warn@@Base+0x6a24>
  408f84:	add	x0, x0, #0xdb7
  408f88:	bl	401cc0 <printf@plt>
  408f8c:	mov	w2, #0x5                   	// #5
  408f90:	adrp	x1, 440000 <warn@@Base+0x6a24>
  408f94:	mov	x0, #0x0                   	// #0
  408f98:	add	x1, x1, #0xb2c
  408f9c:	bl	401c70 <dcgettext@plt>
  408fa0:	mov	w1, w21
  408fa4:	bl	401cc0 <printf@plt>
  408fa8:	sub	x0, x19, #0x1
  408fac:	cmp	x20, x0
  408fb0:	b.cs	408fe8 <ferror@plt+0x72a8>  // b.hs, b.nlast
  408fb4:	sub	x19, x19, x20
  408fb8:	mov	x1, x20
  408fbc:	sub	x19, x19, #0x1
  408fc0:	mov	w0, w19
  408fc4:	bl	407378 <ferror@plt+0x5638>
  408fc8:	mov	x1, x19
  408fcc:	mov	x0, x20
  408fd0:	bl	401940 <strnlen@plt>
  408fd4:	add	x19, x0, #0x1
  408fd8:	add	x19, x20, x19
  408fdc:	mov	w0, #0xa                   	// #10
  408fe0:	bl	401cf0 <putchar@plt>
  408fe4:	b	408b38 <ferror@plt+0x6df8>
  408fe8:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  408fec:	add	x1, x1, #0xbce
  408ff0:	mov	w2, #0x5                   	// #5
  408ff4:	mov	x0, #0x0                   	// #0
  408ff8:	bl	401c70 <dcgettext@plt>
  408ffc:	bl	401cc0 <printf@plt>
  409000:	b	408fdc <ferror@plt+0x729c>
  409004:	adrp	x0, 440000 <warn@@Base+0x6a24>
  409008:	add	x0, x0, #0xdd1
  40900c:	bl	401cc0 <printf@plt>
  409010:	sub	x0, x19, #0x1
  409014:	cmp	x20, x0
  409018:	b.cs	409050 <ferror@plt+0x7310>  // b.hs, b.nlast
  40901c:	sub	x19, x19, x20
  409020:	mov	x1, x20
  409024:	sub	x19, x19, #0x1
  409028:	mov	w0, w19
  40902c:	bl	407378 <ferror@plt+0x5638>
  409030:	mov	x1, x19
  409034:	mov	x0, x20
  409038:	bl	401940 <strnlen@plt>
  40903c:	add	x19, x0, #0x1
  409040:	add	x19, x20, x19
  409044:	adrp	x0, 440000 <warn@@Base+0x6a24>
  409048:	add	x0, x0, #0xde8
  40904c:	b	408b54 <ferror@plt+0x6e14>
  409050:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  409054:	add	x1, x1, #0xbce
  409058:	mov	w2, #0x5                   	// #5
  40905c:	mov	x0, #0x0                   	// #0
  409060:	bl	401c70 <dcgettext@plt>
  409064:	bl	401cc0 <printf@plt>
  409068:	b	409044 <ferror@plt+0x7304>
  40906c:	stp	x29, x30, [sp, #-48]!
  409070:	cmp	w1, #0x4
  409074:	mov	x29, sp
  409078:	stp	x19, x20, [sp, #16]
  40907c:	mov	x19, x0
  409080:	mov	x20, x2
  409084:	b.ne	4091dc <ferror@plt+0x749c>  // b.any
  409088:	adrp	x0, 440000 <warn@@Base+0x6a24>
  40908c:	add	x0, x0, #0xdea
  409090:	bl	401cc0 <printf@plt>
  409094:	cmp	x19, x20
  409098:	b.ne	4090ac <ferror@plt+0x736c>  // b.any
  40909c:	adrp	x1, 440000 <warn@@Base+0x6a24>
  4090a0:	mov	w2, #0x5                   	// #5
  4090a4:	add	x1, x1, #0xb41
  4090a8:	b	4091ac <ferror@plt+0x746c>
  4090ac:	mov	x1, x20
  4090b0:	mov	x0, x19
  4090b4:	add	x4, sp, #0x2c
  4090b8:	add	x3, sp, #0x28
  4090bc:	mov	w2, #0x0                   	// #0
  4090c0:	bl	4275f0 <ferror@plt+0x258b0>
  4090c4:	mov	x20, x0
  4090c8:	tst	x0, #0xffffffff00000000
  4090cc:	ldr	w0, [sp, #40]
  4090d0:	add	x19, x19, x0
  4090d4:	b.eq	4090e4 <ferror@plt+0x73a4>  // b.none
  4090d8:	ldr	w0, [sp, #44]
  4090dc:	orr	w0, w0, #0x2
  4090e0:	str	w0, [sp, #44]
  4090e4:	ldr	w0, [sp, #44]
  4090e8:	bl	407fcc <ferror@plt+0x628c>
  4090ec:	cmp	w20, #0xf
  4090f0:	b.ls	409104 <ferror@plt+0x73c4>  // b.plast
  4090f4:	adrp	x0, 440000 <warn@@Base+0x6a24>
  4090f8:	mov	w1, w20
  4090fc:	add	x0, x0, #0xe03
  409100:	bl	401cc0 <printf@plt>
  409104:	and	w0, w20, #0x3
  409108:	mov	w2, #0x5                   	// #5
  40910c:	cmp	w0, #0x2
  409110:	b.eq	409170 <ferror@plt+0x7430>  // b.none
  409114:	cmp	w0, #0x3
  409118:	b.eq	40917c <ferror@plt+0x743c>  // b.none
  40911c:	cmp	w0, #0x1
  409120:	b.eq	409164 <ferror@plt+0x7424>  // b.none
  409124:	adrp	x1, 440000 <warn@@Base+0x6a24>
  409128:	add	x1, x1, #0xe0b
  40912c:	and	w20, w20, #0xc
  409130:	mov	x0, #0x0                   	// #0
  409134:	bl	401c70 <dcgettext@plt>
  409138:	bl	401cc0 <printf@plt>
  40913c:	cmp	w20, #0x8
  409140:	b.eq	4091cc <ferror@plt+0x748c>  // b.none
  409144:	b.hi	409188 <ferror@plt+0x7448>  // b.pmore
  409148:	cbz	w20, 4091a0 <ferror@plt+0x7460>
  40914c:	cmp	w20, #0x4
  409150:	b.eq	4091bc <ferror@plt+0x747c>  // b.none
  409154:	mov	x0, x19
  409158:	ldp	x19, x20, [sp, #16]
  40915c:	ldp	x29, x30, [sp], #48
  409160:	ret
  409164:	adrp	x1, 440000 <warn@@Base+0x6a24>
  409168:	add	x1, x1, #0xe3a
  40916c:	b	40912c <ferror@plt+0x73ec>
  409170:	adrp	x1, 440000 <warn@@Base+0x6a24>
  409174:	add	x1, x1, #0xe1c
  409178:	b	40912c <ferror@plt+0x73ec>
  40917c:	adrp	x1, 440000 <warn@@Base+0x6a24>
  409180:	add	x1, x1, #0xe29
  409184:	b	40912c <ferror@plt+0x73ec>
  409188:	cmp	w20, #0xc
  40918c:	b.ne	409154 <ferror@plt+0x7414>  // b.any
  409190:	adrp	x1, 440000 <warn@@Base+0x6a24>
  409194:	mov	w2, #0x5                   	// #5
  409198:	add	x1, x1, #0xe8d
  40919c:	b	4091ac <ferror@plt+0x746c>
  4091a0:	adrp	x1, 440000 <warn@@Base+0x6a24>
  4091a4:	add	x1, x1, #0xe47
  4091a8:	mov	w2, #0x5                   	// #5
  4091ac:	mov	x0, #0x0                   	// #0
  4091b0:	bl	401c70 <dcgettext@plt>
  4091b4:	bl	401cc0 <printf@plt>
  4091b8:	b	409154 <ferror@plt+0x7414>
  4091bc:	adrp	x1, 440000 <warn@@Base+0x6a24>
  4091c0:	mov	w2, #0x5                   	// #5
  4091c4:	add	x1, x1, #0xe60
  4091c8:	b	4091ac <ferror@plt+0x746c>
  4091cc:	adrp	x1, 440000 <warn@@Base+0x6a24>
  4091d0:	mov	w2, #0x5                   	// #5
  4091d4:	add	x1, x1, #0xe79
  4091d8:	b	4091ac <ferror@plt+0x746c>
  4091dc:	mov	w0, w1
  4091e0:	cmp	w1, #0x8
  4091e4:	b.ne	4092a8 <ferror@plt+0x7568>  // b.any
  4091e8:	adrp	x0, 440000 <warn@@Base+0x6a24>
  4091ec:	add	x0, x0, #0xea7
  4091f0:	bl	401cc0 <printf@plt>
  4091f4:	cmp	x19, x20
  4091f8:	b.eq	40909c <ferror@plt+0x735c>  // b.none
  4091fc:	mov	x1, x20
  409200:	mov	x0, x19
  409204:	add	x4, sp, #0x2c
  409208:	add	x3, sp, #0x28
  40920c:	mov	w2, #0x0                   	// #0
  409210:	bl	4275f0 <ferror@plt+0x258b0>
  409214:	mov	x20, x0
  409218:	tst	x0, #0xffffffff00000000
  40921c:	ldr	w0, [sp, #40]
  409220:	add	x19, x19, x0
  409224:	b.eq	409234 <ferror@plt+0x74f4>  // b.none
  409228:	ldr	w0, [sp, #44]
  40922c:	orr	w0, w0, #0x2
  409230:	str	w0, [sp, #44]
  409234:	ldr	w0, [sp, #44]
  409238:	bl	407fcc <ferror@plt+0x628c>
  40923c:	cmp	w20, #0x3
  409240:	b.ls	409254 <ferror@plt+0x7514>  // b.plast
  409244:	adrp	x0, 440000 <warn@@Base+0x6a24>
  409248:	mov	w1, w20
  40924c:	add	x0, x0, #0xe03
  409250:	bl	401cc0 <printf@plt>
  409254:	and	w20, w20, #0x3
  409258:	cmp	w20, #0x2
  40925c:	b.eq	40928c <ferror@plt+0x754c>  // b.none
  409260:	cmp	w20, #0x3
  409264:	b.eq	40929c <ferror@plt+0x755c>  // b.none
  409268:	cmp	w20, #0x1
  40926c:	mov	w2, #0x5                   	// #5
  409270:	b.eq	409280 <ferror@plt+0x7540>  // b.none
  409274:	adrp	x1, 440000 <warn@@Base+0x6a24>
  409278:	add	x1, x1, #0xec4
  40927c:	b	4091ac <ferror@plt+0x746c>
  409280:	adrp	x1, 440000 <warn@@Base+0x6a24>
  409284:	add	x1, x1, #0xed1
  409288:	b	4091ac <ferror@plt+0x746c>
  40928c:	adrp	x0, 440000 <warn@@Base+0x6a24>
  409290:	add	x0, x0, #0xeda
  409294:	bl	401b70 <puts@plt>
  409298:	b	409154 <ferror@plt+0x7414>
  40929c:	adrp	x0, 440000 <warn@@Base+0x6a24>
  4092a0:	add	x0, x0, #0xee2
  4092a4:	b	409294 <ferror@plt+0x7554>
  4092a8:	cmp	w1, #0xc
  4092ac:	b.ne	409368 <ferror@plt+0x7628>  // b.any
  4092b0:	adrp	x0, 440000 <warn@@Base+0x6a24>
  4092b4:	add	x0, x0, #0xee6
  4092b8:	bl	401cc0 <printf@plt>
  4092bc:	cmp	x19, x20
  4092c0:	b.eq	40909c <ferror@plt+0x735c>  // b.none
  4092c4:	mov	x1, x20
  4092c8:	mov	x0, x19
  4092cc:	add	x4, sp, #0x2c
  4092d0:	add	x3, sp, #0x28
  4092d4:	mov	w2, #0x0                   	// #0
  4092d8:	bl	4275f0 <ferror@plt+0x258b0>
  4092dc:	mov	x20, x0
  4092e0:	tst	x0, #0xffffffff00000000
  4092e4:	ldr	w0, [sp, #40]
  4092e8:	add	x19, x19, x0
  4092ec:	b.eq	4092fc <ferror@plt+0x75bc>  // b.none
  4092f0:	ldr	w0, [sp, #44]
  4092f4:	orr	w0, w0, #0x2
  4092f8:	str	w0, [sp, #44]
  4092fc:	ldr	w0, [sp, #44]
  409300:	bl	407fcc <ferror@plt+0x628c>
  409304:	cmp	w20, #0x2
  409308:	b.ls	40931c <ferror@plt+0x75dc>  // b.plast
  40930c:	adrp	x0, 440000 <warn@@Base+0x6a24>
  409310:	mov	w1, w20
  409314:	add	x0, x0, #0xe03
  409318:	bl	401cc0 <printf@plt>
  40931c:	and	w20, w20, #0x3
  409320:	cmp	w20, #0x2
  409324:	b.eq	40934c <ferror@plt+0x760c>  // b.none
  409328:	cmp	w20, #0x3
  40932c:	b.eq	40935c <ferror@plt+0x761c>  // b.none
  409330:	cmp	w20, #0x1
  409334:	b.eq	409340 <ferror@plt+0x7600>  // b.none
  409338:	mov	w2, #0x5                   	// #5
  40933c:	b	409274 <ferror@plt+0x7534>
  409340:	adrp	x0, 440000 <warn@@Base+0x6a24>
  409344:	add	x0, x0, #0xf0a
  409348:	b	409294 <ferror@plt+0x7554>
  40934c:	adrp	x1, 471000 <warn@@Base+0x37a24>
  409350:	mov	w2, #0x5                   	// #5
  409354:	add	x1, x1, #0xb88
  409358:	b	4091ac <ferror@plt+0x746c>
  40935c:	adrp	x0, 445000 <warn@@Base+0xba24>
  409360:	add	x0, x0, #0x861
  409364:	b	409294 <ferror@plt+0x7554>
  409368:	mov	x1, x19
  40936c:	and	w0, w0, #0x1
  409370:	bl	408010 <ferror@plt+0x62d0>
  409374:	mov	x19, x0
  409378:	b	409154 <ferror@plt+0x7414>
  40937c:	stp	x29, x30, [sp, #-64]!
  409380:	mov	w2, #0x0                   	// #0
  409384:	mov	x29, sp
  409388:	add	x4, sp, #0x3c
  40938c:	add	x3, sp, #0x38
  409390:	stp	x19, x20, [sp, #16]
  409394:	mov	x19, x0
  409398:	stp	x21, x22, [sp, #32]
  40939c:	mov	x21, x1
  4093a0:	bl	4275f0 <ferror@plt+0x258b0>
  4093a4:	ldr	w20, [sp, #56]
  4093a8:	mov	x22, x0
  4093ac:	tst	x0, #0xffffffff00000000
  4093b0:	add	x20, x19, x20
  4093b4:	b.eq	4093c4 <ferror@plt+0x7684>  // b.none
  4093b8:	ldr	w0, [sp, #60]
  4093bc:	orr	w0, w0, #0x2
  4093c0:	str	w0, [sp, #60]
  4093c4:	ldr	w0, [sp, #60]
  4093c8:	bl	407fcc <ferror@plt+0x628c>
  4093cc:	cmp	w22, #0x6
  4093d0:	b.eq	4094a8 <ferror@plt+0x7768>  // b.none
  4093d4:	cmp	w22, #0x8
  4093d8:	b.eq	409524 <ferror@plt+0x77e4>  // b.none
  4093dc:	cmp	w22, #0x4
  4093e0:	b.ne	4095b8 <ferror@plt+0x7878>  // b.any
  4093e4:	adrp	x0, 440000 <warn@@Base+0x6a24>
  4093e8:	add	x0, x0, #0xb7c
  4093ec:	bl	401cc0 <printf@plt>
  4093f0:	add	x4, sp, #0x3c
  4093f4:	add	x3, sp, #0x38
  4093f8:	mov	x1, x21
  4093fc:	mov	x0, x20
  409400:	mov	w2, #0x0                   	// #0
  409404:	bl	4275f0 <ferror@plt+0x258b0>
  409408:	ldr	w19, [sp, #56]
  40940c:	mov	x22, x0
  409410:	tst	x0, #0xffffffff00000000
  409414:	add	x19, x20, x19
  409418:	b.eq	409428 <ferror@plt+0x76e8>  // b.none
  40941c:	ldr	w0, [sp, #60]
  409420:	orr	w0, w0, #0x2
  409424:	str	w0, [sp, #60]
  409428:	ldr	w0, [sp, #60]
  40942c:	bl	407fcc <ferror@plt+0x628c>
  409430:	cmp	w22, #0x1
  409434:	b.eq	409454 <ferror@plt+0x7714>  // b.none
  409438:	cmp	w22, #0x2
  40943c:	b.eq	409498 <ferror@plt+0x7758>  // b.none
  409440:	cbnz	w22, 4095a4 <ferror@plt+0x7864>
  409444:	mov	w2, #0x5                   	// #5
  409448:	adrp	x1, 443000 <warn@@Base+0x9a24>
  40944c:	add	x1, x1, #0x319
  409450:	b	409460 <ferror@plt+0x7720>
  409454:	adrp	x1, 440000 <warn@@Base+0x6a24>
  409458:	add	x1, x1, #0xf10
  40945c:	mov	w2, #0x5                   	// #5
  409460:	mov	x0, #0x0                   	// #0
  409464:	bl	401c70 <dcgettext@plt>
  409468:	bl	401cc0 <printf@plt>
  40946c:	cmp	x19, x21
  409470:	b.ls	40969c <ferror@plt+0x795c>  // b.plast
  409474:	adrp	x3, 459000 <warn@@Base+0x1fa24>
  409478:	add	x3, x3, #0xa38
  40947c:	adrp	x1, 440000 <warn@@Base+0x6a24>
  409480:	adrp	x0, 440000 <warn@@Base+0x6a24>
  409484:	add	x3, x3, #0x55d
  409488:	add	x1, x1, #0x42b
  40948c:	add	x0, x0, #0x93d
  409490:	mov	w2, #0x3de3                	// #15843
  409494:	bl	401cd0 <__assert_fail@plt>
  409498:	adrp	x1, 440000 <warn@@Base+0x6a24>
  40949c:	mov	w2, #0x5                   	// #5
  4094a0:	add	x1, x1, #0xf18
  4094a4:	b	409460 <ferror@plt+0x7720>
  4094a8:	adrp	x0, 440000 <warn@@Base+0x6a24>
  4094ac:	add	x0, x0, #0xf21
  4094b0:	bl	401cc0 <printf@plt>
  4094b4:	add	x4, sp, #0x3c
  4094b8:	add	x3, sp, #0x38
  4094bc:	mov	x1, x21
  4094c0:	mov	x0, x20
  4094c4:	mov	w2, #0x0                   	// #0
  4094c8:	bl	4275f0 <ferror@plt+0x258b0>
  4094cc:	ldr	w19, [sp, #56]
  4094d0:	mov	x22, x0
  4094d4:	tst	x0, #0xffffffff00000000
  4094d8:	add	x19, x20, x19
  4094dc:	b.eq	4094ec <ferror@plt+0x77ac>  // b.none
  4094e0:	ldr	w0, [sp, #60]
  4094e4:	orr	w0, w0, #0x2
  4094e8:	str	w0, [sp, #60]
  4094ec:	ldr	w0, [sp, #60]
  4094f0:	bl	407fcc <ferror@plt+0x628c>
  4094f4:	cmp	w22, #0x1
  4094f8:	b.eq	409514 <ferror@plt+0x77d4>  // b.none
  4094fc:	cmp	w22, #0x2
  409500:	b.ne	409440 <ferror@plt+0x7700>  // b.any
  409504:	mov	w2, #0x5                   	// #5
  409508:	adrp	x1, 440000 <warn@@Base+0x6a24>
  40950c:	add	x1, x1, #0xf59
  409510:	b	409460 <ferror@plt+0x7720>
  409514:	mov	w2, #0x5                   	// #5
  409518:	adrp	x1, 440000 <warn@@Base+0x6a24>
  40951c:	add	x1, x1, #0xf34
  409520:	b	409460 <ferror@plt+0x7720>
  409524:	adrp	x0, 440000 <warn@@Base+0x6a24>
  409528:	add	x0, x0, #0xf3b
  40952c:	bl	401cc0 <printf@plt>
  409530:	mov	x0, x20
  409534:	add	x4, sp, #0x3c
  409538:	add	x3, sp, #0x38
  40953c:	mov	x1, x21
  409540:	mov	w2, #0x0                   	// #0
  409544:	bl	4275f0 <ferror@plt+0x258b0>
  409548:	ldr	w19, [sp, #56]
  40954c:	mov	x22, x0
  409550:	tst	x0, #0xffffffff00000000
  409554:	add	x19, x20, x19
  409558:	mov	w20, w0
  40955c:	b.eq	40956c <ferror@plt+0x782c>  // b.none
  409560:	ldr	w0, [sp, #60]
  409564:	orr	w0, w0, #0x2
  409568:	str	w0, [sp, #60]
  40956c:	ldr	w0, [sp, #60]
  409570:	bl	407fcc <ferror@plt+0x628c>
  409574:	cmp	w22, #0x3
  409578:	b.hi	4095a4 <ferror@plt+0x7864>  // b.pmore
  40957c:	adrp	x0, 459000 <warn@@Base+0x1fa24>
  409580:	mov	w2, #0x5                   	// #5
  409584:	add	x0, x0, #0xac
  409588:	ldrb	w0, [x0, w20, uxtw]
  40958c:	adr	x1, 409598 <ferror@plt+0x7858>
  409590:	add	x0, x1, w0, sxtb #2
  409594:	br	x0
  409598:	adrp	x1, 440000 <warn@@Base+0x6a24>
  40959c:	add	x1, x1, #0xf4e
  4095a0:	b	409460 <ferror@plt+0x7720>
  4095a4:	mov	w1, w22
  4095a8:	adrp	x0, 440000 <warn@@Base+0x6a24>
  4095ac:	add	x0, x0, #0x421
  4095b0:	bl	401cc0 <printf@plt>
  4095b4:	b	40946c <ferror@plt+0x772c>
  4095b8:	mov	w2, #0x5                   	// #5
  4095bc:	adrp	x1, 440000 <warn@@Base+0x6a24>
  4095c0:	mov	x0, #0x0                   	// #0
  4095c4:	add	x1, x1, #0xf60
  4095c8:	bl	401c70 <dcgettext@plt>
  4095cc:	mov	w1, w22
  4095d0:	bl	401cc0 <printf@plt>
  4095d4:	tbz	w22, #0, 409644 <ferror@plt+0x7904>
  4095d8:	mov	w0, #0x22                  	// #34
  4095dc:	bl	401cf0 <putchar@plt>
  4095e0:	sub	x0, x21, #0x1
  4095e4:	cmp	x20, x0
  4095e8:	b.cs	409624 <ferror@plt+0x78e4>  // b.hs, b.nlast
  4095ec:	sub	x19, x21, x20
  4095f0:	mov	x1, x20
  4095f4:	sub	x19, x19, #0x1
  4095f8:	mov	w0, w19
  4095fc:	bl	407378 <ferror@plt+0x5638>
  409600:	mov	x1, x19
  409604:	mov	x0, x20
  409608:	bl	401940 <strnlen@plt>
  40960c:	add	x19, x0, #0x1
  409610:	add	x19, x20, x19
  409614:	adrp	x0, 440000 <warn@@Base+0x6a24>
  409618:	add	x0, x0, #0xde8
  40961c:	bl	401b70 <puts@plt>
  409620:	b	40946c <ferror@plt+0x772c>
  409624:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  409628:	add	x1, x1, #0xbce
  40962c:	mov	w2, #0x5                   	// #5
  409630:	mov	x0, #0x0                   	// #0
  409634:	mov	x19, x21
  409638:	bl	401c70 <dcgettext@plt>
  40963c:	bl	401cc0 <printf@plt>
  409640:	b	409614 <ferror@plt+0x78d4>
  409644:	add	x4, sp, #0x3c
  409648:	add	x3, sp, #0x38
  40964c:	mov	x1, x21
  409650:	mov	x0, x20
  409654:	mov	w2, #0x0                   	// #0
  409658:	bl	4275f0 <ferror@plt+0x258b0>
  40965c:	ldr	w19, [sp, #56]
  409660:	mov	x22, x0
  409664:	tst	x0, #0xffffffff00000000
  409668:	add	x19, x20, x19
  40966c:	b.eq	40967c <ferror@plt+0x793c>  // b.none
  409670:	ldr	w0, [sp, #60]
  409674:	orr	w0, w0, #0x2
  409678:	str	w0, [sp, #60]
  40967c:	ldr	w0, [sp, #60]
  409680:	bl	407fcc <ferror@plt+0x628c>
  409684:	mov	w2, w22
  409688:	mov	w1, w22
  40968c:	adrp	x0, 440000 <warn@@Base+0x6a24>
  409690:	add	x0, x0, #0xf75
  409694:	bl	401cc0 <printf@plt>
  409698:	b	40946c <ferror@plt+0x772c>
  40969c:	mov	x0, x19
  4096a0:	ldp	x19, x20, [sp, #16]
  4096a4:	ldp	x21, x22, [sp, #32]
  4096a8:	ldp	x29, x30, [sp], #64
  4096ac:	ret
  4096b0:	stp	x29, x30, [sp, #-80]!
  4096b4:	mov	w2, #0x0                   	// #0
  4096b8:	mov	x29, sp
  4096bc:	add	x4, sp, #0x4c
  4096c0:	add	x3, sp, #0x48
  4096c4:	stp	x19, x20, [sp, #16]
  4096c8:	mov	x19, x0
  4096cc:	mov	x20, x1
  4096d0:	stp	x21, x22, [sp, #32]
  4096d4:	stp	x23, x24, [sp, #48]
  4096d8:	bl	4275f0 <ferror@plt+0x258b0>
  4096dc:	mov	x21, x0
  4096e0:	mov	w24, w0
  4096e4:	tst	x0, #0xffffffff00000000
  4096e8:	ldr	w0, [sp, #72]
  4096ec:	add	x19, x19, x0
  4096f0:	b.eq	409700 <ferror@plt+0x79c0>  // b.none
  4096f4:	ldr	w0, [sp, #76]
  4096f8:	orr	w0, w0, #0x2
  4096fc:	str	w0, [sp, #76]
  409700:	ldr	w0, [sp, #76]
  409704:	adrp	x22, 489000 <warn@@Base+0x4fa24>
  409708:	add	x22, x22, #0x258
  40970c:	add	x23, x22, #0x60
  409710:	bl	407fcc <ferror@plt+0x628c>
  409714:	mov	x0, #0x0                   	// #0
  409718:	lsl	x2, x0, #5
  40971c:	mov	w1, w0
  409720:	ldr	w2, [x2, x23]
  409724:	cmp	w2, w24
  409728:	b.ne	4097a0 <ferror@plt+0x7a60>  // b.any
  40972c:	ubfiz	x1, x1, #5, #32
  409730:	mov	w24, w0
  409734:	add	x23, x23, x1
  409738:	adrp	x0, 440000 <warn@@Base+0x6a24>
  40973c:	add	x0, x0, #0xf80
  409740:	ldr	x1, [x23, #8]
  409744:	bl	401cc0 <printf@plt>
  409748:	ldr	w0, [x23, #16]
  40974c:	cmp	w0, #0x1
  409750:	b.eq	409b90 <ferror@plt+0x7e50>  // b.none
  409754:	cmp	w0, #0x2
  409758:	b.eq	409ba8 <ferror@plt+0x7e68>  // b.none
  40975c:	cbnz	w0, 409bb8 <ferror@plt+0x7e78>
  409760:	cmp	w21, #0x20
  409764:	b.eq	409a9c <ferror@plt+0x7d5c>  // b.none
  409768:	b.hi	4097bc <ferror@plt+0x7a7c>  // b.pmore
  40976c:	cmp	w21, #0x18
  409770:	b.eq	409958 <ferror@plt+0x7c18>  // b.none
  409774:	cmp	w21, #0x19
  409778:	b.eq	4099cc <ferror@plt+0x7c8c>  // b.none
  40977c:	cmp	w21, #0x7
  409780:	b.eq	409880 <ferror@plt+0x7b40>  // b.none
  409784:	mov	w2, #0x5                   	// #5
  409788:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40978c:	mov	x0, #0x0                   	// #0
  409790:	add	x1, x1, #0x9
  409794:	bl	401c70 <dcgettext@plt>
  409798:	mov	w1, w21
  40979c:	b	409a94 <ferror@plt+0x7d54>
  4097a0:	add	x0, x0, #0x1
  4097a4:	cmp	x0, #0x2a
  4097a8:	b.ne	409718 <ferror@plt+0x79d8>  // b.any
  4097ac:	mov	x2, x20
  4097b0:	mov	x1, x19
  4097b4:	mov	w0, w21
  4097b8:	b	409b9c <ferror@plt+0x7e5c>
  4097bc:	cmp	w21, #0x40
  4097c0:	b.eq	409b58 <ferror@plt+0x7e18>  // b.none
  4097c4:	cmp	w21, #0x41
  4097c8:	b.ne	409784 <ferror@plt+0x7a44>  // b.any
  4097cc:	mov	x0, x19
  4097d0:	add	x4, sp, #0x4c
  4097d4:	add	x3, sp, #0x48
  4097d8:	mov	x1, x20
  4097dc:	mov	w2, #0x0                   	// #0
  4097e0:	bl	4275f0 <ferror@plt+0x258b0>
  4097e4:	mov	x21, x0
  4097e8:	tst	x0, #0xffffffff00000000
  4097ec:	ldr	w0, [sp, #72]
  4097f0:	add	x19, x19, x0
  4097f4:	b.eq	409804 <ferror@plt+0x7ac4>  // b.none
  4097f8:	ldr	w0, [sp, #76]
  4097fc:	orr	w0, w0, #0x2
  409800:	str	w0, [sp, #76]
  409804:	ldr	w0, [sp, #76]
  409808:	bl	407fcc <ferror@plt+0x628c>
  40980c:	cmp	w21, #0x6
  409810:	b.ne	409b84 <ferror@plt+0x7e44>  // b.any
  409814:	mov	x0, x19
  409818:	add	x4, sp, #0x4c
  40981c:	add	x3, sp, #0x48
  409820:	mov	x1, x20
  409824:	mov	w2, #0x0                   	// #0
  409828:	bl	4275f0 <ferror@plt+0x258b0>
  40982c:	mov	x21, x0
  409830:	tst	x0, #0xffffffff00000000
  409834:	ldr	w0, [sp, #72]
  409838:	add	x19, x19, x0
  40983c:	b.eq	40984c <ferror@plt+0x7b0c>  // b.none
  409840:	ldr	w0, [sp, #76]
  409844:	orr	w0, w0, #0x2
  409848:	str	w0, [sp, #76]
  40984c:	ldr	w0, [sp, #76]
  409850:	bl	407fcc <ferror@plt+0x628c>
  409854:	cmp	w21, #0x15
  409858:	b.ls	409b74 <ferror@plt+0x7e34>  // b.plast
  40985c:	adrp	x0, 440000 <warn@@Base+0x6a24>
  409860:	mov	w1, w21
  409864:	add	x0, x0, #0x421
  409868:	bl	401cc0 <printf@plt>
  40986c:	cmp	x19, x20
  409870:	b.cs	409920 <ferror@plt+0x7be0>  // b.hs, b.nlast
  409874:	ldrb	w0, [x19], #1
  409878:	cbnz	w0, 40986c <ferror@plt+0x7b2c>
  40987c:	b	409920 <ferror@plt+0x7be0>
  409880:	mov	x1, x20
  409884:	mov	x0, x19
  409888:	add	x4, sp, #0x4c
  40988c:	add	x3, sp, #0x48
  409890:	mov	w2, #0x0                   	// #0
  409894:	bl	4275f0 <ferror@plt+0x258b0>
  409898:	mov	x20, x0
  40989c:	tst	x0, #0xffffffff00000000
  4098a0:	ldr	w0, [sp, #72]
  4098a4:	add	x19, x19, x0
  4098a8:	b.eq	4098b8 <ferror@plt+0x7b78>  // b.none
  4098ac:	ldr	w0, [sp, #76]
  4098b0:	orr	w0, w0, #0x2
  4098b4:	str	w0, [sp, #76]
  4098b8:	ldr	w0, [sp, #76]
  4098bc:	bl	407fcc <ferror@plt+0x628c>
  4098c0:	cmp	w20, #0x4d
  4098c4:	b.eq	409948 <ferror@plt+0x7c08>  // b.none
  4098c8:	b.hi	4098e8 <ferror@plt+0x7ba8>  // b.pmore
  4098cc:	cbz	w20, 409a30 <ferror@plt+0x7cf0>
  4098d0:	cmp	w20, #0x41
  4098d4:	b.eq	409908 <ferror@plt+0x7bc8>  // b.none
  4098d8:	adrp	x0, 440000 <warn@@Base+0x6a24>
  4098dc:	mov	w1, w20
  4098e0:	add	x0, x0, #0x421
  4098e4:	b	409a94 <ferror@plt+0x7d54>
  4098e8:	cmp	w20, #0x52
  4098ec:	b.eq	409938 <ferror@plt+0x7bf8>  // b.none
  4098f0:	cmp	w20, #0x53
  4098f4:	b.ne	4098d8 <ferror@plt+0x7b98>  // b.any
  4098f8:	adrp	x1, 440000 <warn@@Base+0x6a24>
  4098fc:	mov	w2, #0x5                   	// #5
  409900:	add	x1, x1, #0xfa9
  409904:	b	409914 <ferror@plt+0x7bd4>
  409908:	adrp	x1, 440000 <warn@@Base+0x6a24>
  40990c:	add	x1, x1, #0xf8b
  409910:	mov	w2, #0x5                   	// #5
  409914:	mov	x0, #0x0                   	// #0
  409918:	bl	401c70 <dcgettext@plt>
  40991c:	bl	401cc0 <printf@plt>
  409920:	mov	x0, x19
  409924:	ldp	x19, x20, [sp, #16]
  409928:	ldp	x21, x22, [sp, #32]
  40992c:	ldp	x23, x24, [sp, #48]
  409930:	ldp	x29, x30, [sp], #80
  409934:	ret
  409938:	adrp	x1, 440000 <warn@@Base+0x6a24>
  40993c:	mov	w2, #0x5                   	// #5
  409940:	add	x1, x1, #0xfb8
  409944:	b	409914 <ferror@plt+0x7bd4>
  409948:	adrp	x1, 440000 <warn@@Base+0x6a24>
  40994c:	mov	w2, #0x5                   	// #5
  409950:	add	x1, x1, #0xf98
  409954:	b	409914 <ferror@plt+0x7bd4>
  409958:	mov	x1, x20
  40995c:	mov	x0, x19
  409960:	add	x4, sp, #0x4c
  409964:	add	x3, sp, #0x48
  409968:	mov	w2, #0x0                   	// #0
  40996c:	bl	4275f0 <ferror@plt+0x258b0>
  409970:	mov	x20, x0
  409974:	mov	w21, w0
  409978:	tst	x0, #0xffffffff00000000
  40997c:	ldr	w0, [sp, #72]
  409980:	add	x19, x19, x0
  409984:	b.eq	409994 <ferror@plt+0x7c54>  // b.none
  409988:	ldr	w0, [sp, #76]
  40998c:	orr	w0, w0, #0x2
  409990:	str	w0, [sp, #76]
  409994:	ldr	w0, [sp, #76]
  409998:	bl	407fcc <ferror@plt+0x628c>
  40999c:	cmp	w20, #0x3
  4099a0:	b.hi	409a70 <ferror@plt+0x7d30>  // b.pmore
  4099a4:	adrp	x0, 459000 <warn@@Base+0x1fa24>
  4099a8:	add	x0, x0, #0xb0
  4099ac:	ldrb	w0, [x0, w21, uxtw]
  4099b0:	adr	x1, 4099bc <ferror@plt+0x7c7c>
  4099b4:	add	x0, x1, w0, sxtb #2
  4099b8:	br	x0
  4099bc:	adrp	x1, 440000 <warn@@Base+0x6a24>
  4099c0:	mov	w2, #0x5                   	// #5
  4099c4:	add	x1, x1, #0xd87
  4099c8:	b	409914 <ferror@plt+0x7bd4>
  4099cc:	mov	x1, x20
  4099d0:	mov	x0, x19
  4099d4:	add	x4, sp, #0x4c
  4099d8:	add	x3, sp, #0x48
  4099dc:	mov	w2, #0x0                   	// #0
  4099e0:	bl	4275f0 <ferror@plt+0x258b0>
  4099e4:	mov	x20, x0
  4099e8:	mov	w21, w0
  4099ec:	tst	x0, #0xffffffff00000000
  4099f0:	ldr	w0, [sp, #72]
  4099f4:	add	x19, x19, x0
  4099f8:	b.eq	409a08 <ferror@plt+0x7cc8>  // b.none
  4099fc:	ldr	w0, [sp, #76]
  409a00:	orr	w0, w0, #0x2
  409a04:	str	w0, [sp, #76]
  409a08:	ldr	w0, [sp, #76]
  409a0c:	bl	407fcc <ferror@plt+0x628c>
  409a10:	cmp	w20, #0x3
  409a14:	b.hi	409a70 <ferror@plt+0x7d30>  // b.pmore
  409a18:	adrp	x0, 459000 <warn@@Base+0x1fa24>
  409a1c:	add	x0, x0, #0xb4
  409a20:	ldrb	w0, [x0, w21, uxtw]
  409a24:	adr	x1, 409a30 <ferror@plt+0x7cf0>
  409a28:	add	x0, x1, w0, sxtb #2
  409a2c:	br	x0
  409a30:	adrp	x1, 443000 <warn@@Base+0x9a24>
  409a34:	mov	w2, #0x5                   	// #5
  409a38:	add	x1, x1, #0x319
  409a3c:	b	409914 <ferror@plt+0x7bd4>
  409a40:	adrp	x1, 440000 <warn@@Base+0x6a24>
  409a44:	mov	w2, #0x5                   	// #5
  409a48:	add	x1, x1, #0xfeb
  409a4c:	b	409914 <ferror@plt+0x7bd4>
  409a50:	adrp	x1, 440000 <warn@@Base+0x6a24>
  409a54:	mov	w2, #0x5                   	// #5
  409a58:	add	x1, x1, #0xbf8
  409a5c:	b	409914 <ferror@plt+0x7bd4>
  409a60:	adrp	x0, 440000 <warn@@Base+0x6a24>
  409a64:	add	x0, x0, #0xfc2
  409a68:	bl	401b70 <puts@plt>
  409a6c:	b	409920 <ferror@plt+0x7be0>
  409a70:	cmp	w20, #0xc
  409a74:	b.hi	4098d8 <ferror@plt+0x7b98>  // b.pmore
  409a78:	mov	w2, #0x5                   	// #5
  409a7c:	adrp	x1, 440000 <warn@@Base+0x6a24>
  409a80:	mov	x0, #0x0                   	// #0
  409a84:	add	x1, x1, #0xfc8
  409a88:	bl	401c70 <dcgettext@plt>
  409a8c:	mov	w1, #0x1                   	// #1
  409a90:	lsl	w1, w1, w20
  409a94:	bl	401cc0 <printf@plt>
  409a98:	b	409920 <ferror@plt+0x7be0>
  409a9c:	mov	x1, x20
  409aa0:	mov	x0, x19
  409aa4:	add	x4, sp, #0x4c
  409aa8:	add	x3, sp, #0x48
  409aac:	mov	w2, #0x0                   	// #0
  409ab0:	bl	4275f0 <ferror@plt+0x258b0>
  409ab4:	ldr	w1, [sp, #72]
  409ab8:	mov	x21, x0
  409abc:	tst	x0, #0xffffffff00000000
  409ac0:	add	x19, x19, x1
  409ac4:	b.eq	409ad4 <ferror@plt+0x7d94>  // b.none
  409ac8:	ldr	w0, [sp, #76]
  409acc:	orr	w0, w0, #0x2
  409ad0:	str	w0, [sp, #76]
  409ad4:	ldr	w0, [sp, #76]
  409ad8:	bl	407fcc <ferror@plt+0x628c>
  409adc:	mov	w2, #0x5                   	// #5
  409ae0:	adrp	x1, 440000 <warn@@Base+0x6a24>
  409ae4:	mov	x0, #0x0                   	// #0
  409ae8:	add	x1, x1, #0xb2c
  409aec:	bl	401c70 <dcgettext@plt>
  409af0:	mov	w1, w21
  409af4:	bl	401cc0 <printf@plt>
  409af8:	sub	x0, x20, #0x1
  409afc:	cmp	x19, x0
  409b00:	b.cs	409b3c <ferror@plt+0x7dfc>  // b.hs, b.nlast
  409b04:	sub	x20, x20, x19
  409b08:	mov	x1, x19
  409b0c:	sub	x20, x20, #0x1
  409b10:	mov	w0, w20
  409b14:	bl	407378 <ferror@plt+0x5638>
  409b18:	mov	x1, x20
  409b1c:	mov	x0, x19
  409b20:	bl	401940 <strnlen@plt>
  409b24:	add	x20, x0, #0x1
  409b28:	add	x20, x19, x20
  409b2c:	mov	w0, #0xa                   	// #10
  409b30:	mov	x19, x20
  409b34:	bl	401cf0 <putchar@plt>
  409b38:	b	409920 <ferror@plt+0x7be0>
  409b3c:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  409b40:	add	x1, x1, #0xbce
  409b44:	mov	w2, #0x5                   	// #5
  409b48:	mov	x0, #0x0                   	// #0
  409b4c:	bl	401c70 <dcgettext@plt>
  409b50:	bl	401cc0 <printf@plt>
  409b54:	b	409b2c <ferror@plt+0x7dec>
  409b58:	cmp	x20, x19
  409b5c:	b.ls	409b64 <ferror@plt+0x7e24>  // b.plast
  409b60:	add	x19, x19, #0x1
  409b64:	adrp	x1, 441000 <warn@@Base+0x7a24>
  409b68:	mov	w2, #0x5                   	// #5
  409b6c:	add	x1, x1, #0x3
  409b70:	b	409914 <ferror@plt+0x7bd4>
  409b74:	add	x22, x22, #0x5a0
  409b78:	ldr	x0, [x22, w21, uxtw #3]
  409b7c:	bl	401b70 <puts@plt>
  409b80:	b	40986c <ferror@plt+0x7b2c>
  409b84:	adrp	x0, 445000 <warn@@Base+0xba24>
  409b88:	add	x0, x0, #0x861
  409b8c:	b	409b7c <ferror@plt+0x7e3c>
  409b90:	mov	x2, x20
  409b94:	mov	x1, x19
  409b98:	mov	w0, #0xffffffff            	// #-1
  409b9c:	bl	408010 <ferror@plt+0x62d0>
  409ba0:	mov	x19, x0
  409ba4:	b	409920 <ferror@plt+0x7be0>
  409ba8:	mov	x2, x20
  409bac:	mov	x1, x19
  409bb0:	mov	w0, #0x0                   	// #0
  409bb4:	b	409b9c <ferror@plt+0x7e5c>
  409bb8:	tbnz	w0, #7, 409be0 <ferror@plt+0x7ea0>
  409bbc:	adrp	x3, 459000 <warn@@Base+0x1fa24>
  409bc0:	add	x3, x3, #0xa38
  409bc4:	adrp	x1, 440000 <warn@@Base+0x6a24>
  409bc8:	adrp	x0, 441000 <warn@@Base+0x7a24>
  409bcc:	add	x3, x3, #0x577
  409bd0:	add	x1, x1, #0x42b
  409bd4:	add	x0, x0, #0x18
  409bd8:	mov	w2, #0x3af2                	// #15090
  409bdc:	bl	401cd0 <__assert_fail@plt>
  409be0:	mov	x1, x20
  409be4:	mov	x0, x19
  409be8:	add	x4, sp, #0x4c
  409bec:	add	x3, sp, #0x48
  409bf0:	mov	w2, #0x0                   	// #0
  409bf4:	bl	4275f0 <ferror@plt+0x258b0>
  409bf8:	mov	x20, x0
  409bfc:	and	x21, x0, #0xffffffff
  409c00:	tst	x0, #0xffffffff00000000
  409c04:	ldr	w0, [sp, #72]
  409c08:	add	x19, x19, x0
  409c0c:	b.eq	409c1c <ferror@plt+0x7edc>  // b.none
  409c10:	ldr	w0, [sp, #76]
  409c14:	orr	w0, w0, #0x2
  409c18:	str	w0, [sp, #76]
  409c1c:	ldr	w0, [sp, #76]
  409c20:	add	x22, x22, #0x60
  409c24:	add	x22, x22, x24, lsl #5
  409c28:	bl	407fcc <ferror@plt+0x628c>
  409c2c:	ldr	w0, [x22, #16]
  409c30:	and	w0, w0, #0x7f
  409c34:	cmp	w20, w0
  409c38:	b.cs	4098d8 <ferror@plt+0x7b98>  // b.hs, b.nlast
  409c3c:	ldr	x0, [x22, #24]
  409c40:	ldr	x0, [x0, x21, lsl #3]
  409c44:	b	409a68 <ferror@plt+0x7d28>
  409c48:	stp	x29, x30, [sp, #-64]!
  409c4c:	mov	w2, #0x0                   	// #0
  409c50:	mov	x29, sp
  409c54:	add	x4, sp, #0x3c
  409c58:	add	x3, sp, #0x38
  409c5c:	stp	x19, x20, [sp, #16]
  409c60:	mov	x19, x0
  409c64:	mov	x20, x1
  409c68:	str	x21, [sp, #32]
  409c6c:	bl	4275f0 <ferror@plt+0x258b0>
  409c70:	mov	x21, x0
  409c74:	tst	x0, #0xffffffff00000000
  409c78:	ldr	w0, [sp, #56]
  409c7c:	add	x19, x19, x0
  409c80:	b.eq	409c90 <ferror@plt+0x7f50>  // b.none
  409c84:	ldr	w0, [sp, #60]
  409c88:	orr	w0, w0, #0x2
  409c8c:	str	w0, [sp, #60]
  409c90:	ldr	w0, [sp, #60]
  409c94:	bl	407fcc <ferror@plt+0x628c>
  409c98:	sub	w1, w21, #0x4
  409c9c:	cmp	w1, #0x10
  409ca0:	b.hi	40a298 <ferror@plt+0x8558>  // b.pmore
  409ca4:	adrp	x0, 459000 <warn@@Base+0x1fa24>
  409ca8:	add	x0, x0, #0xb8
  409cac:	ldrh	w0, [x0, w1, uxtw #1]
  409cb0:	adr	x1, 409cbc <ferror@plt+0x7f7c>
  409cb4:	add	x0, x1, w0, sxth #2
  409cb8:	br	x0
  409cbc:	mov	x1, x20
  409cc0:	mov	x0, x19
  409cc4:	add	x4, sp, #0x3c
  409cc8:	add	x3, sp, #0x38
  409ccc:	mov	w2, #0x0                   	// #0
  409cd0:	bl	4275f0 <ferror@plt+0x258b0>
  409cd4:	mov	x20, x0
  409cd8:	mov	w21, w0
  409cdc:	tst	x0, #0xffffffff00000000
  409ce0:	ldr	w0, [sp, #56]
  409ce4:	add	x19, x19, x0
  409ce8:	b.eq	409cf8 <ferror@plt+0x7fb8>  // b.none
  409cec:	ldr	w0, [sp, #60]
  409cf0:	orr	w0, w0, #0x2
  409cf4:	str	w0, [sp, #60]
  409cf8:	ldr	w0, [sp, #60]
  409cfc:	bl	407fcc <ferror@plt+0x628c>
  409d00:	adrp	x0, 441000 <warn@@Base+0x7a24>
  409d04:	add	x0, x0, #0x52
  409d08:	bl	401cc0 <printf@plt>
  409d0c:	cmp	w20, #0x4
  409d10:	b.hi	409d88 <ferror@plt+0x8048>  // b.pmore
  409d14:	adrp	x0, 459000 <warn@@Base+0x1fa24>
  409d18:	mov	w2, #0x5                   	// #5
  409d1c:	add	x0, x0, #0xdc
  409d20:	ldrb	w0, [x0, w21, uxtw]
  409d24:	adr	x1, 409d30 <ferror@plt+0x7ff0>
  409d28:	add	x0, x1, w0, sxtb #2
  409d2c:	br	x0
  409d30:	adrp	x1, 441000 <warn@@Base+0x7a24>
  409d34:	add	x1, x1, #0x69
  409d38:	mov	x0, #0x0                   	// #0
  409d3c:	bl	401c70 <dcgettext@plt>
  409d40:	bl	401cc0 <printf@plt>
  409d44:	mov	x0, x19
  409d48:	ldp	x19, x20, [sp, #16]
  409d4c:	ldr	x21, [sp, #32]
  409d50:	ldp	x29, x30, [sp], #64
  409d54:	ret
  409d58:	adrp	x1, 441000 <warn@@Base+0x7a24>
  409d5c:	add	x1, x1, #0x7e
  409d60:	b	409d38 <ferror@plt+0x7ff8>
  409d64:	adrp	x1, 441000 <warn@@Base+0x7a24>
  409d68:	add	x1, x1, #0x8f
  409d6c:	b	409d38 <ferror@plt+0x7ff8>
  409d70:	adrp	x1, 441000 <warn@@Base+0x7a24>
  409d74:	add	x1, x1, #0xa2
  409d78:	b	409d38 <ferror@plt+0x7ff8>
  409d7c:	adrp	x1, 441000 <warn@@Base+0x7a24>
  409d80:	add	x1, x1, #0xb0
  409d84:	b	409d38 <ferror@plt+0x7ff8>
  409d88:	mov	w2, #0x5                   	// #5
  409d8c:	adrp	x1, 441000 <warn@@Base+0x7a24>
  409d90:	add	x1, x1, #0xbd
  409d94:	b	409d38 <ferror@plt+0x7ff8>
  409d98:	mov	x1, x20
  409d9c:	mov	x0, x19
  409da0:	add	x4, sp, #0x3c
  409da4:	add	x3, sp, #0x38
  409da8:	mov	w2, #0x0                   	// #0
  409dac:	bl	4275f0 <ferror@plt+0x258b0>
  409db0:	mov	x20, x0
  409db4:	tst	x0, #0xffffffff00000000
  409db8:	ldr	w0, [sp, #56]
  409dbc:	add	x19, x19, x0
  409dc0:	b.eq	409dd0 <ferror@plt+0x8090>  // b.none
  409dc4:	ldr	w0, [sp, #60]
  409dc8:	orr	w0, w0, #0x2
  409dcc:	str	w0, [sp, #60]
  409dd0:	ldr	w0, [sp, #60]
  409dd4:	sub	w20, w20, #0x1
  409dd8:	bl	407fcc <ferror@plt+0x628c>
  409ddc:	adrp	x0, 441000 <warn@@Base+0x7a24>
  409de0:	add	x0, x0, #0xc6
  409de4:	bl	401cc0 <printf@plt>
  409de8:	cmp	w20, #0x3
  409dec:	b.hi	409eb8 <ferror@plt+0x8178>  // b.pmore
  409df0:	adrp	x0, 459000 <warn@@Base+0x1fa24>
  409df4:	add	x0, x0, #0xe4
  409df8:	ldrb	w0, [x0, w20, uxtw]
  409dfc:	adr	x1, 409e08 <ferror@plt+0x80c8>
  409e00:	add	x0, x1, w0, sxtb #2
  409e04:	br	x0
  409e08:	adrp	x0, 441000 <warn@@Base+0x7a24>
  409e0c:	add	x0, x0, #0xe3
  409e10:	bl	401b70 <puts@plt>
  409e14:	b	409d44 <ferror@plt+0x8004>
  409e18:	adrp	x0, 441000 <warn@@Base+0x7a24>
  409e1c:	add	x0, x0, #0xea
  409e20:	b	409e10 <ferror@plt+0x80d0>
  409e24:	adrp	x0, 441000 <warn@@Base+0x7a24>
  409e28:	add	x0, x0, #0xf1
  409e2c:	b	409e10 <ferror@plt+0x80d0>
  409e30:	adrp	x0, 441000 <warn@@Base+0x7a24>
  409e34:	add	x0, x0, #0xf7
  409e38:	b	409e10 <ferror@plt+0x80d0>
  409e3c:	mov	x1, x20
  409e40:	mov	x0, x19
  409e44:	add	x4, sp, #0x3c
  409e48:	add	x3, sp, #0x38
  409e4c:	mov	w2, #0x0                   	// #0
  409e50:	bl	4275f0 <ferror@plt+0x258b0>
  409e54:	mov	x20, x0
  409e58:	tst	x0, #0xffffffff00000000
  409e5c:	ldr	w0, [sp, #56]
  409e60:	add	x19, x19, x0
  409e64:	b.eq	409e74 <ferror@plt+0x8134>  // b.none
  409e68:	ldr	w0, [sp, #60]
  409e6c:	orr	w0, w0, #0x2
  409e70:	str	w0, [sp, #60]
  409e74:	ldr	w0, [sp, #60]
  409e78:	bl	407fcc <ferror@plt+0x628c>
  409e7c:	adrp	x0, 441000 <warn@@Base+0x7a24>
  409e80:	add	x0, x0, #0xfd
  409e84:	bl	401cc0 <printf@plt>
  409e88:	cbz	w20, 409eb8 <ferror@plt+0x8178>
  409e8c:	sub	w0, w20, #0x1
  409e90:	cmp	w0, #0xe
  409e94:	b.hi	409eac <ferror@plt+0x816c>  // b.pmore
  409e98:	adrp	x0, 441000 <warn@@Base+0x7a24>
  409e9c:	mov	w1, w20
  409ea0:	add	x0, x0, #0x117
  409ea4:	bl	401cc0 <printf@plt>
  409ea8:	b	409d44 <ferror@plt+0x8004>
  409eac:	adrp	x0, 441000 <warn@@Base+0x7a24>
  409eb0:	add	x0, x0, #0x11f
  409eb4:	b	409e10 <ferror@plt+0x80d0>
  409eb8:	mov	w2, #0x5                   	// #5
  409ebc:	adrp	x1, 441000 <warn@@Base+0x7a24>
  409ec0:	add	x1, x1, #0xdb
  409ec4:	b	409d38 <ferror@plt+0x7ff8>
  409ec8:	adrp	x0, 441000 <warn@@Base+0x7a24>
  409ecc:	add	x0, x0, #0x127
  409ed0:	bl	401cc0 <printf@plt>
  409ed4:	mov	x2, x20
  409ed8:	mov	x1, x19
  409edc:	mov	w0, #0xffffffff            	// #-1
  409ee0:	bl	408010 <ferror@plt+0x62d0>
  409ee4:	mov	x19, x0
  409ee8:	b	409d44 <ferror@plt+0x8004>
  409eec:	mov	x1, x20
  409ef0:	mov	x0, x19
  409ef4:	add	x4, sp, #0x3c
  409ef8:	add	x3, sp, #0x38
  409efc:	mov	w2, #0x0                   	// #0
  409f00:	bl	4275f0 <ferror@plt+0x258b0>
  409f04:	mov	x20, x0
  409f08:	tst	x0, #0xffffffff00000000
  409f0c:	ldr	w0, [sp, #56]
  409f10:	add	x19, x19, x0
  409f14:	b.eq	409f24 <ferror@plt+0x81e4>  // b.none
  409f18:	ldr	w0, [sp, #60]
  409f1c:	orr	w0, w0, #0x2
  409f20:	str	w0, [sp, #60]
  409f24:	ldr	w0, [sp, #60]
  409f28:	bl	407fcc <ferror@plt+0x628c>
  409f2c:	mov	w2, #0x5                   	// #5
  409f30:	cbz	w20, 409f58 <ferror@plt+0x8218>
  409f34:	adrp	x1, 441000 <warn@@Base+0x7a24>
  409f38:	add	x1, x1, #0x13c
  409f3c:	mov	x0, #0x0                   	// #0
  409f40:	bl	401c70 <dcgettext@plt>
  409f44:	mov	x1, x0
  409f48:	adrp	x0, 441000 <warn@@Base+0x7a24>
  409f4c:	add	x0, x0, #0x143
  409f50:	bl	401cc0 <printf@plt>
  409f54:	b	409d44 <ferror@plt+0x8004>
  409f58:	adrp	x1, 441000 <warn@@Base+0x7a24>
  409f5c:	add	x1, x1, #0x140
  409f60:	b	409f3c <ferror@plt+0x81fc>
  409f64:	mov	x1, x20
  409f68:	mov	x0, x19
  409f6c:	add	x4, sp, #0x3c
  409f70:	add	x3, sp, #0x38
  409f74:	mov	w2, #0x0                   	// #0
  409f78:	bl	4275f0 <ferror@plt+0x258b0>
  409f7c:	mov	x20, x0
  409f80:	tst	x0, #0xffffffff00000000
  409f84:	ldr	w0, [sp, #56]
  409f88:	add	x19, x19, x0
  409f8c:	b.eq	409f9c <ferror@plt+0x825c>  // b.none
  409f90:	ldr	w0, [sp, #60]
  409f94:	orr	w0, w0, #0x2
  409f98:	str	w0, [sp, #60]
  409f9c:	ldr	w0, [sp, #60]
  409fa0:	bl	407fcc <ferror@plt+0x628c>
  409fa4:	adrp	x0, 441000 <warn@@Base+0x7a24>
  409fa8:	mov	w1, w20
  409fac:	add	x0, x0, #0x15b
  409fb0:	b	409ea4 <ferror@plt+0x8164>
  409fb4:	mov	x1, x20
  409fb8:	mov	x0, x19
  409fbc:	add	x4, sp, #0x3c
  409fc0:	add	x3, sp, #0x38
  409fc4:	mov	w2, #0x0                   	// #0
  409fc8:	bl	4275f0 <ferror@plt+0x258b0>
  409fcc:	mov	x20, x0
  409fd0:	tst	x0, #0xffffffff00000000
  409fd4:	ldr	w0, [sp, #56]
  409fd8:	add	x19, x19, x0
  409fdc:	b.eq	409fec <ferror@plt+0x82ac>  // b.none
  409fe0:	ldr	w0, [sp, #60]
  409fe4:	orr	w0, w0, #0x2
  409fe8:	str	w0, [sp, #60]
  409fec:	ldr	w0, [sp, #60]
  409ff0:	bl	407fcc <ferror@plt+0x628c>
  409ff4:	cmp	w21, #0xa
  409ff8:	adrp	x1, 441000 <warn@@Base+0x7a24>
  409ffc:	add	x1, x1, #0x3e
  40a000:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a004:	add	x0, x0, #0x2a
  40a008:	csel	x0, x0, x1, eq  // eq = none
  40a00c:	bl	401cc0 <printf@plt>
  40a010:	cmp	w20, #0x1
  40a014:	b.eq	40a02c <ferror@plt+0x82ec>  // b.none
  40a018:	cmp	w20, #0x2
  40a01c:	b.eq	40a038 <ferror@plt+0x82f8>  // b.none
  40a020:	mov	w2, #0x5                   	// #5
  40a024:	cbnz	w20, 409d8c <ferror@plt+0x804c>
  40a028:	b	409ebc <ferror@plt+0x817c>
  40a02c:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a030:	add	x0, x0, #0x175
  40a034:	b	409e10 <ferror@plt+0x80d0>
  40a038:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a03c:	add	x0, x0, #0x352
  40a040:	b	409e10 <ferror@plt+0x80d0>
  40a044:	mov	x1, x20
  40a048:	mov	x0, x19
  40a04c:	add	x4, sp, #0x3c
  40a050:	add	x3, sp, #0x38
  40a054:	mov	w2, #0x0                   	// #0
  40a058:	bl	4275f0 <ferror@plt+0x258b0>
  40a05c:	mov	x20, x0
  40a060:	tst	x0, #0xffffffff00000000
  40a064:	ldr	w0, [sp, #56]
  40a068:	add	x19, x19, x0
  40a06c:	b.eq	40a07c <ferror@plt+0x833c>  // b.none
  40a070:	ldr	w0, [sp, #60]
  40a074:	orr	w0, w0, #0x2
  40a078:	str	w0, [sp, #60]
  40a07c:	ldr	w0, [sp, #60]
  40a080:	bl	407fcc <ferror@plt+0x628c>
  40a084:	cmp	w20, #0x0
  40a088:	adrp	x0, 440000 <warn@@Base+0x6a24>
  40a08c:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  40a090:	add	x0, x0, #0x809
  40a094:	add	x1, x1, #0x6b9
  40a098:	csel	x1, x1, x0, ne  // ne = any
  40a09c:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a0a0:	add	x0, x0, #0x17a
  40a0a4:	b	409f50 <ferror@plt+0x8210>
  40a0a8:	mov	x1, x20
  40a0ac:	mov	x0, x19
  40a0b0:	add	x4, sp, #0x3c
  40a0b4:	add	x3, sp, #0x38
  40a0b8:	mov	w2, #0x0                   	// #0
  40a0bc:	bl	4275f0 <ferror@plt+0x258b0>
  40a0c0:	mov	x20, x0
  40a0c4:	tst	x0, #0xffffffff00000000
  40a0c8:	ldr	w0, [sp, #56]
  40a0cc:	add	x19, x19, x0
  40a0d0:	b.eq	40a0e0 <ferror@plt+0x83a0>  // b.none
  40a0d4:	ldr	w0, [sp, #60]
  40a0d8:	orr	w0, w0, #0x2
  40a0dc:	str	w0, [sp, #60]
  40a0e0:	ldr	w0, [sp, #60]
  40a0e4:	bl	407fcc <ferror@plt+0x628c>
  40a0e8:	mov	w2, #0x5                   	// #5
  40a0ec:	cbz	w20, 40a110 <ferror@plt+0x83d0>
  40a0f0:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40a0f4:	add	x1, x1, #0x191
  40a0f8:	mov	x0, #0x0                   	// #0
  40a0fc:	bl	401c70 <dcgettext@plt>
  40a100:	mov	x1, x0
  40a104:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a108:	add	x0, x0, #0x1a2
  40a10c:	b	409f50 <ferror@plt+0x8210>
  40a110:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40a114:	add	x1, x1, #0x199
  40a118:	b	40a0f8 <ferror@plt+0x83b8>
  40a11c:	mov	x1, x20
  40a120:	mov	x0, x19
  40a124:	add	x4, sp, #0x3c
  40a128:	add	x3, sp, #0x38
  40a12c:	mov	w2, #0x0                   	// #0
  40a130:	bl	4275f0 <ferror@plt+0x258b0>
  40a134:	mov	x20, x0
  40a138:	tst	x0, #0xffffffff00000000
  40a13c:	ldr	w0, [sp, #56]
  40a140:	add	x19, x19, x0
  40a144:	b.eq	40a154 <ferror@plt+0x8414>  // b.none
  40a148:	ldr	w0, [sp, #60]
  40a14c:	orr	w0, w0, #0x2
  40a150:	str	w0, [sp, #60]
  40a154:	ldr	w0, [sp, #60]
  40a158:	bl	407fcc <ferror@plt+0x628c>
  40a15c:	mov	w2, #0x5                   	// #5
  40a160:	cbz	w20, 40a184 <ferror@plt+0x8444>
  40a164:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40a168:	add	x1, x1, #0x1be
  40a16c:	mov	x0, #0x0                   	// #0
  40a170:	bl	401c70 <dcgettext@plt>
  40a174:	mov	x1, x0
  40a178:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a17c:	add	x0, x0, #0x1c4
  40a180:	b	409f50 <ferror@plt+0x8210>
  40a184:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40a188:	add	x1, x1, #0x191
  40a18c:	b	40a16c <ferror@plt+0x842c>
  40a190:	mov	x1, x20
  40a194:	mov	x0, x19
  40a198:	add	x4, sp, #0x3c
  40a19c:	add	x3, sp, #0x38
  40a1a0:	mov	w2, #0x0                   	// #0
  40a1a4:	bl	4275f0 <ferror@plt+0x258b0>
  40a1a8:	mov	x20, x0
  40a1ac:	tst	x0, #0xffffffff00000000
  40a1b0:	ldr	w0, [sp, #56]
  40a1b4:	add	x19, x19, x0
  40a1b8:	b.eq	40a1c8 <ferror@plt+0x8488>  // b.none
  40a1bc:	ldr	w0, [sp, #60]
  40a1c0:	orr	w0, w0, #0x2
  40a1c4:	str	w0, [sp, #60]
  40a1c8:	ldr	w0, [sp, #60]
  40a1cc:	bl	407fcc <ferror@plt+0x628c>
  40a1d0:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a1d4:	mov	w1, w20
  40a1d8:	add	x0, x0, #0x1e2
  40a1dc:	b	409ea4 <ferror@plt+0x8164>
  40a1e0:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a1e4:	add	x0, x0, #0x201
  40a1e8:	b	409ed0 <ferror@plt+0x8190>
  40a1ec:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a1f0:	add	x0, x0, #0x218
  40a1f4:	b	409ed0 <ferror@plt+0x8190>
  40a1f8:	mov	x1, x20
  40a1fc:	mov	x0, x19
  40a200:	add	x4, sp, #0x3c
  40a204:	add	x3, sp, #0x38
  40a208:	mov	w2, #0x0                   	// #0
  40a20c:	bl	4275f0 <ferror@plt+0x258b0>
  40a210:	mov	x20, x0
  40a214:	tst	x0, #0xffffffff00000000
  40a218:	ldr	w0, [sp, #56]
  40a21c:	add	x19, x19, x0
  40a220:	b.eq	40a230 <ferror@plt+0x84f0>  // b.none
  40a224:	ldr	w0, [sp, #60]
  40a228:	orr	w0, w0, #0x2
  40a22c:	str	w0, [sp, #60]
  40a230:	ldr	w0, [sp, #60]
  40a234:	bl	407fcc <ferror@plt+0x628c>
  40a238:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a23c:	mov	w1, w20
  40a240:	add	x0, x0, #0x22d
  40a244:	b	409ea4 <ferror@plt+0x8164>
  40a248:	mov	x1, x20
  40a24c:	mov	x0, x19
  40a250:	add	x4, sp, #0x3c
  40a254:	add	x3, sp, #0x38
  40a258:	mov	w2, #0x0                   	// #0
  40a25c:	bl	4275f0 <ferror@plt+0x258b0>
  40a260:	mov	x20, x0
  40a264:	tst	x0, #0xffffffff00000000
  40a268:	ldr	w0, [sp, #56]
  40a26c:	add	x19, x19, x0
  40a270:	b.eq	40a280 <ferror@plt+0x8540>  // b.none
  40a274:	ldr	w0, [sp, #60]
  40a278:	orr	w0, w0, #0x2
  40a27c:	str	w0, [sp, #60]
  40a280:	ldr	w0, [sp, #60]
  40a284:	bl	407fcc <ferror@plt+0x628c>
  40a288:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a28c:	mov	w1, w20
  40a290:	add	x0, x0, #0x24b
  40a294:	b	409ea4 <ferror@plt+0x8164>
  40a298:	mov	x2, x20
  40a29c:	mov	x1, x19
  40a2a0:	and	w0, w21, #0x1
  40a2a4:	b	409ee0 <ferror@plt+0x81a0>
  40a2a8:	stp	x29, x30, [sp, #-32]!
  40a2ac:	cmn	w1, #0xf
  40a2b0:	mov	x29, sp
  40a2b4:	stp	x19, x20, [sp, #16]
  40a2b8:	b.eq	40a420 <ferror@plt+0x86e0>  // b.none
  40a2bc:	mov	w20, w1
  40a2c0:	cmn	w1, #0xe
  40a2c4:	b.eq	40a42c <ferror@plt+0x86ec>  // b.none
  40a2c8:	cbz	w1, 40a438 <ferror@plt+0x86f8>
  40a2cc:	ldrh	w1, [x0, #82]
  40a2d0:	cmn	w20, #0x100
  40a2d4:	b.ne	40a2f8 <ferror@plt+0x85b8>  // b.any
  40a2d8:	cmp	w1, #0x32
  40a2dc:	b.ne	40a2f8 <ferror@plt+0x85b8>  // b.any
  40a2e0:	ldrb	w0, [x0, #31]
  40a2e4:	cmp	w0, #0x1
  40a2e8:	b.ne	40a368 <ferror@plt+0x8628>  // b.any
  40a2ec:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a2f0:	add	x19, x0, #0x275
  40a2f4:	b	40a388 <ferror@plt+0x8648>
  40a2f8:	sub	w2, w1, #0xb4
  40a2fc:	cmp	w1, #0x3e
  40a300:	and	w2, w2, #0xffff
  40a304:	ccmp	w2, #0x1, #0x0, ne  // ne = any
  40a308:	b.hi	40a314 <ferror@plt+0x85d4>  // b.pmore
  40a30c:	cmn	w20, #0xfe
  40a310:	b.eq	40a444 <ferror@plt+0x8704>  // b.none
  40a314:	cmn	w20, #0xfd
  40a318:	b.ne	40a330 <ferror@plt+0x85f0>  // b.any
  40a31c:	cmp	w1, #0x8
  40a320:	b.ne	40a368 <ferror@plt+0x8628>  // b.any
  40a324:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a328:	add	x19, x0, #0x270
  40a32c:	b	40a388 <ferror@plt+0x8648>
  40a330:	cmn	w20, #0x100
  40a334:	b.ne	40a340 <ferror@plt+0x8600>  // b.any
  40a338:	cmp	w1, #0x8c
  40a33c:	b	40a320 <ferror@plt+0x85e0>
  40a340:	cmn	w20, #0xfc
  40a344:	b.ne	40a35c <ferror@plt+0x861c>  // b.any
  40a348:	cmp	w1, #0x8
  40a34c:	b.ne	40a368 <ferror@plt+0x8628>  // b.any
  40a350:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a354:	add	x19, x0, #0x27e
  40a358:	b	40a388 <ferror@plt+0x8648>
  40a35c:	add	w1, w20, #0x100
  40a360:	cmp	w1, #0x1f
  40a364:	b.hi	40a398 <ferror@plt+0x8658>  // b.pmore
  40a368:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  40a36c:	add	x0, x0, #0x420
  40a370:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40a374:	add	x19, x0, #0x798
  40a378:	and	w2, w20, #0xffff
  40a37c:	add	x1, x1, #0x283
  40a380:	mov	x0, x19
  40a384:	bl	401980 <sprintf@plt>
  40a388:	mov	x0, x19
  40a38c:	ldp	x19, x20, [sp, #16]
  40a390:	ldp	x29, x30, [sp], #32
  40a394:	ret
  40a398:	add	w1, w20, #0xe0
  40a39c:	adrp	x19, 48b000 <warn@@Base+0x51a24>
  40a3a0:	cmp	w1, #0x1f
  40a3a4:	add	x19, x19, #0x420
  40a3a8:	b.hi	40a3c0 <ferror@plt+0x8680>  // b.pmore
  40a3ac:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40a3b0:	add	x19, x19, #0x798
  40a3b4:	and	w2, w20, #0xffff
  40a3b8:	add	x1, x1, #0x28f
  40a3bc:	b	40a380 <ferror@plt+0x8640>
  40a3c0:	cmn	w20, #0x101
  40a3c4:	b.ls	40a3dc <ferror@plt+0x869c>  // b.plast
  40a3c8:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40a3cc:	add	x19, x19, #0x798
  40a3d0:	and	w2, w20, #0xffff
  40a3d4:	add	x1, x1, #0x29b
  40a3d8:	b	40a380 <ferror@plt+0x8640>
  40a3dc:	ldr	w0, [x0, #100]
  40a3e0:	cmp	w20, w0
  40a3e4:	b.cc	40a40c <ferror@plt+0x86cc>  // b.lo, b.ul, b.last
  40a3e8:	mov	w2, #0x5                   	// #5
  40a3ec:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40a3f0:	mov	x0, #0x0                   	// #0
  40a3f4:	add	x1, x1, #0x2a7
  40a3f8:	bl	401c70 <dcgettext@plt>
  40a3fc:	add	x19, x19, #0x798
  40a400:	mov	w2, w20
  40a404:	mov	x1, x0
  40a408:	b	40a380 <ferror@plt+0x8640>
  40a40c:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40a410:	add	x19, x19, #0x798
  40a414:	mov	w2, w20
  40a418:	add	x1, x1, #0x2be
  40a41c:	b	40a380 <ferror@plt+0x8640>
  40a420:	adrp	x0, 456000 <warn@@Base+0x1ca24>
  40a424:	add	x19, x0, #0x90
  40a428:	b	40a388 <ferror@plt+0x8648>
  40a42c:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a430:	add	x19, x0, #0x271
  40a434:	b	40a388 <ferror@plt+0x8648>
  40a438:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a43c:	add	x19, x0, #0x27f
  40a440:	b	40a388 <ferror@plt+0x8648>
  40a444:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a448:	add	x19, x0, #0x266
  40a44c:	b	40a388 <ferror@plt+0x8648>
  40a450:	stp	x29, x30, [sp, #-32]!
  40a454:	cmp	w1, #0x9
  40a458:	mov	x29, sp
  40a45c:	stp	x19, x20, [sp, #16]
  40a460:	mov	w20, w1
  40a464:	b.hi	40a4e8 <ferror@plt+0x87a8>  // b.pmore
  40a468:	adrp	x1, 459000 <warn@@Base+0x1fa24>
  40a46c:	add	x1, x1, #0xe8
  40a470:	ldrb	w1, [x1, w20, uxtw]
  40a474:	adr	x2, 40a480 <ferror@plt+0x8740>
  40a478:	add	x1, x2, w1, sxtb #2
  40a47c:	br	x1
  40a480:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a484:	add	x0, x0, #0x2e0
  40a488:	ldp	x19, x20, [sp, #16]
  40a48c:	ldp	x29, x30, [sp], #32
  40a490:	ret
  40a494:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a498:	add	x0, x0, #0x2ff
  40a49c:	b	40a488 <ferror@plt+0x8748>
  40a4a0:	adrp	x0, 449000 <warn@@Base+0xfa24>
  40a4a4:	add	x0, x0, #0x79f
  40a4a8:	b	40a488 <ferror@plt+0x8748>
  40a4ac:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a4b0:	add	x0, x0, #0x2d5
  40a4b4:	b	40a488 <ferror@plt+0x8748>
  40a4b8:	adrp	x0, 445000 <warn@@Base+0xba24>
  40a4bc:	add	x0, x0, #0xa3f
  40a4c0:	b	40a488 <ferror@plt+0x8748>
  40a4c4:	adrp	x0, 44e000 <warn@@Base+0x14a24>
  40a4c8:	add	x0, x0, #0xaa4
  40a4cc:	b	40a488 <ferror@plt+0x8748>
  40a4d0:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a4d4:	add	x0, x0, #0x2db
  40a4d8:	b	40a488 <ferror@plt+0x8748>
  40a4dc:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a4e0:	add	x0, x0, #0x2da
  40a4e4:	b	40a488 <ferror@plt+0x8748>
  40a4e8:	sub	w1, w20, #0xd
  40a4ec:	cmp	w1, #0x2
  40a4f0:	b.hi	40a57c <ferror@plt+0x883c>  // b.pmore
  40a4f4:	ldrh	w0, [x0, #82]
  40a4f8:	cmp	w0, #0x28
  40a4fc:	b.ne	40a514 <ferror@plt+0x87d4>  // b.any
  40a500:	cmp	w20, #0xd
  40a504:	b.ne	40a540 <ferror@plt+0x8800>  // b.any
  40a508:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a50c:	add	x0, x0, #0x2c2
  40a510:	b	40a488 <ferror@plt+0x8748>
  40a514:	cmp	w0, #0x2b
  40a518:	b.ne	40a530 <ferror@plt+0x87f0>  // b.any
  40a51c:	cmp	w20, #0xd
  40a520:	b.ne	40a540 <ferror@plt+0x8800>  // b.any
  40a524:	adrp	x0, 44c000 <warn@@Base+0x12a24>
  40a528:	add	x0, x0, #0xcaa
  40a52c:	b	40a488 <ferror@plt+0x8748>
  40a530:	cmp	w0, #0xf
  40a534:	b.ne	40a540 <ferror@plt+0x8800>  // b.any
  40a538:	cmp	w20, #0xd
  40a53c:	b.eq	40a5e8 <ferror@plt+0x88a8>  // b.none
  40a540:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40a544:	add	x1, x1, #0x304
  40a548:	mov	w2, #0x5                   	// #5
  40a54c:	adrp	x19, 48b000 <warn@@Base+0x51a24>
  40a550:	add	x19, x19, #0x420
  40a554:	add	x19, x19, #0x7b8
  40a558:	mov	x0, #0x0                   	// #0
  40a55c:	bl	401c70 <dcgettext@plt>
  40a560:	mov	x2, x0
  40a564:	mov	w3, w20
  40a568:	mov	x0, x19
  40a56c:	mov	x1, #0x20                  	// #32
  40a570:	bl	4019e0 <snprintf@plt>
  40a574:	mov	x0, x19
  40a578:	b	40a488 <ferror@plt+0x8748>
  40a57c:	sub	w1, w20, #0xa
  40a580:	cmp	w1, #0x2
  40a584:	b.hi	40a5cc <ferror@plt+0x888c>  // b.pmore
  40a588:	ldrh	w1, [x0, #82]
  40a58c:	cmp	w1, #0xf
  40a590:	b.ne	40a5a4 <ferror@plt+0x8864>  // b.any
  40a594:	cmp	w20, #0xb
  40a598:	b.eq	40a5f4 <ferror@plt+0x88b4>  // b.none
  40a59c:	cmp	w20, #0xc
  40a5a0:	b.eq	40a600 <ferror@plt+0x88c0>  // b.none
  40a5a4:	cmp	w20, #0xa
  40a5a8:	b.ne	40a5bc <ferror@plt+0x887c>  // b.any
  40a5ac:	ldrb	w0, [x0, #31]
  40a5b0:	cmp	w0, #0x3
  40a5b4:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  40a5b8:	b.eq	40a60c <ferror@plt+0x88cc>  // b.none
  40a5bc:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40a5c0:	mov	w2, #0x5                   	// #5
  40a5c4:	add	x1, x1, #0x31d
  40a5c8:	b	40a54c <ferror@plt+0x880c>
  40a5cc:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40a5d0:	mov	w2, #0x5                   	// #5
  40a5d4:	add	x1, x1, #0x32f
  40a5d8:	b	40a54c <ferror@plt+0x880c>
  40a5dc:	adrp	x0, 450000 <warn@@Base+0x16a24>
  40a5e0:	add	x0, x0, #0x36e
  40a5e4:	b	40a488 <ferror@plt+0x8748>
  40a5e8:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a5ec:	add	x0, x0, #0x2f1
  40a5f0:	b	40a488 <ferror@plt+0x8748>
  40a5f4:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a5f8:	add	x0, x0, #0x2e7
  40a5fc:	b	40a488 <ferror@plt+0x8748>
  40a600:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a604:	add	x0, x0, #0x2cd
  40a608:	b	40a488 <ferror@plt+0x8748>
  40a60c:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a610:	add	x0, x0, #0x2fe
  40a614:	b	40a488 <ferror@plt+0x8748>
  40a618:	stp	x29, x30, [sp, #-32]!
  40a61c:	cmp	w1, #0x12
  40a620:	mov	x29, sp
  40a624:	stp	x19, x20, [sp, #16]
  40a628:	mov	w20, w1
  40a62c:	b.hi	40a710 <ferror@plt+0x89d0>  // b.pmore
  40a630:	adrp	x1, 459000 <warn@@Base+0x1fa24>
  40a634:	add	x1, x1, #0xf4
  40a638:	ldrb	w1, [x1, w20, uxtw]
  40a63c:	adr	x2, 40a648 <ferror@plt+0x8908>
  40a640:	add	x1, x2, w1, sxtb #2
  40a644:	br	x1
  40a648:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a64c:	add	x0, x0, #0x423
  40a650:	ldp	x19, x20, [sp, #16]
  40a654:	ldp	x29, x30, [sp], #32
  40a658:	ret
  40a65c:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a660:	add	x0, x0, #0x33d
  40a664:	b	40a650 <ferror@plt+0x8910>
  40a668:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a66c:	add	x0, x0, #0x34b
  40a670:	b	40a650 <ferror@plt+0x8910>
  40a674:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a678:	add	x0, x0, #0x356
  40a67c:	b	40a650 <ferror@plt+0x8910>
  40a680:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a684:	add	x0, x0, #0x365
  40a688:	b	40a650 <ferror@plt+0x8910>
  40a68c:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a690:	add	x0, x0, #0x370
  40a694:	b	40a650 <ferror@plt+0x8910>
  40a698:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a69c:	add	x0, x0, #0x37c
  40a6a0:	b	40a650 <ferror@plt+0x8910>
  40a6a4:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a6a8:	add	x0, x0, #0x38b
  40a6ac:	b	40a650 <ferror@plt+0x8910>
  40a6b0:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a6b4:	add	x0, x0, #0x398
  40a6b8:	b	40a650 <ferror@plt+0x8910>
  40a6bc:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a6c0:	add	x0, x0, #0x3a9
  40a6c4:	b	40a650 <ferror@plt+0x8910>
  40a6c8:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a6cc:	add	x0, x0, #0x3b8
  40a6d0:	b	40a650 <ferror@plt+0x8910>
  40a6d4:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a6d8:	add	x0, x0, #0x3c6
  40a6dc:	b	40a650 <ferror@plt+0x8910>
  40a6e0:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a6e4:	add	x0, x0, #0x3db
  40a6e8:	b	40a650 <ferror@plt+0x8910>
  40a6ec:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a6f0:	add	x0, x0, #0x3e0
  40a6f4:	b	40a650 <ferror@plt+0x8910>
  40a6f8:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a6fc:	add	x0, x0, #0x3e8
  40a700:	b	40a650 <ferror@plt+0x8910>
  40a704:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a708:	add	x0, x0, #0x3f6
  40a70c:	b	40a650 <ferror@plt+0x8910>
  40a710:	cmp	w20, #0x3f
  40a714:	b.ls	40a738 <ferror@plt+0x89f8>  // b.plast
  40a718:	ldrh	w0, [x0]
  40a71c:	cmp	w0, #0x8c
  40a720:	b.eq	40a7c8 <ferror@plt+0x8a88>  // b.none
  40a724:	b.hi	40a774 <ferror@plt+0x8a34>  // b.pmore
  40a728:	cmp	w0, #0x28
  40a72c:	b.eq	40a788 <ferror@plt+0x8a48>  // b.none
  40a730:	cmp	w0, #0x69
  40a734:	b.eq	40a7a4 <ferror@plt+0x8a64>  // b.none
  40a738:	adrp	x19, 48b000 <warn@@Base+0x51a24>
  40a73c:	add	x19, x19, #0x420
  40a740:	add	x19, x19, #0x7d8
  40a744:	mov	w2, #0x5                   	// #5
  40a748:	adrp	x1, 440000 <warn@@Base+0x6a24>
  40a74c:	mov	x0, #0x0                   	// #0
  40a750:	add	x1, x1, #0x2f8
  40a754:	bl	401c70 <dcgettext@plt>
  40a758:	mov	w3, w20
  40a75c:	mov	x2, x0
  40a760:	mov	x1, #0x20                  	// #32
  40a764:	mov	x0, x19
  40a768:	bl	4019e0 <snprintf@plt>
  40a76c:	mov	x0, x19
  40a770:	b	40a650 <ferror@plt+0x8910>
  40a774:	cmp	w0, #0xdd
  40a778:	b.eq	40a7a4 <ferror@plt+0x8a64>  // b.none
  40a77c:	mov	w1, #0x1059                	// #4185
  40a780:	cmp	w0, w1
  40a784:	b	40a734 <ferror@plt+0x89f4>
  40a788:	cmp	w20, #0x41
  40a78c:	b.eq	40a800 <ferror@plt+0x8ac0>  // b.none
  40a790:	cmp	w20, #0x61
  40a794:	b.ne	40a738 <ferror@plt+0x89f8>  // b.any
  40a798:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  40a79c:	add	x0, x0, #0xe95
  40a7a0:	b	40a650 <ferror@plt+0x8910>
  40a7a4:	cmp	w20, #0xff
  40a7a8:	b.ne	40a738 <ferror@plt+0x89f8>  // b.any
  40a7ac:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40a7b0:	add	x1, x1, #0x446
  40a7b4:	mov	w2, #0x5                   	// #5
  40a7b8:	ldp	x19, x20, [sp, #16]
  40a7bc:	mov	x0, #0x0                   	// #0
  40a7c0:	ldp	x29, x30, [sp], #32
  40a7c4:	b	401c70 <dcgettext@plt>
  40a7c8:	cmp	w20, #0x40
  40a7cc:	b.eq	40a7e4 <ferror@plt+0x8aa4>  // b.none
  40a7d0:	cmp	w20, #0x41
  40a7d4:	b.ne	40a738 <ferror@plt+0x89f8>  // b.any
  40a7d8:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a7dc:	add	x0, x0, #0x43a
  40a7e0:	b	40a650 <ferror@plt+0x8910>
  40a7e4:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40a7e8:	mov	w2, #0x5                   	// #5
  40a7ec:	add	x1, x1, #0x455
  40a7f0:	b	40a7b8 <ferror@plt+0x8a78>
  40a7f4:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a7f8:	add	x0, x0, #0x413
  40a7fc:	b	40a650 <ferror@plt+0x8910>
  40a800:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a804:	add	x0, x0, #0x430
  40a808:	b	40a650 <ferror@plt+0x8910>
  40a80c:	and	w3, w1, #0xff000000
  40a810:	mov	w2, #0x78000000            	// #2013265920
  40a814:	cmp	w3, w2
  40a818:	b.ne	40a828 <ferror@plt+0x8ae8>  // b.any
  40a81c:	ubfx	x1, x1, #16, #8
  40a820:	add	x0, x0, #0x52
  40a824:	b	40a618 <ferror@plt+0x88d8>
  40a828:	mov	w0, #0x6                   	// #6
  40a82c:	movk	w0, #0x6000, lsl #16
  40a830:	cmp	w1, w0
  40a834:	b.hi	40a878 <ferror@plt+0x8b38>  // b.pmore
  40a838:	mov	w0, #0x5fffffff            	// #1610612735
  40a83c:	cmp	w1, w0
  40a840:	b.ls	40a8e8 <ferror@plt+0x8ba8>  // b.plast
  40a844:	mov	w0, #0x9fffffff            	// #-1610612737
  40a848:	add	w1, w1, w0
  40a84c:	cmp	w1, #0x5
  40a850:	b.hi	40a86c <ferror@plt+0x8b2c>  // b.pmore
  40a854:	adrp	x0, 459000 <warn@@Base+0x1fa24>
  40a858:	add	x0, x0, #0x108
  40a85c:	ldrb	w0, [x0, w1, uxtw]
  40a860:	adr	x1, 40a86c <ferror@plt+0x8b2c>
  40a864:	add	x0, x1, w0, sxtb #2
  40a868:	br	x0
  40a86c:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a870:	add	x0, x0, #0x466
  40a874:	ret
  40a878:	mov	w0, #0x1                   	// #1
  40a87c:	movk	w0, #0x7000, lsl #16
  40a880:	cmp	w1, w0
  40a884:	b.eq	40a8fc <ferror@plt+0x8bbc>  // b.none
  40a888:	mov	w0, #0x79000000            	// #2030043136
  40a88c:	cmp	w1, w0
  40a890:	b.eq	40a908 <ferror@plt+0x8bc8>  // b.none
  40a894:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a898:	mov	w2, #0x70000000            	// #1879048192
  40a89c:	add	x0, x0, #0x4e5
  40a8a0:	cmp	w1, w2
  40a8a4:	csel	x0, x0, xzr, eq  // eq = none
  40a8a8:	b	40a874 <ferror@plt+0x8b34>
  40a8ac:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a8b0:	add	x0, x0, #0x4a4
  40a8b4:	b	40a874 <ferror@plt+0x8b34>
  40a8b8:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a8bc:	add	x0, x0, #0x4ae
  40a8c0:	b	40a874 <ferror@plt+0x8b34>
  40a8c4:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a8c8:	add	x0, x0, #0x4bc
  40a8cc:	b	40a874 <ferror@plt+0x8b34>
  40a8d0:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a8d4:	add	x0, x0, #0x4c9
  40a8d8:	b	40a874 <ferror@plt+0x8b34>
  40a8dc:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a8e0:	add	x0, x0, #0x4db
  40a8e4:	b	40a874 <ferror@plt+0x8b34>
  40a8e8:	mov	x0, #0x0                   	// #0
  40a8ec:	b	40a874 <ferror@plt+0x8b34>
  40a8f0:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a8f4:	add	x0, x0, #0x491
  40a8f8:	b	40a874 <ferror@plt+0x8b34>
  40a8fc:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a900:	add	x0, x0, #0x470
  40a904:	b	40a874 <ferror@plt+0x8b34>
  40a908:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a90c:	add	x0, x0, #0x47d
  40a910:	b	40a874 <ferror@plt+0x8b34>
  40a914:	stp	x29, x30, [sp, #-32]!
  40a918:	cmp	w1, #0x2
  40a91c:	mov	x29, sp
  40a920:	stp	x19, x20, [sp, #16]
  40a924:	mov	w20, w1
  40a928:	b.hi	40a94c <ferror@plt+0x8c0c>  // b.pmore
  40a92c:	adrp	x0, 459000 <warn@@Base+0x1fa24>
  40a930:	add	x0, x0, #0xa38
  40a934:	add	x0, x0, #0x590
  40a938:	ldr	x19, [x0, w20, uxtw #3]
  40a93c:	mov	x0, x19
  40a940:	ldp	x19, x20, [sp, #16]
  40a944:	ldp	x29, x30, [sp], #32
  40a948:	ret
  40a94c:	sub	w1, w1, #0xd
  40a950:	cmp	w1, #0x2
  40a954:	b.hi	40a990 <ferror@plt+0x8c50>  // b.pmore
  40a958:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40a95c:	add	x1, x1, #0x304
  40a960:	mov	w2, #0x5                   	// #5
  40a964:	adrp	x19, 48b000 <warn@@Base+0x51a24>
  40a968:	add	x19, x19, #0x420
  40a96c:	add	x19, x19, #0x7f8
  40a970:	mov	x0, #0x0                   	// #0
  40a974:	bl	401c70 <dcgettext@plt>
  40a978:	mov	x2, x0
  40a97c:	mov	w3, w20
  40a980:	mov	x0, x19
  40a984:	mov	x1, #0x20                  	// #32
  40a988:	bl	4019e0 <snprintf@plt>
  40a98c:	b	40a93c <ferror@plt+0x8bfc>
  40a990:	sub	w1, w20, #0xa
  40a994:	cmp	w1, #0x2
  40a998:	b.hi	40a9c0 <ferror@plt+0x8c80>  // b.pmore
  40a99c:	cmp	w20, #0xa
  40a9a0:	b.ne	40a9b0 <ferror@plt+0x8c70>  // b.any
  40a9a4:	ldrb	w0, [x0]
  40a9a8:	cmp	w0, #0x3
  40a9ac:	b.eq	40a9d0 <ferror@plt+0x8c90>  // b.none
  40a9b0:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40a9b4:	mov	w2, #0x5                   	// #5
  40a9b8:	add	x1, x1, #0x31d
  40a9bc:	b	40a964 <ferror@plt+0x8c24>
  40a9c0:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40a9c4:	mov	w2, #0x5                   	// #5
  40a9c8:	add	x1, x1, #0x32f
  40a9cc:	b	40a964 <ferror@plt+0x8c24>
  40a9d0:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40a9d4:	add	x19, x0, #0x4ef
  40a9d8:	b	40a93c <ferror@plt+0x8bfc>
  40a9dc:	stp	x29, x30, [sp, #-32]!
  40a9e0:	and	w0, w0, #0xffff
  40a9e4:	cmp	w0, #0x4
  40a9e8:	mov	x29, sp
  40a9ec:	stp	x19, x20, [sp, #16]
  40a9f0:	mov	w19, w1
  40a9f4:	b.ne	40ae2c <ferror@plt+0x90ec>  // b.any
  40a9f8:	cmp	w1, #0x10f
  40a9fc:	b.hi	40aabc <ferror@plt+0x8d7c>  // b.pmore
  40aa00:	cmp	w1, #0xff
  40aa04:	b.hi	40aa80 <ferror@plt+0x8d40>  // b.pmore
  40aa08:	sub	w1, w1, #0x1
  40aa0c:	cmp	w1, #0x11
  40aa10:	b.ls	40aaa4 <ferror@plt+0x8d64>  // b.plast
  40aa14:	adrp	x20, 48b000 <warn@@Base+0x51a24>
  40aa18:	add	x20, x20, #0x420
  40aa1c:	add	x20, x20, #0x818
  40aa20:	mov	w2, #0x5                   	// #5
  40aa24:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40aa28:	mov	x0, #0x0                   	// #0
  40aa2c:	add	x1, x1, #0xcdc
  40aa30:	bl	401c70 <dcgettext@plt>
  40aa34:	mov	w3, w19
  40aa38:	mov	x2, x0
  40aa3c:	mov	x1, #0x40                  	// #64
  40aa40:	mov	x0, x20
  40aa44:	bl	4019e0 <snprintf@plt>
  40aa48:	mov	x0, x20
  40aa4c:	ldp	x19, x20, [sp, #16]
  40aa50:	ldp	x29, x30, [sp], #32
  40aa54:	ret
  40aa58:	sub	w19, w19, #0x301
  40aa5c:	cmp	w19, #0xb
  40aa60:	b.hi	40ace8 <ferror@plt+0x8fa8>  // b.pmore
  40aa64:	adrp	x0, 459000 <warn@@Base+0x1fa24>
  40aa68:	mov	w2, #0x5                   	// #5
  40aa6c:	add	x0, x0, #0x110
  40aa70:	ldrh	w0, [x0, w19, uxtw #1]
  40aa74:	adr	x1, 40aa80 <ferror@plt+0x8d40>
  40aa78:	add	x0, x1, w0, sxth #2
  40aa7c:	br	x0
  40aa80:	sub	w1, w1, #0x100
  40aa84:	cmp	w1, #0xf
  40aa88:	b.hi	40aa14 <ferror@plt+0x8cd4>  // b.pmore
  40aa8c:	adrp	x0, 459000 <warn@@Base+0x1fa24>
  40aa90:	add	x0, x0, #0x128
  40aa94:	ldrh	w0, [x0, w1, uxtw #1]
  40aa98:	adr	x1, 40aaa4 <ferror@plt+0x8d64>
  40aa9c:	add	x0, x1, w0, sxth #2
  40aaa0:	br	x0
  40aaa4:	adrp	x0, 459000 <warn@@Base+0x1fa24>
  40aaa8:	add	x0, x0, #0x148
  40aaac:	ldrh	w0, [x0, w1, uxtw #1]
  40aab0:	adr	x1, 40aabc <ferror@plt+0x8d7c>
  40aab4:	add	x0, x1, w0, sxth #2
  40aab8:	br	x0
  40aabc:	cmp	w1, #0x30c
  40aac0:	b.hi	40aaf4 <ferror@plt+0x8db4>  // b.pmore
  40aac4:	cmp	w1, #0x2ff
  40aac8:	b.hi	40aa58 <ferror@plt+0x8d18>  // b.pmore
  40aacc:	cmp	w1, #0x201
  40aad0:	b.eq	40acc8 <ferror@plt+0x8f88>  // b.none
  40aad4:	cmp	w1, #0x202
  40aad8:	b.eq	40acd8 <ferror@plt+0x8f98>  // b.none
  40aadc:	cmp	w1, #0x200
  40aae0:	b.ne	40aa14 <ferror@plt+0x8cd4>  // b.any
  40aae4:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40aae8:	mov	w2, #0x5                   	// #5
  40aaec:	add	x1, x1, #0x829
  40aaf0:	b	40ab78 <ferror@plt+0x8e38>
  40aaf4:	cmp	w1, #0x403
  40aaf8:	b.hi	40ab2c <ferror@plt+0x8dec>  // b.pmore
  40aafc:	cmp	w1, #0x3ff
  40ab00:	b.ls	40aa14 <ferror@plt+0x8cd4>  // b.plast
  40ab04:	sub	w19, w19, #0x401
  40ab08:	cmp	w19, #0x2
  40ab0c:	b.hi	40ad88 <ferror@plt+0x9048>  // b.pmore
  40ab10:	adrp	x0, 459000 <warn@@Base+0x1fa24>
  40ab14:	mov	w2, #0x5                   	// #5
  40ab18:	add	x0, x0, #0x16c
  40ab1c:	ldrh	w0, [x0, w19, uxtw #1]
  40ab20:	adr	x1, 40ab2c <ferror@plt+0x8dec>
  40ab24:	add	x0, x1, w0, sxth #2
  40ab28:	br	x0
  40ab2c:	mov	w0, #0x2b7f                	// #11135
  40ab30:	movk	w0, #0x46e6, lsl #16
  40ab34:	cmp	w1, w0
  40ab38:	b.eq	40abc8 <ferror@plt+0x8e88>  // b.none
  40ab3c:	mov	w0, #0x4749                	// #18249
  40ab40:	movk	w0, #0x5349, lsl #16
  40ab44:	cmp	w1, w0
  40ab48:	b.eq	40ae1c <ferror@plt+0x90dc>  // b.none
  40ab4c:	mov	w0, #0x4c45                	// #19525
  40ab50:	movk	w0, #0x4649, lsl #16
  40ab54:	cmp	w1, w0
  40ab58:	b.ne	40aa14 <ferror@plt+0x8cd4>  // b.any
  40ab5c:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40ab60:	mov	w2, #0x5                   	// #5
  40ab64:	add	x1, x1, #0xc99
  40ab68:	b	40ab78 <ferror@plt+0x8e38>
  40ab6c:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40ab70:	add	x1, x1, #0x4f6
  40ab74:	mov	w2, #0x5                   	// #5
  40ab78:	ldp	x19, x20, [sp, #16]
  40ab7c:	mov	x0, #0x0                   	// #0
  40ab80:	ldp	x29, x30, [sp], #32
  40ab84:	b	401c70 <dcgettext@plt>
  40ab88:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40ab8c:	mov	w2, #0x5                   	// #5
  40ab90:	add	x1, x1, #0x511
  40ab94:	b	40ab78 <ferror@plt+0x8e38>
  40ab98:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40ab9c:	mov	w2, #0x5                   	// #5
  40aba0:	add	x1, x1, #0x532
  40aba4:	b	40ab78 <ferror@plt+0x8e38>
  40aba8:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40abac:	mov	w2, #0x5                   	// #5
  40abb0:	add	x1, x1, #0x559
  40abb4:	b	40ab78 <ferror@plt+0x8e38>
  40abb8:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40abbc:	mov	w2, #0x5                   	// #5
  40abc0:	add	x1, x1, #0x57a
  40abc4:	b	40ab78 <ferror@plt+0x8e38>
  40abc8:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40abcc:	mov	w2, #0x5                   	// #5
  40abd0:	add	x1, x1, #0x599
  40abd4:	b	40ab78 <ferror@plt+0x8e38>
  40abd8:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40abdc:	mov	w2, #0x5                   	// #5
  40abe0:	add	x1, x1, #0x5be
  40abe4:	b	40ab78 <ferror@plt+0x8e38>
  40abe8:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40abec:	mov	w2, #0x5                   	// #5
  40abf0:	add	x1, x1, #0x5e1
  40abf4:	b	40ab78 <ferror@plt+0x8e38>
  40abf8:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40abfc:	mov	w2, #0x5                   	// #5
  40ac00:	add	x1, x1, #0x600
  40ac04:	b	40ab78 <ferror@plt+0x8e38>
  40ac08:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40ac0c:	mov	w2, #0x5                   	// #5
  40ac10:	add	x1, x1, #0x61e
  40ac14:	b	40ab78 <ferror@plt+0x8e38>
  40ac18:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40ac1c:	mov	w2, #0x5                   	// #5
  40ac20:	add	x1, x1, #0x63c
  40ac24:	b	40ab78 <ferror@plt+0x8e38>
  40ac28:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40ac2c:	mov	w2, #0x5                   	// #5
  40ac30:	add	x1, x1, #0x65c
  40ac34:	b	40ab78 <ferror@plt+0x8e38>
  40ac38:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40ac3c:	mov	w2, #0x5                   	// #5
  40ac40:	add	x1, x1, #0x67b
  40ac44:	b	40ab78 <ferror@plt+0x8e38>
  40ac48:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40ac4c:	mov	w2, #0x5                   	// #5
  40ac50:	add	x1, x1, #0x69a
  40ac54:	b	40ab78 <ferror@plt+0x8e38>
  40ac58:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40ac5c:	mov	w2, #0x5                   	// #5
  40ac60:	add	x1, x1, #0x6ca
  40ac64:	b	40ab78 <ferror@plt+0x8e38>
  40ac68:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40ac6c:	mov	w2, #0x5                   	// #5
  40ac70:	add	x1, x1, #0x705
  40ac74:	b	40ab78 <ferror@plt+0x8e38>
  40ac78:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40ac7c:	mov	w2, #0x5                   	// #5
  40ac80:	add	x1, x1, #0x739
  40ac84:	b	40ab78 <ferror@plt+0x8e38>
  40ac88:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40ac8c:	mov	w2, #0x5                   	// #5
  40ac90:	add	x1, x1, #0x769
  40ac94:	b	40ab78 <ferror@plt+0x8e38>
  40ac98:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40ac9c:	mov	w2, #0x5                   	// #5
  40aca0:	add	x1, x1, #0x79a
  40aca4:	b	40ab78 <ferror@plt+0x8e38>
  40aca8:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40acac:	mov	w2, #0x5                   	// #5
  40acb0:	add	x1, x1, #0x7c9
  40acb4:	b	40ab78 <ferror@plt+0x8e38>
  40acb8:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40acbc:	mov	w2, #0x5                   	// #5
  40acc0:	add	x1, x1, #0x7f8
  40acc4:	b	40ab78 <ferror@plt+0x8e38>
  40acc8:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40accc:	mov	w2, #0x5                   	// #5
  40acd0:	add	x1, x1, #0x84a
  40acd4:	b	40ab78 <ferror@plt+0x8e38>
  40acd8:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40acdc:	mov	w2, #0x5                   	// #5
  40ace0:	add	x1, x1, #0x86e
  40ace4:	b	40ab78 <ferror@plt+0x8e38>
  40ace8:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40acec:	mov	w2, #0x5                   	// #5
  40acf0:	add	x1, x1, #0x897
  40acf4:	b	40ab78 <ferror@plt+0x8e38>
  40acf8:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40acfc:	add	x1, x1, #0x8c6
  40ad00:	b	40ab78 <ferror@plt+0x8e38>
  40ad04:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40ad08:	add	x1, x1, #0x8ea
  40ad0c:	b	40ab78 <ferror@plt+0x8e38>
  40ad10:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40ad14:	add	x1, x1, #0x918
  40ad18:	b	40ab78 <ferror@plt+0x8e38>
  40ad1c:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40ad20:	add	x1, x1, #0x949
  40ad24:	b	40ab78 <ferror@plt+0x8e38>
  40ad28:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40ad2c:	add	x1, x1, #0x96f
  40ad30:	b	40ab78 <ferror@plt+0x8e38>
  40ad34:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40ad38:	add	x1, x1, #0x995
  40ad3c:	b	40ab78 <ferror@plt+0x8e38>
  40ad40:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40ad44:	add	x1, x1, #0x9cb
  40ad48:	b	40ab78 <ferror@plt+0x8e38>
  40ad4c:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40ad50:	add	x1, x1, #0x9ff
  40ad54:	b	40ab78 <ferror@plt+0x8e38>
  40ad58:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40ad5c:	add	x1, x1, #0xa2f
  40ad60:	b	40ab78 <ferror@plt+0x8e38>
  40ad64:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40ad68:	add	x1, x1, #0xa68
  40ad6c:	b	40ab78 <ferror@plt+0x8e38>
  40ad70:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40ad74:	add	x1, x1, #0xa98
  40ad78:	b	40ab78 <ferror@plt+0x8e38>
  40ad7c:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40ad80:	add	x1, x1, #0xac7
  40ad84:	b	40ab78 <ferror@plt+0x8e38>
  40ad88:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40ad8c:	mov	w2, #0x5                   	// #5
  40ad90:	add	x1, x1, #0xafe
  40ad94:	b	40ab78 <ferror@plt+0x8e38>
  40ad98:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40ad9c:	add	x1, x1, #0xb1d
  40ada0:	b	40ab78 <ferror@plt+0x8e38>
  40ada4:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40ada8:	add	x1, x1, #0xb3e
  40adac:	b	40ab78 <ferror@plt+0x8e38>
  40adb0:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40adb4:	add	x1, x1, #0xb74
  40adb8:	b	40ab78 <ferror@plt+0x8e38>
  40adbc:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40adc0:	mov	w2, #0x5                   	// #5
  40adc4:	add	x1, x1, #0xbaa
  40adc8:	b	40ab78 <ferror@plt+0x8e38>
  40adcc:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40add0:	mov	w2, #0x5                   	// #5
  40add4:	add	x1, x1, #0xbc9
  40add8:	b	40ab78 <ferror@plt+0x8e38>
  40addc:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40ade0:	mov	w2, #0x5                   	// #5
  40ade4:	add	x1, x1, #0xbee
  40ade8:	b	40ab78 <ferror@plt+0x8e38>
  40adec:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40adf0:	mov	w2, #0x5                   	// #5
  40adf4:	add	x1, x1, #0xc0b
  40adf8:	b	40ab78 <ferror@plt+0x8e38>
  40adfc:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40ae00:	mov	w2, #0x5                   	// #5
  40ae04:	add	x1, x1, #0xc30
  40ae08:	b	40ab78 <ferror@plt+0x8e38>
  40ae0c:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40ae10:	mov	w2, #0x5                   	// #5
  40ae14:	add	x1, x1, #0xc53
  40ae18:	b	40ab78 <ferror@plt+0x8e38>
  40ae1c:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40ae20:	mov	w2, #0x5                   	// #5
  40ae24:	add	x1, x1, #0xc7d
  40ae28:	b	40ab78 <ferror@plt+0x8e38>
  40ae2c:	cmp	w1, #0x100
  40ae30:	b.eq	40ae80 <ferror@plt+0x9140>  // b.none
  40ae34:	b.hi	40ae58 <ferror@plt+0x9118>  // b.pmore
  40ae38:	cmp	w1, #0x1
  40ae3c:	b.eq	40ae70 <ferror@plt+0x9130>  // b.none
  40ae40:	cmp	w1, #0x2
  40ae44:	b.ne	40aa14 <ferror@plt+0x8cd4>  // b.any
  40ae48:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40ae4c:	mov	w2, #0x5                   	// #5
  40ae50:	add	x1, x1, #0xcc5
  40ae54:	b	40ab78 <ferror@plt+0x8e38>
  40ae58:	cmp	w1, #0x101
  40ae5c:	b.ne	40aa14 <ferror@plt+0x8cd4>  // b.any
  40ae60:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  40ae64:	mov	w2, #0x5                   	// #5
  40ae68:	add	x1, x1, #0xa7d
  40ae6c:	b	40ab78 <ferror@plt+0x8e38>
  40ae70:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40ae74:	mov	w2, #0x5                   	// #5
  40ae78:	add	x1, x1, #0xcb0
  40ae7c:	b	40ab78 <ferror@plt+0x8e38>
  40ae80:	adrp	x1, 443000 <warn@@Base+0x9a24>
  40ae84:	mov	w2, #0x5                   	// #5
  40ae88:	add	x1, x1, #0x37c
  40ae8c:	b	40ab78 <ferror@plt+0x8e38>
  40ae90:	stp	x29, x30, [sp, #-80]!
  40ae94:	mov	x29, sp
  40ae98:	str	x25, [sp, #64]
  40ae9c:	mov	x25, x0
  40aea0:	ldr	x0, [x0, #112]
  40aea4:	stp	x19, x20, [sp, #16]
  40aea8:	stp	x21, x22, [sp, #32]
  40aeac:	stp	x23, x24, [sp, #48]
  40aeb0:	cbz	x0, 40aedc <ferror@plt+0x919c>
  40aeb4:	adrp	x21, 43d000 <warn@@Base+0x3a24>
  40aeb8:	adrp	x22, 43d000 <warn@@Base+0x3a24>
  40aebc:	mov	x20, x1
  40aec0:	add	x21, x21, #0xbce
  40aec4:	add	x22, x22, #0xbc1
  40aec8:	mov	w19, #0x0                   	// #0
  40aecc:	mov	w24, #0x50                  	// #80
  40aed0:	ldr	w0, [x25, #100]
  40aed4:	cmp	w19, w0
  40aed8:	b.cc	40aef8 <ferror@plt+0x91b8>  // b.lo, b.ul, b.last
  40aedc:	mov	x0, #0x0                   	// #0
  40aee0:	ldp	x19, x20, [sp, #16]
  40aee4:	ldp	x21, x22, [sp, #32]
  40aee8:	ldp	x23, x24, [sp, #48]
  40aeec:	ldr	x25, [sp, #64]
  40aef0:	ldp	x29, x30, [sp], #80
  40aef4:	ret
  40aef8:	ldr	x0, [x25, #112]
  40aefc:	umull	x23, w19, w24
  40af00:	cmn	x0, x23
  40af04:	b.ne	40af34 <ferror@plt+0x91f4>  // b.any
  40af08:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  40af0c:	add	x1, x1, #0xbba
  40af10:	mov	w2, #0x5                   	// #5
  40af14:	mov	x0, #0x0                   	// #0
  40af18:	bl	401c70 <dcgettext@plt>
  40af1c:	mov	x1, x20
  40af20:	bl	401bb0 <strcmp@plt>
  40af24:	cbnz	w0, 40af6c <ferror@plt+0x922c>
  40af28:	ldr	x0, [x25, #112]
  40af2c:	add	x0, x0, x23
  40af30:	b	40aee0 <ferror@plt+0x91a0>
  40af34:	ldr	x2, [x25, #128]
  40af38:	cbnz	x2, 40af48 <ferror@plt+0x9208>
  40af3c:	mov	x1, x22
  40af40:	mov	w2, #0x5                   	// #5
  40af44:	b	40af14 <ferror@plt+0x91d4>
  40af48:	ldr	x1, [x25, #136]
  40af4c:	ldr	w0, [x0, x23]
  40af50:	cmp	x0, x1
  40af54:	b.cc	40af64 <ferror@plt+0x9224>  // b.lo, b.ul, b.last
  40af58:	mov	x1, x21
  40af5c:	mov	w2, #0x5                   	// #5
  40af60:	b	40af14 <ferror@plt+0x91d4>
  40af64:	add	x0, x2, x0
  40af68:	b	40af1c <ferror@plt+0x91dc>
  40af6c:	add	w19, w19, #0x1
  40af70:	b	40aed0 <ferror@plt+0x9190>
  40af74:	stp	x29, x30, [sp, #-80]!
  40af78:	mov	x29, sp
  40af7c:	str	x25, [sp, #64]
  40af80:	mov	x25, x0
  40af84:	ldr	x0, [x0, #112]
  40af88:	stp	x19, x20, [sp, #16]
  40af8c:	stp	x21, x22, [sp, #32]
  40af90:	stp	x23, x24, [sp, #48]
  40af94:	cbz	x0, 40b020 <ferror@plt+0x92e0>
  40af98:	mov	x21, x1
  40af9c:	mov	x20, x2
  40afa0:	cbz	x2, 40afc0 <ferror@plt+0x9280>
  40afa4:	adrp	x22, 43d000 <warn@@Base+0x3a24>
  40afa8:	adrp	x23, 43d000 <warn@@Base+0x3a24>
  40afac:	add	x22, x22, #0xbce
  40afb0:	add	x23, x23, #0xbc1
  40afb4:	mov	w24, #0x50                  	// #80
  40afb8:	ldr	w19, [x20], #4
  40afbc:	cbnz	w19, 40afe0 <ferror@plt+0x92a0>
  40afc0:	mov	x1, x21
  40afc4:	mov	x0, x25
  40afc8:	ldp	x19, x20, [sp, #16]
  40afcc:	ldp	x21, x22, [sp, #32]
  40afd0:	ldp	x23, x24, [sp, #48]
  40afd4:	ldr	x25, [sp, #64]
  40afd8:	ldp	x29, x30, [sp], #80
  40afdc:	b	40ae90 <ferror@plt+0x9150>
  40afe0:	ldr	w0, [x25, #100]
  40afe4:	cmp	w0, w19
  40afe8:	b.ls	40afb8 <ferror@plt+0x9278>  // b.plast
  40afec:	ldr	x3, [x25, #128]
  40aff0:	umull	x19, w19, w24
  40aff4:	ldr	x0, [x25, #112]
  40aff8:	cbnz	x3, 40b038 <ferror@plt+0x92f8>
  40affc:	mov	x1, x23
  40b000:	mov	w2, #0x5                   	// #5
  40b004:	mov	x0, #0x0                   	// #0
  40b008:	bl	401c70 <dcgettext@plt>
  40b00c:	mov	x1, x21
  40b010:	bl	401bb0 <strcmp@plt>
  40b014:	cbnz	w0, 40afb8 <ferror@plt+0x9278>
  40b018:	ldr	x0, [x25, #112]
  40b01c:	add	x0, x0, x19
  40b020:	ldp	x19, x20, [sp, #16]
  40b024:	ldp	x21, x22, [sp, #32]
  40b028:	ldp	x23, x24, [sp, #48]
  40b02c:	ldr	x25, [sp, #64]
  40b030:	ldp	x29, x30, [sp], #80
  40b034:	ret
  40b038:	ldr	x1, [x25, #136]
  40b03c:	ldr	w0, [x0, x19]
  40b040:	cmp	x0, x1
  40b044:	b.cc	40b054 <ferror@plt+0x9314>  // b.lo, b.ul, b.last
  40b048:	mov	x1, x22
  40b04c:	mov	w2, #0x5                   	// #5
  40b050:	b	40b004 <ferror@plt+0x92c4>
  40b054:	add	x0, x3, x0
  40b058:	b	40b00c <ferror@plt+0x92cc>
  40b05c:	stp	x29, x30, [sp, #-240]!
  40b060:	mov	x29, sp
  40b064:	ldr	w3, [x0, #100]
  40b068:	stp	x19, x20, [sp, #16]
  40b06c:	mov	x19, x0
  40b070:	stp	x21, x22, [sp, #32]
  40b074:	stp	x23, x24, [sp, #48]
  40b078:	stp	x25, x26, [sp, #64]
  40b07c:	stp	x27, x28, [sp, #80]
  40b080:	str	xzr, [x0, #112]
  40b084:	cbnz	w3, 40b0f8 <ferror@plt+0x93b8>
  40b088:	ldr	x0, [x0, #56]
  40b08c:	cbz	x0, 40b0c8 <ferror@plt+0x9388>
  40b090:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40b094:	add	x1, x1, #0xe51
  40b098:	mov	w2, #0x5                   	// #5
  40b09c:	mov	x0, #0x0                   	// #0
  40b0a0:	bl	401c70 <dcgettext@plt>
  40b0a4:	bl	4395dc <warn@@Base>
  40b0a8:	mov	w0, #0x0                   	// #0
  40b0ac:	ldp	x19, x20, [sp, #16]
  40b0b0:	ldp	x21, x22, [sp, #32]
  40b0b4:	ldp	x23, x24, [sp, #48]
  40b0b8:	ldp	x25, x26, [sp, #64]
  40b0bc:	ldp	x27, x28, [sp, #80]
  40b0c0:	ldp	x29, x30, [sp], #240
  40b0c4:	ret
  40b0c8:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  40b0cc:	ldr	w0, [x0, #3224]
  40b0d0:	cbnz	w0, 40b0dc <ferror@plt+0x939c>
  40b0d4:	mov	w0, #0x1                   	// #1
  40b0d8:	b	40b0ac <ferror@plt+0x936c>
  40b0dc:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40b0e0:	add	x1, x1, #0xeb5
  40b0e4:	mov	w2, #0x5                   	// #5
  40b0e8:	mov	x0, #0x0                   	// #0
  40b0ec:	bl	401c70 <dcgettext@plt>
  40b0f0:	bl	401cc0 <printf@plt>
  40b0f4:	b	40b0d4 <ferror@plt+0x9394>
  40b0f8:	adrp	x24, 48b000 <warn@@Base+0x51a24>
  40b0fc:	add	x21, x24, #0x420
  40b100:	ldr	w0, [x21, #2168]
  40b104:	cbz	w0, 40b13c <ferror@plt+0x93fc>
  40b108:	ldr	w0, [x21, #2172]
  40b10c:	cbnz	w0, 40b13c <ferror@plt+0x93fc>
  40b110:	mov	w3, w3
  40b114:	mov	w4, #0x5                   	// #5
  40b118:	adrp	x2, 441000 <warn@@Base+0x7a24>
  40b11c:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40b120:	add	x2, x2, #0xedb
  40b124:	add	x1, x1, #0xf14
  40b128:	mov	x0, #0x0                   	// #0
  40b12c:	bl	401c20 <dcngettext@plt>
  40b130:	ldr	w1, [x19, #100]
  40b134:	ldr	x2, [x19, #56]
  40b138:	bl	401cc0 <printf@plt>
  40b13c:	ldr	w0, [x24, #1056]
  40b140:	mov	w1, #0x0                   	// #0
  40b144:	cbz	w0, 40b1dc <ferror@plt+0x949c>
  40b148:	mov	x0, x19
  40b14c:	bl	405628 <ferror@plt+0x38e8>
  40b150:	cbz	w0, 40b0a8 <ferror@plt+0x9368>
  40b154:	ldr	w20, [x19, #104]
  40b158:	cbnz	w20, 40b1e8 <ferror@plt+0x94a8>
  40b15c:	ldr	w0, [x24, #1056]
  40b160:	adrp	x20, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  40b164:	mov	w1, #0x8                   	// #8
  40b168:	str	xzr, [x21, #568]
  40b16c:	cmp	w0, #0x0
  40b170:	mov	w0, #0x4                   	// #4
  40b174:	csel	w0, w0, w1, ne  // ne = any
  40b178:	str	w0, [x20, #596]
  40b17c:	ldrh	w0, [x19, #82]
  40b180:	mov	x2, x20
  40b184:	str	xzr, [x21, #2176]
  40b188:	str	xzr, [x21, #2184]
  40b18c:	cmp	w0, #0x2f
  40b190:	str	xzr, [x21, #2192]
  40b194:	b.hi	40b258 <ferror@plt+0x9518>  // b.pmore
  40b198:	cmp	w0, #0x2d
  40b19c:	b.hi	40b3b4 <ferror@plt+0x9674>  // b.pmore
  40b1a0:	and	w0, w0, #0xfffffffd
  40b1a4:	and	w22, w0, #0xffff
  40b1a8:	cmp	w0, w1
  40b1ac:	b.ne	40b26c <ferror@plt+0x952c>  // b.any
  40b1b0:	ldr	x0, [x19, #72]
  40b1b4:	and	x0, x0, #0xf000
  40b1b8:	cmp	x0, #0x4, lsl #12
  40b1bc:	b.ne	40b26c <ferror@plt+0x952c>  // b.any
  40b1c0:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40b1c4:	mov	x0, x19
  40b1c8:	add	x1, x1, #0xf4b
  40b1cc:	bl	40ae90 <ferror@plt+0x9150>
  40b1d0:	cbnz	x0, 40b26c <ferror@plt+0x952c>
  40b1d4:	str	w22, [x20, #596]
  40b1d8:	b	40b26c <ferror@plt+0x952c>
  40b1dc:	mov	x0, x19
  40b1e0:	bl	4058e0 <ferror@plt+0x3ba0>
  40b1e4:	b	40b150 <ferror@plt+0x9410>
  40b1e8:	ldr	w0, [x19, #100]
  40b1ec:	cmp	w20, w0
  40b1f0:	b.cs	40b15c <ferror@plt+0x941c>  // b.hs, b.nlast
  40b1f4:	ldr	x0, [x19, #112]
  40b1f8:	mov	w1, #0x50                  	// #80
  40b1fc:	umaddl	x20, w20, w1, x0
  40b200:	ldr	x22, [x20, #32]
  40b204:	cbz	x22, 40b15c <ferror@plt+0x941c>
  40b208:	ldr	x23, [x20, #24]
  40b20c:	mov	w2, #0x5                   	// #5
  40b210:	adrp	x1, 443000 <warn@@Base+0x9a24>
  40b214:	mov	x0, #0x0                   	// #0
  40b218:	add	x1, x1, #0x14c
  40b21c:	bl	401c70 <dcgettext@plt>
  40b220:	mov	x4, x22
  40b224:	mov	x5, x0
  40b228:	mov	x2, x23
  40b22c:	mov	x1, x19
  40b230:	mov	x3, #0x1                   	// #1
  40b234:	mov	x0, #0x0                   	// #0
  40b238:	bl	4032f0 <ferror@plt+0x15b0>
  40b23c:	str	x0, [x19, #128]
  40b240:	cbz	x0, 40b250 <ferror@plt+0x9510>
  40b244:	ldr	x0, [x20, #32]
  40b248:	str	x0, [x19, #136]
  40b24c:	b	40b15c <ferror@plt+0x941c>
  40b250:	mov	x0, #0x0                   	// #0
  40b254:	b	40b248 <ferror@plt+0x9508>
  40b258:	cmp	w0, #0x78
  40b25c:	b.eq	40b40c <ferror@plt+0x96cc>  // b.none
  40b260:	mov	w1, #0xfeb0                	// #65200
  40b264:	cmp	w0, w1
  40b268:	b.eq	40b40c <ferror@plt+0x96cc>  // b.none
  40b26c:	ldr	x22, [x19, #112]
  40b270:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  40b274:	add	x0, x0, #0xbce
  40b278:	mov	w23, #0x0                   	// #0
  40b27c:	str	x0, [sp, #152]
  40b280:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  40b284:	add	x0, x0, #0xbc1
  40b288:	str	x0, [sp, #160]
  40b28c:	ldr	w0, [x19, #100]
  40b290:	cmp	w0, w23
  40b294:	b.hi	40b41c <ferror@plt+0x96dc>  // b.pmore
  40b298:	ldr	w1, [x21, #2168]
  40b29c:	cbz	w1, 40b0d4 <ferror@plt+0x9394>
  40b2a0:	cmp	w0, #0x1
  40b2a4:	mov	w2, #0x5                   	// #5
  40b2a8:	b.ls	40bbec <ferror@plt+0x9eac>  // b.plast
  40b2ac:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40b2b0:	add	x1, x1, #0xa6
  40b2b4:	mov	x0, #0x0                   	// #0
  40b2b8:	bl	401c70 <dcgettext@plt>
  40b2bc:	bl	401cc0 <printf@plt>
  40b2c0:	ldr	w1, [x24, #1056]
  40b2c4:	ldr	w0, [x21, #1940]
  40b2c8:	cbz	w1, 40bc04 <ferror@plt+0x9ec4>
  40b2cc:	mov	w2, #0x5                   	// #5
  40b2d0:	cbz	w0, 40bbf8 <ferror@plt+0x9eb8>
  40b2d4:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40b2d8:	add	x1, x1, #0xcb
  40b2dc:	mov	x0, #0x0                   	// #0
  40b2e0:	bl	401c70 <dcgettext@plt>
  40b2e4:	bl	401cc0 <printf@plt>
  40b2e8:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40b2ec:	add	x1, x1, #0xd8
  40b2f0:	mov	w2, #0x5                   	// #5
  40b2f4:	mov	x0, #0x0                   	// #0
  40b2f8:	bl	401c70 <dcgettext@plt>
  40b2fc:	bl	401cc0 <printf@plt>
  40b300:	ldr	w0, [x21, #1940]
  40b304:	cbz	w0, 40b320 <ferror@plt+0x95e0>
  40b308:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40b30c:	add	x1, x1, #0x315
  40b310:	mov	w2, #0x5                   	// #5
  40b314:	mov	x0, #0x0                   	// #0
  40b318:	bl	401c70 <dcgettext@plt>
  40b31c:	bl	401cc0 <printf@plt>
  40b320:	mov	x28, #0x84c                 	// #2124
  40b324:	adrp	x23, 459000 <warn@@Base+0x1fa24>
  40b328:	movk	x28, #0x4, lsl #16
  40b32c:	add	x23, x23, #0xa38
  40b330:	ldr	x20, [x19, #112]
  40b334:	movk	x28, #0x800, lsl #32
  40b338:	add	x0, x23, #0x780
  40b33c:	mov	w22, #0x0                   	// #0
  40b340:	movk	x28, #0x4000, lsl #48
  40b344:	str	x0, [sp, #104]
  40b348:	ldr	w1, [x19, #100]
  40b34c:	cmp	w22, w1
  40b350:	b.cc	40bcac <ferror@plt+0x9f6c>  // b.lo, b.ul, b.last
  40b354:	ldr	w0, [x21, #1940]
  40b358:	cbnz	w0, 40b0d4 <ferror@plt+0x9394>
  40b35c:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40b360:	add	x1, x1, #0x5d1
  40b364:	mov	w2, #0x5                   	// #5
  40b368:	mov	x0, #0x0                   	// #0
  40b36c:	bl	401c70 <dcgettext@plt>
  40b370:	bl	401cc0 <printf@plt>
  40b374:	ldrh	w0, [x19, #82]
  40b378:	sub	w1, w0, #0xb4
  40b37c:	cmp	w0, #0x3e
  40b380:	and	w1, w1, #0xffff
  40b384:	ccmp	w1, #0x1, #0x0, ne  // ne = any
  40b388:	b.hi	40c9d0 <ferror@plt+0xac90>  // b.pmore
  40b38c:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40b390:	add	x1, x1, #0x6ae
  40b394:	mov	w2, #0x5                   	// #5
  40b398:	mov	x0, #0x0                   	// #0
  40b39c:	bl	401c70 <dcgettext@plt>
  40b3a0:	bl	401cc0 <printf@plt>
  40b3a4:	adrp	x0, 442000 <warn@@Base+0x8a24>
  40b3a8:	add	x0, x0, #0x6d3
  40b3ac:	bl	401b70 <puts@plt>
  40b3b0:	b	40b0d4 <ferror@plt+0x9394>
  40b3b4:	ldr	x1, [x19, #72]
  40b3b8:	and	x0, x1, #0xff0000
  40b3bc:	cmp	x0, #0x830, lsl #12
  40b3c0:	b.eq	40b3e0 <ferror@plt+0x96a0>  // b.none
  40b3c4:	b.hi	40b3ec <ferror@plt+0x96ac>  // b.pmore
  40b3c8:	cmp	x0, #0x810, lsl #12
  40b3cc:	b.eq	40b404 <ferror@plt+0x96c4>  // b.none
  40b3d0:	cmp	x0, #0x820, lsl #12
  40b3d4:	b.eq	40b404 <ferror@plt+0x96c4>  // b.none
  40b3d8:	cmp	x0, #0x800, lsl #12
  40b3dc:	b.ne	40b26c <ferror@plt+0x952c>  // b.any
  40b3e0:	mov	w0, #0x2                   	// #2
  40b3e4:	str	w0, [x2, #596]
  40b3e8:	b	40b26c <ferror@plt+0x952c>
  40b3ec:	cmp	x0, #0x850, lsl #12
  40b3f0:	b.eq	40b404 <ferror@plt+0x96c4>  // b.none
  40b3f4:	mov	x0, #0xfd0000              	// #16580608
  40b3f8:	and	x1, x1, x0
  40b3fc:	cmp	x1, #0x840, lsl #12
  40b400:	b	40b3dc <ferror@plt+0x969c>
  40b404:	mov	w0, #0x4                   	// #4
  40b408:	b	40b3e4 <ferror@plt+0x96a4>
  40b40c:	ldr	x0, [x19, #72]
  40b410:	and	x0, x0, #0x7f
  40b414:	cmp	x0, #0x75
  40b418:	b	40b3dc <ferror@plt+0x969c>
  40b41c:	cbnz	x22, 40b468 <ferror@plt+0x9728>
  40b420:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  40b424:	add	x1, x1, #0xbba
  40b428:	mov	w2, #0x5                   	// #5
  40b42c:	mov	x0, #0x0                   	// #0
  40b430:	bl	401c70 <dcgettext@plt>
  40b434:	mov	x20, x0
  40b438:	ldr	w0, [x22, #4]
  40b43c:	cmp	w0, #0xb
  40b440:	b.ne	40b544 <ferror@plt+0x9804>  // b.any
  40b444:	ldr	x0, [x21, #2176]
  40b448:	cbz	x0, 40b4a0 <ferror@plt+0x9760>
  40b44c:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40b450:	add	x1, x1, #0xf60
  40b454:	mov	w2, #0x5                   	// #5
  40b458:	mov	x0, #0x0                   	// #0
  40b45c:	bl	401c70 <dcgettext@plt>
  40b460:	bl	4390e8 <error@@Base>
  40b464:	b	40b52c <ferror@plt+0x97ec>
  40b468:	ldr	x3, [x19, #128]
  40b46c:	cbnz	x3, 40b47c <ferror@plt+0x973c>
  40b470:	mov	w2, #0x5                   	// #5
  40b474:	ldr	x1, [sp, #160]
  40b478:	b	40b42c <ferror@plt+0x96ec>
  40b47c:	ldr	x1, [x19, #136]
  40b480:	ldr	w0, [x22]
  40b484:	cmp	x0, x1
  40b488:	b.cc	40b498 <ferror@plt+0x9758>  // b.lo, b.ul, b.last
  40b48c:	mov	w2, #0x5                   	// #5
  40b490:	ldr	x1, [sp, #152]
  40b494:	b	40b42c <ferror@plt+0x96ec>
  40b498:	add	x20, x3, x0
  40b49c:	b	40b438 <ferror@plt+0x96f8>
  40b4a0:	ldr	w0, [x21]
  40b4a4:	mov	x20, #0x10                  	// #16
  40b4a8:	ldr	x2, [x22, #56]
  40b4ac:	cmp	w0, #0x0
  40b4b0:	mov	x0, #0x18                  	// #24
  40b4b4:	csel	x20, x20, x0, ne  // ne = any
  40b4b8:	cmp	x2, x20
  40b4bc:	b.eq	40b510 <ferror@plt+0x97d0>  // b.none
  40b4c0:	add	x0, sp, #0xc8
  40b4c4:	adrp	x1, 440000 <warn@@Base+0x6a24>
  40b4c8:	add	x1, x1, #0x27b
  40b4cc:	bl	401980 <sprintf@plt>
  40b4d0:	mov	w2, #0x5                   	// #5
  40b4d4:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40b4d8:	mov	x0, #0x0                   	// #0
  40b4dc:	add	x1, x1, #0xf8e
  40b4e0:	bl	401c70 <dcgettext@plt>
  40b4e4:	add	x2, sp, #0xc8
  40b4e8:	mov	w1, w23
  40b4ec:	bl	4390e8 <error@@Base>
  40b4f0:	mov	w2, #0x5                   	// #5
  40b4f4:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40b4f8:	mov	x0, #0x0                   	// #0
  40b4fc:	add	x1, x1, #0xfb7
  40b500:	bl	401c70 <dcgettext@plt>
  40b504:	mov	w1, w20
  40b508:	bl	4390e8 <error@@Base>
  40b50c:	str	x20, [x22, #56]
  40b510:	ldr	w0, [x21]
  40b514:	add	x2, x21, #0x898
  40b518:	mov	x1, x22
  40b51c:	cbz	w0, 40b538 <ferror@plt+0x97f8>
  40b520:	mov	x0, x19
  40b524:	bl	404c5c <ferror@plt+0x2f1c>
  40b528:	str	x0, [x21, #2176]
  40b52c:	add	w23, w23, #0x1
  40b530:	add	x22, x22, #0x50
  40b534:	b	40b28c <ferror@plt+0x954c>
  40b538:	mov	x0, x19
  40b53c:	bl	405020 <ferror@plt+0x32e0>
  40b540:	b	40b528 <ferror@plt+0x97e8>
  40b544:	cmp	w0, #0x3
  40b548:	b.ne	40b5c8 <ferror@plt+0x9888>  // b.any
  40b54c:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40b550:	mov	x0, x20
  40b554:	add	x1, x1, #0xff2
  40b558:	bl	401bb0 <strcmp@plt>
  40b55c:	cbnz	w0, 40b704 <ferror@plt+0x99c4>
  40b560:	ldr	x0, [x21, #2184]
  40b564:	cbz	x0, 40b578 <ferror@plt+0x9838>
  40b568:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40b56c:	mov	w2, #0x5                   	// #5
  40b570:	add	x1, x1, #0xffa
  40b574:	b	40b458 <ferror@plt+0x9718>
  40b578:	ldp	x20, x25, [x22, #24]
  40b57c:	mov	w2, #0x5                   	// #5
  40b580:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40b584:	mov	x0, #0x0                   	// #0
  40b588:	add	x1, x1, #0x28
  40b58c:	bl	401c70 <dcgettext@plt>
  40b590:	mov	x1, x19
  40b594:	mov	x5, x0
  40b598:	mov	x3, #0x1                   	// #1
  40b59c:	mov	x0, #0x0                   	// #0
  40b5a0:	mov	x4, x25
  40b5a4:	mov	x2, x20
  40b5a8:	bl	4032f0 <ferror@plt+0x15b0>
  40b5ac:	str	x0, [x21, #2184]
  40b5b0:	cbz	x0, 40b5c0 <ferror@plt+0x9880>
  40b5b4:	ldr	x0, [x22, #32]
  40b5b8:	str	x0, [x21, #2208]
  40b5bc:	b	40b52c <ferror@plt+0x97ec>
  40b5c0:	mov	x0, #0x0                   	// #0
  40b5c4:	b	40b5b8 <ferror@plt+0x9878>
  40b5c8:	cmp	w0, #0x12
  40b5cc:	b.ne	40b5e8 <ferror@plt+0x98a8>  // b.any
  40b5d0:	mov	x0, #0x10                  	// #16
  40b5d4:	bl	43cf40 <warn@@Base+0x3964>
  40b5d8:	ldr	x1, [x21, #568]
  40b5dc:	stp	x22, x1, [x0]
  40b5e0:	str	x0, [x21, #568]
  40b5e4:	b	40b52c <ferror@plt+0x97ec>
  40b5e8:	cmp	w0, #0x2
  40b5ec:	b.ne	40b604 <ferror@plt+0x98c4>  // b.any
  40b5f0:	ldr	w0, [x21]
  40b5f4:	mov	x20, #0x10                  	// #16
  40b5f8:	cmp	w0, #0x0
  40b5fc:	mov	x0, #0x18                  	// #24
  40b600:	b	40b688 <ferror@plt+0x9948>
  40b604:	cmp	w0, #0x11
  40b608:	b.ne	40b670 <ferror@plt+0x9930>  // b.any
  40b60c:	ldr	x2, [x22, #56]
  40b610:	cmp	x2, #0x4
  40b614:	b.eq	40b52c <ferror@plt+0x97ec>  // b.none
  40b618:	add	x0, sp, #0xc8
  40b61c:	adrp	x1, 440000 <warn@@Base+0x6a24>
  40b620:	add	x1, x1, #0x27b
  40b624:	bl	401980 <sprintf@plt>
  40b628:	mov	w2, #0x5                   	// #5
  40b62c:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40b630:	mov	x0, #0x0                   	// #0
  40b634:	add	x1, x1, #0xf8e
  40b638:	bl	401c70 <dcgettext@plt>
  40b63c:	add	x2, sp, #0xc8
  40b640:	mov	w1, w23
  40b644:	bl	4390e8 <error@@Base>
  40b648:	mov	w2, #0x5                   	// #5
  40b64c:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40b650:	mov	x0, #0x0                   	// #0
  40b654:	add	x1, x1, #0xfb7
  40b658:	bl	401c70 <dcgettext@plt>
  40b65c:	mov	w1, #0x4                   	// #4
  40b660:	bl	4390e8 <error@@Base>
  40b664:	mov	x0, #0x4                   	// #4
  40b668:	str	x0, [x22, #56]
  40b66c:	b	40b52c <ferror@plt+0x97ec>
  40b670:	cmp	w0, #0x9
  40b674:	b.ne	40b6ec <ferror@plt+0x99ac>  // b.any
  40b678:	ldr	w0, [x21]
  40b67c:	mov	x20, #0x8                   	// #8
  40b680:	cmp	w0, #0x0
  40b684:	mov	x0, #0x10                  	// #16
  40b688:	ldr	x2, [x22, #56]
  40b68c:	csel	x20, x20, x0, ne  // ne = any
  40b690:	cmp	x2, x20
  40b694:	b.eq	40b52c <ferror@plt+0x97ec>  // b.none
  40b698:	add	x0, sp, #0xc8
  40b69c:	adrp	x1, 440000 <warn@@Base+0x6a24>
  40b6a0:	add	x1, x1, #0x27b
  40b6a4:	bl	401980 <sprintf@plt>
  40b6a8:	mov	w2, #0x5                   	// #5
  40b6ac:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40b6b0:	mov	x0, #0x0                   	// #0
  40b6b4:	add	x1, x1, #0xf8e
  40b6b8:	bl	401c70 <dcgettext@plt>
  40b6bc:	add	x2, sp, #0xc8
  40b6c0:	mov	w1, w23
  40b6c4:	bl	4390e8 <error@@Base>
  40b6c8:	mov	w2, #0x5                   	// #5
  40b6cc:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40b6d0:	mov	x0, #0x0                   	// #0
  40b6d4:	add	x1, x1, #0xfb7
  40b6d8:	bl	401c70 <dcgettext@plt>
  40b6dc:	mov	w1, w20
  40b6e0:	bl	4390e8 <error@@Base>
  40b6e4:	str	x20, [x22, #56]
  40b6e8:	b	40b52c <ferror@plt+0x97ec>
  40b6ec:	cmp	w0, #0x4
  40b6f0:	b.ne	40b704 <ferror@plt+0x99c4>  // b.any
  40b6f4:	ldr	w0, [x21]
  40b6f8:	mov	x20, #0xc                   	// #12
  40b6fc:	cmp	w0, #0x0
  40b700:	b	40b5fc <ferror@plt+0x98bc>
  40b704:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  40b708:	ldr	w25, [x21, #2216]
  40b70c:	ldr	w4, [x0, #556]
  40b710:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  40b714:	ldr	w0, [x0, #576]
  40b718:	orr	w4, w25, w4
  40b71c:	str	w0, [sp, #104]
  40b720:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  40b724:	ldr	w0, [x0, #604]
  40b728:	str	w0, [sp, #112]
  40b72c:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  40b730:	ldr	w1, [sp, #112]
  40b734:	ldr	w28, [x0, #568]
  40b738:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  40b73c:	ldr	w26, [x0, #616]
  40b740:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  40b744:	ldr	w0, [x0, #560]
  40b748:	str	w0, [sp, #124]
  40b74c:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  40b750:	ldr	w27, [x0, #564]
  40b754:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  40b758:	ldr	w0, [x0, #620]
  40b75c:	str	w0, [sp, #128]
  40b760:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  40b764:	ldr	w0, [x0, #552]
  40b768:	str	w0, [sp, #132]
  40b76c:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  40b770:	ldr	w2, [sp, #132]
  40b774:	ldr	w0, [x0, #572]
  40b778:	str	w0, [sp, #136]
  40b77c:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  40b780:	ldr	w0, [x0, #608]
  40b784:	str	w0, [sp, #140]
  40b788:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  40b78c:	ldr	w0, [x0, #584]
  40b790:	str	w0, [sp, #144]
  40b794:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  40b798:	ldr	w0, [x0, #636]
  40b79c:	str	w0, [sp, #148]
  40b7a0:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  40b7a4:	ldr	w0, [x0, #628]
  40b7a8:	str	w0, [sp, #168]
  40b7ac:	ldr	w0, [sp, #104]
  40b7b0:	orr	w0, w0, w1
  40b7b4:	orr	w1, w28, w26
  40b7b8:	orr	w0, w0, w1
  40b7bc:	ldr	w1, [sp, #124]
  40b7c0:	orr	w1, w1, w27
  40b7c4:	orr	w0, w0, w1
  40b7c8:	ldr	w1, [sp, #128]
  40b7cc:	orr	w1, w1, w2
  40b7d0:	orr	w0, w0, w1
  40b7d4:	ldp	w1, w2, [sp, #136]
  40b7d8:	orr	w1, w1, w2
  40b7dc:	orr	w0, w0, w1
  40b7e0:	ldp	w1, w2, [sp, #144]
  40b7e4:	str	w4, [sp, #172]
  40b7e8:	orr	w1, w1, w2
  40b7ec:	orr	w0, w0, w1
  40b7f0:	ldr	w1, [sp, #168]
  40b7f4:	orr	w1, w1, w4
  40b7f8:	orr	w0, w0, w1
  40b7fc:	cbz	w0, 40bad8 <ferror@plt+0x9d98>
  40b800:	mov	x0, x20
  40b804:	mov	x2, #0x7                   	// #7
  40b808:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40b80c:	add	x1, x1, #0x38
  40b810:	bl	401a50 <strncmp@plt>
  40b814:	ldr	w4, [sp, #172]
  40b818:	cbz	w0, 40b83c <ferror@plt+0x9afc>
  40b81c:	mov	x0, x20
  40b820:	mov	x2, #0x8                   	// #8
  40b824:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40b828:	add	x1, x1, #0x40
  40b82c:	str	w4, [sp, #172]
  40b830:	bl	401a50 <strncmp@plt>
  40b834:	ldr	w4, [sp, #172]
  40b838:	cbnz	w0, 40baa8 <ferror@plt+0x9d68>
  40b83c:	ldrb	w0, [x20, #1]
  40b840:	add	x1, x20, #0x8
  40b844:	add	x20, x20, #0x7
  40b848:	cmp	w0, #0x7a
  40b84c:	csel	x20, x20, x1, ne  // ne = any
  40b850:	cbnz	w25, 40bac4 <ferror@plt+0x9d84>
  40b854:	cbz	w4, 40b888 <ferror@plt+0x9b48>
  40b858:	adrp	x1, 444000 <warn@@Base+0xaa24>
  40b85c:	mov	x0, x20
  40b860:	add	x1, x1, #0x47e
  40b864:	mov	x2, #0x4                   	// #4
  40b868:	bl	401a50 <strncmp@plt>
  40b86c:	cbz	w0, 40bac4 <ferror@plt+0x9d84>
  40b870:	adrp	x1, 472000 <warn@@Base+0x38a24>
  40b874:	mov	x0, x20
  40b878:	add	x1, x1, #0xaea
  40b87c:	mov	x2, #0x5                   	// #5
  40b880:	bl	401a50 <strncmp@plt>
  40b884:	cbz	w0, 40bac4 <ferror@plt+0x9d84>
  40b888:	ldr	w0, [sp, #104]
  40b88c:	cbz	w0, 40b8a8 <ferror@plt+0x9b68>
  40b890:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  40b894:	mov	x0, x20
  40b898:	add	x1, x1, #0xb0e
  40b89c:	mov	x2, #0x6                   	// #6
  40b8a0:	bl	401a50 <strncmp@plt>
  40b8a4:	cbz	w0, 40bac4 <ferror@plt+0x9d84>
  40b8a8:	ldr	w0, [sp, #112]
  40b8ac:	cbz	w0, 40b8dc <ferror@plt+0x9b9c>
  40b8b0:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  40b8b4:	mov	x0, x20
  40b8b8:	add	x1, x1, #0x8e1
  40b8bc:	bl	401bb0 <strcmp@plt>
  40b8c0:	cbz	w0, 40bac4 <ferror@plt+0x9d84>
  40b8c4:	adrp	x1, 448000 <warn@@Base+0xea24>
  40b8c8:	mov	x0, x20
  40b8cc:	add	x1, x1, #0x12d
  40b8d0:	mov	x2, #0x5                   	// #5
  40b8d4:	bl	401a50 <strncmp@plt>
  40b8d8:	cbz	w0, 40bac4 <ferror@plt+0x9d84>
  40b8dc:	cbz	w28, 40ca00 <ferror@plt+0xacc0>
  40b8e0:	adrp	x1, 473000 <warn@@Base+0x39a24>
  40b8e4:	mov	x0, x20
  40b8e8:	add	x1, x1, #0x6b4
  40b8ec:	mov	x2, #0x8                   	// #8
  40b8f0:	bl	401a50 <strncmp@plt>
  40b8f4:	cbz	w0, 40bac4 <ferror@plt+0x9d84>
  40b8f8:	cbz	w26, 40b918 <ferror@plt+0x9bd8>
  40b8fc:	adrp	x1, 473000 <warn@@Base+0x39a24>
  40b900:	mov	x0, x20
  40b904:	add	x1, x1, #0x6c7
  40b908:	mov	x2, #0x8                   	// #8
  40b90c:	bl	401a50 <strncmp@plt>
  40b910:	cbz	w0, 40bac4 <ferror@plt+0x9d84>
  40b914:	cbz	w28, 40b934 <ferror@plt+0x9bf4>
  40b918:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  40b91c:	mov	x0, x20
  40b920:	add	x1, x1, #0x91b
  40b924:	mov	x2, #0xc                   	// #12
  40b928:	bl	401a50 <strncmp@plt>
  40b92c:	cbz	w0, 40bac4 <ferror@plt+0x9d84>
  40b930:	cbz	w26, 40b94c <ferror@plt+0x9c0c>
  40b934:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  40b938:	mov	x0, x20
  40b93c:	add	x1, x1, #0xa0f
  40b940:	mov	x2, #0xc                   	// #12
  40b944:	bl	401a50 <strncmp@plt>
  40b948:	cbz	w0, 40bac4 <ferror@plt+0x9d84>
  40b94c:	ldr	w0, [sp, #124]
  40b950:	cbz	w0, 40b96c <ferror@plt+0x9c2c>
  40b954:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  40b958:	mov	x0, x20
  40b95c:	add	x1, x1, #0xb1c
  40b960:	mov	x2, #0x7                   	// #7
  40b964:	bl	401a50 <strncmp@plt>
  40b968:	cbz	w0, 40bac4 <ferror@plt+0x9d84>
  40b96c:	ldr	w0, [sp, #140]
  40b970:	cbz	w0, 40b9a4 <ferror@plt+0x9c64>
  40b974:	adrp	x1, 472000 <warn@@Base+0x38a24>
  40b978:	mov	x0, x20
  40b97c:	add	x1, x1, #0xd1e
  40b980:	mov	x2, #0x6                   	// #6
  40b984:	bl	401a50 <strncmp@plt>
  40b988:	cbz	w0, 40bac4 <ferror@plt+0x9d84>
  40b98c:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  40b990:	mov	x0, x20
  40b994:	add	x1, x1, #0xa55
  40b998:	mov	x2, #0x8                   	// #8
  40b99c:	bl	401a50 <strncmp@plt>
  40b9a0:	cbz	w0, 40bac4 <ferror@plt+0x9d84>
  40b9a4:	cbz	w27, 40b9c0 <ferror@plt+0x9c80>
  40b9a8:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  40b9ac:	mov	x0, x20
  40b9b0:	add	x1, x1, #0x8b9
  40b9b4:	mov	x2, #0x5                   	// #5
  40b9b8:	bl	401a50 <strncmp@plt>
  40b9bc:	cbz	w0, 40bac4 <ferror@plt+0x9d84>
  40b9c0:	ldr	w0, [sp, #128]
  40b9c4:	cbz	w0, 40b9f8 <ferror@plt+0x9cb8>
  40b9c8:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  40b9cc:	mov	x0, x20
  40b9d0:	add	x1, x1, #0x944
  40b9d4:	mov	x2, #0x7                   	// #7
  40b9d8:	bl	401a50 <strncmp@plt>
  40b9dc:	cbz	w0, 40bac4 <ferror@plt+0x9d84>
  40b9e0:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  40b9e4:	mov	x0, x20
  40b9e8:	add	x1, x1, #0x963
  40b9ec:	mov	x2, #0x5                   	// #5
  40b9f0:	bl	401a50 <strncmp@plt>
  40b9f4:	cbz	w0, 40bac4 <ferror@plt+0x9d84>
  40b9f8:	ldr	w0, [sp, #132]
  40b9fc:	cbz	w0, 40ba18 <ferror@plt+0x9cd8>
  40ba00:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  40ba04:	mov	x0, x20
  40ba08:	add	x1, x1, #0x99a
  40ba0c:	mov	x2, #0x3                   	// #3
  40ba10:	bl	401a50 <strncmp@plt>
  40ba14:	cbz	w0, 40bac4 <ferror@plt+0x9d84>
  40ba18:	ldr	w0, [sp, #136]
  40ba1c:	cbz	w0, 40ba50 <ferror@plt+0x9d10>
  40ba20:	adrp	x1, 474000 <warn@@Base+0x3aa24>
  40ba24:	mov	x0, x20
  40ba28:	add	x1, x1, #0x2a6
  40ba2c:	mov	x2, #0x3                   	// #3
  40ba30:	bl	401a50 <strncmp@plt>
  40ba34:	cbz	w0, 40bac4 <ferror@plt+0x9d84>
  40ba38:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  40ba3c:	mov	x0, x20
  40ba40:	add	x1, x1, #0x9cd
  40ba44:	mov	x2, #0x8                   	// #8
  40ba48:	bl	401a50 <strncmp@plt>
  40ba4c:	cbz	w0, 40bac4 <ferror@plt+0x9d84>
  40ba50:	ldr	w0, [sp, #144]
  40ba54:	cbz	w0, 40ba70 <ferror@plt+0x9d30>
  40ba58:	adrp	x1, 472000 <warn@@Base+0x38a24>
  40ba5c:	mov	x0, x20
  40ba60:	add	x1, x1, #0x5a2
  40ba64:	mov	x2, #0x4                   	// #4
  40ba68:	bl	401a50 <strncmp@plt>
  40ba6c:	cbz	w0, 40bac4 <ferror@plt+0x9d84>
  40ba70:	ldr	w0, [sp, #148]
  40ba74:	cbz	w0, 40b52c <ferror@plt+0x97ec>
  40ba78:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  40ba7c:	mov	x0, x20
  40ba80:	add	x1, x1, #0xc9c
  40ba84:	mov	x2, #0x8                   	// #8
  40ba88:	bl	401a50 <strncmp@plt>
  40ba8c:	cbz	w0, 40bac4 <ferror@plt+0x9d84>
  40ba90:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  40ba94:	add	x1, x1, #0xad6
  40ba98:	mov	x2, #0x8                   	// #8
  40ba9c:	mov	x0, x20
  40baa0:	bl	401a50 <strncmp@plt>
  40baa4:	b	40bbb0 <ferror@plt+0x9e70>
  40baa8:	cbz	w4, 40bad8 <ferror@plt+0x9d98>
  40baac:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40bab0:	mov	x0, x20
  40bab4:	add	x1, x1, #0x49
  40bab8:	mov	x2, #0x11                  	// #17
  40babc:	bl	401a50 <strncmp@plt>
  40bac0:	cbnz	w0, 40bad8 <ferror@plt+0x9d98>
  40bac4:	mov	w1, w23
  40bac8:	mov	x0, x19
  40bacc:	mov	w2, #0x4                   	// #4
  40bad0:	bl	405fd4 <ferror@plt+0x4294>
  40bad4:	b	40b52c <ferror@plt+0x97ec>
  40bad8:	cbz	w27, 40baf0 <ferror@plt+0x9db0>
  40badc:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40bae0:	mov	x0, x20
  40bae4:	add	x1, x1, #0x5b
  40bae8:	bl	401bb0 <strcmp@plt>
  40baec:	cbz	w0, 40bac4 <ferror@plt+0x9d84>
  40baf0:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  40baf4:	ldr	w0, [x0, #632]
  40baf8:	cbz	w0, 40bb24 <ferror@plt+0x9de4>
  40bafc:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40bb00:	mov	x0, x20
  40bb04:	add	x1, x1, #0x65
  40bb08:	bl	401bb0 <strcmp@plt>
  40bb0c:	cbz	w0, 40bac4 <ferror@plt+0x9d84>
  40bb10:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40bb14:	mov	x0, x20
  40bb18:	add	x1, x1, #0x70
  40bb1c:	bl	401bb0 <strcmp@plt>
  40bb20:	cbz	w0, 40bac4 <ferror@plt+0x9d84>
  40bb24:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  40bb28:	ldr	w28, [x0, #612]
  40bb2c:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  40bb30:	ldr	w27, [x0, #600]
  40bb34:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  40bb38:	ldr	w26, [x0, #588]
  40bb3c:	orr	w0, w25, w28
  40bb40:	orr	w1, w27, w26
  40bb44:	orr	w0, w0, w1
  40bb48:	cbz	w0, 40bbbc <ferror@plt+0x9e7c>
  40bb4c:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40bb50:	mov	x0, x20
  40bb54:	add	x1, x1, #0x7d
  40bb58:	mov	x2, #0x7                   	// #7
  40bb5c:	bl	401a50 <strncmp@plt>
  40bb60:	cbnz	w0, 40bbb8 <ferror@plt+0x9e78>
  40bb64:	cbnz	w25, 40bac4 <ferror@plt+0x9d84>
  40bb68:	add	x20, x20, #0x7
  40bb6c:	cbz	w28, 40bb84 <ferror@plt+0x9e44>
  40bb70:	adrp	x1, 444000 <warn@@Base+0xaa24>
  40bb74:	mov	x0, x20
  40bb78:	add	x1, x1, #0x47e
  40bb7c:	bl	401bb0 <strcmp@plt>
  40bb80:	cbz	w0, 40bac4 <ferror@plt+0x9d84>
  40bb84:	cbz	w27, 40bb9c <ferror@plt+0x9e5c>
  40bb88:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  40bb8c:	mov	x0, x20
  40bb90:	add	x1, x1, #0xb0e
  40bb94:	bl	401bb0 <strcmp@plt>
  40bb98:	cbz	w0, 40bac4 <ferror@plt+0x9d84>
  40bb9c:	cbz	w26, 40b52c <ferror@plt+0x97ec>
  40bba0:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  40bba4:	mov	x0, x20
  40bba8:	add	x1, x1, #0xb1c
  40bbac:	bl	401bb0 <strcmp@plt>
  40bbb0:	cbnz	w0, 40b52c <ferror@plt+0x97ec>
  40bbb4:	b	40bac4 <ferror@plt+0x9d84>
  40bbb8:	cbnz	w25, 40bbc4 <ferror@plt+0x9e84>
  40bbbc:	ldr	w0, [sp, #168]
  40bbc0:	cbz	w0, 40b52c <ferror@plt+0x97ec>
  40bbc4:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40bbc8:	mov	x0, x20
  40bbcc:	add	x1, x1, #0x85
  40bbd0:	mov	x2, #0xe                   	// #14
  40bbd4:	bl	401a50 <strncmp@plt>
  40bbd8:	cbz	w0, 40bac4 <ferror@plt+0x9d84>
  40bbdc:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40bbe0:	mov	x2, #0x11                  	// #17
  40bbe4:	add	x1, x1, #0x94
  40bbe8:	b	40ba9c <ferror@plt+0x9d5c>
  40bbec:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40bbf0:	add	x1, x1, #0xb9
  40bbf4:	b	40b2b4 <ferror@plt+0x9574>
  40bbf8:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40bbfc:	add	x1, x1, #0x116
  40bc00:	b	40b2f4 <ferror@plt+0x95b4>
  40bc04:	adrp	x1, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  40bc08:	mov	w2, #0x5                   	// #5
  40bc0c:	ldr	w1, [x1, #592]
  40bc10:	cbz	w1, 40bc48 <ferror@plt+0x9f08>
  40bc14:	cbz	w0, 40bc3c <ferror@plt+0x9efc>
  40bc18:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40bc1c:	add	x1, x1, #0xcb
  40bc20:	mov	x0, #0x0                   	// #0
  40bc24:	bl	401c70 <dcgettext@plt>
  40bc28:	bl	401cc0 <printf@plt>
  40bc2c:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40bc30:	mov	w2, #0x5                   	// #5
  40bc34:	add	x1, x1, #0x168
  40bc38:	b	40b2f4 <ferror@plt+0x95b4>
  40bc3c:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40bc40:	add	x1, x1, #0x1ae
  40bc44:	b	40b2f4 <ferror@plt+0x95b4>
  40bc48:	cbz	w0, 40bc88 <ferror@plt+0x9f48>
  40bc4c:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40bc50:	add	x1, x1, #0xcb
  40bc54:	mov	x0, #0x0                   	// #0
  40bc58:	bl	401c70 <dcgettext@plt>
  40bc5c:	bl	401cc0 <printf@plt>
  40bc60:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40bc64:	add	x1, x1, #0x208
  40bc68:	mov	w2, #0x5                   	// #5
  40bc6c:	mov	x0, #0x0                   	// #0
  40bc70:	bl	401c70 <dcgettext@plt>
  40bc74:	bl	401cc0 <printf@plt>
  40bc78:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40bc7c:	mov	w2, #0x5                   	// #5
  40bc80:	add	x1, x1, #0x24a
  40bc84:	b	40b2f4 <ferror@plt+0x95b4>
  40bc88:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40bc8c:	add	x1, x1, #0x28d
  40bc90:	mov	x0, #0x0                   	// #0
  40bc94:	bl	401c70 <dcgettext@plt>
  40bc98:	bl	401cc0 <printf@plt>
  40bc9c:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40bca0:	mov	w2, #0x5                   	// #5
  40bca4:	add	x1, x1, #0x2d1
  40bca8:	b	40b2f4 <ferror@plt+0x95b4>
  40bcac:	ldr	w0, [x20, #4]
  40bcb0:	cmp	w0, #0x12
  40bcb4:	b.hi	40bd0c <ferror@plt+0x9fcc>  // b.pmore
  40bcb8:	cmp	w0, #0x1
  40bcbc:	b.hi	40bce8 <ferror@plt+0x9fa8>  // b.pmore
  40bcc0:	ldr	w0, [x20, #4]
  40bcc4:	sub	w2, w0, #0x2
  40bcc8:	cmp	w2, #0x10
  40bccc:	b.hi	40bf9c <ferror@plt+0xa25c>  // b.pmore
  40bcd0:	adrp	x1, 459000 <warn@@Base+0x1fa24>
  40bcd4:	add	x1, x1, #0x174
  40bcd8:	ldrh	w1, [x1, w2, uxtw #1]
  40bcdc:	adr	x2, 40bce8 <ferror@plt+0x9fa8>
  40bce0:	add	x1, x2, w1, sxth #2
  40bce4:	br	x1
  40bce8:	sub	w0, w0, #0x2
  40bcec:	cmp	w0, #0x10
  40bcf0:	b.hi	40bcc0 <ferror@plt+0x9f80>  // b.pmore
  40bcf4:	adrp	x2, 459000 <warn@@Base+0x1fa24>
  40bcf8:	add	x2, x2, #0x198
  40bcfc:	ldrb	w0, [x2, w0, uxtw]
  40bd00:	adr	x2, 40bd0c <ferror@plt+0x9fcc>
  40bd04:	add	x0, x2, w0, sxtb #2
  40bd08:	br	x0
  40bd0c:	mov	w2, #0xa                   	// #10
  40bd10:	movk	w2, #0x9000, lsl #16
  40bd14:	add	w0, w0, w2
  40bd18:	cmp	w0, #0x9
  40bd1c:	b.hi	40bcc0 <ferror@plt+0x9f80>  // b.pmore
  40bd20:	adrp	x2, 459000 <warn@@Base+0x1fa24>
  40bd24:	add	x2, x2, #0x1ac
  40bd28:	ldrb	w0, [x2, w0, uxtw]
  40bd2c:	adr	x2, 40bd38 <ferror@plt+0x9ff8>
  40bd30:	add	x0, x2, w0, sxtb #2
  40bd34:	br	x0
  40bd38:	ldr	w0, [x20, #40]
  40bd3c:	cbnz	w0, 40bd54 <ferror@plt+0xa014>
  40bd40:	ldrh	w0, [x19, #80]
  40bd44:	sub	w0, w0, #0x2
  40bd48:	and	w0, w0, #0xffff
  40bd4c:	cmp	w0, #0x1
  40bd50:	b.ls	40bcc0 <ferror@plt+0x9f80>  // b.plast
  40bd54:	ldr	w0, [x20, #40]
  40bd58:	cbz	w0, 40bd80 <ferror@plt+0xa040>
  40bd5c:	cmp	w0, w1
  40bd60:	b.cs	40bd80 <ferror@plt+0xa040>  // b.hs, b.nlast
  40bd64:	ldr	x1, [x19, #112]
  40bd68:	mov	w2, #0x50                  	// #80
  40bd6c:	umaddl	x0, w0, w2, x1
  40bd70:	ldr	w0, [x0, #4]
  40bd74:	cmp	w0, #0x2
  40bd78:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  40bd7c:	b.eq	40bcc0 <ferror@plt+0x9f80>  // b.none
  40bd80:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40bd84:	add	x1, x1, #0x323
  40bd88:	mov	w2, #0x5                   	// #5
  40bd8c:	mov	x0, #0x0                   	// #0
  40bd90:	bl	401c70 <dcgettext@plt>
  40bd94:	ldr	w2, [x20, #40]
  40bd98:	mov	w1, w22
  40bd9c:	bl	4395dc <warn@@Base>
  40bda0:	b	40bcc0 <ferror@plt+0x9f80>
  40bda4:	ldr	w0, [x20, #40]
  40bda8:	cbz	w0, 40bdcc <ferror@plt+0xa08c>
  40bdac:	cmp	w0, w1
  40bdb0:	b.cs	40bdcc <ferror@plt+0xa08c>  // b.hs, b.nlast
  40bdb4:	ldr	x1, [x19, #112]
  40bdb8:	mov	w2, #0x50                  	// #80
  40bdbc:	umaddl	x0, w0, w2, x1
  40bdc0:	ldr	w0, [x0, #4]
  40bdc4:	cmp	w0, #0x3
  40bdc8:	b.eq	40bcc0 <ferror@plt+0x9f80>  // b.none
  40bdcc:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40bdd0:	mov	w2, #0x5                   	// #5
  40bdd4:	add	x1, x1, #0x35a
  40bdd8:	b	40bd8c <ferror@plt+0xa04c>
  40bddc:	ldr	w0, [x20, #40]
  40bde0:	cbz	w0, 40bcc0 <ferror@plt+0x9f80>
  40bde4:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40bde8:	mov	w2, #0x5                   	// #5
  40bdec:	add	x1, x1, #0x391
  40bdf0:	b	40bd8c <ferror@plt+0xa04c>
  40bdf4:	ldr	w0, [x20, #44]
  40bdf8:	cbnz	w0, 40bf34 <ferror@plt+0xa1f4>
  40bdfc:	ldrh	w0, [x19, #80]
  40be00:	sub	w0, w0, #0x2
  40be04:	and	w0, w0, #0xffff
  40be08:	cmp	w0, #0x1
  40be0c:	b.hi	40bf64 <ferror@plt+0xa224>  // b.pmore
  40be10:	ldr	x0, [x19, #16]
  40be14:	ldr	x1, [x20, #32]
  40be18:	cmp	x1, x0
  40be1c:	b.ls	40be58 <ferror@plt+0xa118>  // b.plast
  40be20:	ldr	w0, [x20, #4]
  40be24:	cmp	w0, #0x8
  40be28:	b.eq	40be58 <ferror@plt+0xa118>  // b.none
  40be2c:	sub	w0, w0, #0x1
  40be30:	mov	w1, #0x5fffffff            	// #1610612735
  40be34:	cmp	w0, w1
  40be38:	b.cs	40be58 <ferror@plt+0xa118>  // b.hs, b.nlast
  40be3c:	mov	w2, #0x5                   	// #5
  40be40:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40be44:	mov	x0, #0x0                   	// #0
  40be48:	add	x1, x1, #0x45d
  40be4c:	bl	401c70 <dcgettext@plt>
  40be50:	mov	w1, w22
  40be54:	bl	4395dc <warn@@Base>
  40be58:	mov	w1, w22
  40be5c:	adrp	x0, 442000 <warn@@Base+0x8a24>
  40be60:	add	x0, x0, #0x491
  40be64:	bl	401cc0 <printf@plt>
  40be68:	ldr	w0, [x21, #1940]
  40be6c:	cbz	w0, 40c008 <ferror@plt+0xa2c8>
  40be70:	mov	x1, x20
  40be74:	mov	x0, x19
  40be78:	bl	402fac <ferror@plt+0x126c>
  40be7c:	mov	x1, x0
  40be80:	adrp	x0, 442000 <warn@@Base+0x8a24>
  40be84:	add	x0, x0, #0x49a
  40be88:	bl	401cc0 <printf@plt>
  40be8c:	adrp	x25, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  40be90:	ldr	w26, [x20, #4]
  40be94:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40be98:	adrp	x24, 441000 <warn@@Base+0x7a24>
  40be9c:	ldr	w1, [x25, #592]
  40bea0:	add	x0, x0, #0xd00
  40bea4:	add	x24, x24, #0xcf8
  40bea8:	cmp	w1, #0x0
  40beac:	csel	x24, x24, x0, ne  // ne = any
  40beb0:	cmp	w26, #0x12
  40beb4:	b.ls	40c088 <ferror@plt+0xa348>  // b.plast
  40beb8:	mov	w0, #0x6fffffff            	// #1879048191
  40bebc:	cmp	w26, w0
  40bec0:	b.hi	40c138 <ferror@plt+0xa3f8>  // b.pmore
  40bec4:	mov	w0, #0xffef                	// #65519
  40bec8:	movk	w0, #0x6fff, lsl #16
  40becc:	cmp	w26, w0
  40bed0:	b.hi	40c05c <ferror@plt+0xa31c>  // b.pmore
  40bed4:	mov	w2, #0x90000000            	// #-1879048192
  40bed8:	add	w27, w26, w2
  40bedc:	mov	w0, #0xfffffff             	// #268435455
  40bee0:	cmp	w27, w0
  40bee4:	b.hi	40c48c <ferror@plt+0xa74c>  // b.pmore
  40bee8:	ldrh	w0, [x19, #82]
  40beec:	cmp	w0, #0x69
  40bef0:	b.eq	40c420 <ferror@plt+0xa6e0>  // b.none
  40bef4:	b.hi	40c2b8 <ferror@plt+0xa578>  // b.pmore
  40bef8:	cmp	w0, #0x28
  40befc:	b.eq	40c3ac <ferror@plt+0xa66c>  // b.none
  40bf00:	b.hi	40c254 <ferror@plt+0xa514>  // b.pmore
  40bf04:	cmp	w0, #0xf
  40bf08:	b.eq	40c38c <ferror@plt+0xa64c>  // b.none
  40bf0c:	b.hi	40c22c <ferror@plt+0xa4ec>  // b.pmore
  40bf10:	and	w0, w0, #0xfffffffd
  40bf14:	cmp	w0, #0x8
  40bf18:	b.ne	40c234 <ferror@plt+0xa4f4>  // b.any
  40bf1c:	cmp	w27, #0x2b
  40bf20:	b.hi	40c234 <ferror@plt+0xa4f4>  // b.pmore
  40bf24:	add	x0, x23, #0x5a8
  40bf28:	ldr	x0, [x0, w27, uxtw #3]
  40bf2c:	cbz	x0, 40c234 <ferror@plt+0xa4f4>
  40bf30:	b	40c0a8 <ferror@plt+0xa368>
  40bf34:	ldr	w1, [x19, #100]
  40bf38:	cmp	w0, w1
  40bf3c:	b.cs	40bf64 <ferror@plt+0xa224>  // b.hs, b.nlast
  40bf40:	ldr	x1, [x19, #112]
  40bf44:	mov	w2, #0x50                  	// #80
  40bf48:	umaddl	x0, w0, w2, x1
  40bf4c:	ldr	w1, [x0, #4]
  40bf50:	cmp	w1, #0x10
  40bf54:	b.ls	40bf88 <ferror@plt+0xa248>  // b.plast
  40bf58:	mov	w0, #0x5fffffff            	// #1610612735
  40bf5c:	cmp	w1, w0
  40bf60:	b.hi	40be10 <ferror@plt+0xa0d0>  // b.pmore
  40bf64:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40bf68:	add	x1, x1, #0x3be
  40bf6c:	mov	w2, #0x5                   	// #5
  40bf70:	mov	x0, #0x0                   	// #0
  40bf74:	bl	401c70 <dcgettext@plt>
  40bf78:	ldr	w2, [x20, #44]
  40bf7c:	mov	w1, w22
  40bf80:	bl	4395dc <warn@@Base>
  40bf84:	b	40be10 <ferror@plt+0xa0d0>
  40bf88:	mov	x0, #0xc182                	// #49538
  40bf8c:	movk	x0, #0x1, lsl #16
  40bf90:	lsr	x0, x0, x1
  40bf94:	tbnz	w0, #0, 40be10 <ferror@plt+0xa0d0>
  40bf98:	b	40bf64 <ferror@plt+0xa224>
  40bf9c:	cmp	w0, #0x8
  40bfa0:	b.eq	40be10 <ferror@plt+0xa0d0>  // b.none
  40bfa4:	ldr	x1, [x20, #8]
  40bfa8:	tbz	w1, #6, 40bfe0 <ferror@plt+0xa2a0>
  40bfac:	ldr	w0, [x20, #44]
  40bfb0:	cbz	w0, 40bfc0 <ferror@plt+0xa280>
  40bfb4:	ldr	w1, [x19, #100]
  40bfb8:	cmp	w0, w1
  40bfbc:	b.cc	40be10 <ferror@plt+0xa0d0>  // b.lo, b.ul, b.last
  40bfc0:	mov	w2, #0x5                   	// #5
  40bfc4:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40bfc8:	mov	x0, #0x0                   	// #0
  40bfcc:	add	x1, x1, #0x427
  40bfd0:	bl	401c70 <dcgettext@plt>
  40bfd4:	mov	w1, w22
  40bfd8:	bl	4395dc <warn@@Base>
  40bfdc:	b	40be10 <ferror@plt+0xa0d0>
  40bfe0:	mov	w2, #0x5fffffff            	// #1610612735
  40bfe4:	cmp	w0, w2
  40bfe8:	b.hi	40be10 <ferror@plt+0xa0d0>  // b.pmore
  40bfec:	tbnz	w1, #24, 40be10 <ferror@plt+0xa0d0>
  40bff0:	ldr	w0, [x20, #44]
  40bff4:	cbz	w0, 40be10 <ferror@plt+0xa0d0>
  40bff8:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40bffc:	mov	w2, #0x5                   	// #5
  40c000:	add	x1, x1, #0x3fa
  40c004:	b	40bf70 <ferror@plt+0xa230>
  40c008:	ldr	x1, [x19, #128]
  40c00c:	cbnz	x1, 40c034 <ferror@plt+0xa2f4>
  40c010:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  40c014:	add	x1, x1, #0xbc1
  40c018:	mov	w2, #0x5                   	// #5
  40c01c:	mov	x0, #0x0                   	// #0
  40c020:	bl	401c70 <dcgettext@plt>
  40c024:	mov	x1, x0
  40c028:	mov	w0, #0xffffffef            	// #-17
  40c02c:	bl	407378 <ferror@plt+0x5638>
  40c030:	b	40be8c <ferror@plt+0xa14c>
  40c034:	ldr	x2, [x19, #136]
  40c038:	ldr	w0, [x20]
  40c03c:	cmp	x0, x2
  40c040:	b.cc	40c054 <ferror@plt+0xa314>  // b.lo, b.ul, b.last
  40c044:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  40c048:	mov	w2, #0x5                   	// #5
  40c04c:	add	x1, x1, #0xbce
  40c050:	b	40c01c <ferror@plt+0xa2dc>
  40c054:	add	x1, x1, x0
  40c058:	b	40c028 <ferror@plt+0xa2e8>
  40c05c:	mov	w0, #0x10                  	// #16
  40c060:	movk	w0, #0x9000, lsl #16
  40c064:	add	w0, w26, w0
  40c068:	cmp	w0, #0xf
  40c06c:	b.hi	40bed4 <ferror@plt+0xa194>  // b.pmore
  40c070:	adrp	x1, 459000 <warn@@Base+0x1fa24>
  40c074:	add	x1, x1, #0x1b8
  40c078:	ldrh	w0, [x1, w0, uxtw #1]
  40c07c:	adr	x1, 40c088 <ferror@plt+0xa348>
  40c080:	add	x0, x1, w0, sxth #2
  40c084:	br	x0
  40c088:	adrp	x0, 459000 <warn@@Base+0x1fa24>
  40c08c:	add	x0, x0, #0x1d8
  40c090:	ldrh	w0, [x0, w26, uxtw #1]
  40c094:	adr	x1, 40c0a0 <ferror@plt+0xa360>
  40c098:	add	x0, x1, w0, sxth #2
  40c09c:	br	x0
  40c0a0:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40c0a4:	add	x0, x0, #0xd6d
  40c0a8:	mov	x1, x0
  40c0ac:	mov	x0, x24
  40c0b0:	bl	401cc0 <printf@plt>
  40c0b4:	ldr	w0, [x21]
  40c0b8:	cbz	w0, 40c810 <ferror@plt+0xaad0>
  40c0bc:	ldr	x0, [x20, #16]
  40c0c0:	mov	w1, #0x6                   	// #6
  40c0c4:	bl	4061a0 <ferror@plt+0x4460>
  40c0c8:	ldp	x1, x2, [x20, #24]
  40c0cc:	adrp	x0, 442000 <warn@@Base+0x8a24>
  40c0d0:	ldr	x3, [x20, #56]
  40c0d4:	add	x0, x0, #0x4d3
  40c0d8:	bl	401cc0 <printf@plt>
  40c0dc:	ldr	w0, [x21, #1940]
  40c0e0:	cbz	w0, 40c664 <ferror@plt+0xa924>
  40c0e4:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  40c0e8:	ldr	x1, [x0, #1040]
  40c0ec:	adrp	x0, 442000 <warn@@Base+0x8a24>
  40c0f0:	add	x0, x0, #0x6ab
  40c0f4:	bl	401910 <fputs@plt>
  40c0f8:	ldr	w0, [x19, #100]
  40c0fc:	ldr	w1, [x20, #40]
  40c100:	cmp	w1, w0
  40c104:	b.cc	40c7d4 <ferror@plt+0xaa94>  // b.lo, b.ul, b.last
  40c108:	ldrh	w0, [x19, #82]
  40c10c:	cmp	w0, #0x3e
  40c110:	b.hi	40c684 <ferror@plt+0xa944>  // b.pmore
  40c114:	cmp	w0, #0x1
  40c118:	b.ls	40c12c <ferror@plt+0xa3ec>  // b.plast
  40c11c:	mov	x2, #0x1                   	// #1
  40c120:	lsl	x0, x2, x0
  40c124:	tst	x0, x28
  40c128:	b.ne	40c694 <ferror@plt+0xa954>  // b.any
  40c12c:	adrp	x24, 444000 <warn@@Base+0xaa24>
  40c130:	add	x24, x24, #0xa97
  40c134:	b	40c6bc <ferror@plt+0xa97c>
  40c138:	mov	w0, #0xfffd                	// #65533
  40c13c:	movk	w0, #0x7fff, lsl #16
  40c140:	cmp	w26, w0
  40c144:	b.eq	40c5ec <ferror@plt+0xa8ac>  // b.none
  40c148:	mov	w0, #0x7fffffff            	// #2147483647
  40c14c:	cmp	w26, w0
  40c150:	b.ne	40bed4 <ferror@plt+0xa194>  // b.any
  40c154:	adrp	x0, 443000 <warn@@Base+0x9a24>
  40c158:	add	x0, x0, #0x44f
  40c15c:	b	40c0a8 <ferror@plt+0xa368>
  40c160:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  40c164:	add	x0, x0, #0xa76
  40c168:	b	40c0a8 <ferror@plt+0xa368>
  40c16c:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  40c170:	add	x0, x0, #0xac
  40c174:	b	40c0a8 <ferror@plt+0xa368>
  40c178:	adrp	x0, 450000 <warn@@Base+0x16a24>
  40c17c:	add	x0, x0, #0x76e
  40c180:	b	40c0a8 <ferror@plt+0xa368>
  40c184:	adrp	x0, 449000 <warn@@Base+0xfa24>
  40c188:	add	x0, x0, #0xa02
  40c18c:	b	40c0a8 <ferror@plt+0xa368>
  40c190:	adrp	x0, 44a000 <warn@@Base+0x10a24>
  40c194:	add	x0, x0, #0x2c
  40c198:	b	40c0a8 <ferror@plt+0xa368>
  40c19c:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40c1a0:	add	x0, x0, #0xd33
  40c1a4:	b	40c0a8 <ferror@plt+0xa368>
  40c1a8:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40c1ac:	add	x0, x0, #0xd38
  40c1b0:	b	40c0a8 <ferror@plt+0xa368>
  40c1b4:	adrp	x0, 44f000 <warn@@Base+0x15a24>
  40c1b8:	add	x0, x0, #0x725
  40c1bc:	b	40c0a8 <ferror@plt+0xa368>
  40c1c0:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40c1c4:	add	x0, x0, #0xd3f
  40c1c8:	b	40c0a8 <ferror@plt+0xa368>
  40c1cc:	adrp	x0, 449000 <warn@@Base+0xfa24>
  40c1d0:	add	x0, x0, #0xba8
  40c1d4:	b	40c0a8 <ferror@plt+0xa368>
  40c1d8:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  40c1dc:	add	x0, x0, #0x11a
  40c1e0:	b	40c0a8 <ferror@plt+0xa368>
  40c1e4:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  40c1e8:	add	x0, x0, #0xf7
  40c1ec:	b	40c0a8 <ferror@plt+0xa368>
  40c1f0:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  40c1f4:	add	x0, x0, #0x117
  40c1f8:	b	40c0a8 <ferror@plt+0xa368>
  40c1fc:	adrp	x0, 443000 <warn@@Base+0x9a24>
  40c200:	add	x0, x0, #0x354
  40c204:	b	40c0a8 <ferror@plt+0xa368>
  40c208:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40c20c:	add	x0, x0, #0xd45
  40c210:	b	40c0a8 <ferror@plt+0xa368>
  40c214:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  40c218:	add	x0, x0, #0x1f2
  40c21c:	b	40c0a8 <ferror@plt+0xa368>
  40c220:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  40c224:	add	x0, x0, #0x187
  40c228:	b	40c0a8 <ferror@plt+0xa368>
  40c22c:	cmp	w0, #0x24
  40c230:	b.eq	40c480 <ferror@plt+0xa740>  // b.none
  40c234:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40c238:	add	x0, x21, #0x858
  40c23c:	mov	w2, w27
  40c240:	add	x1, x1, #0x4a4
  40c244:	mov	x26, x0
  40c248:	bl	401980 <sprintf@plt>
  40c24c:	mov	x0, x26
  40c250:	b	40c0a8 <ferror@plt+0xa368>
  40c254:	cmp	w0, #0x32
  40c258:	b.eq	40c39c <ferror@plt+0xa65c>  // b.none
  40c25c:	b.hi	40c284 <ferror@plt+0xa544>  // b.pmore
  40c260:	cmp	w0, #0x2d
  40c264:	b.ne	40c234 <ferror@plt+0xa4f4>  // b.any
  40c268:	mov	w0, #0x1                   	// #1
  40c26c:	movk	w0, #0x7000, lsl #16
  40c270:	cmp	w26, w0
  40c274:	b.ne	40c234 <ferror@plt+0xa4f4>  // b.any
  40c278:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40c27c:	add	x0, x0, #0xdef
  40c280:	b	40c0a8 <ferror@plt+0xa368>
  40c284:	cmp	w0, #0x57
  40c288:	b.eq	40c480 <ferror@plt+0xa740>  // b.none
  40c28c:	cmp	w0, #0x5d
  40c290:	b.eq	40c268 <ferror@plt+0xa528>  // b.none
  40c294:	cmp	w0, #0x3e
  40c298:	b.ne	40c234 <ferror@plt+0xa4f4>  // b.any
  40c29c:	mov	w0, #0x1                   	// #1
  40c2a0:	movk	w0, #0x7000, lsl #16
  40c2a4:	cmp	w26, w0
  40c2a8:	b.ne	40c234 <ferror@plt+0xa4f4>  // b.any
  40c2ac:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40c2b0:	add	x0, x0, #0xe36
  40c2b4:	b	40c0a8 <ferror@plt+0xa368>
  40c2b8:	cmp	w0, #0xc3
  40c2bc:	b.eq	40c268 <ferror@plt+0xa528>  // b.none
  40c2c0:	b.hi	40c354 <ferror@plt+0xa614>  // b.pmore
  40c2c4:	cmp	w0, #0xb5
  40c2c8:	b.hi	40c330 <ferror@plt+0xa5f0>  // b.pmore
  40c2cc:	cmp	w0, #0xb3
  40c2d0:	b.hi	40c29c <ferror@plt+0xa55c>  // b.pmore
  40c2d4:	cmp	w0, #0x8c
  40c2d8:	b.ne	40c234 <ferror@plt+0xa4f4>  // b.any
  40c2dc:	mov	w0, #0x4                   	// #4
  40c2e0:	movk	w0, #0x7f00, lsl #16
  40c2e4:	cmp	w26, w0
  40c2e8:	b.hi	40c234 <ferror@plt+0xa4f4>  // b.pmore
  40c2ec:	mov	w0, #0x7effffff            	// #2130706431
  40c2f0:	cmp	w26, w0
  40c2f4:	b.hi	40c3c8 <ferror@plt+0xa688>  // b.pmore
  40c2f8:	mov	w0, #0x2                   	// #2
  40c2fc:	movk	w0, #0x7000, lsl #16
  40c300:	cmp	w26, w0
  40c304:	b.eq	40c5f8 <ferror@plt+0xa8b8>  // b.none
  40c308:	add	w0, w0, #0x1
  40c30c:	cmp	w26, w0
  40c310:	b.eq	40c604 <ferror@plt+0xa8c4>  // b.none
  40c314:	mov	w0, #0x1                   	// #1
  40c318:	movk	w0, #0x7000, lsl #16
  40c31c:	cmp	w26, w0
  40c320:	b.ne	40c234 <ferror@plt+0xa4f4>  // b.any
  40c324:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40c328:	add	x0, x0, #0xdc7
  40c32c:	b	40c0a8 <ferror@plt+0xa368>
  40c330:	cmp	w0, #0xb7
  40c334:	b.ne	40c234 <ferror@plt+0xa4f4>  // b.any
  40c338:	mov	w0, #0x3                   	// #3
  40c33c:	movk	w0, #0x7000, lsl #16
  40c340:	cmp	w26, w0
  40c344:	b.ne	40c234 <ferror@plt+0xa4f4>  // b.any
  40c348:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40c34c:	add	x0, x0, #0xe23
  40c350:	b	40c0a8 <ferror@plt+0xa368>
  40c354:	cmp	w0, #0xfa
  40c358:	b.eq	40c458 <ferror@plt+0xa718>  // b.none
  40c35c:	mov	w1, #0x9080                	// #36992
  40c360:	cmp	w0, w1
  40c364:	b.eq	40c480 <ferror@plt+0xa740>  // b.none
  40c368:	cmp	w0, #0xf3
  40c36c:	b.ne	40c234 <ferror@plt+0xa4f4>  // b.any
  40c370:	mov	w0, #0x3                   	// #3
  40c374:	movk	w0, #0x7000, lsl #16
  40c378:	cmp	w26, w0
  40c37c:	b.ne	40c234 <ferror@plt+0xa4f4>  // b.any
  40c380:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40c384:	add	x0, x0, #0xd5c
  40c388:	b	40c0a8 <ferror@plt+0xa368>
  40c38c:	cmp	w27, #0x9
  40c390:	b.hi	40c234 <ferror@plt+0xa4f4>  // b.pmore
  40c394:	add	x0, x23, #0x708
  40c398:	b	40bf28 <ferror@plt+0xa1e8>
  40c39c:	mov	w1, w26
  40c3a0:	mov	x0, x19
  40c3a4:	bl	40a80c <ferror@plt+0x8acc>
  40c3a8:	b	40bf2c <ferror@plt+0xa1ec>
  40c3ac:	mov	w0, #0x8fffffff            	// #-1879048193
  40c3b0:	add	w3, w26, w0
  40c3b4:	cmp	w3, #0x4
  40c3b8:	b.hi	40c234 <ferror@plt+0xa4f4>  // b.pmore
  40c3bc:	add	x0, x23, #0x758
  40c3c0:	ldr	x0, [x0, w3, uxtw #3]
  40c3c4:	b	40bf2c <ferror@plt+0xa1ec>
  40c3c8:	mov	w0, #0x80ffffff            	// #-2130706433
  40c3cc:	add	w3, w26, w0
  40c3d0:	cmp	w3, #0x3
  40c3d4:	b.hi	40c3f0 <ferror@plt+0xa6b0>  // b.pmore
  40c3d8:	adrp	x0, 459000 <warn@@Base+0x1fa24>
  40c3dc:	add	x0, x0, #0x200
  40c3e0:	ldrh	w0, [x0, w3, uxtw #1]
  40c3e4:	adr	x1, 40c3f0 <ferror@plt+0xa6b0>
  40c3e8:	add	x0, x1, w0, sxth #2
  40c3ec:	br	x0
  40c3f0:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40c3f4:	add	x0, x0, #0xe1a
  40c3f8:	b	40c0a8 <ferror@plt+0xa368>
  40c3fc:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40c400:	add	x0, x0, #0xdfe
  40c404:	b	40c0a8 <ferror@plt+0xa368>
  40c408:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40c40c:	add	x0, x0, #0xd76
  40c410:	b	40c0a8 <ferror@plt+0xa368>
  40c414:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40c418:	add	x0, x0, #0xdbc
  40c41c:	b	40c0a8 <ferror@plt+0xa368>
  40c420:	mov	w0, #0x5                   	// #5
  40c424:	movk	w0, #0x7f00, lsl #16
  40c428:	cmp	w26, w0
  40c42c:	b.eq	40c61c <ferror@plt+0xa8dc>  // b.none
  40c430:	add	w0, w0, #0x1
  40c434:	cmp	w26, w0
  40c438:	b.eq	40c628 <ferror@plt+0xa8e8>  // b.none
  40c43c:	mov	w0, #0x3                   	// #3
  40c440:	movk	w0, #0x7000, lsl #16
  40c444:	cmp	w26, w0
  40c448:	b.ne	40c234 <ferror@plt+0xa4f4>  // b.any
  40c44c:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40c450:	add	x0, x0, #0xdaa
  40c454:	b	40c0a8 <ferror@plt+0xa368>
  40c458:	mov	w0, #0x1                   	// #1
  40c45c:	movk	w0, #0x7000, lsl #16
  40c460:	cmp	w26, w0
  40c464:	b.eq	40c634 <ferror@plt+0xa8f4>  // b.none
  40c468:	add	w0, w0, #0x1
  40c46c:	cmp	w26, w0
  40c470:	b.ne	40c234 <ferror@plt+0xa4f4>  // b.any
  40c474:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40c478:	add	x0, x0, #0xd9e
  40c47c:	b	40c0a8 <ferror@plt+0xa368>
  40c480:	mov	w0, w26
  40c484:	bl	402f10 <ferror@plt+0x11d0>
  40c488:	b	40bf2c <ferror@plt+0xa1ec>
  40c48c:	mov	w2, #0xa0000000            	// #-1610612736
  40c490:	add	w2, w26, w2
  40c494:	cmp	w2, w0
  40c498:	b.hi	40c550 <ferror@plt+0xa810>  // b.pmore
  40c49c:	ldrh	w0, [x19, #82]
  40c4a0:	cmp	w0, #0x32
  40c4a4:	b.ne	40c4c4 <ferror@plt+0xa784>  // b.any
  40c4a8:	mov	w1, w26
  40c4ac:	mov	x0, x19
  40c4b0:	str	w2, [sp, #112]
  40c4b4:	bl	40a80c <ferror@plt+0x8acc>
  40c4b8:	ldr	w2, [sp, #112]
  40c4bc:	cbz	x0, 40c524 <ferror@plt+0xa7e4>
  40c4c0:	b	40c0a8 <ferror@plt+0xa368>
  40c4c4:	ldrb	w0, [x19, #31]
  40c4c8:	cmp	w0, #0x6
  40c4cc:	b.ne	40c4f0 <ferror@plt+0xa7b0>  // b.any
  40c4d0:	mov	x0, #0xffffffffffff0012    	// #-65518
  40c4d4:	movk	x0, #0x9000, lsl #16
  40c4d8:	add	x3, x0, w26, uxtw
  40c4dc:	cmp	x3, #0x12
  40c4e0:	b.hi	40c524 <ferror@plt+0xa7e4>  // b.pmore
  40c4e4:	ldr	x0, [sp, #104]
  40c4e8:	ldr	x0, [x0, x3, lsl #3]
  40c4ec:	b	40c4bc <ferror@plt+0xa77c>
  40c4f0:	mov	w0, #0xfff6                	// #65526
  40c4f4:	movk	w0, #0x6fff, lsl #16
  40c4f8:	cmp	w26, w0
  40c4fc:	b.eq	40c640 <ferror@plt+0xa900>  // b.none
  40c500:	b.hi	40c534 <ferror@plt+0xa7f4>  // b.pmore
  40c504:	mov	w0, #0x4700                	// #18176
  40c508:	movk	w0, #0x6fff, lsl #16
  40c50c:	cmp	w26, w0
  40c510:	b.eq	40c64c <ferror@plt+0xa90c>  // b.none
  40c514:	mov	w0, #0xfff5                	// #65525
  40c518:	movk	w0, #0x6fff, lsl #16
  40c51c:	cmp	w26, w0
  40c520:	b.eq	40c658 <ferror@plt+0xa918>  // b.none
  40c524:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40c528:	add	x0, x21, #0x858
  40c52c:	add	x1, x1, #0x4af
  40c530:	b	40c244 <ferror@plt+0xa504>
  40c534:	mov	w0, #0xfff7                	// #65527
  40c538:	movk	w0, #0x6fff, lsl #16
  40c53c:	cmp	w26, w0
  40c540:	b.ne	40c524 <ferror@plt+0xa7e4>  // b.any
  40c544:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  40c548:	add	x0, x0, #0x22f
  40c54c:	b	40c0a8 <ferror@plt+0xa368>
  40c550:	tbz	w26, #31, 40c598 <ferror@plt+0xa858>
  40c554:	ldrh	w0, [x19, #82]
  40c558:	cmp	w0, #0x57
  40c55c:	b.eq	40c574 <ferror@plt+0xa834>  // b.none
  40c560:	mov	w1, #0x9080                	// #36992
  40c564:	cmp	w0, w1
  40c568:	b.eq	40c574 <ferror@plt+0xa834>  // b.none
  40c56c:	cmp	w0, #0x24
  40c570:	b.ne	40c580 <ferror@plt+0xa840>  // b.any
  40c574:	mov	w0, w26
  40c578:	bl	402f10 <ferror@plt+0x11d0>
  40c57c:	cbnz	x0, 40c0a8 <ferror@plt+0xa368>
  40c580:	mov	w2, #0x80000000            	// #-2147483648
  40c584:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40c588:	add	x0, x21, #0x858
  40c58c:	add	w2, w26, w2
  40c590:	add	x1, x1, #0x4b8
  40c594:	b	40c244 <ferror@plt+0xa504>
  40c598:	mov	w2, #0x5                   	// #5
  40c59c:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40c5a0:	mov	x0, #0x0                   	// #0
  40c5a4:	add	x1, x1, #0x4c3
  40c5a8:	bl	401c70 <dcgettext@plt>
  40c5ac:	mov	x2, x0
  40c5b0:	add	x4, x21, #0x858
  40c5b4:	mov	w3, w26
  40c5b8:	mov	x0, x4
  40c5bc:	mov	x1, #0x20                  	// #32
  40c5c0:	str	x4, [sp, #112]
  40c5c4:	bl	4019e0 <snprintf@plt>
  40c5c8:	ldr	x4, [sp, #112]
  40c5cc:	mov	x0, x4
  40c5d0:	b	40c0a8 <ferror@plt+0xa368>
  40c5d4:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  40c5d8:	add	x0, x0, #0x1e1
  40c5dc:	b	40c0a8 <ferror@plt+0xa368>
  40c5e0:	adrp	x0, 444000 <warn@@Base+0xaa24>
  40c5e4:	add	x0, x0, #0x60c
  40c5e8:	b	40c0a8 <ferror@plt+0xa368>
  40c5ec:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  40c5f0:	add	x0, x0, #0xa52
  40c5f4:	b	40c0a8 <ferror@plt+0xa368>
  40c5f8:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  40c5fc:	add	x0, x0, #0x276
  40c600:	b	40c0a8 <ferror@plt+0xa368>
  40c604:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40c608:	add	x0, x0, #0xe09
  40c60c:	b	40c0a8 <ferror@plt+0xa368>
  40c610:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40c614:	add	x0, x0, #0xde7
  40c618:	b	40c0a8 <ferror@plt+0xa368>
  40c61c:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40c620:	add	x0, x0, #0xd0b
  40c624:	b	40c0a8 <ferror@plt+0xa368>
  40c628:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40c62c:	add	x0, x0, #0xdd4
  40c630:	b	40c0a8 <ferror@plt+0xa368>
  40c634:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40c638:	add	x0, x0, #0xd82
  40c63c:	b	40c0a8 <ferror@plt+0xa368>
  40c640:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  40c644:	add	x0, x0, #0x249
  40c648:	b	40c0a8 <ferror@plt+0xa368>
  40c64c:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40c650:	add	x0, x0, #0xd1c
  40c654:	b	40c0a8 <ferror@plt+0xa368>
  40c658:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40c65c:	add	x0, x0, #0xd8f
  40c660:	b	40c0a8 <ferror@plt+0xa368>
  40c664:	ldr	x1, [x20, #8]
  40c668:	mov	x0, x19
  40c66c:	bl	4074b8 <ferror@plt+0x5778>
  40c670:	mov	x1, x0
  40c674:	adrp	x0, 449000 <warn@@Base+0xfa24>
  40c678:	add	x0, x0, #0x104
  40c67c:	bl	401cc0 <printf@plt>
  40c680:	b	40c0f8 <ferror@plt+0xa3b8>
  40c684:	sub	w0, w0, #0xb4
  40c688:	and	w0, w0, #0xffff
  40c68c:	cmp	w0, #0x1
  40c690:	b.hi	40c12c <ferror@plt+0xa3ec>  // b.pmore
  40c694:	mov	w0, #0xff00                	// #65280
  40c698:	cmp	w1, w0
  40c69c:	b.eq	40c7dc <ferror@plt+0xaa9c>  // b.none
  40c6a0:	adrp	x0, 441000 <warn@@Base+0x7a24>
  40c6a4:	adrp	x24, 444000 <warn@@Base+0xaa24>
  40c6a8:	add	x0, x0, #0xe4b
  40c6ac:	add	x24, x24, #0xa97
  40c6b0:	mov	w2, #0xff01                	// #65281
  40c6b4:	cmp	w1, w2
  40c6b8:	csel	x24, x24, x0, ne  // ne = any
  40c6bc:	ldr	w0, [x21, #1940]
  40c6c0:	cbz	w0, 40c7f8 <ferror@plt+0xaab8>
  40c6c4:	cbz	x24, 40c7e8 <ferror@plt+0xaaa8>
  40c6c8:	ldrb	w0, [x24]
  40c6cc:	cbz	w0, 40c7e8 <ferror@plt+0xaaa8>
  40c6d0:	adrp	x0, 442000 <warn@@Base+0x8a24>
  40c6d4:	mov	x1, x24
  40c6d8:	add	x0, x0, #0x4e9
  40c6dc:	bl	401cc0 <printf@plt>
  40c6e0:	ldr	w1, [x20, #44]
  40c6e4:	adrp	x0, 442000 <warn@@Base+0x8a24>
  40c6e8:	ldr	x2, [x20, #48]
  40c6ec:	add	x0, x0, #0x4f8
  40c6f0:	bl	401cc0 <printf@plt>
  40c6f4:	cbz	x24, 40c720 <ferror@plt+0xa9e0>
  40c6f8:	ldrb	w0, [x24]
  40c6fc:	cbnz	w0, 40c720 <ferror@plt+0xa9e0>
  40c700:	mov	w2, #0x5                   	// #5
  40c704:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40c708:	mov	x0, #0x0                   	// #0
  40c70c:	add	x1, x1, #0x502
  40c710:	bl	401c70 <dcgettext@plt>
  40c714:	ldr	w2, [x20, #40]
  40c718:	mov	w1, w22
  40c71c:	bl	4395dc <warn@@Base>
  40c720:	ldr	w0, [x21, #1940]
  40c724:	cbz	w0, 40c7c8 <ferror@plt+0xaa88>
  40c728:	ldr	x1, [x20, #8]
  40c72c:	mov	x0, x19
  40c730:	bl	4074b8 <ferror@plt+0x5778>
  40c734:	mov	x1, x0
  40c738:	adrp	x0, 447000 <warn@@Base+0xda24>
  40c73c:	add	x0, x0, #0xe19
  40c740:	bl	401cc0 <printf@plt>
  40c744:	ldr	x0, [x20, #8]
  40c748:	tbz	w0, #11, 40c7c8 <ferror@plt+0xaa88>
  40c74c:	ldr	x24, [x20, #24]
  40c750:	mov	w2, #0x5                   	// #5
  40c754:	adrp	x1, 446000 <warn@@Base+0xca24>
  40c758:	mov	x0, #0x0                   	// #0
  40c75c:	add	x1, x1, #0xeb6
  40c760:	bl	401c70 <dcgettext@plt>
  40c764:	mov	x2, x24
  40c768:	mov	x5, x0
  40c76c:	mov	x1, x19
  40c770:	add	x0, sp, #0xb0
  40c774:	mov	x4, #0x18                  	// #24
  40c778:	mov	x3, #0x1                   	// #1
  40c77c:	bl	4032f0 <ferror@plt+0x15b0>
  40c780:	cbz	x0, 40c7c8 <ferror@plt+0xaa88>
  40c784:	add	x1, sp, #0xb0
  40c788:	add	x0, sp, #0xc8
  40c78c:	mov	x2, #0x18                  	// #24
  40c790:	bl	403150 <ferror@plt+0x1410>
  40c794:	ldr	w0, [sp, #200]
  40c798:	cmp	w0, #0x1
  40c79c:	b.ne	40c9b0 <ferror@plt+0xac70>  // b.any
  40c7a0:	adrp	x0, 442000 <warn@@Base+0x8a24>
  40c7a4:	add	x0, x0, #0x5a1
  40c7a8:	bl	401cc0 <printf@plt>
  40c7ac:	ldr	x0, [sp, #208]
  40c7b0:	mov	w1, #0x6                   	// #6
  40c7b4:	bl	4061a0 <ferror@plt+0x4460>
  40c7b8:	ldr	x1, [sp, #216]
  40c7bc:	adrp	x0, 442000 <warn@@Base+0x8a24>
  40c7c0:	add	x0, x0, #0x5ca
  40c7c4:	bl	401cc0 <printf@plt>
  40c7c8:	add	w22, w22, #0x1
  40c7cc:	add	x20, x20, #0x50
  40c7d0:	b	40b348 <ferror@plt+0x9608>
  40c7d4:	mov	x24, #0x0                   	// #0
  40c7d8:	b	40c6bc <ferror@plt+0xa97c>
  40c7dc:	adrp	x24, 441000 <warn@@Base+0x7a24>
  40c7e0:	add	x24, x24, #0xe44
  40c7e4:	b	40c6bc <ferror@plt+0xa97c>
  40c7e8:	adrp	x0, 442000 <warn@@Base+0x8a24>
  40c7ec:	add	x0, x0, #0x4ef
  40c7f0:	bl	401cc0 <printf@plt>
  40c7f4:	b	40c6e0 <ferror@plt+0xa9a0>
  40c7f8:	ldr	w2, [x20, #44]
  40c7fc:	adrp	x0, 442000 <warn@@Base+0x8a24>
  40c800:	ldr	x3, [x20, #48]
  40c804:	add	x0, x0, #0x4f4
  40c808:	bl	401cc0 <printf@plt>
  40c80c:	b	40c6f4 <ferror@plt+0xa9b4>
  40c810:	ldr	w0, [x25, #592]
  40c814:	cbz	w0, 40c8b4 <ferror@plt+0xab74>
  40c818:	ldr	x0, [x20, #16]
  40c81c:	mov	w1, #0x6                   	// #6
  40c820:	adrp	x24, 442000 <warn@@Base+0x8a24>
  40c824:	add	x24, x24, #0x549
  40c828:	bl	4061a0 <ferror@plt+0x4460>
  40c82c:	ldr	x1, [x20, #24]
  40c830:	mov	x0, x24
  40c834:	bl	401cc0 <printf@plt>
  40c838:	ldr	x1, [x20, #32]
  40c83c:	mov	x0, x24
  40c840:	bl	401cc0 <printf@plt>
  40c844:	ldr	x1, [x20, #56]
  40c848:	adrp	x0, 442000 <warn@@Base+0x8a24>
  40c84c:	add	x0, x0, #0x4e1
  40c850:	bl	401cc0 <printf@plt>
  40c854:	ldr	w0, [x21, #1940]
  40c858:	cbz	w0, 40c894 <ferror@plt+0xab54>
  40c85c:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  40c860:	ldr	x1, [x0, #1040]
  40c864:	adrp	x0, 442000 <warn@@Base+0x8a24>
  40c868:	add	x0, x0, #0x6ab
  40c86c:	bl	401910 <fputs@plt>
  40c870:	ldp	w1, w2, [x20, #40]
  40c874:	adrp	x0, 442000 <warn@@Base+0x8a24>
  40c878:	add	x0, x0, #0x551
  40c87c:	bl	401cc0 <printf@plt>
  40c880:	ldr	x1, [x20, #48]
  40c884:	adrp	x0, 442000 <warn@@Base+0x8a24>
  40c888:	add	x0, x0, #0x4fc
  40c88c:	bl	401cc0 <printf@plt>
  40c890:	b	40c720 <ferror@plt+0xa9e0>
  40c894:	ldr	x1, [x20, #8]
  40c898:	mov	x0, x19
  40c89c:	bl	4074b8 <ferror@plt+0x5778>
  40c8a0:	mov	x1, x0
  40c8a4:	adrp	x0, 449000 <warn@@Base+0xfa24>
  40c8a8:	add	x0, x0, #0x104
  40c8ac:	bl	401cc0 <printf@plt>
  40c8b0:	b	40c870 <ferror@plt+0xab30>
  40c8b4:	ldr	w0, [x21, #1940]
  40c8b8:	cbz	w0, 40c928 <ferror@plt+0xabe8>
  40c8bc:	mov	w0, #0x20                  	// #32
  40c8c0:	bl	401cf0 <putchar@plt>
  40c8c4:	ldr	x0, [x20, #16]
  40c8c8:	mov	w1, #0x6                   	// #6
  40c8cc:	bl	4061a0 <ferror@plt+0x4460>
  40c8d0:	ldr	x1, [x20, #24]
  40c8d4:	adrp	x0, 442000 <warn@@Base+0x8a24>
  40c8d8:	add	x0, x0, #0x55a
  40c8dc:	bl	401cc0 <printf@plt>
  40c8e0:	ldr	w1, [x20, #40]
  40c8e4:	adrp	x0, 442000 <warn@@Base+0x8a24>
  40c8e8:	add	x0, x0, #0x565
  40c8ec:	bl	401cc0 <printf@plt>
  40c8f0:	ldr	x0, [x20, #32]
  40c8f4:	mov	w1, #0x6                   	// #6
  40c8f8:	bl	4061a0 <ferror@plt+0x4460>
  40c8fc:	mov	w0, #0x20                  	// #32
  40c900:	bl	401cf0 <putchar@plt>
  40c904:	ldr	x0, [x20, #56]
  40c908:	mov	w1, #0x6                   	// #6
  40c90c:	bl	4061a0 <ferror@plt+0x4460>
  40c910:	ldr	w1, [x20, #44]
  40c914:	adrp	x0, 442000 <warn@@Base+0x8a24>
  40c918:	ldr	x2, [x20, #48]
  40c91c:	add	x0, x0, #0x572
  40c920:	bl	401cc0 <printf@plt>
  40c924:	b	40c720 <ferror@plt+0xa9e0>
  40c928:	mov	w0, #0x20                  	// #32
  40c92c:	bl	401cf0 <putchar@plt>
  40c930:	ldr	x0, [x20, #16]
  40c934:	mov	w1, #0x6                   	// #6
  40c938:	bl	4061a0 <ferror@plt+0x4460>
  40c93c:	ldr	x1, [x20, #24]
  40c940:	adrp	x0, 442000 <warn@@Base+0x8a24>
  40c944:	add	x0, x0, #0x580
  40c948:	bl	401cc0 <printf@plt>
  40c94c:	adrp	x0, 442000 <warn@@Base+0x8a24>
  40c950:	add	x0, x0, #0x569
  40c954:	bl	401cc0 <printf@plt>
  40c958:	ldr	x0, [x20, #32]
  40c95c:	mov	w1, #0x6                   	// #6
  40c960:	bl	4061a0 <ferror@plt+0x4460>
  40c964:	adrp	x0, 442000 <warn@@Base+0x8a24>
  40c968:	add	x0, x0, #0x6ab
  40c96c:	bl	401cc0 <printf@plt>
  40c970:	ldr	x0, [x20, #56]
  40c974:	mov	w1, #0x6                   	// #6
  40c978:	bl	4061a0 <ferror@plt+0x4460>
  40c97c:	ldr	x1, [x20, #8]
  40c980:	mov	x0, x19
  40c984:	bl	4074b8 <ferror@plt+0x5778>
  40c988:	mov	x1, x0
  40c98c:	adrp	x0, 449000 <warn@@Base+0xfa24>
  40c990:	add	x0, x0, #0x104
  40c994:	bl	401cc0 <printf@plt>
  40c998:	ldp	w1, w2, [x20, #40]
  40c99c:	adrp	x0, 442000 <warn@@Base+0x8a24>
  40c9a0:	ldr	x3, [x20, #48]
  40c9a4:	add	x0, x0, #0x589
  40c9a8:	bl	401cc0 <printf@plt>
  40c9ac:	b	40c720 <ferror@plt+0xa9e0>
  40c9b0:	mov	w2, #0x5                   	// #5
  40c9b4:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40c9b8:	mov	x0, #0x0                   	// #0
  40c9bc:	add	x1, x1, #0x5af
  40c9c0:	bl	401c70 <dcgettext@plt>
  40c9c4:	ldr	w1, [sp, #200]
  40c9c8:	bl	401cc0 <printf@plt>
  40c9cc:	b	40c7ac <ferror@plt+0xaa6c>
  40c9d0:	cmp	w0, #0x28
  40c9d4:	b.ne	40c9e8 <ferror@plt+0xaca8>  // b.any
  40c9d8:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40c9dc:	mov	w2, #0x5                   	// #5
  40c9e0:	add	x1, x1, #0x6ba
  40c9e4:	b	40b398 <ferror@plt+0x9658>
  40c9e8:	cmp	w0, #0x14
  40c9ec:	b.ne	40b3a4 <ferror@plt+0x9664>  // b.any
  40c9f0:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40c9f4:	mov	w2, #0x5                   	// #5
  40c9f8:	add	x1, x1, #0x6c9
  40c9fc:	b	40b398 <ferror@plt+0x9658>
  40ca00:	cbnz	w26, 40b8fc <ferror@plt+0x9bbc>
  40ca04:	b	40b94c <ferror@plt+0x9c0c>
  40ca08:	stp	x29, x30, [sp, #-128]!
  40ca0c:	mov	x2, #0x1                   	// #1
  40ca10:	mov	x1, #0x10                  	// #16
  40ca14:	mov	x29, sp
  40ca18:	ldr	x3, [x0, #8]
  40ca1c:	stp	x19, x20, [sp, #16]
  40ca20:	mov	x19, x0
  40ca24:	add	x0, x0, #0x18
  40ca28:	stp	x21, x22, [sp, #32]
  40ca2c:	str	x23, [sp, #48]
  40ca30:	bl	401bc0 <fread@plt>
  40ca34:	cmp	x0, #0x1
  40ca38:	b.ne	40caa4 <ferror@plt+0xad64>  // b.any
  40ca3c:	ldrb	w0, [x19, #29]
  40ca40:	adrp	x20, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  40ca44:	adrp	x1, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  40ca48:	cmp	w0, #0x2
  40ca4c:	b.eq	40cabc <ferror@plt+0xad7c>  // b.none
  40ca50:	adrp	x0, 439000 <ferror@plt+0x372c0>
  40ca54:	add	x0, x0, #0x7d0
  40ca58:	str	x0, [x20, #648]
  40ca5c:	adrp	x0, 439000 <ferror@plt+0x372c0>
  40ca60:	add	x0, x0, #0x6ac
  40ca64:	ldrb	w21, [x19, #28]
  40ca68:	str	x0, [x1, #656]
  40ca6c:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  40ca70:	cmp	w21, #0x2
  40ca74:	mov	x23, x0
  40ca78:	cset	w1, ne  // ne = any
  40ca7c:	str	w1, [x0, #1056]
  40ca80:	ldr	x3, [x19, #8]
  40ca84:	b.eq	40cbfc <ferror@plt+0xaebc>  // b.none
  40ca88:	add	x21, sp, #0x50
  40ca8c:	mov	x2, #0x1                   	// #1
  40ca90:	mov	x0, x21
  40ca94:	mov	x1, #0x24                  	// #36
  40ca98:	bl	401bc0 <fread@plt>
  40ca9c:	cmp	x0, #0x1
  40caa0:	b.eq	40cad4 <ferror@plt+0xad94>  // b.none
  40caa4:	mov	w0, #0x0                   	// #0
  40caa8:	ldp	x19, x20, [sp, #16]
  40caac:	ldp	x21, x22, [sp, #32]
  40cab0:	ldr	x23, [sp, #48]
  40cab4:	ldp	x29, x30, [sp], #128
  40cab8:	ret
  40cabc:	adrp	x0, 439000 <ferror@plt+0x372c0>
  40cac0:	add	x0, x0, #0x1b8
  40cac4:	str	x0, [x20, #648]
  40cac8:	adrp	x0, 439000 <ferror@plt+0x372c0>
  40cacc:	add	x0, x0, #0x748
  40cad0:	b	40ca64 <ferror@plt+0xad24>
  40cad4:	ldr	x2, [x20, #648]
  40cad8:	mov	w1, #0x2                   	// #2
  40cadc:	mov	x0, x21
  40cae0:	blr	x2
  40cae4:	strh	w0, [x19, #80]
  40cae8:	ldr	x2, [x20, #648]
  40caec:	mov	w1, #0x2                   	// #2
  40caf0:	add	x0, sp, #0x52
  40caf4:	blr	x2
  40caf8:	strh	w0, [x19, #82]
  40cafc:	ldr	x2, [x20, #648]
  40cb00:	mov	w1, #0x4                   	// #4
  40cb04:	add	x0, sp, #0x54
  40cb08:	blr	x2
  40cb0c:	str	x0, [x19, #64]
  40cb10:	ldr	x2, [x20, #648]
  40cb14:	mov	w1, #0x4                   	// #4
  40cb18:	add	x0, sp, #0x58
  40cb1c:	blr	x2
  40cb20:	str	x0, [x19, #40]
  40cb24:	ldr	x2, [x20, #648]
  40cb28:	mov	w1, #0x4                   	// #4
  40cb2c:	add	x0, sp, #0x5c
  40cb30:	blr	x2
  40cb34:	str	x0, [x19, #48]
  40cb38:	ldr	x2, [x20, #648]
  40cb3c:	mov	w1, #0x4                   	// #4
  40cb40:	add	x0, sp, #0x60
  40cb44:	blr	x2
  40cb48:	str	x0, [x19, #56]
  40cb4c:	ldr	x2, [x20, #648]
  40cb50:	mov	w1, #0x4                   	// #4
  40cb54:	add	x0, sp, #0x64
  40cb58:	blr	x2
  40cb5c:	str	x0, [x19, #72]
  40cb60:	ldr	x2, [x20, #648]
  40cb64:	mov	w1, #0x2                   	// #2
  40cb68:	add	x0, sp, #0x68
  40cb6c:	blr	x2
  40cb70:	str	w0, [x19, #84]
  40cb74:	ldr	x2, [x20, #648]
  40cb78:	mov	w1, #0x2                   	// #2
  40cb7c:	add	x0, sp, #0x6a
  40cb80:	blr	x2
  40cb84:	str	w0, [x19, #88]
  40cb88:	ldr	x2, [x20, #648]
  40cb8c:	mov	w1, #0x2                   	// #2
  40cb90:	add	x0, sp, #0x6c
  40cb94:	blr	x2
  40cb98:	str	w0, [x19, #92]
  40cb9c:	ldr	x2, [x20, #648]
  40cba0:	mov	w1, #0x2                   	// #2
  40cba4:	add	x0, sp, #0x6e
  40cba8:	blr	x2
  40cbac:	str	w0, [x19, #96]
  40cbb0:	ldr	x2, [x20, #648]
  40cbb4:	mov	w1, #0x2                   	// #2
  40cbb8:	add	x0, sp, #0x70
  40cbbc:	blr	x2
  40cbc0:	str	w0, [x19, #100]
  40cbc4:	ldr	x2, [x20, #648]
  40cbc8:	add	x0, sp, #0x72
  40cbcc:	mov	w1, #0x2                   	// #2
  40cbd0:	blr	x2
  40cbd4:	str	w0, [x19, #104]
  40cbd8:	ldr	x0, [x19, #56]
  40cbdc:	cbz	x0, 40cbf4 <ferror@plt+0xaeb4>
  40cbe0:	ldr	w0, [x23, #1056]
  40cbe4:	mov	w1, #0x1                   	// #1
  40cbe8:	cbz	w0, 40cd18 <ferror@plt+0xafd8>
  40cbec:	mov	x0, x19
  40cbf0:	bl	405628 <ferror@plt+0x38e8>
  40cbf4:	mov	w0, #0x1                   	// #1
  40cbf8:	b	40caa8 <ferror@plt+0xad68>
  40cbfc:	add	x22, sp, #0x50
  40cc00:	mov	x2, #0x1                   	// #1
  40cc04:	mov	x0, x22
  40cc08:	mov	x1, #0x30                  	// #48
  40cc0c:	bl	401bc0 <fread@plt>
  40cc10:	cmp	x0, #0x1
  40cc14:	b.ne	40caa4 <ferror@plt+0xad64>  // b.any
  40cc18:	ldr	x2, [x20, #648]
  40cc1c:	mov	w1, w21
  40cc20:	mov	x0, x22
  40cc24:	blr	x2
  40cc28:	strh	w0, [x19, #80]
  40cc2c:	ldr	x2, [x20, #648]
  40cc30:	mov	w1, w21
  40cc34:	add	x0, sp, #0x52
  40cc38:	blr	x2
  40cc3c:	strh	w0, [x19, #82]
  40cc40:	ldr	x2, [x20, #648]
  40cc44:	mov	w1, #0x4                   	// #4
  40cc48:	add	x0, sp, #0x54
  40cc4c:	blr	x2
  40cc50:	str	x0, [x19, #64]
  40cc54:	ldr	x2, [x20, #648]
  40cc58:	mov	w1, #0x8                   	// #8
  40cc5c:	add	x0, sp, #0x58
  40cc60:	blr	x2
  40cc64:	str	x0, [x19, #40]
  40cc68:	ldr	x2, [x20, #648]
  40cc6c:	mov	w1, #0x8                   	// #8
  40cc70:	add	x0, sp, #0x60
  40cc74:	blr	x2
  40cc78:	str	x0, [x19, #48]
  40cc7c:	ldr	x2, [x20, #648]
  40cc80:	mov	w1, #0x8                   	// #8
  40cc84:	add	x0, sp, #0x68
  40cc88:	blr	x2
  40cc8c:	str	x0, [x19, #56]
  40cc90:	ldr	x2, [x20, #648]
  40cc94:	mov	w1, #0x4                   	// #4
  40cc98:	add	x0, sp, #0x70
  40cc9c:	blr	x2
  40cca0:	str	x0, [x19, #72]
  40cca4:	ldr	x2, [x20, #648]
  40cca8:	mov	w1, w21
  40ccac:	add	x0, sp, #0x74
  40ccb0:	blr	x2
  40ccb4:	str	w0, [x19, #84]
  40ccb8:	ldr	x2, [x20, #648]
  40ccbc:	mov	w1, w21
  40ccc0:	add	x0, sp, #0x76
  40ccc4:	blr	x2
  40ccc8:	str	w0, [x19, #88]
  40cccc:	ldr	x2, [x20, #648]
  40ccd0:	mov	w1, w21
  40ccd4:	add	x0, sp, #0x78
  40ccd8:	blr	x2
  40ccdc:	str	w0, [x19, #92]
  40cce0:	ldr	x2, [x20, #648]
  40cce4:	mov	w1, w21
  40cce8:	add	x0, sp, #0x7a
  40ccec:	blr	x2
  40ccf0:	str	w0, [x19, #96]
  40ccf4:	ldr	x2, [x20, #648]
  40ccf8:	mov	w1, w21
  40ccfc:	add	x0, sp, #0x7c
  40cd00:	blr	x2
  40cd04:	str	w0, [x19, #100]
  40cd08:	ldr	x2, [x20, #648]
  40cd0c:	mov	w1, w21
  40cd10:	add	x0, sp, #0x7e
  40cd14:	b	40cbd0 <ferror@plt+0xae90>
  40cd18:	mov	x0, x19
  40cd1c:	bl	4058e0 <ferror@plt+0x3ba0>
  40cd20:	b	40cbf4 <ferror@plt+0xaeb4>
  40cd24:	stp	x29, x30, [sp, #-160]!
  40cd28:	mov	x29, sp
  40cd2c:	add	x1, sp, #0x20
  40cd30:	stp	x19, x20, [sp, #16]
  40cd34:	mov	x20, x0
  40cd38:	bl	43d0c8 <warn@@Base+0x3aec>
  40cd3c:	tbz	w0, #31, 40cd54 <ferror@plt+0xb014>
  40cd40:	mov	x19, #0x0                   	// #0
  40cd44:	mov	x0, x19
  40cd48:	ldp	x19, x20, [sp, #16]
  40cd4c:	ldp	x29, x30, [sp], #160
  40cd50:	ret
  40cd54:	ldr	w0, [sp, #48]
  40cd58:	and	w0, w0, #0xf000
  40cd5c:	cmp	w0, #0x8, lsl #12
  40cd60:	b.ne	40cd40 <ferror@plt+0xb000>  // b.any
  40cd64:	mov	x1, #0xa0                  	// #160
  40cd68:	mov	x0, #0x1                   	// #1
  40cd6c:	bl	401aa0 <calloc@plt>
  40cd70:	mov	x19, x0
  40cd74:	cbz	x0, 40cd40 <ferror@plt+0xb000>
  40cd78:	mov	x0, x20
  40cd7c:	adrp	x1, 468000 <warn@@Base+0x2ea24>
  40cd80:	add	x1, x1, #0xc48
  40cd84:	bl	401a20 <fopen@plt>
  40cd88:	str	x0, [x19, #8]
  40cd8c:	cbz	x0, 40cdcc <ferror@plt+0xb08c>
  40cd90:	ldr	x0, [sp, #80]
  40cd94:	str	x20, [x19]
  40cd98:	str	x0, [x19, #16]
  40cd9c:	mov	x0, x19
  40cda0:	bl	40ca08 <ferror@plt+0xacc8>
  40cda4:	cbz	w0, 40cdcc <ferror@plt+0xb08c>
  40cda8:	ldr	x0, [x19, #56]
  40cdac:	cbz	x0, 40cd44 <ferror@plt+0xb004>
  40cdb0:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  40cdb4:	mov	w1, #0x0                   	// #0
  40cdb8:	ldr	w0, [x0, #1056]
  40cdbc:	cbz	w0, 40cde4 <ferror@plt+0xb0a4>
  40cdc0:	mov	x0, x19
  40cdc4:	bl	405628 <ferror@plt+0x38e8>
  40cdc8:	cbnz	w0, 40cd44 <ferror@plt+0xb004>
  40cdcc:	ldr	x0, [x19, #8]
  40cdd0:	cbz	x0, 40cdd8 <ferror@plt+0xb098>
  40cdd4:	bl	401a10 <fclose@plt>
  40cdd8:	mov	x0, x19
  40cddc:	bl	401bd0 <free@plt>
  40cde0:	b	40cd40 <ferror@plt+0xb000>
  40cde4:	mov	x0, x19
  40cde8:	bl	4058e0 <ferror@plt+0x3ba0>
  40cdec:	b	40cdc8 <ferror@plt+0xb088>
  40cdf0:	stp	x29, x30, [sp, #-80]!
  40cdf4:	mov	x29, sp
  40cdf8:	stp	x19, x20, [sp, #16]
  40cdfc:	mov	x19, x0
  40ce00:	ldr	x0, [x0, #120]
  40ce04:	stp	x21, x22, [sp, #32]
  40ce08:	stp	x23, x24, [sp, #48]
  40ce0c:	str	x25, [sp, #64]
  40ce10:	cbnz	x0, 40cec4 <ferror@plt+0xb184>
  40ce14:	adrp	x20, 48b000 <warn@@Base+0x51a24>
  40ce18:	ldr	w0, [x19, #92]
  40ce1c:	mov	x2, #0x38                  	// #56
  40ce20:	ldr	w1, [x20, #1056]
  40ce24:	cmp	w1, #0x0
  40ce28:	mov	x1, #0x20                  	// #32
  40ce2c:	csel	x1, x1, x2, ne  // ne = any
  40ce30:	ldr	x2, [x19, #16]
  40ce34:	mul	x1, x0, x1
  40ce38:	cmp	x1, x2
  40ce3c:	b.cc	40ce78 <ferror@plt+0xb138>  // b.lo, b.ul, b.last
  40ce40:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40ce44:	add	x1, x1, #0x6ea
  40ce48:	mov	w2, #0x5                   	// #5
  40ce4c:	mov	x0, #0x0                   	// #0
  40ce50:	bl	401c70 <dcgettext@plt>
  40ce54:	ldr	w1, [x19, #92]
  40ce58:	bl	4390e8 <error@@Base>
  40ce5c:	mov	w0, #0x0                   	// #0
  40ce60:	ldp	x19, x20, [sp, #16]
  40ce64:	ldp	x21, x22, [sp, #32]
  40ce68:	ldp	x23, x24, [sp, #48]
  40ce6c:	ldr	x25, [sp, #64]
  40ce70:	ldp	x29, x30, [sp], #80
  40ce74:	ret
  40ce78:	mov	x1, #0x40                  	// #64
  40ce7c:	bl	42abd8 <ferror@plt+0x28e98>
  40ce80:	mov	x23, x0
  40ce84:	cbnz	x0, 40ce98 <ferror@plt+0xb158>
  40ce88:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40ce8c:	mov	w2, #0x5                   	// #5
  40ce90:	add	x1, x1, #0x725
  40ce94:	b	40ce50 <ferror@plt+0xb110>
  40ce98:	ldp	w21, w22, [x19, #88]
  40ce9c:	ldr	w20, [x20, #1056]
  40cea0:	cmp	w22, #0x0
  40cea4:	cset	w0, eq  // eq = none
  40cea8:	cmp	w21, #0x0
  40ceac:	csinc	w0, w0, wzr, ne  // ne = any
  40ceb0:	cbz	w20, 40d028 <ferror@plt+0xb2e8>
  40ceb4:	cbz	w0, 40cecc <ferror@plt+0xb18c>
  40ceb8:	mov	w20, #0x0                   	// #0
  40cebc:	cbz	w20, 40d18c <ferror@plt+0xb44c>
  40cec0:	str	x23, [x19, #120]
  40cec4:	mov	w0, #0x1                   	// #1
  40cec8:	b	40ce60 <ferror@plt+0xb120>
  40cecc:	cmp	w21, #0x1f
  40ced0:	b.hi	40cef0 <ferror@plt+0xb1b0>  // b.pmore
  40ced4:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40ced8:	add	x1, x1, #0x74f
  40cedc:	mov	w2, #0x5                   	// #5
  40cee0:	mov	x0, #0x0                   	// #0
  40cee4:	bl	401c70 <dcgettext@plt>
  40cee8:	bl	4390e8 <error@@Base>
  40ceec:	b	40ceb8 <ferror@plt+0xb178>
  40cef0:	cmp	w21, #0x20
  40cef4:	b.eq	40cf10 <ferror@plt+0xb1d0>  // b.none
  40cef8:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40cefc:	add	x1, x1, #0x7a7
  40cf00:	mov	w2, #0x5                   	// #5
  40cf04:	mov	x0, #0x0                   	// #0
  40cf08:	bl	401c70 <dcgettext@plt>
  40cf0c:	bl	4395dc <warn@@Base>
  40cf10:	ldr	x20, [x19, #48]
  40cf14:	mov	w2, #0x5                   	// #5
  40cf18:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40cf1c:	mov	x0, #0x0                   	// #0
  40cf20:	add	x1, x1, #0x801
  40cf24:	bl	401c70 <dcgettext@plt>
  40cf28:	mov	w4, w22
  40cf2c:	mov	x5, x0
  40cf30:	mov	w3, w21
  40cf34:	mov	x2, x20
  40cf38:	mov	x1, x19
  40cf3c:	mov	x0, #0x0                   	// #0
  40cf40:	bl	4032f0 <ferror@plt+0x15b0>
  40cf44:	mov	x24, x0
  40cf48:	cbz	x0, 40ceb8 <ferror@plt+0xb178>
  40cf4c:	mov	x21, x23
  40cf50:	mov	x20, x0
  40cf54:	mov	w25, #0x0                   	// #0
  40cf58:	adrp	x22, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  40cf5c:	ldr	w0, [x19, #92]
  40cf60:	cmp	w25, w0
  40cf64:	b.cc	40cf78 <ferror@plt+0xb238>  // b.lo, b.ul, b.last
  40cf68:	mov	x0, x24
  40cf6c:	mov	w20, #0x1                   	// #1
  40cf70:	bl	401bd0 <free@plt>
  40cf74:	b	40cebc <ferror@plt+0xb17c>
  40cf78:	ldr	x2, [x22, #648]
  40cf7c:	mov	x0, x20
  40cf80:	mov	w1, #0x4                   	// #4
  40cf84:	add	w25, w25, #0x1
  40cf88:	add	x21, x21, #0x40
  40cf8c:	blr	x2
  40cf90:	ldr	x2, [x22, #648]
  40cf94:	stur	x0, [x21, #-64]
  40cf98:	mov	w1, #0x4                   	// #4
  40cf9c:	add	x0, x20, #0x4
  40cfa0:	blr	x2
  40cfa4:	ldr	x2, [x22, #648]
  40cfa8:	stur	x0, [x21, #-48]
  40cfac:	mov	w1, #0x4                   	// #4
  40cfb0:	add	x0, x20, #0x8
  40cfb4:	blr	x2
  40cfb8:	ldr	x2, [x22, #648]
  40cfbc:	stur	x0, [x21, #-40]
  40cfc0:	mov	w1, #0x4                   	// #4
  40cfc4:	add	x0, x20, #0xc
  40cfc8:	blr	x2
  40cfcc:	ldr	x2, [x22, #648]
  40cfd0:	stur	x0, [x21, #-32]
  40cfd4:	mov	w1, #0x4                   	// #4
  40cfd8:	add	x0, x20, #0x10
  40cfdc:	blr	x2
  40cfe0:	ldr	x2, [x22, #648]
  40cfe4:	stur	x0, [x21, #-24]
  40cfe8:	mov	w1, #0x4                   	// #4
  40cfec:	add	x0, x20, #0x14
  40cff0:	blr	x2
  40cff4:	ldr	x2, [x22, #648]
  40cff8:	stur	x0, [x21, #-16]
  40cffc:	mov	w1, #0x4                   	// #4
  40d000:	add	x0, x20, #0x18
  40d004:	blr	x2
  40d008:	ldr	x2, [x22, #648]
  40d00c:	stur	x0, [x21, #-56]
  40d010:	mov	w1, #0x4                   	// #4
  40d014:	add	x0, x20, #0x1c
  40d018:	add	x20, x20, #0x20
  40d01c:	blr	x2
  40d020:	stur	x0, [x21, #-8]
  40d024:	b	40cf5c <ferror@plt+0xb21c>
  40d028:	cbnz	w0, 40d04c <ferror@plt+0xb30c>
  40d02c:	cmp	w21, #0x37
  40d030:	b.hi	40d054 <ferror@plt+0xb314>  // b.pmore
  40d034:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40d038:	add	x1, x1, #0x74f
  40d03c:	mov	w2, #0x5                   	// #5
  40d040:	mov	x0, #0x0                   	// #0
  40d044:	bl	401c70 <dcgettext@plt>
  40d048:	bl	4390e8 <error@@Base>
  40d04c:	and	w20, w20, #0x1
  40d050:	b	40cebc <ferror@plt+0xb17c>
  40d054:	cmp	w21, #0x38
  40d058:	b.eq	40d074 <ferror@plt+0xb334>  // b.none
  40d05c:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40d060:	add	x1, x1, #0x7a7
  40d064:	mov	w2, #0x5                   	// #5
  40d068:	mov	x0, #0x0                   	// #0
  40d06c:	bl	401c70 <dcgettext@plt>
  40d070:	bl	4395dc <warn@@Base>
  40d074:	ldr	x24, [x19, #48]
  40d078:	mov	w2, #0x5                   	// #5
  40d07c:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40d080:	mov	x0, #0x0                   	// #0
  40d084:	add	x1, x1, #0x801
  40d088:	bl	401c70 <dcgettext@plt>
  40d08c:	mov	x2, x24
  40d090:	mov	x5, x0
  40d094:	mov	w4, w22
  40d098:	mov	w3, w21
  40d09c:	mov	x1, x19
  40d0a0:	mov	x0, #0x0                   	// #0
  40d0a4:	bl	4032f0 <ferror@plt+0x15b0>
  40d0a8:	mov	x24, x0
  40d0ac:	cbz	x0, 40d04c <ferror@plt+0xb30c>
  40d0b0:	mov	x21, x23
  40d0b4:	mov	x20, x0
  40d0b8:	mov	w25, #0x0                   	// #0
  40d0bc:	adrp	x22, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  40d0c0:	ldr	w0, [x19, #92]
  40d0c4:	cmp	w25, w0
  40d0c8:	b.cc	40d0dc <ferror@plt+0xb39c>  // b.lo, b.ul, b.last
  40d0cc:	mov	x0, x24
  40d0d0:	mov	w20, #0x1                   	// #1
  40d0d4:	bl	401bd0 <free@plt>
  40d0d8:	b	40d04c <ferror@plt+0xb30c>
  40d0dc:	ldr	x2, [x22, #648]
  40d0e0:	mov	x0, x20
  40d0e4:	mov	w1, #0x4                   	// #4
  40d0e8:	add	w25, w25, #0x1
  40d0ec:	add	x21, x21, #0x40
  40d0f0:	blr	x2
  40d0f4:	ldr	x2, [x22, #648]
  40d0f8:	stur	x0, [x21, #-64]
  40d0fc:	mov	w1, #0x4                   	// #4
  40d100:	add	x0, x20, #0x4
  40d104:	blr	x2
  40d108:	ldr	x2, [x22, #648]
  40d10c:	stur	x0, [x21, #-56]
  40d110:	mov	w1, #0x8                   	// #8
  40d114:	add	x0, x20, #0x8
  40d118:	blr	x2
  40d11c:	ldr	x2, [x22, #648]
  40d120:	stur	x0, [x21, #-48]
  40d124:	mov	w1, #0x8                   	// #8
  40d128:	add	x0, x20, #0x10
  40d12c:	blr	x2
  40d130:	ldr	x2, [x22, #648]
  40d134:	stur	x0, [x21, #-40]
  40d138:	mov	w1, #0x8                   	// #8
  40d13c:	add	x0, x20, #0x18
  40d140:	blr	x2
  40d144:	ldr	x2, [x22, #648]
  40d148:	stur	x0, [x21, #-32]
  40d14c:	mov	w1, #0x8                   	// #8
  40d150:	add	x0, x20, #0x20
  40d154:	blr	x2
  40d158:	ldr	x2, [x22, #648]
  40d15c:	stur	x0, [x21, #-24]
  40d160:	mov	w1, #0x8                   	// #8
  40d164:	add	x0, x20, #0x28
  40d168:	blr	x2
  40d16c:	ldr	x2, [x22, #648]
  40d170:	stur	x0, [x21, #-16]
  40d174:	mov	w1, #0x8                   	// #8
  40d178:	add	x0, x20, #0x30
  40d17c:	add	x20, x20, #0x38
  40d180:	blr	x2
  40d184:	stur	x0, [x21, #-8]
  40d188:	b	40d0c0 <ferror@plt+0xb380>
  40d18c:	mov	x0, x23
  40d190:	bl	401bd0 <free@plt>
  40d194:	b	40ce5c <ferror@plt+0xb11c>
  40d198:	stp	x29, x30, [sp, #-48]!
  40d19c:	mov	x29, sp
  40d1a0:	stp	x19, x20, [sp, #16]
  40d1a4:	mov	x19, x1
  40d1a8:	mov	x20, x2
  40d1ac:	str	x21, [sp, #32]
  40d1b0:	mov	x21, x0
  40d1b4:	bl	40cdf0 <ferror@plt+0xb0b0>
  40d1b8:	cbnz	w0, 40d1dc <ferror@plt+0xb49c>
  40d1bc:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40d1c0:	add	x1, x1, #0x811
  40d1c4:	mov	w2, #0x5                   	// #5
  40d1c8:	mov	x0, #0x0                   	// #0
  40d1cc:	bl	401c70 <dcgettext@plt>
  40d1d0:	bl	4395dc <warn@@Base>
  40d1d4:	mov	x0, x19
  40d1d8:	b	40d254 <ferror@plt+0xb514>
  40d1dc:	ldr	x1, [x21, #120]
  40d1e0:	add	x20, x19, x20
  40d1e4:	ldr	w3, [x21, #92]
  40d1e8:	add	x3, x1, x3, lsl #6
  40d1ec:	cmp	x3, x1
  40d1f0:	b.hi	40d214 <ferror@plt+0xb4d4>  // b.pmore
  40d1f4:	mov	w2, #0x5                   	// #5
  40d1f8:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40d1fc:	mov	x0, #0x0                   	// #0
  40d200:	add	x1, x1, #0x84e
  40d204:	bl	401c70 <dcgettext@plt>
  40d208:	mov	x1, x19
  40d20c:	bl	4395dc <warn@@Base>
  40d210:	b	40d1d4 <ferror@plt+0xb494>
  40d214:	ldr	x0, [x1]
  40d218:	cmp	x0, #0x1
  40d21c:	b.ne	40d264 <ferror@plt+0xb524>  // b.any
  40d220:	ldr	x2, [x1, #56]
  40d224:	ldr	x4, [x1, #24]
  40d228:	neg	x2, x2
  40d22c:	and	x2, x2, x4
  40d230:	cmp	x2, x19
  40d234:	b.hi	40d264 <ferror@plt+0xb524>  // b.pmore
  40d238:	ldr	x0, [x1, #40]
  40d23c:	add	x0, x4, x0
  40d240:	cmp	x20, x0
  40d244:	b.hi	40d264 <ferror@plt+0xb524>  // b.pmore
  40d248:	ldr	x0, [x1, #16]
  40d24c:	sub	x0, x0, x4
  40d250:	add	x0, x0, x19
  40d254:	ldp	x19, x20, [sp, #16]
  40d258:	ldr	x21, [sp, #32]
  40d25c:	ldp	x29, x30, [sp], #48
  40d260:	ret
  40d264:	add	x1, x1, #0x40
  40d268:	b	40d1ec <ferror@plt+0xb4ac>
  40d26c:	stp	x29, x30, [sp, #-256]!
  40d270:	mov	x29, sp
  40d274:	stp	x19, x20, [sp, #16]
  40d278:	stp	x21, x22, [sp, #32]
  40d27c:	stp	x23, x24, [sp, #48]
  40d280:	stp	x25, x26, [sp, #64]
  40d284:	stp	x27, x28, [sp, #80]
  40d288:	str	x2, [sp, #104]
  40d28c:	str	x7, [sp, #120]
  40d290:	cbnz	w1, 40d29c <ferror@plt+0xb55c>
  40d294:	mov	x0, #0x0                   	// #0
  40d298:	b	40d660 <ferror@plt+0xb920>
  40d29c:	adrp	x28, 48b000 <warn@@Base+0x51a24>
  40d2a0:	add	x28, x28, #0x420
  40d2a4:	ldr	x1, [x28, #2344]
  40d2a8:	cbz	x1, 40d294 <ferror@plt+0xb554>
  40d2ac:	ubfiz	x4, x4, #1, #32
  40d2b0:	mov	x25, x3
  40d2b4:	add	x19, x4, #0x2
  40d2b8:	mov	x27, x5
  40d2bc:	mov	x20, x0
  40d2c0:	mov	x26, x6
  40d2c4:	mov	x2, x19
  40d2c8:	bl	40d198 <ferror@plt+0xb458>
  40d2cc:	mov	w2, #0x5                   	// #5
  40d2d0:	mov	x22, x0
  40d2d4:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40d2d8:	mov	x0, #0x0                   	// #0
  40d2dc:	add	x1, x1, #0x889
  40d2e0:	bl	401c70 <dcgettext@plt>
  40d2e4:	sub	x2, x19, #0x2
  40d2e8:	mov	x5, x0
  40d2ec:	add	x2, x2, x22
  40d2f0:	mov	x1, x20
  40d2f4:	add	x0, sp, #0xa0
  40d2f8:	mov	x4, #0x1                   	// #1
  40d2fc:	mov	x3, #0x2                   	// #2
  40d300:	bl	4032f0 <ferror@plt+0x15b0>
  40d304:	cbz	x0, 40d294 <ferror@plt+0xb554>
  40d308:	adrp	x19, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  40d30c:	add	x0, sp, #0xa0
  40d310:	mov	w1, #0x2                   	// #2
  40d314:	ldr	x2, [x19, #648]
  40d318:	blr	x2
  40d31c:	ands	w22, w0, #0xffff
  40d320:	b.eq	40d294 <ferror@plt+0xb554>  // b.none
  40d324:	sxth	w0, w0
  40d328:	mvn	w0, w0
  40d32c:	lsr	w0, w0, #31
  40d330:	add	w0, w0, #0x1
  40d334:	str	w0, [x26]
  40d338:	ldr	w0, [x27, #28]
  40d33c:	cbz	w0, 40d598 <ferror@plt+0xb858>
  40d340:	mov	w0, #0x8001                	// #32769
  40d344:	cmp	w22, w0
  40d348:	b.eq	40d598 <ferror@plt+0xb858>  // b.none
  40d34c:	ldr	x1, [x28, #2248]
  40d350:	cbz	x1, 40d598 <ferror@plt+0xb858>
  40d354:	mov	x0, x20
  40d358:	mov	x2, #0x14                  	// #20
  40d35c:	bl	40d198 <ferror@plt+0xb458>
  40d360:	mov	x23, x0
  40d364:	adrp	x0, 442000 <warn@@Base+0x8a24>
  40d368:	add	x0, x0, #0x896
  40d36c:	str	x0, [sp, #128]
  40d370:	add	x0, sp, #0xbc
  40d374:	mov	w21, #0x0                   	// #0
  40d378:	str	x0, [sp, #136]
  40d37c:	and	w0, w22, #0x7fff
  40d380:	str	w0, [sp, #112]
  40d384:	ldr	x1, [sp, #128]
  40d388:	mov	w2, #0x5                   	// #5
  40d38c:	mov	x0, #0x0                   	// #0
  40d390:	bl	401c70 <dcgettext@plt>
  40d394:	mov	x5, x0
  40d398:	mov	x2, x23
  40d39c:	mov	x1, x20
  40d3a0:	add	x0, sp, #0xb8
  40d3a4:	mov	x4, #0x1                   	// #1
  40d3a8:	mov	x3, #0x14                  	// #20
  40d3ac:	bl	4032f0 <ferror@plt+0x15b0>
  40d3b0:	cbz	x0, 40d584 <ferror@plt+0xb844>
  40d3b4:	ldr	x2, [x19, #648]
  40d3b8:	mov	w1, #0x2                   	// #2
  40d3bc:	ldr	x0, [sp, #136]
  40d3c0:	blr	x2
  40d3c4:	and	w2, w0, #0xffff
  40d3c8:	ldr	x3, [x19, #648]
  40d3cc:	mov	w1, #0x4                   	// #4
  40d3d0:	add	x0, sp, #0xc4
  40d3d4:	str	w2, [sp, #156]
  40d3d8:	blr	x3
  40d3dc:	mov	x24, x0
  40d3e0:	ldr	x3, [x19, #648]
  40d3e4:	mov	w1, #0x4                   	// #4
  40d3e8:	add	x0, sp, #0xc8
  40d3ec:	blr	x3
  40d3f0:	mov	x3, x0
  40d3f4:	ldr	x4, [x19, #648]
  40d3f8:	add	x0, sp, #0xba
  40d3fc:	mov	w1, #0x2                   	// #2
  40d400:	str	x3, [sp, #144]
  40d404:	blr	x4
  40d408:	and	w0, w0, #0xffff
  40d40c:	ldr	w2, [sp, #156]
  40d410:	ldr	x3, [sp, #144]
  40d414:	and	w1, w2, #0x7fff
  40d418:	cmp	w21, w1
  40d41c:	ldr	w4, [sp, #112]
  40d420:	csel	w21, w21, w1, hi  // hi = pmore
  40d424:	add	x1, x23, x3
  40d428:	and	w21, w21, #0xffff
  40d42c:	cmp	w4, w2
  40d430:	b.eq	40d5dc <ferror@plt+0xb89c>  // b.none
  40d434:	cbnz	x3, 40d57c <ferror@plt+0xb83c>
  40d438:	ldr	x1, [x28, #2232]
  40d43c:	cbz	x1, 40d294 <ferror@plt+0xb554>
  40d440:	mov	x0, x20
  40d444:	mov	x2, #0x10                  	// #16
  40d448:	bl	40d198 <ferror@plt+0xb458>
  40d44c:	mov	x24, x0
  40d450:	add	x0, sp, #0xb0
  40d454:	str	x0, [sp, #128]
  40d458:	add	x0, sp, #0xbe
  40d45c:	str	x0, [sp, #136]
  40d460:	mov	w2, #0x5                   	// #5
  40d464:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40d468:	mov	x0, #0x0                   	// #0
  40d46c:	add	x1, x1, #0x8b2
  40d470:	bl	401c70 <dcgettext@plt>
  40d474:	mov	x5, x0
  40d478:	mov	x2, x24
  40d47c:	mov	x1, x20
  40d480:	add	x0, sp, #0xa8
  40d484:	mov	x4, #0x1                   	// #1
  40d488:	mov	x3, #0x10                  	// #16
  40d48c:	bl	4032f0 <ferror@plt+0x15b0>
  40d490:	cbz	x0, 40d560 <ferror@plt+0xb820>
  40d494:	ldr	x2, [x19, #648]
  40d498:	mov	w1, #0x4                   	// #4
  40d49c:	ldr	x0, [sp, #128]
  40d4a0:	add	x28, x19, #0x288
  40d4a4:	blr	x2
  40d4a8:	mov	x23, x0
  40d4ac:	ldr	x2, [x19, #648]
  40d4b0:	add	x0, sp, #0xb4
  40d4b4:	mov	w1, #0x4                   	// #4
  40d4b8:	add	x23, x23, x24
  40d4bc:	blr	x2
  40d4c0:	mov	x27, x0
  40d4c4:	adrp	x0, 442000 <warn@@Base+0x8a24>
  40d4c8:	add	x0, x0, #0x8bf
  40d4cc:	str	x0, [sp, #112]
  40d4d0:	ldr	x1, [sp, #112]
  40d4d4:	mov	w2, #0x5                   	// #5
  40d4d8:	mov	x0, #0x0                   	// #0
  40d4dc:	bl	401c70 <dcgettext@plt>
  40d4e0:	mov	x5, x0
  40d4e4:	mov	x2, x23
  40d4e8:	mov	x1, x20
  40d4ec:	add	x0, sp, #0xb8
  40d4f0:	mov	x4, #0x1                   	// #1
  40d4f4:	mov	x3, #0x10                  	// #16
  40d4f8:	bl	4032f0 <ferror@plt+0x15b0>
  40d4fc:	cbz	x0, 40d5a0 <ferror@plt+0xb860>
  40d500:	ldr	x2, [x28]
  40d504:	mov	w1, #0x2                   	// #2
  40d508:	ldr	x0, [sp, #136]
  40d50c:	blr	x2
  40d510:	and	w3, w0, #0xffff
  40d514:	ldr	x2, [x28]
  40d518:	mov	w1, #0x4                   	// #4
  40d51c:	add	x0, sp, #0xc4
  40d520:	str	w3, [sp, #156]
  40d524:	blr	x2
  40d528:	mov	x2, x0
  40d52c:	ldr	x4, [x28]
  40d530:	add	x0, sp, #0xc0
  40d534:	mov	w1, #0x4                   	// #4
  40d538:	str	x2, [sp, #144]
  40d53c:	blr	x4
  40d540:	ldr	w3, [sp, #156]
  40d544:	ldr	x2, [sp, #144]
  40d548:	add	x23, x23, x2
  40d54c:	cmp	w22, w3
  40d550:	b.eq	40d5b0 <ferror@plt+0xb870>  // b.none
  40d554:	cbnz	x2, 40d4d0 <ferror@plt+0xb790>
  40d558:	add	x24, x24, x27
  40d55c:	cbnz	x27, 40d460 <ferror@plt+0xb720>
  40d560:	and	w22, w22, #0x7fff
  40d564:	cbnz	w21, 40d570 <ferror@plt+0xb830>
  40d568:	cmp	w22, #0x1
  40d56c:	b.eq	40d294 <ferror@plt+0xb554>  // b.none
  40d570:	cmp	w21, w22
  40d574:	b.cs	40d294 <ferror@plt+0xb554>  // b.hs, b.nlast
  40d578:	b	40d5c4 <ferror@plt+0xb884>
  40d57c:	mov	x23, x1
  40d580:	b	40d384 <ferror@plt+0xb644>
  40d584:	mov	x3, #0x0                   	// #0
  40d588:	mov	x24, #0x0                   	// #0
  40d58c:	mov	w2, #0x0                   	// #0
  40d590:	mov	w0, #0x0                   	// #0
  40d594:	b	40d414 <ferror@plt+0xb6d4>
  40d598:	mov	w21, #0x0                   	// #0
  40d59c:	b	40d438 <ferror@plt+0xb6f8>
  40d5a0:	mov	x2, #0x0                   	// #0
  40d5a4:	mov	x0, #0x0                   	// #0
  40d5a8:	mov	w3, #0x0                   	// #0
  40d5ac:	b	40d548 <ferror@plt+0xb808>
  40d5b0:	ldr	x1, [sp, #120]
  40d5b4:	str	wzr, [x26]
  40d5b8:	cmp	x25, x0
  40d5bc:	strh	w22, [x1]
  40d5c0:	b.hi	40d658 <ferror@plt+0xb918>  // b.pmore
  40d5c4:	mov	w2, #0x5                   	// #5
  40d5c8:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  40d5cc:	mov	x0, #0x0                   	// #0
  40d5d0:	add	x1, x1, #0xbce
  40d5d4:	bl	401c70 <dcgettext@plt>
  40d5d8:	b	40d660 <ferror@plt+0xb920>
  40d5dc:	strh	w0, [sp, #186]
  40d5e0:	mov	x1, #0x10000               	// #65536
  40d5e4:	ldrh	w0, [sp, #112]
  40d5e8:	movk	x1, #0x1, lsl #32
  40d5ec:	strh	w0, [sp, #188]
  40d5f0:	ldr	x0, [sp, #184]
  40d5f4:	and	x0, x0, #0xffffffff0000
  40d5f8:	cmp	x0, x1
  40d5fc:	b.eq	40d294 <ferror@plt+0xb554>  // b.none
  40d600:	mov	w2, #0x5                   	// #5
  40d604:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40d608:	mov	x0, #0x0                   	// #0
  40d60c:	add	x1, x1, #0x8a2
  40d610:	bl	401c70 <dcgettext@plt>
  40d614:	mov	x5, x0
  40d618:	add	x2, x23, x24
  40d61c:	mov	x1, x20
  40d620:	add	x0, sp, #0xa8
  40d624:	mov	x4, #0x1                   	// #1
  40d628:	mov	x3, #0x8                   	// #8
  40d62c:	bl	4032f0 <ferror@plt+0x15b0>
  40d630:	cbz	x0, 40d438 <ferror@plt+0xb6f8>
  40d634:	ldr	x2, [x19, #648]
  40d638:	mov	w1, #0x4                   	// #4
  40d63c:	add	x0, sp, #0xa8
  40d640:	blr	x2
  40d644:	ldr	x1, [x27, #16]
  40d648:	cmp	x0, x1
  40d64c:	b.eq	40d438 <ferror@plt+0xb6f8>  // b.none
  40d650:	cmp	x0, x25
  40d654:	b.cs	40d5c4 <ferror@plt+0xb884>  // b.hs, b.nlast
  40d658:	ldr	x1, [sp, #104]
  40d65c:	add	x0, x1, x0
  40d660:	ldp	x19, x20, [sp, #16]
  40d664:	ldp	x21, x22, [sp, #32]
  40d668:	ldp	x23, x24, [sp, #48]
  40d66c:	ldp	x25, x26, [sp, #64]
  40d670:	ldp	x27, x28, [sp, #80]
  40d674:	ldp	x29, x30, [sp], #256
  40d678:	ret
  40d67c:	stp	x29, x30, [sp, #-256]!
  40d680:	cmn	w7, #0x1
  40d684:	mov	x29, sp
  40d688:	stp	x19, x20, [sp, #16]
  40d68c:	mov	x20, x0
  40d690:	stp	x21, x22, [sp, #32]
  40d694:	mov	x21, x1
  40d698:	stp	x23, x24, [sp, #48]
  40d69c:	stp	x25, x26, [sp, #64]
  40d6a0:	mov	x26, x5
  40d6a4:	stp	x27, x28, [sp, #80]
  40d6a8:	stp	x3, x6, [sp, #120]
  40d6ac:	str	x4, [sp, #144]
  40d6b0:	str	x2, [sp, #184]
  40d6b4:	b.ne	40d9e0 <ferror@plt+0xbca0>  // b.any
  40d6b8:	ldrh	w0, [x0, #82]
  40d6bc:	cmp	w0, #0x90
  40d6c0:	b.hi	40d7c4 <ferror@plt+0xba84>  // b.pmore
  40d6c4:	cmp	w0, #0x86
  40d6c8:	b.hi	40d72c <ferror@plt+0xb9ec>  // b.pmore
  40d6cc:	cmp	w0, #0x3e
  40d6d0:	b.hi	40d794 <ferror@plt+0xba54>  // b.pmore
  40d6d4:	cmp	w0, #0x23
  40d6d8:	b.hi	40d750 <ferror@plt+0xba10>  // b.pmore
  40d6dc:	sub	w0, w0, #0x2
  40d6e0:	and	w1, w0, #0xffff
  40d6e4:	cmp	w1, #0x15
  40d6e8:	b.ls	40d774 <ferror@plt+0xba34>  // b.plast
  40d6ec:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40d6f0:	add	x1, x1, #0xc34
  40d6f4:	mov	w2, #0x5                   	// #5
  40d6f8:	mov	x0, #0x0                   	// #0
  40d6fc:	bl	401c70 <dcgettext@plt>
  40d700:	bl	4395dc <warn@@Base>
  40d704:	b	40d8a8 <ferror@plt+0xbb68>
  40d708:	sub	w0, w0, #0xf3
  40d70c:	cmp	w0, #0x9
  40d710:	b.hi	40d6ec <ferror@plt+0xb9ac>  // b.pmore
  40d714:	adrp	x1, 459000 <warn@@Base+0x1fa24>
  40d718:	add	x1, x1, #0x208
  40d71c:	ldrb	w0, [x1, w0, uxtw]
  40d720:	adr	x1, 40d72c <ferror@plt+0xb9ec>
  40d724:	add	x0, x1, w0, sxtb #2
  40d728:	br	x0
  40d72c:	sub	w0, w0, #0x87
  40d730:	cmp	w0, #0x9
  40d734:	b.hi	40d6ec <ferror@plt+0xb9ac>  // b.pmore
  40d738:	adrp	x1, 459000 <warn@@Base+0x1fa24>
  40d73c:	add	x1, x1, #0x214
  40d740:	ldrb	w0, [x1, w0, uxtw]
  40d744:	adr	x1, 40d750 <ferror@plt+0xba10>
  40d748:	add	x0, x1, w0, sxtb #2
  40d74c:	br	x0
  40d750:	sub	w0, w0, #0x24
  40d754:	cmp	w0, #0x1a
  40d758:	b.hi	40d6ec <ferror@plt+0xb9ac>  // b.pmore
  40d75c:	adrp	x1, 459000 <warn@@Base+0x1fa24>
  40d760:	add	x1, x1, #0x220
  40d764:	ldrb	w0, [x1, w0, uxtw]
  40d768:	adr	x1, 40d774 <ferror@plt+0xba34>
  40d76c:	add	x0, x1, w0, sxtb #2
  40d770:	br	x0
  40d774:	cmp	w0, #0x15
  40d778:	b.hi	40d6ec <ferror@plt+0xb9ac>  // b.pmore
  40d77c:	adrp	x1, 459000 <warn@@Base+0x1fa24>
  40d780:	add	x1, x1, #0x23c
  40d784:	ldrb	w0, [x1, w0, uxtw]
  40d788:	adr	x1, 40d794 <ferror@plt+0xba54>
  40d78c:	add	x0, x1, w0, sxtb #2
  40d790:	br	x0
  40d794:	sub	w0, w0, #0x4b
  40d798:	and	w1, w0, #0xffff
  40d79c:	cmp	w1, #0x2d
  40d7a0:	b.hi	40d6ec <ferror@plt+0xb9ac>  // b.pmore
  40d7a4:	cmp	w0, #0x2d
  40d7a8:	b.hi	40d6ec <ferror@plt+0xb9ac>  // b.pmore
  40d7ac:	adrp	x1, 459000 <warn@@Base+0x1fa24>
  40d7b0:	add	x1, x1, #0x254
  40d7b4:	ldrb	w0, [x1, w0, uxtw]
  40d7b8:	adr	x1, 40d7c4 <ferror@plt+0xba84>
  40d7bc:	add	x0, x1, w0, sxtb #2
  40d7c0:	br	x0
  40d7c4:	mov	w1, #0x4157                	// #16727
  40d7c8:	cmp	w0, w1
  40d7cc:	b.eq	40d854 <ferror@plt+0xbb14>  // b.none
  40d7d0:	b.hi	40d870 <ferror@plt+0xbb30>  // b.pmore
  40d7d4:	cmp	w0, #0xfc
  40d7d8:	b.hi	40d82c <ferror@plt+0xbaec>  // b.pmore
  40d7dc:	cmp	w0, #0xf2
  40d7e0:	b.hi	40d708 <ferror@plt+0xb9c8>  // b.pmore
  40d7e4:	cmp	w0, #0xc5
  40d7e8:	b.hi	40d818 <ferror@plt+0xbad8>  // b.pmore
  40d7ec:	cmp	w0, #0xa6
  40d7f0:	b.ls	40d6ec <ferror@plt+0xb9ac>  // b.plast
  40d7f4:	sub	w0, w0, #0xa7
  40d7f8:	cmp	w0, #0x1e
  40d7fc:	b.hi	40d6ec <ferror@plt+0xb9ac>  // b.pmore
  40d800:	adrp	x1, 459000 <warn@@Base+0x1fa24>
  40d804:	add	x1, x1, #0x284
  40d808:	ldrb	w0, [x1, w0, uxtw]
  40d80c:	adr	x1, 40d818 <ferror@plt+0xbad8>
  40d810:	add	x0, x1, w0, sxtb #2
  40d814:	br	x0
  40d818:	sub	w0, w0, #0xdd
  40d81c:	and	w0, w0, #0xffff
  40d820:	cmp	w0, #0x2
  40d824:	b.hi	40d6ec <ferror@plt+0xb9ac>  // b.pmore
  40d828:	b	40d854 <ferror@plt+0xbb14>
  40d82c:	mov	w1, #0x1223                	// #4643
  40d830:	cmp	w0, w1
  40d834:	b.eq	40d854 <ferror@plt+0xbb14>  // b.none
  40d838:	b.hi	40d85c <ferror@plt+0xbb1c>  // b.pmore
  40d83c:	mov	w1, #0x1057                	// #4183
  40d840:	cmp	w0, w1
  40d844:	b.eq	40d854 <ferror@plt+0xbb14>  // b.none
  40d848:	mov	w1, #0x1059                	// #4185
  40d84c:	cmp	w0, w1
  40d850:	b.ne	40d6ec <ferror@plt+0xb9ac>  // b.any
  40d854:	mov	w19, #0x1                   	// #1
  40d858:	b	40d9e8 <ferror@plt+0xbca8>
  40d85c:	mov	w1, #0x2530                	// #9520
  40d860:	cmp	w0, w1
  40d864:	b.eq	40d854 <ferror@plt+0xbb14>  // b.none
  40d868:	mov	w1, #0x3330                	// #13104
  40d86c:	b	40d84c <ferror@plt+0xbb0c>
  40d870:	mov	w1, #0x9041                	// #36929
  40d874:	cmp	w0, w1
  40d878:	b.eq	40d8a8 <ferror@plt+0xbb68>  // b.none
  40d87c:	b.hi	40d964 <ferror@plt+0xbc24>  // b.pmore
  40d880:	mov	w1, #0x7650                	// #30288
  40d884:	cmp	w0, w1
  40d888:	b.eq	40d8a8 <ferror@plt+0xbb68>  // b.none
  40d88c:	b.hi	40d944 <ferror@plt+0xbc04>  // b.pmore
  40d890:	mov	w1, #0x5441                	// #21569
  40d894:	cmp	w0, w1
  40d898:	b.eq	40d854 <ferror@plt+0xbb14>  // b.none
  40d89c:	mov	w1, #0x5aa5                	// #23205
  40d8a0:	cmp	w0, w1
  40d8a4:	b.ne	40d6ec <ferror@plt+0xb9ac>  // b.any
  40d8a8:	ldr	x2, [sp, #184]
  40d8ac:	add	x4, sp, #0xb8
  40d8b0:	add	x3, sp, #0xd0
  40d8b4:	mov	x1, x21
  40d8b8:	mov	x0, x20
  40d8bc:	bl	4049f8 <ferror@plt+0x2cb8>
  40d8c0:	cbz	w0, 40da04 <ferror@plt+0xbcc4>
  40d8c4:	mov	w19, #0x0                   	// #0
  40d8c8:	adrp	x24, 48b000 <warn@@Base+0x51a24>
  40d8cc:	adrp	x1, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  40d8d0:	str	x1, [sp, #136]
  40d8d4:	ldr	w2, [x24, #1056]
  40d8d8:	ldr	w0, [x1, #592]
  40d8dc:	cbz	w2, 40da50 <ferror@plt+0xbd10>
  40d8e0:	mov	w2, #0x5                   	// #5
  40d8e4:	cbz	w19, 40da34 <ferror@plt+0xbcf4>
  40d8e8:	cbz	w0, 40da28 <ferror@plt+0xbce8>
  40d8ec:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40d8f0:	add	x1, x1, #0xc6f
  40d8f4:	mov	x0, #0x0                   	// #0
  40d8f8:	bl	401c70 <dcgettext@plt>
  40d8fc:	bl	401cc0 <printf@plt>
  40d900:	adrp	x27, 461000 <warn@@Base+0x27a24>
  40d904:	adrp	x0, 442000 <warn@@Base+0x8a24>
  40d908:	add	x0, x0, #0x8e8
  40d90c:	str	x0, [sp, #152]
  40d910:	add	x0, x27, #0x138
  40d914:	mov	w28, #0x1                   	// #1
  40d918:	str	x0, [sp, #104]
  40d91c:	sub	x0, x0, #0x78
  40d920:	str	xzr, [sp, #112]
  40d924:	str	x0, [sp, #160]
  40d928:	ldr	x2, [sp, #112]
  40d92c:	ldr	x1, [sp, #184]
  40d930:	ldr	x0, [sp, #208]
  40d934:	cmp	x1, x2
  40d938:	b.hi	40da90 <ferror@plt+0xbd50>  // b.pmore
  40d93c:	bl	401bd0 <free@plt>
  40d940:	b	40da08 <ferror@plt+0xbcc8>
  40d944:	mov	w1, #0x8217                	// #33303
  40d948:	cmp	w0, w1
  40d94c:	b.eq	40d854 <ferror@plt+0xbb14>  // b.none
  40d950:	mov	w1, #0x9026                	// #36902
  40d954:	cmp	w0, w1
  40d958:	b.eq	40d854 <ferror@plt+0xbb14>  // b.none
  40d95c:	mov	w1, #0x7676                	// #30326
  40d960:	b	40d84c <ferror@plt+0xbb0c>
  40d964:	mov	w1, #0xbeef                	// #48879
  40d968:	cmp	w0, w1
  40d96c:	b.eq	40d854 <ferror@plt+0xbb14>  // b.none
  40d970:	b.hi	40d9ac <ferror@plt+0xbc6c>  // b.pmore
  40d974:	mov	w1, #0xabc7                	// #43975
  40d978:	cmp	w0, w1
  40d97c:	b.eq	40d854 <ferror@plt+0xbb14>  // b.none
  40d980:	b.hi	40d998 <ferror@plt+0xbc58>  // b.pmore
  40d984:	mov	w1, #0x9080                	// #36992
  40d988:	cmp	w0, w1
  40d98c:	b.eq	40d854 <ferror@plt+0xbb14>  // b.none
  40d990:	mov	w1, #0xa390                	// #41872
  40d994:	b	40d84c <ferror@plt+0xbb0c>
  40d998:	mov	w1, #0xad45                	// #44357
  40d99c:	cmp	w0, w1
  40d9a0:	b.eq	40d854 <ferror@plt+0xbb14>  // b.none
  40d9a4:	mov	w1, #0xbaab                	// #47787
  40d9a8:	b	40d84c <ferror@plt+0xbb0c>
  40d9ac:	mov	w1, #0xfeb0                	// #65200
  40d9b0:	cmp	w0, w1
  40d9b4:	b.eq	40d854 <ferror@plt+0xbb14>  // b.none
  40d9b8:	b.hi	40d9d0 <ferror@plt+0xbc90>  // b.pmore
  40d9bc:	mov	w1, #0xdead                	// #57005
  40d9c0:	cmp	w0, w1
  40d9c4:	b.eq	40d854 <ferror@plt+0xbb14>  // b.none
  40d9c8:	mov	w1, #0xf00d                	// #61453
  40d9cc:	b	40d84c <ferror@plt+0xbb0c>
  40d9d0:	add	w0, w0, #0x146
  40d9d4:	and	w0, w0, #0xffff
  40d9d8:	cmp	w0, #0x1
  40d9dc:	b	40d824 <ferror@plt+0xbae4>
  40d9e0:	mov	w19, w7
  40d9e4:	cbz	w7, 40d8a8 <ferror@plt+0xbb68>
  40d9e8:	ldr	x2, [sp, #184]
  40d9ec:	add	x4, sp, #0xb8
  40d9f0:	add	x3, sp, #0xd0
  40d9f4:	mov	x1, x21
  40d9f8:	mov	x0, x20
  40d9fc:	bl	405d18 <ferror@plt+0x3fd8>
  40da00:	cbnz	w0, 40d8c8 <ferror@plt+0xbb88>
  40da04:	mov	w28, #0x0                   	// #0
  40da08:	mov	w0, w28
  40da0c:	ldp	x19, x20, [sp, #16]
  40da10:	ldp	x21, x22, [sp, #32]
  40da14:	ldp	x23, x24, [sp, #48]
  40da18:	ldp	x25, x26, [sp, #64]
  40da1c:	ldp	x27, x28, [sp, #80]
  40da20:	ldp	x29, x30, [sp], #256
  40da24:	ret
  40da28:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40da2c:	add	x1, x1, #0xcbb
  40da30:	b	40d8f4 <ferror@plt+0xbbb4>
  40da34:	cbz	w0, 40da44 <ferror@plt+0xbd04>
  40da38:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40da3c:	add	x1, x1, #0xcfe
  40da40:	b	40d8f4 <ferror@plt+0xbbb4>
  40da44:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40da48:	add	x1, x1, #0xd41
  40da4c:	b	40d8f4 <ferror@plt+0xbbb4>
  40da50:	mov	w2, #0x5                   	// #5
  40da54:	cbz	w19, 40da74 <ferror@plt+0xbd34>
  40da58:	cbz	w0, 40da68 <ferror@plt+0xbd28>
  40da5c:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40da60:	add	x1, x1, #0xd7b
  40da64:	b	40d8f4 <ferror@plt+0xbbb4>
  40da68:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40da6c:	add	x1, x1, #0xdde
  40da70:	b	40d8f4 <ferror@plt+0xbbb4>
  40da74:	cbz	w0, 40da84 <ferror@plt+0xbd44>
  40da78:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40da7c:	add	x1, x1, #0xe30
  40da80:	b	40d8f4 <ferror@plt+0xbbb4>
  40da84:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40da88:	add	x1, x1, #0xe8a
  40da8c:	b	40d8f4 <ferror@plt+0xbbb4>
  40da90:	ldr	x1, [sp, #112]
  40da94:	mov	x23, #0x18                  	// #24
  40da98:	mul	x23, x1, x23
  40da9c:	add	x1, x0, x23
  40daa0:	ldr	x4, [x0, x23]
  40daa4:	add	x0, x20, #0x52
  40daa8:	ldr	x21, [x1, #8]
  40daac:	mov	x1, x21
  40dab0:	bl	407b50 <ferror@plt+0x5e10>
  40dab4:	mov	w25, w0
  40dab8:	mov	x0, x21
  40dabc:	mov	x27, x25
  40dac0:	bl	402b0c <ferror@plt+0xdcc>
  40dac4:	mov	x22, x0
  40dac8:	ldr	w0, [x24, #1056]
  40dacc:	cbz	w0, 40db7c <ferror@plt+0xbe3c>
  40dad0:	adrp	x0, 442000 <warn@@Base+0x8a24>
  40dad4:	mov	w2, w21
  40dad8:	mov	w1, w4
  40dadc:	add	x0, x0, #0xed3
  40dae0:	bl	401cc0 <printf@plt>
  40dae4:	ldrh	w1, [x20, #82]
  40dae8:	cmp	w1, #0xc5
  40daec:	b.hi	40dbec <ferror@plt+0xbeac>  // b.pmore
  40daf0:	cmp	w1, #0x1
  40daf4:	b.hi	40dbc8 <ferror@plt+0xbe88>  // b.pmore
  40daf8:	mov	w2, #0x5                   	// #5
  40dafc:	mov	x27, #0x0                   	// #0
  40db00:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40db04:	mov	x0, #0x0                   	// #0
  40db08:	add	x1, x1, #0xee3
  40db0c:	bl	401c70 <dcgettext@plt>
  40db10:	mov	x1, x25
  40db14:	bl	401cc0 <printf@plt>
  40db18:	ldrh	w1, [x20, #82]
  40db1c:	mov	w0, #0x9026                	// #36902
  40db20:	cmp	w1, w0
  40db24:	b.ne	40e874 <ferror@plt+0xcb34>  // b.any
  40db28:	cbz	x27, 40e874 <ferror@plt+0xcb34>
  40db2c:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40db30:	mov	x0, x27
  40db34:	add	x1, x1, #0xef7
  40db38:	bl	401bb0 <strcmp@plt>
  40db3c:	cbnz	w0, 40e874 <ferror@plt+0xcb34>
  40db40:	cbz	w19, 40ecc8 <ferror@plt+0xcf88>
  40db44:	ldr	x0, [sp, #208]
  40db48:	add	x0, x0, x23
  40db4c:	ldr	x1, [x0, #16]
  40db50:	cmp	x1, #0x6
  40db54:	b.hi	40e748 <ferror@plt+0xca08>  // b.pmore
  40db58:	adrp	x0, 465000 <warn@@Base+0x2ba24>
  40db5c:	add	x0, x0, #0x538
  40db60:	add	x0, x0, #0xa00
  40db64:	ldr	x27, [x0, x1, lsl #3]
  40db68:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  40db6c:	add	x0, x0, #0x636
  40db70:	mov	x1, x27
  40db74:	bl	401cc0 <printf@plt>
  40db78:	b	40e77c <ferror@plt+0xca3c>
  40db7c:	ldr	x0, [sp, #136]
  40db80:	mov	x2, x21
  40db84:	ldr	x3, [sp, #152]
  40db88:	ldr	w1, [x0, #592]
  40db8c:	adrp	x0, 442000 <warn@@Base+0x8a24>
  40db90:	add	x0, x0, #0x8d4
  40db94:	cmp	w1, #0x0
  40db98:	mov	x1, x4
  40db9c:	csel	x0, x0, x3, ne  // ne = any
  40dba0:	b	40dae0 <ferror@plt+0xbda0>
  40dba4:	sub	w1, w1, #0xf3
  40dba8:	cmp	w1, #0x9
  40dbac:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40dbb0:	adrp	x0, 459000 <warn@@Base+0x1fa24>
  40dbb4:	add	x0, x0, #0x2a4
  40dbb8:	ldrh	w0, [x0, w1, uxtw #1]
  40dbbc:	adr	x1, 40dbc8 <ferror@plt+0xbe88>
  40dbc0:	add	x0, x1, w0, sxth #2
  40dbc4:	br	x0
  40dbc8:	sub	w1, w1, #0x2
  40dbcc:	cmp	w1, #0xc3
  40dbd0:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40dbd4:	adrp	x0, 459000 <warn@@Base+0x1fa24>
  40dbd8:	add	x0, x0, #0x2b8
  40dbdc:	ldrh	w0, [x0, w1, uxtw #1]
  40dbe0:	adr	x1, 40dbec <ferror@plt+0xbeac>
  40dbe4:	add	x0, x1, w0, sxth #2
  40dbe8:	br	x0
  40dbec:	mov	w0, #0x4688                	// #18056
  40dbf0:	cmp	w1, w0
  40dbf4:	b.eq	40e5ec <ferror@plt+0xc8ac>  // b.none
  40dbf8:	b.hi	40dcb8 <ferror@plt+0xbf78>  // b.pmore
  40dbfc:	cmp	w1, #0xfc
  40dc00:	b.hi	40dc3c <ferror@plt+0xbefc>  // b.pmore
  40dc04:	cmp	w1, #0xf2
  40dc08:	b.hi	40dba4 <ferror@plt+0xbe64>  // b.pmore
  40dc0c:	sub	w1, w1, #0xdc
  40dc10:	and	w0, w1, #0xffff
  40dc14:	cmp	w0, #0x3
  40dc18:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40dc1c:	cmp	w1, #0x3
  40dc20:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40dc24:	adrp	x0, 459000 <warn@@Base+0x1fa24>
  40dc28:	add	x0, x0, #0x440
  40dc2c:	ldrh	w0, [x0, w1, uxtw #1]
  40dc30:	adr	x1, 40dc3c <ferror@plt+0xbefc>
  40dc34:	add	x0, x1, w0, sxth #2
  40dc38:	br	x0
  40dc3c:	mov	w0, #0x2530                	// #9520
  40dc40:	cmp	w1, w0
  40dc44:	b.eq	40e55c <ferror@plt+0xc81c>  // b.none
  40dc48:	b.hi	40dc88 <ferror@plt+0xbf48>  // b.pmore
  40dc4c:	mov	w0, #0x1059                	// #4185
  40dc50:	cmp	w1, w0
  40dc54:	b.eq	40e0a4 <ferror@plt+0xc364>  // b.none
  40dc58:	mov	w0, #0x1223                	// #4643
  40dc5c:	cmp	w1, w0
  40dc60:	b.eq	40e480 <ferror@plt+0xc740>  // b.none
  40dc64:	mov	w0, #0x1057                	// #4183
  40dc68:	cmp	w1, w0
  40dc6c:	b.ne	40daf8 <ferror@plt+0xbdb8>  // b.any
  40dc70:	cmp	x25, #0x24
  40dc74:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40dc78:	adrp	x0, 45a000 <warn@@Base+0x20a24>
  40dc7c:	add	x0, x0, #0xb38
  40dc80:	add	x0, x0, #0x388
  40dc84:	b	40de74 <ferror@plt+0xc134>
  40dc88:	mov	w0, #0x3330                	// #13104
  40dc8c:	cmp	w1, w0
  40dc90:	b.eq	40dfcc <ferror@plt+0xc28c>  // b.none
  40dc94:	mov	w0, #0x4157                	// #16727
  40dc98:	cmp	w1, w0
  40dc9c:	b.ne	40daf8 <ferror@plt+0xbdb8>  // b.any
  40dca0:	cbz	w27, 40e73c <ferror@plt+0xc9fc>
  40dca4:	cmp	w27, #0x1
  40dca8:	b.ne	40daf8 <ferror@plt+0xbdb8>  // b.any
  40dcac:	adrp	x8, 442000 <warn@@Base+0x8a24>
  40dcb0:	add	x27, x8, #0x976
  40dcb4:	b	40e294 <ferror@plt+0xc554>
  40dcb8:	mov	w0, #0x9080                	// #36992
  40dcbc:	cmp	w1, w0
  40dcc0:	b.eq	40df24 <ferror@plt+0xc1e4>  // b.none
  40dcc4:	b.hi	40dd78 <ferror@plt+0xc038>  // b.pmore
  40dcc8:	mov	w0, #0x7650                	// #30288
  40dccc:	cmp	w1, w0
  40dcd0:	b.eq	40df3c <ferror@plt+0xc1fc>  // b.none
  40dcd4:	b.hi	40dd14 <ferror@plt+0xbfd4>  // b.pmore
  40dcd8:	mov	w0, #0x5441                	// #21569
  40dcdc:	cmp	w1, w0
  40dce0:	b.eq	40dfe4 <ferror@plt+0xc2a4>  // b.none
  40dce4:	mov	w0, #0x5aa5                	// #23205
  40dce8:	cmp	w1, w0
  40dcec:	b.eq	40df6c <ferror@plt+0xc22c>  // b.none
  40dcf0:	mov	w0, #0x4def                	// #19951
  40dcf4:	cmp	w1, w0
  40dcf8:	b.ne	40daf8 <ferror@plt+0xbdb8>  // b.any
  40dcfc:	cmp	x25, #0x7
  40dd00:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40dd04:	adrp	x0, 45a000 <warn@@Base+0x20a24>
  40dd08:	add	x0, x0, #0xb38
  40dd0c:	add	x0, x0, #0x1b0
  40dd10:	b	40de74 <ferror@plt+0xc134>
  40dd14:	mov	w0, #0x9026                	// #36902
  40dd18:	cmp	w1, w0
  40dd1c:	b.eq	40e134 <ferror@plt+0xc3f4>  // b.none
  40dd20:	b.hi	40dd54 <ferror@plt+0xc014>  // b.pmore
  40dd24:	mov	w0, #0x7676                	// #30326
  40dd28:	cmp	w1, w0
  40dd2c:	b.eq	40df54 <ferror@plt+0xc214>  // b.none
  40dd30:	mov	w0, #0x8217                	// #33303
  40dd34:	cmp	w1, w0
  40dd38:	b.ne	40daf8 <ferror@plt+0xbdb8>  // b.any
  40dd3c:	cmp	x25, #0xe
  40dd40:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40dd44:	adrp	x0, 462000 <warn@@Base+0x28a24>
  40dd48:	add	x0, x0, #0x238
  40dd4c:	add	x0, x0, #0xbe8
  40dd50:	b	40de74 <ferror@plt+0xc134>
  40dd54:	mov	w0, #0x9041                	// #36929
  40dd58:	cmp	w1, w0
  40dd5c:	b.ne	40daf8 <ferror@plt+0xbdb8>  // b.any
  40dd60:	cmp	x25, #0x40
  40dd64:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40dd68:	adrp	x0, 459000 <warn@@Base+0x1fa24>
  40dd6c:	add	x0, x0, #0xa38
  40dd70:	add	x0, x0, #0x818
  40dd74:	b	40de74 <ferror@plt+0xc134>
  40dd78:	mov	w0, #0xbeef                	// #48879
  40dd7c:	cmp	w1, w0
  40dd80:	b.eq	40df9c <ferror@plt+0xc25c>  // b.none
  40dd84:	b.hi	40ddec <ferror@plt+0xc0ac>  // b.pmore
  40dd88:	mov	w0, #0xad45                	// #44357
  40dd8c:	cmp	w1, w0
  40dd90:	b.eq	40e260 <ferror@plt+0xc520>  // b.none
  40dd94:	b.hi	40ddc8 <ferror@plt+0xc088>  // b.pmore
  40dd98:	mov	w0, #0xa390                	// #41872
  40dd9c:	cmp	w1, w0
  40dda0:	b.eq	40e230 <ferror@plt+0xc4f0>  // b.none
  40dda4:	mov	w0, #0xabc7                	// #43975
  40dda8:	cmp	w1, w0
  40ddac:	b.ne	40daf8 <ferror@plt+0xbdb8>  // b.any
  40ddb0:	cmp	x25, #0x38
  40ddb4:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40ddb8:	adrp	x0, 462000 <warn@@Base+0x28a24>
  40ddbc:	add	x0, x0, #0x238
  40ddc0:	add	x0, x0, #0xc60
  40ddc4:	b	40de74 <ferror@plt+0xc134>
  40ddc8:	mov	w0, #0xbaab                	// #47787
  40ddcc:	cmp	w1, w0
  40ddd0:	b.ne	40daf8 <ferror@plt+0xbdb8>  // b.any
  40ddd4:	cmp	x25, #0x20
  40ddd8:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40dddc:	adrp	x0, 463000 <warn@@Base+0x29a24>
  40dde0:	add	x0, x0, #0x338
  40dde4:	add	x0, x0, #0x7a8
  40dde8:	b	40de74 <ferror@plt+0xc134>
  40ddec:	mov	w0, #0xfeb0                	// #65200
  40ddf0:	cmp	w1, w0
  40ddf4:	b.eq	40e544 <ferror@plt+0xc804>  // b.none
  40ddf8:	b.hi	40de2c <ferror@plt+0xc0ec>  // b.pmore
  40ddfc:	mov	w0, #0xdead                	// #57005
  40de00:	cmp	w1, w0
  40de04:	b.eq	40dfb4 <ferror@plt+0xc274>  // b.none
  40de08:	mov	w0, #0xf00d                	// #61453
  40de0c:	cmp	w1, w0
  40de10:	b.ne	40daf8 <ferror@plt+0xbdb8>  // b.any
  40de14:	cmp	x25, #0x15
  40de18:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40de1c:	adrp	x0, 463000 <warn@@Base+0x29a24>
  40de20:	add	x0, x0, #0x338
  40de24:	add	x0, x0, #0x5f8
  40de28:	b	40de74 <ferror@plt+0xc134>
  40de2c:	mov	w0, #0xfeba                	// #65210
  40de30:	cmp	w1, w0
  40de34:	b.ne	40daf8 <ferror@plt+0xbdb8>  // b.any
  40de38:	cmp	w27, #0xa
  40de3c:	b.hi	40e4a4 <ferror@plt+0xc764>  // b.pmore
  40de40:	sub	w3, w27, #0x1
  40de44:	cmp	w3, #0x9
  40de48:	b.hi	40e498 <ferror@plt+0xc758>  // b.pmore
  40de4c:	adrp	x1, 459000 <warn@@Base+0x1fa24>
  40de50:	add	x1, x1, #0x448
  40de54:	ldrh	w0, [x1, w3, uxtw #1]
  40de58:	adr	x1, 40de64 <ferror@plt+0xc124>
  40de5c:	add	x0, x1, w0, sxth #2
  40de60:	br	x0
  40de64:	cmp	x25, #0x408
  40de68:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40de6c:	adrp	x0, 466000 <warn@@Base+0x2ca24>
  40de70:	add	x0, x0, #0x5c8
  40de74:	ldr	x27, [x0, x25, lsl #3]
  40de78:	b	40e09c <ferror@plt+0xc35c>
  40de7c:	cmp	x25, #0xfb
  40de80:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40de84:	adrp	x0, 459000 <warn@@Base+0x1fa24>
  40de88:	add	x0, x0, #0xa38
  40de8c:	add	x0, x0, #0xa20
  40de90:	b	40de74 <ferror@plt+0xc134>
  40de94:	cmp	x25, #0x15
  40de98:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40de9c:	adrp	x0, 45a000 <warn@@Base+0x20a24>
  40dea0:	add	x0, x0, #0xb38
  40dea4:	add	x0, x0, #0x100
  40dea8:	b	40de74 <ferror@plt+0xc134>
  40deac:	cmp	x25, #0x2a
  40deb0:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40deb4:	adrp	x0, 45a000 <warn@@Base+0x20a24>
  40deb8:	add	x0, x0, #0xb38
  40debc:	add	x0, x0, #0x1f0
  40dec0:	b	40de74 <ferror@plt+0xc134>
  40dec4:	cmp	x25, #0x7
  40dec8:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40decc:	adrp	x0, 45a000 <warn@@Base+0x20a24>
  40ded0:	add	x0, x0, #0xb38
  40ded4:	add	x0, x0, #0x348
  40ded8:	b	40de74 <ferror@plt+0xc134>
  40dedc:	cmp	x25, #0xfc
  40dee0:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40dee4:	adrp	x0, 45a000 <warn@@Base+0x20a24>
  40dee8:	add	x0, x0, #0xb38
  40deec:	add	x0, x0, #0x4b0
  40def0:	b	40de74 <ferror@plt+0xc134>
  40def4:	cmp	x25, #0x11
  40def8:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40defc:	adrp	x0, 45a000 <warn@@Base+0x20a24>
  40df00:	add	x0, x0, #0xb38
  40df04:	add	x0, x0, #0xc98
  40df08:	b	40de74 <ferror@plt+0xc134>
  40df0c:	cmp	x25, #0xe4
  40df10:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40df14:	adrp	x0, 45a000 <warn@@Base+0x20a24>
  40df18:	add	x0, x0, #0xb38
  40df1c:	add	x0, x0, #0xd28
  40df20:	b	40de74 <ferror@plt+0xc134>
  40df24:	cmp	x25, #0x33
  40df28:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40df2c:	adrp	x0, 45b000 <warn@@Base+0x21a24>
  40df30:	add	x0, x0, #0xc38
  40df34:	add	x0, x0, #0x350
  40df38:	b	40de74 <ferror@plt+0xc134>
  40df3c:	cmp	x25, #0x8
  40df40:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40df44:	adrp	x0, 45b000 <warn@@Base+0x21a24>
  40df48:	add	x0, x0, #0xc38
  40df4c:	add	x0, x0, #0x4f0
  40df50:	b	40de74 <ferror@plt+0xc134>
  40df54:	cmp	x25, #0xc
  40df58:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40df5c:	adrp	x0, 45b000 <warn@@Base+0x21a24>
  40df60:	add	x0, x0, #0xc38
  40df64:	add	x0, x0, #0x538
  40df68:	b	40de74 <ferror@plt+0xc134>
  40df6c:	cmp	x25, #0x9
  40df70:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40df74:	adrp	x0, 45b000 <warn@@Base+0x21a24>
  40df78:	add	x0, x0, #0xc38
  40df7c:	add	x0, x0, #0x5a0
  40df80:	b	40de74 <ferror@plt+0xc134>
  40df84:	cmp	x25, #0xff
  40df88:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40df8c:	adrp	x0, 45b000 <warn@@Base+0x21a24>
  40df90:	add	x0, x0, #0xc38
  40df94:	add	x0, x0, #0x5f0
  40df98:	b	40de74 <ferror@plt+0xc134>
  40df9c:	cmp	x25, #0x22
  40dfa0:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40dfa4:	adrp	x0, 45b000 <warn@@Base+0x21a24>
  40dfa8:	add	x0, x0, #0xc38
  40dfac:	add	x0, x0, #0xdf0
  40dfb0:	b	40de74 <ferror@plt+0xc134>
  40dfb4:	cmp	x25, #0x7
  40dfb8:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40dfbc:	adrp	x0, 45b000 <warn@@Base+0x21a24>
  40dfc0:	add	x0, x0, #0xc38
  40dfc4:	add	x0, x0, #0xf08
  40dfc8:	b	40de74 <ferror@plt+0xc134>
  40dfcc:	cmp	x25, #0xc
  40dfd0:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40dfd4:	adrp	x0, 45b000 <warn@@Base+0x21a24>
  40dfd8:	add	x0, x0, #0xc38
  40dfdc:	add	x0, x0, #0xf48
  40dfe0:	b	40de74 <ferror@plt+0xc134>
  40dfe4:	cmp	x25, #0xc9
  40dfe8:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40dfec:	adrp	x0, 45b000 <warn@@Base+0x21a24>
  40dff0:	add	x0, x0, #0xc38
  40dff4:	add	x0, x0, #0xfb0
  40dff8:	b	40de74 <ferror@plt+0xc134>
  40dffc:	cmp	x25, #0x40
  40e000:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40e004:	adrp	x0, 45c000 <warn@@Base+0x22a24>
  40e008:	add	x0, x0, #0xd38
  40e00c:	add	x0, x0, #0x500
  40e010:	b	40de74 <ferror@plt+0xc134>
  40e014:	cmp	x25, #0xc
  40e018:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40e01c:	adrp	x0, 45c000 <warn@@Base+0x22a24>
  40e020:	add	x0, x0, #0xd38
  40e024:	add	x0, x0, #0x708
  40e028:	b	40de74 <ferror@plt+0xc134>
  40e02c:	cmp	x25, #0xc
  40e030:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40e034:	adrp	x0, 45c000 <warn@@Base+0x22a24>
  40e038:	add	x0, x0, #0xd38
  40e03c:	add	x0, x0, #0x770
  40e040:	b	40de74 <ferror@plt+0xc134>
  40e044:	cmp	x25, #0x24
  40e048:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40e04c:	adrp	x0, 45c000 <warn@@Base+0x22a24>
  40e050:	add	x0, x0, #0xd38
  40e054:	add	x0, x0, #0x7d8
  40e058:	b	40de74 <ferror@plt+0xc134>
  40e05c:	cmp	x25, #0x2
  40e060:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40e064:	adrp	x0, 45c000 <warn@@Base+0x22a24>
  40e068:	add	x0, x0, #0xd38
  40e06c:	add	x0, x0, #0x900
  40e070:	b	40de74 <ferror@plt+0xc134>
  40e074:	mov	x0, x20
  40e078:	bl	402b28 <ferror@plt+0xde8>
  40e07c:	cbz	w0, 40e0a4 <ferror@plt+0xc364>
  40e080:	sub	x1, x25, #0x1
  40e084:	cmp	x1, #0x14
  40e088:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40e08c:	adrp	x0, 45c000 <warn@@Base+0x22a24>
  40e090:	add	x0, x0, #0xd38
  40e094:	add	x0, x0, #0x918
  40e098:	ldr	x27, [x0, x1, lsl #3]
  40e09c:	cbnz	x27, 40e294 <ferror@plt+0xc554>
  40e0a0:	b	40daf8 <ferror@plt+0xbdb8>
  40e0a4:	cmp	x25, #0xa
  40e0a8:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40e0ac:	adrp	x0, 45c000 <warn@@Base+0x22a24>
  40e0b0:	add	x0, x0, #0xd38
  40e0b4:	add	x0, x0, #0x9c0
  40e0b8:	b	40de74 <ferror@plt+0xc134>
  40e0bc:	cmp	x25, #0xdd
  40e0c0:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40e0c4:	adrp	x0, 45c000 <warn@@Base+0x22a24>
  40e0c8:	add	x0, x0, #0xd38
  40e0cc:	add	x0, x0, #0xa18
  40e0d0:	b	40de74 <ferror@plt+0xc134>
  40e0d4:	cmp	x25, #0xff
  40e0d8:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40e0dc:	adrp	x0, 45d000 <warn@@Base+0x23a24>
  40e0e0:	add	x0, x0, #0xe38
  40e0e4:	add	x0, x0, #0x8
  40e0e8:	b	40de74 <ferror@plt+0xc134>
  40e0ec:	cmp	x25, #0xfe
  40e0f0:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40e0f4:	adrp	x0, 45d000 <warn@@Base+0x23a24>
  40e0f8:	add	x0, x0, #0xe38
  40e0fc:	add	x0, x0, #0x808
  40e100:	b	40de74 <ferror@plt+0xc134>
  40e104:	cmp	x25, #0xfe
  40e108:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40e10c:	adrp	x0, 45e000 <warn@@Base+0x24a24>
  40e110:	add	x0, x0, #0xf38
  40e114:	sub	x0, x0, #0x100
  40e118:	b	40de74 <ferror@plt+0xc134>
  40e11c:	cmp	x25, #0x39
  40e120:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40e124:	adrp	x0, 45e000 <warn@@Base+0x24a24>
  40e128:	add	x0, x0, #0xf38
  40e12c:	add	x0, x0, #0x6f8
  40e130:	b	40de74 <ferror@plt+0xc134>
  40e134:	cmp	x25, #0x29
  40e138:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40e13c:	adrp	x0, 45e000 <warn@@Base+0x24a24>
  40e140:	add	x0, x0, #0xf38
  40e144:	add	x0, x0, #0x8c8
  40e148:	b	40de74 <ferror@plt+0xc134>
  40e14c:	cmp	x25, #0xff
  40e150:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40e154:	adrp	x0, 45e000 <warn@@Base+0x24a24>
  40e158:	add	x0, x0, #0xf38
  40e15c:	b	40e0cc <ferror@plt+0xc38c>
  40e160:	cmp	x25, #0x69
  40e164:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40e168:	adrp	x0, 460000 <warn@@Base+0x26a24>
  40e16c:	add	x0, x0, #0x38
  40e170:	add	x0, x0, #0x118
  40e174:	b	40de74 <ferror@plt+0xc134>
  40e178:	cmp	x25, #0xf5
  40e17c:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40e180:	adrp	x0, 460000 <warn@@Base+0x26a24>
  40e184:	add	x0, x0, #0x38
  40e188:	add	x0, x0, #0x468
  40e18c:	b	40de74 <ferror@plt+0xc134>
  40e190:	cmp	x25, #0x8d
  40e194:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40e198:	adrp	x0, 460000 <warn@@Base+0x26a24>
  40e19c:	add	x0, x0, #0x38
  40e1a0:	add	x0, x0, #0xc18
  40e1a4:	b	40de74 <ferror@plt+0xc134>
  40e1a8:	cmp	x25, #0x35
  40e1ac:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40e1b0:	ldr	x0, [sp, #160]
  40e1b4:	b	40de74 <ferror@plt+0xc134>
  40e1b8:	cmp	x25, #0x10
  40e1bc:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40e1c0:	ldr	x0, [sp, #104]
  40e1c4:	add	x0, x0, #0x138
  40e1c8:	b	40de74 <ferror@plt+0xc134>
  40e1cc:	mov	x0, x25
  40e1d0:	bl	40254c <ferror@plt+0x80c>
  40e1d4:	mov	x27, x0
  40e1d8:	b	40e09c <ferror@plt+0xc35c>
  40e1dc:	cmp	x25, #0x1f
  40e1e0:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40e1e4:	ldr	x0, [sp, #104]
  40e1e8:	add	x0, x0, #0x1c0
  40e1ec:	b	40de74 <ferror@plt+0xc134>
  40e1f0:	cmp	x25, #0xe0
  40e1f4:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40e1f8:	ldr	x0, [sp, #104]
  40e1fc:	add	x0, x0, #0x2c0
  40e200:	b	40de74 <ferror@plt+0xc134>
  40e204:	cmp	x25, #0xfb
  40e208:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40e20c:	ldr	x0, [sp, #104]
  40e210:	add	x0, x0, #0x9c8
  40e214:	b	40de74 <ferror@plt+0xc134>
  40e218:	cmp	x25, #0xb
  40e21c:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40e220:	adrp	x0, 462000 <warn@@Base+0x28a24>
  40e224:	add	x0, x0, #0x238
  40e228:	add	x0, x0, #0xa8
  40e22c:	b	40de74 <ferror@plt+0xc134>
  40e230:	cmp	x25, #0xfb
  40e234:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40e238:	adrp	x0, 462000 <warn@@Base+0x28a24>
  40e23c:	add	x0, x0, #0x238
  40e240:	add	x0, x0, #0x108
  40e244:	b	40de74 <ferror@plt+0xc134>
  40e248:	cmp	x25, #0x15
  40e24c:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40e250:	adrp	x0, 462000 <warn@@Base+0x28a24>
  40e254:	add	x0, x0, #0x238
  40e258:	add	x0, x0, #0x8e8
  40e25c:	b	40de74 <ferror@plt+0xc134>
  40e260:	cmp	w27, #0xc
  40e264:	b.hi	40e2c0 <ferror@plt+0xc580>  // b.pmore
  40e268:	sub	w3, w27, #0x1
  40e26c:	cmp	w3, #0xb
  40e270:	b.hi	40e28c <ferror@plt+0xc54c>  // b.pmore
  40e274:	adrp	x1, 459000 <warn@@Base+0x1fa24>
  40e278:	add	x1, x1, #0x45c
  40e27c:	ldrh	w0, [x1, w3, uxtw #1]
  40e280:	adr	x1, 40e28c <ferror@plt+0xc54c>
  40e284:	add	x0, x1, w0, sxth #2
  40e288:	br	x0
  40e28c:	adrp	x8, 442000 <warn@@Base+0x8a24>
  40e290:	add	x27, x8, #0xb5a
  40e294:	ldr	x0, [sp, #136]
  40e298:	adrp	x2, 442000 <warn@@Base+0x8a24>
  40e29c:	add	x2, x2, #0xbf8
  40e2a0:	ldr	w1, [x0, #592]
  40e2a4:	adrp	x0, 442000 <warn@@Base+0x8a24>
  40e2a8:	add	x0, x0, #0xbf2
  40e2ac:	cmp	w1, #0x0
  40e2b0:	mov	x1, x27
  40e2b4:	csel	x0, x0, x2, ne  // ne = any
  40e2b8:	bl	401cc0 <printf@plt>
  40e2bc:	b	40db18 <ferror@plt+0xbdd8>
  40e2c0:	cmp	w27, #0x80
  40e2c4:	b.eq	40e700 <ferror@plt+0xc9c0>  // b.none
  40e2c8:	cmp	w27, #0x81
  40e2cc:	b.ne	40daf8 <ferror@plt+0xbdb8>  // b.any
  40e2d0:	adrp	x8, 442000 <warn@@Base+0x8a24>
  40e2d4:	add	x27, x8, #0x95e
  40e2d8:	b	40e294 <ferror@plt+0xc554>
  40e2dc:	adrp	x8, 442000 <warn@@Base+0x8a24>
  40e2e0:	add	x27, x8, #0x908
  40e2e4:	b	40e294 <ferror@plt+0xc554>
  40e2e8:	adrp	x8, 442000 <warn@@Base+0x8a24>
  40e2ec:	add	x27, x8, #0x924
  40e2f0:	b	40e294 <ferror@plt+0xc554>
  40e2f4:	adrp	x8, 442000 <warn@@Base+0x8a24>
  40e2f8:	add	x27, x8, #0xbe1
  40e2fc:	b	40e294 <ferror@plt+0xc554>
  40e300:	adrp	x8, 442000 <warn@@Base+0x8a24>
  40e304:	add	x27, x8, #0xbd1
  40e308:	b	40e294 <ferror@plt+0xc554>
  40e30c:	adrp	x8, 442000 <warn@@Base+0x8a24>
  40e310:	add	x27, x8, #0xbbe
  40e314:	b	40e294 <ferror@plt+0xc554>
  40e318:	adrp	x8, 442000 <warn@@Base+0x8a24>
  40e31c:	add	x27, x8, #0xbaf
  40e320:	b	40e294 <ferror@plt+0xc554>
  40e324:	adrp	x8, 442000 <warn@@Base+0x8a24>
  40e328:	add	x27, x8, #0xb9c
  40e32c:	b	40e294 <ferror@plt+0xc554>
  40e330:	adrp	x8, 442000 <warn@@Base+0x8a24>
  40e334:	add	x27, x8, #0xb8b
  40e338:	b	40e294 <ferror@plt+0xc554>
  40e33c:	adrp	x8, 442000 <warn@@Base+0x8a24>
  40e340:	add	x27, x8, #0xb7a
  40e344:	b	40e294 <ferror@plt+0xc554>
  40e348:	adrp	x8, 442000 <warn@@Base+0x8a24>
  40e34c:	add	x27, x8, #0xb6b
  40e350:	b	40e294 <ferror@plt+0xc554>
  40e354:	cmp	x25, #0x14
  40e358:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40e35c:	adrp	x0, 462000 <warn@@Base+0x28a24>
  40e360:	add	x0, x0, #0x238
  40e364:	add	x0, x0, #0x998
  40e368:	b	40de74 <ferror@plt+0xc134>
  40e36c:	cmp	x25, #0x18
  40e370:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40e374:	adrp	x0, 462000 <warn@@Base+0x28a24>
  40e378:	add	x0, x0, #0x238
  40e37c:	add	x0, x0, #0xa40
  40e380:	b	40de74 <ferror@plt+0xc134>
  40e384:	cmp	w27, #0xd
  40e388:	b.hi	40e3bc <ferror@plt+0xc67c>  // b.pmore
  40e38c:	sub	w3, w27, #0x1
  40e390:	cmp	w3, #0xc
  40e394:	b.hi	40e3b0 <ferror@plt+0xc670>  // b.pmore
  40e398:	adrp	x1, 459000 <warn@@Base+0x1fa24>
  40e39c:	add	x1, x1, #0x474
  40e3a0:	ldrh	w0, [x1, w3, uxtw #1]
  40e3a4:	adr	x1, 40e3b0 <ferror@plt+0xc670>
  40e3a8:	add	x0, x1, w0, sxth #2
  40e3ac:	br	x0
  40e3b0:	adrp	x8, 442000 <warn@@Base+0x8a24>
  40e3b4:	add	x27, x8, #0xa71
  40e3b8:	b	40e294 <ferror@plt+0xc554>
  40e3bc:	cmp	w27, #0xc8
  40e3c0:	b.eq	40e718 <ferror@plt+0xc9d8>  // b.none
  40e3c4:	cmp	w27, #0xc9
  40e3c8:	b.ne	40daf8 <ferror@plt+0xbdb8>  // b.any
  40e3cc:	adrp	x8, 442000 <warn@@Base+0x8a24>
  40e3d0:	add	x27, x8, #0x982
  40e3d4:	b	40e294 <ferror@plt+0xc554>
  40e3d8:	adrp	x8, 442000 <warn@@Base+0x8a24>
  40e3dc:	add	x27, x8, #0xb34
  40e3e0:	b	40e294 <ferror@plt+0xc554>
  40e3e4:	adrp	x8, 442000 <warn@@Base+0x8a24>
  40e3e8:	add	x27, x8, #0xb28
  40e3ec:	b	40e294 <ferror@plt+0xc554>
  40e3f0:	adrp	x8, 442000 <warn@@Base+0x8a24>
  40e3f4:	add	x27, x8, #0xb17
  40e3f8:	b	40e294 <ferror@plt+0xc554>
  40e3fc:	adrp	x8, 442000 <warn@@Base+0x8a24>
  40e400:	add	x27, x8, #0xb05
  40e404:	b	40e294 <ferror@plt+0xc554>
  40e408:	adrp	x8, 442000 <warn@@Base+0x8a24>
  40e40c:	add	x27, x8, #0xaf3
  40e410:	b	40e294 <ferror@plt+0xc554>
  40e414:	adrp	x8, 442000 <warn@@Base+0x8a24>
  40e418:	add	x27, x8, #0xae5
  40e41c:	b	40e294 <ferror@plt+0xc554>
  40e420:	adrp	x8, 442000 <warn@@Base+0x8a24>
  40e424:	add	x27, x8, #0xad7
  40e428:	b	40e294 <ferror@plt+0xc554>
  40e42c:	adrp	x8, 442000 <warn@@Base+0x8a24>
  40e430:	add	x27, x8, #0xac9
  40e434:	b	40e294 <ferror@plt+0xc554>
  40e438:	adrp	x8, 442000 <warn@@Base+0x8a24>
  40e43c:	add	x27, x8, #0xabb
  40e440:	b	40e294 <ferror@plt+0xc554>
  40e444:	adrp	x8, 442000 <warn@@Base+0x8a24>
  40e448:	add	x27, x8, #0xaa7
  40e44c:	b	40e294 <ferror@plt+0xc554>
  40e450:	adrp	x8, 442000 <warn@@Base+0x8a24>
  40e454:	add	x27, x8, #0xa93
  40e458:	b	40e294 <ferror@plt+0xc554>
  40e45c:	adrp	x8, 442000 <warn@@Base+0x8a24>
  40e460:	add	x27, x8, #0xa7f
  40e464:	b	40e294 <ferror@plt+0xc554>
  40e468:	cmp	x25, #0xd
  40e46c:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40e470:	adrp	x0, 462000 <warn@@Base+0x28a24>
  40e474:	add	x0, x0, #0x238
  40e478:	add	x0, x0, #0xb08
  40e47c:	b	40de74 <ferror@plt+0xc134>
  40e480:	cmp	x25, #0xd
  40e484:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40e488:	adrp	x0, 462000 <warn@@Base+0x28a24>
  40e48c:	add	x0, x0, #0x238
  40e490:	add	x0, x0, #0xb78
  40e494:	b	40de74 <ferror@plt+0xc134>
  40e498:	adrp	x8, 442000 <warn@@Base+0x8a24>
  40e49c:	add	x27, x8, #0x9ae
  40e4a0:	b	40e294 <ferror@plt+0xc554>
  40e4a4:	cmp	w27, #0xc8
  40e4a8:	b.eq	40e730 <ferror@plt+0xc9f0>  // b.none
  40e4ac:	cmp	w27, #0xc9
  40e4b0:	b.ne	40daf8 <ferror@plt+0xbdb8>  // b.any
  40e4b4:	adrp	x8, 442000 <warn@@Base+0x8a24>
  40e4b8:	add	x27, x8, #0xa45
  40e4bc:	b	40e294 <ferror@plt+0xc554>
  40e4c0:	adrp	x8, 442000 <warn@@Base+0x8a24>
  40e4c4:	add	x27, x8, #0xa39
  40e4c8:	b	40e294 <ferror@plt+0xc554>
  40e4cc:	adrp	x8, 442000 <warn@@Base+0x8a24>
  40e4d0:	add	x27, x8, #0xa2d
  40e4d4:	b	40e294 <ferror@plt+0xc554>
  40e4d8:	adrp	x8, 442000 <warn@@Base+0x8a24>
  40e4dc:	add	x27, x8, #0xa1f
  40e4e0:	b	40e294 <ferror@plt+0xc554>
  40e4e4:	adrp	x8, 442000 <warn@@Base+0x8a24>
  40e4e8:	add	x27, x8, #0xa11
  40e4ec:	b	40e294 <ferror@plt+0xc554>
  40e4f0:	adrp	x8, 442000 <warn@@Base+0x8a24>
  40e4f4:	add	x27, x8, #0xa03
  40e4f8:	b	40e294 <ferror@plt+0xc554>
  40e4fc:	adrp	x8, 442000 <warn@@Base+0x8a24>
  40e500:	add	x27, x8, #0x9f0
  40e504:	b	40e294 <ferror@plt+0xc554>
  40e508:	adrp	x8, 442000 <warn@@Base+0x8a24>
  40e50c:	add	x27, x8, #0x9dd
  40e510:	b	40e294 <ferror@plt+0xc554>
  40e514:	adrp	x8, 442000 <warn@@Base+0x8a24>
  40e518:	add	x27, x8, #0x9ce
  40e51c:	b	40e294 <ferror@plt+0xc554>
  40e520:	adrp	x8, 442000 <warn@@Base+0x8a24>
  40e524:	add	x27, x8, #0x9bc
  40e528:	b	40e294 <ferror@plt+0xc554>
  40e52c:	cmp	x25, #0x11
  40e530:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40e534:	adrp	x0, 462000 <warn@@Base+0x28a24>
  40e538:	add	x0, x0, #0x238
  40e53c:	add	x0, x0, #0xe28
  40e540:	b	40de74 <ferror@plt+0xc134>
  40e544:	cmp	x25, #0xc
  40e548:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40e54c:	adrp	x0, 462000 <warn@@Base+0x28a24>
  40e550:	add	x0, x0, #0x238
  40e554:	add	x0, x0, #0xeb8
  40e558:	b	40de74 <ferror@plt+0xc134>
  40e55c:	cmp	x25, #0x6
  40e560:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40e564:	adrp	x0, 462000 <warn@@Base+0x28a24>
  40e568:	add	x0, x0, #0x238
  40e56c:	add	x0, x0, #0xf20
  40e570:	b	40de74 <ferror@plt+0xc134>
  40e574:	cmp	x25, #0xf3
  40e578:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40e57c:	adrp	x0, 462000 <warn@@Base+0x28a24>
  40e580:	add	x0, x0, #0x238
  40e584:	add	x0, x0, #0xf58
  40e588:	b	40de74 <ferror@plt+0xc134>
  40e58c:	cmp	x25, #0x1f
  40e590:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40e594:	adrp	x0, 463000 <warn@@Base+0x29a24>
  40e598:	add	x0, x0, #0x338
  40e59c:	add	x0, x0, #0x6a8
  40e5a0:	b	40de74 <ferror@plt+0xc134>
  40e5a4:	cmp	x25, #0x96
  40e5a8:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40e5ac:	adrp	x0, 463000 <warn@@Base+0x29a24>
  40e5b0:	add	x0, x0, #0x338
  40e5b4:	add	x0, x0, #0x8b0
  40e5b8:	b	40de74 <ferror@plt+0xc134>
  40e5bc:	cmp	x25, #0x96
  40e5c0:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40e5c4:	adrp	x0, 463000 <warn@@Base+0x29a24>
  40e5c8:	add	x0, x0, #0x338
  40e5cc:	add	x0, x0, #0xd68
  40e5d0:	b	40de74 <ferror@plt+0xc134>
  40e5d4:	cmp	x25, #0x3d
  40e5d8:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40e5dc:	adrp	x0, 464000 <warn@@Base+0x2aa24>
  40e5e0:	add	x0, x0, #0x438
  40e5e4:	add	x0, x0, #0x120
  40e5e8:	b	40de74 <ferror@plt+0xc134>
  40e5ec:	cmp	x25, #0x8
  40e5f0:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40e5f4:	adrp	x0, 464000 <warn@@Base+0x2aa24>
  40e5f8:	add	x0, x0, #0x438
  40e5fc:	add	x0, x0, #0x310
  40e600:	b	40de74 <ferror@plt+0xc134>
  40e604:	cmp	x25, #0xff
  40e608:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40e60c:	adrp	x0, 464000 <warn@@Base+0x2aa24>
  40e610:	add	x0, x0, #0x438
  40e614:	add	x0, x0, #0x358
  40e618:	b	40de74 <ferror@plt+0xc134>
  40e61c:	cmp	x25, #0x81
  40e620:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40e624:	adrp	x0, 464000 <warn@@Base+0x2aa24>
  40e628:	add	x0, x0, #0x438
  40e62c:	add	x0, x0, #0xb58
  40e630:	b	40de74 <ferror@plt+0xc134>
  40e634:	cmp	x25, #0x81
  40e638:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40e63c:	adrp	x0, 464000 <warn@@Base+0x2aa24>
  40e640:	add	x0, x0, #0x438
  40e644:	add	x0, x0, #0xf68
  40e648:	b	40de74 <ferror@plt+0xc134>
  40e64c:	cmp	x25, #0x13
  40e650:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40e654:	adrp	x0, 465000 <warn@@Base+0x2ba24>
  40e658:	add	x0, x0, #0x538
  40e65c:	add	x0, x0, #0x278
  40e660:	b	40de74 <ferror@plt+0xc134>
  40e664:	cmp	x25, #0x4d
  40e668:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40e66c:	adrp	x0, 465000 <warn@@Base+0x2ba24>
  40e670:	add	x0, x0, #0x538
  40e674:	add	x0, x0, #0x318
  40e678:	b	40de74 <ferror@plt+0xc134>
  40e67c:	cmp	x25, #0x46
  40e680:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40e684:	adrp	x0, 465000 <warn@@Base+0x2ba24>
  40e688:	add	x0, x0, #0x538
  40e68c:	add	x0, x0, #0x588
  40e690:	b	40de74 <ferror@plt+0xc134>
  40e694:	ldurh	w1, [x20, #73]
  40e698:	mov	x0, #0x3200                	// #12800
  40e69c:	cmp	x1, x0
  40e6a0:	b.ne	40e6bc <ferror@plt+0xc97c>  // b.any
  40e6a4:	cmp	x25, #0x1f
  40e6a8:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40e6ac:	adrp	x0, 465000 <warn@@Base+0x2ba24>
  40e6b0:	add	x0, x0, #0x538
  40e6b4:	add	x0, x0, #0x7c0
  40e6b8:	b	40de74 <ferror@plt+0xc134>
  40e6bc:	cmp	x25, #0x1a
  40e6c0:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40e6c4:	adrp	x0, 465000 <warn@@Base+0x2ba24>
  40e6c8:	add	x0, x0, #0x538
  40e6cc:	add	x0, x0, #0x8c0
  40e6d0:	b	40de74 <ferror@plt+0xc134>
  40e6d4:	cmp	x25, #0xc
  40e6d8:	b.hi	40daf8 <ferror@plt+0xbdb8>  // b.pmore
  40e6dc:	adrp	x0, 465000 <warn@@Base+0x2ba24>
  40e6e0:	add	x0, x0, #0x538
  40e6e4:	b	40e364 <ferror@plt+0xc624>
  40e6e8:	adrp	x8, 442000 <warn@@Base+0x8a24>
  40e6ec:	add	x27, x8, #0x935
  40e6f0:	b	40e294 <ferror@plt+0xc554>
  40e6f4:	adrp	x8, 442000 <warn@@Base+0x8a24>
  40e6f8:	add	x27, x8, #0x944
  40e6fc:	b	40e294 <ferror@plt+0xc554>
  40e700:	adrp	x8, 442000 <warn@@Base+0x8a24>
  40e704:	add	x27, x8, #0xb40
  40e708:	b	40e294 <ferror@plt+0xc554>
  40e70c:	adrp	x8, 442000 <warn@@Base+0x8a24>
  40e710:	add	x27, x8, #0x953
  40e714:	b	40e294 <ferror@plt+0xc554>
  40e718:	adrp	x8, 442000 <warn@@Base+0x8a24>
  40e71c:	add	x27, x8, #0xa5a
  40e720:	b	40e294 <ferror@plt+0xc554>
  40e724:	adrp	x8, 442000 <warn@@Base+0x8a24>
  40e728:	add	x27, x8, #0x8fc
  40e72c:	b	40e294 <ferror@plt+0xc554>
  40e730:	adrp	x8, 442000 <warn@@Base+0x8a24>
  40e734:	add	x27, x8, #0x997
  40e738:	b	40e294 <ferror@plt+0xc554>
  40e73c:	adrp	x8, 442000 <warn@@Base+0x8a24>
  40e740:	add	x27, x8, #0x916
  40e744:	b	40e294 <ferror@plt+0xc554>
  40e748:	mov	w0, #0x20                  	// #32
  40e74c:	bl	401cf0 <putchar@plt>
  40e750:	mov	w2, #0x5                   	// #5
  40e754:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40e758:	mov	x0, #0x0                   	// #0
  40e75c:	add	x1, x1, #0xf06
  40e760:	bl	401c70 <dcgettext@plt>
  40e764:	mov	w28, #0x0                   	// #0
  40e768:	ldr	x1, [sp, #208]
  40e76c:	mov	x27, #0x0                   	// #0
  40e770:	add	x23, x1, x23
  40e774:	ldr	x1, [x23, #16]
  40e778:	bl	401cc0 <printf@plt>
  40e77c:	ldrh	w0, [x20, #82]
  40e780:	cmp	w0, #0x2b
  40e784:	b.ne	40e7b0 <ferror@plt+0xca70>  // b.any
  40e788:	cbz	x27, 40e7b0 <ferror@plt+0xca70>
  40e78c:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40e790:	mov	x0, x27
  40e794:	add	x1, x1, #0xfa9
  40e798:	bl	401bb0 <strcmp@plt>
  40e79c:	cbnz	w0, 40e7b0 <ferror@plt+0xca70>
  40e7a0:	adrp	x0, 442000 <warn@@Base+0x8a24>
  40e7a4:	sbfx	x1, x21, #8, #24
  40e7a8:	add	x0, x0, #0xf99
  40e7ac:	bl	401cc0 <printf@plt>
  40e7b0:	mov	w0, #0xa                   	// #10
  40e7b4:	bl	401cf0 <putchar@plt>
  40e7b8:	ldr	w0, [x24, #1056]
  40e7bc:	cbnz	w0, 40e864 <ferror@plt+0xcb24>
  40e7c0:	ldrh	w0, [x20, #82]
  40e7c4:	cmp	w0, #0x8
  40e7c8:	b.ne	40e864 <ferror@plt+0xcb24>  // b.any
  40e7cc:	ubfx	x25, x21, #8, #8
  40e7d0:	ubfx	x21, x21, #16, #8
  40e7d4:	cmp	x25, #0xff
  40e7d8:	b.eq	40ec98 <ferror@plt+0xcf58>  // b.none
  40e7dc:	adrp	x0, 45e000 <warn@@Base+0x24a24>
  40e7e0:	add	x0, x0, #0xf38
  40e7e4:	sub	x0, x0, #0x100
  40e7e8:	ldr	x23, [x0, x25, lsl #3]
  40e7ec:	cmp	x21, #0xff
  40e7f0:	b.eq	40eca0 <ferror@plt+0xcf60>  // b.none
  40e7f4:	adrp	x0, 45e000 <warn@@Base+0x24a24>
  40e7f8:	add	x0, x0, #0xf38
  40e7fc:	sub	x0, x0, #0x100
  40e800:	ldr	x22, [x0, x21, lsl #3]
  40e804:	adrp	x0, 442000 <warn@@Base+0x8a24>
  40e808:	add	x0, x0, #0xfb7
  40e80c:	bl	401cc0 <printf@plt>
  40e810:	cbnz	x23, 40eca8 <ferror@plt+0xcf68>
  40e814:	mov	w2, #0x5                   	// #5
  40e818:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40e81c:	mov	x0, #0x0                   	// #0
  40e820:	add	x1, x1, #0xee3
  40e824:	bl	401c70 <dcgettext@plt>
  40e828:	mov	x1, x25
  40e82c:	bl	401cc0 <printf@plt>
  40e830:	adrp	x0, 442000 <warn@@Base+0x8a24>
  40e834:	add	x0, x0, #0xfd3
  40e838:	bl	401cc0 <printf@plt>
  40e83c:	cbnz	x22, 40ecb8 <ferror@plt+0xcf78>
  40e840:	mov	w2, #0x5                   	// #5
  40e844:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40e848:	mov	x0, #0x0                   	// #0
  40e84c:	add	x1, x1, #0xee3
  40e850:	bl	401c70 <dcgettext@plt>
  40e854:	mov	x1, x21
  40e858:	bl	401cc0 <printf@plt>
  40e85c:	mov	w0, #0xa                   	// #10
  40e860:	bl	401cf0 <putchar@plt>
  40e864:	ldr	x0, [sp, #112]
  40e868:	add	x0, x0, #0x1
  40e86c:	str	x0, [sp, #112]
  40e870:	b	40d928 <ferror@plt+0xbbe8>
  40e874:	cbz	x22, 40ec40 <ferror@plt+0xcf00>
  40e878:	ldr	x0, [sp, #120]
  40e87c:	cmp	x0, #0x0
  40e880:	ldr	x0, [sp, #144]
  40e884:	ccmp	x22, x0, #0x2, ne  // ne = any
  40e888:	b.cc	40e8b0 <ferror@plt+0xcb70>  // b.lo, b.ul, b.last
  40e88c:	mov	w2, #0x5                   	// #5
  40e890:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40e894:	mov	x0, #0x0                   	// #0
  40e898:	add	x1, x1, #0xf1c
  40e89c:	bl	401c70 <dcgettext@plt>
  40e8a0:	mov	w28, #0x0                   	// #0
  40e8a4:	mov	x1, x22
  40e8a8:	bl	4390e8 <error@@Base>
  40e8ac:	b	40e77c <ferror@plt+0xca3c>
  40e8b0:	ldp	x0, x3, [sp, #120]
  40e8b4:	lsl	x9, x22, #5
  40e8b8:	ldr	w1, [sp, #256]
  40e8bc:	mov	w4, w22
  40e8c0:	add	x7, sp, #0xca
  40e8c4:	add	x6, sp, #0xcc
  40e8c8:	mov	x2, x26
  40e8cc:	str	x9, [sp, #168]
  40e8d0:	add	x25, x0, x22, lsl #5
  40e8d4:	mov	x0, x20
  40e8d8:	mov	x5, x25
  40e8dc:	bl	40d26c <ferror@plt+0xb52c>
  40e8e0:	mov	x22, x0
  40e8e4:	mov	w0, #0x20                  	// #32
  40e8e8:	bl	401cf0 <putchar@plt>
  40e8ec:	ldrb	w0, [x25, #24]
  40e8f0:	ldr	x9, [sp, #168]
  40e8f4:	and	w0, w0, #0xf
  40e8f8:	cmp	w0, #0xa
  40e8fc:	b.ne	40ea34 <ferror@plt+0xccf4>  // b.any
  40e900:	ldr	w0, [x24, #1056]
  40e904:	mov	w2, #0x8                   	// #8
  40e908:	cmp	w0, #0x0
  40e90c:	mov	w0, #0xe                   	// #14
  40e910:	csel	w2, w2, w0, ne  // ne = any
  40e914:	cbz	x26, 40ea28 <ferror@plt+0xcce8>
  40e918:	ldr	x0, [x25, #16]
  40e91c:	cbz	x0, 40ea28 <ferror@plt+0xcce8>
  40e920:	ldr	x4, [sp, #128]
  40e924:	add	x3, x26, x0
  40e928:	adrp	x1, 445000 <warn@@Base+0xba24>
  40e92c:	add	x1, x1, #0x862
  40e930:	cmp	x0, x4
  40e934:	csel	x1, x1, x3, cs  // cs = hs, nlast
  40e938:	mov	w0, w2
  40e93c:	str	w2, [sp, #168]
  40e940:	bl	407378 <ferror@plt+0x5638>
  40e944:	mov	w3, w0
  40e948:	ldr	w2, [sp, #168]
  40e94c:	cbz	x22, 40e984 <ferror@plt+0xcc44>
  40e950:	ldr	w1, [sp, #204]
  40e954:	adrp	x4, 442000 <warn@@Base+0x8a24>
  40e958:	add	x4, x4, #0xc02
  40e95c:	adrp	x0, 442000 <warn@@Base+0x8a24>
  40e960:	cmp	w1, #0x2
  40e964:	add	x0, x0, #0xc01
  40e968:	mov	x1, x22
  40e96c:	csel	x0, x0, x4, eq  // eq = none
  40e970:	str	w2, [sp, #168]
  40e974:	str	w3, [sp, #180]
  40e978:	bl	401cc0 <printf@plt>
  40e97c:	ldr	w2, [sp, #168]
  40e980:	ldr	w3, [sp, #180]
  40e984:	cmp	w2, w3
  40e988:	add	w1, w2, #0x1
  40e98c:	sub	w1, w1, w3
  40e990:	adrp	x2, 442000 <warn@@Base+0x8a24>
  40e994:	adrp	x0, 442000 <warn@@Base+0x8a24>
  40e998:	add	x2, x2, #0x6ac
  40e99c:	csinc	w1, w1, wzr, cs  // cs = hs, nlast
  40e9a0:	add	x0, x0, #0xf3e
  40e9a4:	bl	401cc0 <printf@plt>
  40e9a8:	ldr	x1, [x25, #16]
  40e9ac:	cbnz	x1, 40ebac <ferror@plt+0xce6c>
  40e9b0:	ldrb	w0, [x25, #24]
  40e9b4:	and	w0, w0, #0xf
  40e9b8:	cmp	w0, #0x3
  40e9bc:	b.ne	40eb7c <ferror@plt+0xce3c>  // b.any
  40e9c0:	ldr	w0, [x20, #100]
  40e9c4:	ldr	w2, [x25, #28]
  40e9c8:	cmp	w2, w0
  40e9cc:	b.cs	40eaa8 <ferror@plt+0xcd68>  // b.hs, b.nlast
  40e9d0:	mov	w0, #0x50                  	// #80
  40e9d4:	umull	x2, w2, w0
  40e9d8:	ldr	x0, [x20, #112]
  40e9dc:	cmn	x0, x2
  40e9e0:	b.ne	40ea68 <ferror@plt+0xcd28>  // b.any
  40e9e4:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  40e9e8:	add	x1, x1, #0xbba
  40e9ec:	mov	w2, #0x5                   	// #5
  40e9f0:	mov	x0, #0x0                   	// #0
  40e9f4:	bl	401c70 <dcgettext@plt>
  40e9f8:	mov	x1, x0
  40e9fc:	mov	w0, #0x16                  	// #22
  40ea00:	bl	407378 <ferror@plt+0x5638>
  40ea04:	cbz	w19, 40e77c <ferror@plt+0xca3c>
  40ea08:	ldr	x0, [sp, #208]
  40ea0c:	add	x23, x0, x23
  40ea10:	ldr	x1, [x23, #16]
  40ea14:	tbz	x1, #63, 40ec34 <ferror@plt+0xcef4>
  40ea18:	adrp	x0, 442000 <warn@@Base+0x8a24>
  40ea1c:	neg	x1, x1
  40ea20:	add	x0, x0, #0xf92
  40ea24:	b	40db74 <ferror@plt+0xbe34>
  40ea28:	adrp	x1, 445000 <warn@@Base+0xba24>
  40ea2c:	add	x1, x1, #0x862
  40ea30:	b	40e938 <ferror@plt+0xcbf8>
  40ea34:	ldr	x0, [sp, #120]
  40ea38:	mov	w1, #0x6                   	// #6
  40ea3c:	ldr	x0, [x0, x9]
  40ea40:	bl	4061a0 <ferror@plt+0x4460>
  40ea44:	ldr	w2, [x24, #1056]
  40ea48:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40ea4c:	add	x1, x1, #0x6ac
  40ea50:	adrp	x0, 442000 <warn@@Base+0x8a24>
  40ea54:	cmp	w2, #0x0
  40ea58:	add	x0, x0, #0x4a0
  40ea5c:	csel	x0, x0, x1, ne  // ne = any
  40ea60:	bl	401cc0 <printf@plt>
  40ea64:	b	40e9a8 <ferror@plt+0xcc68>
  40ea68:	ldr	x1, [x20, #128]
  40ea6c:	cbnz	x1, 40ea80 <ferror@plt+0xcd40>
  40ea70:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  40ea74:	mov	w2, #0x5                   	// #5
  40ea78:	add	x1, x1, #0xbc1
  40ea7c:	b	40e9f0 <ferror@plt+0xccb0>
  40ea80:	ldr	w0, [x0, x2]
  40ea84:	ldr	x2, [x20, #136]
  40ea88:	cmp	x0, x2
  40ea8c:	b.cc	40eaa0 <ferror@plt+0xcd60>  // b.lo, b.ul, b.last
  40ea90:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  40ea94:	mov	w2, #0x5                   	// #5
  40ea98:	add	x1, x1, #0xbce
  40ea9c:	b	40e9f0 <ferror@plt+0xccb0>
  40eaa0:	add	x1, x1, x0
  40eaa4:	b	40e9fc <ferror@plt+0xccbc>
  40eaa8:	cmn	w2, #0xf
  40eaac:	b.eq	40eb88 <ferror@plt+0xce48>  // b.none
  40eab0:	cmn	w2, #0xe
  40eab4:	b.eq	40eb94 <ferror@plt+0xce54>  // b.none
  40eab8:	ldrh	w0, [x20, #82]
  40eabc:	cmp	w0, #0x8
  40eac0:	b.ne	40ead8 <ferror@plt+0xcd98>  // b.any
  40eac4:	cmn	w2, #0xfd
  40eac8:	b.ne	40eb14 <ferror@plt+0xcdd4>  // b.any
  40eacc:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40ead0:	add	x1, x1, #0xc1a
  40ead4:	b	40e9fc <ferror@plt+0xccbc>
  40ead8:	cmp	w0, #0x8c
  40eadc:	b.ne	40eb28 <ferror@plt+0xcde8>  // b.any
  40eae0:	cmn	w2, #0x100
  40eae4:	b.eq	40eacc <ferror@plt+0xcd8c>  // b.none
  40eae8:	mov	x0, x20
  40eaec:	bl	402ae8 <ferror@plt+0xda8>
  40eaf0:	cbz	w0, 40eafc <ferror@plt+0xcdbc>
  40eaf4:	cmn	w2, #0xe0
  40eaf8:	b.eq	40eba0 <ferror@plt+0xce60>  // b.none
  40eafc:	add	x0, sp, #0xd8
  40eb00:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40eb04:	add	x1, x1, #0xf45
  40eb08:	bl	401980 <sprintf@plt>
  40eb0c:	add	x1, sp, #0xd8
  40eb10:	b	40e9fc <ferror@plt+0xccbc>
  40eb14:	cmn	w2, #0xfc
  40eb18:	b.ne	40eae8 <ferror@plt+0xcda8>  // b.any
  40eb1c:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40eb20:	add	x1, x1, #0xc06
  40eb24:	b	40e9fc <ferror@plt+0xccbc>
  40eb28:	cmp	w0, #0x3e
  40eb2c:	mov	w1, #0xb4                  	// #180
  40eb30:	ccmp	w0, w1, #0x4, ne  // ne = any
  40eb34:	b.eq	40eb68 <ferror@plt+0xce28>  // b.none
  40eb38:	cmp	w0, #0xb5
  40eb3c:	b.eq	40ecd0 <ferror@plt+0xcf90>  // b.none
  40eb40:	cmp	w0, #0x32
  40eb44:	b.ne	40eae8 <ferror@plt+0xcda8>  // b.any
  40eb48:	ldrb	w0, [x20, #31]
  40eb4c:	cmp	w0, #0x1
  40eb50:	b.ne	40eae8 <ferror@plt+0xcda8>  // b.any
  40eb54:	cmn	w2, #0x100
  40eb58:	b.ne	40eae8 <ferror@plt+0xcda8>  // b.any
  40eb5c:	adrp	x1, 441000 <warn@@Base+0x7a24>
  40eb60:	add	x1, x1, #0x275
  40eb64:	b	40e9fc <ferror@plt+0xccbc>
  40eb68:	cmn	w2, #0xfe
  40eb6c:	b.ne	40eb40 <ferror@plt+0xce00>  // b.any
  40eb70:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40eb74:	add	x1, x1, #0xc0d
  40eb78:	b	40e9fc <ferror@plt+0xccbc>
  40eb7c:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40eb80:	add	x1, x1, #0xc22
  40eb84:	b	40e9fc <ferror@plt+0xccbc>
  40eb88:	adrp	x1, 456000 <warn@@Base+0x1ca24>
  40eb8c:	add	x1, x1, #0x90
  40eb90:	b	40e9fc <ferror@plt+0xccbc>
  40eb94:	adrp	x1, 445000 <warn@@Base+0xba24>
  40eb98:	add	x1, x1, #0xa3f
  40eb9c:	b	40e9fc <ferror@plt+0xccbc>
  40eba0:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40eba4:	add	x1, x1, #0xc29
  40eba8:	b	40e9fc <ferror@plt+0xccbc>
  40ebac:	cbnz	x26, 40ebd0 <ferror@plt+0xce90>
  40ebb0:	mov	w2, #0x5                   	// #5
  40ebb4:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40ebb8:	mov	x0, #0x0                   	// #0
  40ebbc:	add	x1, x1, #0xf54
  40ebc0:	bl	401c70 <dcgettext@plt>
  40ebc4:	ldr	x1, [x25, #16]
  40ebc8:	bl	401cc0 <printf@plt>
  40ebcc:	b	40ea04 <ferror@plt+0xccc4>
  40ebd0:	ldr	x0, [sp, #128]
  40ebd4:	cmp	x1, x0
  40ebd8:	b.cc	40ec00 <ferror@plt+0xcec0>  // b.lo, b.ul, b.last
  40ebdc:	mov	w2, #0x5                   	// #5
  40ebe0:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40ebe4:	mov	x0, #0x0                   	// #0
  40ebe8:	add	x1, x1, #0xf6f
  40ebec:	bl	401c70 <dcgettext@plt>
  40ebf0:	mov	w28, #0x0                   	// #0
  40ebf4:	ldr	x1, [x25, #16]
  40ebf8:	bl	4390e8 <error@@Base>
  40ebfc:	b	40ea04 <ferror@plt+0xccc4>
  40ec00:	add	x1, x26, x1
  40ec04:	mov	w0, #0x16                  	// #22
  40ec08:	bl	407378 <ferror@plt+0x5638>
  40ec0c:	cbz	x22, 40ea04 <ferror@plt+0xccc4>
  40ec10:	ldr	w1, [sp, #204]
  40ec14:	adrp	x2, 442000 <warn@@Base+0x8a24>
  40ec18:	adrp	x0, 442000 <warn@@Base+0x8a24>
  40ec1c:	add	x2, x2, #0xc02
  40ec20:	cmp	w1, #0x2
  40ec24:	add	x0, x0, #0xc01
  40ec28:	mov	x1, x22
  40ec2c:	csel	x0, x0, x2, eq  // eq = none
  40ec30:	b	40ebc8 <ferror@plt+0xce88>
  40ec34:	adrp	x0, 442000 <warn@@Base+0x8a24>
  40ec38:	add	x0, x0, #0xf99
  40ec3c:	b	40db74 <ferror@plt+0xbe34>
  40ec40:	cbz	w19, 40e77c <ferror@plt+0xca3c>
  40ec44:	ldr	x0, [sp, #208]
  40ec48:	mov	w1, #0xc                   	// #12
  40ec4c:	mov	w2, #0x20                  	// #32
  40ec50:	add	x23, x0, x23
  40ec54:	ldr	w0, [x24, #1056]
  40ec58:	cmp	w0, #0x0
  40ec5c:	mov	w0, #0x14                  	// #20
  40ec60:	ldr	x22, [x23, #16]
  40ec64:	csel	w1, w1, w0, ne  // ne = any
  40ec68:	adrp	x0, 442000 <warn@@Base+0x8a24>
  40ec6c:	add	x0, x0, #0xfa0
  40ec70:	bl	401cc0 <printf@plt>
  40ec74:	tbz	x22, #63, 40ec88 <ferror@plt+0xcf48>
  40ec78:	adrp	x0, 442000 <warn@@Base+0x8a24>
  40ec7c:	neg	x1, x22
  40ec80:	add	x0, x0, #0xfa4
  40ec84:	b	40db74 <ferror@plt+0xbe34>
  40ec88:	adrp	x0, 442000 <warn@@Base+0x8a24>
  40ec8c:	mov	x1, x22
  40ec90:	add	x0, x0, #0xf9c
  40ec94:	b	40db74 <ferror@plt+0xbe34>
  40ec98:	mov	x23, #0x0                   	// #0
  40ec9c:	b	40e7ec <ferror@plt+0xcaac>
  40eca0:	mov	x22, #0x0                   	// #0
  40eca4:	b	40e804 <ferror@plt+0xcac4>
  40eca8:	adrp	x0, 442000 <warn@@Base+0x8a24>
  40ecac:	mov	x1, x23
  40ecb0:	add	x0, x0, #0xbf8
  40ecb4:	b	40e82c <ferror@plt+0xcaec>
  40ecb8:	adrp	x0, 442000 <warn@@Base+0x8a24>
  40ecbc:	mov	x1, x22
  40ecc0:	add	x0, x0, #0xbf8
  40ecc4:	b	40e858 <ferror@plt+0xcb18>
  40ecc8:	cbnz	x22, 40e878 <ferror@plt+0xcb38>
  40eccc:	b	40e77c <ferror@plt+0xca3c>
  40ecd0:	cmn	w2, #0xfe
  40ecd4:	b.ne	40eae8 <ferror@plt+0xcda8>  // b.any
  40ecd8:	b	40eb70 <ferror@plt+0xce30>
  40ecdc:	sub	sp, sp, #0x100
  40ece0:	stp	x29, x30, [sp, #16]
  40ece4:	add	x29, sp, #0x10
  40ece8:	stp	x19, x20, [sp, #32]
  40ecec:	stp	x21, x22, [sp, #48]
  40ecf0:	mov	x22, x0
  40ecf4:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  40ecf8:	add	x20, x0, #0x420
  40ecfc:	stp	x23, x24, [sp, #64]
  40ed00:	stp	x25, x26, [sp, #80]
  40ed04:	ldr	x19, [x20, #2352]
  40ed08:	stp	x27, x28, [sp, #96]
  40ed0c:	cbnz	x19, 40ed5c <ferror@plt+0xd01c>
  40ed10:	ldr	w0, [x20, #2360]
  40ed14:	cbnz	w0, 40ed40 <ferror@plt+0xd000>
  40ed18:	mov	w21, #0x1                   	// #1
  40ed1c:	mov	w0, w21
  40ed20:	ldp	x29, x30, [sp, #16]
  40ed24:	ldp	x19, x20, [sp, #32]
  40ed28:	ldp	x21, x22, [sp, #48]
  40ed2c:	ldp	x23, x24, [sp, #64]
  40ed30:	ldp	x25, x26, [sp, #80]
  40ed34:	ldp	x27, x28, [sp, #96]
  40ed38:	add	sp, sp, #0x100
  40ed3c:	ret
  40ed40:	adrp	x1, 442000 <warn@@Base+0x8a24>
  40ed44:	add	x1, x1, #0xff0
  40ed48:	mov	w2, #0x5                   	// #5
  40ed4c:	mov	x0, #0x0                   	// #0
  40ed50:	bl	401c70 <dcgettext@plt>
  40ed54:	bl	401cc0 <printf@plt>
  40ed58:	b	40ed18 <ferror@plt+0xcfd8>
  40ed5c:	ldr	w21, [x0, #1056]
  40ed60:	adrp	x1, 443000 <warn@@Base+0x9a24>
  40ed64:	mov	w2, #0x5                   	// #5
  40ed68:	add	x1, x1, #0x1c
  40ed6c:	mov	x0, #0x0                   	// #0
  40ed70:	ldr	x23, [x20, #2368]
  40ed74:	cbz	w21, 40ef90 <ferror@plt+0xd250>
  40ed78:	bl	401c70 <dcgettext@plt>
  40ed7c:	mov	x5, x0
  40ed80:	mov	x4, x19
  40ed84:	mov	x2, x23
  40ed88:	mov	x1, x22
  40ed8c:	mov	x3, #0x1                   	// #1
  40ed90:	mov	x0, #0x0                   	// #0
  40ed94:	bl	4032f0 <ferror@plt+0x15b0>
  40ed98:	mov	x21, x0
  40ed9c:	cbnz	x0, 40eda8 <ferror@plt+0xd068>
  40eda0:	mov	w21, #0x0                   	// #0
  40eda4:	b	40ed1c <ferror@plt+0xcfdc>
  40eda8:	mov	x19, x0
  40edac:	adrp	x23, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  40edb0:	str	xzr, [x20, #2376]
  40edb4:	ldr	x0, [x20, #2352]
  40edb8:	add	x19, x19, #0x8
  40edbc:	ldr	x1, [x20, #2376]
  40edc0:	add	x0, x21, x0
  40edc4:	cmp	x19, x0
  40edc8:	b.hi	40ede8 <ferror@plt+0xd0a8>  // b.pmore
  40edcc:	ldr	x2, [x23, #648]
  40edd0:	add	x1, x1, #0x1
  40edd4:	sub	x0, x19, #0x8
  40edd8:	str	x1, [x20, #2376]
  40eddc:	mov	w1, #0x4                   	// #4
  40ede0:	blr	x2
  40ede4:	cbnz	x0, 40edb4 <ferror@plt+0xd074>
  40ede8:	ldr	x0, [x20, #2376]
  40edec:	mov	x1, #0x10                  	// #16
  40edf0:	bl	42abd8 <ferror@plt+0x28e98>
  40edf4:	str	x0, [x20, #2384]
  40edf8:	mov	x19, x0
  40edfc:	cbz	x0, 40ef38 <ferror@plt+0xd1f8>
  40ee00:	mov	x23, x21
  40ee04:	adrp	x24, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  40ee08:	ldr	x0, [x20, #2376]
  40ee0c:	ldr	x1, [x20, #2384]
  40ee10:	add	x0, x1, x0, lsl #4
  40ee14:	cmp	x19, x0
  40ee18:	b.cc	40ef5c <ferror@plt+0xd21c>  // b.lo, b.ul, b.last
  40ee1c:	mov	x0, x21
  40ee20:	bl	401bd0 <free@plt>
  40ee24:	ldr	x0, [x20, #2176]
  40ee28:	cbz	x0, 40f08c <ferror@plt+0xd34c>
  40ee2c:	ldr	x0, [x20, #2184]
  40ee30:	cbnz	x0, 40ee5c <ferror@plt+0xd11c>
  40ee34:	ldr	x21, [x20, #2384]
  40ee38:	adrp	x24, 443000 <warn@@Base+0x9a24>
  40ee3c:	adrp	x25, 443000 <warn@@Base+0x9a24>
  40ee40:	add	x24, x24, #0x144
  40ee44:	add	x25, x25, #0x11e
  40ee48:	ldr	x0, [x20, #2376]
  40ee4c:	ldr	x1, [x20, #2384]
  40ee50:	add	x0, x1, x0, lsl #4
  40ee54:	cmp	x21, x0
  40ee58:	b.cc	40f1a4 <ferror@plt+0xd464>  // b.lo, b.ul, b.last
  40ee5c:	ldr	x0, [x20, #2192]
  40ee60:	cbnz	x0, 40f300 <ferror@plt+0xd5c0>
  40ee64:	ldr	x19, [x20, #2384]
  40ee68:	mov	x24, #0xfdff                	// #65023
  40ee6c:	mov	x25, #0xfdfe                	// #65022
  40ee70:	mov	x26, #0xfeff                	// #65279
  40ee74:	adrp	x23, 443000 <warn@@Base+0x9a24>
  40ee78:	add	x23, x23, #0x159
  40ee7c:	mov	x21, #0x0                   	// #0
  40ee80:	movk	x24, #0x6fff, lsl #16
  40ee84:	movk	x25, #0x6fff, lsl #16
  40ee88:	movk	x26, #0x6fff, lsl #16
  40ee8c:	ldr	x0, [x20, #2376]
  40ee90:	ldr	x1, [x20, #2384]
  40ee94:	add	x0, x1, x0, lsl #4
  40ee98:	cmp	x19, x0
  40ee9c:	b.cc	40f26c <ferror@plt+0xd52c>  // b.lo, b.ul, b.last
  40eea0:	ldr	x19, [x20, #2656]
  40eea4:	cbz	x19, 40f300 <ferror@plt+0xd5c0>
  40eea8:	cbz	x21, 40f300 <ferror@plt+0xd5c0>
  40eeac:	mov	w2, #0x5                   	// #5
  40eeb0:	adrp	x1, 443000 <warn@@Base+0x9a24>
  40eeb4:	mov	x0, #0x0                   	// #0
  40eeb8:	add	x1, x1, #0x17c
  40eebc:	bl	401c70 <dcgettext@plt>
  40eec0:	mov	x5, x0
  40eec4:	mov	x4, x21
  40eec8:	mov	x2, x19
  40eecc:	mov	x1, x22
  40eed0:	mov	x3, #0x1                   	// #1
  40eed4:	mov	x0, #0x0                   	// #0
  40eed8:	bl	4032f0 <ferror@plt+0x15b0>
  40eedc:	mov	x23, x0
  40eee0:	cbz	x0, 40eda0 <ferror@plt+0xd060>
  40eee4:	ldr	x0, [x20, #2192]
  40eee8:	cbz	x0, 40ef0c <ferror@plt+0xd1cc>
  40eeec:	adrp	x1, 443000 <warn@@Base+0x9a24>
  40eef0:	add	x1, x1, #0x18f
  40eef4:	mov	w2, #0x5                   	// #5
  40eef8:	mov	x0, #0x0                   	// #0
  40eefc:	bl	401c70 <dcgettext@plt>
  40ef00:	bl	4390e8 <error@@Base>
  40ef04:	ldr	x0, [x20, #2192]
  40ef08:	bl	401bd0 <free@plt>
  40ef0c:	mov	x0, x21
  40ef10:	bl	401a30 <malloc@plt>
  40ef14:	str	x0, [x20, #2192]
  40ef18:	mov	x19, x0
  40ef1c:	cbnz	x0, 40f2d4 <ferror@plt+0xd594>
  40ef20:	mov	w2, #0x5                   	// #5
  40ef24:	adrp	x1, 443000 <warn@@Base+0x9a24>
  40ef28:	add	x1, x1, #0x1c3
  40ef2c:	bl	401c70 <dcgettext@plt>
  40ef30:	mov	x1, x21
  40ef34:	b	40f0fc <ferror@plt+0xd3bc>
  40ef38:	mov	w2, #0x5                   	// #5
  40ef3c:	adrp	x1, 443000 <warn@@Base+0x9a24>
  40ef40:	add	x1, x1, #0x2c
  40ef44:	bl	401c70 <dcgettext@plt>
  40ef48:	ldr	x1, [x20, #2376]
  40ef4c:	bl	4390e8 <error@@Base>
  40ef50:	mov	x0, x21
  40ef54:	bl	401bd0 <free@plt>
  40ef58:	b	40eda0 <ferror@plt+0xd060>
  40ef5c:	ldr	x2, [x24, #648]
  40ef60:	mov	x0, x23
  40ef64:	mov	w1, #0x4                   	// #4
  40ef68:	add	x19, x19, #0x10
  40ef6c:	blr	x2
  40ef70:	ldr	x2, [x24, #648]
  40ef74:	stur	x0, [x19, #-16]
  40ef78:	mov	w1, #0x4                   	// #4
  40ef7c:	add	x0, x23, #0x4
  40ef80:	add	x23, x23, #0x8
  40ef84:	blr	x2
  40ef88:	stur	x0, [x19, #-8]
  40ef8c:	b	40ee08 <ferror@plt+0xd0c8>
  40ef90:	bl	401c70 <dcgettext@plt>
  40ef94:	mov	x5, x0
  40ef98:	mov	x2, x23
  40ef9c:	mov	x4, x19
  40efa0:	mov	x1, x22
  40efa4:	mov	x3, #0x1                   	// #1
  40efa8:	mov	x0, #0x0                   	// #0
  40efac:	bl	4032f0 <ferror@plt+0x15b0>
  40efb0:	mov	x23, x0
  40efb4:	cbz	x0, 40eda0 <ferror@plt+0xd060>
  40efb8:	mov	x19, x0
  40efbc:	adrp	x24, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  40efc0:	str	xzr, [x20, #2376]
  40efc4:	ldr	x0, [x20, #2352]
  40efc8:	add	x19, x19, #0x10
  40efcc:	ldr	x1, [x20, #2376]
  40efd0:	add	x0, x23, x0
  40efd4:	cmp	x19, x0
  40efd8:	b.hi	40eff8 <ferror@plt+0xd2b8>  // b.pmore
  40efdc:	ldr	x2, [x24, #648]
  40efe0:	add	x1, x1, #0x1
  40efe4:	sub	x0, x19, #0x10
  40efe8:	str	x1, [x20, #2376]
  40efec:	mov	w1, #0x8                   	// #8
  40eff0:	blr	x2
  40eff4:	cbnz	x0, 40efc4 <ferror@plt+0xd284>
  40eff8:	ldr	x0, [x20, #2376]
  40effc:	mov	x1, #0x10                  	// #16
  40f000:	bl	42abd8 <ferror@plt+0x28e98>
  40f004:	str	x0, [x20, #2384]
  40f008:	mov	x19, x0
  40f00c:	cbz	x0, 40f034 <ferror@plt+0xd2f4>
  40f010:	mov	x21, x23
  40f014:	adrp	x24, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  40f018:	ldr	x0, [x20, #2376]
  40f01c:	ldr	x1, [x20, #2384]
  40f020:	add	x0, x1, x0, lsl #4
  40f024:	cmp	x19, x0
  40f028:	b.cc	40f058 <ferror@plt+0xd318>  // b.lo, b.ul, b.last
  40f02c:	mov	x0, x23
  40f030:	b	40ee20 <ferror@plt+0xd0e0>
  40f034:	mov	w2, #0x5                   	// #5
  40f038:	adrp	x1, 443000 <warn@@Base+0x9a24>
  40f03c:	add	x1, x1, #0x2c
  40f040:	bl	401c70 <dcgettext@plt>
  40f044:	ldr	x1, [x20, #2376]
  40f048:	bl	4390e8 <error@@Base>
  40f04c:	mov	x0, x23
  40f050:	bl	401bd0 <free@plt>
  40f054:	b	40ed1c <ferror@plt+0xcfdc>
  40f058:	ldr	x2, [x24, #648]
  40f05c:	mov	x0, x21
  40f060:	mov	w1, #0x8                   	// #8
  40f064:	add	x19, x19, #0x10
  40f068:	blr	x2
  40f06c:	ldr	x2, [x24, #648]
  40f070:	stur	x0, [x19, #-16]
  40f074:	mov	w1, #0x8                   	// #8
  40f078:	add	x0, x21, #0x8
  40f07c:	add	x21, x21, #0x10
  40f080:	blr	x2
  40f084:	stur	x0, [x19, #-8]
  40f088:	b	40f018 <ferror@plt+0xd2d8>
  40f08c:	ldr	x19, [x20, #2384]
  40f090:	adrp	x21, 443000 <warn@@Base+0x9a24>
  40f094:	adrp	x23, 443000 <warn@@Base+0x9a24>
  40f098:	add	x21, x21, #0xaf
  40f09c:	add	x23, x23, #0x81
  40f0a0:	ldr	x0, [x20, #2376]
  40f0a4:	ldr	x1, [x20, #2384]
  40f0a8:	add	x0, x1, x0, lsl #4
  40f0ac:	cmp	x19, x0
  40f0b0:	b.cs	40ee2c <ferror@plt+0xd0ec>  // b.hs, b.nlast
  40f0b4:	ldr	x0, [x19]
  40f0b8:	cmp	x0, #0x6
  40f0bc:	b.ne	40f190 <ferror@plt+0xd450>  // b.any
  40f0c0:	ldr	x1, [x19, #8]
  40f0c4:	mov	x0, x22
  40f0c8:	mov	x2, #0x0                   	// #0
  40f0cc:	str	x1, [x20, #2440]
  40f0d0:	bl	40d198 <ferror@plt+0xb458>
  40f0d4:	str	x0, [sp, #152]
  40f0d8:	ldr	x1, [x22, #16]
  40f0dc:	cmp	x0, x1
  40f0e0:	b.ls	40f104 <ferror@plt+0xd3c4>  // b.plast
  40f0e4:	mov	w2, #0x5                   	// #5
  40f0e8:	adrp	x1, 443000 <warn@@Base+0x9a24>
  40f0ec:	mov	x0, #0x0                   	// #0
  40f0f0:	add	x1, x1, #0x64
  40f0f4:	bl	401c70 <dcgettext@plt>
  40f0f8:	ldr	x1, [sp, #152]
  40f0fc:	bl	4390e8 <error@@Base>
  40f100:	b	40eda0 <ferror@plt+0xd060>
  40f104:	ldr	x2, [x20, #400]
  40f108:	cbz	x2, 40f110 <ferror@plt+0xd3d0>
  40f10c:	ldr	x1, [x20, #2648]
  40f110:	sub	x0, x1, x0
  40f114:	str	x0, [sp, #160]
  40f118:	mov	x1, #0x18                  	// #24
  40f11c:	ldr	w0, [x20]
  40f120:	cmp	w0, #0x0
  40f124:	mov	x0, #0x10                  	// #16
  40f128:	csel	x0, x0, x1, ne  // ne = any
  40f12c:	str	x0, [sp, #184]
  40f130:	ldr	x0, [x22, #136]
  40f134:	str	w0, [sp, #128]
  40f138:	ldr	x0, [x20, #2176]
  40f13c:	cbz	x0, 40f15c <ferror@plt+0xd41c>
  40f140:	mov	x1, x23
  40f144:	mov	w2, #0x5                   	// #5
  40f148:	mov	x0, #0x0                   	// #0
  40f14c:	bl	401c70 <dcgettext@plt>
  40f150:	bl	4390e8 <error@@Base>
  40f154:	ldr	x0, [x20, #2176]
  40f158:	bl	401bd0 <free@plt>
  40f15c:	ldr	w0, [x20]
  40f160:	add	x2, x20, #0x898
  40f164:	add	x1, sp, #0x80
  40f168:	cbz	w0, 40f198 <ferror@plt+0xd458>
  40f16c:	mov	x0, x22
  40f170:	bl	404c5c <ferror@plt+0x2f1c>
  40f174:	str	x0, [x20, #2176]
  40f178:	ldr	x0, [x20, #2200]
  40f17c:	cbnz	x0, 40f190 <ferror@plt+0xd450>
  40f180:	mov	x1, x21
  40f184:	mov	w2, #0x5                   	// #5
  40f188:	bl	401c70 <dcgettext@plt>
  40f18c:	bl	4390e8 <error@@Base>
  40f190:	add	x19, x19, #0x10
  40f194:	b	40f0a0 <ferror@plt+0xd360>
  40f198:	mov	x0, x22
  40f19c:	bl	405020 <ferror@plt+0x32e0>
  40f1a0:	b	40f174 <ferror@plt+0xd434>
  40f1a4:	ldr	x0, [x21]
  40f1a8:	cmp	x0, #0x5
  40f1ac:	b.ne	40f1f8 <ferror@plt+0xd4b8>  // b.any
  40f1b0:	ldr	x1, [x21, #8]
  40f1b4:	mov	x0, x22
  40f1b8:	mov	x2, #0x0                   	// #0
  40f1bc:	str	x1, [x20, #2432]
  40f1c0:	bl	40d198 <ferror@plt+0xb458>
  40f1c4:	mov	x23, x0
  40f1c8:	ldr	x0, [x20, #400]
  40f1cc:	cbz	x0, 40f200 <ferror@plt+0xd4c0>
  40f1d0:	ldr	x19, [x20, #2648]
  40f1d4:	sub	x19, x19, x23
  40f1d8:	cmp	x19, #0x0
  40f1dc:	b.gt	40f208 <ferror@plt+0xd4c8>
  40f1e0:	adrp	x1, 443000 <warn@@Base+0x9a24>
  40f1e4:	add	x1, x1, #0xe2
  40f1e8:	mov	w2, #0x5                   	// #5
  40f1ec:	mov	x0, #0x0                   	// #0
  40f1f0:	bl	401c70 <dcgettext@plt>
  40f1f4:	bl	4390e8 <error@@Base>
  40f1f8:	add	x21, x21, #0x10
  40f1fc:	b	40ee48 <ferror@plt+0xd108>
  40f200:	ldr	x19, [x22, #16]
  40f204:	b	40f1d4 <ferror@plt+0xd494>
  40f208:	ldr	x0, [x20, #2184]
  40f20c:	cbz	x0, 40f22c <ferror@plt+0xd4ec>
  40f210:	mov	x1, x25
  40f214:	mov	w2, #0x5                   	// #5
  40f218:	mov	x0, #0x0                   	// #0
  40f21c:	bl	401c70 <dcgettext@plt>
  40f220:	bl	4390e8 <error@@Base>
  40f224:	ldr	x0, [x20, #2184]
  40f228:	bl	401bd0 <free@plt>
  40f22c:	mov	x1, x24
  40f230:	mov	w2, #0x5                   	// #5
  40f234:	mov	x0, #0x0                   	// #0
  40f238:	bl	401c70 <dcgettext@plt>
  40f23c:	mov	x4, x19
  40f240:	mov	x5, x0
  40f244:	mov	x2, x23
  40f248:	mov	x1, x22
  40f24c:	mov	x3, #0x1                   	// #1
  40f250:	mov	x0, #0x0                   	// #0
  40f254:	bl	4032f0 <ferror@plt+0x15b0>
  40f258:	cmp	x0, #0x0
  40f25c:	csel	x19, x19, xzr, ne  // ne = any
  40f260:	str	x0, [x20, #2184]
  40f264:	str	x19, [x20, #2208]
  40f268:	b	40f1f8 <ferror@plt+0xd4b8>
  40f26c:	ldr	x0, [x19]
  40f270:	cmp	x0, x24
  40f274:	b.ne	40f2a4 <ferror@plt+0xd564>  // b.any
  40f278:	ldr	x0, [x19, #8]
  40f27c:	cmp	x0, #0x4
  40f280:	b.eq	40f29c <ferror@plt+0xd55c>  // b.none
  40f284:	mov	x1, x23
  40f288:	mov	w2, #0x5                   	// #5
  40f28c:	mov	x0, #0x0                   	// #0
  40f290:	bl	401c70 <dcgettext@plt>
  40f294:	ldr	w1, [x19, #8]
  40f298:	bl	4390e8 <error@@Base>
  40f29c:	add	x19, x19, #0x10
  40f2a0:	b	40ee8c <ferror@plt+0xd14c>
  40f2a4:	cmp	x0, x25
  40f2a8:	b.ne	40f2b4 <ferror@plt+0xd574>  // b.any
  40f2ac:	ldr	x21, [x19, #8]
  40f2b0:	b	40f29c <ferror@plt+0xd55c>
  40f2b4:	cmp	x0, x26
  40f2b8:	b.ne	40f29c <ferror@plt+0xd55c>  // b.any
  40f2bc:	ldr	x1, [x19, #8]
  40f2c0:	mov	x2, x21
  40f2c4:	mov	x0, x22
  40f2c8:	bl	40d198 <ferror@plt+0xb458>
  40f2cc:	str	x0, [x20, #2656]
  40f2d0:	b	40f29c <ferror@plt+0xd55c>
  40f2d4:	lsr	x21, x21, #2
  40f2d8:	str	w21, [x20, #2664]
  40f2dc:	mov	x21, x23
  40f2e0:	adrp	x24, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  40f2e4:	ldr	x0, [x20, #2192]
  40f2e8:	ldr	w1, [x20, #2664]
  40f2ec:	add	x1, x0, x1, lsl #2
  40f2f0:	cmp	x19, x1
  40f2f4:	b.cc	40f480 <ferror@plt+0xd740>  // b.lo, b.ul, b.last
  40f2f8:	mov	x0, x23
  40f2fc:	bl	401bd0 <free@plt>
  40f300:	ldr	w0, [x20, #2360]
  40f304:	cbz	w0, 40f328 <ferror@plt+0xd5e8>
  40f308:	ldr	x19, [x20, #2368]
  40f30c:	cbnz	x19, 40f4b4 <ferror@plt+0xd774>
  40f310:	adrp	x1, 443000 <warn@@Base+0x9a24>
  40f314:	add	x1, x1, #0x1fe
  40f318:	mov	w2, #0x5                   	// #5
  40f31c:	mov	x0, #0x0                   	// #0
  40f320:	bl	401c70 <dcgettext@plt>
  40f324:	bl	401cc0 <printf@plt>
  40f328:	adrp	x23, 465000 <warn@@Base+0x2ba24>
  40f32c:	add	x23, x23, #0x538
  40f330:	ldr	x21, [x20, #2384]
  40f334:	add	x25, x23, #0xa38
  40f338:	ldr	x0, [x20, #2376]
  40f33c:	ldr	x1, [x20, #2384]
  40f340:	add	x0, x1, x0, lsl #4
  40f344:	cmp	x21, x0
  40f348:	b.cs	40ed18 <ferror@plt+0xcfd8>  // b.hs, b.nlast
  40f34c:	ldr	w0, [x20, #2360]
  40f350:	cbz	w0, 40f3ac <ferror@plt+0xd66c>
  40f354:	mov	w0, #0x20                  	// #32
  40f358:	bl	401cf0 <putchar@plt>
  40f35c:	ldr	x0, [x21]
  40f360:	mov	w1, #0x5                   	// #5
  40f364:	mov	w26, #0x1b                  	// #27
  40f368:	bl	4061a0 <ferror@plt+0x4460>
  40f36c:	ldr	x1, [x21]
  40f370:	mov	x0, x22
  40f374:	bl	4041a4 <ferror@plt+0x2464>
  40f378:	mov	x19, x0
  40f37c:	ldr	w1, [x20]
  40f380:	mov	w2, #0x13                  	// #19
  40f384:	cmp	w1, #0x0
  40f388:	csel	w26, w26, w2, ne  // ne = any
  40f38c:	bl	401900 <strlen@plt>
  40f390:	sub	w2, w26, w0
  40f394:	adrp	x3, 442000 <warn@@Base+0x8a24>
  40f398:	adrp	x0, 443000 <warn@@Base+0x9a24>
  40f39c:	add	x3, x3, #0x6ac
  40f3a0:	mov	x1, x19
  40f3a4:	add	x0, x0, #0x2a2
  40f3a8:	bl	401cc0 <printf@plt>
  40f3ac:	ldr	x3, [x21]
  40f3b0:	mov	x0, #0xfdff                	// #65023
  40f3b4:	movk	x0, #0x6fff, lsl #16
  40f3b8:	ldr	w2, [x20, #2360]
  40f3bc:	cmp	x3, x0
  40f3c0:	b.hi	40f584 <ferror@plt+0xd844>  // b.pmore
  40f3c4:	mov	x0, #0xfdf4                	// #65012
  40f3c8:	movk	x0, #0x6fff, lsl #16
  40f3cc:	cmp	x3, x0
  40f3d0:	b.hi	40f524 <ferror@plt+0xd7e4>  // b.pmore
  40f3d4:	cmp	x3, #0x1e
  40f3d8:	b.ls	40f558 <ferror@plt+0xd818>  // b.plast
  40f3dc:	mov	x0, #0xffffffffffff0010    	// #-65520
  40f3e0:	movk	x0, #0x9000, lsl #16
  40f3e4:	add	x0, x3, x0
  40f3e8:	cmp	x0, #0xf
  40f3ec:	b.hi	40f404 <ferror@plt+0xd6c4>  // b.pmore
  40f3f0:	add	x0, x20, #0x8b0
  40f3f4:	mov	w1, #0x6fffffff            	// #1879048191
  40f3f8:	sub	x1, x1, x3
  40f3fc:	ldr	x4, [x21, #8]
  40f400:	str	x4, [x0, x1, lsl #3]
  40f404:	cbz	w2, 40f6fc <ferror@plt+0xd9bc>
  40f408:	ldrh	w0, [x22, #82]
  40f40c:	cmp	w0, #0x32
  40f410:	b.eq	40ff64 <ferror@plt+0xe224>  // b.none
  40f414:	b.hi	40fd3c <ferror@plt+0xdffc>  // b.pmore
  40f418:	cmp	w0, #0xf
  40f41c:	b.eq	40fed8 <ferror@plt+0xe198>  // b.none
  40f420:	b.hi	40f824 <ferror@plt+0xdae4>  // b.pmore
  40f424:	and	w0, w0, #0xfffffffd
  40f428:	cmp	w0, #0x8
  40f42c:	b.ne	40f824 <ferror@plt+0xdae4>  // b.any
  40f430:	mov	x1, #0x21                  	// #33
  40f434:	movk	x1, #0x7000, lsl #16
  40f438:	cmp	x3, x1
  40f43c:	ldr	x0, [x21, #8]
  40f440:	b.hi	40fd5c <ferror@plt+0xe01c>  // b.pmore
  40f444:	mov	x1, #0x70000000            	// #1879048192
  40f448:	cmp	x3, x1
  40f44c:	b.ls	40fbe4 <ferror@plt+0xdea4>  // b.plast
  40f450:	mov	x1, #0xffffffff8fffffff    	// #-1879048193
  40f454:	add	x3, x3, x1
  40f458:	cmp	x3, #0x20
  40f45c:	b.hi	40fbe4 <ferror@plt+0xdea4>  // b.pmore
  40f460:	cmp	w3, #0x20
  40f464:	b.hi	40fbe4 <ferror@plt+0xdea4>  // b.pmore
  40f468:	adrp	x1, 459000 <warn@@Base+0x1fa24>
  40f46c:	add	x1, x1, #0x490
  40f470:	ldrh	w1, [x1, w3, uxtw #1]
  40f474:	adr	x2, 40f480 <ferror@plt+0xd740>
  40f478:	add	x1, x2, w1, sxth #2
  40f47c:	br	x1
  40f480:	ldr	x2, [x24, #648]
  40f484:	mov	x0, x21
  40f488:	mov	w1, #0x2                   	// #2
  40f48c:	add	x19, x19, #0x4
  40f490:	blr	x2
  40f494:	sturh	w0, [x19, #-4]
  40f498:	ldr	x2, [x24, #648]
  40f49c:	add	x0, x21, #0x2
  40f4a0:	mov	w1, #0x2                   	// #2
  40f4a4:	add	x21, x21, #0x4
  40f4a8:	blr	x2
  40f4ac:	sturh	w0, [x19, #-2]
  40f4b0:	b	40f2e4 <ferror@plt+0xd5a4>
  40f4b4:	ldr	x21, [x20, #2376]
  40f4b8:	mov	w4, #0x5                   	// #5
  40f4bc:	adrp	x2, 443000 <warn@@Base+0x9a24>
  40f4c0:	adrp	x1, 443000 <warn@@Base+0x9a24>
  40f4c4:	mov	x3, x21
  40f4c8:	add	x2, x2, #0x234
  40f4cc:	add	x1, x1, #0x26c
  40f4d0:	mov	x0, #0x0                   	// #0
  40f4d4:	bl	401c20 <dcngettext@plt>
  40f4d8:	mov	x2, x21
  40f4dc:	mov	x1, x19
  40f4e0:	bl	401cc0 <printf@plt>
  40f4e4:	ldr	w0, [x20, #2360]
  40f4e8:	cbz	w0, 40f328 <ferror@plt+0xd5e8>
  40f4ec:	b	40f310 <ferror@plt+0xd5d0>
  40f4f0:	mov	x0, #0xffffffffffff0007    	// #-65529
  40f4f4:	movk	x0, #0x9000, lsl #16
  40f4f8:	add	x0, x3, x0
  40f4fc:	cmp	x0, #0x6
  40f500:	b.hi	40f3dc <ferror@plt+0xd69c>  // b.pmore
  40f504:	cmp	w0, #0x6
  40f508:	b.hi	40f3dc <ferror@plt+0xd69c>  // b.pmore
  40f50c:	adrp	x1, 459000 <warn@@Base+0x1fa24>
  40f510:	add	x1, x1, #0x4d4
  40f514:	ldrh	w0, [x1, w0, uxtw #1]
  40f518:	adr	x1, 40f524 <ferror@plt+0xd7e4>
  40f51c:	add	x0, x1, w0, sxth #2
  40f520:	br	x0
  40f524:	mov	x0, #0xffffffffffff020b    	// #-65013
  40f528:	movk	x0, #0x9000, lsl #16
  40f52c:	add	x0, x3, x0
  40f530:	cmp	x0, #0xa
  40f534:	b.hi	40f3dc <ferror@plt+0xd69c>  // b.pmore
  40f538:	cmp	w0, #0xa
  40f53c:	b.hi	40f3dc <ferror@plt+0xd69c>  // b.pmore
  40f540:	adrp	x1, 459000 <warn@@Base+0x1fa24>
  40f544:	add	x1, x1, #0x4e4
  40f548:	ldrh	w0, [x1, w0, uxtw #1]
  40f54c:	adr	x1, 40f558 <ferror@plt+0xd818>
  40f550:	add	x0, x1, w0, sxth #2
  40f554:	br	x0
  40f558:	sub	x1, x3, #0x2
  40f55c:	cmp	x1, #0x1c
  40f560:	b.hi	40fba0 <ferror@plt+0xde60>  // b.pmore
  40f564:	cmp	w1, #0x1c
  40f568:	b.hi	40fba0 <ferror@plt+0xde60>  // b.pmore
  40f56c:	adrp	x0, 459000 <warn@@Base+0x1fa24>
  40f570:	add	x0, x0, #0x4fc
  40f574:	ldrh	w0, [x0, w1, uxtw #1]
  40f578:	adr	x1, 40f584 <ferror@plt+0xd844>
  40f57c:	add	x0, x1, w0, sxth #2
  40f580:	br	x0
  40f584:	mov	w0, #0x6fffffff            	// #1879048191
  40f588:	cmp	x3, x0
  40f58c:	b.hi	40f668 <ferror@plt+0xd928>  // b.pmore
  40f590:	mov	x0, #0xfff8                	// #65528
  40f594:	movk	x0, #0x6fff, lsl #16
  40f598:	cmp	x3, x0
  40f59c:	b.hi	40f4f0 <ferror@plt+0xd7b0>  // b.pmore
  40f5a0:	mov	x0, #0xfef5                	// #65269
  40f5a4:	movk	x0, #0x6fff, lsl #16
  40f5a8:	cmp	x3, x0
  40f5ac:	b.eq	40fd2c <ferror@plt+0xdfec>  // b.none
  40f5b0:	mov	x0, #0xfef4                	// #65268
  40f5b4:	movk	x0, #0x6fff, lsl #16
  40f5b8:	cmp	x3, x0
  40f5bc:	b.ls	40f3dc <ferror@plt+0xd69c>  // b.plast
  40f5c0:	add	x0, x0, #0x8
  40f5c4:	cmp	x3, x0
  40f5c8:	b.hi	40f608 <ferror@plt+0xd8c8>  // b.pmore
  40f5cc:	mov	x1, #0xfef9                	// #65273
  40f5d0:	movk	x1, #0x6fff, lsl #16
  40f5d4:	cmp	x3, x1
  40f5d8:	b.ls	40f3dc <ferror@plt+0xd69c>  // b.plast
  40f5dc:	cbz	w2, 40f6fc <ferror@plt+0xd9bc>
  40f5e0:	cmp	x3, x0
  40f5e4:	b.eq	40f808 <ferror@plt+0xdac8>  // b.none
  40f5e8:	mov	x0, #0xfefa                	// #65274
  40f5ec:	movk	x0, #0x6fff, lsl #16
  40f5f0:	cmp	x3, x0
  40f5f4:	b.ne	40f7f8 <ferror@plt+0xdab8>  // b.any
  40f5f8:	adrp	x1, 443000 <warn@@Base+0x9a24>
  40f5fc:	mov	w2, #0x5                   	// #5
  40f600:	add	x1, x1, #0x2d7
  40f604:	b	40f7d8 <ferror@plt+0xda98>
  40f608:	mov	x0, #0xfeff                	// #65279
  40f60c:	movk	x0, #0x6fff, lsl #16
  40f610:	cmp	x3, x0
  40f614:	b.ne	40f3dc <ferror@plt+0xd69c>  // b.any
  40f618:	cbz	w2, 40f6fc <ferror@plt+0xd9bc>
  40f61c:	mov	x1, #0x7ffffffe            	// #2147483646
  40f620:	cmp	x3, x1
  40f624:	ldr	x0, [x21, #8]
  40f628:	b.ne	40fbe4 <ferror@plt+0xdea4>  // b.any
  40f62c:	ldr	x1, [x20, #2184]
  40f630:	cbz	x1, 40fbe4 <ferror@plt+0xdea4>
  40f634:	ldr	x2, [x20, #2208]
  40f638:	cmp	x2, x0
  40f63c:	b.ls	40fbe4 <ferror@plt+0xdea4>  // b.plast
  40f640:	add	x19, x1, x0
  40f644:	ldrb	w1, [x1, x0]
  40f648:	cbz	w1, 40fbe4 <ferror@plt+0xdea4>
  40f64c:	mov	w2, #0x5                   	// #5
  40f650:	adrp	x1, 443000 <warn@@Base+0x9a24>
  40f654:	mov	x0, #0x0                   	// #0
  40f658:	add	x1, x1, #0x4c9
  40f65c:	bl	401c70 <dcgettext@plt>
  40f660:	mov	x1, x19
  40f664:	b	40f6c4 <ferror@plt+0xd984>
  40f668:	mov	x0, #0x7ffffffe            	// #2147483646
  40f66c:	cmp	x3, x0
  40f670:	b.eq	40f618 <ferror@plt+0xd8d8>  // b.none
  40f674:	and	x0, x3, #0xfffffffffffffffd
  40f678:	mov	x1, #0xfffd                	// #65533
  40f67c:	movk	x1, #0x7fff, lsl #16
  40f680:	cmp	x0, x1
  40f684:	b.ne	40f3dc <ferror@plt+0xd69c>  // b.any
  40f688:	cbz	w2, 40f6fc <ferror@plt+0xd9bc>
  40f68c:	cmp	x3, x0
  40f690:	b.eq	40f7cc <ferror@plt+0xda8c>  // b.none
  40f694:	mov	x0, #0x7fffffff            	// #2147483647
  40f698:	cmp	x3, x0
  40f69c:	b.eq	40f7e8 <ferror@plt+0xdaa8>  // b.none
  40f6a0:	ldr	x1, [x20, #2184]
  40f6a4:	cbz	x1, 40f818 <ferror@plt+0xdad8>
  40f6a8:	ldr	x0, [x21, #8]
  40f6ac:	ldr	x2, [x20, #2208]
  40f6b0:	cmp	x0, x2
  40f6b4:	b.cs	40f818 <ferror@plt+0xdad8>  // b.hs, b.nlast
  40f6b8:	add	x1, x1, x0
  40f6bc:	adrp	x0, 443000 <warn@@Base+0x9a24>
  40f6c0:	add	x0, x0, #0x4da
  40f6c4:	bl	401cc0 <printf@plt>
  40f6c8:	b	40f6fc <ferror@plt+0xd9bc>
  40f6cc:	cbz	w2, 40f6fc <ferror@plt+0xd9bc>
  40f6d0:	ldr	x26, [x21, #8]
  40f6d4:	adrp	x27, 446000 <warn@@Base+0xca24>
  40f6d8:	adrp	x28, 443000 <warn@@Base+0x9a24>
  40f6dc:	add	x27, x27, #0x312
  40f6e0:	add	x28, x28, #0x2ab
  40f6e4:	mov	w0, #0x1                   	// #1
  40f6e8:	adrp	x19, 48b000 <warn@@Base+0x51a24>
  40f6ec:	cbnz	x26, 40f704 <ferror@plt+0xd9c4>
  40f6f0:	adrp	x0, 444000 <warn@@Base+0xaa24>
  40f6f4:	add	x0, x0, #0xa97
  40f6f8:	bl	401b70 <puts@plt>
  40f6fc:	add	x21, x21, #0x10
  40f700:	b	40f338 <ferror@plt+0xd5f8>
  40f704:	neg	x2, x26
  40f708:	and	x24, x2, x26
  40f70c:	bic	x26, x26, x24
  40f710:	cbnz	w0, 40f720 <ferror@plt+0xd9e0>
  40f714:	ldr	x1, [x19, #1040]
  40f718:	mov	w0, #0x20                  	// #32
  40f71c:	bl	401990 <putc@plt>
  40f720:	cmp	x24, #0x8
  40f724:	b.hi	40f758 <ferror@plt+0xda18>  // b.pmore
  40f728:	cbz	x24, 40f760 <ferror@plt+0xda20>
  40f72c:	sub	x2, x24, #0x1
  40f730:	cmp	x2, #0x7
  40f734:	b.hi	40f760 <ferror@plt+0xda20>  // b.pmore
  40f738:	cmp	w2, #0x7
  40f73c:	b.hi	40f760 <ferror@plt+0xda20>  // b.pmore
  40f740:	adrp	x0, 459000 <warn@@Base+0x1fa24>
  40f744:	add	x0, x0, #0x538
  40f748:	ldrb	w0, [x0, w2, uxtw]
  40f74c:	adr	x1, 40f758 <ferror@plt+0xda18>
  40f750:	add	x0, x1, w0, sxtb #2
  40f754:	br	x0
  40f758:	cmp	x24, #0x10
  40f75c:	b.eq	40f7c0 <ferror@plt+0xda80>  // b.none
  40f760:	mov	x1, x27
  40f764:	mov	w2, #0x5                   	// #5
  40f768:	mov	x0, #0x0                   	// #0
  40f76c:	bl	401c70 <dcgettext@plt>
  40f770:	ldr	x1, [x19, #1040]
  40f774:	b	40f784 <ferror@plt+0xda44>
  40f778:	ldr	x1, [x19, #1040]
  40f77c:	adrp	x0, 443000 <warn@@Base+0x9a24>
  40f780:	add	x0, x0, #0x382
  40f784:	bl	401910 <fputs@plt>
  40f788:	mov	w0, #0x0                   	// #0
  40f78c:	b	40f6ec <ferror@plt+0xd9ac>
  40f790:	adrp	x0, 458000 <warn@@Base+0x1ea24>
  40f794:	add	x0, x0, #0xde
  40f798:	ldr	x1, [x19, #1040]
  40f79c:	b	40f784 <ferror@plt+0xda44>
  40f7a0:	adrp	x0, 43f000 <warn@@Base+0x5a24>
  40f7a4:	add	x0, x0, #0xe8
  40f7a8:	ldr	x1, [x19, #1040]
  40f7ac:	b	40f784 <ferror@plt+0xda44>
  40f7b0:	adrp	x0, 458000 <warn@@Base+0x1ea24>
  40f7b4:	add	x0, x0, #0x99
  40f7b8:	ldr	x1, [x19, #1040]
  40f7bc:	b	40f784 <ferror@plt+0xda44>
  40f7c0:	ldr	x1, [x19, #1040]
  40f7c4:	mov	x0, x28
  40f7c8:	b	40f784 <ferror@plt+0xda44>
  40f7cc:	adrp	x1, 443000 <warn@@Base+0x9a24>
  40f7d0:	add	x1, x1, #0x2b6
  40f7d4:	mov	w2, #0x5                   	// #5
  40f7d8:	mov	x0, #0x0                   	// #0
  40f7dc:	bl	401c70 <dcgettext@plt>
  40f7e0:	bl	401cc0 <printf@plt>
  40f7e4:	b	40f6a0 <ferror@plt+0xd960>
  40f7e8:	adrp	x1, 443000 <warn@@Base+0x9a24>
  40f7ec:	mov	w2, #0x5                   	// #5
  40f7f0:	add	x1, x1, #0x2c8
  40f7f4:	b	40f7d8 <ferror@plt+0xda98>
  40f7f8:	adrp	x1, 443000 <warn@@Base+0x9a24>
  40f7fc:	mov	w2, #0x5                   	// #5
  40f800:	add	x1, x1, #0x2ea
  40f804:	b	40f7d8 <ferror@plt+0xda98>
  40f808:	adrp	x1, 443000 <warn@@Base+0x9a24>
  40f80c:	mov	w2, #0x5                   	// #5
  40f810:	add	x1, x1, #0x303
  40f814:	b	40f7d8 <ferror@plt+0xda98>
  40f818:	adrp	x0, 447000 <warn@@Base+0xda24>
  40f81c:	add	x0, x0, #0x92b
  40f820:	bl	401cc0 <printf@plt>
  40f824:	mov	w1, #0x4                   	// #4
  40f828:	b	40fcc0 <ferror@plt+0xdf80>
  40f82c:	cbz	w2, 40f6fc <ferror@plt+0xd9bc>
  40f830:	adrp	x1, 443000 <warn@@Base+0x9a24>
  40f834:	add	x1, x1, #0x311
  40f838:	mov	w2, #0x5                   	// #5
  40f83c:	mov	x0, #0x0                   	// #0
  40f840:	bl	401c70 <dcgettext@plt>
  40f844:	bl	401cc0 <printf@plt>
  40f848:	ldr	x19, [x21, #8]
  40f84c:	cbnz	x19, 40f86c <ferror@plt+0xdb2c>
  40f850:	adrp	x1, 443000 <warn@@Base+0x9a24>
  40f854:	add	x1, x1, #0x318
  40f858:	mov	w2, #0x5                   	// #5
  40f85c:	mov	x0, #0x0                   	// #0
  40f860:	bl	401c70 <dcgettext@plt>
  40f864:	bl	401cc0 <printf@plt>
  40f868:	b	40f6fc <ferror@plt+0xd9bc>
  40f86c:	tbz	w19, #0, 40f880 <ferror@plt+0xdb40>
  40f870:	eor	x19, x19, #0x1
  40f874:	adrp	x0, 443000 <warn@@Base+0x9a24>
  40f878:	add	x0, x0, #0x31f
  40f87c:	bl	401cc0 <printf@plt>
  40f880:	tbz	w19, #1, 40f894 <ferror@plt+0xdb54>
  40f884:	adrp	x0, 443000 <warn@@Base+0x9a24>
  40f888:	add	x0, x0, #0x328
  40f88c:	eor	x19, x19, #0x2
  40f890:	bl	401cc0 <printf@plt>
  40f894:	cbz	x19, 40f6f0 <ferror@plt+0xd9b0>
  40f898:	mov	x1, x19
  40f89c:	adrp	x0, 442000 <warn@@Base+0x8a24>
  40f8a0:	add	x0, x0, #0xf9b
  40f8a4:	bl	401cc0 <printf@plt>
  40f8a8:	b	40f6f0 <ferror@plt+0xd9b0>
  40f8ac:	cbz	w2, 40f6fc <ferror@plt+0xd9bc>
  40f8b0:	adrp	x1, 443000 <warn@@Base+0x9a24>
  40f8b4:	add	x1, x1, #0x311
  40f8b8:	mov	w2, #0x5                   	// #5
  40f8bc:	mov	x0, #0x0                   	// #0
  40f8c0:	bl	401c70 <dcgettext@plt>
  40f8c4:	bl	401cc0 <printf@plt>
  40f8c8:	ldr	x19, [x21, #8]
  40f8cc:	cbz	x19, 40f850 <ferror@plt+0xdb10>
  40f8d0:	tbz	w19, #0, 40f8e4 <ferror@plt+0xdba4>
  40f8d4:	eor	x19, x19, #0x1
  40f8d8:	adrp	x0, 443000 <warn@@Base+0x9a24>
  40f8dc:	add	x0, x0, #0x331
  40f8e0:	bl	401cc0 <printf@plt>
  40f8e4:	tbz	w19, #1, 40f894 <ferror@plt+0xdb54>
  40f8e8:	adrp	x0, 443000 <warn@@Base+0x9a24>
  40f8ec:	add	x0, x0, #0x33b
  40f8f0:	b	40f88c <ferror@plt+0xdb4c>
  40f8f4:	cbz	w2, 40f6fc <ferror@plt+0xd9bc>
  40f8f8:	adrp	x1, 443000 <warn@@Base+0x9a24>
  40f8fc:	add	x1, x1, #0x311
  40f900:	mov	w2, #0x5                   	// #5
  40f904:	mov	x0, #0x0                   	// #0
  40f908:	bl	401c70 <dcgettext@plt>
  40f90c:	bl	401cc0 <printf@plt>
  40f910:	ldr	x19, [x21, #8]
  40f914:	cbz	x19, 40f850 <ferror@plt+0xdb10>
  40f918:	tbz	w19, #0, 40f92c <ferror@plt+0xdbec>
  40f91c:	eor	x19, x19, #0x1
  40f920:	adrp	x0, 443000 <warn@@Base+0x9a24>
  40f924:	add	x0, x0, #0x346
  40f928:	bl	401cc0 <printf@plt>
  40f92c:	tbz	w19, #1, 40f940 <ferror@plt+0xdc00>
  40f930:	eor	x19, x19, #0x2
  40f934:	adrp	x0, 443000 <warn@@Base+0x9a24>
  40f938:	add	x0, x0, #0x34b
  40f93c:	bl	401cc0 <printf@plt>
  40f940:	tbz	w19, #2, 40f954 <ferror@plt+0xdc14>
  40f944:	eor	x19, x19, #0x4
  40f948:	adrp	x0, 443000 <warn@@Base+0x9a24>
  40f94c:	add	x0, x0, #0x353
  40f950:	bl	401cc0 <printf@plt>
  40f954:	tbz	w19, #3, 40f968 <ferror@plt+0xdc28>
  40f958:	eor	x19, x19, #0x8
  40f95c:	adrp	x0, 443000 <warn@@Base+0x9a24>
  40f960:	add	x0, x0, #0x35a
  40f964:	bl	401cc0 <printf@plt>
  40f968:	tbz	w19, #4, 40f97c <ferror@plt+0xdc3c>
  40f96c:	eor	x19, x19, #0x10
  40f970:	adrp	x0, 443000 <warn@@Base+0x9a24>
  40f974:	add	x0, x0, #0x364
  40f978:	bl	401cc0 <printf@plt>
  40f97c:	tbz	w19, #5, 40f990 <ferror@plt+0xdc50>
  40f980:	eor	x19, x19, #0x20
  40f984:	adrp	x0, 443000 <warn@@Base+0x9a24>
  40f988:	add	x0, x0, #0x36e
  40f98c:	bl	401cc0 <printf@plt>
  40f990:	tbz	w19, #6, 40f9a4 <ferror@plt+0xdc64>
  40f994:	eor	x19, x19, #0x40
  40f998:	adrp	x0, 443000 <warn@@Base+0x9a24>
  40f99c:	add	x0, x0, #0x379
  40f9a0:	bl	401cc0 <printf@plt>
  40f9a4:	tbz	w19, #7, 40f9b8 <ferror@plt+0xdc78>
  40f9a8:	eor	x19, x19, #0x80
  40f9ac:	adrp	x0, 443000 <warn@@Base+0x9a24>
  40f9b0:	add	x0, x0, #0x381
  40f9b4:	bl	401cc0 <printf@plt>
  40f9b8:	tbz	w19, #8, 40f9cc <ferror@plt+0xdc8c>
  40f9bc:	eor	x19, x19, #0x100
  40f9c0:	adrp	x0, 443000 <warn@@Base+0x9a24>
  40f9c4:	add	x0, x0, #0x389
  40f9c8:	bl	401cc0 <printf@plt>
  40f9cc:	tbz	w19, #9, 40f9e0 <ferror@plt+0xdca0>
  40f9d0:	eor	x19, x19, #0x200
  40f9d4:	adrp	x0, 443000 <warn@@Base+0x9a24>
  40f9d8:	add	x0, x0, #0x391
  40f9dc:	bl	401cc0 <printf@plt>
  40f9e0:	tbz	w19, #10, 40f9f4 <ferror@plt+0xdcb4>
  40f9e4:	eor	x19, x19, #0x400
  40f9e8:	adrp	x0, 443000 <warn@@Base+0x9a24>
  40f9ec:	add	x0, x0, #0x398
  40f9f0:	bl	401cc0 <printf@plt>
  40f9f4:	tbz	w19, #11, 40fa08 <ferror@plt+0xdcc8>
  40f9f8:	eor	x19, x19, #0x800
  40f9fc:	adrp	x0, 443000 <warn@@Base+0x9a24>
  40fa00:	add	x0, x0, #0x3a3
  40fa04:	bl	401cc0 <printf@plt>
  40fa08:	tbz	w19, #12, 40fa1c <ferror@plt+0xdcdc>
  40fa0c:	eor	x19, x19, #0x1000
  40fa10:	adrp	x0, 443000 <warn@@Base+0x9a24>
  40fa14:	add	x0, x0, #0x3ad
  40fa18:	bl	401cc0 <printf@plt>
  40fa1c:	tbz	w19, #13, 40fa30 <ferror@plt+0xdcf0>
  40fa20:	eor	x19, x19, #0x2000
  40fa24:	adrp	x0, 443000 <warn@@Base+0x9a24>
  40fa28:	add	x0, x0, #0x3b5
  40fa2c:	bl	401cc0 <printf@plt>
  40fa30:	tbz	w19, #14, 40fa44 <ferror@plt+0xdd04>
  40fa34:	eor	x19, x19, #0x4000
  40fa38:	adrp	x0, 443000 <warn@@Base+0x9a24>
  40fa3c:	add	x0, x0, #0x3be
  40fa40:	bl	401cc0 <printf@plt>
  40fa44:	tbz	w19, #15, 40fa58 <ferror@plt+0xdd18>
  40fa48:	eor	x19, x19, #0x8000
  40fa4c:	adrp	x0, 443000 <warn@@Base+0x9a24>
  40fa50:	add	x0, x0, #0x3c9
  40fa54:	bl	401cc0 <printf@plt>
  40fa58:	tbz	w19, #16, 40fa6c <ferror@plt+0xdd2c>
  40fa5c:	eor	x19, x19, #0x10000
  40fa60:	adrp	x0, 443000 <warn@@Base+0x9a24>
  40fa64:	add	x0, x0, #0x3d5
  40fa68:	bl	401cc0 <printf@plt>
  40fa6c:	tbz	w19, #17, 40fa80 <ferror@plt+0xdd40>
  40fa70:	eor	x19, x19, #0x20000
  40fa74:	adrp	x0, 443000 <warn@@Base+0x9a24>
  40fa78:	add	x0, x0, #0x3e1
  40fa7c:	bl	401cc0 <printf@plt>
  40fa80:	tbz	w19, #18, 40fa94 <ferror@plt+0xdd54>
  40fa84:	eor	x19, x19, #0x40000
  40fa88:	adrp	x0, 443000 <warn@@Base+0x9a24>
  40fa8c:	add	x0, x0, #0x3eb
  40fa90:	bl	401cc0 <printf@plt>
  40fa94:	tbz	w19, #19, 40faa8 <ferror@plt+0xdd68>
  40fa98:	eor	x19, x19, #0x80000
  40fa9c:	adrp	x0, 443000 <warn@@Base+0x9a24>
  40faa0:	add	x0, x0, #0x3f6
  40faa4:	bl	401cc0 <printf@plt>
  40faa8:	tbz	w19, #20, 40fabc <ferror@plt+0xdd7c>
  40faac:	eor	x19, x19, #0x100000
  40fab0:	adrp	x0, 443000 <warn@@Base+0x9a24>
  40fab4:	add	x0, x0, #0x3ff
  40fab8:	bl	401cc0 <printf@plt>
  40fabc:	tbz	w19, #21, 40fad0 <ferror@plt+0xdd90>
  40fac0:	eor	x19, x19, #0x200000
  40fac4:	adrp	x0, 443000 <warn@@Base+0x9a24>
  40fac8:	add	x0, x0, #0x406
  40facc:	bl	401cc0 <printf@plt>
  40fad0:	tbz	w19, #22, 40fae4 <ferror@plt+0xdda4>
  40fad4:	eor	x19, x19, #0x400000
  40fad8:	adrp	x0, 443000 <warn@@Base+0x9a24>
  40fadc:	add	x0, x0, #0x40e
  40fae0:	bl	401cc0 <printf@plt>
  40fae4:	tbz	w19, #23, 40faf8 <ferror@plt+0xddb8>
  40fae8:	eor	x19, x19, #0x800000
  40faec:	adrp	x0, 443000 <warn@@Base+0x9a24>
  40faf0:	add	x0, x0, #0x417
  40faf4:	bl	401cc0 <printf@plt>
  40faf8:	tbz	w19, #24, 40fb0c <ferror@plt+0xddcc>
  40fafc:	eor	x19, x19, #0x1000000
  40fb00:	adrp	x0, 443000 <warn@@Base+0x9a24>
  40fb04:	add	x0, x0, #0x423
  40fb08:	bl	401cc0 <printf@plt>
  40fb0c:	tbz	w19, #25, 40fb20 <ferror@plt+0xdde0>
  40fb10:	eor	x19, x19, #0x2000000
  40fb14:	adrp	x0, 443000 <warn@@Base+0x9a24>
  40fb18:	add	x0, x0, #0x42e
  40fb1c:	bl	401cc0 <printf@plt>
  40fb20:	tbz	w19, #26, 40fb34 <ferror@plt+0xddf4>
  40fb24:	eor	x19, x19, #0x4000000
  40fb28:	adrp	x0, 443000 <warn@@Base+0x9a24>
  40fb2c:	add	x0, x0, #0x439
  40fb30:	bl	401cc0 <printf@plt>
  40fb34:	tbz	w19, #27, 40fb48 <ferror@plt+0xde08>
  40fb38:	eor	x19, x19, #0x8000000
  40fb3c:	adrp	x0, 443000 <warn@@Base+0x9a24>
  40fb40:	add	x0, x0, #0x43f
  40fb44:	bl	401cc0 <printf@plt>
  40fb48:	tbz	w19, #28, 40fb5c <ferror@plt+0xde1c>
  40fb4c:	eor	x19, x19, #0x10000000
  40fb50:	adrp	x0, 443000 <warn@@Base+0x9a24>
  40fb54:	add	x0, x0, #0x444
  40fb58:	bl	401cc0 <printf@plt>
  40fb5c:	tbz	w19, #29, 40fb70 <ferror@plt+0xde30>
  40fb60:	eor	x19, x19, #0x20000000
  40fb64:	adrp	x0, 443000 <warn@@Base+0x9a24>
  40fb68:	add	x0, x0, #0x44a
  40fb6c:	bl	401cc0 <printf@plt>
  40fb70:	tbz	w19, #30, 40f894 <ferror@plt+0xdb54>
  40fb74:	adrp	x0, 443000 <warn@@Base+0x9a24>
  40fb78:	eor	x19, x19, #0x40000000
  40fb7c:	add	x0, x0, #0x456
  40fb80:	bl	401cc0 <printf@plt>
  40fb84:	b	40f894 <ferror@plt+0xdb54>
  40fb88:	ldr	x1, [x21, #8]
  40fb8c:	str	x1, [x20, #2552]
  40fb90:	cbz	w2, 40f6fc <ferror@plt+0xd9bc>
  40fb94:	mov	x0, x22
  40fb98:	bl	4041a4 <ferror@plt+0x2464>
  40fb9c:	b	40f6f8 <ferror@plt+0xd9b8>
  40fba0:	add	x1, x20, #0x958
  40fba4:	ldr	x0, [x21, #8]
  40fba8:	str	x0, [x1, x3, lsl #3]
  40fbac:	cbz	w2, 40f6fc <ferror@plt+0xd9bc>
  40fbb0:	ldr	x19, [x20, #2184]
  40fbb4:	cbz	x19, 40fbe4 <ferror@plt+0xdea4>
  40fbb8:	ldr	x1, [x20, #2208]
  40fbbc:	cmp	x0, x1
  40fbc0:	b.cs	40fbe4 <ferror@plt+0xdea4>  // b.hs, b.nlast
  40fbc4:	add	x19, x19, x0
  40fbc8:	cmp	x3, #0xf
  40fbcc:	b.eq	40fc7c <ferror@plt+0xdf3c>  // b.none
  40fbd0:	b.hi	40fbf0 <ferror@plt+0xdeb0>  // b.pmore
  40fbd4:	cmp	x3, #0x1
  40fbd8:	b.eq	40fc08 <ferror@plt+0xdec8>  // b.none
  40fbdc:	cmp	x3, #0xe
  40fbe0:	b.eq	40fc54 <ferror@plt+0xdf14>  // b.none
  40fbe4:	mov	w1, #0x4                   	// #4
  40fbe8:	bl	4061a0 <ferror@plt+0x4460>
  40fbec:	b	40fc70 <ferror@plt+0xdf30>
  40fbf0:	cmp	x3, #0x1d
  40fbf4:	b.ne	40fbe4 <ferror@plt+0xdea4>  // b.any
  40fbf8:	adrp	x1, 443000 <warn@@Base+0x9a24>
  40fbfc:	mov	w2, #0x5                   	// #5
  40fc00:	add	x1, x1, #0x4b3
  40fc04:	b	40fc60 <ferror@plt+0xdf20>
  40fc08:	mov	w2, #0x5                   	// #5
  40fc0c:	adrp	x1, 443000 <warn@@Base+0x9a24>
  40fc10:	mov	x0, #0x0                   	// #0
  40fc14:	add	x1, x1, #0x460
  40fc18:	bl	401c70 <dcgettext@plt>
  40fc1c:	mov	x1, x19
  40fc20:	bl	401cc0 <printf@plt>
  40fc24:	adrp	x1, 48c000 <stdout@@GLIBC_2.17+0xbf0>
  40fc28:	mov	x0, x19
  40fc2c:	add	x1, x1, #0x698
  40fc30:	bl	401bb0 <strcmp@plt>
  40fc34:	cbnz	w0, 40fc70 <ferror@plt+0xdf30>
  40fc38:	adrp	x1, 443000 <warn@@Base+0x9a24>
  40fc3c:	add	x1, x1, #0x475
  40fc40:	mov	w2, #0x5                   	// #5
  40fc44:	mov	x0, #0x0                   	// #0
  40fc48:	bl	401c70 <dcgettext@plt>
  40fc4c:	bl	401cc0 <printf@plt>
  40fc50:	b	40fc70 <ferror@plt+0xdf30>
  40fc54:	adrp	x1, 443000 <warn@@Base+0x9a24>
  40fc58:	add	x1, x1, #0x48a
  40fc5c:	mov	w2, #0x5                   	// #5
  40fc60:	mov	x0, #0x0                   	// #0
  40fc64:	bl	401c70 <dcgettext@plt>
  40fc68:	mov	x1, x19
  40fc6c:	bl	401cc0 <printf@plt>
  40fc70:	mov	w0, #0xa                   	// #10
  40fc74:	bl	401cf0 <putchar@plt>
  40fc78:	b	40f6fc <ferror@plt+0xd9bc>
  40fc7c:	adrp	x1, 443000 <warn@@Base+0x9a24>
  40fc80:	mov	w2, #0x5                   	// #5
  40fc84:	add	x1, x1, #0x49f
  40fc88:	b	40fc60 <ferror@plt+0xdf20>
  40fc8c:	add	x0, x20, #0x958
  40fc90:	ldr	x1, [x21, #8]
  40fc94:	str	x1, [x0, x3, lsl #3]
  40fc98:	cbz	w2, 40f6fc <ferror@plt+0xd9bc>
  40fc9c:	ldr	x0, [x21, #8]
  40fca0:	mov	w1, #0x3                   	// #3
  40fca4:	bl	4061a0 <ferror@plt+0x4460>
  40fca8:	adrp	x1, 446000 <warn@@Base+0xca24>
  40fcac:	mov	w2, #0x5                   	// #5
  40fcb0:	add	x1, x1, #0x341
  40fcb4:	b	40f85c <ferror@plt+0xdb1c>
  40fcb8:	cbz	w2, 40f6fc <ferror@plt+0xd9bc>
  40fcbc:	mov	w1, #0x3                   	// #3
  40fcc0:	ldr	x0, [x21, #8]
  40fcc4:	b	40fbe8 <ferror@plt+0xdea8>
  40fcc8:	cbz	w2, 40f6fc <ferror@plt+0xd9bc>
  40fccc:	b	40fc70 <ferror@plt+0xdf30>
  40fcd0:	cbz	w2, 40f6fc <ferror@plt+0xd9bc>
  40fcd4:	ldr	x0, [x21, #8]
  40fcd8:	str	x0, [sp, #128]
  40fcdc:	add	x0, sp, #0x80
  40fce0:	bl	401ab0 <gmtime@plt>
  40fce4:	mov	x3, x0
  40fce8:	cbnz	x0, 40fd04 <ferror@plt+0xdfc4>
  40fcec:	mov	w2, #0x5                   	// #5
  40fcf0:	adrp	x1, 443000 <warn@@Base+0x9a24>
  40fcf4:	add	x1, x1, #0x4e2
  40fcf8:	bl	401c70 <dcgettext@plt>
  40fcfc:	ldr	x1, [sp, #128]
  40fd00:	b	40f6c4 <ferror@plt+0xd984>
  40fd04:	ldp	w2, w1, [x3, #16]
  40fd08:	adrp	x0, 443000 <warn@@Base+0x9a24>
  40fd0c:	ldp	w6, w5, [x3]
  40fd10:	add	w2, w2, #0x1
  40fd14:	ldr	w4, [x3, #8]
  40fd18:	add	w1, w1, #0x76c
  40fd1c:	ldr	w3, [x3, #12]
  40fd20:	add	x0, x0, #0x4f9
  40fd24:	bl	401cc0 <printf@plt>
  40fd28:	b	40f6fc <ferror@plt+0xd9bc>
  40fd2c:	ldr	x0, [x21, #8]
  40fd30:	str	x0, [x20, #2672]
  40fd34:	cbz	w2, 40f6fc <ferror@plt+0xd9bc>
  40fd38:	b	40fbe4 <ferror@plt+0xdea4>
  40fd3c:	cmp	w0, #0xb7
  40fd40:	b.ne	40f824 <ferror@plt+0xdae4>  // b.any
  40fd44:	and	x3, x3, #0xfffffffffffffffd
  40fd48:	mov	x0, #0x1                   	// #1
  40fd4c:	movk	x0, #0x7000, lsl #16
  40fd50:	cmp	x3, x0
  40fd54:	b.ne	40f824 <ferror@plt+0xdae4>  // b.any
  40fd58:	b	40fc70 <ferror@plt+0xdf30>
  40fd5c:	mov	x1, #0x2f                  	// #47
  40fd60:	movk	x1, #0x7000, lsl #16
  40fd64:	cmp	x3, x1
  40fd68:	b.eq	40fed0 <ferror@plt+0xe190>  // b.none
  40fd6c:	add	x1, x1, #0x7
  40fd70:	cmp	x3, x1
  40fd74:	b.ne	40fbe4 <ferror@plt+0xdea4>  // b.any
  40fd78:	str	x0, [x20, #2672]
  40fd7c:	str	x0, [x20, #2680]
  40fd80:	b	40fbe4 <ferror@plt+0xdea4>
  40fd84:	cbnz	x0, 40fd98 <ferror@plt+0xe058>
  40fd88:	adrp	x1, 448000 <warn@@Base+0xea24>
  40fd8c:	mov	w2, #0x5                   	// #5
  40fd90:	add	x1, x1, #0xbca
  40fd94:	b	40fc48 <ferror@plt+0xdf08>
  40fd98:	adrp	x26, 442000 <warn@@Base+0x8a24>
  40fd9c:	add	x26, x26, #0x6ac
  40fda0:	mov	x19, #0x0                   	// #0
  40fda4:	mov	w2, #0x1                   	// #1
  40fda8:	mov	w0, #0x1                   	// #1
  40fdac:	ldr	x1, [x21, #8]
  40fdb0:	lsl	w0, w0, w19
  40fdb4:	sxtw	x0, w0
  40fdb8:	tst	x0, x1
  40fdbc:	b.eq	40fde4 <ferror@plt+0xe0a4>  // b.none
  40fdc0:	cmp	w2, #0x0
  40fdc4:	adrp	x1, 444000 <warn@@Base+0xaa24>
  40fdc8:	ldr	x2, [x25, x19, lsl #3]
  40fdcc:	add	x1, x1, #0xa97
  40fdd0:	csel	x1, x1, x26, ne  // ne = any
  40fdd4:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  40fdd8:	add	x0, x0, #0xc19
  40fddc:	bl	401cc0 <printf@plt>
  40fde0:	mov	w2, #0x0                   	// #0
  40fde4:	add	x19, x19, #0x1
  40fde8:	cmp	x19, #0xf
  40fdec:	b.ne	40fda8 <ferror@plt+0xe068>  // b.any
  40fdf0:	b	40fc70 <ferror@plt+0xdf30>
  40fdf4:	ldr	x19, [x20, #2184]
  40fdf8:	cbz	x19, 40fe28 <ferror@plt+0xe0e8>
  40fdfc:	ldr	x1, [x20, #2208]
  40fe00:	cmp	x1, x0
  40fe04:	b.ls	40fe28 <ferror@plt+0xe0e8>  // b.plast
  40fe08:	mov	w2, #0x5                   	// #5
  40fe0c:	adrp	x1, 443000 <warn@@Base+0x9a24>
  40fe10:	mov	x0, #0x0                   	// #0
  40fe14:	add	x1, x1, #0x518
  40fe18:	bl	401c70 <dcgettext@plt>
  40fe1c:	ldr	x1, [x21, #8]
  40fe20:	add	x1, x19, x1
  40fe24:	b	40fc6c <ferror@plt+0xdf2c>
  40fe28:	mov	x2, x0
  40fe2c:	adrp	x1, 440000 <warn@@Base+0x6a24>
  40fe30:	add	x0, sp, #0x80
  40fe34:	add	x1, x1, #0x27b
  40fe38:	bl	401980 <sprintf@plt>
  40fe3c:	adrp	x1, 443000 <warn@@Base+0x9a24>
  40fe40:	add	x1, x1, #0x52e
  40fe44:	mov	w2, #0x5                   	// #5
  40fe48:	mov	x0, #0x0                   	// #0
  40fe4c:	bl	401c70 <dcgettext@plt>
  40fe50:	add	x1, sp, #0x80
  40fe54:	b	40fc6c <ferror@plt+0xdf2c>
  40fe58:	str	x0, [sp, #120]
  40fe5c:	add	x0, sp, #0x78
  40fe60:	bl	401ab0 <gmtime@plt>
  40fe64:	mov	x1, x0
  40fe68:	cbnz	x0, 40fe9c <ferror@plt+0xe15c>
  40fe6c:	mov	w2, #0x5                   	// #5
  40fe70:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  40fe74:	add	x1, x1, #0xbce
  40fe78:	bl	401c70 <dcgettext@plt>
  40fe7c:	mov	x1, #0x80                  	// #128
  40fe80:	mov	x2, x0
  40fe84:	add	x0, sp, x1
  40fe88:	bl	4019e0 <snprintf@plt>
  40fe8c:	adrp	x1, 443000 <warn@@Base+0x9a24>
  40fe90:	mov	w2, #0x5                   	// #5
  40fe94:	add	x1, x1, #0x53c
  40fe98:	b	40fe48 <ferror@plt+0xe108>
  40fe9c:	ldr	w0, [x0]
  40fea0:	adrp	x2, 440000 <warn@@Base+0x6a24>
  40fea4:	ldp	w4, w3, [x1, #16]
  40fea8:	str	w0, [sp]
  40feac:	add	x2, x2, #0x817
  40feb0:	ldp	w7, w6, [x1, #4]
  40feb4:	add	w4, w4, #0x1
  40feb8:	ldr	w5, [x1, #12]
  40febc:	add	w3, w3, #0x76c
  40fec0:	mov	x1, #0x80                  	// #128
  40fec4:	add	x0, sp, x1
  40fec8:	bl	4019e0 <snprintf@plt>
  40fecc:	b	40fe8c <ferror@plt+0xe14c>
  40fed0:	mov	w1, #0x1                   	// #1
  40fed4:	b	40fbe8 <ferror@plt+0xdea8>
  40fed8:	mov	x0, #0x1                   	// #1
  40fedc:	movk	x0, #0x6000, lsl #16
  40fee0:	cmp	x3, x0
  40fee4:	ldr	x19, [x21, #8]
  40fee8:	b.ne	40ff5c <ferror@plt+0xe21c>  // b.any
  40feec:	add	x28, x23, #0xab0
  40fef0:	mov	w0, #0x1                   	// #1
  40fef4:	mov	x24, #0x0                   	// #0
  40fef8:	adrp	x27, 48b000 <warn@@Base+0x51a24>
  40fefc:	ldr	x26, [x28]
  40ff00:	tst	x26, x19
  40ff04:	b.eq	40ff28 <ferror@plt+0xe1e8>  // b.none
  40ff08:	cbnz	w0, 40ff14 <ferror@plt+0xe1d4>
  40ff0c:	mov	w0, #0x20                  	// #32
  40ff10:	bl	401cf0 <putchar@plt>
  40ff14:	ldr	x1, [x27, #1040]
  40ff18:	eor	x19, x19, x26
  40ff1c:	ldr	x0, [x28, #8]
  40ff20:	bl	401910 <fputs@plt>
  40ff24:	mov	w0, #0x0                   	// #0
  40ff28:	add	x24, x24, #0x1
  40ff2c:	add	x28, x28, #0x10
  40ff30:	cmp	x24, #0x11
  40ff34:	b.ne	40fefc <ferror@plt+0xe1bc>  // b.any
  40ff38:	cmp	x19, #0x0
  40ff3c:	csinc	w1, w0, wzr, eq  // eq = none
  40ff40:	cbz	w1, 40fc70 <ferror@plt+0xdf30>
  40ff44:	cbnz	w0, 40ff50 <ferror@plt+0xe210>
  40ff48:	mov	w0, #0x20                  	// #32
  40ff4c:	bl	401cf0 <putchar@plt>
  40ff50:	mov	w1, #0x0                   	// #0
  40ff54:	mov	x0, x19
  40ff58:	b	40fbe8 <ferror@plt+0xdea8>
  40ff5c:	mov	w1, #0x4                   	// #4
  40ff60:	b	40ff54 <ferror@plt+0xe214>
  40ff64:	mov	x1, #0x35                  	// #53
  40ff68:	movk	x1, #0x6000, lsl #16
  40ff6c:	cmp	x3, x1
  40ff70:	ldr	x0, [x21, #8]
  40ff74:	b.eq	4100ec <ferror@plt+0xe3ac>  // b.none
  40ff78:	mov	x1, #0x70000000            	// #1879048192
  40ff7c:	cmp	x3, x1
  40ff80:	b.eq	4100c8 <ferror@plt+0xe388>  // b.none
  40ff84:	mov	x1, #0x15                  	// #21
  40ff88:	movk	x1, #0x6000, lsl #16
  40ff8c:	cmp	x3, x1
  40ff90:	b.ne	40fbe4 <ferror@plt+0xdea4>  // b.any
  40ff94:	mov	w1, #0x4                   	// #4
  40ff98:	bl	4061a0 <ferror@plt+0x4460>
  40ff9c:	ldr	x0, [x21, #8]
  40ffa0:	tbz	w0, #0, 40ffb0 <ferror@plt+0xe270>
  40ffa4:	adrp	x0, 443000 <warn@@Base+0x9a24>
  40ffa8:	add	x0, x0, #0x550
  40ffac:	bl	401cc0 <printf@plt>
  40ffb0:	ldr	x0, [x21, #8]
  40ffb4:	tbz	w0, #1, 40ffc4 <ferror@plt+0xe284>
  40ffb8:	adrp	x0, 443000 <warn@@Base+0x9a24>
  40ffbc:	add	x0, x0, #0x55c
  40ffc0:	bl	401cc0 <printf@plt>
  40ffc4:	ldr	x0, [x21, #8]
  40ffc8:	tbz	w0, #2, 40ffd8 <ferror@plt+0xe298>
  40ffcc:	adrp	x0, 443000 <warn@@Base+0x9a24>
  40ffd0:	add	x0, x0, #0x566
  40ffd4:	bl	401cc0 <printf@plt>
  40ffd8:	ldr	x0, [x21, #8]
  40ffdc:	tbz	w0, #3, 40ffec <ferror@plt+0xe2ac>
  40ffe0:	adrp	x0, 443000 <warn@@Base+0x9a24>
  40ffe4:	add	x0, x0, #0x56f
  40ffe8:	bl	401cc0 <printf@plt>
  40ffec:	ldr	x0, [x21, #8]
  40fff0:	tbz	w0, #4, 410000 <ferror@plt+0xe2c0>
  40fff4:	adrp	x0, 443000 <warn@@Base+0x9a24>
  40fff8:	add	x0, x0, #0x57a
  40fffc:	bl	401cc0 <printf@plt>
  410000:	ldr	x0, [x21, #8]
  410004:	tbz	w0, #5, 410014 <ferror@plt+0xe2d4>
  410008:	adrp	x0, 443000 <warn@@Base+0x9a24>
  41000c:	add	x0, x0, #0x583
  410010:	bl	401cc0 <printf@plt>
  410014:	ldr	x0, [x21, #8]
  410018:	tbz	w0, #6, 410028 <ferror@plt+0xe2e8>
  41001c:	adrp	x0, 443000 <warn@@Base+0x9a24>
  410020:	add	x0, x0, #0x58b
  410024:	bl	401cc0 <printf@plt>
  410028:	ldr	x0, [x21, #8]
  41002c:	tbz	w0, #7, 41003c <ferror@plt+0xe2fc>
  410030:	adrp	x0, 443000 <warn@@Base+0x9a24>
  410034:	add	x0, x0, #0x597
  410038:	bl	401cc0 <printf@plt>
  41003c:	ldr	x0, [x21, #8]
  410040:	tbz	w0, #9, 410050 <ferror@plt+0xe310>
  410044:	adrp	x0, 443000 <warn@@Base+0x9a24>
  410048:	add	x0, x0, #0x59d
  41004c:	bl	401cc0 <printf@plt>
  410050:	ldr	x0, [x21, #8]
  410054:	tbz	w0, #10, 410064 <ferror@plt+0xe324>
  410058:	adrp	x0, 443000 <warn@@Base+0x9a24>
  41005c:	add	x0, x0, #0x5a7
  410060:	bl	401cc0 <printf@plt>
  410064:	ldr	x0, [x21, #8]
  410068:	tbz	w0, #11, 410078 <ferror@plt+0xe338>
  41006c:	adrp	x0, 443000 <warn@@Base+0x9a24>
  410070:	add	x0, x0, #0x5b3
  410074:	bl	401cc0 <printf@plt>
  410078:	ldr	x0, [x21, #8]
  41007c:	tbz	w0, #12, 41008c <ferror@plt+0xe34c>
  410080:	adrp	x0, 443000 <warn@@Base+0x9a24>
  410084:	add	x0, x0, #0x5bf
  410088:	bl	401cc0 <printf@plt>
  41008c:	ldr	x0, [x21, #8]
  410090:	tbz	w0, #13, 4100a0 <ferror@plt+0xe360>
  410094:	adrp	x0, 443000 <warn@@Base+0x9a24>
  410098:	add	x0, x0, #0x5cb
  41009c:	bl	401cc0 <printf@plt>
  4100a0:	ldr	x0, [x21, #8]
  4100a4:	tbz	w0, #14, 4100b4 <ferror@plt+0xe374>
  4100a8:	adrp	x0, 443000 <warn@@Base+0x9a24>
  4100ac:	add	x0, x0, #0x5d7
  4100b0:	bl	401cc0 <printf@plt>
  4100b4:	ldr	x0, [x21, #8]
  4100b8:	tbz	w0, #15, 40fc70 <ferror@plt+0xdf30>
  4100bc:	adrp	x0, 443000 <warn@@Base+0x9a24>
  4100c0:	add	x0, x0, #0x5e3
  4100c4:	b	40fc4c <ferror@plt+0xdf0c>
  4100c8:	mov	w1, #0x4                   	// #4
  4100cc:	bl	4061a0 <ferror@plt+0x4460>
  4100d0:	adrp	x0, 443000 <warn@@Base+0x9a24>
  4100d4:	add	x0, x0, #0x54b
  4100d8:	bl	401cc0 <printf@plt>
  4100dc:	ldr	x0, [x21, #8]
  4100e0:	mov	w1, #0x4                   	// #4
  4100e4:	add	x0, x0, #0x18
  4100e8:	b	40fbe8 <ferror@plt+0xdea8>
  4100ec:	bl	4072ac <ferror@plt+0x556c>
  4100f0:	b	40fc70 <ferror@plt+0xdf30>
  4100f4:	stp	x29, x30, [sp, #-272]!
  4100f8:	mov	x29, sp
  4100fc:	stp	x21, x22, [sp, #32]
  410100:	adrp	x22, 48b000 <warn@@Base+0x51a24>
  410104:	add	x22, x22, #0x420
  410108:	stp	x19, x20, [sp, #16]
  41010c:	mov	x20, x0
  410110:	ldr	w0, [x22, #2688]
  410114:	stp	x23, x24, [sp, #48]
  410118:	stp	x25, x26, [sp, #64]
  41011c:	stp	x27, x28, [sp, #80]
  410120:	cbz	w0, 410164 <ferror@plt+0xe424>
  410124:	ldr	x19, [x20, #112]
  410128:	add	x1, sp, #0x104
  41012c:	mov	w0, #0x0                   	// #0
  410130:	str	wzr, [sp, #148]
  410134:	str	x1, [sp, #208]
  410138:	ldr	w1, [x20, #100]
  41013c:	ldr	w2, [sp, #148]
  410140:	cmp	w1, w2
  410144:	b.hi	410184 <ferror@plt+0xe444>  // b.pmore
  410148:	cbnz	w0, 410164 <ferror@plt+0xe424>
  41014c:	adrp	x1, 443000 <warn@@Base+0x9a24>
  410150:	add	x1, x1, #0x9fc
  410154:	mov	w2, #0x5                   	// #5
  410158:	mov	x0, #0x0                   	// #0
  41015c:	bl	401c70 <dcgettext@plt>
  410160:	bl	401cc0 <printf@plt>
  410164:	mov	w0, #0x1                   	// #1
  410168:	ldp	x19, x20, [sp, #16]
  41016c:	ldp	x21, x22, [sp, #32]
  410170:	ldp	x23, x24, [sp, #48]
  410174:	ldp	x25, x26, [sp, #64]
  410178:	ldp	x27, x28, [sp, #80]
  41017c:	ldp	x29, x30, [sp], #272
  410180:	ret
  410184:	ldr	w2, [x19, #4]
  410188:	mov	w3, #0xfffe                	// #65534
  41018c:	movk	w3, #0x6fff, lsl #16
  410190:	cmp	w2, w3
  410194:	b.eq	410658 <ferror@plt+0xe918>  // b.none
  410198:	mov	w3, #0x6fffffff            	// #1879048191
  41019c:	cmp	w2, w3
  4101a0:	b.eq	410ac8 <ferror@plt+0xed88>  // b.none
  4101a4:	mov	w1, #0xfffd                	// #65533
  4101a8:	movk	w1, #0x6fff, lsl #16
  4101ac:	cmp	w2, w1
  4101b0:	b.ne	4102a4 <ferror@plt+0xe564>  // b.any
  4101b4:	ldr	w3, [x19, #44]
  4101b8:	adrp	x2, 443000 <warn@@Base+0x9a24>
  4101bc:	add	x2, x2, #0x5f0
  4101c0:	mov	w4, #0x5                   	// #5
  4101c4:	adrp	x1, 443000 <warn@@Base+0x9a24>
  4101c8:	mov	x0, #0x0                   	// #0
  4101cc:	add	x1, x1, #0x627
  4101d0:	bl	401c20 <dcngettext@plt>
  4101d4:	mov	x21, x0
  4101d8:	mov	x1, x19
  4101dc:	mov	x0, x20
  4101e0:	bl	402fac <ferror@plt+0x126c>
  4101e4:	mov	x1, x0
  4101e8:	ldr	w2, [x19, #44]
  4101ec:	mov	x0, x21
  4101f0:	bl	401cc0 <printf@plt>
  4101f4:	adrp	x1, 443000 <warn@@Base+0x9a24>
  4101f8:	add	x1, x1, #0x65c
  4101fc:	mov	w2, #0x5                   	// #5
  410200:	mov	x0, #0x0                   	// #0
  410204:	bl	401c70 <dcgettext@plt>
  410208:	bl	401cc0 <printf@plt>
  41020c:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  410210:	adrp	x1, 440000 <warn@@Base+0x6a24>
  410214:	ldr	x2, [x19, #16]
  410218:	add	x1, x1, #0x27b
  41021c:	ldr	x0, [x0, #1040]
  410220:	bl	401d20 <fprintf@plt>
  410224:	mov	w2, #0x5                   	// #5
  410228:	adrp	x1, 443000 <warn@@Base+0x9a24>
  41022c:	mov	x0, #0x0                   	// #0
  410230:	add	x1, x1, #0x666
  410234:	bl	401c70 <dcgettext@plt>
  410238:	ldr	w23, [x19, #40]
  41023c:	ldr	x24, [x19, #24]
  410240:	mov	x21, x0
  410244:	mov	w1, w23
  410248:	mov	x0, x20
  41024c:	bl	407f54 <ferror@plt+0x6214>
  410250:	mov	x3, x0
  410254:	mov	w2, w23
  410258:	mov	x1, x24
  41025c:	mov	x0, x21
  410260:	bl	401cc0 <printf@plt>
  410264:	ldp	x21, x23, [x19, #24]
  410268:	mov	w2, #0x5                   	// #5
  41026c:	adrp	x1, 443000 <warn@@Base+0x9a24>
  410270:	mov	x0, #0x0                   	// #0
  410274:	add	x1, x1, #0x687
  410278:	bl	401c70 <dcgettext@plt>
  41027c:	mov	x1, x20
  410280:	mov	x5, x0
  410284:	mov	x3, #0x1                   	// #1
  410288:	mov	x0, #0x0                   	// #0
  41028c:	mov	x4, x23
  410290:	mov	x2, x21
  410294:	bl	4032f0 <ferror@plt+0x15b0>
  410298:	str	x0, [sp, #112]
  41029c:	cbnz	x0, 4102b8 <ferror@plt+0xe578>
  4102a0:	mov	w0, #0x1                   	// #1
  4102a4:	ldr	w1, [sp, #148]
  4102a8:	add	x19, x19, #0x50
  4102ac:	add	w1, w1, #0x1
  4102b0:	str	w1, [sp, #148]
  4102b4:	b	410138 <ferror@plt+0xe3f8>
  4102b8:	ldr	x0, [x19, #32]
  4102bc:	str	x0, [sp, #152]
  4102c0:	ldr	x0, [sp, #112]
  4102c4:	adrp	x23, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  4102c8:	ldr	x1, [sp, #152]
  4102cc:	add	x23, x23, #0x288
  4102d0:	mov	x27, #0x0                   	// #0
  4102d4:	str	xzr, [sp, #104]
  4102d8:	add	x0, x0, x1
  4102dc:	str	x0, [sp, #120]
  4102e0:	adrp	x0, 443000 <warn@@Base+0x9a24>
  4102e4:	add	x0, x0, #0x749
  4102e8:	str	x0, [sp, #184]
  4102ec:	ldr	x1, [sp, #104]
  4102f0:	ldr	w0, [x19, #44]
  4102f4:	cmp	x0, x1
  4102f8:	b.ls	410328 <ferror@plt+0xe5e8>  // b.plast
  4102fc:	ldp	x0, x1, [sp, #112]
  410300:	add	x21, x0, x27
  410304:	add	x0, x21, #0x14
  410308:	cmp	x1, x0
  41030c:	b.cs	410334 <ferror@plt+0xe5f4>  // b.hs, b.nlast
  410310:	adrp	x1, 443000 <warn@@Base+0x9a24>
  410314:	add	x1, x1, #0x6a2
  410318:	mov	w2, #0x5                   	// #5
  41031c:	mov	x0, #0x0                   	// #0
  410320:	bl	401c70 <dcgettext@plt>
  410324:	bl	401cc0 <printf@plt>
  410328:	ldr	x0, [sp, #112]
  41032c:	bl	401bd0 <free@plt>
  410330:	b	4102a0 <ferror@plt+0xe560>
  410334:	ldr	x2, [x23]
  410338:	mov	w1, #0x2                   	// #2
  41033c:	mov	x0, x21
  410340:	blr	x2
  410344:	mov	x5, x0
  410348:	ldr	x2, [x23]
  41034c:	mov	w1, #0x2                   	// #2
  410350:	add	x0, x21, #0x2
  410354:	str	x5, [sp, #160]
  410358:	blr	x2
  41035c:	mov	x3, x0
  410360:	ldr	x2, [x23]
  410364:	mov	w1, #0x2                   	// #2
  410368:	add	x0, x21, #0x4
  41036c:	str	x3, [sp, #136]
  410370:	blr	x2
  410374:	mov	x24, x0
  410378:	ldr	x2, [x23]
  41037c:	mov	w1, #0x2                   	// #2
  410380:	add	x0, x21, #0x6
  410384:	blr	x2
  410388:	mov	x25, x0
  41038c:	ldr	x2, [x23]
  410390:	mov	w1, #0x4                   	// #4
  410394:	add	x0, x21, #0x8
  410398:	blr	x2
  41039c:	ldr	x2, [x23]
  4103a0:	mov	w1, #0x4                   	// #4
  4103a4:	add	x0, x21, #0xc
  4103a8:	blr	x2
  4103ac:	mov	x28, x0
  4103b0:	ldr	x2, [x23]
  4103b4:	mov	w1, #0x4                   	// #4
  4103b8:	add	x0, x21, #0x10
  4103bc:	blr	x2
  4103c0:	mov	x26, x0
  4103c4:	mov	w2, #0x5                   	// #5
  4103c8:	adrp	x1, 443000 <warn@@Base+0x9a24>
  4103cc:	mov	x0, #0x0                   	// #0
  4103d0:	add	x1, x1, #0x6cc
  4103d4:	bl	401c70 <dcgettext@plt>
  4103d8:	mov	x4, x0
  4103dc:	ldr	x3, [sp, #136]
  4103e0:	str	x4, [sp, #128]
  4103e4:	and	w0, w3, #0xffff
  4103e8:	bl	40719c <ferror@plt+0x545c>
  4103ec:	mov	x3, x0
  4103f0:	ldr	x4, [sp, #128]
  4103f4:	mov	x1, x27
  4103f8:	ldr	x5, [sp, #160]
  4103fc:	mov	x0, x4
  410400:	and	w2, w5, #0xffff
  410404:	bl	401cc0 <printf@plt>
  410408:	mov	w2, #0x5                   	// #5
  41040c:	adrp	x1, 443000 <warn@@Base+0x9a24>
  410410:	mov	x0, #0x0                   	// #0
  410414:	add	x1, x1, #0x6e9
  410418:	bl	401c70 <dcgettext@plt>
  41041c:	and	x2, x25, #0xffff
  410420:	and	w1, w24, #0xffff
  410424:	str	w2, [sp, #128]
  410428:	bl	401cc0 <printf@plt>
  41042c:	ldr	x0, [sp, #152]
  410430:	sub	x0, x0, x27
  410434:	str	x0, [sp, #160]
  410438:	cmp	x28, x0
  41043c:	b.hi	410644 <ferror@plt+0xe904>  // b.pmore
  410440:	ldr	x1, [sp, #120]
  410444:	add	x21, x21, x28
  410448:	add	x0, x21, #0x8
  41044c:	cmp	x1, x0
  410450:	b.cc	410644 <ferror@plt+0xe904>  // b.lo, b.ul, b.last
  410454:	ldr	x2, [x23]
  410458:	mov	w1, #0x4                   	// #4
  41045c:	mov	x0, x21
  410460:	blr	x2
  410464:	mov	x25, x0
  410468:	ldr	x2, [x23]
  41046c:	add	x0, x21, #0x4
  410470:	mov	w1, #0x4                   	// #4
  410474:	blr	x2
  410478:	mov	x24, x0
  41047c:	ldr	x3, [x22, #2184]
  410480:	cbz	x3, 410554 <ferror@plt+0xe814>
  410484:	ldr	x0, [x22, #2208]
  410488:	cmp	x25, x0
  41048c:	b.cs	410554 <ferror@plt+0xe814>  // b.hs, b.nlast
  410490:	mov	w2, #0x5                   	// #5
  410494:	adrp	x1, 447000 <warn@@Base+0xda24>
  410498:	mov	x0, #0x0                   	// #0
  41049c:	add	x1, x1, #0xc90
  4104a0:	str	x3, [sp, #136]
  4104a4:	bl	401c70 <dcgettext@plt>
  4104a8:	ldr	x3, [sp, #136]
  4104ac:	add	x1, x3, x25
  4104b0:	bl	401cc0 <printf@plt>
  4104b4:	add	x25, x28, x27
  4104b8:	ldr	w0, [sp, #128]
  4104bc:	mov	w28, #0x1                   	// #1
  4104c0:	sub	w0, w0, #0x1
  4104c4:	str	w0, [sp, #168]
  4104c8:	adrp	x0, 443000 <warn@@Base+0x9a24>
  4104cc:	add	x0, x0, #0x730
  4104d0:	str	x0, [sp, #176]
  4104d4:	ldr	w0, [sp, #128]
  4104d8:	cmp	w0, w28
  4104dc:	b.le	410514 <ferror@plt+0xe7d4>
  4104e0:	cmp	x24, #0x7
  4104e4:	b.hi	410570 <ferror@plt+0xe830>  // b.pmore
  4104e8:	ldr	w0, [sp, #168]
  4104ec:	cmp	w0, w28
  4104f0:	b.ne	4104f8 <ferror@plt+0xe7b8>  // b.any
  4104f4:	cbz	x24, 410580 <ferror@plt+0xe840>
  4104f8:	mov	w2, #0x5                   	// #5
  4104fc:	adrp	x1, 443000 <warn@@Base+0x9a24>
  410500:	mov	x0, #0x0                   	// #0
  410504:	add	x1, x1, #0x711
  410508:	bl	401c70 <dcgettext@plt>
  41050c:	mov	x1, x24
  410510:	bl	4395dc <warn@@Base>
  410514:	cmp	x26, #0x13
  410518:	b.hi	410624 <ferror@plt+0xe8e4>  // b.pmore
  41051c:	ldr	w0, [x19, #44]
  410520:	ldr	x1, [sp, #104]
  410524:	sub	w0, w0, #0x1
  410528:	cmp	x0, x1
  41052c:	b.ne	410534 <ferror@plt+0xe7f4>  // b.any
  410530:	cbz	x26, 410630 <ferror@plt+0xe8f0>
  410534:	mov	w2, #0x5                   	// #5
  410538:	adrp	x1, 443000 <warn@@Base+0x9a24>
  41053c:	mov	x0, #0x0                   	// #0
  410540:	add	x1, x1, #0x76f
  410544:	bl	401c70 <dcgettext@plt>
  410548:	mov	x1, x26
  41054c:	bl	4395dc <warn@@Base>
  410550:	b	410328 <ferror@plt+0xe5e8>
  410554:	mov	w2, #0x5                   	// #5
  410558:	adrp	x1, 443000 <warn@@Base+0x9a24>
  41055c:	mov	x0, #0x0                   	// #0
  410560:	add	x1, x1, #0x700
  410564:	bl	401c70 <dcgettext@plt>
  410568:	mov	x1, x25
  41056c:	b	4104b0 <ferror@plt+0xe770>
  410570:	ldr	x0, [sp, #120]
  410574:	sub	x0, x0, x21
  410578:	cmp	x0, x24
  41057c:	b.cc	411160 <ferror@plt+0xf420>  // b.lo, b.ul, b.last
  410580:	ldr	x1, [sp, #120]
  410584:	add	x21, x21, x24
  410588:	add	x0, x21, #0x8
  41058c:	add	x25, x25, x24
  410590:	cmp	x1, x0
  410594:	b.cc	411160 <ferror@plt+0xf420>  // b.lo, b.ul, b.last
  410598:	ldr	x2, [x23]
  41059c:	mov	w1, #0x4                   	// #4
  4105a0:	mov	x0, x21
  4105a4:	blr	x2
  4105a8:	str	x0, [sp, #136]
  4105ac:	ldr	x2, [x23]
  4105b0:	add	x0, x21, #0x4
  4105b4:	mov	w1, #0x4                   	// #4
  4105b8:	blr	x2
  4105bc:	mov	x24, x0
  4105c0:	ldr	x3, [x22, #2184]
  4105c4:	cbz	x3, 41060c <ferror@plt+0xe8cc>
  4105c8:	ldr	x1, [sp, #136]
  4105cc:	ldr	x0, [x22, #2208]
  4105d0:	cmp	x1, x0
  4105d4:	b.cs	41060c <ferror@plt+0xe8cc>  // b.hs, b.nlast
  4105d8:	ldr	x1, [sp, #176]
  4105dc:	mov	w2, #0x5                   	// #5
  4105e0:	mov	x0, #0x0                   	// #0
  4105e4:	str	x3, [sp, #192]
  4105e8:	bl	401c70 <dcgettext@plt>
  4105ec:	ldr	x1, [sp, #136]
  4105f0:	ldr	x3, [sp, #192]
  4105f4:	add	x3, x3, x1
  4105f8:	mov	w2, w28
  4105fc:	mov	x1, x25
  410600:	add	w28, w28, #0x1
  410604:	bl	401cc0 <printf@plt>
  410608:	b	4104d4 <ferror@plt+0xe794>
  41060c:	ldr	x1, [sp, #184]
  410610:	mov	w2, #0x5                   	// #5
  410614:	mov	x0, #0x0                   	// #0
  410618:	bl	401c70 <dcgettext@plt>
  41061c:	ldr	x3, [sp, #136]
  410620:	b	4105f8 <ferror@plt+0xe8b8>
  410624:	ldr	x0, [sp, #160]
  410628:	cmp	x26, x0
  41062c:	b.hi	410644 <ferror@plt+0xe904>  // b.pmore
  410630:	ldr	x0, [sp, #104]
  410634:	add	x27, x27, x26
  410638:	add	x0, x0, #0x1
  41063c:	str	x0, [sp, #104]
  410640:	b	4102ec <ferror@plt+0xe5ac>
  410644:	ldr	x1, [sp, #104]
  410648:	ldr	w0, [x19, #44]
  41064c:	cmp	x0, x1
  410650:	b.ls	410328 <ferror@plt+0xe5e8>  // b.plast
  410654:	b	410310 <ferror@plt+0xe5d0>
  410658:	ldr	w3, [x19, #44]
  41065c:	adrp	x2, 443000 <warn@@Base+0x9a24>
  410660:	add	x2, x2, #0x78d
  410664:	mov	w4, #0x5                   	// #5
  410668:	adrp	x1, 443000 <warn@@Base+0x9a24>
  41066c:	mov	x0, #0x0                   	// #0
  410670:	add	x1, x1, #0x7bf
  410674:	bl	401c20 <dcngettext@plt>
  410678:	mov	x21, x0
  41067c:	mov	x1, x19
  410680:	mov	x0, x20
  410684:	bl	402fac <ferror@plt+0x126c>
  410688:	mov	x1, x0
  41068c:	ldr	w2, [x19, #44]
  410690:	mov	x0, x21
  410694:	bl	401cc0 <printf@plt>
  410698:	adrp	x1, 443000 <warn@@Base+0x9a24>
  41069c:	add	x1, x1, #0x65c
  4106a0:	mov	w2, #0x5                   	// #5
  4106a4:	mov	x0, #0x0                   	// #0
  4106a8:	bl	401c70 <dcgettext@plt>
  4106ac:	bl	401cc0 <printf@plt>
  4106b0:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  4106b4:	adrp	x1, 440000 <warn@@Base+0x6a24>
  4106b8:	ldr	x2, [x19, #16]
  4106bc:	add	x1, x1, #0x27b
  4106c0:	ldr	x0, [x0, #1040]
  4106c4:	bl	401d20 <fprintf@plt>
  4106c8:	mov	w2, #0x5                   	// #5
  4106cc:	adrp	x1, 443000 <warn@@Base+0x9a24>
  4106d0:	mov	x0, #0x0                   	// #0
  4106d4:	add	x1, x1, #0x666
  4106d8:	bl	401c70 <dcgettext@plt>
  4106dc:	ldr	w23, [x19, #40]
  4106e0:	ldr	x24, [x19, #24]
  4106e4:	mov	x21, x0
  4106e8:	mov	w1, w23
  4106ec:	mov	x0, x20
  4106f0:	bl	407f54 <ferror@plt+0x6214>
  4106f4:	mov	x3, x0
  4106f8:	mov	w2, w23
  4106fc:	mov	x1, x24
  410700:	mov	x0, x21
  410704:	bl	401cc0 <printf@plt>
  410708:	ldp	x21, x23, [x19, #24]
  41070c:	mov	w2, #0x5                   	// #5
  410710:	adrp	x1, 443000 <warn@@Base+0x9a24>
  410714:	mov	x0, #0x0                   	// #0
  410718:	add	x1, x1, #0x7ef
  41071c:	bl	401c70 <dcgettext@plt>
  410720:	mov	x1, x20
  410724:	mov	x5, x0
  410728:	mov	x3, #0x1                   	// #1
  41072c:	mov	x0, #0x0                   	// #0
  410730:	mov	x4, x23
  410734:	mov	x2, x21
  410738:	bl	4032f0 <ferror@plt+0x15b0>
  41073c:	str	x0, [sp, #112]
  410740:	cbz	x0, 4102a0 <ferror@plt+0xe560>
  410744:	ldr	x0, [x19, #32]
  410748:	str	x0, [sp, #152]
  41074c:	ldr	x0, [sp, #112]
  410750:	adrp	x23, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  410754:	ldr	x1, [sp, #152]
  410758:	add	x23, x23, #0x288
  41075c:	mov	x27, #0x0                   	// #0
  410760:	mov	x26, #0x0                   	// #0
  410764:	add	x0, x0, x1
  410768:	str	x0, [sp, #136]
  41076c:	adrp	x0, 443000 <warn@@Base+0x9a24>
  410770:	add	x0, x0, #0x875
  410774:	str	x0, [sp, #200]
  410778:	ldr	w0, [x19, #44]
  41077c:	cmp	x0, x27
  410780:	b.ls	410328 <ferror@plt+0xe5e8>  // b.plast
  410784:	ldr	x0, [sp, #112]
  410788:	ldr	x1, [sp, #136]
  41078c:	add	x21, x0, x26
  410790:	add	x0, x21, #0x10
  410794:	cmp	x1, x0
  410798:	b.cs	4107b8 <ferror@plt+0xea78>  // b.hs, b.nlast
  41079c:	adrp	x1, 443000 <warn@@Base+0x9a24>
  4107a0:	add	x1, x1, #0x805
  4107a4:	mov	w2, #0x5                   	// #5
  4107a8:	mov	x0, #0x0                   	// #0
  4107ac:	bl	401c70 <dcgettext@plt>
  4107b0:	bl	4395dc <warn@@Base>
  4107b4:	b	410328 <ferror@plt+0xe5e8>
  4107b8:	ldr	x2, [x23]
  4107bc:	mov	w1, #0x2                   	// #2
  4107c0:	mov	x0, x21
  4107c4:	blr	x2
  4107c8:	mov	x3, x0
  4107cc:	ldr	x2, [x23]
  4107d0:	mov	w1, #0x2                   	// #2
  4107d4:	add	x0, x21, #0x2
  4107d8:	str	x3, [sp, #104]
  4107dc:	blr	x2
  4107e0:	and	w0, w0, #0xffff
  4107e4:	ldr	x2, [x23]
  4107e8:	mov	w1, #0x4                   	// #4
  4107ec:	str	w0, [sp, #120]
  4107f0:	add	x0, x21, #0x4
  4107f4:	blr	x2
  4107f8:	mov	x28, x0
  4107fc:	ldr	x2, [x23]
  410800:	mov	w1, #0x4                   	// #4
  410804:	add	x0, x21, #0x8
  410808:	blr	x2
  41080c:	mov	x24, x0
  410810:	ldr	x2, [x23]
  410814:	mov	w1, #0x4                   	// #4
  410818:	add	x0, x21, #0xc
  41081c:	blr	x2
  410820:	mov	x25, x0
  410824:	mov	w2, #0x5                   	// #5
  410828:	adrp	x1, 443000 <warn@@Base+0x9a24>
  41082c:	mov	x0, #0x0                   	// #0
  410830:	add	x1, x1, #0x828
  410834:	bl	401c70 <dcgettext@plt>
  410838:	ldr	x3, [sp, #104]
  41083c:	mov	x1, x26
  410840:	and	w2, w3, #0xffff
  410844:	bl	401cc0 <printf@plt>
  410848:	ldr	x3, [x22, #2184]
  41084c:	cbz	x3, 410a44 <ferror@plt+0xed04>
  410850:	ldr	x0, [x22, #2208]
  410854:	cmp	x28, x0
  410858:	b.cs	410a44 <ferror@plt+0xed04>  // b.hs, b.nlast
  41085c:	mov	w2, #0x5                   	// #5
  410860:	adrp	x1, 443000 <warn@@Base+0x9a24>
  410864:	mov	x0, #0x0                   	// #0
  410868:	add	x1, x1, #0x83e
  41086c:	str	x3, [sp, #104]
  410870:	bl	401c70 <dcgettext@plt>
  410874:	ldr	x3, [sp, #104]
  410878:	add	x1, x3, x28
  41087c:	bl	401cc0 <printf@plt>
  410880:	mov	w2, #0x5                   	// #5
  410884:	adrp	x1, 443000 <warn@@Base+0x9a24>
  410888:	mov	x0, #0x0                   	// #0
  41088c:	add	x1, x1, #0x855
  410890:	bl	401c70 <dcgettext@plt>
  410894:	ldr	w1, [sp, #120]
  410898:	bl	401cc0 <printf@plt>
  41089c:	ldr	x0, [sp, #152]
  4108a0:	sub	x0, x0, x26
  4108a4:	str	x0, [sp, #160]
  4108a8:	cmp	x24, x0
  4108ac:	b.hi	410ab8 <ferror@plt+0xed78>  // b.pmore
  4108b0:	adrp	x0, 443000 <warn@@Base+0x9a24>
  4108b4:	add	x0, x0, #0x860
  4108b8:	str	x0, [sp, #184]
  4108bc:	add	x21, x21, x24
  4108c0:	ldr	w0, [sp, #120]
  4108c4:	add	x24, x24, x26
  4108c8:	str	wzr, [sp, #104]
  4108cc:	sub	w0, w0, #0x1
  4108d0:	str	w0, [sp, #192]
  4108d4:	ldr	w1, [sp, #104]
  4108d8:	ldr	w0, [sp, #120]
  4108dc:	cmp	w0, w1
  4108e0:	b.le	410a0c <ferror@plt+0xeccc>
  4108e4:	ldr	x1, [sp, #136]
  4108e8:	add	x0, x21, #0x10
  4108ec:	cmp	x1, x0
  4108f0:	b.cc	41117c <ferror@plt+0xf43c>  // b.lo, b.ul, b.last
  4108f4:	ldr	x2, [x23]
  4108f8:	mov	w1, #0x4                   	// #4
  4108fc:	mov	x0, x21
  410900:	blr	x2
  410904:	ldr	x2, [x23]
  410908:	mov	w1, #0x2                   	// #2
  41090c:	add	x0, x21, #0x4
  410910:	blr	x2
  410914:	and	w0, w0, #0xffff
  410918:	ldr	x2, [x23]
  41091c:	mov	w1, #0x2                   	// #2
  410920:	str	w0, [sp, #168]
  410924:	add	x0, x21, #0x6
  410928:	blr	x2
  41092c:	and	w0, w0, #0xffff
  410930:	ldr	x2, [x23]
  410934:	mov	w1, #0x4                   	// #4
  410938:	str	w0, [sp, #176]
  41093c:	add	x0, x21, #0x8
  410940:	blr	x2
  410944:	str	x0, [sp, #128]
  410948:	ldr	x2, [x23]
  41094c:	add	x0, x21, #0xc
  410950:	mov	w1, #0x4                   	// #4
  410954:	blr	x2
  410958:	mov	x28, x0
  41095c:	ldr	x3, [x22, #2184]
  410960:	cbz	x3, 410a60 <ferror@plt+0xed20>
  410964:	ldr	x1, [sp, #128]
  410968:	ldr	x0, [x22, #2208]
  41096c:	cmp	x1, x0
  410970:	b.cs	410a60 <ferror@plt+0xed20>  // b.hs, b.nlast
  410974:	ldr	x1, [sp, #184]
  410978:	mov	w2, #0x5                   	// #5
  41097c:	mov	x0, #0x0                   	// #0
  410980:	str	x3, [sp, #216]
  410984:	bl	401c70 <dcgettext@plt>
  410988:	ldr	x1, [sp, #128]
  41098c:	ldr	x3, [sp, #216]
  410990:	add	x2, x3, x1
  410994:	mov	x1, x24
  410998:	bl	401cc0 <printf@plt>
  41099c:	mov	w2, #0x5                   	// #5
  4109a0:	adrp	x1, 443000 <warn@@Base+0x9a24>
  4109a4:	mov	x0, #0x0                   	// #0
  4109a8:	add	x1, x1, #0x891
  4109ac:	bl	401c70 <dcgettext@plt>
  4109b0:	mov	x3, x0
  4109b4:	ldr	w0, [sp, #168]
  4109b8:	str	x3, [sp, #128]
  4109bc:	bl	40719c <ferror@plt+0x545c>
  4109c0:	mov	x1, x0
  4109c4:	ldr	w2, [sp, #176]
  4109c8:	ldr	x3, [sp, #128]
  4109cc:	mov	x0, x3
  4109d0:	bl	401cc0 <printf@plt>
  4109d4:	cmp	x28, #0xf
  4109d8:	b.hi	410a78 <ferror@plt+0xed38>  // b.pmore
  4109dc:	ldr	w1, [sp, #104]
  4109e0:	ldr	w0, [sp, #192]
  4109e4:	cmp	w0, w1
  4109e8:	b.ne	4109f0 <ferror@plt+0xecb0>  // b.any
  4109ec:	cbz	x28, 410a88 <ferror@plt+0xed48>
  4109f0:	mov	w2, #0x5                   	// #5
  4109f4:	adrp	x1, 443000 <warn@@Base+0x9a24>
  4109f8:	mov	x0, #0x0                   	// #0
  4109fc:	add	x1, x1, #0x8ab
  410a00:	bl	401c70 <dcgettext@plt>
  410a04:	mov	x1, x28
  410a08:	bl	4395dc <warn@@Base>
  410a0c:	cmp	x25, #0xf
  410a10:	b.hi	410aa0 <ferror@plt+0xed60>  // b.pmore
  410a14:	ldr	w0, [x19, #44]
  410a18:	sub	w0, w0, #0x1
  410a1c:	cmp	x0, x27
  410a20:	b.ne	410a28 <ferror@plt+0xece8>  // b.any
  410a24:	cbz	x25, 410aac <ferror@plt+0xed6c>
  410a28:	mov	w2, #0x5                   	// #5
  410a2c:	adrp	x1, 443000 <warn@@Base+0x9a24>
  410a30:	mov	x0, #0x0                   	// #0
  410a34:	add	x1, x1, #0x8ca
  410a38:	bl	401c70 <dcgettext@plt>
  410a3c:	mov	x1, x25
  410a40:	b	41054c <ferror@plt+0xe80c>
  410a44:	mov	w2, #0x5                   	// #5
  410a48:	adrp	x1, 443000 <warn@@Base+0x9a24>
  410a4c:	mov	x0, #0x0                   	// #0
  410a50:	add	x1, x1, #0x849
  410a54:	bl	401c70 <dcgettext@plt>
  410a58:	mov	x1, x28
  410a5c:	b	41087c <ferror@plt+0xeb3c>
  410a60:	ldr	x1, [sp, #200]
  410a64:	mov	w2, #0x5                   	// #5
  410a68:	mov	x0, #0x0                   	// #0
  410a6c:	bl	401c70 <dcgettext@plt>
  410a70:	ldr	x2, [sp, #128]
  410a74:	b	410994 <ferror@plt+0xec54>
  410a78:	ldr	x0, [sp, #136]
  410a7c:	sub	x0, x0, x21
  410a80:	cmp	x28, x0
  410a84:	b.hi	41117c <ferror@plt+0xf43c>  // b.pmore
  410a88:	ldr	w0, [sp, #104]
  410a8c:	add	x24, x24, x28
  410a90:	add	x21, x21, x28
  410a94:	add	w0, w0, #0x1
  410a98:	str	w0, [sp, #104]
  410a9c:	b	4108d4 <ferror@plt+0xeb94>
  410aa0:	ldr	x0, [sp, #160]
  410aa4:	cmp	x25, x0
  410aa8:	b.hi	410ab8 <ferror@plt+0xed78>  // b.pmore
  410aac:	add	x26, x26, x25
  410ab0:	add	x27, x27, #0x1
  410ab4:	b	410778 <ferror@plt+0xea38>
  410ab8:	ldr	w0, [x19, #44]
  410abc:	cmp	x0, x27
  410ac0:	b.ls	410328 <ferror@plt+0xe5e8>  // b.plast
  410ac4:	b	41079c <ferror@plt+0xea5c>
  410ac8:	ldr	w27, [x19, #40]
  410acc:	cmp	w27, w1
  410ad0:	b.cs	4102a4 <ferror@plt+0xe564>  // b.hs, b.nlast
  410ad4:	ldr	x2, [x20, #112]
  410ad8:	mov	w3, #0x50                  	// #80
  410adc:	umaddl	x27, w27, w3, x2
  410ae0:	ldr	w2, [x27, #40]
  410ae4:	cmp	w2, w1
  410ae8:	b.cs	4102a4 <ferror@plt+0xe564>  // b.hs, b.nlast
  410aec:	ldr	w0, [x22]
  410af0:	add	x2, sp, #0xe0
  410af4:	mov	x1, x27
  410af8:	ldr	x23, [x19, #32]
  410afc:	cbz	w0, 410b64 <ferror@plt+0xee24>
  410b00:	mov	x0, x20
  410b04:	bl	404c5c <ferror@plt+0x2f1c>
  410b08:	mov	x21, x0
  410b0c:	cbz	x0, 4102a0 <ferror@plt+0xe560>
  410b10:	ldr	w26, [x27, #40]
  410b14:	mov	w1, #0x50                  	// #80
  410b18:	ldr	x0, [x20, #112]
  410b1c:	mov	w2, #0x5                   	// #5
  410b20:	umaddl	x26, w26, w1, x0
  410b24:	adrp	x1, 443000 <warn@@Base+0x9a24>
  410b28:	mov	x0, #0x0                   	// #0
  410b2c:	add	x1, x1, #0x8e8
  410b30:	ldp	x24, x25, [x26, #24]
  410b34:	bl	401c70 <dcgettext@plt>
  410b38:	mov	x1, x20
  410b3c:	mov	x5, x0
  410b40:	mov	x3, #0x1                   	// #1
  410b44:	mov	x0, #0x0                   	// #0
  410b48:	mov	x4, x25
  410b4c:	mov	x2, x24
  410b50:	bl	4032f0 <ferror@plt+0x15b0>
  410b54:	mov	x25, x0
  410b58:	cbnz	x0, 410b70 <ferror@plt+0xee30>
  410b5c:	mov	x0, x21
  410b60:	b	41032c <ferror@plt+0xe5ec>
  410b64:	mov	x0, x20
  410b68:	bl	405020 <ferror@plt+0x32e0>
  410b6c:	b	410b08 <ferror@plt+0xedc8>
  410b70:	lsr	x24, x23, #1
  410b74:	adrp	x2, 443000 <warn@@Base+0x9a24>
  410b78:	mov	x3, x24
  410b7c:	add	x2, x2, #0x8fd
  410b80:	mov	w4, #0x5                   	// #5
  410b84:	adrp	x1, 443000 <warn@@Base+0x9a24>
  410b88:	mov	x0, #0x0                   	// #0
  410b8c:	add	x1, x1, #0x932
  410b90:	bl	401c20 <dcngettext@plt>
  410b94:	mov	x28, x0
  410b98:	mov	x1, x19
  410b9c:	mov	x0, x20
  410ba0:	bl	402fac <ferror@plt+0x126c>
  410ba4:	mov	x1, x0
  410ba8:	mov	x2, x24
  410bac:	mov	x0, x28
  410bb0:	bl	401cc0 <printf@plt>
  410bb4:	adrp	x1, 443000 <warn@@Base+0x9a24>
  410bb8:	add	x1, x1, #0x65c
  410bbc:	mov	w2, #0x5                   	// #5
  410bc0:	mov	x0, #0x0                   	// #0
  410bc4:	bl	401c70 <dcgettext@plt>
  410bc8:	bl	401cc0 <printf@plt>
  410bcc:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  410bd0:	adrp	x1, 440000 <warn@@Base+0x6a24>
  410bd4:	ldr	x2, [x19, #16]
  410bd8:	add	x1, x1, #0x27b
  410bdc:	ldr	x0, [x0, #1040]
  410be0:	bl	401d20 <fprintf@plt>
  410be4:	mov	w2, #0x5                   	// #5
  410be8:	adrp	x1, 443000 <warn@@Base+0x9a24>
  410bec:	mov	x0, #0x0                   	// #0
  410bf0:	add	x1, x1, #0x666
  410bf4:	bl	401c70 <dcgettext@plt>
  410bf8:	mov	x28, x0
  410bfc:	ldr	w2, [x19, #40]
  410c00:	mov	x1, x27
  410c04:	ldr	x4, [x19, #24]
  410c08:	mov	x0, x20
  410c0c:	str	w2, [sp, #104]
  410c10:	str	x4, [sp, #112]
  410c14:	bl	402fac <ferror@plt+0x126c>
  410c18:	mov	x3, x0
  410c1c:	ldr	w2, [sp, #104]
  410c20:	mov	x0, x28
  410c24:	ldr	x4, [sp, #112]
  410c28:	mov	x1, x4
  410c2c:	bl	401cc0 <printf@plt>
  410c30:	ldr	x1, [x22, #2344]
  410c34:	and	x2, x23, #0xfffffffffffffffe
  410c38:	mov	x0, x20
  410c3c:	bl	40d198 <ferror@plt+0xb458>
  410c40:	mov	x23, x0
  410c44:	mov	w2, #0x5                   	// #5
  410c48:	adrp	x1, 443000 <warn@@Base+0x9a24>
  410c4c:	mov	x0, #0x0                   	// #0
  410c50:	add	x1, x1, #0x965
  410c54:	bl	401c70 <dcgettext@plt>
  410c58:	mov	x5, x0
  410c5c:	mov	x3, x24
  410c60:	mov	x2, x23
  410c64:	mov	x1, x20
  410c68:	mov	x4, #0x2                   	// #2
  410c6c:	mov	x0, #0x0                   	// #0
  410c70:	bl	4032f0 <ferror@plt+0x15b0>
  410c74:	mov	x27, x0
  410c78:	cbnz	x0, 410c88 <ferror@plt+0xef48>
  410c7c:	mov	x0, x25
  410c80:	bl	401bd0 <free@plt>
  410c84:	b	410b5c <ferror@plt+0xee1c>
  410c88:	mov	x0, x24
  410c8c:	mov	x1, #0x2                   	// #2
  410c90:	mov	w28, w24
  410c94:	bl	42abd8 <ferror@plt+0x28e98>
  410c98:	mov	x23, x0
  410c9c:	sub	w28, w28, #0x1
  410ca0:	adrp	x3, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  410ca4:	cmn	w28, #0x1
  410ca8:	b.ne	410ccc <ferror@plt+0xef8c>  // b.any
  410cac:	mov	x0, x27
  410cb0:	mov	w27, #0x0                   	// #0
  410cb4:	bl	401bd0 <free@plt>
  410cb8:	cmp	x24, w27, uxtw
  410cbc:	b.hi	410cf0 <ferror@plt+0xefb0>  // b.pmore
  410cc0:	mov	x0, x23
  410cc4:	bl	401bd0 <free@plt>
  410cc8:	b	410c7c <ferror@plt+0xef3c>
  410ccc:	ldr	x4, [x3, #648]
  410cd0:	ubfiz	x2, x28, #1, #32
  410cd4:	add	x0, x27, x2
  410cd8:	mov	w1, #0x2                   	// #2
  410cdc:	str	x2, [sp, #104]
  410ce0:	blr	x4
  410ce4:	ldr	x2, [sp, #104]
  410ce8:	strh	w0, [x23, x2]
  410cec:	b	410c9c <ferror@plt+0xef5c>
  410cf0:	mov	w2, #0x5                   	// #5
  410cf4:	adrp	x1, 443000 <warn@@Base+0x9a24>
  410cf8:	mov	x0, #0x0                   	// #0
  410cfc:	add	x1, x1, #0x979
  410d00:	bl	401c70 <dcgettext@plt>
  410d04:	str	x0, [sp, #136]
  410d08:	mov	w1, w27
  410d0c:	adrp	x0, 443000 <warn@@Base+0x9a24>
  410d10:	add	x0, x0, #0x983
  410d14:	bl	401cc0 <printf@plt>
  410d18:	str	wzr, [sp, #120]
  410d1c:	ldr	w0, [sp, #120]
  410d20:	add	w28, w0, w27
  410d24:	cmp	x28, x24
  410d28:	b.cs	410dd0 <ferror@plt+0xf090>  // b.hs, b.nlast
  410d2c:	ldrh	w1, [x23, x28, lsl #1]
  410d30:	lsl	x0, x28, #1
  410d34:	str	x0, [sp, #152]
  410d38:	add	x0, x23, x28, lsl #1
  410d3c:	str	x0, [sp, #160]
  410d40:	cbz	w1, 410d98 <ferror@plt+0xf058>
  410d44:	cmp	w1, #0x1
  410d48:	b.eq	410de0 <ferror@plt+0xf0a0>  // b.none
  410d4c:	tst	x1, #0x8000
  410d50:	mov	w0, #0x20                  	// #32
  410d54:	and	w1, w1, #0x7fff
  410d58:	mov	w2, #0x68                  	// #104
  410d5c:	csel	w2, w2, w0, ne  // ne = any
  410d60:	adrp	x0, 443000 <warn@@Base+0x9a24>
  410d64:	add	x0, x0, #0x9b1
  410d68:	bl	401cc0 <printf@plt>
  410d6c:	str	w0, [sp, #104]
  410d70:	ldr	x0, [sp, #224]
  410d74:	cmp	x0, x28
  410d78:	b.hi	410df0 <ferror@plt+0xf0b0>  // b.pmore
  410d7c:	adrp	x1, 443000 <warn@@Base+0x9a24>
  410d80:	add	x1, x1, #0x9b7
  410d84:	mov	w2, #0x5                   	// #5
  410d88:	mov	x0, #0x0                   	// #0
  410d8c:	bl	401c70 <dcgettext@plt>
  410d90:	bl	4395dc <warn@@Base>
  410d94:	b	410dbc <ferror@plt+0xf07c>
  410d98:	adrp	x1, 443000 <warn@@Base+0x9a24>
  410d9c:	add	x1, x1, #0x98b
  410da0:	mov	w2, #0x5                   	// #5
  410da4:	mov	x0, #0x0                   	// #0
  410da8:	bl	401c70 <dcgettext@plt>
  410dac:	adrp	x1, 48b000 <warn@@Base+0x51a24>
  410db0:	add	x1, x1, #0x410
  410db4:	ldr	x1, [x1]
  410db8:	bl	401910 <fputs@plt>
  410dbc:	ldr	w0, [sp, #120]
  410dc0:	add	w0, w0, #0x1
  410dc4:	str	w0, [sp, #120]
  410dc8:	cmp	w0, #0x4
  410dcc:	b.ne	410d1c <ferror@plt+0xefdc>  // b.any
  410dd0:	mov	w0, #0xa                   	// #10
  410dd4:	add	w27, w27, #0x4
  410dd8:	bl	401cf0 <putchar@plt>
  410ddc:	b	410cb8 <ferror@plt+0xef78>
  410de0:	adrp	x1, 443000 <warn@@Base+0x9a24>
  410de4:	mov	w2, #0x5                   	// #5
  410de8:	add	x1, x1, #0x99e
  410dec:	b	410da4 <ferror@plt+0xf064>
  410df0:	ldr	x1, [x22, #2232]
  410df4:	cbnz	x1, 410fa4 <ferror@plt+0xf264>
  410df8:	mov	x28, #0x0                   	// #0
  410dfc:	ldr	x0, [sp, #152]
  410e00:	ldrh	w1, [x23, x0]
  410e04:	mov	w0, #0x8001                	// #32769
  410e08:	cmp	w1, w0
  410e0c:	b.eq	410f44 <ferror@plt+0xf204>  // b.none
  410e10:	ldr	x1, [x22, #2248]
  410e14:	cbz	x1, 410f44 <ferror@plt+0xf204>
  410e18:	mov	x0, x20
  410e1c:	mov	x2, #0x14                  	// #20
  410e20:	bl	40d198 <ferror@plt+0xb458>
  410e24:	str	x0, [sp, #112]
  410e28:	adrp	x0, 442000 <warn@@Base+0x8a24>
  410e2c:	add	x0, x0, #0x896
  410e30:	str	x0, [sp, #128]
  410e34:	add	x0, sp, #0x108
  410e38:	str	x0, [sp, #168]
  410e3c:	ldr	x1, [sp, #128]
  410e40:	mov	w2, #0x5                   	// #5
  410e44:	mov	x0, #0x0                   	// #0
  410e48:	bl	401c70 <dcgettext@plt>
  410e4c:	mov	x5, x0
  410e50:	ldr	x2, [sp, #112]
  410e54:	mov	x1, x20
  410e58:	add	x0, sp, #0xf8
  410e5c:	mov	x4, #0x1                   	// #1
  410e60:	mov	x3, #0x14                  	// #20
  410e64:	bl	4032f0 <ferror@plt+0x15b0>
  410e68:	cbnz	x0, 4110ec <ferror@plt+0xf3ac>
  410e6c:	ldr	x0, [sp, #152]
  410e70:	mov	x4, #0x0                   	// #0
  410e74:	ldrh	w1, [x23, x0]
  410e78:	and	w1, w1, #0x7fff
  410e7c:	add	w1, w1, #0x1
  410e80:	and	w1, w1, #0xffff
  410e84:	ldr	x0, [sp, #152]
  410e88:	ldrh	w3, [x23, x0]
  410e8c:	and	w3, w3, #0x7fff
  410e90:	cmp	w3, w1
  410e94:	b.ne	410f44 <ferror@plt+0xf204>  // b.any
  410e98:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  410e9c:	mov	w1, #0x4                   	// #4
  410ea0:	add	x0, sp, #0x104
  410ea4:	str	x4, [sp, #152]
  410ea8:	ldr	x2, [x8, #648]
  410eac:	blr	x2
  410eb0:	mov	x7, x0
  410eb4:	mov	w2, #0x5                   	// #5
  410eb8:	adrp	x1, 442000 <warn@@Base+0x8a24>
  410ebc:	mov	x0, #0x0                   	// #0
  410ec0:	add	x1, x1, #0x8a2
  410ec4:	str	x7, [sp, #128]
  410ec8:	bl	401c70 <dcgettext@plt>
  410ecc:	ldr	x1, [sp, #112]
  410ed0:	mov	x5, x0
  410ed4:	ldr	x7, [sp, #128]
  410ed8:	add	x0, sp, #0xe8
  410edc:	ldr	x4, [sp, #152]
  410ee0:	mov	x3, #0x8                   	// #8
  410ee4:	sub	x2, x1, x4
  410ee8:	mov	x1, x20
  410eec:	add	x2, x2, x7
  410ef0:	mov	x4, #0x1                   	// #1
  410ef4:	bl	4032f0 <ferror@plt+0x15b0>
  410ef8:	cbz	x0, 410dbc <ferror@plt+0xf07c>
  410efc:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  410f00:	mov	w1, #0x4                   	// #4
  410f04:	add	x0, sp, #0xe8
  410f08:	ldr	x2, [x8, #648]
  410f0c:	blr	x2
  410f10:	ldr	x1, [x26, #32]
  410f14:	cmp	x0, x1
  410f18:	b.cs	411158 <ferror@plt+0xf418>  // b.hs, b.nlast
  410f1c:	ldr	x1, [sp, #136]
  410f20:	cmp	x28, #0x0
  410f24:	ccmp	x28, x1, #0x4, ne  // ne = any
  410f28:	b.eq	411150 <ferror@plt+0xf410>  // b.none
  410f2c:	mov	w2, #0x5                   	// #5
  410f30:	adrp	x1, 443000 <warn@@Base+0x9a24>
  410f34:	mov	x0, #0x0                   	// #0
  410f38:	add	x1, x1, #0x9ed
  410f3c:	bl	401c70 <dcgettext@plt>
  410f40:	mov	x28, x0
  410f44:	cbz	x28, 410f7c <ferror@plt+0xf23c>
  410f48:	mov	x0, x28
  410f4c:	bl	401900 <strlen@plt>
  410f50:	mov	x1, x28
  410f54:	adrp	x3, 46c000 <warn@@Base+0x32a24>
  410f58:	mov	w2, #0xc                   	// #12
  410f5c:	add	x3, x3, #0x172
  410f60:	sub	w2, w2, w0
  410f64:	adrp	x0, 443000 <warn@@Base+0x9a24>
  410f68:	add	x0, x0, #0x9f4
  410f6c:	bl	401cc0 <printf@plt>
  410f70:	ldr	w1, [sp, #104]
  410f74:	add	w0, w1, w0
  410f78:	str	w0, [sp, #104]
  410f7c:	ldr	w0, [sp, #104]
  410f80:	cmp	w0, #0x11
  410f84:	b.gt	410dbc <ferror@plt+0xf07c>
  410f88:	mov	w2, #0x20                  	// #32
  410f8c:	mov	w1, #0x12                  	// #18
  410f90:	sub	w1, w1, w0
  410f94:	adrp	x0, 442000 <warn@@Base+0x8a24>
  410f98:	add	x0, x0, #0xfa0
  410f9c:	bl	401cc0 <printf@plt>
  410fa0:	b	410dbc <ferror@plt+0xf07c>
  410fa4:	mov	x0, x20
  410fa8:	mov	x2, #0x10                  	// #16
  410fac:	bl	40d198 <ferror@plt+0xb458>
  410fb0:	str	x0, [sp, #112]
  410fb4:	add	x0, sp, #0xf0
  410fb8:	str	x0, [sp, #184]
  410fbc:	mov	w2, #0x5                   	// #5
  410fc0:	adrp	x1, 442000 <warn@@Base+0x8a24>
  410fc4:	mov	x0, #0x0                   	// #0
  410fc8:	add	x1, x1, #0x8b2
  410fcc:	bl	401c70 <dcgettext@plt>
  410fd0:	mov	x5, x0
  410fd4:	ldr	x2, [sp, #112]
  410fd8:	mov	x1, x20
  410fdc:	add	x0, sp, #0xe8
  410fe0:	mov	x4, #0x1                   	// #1
  410fe4:	mov	x3, #0x10                  	// #16
  410fe8:	bl	4032f0 <ferror@plt+0x15b0>
  410fec:	mov	x28, x0
  410ff0:	cbz	x0, 410dfc <ferror@plt+0xf0bc>
  410ff4:	adrp	x3, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  410ff8:	mov	w1, #0x4                   	// #4
  410ffc:	ldr	x0, [sp, #184]
  411000:	add	x28, x3, #0x288
  411004:	ldr	x2, [x3, #648]
  411008:	blr	x2
  41100c:	mov	x2, x0
  411010:	adrp	x3, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  411014:	add	x0, sp, #0xf4
  411018:	mov	w1, #0x4                   	// #4
  41101c:	str	x2, [sp, #128]
  411020:	ldr	x3, [x3, #648]
  411024:	blr	x3
  411028:	str	x0, [sp, #168]
  41102c:	ldr	x0, [sp, #112]
  411030:	ldr	x2, [sp, #128]
  411034:	add	x0, x2, x0
  411038:	str	x0, [sp, #128]
  41103c:	adrp	x0, 443000 <warn@@Base+0x9a24>
  411040:	add	x0, x0, #0x9d8
  411044:	str	x0, [sp, #176]
  411048:	ldr	x1, [sp, #176]
  41104c:	mov	w2, #0x5                   	// #5
  411050:	mov	x0, #0x0                   	// #0
  411054:	bl	401c70 <dcgettext@plt>
  411058:	mov	x5, x0
  41105c:	ldr	x2, [sp, #128]
  411060:	mov	x1, x20
  411064:	add	x0, sp, #0xf8
  411068:	mov	x4, #0x1                   	// #1
  41106c:	mov	x3, #0x10                  	// #16
  411070:	bl	4032f0 <ferror@plt+0x15b0>
  411074:	cbz	x0, 4110e0 <ferror@plt+0xf3a0>
  411078:	ldr	x2, [x28]
  41107c:	mov	w1, #0x4                   	// #4
  411080:	ldr	x0, [sp, #208]
  411084:	blr	x2
  411088:	mov	x2, x0
  41108c:	ldr	x3, [x28]
  411090:	add	x0, sp, #0xfe
  411094:	mov	w1, #0x2                   	// #2
  411098:	str	x2, [sp, #192]
  41109c:	blr	x3
  4110a0:	and	w0, w0, #0xffff
  4110a4:	ldr	x2, [sp, #192]
  4110a8:	ldr	x1, [sp, #128]
  4110ac:	add	x1, x1, x2
  4110b0:	str	x1, [sp, #128]
  4110b4:	ldr	x1, [sp, #160]
  4110b8:	ldrh	w1, [x1]
  4110bc:	cmp	w1, w0
  4110c0:	b.eq	411198 <ferror@plt+0xf458>  // b.none
  4110c4:	cbnz	x2, 411048 <ferror@plt+0xf308>
  4110c8:	ldr	x0, [sp, #112]
  4110cc:	ldr	x1, [sp, #168]
  4110d0:	add	x0, x0, x1
  4110d4:	str	x0, [sp, #112]
  4110d8:	cbnz	x1, 410fbc <ferror@plt+0xf27c>
  4110dc:	b	410df8 <ferror@plt+0xf0b8>
  4110e0:	mov	x2, #0x0                   	// #0
  4110e4:	mov	w0, #0x0                   	// #0
  4110e8:	b	4110a8 <ferror@plt+0xf368>
  4110ec:	adrp	x3, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  4110f0:	mov	w1, #0x4                   	// #4
  4110f4:	ldr	x0, [sp, #168]
  4110f8:	ldr	x2, [x3, #648]
  4110fc:	blr	x2
  411100:	mov	x4, x0
  411104:	adrp	x3, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  411108:	mov	w1, #0x2                   	// #2
  41110c:	add	x0, sp, #0xfc
  411110:	str	x4, [sp, #176]
  411114:	ldr	x2, [x3, #648]
  411118:	blr	x2
  41111c:	and	w2, w0, #0xffff
  411120:	ldr	x1, [sp, #112]
  411124:	ldr	x4, [sp, #176]
  411128:	add	x1, x1, x4
  41112c:	str	x1, [sp, #112]
  411130:	ldr	x1, [sp, #160]
  411134:	ldrh	w1, [x1]
  411138:	and	w1, w1, #0x7fff
  41113c:	cmp	w1, w0, uxth
  411140:	b.eq	410e84 <ferror@plt+0xf144>  // b.none
  411144:	cbnz	x4, 410e3c <ferror@plt+0xf0fc>
  411148:	mov	w1, w2
  41114c:	b	410e84 <ferror@plt+0xf144>
  411150:	add	x28, x25, x0
  411154:	b	410f44 <ferror@plt+0xf204>
  411158:	ldr	x28, [sp, #136]
  41115c:	b	410f44 <ferror@plt+0xf204>
  411160:	adrp	x1, 443000 <warn@@Base+0x9a24>
  411164:	add	x1, x1, #0xa29
  411168:	mov	w2, #0x5                   	// #5
  41116c:	mov	x0, #0x0                   	// #0
  411170:	bl	401c70 <dcgettext@plt>
  411174:	bl	401cc0 <printf@plt>
  411178:	b	410514 <ferror@plt+0xe7d4>
  41117c:	adrp	x1, 443000 <warn@@Base+0x9a24>
  411180:	add	x1, x1, #0xa50
  411184:	mov	w2, #0x5                   	// #5
  411188:	mov	x0, #0x0                   	// #0
  41118c:	bl	401c70 <dcgettext@plt>
  411190:	bl	4395dc <warn@@Base>
  411194:	b	410a0c <ferror@plt+0xeccc>
  411198:	ldr	x2, [x28]
  41119c:	mov	w1, #0x4                   	// #4
  4111a0:	add	x0, sp, #0x100
  4111a4:	blr	x2
  4111a8:	add	x6, x25, x0
  4111ac:	ldr	x1, [x26, #32]
  4111b0:	cmp	x0, x1
  4111b4:	ldr	x0, [sp, #136]
  4111b8:	csel	x28, x6, x0, cc  // cc = lo, ul, last
  4111bc:	b	410dfc <ferror@plt+0xf0bc>
  4111c0:	sub	sp, sp, #0xe0
  4111c4:	stp	x29, x30, [sp, #16]
  4111c8:	add	x29, sp, #0x10
  4111cc:	stp	x19, x20, [sp, #32]
  4111d0:	adrp	x20, 48b000 <warn@@Base+0x51a24>
  4111d4:	add	x20, x20, #0x420
  4111d8:	mov	x19, x0
  4111dc:	stp	x21, x22, [sp, #48]
  4111e0:	ldr	w0, [x20, #2692]
  4111e4:	stp	x23, x24, [sp, #64]
  4111e8:	stp	x25, x26, [sp, #80]
  4111ec:	stp	x27, x28, [sp, #96]
  4111f0:	cbz	w0, 4112a8 <ferror@plt+0xf568>
  4111f4:	ldr	w22, [x20, #2696]
  4111f8:	cbz	w22, 411750 <ferror@plt+0xfa10>
  4111fc:	adrp	x21, 465000 <warn@@Base+0x2ba24>
  411200:	add	x21, x21, #0x538
  411204:	adrp	x27, 443000 <warn@@Base+0x9a24>
  411208:	add	x21, x21, #0xbc0
  41120c:	add	x25, x20, #0x958
  411210:	add	x27, x27, #0xa7d
  411214:	mov	w24, #0x3                   	// #3
  411218:	mov	w26, #0x1                   	// #1
  41121c:	str	wzr, [sp, #120]
  411220:	ldrsw	x0, [x21, #12]
  411224:	ldr	w23, [x21, #16]
  411228:	ldr	x22, [x25, x0, lsl #3]
  41122c:	ldr	w0, [x21, #8]
  411230:	cbnz	x22, 4119c8 <ferror@plt+0xfc88>
  411234:	cmn	w23, #0x1
  411238:	b.ne	411a5c <ferror@plt+0xfd1c>  // b.any
  41123c:	cmp	w0, #0x17
  411240:	b.ne	411a5c <ferror@plt+0xfd1c>  // b.any
  411244:	b	4119e0 <ferror@plt+0xfca0>
  411248:	mov	w23, #0x1                   	// #1
  41124c:	b	4119f4 <ferror@plt+0xfcb4>
  411250:	ldr	x21, [x20, #2384]
  411254:	adrp	x22, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  411258:	add	x22, x22, #0x288
  41125c:	mov	w0, #0x1                   	// #1
  411260:	mov	x24, #0x0                   	// #0
  411264:	mov	x27, #0x0                   	// #0
  411268:	str	w0, [sp, #128]
  41126c:	str	xzr, [sp, #136]
  411270:	stp	xzr, xzr, [sp, #168]
  411274:	stp	xzr, xzr, [sp, #184]
  411278:	stp	xzr, xzr, [sp, #200]
  41127c:	str	xzr, [sp, #216]
  411280:	ldr	x0, [x20, #2376]
  411284:	ldr	x1, [x20, #2384]
  411288:	add	x0, x1, x0, lsl #4
  41128c:	cmp	x21, x0
  411290:	b.cc	4112cc <ferror@plt+0xf58c>  // b.lo, b.ul, b.last
  411294:	cbz	x24, 4112a0 <ferror@plt+0xf560>
  411298:	mov	x0, x24
  41129c:	bl	401bd0 <free@plt>
  4112a0:	ldr	w0, [sp, #128]
  4112a4:	cbz	w0, 411a74 <ferror@plt+0xfd34>
  4112a8:	mov	w0, #0x1                   	// #1
  4112ac:	ldp	x29, x30, [sp, #16]
  4112b0:	ldp	x19, x20, [sp, #32]
  4112b4:	ldp	x21, x22, [sp, #48]
  4112b8:	ldp	x23, x24, [sp, #64]
  4112bc:	ldp	x25, x26, [sp, #80]
  4112c0:	ldp	x27, x28, [sp, #96]
  4112c4:	add	sp, sp, #0xe0
  4112c8:	ret
  4112cc:	ldr	x0, [x21]
  4112d0:	mov	x1, #0x25                  	// #37
  4112d4:	movk	x1, #0x6000, lsl #16
  4112d8:	cmp	x0, x1
  4112dc:	b.hi	41133c <ferror@plt+0xf5fc>  // b.pmore
  4112e0:	mov	x1, #0x1c                  	// #28
  4112e4:	movk	x1, #0x6000, lsl #16
  4112e8:	cmp	x0, x1
  4112ec:	b.hi	411308 <ferror@plt+0xf5c8>  // b.pmore
  4112f0:	cmp	x0, #0x1
  4112f4:	b.eq	4113cc <ferror@plt+0xf68c>  // b.none
  4112f8:	cmp	x0, #0xa
  4112fc:	b.eq	411374 <ferror@plt+0xf634>  // b.none
  411300:	add	x21, x21, #0x10
  411304:	b	411280 <ferror@plt+0xf540>
  411308:	mov	x1, #0xffffffffffffffe3    	// #-29
  41130c:	movk	x1, #0x9fff, lsl #16
  411310:	add	x0, x0, x1
  411314:	cmp	x0, #0x8
  411318:	b.hi	411300 <ferror@plt+0xf5c0>  // b.pmore
  41131c:	cmp	w0, #0x8
  411320:	b.hi	411300 <ferror@plt+0xf5c0>  // b.pmore
  411324:	adrp	x1, 459000 <warn@@Base+0x1fa24>
  411328:	add	x1, x1, #0x540
  41132c:	ldrh	w0, [x1, w0, uxtw #1]
  411330:	adr	x1, 41133c <ferror@plt+0xf5fc>
  411334:	add	x0, x1, w0, sxth #2
  411338:	br	x0
  41133c:	mov	x1, #0x45                  	// #69
  411340:	movk	x1, #0x6000, lsl #16
  411344:	cmp	x0, x1
  411348:	b.eq	4115c4 <ferror@plt+0xf884>  // b.none
  41134c:	add	x1, x1, #0x4
  411350:	cmp	x0, x1
  411354:	b.eq	4113f0 <ferror@plt+0xf6b0>  // b.none
  411358:	mov	x1, #0x41                  	// #65
  41135c:	movk	x1, #0x6000, lsl #16
  411360:	cmp	x0, x1
  411364:	b.ne	411300 <ferror@plt+0xf5c0>  // b.any
  411368:	ldr	x0, [x21, #8]
  41136c:	str	x0, [sp, #136]
  411370:	b	411300 <ferror@plt+0xf5c0>
  411374:	ldr	x27, [x21, #8]
  411378:	cbnz	x24, 411300 <ferror@plt+0xf5c0>
  41137c:	ldr	x0, [sp, #136]
  411380:	mov	w2, #0x5                   	// #5
  411384:	ldr	x23, [x20, #2368]
  411388:	adrp	x1, 443000 <warn@@Base+0x9a24>
  41138c:	add	x1, x1, #0xabb
  411390:	add	x23, x0, x23
  411394:	mov	x0, #0x0                   	// #0
  411398:	bl	401c70 <dcgettext@plt>
  41139c:	mov	x5, x0
  4113a0:	mov	x4, x27
  4113a4:	mov	x2, x23
  4113a8:	mov	x1, x19
  4113ac:	mov	x3, #0x1                   	// #1
  4113b0:	mov	x0, #0x0                   	// #0
  4113b4:	bl	4032f0 <ferror@plt+0x15b0>
  4113b8:	mov	x24, x0
  4113bc:	b	411300 <ferror@plt+0xf5c0>
  4113c0:	ldr	x0, [x21, #8]
  4113c4:	str	x0, [sp, #184]
  4113c8:	b	411300 <ferror@plt+0xf5c0>
  4113cc:	ldr	x0, [x21, #8]
  4113d0:	str	x0, [sp, #192]
  4113d4:	b	411300 <ferror@plt+0xf5c0>
  4113d8:	ldr	x0, [x21, #8]
  4113dc:	str	x0, [sp, #200]
  4113e0:	b	411300 <ferror@plt+0xf5c0>
  4113e4:	ldr	x0, [x21, #8]
  4113e8:	str	x0, [sp, #208]
  4113ec:	b	411300 <ferror@plt+0xf5c0>
  4113f0:	ldr	x0, [x21, #8]
  4113f4:	mov	w2, #0x5                   	// #5
  4113f8:	ldr	x28, [sp, #208]
  4113fc:	adrp	x1, 443000 <warn@@Base+0x9a24>
  411400:	ldr	x23, [x20, #2368]
  411404:	add	x1, x1, #0xad2
  411408:	str	x0, [sp, #216]
  41140c:	add	x23, x0, x23
  411410:	mov	x0, #0x0                   	// #0
  411414:	bl	401c70 <dcgettext@plt>
  411418:	mov	x5, x0
  41141c:	lsl	x4, x28, #5
  411420:	mov	x2, x23
  411424:	mov	x1, x19
  411428:	mov	x3, #0x1                   	// #1
  41142c:	mov	x0, #0x0                   	// #0
  411430:	bl	4032f0 <ferror@plt+0x15b0>
  411434:	mov	x25, x0
  411438:	cbz	x0, 411748 <ferror@plt+0xfa08>
  41143c:	ldr	x23, [sp, #192]
  411440:	cmp	x23, w27, uxtw
  411444:	b.cs	4114b0 <ferror@plt+0xf770>  // b.hs, b.nlast
  411448:	add	x23, x24, x23
  41144c:	mov	w2, #0x5                   	// #5
  411450:	adrp	x1, 443000 <warn@@Base+0x9a24>
  411454:	mov	x0, #0x0                   	// #0
  411458:	add	x1, x1, #0xb2a
  41145c:	bl	401c70 <dcgettext@plt>
  411460:	mov	x26, #0x0                   	// #0
  411464:	ldr	w1, [sp, #200]
  411468:	mov	x2, x23
  41146c:	ldr	x3, [sp, #184]
  411470:	add	x23, x25, #0x18
  411474:	bl	401cc0 <printf@plt>
  411478:	adrp	x1, 443000 <warn@@Base+0x9a24>
  41147c:	add	x1, x1, #0xb61
  411480:	mov	w2, #0x5                   	// #5
  411484:	mov	x0, #0x0                   	// #0
  411488:	bl	401c70 <dcgettext@plt>
  41148c:	bl	401cc0 <printf@plt>
  411490:	adrp	x0, 442000 <warn@@Base+0x8a24>
  411494:	add	x0, x0, #0x555
  411498:	str	x0, [sp, #144]
  41149c:	cmp	x26, x28
  4114a0:	b.lt	4114d8 <ferror@plt+0xf798>  // b.tstop
  4114a4:	mov	x0, x25
  4114a8:	bl	401bd0 <free@plt>
  4114ac:	b	411300 <ferror@plt+0xf5c0>
  4114b0:	mov	w2, #0x5                   	// #5
  4114b4:	adrp	x1, 443000 <warn@@Base+0x9a24>
  4114b8:	mov	x0, #0x0                   	// #0
  4114bc:	add	x1, x1, #0xaef
  4114c0:	bl	401c70 <dcgettext@plt>
  4114c4:	mov	x1, x23
  4114c8:	adrp	x23, 445000 <warn@@Base+0xba24>
  4114cc:	bl	4395dc <warn@@Base>
  4114d0:	add	x23, x23, #0x861
  4114d4:	b	41144c <ferror@plt+0xf70c>
  4114d8:	ldr	x2, [x22]
  4114dc:	mov	w1, #0x4                   	// #4
  4114e0:	sub	x0, x23, #0xc
  4114e4:	blr	x2
  4114e8:	mov	w1, w0
  4114ec:	ldr	x0, [sp, #144]
  4114f0:	bl	401cc0 <printf@plt>
  4114f4:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  4114f8:	mov	w1, #0x8                   	// #8
  4114fc:	ldr	x2, [x22]
  411500:	ldr	x3, [x0, #1040]
  411504:	sub	x0, x23, #0x18
  411508:	str	x3, [sp, #152]
  41150c:	blr	x2
  411510:	mov	x2, x0
  411514:	ldr	x3, [sp, #152]
  411518:	adrp	x1, 440000 <warn@@Base+0x6a24>
  41151c:	add	x1, x1, #0x27b
  411520:	mov	x0, x3
  411524:	bl	401d20 <fprintf@plt>
  411528:	ldr	x2, [x22]
  41152c:	mov	w1, #0x4                   	// #4
  411530:	sub	x0, x23, #0x10
  411534:	blr	x2
  411538:	mov	x2, x0
  41153c:	mov	w0, w0
  411540:	bl	40254c <ferror@plt+0x80c>
  411544:	mov	x1, x0
  411548:	cbnz	x0, 4115a8 <ferror@plt+0xf868>
  41154c:	adrp	x0, 443000 <warn@@Base+0x9a24>
  411550:	mov	w1, w2
  411554:	add	x0, x0, #0xba8
  411558:	bl	401cc0 <printf@plt>
  41155c:	ldr	x2, [x22]
  411560:	mov	x0, x23
  411564:	mov	w1, #0x4                   	// #4
  411568:	add	x26, x26, #0x1
  41156c:	blr	x2
  411570:	mov	w1, w0
  411574:	adrp	x0, 443000 <warn@@Base+0x9a24>
  411578:	add	x0, x0, #0xbcf
  41157c:	bl	401cc0 <printf@plt>
  411580:	ldr	x2, [x22]
  411584:	add	x0, x23, #0x4
  411588:	mov	w1, #0x4                   	// #4
  41158c:	add	x23, x23, #0x20
  411590:	blr	x2
  411594:	mov	w1, w0
  411598:	adrp	x0, 447000 <warn@@Base+0xda24>
  41159c:	add	x0, x0, #0x952
  4115a0:	bl	401cc0 <printf@plt>
  4115a4:	b	41149c <ferror@plt+0xf75c>
  4115a8:	adrp	x0, 443000 <warn@@Base+0x9a24>
  4115ac:	add	x0, x0, #0xbc7
  4115b0:	bl	401cc0 <printf@plt>
  4115b4:	b	41155c <ferror@plt+0xf81c>
  4115b8:	ldr	x0, [x21, #8]
  4115bc:	str	x0, [sp, #168]
  4115c0:	b	411300 <ferror@plt+0xf5c0>
  4115c4:	ldr	x0, [x21, #8]
  4115c8:	str	x0, [sp, #176]
  4115cc:	ldr	x23, [x20, #2368]
  4115d0:	mov	w2, #0x5                   	// #5
  4115d4:	adrp	x1, 443000 <warn@@Base+0x9a24>
  4115d8:	add	x1, x1, #0xbd4
  4115dc:	add	x23, x0, x23
  4115e0:	ldr	x0, [sp, #168]
  4115e4:	str	x0, [sp, #144]
  4115e8:	mov	x0, #0x0                   	// #0
  4115ec:	bl	401c70 <dcgettext@plt>
  4115f0:	mov	x5, x0
  4115f4:	mov	x4, #0x28                  	// #40
  4115f8:	ldr	x0, [sp, #144]
  4115fc:	mov	x2, x23
  411600:	mov	x1, x19
  411604:	mov	x3, #0x1                   	// #1
  411608:	mul	x4, x0, x4
  41160c:	mov	x0, #0x0                   	// #0
  411610:	bl	4032f0 <ferror@plt+0x15b0>
  411614:	mov	x25, x0
  411618:	cbz	x0, 411748 <ferror@plt+0xfa08>
  41161c:	adrp	x1, 443000 <warn@@Base+0x9a24>
  411620:	add	x1, x1, #0xbf6
  411624:	mov	w2, #0x5                   	// #5
  411628:	mov	x0, #0x0                   	// #0
  41162c:	bl	401c70 <dcgettext@plt>
  411630:	adrp	x26, 442000 <warn@@Base+0x8a24>
  411634:	bl	401cc0 <printf@plt>
  411638:	add	x23, x25, #0x10
  41163c:	adrp	x1, 443000 <warn@@Base+0x9a24>
  411640:	add	x26, x26, #0x555
  411644:	add	x1, x1, #0xc05
  411648:	mov	w2, #0x5                   	// #5
  41164c:	mov	x28, #0x0                   	// #0
  411650:	mov	x0, #0x0                   	// #0
  411654:	bl	401c70 <dcgettext@plt>
  411658:	bl	401cc0 <printf@plt>
  41165c:	ldr	x0, [sp, #144]
  411660:	cmp	x28, x0
  411664:	b.ge	4114a4 <ferror@plt+0xf764>  // b.tcont
  411668:	ldr	x2, [x22]
  41166c:	mov	w1, #0x4                   	// #4
  411670:	sub	x0, x23, #0x4
  411674:	blr	x2
  411678:	mov	w1, w0
  41167c:	mov	x0, x26
  411680:	bl	401cc0 <printf@plt>
  411684:	ldr	x2, [x22]
  411688:	mov	w1, #0x8                   	// #8
  41168c:	sub	x0, x23, #0x10
  411690:	blr	x2
  411694:	mov	x1, x0
  411698:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  41169c:	add	x0, x0, #0x197
  4116a0:	bl	401cc0 <printf@plt>
  4116a4:	ldr	x2, [x22]
  4116a8:	mov	w1, #0x4                   	// #4
  4116ac:	sub	x0, x23, #0x8
  4116b0:	blr	x2
  4116b4:	mov	x2, x0
  4116b8:	mov	w0, w0
  4116bc:	bl	40254c <ferror@plt+0x80c>
  4116c0:	mov	x1, x0
  4116c4:	cbnz	x0, 411738 <ferror@plt+0xf9f8>
  4116c8:	adrp	x0, 443000 <warn@@Base+0x9a24>
  4116cc:	mov	w1, w2
  4116d0:	add	x0, x0, #0xc51
  4116d4:	bl	401cc0 <printf@plt>
  4116d8:	ldr	x2, [x22]
  4116dc:	mov	x0, x23
  4116e0:	mov	w1, #0x8                   	// #8
  4116e4:	add	x28, x28, #0x1
  4116e8:	blr	x2
  4116ec:	mov	w1, #0x5                   	// #5
  4116f0:	bl	4061a0 <ferror@plt+0x4460>
  4116f4:	ldr	x2, [x22]
  4116f8:	add	x0, x23, #0x10
  4116fc:	mov	w1, #0x4                   	// #4
  411700:	blr	x2
  411704:	mov	w1, w0
  411708:	mov	x0, x26
  41170c:	bl	401cc0 <printf@plt>
  411710:	ldr	x2, [x22]
  411714:	add	x0, x23, #0x8
  411718:	mov	w1, #0x8                   	// #8
  41171c:	add	x23, x23, #0x28
  411720:	blr	x2
  411724:	mov	x1, x0
  411728:	adrp	x0, 448000 <warn@@Base+0xea24>
  41172c:	add	x0, x0, #0xd40
  411730:	bl	401cc0 <printf@plt>
  411734:	b	41165c <ferror@plt+0xf91c>
  411738:	adrp	x0, 443000 <warn@@Base+0x9a24>
  41173c:	add	x0, x0, #0xc6e
  411740:	bl	401cc0 <printf@plt>
  411744:	b	4116d8 <ferror@plt+0xf998>
  411748:	str	wzr, [sp, #128]
  41174c:	b	411300 <ferror@plt+0xf5c0>
  411750:	ldr	x21, [x19, #112]
  411754:	adrp	x25, 443000 <warn@@Base+0x9a24>
  411758:	add	x0, x25, #0xca6
  41175c:	adrp	x26, 444000 <warn@@Base+0xaa24>
  411760:	mov	x24, #0x0                   	// #0
  411764:	str	x0, [sp, #120]
  411768:	add	x0, x26, #0xa22
  41176c:	str	x0, [sp, #128]
  411770:	ldr	w0, [x19, #100]
  411774:	cmp	x0, x24
  411778:	b.hi	4117b0 <ferror@plt+0xfa70>  // b.pmore
  41177c:	cbnz	w22, 4112a8 <ferror@plt+0xf568>
  411780:	ldr	x1, [x20, #2456]
  411784:	mov	w2, #0x5                   	// #5
  411788:	ldr	x0, [x20, #2536]
  41178c:	orr	x0, x0, x1
  411790:	ldr	x1, [x20, #2408]
  411794:	orr	x0, x0, x1
  411798:	cbnz	x0, 4119a4 <ferror@plt+0xfc64>
  41179c:	adrp	x1, 443000 <warn@@Base+0x9a24>
  4117a0:	add	x1, x1, #0xcc0
  4117a4:	bl	401c70 <dcgettext@plt>
  4117a8:	bl	401cc0 <printf@plt>
  4117ac:	b	4112a8 <ferror@plt+0xf568>
  4117b0:	ldr	w0, [x21, #4]
  4117b4:	cmp	w0, #0x4
  4117b8:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  4117bc:	b.ne	411934 <ferror@plt+0xfbf4>  // b.any
  4117c0:	ldr	x23, [x21, #32]
  4117c4:	cbz	x23, 411934 <ferror@plt+0xfbf4>
  4117c8:	ldr	x1, [sp, #120]
  4117cc:	mov	w2, #0x5                   	// #5
  4117d0:	mov	x0, #0x0                   	// #0
  4117d4:	ldr	x27, [x21, #24]
  4117d8:	bl	401c70 <dcgettext@plt>
  4117dc:	bl	401cc0 <printf@plt>
  4117e0:	ldr	x0, [x19, #128]
  4117e4:	cbnz	x0, 411940 <ferror@plt+0xfc00>
  4117e8:	ldr	w1, [x21]
  4117ec:	adrp	x0, 46c000 <warn@@Base+0x32a24>
  4117f0:	add	x0, x0, #0x8d0
  4117f4:	bl	401cc0 <printf@plt>
  4117f8:	ldr	x28, [x21, #56]
  4117fc:	mov	w4, #0x5                   	// #5
  411800:	ldr	x2, [sp, #128]
  411804:	adrp	x1, 444000 <warn@@Base+0xaa24>
  411808:	udiv	x28, x23, x28
  41180c:	add	x1, x1, #0xa5e
  411810:	mov	x0, #0x0                   	// #0
  411814:	mov	x3, x28
  411818:	bl	401c20 <dcngettext@plt>
  41181c:	mov	x2, x28
  411820:	mov	x1, x27
  411824:	bl	401cc0 <printf@plt>
  411828:	ldr	w7, [x21, #40]
  41182c:	ldr	w0, [x21, #4]
  411830:	cmp	w0, #0x4
  411834:	cset	w28, eq  // eq = none
  411838:	cbz	w7, 411978 <ferror@plt+0xfc38>
  41183c:	ldr	w0, [x19, #100]
  411840:	cmp	w7, w0
  411844:	b.cs	411978 <ferror@plt+0xfc38>  // b.hs, b.nlast
  411848:	ldr	x0, [x19, #112]
  41184c:	mov	w1, #0x50                  	// #80
  411850:	umaddl	x26, w7, w1, x0
  411854:	ldr	w0, [x26, #4]
  411858:	cmp	w0, #0x2
  41185c:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  411860:	b.ne	411934 <ferror@plt+0xfbf4>  // b.any
  411864:	ldr	w0, [x20]
  411868:	add	x2, sp, #0xb8
  41186c:	mov	x1, x26
  411870:	cbz	w0, 411960 <ferror@plt+0xfc20>
  411874:	mov	x0, x19
  411878:	bl	404c5c <ferror@plt+0x2f1c>
  41187c:	mov	x25, x0
  411880:	cbz	x0, 411934 <ferror@plt+0xfbf4>
  411884:	ldr	w6, [x26, #40]
  411888:	cbz	w6, 41196c <ferror@plt+0xfc2c>
  41188c:	ldr	w0, [x19, #100]
  411890:	cmp	w6, w0
  411894:	b.cs	41196c <ferror@plt+0xfc2c>  // b.hs, b.nlast
  411898:	ldr	x0, [x19, #112]
  41189c:	mov	w1, #0x50                  	// #80
  4118a0:	mov	w2, #0x5                   	// #5
  4118a4:	umaddl	x6, w6, w1, x0
  4118a8:	adrp	x1, 443000 <warn@@Base+0x9a24>
  4118ac:	mov	x0, #0x0                   	// #0
  4118b0:	add	x1, x1, #0x14c
  4118b4:	ldp	x22, x4, [x6, #24]
  4118b8:	stp	x4, x6, [sp, #136]
  4118bc:	bl	401c70 <dcgettext@plt>
  4118c0:	mov	x5, x0
  4118c4:	ldr	x4, [sp, #136]
  4118c8:	mov	x2, x22
  4118cc:	mov	x1, x19
  4118d0:	mov	x3, #0x1                   	// #1
  4118d4:	mov	x0, #0x0                   	// #0
  4118d8:	bl	4032f0 <ferror@plt+0x15b0>
  4118dc:	mov	x22, x0
  4118e0:	cbz	x0, 411970 <ferror@plt+0xfc30>
  4118e4:	ldr	x6, [sp, #144]
  4118e8:	ldr	x6, [x6, #32]
  4118ec:	mov	w7, w28
  4118f0:	ldr	w0, [x26, #4]
  4118f4:	mov	x5, x22
  4118f8:	ldr	x4, [sp, #184]
  4118fc:	cmp	w0, #0xb
  411900:	cset	w0, eq  // eq = none
  411904:	str	w0, [sp]
  411908:	mov	x3, x25
  41190c:	mov	x2, x23
  411910:	mov	x1, x27
  411914:	mov	x0, x19
  411918:	bl	40d67c <ferror@plt+0xb93c>
  41191c:	cbz	x22, 411928 <ferror@plt+0xfbe8>
  411920:	mov	x0, x22
  411924:	bl	401bd0 <free@plt>
  411928:	mov	x0, x25
  41192c:	bl	401bd0 <free@plt>
  411930:	mov	w22, #0x1                   	// #1
  411934:	add	x24, x24, #0x1
  411938:	add	x21, x21, #0x50
  41193c:	b	411770 <ferror@plt+0xfa30>
  411940:	mov	x1, x21
  411944:	mov	x0, x19
  411948:	bl	402fac <ferror@plt+0x126c>
  41194c:	mov	x1, x0
  411950:	adrp	x0, 443000 <warn@@Base+0x9a24>
  411954:	add	x0, x0, #0xcbb
  411958:	bl	401cc0 <printf@plt>
  41195c:	b	4117f8 <ferror@plt+0xfab8>
  411960:	mov	x0, x19
  411964:	bl	405020 <ferror@plt+0x32e0>
  411968:	b	41187c <ferror@plt+0xfb3c>
  41196c:	mov	x22, #0x0                   	// #0
  411970:	mov	x6, #0x0                   	// #0
  411974:	b	4118ec <ferror@plt+0xfbac>
  411978:	str	wzr, [sp]
  41197c:	mov	w7, w28
  411980:	mov	x2, x23
  411984:	mov	x1, x27
  411988:	mov	x0, x19
  41198c:	mov	x6, #0x0                   	// #0
  411990:	mov	x5, #0x0                   	// #0
  411994:	mov	x4, #0x0                   	// #0
  411998:	mov	x3, #0x0                   	// #0
  41199c:	bl	40d67c <ferror@plt+0xb93c>
  4119a0:	b	411930 <ferror@plt+0xfbf0>
  4119a4:	adrp	x1, 443000 <warn@@Base+0x9a24>
  4119a8:	add	x1, x1, #0xce9
  4119ac:	mov	x0, #0x0                   	// #0
  4119b0:	bl	401c70 <dcgettext@plt>
  4119b4:	bl	401cc0 <printf@plt>
  4119b8:	adrp	x1, 443000 <warn@@Base+0x9a24>
  4119bc:	mov	w2, #0x5                   	// #5
  4119c0:	add	x1, x1, #0xd18
  4119c4:	b	411a88 <ferror@plt+0xfd48>
  4119c8:	mov	w1, #0x1                   	// #1
  4119cc:	str	w1, [sp, #120]
  4119d0:	cmn	w23, #0x1
  4119d4:	b.ne	4119f8 <ferror@plt+0xfcb8>  // b.any
  4119d8:	cmp	w0, #0x17
  4119dc:	b.ne	4119f8 <ferror@plt+0xfcb8>  // b.any
  4119e0:	ldr	x1, [x25, #160]
  4119e4:	cmp	x1, #0x7
  4119e8:	b.eq	411248 <ferror@plt+0xf508>  // b.none
  4119ec:	cmp	x1, #0x11
  4119f0:	csetm	w23, ne  // ne = any
  4119f4:	cbz	x22, 411a5c <ferror@plt+0xfd1c>
  4119f8:	ldr	x4, [x21]
  4119fc:	mov	x1, x27
  411a00:	mov	w2, #0x5                   	// #5
  411a04:	str	x4, [sp, #128]
  411a08:	ldr	x28, [x25, w0, sxtw #3]
  411a0c:	mov	x0, #0x0                   	// #0
  411a10:	bl	401c70 <dcgettext@plt>
  411a14:	ldr	x4, [sp, #128]
  411a18:	mov	x3, x22
  411a1c:	mov	x2, x28
  411a20:	mov	x1, x4
  411a24:	bl	401cc0 <printf@plt>
  411a28:	mov	x2, x22
  411a2c:	mov	x1, x28
  411a30:	mov	x0, x19
  411a34:	bl	40d198 <ferror@plt+0xb458>
  411a38:	add	x8, x20, #0x880
  411a3c:	mov	x1, x0
  411a40:	mov	w7, w23
  411a44:	mov	x2, x22
  411a48:	mov	x0, x19
  411a4c:	ldp	x3, x5, [x8]
  411a50:	ldp	x4, x6, [x8, #24]
  411a54:	str	w26, [sp]
  411a58:	bl	40d67c <ferror@plt+0xb93c>
  411a5c:	add	x21, x21, #0x18
  411a60:	subs	w24, w24, #0x1
  411a64:	b.ne	411220 <ferror@plt+0xf4e0>  // b.any
  411a68:	mov	x0, x19
  411a6c:	bl	402ae8 <ferror@plt+0xda8>
  411a70:	cbnz	w0, 411250 <ferror@plt+0xf510>
  411a74:	ldr	w0, [sp, #120]
  411a78:	cbnz	w0, 4112a8 <ferror@plt+0xf568>
  411a7c:	adrp	x1, 443000 <warn@@Base+0x9a24>
  411a80:	add	x1, x1, #0xc75
  411a84:	mov	w2, #0x5                   	// #5
  411a88:	mov	x0, #0x0                   	// #0
  411a8c:	b	4117a4 <ferror@plt+0xfa64>
  411a90:	stp	x29, x30, [sp, #-128]!
  411a94:	mov	x29, sp
  411a98:	stp	x21, x22, [sp, #32]
  411a9c:	mov	x21, x0
  411aa0:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  411aa4:	add	x22, x0, #0x420
  411aa8:	stp	x19, x20, [sp, #16]
  411aac:	ldr	w1, [x21, #92]
  411ab0:	stp	x23, x24, [sp, #48]
  411ab4:	stp	x25, x26, [sp, #64]
  411ab8:	stp	x27, x28, [sp, #80]
  411abc:	str	xzr, [x22, #2352]
  411ac0:	str	xzr, [x22, #2368]
  411ac4:	cbnz	w1, 411b34 <ferror@plt+0xfdf4>
  411ac8:	ldr	x0, [x21, #48]
  411acc:	cbz	x0, 411b08 <ferror@plt+0xfdc8>
  411ad0:	adrp	x1, 443000 <warn@@Base+0x9a24>
  411ad4:	add	x1, x1, #0xe35
  411ad8:	mov	w2, #0x5                   	// #5
  411adc:	mov	x0, #0x0                   	// #0
  411ae0:	bl	401c70 <dcgettext@plt>
  411ae4:	bl	4395dc <warn@@Base>
  411ae8:	mov	w0, #0x0                   	// #0
  411aec:	ldp	x19, x20, [sp, #16]
  411af0:	ldp	x21, x22, [sp, #32]
  411af4:	ldp	x23, x24, [sp, #48]
  411af8:	ldp	x25, x26, [sp, #64]
  411afc:	ldp	x27, x28, [sp, #80]
  411b00:	ldp	x29, x30, [sp], #128
  411b04:	ret
  411b08:	ldr	w0, [x22, #2732]
  411b0c:	cbnz	w0, 411b18 <ferror@plt+0xfdd8>
  411b10:	mov	w0, #0x1                   	// #1
  411b14:	b	411aec <ferror@plt+0xfdac>
  411b18:	adrp	x1, 443000 <warn@@Base+0x9a24>
  411b1c:	add	x1, x1, #0xe94
  411b20:	mov	w2, #0x5                   	// #5
  411b24:	mov	x0, #0x0                   	// #0
  411b28:	bl	401c70 <dcgettext@plt>
  411b2c:	bl	401cc0 <printf@plt>
  411b30:	b	411b10 <ferror@plt+0xfdd0>
  411b34:	mov	x20, x0
  411b38:	ldr	w0, [x22, #2732]
  411b3c:	cbz	w0, 411bf0 <ferror@plt+0xfeb0>
  411b40:	ldr	w0, [x22, #2172]
  411b44:	cbnz	w0, 411bf0 <ferror@plt+0xfeb0>
  411b48:	mov	w2, #0x5                   	// #5
  411b4c:	adrp	x1, 443000 <warn@@Base+0x9a24>
  411b50:	mov	x0, #0x0                   	// #0
  411b54:	add	x1, x1, #0xec1
  411b58:	bl	401c70 <dcgettext@plt>
  411b5c:	mov	x19, x0
  411b60:	ldrh	w0, [x21, #80]
  411b64:	bl	403534 <ferror@plt+0x17f4>
  411b68:	mov	x1, x0
  411b6c:	mov	x0, x19
  411b70:	bl	401cc0 <printf@plt>
  411b74:	mov	w2, #0x5                   	// #5
  411b78:	adrp	x1, 443000 <warn@@Base+0x9a24>
  411b7c:	mov	x0, #0x0                   	// #0
  411b80:	add	x1, x1, #0xed7
  411b84:	bl	401c70 <dcgettext@plt>
  411b88:	mov	x19, x0
  411b8c:	ldr	x1, [x21, #40]
  411b90:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  411b94:	add	x0, x0, #0xe5
  411b98:	bl	40327c <ferror@plt+0x153c>
  411b9c:	mov	x1, x0
  411ba0:	mov	x0, x19
  411ba4:	bl	401cc0 <printf@plt>
  411ba8:	ldr	w3, [x21, #92]
  411bac:	mov	w4, #0x5                   	// #5
  411bb0:	adrp	x2, 443000 <warn@@Base+0x9a24>
  411bb4:	adrp	x1, 443000 <warn@@Base+0x9a24>
  411bb8:	add	x2, x2, #0xee9
  411bbc:	add	x1, x1, #0xf1e
  411bc0:	mov	x0, #0x0                   	// #0
  411bc4:	bl	401c20 <dcngettext@plt>
  411bc8:	ldr	w23, [x21, #92]
  411bcc:	ldr	x1, [x21, #48]
  411bd0:	mov	x19, x0
  411bd4:	adrp	x0, 446000 <warn@@Base+0xca24>
  411bd8:	add	x0, x0, #0x3a2
  411bdc:	bl	40327c <ferror@plt+0x153c>
  411be0:	mov	x2, x0
  411be4:	mov	w1, w23
  411be8:	mov	x0, x19
  411bec:	bl	401cc0 <printf@plt>
  411bf0:	mov	x0, x21
  411bf4:	bl	40cdf0 <ferror@plt+0xb0b0>
  411bf8:	cbz	w0, 411b10 <ferror@plt+0xfdd0>
  411bfc:	ldr	w0, [x22, #2732]
  411c00:	cbz	w0, 411c3c <ferror@plt+0xfefc>
  411c04:	adrp	x1, 443000 <warn@@Base+0x9a24>
  411c08:	add	x1, x1, #0xf51
  411c0c:	mov	w2, #0x5                   	// #5
  411c10:	mov	x0, #0x0                   	// #0
  411c14:	bl	401c70 <dcgettext@plt>
  411c18:	bl	401cc0 <printf@plt>
  411c1c:	ldr	w0, [x20, #1056]
  411c20:	cbz	w0, 411d28 <ferror@plt+0xffe8>
  411c24:	adrp	x1, 443000 <warn@@Base+0x9a24>
  411c28:	add	x1, x1, #0xf64
  411c2c:	mov	w2, #0x5                   	// #5
  411c30:	mov	x0, #0x0                   	// #0
  411c34:	bl	401c70 <dcgettext@plt>
  411c38:	bl	401cc0 <printf@plt>
  411c3c:	adrp	x23, 465000 <warn@@Base+0x2ba24>
  411c40:	add	x23, x23, #0x538
  411c44:	ldr	x20, [x21, #120]
  411c48:	adrp	x26, 444000 <warn@@Base+0xaa24>
  411c4c:	add	x27, x23, #0xcf0
  411c50:	add	x26, x26, #0xb8
  411c54:	mov	x25, #0x0                   	// #0
  411c58:	mov	w24, #0x0                   	// #0
  411c5c:	ldr	w1, [x21, #92]
  411c60:	ldr	w0, [x22, #2732]
  411c64:	cmp	w24, w1
  411c68:	b.cc	411d68 <ferror@plt+0x10028>  // b.lo, b.ul, b.last
  411c6c:	cbz	w0, 411b10 <ferror@plt+0xfdd0>
  411c70:	ldr	x0, [x21, #112]
  411c74:	cbz	x0, 411b10 <ferror@plt+0xfdd0>
  411c78:	ldr	x0, [x21, #128]
  411c7c:	cbz	x0, 411b10 <ferror@plt+0xfdd0>
  411c80:	adrp	x1, 444000 <warn@@Base+0xaa24>
  411c84:	add	x1, x1, #0x34b
  411c88:	mov	w2, #0x5                   	// #5
  411c8c:	mov	x0, #0x0                   	// #0
  411c90:	bl	401c70 <dcgettext@plt>
  411c94:	adrp	x19, 46a000 <warn@@Base+0x30a24>
  411c98:	bl	401cc0 <printf@plt>
  411c9c:	mov	x20, #0xffffffffffff1ab0    	// #-58704
  411ca0:	adrp	x1, 444000 <warn@@Base+0xaa24>
  411ca4:	add	x19, x19, #0x791
  411ca8:	add	x1, x1, #0x36a
  411cac:	mov	w2, #0x5                   	// #5
  411cb0:	mov	w24, #0x0                   	// #0
  411cb4:	movk	x20, #0x9b8b, lsl #16
  411cb8:	mov	x0, #0x0                   	// #0
  411cbc:	bl	401c70 <dcgettext@plt>
  411cc0:	bl	401cc0 <printf@plt>
  411cc4:	ldr	w0, [x21, #92]
  411cc8:	cmp	w24, w0
  411ccc:	b.cs	411b10 <ferror@plt+0xfdd0>  // b.hs, b.nlast
  411cd0:	ldp	x22, x23, [x21, #112]
  411cd4:	ubfiz	x0, x24, #6, #32
  411cd8:	mov	x26, #0xffffffffffff1aab    	// #-58709
  411cdc:	mov	x27, #0xe552                	// #58706
  411ce0:	mov	w1, w24
  411ce4:	mov	w25, #0x1                   	// #1
  411ce8:	movk	x26, #0x9b8b, lsl #16
  411cec:	movk	x27, #0x6474, lsl #16
  411cf0:	add	x23, x23, x0
  411cf4:	add	x22, x22, #0x50
  411cf8:	adrp	x0, 444000 <warn@@Base+0xaa24>
  411cfc:	add	x0, x0, #0x381
  411d00:	bl	401cc0 <printf@plt>
  411d04:	ldr	w0, [x21, #100]
  411d08:	cmp	w0, w25
  411d0c:	b.hi	41263c <ferror@plt+0x108fc>  // b.pmore
  411d10:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  411d14:	add	w24, w24, #0x1
  411d18:	ldr	x1, [x0, #1040]
  411d1c:	mov	w0, #0xa                   	// #10
  411d20:	bl	401990 <putc@plt>
  411d24:	b	411cc4 <ferror@plt+0xff84>
  411d28:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  411d2c:	mov	w2, #0x5                   	// #5
  411d30:	ldr	w0, [x0, #592]
  411d34:	cbz	w0, 411d44 <ferror@plt+0x10004>
  411d38:	adrp	x1, 443000 <warn@@Base+0x9a24>
  411d3c:	add	x1, x1, #0xfaf
  411d40:	b	411c30 <ferror@plt+0xfef0>
  411d44:	adrp	x1, 444000 <warn@@Base+0xaa24>
  411d48:	add	x1, x1, #0xc
  411d4c:	mov	x0, #0x0                   	// #0
  411d50:	bl	401c70 <dcgettext@plt>
  411d54:	bl	401cc0 <printf@plt>
  411d58:	adrp	x1, 444000 <warn@@Base+0xaa24>
  411d5c:	mov	w2, #0x5                   	// #5
  411d60:	add	x1, x1, #0x4d
  411d64:	b	411c30 <ferror@plt+0xfef0>
  411d68:	cbz	w0, 411ec4 <ferror@plt+0x10184>
  411d6c:	ldr	x28, [x20]
  411d70:	cmp	x28, #0x7
  411d74:	b.ls	411ef4 <ferror@plt+0x101b4>  // b.plast
  411d78:	mov	x0, #0xffffffffffff1ab0    	// #-58704
  411d7c:	movk	x0, #0x9b8b, lsl #16
  411d80:	add	x0, x28, x0
  411d84:	cmp	x0, #0x3
  411d88:	b.ls	411de4 <ferror@plt+0x100a4>  // b.plast
  411d8c:	mov	x2, #0xffffffffffff0000    	// #-65536
  411d90:	mov	x1, #0xfffffff             	// #268435455
  411d94:	movk	x2, #0x9000, lsl #16
  411d98:	add	x2, x28, x2
  411d9c:	cmp	x2, x1
  411da0:	b.hi	41206c <ferror@plt+0x1032c>  // b.pmore
  411da4:	ldrh	w0, [x21, #82]
  411da8:	cmp	w0, #0x32
  411dac:	b.eq	412030 <ferror@plt+0x102f0>  // b.none
  411db0:	b.hi	411fb8 <ferror@plt+0x10278>  // b.pmore
  411db4:	cmp	w0, #0xf
  411db8:	b.eq	412020 <ferror@plt+0x102e0>  // b.none
  411dbc:	b.hi	411f8c <ferror@plt+0x1024c>  // b.pmore
  411dc0:	and	w0, w0, #0xfffffffd
  411dc4:	cmp	w0, #0x8
  411dc8:	b.ne	411f9c <ferror@plt+0x1025c>  // b.any
  411dcc:	cmp	x2, #0x3
  411dd0:	b.hi	411f9c <ferror@plt+0x1025c>  // b.pmore
  411dd4:	add	x0, x23, #0xc08
  411dd8:	ldr	x1, [x0, x2, lsl #3]
  411ddc:	cbz	x1, 411f9c <ferror@plt+0x1025c>
  411de0:	b	411e0c <ferror@plt+0x100cc>
  411de4:	cmp	w0, #0x3
  411de8:	b.hi	411d8c <ferror@plt+0x1004c>  // b.pmore
  411dec:	adrp	x1, 459000 <warn@@Base+0x1fa24>
  411df0:	add	x1, x1, #0x554
  411df4:	ldrh	w0, [x1, w0, uxtw #1]
  411df8:	adr	x1, 411e04 <ferror@plt+0x100c4>
  411dfc:	add	x0, x1, w0, sxth #2
  411e00:	br	x0
  411e04:	adrp	x1, 443000 <warn@@Base+0x9a24>
  411e08:	add	x1, x1, #0xd60
  411e0c:	mov	x0, x26
  411e10:	bl	401cc0 <printf@plt>
  411e14:	ldr	w0, [x22]
  411e18:	cbz	w0, 412230 <ferror@plt+0x104f0>
  411e1c:	ldr	x1, [x20, #16]
  411e20:	adrp	x0, 444000 <warn@@Base+0xaa24>
  411e24:	add	x0, x0, #0xc4
  411e28:	adrp	x19, 440000 <warn@@Base+0x6a24>
  411e2c:	add	x19, x19, #0x44f
  411e30:	bl	401cc0 <printf@plt>
  411e34:	ldr	x1, [x20, #24]
  411e38:	mov	x0, x19
  411e3c:	bl	401cc0 <printf@plt>
  411e40:	ldr	x1, [x20, #32]
  411e44:	mov	x0, x19
  411e48:	adrp	x19, 444000 <warn@@Base+0xaa24>
  411e4c:	add	x19, x19, #0xce
  411e50:	bl	401cc0 <printf@plt>
  411e54:	ldr	x1, [x20, #40]
  411e58:	mov	x0, x19
  411e5c:	bl	401cc0 <printf@plt>
  411e60:	ldr	x1, [x20, #48]
  411e64:	mov	x0, x19
  411e68:	bl	401cc0 <printf@plt>
  411e6c:	ldr	x3, [x20, #8]
  411e70:	mov	w0, #0x20                  	// #32
  411e74:	mov	w1, #0x52                  	// #82
  411e78:	mov	w2, #0x57                  	// #87
  411e7c:	tst	x3, #0x4
  411e80:	csel	w1, w1, w0, ne  // ne = any
  411e84:	tst	x3, #0x2
  411e88:	csel	w2, w2, w0, ne  // ne = any
  411e8c:	tst	x3, #0x1
  411e90:	mov	w3, #0x45                  	// #69
  411e94:	csel	w3, w3, w0, ne  // ne = any
  411e98:	adrp	x0, 444000 <warn@@Base+0xaa24>
  411e9c:	add	x0, x0, #0xe2
  411ea0:	bl	401cc0 <printf@plt>
  411ea4:	ldr	x1, [x20, #56]
  411ea8:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  411eac:	add	x0, x0, #0xb1d
  411eb0:	bl	401cc0 <printf@plt>
  411eb4:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  411eb8:	ldr	x1, [x0, #1040]
  411ebc:	mov	w0, #0xa                   	// #10
  411ec0:	bl	401990 <putc@plt>
  411ec4:	ldr	x0, [x20]
  411ec8:	sub	x0, x0, #0x1
  411ecc:	cmp	x0, #0x5
  411ed0:	b.hi	412400 <ferror@plt+0x106c0>  // b.pmore
  411ed4:	cmp	w0, #0x5
  411ed8:	b.hi	412400 <ferror@plt+0x106c0>  // b.pmore
  411edc:	adrp	x1, 459000 <warn@@Base+0x1fa24>
  411ee0:	add	x1, x1, #0x55c
  411ee4:	ldrh	w0, [x1, w0, uxtw #1]
  411ee8:	adr	x1, 411ef4 <ferror@plt+0x101b4>
  411eec:	add	x0, x1, w0, sxth #2
  411ef0:	br	x0
  411ef4:	sub	x28, x28, #0x1
  411ef8:	cmp	x28, #0x6
  411efc:	b.hi	4121f4 <ferror@plt+0x104b4>  // b.pmore
  411f00:	cmp	w28, #0x6
  411f04:	b.hi	4121f4 <ferror@plt+0x104b4>  // b.pmore
  411f08:	adrp	x0, 459000 <warn@@Base+0x1fa24>
  411f0c:	add	x0, x0, #0x568
  411f10:	ldrb	w0, [x0, w28, uxtw]
  411f14:	adr	x1, 411f20 <ferror@plt+0x101e0>
  411f18:	add	x0, x1, w0, sxtb #2
  411f1c:	br	x0
  411f20:	adrp	x1, 444000 <warn@@Base+0xaa24>
  411f24:	add	x1, x1, #0x97f
  411f28:	b	411e0c <ferror@plt+0x100cc>
  411f2c:	adrp	x1, 44a000 <warn@@Base+0x10a24>
  411f30:	add	x1, x1, #0x2c
  411f34:	b	411e0c <ferror@plt+0x100cc>
  411f38:	adrp	x1, 443000 <warn@@Base+0x9a24>
  411f3c:	add	x1, x1, #0xd6d
  411f40:	b	411e0c <ferror@plt+0x100cc>
  411f44:	adrp	x1, 441000 <warn@@Base+0x7a24>
  411f48:	add	x1, x1, #0xd33
  411f4c:	b	411e0c <ferror@plt+0x100cc>
  411f50:	adrp	x1, 441000 <warn@@Base+0x7a24>
  411f54:	add	x1, x1, #0xd3f
  411f58:	b	411e0c <ferror@plt+0x100cc>
  411f5c:	adrp	x1, 443000 <warn@@Base+0x9a24>
  411f60:	add	x1, x1, #0xd74
  411f64:	b	411e0c <ferror@plt+0x100cc>
  411f68:	adrp	x1, 44e000 <warn@@Base+0x14a24>
  411f6c:	add	x1, x1, #0xaa4
  411f70:	b	411e0c <ferror@plt+0x100cc>
  411f74:	adrp	x1, 443000 <warn@@Base+0x9a24>
  411f78:	add	x1, x1, #0xd8d
  411f7c:	b	411e0c <ferror@plt+0x100cc>
  411f80:	adrp	x1, 443000 <warn@@Base+0x9a24>
  411f84:	add	x1, x1, #0xd97
  411f88:	b	411e0c <ferror@plt+0x100cc>
  411f8c:	cmp	w0, #0x16
  411f90:	b.eq	412054 <ferror@plt+0x10314>  // b.none
  411f94:	cmp	w0, #0x28
  411f98:	b.eq	412004 <ferror@plt+0x102c4>  // b.none
  411f9c:	adrp	x1, 444000 <warn@@Base+0xaa24>
  411fa0:	add	x19, x22, #0xa8c
  411fa4:	add	x1, x1, #0x93
  411fa8:	mov	x0, x19
  411fac:	bl	401980 <sprintf@plt>
  411fb0:	mov	x1, x19
  411fb4:	b	411e0c <ferror@plt+0x100cc>
  411fb8:	cmp	w0, #0xb7
  411fbc:	b.eq	411fec <ferror@plt+0x102ac>  // b.none
  411fc0:	mov	w1, #0xa390                	// #41872
  411fc4:	cmp	w0, w1
  411fc8:	b.eq	412054 <ferror@plt+0x10314>  // b.none
  411fcc:	cmp	w0, #0x8c
  411fd0:	b.ne	411f9c <ferror@plt+0x1025c>  // b.any
  411fd4:	mov	x0, #0x70000000            	// #1879048192
  411fd8:	cmp	x28, x0
  411fdc:	b.ne	411f9c <ferror@plt+0x1025c>  // b.any
  411fe0:	adrp	x1, 443000 <warn@@Base+0x9a24>
  411fe4:	add	x1, x1, #0xe00
  411fe8:	b	411e0c <ferror@plt+0x100cc>
  411fec:	mov	x0, #0x70000000            	// #1879048192
  411ff0:	cmp	x28, x0
  411ff4:	b.ne	411f9c <ferror@plt+0x1025c>  // b.any
  411ff8:	adrp	x1, 443000 <warn@@Base+0x9a24>
  411ffc:	add	x1, x1, #0xda4
  412000:	b	411e0c <ferror@plt+0x100cc>
  412004:	mov	x0, #0x1                   	// #1
  412008:	movk	x0, #0x7000, lsl #16
  41200c:	cmp	x28, x0
  412010:	b.ne	411f9c <ferror@plt+0x1025c>  // b.any
  412014:	adrp	x1, 449000 <warn@@Base+0xfa24>
  412018:	add	x1, x1, #0x75f
  41201c:	b	411e0c <ferror@plt+0x100cc>
  412020:	cmp	x2, #0x2
  412024:	b.hi	411f9c <ferror@plt+0x1025c>  // b.pmore
  412028:	add	x0, x23, #0xc28
  41202c:	b	411dd8 <ferror@plt+0x10098>
  412030:	mov	x0, #0x70000000            	// #1879048192
  412034:	cmp	x28, x0
  412038:	b.eq	412200 <ferror@plt+0x104c0>  // b.none
  41203c:	add	x0, x0, #0x1
  412040:	cmp	x28, x0
  412044:	b.ne	411f9c <ferror@plt+0x1025c>  // b.any
  412048:	adrp	x1, 441000 <warn@@Base+0x7a24>
  41204c:	add	x1, x1, #0x470
  412050:	b	411e0c <ferror@plt+0x100cc>
  412054:	mov	x0, #0x70000000            	// #1879048192
  412058:	cmp	x28, x0
  41205c:	b.ne	411f9c <ferror@plt+0x1025c>  // b.any
  412060:	adrp	x1, 443000 <warn@@Base+0x9a24>
  412064:	add	x1, x1, #0xe2a
  412068:	b	411e0c <ferror@plt+0x100cc>
  41206c:	mov	x0, #0xffffffffffff0000    	// #-65536
  412070:	movk	x0, #0xa000, lsl #16
  412074:	add	x0, x28, x0
  412078:	cmp	x0, x1
  41207c:	b.hi	4121b8 <ferror@plt+0x10478>  // b.pmore
  412080:	ldrb	w1, [x21, #31]
  412084:	sub	w1, w1, #0x1
  412088:	cmp	w1, #0x8
  41208c:	b.hi	412134 <ferror@plt+0x103f4>  // b.pmore
  412090:	adrp	x2, 459000 <warn@@Base+0x1fa24>
  412094:	add	x2, x2, #0x570
  412098:	ldrb	w1, [x2, w1, uxtw]
  41209c:	adr	x2, 4120a8 <ferror@plt+0x10368>
  4120a0:	add	x1, x2, w1, sxtb #2
  4120a4:	br	x1
  4120a8:	mov	x2, #0xffffffffffff1aab    	// #-58709
  4120ac:	movk	x2, #0x9b8b, lsl #16
  4120b0:	add	x2, x28, x2
  4120b4:	cmp	x2, #0xfff
  4120b8:	b.hi	412134 <ferror@plt+0x103f4>  // b.pmore
  4120bc:	adrp	x1, 444000 <warn@@Base+0xaa24>
  4120c0:	add	x19, x22, #0xa8c
  4120c4:	add	x1, x1, #0x9f
  4120c8:	b	411fa8 <ferror@plt+0x10268>
  4120cc:	ldrh	w1, [x21, #82]
  4120d0:	cmp	w1, #0xf
  4120d4:	b.ne	4120f0 <ferror@plt+0x103b0>  // b.any
  4120d8:	cmp	x0, #0x15
  4120dc:	b.hi	412134 <ferror@plt+0x103f4>  // b.pmore
  4120e0:	add	x1, x23, #0xc40
  4120e4:	ldr	x1, [x1, x0, lsl #3]
  4120e8:	cbz	x1, 412134 <ferror@plt+0x103f4>
  4120ec:	b	411e0c <ferror@plt+0x100cc>
  4120f0:	cmp	w1, #0x32
  4120f4:	b.ne	412134 <ferror@plt+0x103f4>  // b.any
  4120f8:	cmp	x0, #0x14
  4120fc:	b.hi	412134 <ferror@plt+0x103f4>  // b.pmore
  412100:	ldr	x1, [x27, x0, lsl #3]
  412104:	b	4120e8 <ferror@plt+0x103a8>
  412108:	mov	x1, #0xfff6                	// #65526
  41210c:	movk	x1, #0x6fff, lsl #16
  412110:	cmp	x28, x1
  412114:	b.hi	412148 <ferror@plt+0x10408>  // b.pmore
  412118:	mov	x1, #0xe550                	// #58704
  41211c:	movk	x1, #0x6464, lsl #16
  412120:	cmp	x28, x1
  412124:	b.eq	41220c <ferror@plt+0x104cc>  // b.none
  412128:	add	x1, x1, #0x100, lsl #12
  41212c:	cmp	x28, x1
  412130:	b.eq	412218 <ferror@plt+0x104d8>  // b.none
  412134:	adrp	x1, 444000 <warn@@Base+0xaa24>
  412138:	add	x19, x22, #0xa8c
  41213c:	mov	x2, x0
  412140:	add	x1, x1, #0xae
  412144:	b	411fa8 <ferror@plt+0x10268>
  412148:	mov	x3, #0xffffffffffff0009    	// #-65527
  41214c:	movk	x3, #0x9000, lsl #16
  412150:	add	x28, x28, x3
  412154:	cmp	x28, #0x8
  412158:	b.hi	412134 <ferror@plt+0x103f4>  // b.pmore
  41215c:	cmp	w28, #0x8
  412160:	b.hi	412134 <ferror@plt+0x103f4>  // b.pmore
  412164:	adrp	x1, 459000 <warn@@Base+0x1fa24>
  412168:	add	x1, x1, #0x57c
  41216c:	ldrb	w1, [x1, w28, uxtw]
  412170:	adr	x2, 41217c <ferror@plt+0x1043c>
  412174:	add	x1, x2, w1, sxtb #2
  412178:	br	x1
  41217c:	adrp	x1, 443000 <warn@@Base+0x9a24>
  412180:	add	x1, x1, #0xd79
  412184:	b	411e0c <ferror@plt+0x100cc>
  412188:	adrp	x1, 443000 <warn@@Base+0x9a24>
  41218c:	add	x1, x1, #0xdd0
  412190:	b	411e0c <ferror@plt+0x100cc>
  412194:	adrp	x1, 443000 <warn@@Base+0x9a24>
  412198:	add	x1, x1, #0xddd
  41219c:	b	411e0c <ferror@plt+0x100cc>
  4121a0:	adrp	x1, 443000 <warn@@Base+0x9a24>
  4121a4:	add	x1, x1, #0xdeb
  4121a8:	b	411e0c <ferror@plt+0x100cc>
  4121ac:	adrp	x1, 443000 <warn@@Base+0x9a24>
  4121b0:	add	x1, x1, #0xdf6
  4121b4:	b	411e0c <ferror@plt+0x100cc>
  4121b8:	add	x19, x22, #0xa8c
  4121bc:	mov	w2, #0x5                   	// #5
  4121c0:	adrp	x1, 43f000 <warn@@Base+0x5a24>
  4121c4:	mov	x0, #0x0                   	// #0
  4121c8:	add	x1, x1, #0x2c7
  4121cc:	bl	401c70 <dcgettext@plt>
  4121d0:	mov	x3, x28
  4121d4:	mov	x2, x0
  4121d8:	mov	x1, #0x20                  	// #32
  4121dc:	mov	x0, x19
  4121e0:	bl	4019e0 <snprintf@plt>
  4121e4:	b	411fb0 <ferror@plt+0x10270>
  4121e8:	adrp	x1, 443000 <warn@@Base+0x9a24>
  4121ec:	add	x1, x1, #0xd83
  4121f0:	b	411e0c <ferror@plt+0x100cc>
  4121f4:	adrp	x1, 444000 <warn@@Base+0xaa24>
  4121f8:	add	x1, x1, #0x60c
  4121fc:	b	411e0c <ferror@plt+0x100cc>
  412200:	adrp	x1, 443000 <warn@@Base+0x9a24>
  412204:	add	x1, x1, #0xe0d
  412208:	b	411e0c <ferror@plt+0x100cc>
  41220c:	adrp	x1, 443000 <warn@@Base+0x9a24>
  412210:	add	x1, x1, #0xe1b
  412214:	b	411e0c <ferror@plt+0x100cc>
  412218:	adrp	x1, 443000 <warn@@Base+0x9a24>
  41221c:	add	x1, x1, #0xdbf
  412220:	b	411e0c <ferror@plt+0x100cc>
  412224:	adrp	x1, 443000 <warn@@Base+0x9a24>
  412228:	add	x1, x1, #0xdb4
  41222c:	b	411e0c <ferror@plt+0x100cc>
  412230:	adrp	x1, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  412234:	ldr	x0, [x20, #16]
  412238:	ldr	w1, [x1, #592]
  41223c:	cbz	w1, 4122d0 <ferror@plt+0x10590>
  412240:	adrp	x19, 444000 <warn@@Base+0xaa24>
  412244:	add	x19, x19, #0xc4
  412248:	mov	x1, x0
  41224c:	mov	x0, x19
  412250:	bl	401cc0 <printf@plt>
  412254:	ldr	x0, [x20, #24]
  412258:	mov	w1, #0x5                   	// #5
  41225c:	bl	4061a0 <ferror@plt+0x4460>
  412260:	mov	w0, #0x20                  	// #32
  412264:	bl	401cf0 <putchar@plt>
  412268:	ldr	x0, [x20, #32]
  41226c:	mov	w1, #0x5                   	// #5
  412270:	bl	4061a0 <ferror@plt+0x4460>
  412274:	mov	w0, #0x20                  	// #32
  412278:	bl	401cf0 <putchar@plt>
  41227c:	ldr	x1, [x20, #40]
  412280:	mov	x0, x19
  412284:	bl	401cc0 <printf@plt>
  412288:	ldr	x1, [x20, #48]
  41228c:	adrp	x0, 444000 <warn@@Base+0xaa24>
  412290:	add	x0, x0, #0xd8
  412294:	bl	401cc0 <printf@plt>
  412298:	ldr	x3, [x20, #8]
  41229c:	mov	w0, #0x20                  	// #32
  4122a0:	mov	w1, #0x52                  	// #82
  4122a4:	mov	w2, #0x57                  	// #87
  4122a8:	tst	x3, #0x4
  4122ac:	csel	w1, w1, w0, ne  // ne = any
  4122b0:	tst	x3, #0x2
  4122b4:	csel	w2, w2, w0, ne  // ne = any
  4122b8:	tst	x3, #0x1
  4122bc:	mov	w3, #0x45                  	// #69
  4122c0:	csel	w3, w3, w0, ne  // ne = any
  4122c4:	adrp	x0, 444000 <warn@@Base+0xaa24>
  4122c8:	add	x0, x0, #0xe1
  4122cc:	b	411ea0 <ferror@plt+0x10160>
  4122d0:	mov	w1, #0x5                   	// #5
  4122d4:	bl	4061a0 <ferror@plt+0x4460>
  4122d8:	mov	w0, #0x20                  	// #32
  4122dc:	bl	401cf0 <putchar@plt>
  4122e0:	ldr	x0, [x20, #24]
  4122e4:	mov	w1, #0x5                   	// #5
  4122e8:	bl	4061a0 <ferror@plt+0x4460>
  4122ec:	mov	w0, #0x20                  	// #32
  4122f0:	bl	401cf0 <putchar@plt>
  4122f4:	ldr	x0, [x20, #32]
  4122f8:	mov	w1, #0x5                   	// #5
  4122fc:	bl	4061a0 <ferror@plt+0x4460>
  412300:	adrp	x0, 444000 <warn@@Base+0xaa24>
  412304:	add	x0, x0, #0xea
  412308:	bl	401cc0 <printf@plt>
  41230c:	ldr	x0, [x20, #40]
  412310:	mov	w1, #0x5                   	// #5
  412314:	bl	4061a0 <ferror@plt+0x4460>
  412318:	mov	w0, #0x20                  	// #32
  41231c:	bl	401cf0 <putchar@plt>
  412320:	ldr	x0, [x20, #48]
  412324:	mov	w1, #0x5                   	// #5
  412328:	bl	4061a0 <ferror@plt+0x4460>
  41232c:	ldr	x3, [x20, #8]
  412330:	mov	w0, #0x20                  	// #32
  412334:	mov	w1, #0x52                  	// #82
  412338:	mov	w2, #0x57                  	// #87
  41233c:	tst	x3, #0x4
  412340:	csel	w1, w1, w0, ne  // ne = any
  412344:	tst	x3, #0x2
  412348:	csel	w2, w2, w0, ne  // ne = any
  41234c:	tst	x3, #0x1
  412350:	mov	w3, #0x45                  	// #69
  412354:	csel	w3, w3, w0, ne  // ne = any
  412358:	adrp	x0, 444000 <warn@@Base+0xaa24>
  41235c:	add	x0, x0, #0xfd
  412360:	bl	401cc0 <printf@plt>
  412364:	ldr	x0, [x20, #56]
  412368:	mov	w1, #0x4                   	// #4
  41236c:	bl	4061a0 <ferror@plt+0x4460>
  412370:	b	411eb4 <ferror@plt+0x10174>
  412374:	ldp	x0, x1, [x20, #40]
  412378:	cmp	x1, x0
  41237c:	b.cs	412398 <ferror@plt+0x10658>  // b.hs, b.nlast
  412380:	adrp	x1, 444000 <warn@@Base+0xaa24>
  412384:	add	x1, x1, #0x10a
  412388:	mov	w2, #0x5                   	// #5
  41238c:	mov	x0, #0x0                   	// #0
  412390:	bl	401c70 <dcgettext@plt>
  412394:	bl	4390e8 <error@@Base>
  412398:	mov	x25, x20
  41239c:	b	412400 <ferror@plt+0x106c0>
  4123a0:	cmp	w24, #0x0
  4123a4:	ccmp	x25, #0x0, #0x4, ne  // ne = any
  4123a8:	b.eq	4123c4 <ferror@plt+0x10684>  // b.none
  4123ac:	adrp	x1, 444000 <warn@@Base+0xaa24>
  4123b0:	add	x1, x1, #0x142
  4123b4:	mov	w2, #0x5                   	// #5
  4123b8:	mov	x0, #0x0                   	// #0
  4123bc:	bl	401c70 <dcgettext@plt>
  4123c0:	bl	4390e8 <error@@Base>
  4123c4:	ldrh	w0, [x21, #82]
  4123c8:	cmp	w0, #0xf
  4123cc:	b.eq	412400 <ferror@plt+0x106c0>  // b.none
  4123d0:	ldr	w7, [x21, #92]
  4123d4:	mov	x0, #0x40                  	// #64
  4123d8:	mov	w5, #0x1                   	// #1
  4123dc:	cmp	w5, w7
  4123e0:	b.cc	41240c <ferror@plt+0x106cc>  // b.lo, b.ul, b.last
  4123e4:	b.ne	412400 <ferror@plt+0x106c0>  // b.any
  4123e8:	adrp	x1, 444000 <warn@@Base+0xaa24>
  4123ec:	add	x1, x1, #0x177
  4123f0:	mov	w2, #0x5                   	// #5
  4123f4:	mov	x0, #0x0                   	// #0
  4123f8:	bl	401c70 <dcgettext@plt>
  4123fc:	bl	4390e8 <error@@Base>
  412400:	add	w24, w24, #0x1
  412404:	add	x20, x20, #0x40
  412408:	b	411c5c <ferror@plt+0xff1c>
  41240c:	ldr	x1, [x21, #120]
  412410:	add	x6, x1, x0
  412414:	ldr	x1, [x1, x0]
  412418:	cmp	x1, #0x1
  41241c:	b.ne	412468 <ferror@plt+0x10728>  // b.any
  412420:	ldr	x4, [x6, #16]
  412424:	ldr	x3, [x20, #16]
  412428:	cmp	x4, x3
  41242c:	b.hi	412468 <ferror@plt+0x10728>  // b.pmore
  412430:	ldr	x2, [x6, #40]
  412434:	ldr	x1, [x20, #40]
  412438:	add	x4, x4, x2
  41243c:	add	x3, x3, x1
  412440:	cmp	x4, x3
  412444:	b.cc	412468 <ferror@plt+0x10728>  // b.lo, b.ul, b.last
  412448:	ldr	x4, [x6, #24]
  41244c:	ldr	x3, [x20, #24]
  412450:	cmp	x4, x3
  412454:	b.hi	412468 <ferror@plt+0x10728>  // b.pmore
  412458:	add	x2, x2, x4
  41245c:	add	x1, x1, x3
  412460:	cmp	x2, x1
  412464:	b.cs	412400 <ferror@plt+0x106c0>  // b.hs, b.nlast
  412468:	add	w5, w5, #0x1
  41246c:	add	x0, x0, #0x40
  412470:	b	4123dc <ferror@plt+0x1069c>
  412474:	ldr	x0, [x22, #2368]
  412478:	cbz	x0, 412494 <ferror@plt+0x10754>
  41247c:	adrp	x1, 444000 <warn@@Base+0xaa24>
  412480:	add	x1, x1, #0x1aa
  412484:	mov	w2, #0x5                   	// #5
  412488:	mov	x0, #0x0                   	// #0
  41248c:	bl	401c70 <dcgettext@plt>
  412490:	bl	4390e8 <error@@Base>
  412494:	ldr	x0, [x20, #16]
  412498:	str	x0, [x22, #2368]
  41249c:	ldr	x0, [x20, #40]
  4124a0:	str	x0, [x22, #2352]
  4124a4:	ldr	x0, [x21, #112]
  4124a8:	cbz	x0, 412538 <ferror@plt+0x107f8>
  4124ac:	adrp	x1, 444000 <warn@@Base+0xaa24>
  4124b0:	mov	x0, x21
  4124b4:	add	x1, x1, #0x1c9
  4124b8:	bl	40ae90 <ferror@plt+0x9150>
  4124bc:	cbz	x0, 4124c8 <ferror@plt+0x10788>
  4124c0:	ldr	x1, [x0, #32]
  4124c4:	cbnz	x1, 4124e4 <ferror@plt+0x107a4>
  4124c8:	mov	x0, x21
  4124cc:	bl	402ae8 <ferror@plt+0xda8>
  4124d0:	cbnz	w0, 412400 <ferror@plt+0x106c0>
  4124d4:	adrp	x1, 444000 <warn@@Base+0xaa24>
  4124d8:	mov	w2, #0x5                   	// #5
  4124dc:	add	x1, x1, #0x1d2
  4124e0:	b	4123f4 <ferror@plt+0x106b4>
  4124e4:	ldr	w2, [x0, #4]
  4124e8:	cmp	w2, #0x8
  4124ec:	b.ne	4124f8 <ferror@plt+0x107b8>  // b.any
  4124f0:	str	xzr, [x22, #2352]
  4124f4:	b	412400 <ferror@plt+0x106c0>
  4124f8:	str	x1, [x22, #2352]
  4124fc:	ldr	x1, [x20, #16]
  412500:	ldr	x0, [x0, #24]
  412504:	str	x0, [x22, #2368]
  412508:	cmp	x0, x1
  41250c:	b.cc	412520 <ferror@plt+0x107e0>  // b.lo, b.ul, b.last
  412510:	ldr	x2, [x20, #40]
  412514:	add	x2, x1, x2
  412518:	cmp	x0, x2
  41251c:	b.ls	41257c <ferror@plt+0x1083c>  // b.plast
  412520:	adrp	x1, 444000 <warn@@Base+0xaa24>
  412524:	add	x1, x1, #0x1fe
  412528:	mov	w2, #0x5                   	// #5
  41252c:	mov	x0, #0x0                   	// #0
  412530:	bl	401c70 <dcgettext@plt>
  412534:	bl	4395dc <warn@@Base>
  412538:	ldr	x0, [x21, #16]
  41253c:	ldr	x1, [x22, #2368]
  412540:	cmp	x0, x1
  412544:	b.cc	412558 <ferror@plt+0x10818>  // b.lo, b.ul, b.last
  412548:	sub	x0, x0, x1
  41254c:	ldr	x1, [x22, #2352]
  412550:	cmp	x0, x1
  412554:	b.cs	412400 <ferror@plt+0x106c0>  // b.hs, b.nlast
  412558:	adrp	x1, 444000 <warn@@Base+0xaa24>
  41255c:	add	x1, x1, #0x287
  412560:	mov	w2, #0x5                   	// #5
  412564:	mov	x0, #0x0                   	// #0
  412568:	bl	401c70 <dcgettext@plt>
  41256c:	bl	4390e8 <error@@Base>
  412570:	str	xzr, [x22, #2352]
  412574:	str	xzr, [x22, #2368]
  412578:	b	412400 <ferror@plt+0x106c0>
  41257c:	cmp	x0, x1
  412580:	b.ls	412538 <ferror@plt+0x107f8>  // b.plast
  412584:	adrp	x1, 444000 <warn@@Base+0xaa24>
  412588:	mov	w2, #0x5                   	// #5
  41258c:	add	x1, x1, #0x240
  412590:	b	41252c <ferror@plt+0x107ec>
  412594:	ldr	x1, [x20, #16]
  412598:	mov	w2, #0x0                   	// #0
  41259c:	ldr	x0, [x22, #400]
  4125a0:	add	x1, x1, x0
  4125a4:	ldr	x0, [x21, #8]
  4125a8:	bl	401b30 <fseek@plt>
  4125ac:	cbz	w0, 4125c0 <ferror@plt+0x10880>
  4125b0:	adrp	x1, 444000 <warn@@Base+0xaa24>
  4125b4:	mov	w2, #0x5                   	// #5
  4125b8:	add	x1, x1, #0x2c7
  4125bc:	b	4123f4 <ferror@plt+0x106b4>
  4125c0:	mov	w3, #0xfff                 	// #4095
  4125c4:	mov	x1, #0x20                  	// #32
  4125c8:	add	x0, sp, #0x60
  4125cc:	adrp	x2, 444000 <warn@@Base+0xaa24>
  4125d0:	add	x2, x2, #0x2f0
  4125d4:	bl	4019e0 <snprintf@plt>
  4125d8:	adrp	x0, 48c000 <stdout@@GLIBC_2.17+0xbf0>
  4125dc:	add	x19, x0, #0x698
  4125e0:	mov	x2, x19
  4125e4:	add	x1, sp, #0x60
  4125e8:	strb	wzr, [x0, #1688]
  4125ec:	ldr	x0, [x21, #8]
  4125f0:	bl	401a40 <__isoc99_fscanf@plt>
  4125f4:	cmp	w0, #0x0
  4125f8:	b.gt	412614 <ferror@plt+0x108d4>
  4125fc:	adrp	x1, 444000 <warn@@Base+0xaa24>
  412600:	add	x1, x1, #0x2f6
  412604:	mov	w2, #0x5                   	// #5
  412608:	mov	x0, #0x0                   	// #0
  41260c:	bl	401c70 <dcgettext@plt>
  412610:	bl	4390e8 <error@@Base>
  412614:	ldr	w0, [x22, #2732]
  412618:	cbz	w0, 412400 <ferror@plt+0x106c0>
  41261c:	mov	w2, #0x5                   	// #5
  412620:	adrp	x1, 444000 <warn@@Base+0xaa24>
  412624:	mov	x0, #0x0                   	// #0
  412628:	add	x1, x1, #0x31f
  41262c:	bl	401c70 <dcgettext@plt>
  412630:	mov	x1, x19
  412634:	bl	401cc0 <printf@plt>
  412638:	b	412400 <ferror@plt+0x106c0>
  41263c:	ldr	x0, [x22, #8]
  412640:	ldr	x2, [x23]
  412644:	and	x5, x0, #0x400
  412648:	tbz	w0, #10, 4127a8 <ferror@plt+0x10a68>
  41264c:	ldr	w1, [x22, #4]
  412650:	cmp	w1, #0x8
  412654:	b.ne	412794 <ferror@plt+0x10a54>  // b.any
  412658:	cmp	x2, #0x7
  41265c:	b.ne	4127b4 <ferror@plt+0x10a74>  // b.any
  412660:	and	x3, x0, #0x2
  412664:	tbnz	w0, #1, 412688 <ferror@plt+0x10948>
  412668:	sub	x1, x2, #0x1
  41266c:	add	x0, x2, x20
  412670:	cmp	x1, #0x1
  412674:	ccmp	x0, #0x2, #0x0, hi  // hi = pmore
  412678:	b.ls	4127b4 <ferror@plt+0x10a74>  // b.plast
  41267c:	add	x0, x2, x26
  412680:	cmp	x0, #0xfff
  412684:	b.ls	4127b4 <ferror@plt+0x10a74>  // b.plast
  412688:	ldr	w1, [x22, #4]
  41268c:	cmp	w1, #0x8
  412690:	b.eq	4126c8 <ferror@plt+0x10988>  // b.none
  412694:	ldr	x4, [x23, #16]
  412698:	ldr	x0, [x22, #24]
  41269c:	cmp	x0, x4
  4126a0:	b.cc	4127b4 <ferror@plt+0x10a74>  // b.lo, b.ul, b.last
  4126a4:	sub	x0, x0, x4
  4126a8:	ldr	x4, [x23, #40]
  4126ac:	sub	x6, x4, #0x1
  4126b0:	cmp	x0, x6
  4126b4:	b.hi	4127b4 <ferror@plt+0x10a74>  // b.pmore
  4126b8:	ldr	x6, [x22, #32]
  4126bc:	add	x0, x0, x6
  4126c0:	cmp	x4, x0
  4126c4:	b.cc	4127b4 <ferror@plt+0x10a74>  // b.lo, b.ul, b.last
  4126c8:	cbz	x3, 412714 <ferror@plt+0x109d4>
  4126cc:	ldr	x0, [x22, #16]
  4126d0:	ldr	x4, [x23, #24]
  4126d4:	cmp	x0, x4
  4126d8:	b.cc	4127b4 <ferror@plt+0x10a74>  // b.lo, b.ul, b.last
  4126dc:	sub	x0, x0, x4
  4126e0:	ldr	x4, [x23, #48]
  4126e4:	sub	x6, x4, #0x1
  4126e8:	cmp	x0, x6
  4126ec:	b.hi	4127b4 <ferror@plt+0x10a74>  // b.pmore
  4126f0:	cbz	x5, 412704 <ferror@plt+0x109c4>
  4126f4:	cmp	w1, #0x8
  4126f8:	b.ne	412704 <ferror@plt+0x109c4>  // b.any
  4126fc:	cmp	x2, #0x7
  412700:	b.ne	4127c0 <ferror@plt+0x10a80>  // b.any
  412704:	ldr	x5, [x22, #32]
  412708:	add	x0, x0, x5
  41270c:	cmp	x4, x0
  412710:	b.cc	4127b4 <ferror@plt+0x10a74>  // b.lo, b.ul, b.last
  412714:	cmp	x2, #0x2
  412718:	ccmp	x2, #0x4, #0x4, ne  // ne = any
  41271c:	b.ne	412778 <ferror@plt+0x10a38>  // b.any
  412720:	ldr	x0, [x22, #32]
  412724:	cbnz	x0, 412778 <ferror@plt+0x10a38>
  412728:	ldr	x2, [x23, #48]
  41272c:	cbz	x2, 412778 <ferror@plt+0x10a38>
  412730:	cmp	w1, #0x8
  412734:	b.eq	412758 <ferror@plt+0x10a18>  // b.none
  412738:	ldr	x1, [x23, #16]
  41273c:	ldr	x0, [x22, #24]
  412740:	cmp	x0, x1
  412744:	b.ls	4127b4 <ferror@plt+0x10a74>  // b.plast
  412748:	sub	x0, x0, x1
  41274c:	ldr	x1, [x23, #40]
  412750:	cmp	x0, x1
  412754:	b.cs	4127b4 <ferror@plt+0x10a74>  // b.hs, b.nlast
  412758:	cbz	x3, 412778 <ferror@plt+0x10a38>
  41275c:	ldr	x0, [x22, #16]
  412760:	ldr	x1, [x23, #24]
  412764:	cmp	x0, x1
  412768:	b.ls	4127b4 <ferror@plt+0x10a74>  // b.plast
  41276c:	sub	x0, x0, x1
  412770:	cmp	x2, x0
  412774:	b.ls	4127b4 <ferror@plt+0x10a74>  // b.plast
  412778:	mov	x1, x22
  41277c:	mov	x0, x21
  412780:	bl	402fac <ferror@plt+0x126c>
  412784:	mov	x1, x0
  412788:	mov	x0, x19
  41278c:	bl	401cc0 <printf@plt>
  412790:	b	4127b4 <ferror@plt+0x10a74>
  412794:	cmp	x2, #0x7
  412798:	ccmp	x2, x27, #0x4, ne  // ne = any
  41279c:	b.eq	412660 <ferror@plt+0x10920>  // b.none
  4127a0:	cmp	x2, #0x1
  4127a4:	b	41265c <ferror@plt+0x1091c>
  4127a8:	sub	x1, x2, #0x6
  4127ac:	cmp	x1, #0x1
  4127b0:	b.hi	412660 <ferror@plt+0x10920>  // b.pmore
  4127b4:	add	w25, w25, #0x1
  4127b8:	add	x22, x22, #0x50
  4127bc:	b	411d04 <ferror@plt+0xffc4>
  4127c0:	mov	x5, #0x0                   	// #0
  4127c4:	b	412708 <ferror@plt+0x109c8>
  4127c8:	sub	sp, sp, #0x110
  4127cc:	stp	x29, x30, [sp, #16]
  4127d0:	add	x29, sp, #0x10
  4127d4:	stp	x21, x22, [sp, #48]
  4127d8:	adrp	x22, 443000 <warn@@Base+0x9a24>
  4127dc:	add	x22, x22, #0x14c
  4127e0:	stp	x23, x24, [sp, #64]
  4127e4:	mov	w24, #0x1                   	// #1
  4127e8:	mov	x23, #0x0                   	// #0
  4127ec:	mov	x21, #0x0                   	// #0
  4127f0:	movk	w24, #0x7000, lsl #16
  4127f4:	stp	x19, x20, [sp, #32]
  4127f8:	mov	x19, x0
  4127fc:	stp	x25, x26, [sp, #80]
  412800:	stp	x27, x28, [sp, #96]
  412804:	stp	xzr, xzr, [sp, #176]
  412808:	stp	xzr, xzr, [sp, #192]
  41280c:	stp	xzr, xzr, [sp, #208]
  412810:	stp	xzr, xzr, [sp, #224]
  412814:	stp	xzr, xzr, [sp, #240]
  412818:	stp	xzr, xzr, [sp, #256]
  41281c:	ldr	x20, [x0, #112]
  412820:	mov	w0, #0x1                   	// #1
  412824:	str	w0, [sp, #124]
  412828:	ldr	w0, [x19, #100]
  41282c:	cmp	x21, w0, uxtw
  412830:	b.cc	41288c <ferror@plt+0x10b4c>  // b.lo, b.ul, b.last
  412834:	cbnz	x23, 412970 <ferror@plt+0x10c30>
  412838:	adrp	x1, 444000 <warn@@Base+0xaa24>
  41283c:	add	x1, x1, #0x3d1
  412840:	mov	w2, #0x5                   	// #5
  412844:	mov	x0, #0x0                   	// #0
  412848:	bl	401c70 <dcgettext@plt>
  41284c:	bl	401cc0 <printf@plt>
  412850:	ldr	x0, [sp, #224]
  412854:	cbz	x0, 41285c <ferror@plt+0x10b1c>
  412858:	bl	401bd0 <free@plt>
  41285c:	ldr	x0, [sp, #256]
  412860:	cbz	x0, 412868 <ferror@plt+0x10b28>
  412864:	bl	401bd0 <free@plt>
  412868:	ldr	w0, [sp, #124]
  41286c:	ldp	x29, x30, [sp, #16]
  412870:	ldp	x19, x20, [sp, #32]
  412874:	ldp	x21, x22, [sp, #48]
  412878:	ldp	x23, x24, [sp, #64]
  41287c:	ldp	x25, x26, [sp, #80]
  412880:	ldp	x27, x28, [sp, #96]
  412884:	add	sp, sp, #0x110
  412888:	ret
  41288c:	ldr	w1, [x20, #4]
  412890:	cmp	w1, #0x2
  412894:	b.ne	412960 <ferror@plt+0x10c20>  // b.any
  412898:	ldr	w1, [x20, #40]
  41289c:	cmp	w1, w0
  4128a0:	b.cs	412940 <ferror@plt+0x10c00>  // b.hs, b.nlast
  4128a4:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  4128a8:	add	x2, sp, #0xe8
  4128ac:	mov	x1, x20
  4128b0:	ldr	w0, [x0, #1056]
  4128b4:	cbz	w0, 41294c <ferror@plt+0x10c0c>
  4128b8:	mov	x0, x19
  4128bc:	bl	404c5c <ferror@plt+0x2f1c>
  4128c0:	ldr	w25, [x20, #40]
  4128c4:	mov	w1, #0x50                  	// #80
  4128c8:	str	x0, [sp, #224]
  4128cc:	ldr	x0, [x19, #112]
  4128d0:	umaddl	x25, w25, w1, x0
  4128d4:	ldr	x0, [sp, #256]
  4128d8:	cbz	x0, 412900 <ferror@plt+0x10bc0>
  4128dc:	adrp	x1, 444000 <warn@@Base+0xaa24>
  4128e0:	add	x1, x1, #0x3a3
  4128e4:	mov	w2, #0x5                   	// #5
  4128e8:	mov	x0, #0x0                   	// #0
  4128ec:	bl	401c70 <dcgettext@plt>
  4128f0:	bl	4390e8 <error@@Base>
  4128f4:	ldr	x0, [sp, #256]
  4128f8:	bl	401bd0 <free@plt>
  4128fc:	str	wzr, [sp, #124]
  412900:	ldp	x26, x27, [x25, #24]
  412904:	mov	x1, x22
  412908:	mov	w2, #0x5                   	// #5
  41290c:	mov	x0, #0x0                   	// #0
  412910:	bl	401c70 <dcgettext@plt>
  412914:	mov	x5, x0
  412918:	mov	x1, x19
  41291c:	mov	x3, #0x1                   	// #1
  412920:	mov	x0, #0x0                   	// #0
  412924:	mov	x4, x27
  412928:	mov	x2, x26
  41292c:	bl	4032f0 <ferror@plt+0x15b0>
  412930:	str	x0, [sp, #256]
  412934:	cbz	x0, 412958 <ferror@plt+0x10c18>
  412938:	ldr	x0, [x25, #32]
  41293c:	str	x0, [sp, #264]
  412940:	add	x21, x21, #0x1
  412944:	add	x20, x20, #0x50
  412948:	b	412828 <ferror@plt+0x10ae8>
  41294c:	mov	x0, x19
  412950:	bl	405020 <ferror@plt+0x32e0>
  412954:	b	4128c0 <ferror@plt+0x10b80>
  412958:	mov	x0, #0x0                   	// #0
  41295c:	b	41293c <ferror@plt+0x10bfc>
  412960:	cmp	w1, w24
  412964:	b.ne	412940 <ferror@plt+0x10c00>  // b.any
  412968:	add	x23, x23, #0x1
  41296c:	b	412940 <ferror@plt+0x10c00>
  412970:	mov	x24, #0x0                   	// #0
  412974:	ldr	x0, [x19, #112]
  412978:	mov	x20, #0x50                  	// #80
  41297c:	ldr	w26, [x19, #100]
  412980:	madd	x20, x24, x20, x0
  412984:	mov	x25, x24
  412988:	cmp	x26, x24
  41298c:	b.hi	4129b4 <ferror@plt+0x10c74>  // b.pmore
  412990:	adrp	x3, 465000 <warn@@Base+0x2ba24>
  412994:	add	x3, x3, #0x538
  412998:	adrp	x1, 440000 <warn@@Base+0x6a24>
  41299c:	adrp	x0, 444000 <warn@@Base+0xaa24>
  4129a0:	add	x3, x3, #0xd98
  4129a4:	add	x1, x1, #0x42b
  4129a8:	add	x0, x0, #0x602
  4129ac:	mov	w2, #0x1e9d                	// #7837
  4129b0:	bl	401cd0 <__assert_fail@plt>
  4129b4:	ldr	w0, [x20, #4]
  4129b8:	mov	w1, #0x1                   	// #1
  4129bc:	movk	w1, #0x7000, lsl #16
  4129c0:	add	x24, x24, #0x1
  4129c4:	cmp	w0, w1
  4129c8:	b.eq	413500 <ferror@plt+0x117c0>  // b.none
  4129cc:	add	x20, x20, #0x50
  4129d0:	b	412984 <ferror@plt+0x10c44>
  4129d4:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  4129d8:	ldr	x0, [x0, #1808]
  4129dc:	cbz	x0, 412d7c <ferror@plt+0x1103c>
  4129e0:	ldr	x0, [x0, x25, lsl #3]
  4129e4:	cbz	x0, 412d7c <ferror@plt+0x1103c>
  4129e8:	ldr	x22, [x0]
  4129ec:	adrp	x26, 43d000 <warn@@Base+0x3a24>
  4129f0:	adrp	x27, 43d000 <warn@@Base+0x3a24>
  4129f4:	mov	x21, x20
  4129f8:	add	x26, x26, #0xbce
  4129fc:	add	x27, x27, #0xbc1
  412a00:	mov	w28, #0x50                  	// #80
  412a04:	cbnz	x22, 412a10 <ferror@plt+0x10cd0>
  412a08:	ldr	w26, [x19, #100]
  412a0c:	b	412b70 <ferror@plt+0x10e30>
  412a10:	ldr	w1, [x22, #8]
  412a14:	ldr	x2, [x19, #112]
  412a18:	umull	x1, w1, w28
  412a1c:	adds	x21, x2, x1
  412a20:	b.ne	412a38 <ferror@plt+0x10cf8>  // b.any
  412a24:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  412a28:	add	x1, x1, #0xbba
  412a2c:	mov	w2, #0x5                   	// #5
  412a30:	mov	x0, #0x0                   	// #0
  412a34:	b	412a48 <ferror@plt+0x10d08>
  412a38:	ldr	x0, [x19, #128]
  412a3c:	cbnz	x0, 412a64 <ferror@plt+0x10d24>
  412a40:	mov	x1, x27
  412a44:	mov	w2, #0x5                   	// #5
  412a48:	bl	401c70 <dcgettext@plt>
  412a4c:	adrp	x1, 444000 <warn@@Base+0xaa24>
  412a50:	add	x1, x1, #0x3fe
  412a54:	bl	401bb0 <strcmp@plt>
  412a58:	cbz	w0, 412d84 <ferror@plt+0x11044>
  412a5c:	ldr	x22, [x22]
  412a60:	b	412a04 <ferror@plt+0x10cc4>
  412a64:	ldr	w1, [x2, x1]
  412a68:	ldr	x2, [x19, #136]
  412a6c:	cmp	x1, x2
  412a70:	b.cc	412a80 <ferror@plt+0x10d40>  // b.lo, b.ul, b.last
  412a74:	mov	x1, x26
  412a78:	mov	w2, #0x5                   	// #5
  412a7c:	b	412a30 <ferror@plt+0x10cf0>
  412a80:	add	x0, x0, x1
  412a84:	b	412a4c <ferror@plt+0x10d0c>
  412a88:	ldr	x2, [x19, #136]
  412a8c:	ldr	w1, [x20]
  412a90:	cmp	x1, x2
  412a94:	b.cc	412aac <ferror@plt+0x10d6c>  // b.lo, b.ul, b.last
  412a98:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  412a9c:	mov	w2, #0x5                   	// #5
  412aa0:	add	x1, x1, #0xbce
  412aa4:	mov	x0, #0x0                   	// #0
  412aa8:	b	41351c <ferror@plt+0x117dc>
  412aac:	add	x0, x0, x1
  412ab0:	b	413520 <ferror@plt+0x117e0>
  412ab4:	ldr	x1, [x19, #136]
  412ab8:	ldr	w0, [x20]
  412abc:	cmp	x0, x1
  412ac0:	b.cc	412ad4 <ferror@plt+0x10d94>  // b.lo, b.ul, b.last
  412ac4:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  412ac8:	mov	w2, #0x5                   	// #5
  412acc:	add	x1, x1, #0xbce
  412ad0:	b	413548 <ferror@plt+0x11808>
  412ad4:	add	x0, x22, x0
  412ad8:	b	413550 <ferror@plt+0x11810>
  412adc:	ldr	x0, [x19, #128]
  412ae0:	cbnz	x0, 412b10 <ferror@plt+0x10dd0>
  412ae4:	mov	x1, x27
  412ae8:	mov	w2, #0x5                   	// #5
  412aec:	bl	401c70 <dcgettext@plt>
  412af0:	adrp	x1, 444000 <warn@@Base+0xaa24>
  412af4:	mov	x2, #0x17                  	// #23
  412af8:	add	x1, x1, #0x428
  412afc:	bl	401a50 <strncmp@plt>
  412b00:	cbz	w0, 412b34 <ferror@plt+0x10df4>
  412b04:	add	x26, x26, #0x1
  412b08:	add	x21, x21, #0x50
  412b0c:	b	41356c <ferror@plt+0x1182c>
  412b10:	ldr	x2, [x19, #136]
  412b14:	ldr	w1, [x21]
  412b18:	cmp	x1, x2
  412b1c:	b.cc	412b2c <ferror@plt+0x10dec>  // b.lo, b.ul, b.last
  412b20:	mov	x1, x25
  412b24:	mov	w2, #0x5                   	// #5
  412b28:	b	413588 <ferror@plt+0x11848>
  412b2c:	add	x0, x0, x1
  412b30:	b	412af0 <ferror@plt+0x10db0>
  412b34:	cbnz	x21, 412b4c <ferror@plt+0x10e0c>
  412b38:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  412b3c:	add	x1, x1, #0xbba
  412b40:	mov	w2, #0x5                   	// #5
  412b44:	mov	x0, #0x0                   	// #0
  412b48:	b	412b5c <ferror@plt+0x10e1c>
  412b4c:	ldr	x0, [x19, #128]
  412b50:	cbnz	x0, 412bb8 <ferror@plt+0x10e78>
  412b54:	mov	x1, x27
  412b58:	mov	w2, #0x5                   	// #5
  412b5c:	bl	401c70 <dcgettext@plt>
  412b60:	mov	x1, x22
  412b64:	add	x0, x0, #0x17
  412b68:	bl	401bb0 <strcmp@plt>
  412b6c:	cbnz	w0, 412b04 <ferror@plt+0x10dc4>
  412b70:	ldr	w0, [x19, #100]
  412b74:	cmp	x0, x26
  412b78:	b.ne	412dac <ferror@plt+0x1106c>  // b.any
  412b7c:	adrp	x1, 444000 <warn@@Base+0xaa24>
  412b80:	add	x1, x1, #0x44e
  412b84:	mov	w2, #0x5                   	// #5
  412b88:	mov	x0, #0x0                   	// #0
  412b8c:	bl	401c70 <dcgettext@plt>
  412b90:	bl	401cc0 <printf@plt>
  412b94:	ldr	x0, [x19, #128]
  412b98:	cbnz	x0, 412d8c <ferror@plt+0x1104c>
  412b9c:	ldr	w1, [x20]
  412ba0:	adrp	x0, 46c000 <warn@@Base+0x32a24>
  412ba4:	add	x0, x0, #0x8d0
  412ba8:	bl	401cc0 <printf@plt>
  412bac:	subs	x23, x23, #0x1
  412bb0:	b.ne	412974 <ferror@plt+0x10c34>  // b.any
  412bb4:	b	412850 <ferror@plt+0x10b10>
  412bb8:	ldr	x2, [x19, #136]
  412bbc:	ldr	w1, [x21]
  412bc0:	cmp	x1, x2
  412bc4:	b.cc	412bd4 <ferror@plt+0x10e94>  // b.lo, b.ul, b.last
  412bc8:	mov	x1, x25
  412bcc:	mov	w2, #0x5                   	// #5
  412bd0:	b	412b44 <ferror@plt+0x10e04>
  412bd4:	add	x0, x0, x1
  412bd8:	b	412b60 <ferror@plt+0x10e20>
  412bdc:	cbnz	x22, 412c60 <ferror@plt+0x10f20>
  412be0:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  412be4:	add	x1, x1, #0xbc1
  412be8:	mov	w2, #0x5                   	// #5
  412bec:	mov	x0, #0x0                   	// #0
  412bf0:	bl	401c70 <dcgettext@plt>
  412bf4:	adrp	x1, 444000 <warn@@Base+0xaa24>
  412bf8:	mov	x2, #0xd                   	// #13
  412bfc:	add	x1, x1, #0x440
  412c00:	bl	401a50 <strncmp@plt>
  412c04:	cbnz	w0, 412cb4 <ferror@plt+0x10f74>
  412c08:	ldr	x0, [x19, #128]
  412c0c:	cbnz	x0, 412c88 <ferror@plt+0x10f48>
  412c10:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  412c14:	add	x1, x1, #0xbc1
  412c18:	mov	w2, #0x5                   	// #5
  412c1c:	bl	401c70 <dcgettext@plt>
  412c20:	add	x22, x0, #0xd
  412c24:	ldr	x21, [x19, #112]
  412c28:	adrp	x25, 43d000 <warn@@Base+0x3a24>
  412c2c:	adrp	x27, 43d000 <warn@@Base+0x3a24>
  412c30:	add	x25, x25, #0xbce
  412c34:	add	x27, x27, #0xbc1
  412c38:	mov	x26, #0x0                   	// #0
  412c3c:	ldr	w0, [x19, #100]
  412c40:	cmp	x0, x26
  412c44:	b.ls	412b70 <ferror@plt+0x10e30>  // b.plast
  412c48:	cbnz	x21, 412cc0 <ferror@plt+0x10f80>
  412c4c:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  412c50:	add	x1, x1, #0xbba
  412c54:	mov	w2, #0x5                   	// #5
  412c58:	mov	x0, #0x0                   	// #0
  412c5c:	b	412cd0 <ferror@plt+0x10f90>
  412c60:	ldr	x1, [x19, #136]
  412c64:	ldr	w0, [x20]
  412c68:	cmp	x0, x1
  412c6c:	b.cc	412c80 <ferror@plt+0x10f40>  // b.lo, b.ul, b.last
  412c70:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  412c74:	mov	w2, #0x5                   	// #5
  412c78:	add	x1, x1, #0xbce
  412c7c:	b	412bec <ferror@plt+0x10eac>
  412c80:	add	x0, x22, x0
  412c84:	b	412bf4 <ferror@plt+0x10eb4>
  412c88:	ldr	x1, [x19, #136]
  412c8c:	ldr	w22, [x20]
  412c90:	cmp	x22, x1
  412c94:	b.cc	412cac <ferror@plt+0x10f6c>  // b.lo, b.ul, b.last
  412c98:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  412c9c:	mov	w2, #0x5                   	// #5
  412ca0:	add	x1, x1, #0xbce
  412ca4:	mov	x0, #0x0                   	// #0
  412ca8:	b	412c1c <ferror@plt+0x10edc>
  412cac:	add	x0, x0, x22
  412cb0:	b	412c20 <ferror@plt+0x10ee0>
  412cb4:	adrp	x22, 444000 <warn@@Base+0xaa24>
  412cb8:	add	x22, x22, #0xa97
  412cbc:	b	412c24 <ferror@plt+0x10ee4>
  412cc0:	ldr	x0, [x19, #128]
  412cc4:	cbnz	x0, 412cf4 <ferror@plt+0x10fb4>
  412cc8:	mov	x1, x27
  412ccc:	mov	w2, #0x5                   	// #5
  412cd0:	bl	401c70 <dcgettext@plt>
  412cd4:	adrp	x1, 444000 <warn@@Base+0xaa24>
  412cd8:	mov	x2, #0x12                  	// #18
  412cdc:	add	x1, x1, #0x3fe
  412ce0:	bl	401a50 <strncmp@plt>
  412ce4:	cbz	w0, 412d18 <ferror@plt+0x10fd8>
  412ce8:	add	x26, x26, #0x1
  412cec:	add	x21, x21, #0x50
  412cf0:	b	412c3c <ferror@plt+0x10efc>
  412cf4:	ldr	x2, [x19, #136]
  412cf8:	ldr	w1, [x21]
  412cfc:	cmp	x1, x2
  412d00:	b.cc	412d10 <ferror@plt+0x10fd0>  // b.lo, b.ul, b.last
  412d04:	mov	x1, x25
  412d08:	mov	w2, #0x5                   	// #5
  412d0c:	b	412c58 <ferror@plt+0x10f18>
  412d10:	add	x0, x0, x1
  412d14:	b	412cd4 <ferror@plt+0x10f94>
  412d18:	cbnz	x21, 412d30 <ferror@plt+0x10ff0>
  412d1c:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  412d20:	add	x1, x1, #0xbba
  412d24:	mov	w2, #0x5                   	// #5
  412d28:	mov	x0, #0x0                   	// #0
  412d2c:	b	412d40 <ferror@plt+0x11000>
  412d30:	ldr	x0, [x19, #128]
  412d34:	cbnz	x0, 412d58 <ferror@plt+0x11018>
  412d38:	mov	x1, x27
  412d3c:	mov	w2, #0x5                   	// #5
  412d40:	bl	401c70 <dcgettext@plt>
  412d44:	mov	x1, x22
  412d48:	add	x0, x0, #0x12
  412d4c:	bl	401bb0 <strcmp@plt>
  412d50:	cbnz	w0, 412ce8 <ferror@plt+0x10fa8>
  412d54:	b	412b70 <ferror@plt+0x10e30>
  412d58:	ldr	x2, [x19, #136]
  412d5c:	ldr	w1, [x21]
  412d60:	cmp	x1, x2
  412d64:	b.cc	412d74 <ferror@plt+0x11034>  // b.lo, b.ul, b.last
  412d68:	mov	x1, x25
  412d6c:	mov	w2, #0x5                   	// #5
  412d70:	b	412d28 <ferror@plt+0x10fe8>
  412d74:	add	x0, x0, x1
  412d78:	b	412d44 <ferror@plt+0x11004>
  412d7c:	mov	x21, x20
  412d80:	b	412b70 <ferror@plt+0x10e30>
  412d84:	mov	x26, x25
  412d88:	b	412b70 <ferror@plt+0x10e30>
  412d8c:	mov	x1, x20
  412d90:	mov	x0, x19
  412d94:	bl	402fac <ferror@plt+0x126c>
  412d98:	mov	x1, x0
  412d9c:	adrp	x0, 443000 <warn@@Base+0x9a24>
  412da0:	add	x0, x0, #0xcbb
  412da4:	bl	401cc0 <printf@plt>
  412da8:	b	412bac <ferror@plt+0x10e6c>
  412dac:	ldp	x0, x22, [x21, #16]
  412db0:	mov	w2, #0x5                   	// #5
  412db4:	ldr	x25, [x21, #32]
  412db8:	adrp	x1, 444000 <warn@@Base+0xaa24>
  412dbc:	add	x1, x1, #0x477
  412dc0:	str	x0, [sp, #208]
  412dc4:	mov	x0, #0x0                   	// #0
  412dc8:	bl	401c70 <dcgettext@plt>
  412dcc:	mov	x4, x25
  412dd0:	mov	x5, x0
  412dd4:	mov	x2, x22
  412dd8:	mov	x1, x19
  412ddc:	mov	x3, #0x1                   	// #1
  412de0:	mov	x0, #0x0                   	// #0
  412de4:	bl	4032f0 <ferror@plt+0x15b0>
  412de8:	str	x0, [sp, #192]
  412dec:	cbz	x0, 412fdc <ferror@plt+0x1129c>
  412df0:	ldr	x0, [x21, #32]
  412df4:	adrp	x1, 444000 <warn@@Base+0xaa24>
  412df8:	add	x1, x1, #0x483
  412dfc:	mov	w2, #0x5                   	// #5
  412e00:	str	x0, [sp, #200]
  412e04:	mov	x0, #0x0                   	// #0
  412e08:	bl	401c70 <dcgettext@plt>
  412e0c:	bl	401cc0 <printf@plt>
  412e10:	ldr	x0, [x19, #128]
  412e14:	cbnz	x0, 412fe4 <ferror@plt+0x112a4>
  412e18:	ldr	w1, [x20]
  412e1c:	adrp	x0, 46c000 <warn@@Base+0x32a24>
  412e20:	add	x0, x0, #0x8d0
  412e24:	bl	401cc0 <printf@plt>
  412e28:	adrp	x22, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  412e2c:	mov	w2, #0x5                   	// #5
  412e30:	adrp	x1, 444000 <warn@@Base+0xaa24>
  412e34:	mov	x0, #0x0                   	// #0
  412e38:	add	x1, x1, #0xa22
  412e3c:	bl	401c70 <dcgettext@plt>
  412e40:	ldr	w2, [x22, #596]
  412e44:	add	x21, x22, #0x254
  412e48:	ldr	x1, [x20, #32]
  412e4c:	add	w2, w2, w2, lsl #1
  412e50:	udiv	x2, x1, x2
  412e54:	ldr	x1, [x20, #24]
  412e58:	bl	401cc0 <printf@plt>
  412e5c:	str	xzr, [sp, #184]
  412e60:	ldr	w0, [x19, #92]
  412e64:	cbz	w0, 412ec0 <ferror@plt+0x11180>
  412e68:	mov	x0, x19
  412e6c:	bl	40cdf0 <ferror@plt+0xb0b0>
  412e70:	cbz	w0, 4130d0 <ferror@plt+0x11390>
  412e74:	ldr	x0, [x19, #120]
  412e78:	ldr	w2, [x19, #92]
  412e7c:	add	x2, x0, x2, lsl #6
  412e80:	cmp	x0, x2
  412e84:	b.cs	412ec0 <ferror@plt+0x11180>  // b.hs, b.nlast
  412e88:	ldr	x1, [x0]
  412e8c:	cmp	x1, #0x1
  412e90:	b.ne	413004 <ferror@plt+0x112c4>  // b.any
  412e94:	ldr	x1, [x20, #16]
  412e98:	ldr	x3, [x0, #24]
  412e9c:	cmp	x1, x3
  412ea0:	b.cc	413004 <ferror@plt+0x112c4>  // b.lo, b.ul, b.last
  412ea4:	ldr	x4, [x20, #32]
  412ea8:	add	x1, x1, x4
  412eac:	ldr	x4, [x0, #48]
  412eb0:	add	x4, x3, x4
  412eb4:	cmp	x1, x4
  412eb8:	b.hi	413004 <ferror@plt+0x112c4>  // b.pmore
  412ebc:	str	x3, [sp, #216]
  412ec0:	ldp	x25, x26, [x20, #24]
  412ec4:	mov	w2, #0x5                   	// #5
  412ec8:	adrp	x1, 444000 <warn@@Base+0xaa24>
  412ecc:	mov	x0, #0x0                   	// #0
  412ed0:	add	x1, x1, #0x494
  412ed4:	bl	401c70 <dcgettext@plt>
  412ed8:	mov	x1, x19
  412edc:	mov	x5, x0
  412ee0:	mov	x3, #0x1                   	// #1
  412ee4:	mov	x0, #0x0                   	// #0
  412ee8:	mov	x4, x26
  412eec:	mov	x2, x25
  412ef0:	bl	4032f0 <ferror@plt+0x15b0>
  412ef4:	mov	x27, x0
  412ef8:	cbz	x0, 4130d0 <ferror@plt+0x11390>
  412efc:	ldr	w1, [x22, #596]
  412f00:	mov	x25, x27
  412f04:	adrp	x28, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  412f08:	add	w1, w1, w1, lsl #1
  412f0c:	udiv	x0, x26, x1
  412f10:	mov	x1, #0x30                  	// #48
  412f14:	str	x0, [sp, #184]
  412f18:	bl	42abf8 <ferror@plt+0x28eb8>
  412f1c:	mov	x22, x0
  412f20:	str	x0, [sp, #176]
  412f24:	ldr	w1, [x21]
  412f28:	add	w2, w1, w1, lsl #1
  412f2c:	sub	x2, x26, x2
  412f30:	add	x2, x27, x2
  412f34:	cmp	x25, x2
  412f38:	b.ls	41300c <ferror@plt+0x112cc>  // b.plast
  412f3c:	mov	x0, x27
  412f40:	bl	401bd0 <free@plt>
  412f44:	ldr	x22, [x19, #112]
  412f48:	adrp	x0, 444000 <warn@@Base+0xaa24>
  412f4c:	add	x0, x0, #0x4c7
  412f50:	str	x0, [sp, #136]
  412f54:	ldr	w3, [x19, #100]
  412f58:	mov	w2, #0x50                  	// #80
  412f5c:	ldr	x1, [x19, #112]
  412f60:	umaddl	x0, w3, w2, x1
  412f64:	cmp	x22, x0
  412f68:	b.cc	413088 <ferror@plt+0x11348>  // b.lo, b.ul, b.last
  412f6c:	ldr	x0, [sp, #184]
  412f70:	cbz	x0, 4130d0 <ferror@plt+0x11390>
  412f74:	ldr	x0, [sp, #232]
  412f78:	lsl	x0, x0, #5
  412f7c:	bl	43cf40 <warn@@Base+0x3964>
  412f80:	mov	x1, #0x0                   	// #0
  412f84:	mov	x2, #0x0                   	// #0
  412f88:	str	x0, [sp, #240]
  412f8c:	ldr	x3, [sp, #232]
  412f90:	cmp	x2, x3
  412f94:	b.cc	41327c <ferror@plt+0x1153c>  // b.lo, b.ul, b.last
  412f98:	adrp	x3, 402000 <ferror@plt+0x2c0>
  412f9c:	mov	x2, #0x20                  	// #32
  412fa0:	add	x3, x3, #0xf94
  412fa4:	str	x1, [sp, #248]
  412fa8:	bl	4019b0 <qsort@plt>
  412fac:	mov	x25, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  412fb0:	ldr	x20, [sp, #176]
  412fb4:	add	x26, sp, #0xa0
  412fb8:	movk	x25, #0xaaab
  412fbc:	ldp	x1, x2, [sp, #176]
  412fc0:	mov	x3, #0x30                  	// #48
  412fc4:	ldr	x0, [sp, #240]
  412fc8:	madd	x2, x2, x3, x1
  412fcc:	cmp	x20, x2
  412fd0:	b.cc	4132c0 <ferror@plt+0x11580>  // b.lo, b.ul, b.last
  412fd4:	bl	401bd0 <free@plt>
  412fd8:	b	4130d0 <ferror@plt+0x11390>
  412fdc:	mov	x0, #0x0                   	// #0
  412fe0:	b	412df4 <ferror@plt+0x110b4>
  412fe4:	mov	x1, x20
  412fe8:	mov	x0, x19
  412fec:	bl	402fac <ferror@plt+0x126c>
  412ff0:	mov	x1, x0
  412ff4:	adrp	x0, 443000 <warn@@Base+0x9a24>
  412ff8:	add	x0, x0, #0xcbb
  412ffc:	bl	401cc0 <printf@plt>
  413000:	b	412e28 <ferror@plt+0x110e8>
  413004:	add	x0, x0, #0x40
  413008:	b	412e80 <ferror@plt+0x11140>
  41300c:	ldr	x2, [x28, #648]
  413010:	strh	wzr, [x22]
  413014:	strh	wzr, [x22, #16]
  413018:	mov	x0, x25
  41301c:	strh	wzr, [x22, #32]
  413020:	add	x22, x22, #0x30
  413024:	blr	x2
  413028:	ldr	w1, [x21]
  41302c:	ldr	x2, [x28, #648]
  413030:	stur	x0, [x22, #-40]
  413034:	add	x25, x25, w1, uxtw
  413038:	mov	x0, x25
  41303c:	blr	x2
  413040:	ldr	w1, [x21]
  413044:	ldr	x2, [x28, #648]
  413048:	stur	x0, [x22, #-24]
  41304c:	add	x25, x25, w1, uxtw
  413050:	mov	x0, x25
  413054:	blr	x2
  413058:	ldr	w1, [x21]
  41305c:	ldur	x2, [x22, #-40]
  413060:	add	x25, x25, x1
  413064:	ldr	x1, [sp, #216]
  413068:	add	x2, x2, x1
  41306c:	stur	x2, [x22, #-40]
  413070:	ldur	x2, [x22, #-24]
  413074:	add	x0, x0, x1
  413078:	stur	x0, [x22, #-8]
  41307c:	add	x2, x2, x1
  413080:	stur	x2, [x22, #-24]
  413084:	b	412f24 <ferror@plt+0x111e4>
  413088:	ldr	w0, [x22, #4]
  41308c:	cmp	w0, #0x4
  413090:	b.ne	41311c <ferror@plt+0x113dc>  // b.any
  413094:	ldr	w0, [x22, #44]
  413098:	cmp	w0, w3
  41309c:	b.cs	41311c <ferror@plt+0x113dc>  // b.hs, b.nlast
  4130a0:	umaddl	x0, w0, w2, x1
  4130a4:	cmp	x20, x0
  4130a8:	b.ne	41311c <ferror@plt+0x113dc>  // b.any
  4130ac:	ldp	x1, x2, [x22, #24]
  4130b0:	add	x4, sp, #0xa0
  4130b4:	add	x3, sp, #0xa8
  4130b8:	mov	x0, x19
  4130bc:	bl	405d18 <ferror@plt+0x3fd8>
  4130c0:	cbnz	w0, 4130f4 <ferror@plt+0x113b4>
  4130c4:	ldr	x0, [sp, #176]
  4130c8:	bl	401bd0 <free@plt>
  4130cc:	stp	xzr, xzr, [sp, #176]
  4130d0:	ldr	x0, [sp, #176]
  4130d4:	cbz	x0, 4130dc <ferror@plt+0x1139c>
  4130d8:	bl	401bd0 <free@plt>
  4130dc:	ldr	x0, [sp, #192]
  4130e0:	cbz	x0, 4130e8 <ferror@plt+0x113a8>
  4130e4:	bl	401bd0 <free@plt>
  4130e8:	str	xzr, [sp, #176]
  4130ec:	str	xzr, [sp, #192]
  4130f0:	b	412bac <ferror@plt+0x10e6c>
  4130f4:	ldr	x25, [sp, #168]
  4130f8:	adrp	x0, 444000 <warn@@Base+0xaa24>
  4130fc:	add	x0, x0, #0x529
  413100:	str	x0, [sp, #128]
  413104:	ldp	x1, x0, [sp, #160]
  413108:	mov	x2, #0x18                  	// #24
  41310c:	madd	x1, x1, x2, x0
  413110:	cmp	x25, x1
  413114:	b.cc	413124 <ferror@plt+0x113e4>  // b.lo, b.ul, b.last
  413118:	bl	401bd0 <free@plt>
  41311c:	add	x22, x22, #0x50
  413120:	b	412f54 <ferror@plt+0x11214>
  413124:	ldr	x26, [x25, #8]
  413128:	add	x0, x19, #0x52
  41312c:	mov	x1, x26
  413130:	bl	407b50 <ferror@plt+0x5e10>
  413134:	mov	w27, w0
  413138:	mov	w0, w0
  41313c:	bl	40254c <ferror@plt+0x80c>
  413140:	mov	x28, x0
  413144:	cbnz	x0, 413164 <ferror@plt+0x11424>
  413148:	mov	w2, #0x5                   	// #5
  41314c:	adrp	x1, 444000 <warn@@Base+0xaa24>
  413150:	add	x1, x1, #0x4a1
  413154:	bl	401c70 <dcgettext@plt>
  413158:	mov	w1, w27
  41315c:	bl	4395dc <warn@@Base>
  413160:	b	413190 <ferror@plt+0x11450>
  413164:	ldr	x1, [sp, #136]
  413168:	mov	x2, #0xd                   	// #13
  41316c:	bl	401a50 <strncmp@plt>
  413170:	cbz	w0, 413198 <ferror@plt+0x11458>
  413174:	mov	w2, #0x5                   	// #5
  413178:	adrp	x1, 444000 <warn@@Base+0xaa24>
  41317c:	mov	x0, #0x0                   	// #0
  413180:	add	x1, x1, #0x4d5
  413184:	bl	401c70 <dcgettext@plt>
  413188:	mov	x1, x28
  41318c:	bl	4395dc <warn@@Base>
  413190:	add	x25, x25, #0x18
  413194:	b	413104 <ferror@plt+0x113c4>
  413198:	ldr	w4, [x21]
  41319c:	ldr	x3, [x25]
  4131a0:	add	w1, w4, w4, lsl #1
  4131a4:	ldr	x0, [sp, #184]
  4131a8:	udiv	x27, x3, x1
  4131ac:	cmp	x27, x0
  4131b0:	b.cc	4131d0 <ferror@plt+0x11490>  // b.lo, b.ul, b.last
  4131b4:	mov	w2, #0x5                   	// #5
  4131b8:	adrp	x1, 444000 <warn@@Base+0xaa24>
  4131bc:	mov	x0, #0x0                   	// #0
  4131c0:	add	x1, x1, #0x4fe
  4131c4:	bl	401c70 <dcgettext@plt>
  4131c8:	mov	x1, x27
  4131cc:	b	41318c <ferror@plt+0x1144c>
  4131d0:	mov	x0, x26
  4131d4:	bl	402b0c <ferror@plt+0xdcc>
  4131d8:	ldr	x1, [sp, #232]
  4131dc:	mov	x26, x0
  4131e0:	and	x0, x0, #0xffffffff
  4131e4:	cmp	x1, w26, uxtw
  4131e8:	b.hi	413204 <ferror@plt+0x114c4>  // b.pmore
  4131ec:	ldr	x1, [sp, #128]
  4131f0:	mov	w2, #0x5                   	// #5
  4131f4:	mov	x0, #0x0                   	// #0
  4131f8:	bl	401c70 <dcgettext@plt>
  4131fc:	mov	w1, w26
  413200:	b	41315c <ferror@plt+0x1141c>
  413204:	mov	w4, w4
  413208:	lsl	x7, x0, #5
  41320c:	ldr	x6, [sp, #224]
  413210:	mov	x1, #0x30                  	// #48
  413214:	udiv	x3, x3, x4
  413218:	ldr	x5, [sp, #176]
  41321c:	add	x2, x6, x0, lsl #5
  413220:	mov	x0, #0x3                   	// #3
  413224:	mul	x1, x27, x1
  413228:	udiv	x0, x3, x0
  41322c:	ldrh	w4, [x2, #28]
  413230:	ldr	x2, [x6, x7]
  413234:	ldr	x6, [x25, #16]
  413238:	add	x0, x0, x0, lsl #1
  41323c:	sub	x3, x3, x0
  413240:	add	x0, x5, x1
  413244:	cmp	x3, #0x1
  413248:	add	x2, x2, x6
  41324c:	b.eq	413264 <ferror@plt+0x11524>  // b.none
  413250:	cmp	x3, #0x2
  413254:	b.eq	413270 <ferror@plt+0x11530>  // b.none
  413258:	strh	w4, [x5, x1]
  41325c:	str	x2, [x0, #8]
  413260:	b	413190 <ferror@plt+0x11450>
  413264:	strh	w4, [x0, #16]
  413268:	str	x2, [x0, #24]
  41326c:	b	413190 <ferror@plt+0x11450>
  413270:	strh	w4, [x0, #32]
  413274:	str	x2, [x0, #40]
  413278:	b	413190 <ferror@plt+0x11450>
  41327c:	ldr	x5, [sp, #224]
  413280:	lsl	x4, x2, #5
  413284:	ldr	x4, [x5, x4]
  413288:	add	x3, x5, x2, lsl #5
  41328c:	cbz	x4, 4132b8 <ferror@plt+0x11578>
  413290:	ldrb	w4, [x3, #24]
  413294:	and	w4, w4, #0xf
  413298:	cmp	w4, #0x2
  41329c:	b.ne	4132b8 <ferror@plt+0x11578>  // b.any
  4132a0:	add	x6, x0, x1, lsl #5
  4132a4:	add	x1, x1, #0x1
  4132a8:	ldp	x4, x5, [x3]
  4132ac:	stp	x4, x5, [x6]
  4132b0:	ldp	x4, x5, [x3, #16]
  4132b4:	stp	x4, x5, [x6, #16]
  4132b8:	add	x2, x2, #0x1
  4132bc:	b	412f8c <ferror@plt+0x1124c>
  4132c0:	mov	x1, x0
  4132c4:	ldrh	w0, [x19, #82]
  4132c8:	str	x26, [sp]
  4132cc:	adrp	x22, 48b000 <warn@@Base+0x51a24>
  4132d0:	ldp	x2, x3, [sp, #248]
  4132d4:	add	x7, sp, #0xa8
  4132d8:	ldrh	w5, [x20]
  4132dc:	ldr	x6, [x20, #8]
  4132e0:	ldr	x4, [sp, #264]
  4132e4:	bl	407e44 <ferror@plt+0x6104>
  4132e8:	ldr	x1, [x22, #1040]
  4132ec:	adrp	x0, 444000 <warn@@Base+0xaa24>
  4132f0:	add	x0, x0, #0x557
  4132f4:	bl	401910 <fputs@plt>
  4132f8:	ldr	x0, [sp, #168]
  4132fc:	cbz	x0, 41331c <ferror@plt+0x115dc>
  413300:	ldr	x1, [x22, #1040]
  413304:	bl	401910 <fputs@plt>
  413308:	ldr	x1, [sp, #160]
  41330c:	cbz	x1, 41331c <ferror@plt+0x115dc>
  413310:	adrp	x0, 444000 <warn@@Base+0xaa24>
  413314:	add	x0, x0, #0x55a
  413318:	bl	401cc0 <printf@plt>
  41331c:	ldr	x1, [x22, #1040]
  413320:	adrp	x0, 444000 <warn@@Base+0xaa24>
  413324:	add	x0, x0, #0x55f
  413328:	bl	401910 <fputs@plt>
  41332c:	ldr	x0, [x20, #8]
  413330:	mov	w1, #0x4                   	// #4
  413334:	bl	4061a0 <ferror@plt+0x4460>
  413338:	ldr	x1, [x22, #1040]
  41333c:	mov	w0, #0x2d                  	// #45
  413340:	bl	4019a0 <fputc@plt>
  413344:	ldr	x0, [x20, #24]
  413348:	mov	w1, #0x4                   	// #4
  41334c:	bl	4061a0 <ferror@plt+0x4460>
  413350:	ldr	x1, [x20, #40]
  413354:	ldr	x0, [sp, #216]
  413358:	sub	x1, x1, x0
  41335c:	adrp	x0, 444000 <warn@@Base+0xaa24>
  413360:	add	x0, x0, #0x564
  413364:	bl	401cc0 <printf@plt>
  413368:	ldr	x22, [sp, #192]
  41336c:	cbz	x22, 4133b8 <ferror@plt+0x11678>
  413370:	ldrh	w1, [x20, #32]
  413374:	ldr	x0, [x20, #40]
  413378:	str	x0, [sp, #160]
  41337c:	cbz	w1, 4133d8 <ferror@plt+0x11698>
  413380:	ldr	w2, [x19, #100]
  413384:	cmp	w1, w2
  413388:	b.cc	4133c0 <ferror@plt+0x11680>  // b.lo, b.ul, b.last
  41338c:	mov	w2, #0x5                   	// #5
  413390:	adrp	x1, 444000 <warn@@Base+0xaa24>
  413394:	mov	x0, #0x0                   	// #0
  413398:	add	x1, x1, #0x577
  41339c:	bl	401c70 <dcgettext@plt>
  4133a0:	ldr	x2, [sp, #176]
  4133a4:	ldrh	w1, [x20, #32]
  4133a8:	sub	x2, x20, x2
  4133ac:	asr	x2, x2, #4
  4133b0:	mul	x2, x2, x25
  4133b4:	bl	4395dc <warn@@Base>
  4133b8:	add	x20, x20, #0x30
  4133bc:	b	412fbc <ferror@plt+0x1127c>
  4133c0:	ldr	x2, [x19, #112]
  4133c4:	mov	w3, #0x50                  	// #80
  4133c8:	umaddl	x1, w1, w3, x2
  4133cc:	ldr	x1, [x1, #16]
  4133d0:	add	x1, x1, x0
  4133d4:	str	x1, [sp, #160]
  4133d8:	ldp	x3, x1, [sp, #200]
  4133dc:	ldr	x2, [sp, #160]
  4133e0:	sub	x0, x2, x1
  4133e4:	str	x0, [sp, #160]
  4133e8:	cmp	x0, x3
  4133ec:	b.cs	413400 <ferror@plt+0x116c0>  // b.hs, b.nlast
  4133f0:	add	x1, x1, x3
  4133f4:	sub	x1, x1, x2
  4133f8:	cmp	x1, #0x7
  4133fc:	b.hi	413430 <ferror@plt+0x116f0>  // b.pmore
  413400:	mov	w2, #0x5                   	// #5
  413404:	adrp	x1, 444000 <warn@@Base+0xaa24>
  413408:	mov	x0, #0x0                   	// #0
  41340c:	add	x1, x1, #0x59e
  413410:	bl	401c70 <dcgettext@plt>
  413414:	ldr	x2, [sp, #176]
  413418:	ldr	x1, [x20, #40]
  41341c:	sub	x2, x20, x2
  413420:	asr	x2, x2, #4
  413424:	mul	x2, x2, x25
  413428:	bl	4395dc <warn@@Base>
  41342c:	b	4133b8 <ferror@plt+0x11678>
  413430:	add	x22, x22, x0
  413434:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  413438:	mov	w1, #0x8                   	// #8
  41343c:	ldr	x2, [x0, #648]
  413440:	mov	x0, x22
  413444:	blr	x2
  413448:	and	x6, x0, #0xffffffff
  41344c:	ldr	w5, [x21]
  413450:	tst	x0, #0x100000000
  413454:	adrp	x1, 444000 <warn@@Base+0xaa24>
  413458:	adrp	x3, 444000 <warn@@Base+0xaa24>
  41345c:	add	x1, x1, #0xa97
  413460:	add	x3, x3, #0x38f
  413464:	csel	x3, x3, x1, ne  // ne = any
  413468:	tst	x0, #0x200000000
  41346c:	mul	x5, x5, x6
  413470:	lsr	x27, x0, #48
  413474:	adrp	x4, 444000 <warn@@Base+0xaa24>
  413478:	add	x4, x4, #0x399
  41347c:	csel	x4, x4, x1, ne  // ne = any
  413480:	ubfx	x2, x0, #32, #16
  413484:	mov	w1, w27
  413488:	adrp	x0, 444000 <warn@@Base+0xaa24>
  41348c:	add	x0, x0, #0x5c5
  413490:	str	x6, [sp, #128]
  413494:	bl	401cc0 <printf@plt>
  413498:	cmp	x27, #0x1
  41349c:	ldr	x6, [sp, #128]
  4134a0:	b.eq	4134c0 <ferror@plt+0x11780>  // b.none
  4134a4:	adrp	x1, 444000 <warn@@Base+0xaa24>
  4134a8:	add	x1, x1, #0x5ef
  4134ac:	mov	w2, #0x5                   	// #5
  4134b0:	mov	x0, #0x0                   	// #0
  4134b4:	bl	401c70 <dcgettext@plt>
  4134b8:	bl	401cc0 <printf@plt>
  4134bc:	b	4133b8 <ferror@plt+0x11678>
  4134c0:	ldr	w27, [x21]
  4134c4:	ldp	x3, x0, [sp, #192]
  4134c8:	str	wzr, [sp, #156]
  4134cc:	madd	x27, x27, x6, x22
  4134d0:	add	x27, x27, #0x8
  4134d4:	add	x3, x3, x0
  4134d8:	add	x0, x22, #0x8
  4134dc:	cmp	x27, x3
  4134e0:	csel	x27, x27, x3, cc  // cc = lo, ul, last
  4134e4:	cmp	x27, x0
  4134e8:	b.ls	4133b8 <ferror@plt+0x11678>  // b.plast
  4134ec:	ldr	w1, [sp, #156]
  4134f0:	mov	x3, x27
  4134f4:	add	x2, sp, #0x9c
  4134f8:	bl	423e2c <ferror@plt+0x220ec>
  4134fc:	b	4134e4 <ferror@plt+0x117a4>
  413500:	ldr	x0, [x20, #8]
  413504:	tbnz	w0, #9, 4129d4 <ferror@plt+0x10c94>
  413508:	ldr	x0, [x19, #128]
  41350c:	cbnz	x0, 412a88 <ferror@plt+0x10d48>
  413510:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  413514:	add	x1, x1, #0xbc1
  413518:	mov	w2, #0x5                   	// #5
  41351c:	bl	401c70 <dcgettext@plt>
  413520:	mov	x2, #0x16                  	// #22
  413524:	adrp	x1, 444000 <warn@@Base+0xaa24>
  413528:	add	x1, x1, #0x411
  41352c:	bl	401a50 <strncmp@plt>
  413530:	ldr	x22, [x19, #128]
  413534:	cbnz	w0, 412bdc <ferror@plt+0x10e9c>
  413538:	cbnz	x22, 412ab4 <ferror@plt+0x10d74>
  41353c:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  413540:	add	x1, x1, #0xbc1
  413544:	mov	w2, #0x5                   	// #5
  413548:	mov	x0, #0x0                   	// #0
  41354c:	bl	401c70 <dcgettext@plt>
  413550:	ldr	x21, [x19, #112]
  413554:	adrp	x25, 43d000 <warn@@Base+0x3a24>
  413558:	adrp	x27, 43d000 <warn@@Base+0x3a24>
  41355c:	add	x22, x0, #0x16
  413560:	add	x25, x25, #0xbce
  413564:	add	x27, x27, #0xbc1
  413568:	mov	x26, #0x0                   	// #0
  41356c:	ldr	w0, [x19, #100]
  413570:	cmp	x0, x26
  413574:	b.ls	412b70 <ferror@plt+0x10e30>  // b.plast
  413578:	cbnz	x21, 412adc <ferror@plt+0x10d9c>
  41357c:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  413580:	add	x1, x1, #0xbba
  413584:	mov	w2, #0x5                   	// #5
  413588:	mov	x0, #0x0                   	// #0
  41358c:	b	412aec <ferror@plt+0x10dac>
  413590:	stp	x29, x30, [sp, #-144]!
  413594:	cmp	x3, #0x0
  413598:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  41359c:	mov	x29, sp
  4135a0:	stp	x19, x20, [sp, #16]
  4135a4:	stp	x21, x22, [sp, #32]
  4135a8:	stp	x23, x24, [sp, #48]
  4135ac:	stp	x25, x26, [sp, #64]
  4135b0:	stp	x27, x28, [sp, #80]
  4135b4:	str	x0, [sp, #96]
  4135b8:	str	x5, [sp, #120]
  4135bc:	b.ne	4135e0 <ferror@plt+0x118a0>  // b.any
  4135c0:	mov	w0, #0x0                   	// #0
  4135c4:	ldp	x19, x20, [sp, #16]
  4135c8:	ldp	x21, x22, [sp, #32]
  4135cc:	ldp	x23, x24, [sp, #48]
  4135d0:	ldp	x25, x26, [sp, #64]
  4135d4:	ldp	x27, x28, [sp, #80]
  4135d8:	ldp	x29, x30, [sp], #144
  4135dc:	ret
  4135e0:	strh	wzr, [x6]
  4135e4:	mov	x24, x1
  4135e8:	str	xzr, [x6, #8]
  4135ec:	mov	x19, x2
  4135f0:	mov	x20, x3
  4135f4:	mov	x22, x4
  4135f8:	mov	x25, x6
  4135fc:	mov	x26, x7
  413600:	cbz	x7, 41360c <ferror@plt+0x118cc>
  413604:	mov	x0, #0xffffffffffffffff    	// #-1
  413608:	str	x0, [x7]
  41360c:	ldr	x0, [x19, #8]
  413610:	cmp	x20, x0
  413614:	b.eq	4136e0 <ferror@plt+0x119a0>  // b.none
  413618:	mov	x0, x19
  41361c:	bl	403240 <ferror@plt+0x1500>
  413620:	ldp	x23, x28, [x20, #24]
  413624:	mov	w2, #0x5                   	// #5
  413628:	ldr	x21, [x24]
  41362c:	str	x20, [x19, #8]
  413630:	adrp	x1, 444000 <warn@@Base+0xaa24>
  413634:	mov	x0, #0x0                   	// #0
  413638:	add	x1, x1, #0x611
  41363c:	bl	401c70 <dcgettext@plt>
  413640:	mov	x4, x28
  413644:	mov	x5, x0
  413648:	mov	x2, x23
  41364c:	mov	x3, #0x1                   	// #1
  413650:	mov	x1, x21
  413654:	mov	x0, #0x0                   	// #0
  413658:	bl	4032f0 <ferror@plt+0x15b0>
  41365c:	str	x0, [x19]
  413660:	ldr	x0, [sp, #96]
  413664:	stp	xzr, xzr, [x19, #16]
  413668:	ldr	w4, [x0, #100]
  41366c:	ldr	x3, [x0, #112]
  413670:	mov	w0, #0x50                  	// #80
  413674:	mov	x2, x3
  413678:	umaddl	x6, w4, w0, x3
  41367c:	cmp	x2, x6
  413680:	b.cs	4136d8 <ferror@plt+0x11998>  // b.hs, b.nlast
  413684:	ldr	w1, [x2, #44]
  413688:	cmp	w1, w4
  41368c:	b.cs	4136ac <ferror@plt+0x1196c>  // b.hs, b.nlast
  413690:	umaddl	x1, w1, w0, x3
  413694:	cmp	x20, x1
  413698:	b.ne	4136ac <ferror@plt+0x1196c>  // b.any
  41369c:	ldr	w5, [x2, #4]
  4136a0:	cmp	w5, #0x9
  4136a4:	ccmp	w5, #0x4, #0x4, ne  // ne = any
  4136a8:	b.eq	4136b4 <ferror@plt+0x11974>  // b.none
  4136ac:	add	x2, x2, #0x50
  4136b0:	b	41367c <ferror@plt+0x1193c>
  4136b4:	ldr	x0, [x24]
  4136b8:	add	x3, x19, #0x10
  4136bc:	ldp	x1, x2, [x2, #24]
  4136c0:	str	w5, [x19, #32]
  4136c4:	add	x4, x19, #0x18
  4136c8:	cmp	w5, #0x9
  4136cc:	b.ne	413738 <ferror@plt+0x119f8>  // b.any
  4136d0:	bl	4049f8 <ferror@plt+0x2cb8>
  4136d4:	cbz	w0, 4135c0 <ferror@plt+0x11880>
  4136d8:	ldr	x0, [x19, #16]
  4136dc:	str	x0, [x19, #40]
  4136e0:	ldr	x0, [x19]
  4136e4:	cbz	x0, 4135c0 <ferror@plt+0x11880>
  4136e8:	ldr	x1, [x20, #32]
  4136ec:	cmp	x1, #0x3
  4136f0:	b.ls	4135c0 <ferror@plt+0x11880>  // b.plast
  4136f4:	sub	x1, x1, #0x4
  4136f8:	cmp	x22, x1
  4136fc:	b.hi	4135c0 <ferror@plt+0x11880>  // b.pmore
  413700:	tbnz	x22, #63, 4135c0 <ferror@plt+0x11880>
  413704:	adrp	x1, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  413708:	add	x0, x0, x22
  41370c:	ldr	x2, [x1, #648]
  413710:	mov	w1, #0x4                   	// #4
  413714:	blr	x2
  413718:	mov	x23, x0
  41371c:	ldr	x0, [x19, #16]
  413720:	str	w23, [sp, #104]
  413724:	cbnz	x0, 413740 <ferror@plt+0x11a00>
  413728:	ldr	x0, [sp, #120]
  41372c:	str	w23, [x0]
  413730:	mov	w0, #0x1                   	// #1
  413734:	b	4135c4 <ferror@plt+0x11884>
  413738:	bl	405d18 <ferror@plt+0x3fd8>
  41373c:	b	4136d4 <ferror@plt+0x11994>
  413740:	adrp	x0, 464000 <warn@@Base+0x2aa24>
  413744:	add	x0, x0, #0x438
  413748:	ldr	x20, [x19, #40]
  41374c:	add	x0, x0, #0x358
  413750:	str	wzr, [sp, #108]
  413754:	str	x0, [sp, #128]
  413758:	adrp	x0, 444000 <warn@@Base+0xaa24>
  41375c:	add	x0, x0, #0x74a
  413760:	str	x0, [sp, #136]
  413764:	ldp	x1, x0, [x19, #16]
  413768:	mov	x2, #0x18                  	// #24
  41376c:	madd	x0, x0, x2, x1
  413770:	cmp	x20, x0
  413774:	b.eq	41385c <ferror@plt+0x11b1c>  // b.none
  413778:	ldr	x0, [x20]
  41377c:	cmp	x22, x0
  413780:	b.cs	413798 <ferror@plt+0x11a58>  // b.hs, b.nlast
  413784:	ldr	w0, [sp, #108]
  413788:	cbnz	w0, 413798 <ferror@plt+0x11a58>
  41378c:	mov	x20, x1
  413790:	mov	w0, #0x1                   	// #1
  413794:	str	w0, [sp, #108]
  413798:	ldr	x21, [x20]
  41379c:	cmp	x22, x21
  4137a0:	b.cc	41385c <ferror@plt+0x11b1c>  // b.lo, b.ul, b.last
  4137a4:	tst	x21, #0x3
  4137a8:	b.eq	4137cc <ferror@plt+0x11a8c>  // b.none
  4137ac:	mov	w2, #0x5                   	// #5
  4137b0:	adrp	x1, 444000 <warn@@Base+0xaa24>
  4137b4:	mov	x0, #0x0                   	// #0
  4137b8:	add	x1, x1, #0x61d
  4137bc:	bl	401c70 <dcgettext@plt>
  4137c0:	ldr	x1, [x20]
  4137c4:	bl	4395dc <warn@@Base>
  4137c8:	b	4138dc <ferror@plt+0x11b9c>
  4137cc:	cmp	x22, x21
  4137d0:	b.hi	4138dc <ferror@plt+0x11b9c>  // b.pmore
  4137d4:	ldr	x2, [x24, #8]
  4137d8:	cbz	x2, 4138dc <ferror@plt+0x11b9c>
  4137dc:	ldr	w0, [x19, #32]
  4137e0:	cmp	w0, #0x9
  4137e4:	b.ne	413830 <ferror@plt+0x11af0>  // b.any
  4137e8:	and	x1, x23, #0x7fffffff
  4137ec:	tbz	w23, #30, 4137f4 <ferror@plt+0x11ab4>
  4137f0:	orr	x1, x1, #0xffffffff80000000
  4137f4:	ldr	x0, [x20, #8]
  4137f8:	ldr	x3, [x24, #16]
  4137fc:	lsr	x28, x0, #8
  413800:	cmp	x3, x0, lsr #8
  413804:	b.hi	413870 <ferror@plt+0x11b30>  // b.pmore
  413808:	mov	w2, #0x5                   	// #5
  41380c:	adrp	x1, 444000 <warn@@Base+0xaa24>
  413810:	mov	x0, #0x0                   	// #0
  413814:	add	x1, x1, #0x67d
  413818:	bl	401c70 <dcgettext@plt>
  41381c:	ldr	x1, [x20, #8]
  413820:	ldr	x2, [x24, #16]
  413824:	lsr	x1, x1, #8
  413828:	bl	4390e8 <error@@Base>
  41382c:	b	41385c <ferror@plt+0x11b1c>
  413830:	cmp	w0, #0x4
  413834:	b.ne	413840 <ferror@plt+0x11b00>  // b.any
  413838:	ldr	x1, [x20, #16]
  41383c:	b	4137f4 <ferror@plt+0x11ab4>
  413840:	mov	w2, #0x5                   	// #5
  413844:	adrp	x1, 444000 <warn@@Base+0xaa24>
  413848:	mov	x0, #0x0                   	// #0
  41384c:	add	x1, x1, #0x64d
  413850:	bl	401c70 <dcgettext@plt>
  413854:	ldr	w1, [x19, #32]
  413858:	bl	4390e8 <error@@Base>
  41385c:	ldr	x0, [sp, #120]
  413860:	ldr	w1, [sp, #104]
  413864:	str	w1, [x0]
  413868:	str	x20, [x19, #40]
  41386c:	b	413730 <ferror@plt+0x119f0>
  413870:	lsl	x3, x28, #5
  413874:	add	x28, x2, x28, lsl #5
  413878:	ldr	x2, [x2, x3]
  41387c:	add	x1, x1, x2
  413880:	str	x1, [sp, #112]
  413884:	ldr	x1, [x19, #8]
  413888:	ldr	x1, [x1, #16]
  41388c:	add	x21, x21, x1
  413890:	ldr	x1, [sp, #112]
  413894:	sub	x21, x1, x21
  413898:	ldr	x1, [sp, #96]
  41389c:	ldrh	w1, [x1, #82]
  4138a0:	cmp	w1, #0x28
  4138a4:	b.ne	413928 <ferror@plt+0x11be8>  // b.any
  4138a8:	adrp	x1, 45e000 <warn@@Base+0x24a24>
  4138ac:	add	x1, x1, #0xf38
  4138b0:	and	x0, x0, #0xff
  4138b4:	add	x1, x1, #0xa18
  4138b8:	ldr	x27, [x1, x0, lsl #3]
  4138bc:	cbnz	x27, 4138e4 <ferror@plt+0x11ba4>
  4138c0:	adrp	x1, 444000 <warn@@Base+0xaa24>
  4138c4:	add	x1, x1, #0x6b0
  4138c8:	mov	w2, #0x5                   	// #5
  4138cc:	mov	x0, #0x0                   	// #0
  4138d0:	bl	401c70 <dcgettext@plt>
  4138d4:	ldrb	w1, [x20, #8]
  4138d8:	bl	4395dc <warn@@Base>
  4138dc:	add	x20, x20, #0x18
  4138e0:	b	413764 <ferror@plt+0x11a24>
  4138e4:	adrp	x1, 444000 <warn@@Base+0xaa24>
  4138e8:	mov	x0, x27
  4138ec:	add	x1, x1, #0x6da
  4138f0:	bl	401bb0 <strcmp@plt>
  4138f4:	cbz	w0, 4138dc <ferror@plt+0x11b9c>
  4138f8:	adrp	x1, 444000 <warn@@Base+0xaa24>
  4138fc:	mov	x0, x27
  413900:	add	x1, x1, #0x6e5
  413904:	bl	401bb0 <strcmp@plt>
  413908:	cbz	w0, 413988 <ferror@plt+0x11c48>
  41390c:	adrp	x1, 444000 <warn@@Base+0xaa24>
  413910:	add	x1, x1, #0x6f2
  413914:	mov	w2, #0x5                   	// #5
  413918:	mov	x0, #0x0                   	// #0
  41391c:	bl	401c70 <dcgettext@plt>
  413920:	mov	x1, x27
  413924:	b	4137c4 <ferror@plt+0x11a84>
  413928:	cmp	w1, #0x8c
  41392c:	b.ne	4139b4 <ferror@plt+0x11c74>  // b.any
  413930:	ldr	x1, [sp, #128]
  413934:	and	x0, x0, #0xff
  413938:	ldr	x27, [x1, x0, lsl #3]
  41393c:	cbnz	x27, 413950 <ferror@plt+0x11c10>
  413940:	adrp	x1, 444000 <warn@@Base+0xaa24>
  413944:	mov	w2, #0x5                   	// #5
  413948:	add	x1, x1, #0x71e
  41394c:	b	4138cc <ferror@plt+0x11b8c>
  413950:	ldr	x1, [sp, #136]
  413954:	mov	x0, x27
  413958:	bl	401bb0 <strcmp@plt>
  41395c:	cbz	w0, 4138dc <ferror@plt+0x11b9c>
  413960:	adrp	x1, 444000 <warn@@Base+0xaa24>
  413964:	mov	x0, x27
  413968:	add	x1, x1, #0x757
  41396c:	bl	401bb0 <strcmp@plt>
  413970:	cbz	w0, 413984 <ferror@plt+0x11c44>
  413974:	adrp	x1, 444000 <warn@@Base+0xaa24>
  413978:	mov	w2, #0x5                   	// #5
  41397c:	add	x1, x1, #0x766
  413980:	b	413918 <ferror@plt+0x11bd8>
  413984:	lsr	x21, x21, #1
  413988:	mov	w0, w23
  41398c:	bfxil	w0, w21, #0, #31
  413990:	str	w0, [sp, #104]
  413994:	ldr	w0, [x28, #28]
  413998:	strh	w0, [x25]
  41399c:	ldr	x0, [sp, #112]
  4139a0:	str	x0, [x25, #8]
  4139a4:	cbz	x26, 41385c <ferror@plt+0x11b1c>
  4139a8:	ldr	x0, [x28, #16]
  4139ac:	str	x0, [x26]
  4139b0:	b	41385c <ferror@plt+0x11b1c>
  4139b4:	adrp	x1, 444000 <warn@@Base+0xaa24>
  4139b8:	add	x1, x1, #0x794
  4139bc:	mov	w2, #0x5                   	// #5
  4139c0:	mov	x0, #0x0                   	// #0
  4139c4:	bl	401c70 <dcgettext@plt>
  4139c8:	bl	4395dc <warn@@Base>
  4139cc:	b	41385c <ferror@plt+0x11b1c>
  4139d0:	stp	x29, x30, [sp, #-48]!
  4139d4:	mov	x29, sp
  4139d8:	str	x21, [sp, #32]
  4139dc:	ldr	x21, [x0, #32]
  4139e0:	stp	x19, x20, [sp, #16]
  4139e4:	mov	x19, x0
  4139e8:	mov	x20, x1
  4139ec:	cbz	x21, 413a3c <ferror@plt+0x11cfc>
  4139f0:	ldr	w0, [x0, #4]
  4139f4:	cmp	w0, #0x8
  4139f8:	b.eq	413a3c <ferror@plt+0x11cfc>  // b.none
  4139fc:	ldr	x19, [x19, #24]
  413a00:	mov	w2, #0x5                   	// #5
  413a04:	adrp	x1, 444000 <warn@@Base+0xaa24>
  413a08:	mov	x0, #0x0                   	// #0
  413a0c:	add	x1, x1, #0x7ea
  413a10:	bl	401c70 <dcgettext@plt>
  413a14:	mov	x4, x21
  413a18:	mov	x2, x19
  413a1c:	mov	x1, x20
  413a20:	mov	x5, x0
  413a24:	ldp	x19, x20, [sp, #16]
  413a28:	mov	x3, #0x1                   	// #1
  413a2c:	ldr	x21, [sp, #32]
  413a30:	mov	x0, #0x0                   	// #0
  413a34:	ldp	x29, x30, [sp], #48
  413a38:	b	4032f0 <ferror@plt+0x15b0>
  413a3c:	mov	w2, #0x5                   	// #5
  413a40:	adrp	x1, 444000 <warn@@Base+0xaa24>
  413a44:	mov	x0, #0x0                   	// #0
  413a48:	add	x1, x1, #0x7c7
  413a4c:	bl	401c70 <dcgettext@plt>
  413a50:	mov	x21, x0
  413a54:	mov	x1, x19
  413a58:	mov	x0, x20
  413a5c:	bl	402fac <ferror@plt+0x126c>
  413a60:	mov	x1, x0
  413a64:	mov	x0, x21
  413a68:	bl	401cc0 <printf@plt>
  413a6c:	mov	x0, #0x0                   	// #0
  413a70:	ldp	x19, x20, [sp, #16]
  413a74:	ldr	x21, [sp, #32]
  413a78:	ldp	x29, x30, [sp], #48
  413a7c:	ret
  413a80:	stp	x29, x30, [sp, #-32]!
  413a84:	mov	x29, sp
  413a88:	stp	x19, x20, [sp, #16]
  413a8c:	mov	x20, x0
  413a90:	ldr	x19, [x0, #16]
  413a94:	cmp	x19, #0x1
  413a98:	b.eq	413ac0 <ferror@plt+0x11d80>  // b.none
  413a9c:	cmp	x19, #0x5
  413aa0:	b.eq	413b90 <ferror@plt+0x11e50>  // b.none
  413aa4:	ldr	x1, [x20, #8]
  413aa8:	mov	x2, x19
  413aac:	adrp	x0, 444000 <warn@@Base+0xaa24>
  413ab0:	add	x0, x0, #0x868
  413ab4:	bl	401cc0 <printf@plt>
  413ab8:	mov	w0, #0x0                   	// #0
  413abc:	b	413b4c <ferror@plt+0x11e0c>
  413ac0:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  413ac4:	mov	w1, #0x4                   	// #4
  413ac8:	ldr	x2, [x0, #648]
  413acc:	ldr	x0, [x20, #32]
  413ad0:	blr	x2
  413ad4:	mov	x2, x0
  413ad8:	mov	w6, #0x2710                	// #10000
  413adc:	mov	w4, #0x4240                	// #16960
  413ae0:	movk	w4, #0xf, lsl #16
  413ae4:	udiv	w6, w0, w6
  413ae8:	mov	w0, #0x64                  	// #100
  413aec:	udiv	w1, w6, w0
  413af0:	msub	w1, w1, w0, w6
  413af4:	cbz	w1, 413b58 <ferror@plt+0x11e18>
  413af8:	mov	w7, #0x1a                  	// #26
  413afc:	cmp	w1, #0x1a
  413b00:	udiv	w4, w2, w4
  413b04:	adrp	x5, 444000 <warn@@Base+0xaa24>
  413b08:	adrp	x3, 43f000 <warn@@Base+0x5a24>
  413b0c:	udiv	w1, w6, w7
  413b10:	udiv	w8, w4, w0
  413b14:	msub	w6, w1, w7, w6
  413b18:	add	x1, x5, #0xa97
  413b1c:	add	x5, x3, #0x60
  413b20:	mov	w3, #0xe100                	// #57600
  413b24:	movk	w3, #0x5f5, lsl #16
  413b28:	msub	w4, w8, w0, w4
  413b2c:	csel	x5, x5, x1, hi  // hi = pmore
  413b30:	adrp	x0, 444000 <warn@@Base+0xaa24>
  413b34:	udiv	w3, w2, w3
  413b38:	add	w6, w6, #0x41
  413b3c:	ldr	x1, [x20, #8]
  413b40:	add	x0, x0, #0x7fb
  413b44:	bl	401cc0 <printf@plt>
  413b48:	mov	w0, #0x1                   	// #1
  413b4c:	ldp	x19, x20, [sp, #16]
  413b50:	ldp	x29, x30, [sp], #32
  413b54:	ret
  413b58:	udiv	w4, w2, w4
  413b5c:	udiv	w1, w2, w0
  413b60:	udiv	w3, w4, w0
  413b64:	udiv	w5, w1, w0
  413b68:	msub	w4, w3, w0, w4
  413b6c:	mov	w3, #0xe100                	// #57600
  413b70:	movk	w3, #0x5f5, lsl #16
  413b74:	msub	w5, w5, w0, w1
  413b78:	adrp	x0, 444000 <warn@@Base+0xaa24>
  413b7c:	udiv	w3, w2, w3
  413b80:	add	x0, x0, #0x823
  413b84:	ldr	x1, [x20, #8]
  413b88:	bl	401cc0 <printf@plt>
  413b8c:	b	413b48 <ferror@plt+0x11e08>
  413b90:	ldr	x1, [x20, #8]
  413b94:	adrp	x0, 444000 <warn@@Base+0xaa24>
  413b98:	ldr	x2, [x20, #32]
  413b9c:	add	x0, x0, #0x84a
  413ba0:	bl	401cc0 <printf@plt>
  413ba4:	b	413b48 <ferror@plt+0x11e08>
  413ba8:	stp	x29, x30, [sp, #-48]!
  413bac:	mov	x29, sp
  413bb0:	stp	x19, x20, [sp, #16]
  413bb4:	stp	x21, x22, [sp, #32]
  413bb8:	cbz	w0, 413c24 <ferror@plt+0x11ee4>
  413bbc:	adrp	x21, 440000 <warn@@Base+0x6a24>
  413bc0:	adrp	x22, 440000 <warn@@Base+0x6a24>
  413bc4:	mov	w20, w0
  413bc8:	add	x21, x21, #0x2cb
  413bcc:	add	x22, x22, #0x2f8
  413bd0:	neg	w19, w20
  413bd4:	and	w19, w19, w20
  413bd8:	bic	w20, w20, w19
  413bdc:	cmp	w19, #0x1, lsl #12
  413be0:	b.eq	413de4 <ferror@plt+0x120a4>  // b.none
  413be4:	b.hi	413cb8 <ferror@plt+0x11f78>  // b.pmore
  413be8:	cmp	w19, #0x40
  413bec:	b.eq	413db4 <ferror@plt+0x12074>  // b.none
  413bf0:	b.hi	413c74 <ferror@plt+0x11f34>  // b.pmore
  413bf4:	cmp	w19, #0x8
  413bf8:	b.hi	413c48 <ferror@plt+0x11f08>  // b.pmore
  413bfc:	cbz	w19, 413c58 <ferror@plt+0x11f18>
  413c00:	sub	w1, w19, #0x1
  413c04:	cmp	w1, #0x7
  413c08:	b.hi	413c58 <ferror@plt+0x11f18>  // b.pmore
  413c0c:	adrp	x0, 459000 <warn@@Base+0x1fa24>
  413c10:	add	x0, x0, #0x588
  413c14:	ldrb	w0, [x0, w1, uxtw]
  413c18:	adr	x1, 413c24 <ferror@plt+0x11ee4>
  413c1c:	add	x0, x1, w0, sxtb #2
  413c20:	br	x0
  413c24:	mov	w2, #0x5                   	// #5
  413c28:	adrp	x1, 444000 <warn@@Base+0xaa24>
  413c2c:	mov	x0, #0x0                   	// #0
  413c30:	add	x1, x1, #0x897
  413c34:	bl	401c70 <dcgettext@plt>
  413c38:	ldp	x19, x20, [sp, #16]
  413c3c:	ldp	x21, x22, [sp, #32]
  413c40:	ldp	x29, x30, [sp], #48
  413c44:	b	401cc0 <printf@plt>
  413c48:	cmp	w19, #0x10
  413c4c:	b.eq	413d9c <ferror@plt+0x1205c>  // b.none
  413c50:	cmp	w19, #0x20
  413c54:	b.eq	413da8 <ferror@plt+0x12068>  // b.none
  413c58:	mov	w2, #0x5                   	// #5
  413c5c:	mov	x1, x22
  413c60:	mov	x0, #0x0                   	// #0
  413c64:	bl	401c70 <dcgettext@plt>
  413c68:	mov	w1, w19
  413c6c:	bl	401cc0 <printf@plt>
  413c70:	b	413d64 <ferror@plt+0x12024>
  413c74:	cmp	w19, #0x200
  413c78:	b.eq	413dcc <ferror@plt+0x1208c>  // b.none
  413c7c:	b.hi	413c9c <ferror@plt+0x11f5c>  // b.pmore
  413c80:	cmp	w19, #0x80
  413c84:	b.eq	413dc0 <ferror@plt+0x12080>  // b.none
  413c88:	cmp	w19, #0x100
  413c8c:	b.ne	413c58 <ferror@plt+0x11f18>  // b.any
  413c90:	adrp	x0, 440000 <warn@@Base+0x6a24>
  413c94:	add	x0, x0, #0x2b5
  413c98:	b	413d60 <ferror@plt+0x12020>
  413c9c:	cmp	w19, #0x400
  413ca0:	b.eq	413dd8 <ferror@plt+0x12098>  // b.none
  413ca4:	cmp	w19, #0x800
  413ca8:	b.ne	413c58 <ferror@plt+0x11f18>  // b.any
  413cac:	adrp	x0, 440000 <warn@@Base+0x6a24>
  413cb0:	add	x0, x0, #0x2c2
  413cb4:	b	413d60 <ferror@plt+0x12020>
  413cb8:	cmp	w19, #0x80, lsl #12
  413cbc:	b.eq	413e1c <ferror@plt+0x120dc>  // b.none
  413cc0:	b.hi	413d10 <ferror@plt+0x11fd0>  // b.pmore
  413cc4:	cmp	w19, #0x10, lsl #12
  413cc8:	b.eq	413e04 <ferror@plt+0x120c4>  // b.none
  413ccc:	b.hi	413cf4 <ferror@plt+0x11fb4>  // b.pmore
  413cd0:	cmp	w19, #0x4, lsl #12
  413cd4:	b.eq	413dec <ferror@plt+0x120ac>  // b.none
  413cd8:	cmp	w19, #0x8, lsl #12
  413cdc:	b.eq	413df8 <ferror@plt+0x120b8>  // b.none
  413ce0:	cmp	w19, #0x2, lsl #12
  413ce4:	b.ne	413c58 <ferror@plt+0x11f18>  // b.any
  413ce8:	adrp	x0, 440000 <warn@@Base+0x6a24>
  413cec:	add	x0, x0, #0x2d4
  413cf0:	b	413d60 <ferror@plt+0x12020>
  413cf4:	cmp	w19, #0x20, lsl #12
  413cf8:	b.eq	413e10 <ferror@plt+0x120d0>  // b.none
  413cfc:	cmp	w19, #0x40, lsl #12
  413d00:	b.ne	413c58 <ferror@plt+0x11f18>  // b.any
  413d04:	adrp	x0, 444000 <warn@@Base+0xaa24>
  413d08:	add	x0, x0, #0x8b1
  413d0c:	b	413d60 <ferror@plt+0x12020>
  413d10:	cmp	w19, #0x400, lsl #12
  413d14:	b.eq	413e34 <ferror@plt+0x120f4>  // b.none
  413d18:	b.hi	413d38 <ferror@plt+0x11ff8>  // b.pmore
  413d1c:	cmp	w19, #0x100, lsl #12
  413d20:	b.eq	413e28 <ferror@plt+0x120e8>  // b.none
  413d24:	cmp	w19, #0x200, lsl #12
  413d28:	b.ne	413c58 <ferror@plt+0x11f18>  // b.any
  413d2c:	adrp	x0, 444000 <warn@@Base+0xaa24>
  413d30:	add	x0, x0, #0x8d9
  413d34:	b	413d60 <ferror@plt+0x12020>
  413d38:	cmp	w19, #0x800, lsl #12
  413d3c:	b.eq	413e40 <ferror@plt+0x12100>  // b.none
  413d40:	mov	w0, #0x1000000             	// #16777216
  413d44:	cmp	w19, w0
  413d48:	b.ne	413c58 <ferror@plt+0x11f18>  // b.any
  413d4c:	adrp	x0, 444000 <warn@@Base+0xaa24>
  413d50:	add	x0, x0, #0x8fe
  413d54:	b	413d60 <ferror@plt+0x12020>
  413d58:	adrp	x0, 444000 <warn@@Base+0xaa24>
  413d5c:	add	x0, x0, #0x89e
  413d60:	bl	401cc0 <printf@plt>
  413d64:	cbz	w20, 413e4c <ferror@plt+0x1210c>
  413d68:	adrp	x0, 442000 <warn@@Base+0x8a24>
  413d6c:	add	x0, x0, #0x6d0
  413d70:	bl	401cc0 <printf@plt>
  413d74:	b	413bd0 <ferror@plt+0x11e90>
  413d78:	adrp	x0, 440000 <warn@@Base+0x6a24>
  413d7c:	add	x0, x0, #0x294
  413d80:	b	413d60 <ferror@plt+0x12020>
  413d84:	adrp	x0, 440000 <warn@@Base+0x6a24>
  413d88:	add	x0, x0, #0x298
  413d8c:	b	413d60 <ferror@plt+0x12020>
  413d90:	adrp	x0, 440000 <warn@@Base+0x6a24>
  413d94:	add	x0, x0, #0x29e
  413d98:	b	413d60 <ferror@plt+0x12020>
  413d9c:	adrp	x0, 440000 <warn@@Base+0x6a24>
  413da0:	add	x0, x0, #0x29d
  413da4:	b	413d60 <ferror@plt+0x12020>
  413da8:	adrp	x0, 440000 <warn@@Base+0x6a24>
  413dac:	add	x0, x0, #0x2a3
  413db0:	b	413d60 <ferror@plt+0x12020>
  413db4:	adrp	x0, 440000 <warn@@Base+0x6a24>
  413db8:	add	x0, x0, #0x2aa
  413dbc:	b	413d60 <ferror@plt+0x12020>
  413dc0:	adrp	x0, 440000 <warn@@Base+0x6a24>
  413dc4:	add	x0, x0, #0x2b1
  413dc8:	b	413d60 <ferror@plt+0x12020>
  413dcc:	adrp	x0, 444000 <warn@@Base+0xaa24>
  413dd0:	add	x0, x0, #0x8d5
  413dd4:	b	413d60 <ferror@plt+0x12020>
  413dd8:	adrp	x0, 440000 <warn@@Base+0x6a24>
  413ddc:	add	x0, x0, #0x2ba
  413de0:	b	413d60 <ferror@plt+0x12020>
  413de4:	mov	x0, x21
  413de8:	b	413d60 <ferror@plt+0x12020>
  413dec:	adrp	x0, 440000 <warn@@Base+0x6a24>
  413df0:	add	x0, x0, #0x2dd
  413df4:	b	413d60 <ferror@plt+0x12020>
  413df8:	adrp	x0, 440000 <warn@@Base+0x6a24>
  413dfc:	add	x0, x0, #0x2e6
  413e00:	b	413d60 <ferror@plt+0x12020>
  413e04:	adrp	x0, 440000 <warn@@Base+0x6a24>
  413e08:	add	x0, x0, #0x2ef
  413e0c:	b	413d60 <ferror@plt+0x12020>
  413e10:	adrp	x0, 444000 <warn@@Base+0xaa24>
  413e14:	add	x0, x0, #0x8a3
  413e18:	b	413d60 <ferror@plt+0x12020>
  413e1c:	adrp	x0, 444000 <warn@@Base+0xaa24>
  413e20:	add	x0, x0, #0x8bf
  413e24:	b	413d60 <ferror@plt+0x12020>
  413e28:	adrp	x0, 444000 <warn@@Base+0xaa24>
  413e2c:	add	x0, x0, #0x8cd
  413e30:	b	413d60 <ferror@plt+0x12020>
  413e34:	adrp	x0, 444000 <warn@@Base+0xaa24>
  413e38:	add	x0, x0, #0x8e5
  413e3c:	b	413d60 <ferror@plt+0x12020>
  413e40:	adrp	x0, 444000 <warn@@Base+0xaa24>
  413e44:	add	x0, x0, #0x8f2
  413e48:	b	413d60 <ferror@plt+0x12020>
  413e4c:	ldp	x19, x20, [sp, #16]
  413e50:	ldp	x21, x22, [sp, #32]
  413e54:	ldp	x29, x30, [sp], #48
  413e58:	ret
  413e5c:	stp	x29, x30, [sp, #-48]!
  413e60:	mov	x29, sp
  413e64:	stp	x19, x20, [sp, #16]
  413e68:	stp	x21, x22, [sp, #32]
  413e6c:	cbz	w0, 413ecc <ferror@plt+0x1218c>
  413e70:	adrp	x21, 444000 <warn@@Base+0xaa24>
  413e74:	adrp	x22, 440000 <warn@@Base+0x6a24>
  413e78:	mov	w20, w0
  413e7c:	add	x21, x21, #0x91e
  413e80:	add	x22, x22, #0x2f8
  413e84:	neg	w19, w20
  413e88:	and	w19, w19, w20
  413e8c:	bic	w20, w20, w19
  413e90:	cmp	w19, #0x20
  413e94:	b.eq	413fa0 <ferror@plt+0x12260>  // b.none
  413e98:	b.hi	413f14 <ferror@plt+0x121d4>  // b.pmore
  413e9c:	cmp	w19, #0x8
  413ea0:	b.hi	413ef0 <ferror@plt+0x121b0>  // b.pmore
  413ea4:	cbz	w19, 413ef8 <ferror@plt+0x121b8>
  413ea8:	sub	w1, w19, #0x1
  413eac:	cmp	w1, #0x7
  413eb0:	b.hi	413ef8 <ferror@plt+0x121b8>  // b.pmore
  413eb4:	adrp	x0, 459000 <warn@@Base+0x1fa24>
  413eb8:	add	x0, x0, #0x590
  413ebc:	ldrb	w0, [x0, w1, uxtw]
  413ec0:	adr	x1, 413ecc <ferror@plt+0x1218c>
  413ec4:	add	x0, x1, w0, sxtb #2
  413ec8:	br	x0
  413ecc:	mov	w2, #0x5                   	// #5
  413ed0:	adrp	x1, 444000 <warn@@Base+0xaa24>
  413ed4:	mov	x0, #0x0                   	// #0
  413ed8:	add	x1, x1, #0x897
  413edc:	bl	401c70 <dcgettext@plt>
  413ee0:	ldp	x19, x20, [sp, #16]
  413ee4:	ldp	x21, x22, [sp, #32]
  413ee8:	ldp	x29, x30, [sp], #48
  413eec:	b	401cc0 <printf@plt>
  413ef0:	cmp	w19, #0x10
  413ef4:	b.eq	413f94 <ferror@plt+0x12254>  // b.none
  413ef8:	mov	w2, #0x5                   	// #5
  413efc:	mov	x1, x22
  413f00:	mov	x0, #0x0                   	// #0
  413f04:	bl	401c70 <dcgettext@plt>
  413f08:	mov	w1, w19
  413f0c:	bl	401cc0 <printf@plt>
  413f10:	b	413f5c <ferror@plt+0x1221c>
  413f14:	cmp	w19, #0x100
  413f18:	b.eq	413fb4 <ferror@plt+0x12274>  // b.none
  413f1c:	b.hi	413f3c <ferror@plt+0x121fc>  // b.pmore
  413f20:	cmp	w19, #0x40
  413f24:	b.eq	413fa8 <ferror@plt+0x12268>  // b.none
  413f28:	cmp	w19, #0x80
  413f2c:	b.ne	413ef8 <ferror@plt+0x121b8>  // b.any
  413f30:	adrp	x0, 444000 <warn@@Base+0xaa24>
  413f34:	add	x0, x0, #0x927
  413f38:	b	413f58 <ferror@plt+0x12218>
  413f3c:	cmp	w19, #0x200
  413f40:	b.ne	413ef8 <ferror@plt+0x121b8>  // b.any
  413f44:	adrp	x0, 444000 <warn@@Base+0xaa24>
  413f48:	add	x0, x0, #0x936
  413f4c:	b	413f58 <ferror@plt+0x12218>
  413f50:	adrp	x0, 444000 <warn@@Base+0xaa24>
  413f54:	add	x0, x0, #0x90a
  413f58:	bl	401cc0 <printf@plt>
  413f5c:	cbz	w20, 413fc0 <ferror@plt+0x12280>
  413f60:	adrp	x0, 442000 <warn@@Base+0x8a24>
  413f64:	add	x0, x0, #0x6d0
  413f68:	bl	401cc0 <printf@plt>
  413f6c:	b	413e84 <ferror@plt+0x12144>
  413f70:	adrp	x0, 444000 <warn@@Base+0xaa24>
  413f74:	add	x0, x0, #0x90e
  413f78:	b	413f58 <ferror@plt+0x12218>
  413f7c:	adrp	x0, 444000 <warn@@Base+0xaa24>
  413f80:	add	x0, x0, #0x912
  413f84:	b	413f58 <ferror@plt+0x12218>
  413f88:	adrp	x0, 444000 <warn@@Base+0xaa24>
  413f8c:	add	x0, x0, #0x916
  413f90:	b	413f58 <ferror@plt+0x12218>
  413f94:	adrp	x0, 444000 <warn@@Base+0xaa24>
  413f98:	add	x0, x0, #0x91a
  413f9c:	b	413f58 <ferror@plt+0x12218>
  413fa0:	mov	x0, x21
  413fa4:	b	413f58 <ferror@plt+0x12218>
  413fa8:	adrp	x0, 444000 <warn@@Base+0xaa24>
  413fac:	add	x0, x0, #0x922
  413fb0:	b	413f58 <ferror@plt+0x12218>
  413fb4:	adrp	x0, 444000 <warn@@Base+0xaa24>
  413fb8:	add	x0, x0, #0x92d
  413fbc:	b	413f58 <ferror@plt+0x12218>
  413fc0:	ldp	x19, x20, [sp, #16]
  413fc4:	ldp	x21, x22, [sp, #32]
  413fc8:	ldp	x29, x30, [sp], #48
  413fcc:	ret
  413fd0:	cbz	w1, 41424c <ferror@plt+0x1250c>
  413fd4:	stp	x29, x30, [sp, #-48]!
  413fd8:	mov	x2, x0
  413fdc:	mov	x29, sp
  413fe0:	stp	x19, x20, [sp, #16]
  413fe4:	mov	w20, w1
  413fe8:	ldrh	w1, [x0, #82]
  413fec:	str	x21, [sp, #32]
  413ff0:	cmp	w1, #0x32
  413ff4:	b.eq	41411c <ferror@plt+0x123dc>  // b.none
  413ff8:	b.hi	414034 <ferror@plt+0x122f4>  // b.pmore
  413ffc:	cmp	w1, #0x8
  414000:	b.eq	4140d0 <ferror@plt+0x12390>  // b.none
  414004:	cmp	w1, #0x15
  414008:	b.eq	4141f8 <ferror@plt+0x124b8>  // b.none
  41400c:	mov	w2, #0x5                   	// #5
  414010:	adrp	x1, 444000 <warn@@Base+0xaa24>
  414014:	mov	x0, #0x0                   	// #0
  414018:	add	x1, x1, #0x9f3
  41401c:	adrp	x19, 48b000 <warn@@Base+0x51a24>
  414020:	bl	401c70 <dcgettext@plt>
  414024:	add	x19, x19, #0x420
  414028:	mov	w3, w20
  41402c:	add	x19, x19, #0xab0
  414030:	b	414244 <ferror@plt+0x12504>
  414034:	cmp	w1, #0xb7
  414038:	b.eq	41409c <ferror@plt+0x1235c>  // b.none
  41403c:	mov	w0, #0x9026                	// #36902
  414040:	cmp	w1, w0
  414044:	b.ne	41400c <ferror@plt+0x122cc>  // b.any
  414048:	cmp	w20, #0x80
  41404c:	b.eq	414258 <ferror@plt+0x12518>  // b.none
  414050:	cmp	w20, #0x88
  414054:	b.eq	414264 <ferror@plt+0x12524>  // b.none
  414058:	mov	w2, #0x5                   	// #5
  41405c:	adrp	x1, 444000 <warn@@Base+0xaa24>
  414060:	mov	x0, #0x0                   	// #0
  414064:	add	x1, x1, #0x984
  414068:	bl	401c70 <dcgettext@plt>
  41406c:	mov	w1, w20
  414070:	bl	4390e8 <error@@Base>
  414074:	adrp	x1, 445000 <warn@@Base+0xba24>
  414078:	mov	w2, #0x5                   	// #5
  41407c:	add	x1, x1, #0x5f1
  414080:	mov	x0, #0x0                   	// #0
  414084:	bl	401c70 <dcgettext@plt>
  414088:	cbz	x0, 41400c <ferror@plt+0x122cc>
  41408c:	ldp	x19, x20, [sp, #16]
  414090:	ldr	x21, [sp, #32]
  414094:	ldp	x29, x30, [sp], #48
  414098:	ret
  41409c:	tbz	w20, #7, 41400c <ferror@plt+0x122cc>
  4140a0:	ands	w3, w20, #0xffffff7f
  4140a4:	b.eq	414270 <ferror@plt+0x12530>  // b.none
  4140a8:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  4140ac:	add	x0, x0, #0x420
  4140b0:	adrp	x2, 444000 <warn@@Base+0xaa24>
  4140b4:	add	x19, x0, #0xad0
  4140b8:	add	x2, x2, #0x9b0
  4140bc:	mov	x0, x19
  4140c0:	mov	x1, #0x20                  	// #32
  4140c4:	bl	4019e0 <snprintf@plt>
  4140c8:	mov	x0, x19
  4140cc:	b	41408c <ferror@plt+0x1234c>
  4140d0:	cmp	w20, #0x80
  4140d4:	b.eq	41427c <ferror@plt+0x1253c>  // b.none
  4140d8:	b.hi	414100 <ferror@plt+0x123c0>  // b.pmore
  4140dc:	cmp	w20, #0x8
  4140e0:	b.eq	414288 <ferror@plt+0x12548>  // b.none
  4140e4:	cmp	w20, #0x20
  4140e8:	b.eq	414294 <ferror@plt+0x12554>  // b.none
  4140ec:	cmp	w20, #0x4
  4140f0:	b.ne	41400c <ferror@plt+0x122cc>  // b.any
  4140f4:	adrp	x0, 444000 <warn@@Base+0xaa24>
  4140f8:	add	x0, x0, #0x93d
  4140fc:	b	41408c <ferror@plt+0x1234c>
  414100:	cmp	w20, #0xa0
  414104:	b.eq	4142a0 <ferror@plt+0x12560>  // b.none
  414108:	cmp	w20, #0xf0
  41410c:	b.ne	41400c <ferror@plt+0x122cc>  // b.any
  414110:	adrp	x0, 444000 <warn@@Base+0xaa24>
  414114:	add	x0, x0, #0x95f
  414118:	b	41408c <ferror@plt+0x1234c>
  41411c:	bl	402ae8 <ferror@plt+0xda8>
  414120:	cbz	w0, 41400c <ferror@plt+0x122cc>
  414124:	adrp	x19, 48b000 <warn@@Base+0x51a24>
  414128:	add	x19, x19, #0x420
  41412c:	ldrh	w1, [x2, #80]
  414130:	add	x0, x19, #0xaf0
  414134:	strb	wzr, [x19, #2800]
  414138:	sub	w1, w1, #0x2
  41413c:	cmp	w1, #0x1
  414140:	b.hi	41416c <ferror@plt+0x1242c>  // b.pmore
  414144:	ubfx	x1, x20, #4, #2
  414148:	cmp	w1, #0x2
  41414c:	b.eq	4141bc <ferror@plt+0x1247c>  // b.none
  414150:	cmp	w1, #0x3
  414154:	b.eq	4141c8 <ferror@plt+0x12488>  // b.none
  414158:	cmp	w1, #0x1
  41415c:	b.eq	4141b0 <ferror@plt+0x12470>  // b.none
  414160:	adrp	x1, 444000 <warn@@Base+0xaa24>
  414164:	add	x1, x1, #0x9c1
  414168:	bl	401a80 <strcat@plt>
  41416c:	lsr	w20, w20, #6
  414170:	cmp	w20, #0x2
  414174:	b.eq	4141e0 <ferror@plt+0x124a0>  // b.none
  414178:	cmp	w20, #0x3
  41417c:	b.eq	4141ec <ferror@plt+0x124ac>  // b.none
  414180:	cmp	w20, #0x1
  414184:	b.eq	4141d4 <ferror@plt+0x12494>  // b.none
  414188:	adrp	x1, 444000 <warn@@Base+0xaa24>
  41418c:	add	x1, x1, #0x9d3
  414190:	add	x0, x19, #0xaf0
  414194:	bl	401a80 <strcat@plt>
  414198:	ldrb	w2, [x19, #2800]
  41419c:	add	x1, x19, #0xaf0
  4141a0:	add	x0, x19, #0xaf1
  4141a4:	cmp	w2, #0x0
  4141a8:	csel	x0, x0, x1, ne  // ne = any
  4141ac:	b	41408c <ferror@plt+0x1234c>
  4141b0:	adrp	x1, 444000 <warn@@Base+0xaa24>
  4141b4:	add	x1, x1, #0x9c5
  4141b8:	b	414168 <ferror@plt+0x12428>
  4141bc:	adrp	x1, 444000 <warn@@Base+0xaa24>
  4141c0:	add	x1, x1, #0x9ca
  4141c4:	b	414168 <ferror@plt+0x12428>
  4141c8:	adrp	x1, 444000 <warn@@Base+0xaa24>
  4141cc:	add	x1, x1, #0x9ce
  4141d0:	b	414168 <ferror@plt+0x12428>
  4141d4:	adrp	x1, 444000 <warn@@Base+0xaa24>
  4141d8:	add	x1, x1, #0x9ce
  4141dc:	b	414190 <ferror@plt+0x12450>
  4141e0:	adrp	x1, 444000 <warn@@Base+0xaa24>
  4141e4:	add	x1, x1, #0x9d8
  4141e8:	b	414190 <ferror@plt+0x12450>
  4141ec:	adrp	x1, 444000 <warn@@Base+0xaa24>
  4141f0:	add	x1, x1, #0x9dd
  4141f4:	b	414190 <ferror@plt+0x12450>
  4141f8:	tst	w20, #0xffffff1f
  4141fc:	b.ne	41400c <ferror@plt+0x122cc>  // b.any
  414200:	lsr	w21, w20, #5
  414204:	cmp	w21, #0x7
  414208:	b.eq	41400c <ferror@plt+0x122cc>  // b.none
  41420c:	cmp	w21, #0x1
  414210:	b.ls	414220 <ferror@plt+0x124e0>  // b.plast
  414214:	mov	w3, #0x1                   	// #1
  414218:	lsl	w21, w3, w21
  41421c:	and	w21, w21, #0xfffffffc
  414220:	mov	w2, #0x5                   	// #5
  414224:	adrp	x1, 444000 <warn@@Base+0xaa24>
  414228:	mov	x0, #0x0                   	// #0
  41422c:	add	x1, x1, #0x9e2
  414230:	adrp	x19, 48b000 <warn@@Base+0x51a24>
  414234:	bl	401c70 <dcgettext@plt>
  414238:	add	x19, x19, #0x420
  41423c:	mov	w3, w21
  414240:	add	x19, x19, #0xb10
  414244:	mov	x2, x0
  414248:	b	4140bc <ferror@plt+0x1237c>
  41424c:	adrp	x0, 444000 <warn@@Base+0xaa24>
  414250:	add	x0, x0, #0xa97
  414254:	ret
  414258:	adrp	x0, 444000 <warn@@Base+0xaa24>
  41425c:	add	x0, x0, #0x946
  414260:	b	41408c <ferror@plt+0x1234c>
  414264:	adrp	x0, 444000 <warn@@Base+0xaa24>
  414268:	add	x0, x0, #0x979
  41426c:	b	41408c <ferror@plt+0x1234c>
  414270:	adrp	x0, 44a000 <warn@@Base+0x10a24>
  414274:	add	x0, x0, #0x84
  414278:	b	41408c <ferror@plt+0x1234c>
  41427c:	adrp	x0, 444000 <warn@@Base+0xaa24>
  414280:	add	x0, x0, #0x96f
  414284:	b	41408c <ferror@plt+0x1234c>
  414288:	adrp	x0, 444000 <warn@@Base+0xaa24>
  41428c:	add	x0, x0, #0x966
  414290:	b	41408c <ferror@plt+0x1234c>
  414294:	adrp	x0, 444000 <warn@@Base+0xaa24>
  414298:	add	x0, x0, #0x956
  41429c:	b	41408c <ferror@plt+0x1234c>
  4142a0:	adrp	x0, 444000 <warn@@Base+0xaa24>
  4142a4:	add	x0, x0, #0x94b
  4142a8:	b	41408c <ferror@plt+0x1234c>
  4142ac:	sub	sp, sp, #0xf0
  4142b0:	stp	x29, x30, [sp, #16]
  4142b4:	add	x29, sp, #0x10
  4142b8:	stp	x19, x20, [sp, #32]
  4142bc:	mov	x20, x0
  4142c0:	ldr	x0, [x0, #128]
  4142c4:	stp	x21, x22, [sp, #48]
  4142c8:	stp	x23, x24, [sp, #64]
  4142cc:	stp	x25, x26, [sp, #80]
  4142d0:	stp	x27, x28, [sp, #96]
  4142d4:	cbz	x0, 414d44 <ferror@plt+0x13004>
  4142d8:	ldr	x25, [x20, #112]
  4142dc:	adrp	x22, 444000 <warn@@Base+0xaa24>
  4142e0:	add	x22, x22, #0x9ff
  4142e4:	mov	w23, #0x1                   	// #1
  4142e8:	mov	x21, #0x0                   	// #0
  4142ec:	mov	x19, #0x0                   	// #0
  4142f0:	adrp	x24, 43d000 <warn@@Base+0x3a24>
  4142f4:	stp	xzr, xzr, [sp, #168]
  4142f8:	stp	xzr, xzr, [sp, #184]
  4142fc:	stp	xzr, xzr, [sp, #200]
  414300:	stp	xzr, xzr, [sp, #216]
  414304:	str	xzr, [sp, #232]
  414308:	ldr	w0, [x20, #100]
  41430c:	cmp	x21, w0, uxtw
  414310:	b.cc	414390 <ferror@plt+0x12650>  // b.lo, b.ul, b.last
  414314:	cbnz	x19, 414330 <ferror@plt+0x125f0>
  414318:	adrp	x1, 444000 <warn@@Base+0xaa24>
  41431c:	add	x1, x1, #0x3d1
  414320:	mov	w2, #0x5                   	// #5
  414324:	mov	x0, #0x0                   	// #0
  414328:	bl	401c70 <dcgettext@plt>
  41432c:	bl	401cc0 <printf@plt>
  414330:	ldr	x22, [x20, #112]
  414334:	adrp	x24, 460000 <warn@@Base+0x26a24>
  414338:	add	x24, x24, #0x38
  41433c:	mov	x25, #0x0                   	// #0
  414340:	add	x0, x24, #0x468
  414344:	str	x0, [sp, #128]
  414348:	ldr	w0, [x20, #100]
  41434c:	cmp	x25, x0
  414350:	b.cc	4144bc <ferror@plt+0x1277c>  // b.lo, b.ul, b.last
  414354:	ldr	x0, [sp, #192]
  414358:	cbz	x0, 414360 <ferror@plt+0x12620>
  41435c:	bl	401bd0 <free@plt>
  414360:	ldr	x0, [sp, #224]
  414364:	cbz	x0, 41436c <ferror@plt+0x1262c>
  414368:	bl	401bd0 <free@plt>
  41436c:	mov	w0, w23
  414370:	ldp	x29, x30, [sp, #16]
  414374:	ldp	x19, x20, [sp, #32]
  414378:	ldp	x21, x22, [sp, #48]
  41437c:	ldp	x23, x24, [sp, #64]
  414380:	ldp	x25, x26, [sp, #80]
  414384:	ldp	x27, x28, [sp, #96]
  414388:	add	sp, sp, #0xf0
  41438c:	ret
  414390:	ldr	w1, [x25, #4]
  414394:	cmp	w1, #0x2
  414398:	b.ne	414468 <ferror@plt+0x12728>  // b.any
  41439c:	ldr	w1, [x25, #40]
  4143a0:	cmp	w1, w0
  4143a4:	b.cs	414468 <ferror@plt+0x12728>  // b.hs, b.nlast
  4143a8:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  4143ac:	add	x2, sp, #0xc8
  4143b0:	mov	x1, x25
  4143b4:	ldr	w0, [x0, #1056]
  4143b8:	cbz	w0, 414454 <ferror@plt+0x12714>
  4143bc:	mov	x0, x20
  4143c0:	bl	404c5c <ferror@plt+0x2f1c>
  4143c4:	ldr	w26, [x25, #40]
  4143c8:	mov	w1, #0x50                  	// #80
  4143cc:	str	x0, [sp, #192]
  4143d0:	ldr	x0, [x20, #112]
  4143d4:	umaddl	x26, w26, w1, x0
  4143d8:	ldr	x0, [sp, #224]
  4143dc:	cbz	x0, 414404 <ferror@plt+0x126c4>
  4143e0:	adrp	x1, 444000 <warn@@Base+0xaa24>
  4143e4:	add	x1, x1, #0x3a3
  4143e8:	mov	w2, #0x5                   	// #5
  4143ec:	mov	x0, #0x0                   	// #0
  4143f0:	bl	401c70 <dcgettext@plt>
  4143f4:	mov	w23, #0x0                   	// #0
  4143f8:	bl	4390e8 <error@@Base>
  4143fc:	ldr	x0, [sp, #224]
  414400:	bl	401bd0 <free@plt>
  414404:	ldp	x27, x28, [x26, #24]
  414408:	mov	w2, #0x5                   	// #5
  41440c:	adrp	x1, 443000 <warn@@Base+0x9a24>
  414410:	mov	x0, #0x0                   	// #0
  414414:	add	x1, x1, #0x14c
  414418:	bl	401c70 <dcgettext@plt>
  41441c:	mov	x1, x20
  414420:	mov	x5, x0
  414424:	mov	x3, #0x1                   	// #1
  414428:	mov	x0, #0x0                   	// #0
  41442c:	mov	x4, x28
  414430:	mov	x2, x27
  414434:	bl	4032f0 <ferror@plt+0x15b0>
  414438:	str	x0, [sp, #224]
  41443c:	cbz	x0, 414460 <ferror@plt+0x12720>
  414440:	ldr	x0, [x26, #32]
  414444:	str	x0, [sp, #232]
  414448:	add	x21, x21, #0x1
  41444c:	add	x25, x25, #0x50
  414450:	b	414308 <ferror@plt+0x125c8>
  414454:	mov	x0, x20
  414458:	bl	405020 <ferror@plt+0x32e0>
  41445c:	b	4143c4 <ferror@plt+0x12684>
  414460:	mov	x0, #0x0                   	// #0
  414464:	b	414444 <ferror@plt+0x12704>
  414468:	ldr	x0, [x20, #128]
  41446c:	cbnz	x0, 414494 <ferror@plt+0x12754>
  414470:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  414474:	add	x1, x1, #0xbc1
  414478:	mov	w2, #0x5                   	// #5
  41447c:	bl	401c70 <dcgettext@plt>
  414480:	mov	x1, x22
  414484:	bl	401bb0 <strcmp@plt>
  414488:	cmp	w0, #0x0
  41448c:	csel	x19, x19, x25, ne  // ne = any
  414490:	b	414448 <ferror@plt+0x12708>
  414494:	ldr	x2, [x20, #136]
  414498:	ldr	w1, [x25]
  41449c:	cmp	x1, x2
  4144a0:	b.cc	4144b4 <ferror@plt+0x12774>  // b.lo, b.ul, b.last
  4144a4:	add	x1, x24, #0xbce
  4144a8:	mov	w2, #0x5                   	// #5
  4144ac:	mov	x0, #0x0                   	// #0
  4144b0:	b	41447c <ferror@plt+0x1273c>
  4144b4:	add	x0, x0, x1
  4144b8:	b	414480 <ferror@plt+0x12740>
  4144bc:	cbnz	x22, 4144d4 <ferror@plt+0x12794>
  4144c0:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  4144c4:	add	x1, x1, #0xbba
  4144c8:	mov	w2, #0x5                   	// #5
  4144cc:	mov	x0, #0x0                   	// #0
  4144d0:	b	4144e8 <ferror@plt+0x127a8>
  4144d4:	ldr	x0, [x20, #128]
  4144d8:	cbnz	x0, 41457c <ferror@plt+0x1283c>
  4144dc:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  4144e0:	add	x1, x1, #0xbc1
  4144e4:	mov	w2, #0x5                   	// #5
  4144e8:	bl	401c70 <dcgettext@plt>
  4144ec:	adrp	x1, 444000 <warn@@Base+0xaa24>
  4144f0:	add	x1, x1, #0x9ff
  4144f4:	bl	401bb0 <strcmp@plt>
  4144f8:	cbnz	w0, 414570 <ferror@plt+0x12830>
  4144fc:	ldr	x19, [x22, #32]
  414500:	adrp	x2, 444000 <warn@@Base+0xaa24>
  414504:	add	x2, x2, #0xa0e
  414508:	mov	w4, #0x5                   	// #5
  41450c:	adrp	x1, 444000 <warn@@Base+0xaa24>
  414510:	mov	x0, #0x0                   	// #0
  414514:	lsr	x19, x19, #4
  414518:	add	x1, x1, #0xa4a
  41451c:	mov	x3, x19
  414520:	bl	401c20 <dcngettext@plt>
  414524:	mov	x1, x22
  414528:	mov	x21, x0
  41452c:	mov	x0, x20
  414530:	bl	402fac <ferror@plt+0x126c>
  414534:	mov	x1, x0
  414538:	ldr	x2, [x22, #24]
  41453c:	mov	x3, x19
  414540:	mov	x0, x21
  414544:	bl	401cc0 <printf@plt>
  414548:	ldr	w0, [x20, #92]
  41454c:	cbz	w0, 4145f0 <ferror@plt+0x128b0>
  414550:	mov	x0, x20
  414554:	bl	40cdf0 <ferror@plt+0xb0b0>
  414558:	cbnz	w0, 4145a4 <ferror@plt+0x12864>
  41455c:	mov	w23, #0x0                   	// #0
  414560:	ldr	x0, [sp, #168]
  414564:	cbz	x0, 41456c <ferror@plt+0x1282c>
  414568:	bl	401bd0 <free@plt>
  41456c:	str	xzr, [sp, #168]
  414570:	add	x25, x25, #0x1
  414574:	add	x22, x22, #0x50
  414578:	b	414348 <ferror@plt+0x12608>
  41457c:	ldr	x2, [x20, #136]
  414580:	ldr	w1, [x22]
  414584:	cmp	x1, x2
  414588:	b.cc	41459c <ferror@plt+0x1285c>  // b.lo, b.ul, b.last
  41458c:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  414590:	mov	w2, #0x5                   	// #5
  414594:	add	x1, x1, #0xbce
  414598:	b	4144cc <ferror@plt+0x1278c>
  41459c:	add	x0, x0, x1
  4145a0:	b	4144ec <ferror@plt+0x127ac>
  4145a4:	ldr	x0, [x20, #120]
  4145a8:	ldr	w2, [x20, #92]
  4145ac:	add	x2, x0, x2, lsl #6
  4145b0:	cmp	x0, x2
  4145b4:	b.cs	4145f0 <ferror@plt+0x128b0>  // b.hs, b.nlast
  4145b8:	ldr	x1, [x0]
  4145bc:	cmp	x1, #0x1
  4145c0:	b.ne	4146fc <ferror@plt+0x129bc>  // b.any
  4145c4:	ldr	x1, [x22, #16]
  4145c8:	ldr	x3, [x0, #24]
  4145cc:	cmp	x1, x3
  4145d0:	b.cc	4146fc <ferror@plt+0x129bc>  // b.lo, b.ul, b.last
  4145d4:	ldr	x4, [x22, #32]
  4145d8:	add	x1, x1, x4
  4145dc:	ldr	x4, [x0, #48]
  4145e0:	add	x4, x3, x4
  4145e4:	cmp	x1, x4
  4145e8:	b.hi	4146fc <ferror@plt+0x129bc>  // b.pmore
  4145ec:	str	x3, [sp, #184]
  4145f0:	ldp	x21, x19, [x22, #24]
  4145f4:	mov	w2, #0x5                   	// #5
  4145f8:	adrp	x1, 444000 <warn@@Base+0xaa24>
  4145fc:	mov	x0, #0x0                   	// #0
  414600:	add	x1, x1, #0x494
  414604:	bl	401c70 <dcgettext@plt>
  414608:	mov	x1, x20
  41460c:	mov	x5, x0
  414610:	mov	x3, #0x1                   	// #1
  414614:	mov	x0, #0x0                   	// #0
  414618:	mov	x4, x19
  41461c:	mov	x2, x21
  414620:	bl	4032f0 <ferror@plt+0x15b0>
  414624:	mov	x24, x0
  414628:	cbz	x0, 41455c <ferror@plt+0x1281c>
  41462c:	lsr	x26, x19, #4
  414630:	mov	x1, #0x28                  	// #40
  414634:	and	x19, x19, #0xfffffffffffffff0
  414638:	mov	x0, x26
  41463c:	bl	42abf8 <ferror@plt+0x28eb8>
  414640:	mov	x28, x24
  414644:	mov	x21, x0
  414648:	add	x2, x24, x19
  41464c:	adrp	x27, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  414650:	str	x0, [sp, #168]
  414654:	cmp	x28, x2
  414658:	b.cc	414704 <ferror@plt+0x129c4>  // b.lo, b.ul, b.last
  41465c:	mov	x0, x24
  414660:	bl	401bd0 <free@plt>
  414664:	ldr	x19, [x20, #112]
  414668:	mov	w2, #0x50                  	// #80
  41466c:	ldr	w3, [x20, #100]
  414670:	ldr	x1, [x20, #112]
  414674:	umaddl	x0, w3, w2, x1
  414678:	cmp	x19, x0
  41467c:	b.cc	414874 <ferror@plt+0x12b34>  // b.lo, b.ul, b.last
  414680:	str	x26, [sp, #176]
  414684:	cbz	w23, 414560 <ferror@plt+0x12820>
  414688:	cbz	x26, 414560 <ferror@plt+0x12820>
  41468c:	ldr	x0, [sp, #200]
  414690:	lsl	x0, x0, #5
  414694:	bl	43cf40 <warn@@Base+0x3964>
  414698:	mov	x1, #0x0                   	// #0
  41469c:	mov	x2, #0x0                   	// #0
  4146a0:	str	x0, [sp, #208]
  4146a4:	ldr	x3, [sp, #200]
  4146a8:	cmp	x2, x3
  4146ac:	b.cc	414a44 <ferror@plt+0x12d04>  // b.lo, b.ul, b.last
  4146b0:	adrp	x3, 402000 <ferror@plt+0x2c0>
  4146b4:	mov	x2, #0x20                  	// #32
  4146b8:	add	x3, x3, #0xf94
  4146bc:	str	x1, [sp, #216]
  4146c0:	bl	4019b0 <qsort@plt>
  4146c4:	adrp	x21, 48b000 <warn@@Base+0x51a24>
  4146c8:	ldr	x19, [sp, #168]
  4146cc:	add	x27, sp, #0x98
  4146d0:	add	x21, x21, #0x410
  4146d4:	mov	x26, #0x28                  	// #40
  4146d8:	ldp	x1, x0, [sp, #168]
  4146dc:	madd	x0, x0, x26, x1
  4146e0:	cmp	x19, x0
  4146e4:	b.cc	414a88 <ferror@plt+0x12d48>  // b.lo, b.ul, b.last
  4146e8:	mov	w0, #0xa                   	// #10
  4146ec:	bl	401cf0 <putchar@plt>
  4146f0:	ldr	x0, [sp, #208]
  4146f4:	bl	401bd0 <free@plt>
  4146f8:	b	414560 <ferror@plt+0x12820>
  4146fc:	add	x0, x0, #0x40
  414700:	b	4145b0 <ferror@plt+0x12870>
  414704:	ldr	x4, [x27, #648]
  414708:	strh	wzr, [x21]
  41470c:	strh	wzr, [x21, #16]
  414710:	mov	x0, x28
  414714:	mov	w1, #0x4                   	// #4
  414718:	str	x2, [sp, #120]
  41471c:	blr	x4
  414720:	add	x21, x21, #0x28
  414724:	ldr	x4, [x27, #648]
  414728:	stur	x0, [x21, #-32]
  41472c:	mov	w1, #0x4                   	// #4
  414730:	add	x0, x28, #0x4
  414734:	blr	x4
  414738:	ldr	x4, [x27, #648]
  41473c:	stur	x0, [x21, #-16]
  414740:	mov	w1, #0x4                   	// #4
  414744:	add	x0, x28, #0x8
  414748:	blr	x4
  41474c:	mov	x19, x0
  414750:	ldr	x4, [x27, #648]
  414754:	add	x0, x28, #0xc
  414758:	mov	w1, #0x4                   	// #4
  41475c:	add	x28, x28, #0x10
  414760:	blr	x4
  414764:	ldur	x1, [x21, #-16]
  414768:	ldr	x5, [sp, #184]
  41476c:	ldur	x4, [x21, #-32]
  414770:	add	x1, x1, x5
  414774:	stur	x1, [x21, #-16]
  414778:	ubfx	x1, x19, #30, #1
  41477c:	add	x4, x4, x5
  414780:	stur	x4, [x21, #-32]
  414784:	lsr	w4, w19, #31
  414788:	orr	x4, x4, x1, lsl #1
  41478c:	ubfx	x1, x19, #29, #1
  414790:	ldr	x2, [sp, #120]
  414794:	orr	x1, x4, x1, lsl #2
  414798:	ubfx	x4, x19, #27, #2
  41479c:	orr	x1, x1, x4, lsl #3
  4147a0:	ubfx	x4, x19, #26, #1
  4147a4:	orr	x4, x1, x4, lsl #5
  4147a8:	ubfx	x1, x19, #25, #1
  4147ac:	orr	x4, x4, x1, lsl #6
  4147b0:	ubfx	x1, x19, #21, #4
  4147b4:	orr	x1, x4, x1, lsl #7
  4147b8:	ubfx	x4, x19, #16, #5
  4147bc:	orr	x1, x1, x4, lsl #11
  4147c0:	ubfx	x4, x19, #15, #1
  4147c4:	orr	x4, x1, x4, lsl #16
  4147c8:	ubfx	x1, x19, #14, #1
  4147cc:	orr	x4, x4, x1, lsl #17
  4147d0:	ubfx	x1, x19, #13, #1
  4147d4:	orr	x1, x4, x1, lsl #18
  4147d8:	ubfx	x4, x19, #12, #1
  4147dc:	orr	x1, x1, x4, lsl #19
  4147e0:	ubfx	x4, x19, #11, #1
  4147e4:	orr	x4, x1, x4, lsl #20
  4147e8:	ubfx	x1, x19, #10, #1
  4147ec:	orr	x4, x4, x1, lsl #21
  4147f0:	ubfx	x1, x19, #9, #1
  4147f4:	orr	x1, x4, x1, lsl #22
  4147f8:	ubfx	x4, x19, #8, #1
  4147fc:	orr	x1, x1, x4, lsl #23
  414800:	ubfx	x4, x19, #7, #1
  414804:	orr	x4, x1, x4, lsl #24
  414808:	ubfx	x1, x19, #6, #1
  41480c:	orr	x4, x4, x1, lsl #25
  414810:	ubfx	x1, x19, #5, #1
  414814:	orr	x1, x4, x1, lsl #26
  414818:	ubfx	x4, x19, #4, #1
  41481c:	orr	x1, x1, x4, lsl #27
  414820:	ubfx	x4, x19, #3, #1
  414824:	orr	x4, x1, x4, lsl #28
  414828:	ubfx	x1, x19, #2, #1
  41482c:	orr	x4, x4, x1, lsl #29
  414830:	ubfx	x1, x19, #1, #1
  414834:	lsl	w19, w19, #31
  414838:	orr	x1, x4, x1, lsl #30
  41483c:	orr	x1, x1, x19
  414840:	lsr	w19, w0, #31
  414844:	orr	x19, x1, x19, lsl #32
  414848:	ubfx	x1, x0, #30, #1
  41484c:	orr	x1, x19, x1, lsl #33
  414850:	ubfx	x19, x0, #29, #1
  414854:	orr	x19, x1, x19, lsl #34
  414858:	ubfx	x1, x0, #28, #1
  41485c:	orr	x19, x19, x1, lsl #35
  414860:	ubfx	x1, x0, #27, #1
  414864:	orr	x1, x19, x1, lsl #36
  414868:	orr	x1, x1, x0, lsl #37
  41486c:	stur	x1, [x21, #-8]
  414870:	b	414654 <ferror@plt+0x12914>
  414874:	ldr	w0, [x19, #4]
  414878:	cmp	w0, #0x4
  41487c:	b.ne	4148d8 <ferror@plt+0x12b98>  // b.any
  414880:	ldr	w0, [x19, #44]
  414884:	cmp	w0, w3
  414888:	b.cs	4148d8 <ferror@plt+0x12b98>  // b.hs, b.nlast
  41488c:	umaddl	x0, w0, w2, x1
  414890:	cmp	x22, x0
  414894:	b.ne	4148d8 <ferror@plt+0x12b98>  // b.any
  414898:	ldp	x1, x2, [x19, #24]
  41489c:	add	x4, sp, #0x98
  4148a0:	add	x3, sp, #0xa0
  4148a4:	mov	x0, x20
  4148a8:	bl	405d18 <ferror@plt+0x3fd8>
  4148ac:	cbz	w0, 41455c <ferror@plt+0x1281c>
  4148b0:	ldr	x21, [sp, #160]
  4148b4:	adrp	x28, 444000 <warn@@Base+0xaa24>
  4148b8:	add	x0, x28, #0x4a1
  4148bc:	str	x0, [sp, #120]
  4148c0:	ldp	x1, x0, [sp, #152]
  4148c4:	mov	x2, #0x18                  	// #24
  4148c8:	madd	x1, x1, x2, x0
  4148cc:	cmp	x21, x1
  4148d0:	b.cc	4148e0 <ferror@plt+0x12ba0>  // b.lo, b.ul, b.last
  4148d4:	bl	401bd0 <free@plt>
  4148d8:	add	x19, x19, #0x50
  4148dc:	b	414668 <ferror@plt+0x12928>
  4148e0:	ldr	x24, [x21, #8]
  4148e4:	add	x0, x20, #0x52
  4148e8:	mov	x1, x24
  4148ec:	bl	407b50 <ferror@plt+0x5e10>
  4148f0:	mov	w27, w0
  4148f4:	cmp	w0, #0xf5
  4148f8:	b.hi	414908 <ferror@plt+0x12bc8>  // b.pmore
  4148fc:	ldr	x0, [sp, #128]
  414900:	ldr	x28, [x0, w27, uxtw #3]
  414904:	cbnz	x28, 414924 <ferror@plt+0x12be4>
  414908:	ldr	x1, [sp, #120]
  41490c:	mov	w2, #0x5                   	// #5
  414910:	mov	x0, #0x0                   	// #0
  414914:	bl	401c70 <dcgettext@plt>
  414918:	mov	w1, w27
  41491c:	bl	4395dc <warn@@Base>
  414920:	b	414958 <ferror@plt+0x12c18>
  414924:	adrp	x1, 444000 <warn@@Base+0xaa24>
  414928:	mov	x0, x28
  41492c:	add	x1, x1, #0xa84
  414930:	mov	x2, #0xf                   	// #15
  414934:	bl	401a50 <strncmp@plt>
  414938:	cbz	w0, 414960 <ferror@plt+0x12c20>
  41493c:	mov	w2, #0x5                   	// #5
  414940:	adrp	x1, 444000 <warn@@Base+0xaa24>
  414944:	mov	x0, #0x0                   	// #0
  414948:	add	x1, x1, #0x4d5
  41494c:	bl	401c70 <dcgettext@plt>
  414950:	mov	x1, x28
  414954:	bl	4395dc <warn@@Base>
  414958:	add	x21, x21, #0x18
  41495c:	b	4148c0 <ferror@plt+0x12b80>
  414960:	ldr	x4, [x21]
  414964:	ldr	x0, [sp, #176]
  414968:	lsr	x27, x4, #4
  41496c:	cmp	x0, x4, lsr #4
  414970:	b.hi	414990 <ferror@plt+0x12c50>  // b.pmore
  414974:	mov	w2, #0x5                   	// #5
  414978:	adrp	x1, 444000 <warn@@Base+0xaa24>
  41497c:	mov	x0, #0x0                   	// #0
  414980:	add	x1, x1, #0x4fe
  414984:	bl	401c70 <dcgettext@plt>
  414988:	mov	x1, x27
  41498c:	b	414954 <ferror@plt+0x12c14>
  414990:	mov	x0, x24
  414994:	bl	402b0c <ferror@plt+0xdcc>
  414998:	mov	x3, x0
  41499c:	and	x1, x0, #0xffffffff
  4149a0:	ldr	x0, [sp, #200]
  4149a4:	cmp	x0, w3, uxtw
  4149a8:	b.hi	4149d0 <ferror@plt+0x12c90>  // b.pmore
  4149ac:	mov	w2, #0x5                   	// #5
  4149b0:	adrp	x1, 444000 <warn@@Base+0xaa24>
  4149b4:	mov	x0, #0x0                   	// #0
  4149b8:	add	x1, x1, #0x529
  4149bc:	str	x3, [sp, #136]
  4149c0:	bl	401c70 <dcgettext@plt>
  4149c4:	ldr	x3, [sp, #136]
  4149c8:	mov	w1, w3
  4149cc:	b	41491c <ferror@plt+0x12bdc>
  4149d0:	ldr	x2, [sp, #192]
  4149d4:	lsl	x3, x1, #5
  4149d8:	tst	x4, #0xc
  4149dc:	add	x0, x2, x1, lsl #5
  4149e0:	ubfx	x1, x4, #2, #2
  4149e4:	b.eq	414a18 <ferror@plt+0x12cd8>  // b.none
  4149e8:	cmp	x1, #0x1
  4149ec:	b.ne	414958 <ferror@plt+0x12c18>  // b.any
  4149f0:	ldr	x1, [sp, #168]
  4149f4:	mov	x4, #0x28                  	// #40
  4149f8:	ldr	w0, [x0, #28]
  4149fc:	madd	x27, x27, x4, x1
  414a00:	ldr	x1, [x21, #16]
  414a04:	strh	w0, [x27, #16]
  414a08:	ldr	x0, [x2, x3]
  414a0c:	add	x0, x0, x1
  414a10:	str	x0, [x27, #24]
  414a14:	b	414958 <ferror@plt+0x12c18>
  414a18:	mov	x1, #0x28                  	// #40
  414a1c:	ldr	w0, [x0, #28]
  414a20:	mul	x27, x27, x1
  414a24:	ldr	x1, [sp, #168]
  414a28:	add	x4, x1, x27
  414a2c:	strh	w0, [x1, x27]
  414a30:	ldr	x0, [x2, x3]
  414a34:	ldr	x1, [x21, #16]
  414a38:	add	x0, x0, x1
  414a3c:	str	x0, [x4, #8]
  414a40:	b	414958 <ferror@plt+0x12c18>
  414a44:	ldr	x5, [sp, #192]
  414a48:	lsl	x4, x2, #5
  414a4c:	ldr	x4, [x5, x4]
  414a50:	add	x3, x5, x2, lsl #5
  414a54:	cbz	x4, 414a80 <ferror@plt+0x12d40>
  414a58:	ldrb	w4, [x3, #24]
  414a5c:	and	w4, w4, #0xf
  414a60:	cmp	w4, #0x2
  414a64:	b.ne	414a80 <ferror@plt+0x12d40>  // b.any
  414a68:	add	x6, x0, x1, lsl #5
  414a6c:	add	x1, x1, #0x1
  414a70:	ldp	x4, x5, [x3]
  414a74:	stp	x4, x5, [x6]
  414a78:	ldp	x4, x5, [x3, #16]
  414a7c:	stp	x4, x5, [x6, #16]
  414a80:	add	x2, x2, #0x1
  414a84:	b	4146a4 <ferror@plt+0x12964>
  414a88:	ldrh	w0, [x20, #82]
  414a8c:	add	x7, sp, #0xa0
  414a90:	str	x27, [sp]
  414a94:	ldp	x1, x2, [sp, #208]
  414a98:	ldp	x3, x4, [sp, #224]
  414a9c:	ldrh	w5, [x19]
  414aa0:	ldr	x6, [x19, #8]
  414aa4:	bl	407e44 <ferror@plt+0x6104>
  414aa8:	ldr	x1, [x21]
  414aac:	adrp	x0, 444000 <warn@@Base+0xaa24>
  414ab0:	add	x0, x0, #0x557
  414ab4:	bl	401910 <fputs@plt>
  414ab8:	ldr	x0, [sp, #160]
  414abc:	cbz	x0, 414adc <ferror@plt+0x12d9c>
  414ac0:	ldr	x1, [x21]
  414ac4:	bl	401910 <fputs@plt>
  414ac8:	ldr	x1, [sp, #152]
  414acc:	cbz	x1, 414adc <ferror@plt+0x12d9c>
  414ad0:	adrp	x0, 444000 <warn@@Base+0xaa24>
  414ad4:	add	x0, x0, #0x55a
  414ad8:	bl	401cc0 <printf@plt>
  414adc:	ldr	x1, [x21]
  414ae0:	adrp	x0, 444000 <warn@@Base+0xaa24>
  414ae4:	add	x0, x0, #0x55f
  414ae8:	bl	401910 <fputs@plt>
  414aec:	ldr	x0, [x19, #8]
  414af0:	mov	w1, #0x4                   	// #4
  414af4:	bl	4061a0 <ferror@plt+0x4460>
  414af8:	ldr	x1, [x21]
  414afc:	mov	w0, #0x2d                  	// #45
  414b00:	bl	4019a0 <fputc@plt>
  414b04:	ldr	x0, [x19, #24]
  414b08:	mov	w1, #0x4                   	// #4
  414b0c:	bl	4061a0 <ferror@plt+0x4460>
  414b10:	adrp	x0, 444000 <warn@@Base+0xaa24>
  414b14:	add	x0, x0, #0xa94
  414b18:	bl	401cc0 <printf@plt>
  414b1c:	ldrb	w0, [x19, #32]
  414b20:	tbz	w0, #0, 414b30 <ferror@plt+0x12df0>
  414b24:	adrp	x0, 444000 <warn@@Base+0xaa24>
  414b28:	add	x0, x0, #0xa98
  414b2c:	bl	401cc0 <printf@plt>
  414b30:	ldrb	w0, [x19, #32]
  414b34:	tbz	w0, #1, 414b44 <ferror@plt+0x12e04>
  414b38:	adrp	x0, 444000 <warn@@Base+0xaa24>
  414b3c:	add	x0, x0, #0xb23
  414b40:	bl	401cc0 <printf@plt>
  414b44:	ldrb	w0, [x19, #32]
  414b48:	tbz	w0, #2, 414b58 <ferror@plt+0x12e18>
  414b4c:	adrp	x0, 444000 <warn@@Base+0xaa24>
  414b50:	add	x0, x0, #0xaa7
  414b54:	bl	401cc0 <printf@plt>
  414b58:	ldrb	w0, [x19, #32]
  414b5c:	tbz	w0, #6, 414b6c <ferror@plt+0x12e2c>
  414b60:	adrp	x0, 444000 <warn@@Base+0xaa24>
  414b64:	add	x0, x0, #0xabb
  414b68:	bl	401cc0 <printf@plt>
  414b6c:	ldrh	w1, [x19, #32]
  414b70:	tst	w1, #0x780
  414b74:	b.eq	414b88 <ferror@plt+0x12e48>  // b.none
  414b78:	adrp	x0, 444000 <warn@@Base+0xaa24>
  414b7c:	ubfx	x1, x1, #7, #4
  414b80:	add	x0, x0, #0xac5
  414b84:	bl	401cc0 <printf@plt>
  414b88:	ldrb	w1, [x19, #33]
  414b8c:	tst	w1, #0xf8
  414b90:	b.eq	414ba4 <ferror@plt+0x12e64>  // b.none
  414b94:	adrp	x0, 444000 <warn@@Base+0xaa24>
  414b98:	ubfx	x1, x1, #3, #5
  414b9c:	add	x0, x0, #0xad2
  414ba0:	bl	401cc0 <printf@plt>
  414ba4:	ldrb	w0, [x19, #34]
  414ba8:	tbz	w0, #0, 414bb8 <ferror@plt+0x12e78>
  414bac:	adrp	x0, 444000 <warn@@Base+0xaa24>
  414bb0:	add	x0, x0, #0xadf
  414bb4:	bl	401cc0 <printf@plt>
  414bb8:	ldrb	w0, [x19, #34]
  414bbc:	tbz	w0, #1, 414bcc <ferror@plt+0x12e8c>
  414bc0:	adrp	x0, 444000 <warn@@Base+0xaa24>
  414bc4:	add	x0, x0, #0xaec
  414bc8:	bl	401cc0 <printf@plt>
  414bcc:	ldrb	w0, [x19, #34]
  414bd0:	tbz	w0, #2, 414be0 <ferror@plt+0x12ea0>
  414bd4:	adrp	x0, 444000 <warn@@Base+0xaa24>
  414bd8:	add	x0, x0, #0xafc
  414bdc:	bl	401cc0 <printf@plt>
  414be0:	ldrb	w0, [x19, #34]
  414be4:	tbz	w0, #3, 414bf4 <ferror@plt+0x12eb4>
  414be8:	adrp	x0, 444000 <warn@@Base+0xaa24>
  414bec:	add	x0, x0, #0xb13
  414bf0:	bl	401cc0 <printf@plt>
  414bf4:	ldrb	w0, [x19, #34]
  414bf8:	tbz	w0, #4, 414c08 <ferror@plt+0x12ec8>
  414bfc:	adrp	x0, 444000 <warn@@Base+0xaa24>
  414c00:	add	x0, x0, #0xb2e
  414c04:	bl	401cc0 <printf@plt>
  414c08:	ldrb	w0, [x19, #34]
  414c0c:	tbz	w0, #5, 414c1c <ferror@plt+0x12edc>
  414c10:	adrp	x0, 444000 <warn@@Base+0xaa24>
  414c14:	add	x0, x0, #0xb44
  414c18:	bl	401cc0 <printf@plt>
  414c1c:	ldrb	w0, [x19, #34]
  414c20:	tbz	w0, #6, 414c30 <ferror@plt+0x12ef0>
  414c24:	adrp	x0, 444000 <warn@@Base+0xaa24>
  414c28:	add	x0, x0, #0xb62
  414c2c:	bl	401cc0 <printf@plt>
  414c30:	ldrsb	w0, [x19, #34]
  414c34:	tbz	w0, #31, 414c44 <ferror@plt+0x12f04>
  414c38:	adrp	x0, 444000 <warn@@Base+0xaa24>
  414c3c:	add	x0, x0, #0xb6e
  414c40:	bl	401cc0 <printf@plt>
  414c44:	ldrb	w0, [x19, #35]
  414c48:	tbz	w0, #0, 414c58 <ferror@plt+0x12f18>
  414c4c:	adrp	x0, 444000 <warn@@Base+0xaa24>
  414c50:	add	x0, x0, #0xb78
  414c54:	bl	401cc0 <printf@plt>
  414c58:	ldrb	w0, [x19, #35]
  414c5c:	tbz	w0, #1, 414c6c <ferror@plt+0x12f2c>
  414c60:	adrp	x0, 444000 <warn@@Base+0xaa24>
  414c64:	add	x0, x0, #0xb87
  414c68:	bl	401cc0 <printf@plt>
  414c6c:	ldrb	w0, [x19, #35]
  414c70:	tbz	w0, #3, 414c80 <ferror@plt+0x12f40>
  414c74:	adrp	x0, 444000 <warn@@Base+0xaa24>
  414c78:	add	x0, x0, #0xb98
  414c7c:	bl	401cc0 <printf@plt>
  414c80:	ldrb	w0, [x19, #35]
  414c84:	tbz	w0, #4, 414c94 <ferror@plt+0x12f54>
  414c88:	adrp	x0, 444000 <warn@@Base+0xaa24>
  414c8c:	add	x0, x0, #0xba1
  414c90:	bl	401cc0 <printf@plt>
  414c94:	ldrb	w0, [x19, #35]
  414c98:	tbz	w0, #5, 414ca8 <ferror@plt+0x12f68>
  414c9c:	adrp	x0, 444000 <warn@@Base+0xaa24>
  414ca0:	add	x0, x0, #0xbaa
  414ca4:	bl	401cc0 <printf@plt>
  414ca8:	ldrb	w0, [x19, #35]
  414cac:	tbz	w0, #6, 414cbc <ferror@plt+0x12f7c>
  414cb0:	adrp	x0, 444000 <warn@@Base+0xaa24>
  414cb4:	add	x0, x0, #0xbbd
  414cb8:	bl	401cc0 <printf@plt>
  414cbc:	ldrsb	w0, [x19, #35]
  414cc0:	tbz	w0, #31, 414cd0 <ferror@plt+0x12f90>
  414cc4:	adrp	x0, 444000 <warn@@Base+0xaa24>
  414cc8:	add	x0, x0, #0xbcf
  414ccc:	bl	401cc0 <printf@plt>
  414cd0:	ldrb	w0, [x19, #36]
  414cd4:	tbz	w0, #0, 414ce4 <ferror@plt+0x12fa4>
  414cd8:	adrp	x0, 444000 <warn@@Base+0xaa24>
  414cdc:	add	x0, x0, #0xbe0
  414ce0:	bl	401cc0 <printf@plt>
  414ce4:	ldrb	w0, [x19, #36]
  414ce8:	tbz	w0, #1, 414cf8 <ferror@plt+0x12fb8>
  414cec:	adrp	x0, 444000 <warn@@Base+0xaa24>
  414cf0:	add	x0, x0, #0xbf9
  414cf4:	bl	401cc0 <printf@plt>
  414cf8:	ldrb	w0, [x19, #36]
  414cfc:	tbz	w0, #2, 414d0c <ferror@plt+0x12fcc>
  414d00:	adrp	x0, 444000 <warn@@Base+0xaa24>
  414d04:	add	x0, x0, #0xc11
  414d08:	bl	401cc0 <printf@plt>
  414d0c:	ldrb	w0, [x19, #36]
  414d10:	tbz	w0, #3, 414d20 <ferror@plt+0x12fe0>
  414d14:	adrp	x0, 444000 <warn@@Base+0xaa24>
  414d18:	add	x0, x0, #0xc1e
  414d1c:	bl	401cc0 <printf@plt>
  414d20:	ldr	w1, [x19, #36]
  414d24:	tst	w1, #0xffffffe0
  414d28:	b.eq	414d3c <ferror@plt+0x12ffc>  // b.none
  414d2c:	adrp	x0, 444000 <warn@@Base+0xaa24>
  414d30:	lsr	w1, w1, #5
  414d34:	add	x0, x0, #0xc2d
  414d38:	bl	401cc0 <printf@plt>
  414d3c:	add	x19, x19, #0x28
  414d40:	b	4146d8 <ferror@plt+0x12998>
  414d44:	mov	w23, #0x0                   	// #0
  414d48:	b	41436c <ferror@plt+0x1262c>
  414d4c:	sub	sp, sp, #0x40
  414d50:	ands	w5, w3, #0xffff
  414d54:	add	x7, sp, #0x30
  414d58:	stp	x29, x30, [sp, #16]
  414d5c:	add	x29, sp, #0x10
  414d60:	str	x19, [sp, #32]
  414d64:	mov	x19, x2
  414d68:	add	x2, sp, #0x38
  414d6c:	str	x2, [sp]
  414d70:	csel	x6, x4, x19, ne  // ne = any
  414d74:	ldp	x2, x3, [x1, #32]
  414d78:	ldrh	w0, [x0, #82]
  414d7c:	ldr	x4, [x1, #48]
  414d80:	ldr	x1, [x1, #24]
  414d84:	bl	407e44 <ferror@plt+0x6104>
  414d88:	mov	x0, x19
  414d8c:	mov	w1, #0x4                   	// #4
  414d90:	bl	4061a0 <ferror@plt+0x4460>
  414d94:	ldr	x0, [sp, #48]
  414d98:	cbz	x0, 414ddc <ferror@plt+0x1309c>
  414d9c:	adrp	x19, 48b000 <warn@@Base+0x51a24>
  414da0:	adrp	x0, 444000 <warn@@Base+0xaa24>
  414da4:	add	x0, x0, #0xc42
  414da8:	ldr	x1, [x19, #1040]
  414dac:	bl	401910 <fputs@plt>
  414db0:	ldr	x1, [x19, #1040]
  414db4:	ldr	x0, [sp, #48]
  414db8:	bl	401910 <fputs@plt>
  414dbc:	ldr	x1, [sp, #56]
  414dc0:	cbz	x1, 414dd0 <ferror@plt+0x13090>
  414dc4:	adrp	x0, 444000 <warn@@Base+0xaa24>
  414dc8:	add	x0, x0, #0xc45
  414dcc:	bl	401cc0 <printf@plt>
  414dd0:	ldr	x1, [x19, #1040]
  414dd4:	mov	w0, #0x3e                  	// #62
  414dd8:	bl	4019a0 <fputc@plt>
  414ddc:	ldp	x29, x30, [sp, #16]
  414de0:	ldr	x19, [sp, #32]
  414de4:	ldr	x0, [sp, #48]
  414de8:	add	sp, sp, #0x40
  414dec:	ret
  414df0:	stp	x29, x30, [sp, #-320]!
  414df4:	mov	x29, sp
  414df8:	stp	x19, x20, [sp, #16]
  414dfc:	mov	x20, x4
  414e00:	stp	x21, x22, [sp, #32]
  414e04:	mov	x22, x0
  414e08:	stp	x23, x24, [sp, #48]
  414e0c:	mov	x23, x1
  414e10:	stp	x25, x26, [sp, #64]
  414e14:	mov	x25, x5
  414e18:	mov	x26, x6
  414e1c:	stp	x27, x28, [sp, #80]
  414e20:	str	w2, [sp, #140]
  414e24:	mov	x2, #0xffffffffffffffff    	// #-1
  414e28:	str	x2, [sp, #152]
  414e2c:	cbnz	w3, 414e54 <ferror@plt+0x13114>
  414e30:	add	x7, sp, #0x98
  414e34:	add	x6, sp, #0xa0
  414e38:	add	x5, sp, #0x8c
  414e3c:	mov	x3, x25
  414e40:	mov	x2, x26
  414e44:	bl	413590 <ferror@plt+0x11850>
  414e48:	cbnz	w0, 415004 <ferror@plt+0x132c4>
  414e4c:	mov	w24, #0x0                   	// #0
  414e50:	b	415180 <ferror@plt+0x13440>
  414e54:	mov	w19, w3
  414e58:	strh	wzr, [sp, #160]
  414e5c:	str	xzr, [sp, #168]
  414e60:	ldr	w1, [sp, #140]
  414e64:	ldrh	w2, [x22, #82]
  414e68:	tbnz	w1, #31, 415028 <ferror@plt+0x132e8>
  414e6c:	ldr	x21, [x25, #16]
  414e70:	mov	w0, w1
  414e74:	add	x21, x20, x21
  414e78:	tbz	w1, #30, 414e80 <ferror@plt+0x13140>
  414e7c:	orr	x0, x0, #0xffffffff80000000
  414e80:	cmp	w2, #0x8c
  414e84:	b.ne	414e8c <ferror@plt+0x1314c>  // b.any
  414e88:	lsl	x0, x0, #1
  414e8c:	adrp	x1, 444000 <warn@@Base+0xaa24>
  414e90:	add	x1, x1, #0xc4c
  414e94:	mov	w2, #0x5                   	// #5
  414e98:	add	x21, x21, x0
  414e9c:	mov	x0, #0x0                   	// #0
  414ea0:	bl	401c70 <dcgettext@plt>
  414ea4:	bl	401cc0 <printf@plt>
  414ea8:	adrp	x24, 48b000 <warn@@Base+0x51a24>
  414eac:	ldrh	w3, [sp, #160]
  414eb0:	cbnz	w3, 41500c <ferror@plt+0x132cc>
  414eb4:	ldr	x0, [sp, #168]
  414eb8:	orr	x0, x21, x0
  414ebc:	cbnz	x0, 41500c <ferror@plt+0x132cc>
  414ec0:	ldr	x0, [sp, #152]
  414ec4:	cmn	x0, #0x1
  414ec8:	b.eq	41500c <ferror@plt+0x132cc>  // b.none
  414ecc:	ldr	x1, [x23, #48]
  414ed0:	cmp	x0, x1
  414ed4:	b.cs	41500c <ferror@plt+0x132cc>  // b.hs, b.nlast
  414ed8:	ldr	x19, [x23, #40]
  414edc:	mov	w1, #0x4                   	// #4
  414ee0:	add	x19, x19, x0
  414ee4:	mov	x0, #0x0                   	// #0
  414ee8:	bl	4061a0 <ferror@plt+0x4460>
  414eec:	cbz	x19, 414f18 <ferror@plt+0x131d8>
  414ef0:	ldr	x1, [x24, #1040]
  414ef4:	adrp	x0, 444000 <warn@@Base+0xaa24>
  414ef8:	add	x0, x0, #0xc42
  414efc:	bl	401910 <fputs@plt>
  414f00:	ldr	x1, [x24, #1040]
  414f04:	mov	x0, x19
  414f08:	bl	401910 <fputs@plt>
  414f0c:	ldr	x1, [x24, #1040]
  414f10:	mov	w0, #0x3e                  	// #62
  414f14:	bl	4019a0 <fputc@plt>
  414f18:	ldr	x1, [x24, #1040]
  414f1c:	mov	w0, #0xa                   	// #10
  414f20:	bl	4019a0 <fputc@plt>
  414f24:	cbz	x19, 415ec4 <ferror@plt+0x14184>
  414f28:	adrp	x1, 444000 <warn@@Base+0xaa24>
  414f2c:	mov	x0, x19
  414f30:	add	x1, x1, #0xc64
  414f34:	mov	x2, #0x14                  	// #20
  414f38:	bl	401a50 <strncmp@plt>
  414f3c:	cbz	w0, 414f88 <ferror@plt+0x13248>
  414f40:	adrp	x1, 444000 <warn@@Base+0xaa24>
  414f44:	mov	x0, x19
  414f48:	add	x1, x1, #0xc79
  414f4c:	mov	x2, #0x14                  	// #20
  414f50:	bl	401a50 <strncmp@plt>
  414f54:	cbz	w0, 414f88 <ferror@plt+0x13248>
  414f58:	adrp	x1, 444000 <warn@@Base+0xaa24>
  414f5c:	mov	x0, x19
  414f60:	add	x1, x1, #0xc8e
  414f64:	mov	x2, #0x14                  	// #20
  414f68:	bl	401a50 <strncmp@plt>
  414f6c:	cbz	w0, 414f88 <ferror@plt+0x13248>
  414f70:	adrp	x1, 444000 <warn@@Base+0xaa24>
  414f74:	mov	x0, x19
  414f78:	add	x1, x1, #0xca3
  414f7c:	mov	x2, #0x19                  	// #25
  414f80:	bl	401a50 <strncmp@plt>
  414f84:	cbnz	w0, 415ec4 <ferror@plt+0x14184>
  414f88:	add	x20, x20, #0x4
  414f8c:	add	x6, sp, #0xa0
  414f90:	add	x5, sp, #0x8c
  414f94:	mov	x4, x20
  414f98:	mov	x3, x25
  414f9c:	mov	x2, x26
  414fa0:	mov	x1, x23
  414fa4:	mov	x0, x22
  414fa8:	mov	x7, #0x0                   	// #0
  414fac:	bl	413590 <ferror@plt+0x11850>
  414fb0:	cbz	w0, 414e4c <ferror@plt+0x1310c>
  414fb4:	ldr	w0, [sp, #140]
  414fb8:	mov	w24, #0x1                   	// #1
  414fbc:	mov	w27, #0xffffffff            	// #-1
  414fc0:	lsr	w21, w0, #24
  414fc4:	lsl	w0, w0, #8
  414fc8:	str	w0, [sp, #140]
  414fcc:	mov	w19, #0x3                   	// #3
  414fd0:	ldrh	w0, [x22, #82]
  414fd4:	cmp	w0, #0x28
  414fd8:	b.eq	4150c4 <ferror@plt+0x13384>  // b.none
  414fdc:	cmp	w0, #0x8c
  414fe0:	b.eq	4158d0 <ferror@plt+0x13b90>  // b.none
  414fe4:	mov	w2, #0x5                   	// #5
  414fe8:	adrp	x1, 444000 <warn@@Base+0xaa24>
  414fec:	mov	x0, #0x0                   	// #0
  414ff0:	add	x1, x1, #0xf72
  414ff4:	bl	401c70 <dcgettext@plt>
  414ff8:	ldrh	w1, [x22, #82]
  414ffc:	bl	4390e8 <error@@Base>
  415000:	b	414e4c <ferror@plt+0x1310c>
  415004:	mov	w19, #0x4                   	// #4
  415008:	b	414e60 <ferror@plt+0x13120>
  41500c:	ldr	x4, [sp, #168]
  415010:	mov	x2, x21
  415014:	mov	x1, x23
  415018:	mov	x0, x22
  41501c:	bl	414d4c <ferror@plt+0x1300c>
  415020:	mov	x19, x0
  415024:	b	414f18 <ferror@plt+0x131d8>
  415028:	cmp	w2, #0x28
  41502c:	b.ne	415094 <ferror@plt+0x13354>  // b.any
  415030:	tst	w1, #0x70000000
  415034:	b.eq	415094 <ferror@plt+0x13354>  // b.none
  415038:	mov	w2, #0x5                   	// #5
  41503c:	adrp	x1, 444000 <warn@@Base+0xaa24>
  415040:	mov	x0, #0x0                   	// #0
  415044:	add	x1, x1, #0xcbd
  415048:	bl	401c70 <dcgettext@plt>
  41504c:	mov	w24, #0x0                   	// #0
  415050:	ldr	w1, [sp, #140]
  415054:	bl	4395dc <warn@@Base>
  415058:	ldrb	w27, [sp, #143]
  41505c:	mov	w2, #0x5                   	// #5
  415060:	adrp	x1, 444000 <warn@@Base+0xaa24>
  415064:	mov	x0, #0x0                   	// #0
  415068:	and	w27, w27, #0x7f
  41506c:	add	x1, x1, #0xce9
  415070:	bl	401c70 <dcgettext@plt>
  415074:	mov	w1, w27
  415078:	bl	401cc0 <printf@plt>
  41507c:	cbnz	w27, 41509c <ferror@plt+0x1335c>
  415080:	ldr	w0, [sp, #140]
  415084:	mov	w21, #0x0                   	// #0
  415088:	lsl	w0, w0, #8
  41508c:	str	w0, [sp, #140]
  415090:	b	414fcc <ferror@plt+0x1328c>
  415094:	mov	w24, #0x1                   	// #1
  415098:	b	415058 <ferror@plt+0x13318>
  41509c:	cmp	w27, #0x2
  4150a0:	b.gt	4150bc <ferror@plt+0x1337c>
  4150a4:	ldr	w0, [sp, #140]
  4150a8:	sub	w19, w19, #0x2
  4150ac:	ubfx	x21, x0, #16, #8
  4150b0:	lsl	w0, w0, #16
  4150b4:	str	w0, [sp, #140]
  4150b8:	b	414fd0 <ferror@plt+0x13290>
  4150bc:	mov	w21, #0x0                   	// #0
  4150c0:	b	414fd0 <ferror@plt+0x13290>
  4150c4:	cmp	w27, #0x2
  4150c8:	b.gt	41589c <ferror@plt+0x13b5c>
  4150cc:	ldr	w0, [sp, #140]
  4150d0:	str	w0, [sp, #144]
  4150d4:	mov	w0, #0x1                   	// #1
  4150d8:	str	w0, [sp, #104]
  4150dc:	adrp	x0, 444000 <warn@@Base+0xaa24>
  4150e0:	add	x0, x0, #0xdeb
  4150e4:	str	x0, [sp, #128]
  4150e8:	cmp	w19, #0x0
  4150ec:	ccmp	w21, #0x0, #0x4, eq  // eq = none
  4150f0:	b.eq	415174 <ferror@plt+0x13434>  // b.none
  4150f4:	add	x20, x20, #0x4
  4150f8:	add	x6, sp, #0xc0
  4150fc:	add	x5, sp, #0x90
  415100:	mov	x4, x20
  415104:	mov	x3, x25
  415108:	mov	x2, x26
  41510c:	mov	x1, x23
  415110:	mov	x0, x22
  415114:	mov	x7, #0x0                   	// #0
  415118:	bl	413590 <ferror@plt+0x11850>
  41511c:	cbz	w0, 414e4c <ferror@plt+0x1310c>
  415120:	sub	w21, w21, #0x1
  415124:	mov	w19, #0x4                   	// #4
  415128:	ldr	w0, [sp, #144]
  41512c:	sub	w19, w19, #0x1
  415130:	lsr	w27, w0, #24
  415134:	lsl	w0, w0, #8
  415138:	mov	w1, w27
  41513c:	str	w0, [sp, #144]
  415140:	adrp	x0, 444000 <warn@@Base+0xaa24>
  415144:	add	x0, x0, #0xd04
  415148:	bl	401cc0 <printf@plt>
  41514c:	ands	w0, w27, #0xc0
  415150:	b.ne	4151a0 <ferror@plt+0x13460>  // b.any
  415154:	ubfiz	w1, w27, #2, #6
  415158:	adrp	x0, 444000 <warn@@Base+0xaa24>
  41515c:	add	w1, w1, #0x4
  415160:	add	x0, x0, #0xd0e
  415164:	bl	401cc0 <printf@plt>
  415168:	mov	w0, #0xa                   	// #10
  41516c:	bl	401cf0 <putchar@plt>
  415170:	b	4150e8 <ferror@plt+0x133a8>
  415174:	cbnz	w19, 415128 <ferror@plt+0x133e8>
  415178:	ldr	w0, [sp, #104]
  41517c:	cbz	w0, 414e4c <ferror@plt+0x1310c>
  415180:	mov	w0, w24
  415184:	ldp	x19, x20, [sp, #16]
  415188:	ldp	x21, x22, [sp, #32]
  41518c:	ldp	x23, x24, [sp, #48]
  415190:	ldp	x25, x26, [sp, #64]
  415194:	ldp	x27, x28, [sp, #80]
  415198:	ldp	x29, x30, [sp], #320
  41519c:	ret
  4151a0:	cmp	w0, #0x40
  4151a4:	b.ne	4151bc <ferror@plt+0x1347c>  // b.any
  4151a8:	ubfiz	w1, w27, #2, #6
  4151ac:	adrp	x0, 444000 <warn@@Base+0xaa24>
  4151b0:	add	w1, w1, #0x4
  4151b4:	add	x0, x0, #0xd22
  4151b8:	b	415164 <ferror@plt+0x13424>
  4151bc:	cmp	w21, #0x0
  4151c0:	and	w1, w27, #0xf0
  4151c4:	cset	w0, ne  // ne = any
  4151c8:	cmp	w19, #0x0
  4151cc:	csel	w0, w0, wzr, eq  // eq = none
  4151d0:	cmp	w1, #0x80
  4151d4:	b.ne	4152ec <ferror@plt+0x135ac>  // b.any
  4151d8:	cbz	w0, 4152bc <ferror@plt+0x1357c>
  4151dc:	add	x20, x20, #0x4
  4151e0:	add	x6, sp, #0xc0
  4151e4:	add	x5, sp, #0x90
  4151e8:	mov	x4, x20
  4151ec:	mov	x3, x25
  4151f0:	mov	x2, x26
  4151f4:	mov	x1, x23
  4151f8:	mov	x0, x22
  4151fc:	mov	x7, #0x0                   	// #0
  415200:	bl	413590 <ferror@plt+0x11850>
  415204:	cbz	w0, 414e4c <ferror@plt+0x1310c>
  415208:	sub	w21, w21, #0x1
  41520c:	mov	w19, #0x4                   	// #4
  415210:	ldr	w0, [sp, #144]
  415214:	sub	w19, w19, #0x1
  415218:	lsr	w28, w0, #24
  41521c:	lsl	w0, w0, #8
  415220:	mov	w1, w28
  415224:	str	w0, [sp, #144]
  415228:	adrp	x0, 444000 <warn@@Base+0xaa24>
  41522c:	add	x0, x0, #0xd06
  415230:	bl	401cc0 <printf@plt>
  415234:	cmp	w27, #0x80
  415238:	ccmp	w28, #0x0, #0x0, eq  // eq = none
  41523c:	b.eq	4152d0 <ferror@plt+0x13590>  // b.none
  415240:	ubfiz	w1, w27, #8, #4
  415244:	mov	w27, #0x0                   	// #0
  415248:	orr	w0, w1, w28
  41524c:	adrp	x28, 442000 <warn@@Base+0x8a24>
  415250:	add	x28, x28, #0x6d0
  415254:	str	w0, [sp, #112]
  415258:	adrp	x0, 444000 <warn@@Base+0xaa24>
  41525c:	add	x0, x0, #0xd7f
  415260:	bl	401cc0 <printf@plt>
  415264:	adrp	x1, 444000 <warn@@Base+0xaa24>
  415268:	mov	w0, #0x1                   	// #1
  41526c:	add	x1, x1, #0xd76
  415270:	str	x1, [sp, #120]
  415274:	ldr	w2, [sp, #112]
  415278:	mov	w1, #0x1                   	// #1
  41527c:	lsl	w1, w1, w27
  415280:	tst	w1, w2
  415284:	b.eq	4152a4 <ferror@plt+0x13564>  // b.none
  415288:	cbnz	w0, 415294 <ferror@plt+0x13554>
  41528c:	mov	x0, x28
  415290:	bl	401cc0 <printf@plt>
  415294:	ldr	x0, [sp, #120]
  415298:	add	w1, w27, #0x4
  41529c:	bl	401cc0 <printf@plt>
  4152a0:	mov	w0, #0x0                   	// #0
  4152a4:	add	w27, w27, #0x1
  4152a8:	cmp	w27, #0xc
  4152ac:	b.ne	415274 <ferror@plt+0x13534>  // b.any
  4152b0:	mov	w0, #0x7d                  	// #125
  4152b4:	bl	401cf0 <putchar@plt>
  4152b8:	b	415168 <ferror@plt+0x13428>
  4152bc:	cbnz	w19, 415210 <ferror@plt+0x134d0>
  4152c0:	adrp	x1, 444000 <warn@@Base+0xaa24>
  4152c4:	mov	w2, #0x5                   	// #5
  4152c8:	add	x1, x1, #0xd36
  4152cc:	b	4158c0 <ferror@plt+0x13b80>
  4152d0:	adrp	x1, 444000 <warn@@Base+0xaa24>
  4152d4:	add	x1, x1, #0xd4a
  4152d8:	mov	w2, #0x5                   	// #5
  4152dc:	mov	x0, #0x0                   	// #0
  4152e0:	bl	401c70 <dcgettext@plt>
  4152e4:	bl	401cc0 <printf@plt>
  4152e8:	b	415168 <ferror@plt+0x13428>
  4152ec:	cmp	w1, #0x90
  4152f0:	b.ne	415320 <ferror@plt+0x135e0>  // b.any
  4152f4:	and	w0, w27, #0xfffffffd
  4152f8:	cmp	w0, #0x9d
  4152fc:	b.ne	415310 <ferror@plt+0x135d0>  // b.any
  415300:	adrp	x1, 444000 <warn@@Base+0xaa24>
  415304:	mov	w2, #0x5                   	// #5
  415308:	add	x1, x1, #0xd5b
  41530c:	b	4152dc <ferror@plt+0x1359c>
  415310:	adrp	x0, 444000 <warn@@Base+0xaa24>
  415314:	and	w1, w27, #0xf
  415318:	add	x0, x0, #0xd6b
  41531c:	b	415164 <ferror@plt+0x13424>
  415320:	cmp	w1, #0xa0
  415324:	b.ne	4153ac <ferror@plt+0x1366c>  // b.any
  415328:	and	w0, w27, #0x7
  41532c:	adrp	x28, 442000 <warn@@Base+0x8a24>
  415330:	add	w0, w0, #0x4
  415334:	add	x28, x28, #0x6d0
  415338:	str	w0, [sp, #112]
  41533c:	adrp	x0, 444000 <warn@@Base+0xaa24>
  415340:	add	x0, x0, #0xd7a
  415344:	bl	401cc0 <printf@plt>
  415348:	adrp	x0, 444000 <warn@@Base+0xaa24>
  41534c:	mov	w1, #0x4                   	// #4
  415350:	add	x0, x0, #0xd76
  415354:	str	x0, [sp, #120]
  415358:	ldr	x0, [sp, #120]
  41535c:	str	w1, [sp, #136]
  415360:	bl	401cc0 <printf@plt>
  415364:	ldr	w1, [sp, #136]
  415368:	ldr	w0, [sp, #112]
  41536c:	add	w1, w1, #0x1
  415370:	str	w1, [sp, #136]
  415374:	cmp	w0, w1
  415378:	b.lt	41538c <ferror@plt+0x1364c>  // b.tstop
  41537c:	mov	x0, x28
  415380:	bl	401cc0 <printf@plt>
  415384:	ldr	w1, [sp, #136]
  415388:	b	415358 <ferror@plt+0x13618>
  41538c:	tbz	w27, #3, 4152b0 <ferror@plt+0x13570>
  415390:	adrp	x0, 442000 <warn@@Base+0x8a24>
  415394:	add	x0, x0, #0x6d0
  415398:	bl	401cc0 <printf@plt>
  41539c:	adrp	x0, 46e000 <warn@@Base+0x34a24>
  4153a0:	add	x0, x0, #0xd95
  4153a4:	bl	401cc0 <printf@plt>
  4153a8:	b	4152b0 <ferror@plt+0x13570>
  4153ac:	cmp	w27, #0xb0
  4153b0:	b.ne	4153c4 <ferror@plt+0x13684>  // b.any
  4153b4:	adrp	x1, 444000 <warn@@Base+0xaa24>
  4153b8:	mov	w2, #0x5                   	// #5
  4153bc:	add	x1, x1, #0xd85
  4153c0:	b	4152dc <ferror@plt+0x1359c>
  4153c4:	cmp	w27, #0xb1
  4153c8:	b.ne	4154bc <ferror@plt+0x1377c>  // b.any
  4153cc:	cbz	w0, 415444 <ferror@plt+0x13704>
  4153d0:	add	x20, x20, #0x4
  4153d4:	add	x6, sp, #0xc0
  4153d8:	add	x5, sp, #0x90
  4153dc:	mov	x4, x20
  4153e0:	mov	x3, x25
  4153e4:	mov	x2, x26
  4153e8:	mov	x1, x23
  4153ec:	mov	x0, x22
  4153f0:	mov	x7, #0x0                   	// #0
  4153f4:	bl	413590 <ferror@plt+0x11850>
  4153f8:	cbz	w0, 414e4c <ferror@plt+0x1310c>
  4153fc:	sub	w21, w21, #0x1
  415400:	mov	w19, #0x4                   	// #4
  415404:	ldr	w0, [sp, #144]
  415408:	sub	w19, w19, #0x1
  41540c:	lsr	w28, w0, #24
  415410:	lsl	w0, w0, #8
  415414:	mov	w1, w28
  415418:	str	w0, [sp, #144]
  41541c:	adrp	x0, 444000 <warn@@Base+0xaa24>
  415420:	add	x0, x0, #0xd06
  415424:	bl	401cc0 <printf@plt>
  415428:	cbz	w28, 415434 <ferror@plt+0x136f4>
  41542c:	tst	w28, #0xf0
  415430:	b.eq	41544c <ferror@plt+0x1370c>  // b.none
  415434:	adrp	x1, 444000 <warn@@Base+0xaa24>
  415438:	mov	w2, #0x5                   	// #5
  41543c:	add	x1, x1, #0xd91
  415440:	b	4152dc <ferror@plt+0x1359c>
  415444:	cbnz	w19, 415404 <ferror@plt+0x136c4>
  415448:	b	4152c0 <ferror@plt+0x13580>
  41544c:	and	w0, w28, #0xf
  415450:	adrp	x28, 442000 <warn@@Base+0x8a24>
  415454:	add	x28, x28, #0x6d0
  415458:	str	w0, [sp, #112]
  41545c:	adrp	x0, 444000 <warn@@Base+0xaa24>
  415460:	add	x0, x0, #0xd7f
  415464:	bl	401cc0 <printf@plt>
  415468:	mov	w27, #0x0                   	// #0
  41546c:	adrp	x2, 444000 <warn@@Base+0xaa24>
  415470:	mov	w0, #0x1                   	// #1
  415474:	add	x1, x2, #0xd76
  415478:	str	x1, [sp, #120]
  41547c:	mov	w1, #0x1                   	// #1
  415480:	lsl	w2, w1, w27
  415484:	ldr	w1, [sp, #112]
  415488:	tst	w2, w1
  41548c:	b.eq	4154ac <ferror@plt+0x1376c>  // b.none
  415490:	cbnz	w0, 41549c <ferror@plt+0x1375c>
  415494:	mov	x0, x28
  415498:	bl	401cc0 <printf@plt>
  41549c:	ldr	x0, [sp, #120]
  4154a0:	mov	w1, w27
  4154a4:	bl	401cc0 <printf@plt>
  4154a8:	mov	w0, #0x0                   	// #0
  4154ac:	add	w27, w27, #0x1
  4154b0:	cmp	w27, #0xc
  4154b4:	b.ne	41547c <ferror@plt+0x1373c>  // b.any
  4154b8:	b	4152b0 <ferror@plt+0x13570>
  4154bc:	cmp	w27, #0xb2
  4154c0:	b.ne	4155ec <ferror@plt+0x138ac>  // b.any
  4154c4:	add	x27, sp, #0xb0
  4154c8:	adrp	x0, 444000 <warn@@Base+0xaa24>
  4154cc:	mov	w28, #0x0                   	// #0
  4154d0:	add	x0, x0, #0xd06
  4154d4:	str	x0, [sp, #112]
  4154d8:	cmp	w19, #0x0
  4154dc:	ccmp	w21, #0x0, #0x4, eq  // eq = none
  4154e0:	b.eq	4155a4 <ferror@plt+0x13864>  // b.none
  4154e4:	add	x20, x20, #0x4
  4154e8:	add	x6, sp, #0xc0
  4154ec:	add	x5, sp, #0x90
  4154f0:	mov	x4, x20
  4154f4:	mov	x3, x25
  4154f8:	mov	x2, x26
  4154fc:	mov	x1, x23
  415500:	mov	x0, x22
  415504:	mov	x7, #0x0                   	// #0
  415508:	bl	413590 <ferror@plt+0x11850>
  41550c:	cbz	w0, 414e4c <ferror@plt+0x1310c>
  415510:	sub	w21, w21, #0x1
  415514:	mov	w19, #0x4                   	// #4
  415518:	ldr	w0, [sp, #144]
  41551c:	sub	w19, w19, #0x1
  415520:	lsr	w1, w0, #24
  415524:	lsl	w0, w0, #8
  415528:	str	w0, [sp, #144]
  41552c:	ldr	x0, [sp, #112]
  415530:	strb	w1, [x27]
  415534:	bl	401cc0 <printf@plt>
  415538:	ldrsb	w0, [x27]
  41553c:	add	w5, w28, #0x1
  415540:	tbnz	w0, #31, 4155ac <ferror@plt+0x1386c>
  415544:	mov	w1, w28
  415548:	add	x0, sp, #0xb0
  41554c:	add	x1, x1, #0x1
  415550:	add	x3, sp, #0x94
  415554:	add	x1, x0, x1
  415558:	mov	x4, #0x0                   	// #0
  41555c:	mov	w2, #0x0                   	// #0
  415560:	str	w5, [sp, #112]
  415564:	bl	4275f0 <ferror@plt+0x258b0>
  415568:	ldr	w5, [sp, #112]
  41556c:	ldr	w1, [sp, #148]
  415570:	cmp	w1, w5
  415574:	b.eq	4155d4 <ferror@plt+0x13894>  // b.none
  415578:	adrp	x3, 465000 <warn@@Base+0x2ba24>
  41557c:	add	x3, x3, #0x538
  415580:	add	x3, x3, #0xdac
  415584:	mov	w2, #0x225b                	// #8795
  415588:	adrp	x1, 440000 <warn@@Base+0x6a24>
  41558c:	adrp	x0, 444000 <warn@@Base+0xaa24>
  415590:	add	x1, x1, #0x42b
  415594:	add	x0, x0, #0xd99
  415598:	bl	401cd0 <__assert_fail@plt>
  41559c:	mov	w28, w5
  4155a0:	b	4154d8 <ferror@plt+0x13798>
  4155a4:	cbnz	w19, 415518 <ferror@plt+0x137d8>
  4155a8:	b	4152c0 <ferror@plt+0x13580>
  4155ac:	add	x27, x27, #0x1
  4155b0:	cmp	w5, #0x9
  4155b4:	b.ne	41559c <ferror@plt+0x1385c>  // b.any
  4155b8:	adrp	x1, 444000 <warn@@Base+0xaa24>
  4155bc:	add	x1, x1, #0xfbb
  4155c0:	mov	w2, #0x5                   	// #5
  4155c4:	mov	x0, #0x0                   	// #0
  4155c8:	bl	401c70 <dcgettext@plt>
  4155cc:	bl	4390e8 <error@@Base>
  4155d0:	b	415894 <ferror@plt+0x13b54>
  4155d4:	add	x0, x0, #0x81
  4155d8:	lsl	x1, x0, #2
  4155dc:	adrp	x0, 444000 <warn@@Base+0xaa24>
  4155e0:	add	x0, x0, #0xda6
  4155e4:	bl	401cc0 <printf@plt>
  4155e8:	b	415168 <ferror@plt+0x13428>
  4155ec:	sub	w1, w27, #0xc8
  4155f0:	cmp	w27, #0xb3
  4155f4:	ccmp	w1, #0x1, #0x0, ne  // ne = any
  4155f8:	b.hi	4156a8 <ferror@plt+0x13968>  // b.pmore
  4155fc:	cbz	w0, 4156a0 <ferror@plt+0x13960>
  415600:	add	x20, x20, #0x4
  415604:	add	x6, sp, #0xc0
  415608:	add	x5, sp, #0x90
  41560c:	mov	x4, x20
  415610:	mov	x3, x25
  415614:	mov	x2, x26
  415618:	mov	x1, x23
  41561c:	mov	x0, x22
  415620:	mov	x7, #0x0                   	// #0
  415624:	bl	413590 <ferror@plt+0x11850>
  415628:	cbz	w0, 414e4c <ferror@plt+0x1310c>
  41562c:	sub	w21, w21, #0x1
  415630:	mov	w19, #0x4                   	// #4
  415634:	ldr	w28, [sp, #144]
  415638:	sub	w19, w19, #0x1
  41563c:	lsl	w0, w28, #8
  415640:	lsr	w1, w28, #24
  415644:	str	w1, [sp, #112]
  415648:	lsr	w28, w28, #28
  41564c:	str	w0, [sp, #144]
  415650:	adrp	x0, 444000 <warn@@Base+0xaa24>
  415654:	add	x0, x0, #0xd06
  415658:	bl	401cc0 <printf@plt>
  41565c:	ldr	w1, [sp, #112]
  415660:	cmp	w27, #0xc8
  415664:	and	w2, w1, #0xf
  415668:	b.ne	415670 <ferror@plt+0x13930>  // b.any
  41566c:	add	w28, w28, #0x10
  415670:	mov	w1, w28
  415674:	adrp	x0, 444000 <warn@@Base+0xaa24>
  415678:	add	x0, x0, #0xdb6
  41567c:	str	w2, [sp, #112]
  415680:	bl	401cc0 <printf@plt>
  415684:	ldr	w2, [sp, #112]
  415688:	cbz	w2, 4152b0 <ferror@plt+0x13570>
  41568c:	add	w1, w2, w28
  415690:	adrp	x0, 444000 <warn@@Base+0xaa24>
  415694:	add	x0, x0, #0xdbf
  415698:	bl	401cc0 <printf@plt>
  41569c:	b	4152b0 <ferror@plt+0x13570>
  4156a0:	cbnz	w19, 415634 <ferror@plt+0x138f4>
  4156a4:	b	4152c0 <ferror@plt+0x13580>
  4156a8:	and	w1, w27, #0xf8
  4156ac:	mov	w2, #0xd0                  	// #208
  4156b0:	cmp	w1, #0xb8
  4156b4:	ccmp	w1, w2, #0x4, ne  // ne = any
  4156b8:	b.ne	4156d8 <ferror@plt+0x13998>  // b.any
  4156bc:	and	w27, w27, #0x7
  4156c0:	adrp	x0, 444000 <warn@@Base+0xaa24>
  4156c4:	add	x0, x0, #0xdc4
  4156c8:	bl	401cc0 <printf@plt>
  4156cc:	cbz	w27, 4152b0 <ferror@plt+0x13570>
  4156d0:	add	w1, w27, #0x8
  4156d4:	b	415690 <ferror@plt+0x13950>
  4156d8:	sub	w1, w27, #0xc0
  4156dc:	cmp	w1, #0x5
  4156e0:	b.hi	415708 <ferror@plt+0x139c8>  // b.pmore
  4156e4:	and	w27, w27, #0x7
  4156e8:	adrp	x0, 444000 <warn@@Base+0xaa24>
  4156ec:	add	x0, x0, #0xdcc
  4156f0:	bl	401cc0 <printf@plt>
  4156f4:	cbz	w27, 4152b0 <ferror@plt+0x13570>
  4156f8:	add	w1, w27, #0xa
  4156fc:	adrp	x0, 444000 <warn@@Base+0xaa24>
  415700:	add	x0, x0, #0xddb
  415704:	b	415698 <ferror@plt+0x13958>
  415708:	cmp	w27, #0xc6
  41570c:	b.ne	415798 <ferror@plt+0x13a58>  // b.any
  415710:	cbz	w0, 415790 <ferror@plt+0x13a50>
  415714:	add	x20, x20, #0x4
  415718:	add	x6, sp, #0xc0
  41571c:	add	x5, sp, #0x90
  415720:	mov	x4, x20
  415724:	mov	x3, x25
  415728:	mov	x2, x26
  41572c:	mov	x1, x23
  415730:	mov	x0, x22
  415734:	mov	x7, #0x0                   	// #0
  415738:	bl	413590 <ferror@plt+0x11850>
  41573c:	cbz	w0, 414e4c <ferror@plt+0x1310c>
  415740:	sub	w21, w21, #0x1
  415744:	mov	w19, #0x4                   	// #4
  415748:	ldr	w28, [sp, #144]
  41574c:	sub	w19, w19, #0x1
  415750:	lsr	w27, w28, #24
  415754:	lsl	w0, w28, #8
  415758:	mov	w1, w27
  41575c:	lsr	w28, w28, #28
  415760:	str	w0, [sp, #144]
  415764:	adrp	x0, 444000 <warn@@Base+0xaa24>
  415768:	add	x0, x0, #0xd06
  41576c:	bl	401cc0 <printf@plt>
  415770:	and	w27, w27, #0xf
  415774:	adrp	x0, 444000 <warn@@Base+0xaa24>
  415778:	mov	w1, w28
  41577c:	add	x0, x0, #0xde1
  415780:	bl	401cc0 <printf@plt>
  415784:	cbz	w27, 4152b0 <ferror@plt+0x13570>
  415788:	add	w1, w28, w27
  41578c:	b	4156fc <ferror@plt+0x139bc>
  415790:	cbnz	w19, 415748 <ferror@plt+0x13a08>
  415794:	b	4152c0 <ferror@plt+0x13580>
  415798:	cmp	w27, #0xc7
  41579c:	b.ne	41587c <ferror@plt+0x13b3c>  // b.any
  4157a0:	cbz	w0, 415874 <ferror@plt+0x13b34>
  4157a4:	add	x20, x20, #0x4
  4157a8:	add	x6, sp, #0xc0
  4157ac:	add	x5, sp, #0x90
  4157b0:	mov	x4, x20
  4157b4:	mov	x3, x25
  4157b8:	mov	x2, x26
  4157bc:	mov	x1, x23
  4157c0:	mov	x0, x22
  4157c4:	mov	x7, #0x0                   	// #0
  4157c8:	bl	413590 <ferror@plt+0x11850>
  4157cc:	cbz	w0, 414e4c <ferror@plt+0x1310c>
  4157d0:	sub	w21, w21, #0x1
  4157d4:	mov	w19, #0x4                   	// #4
  4157d8:	ldr	w0, [sp, #144]
  4157dc:	sub	w19, w19, #0x1
  4157e0:	lsr	w28, w0, #24
  4157e4:	lsl	w0, w0, #8
  4157e8:	mov	w1, w28
  4157ec:	str	w0, [sp, #144]
  4157f0:	adrp	x0, 444000 <warn@@Base+0xaa24>
  4157f4:	add	x0, x0, #0xd06
  4157f8:	bl	401cc0 <printf@plt>
  4157fc:	cbz	w28, 415434 <ferror@plt+0x136f4>
  415800:	tst	w28, #0xf0
  415804:	b.ne	415434 <ferror@plt+0x136f4>  // b.any
  415808:	and	w0, w28, #0xf
  41580c:	adrp	x28, 442000 <warn@@Base+0x8a24>
  415810:	mov	w27, w0
  415814:	add	x28, x28, #0x6d0
  415818:	adrp	x0, 444000 <warn@@Base+0xaa24>
  41581c:	add	x0, x0, #0xd7f
  415820:	bl	401cc0 <printf@plt>
  415824:	mov	w0, #0x1                   	// #1
  415828:	mov	w1, #0x0                   	// #0
  41582c:	mov	w2, #0x1                   	// #1
  415830:	lsl	w2, w2, w1
  415834:	tst	w2, w27
  415838:	b.eq	415864 <ferror@plt+0x13b24>  // b.none
  41583c:	cbnz	w0, 415850 <ferror@plt+0x13b10>
  415840:	mov	x0, x28
  415844:	str	w1, [sp, #112]
  415848:	bl	401cc0 <printf@plt>
  41584c:	ldr	w1, [sp, #112]
  415850:	ldr	x0, [sp, #128]
  415854:	str	w1, [sp, #112]
  415858:	bl	401cc0 <printf@plt>
  41585c:	ldr	w1, [sp, #112]
  415860:	mov	w0, #0x0                   	// #0
  415864:	add	w1, w1, #0x1
  415868:	cmp	w1, #0x4
  41586c:	b.ne	41582c <ferror@plt+0x13aec>  // b.any
  415870:	b	4152b0 <ferror@plt+0x13570>
  415874:	cbnz	w19, 4157d8 <ferror@plt+0x13a98>
  415878:	b	4152c0 <ferror@plt+0x13580>
  41587c:	adrp	x1, 444000 <warn@@Base+0xaa24>
  415880:	add	x1, x1, #0xdf2
  415884:	mov	w2, #0x5                   	// #5
  415888:	mov	x0, #0x0                   	// #0
  41588c:	bl	401c70 <dcgettext@plt>
  415890:	bl	401cc0 <printf@plt>
  415894:	str	wzr, [sp, #104]
  415898:	b	415168 <ferror@plt+0x13428>
  41589c:	adrp	x1, 444000 <warn@@Base+0xaa24>
  4158a0:	add	x1, x1, #0xe0c
  4158a4:	mov	w2, #0x5                   	// #5
  4158a8:	mov	x0, #0x0                   	// #0
  4158ac:	bl	401c70 <dcgettext@plt>
  4158b0:	bl	4395dc <warn@@Base>
  4158b4:	adrp	x1, 444000 <warn@@Base+0xaa24>
  4158b8:	add	x1, x1, #0xe39
  4158bc:	mov	w2, #0x5                   	// #5
  4158c0:	mov	x0, #0x0                   	// #0
  4158c4:	bl	401c70 <dcgettext@plt>
  4158c8:	bl	401cc0 <printf@plt>
  4158cc:	b	414e4c <ferror@plt+0x1310c>
  4158d0:	cmp	w27, #0x2
  4158d4:	b.gt	415ddc <ferror@plt+0x1409c>
  4158d8:	ldr	w0, [sp, #140]
  4158dc:	str	w0, [sp, #144]
  4158e0:	adrp	x0, 459000 <warn@@Base+0x1fa24>
  4158e4:	add	x0, x0, #0xa38
  4158e8:	add	x0, x0, #0x318
  4158ec:	str	x0, [sp, #104]
  4158f0:	cmp	w19, #0x0
  4158f4:	ccmp	w21, #0x0, #0x4, eq  // eq = none
  4158f8:	b.eq	41597c <ferror@plt+0x13c3c>  // b.none
  4158fc:	add	x20, x20, #0x4
  415900:	add	x6, sp, #0xb0
  415904:	add	x5, sp, #0x90
  415908:	mov	x4, x20
  41590c:	mov	x3, x25
  415910:	mov	x2, x26
  415914:	mov	x1, x23
  415918:	mov	x0, x22
  41591c:	mov	x7, #0x0                   	// #0
  415920:	bl	413590 <ferror@plt+0x11850>
  415924:	cbz	w0, 414e4c <ferror@plt+0x1310c>
  415928:	sub	w21, w21, #0x1
  41592c:	mov	w19, #0x4                   	// #4
  415930:	ldr	w0, [sp, #144]
  415934:	sub	w19, w19, #0x1
  415938:	lsr	w28, w0, #24
  41593c:	lsl	w0, w0, #8
  415940:	mov	w1, w28
  415944:	str	w0, [sp, #144]
  415948:	adrp	x0, 444000 <warn@@Base+0xaa24>
  41594c:	add	x0, x0, #0xd04
  415950:	bl	401cc0 <printf@plt>
  415954:	ands	w0, w28, #0xc0
  415958:	b.ne	415984 <ferror@plt+0x13c44>  // b.any
  41595c:	ubfiz	w1, w28, #3, #6
  415960:	adrp	x0, 444000 <warn@@Base+0xaa24>
  415964:	add	w1, w1, #0x8
  415968:	add	x0, x0, #0xe47
  41596c:	bl	401cc0 <printf@plt>
  415970:	mov	w0, #0xa                   	// #10
  415974:	bl	401cf0 <putchar@plt>
  415978:	b	4158f0 <ferror@plt+0x13bb0>
  41597c:	cbnz	w19, 415930 <ferror@plt+0x13bf0>
  415980:	b	415180 <ferror@plt+0x13440>
  415984:	cmp	w0, #0x80
  415988:	b.ne	415a54 <ferror@plt+0x13d14>  // b.any
  41598c:	cmp	w21, #0x0
  415990:	ccmp	w19, #0x0, #0x0, ne  // ne = any
  415994:	b.ne	415a14 <ferror@plt+0x13cd4>  // b.any
  415998:	add	x20, x20, #0x4
  41599c:	add	x6, sp, #0xb0
  4159a0:	add	x5, sp, #0x90
  4159a4:	mov	x4, x20
  4159a8:	mov	x3, x25
  4159ac:	mov	x2, x26
  4159b0:	mov	x1, x23
  4159b4:	mov	x0, x22
  4159b8:	mov	x7, #0x0                   	// #0
  4159bc:	bl	413590 <ferror@plt+0x11850>
  4159c0:	cbz	w0, 414e4c <ferror@plt+0x1310c>
  4159c4:	sub	w21, w21, #0x1
  4159c8:	mov	w19, #0x4                   	// #4
  4159cc:	ldr	w0, [sp, #144]
  4159d0:	sub	w19, w19, #0x1
  4159d4:	lsr	w27, w0, #24
  4159d8:	lsl	w0, w0, #8
  4159dc:	mov	w1, w27
  4159e0:	str	w0, [sp, #144]
  4159e4:	adrp	x0, 444000 <warn@@Base+0xaa24>
  4159e8:	add	x0, x0, #0xd06
  4159ec:	bl	401cc0 <printf@plt>
  4159f0:	cmp	w28, #0x80
  4159f4:	ccmp	w27, #0x0, #0x0, eq  // eq = none
  4159f8:	b.ne	415a1c <ferror@plt+0x13cdc>  // b.any
  4159fc:	adrp	x1, 444000 <warn@@Base+0xaa24>
  415a00:	add	x1, x1, #0xd4a
  415a04:	mov	w2, #0x5                   	// #5
  415a08:	mov	x0, #0x0                   	// #0
  415a0c:	bl	401c70 <dcgettext@plt>
  415a10:	b	415c44 <ferror@plt+0x13f04>
  415a14:	cbnz	w19, 4159cc <ferror@plt+0x13c8c>
  415a18:	b	4152c0 <ferror@plt+0x13580>
  415a1c:	ubfiz	w1, w28, #8, #5
  415a20:	orr	w27, w1, w27
  415a24:	tbz	w28, #5, 415a48 <ferror@plt+0x13d08>
  415a28:	adrp	x0, 444000 <warn@@Base+0xaa24>
  415a2c:	add	x0, x0, #0xe59
  415a30:	bl	401cc0 <printf@plt>
  415a34:	mov	w0, w27
  415a38:	bl	407308 <ferror@plt+0x55c8>
  415a3c:	mov	w0, #0x7d                  	// #125
  415a40:	bl	401cf0 <putchar@plt>
  415a44:	b	415970 <ferror@plt+0x13c30>
  415a48:	adrp	x0, 444000 <warn@@Base+0xaa24>
  415a4c:	add	x0, x0, #0xd7f
  415a50:	b	415a30 <ferror@plt+0x13cf0>
  415a54:	and	w0, w28, #0xf0
  415a58:	cmp	w0, #0xc0
  415a5c:	b.ne	415c34 <ferror@plt+0x13ef4>  // b.any
  415a60:	adrp	x0, 444000 <warn@@Base+0xaa24>
  415a64:	mov	w9, #0x0                   	// #0
  415a68:	add	x0, x0, #0xd06
  415a6c:	mov	w27, #0x0                   	// #0
  415a70:	str	x0, [sp, #112]
  415a74:	b	415b28 <ferror@plt+0x13de8>
  415a78:	cbz	w0, 415b84 <ferror@plt+0x13e44>
  415a7c:	add	x20, x20, #0x4
  415a80:	add	x6, sp, #0xb0
  415a84:	add	x5, sp, #0x90
  415a88:	mov	x4, x20
  415a8c:	mov	x3, x25
  415a90:	mov	x2, x26
  415a94:	mov	x1, x23
  415a98:	mov	x0, x22
  415a9c:	mov	x7, #0x0                   	// #0
  415aa0:	str	w9, [sp, #120]
  415aa4:	bl	413590 <ferror@plt+0x11850>
  415aa8:	cbz	w0, 414e4c <ferror@plt+0x1310c>
  415aac:	ldr	w9, [sp, #120]
  415ab0:	sub	w21, w21, #0x1
  415ab4:	mov	w19, #0x4                   	// #4
  415ab8:	ldr	w2, [sp, #144]
  415abc:	sub	w19, w19, #0x1
  415ac0:	str	w2, [sp, #128]
  415ac4:	str	w9, [sp, #136]
  415ac8:	lsl	w0, w2, #8
  415acc:	str	w0, [sp, #144]
  415ad0:	ldr	x0, [sp, #112]
  415ad4:	lsr	w1, w2, #24
  415ad8:	str	w1, [sp, #120]
  415adc:	bl	401cc0 <printf@plt>
  415ae0:	ldr	w2, [sp, #128]
  415ae4:	ldr	w1, [sp, #120]
  415ae8:	ldr	w9, [sp, #136]
  415aec:	lsr	w2, w2, #28
  415af0:	cmp	w2, #0xf
  415af4:	b.ne	415b8c <ferror@plt+0x13e4c>  // b.any
  415af8:	and	w1, w1, #0xf
  415afc:	cmp	w1, #0xf
  415b00:	b.eq	415b24 <ferror@plt+0x13de4>  // b.none
  415b04:	ubfiz	x2, x27, #3, #32
  415b08:	add	x3, sp, #0xc0
  415b0c:	lsl	w0, w9, #1
  415b10:	add	w27, w27, #0x1
  415b14:	add	w0, w0, #0x1
  415b18:	str	w0, [x3, x2]
  415b1c:	add	x0, sp, #0xc4
  415b20:	str	w1, [x0, x2]
  415b24:	add	w9, w9, #0x1
  415b28:	cmp	w21, #0x0
  415b2c:	and	w1, w28, #0xf
  415b30:	cset	w0, ne  // ne = any
  415b34:	cmp	w19, #0x0
  415b38:	csel	w0, w0, wzr, eq  // eq = none
  415b3c:	cmp	w27, w1
  415b40:	b.cc	415a78 <ferror@plt+0x13d38>  // b.lo, b.ul, b.last
  415b44:	adrp	x1, 444000 <warn@@Base+0xaa24>
  415b48:	add	x1, x1, #0xe67
  415b4c:	mov	w2, #0x5                   	// #5
  415b50:	mov	x0, #0x0                   	// #0
  415b54:	str	w9, [sp, #112]
  415b58:	bl	401c70 <dcgettext@plt>
  415b5c:	bl	401cc0 <printf@plt>
  415b60:	ldr	w9, [sp, #112]
  415b64:	cbnz	w27, 415bac <ferror@plt+0x13e6c>
  415b68:	adrp	x1, 444000 <warn@@Base+0xaa24>
  415b6c:	add	x1, x1, #0xe73
  415b70:	mov	w2, #0x5                   	// #5
  415b74:	mov	x0, #0x0                   	// #0
  415b78:	bl	401c70 <dcgettext@plt>
  415b7c:	bl	401cc0 <printf@plt>
  415b80:	b	415a3c <ferror@plt+0x13cfc>
  415b84:	cbnz	w19, 415ab8 <ferror@plt+0x13d78>
  415b88:	b	4152c0 <ferror@plt+0x13580>
  415b8c:	ubfiz	x0, x27, #3, #32
  415b90:	add	x4, sp, #0xc0
  415b94:	lsl	w3, w9, #1
  415b98:	add	w27, w27, #0x1
  415b9c:	str	w3, [x4, x0]
  415ba0:	add	x3, sp, #0xc4
  415ba4:	str	w2, [x3, x0]
  415ba8:	b	415af8 <ferror@plt+0x13db8>
  415bac:	sub	w27, w27, #0x1
  415bb0:	lsl	w28, w9, #1
  415bb4:	cbz	w28, 415a3c <ferror@plt+0x13cfc>
  415bb8:	sub	w0, w28, #0x1
  415bbc:	add	x1, sp, #0xc0
  415bc0:	str	w0, [sp, #112]
  415bc4:	ubfiz	x0, x27, #3, #32
  415bc8:	sub	w2, w28, #0x1
  415bcc:	ldr	w1, [x1, x0]
  415bd0:	cmp	w1, w2
  415bd4:	b.ne	415c1c <ferror@plt+0x13edc>  // b.any
  415bd8:	add	x1, sp, #0xc4
  415bdc:	cmp	w27, #0x0
  415be0:	ldr	w0, [x1, x0]
  415be4:	ldr	x1, [sp, #104]
  415be8:	ldr	x0, [x1, x0, lsl #3]
  415bec:	cset	w1, ne  // ne = any
  415bf0:	sub	w27, w27, w1
  415bf4:	adrp	x1, 48b000 <warn@@Base+0x51a24>
  415bf8:	ldr	x1, [x1, #1040]
  415bfc:	bl	401910 <fputs@plt>
  415c00:	cmp	w28, #0x1
  415c04:	b.eq	415c14 <ferror@plt+0x13ed4>  // b.none
  415c08:	adrp	x0, 442000 <warn@@Base+0x8a24>
  415c0c:	add	x0, x0, #0x6d0
  415c10:	bl	401cc0 <printf@plt>
  415c14:	ldr	w28, [sp, #112]
  415c18:	b	415bb4 <ferror@plt+0x13e74>
  415c1c:	mov	w2, #0x5                   	// #5
  415c20:	adrp	x1, 444000 <warn@@Base+0xaa24>
  415c24:	mov	x0, #0x0                   	// #0
  415c28:	add	x1, x1, #0xe96
  415c2c:	bl	401c70 <dcgettext@plt>
  415c30:	b	415bf4 <ferror@plt+0x13eb4>
  415c34:	cmp	w28, #0xd0
  415c38:	b.ne	415c4c <ferror@plt+0x13f0c>  // b.any
  415c3c:	adrp	x0, 444000 <warn@@Base+0xaa24>
  415c40:	add	x0, x0, #0xe9c
  415c44:	bl	401cc0 <printf@plt>
  415c48:	b	415970 <ferror@plt+0x13c30>
  415c4c:	cmp	w28, #0xd1
  415c50:	b.ne	415c60 <ferror@plt+0x13f20>  // b.any
  415c54:	adrp	x0, 444000 <warn@@Base+0xaa24>
  415c58:	add	x0, x0, #0xeac
  415c5c:	b	415c44 <ferror@plt+0x13f04>
  415c60:	cmp	w28, #0xd2
  415c64:	b.ne	415d98 <ferror@plt+0x14058>  // b.any
  415c68:	adrp	x28, 444000 <warn@@Base+0xaa24>
  415c6c:	add	x9, sp, #0xc0
  415c70:	add	x28, x28, #0xd06
  415c74:	mov	w27, #0x0                   	// #0
  415c78:	cmp	w19, #0x0
  415c7c:	ccmp	w21, #0x0, #0x4, eq  // eq = none
  415c80:	b.eq	415d44 <ferror@plt+0x14004>  // b.none
  415c84:	add	x20, x20, #0x4
  415c88:	add	x6, sp, #0xb0
  415c8c:	add	x5, sp, #0x90
  415c90:	mov	x4, x20
  415c94:	mov	x3, x25
  415c98:	mov	x2, x26
  415c9c:	mov	x1, x23
  415ca0:	mov	x0, x22
  415ca4:	mov	x7, #0x0                   	// #0
  415ca8:	str	x9, [sp, #112]
  415cac:	bl	413590 <ferror@plt+0x11850>
  415cb0:	cbz	w0, 414e4c <ferror@plt+0x1310c>
  415cb4:	ldr	x9, [sp, #112]
  415cb8:	sub	w21, w21, #0x1
  415cbc:	mov	w19, #0x4                   	// #4
  415cc0:	ldr	w0, [sp, #144]
  415cc4:	sub	w19, w19, #0x1
  415cc8:	str	x9, [sp, #112]
  415ccc:	lsr	w1, w0, #24
  415cd0:	strb	w1, [x9]
  415cd4:	lsl	w0, w0, #8
  415cd8:	str	w0, [sp, #144]
  415cdc:	mov	x0, x28
  415ce0:	bl	401cc0 <printf@plt>
  415ce4:	ldr	x9, [sp, #112]
  415ce8:	add	w5, w27, #0x1
  415cec:	ldrsb	w0, [x9]
  415cf0:	tbnz	w0, #31, 415d4c <ferror@plt+0x1400c>
  415cf4:	mov	w1, w27
  415cf8:	add	x0, sp, #0xc0
  415cfc:	add	x1, x1, #0x1
  415d00:	add	x3, sp, #0x94
  415d04:	add	x1, x0, x1
  415d08:	mov	x4, #0x0                   	// #0
  415d0c:	mov	w2, #0x0                   	// #0
  415d10:	str	w5, [sp, #112]
  415d14:	bl	4275f0 <ferror@plt+0x258b0>
  415d18:	ldr	w5, [sp, #112]
  415d1c:	ldr	w1, [sp, #148]
  415d20:	cmp	w1, w5
  415d24:	b.eq	415d74 <ferror@plt+0x14034>  // b.none
  415d28:	adrp	x3, 465000 <warn@@Base+0x2ba24>
  415d2c:	add	x3, x3, #0x538
  415d30:	add	x3, x3, #0xdc7
  415d34:	mov	w2, #0x2336                	// #9014
  415d38:	b	415588 <ferror@plt+0x13848>
  415d3c:	mov	w27, w5
  415d40:	b	415c78 <ferror@plt+0x13f38>
  415d44:	cbnz	w19, 415cc0 <ferror@plt+0x13f80>
  415d48:	b	4152c0 <ferror@plt+0x13580>
  415d4c:	add	x9, x9, #0x1
  415d50:	cmp	w5, #0x9
  415d54:	b.ne	415d3c <ferror@plt+0x13ffc>  // b.any
  415d58:	adrp	x1, 444000 <warn@@Base+0xaa24>
  415d5c:	add	x1, x1, #0xfd1
  415d60:	mov	w2, #0x5                   	// #5
  415d64:	mov	x0, #0x0                   	// #0
  415d68:	bl	401c70 <dcgettext@plt>
  415d6c:	bl	4395dc <warn@@Base>
  415d70:	b	414e4c <ferror@plt+0x1310c>
  415d74:	add	x27, x0, #0x81
  415d78:	mov	w2, #0x5                   	// #5
  415d7c:	adrp	x1, 444000 <warn@@Base+0xaa24>
  415d80:	mov	x0, #0x0                   	// #0
  415d84:	add	x1, x1, #0xec2
  415d88:	bl	401c70 <dcgettext@plt>
  415d8c:	lsl	x1, x27, #3
  415d90:	bl	401cc0 <printf@plt>
  415d94:	b	415970 <ferror@plt+0x13c30>
  415d98:	cmp	w0, #0xe0
  415d9c:	b.ne	415dcc <ferror@plt+0x1408c>  // b.any
  415da0:	and	w8, w28, #0xf
  415da4:	cmp	w8, #0x7
  415da8:	b.ne	415db8 <ferror@plt+0x14078>  // b.any
  415dac:	adrp	x0, 444000 <warn@@Base+0xaa24>
  415db0:	add	x0, x0, #0xed0
  415db4:	b	415c44 <ferror@plt+0x13f04>
  415db8:	ldr	x0, [sp, #104]
  415dbc:	ldr	x1, [x0, x8, lsl #3]
  415dc0:	adrp	x0, 444000 <warn@@Base+0xaa24>
  415dc4:	add	x0, x0, #0xedc
  415dc8:	b	415d90 <ferror@plt+0x14050>
  415dcc:	adrp	x1, 444000 <warn@@Base+0xaa24>
  415dd0:	mov	w2, #0x5                   	// #5
  415dd4:	add	x1, x1, #0xdf2
  415dd8:	b	415a08 <ferror@plt+0x13cc8>
  415ddc:	cmp	w27, #0x4
  415de0:	b.gt	415ea4 <ferror@plt+0x14164>
  415de4:	ldr	w0, [sp, #140]
  415de8:	mov	w2, #0x5                   	// #5
  415dec:	ubfx	x0, x0, #17, #7
  415df0:	cmp	w0, #0x7f
  415df4:	b.ne	415e80 <ferror@plt+0x14140>  // b.any
  415df8:	adrp	x1, 444000 <warn@@Base+0xaa24>
  415dfc:	add	x1, x1, #0xeeb
  415e00:	mov	x0, #0x0                   	// #0
  415e04:	bl	401c70 <dcgettext@plt>
  415e08:	bl	401cc0 <printf@plt>
  415e0c:	adrp	x1, 444000 <warn@@Base+0xaa24>
  415e10:	add	x1, x1, #0xf25
  415e14:	mov	w2, #0x5                   	// #5
  415e18:	mov	x0, #0x0                   	// #0
  415e1c:	bl	401c70 <dcgettext@plt>
  415e20:	bl	401cc0 <printf@plt>
  415e24:	cmp	w27, #0x4
  415e28:	b.ne	415e38 <ferror@plt+0x140f8>  // b.any
  415e2c:	adrp	x0, 444000 <warn@@Base+0xaa24>
  415e30:	add	x0, x0, #0xf3c
  415e34:	bl	401cc0 <printf@plt>
  415e38:	ldr	w0, [sp, #140]
  415e3c:	ubfx	x0, x0, #4, #13
  415e40:	bl	407308 <ferror@plt+0x55c8>
  415e44:	mov	w0, #0xa                   	// #10
  415e48:	bl	401cf0 <putchar@plt>
  415e4c:	mov	w2, #0x5                   	// #5
  415e50:	adrp	x1, 444000 <warn@@Base+0xaa24>
  415e54:	mov	x0, #0x0                   	// #0
  415e58:	add	x1, x1, #0xf48
  415e5c:	bl	401c70 <dcgettext@plt>
  415e60:	ldr	w2, [sp, #140]
  415e64:	adrp	x1, 459000 <warn@@Base+0x1fa24>
  415e68:	add	x1, x1, #0xa38
  415e6c:	and	x2, x2, #0xf
  415e70:	add	x1, x1, #0x318
  415e74:	ldr	x1, [x1, x2, lsl #3]
  415e78:	bl	401cc0 <printf@plt>
  415e7c:	b	415180 <ferror@plt+0x13440>
  415e80:	adrp	x1, 444000 <warn@@Base+0xaa24>
  415e84:	mov	x0, #0x0                   	// #0
  415e88:	add	x1, x1, #0xf0f
  415e8c:	bl	401c70 <dcgettext@plt>
  415e90:	ldr	w1, [sp, #140]
  415e94:	lsr	w1, w1, #14
  415e98:	and	w1, w1, #0x1fc
  415e9c:	bl	401cc0 <printf@plt>
  415ea0:	b	415e0c <ferror@plt+0x140cc>
  415ea4:	mov	w2, #0x5                   	// #5
  415ea8:	adrp	x1, 444000 <warn@@Base+0xaa24>
  415eac:	mov	x0, #0x0                   	// #0
  415eb0:	add	x1, x1, #0xf5f
  415eb4:	bl	401c70 <dcgettext@plt>
  415eb8:	mov	w1, w27
  415ebc:	bl	401cc0 <printf@plt>
  415ec0:	b	415180 <ferror@plt+0x13440>
  415ec4:	mov	w24, #0x1                   	// #1
  415ec8:	b	415180 <ferror@plt+0x13440>
  415ecc:	cbz	w0, 415fb8 <ferror@plt+0x14278>
  415ed0:	stp	x29, x30, [sp, #-32]!
  415ed4:	mov	x29, sp
  415ed8:	str	x19, [sp, #16]
  415edc:	mov	w19, w0
  415ee0:	tbz	w19, #0, 415fb0 <ferror@plt+0x14270>
  415ee4:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  415ee8:	ldr	x1, [x0, #1040]
  415eec:	adrp	x0, 444000 <warn@@Base+0xaa24>
  415ef0:	add	x0, x0, #0xffe
  415ef4:	bl	401910 <fputs@plt>
  415ef8:	mov	w2, #0x0                   	// #0
  415efc:	tbz	w19, #1, 415f28 <ferror@plt+0x141e8>
  415f00:	cmp	w2, #0x0
  415f04:	adrp	x0, 444000 <warn@@Base+0xaa24>
  415f08:	adrp	x1, 444000 <warn@@Base+0xaa24>
  415f0c:	add	x0, x0, #0xffc
  415f10:	add	x1, x1, #0xa97
  415f14:	csel	x1, x1, x0, ne  // ne = any
  415f18:	adrp	x0, 445000 <warn@@Base+0xba24>
  415f1c:	add	x0, x0, #0x3
  415f20:	bl	401cc0 <printf@plt>
  415f24:	mov	w2, #0x0                   	// #0
  415f28:	tbz	w19, #2, 415f54 <ferror@plt+0x14214>
  415f2c:	cmp	w2, #0x0
  415f30:	adrp	x0, 444000 <warn@@Base+0xaa24>
  415f34:	adrp	x1, 444000 <warn@@Base+0xaa24>
  415f38:	add	x0, x0, #0xffc
  415f3c:	add	x1, x1, #0xa97
  415f40:	csel	x1, x1, x0, ne  // ne = any
  415f44:	adrp	x0, 445000 <warn@@Base+0xba24>
  415f48:	add	x0, x0, #0xa
  415f4c:	bl	401cc0 <printf@plt>
  415f50:	mov	w2, #0x0                   	// #0
  415f54:	tbz	w19, #3, 415f80 <ferror@plt+0x14240>
  415f58:	cmp	w2, #0x0
  415f5c:	adrp	x0, 444000 <warn@@Base+0xaa24>
  415f60:	adrp	x1, 444000 <warn@@Base+0xaa24>
  415f64:	add	x0, x0, #0xffc
  415f68:	add	x1, x1, #0xa97
  415f6c:	csel	x1, x1, x0, ne  // ne = any
  415f70:	adrp	x0, 445000 <warn@@Base+0xba24>
  415f74:	add	x0, x0, #0x11
  415f78:	bl	401cc0 <printf@plt>
  415f7c:	mov	w2, #0x0                   	// #0
  415f80:	tbz	w19, #4, 415fc8 <ferror@plt+0x14288>
  415f84:	ldr	x19, [sp, #16]
  415f88:	cmp	w2, #0x0
  415f8c:	ldp	x29, x30, [sp], #32
  415f90:	adrp	x0, 444000 <warn@@Base+0xaa24>
  415f94:	adrp	x1, 444000 <warn@@Base+0xaa24>
  415f98:	add	x0, x0, #0xffc
  415f9c:	add	x1, x1, #0xa97
  415fa0:	csel	x1, x1, x0, ne  // ne = any
  415fa4:	adrp	x0, 445000 <warn@@Base+0xba24>
  415fa8:	add	x0, x0, #0x18
  415fac:	b	401cc0 <printf@plt>
  415fb0:	mov	w2, #0x1                   	// #1
  415fb4:	b	415efc <ferror@plt+0x141bc>
  415fb8:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  415fbc:	ldr	x1, [x0, #1040]
  415fc0:	mov	w0, #0x30                  	// #48
  415fc4:	b	4019a0 <fputc@plt>
  415fc8:	ldr	x19, [sp, #16]
  415fcc:	ldp	x29, x30, [sp], #32
  415fd0:	ret
  415fd4:	stp	x29, x30, [sp, #-64]!
  415fd8:	mov	w3, w1
  415fdc:	cmp	w3, #0x4
  415fe0:	mov	x29, sp
  415fe4:	stp	x19, x20, [sp, #16]
  415fe8:	mov	x1, x2
  415fec:	mov	x20, x0
  415ff0:	str	x21, [sp, #32]
  415ff4:	b.ne	416314 <ferror@plt+0x145d4>  // b.any
  415ff8:	add	x4, sp, #0x3c
  415ffc:	add	x3, sp, #0x38
  416000:	mov	w2, #0x0                   	// #0
  416004:	bl	4275f0 <ferror@plt+0x258b0>
  416008:	mov	x19, x0
  41600c:	tst	x0, #0xffffffff00000000
  416010:	ldr	w0, [sp, #56]
  416014:	add	x20, x20, x0
  416018:	b.eq	416028 <ferror@plt+0x142e8>  // b.none
  41601c:	ldr	w0, [sp, #60]
  416020:	orr	w0, w0, #0x2
  416024:	str	w0, [sp, #60]
  416028:	ldr	w0, [sp, #60]
  41602c:	adrp	x21, 48b000 <warn@@Base+0x51a24>
  416030:	bl	407fcc <ferror@plt+0x628c>
  416034:	adrp	x0, 445000 <warn@@Base+0xba24>
  416038:	add	x0, x0, #0x20
  41603c:	bl	401cc0 <printf@plt>
  416040:	cbz	w19, 41653c <ferror@plt+0x147fc>
  416044:	tbz	w19, #0, 41630c <ferror@plt+0x145cc>
  416048:	ldr	x1, [x21, #1040]
  41604c:	adrp	x0, 445000 <warn@@Base+0xba24>
  416050:	add	x0, x0, #0x39
  416054:	bl	401910 <fputs@plt>
  416058:	mov	w2, #0x0                   	// #0
  41605c:	tbz	w19, #1, 416088 <ferror@plt+0x14348>
  416060:	cmp	w2, #0x0
  416064:	adrp	x0, 444000 <warn@@Base+0xaa24>
  416068:	adrp	x1, 444000 <warn@@Base+0xaa24>
  41606c:	add	x0, x0, #0xffc
  416070:	add	x1, x1, #0xa97
  416074:	csel	x1, x1, x0, ne  // ne = any
  416078:	adrp	x0, 445000 <warn@@Base+0xba24>
  41607c:	add	x0, x0, #0x3f
  416080:	bl	401cc0 <printf@plt>
  416084:	mov	w2, #0x0                   	// #0
  416088:	tbz	w19, #2, 4160b4 <ferror@plt+0x14374>
  41608c:	cmp	w2, #0x0
  416090:	adrp	x0, 444000 <warn@@Base+0xaa24>
  416094:	adrp	x1, 444000 <warn@@Base+0xaa24>
  416098:	add	x0, x0, #0xffc
  41609c:	add	x1, x1, #0xa97
  4160a0:	csel	x1, x1, x0, ne  // ne = any
  4160a4:	adrp	x0, 445000 <warn@@Base+0xba24>
  4160a8:	add	x0, x0, #0x47
  4160ac:	bl	401cc0 <printf@plt>
  4160b0:	mov	w2, #0x0                   	// #0
  4160b4:	tbz	w19, #3, 4160e0 <ferror@plt+0x143a0>
  4160b8:	cmp	w2, #0x0
  4160bc:	adrp	x0, 444000 <warn@@Base+0xaa24>
  4160c0:	adrp	x1, 444000 <warn@@Base+0xaa24>
  4160c4:	add	x0, x0, #0xffc
  4160c8:	add	x1, x1, #0xa97
  4160cc:	csel	x1, x1, x0, ne  // ne = any
  4160d0:	adrp	x0, 445000 <warn@@Base+0xba24>
  4160d4:	add	x0, x0, #0x50
  4160d8:	bl	401cc0 <printf@plt>
  4160dc:	mov	w2, #0x0                   	// #0
  4160e0:	tbz	w19, #4, 41610c <ferror@plt+0x143cc>
  4160e4:	cmp	w2, #0x0
  4160e8:	adrp	x0, 444000 <warn@@Base+0xaa24>
  4160ec:	adrp	x1, 444000 <warn@@Base+0xaa24>
  4160f0:	add	x0, x0, #0xffc
  4160f4:	add	x1, x1, #0xa97
  4160f8:	csel	x1, x1, x0, ne  // ne = any
  4160fc:	adrp	x0, 445000 <warn@@Base+0xba24>
  416100:	add	x0, x0, #0x59
  416104:	bl	401cc0 <printf@plt>
  416108:	mov	w2, #0x0                   	// #0
  41610c:	tbz	w19, #5, 416138 <ferror@plt+0x143f8>
  416110:	cmp	w2, #0x0
  416114:	adrp	x0, 444000 <warn@@Base+0xaa24>
  416118:	adrp	x1, 444000 <warn@@Base+0xaa24>
  41611c:	add	x0, x0, #0xffc
  416120:	add	x1, x1, #0xa97
  416124:	csel	x1, x1, x0, ne  // ne = any
  416128:	adrp	x0, 445000 <warn@@Base+0xba24>
  41612c:	add	x0, x0, #0x60
  416130:	bl	401cc0 <printf@plt>
  416134:	mov	w2, #0x0                   	// #0
  416138:	tbz	w19, #6, 416164 <ferror@plt+0x14424>
  41613c:	cmp	w2, #0x0
  416140:	adrp	x0, 444000 <warn@@Base+0xaa24>
  416144:	adrp	x1, 444000 <warn@@Base+0xaa24>
  416148:	add	x0, x0, #0xffc
  41614c:	add	x1, x1, #0xa97
  416150:	csel	x1, x1, x0, ne  // ne = any
  416154:	adrp	x0, 445000 <warn@@Base+0xba24>
  416158:	add	x0, x0, #0x66
  41615c:	bl	401cc0 <printf@plt>
  416160:	mov	w2, #0x0                   	// #0
  416164:	tbz	w19, #7, 416190 <ferror@plt+0x14450>
  416168:	cmp	w2, #0x0
  41616c:	adrp	x0, 444000 <warn@@Base+0xaa24>
  416170:	adrp	x1, 444000 <warn@@Base+0xaa24>
  416174:	add	x0, x0, #0xffc
  416178:	add	x1, x1, #0xa97
  41617c:	csel	x1, x1, x0, ne  // ne = any
  416180:	adrp	x0, 445000 <warn@@Base+0xba24>
  416184:	add	x0, x0, #0x6d
  416188:	bl	401cc0 <printf@plt>
  41618c:	mov	w2, #0x0                   	// #0
  416190:	tbz	w19, #8, 4161bc <ferror@plt+0x1447c>
  416194:	cmp	w2, #0x0
  416198:	adrp	x0, 444000 <warn@@Base+0xaa24>
  41619c:	adrp	x1, 444000 <warn@@Base+0xaa24>
  4161a0:	add	x0, x0, #0xffc
  4161a4:	add	x1, x1, #0xa97
  4161a8:	csel	x1, x1, x0, ne  // ne = any
  4161ac:	adrp	x0, 445000 <warn@@Base+0xba24>
  4161b0:	add	x0, x0, #0x7a
  4161b4:	bl	401cc0 <printf@plt>
  4161b8:	mov	w2, #0x0                   	// #0
  4161bc:	tbz	w19, #10, 4161e8 <ferror@plt+0x144a8>
  4161c0:	cmp	w2, #0x0
  4161c4:	adrp	x0, 444000 <warn@@Base+0xaa24>
  4161c8:	adrp	x1, 444000 <warn@@Base+0xaa24>
  4161cc:	add	x0, x0, #0xffc
  4161d0:	add	x1, x1, #0xa97
  4161d4:	csel	x1, x1, x0, ne  // ne = any
  4161d8:	adrp	x0, 445000 <warn@@Base+0xba24>
  4161dc:	add	x0, x0, #0x81
  4161e0:	bl	401cc0 <printf@plt>
  4161e4:	mov	w2, #0x0                   	// #0
  4161e8:	tbz	w19, #11, 416214 <ferror@plt+0x144d4>
  4161ec:	cmp	w2, #0x0
  4161f0:	adrp	x0, 444000 <warn@@Base+0xaa24>
  4161f4:	adrp	x1, 444000 <warn@@Base+0xaa24>
  4161f8:	add	x0, x0, #0xffc
  4161fc:	add	x1, x1, #0xa97
  416200:	csel	x1, x1, x0, ne  // ne = any
  416204:	adrp	x0, 445000 <warn@@Base+0xba24>
  416208:	add	x0, x0, #0x88
  41620c:	bl	401cc0 <printf@plt>
  416210:	mov	w2, #0x0                   	// #0
  416214:	tbz	w19, #12, 416240 <ferror@plt+0x14500>
  416218:	cmp	w2, #0x0
  41621c:	adrp	x0, 444000 <warn@@Base+0xaa24>
  416220:	adrp	x1, 444000 <warn@@Base+0xaa24>
  416224:	add	x0, x0, #0xffc
  416228:	add	x1, x1, #0xa97
  41622c:	csel	x1, x1, x0, ne  // ne = any
  416230:	adrp	x0, 445000 <warn@@Base+0xba24>
  416234:	add	x0, x0, #0x8e
  416238:	bl	401cc0 <printf@plt>
  41623c:	mov	w2, #0x0                   	// #0
  416240:	tbz	w19, #13, 41626c <ferror@plt+0x1452c>
  416244:	cmp	w2, #0x0
  416248:	adrp	x0, 444000 <warn@@Base+0xaa24>
  41624c:	adrp	x1, 444000 <warn@@Base+0xaa24>
  416250:	add	x0, x0, #0xffc
  416254:	add	x1, x1, #0xa97
  416258:	csel	x1, x1, x0, ne  // ne = any
  41625c:	adrp	x0, 445000 <warn@@Base+0xba24>
  416260:	add	x0, x0, #0x97
  416264:	bl	401cc0 <printf@plt>
  416268:	mov	w2, #0x0                   	// #0
  41626c:	tbz	w19, #14, 416298 <ferror@plt+0x14558>
  416270:	cmp	w2, #0x0
  416274:	adrp	x0, 444000 <warn@@Base+0xaa24>
  416278:	adrp	x1, 444000 <warn@@Base+0xaa24>
  41627c:	add	x0, x0, #0xffc
  416280:	add	x1, x1, #0xa97
  416284:	csel	x1, x1, x0, ne  // ne = any
  416288:	adrp	x0, 445000 <warn@@Base+0xba24>
  41628c:	add	x0, x0, #0x9f
  416290:	bl	401cc0 <printf@plt>
  416294:	mov	w2, #0x0                   	// #0
  416298:	tbz	w19, #15, 4162c4 <ferror@plt+0x14584>
  41629c:	cmp	w2, #0x0
  4162a0:	adrp	x0, 444000 <warn@@Base+0xaa24>
  4162a4:	adrp	x1, 444000 <warn@@Base+0xaa24>
  4162a8:	add	x0, x0, #0xffc
  4162ac:	add	x1, x1, #0xa97
  4162b0:	csel	x1, x1, x0, ne  // ne = any
  4162b4:	adrp	x0, 445000 <warn@@Base+0xba24>
  4162b8:	add	x0, x0, #0xa8
  4162bc:	bl	401cc0 <printf@plt>
  4162c0:	mov	w2, #0x0                   	// #0
  4162c4:	tbz	w19, #16, 4162ec <ferror@plt+0x145ac>
  4162c8:	cmp	w2, #0x0
  4162cc:	adrp	x0, 444000 <warn@@Base+0xaa24>
  4162d0:	adrp	x1, 444000 <warn@@Base+0xaa24>
  4162d4:	add	x0, x0, #0xffc
  4162d8:	add	x1, x1, #0xa97
  4162dc:	csel	x1, x1, x0, ne  // ne = any
  4162e0:	adrp	x0, 445000 <warn@@Base+0xba24>
  4162e4:	add	x0, x0, #0xae
  4162e8:	bl	401cc0 <printf@plt>
  4162ec:	ldr	x1, [x21, #1040]
  4162f0:	mov	w0, #0xa                   	// #10
  4162f4:	bl	4019a0 <fputc@plt>
  4162f8:	mov	x0, x20
  4162fc:	ldp	x19, x20, [sp, #16]
  416300:	ldr	x21, [sp, #32]
  416304:	ldp	x29, x30, [sp], #64
  416308:	ret
  41630c:	mov	w2, #0x1                   	// #1
  416310:	b	41605c <ferror@plt+0x1431c>
  416314:	cmp	w3, #0x8
  416318:	b.ne	41654c <ferror@plt+0x1480c>  // b.any
  41631c:	add	x4, sp, #0x3c
  416320:	add	x3, sp, #0x38
  416324:	mov	w2, #0x0                   	// #0
  416328:	bl	4275f0 <ferror@plt+0x258b0>
  41632c:	mov	x19, x0
  416330:	tst	x0, #0xffffffff00000000
  416334:	ldr	w0, [sp, #56]
  416338:	add	x20, x20, x0
  41633c:	b.eq	41634c <ferror@plt+0x1460c>  // b.none
  416340:	ldr	w0, [sp, #60]
  416344:	orr	w0, w0, #0x2
  416348:	str	w0, [sp, #60]
  41634c:	ldr	w0, [sp, #60]
  416350:	adrp	x21, 48b000 <warn@@Base+0x51a24>
  416354:	bl	407fcc <ferror@plt+0x628c>
  416358:	adrp	x0, 445000 <warn@@Base+0xba24>
  41635c:	add	x0, x0, #0xb7
  416360:	bl	401cc0 <printf@plt>
  416364:	cbz	w19, 41653c <ferror@plt+0x147fc>
  416368:	tbz	w19, #0, 416534 <ferror@plt+0x147f4>
  41636c:	ldr	x1, [x21, #1040]
  416370:	adrp	x0, 445000 <warn@@Base+0xba24>
  416374:	add	x0, x0, #0xd1
  416378:	bl	401910 <fputs@plt>
  41637c:	mov	w2, #0x0                   	// #0
  416380:	tbz	w19, #1, 4163ac <ferror@plt+0x1466c>
  416384:	cmp	w2, #0x0
  416388:	adrp	x0, 444000 <warn@@Base+0xaa24>
  41638c:	adrp	x1, 444000 <warn@@Base+0xaa24>
  416390:	add	x0, x0, #0xffc
  416394:	add	x1, x1, #0xa97
  416398:	csel	x1, x1, x0, ne  // ne = any
  41639c:	adrp	x0, 445000 <warn@@Base+0xba24>
  4163a0:	add	x0, x0, #0xdb
  4163a4:	bl	401cc0 <printf@plt>
  4163a8:	mov	w2, #0x0                   	// #0
  4163ac:	tbz	w19, #2, 4163d8 <ferror@plt+0x14698>
  4163b0:	cmp	w2, #0x0
  4163b4:	adrp	x0, 444000 <warn@@Base+0xaa24>
  4163b8:	adrp	x1, 444000 <warn@@Base+0xaa24>
  4163bc:	add	x0, x0, #0xffc
  4163c0:	add	x1, x1, #0xa97
  4163c4:	csel	x1, x1, x0, ne  // ne = any
  4163c8:	adrp	x0, 445000 <warn@@Base+0xba24>
  4163cc:	add	x0, x0, #0xe3
  4163d0:	bl	401cc0 <printf@plt>
  4163d4:	mov	w2, #0x0                   	// #0
  4163d8:	tbz	w19, #3, 416404 <ferror@plt+0x146c4>
  4163dc:	cmp	w2, #0x0
  4163e0:	adrp	x0, 444000 <warn@@Base+0xaa24>
  4163e4:	adrp	x1, 444000 <warn@@Base+0xaa24>
  4163e8:	add	x0, x0, #0xffc
  4163ec:	add	x1, x1, #0xa97
  4163f0:	csel	x1, x1, x0, ne  // ne = any
  4163f4:	adrp	x0, 445000 <warn@@Base+0xba24>
  4163f8:	add	x0, x0, #0xe9
  4163fc:	bl	401cc0 <printf@plt>
  416400:	mov	w2, #0x0                   	// #0
  416404:	tbz	w19, #4, 416430 <ferror@plt+0x146f0>
  416408:	cmp	w2, #0x0
  41640c:	adrp	x0, 444000 <warn@@Base+0xaa24>
  416410:	adrp	x1, 444000 <warn@@Base+0xaa24>
  416414:	add	x0, x0, #0xffc
  416418:	add	x1, x1, #0xa97
  41641c:	csel	x1, x1, x0, ne  // ne = any
  416420:	adrp	x0, 445000 <warn@@Base+0xba24>
  416424:	add	x0, x0, #0xf2
  416428:	bl	401cc0 <printf@plt>
  41642c:	mov	w2, #0x0                   	// #0
  416430:	tbz	w19, #5, 41645c <ferror@plt+0x1471c>
  416434:	cmp	w2, #0x0
  416438:	adrp	x0, 444000 <warn@@Base+0xaa24>
  41643c:	adrp	x1, 444000 <warn@@Base+0xaa24>
  416440:	add	x0, x0, #0xffc
  416444:	add	x1, x1, #0xa97
  416448:	csel	x1, x1, x0, ne  // ne = any
  41644c:	adrp	x0, 445000 <warn@@Base+0xba24>
  416450:	add	x0, x0, #0xfa
  416454:	bl	401cc0 <printf@plt>
  416458:	mov	w2, #0x0                   	// #0
  41645c:	tbz	w19, #6, 416488 <ferror@plt+0x14748>
  416460:	cmp	w2, #0x0
  416464:	adrp	x0, 444000 <warn@@Base+0xaa24>
  416468:	adrp	x1, 444000 <warn@@Base+0xaa24>
  41646c:	add	x0, x0, #0xffc
  416470:	add	x1, x1, #0xa97
  416474:	csel	x1, x1, x0, ne  // ne = any
  416478:	adrp	x0, 445000 <warn@@Base+0xba24>
  41647c:	add	x0, x0, #0x103
  416480:	bl	401cc0 <printf@plt>
  416484:	mov	w2, #0x0                   	// #0
  416488:	tbz	w19, #7, 4164b4 <ferror@plt+0x14774>
  41648c:	cmp	w2, #0x0
  416490:	adrp	x0, 444000 <warn@@Base+0xaa24>
  416494:	adrp	x1, 444000 <warn@@Base+0xaa24>
  416498:	add	x0, x0, #0xffc
  41649c:	add	x1, x1, #0xa97
  4164a0:	csel	x1, x1, x0, ne  // ne = any
  4164a4:	adrp	x0, 445000 <warn@@Base+0xba24>
  4164a8:	add	x0, x0, #0x10c
  4164ac:	bl	401cc0 <printf@plt>
  4164b0:	mov	w2, #0x0                   	// #0
  4164b4:	tbz	w19, #12, 4164e0 <ferror@plt+0x147a0>
  4164b8:	cmp	w2, #0x0
  4164bc:	adrp	x0, 444000 <warn@@Base+0xaa24>
  4164c0:	adrp	x1, 444000 <warn@@Base+0xaa24>
  4164c4:	add	x0, x0, #0xffc
  4164c8:	add	x1, x1, #0xa97
  4164cc:	csel	x1, x1, x0, ne  // ne = any
  4164d0:	adrp	x0, 445000 <warn@@Base+0xba24>
  4164d4:	add	x0, x0, #0x113
  4164d8:	bl	401cc0 <printf@plt>
  4164dc:	mov	w2, #0x0                   	// #0
  4164e0:	tbz	w19, #13, 41650c <ferror@plt+0x147cc>
  4164e4:	cmp	w2, #0x0
  4164e8:	adrp	x0, 444000 <warn@@Base+0xaa24>
  4164ec:	adrp	x1, 444000 <warn@@Base+0xaa24>
  4164f0:	add	x0, x0, #0xffc
  4164f4:	add	x1, x1, #0xa97
  4164f8:	csel	x1, x1, x0, ne  // ne = any
  4164fc:	adrp	x0, 445000 <warn@@Base+0xba24>
  416500:	add	x0, x0, #0x11e
  416504:	bl	401cc0 <printf@plt>
  416508:	mov	w2, #0x0                   	// #0
  41650c:	tbz	w19, #16, 4162ec <ferror@plt+0x145ac>
  416510:	cmp	w2, #0x0
  416514:	adrp	x0, 444000 <warn@@Base+0xaa24>
  416518:	adrp	x1, 444000 <warn@@Base+0xaa24>
  41651c:	add	x0, x0, #0xffc
  416520:	add	x1, x1, #0xa97
  416524:	csel	x1, x1, x0, ne  // ne = any
  416528:	adrp	x0, 445000 <warn@@Base+0xba24>
  41652c:	add	x0, x0, #0x126
  416530:	b	4162e8 <ferror@plt+0x145a8>
  416534:	mov	w2, #0x1                   	// #1
  416538:	b	416380 <ferror@plt+0x14640>
  41653c:	ldr	x1, [x21, #1040]
  416540:	mov	w0, #0x30                  	// #48
  416544:	bl	4019a0 <fputc@plt>
  416548:	b	4162ec <ferror@plt+0x145ac>
  41654c:	mov	x1, x0
  416550:	mov	w0, w3
  416554:	bl	408010 <ferror@plt+0x62d0>
  416558:	mov	x20, x0
  41655c:	b	4162f8 <ferror@plt+0x145b8>
  416560:	stp	x29, x30, [sp, #-48]!
  416564:	cmp	w1, #0x8
  416568:	mov	x29, sp
  41656c:	stp	x19, x20, [sp, #16]
  416570:	mov	x19, x0
  416574:	b.ne	416638 <ferror@plt+0x148f8>  // b.any
  416578:	mov	x20, x2
  41657c:	adrp	x0, 445000 <warn@@Base+0xba24>
  416580:	add	x0, x0, #0x12e
  416584:	bl	401cc0 <printf@plt>
  416588:	mov	x1, x20
  41658c:	mov	x0, x19
  416590:	add	x4, sp, #0x2c
  416594:	add	x3, sp, #0x28
  416598:	mov	w2, #0x0                   	// #0
  41659c:	bl	4275f0 <ferror@plt+0x258b0>
  4165a0:	mov	x20, x0
  4165a4:	tst	x0, #0xffffffff00000000
  4165a8:	ldr	w0, [sp, #40]
  4165ac:	add	x19, x19, x0
  4165b0:	b.eq	4165c0 <ferror@plt+0x14880>  // b.none
  4165b4:	ldr	w0, [sp, #44]
  4165b8:	orr	w0, w0, #0x2
  4165bc:	str	w0, [sp, #44]
  4165c0:	ldr	w0, [sp, #44]
  4165c4:	bl	407fcc <ferror@plt+0x628c>
  4165c8:	cmp	w20, #0x1
  4165cc:	b.eq	416604 <ferror@plt+0x148c4>  // b.none
  4165d0:	cmp	w20, #0x2
  4165d4:	b.eq	416614 <ferror@plt+0x148d4>  // b.none
  4165d8:	cbnz	w20, 416624 <ferror@plt+0x148e4>
  4165dc:	adrp	x1, 445000 <warn@@Base+0xba24>
  4165e0:	add	x1, x1, #0x14a
  4165e4:	mov	w2, #0x5                   	// #5
  4165e8:	mov	x0, #0x0                   	// #0
  4165ec:	bl	401c70 <dcgettext@plt>
  4165f0:	bl	401cc0 <printf@plt>
  4165f4:	mov	x0, x19
  4165f8:	ldp	x19, x20, [sp, #16]
  4165fc:	ldp	x29, x30, [sp], #48
  416600:	ret
  416604:	adrp	x1, 445000 <warn@@Base+0xba24>
  416608:	mov	w2, #0x5                   	// #5
  41660c:	add	x1, x1, #0x14f
  416610:	b	4165e8 <ferror@plt+0x148a8>
  416614:	adrp	x1, 445000 <warn@@Base+0xba24>
  416618:	mov	w2, #0x5                   	// #5
  41661c:	add	x1, x1, #0x159
  416620:	b	4165e8 <ferror@plt+0x148a8>
  416624:	mov	w1, w20
  416628:	adrp	x0, 440000 <warn@@Base+0x6a24>
  41662c:	add	x0, x0, #0x421
  416630:	bl	401cc0 <printf@plt>
  416634:	b	4165f4 <ferror@plt+0x148b4>
  416638:	mov	w0, w1
  41663c:	mov	x1, x19
  416640:	and	w0, w0, #0x1
  416644:	bl	408010 <ferror@plt+0x62d0>
  416648:	mov	x19, x0
  41664c:	b	4165f4 <ferror@plt+0x148b4>
  416650:	stp	x29, x30, [sp, #-48]!
  416654:	cmp	w1, #0x4
  416658:	mov	x29, sp
  41665c:	stp	x19, x20, [sp, #16]
  416660:	mov	x19, x0
  416664:	b.ne	416714 <ferror@plt+0x149d4>  // b.any
  416668:	mov	x20, x2
  41666c:	adrp	x0, 445000 <warn@@Base+0xba24>
  416670:	add	x0, x0, #0x163
  416674:	bl	401cc0 <printf@plt>
  416678:	mov	x1, x20
  41667c:	mov	x0, x19
  416680:	add	x4, sp, #0x2c
  416684:	add	x3, sp, #0x28
  416688:	mov	w2, #0x0                   	// #0
  41668c:	bl	4275f0 <ferror@plt+0x258b0>
  416690:	mov	x20, x0
  416694:	tst	x0, #0xffffffff00000000
  416698:	ldr	w0, [sp, #40]
  41669c:	add	x19, x19, x0
  4166a0:	b.eq	4166b0 <ferror@plt+0x14970>  // b.none
  4166a4:	ldr	w0, [sp, #44]
  4166a8:	orr	w0, w0, #0x2
  4166ac:	str	w0, [sp, #44]
  4166b0:	ldr	w0, [sp, #44]
  4166b4:	bl	407fcc <ferror@plt+0x628c>
  4166b8:	cmp	w20, #0x1
  4166bc:	b.eq	4166f0 <ferror@plt+0x149b0>  // b.none
  4166c0:	cmp	w20, #0x2
  4166c4:	b.ne	416700 <ferror@plt+0x149c0>  // b.any
  4166c8:	adrp	x1, 445000 <warn@@Base+0xba24>
  4166cc:	add	x1, x1, #0x182
  4166d0:	mov	w2, #0x5                   	// #5
  4166d4:	mov	x0, #0x0                   	// #0
  4166d8:	bl	401c70 <dcgettext@plt>
  4166dc:	bl	401cc0 <printf@plt>
  4166e0:	mov	x0, x19
  4166e4:	ldp	x19, x20, [sp, #16]
  4166e8:	ldp	x29, x30, [sp], #48
  4166ec:	ret
  4166f0:	adrp	x1, 445000 <warn@@Base+0xba24>
  4166f4:	mov	w2, #0x5                   	// #5
  4166f8:	add	x1, x1, #0x18e
  4166fc:	b	4166d4 <ferror@plt+0x14994>
  416700:	mov	w1, w20
  416704:	adrp	x0, 445000 <warn@@Base+0xba24>
  416708:	add	x0, x0, #0x1a1
  41670c:	bl	401cc0 <printf@plt>
  416710:	b	4166e0 <ferror@plt+0x149a0>
  416714:	mov	w0, w1
  416718:	mov	x1, x19
  41671c:	and	w0, w0, #0x1
  416720:	bl	408010 <ferror@plt+0x62d0>
  416724:	mov	x19, x0
  416728:	b	4166e0 <ferror@plt+0x149a0>
  41672c:	stp	x29, x30, [sp, #-48]!
  416730:	cmp	w1, #0x4
  416734:	mov	x29, sp
  416738:	stp	x19, x20, [sp, #16]
  41673c:	mov	x19, x0
  416740:	mov	x20, x2
  416744:	b.ne	4167ac <ferror@plt+0x14a6c>  // b.any
  416748:	adrp	x0, 445000 <warn@@Base+0xba24>
  41674c:	add	x0, x0, #0x1ab
  416750:	bl	401cc0 <printf@plt>
  416754:	mov	x1, x20
  416758:	mov	x0, x19
  41675c:	add	x4, sp, #0x2c
  416760:	add	x3, sp, #0x28
  416764:	mov	w2, #0x0                   	// #0
  416768:	bl	4275f0 <ferror@plt+0x258b0>
  41676c:	mov	x20, x0
  416770:	tst	x0, #0xffffffff00000000
  416774:	ldr	w0, [sp, #40]
  416778:	add	x19, x19, x0
  41677c:	b.eq	41678c <ferror@plt+0x14a4c>  // b.none
  416780:	ldr	w0, [sp, #44]
  416784:	orr	w0, w0, #0x2
  416788:	str	w0, [sp, #44]
  41678c:	ldr	w0, [sp, #44]
  416790:	bl	407fcc <ferror@plt+0x628c>
  416794:	mov	w0, w20
  416798:	bl	406498 <ferror@plt+0x4758>
  41679c:	mov	x0, x19
  4167a0:	ldp	x19, x20, [sp, #16]
  4167a4:	ldp	x29, x30, [sp], #48
  4167a8:	ret
  4167ac:	mov	w0, w1
  4167b0:	cmp	w1, #0x8
  4167b4:	b.ne	416850 <ferror@plt+0x14b10>  // b.any
  4167b8:	adrp	x0, 445000 <warn@@Base+0xba24>
  4167bc:	add	x0, x0, #0x1c3
  4167c0:	bl	401cc0 <printf@plt>
  4167c4:	mov	x1, x20
  4167c8:	mov	x0, x19
  4167cc:	add	x4, sp, #0x2c
  4167d0:	add	x3, sp, #0x28
  4167d4:	mov	w2, #0x0                   	// #0
  4167d8:	bl	4275f0 <ferror@plt+0x258b0>
  4167dc:	mov	x20, x0
  4167e0:	tst	x0, #0xffffffff00000000
  4167e4:	ldr	w0, [sp, #40]
  4167e8:	add	x19, x19, x0
  4167ec:	b.eq	4167fc <ferror@plt+0x14abc>  // b.none
  4167f0:	ldr	w0, [sp, #44]
  4167f4:	orr	w0, w0, #0x2
  4167f8:	str	w0, [sp, #44]
  4167fc:	ldr	w0, [sp, #44]
  416800:	bl	407fcc <ferror@plt+0x628c>
  416804:	cbz	w20, 416824 <ferror@plt+0x14ae4>
  416808:	cmp	w20, #0x1
  41680c:	b.eq	416840 <ferror@plt+0x14b00>  // b.none
  416810:	mov	w1, w20
  416814:	adrp	x0, 440000 <warn@@Base+0x6a24>
  416818:	add	x0, x0, #0x421
  41681c:	bl	401cc0 <printf@plt>
  416820:	b	41679c <ferror@plt+0x14a5c>
  416824:	adrp	x1, 445000 <warn@@Base+0xba24>
  416828:	add	x1, x1, #0x1dc
  41682c:	mov	w2, #0x5                   	// #5
  416830:	mov	x0, #0x0                   	// #0
  416834:	bl	401c70 <dcgettext@plt>
  416838:	bl	401cc0 <printf@plt>
  41683c:	b	41679c <ferror@plt+0x14a5c>
  416840:	adrp	x1, 445000 <warn@@Base+0xba24>
  416844:	mov	w2, #0x5                   	// #5
  416848:	add	x1, x1, #0x1ec
  41684c:	b	416830 <ferror@plt+0x14af0>
  416850:	mov	x1, x19
  416854:	and	w0, w0, #0x1
  416858:	bl	408010 <ferror@plt+0x62d0>
  41685c:	mov	x19, x0
  416860:	b	41679c <ferror@plt+0x14a5c>
  416864:	stp	x29, x30, [sp, #-64]!
  416868:	mov	w2, #0x0                   	// #0
  41686c:	mov	x29, sp
  416870:	stp	x19, x20, [sp, #16]
  416874:	adrp	x19, 48b000 <warn@@Base+0x51a24>
  416878:	add	x19, x19, #0x420
  41687c:	stp	x21, x22, [sp, #32]
  416880:	and	w21, w0, #0xff
  416884:	adrp	x20, 48b000 <warn@@Base+0x51a24>
  416888:	ldr	w0, [x19, #2864]
  41688c:	add	x1, sp, #0x38
  416890:	add	w0, w0, #0x1
  416894:	str	w0, [x19, #2864]
  416898:	ldr	x0, [x20, #1024]
  41689c:	bl	4018f0 <strtoul@plt>
  4168a0:	mov	x1, x0
  4168a4:	ldr	x0, [sp, #56]
  4168a8:	ldrb	w0, [x0]
  4168ac:	cbnz	w0, 4168d0 <ferror@plt+0x14b90>
  4168b0:	tbnz	w1, #31, 4168d0 <ferror@plt+0x14b90>
  4168b4:	mov	w2, w21
  4168b8:	add	x0, x19, #0xb38
  4168bc:	bl	405fd4 <ferror@plt+0x4294>
  4168c0:	ldp	x19, x20, [sp, #16]
  4168c4:	ldp	x21, x22, [sp, #32]
  4168c8:	ldp	x29, x30, [sp], #64
  4168cc:	ret
  4168d0:	ldr	x22, [x20, #1024]
  4168d4:	mov	x0, #0x18                  	// #24
  4168d8:	bl	401a30 <malloc@plt>
  4168dc:	mov	x20, x0
  4168e0:	cbnz	x0, 4168f8 <ferror@plt+0x14bb8>
  4168e4:	adrp	x1, 43f000 <warn@@Base+0x5a24>
  4168e8:	add	x1, x1, #0x69d
  4168ec:	mov	w2, #0x5                   	// #5
  4168f0:	bl	401c70 <dcgettext@plt>
  4168f4:	bl	4390e8 <error@@Base>
  4168f8:	mov	x0, x22
  4168fc:	bl	401af0 <strdup@plt>
  416900:	str	x0, [x20]
  416904:	cbnz	x0, 41691c <ferror@plt+0x14bdc>
  416908:	adrp	x1, 43f000 <warn@@Base+0x5a24>
  41690c:	add	x1, x1, #0x69d
  416910:	mov	w2, #0x5                   	// #5
  416914:	bl	401c70 <dcgettext@plt>
  416918:	bl	4390e8 <error@@Base>
  41691c:	ldr	x0, [x19, #3032]
  416920:	strb	w21, [x20, #8]
  416924:	str	x0, [x20, #16]
  416928:	str	x20, [x19, #3032]
  41692c:	b	4168c0 <ferror@plt+0x14b80>
  416930:	stp	x29, x30, [sp, #-112]!
  416934:	mov	x29, sp
  416938:	stp	x19, x20, [sp, #16]
  41693c:	stp	x21, x22, [sp, #32]
  416940:	add	x22, x0, #0x18
  416944:	stp	x23, x24, [sp, #48]
  416948:	mov	x23, x0
  41694c:	stp	x25, x26, [sp, #64]
  416950:	stp	x27, x28, [sp, #80]
  416954:	ldr	w1, [x0, #24]
  416958:	mov	w0, #0x457f                	// #17791
  41695c:	movk	w0, #0x464c, lsl #16
  416960:	cmp	w1, w0
  416964:	b.eq	4169a0 <ferror@plt+0x14c60>  // b.none
  416968:	adrp	x1, 445000 <warn@@Base+0xba24>
  41696c:	add	x1, x1, #0x247
  416970:	mov	w2, #0x5                   	// #5
  416974:	mov	x0, #0x0                   	// #0
  416978:	bl	401c70 <dcgettext@plt>
  41697c:	bl	4390e8 <error@@Base>
  416980:	mov	w0, #0x0                   	// #0
  416984:	ldp	x19, x20, [sp, #16]
  416988:	ldp	x21, x22, [sp, #32]
  41698c:	ldp	x23, x24, [sp, #48]
  416990:	ldp	x25, x26, [sp, #64]
  416994:	ldp	x27, x28, [sp, #80]
  416998:	ldp	x29, x30, [sp], #112
  41699c:	ret
  4169a0:	ldrh	w0, [x22, #58]
  4169a4:	adrp	x19, 48b000 <warn@@Base+0x51a24>
  4169a8:	add	x19, x19, #0x420
  4169ac:	bl	42a9cc <ferror@plt+0x28c8c>
  4169b0:	ldr	w0, [x19, #2172]
  4169b4:	cbz	w0, 416e2c <ferror@plt+0x150ec>
  4169b8:	adrp	x1, 445000 <warn@@Base+0xba24>
  4169bc:	add	x1, x1, #0x284
  4169c0:	mov	w2, #0x5                   	// #5
  4169c4:	mov	x0, #0x0                   	// #0
  4169c8:	bl	401c70 <dcgettext@plt>
  4169cc:	adrp	x21, 445000 <warn@@Base+0xba24>
  4169d0:	bl	401cc0 <printf@plt>
  4169d4:	mov	x20, x22
  4169d8:	adrp	x1, 445000 <warn@@Base+0xba24>
  4169dc:	add	x24, x23, #0x28
  4169e0:	add	x1, x1, #0x291
  4169e4:	add	x21, x21, #0x29d
  4169e8:	mov	w2, #0x5                   	// #5
  4169ec:	mov	x0, #0x0                   	// #0
  4169f0:	bl	401c70 <dcgettext@plt>
  4169f4:	bl	401cc0 <printf@plt>
  4169f8:	ldrb	w1, [x20], #1
  4169fc:	mov	x0, x21
  416a00:	bl	401cc0 <printf@plt>
  416a04:	cmp	x24, x20
  416a08:	b.ne	4169f8 <ferror@plt+0x14cb8>  // b.any
  416a0c:	mov	w0, #0xa                   	// #10
  416a10:	bl	401cf0 <putchar@plt>
  416a14:	mov	w2, #0x5                   	// #5
  416a18:	adrp	x1, 445000 <warn@@Base+0xba24>
  416a1c:	mov	x0, #0x0                   	// #0
  416a20:	add	x1, x1, #0x2a4
  416a24:	bl	401c70 <dcgettext@plt>
  416a28:	ldrb	w24, [x22, #4]
  416a2c:	mov	x21, x0
  416a30:	cmp	w24, #0x1
  416a34:	b.eq	416ec8 <ferror@plt+0x15188>  // b.none
  416a38:	cmp	w24, #0x2
  416a3c:	b.eq	416ed4 <ferror@plt+0x15194>  // b.none
  416a40:	mov	w2, #0x5                   	// #5
  416a44:	cbnz	w24, 416e98 <ferror@plt+0x15158>
  416a48:	adrp	x1, 440000 <warn@@Base+0x6a24>
  416a4c:	add	x1, x1, #0x809
  416a50:	mov	x0, #0x0                   	// #0
  416a54:	bl	401c70 <dcgettext@plt>
  416a58:	mov	x1, x0
  416a5c:	mov	x0, x21
  416a60:	bl	401cc0 <printf@plt>
  416a64:	mov	w2, #0x5                   	// #5
  416a68:	adrp	x1, 445000 <warn@@Base+0xba24>
  416a6c:	mov	x0, #0x0                   	// #0
  416a70:	add	x1, x1, #0x2cd
  416a74:	bl	401c70 <dcgettext@plt>
  416a78:	ldrb	w24, [x22, #5]
  416a7c:	mov	x21, x0
  416a80:	mov	w2, #0x5                   	// #5
  416a84:	cmp	w24, #0x1
  416a88:	b.eq	416ee0 <ferror@plt+0x151a0>  // b.none
  416a8c:	cmp	w24, #0x2
  416a90:	b.eq	416eec <ferror@plt+0x151ac>  // b.none
  416a94:	cbnz	w24, 416ef8 <ferror@plt+0x151b8>
  416a98:	adrp	x1, 440000 <warn@@Base+0x6a24>
  416a9c:	add	x1, x1, #0x809
  416aa0:	mov	x0, #0x0                   	// #0
  416aa4:	bl	401c70 <dcgettext@plt>
  416aa8:	mov	x1, x0
  416aac:	mov	x0, x21
  416ab0:	bl	401cc0 <printf@plt>
  416ab4:	mov	w2, #0x5                   	// #5
  416ab8:	adrp	x1, 445000 <warn@@Base+0xba24>
  416abc:	mov	x0, #0x0                   	// #0
  416ac0:	add	x1, x1, #0x32f
  416ac4:	bl	401c70 <dcgettext@plt>
  416ac8:	ldrb	w21, [x22, #6]
  416acc:	mov	x20, x0
  416ad0:	cmp	w21, #0x1
  416ad4:	b.ne	416f28 <ferror@plt+0x151e8>  // b.any
  416ad8:	adrp	x1, 445000 <warn@@Base+0xba24>
  416adc:	add	x1, x1, #0x35a
  416ae0:	mov	w2, #0x5                   	// #5
  416ae4:	mov	x0, #0x0                   	// #0
  416ae8:	bl	401c70 <dcgettext@plt>
  416aec:	mov	x2, x0
  416af0:	mov	w1, w21
  416af4:	mov	x0, x20
  416af8:	bl	401cc0 <printf@plt>
  416afc:	mov	w2, #0x5                   	// #5
  416b00:	adrp	x1, 445000 <warn@@Base+0xba24>
  416b04:	mov	x0, #0x0                   	// #0
  416b08:	add	x1, x1, #0x365
  416b0c:	bl	401c70 <dcgettext@plt>
  416b10:	mov	x20, x0
  416b14:	ldrb	w1, [x22, #7]
  416b18:	add	x0, x23, #0x52
  416b1c:	bl	40a618 <ferror@plt+0x88d8>
  416b20:	mov	x1, x0
  416b24:	mov	x0, x20
  416b28:	bl	401cc0 <printf@plt>
  416b2c:	mov	w2, #0x5                   	// #5
  416b30:	adrp	x1, 445000 <warn@@Base+0xba24>
  416b34:	mov	x0, #0x0                   	// #0
  416b38:	add	x1, x1, #0x38e
  416b3c:	bl	401c70 <dcgettext@plt>
  416b40:	ldrb	w1, [x22, #8]
  416b44:	bl	401cc0 <printf@plt>
  416b48:	mov	w2, #0x5                   	// #5
  416b4c:	adrp	x1, 445000 <warn@@Base+0xba24>
  416b50:	mov	x0, #0x0                   	// #0
  416b54:	add	x1, x1, #0x3b7
  416b58:	bl	401c70 <dcgettext@plt>
  416b5c:	mov	x20, x0
  416b60:	ldrh	w0, [x22, #56]
  416b64:	bl	403534 <ferror@plt+0x17f4>
  416b68:	mov	x1, x0
  416b6c:	mov	x0, x20
  416b70:	bl	401cc0 <printf@plt>
  416b74:	mov	w2, #0x5                   	// #5
  416b78:	adrp	x1, 445000 <warn@@Base+0xba24>
  416b7c:	mov	x0, #0x0                   	// #0
  416b80:	add	x1, x1, #0x3e0
  416b84:	bl	401c70 <dcgettext@plt>
  416b88:	mov	x20, x0
  416b8c:	ldrh	w0, [x22, #58]
  416b90:	bl	403630 <ferror@plt+0x18f0>
  416b94:	mov	x1, x0
  416b98:	mov	x0, x20
  416b9c:	bl	401cc0 <printf@plt>
  416ba0:	mov	w2, #0x5                   	// #5
  416ba4:	adrp	x1, 445000 <warn@@Base+0xba24>
  416ba8:	mov	x0, #0x0                   	// #0
  416bac:	add	x1, x1, #0x409
  416bb0:	bl	401c70 <dcgettext@plt>
  416bb4:	ldr	x1, [x22, #40]
  416bb8:	bl	401cc0 <printf@plt>
  416bbc:	adrp	x1, 445000 <warn@@Base+0xba24>
  416bc0:	add	x1, x1, #0x435
  416bc4:	mov	w2, #0x5                   	// #5
  416bc8:	mov	x0, #0x0                   	// #0
  416bcc:	bl	401c70 <dcgettext@plt>
  416bd0:	bl	401cc0 <printf@plt>
  416bd4:	ldr	x0, [x22, #16]
  416bd8:	mov	w1, #0x4                   	// #4
  416bdc:	bl	4061a0 <ferror@plt+0x4460>
  416be0:	adrp	x1, 445000 <warn@@Base+0xba24>
  416be4:	add	x1, x1, #0x45b
  416be8:	mov	w2, #0x5                   	// #5
  416bec:	mov	x0, #0x0                   	// #0
  416bf0:	bl	401c70 <dcgettext@plt>
  416bf4:	bl	401cc0 <printf@plt>
  416bf8:	ldr	x0, [x22, #24]
  416bfc:	mov	w1, #0x1                   	// #1
  416c00:	bl	4061a0 <ferror@plt+0x4460>
  416c04:	adrp	x1, 445000 <warn@@Base+0xba24>
  416c08:	add	x1, x1, #0x482
  416c0c:	mov	w2, #0x5                   	// #5
  416c10:	mov	x0, #0x0                   	// #0
  416c14:	bl	401c70 <dcgettext@plt>
  416c18:	bl	401cc0 <printf@plt>
  416c1c:	ldr	x0, [x22, #32]
  416c20:	mov	w1, #0x1                   	// #1
  416c24:	bl	4061a0 <ferror@plt+0x4460>
  416c28:	adrp	x1, 445000 <warn@@Base+0xba24>
  416c2c:	add	x1, x1, #0x4bb
  416c30:	mov	w2, #0x5                   	// #5
  416c34:	mov	x0, #0x0                   	// #0
  416c38:	bl	401c70 <dcgettext@plt>
  416c3c:	bl	401cc0 <printf@plt>
  416c40:	mov	w2, #0x5                   	// #5
  416c44:	adrp	x1, 445000 <warn@@Base+0xba24>
  416c48:	mov	x0, #0x0                   	// #0
  416c4c:	add	x1, x1, #0x4cf
  416c50:	bl	401c70 <dcgettext@plt>
  416c54:	mov	x24, x0
  416c58:	ldr	x20, [x22, #48]
  416c5c:	add	x0, x19, #0xc20
  416c60:	ldrh	w1, [x22, #58]
  416c64:	strb	wzr, [x19, #3104]
  416c68:	cbz	w20, 416c9c <ferror@plt+0x14f5c>
  416c6c:	cmp	w1, #0x6a
  416c70:	b.hi	416ff4 <ferror@plt+0x152b4>  // b.pmore
  416c74:	cmp	w1, #0x52
  416c78:	b.hi	416f48 <ferror@plt+0x15208>  // b.pmore
  416c7c:	cmp	w1, #0x32
  416c80:	b.hi	416fb0 <ferror@plt+0x15270>  // b.pmore
  416c84:	cmp	w1, #0x23
  416c88:	b.hi	416f6c <ferror@plt+0x1522c>  // b.pmore
  416c8c:	sub	w1, w1, #0x4
  416c90:	and	w0, w1, #0xffff
  416c94:	cmp	w0, #0x12
  416c98:	b.ls	416f90 <ferror@plt+0x15250>  // b.plast
  416c9c:	add	x2, x19, #0xc20
  416ca0:	mov	x1, x20
  416ca4:	mov	x0, x24
  416ca8:	bl	401cc0 <printf@plt>
  416cac:	mov	w2, #0x5                   	// #5
  416cb0:	adrp	x1, 446000 <warn@@Base+0xca24>
  416cb4:	mov	x0, #0x0                   	// #0
  416cb8:	add	x1, x1, #0x31a
  416cbc:	bl	401c70 <dcgettext@plt>
  416cc0:	ldr	w1, [x22, #60]
  416cc4:	bl	401cc0 <printf@plt>
  416cc8:	mov	w2, #0x5                   	// #5
  416ccc:	adrp	x1, 446000 <warn@@Base+0xca24>
  416cd0:	mov	x0, #0x0                   	// #0
  416cd4:	add	x1, x1, #0x34b
  416cd8:	bl	401c70 <dcgettext@plt>
  416cdc:	ldr	w1, [x22, #64]
  416ce0:	bl	401cc0 <printf@plt>
  416ce4:	mov	w2, #0x5                   	// #5
  416ce8:	adrp	x1, 446000 <warn@@Base+0xca24>
  416cec:	mov	x0, #0x0                   	// #0
  416cf0:	add	x1, x1, #0x37c
  416cf4:	bl	401c70 <dcgettext@plt>
  416cf8:	ldr	w1, [x22, #68]
  416cfc:	bl	401cc0 <printf@plt>
  416d00:	ldr	x0, [x23, #112]
  416d04:	cbz	x0, 416d30 <ferror@plt+0x14ff0>
  416d08:	ldr	w2, [x22, #68]
  416d0c:	mov	w1, #0xffff                	// #65535
  416d10:	cmp	w2, w1
  416d14:	b.ne	416d30 <ferror@plt+0x14ff0>  // b.any
  416d18:	ldr	w1, [x0, #44]
  416d1c:	cbz	w1, 416d30 <ferror@plt+0x14ff0>
  416d20:	str	w1, [x22, #68]
  416d24:	adrp	x0, 446000 <warn@@Base+0xca24>
  416d28:	add	x0, x0, #0x3a4
  416d2c:	bl	401cc0 <printf@plt>
  416d30:	adrp	x19, 48b000 <warn@@Base+0x51a24>
  416d34:	mov	w0, #0xa                   	// #10
  416d38:	ldr	x1, [x19, #1040]
  416d3c:	bl	401990 <putc@plt>
  416d40:	mov	w2, #0x5                   	// #5
  416d44:	adrp	x1, 446000 <warn@@Base+0xca24>
  416d48:	mov	x0, #0x0                   	// #0
  416d4c:	add	x1, x1, #0x3aa
  416d50:	bl	401c70 <dcgettext@plt>
  416d54:	ldr	w1, [x22, #72]
  416d58:	bl	401cc0 <printf@plt>
  416d5c:	mov	w2, #0x5                   	// #5
  416d60:	adrp	x1, 446000 <warn@@Base+0xca24>
  416d64:	mov	x0, #0x0                   	// #0
  416d68:	add	x1, x1, #0x3db
  416d6c:	bl	401c70 <dcgettext@plt>
  416d70:	ldr	w1, [x22, #76]
  416d74:	bl	401cc0 <printf@plt>
  416d78:	ldr	x0, [x23, #112]
  416d7c:	cbz	x0, 416d9c <ferror@plt+0x1505c>
  416d80:	ldr	w1, [x22, #76]
  416d84:	cbnz	w1, 416d9c <ferror@plt+0x1505c>
  416d88:	ldr	x1, [x0, #32]
  416d8c:	str	w1, [x22, #76]
  416d90:	adrp	x0, 446000 <warn@@Base+0xca24>
  416d94:	add	x0, x0, #0x3a4
  416d98:	bl	401cc0 <printf@plt>
  416d9c:	ldr	x1, [x19, #1040]
  416da0:	mov	w0, #0xa                   	// #10
  416da4:	bl	401990 <putc@plt>
  416da8:	mov	w2, #0x5                   	// #5
  416dac:	adrp	x1, 446000 <warn@@Base+0xca24>
  416db0:	mov	x0, #0x0                   	// #0
  416db4:	add	x1, x1, #0x403
  416db8:	bl	401c70 <dcgettext@plt>
  416dbc:	ldr	w1, [x22, #80]
  416dc0:	bl	401cc0 <printf@plt>
  416dc4:	ldr	x0, [x23, #112]
  416dc8:	cbz	x0, 416df0 <ferror@plt+0x150b0>
  416dcc:	ldr	w2, [x22, #80]
  416dd0:	mov	w1, #0xffff                	// #65535
  416dd4:	cmp	w2, w1
  416dd8:	b.ne	416df0 <ferror@plt+0x150b0>  // b.any
  416ddc:	ldr	w1, [x0, #40]
  416de0:	adrp	x0, 446000 <warn@@Base+0xca24>
  416de4:	str	w1, [x22, #80]
  416de8:	add	x0, x0, #0x3a4
  416dec:	bl	401cc0 <printf@plt>
  416df0:	ldr	w0, [x22, #80]
  416df4:	cbz	w0, 416e20 <ferror@plt+0x150e0>
  416df8:	ldr	w1, [x22, #76]
  416dfc:	cmp	w0, w1
  416e00:	b.cc	416e20 <ferror@plt+0x150e0>  // b.lo, b.ul, b.last
  416e04:	adrp	x1, 446000 <warn@@Base+0xca24>
  416e08:	add	x1, x1, #0x42b
  416e0c:	mov	w2, #0x5                   	// #5
  416e10:	str	wzr, [x22, #80]
  416e14:	mov	x0, #0x0                   	// #0
  416e18:	bl	401c70 <dcgettext@plt>
  416e1c:	bl	401cc0 <printf@plt>
  416e20:	ldr	x1, [x19, #1040]
  416e24:	mov	w0, #0xa                   	// #10
  416e28:	bl	401990 <putc@plt>
  416e2c:	ldr	x0, [x23, #112]
  416e30:	cbz	x0, 416e90 <ferror@plt+0x15150>
  416e34:	ldr	w2, [x22, #68]
  416e38:	mov	w1, #0xffff                	// #65535
  416e3c:	cmp	w2, w1
  416e40:	b.ne	416e50 <ferror@plt+0x15110>  // b.any
  416e44:	ldr	w1, [x0, #44]
  416e48:	cbz	w1, 416e50 <ferror@plt+0x15110>
  416e4c:	str	w1, [x22, #68]
  416e50:	ldr	w1, [x22, #76]
  416e54:	cbnz	w1, 416e60 <ferror@plt+0x15120>
  416e58:	ldr	x1, [x0, #32]
  416e5c:	str	w1, [x22, #76]
  416e60:	ldr	w2, [x22, #80]
  416e64:	mov	w1, #0xffff                	// #65535
  416e68:	cmp	w2, w1
  416e6c:	b.ne	416e78 <ferror@plt+0x15138>  // b.any
  416e70:	ldr	w1, [x0, #40]
  416e74:	str	w1, [x22, #80]
  416e78:	ldp	w1, w2, [x22, #76]
  416e7c:	cmp	w2, w1
  416e80:	b.cc	416e88 <ferror@plt+0x15148>  // b.lo, b.ul, b.last
  416e84:	str	wzr, [x22, #80]
  416e88:	bl	401bd0 <free@plt>
  416e8c:	str	xzr, [x23, #112]
  416e90:	mov	w0, #0x1                   	// #1
  416e94:	b	416984 <ferror@plt+0x14c44>
  416e98:	add	x20, x19, #0xbe0
  416e9c:	adrp	x1, 440000 <warn@@Base+0x6a24>
  416ea0:	mov	x0, #0x0                   	// #0
  416ea4:	add	x1, x1, #0x2f8
  416ea8:	bl	401c70 <dcgettext@plt>
  416eac:	mov	x2, x0
  416eb0:	mov	x1, #0x20                  	// #32
  416eb4:	mov	w3, w24
  416eb8:	mov	x0, x20
  416ebc:	bl	4019e0 <snprintf@plt>
  416ec0:	mov	x1, x20
  416ec4:	b	416a5c <ferror@plt+0x14d1c>
  416ec8:	adrp	x1, 445000 <warn@@Base+0xba24>
  416ecc:	add	x1, x1, #0x1f9
  416ed0:	b	416a5c <ferror@plt+0x14d1c>
  416ed4:	adrp	x1, 445000 <warn@@Base+0xba24>
  416ed8:	add	x1, x1, #0x1ff
  416edc:	b	416a5c <ferror@plt+0x14d1c>
  416ee0:	adrp	x1, 445000 <warn@@Base+0xba24>
  416ee4:	add	x1, x1, #0x2f6
  416ee8:	b	416aa0 <ferror@plt+0x14d60>
  416eec:	adrp	x1, 445000 <warn@@Base+0xba24>
  416ef0:	add	x1, x1, #0x314
  416ef4:	b	416aa0 <ferror@plt+0x14d60>
  416ef8:	add	x20, x19, #0xc00
  416efc:	adrp	x1, 440000 <warn@@Base+0x6a24>
  416f00:	mov	x0, #0x0                   	// #0
  416f04:	add	x1, x1, #0x2f8
  416f08:	bl	401c70 <dcgettext@plt>
  416f0c:	mov	x2, x0
  416f10:	mov	w3, w24
  416f14:	mov	x0, x20
  416f18:	mov	x1, #0x20                  	// #32
  416f1c:	bl	4019e0 <snprintf@plt>
  416f20:	mov	x0, x20
  416f24:	b	416aa8 <ferror@plt+0x14d68>
  416f28:	cbz	w21, 416f3c <ferror@plt+0x151fc>
  416f2c:	adrp	x1, 445000 <warn@@Base+0xba24>
  416f30:	mov	w2, #0x5                   	// #5
  416f34:	add	x1, x1, #0x5f0
  416f38:	b	416ae4 <ferror@plt+0x14da4>
  416f3c:	adrp	x2, 444000 <warn@@Base+0xaa24>
  416f40:	add	x2, x2, #0xa97
  416f44:	b	416af0 <ferror@plt+0x14db0>
  416f48:	sub	w2, w1, #0x53
  416f4c:	cmp	w2, #0x17
  416f50:	b.hi	416c9c <ferror@plt+0x14f5c>  // b.pmore
  416f54:	adrp	x0, 459000 <warn@@Base+0x1fa24>
  416f58:	add	x0, x0, #0x598
  416f5c:	ldrh	w0, [x0, w2, uxtw #1]
  416f60:	adr	x2, 416f6c <ferror@plt+0x1522c>
  416f64:	add	x0, x2, w0, sxth #2
  416f68:	br	x0
  416f6c:	sub	w1, w1, #0x24
  416f70:	cmp	w1, #0xe
  416f74:	b.hi	416c9c <ferror@plt+0x14f5c>  // b.pmore
  416f78:	adrp	x0, 459000 <warn@@Base+0x1fa24>
  416f7c:	add	x0, x0, #0x5c8
  416f80:	ldrh	w0, [x0, w1, uxtw #1]
  416f84:	adr	x1, 416f90 <ferror@plt+0x15250>
  416f88:	add	x0, x1, w0, sxth #2
  416f8c:	br	x0
  416f90:	cmp	w1, #0x12
  416f94:	b.hi	416c9c <ferror@plt+0x14f5c>  // b.pmore
  416f98:	adrp	x0, 459000 <warn@@Base+0x1fa24>
  416f9c:	add	x0, x0, #0x5e8
  416fa0:	ldrh	w0, [x0, w1, uxtw #1]
  416fa4:	adr	x1, 416fb0 <ferror@plt+0x15270>
  416fa8:	add	x0, x1, w0, sxth #2
  416fac:	br	x0
  416fb0:	cmp	w1, #0x4b
  416fb4:	b.ne	416c9c <ferror@plt+0x14f5c>  // b.any
  416fb8:	tbz	w20, #0, 416fc8 <ferror@plt+0x15288>
  416fbc:	adrp	x1, 446000 <warn@@Base+0xca24>
  416fc0:	add	x1, x1, #0x16c
  416fc4:	bl	401a80 <strcat@plt>
  416fc8:	tbz	w20, #8, 416fdc <ferror@plt+0x1529c>
  416fcc:	adrp	x1, 446000 <warn@@Base+0xca24>
  416fd0:	add	x0, x19, #0xc20
  416fd4:	add	x1, x1, #0x176
  416fd8:	bl	401a80 <strcat@plt>
  416fdc:	tbz	w20, #9, 416c9c <ferror@plt+0x14f5c>
  416fe0:	add	x0, x19, #0xc20
  416fe4:	adrp	x1, 446000 <warn@@Base+0xca24>
  416fe8:	add	x1, x1, #0x180
  416fec:	bl	401a80 <strcat@plt>
  416ff0:	b	416c9c <ferror@plt+0x14f5c>
  416ff4:	cmp	w1, #0xdd
  416ff8:	b.eq	418de8 <ferror@plt+0x170a8>  // b.none
  416ffc:	b.hi	417138 <ferror@plt+0x153f8>  // b.pmore
  417000:	cmp	w1, #0xad
  417004:	b.eq	418e7c <ferror@plt+0x1713c>  // b.none
  417008:	b.hi	4170f8 <ferror@plt+0x153b8>  // b.pmore
  41700c:	cmp	w1, #0x8c
  417010:	b.eq	418f30 <ferror@plt+0x171f0>  // b.none
  417014:	cmp	w1, #0xa7
  417018:	b.ne	416c9c <ferror@plt+0x14f5c>  // b.any
  41701c:	and	w26, w20, #0xf0
  417020:	mov	x2, #0x400                 	// #1024
  417024:	mov	w1, #0x0                   	// #0
  417028:	bl	401a90 <memset@plt>
  41702c:	and	w25, w20, #0xf0000000
  417030:	and	w27, w20, #0xf
  417034:	cmp	w26, #0x50
  417038:	b.hi	418508 <ferror@plt+0x167c8>  // b.pmore
  41703c:	cmp	w26, #0x1f
  417040:	b.hi	4184f4 <ferror@plt+0x167b4>  // b.pmore
  417044:	tst	x20, #0xe0
  417048:	b.ne	418508 <ferror@plt+0x167c8>  // b.any
  41704c:	adrp	x0, 465000 <warn@@Base+0x2ba24>
  417050:	add	x0, x0, #0x538
  417054:	ubfx	x1, x26, #4, #4
  417058:	add	x0, x0, #0xe58
  41705c:	adrp	x2, 445000 <warn@@Base+0xba24>
  417060:	add	x2, x2, #0xd58
  417064:	ldr	x3, [x0, x1, lsl #3]
  417068:	add	x0, x19, #0xc20
  41706c:	mov	x1, #0x400                 	// #1024
  417070:	bl	4019e0 <snprintf@plt>
  417074:	mov	w21, w0
  417078:	add	x0, x19, #0xc20
  41707c:	mov	x1, #0x400                 	// #1024
  417080:	add	x0, x0, w21, uxtw
  417084:	sub	x1, x1, w21, uxtw
  417088:	cmp	w27, #0x2
  41708c:	b.hi	418520 <ferror@plt+0x167e0>  // b.pmore
  417090:	adrp	x2, 465000 <warn@@Base+0x2ba24>
  417094:	add	x2, x2, #0x538
  417098:	add	x2, x2, #0xe88
  41709c:	ldr	x3, [x2, x27, lsl #3]
  4170a0:	adrp	x2, 445000 <warn@@Base+0xba24>
  4170a4:	add	x2, x2, #0xd58
  4170a8:	bl	4019e0 <snprintf@plt>
  4170ac:	add	w21, w0, w21
  4170b0:	add	x27, x19, #0xc20
  4170b4:	mov	x28, #0x400                 	// #1024
  4170b8:	add	x0, x27, w21, uxtw
  4170bc:	sub	x1, x28, w21, uxtw
  4170c0:	cbnz	w26, 418534 <ferror@plt+0x167f4>
  4170c4:	adrp	x2, 445000 <warn@@Base+0xba24>
  4170c8:	add	x2, x2, #0xd96
  4170cc:	bl	4019e0 <snprintf@plt>
  4170d0:	mov	w0, #0x10000000            	// #268435456
  4170d4:	cmp	w25, w0
  4170d8:	b.ne	416c9c <ferror@plt+0x14f5c>  // b.any
  4170dc:	add	w21, w21, #0x26
  4170e0:	adrp	x2, 445000 <warn@@Base+0xba24>
  4170e4:	sub	x1, x28, x21
  4170e8:	add	x2, x2, #0xdbd
  4170ec:	add	x0, x27, x21
  4170f0:	bl	4019e0 <snprintf@plt>
  4170f4:	b	416c9c <ferror@plt+0x14f5c>
  4170f8:	cmp	w1, #0xc5
  4170fc:	b.eq	418e20 <ferror@plt+0x170e0>  // b.none
  417100:	cmp	w1, #0xdc
  417104:	b.eq	4190b0 <ferror@plt+0x17370>  // b.none
  417108:	cmp	w1, #0xc3
  41710c:	b.ne	416c9c <ferror@plt+0x14f5c>  // b.any
  417110:	and	w0, w20, #0xff
  417114:	sub	w0, w0, #0x2
  417118:	cmp	w0, #0x4
  41711c:	b.hi	417270 <ferror@plt+0x15530>  // b.pmore
  417120:	adrp	x1, 459000 <warn@@Base+0x1fa24>
  417124:	add	x1, x1, #0x610
  417128:	ldrb	w0, [x1, w0, uxtw]
  41712c:	adr	x1, 417138 <ferror@plt+0x153f8>
  417130:	add	x0, x1, w0, sxtb #2
  417134:	br	x0
  417138:	mov	w2, #0x5441                	// #21569
  41713c:	cmp	w1, w2
  417140:	b.eq	4178a4 <ferror@plt+0x15b64>  // b.none
  417144:	b.hi	417184 <ferror@plt+0x15444>  // b.pmore
  417148:	cmp	w1, #0xf3
  41714c:	b.eq	418948 <ferror@plt+0x16c08>  // b.none
  417150:	cmp	w1, #0xfa
  417154:	b.ne	416c9c <ferror@plt+0x14f5c>  // b.any
  417158:	ubfx	w1, w20, #8, #16
  41715c:	mov	w2, #0x3200                	// #12800
  417160:	cmp	w1, w2
  417164:	b.eq	418938 <ferror@plt+0x16bf8>  // b.none
  417168:	cmp	w1, #0x6, lsl #12
  41716c:	b.ne	416c9c <ferror@plt+0x14f5c>  // b.any
  417170:	add	x0, x19, #0xc20
  417174:	adrp	x1, 445000 <warn@@Base+0xba24>
  417178:	add	x1, x1, #0xec2
  41717c:	bl	401a80 <strcat@plt>
  417180:	b	416c9c <ferror@plt+0x14f5c>
  417184:	mov	w2, #0xf00d                	// #61453
  417188:	cmp	w1, w2
  41718c:	b.eq	417b2c <ferror@plt+0x15dec>  // b.none
  417190:	b.hi	416c9c <ferror@plt+0x14f5c>  // b.pmore
  417194:	mov	w0, #0x9041                	// #36929
  417198:	cmp	w1, w0
  41719c:	b.eq	417fec <ferror@plt+0x162ac>  // b.none
  4171a0:	mov	w0, #0x9080                	// #36992
  4171a4:	cmp	w1, w0
  4171a8:	b.ne	416c9c <ferror@plt+0x14f5c>  // b.any
  4171ac:	and	w0, w20, #0xf0000000
  4171b0:	mov	w1, #0x30000000            	// #805306368
  4171b4:	cmp	w0, w1
  4171b8:	b.eq	417f9c <ferror@plt+0x1625c>  // b.none
  4171bc:	b.hi	417f5c <ferror@plt+0x1621c>  // b.pmore
  4171c0:	mov	w1, #0x10000000            	// #268435456
  4171c4:	cmp	w0, w1
  4171c8:	b.eq	417fc4 <ferror@plt+0x16284>  // b.none
  4171cc:	mov	w1, #0x20000000            	// #536870912
  4171d0:	cmp	w0, w1
  4171d4:	b.eq	417fb0 <ferror@plt+0x16270>  // b.none
  4171d8:	cbz	w0, 417fd8 <ferror@plt+0x16298>
  4171dc:	mov	w2, #0x5                   	// #5
  4171e0:	adrp	x1, 445000 <warn@@Base+0xba24>
  4171e4:	mov	x0, #0x0                   	// #0
  4171e8:	add	x1, x1, #0xb54
  4171ec:	bl	401c70 <dcgettext@plt>
  4171f0:	mov	x1, x0
  4171f4:	add	x0, x19, #0xc20
  4171f8:	bl	401a80 <strcat@plt>
  4171fc:	b	416c9c <ferror@plt+0x14f5c>
  417200:	adrp	x1, 445000 <warn@@Base+0xba24>
  417204:	add	x1, x1, #0x4fd
  417208:	add	x0, x19, #0xc20
  41720c:	bl	401a80 <strcat@plt>
  417210:	and	w0, w20, #0xf00
  417214:	cmp	w0, #0x300
  417218:	b.eq	4172d4 <ferror@plt+0x15594>  // b.none
  41721c:	b.hi	417290 <ferror@plt+0x15550>  // b.pmore
  417220:	cbz	w0, 4172ac <ferror@plt+0x1556c>
  417224:	cmp	w0, #0x200
  417228:	b.eq	4172c0 <ferror@plt+0x15580>  // b.none
  41722c:	add	x0, x19, #0xc20
  417230:	adrp	x1, 445000 <warn@@Base+0xba24>
  417234:	add	x1, x1, #0x58b
  417238:	bl	401a80 <strcat@plt>
  41723c:	b	416c9c <ferror@plt+0x14f5c>
  417240:	adrp	x1, 445000 <warn@@Base+0xba24>
  417244:	add	x1, x1, #0x506
  417248:	b	417208 <ferror@plt+0x154c8>
  41724c:	adrp	x1, 445000 <warn@@Base+0xba24>
  417250:	add	x1, x1, #0x50f
  417254:	b	417208 <ferror@plt+0x154c8>
  417258:	adrp	x1, 445000 <warn@@Base+0xba24>
  41725c:	add	x1, x1, #0x518
  417260:	b	417208 <ferror@plt+0x154c8>
  417264:	adrp	x1, 445000 <warn@@Base+0xba24>
  417268:	add	x1, x1, #0x521
  41726c:	b	417208 <ferror@plt+0x154c8>
  417270:	cmp	w1, #0x5d
  417274:	b.ne	417284 <ferror@plt+0x15544>  // b.any
  417278:	adrp	x1, 445000 <warn@@Base+0xba24>
  41727c:	add	x1, x1, #0x52a
  417280:	b	417208 <ferror@plt+0x154c8>
  417284:	adrp	x1, 445000 <warn@@Base+0xba24>
  417288:	add	x1, x1, #0x53e
  41728c:	b	417208 <ferror@plt+0x154c8>
  417290:	cmp	w0, #0x400
  417294:	b.ne	41722c <ferror@plt+0x154ec>  // b.any
  417298:	add	x0, x19, #0xc20
  41729c:	adrp	x1, 445000 <warn@@Base+0xba24>
  4172a0:	add	x1, x1, #0x582
  4172a4:	bl	401a80 <strcat@plt>
  4172a8:	b	416c9c <ferror@plt+0x14f5c>
  4172ac:	add	x0, x19, #0xc20
  4172b0:	adrp	x1, 445000 <warn@@Base+0xba24>
  4172b4:	add	x1, x1, #0x54c
  4172b8:	bl	401a80 <strcat@plt>
  4172bc:	b	416c9c <ferror@plt+0x14f5c>
  4172c0:	add	x0, x19, #0xc20
  4172c4:	adrp	x1, 445000 <warn@@Base+0xba24>
  4172c8:	add	x1, x1, #0x55b
  4172cc:	bl	401a80 <strcat@plt>
  4172d0:	b	416c9c <ferror@plt+0x14f5c>
  4172d4:	add	x0, x19, #0xc20
  4172d8:	adrp	x1, 445000 <warn@@Base+0xba24>
  4172dc:	add	x1, x1, #0x566
  4172e0:	bl	401a80 <strcat@plt>
  4172e4:	b	416c9c <ferror@plt+0x14f5c>
  4172e8:	and	w25, w20, #0xff000000
  4172ec:	tbnz	w20, #0, 417370 <ferror@plt+0x15630>
  4172f0:	and	w21, w20, #0xffffff
  4172f4:	tbz	w21, #5, 41730c <ferror@plt+0x155cc>
  4172f8:	and	w21, w21, #0xffffffdf
  4172fc:	add	x0, x19, #0xc20
  417300:	adrp	x1, 445000 <warn@@Base+0xba24>
  417304:	add	x1, x1, #0x5c2
  417308:	bl	401a80 <strcat@plt>
  41730c:	mov	w0, #0x3000000             	// #50331648
  417310:	cmp	w25, w0
  417314:	b.eq	4174e4 <ferror@plt+0x157a4>  // b.none
  417318:	b.hi	417388 <ferror@plt+0x15648>  // b.pmore
  41731c:	mov	w0, #0x1000000             	// #16777216
  417320:	cmp	w25, w0
  417324:	b.eq	417400 <ferror@plt+0x156c0>  // b.none
  417328:	mov	w0, #0x2000000             	// #33554432
  41732c:	cmp	w25, w0
  417330:	b.eq	417460 <ferror@plt+0x15720>  // b.none
  417334:	cbz	w25, 4175a4 <ferror@plt+0x15864>
  417338:	adrp	x1, 445000 <warn@@Base+0xba24>
  41733c:	add	x0, x19, #0xc20
  417340:	add	x1, x1, #0x5d9
  417344:	bl	401a80 <strcat@plt>
  417348:	cbz	w21, 416c9c <ferror@plt+0x14f5c>
  41734c:	mov	w2, #0x5                   	// #5
  417350:	adrp	x1, 445000 <warn@@Base+0xba24>
  417354:	mov	x0, #0x0                   	// #0
  417358:	add	x1, x1, #0x5ef
  41735c:	bl	401c70 <dcgettext@plt>
  417360:	mov	x1, x0
  417364:	add	x0, x19, #0xc20
  417368:	bl	401a80 <strcat@plt>
  41736c:	b	416c9c <ferror@plt+0x14f5c>
  417370:	add	x0, x19, #0xc20
  417374:	adrp	x1, 445000 <warn@@Base+0xba24>
  417378:	and	w21, w20, #0xfffffe
  41737c:	add	x1, x1, #0x5a9
  417380:	bl	401a80 <strcat@plt>
  417384:	b	4172f4 <ferror@plt+0x155b4>
  417388:	mov	w0, #0x4000000             	// #67108864
  41738c:	cmp	w25, w0
  417390:	b.eq	4174f8 <ferror@plt+0x157b8>  // b.none
  417394:	mov	w0, #0x5000000             	// #83886080
  417398:	cmp	w25, w0
  41739c:	b.ne	417338 <ferror@plt+0x155f8>  // b.any
  4173a0:	add	x2, x19, #0xc20
  4173a4:	adrp	x1, 445000 <warn@@Base+0xba24>
  4173a8:	mov	x0, x2
  4173ac:	add	x1, x1, #0x6a3
  4173b0:	adrp	x26, 445000 <warn@@Base+0xba24>
  4173b4:	adrp	x27, 445000 <warn@@Base+0xba24>
  4173b8:	bl	401a80 <strcat@plt>
  4173bc:	add	x26, x26, #0x69d
  4173c0:	mov	x2, x0
  4173c4:	add	x27, x27, #0x697
  4173c8:	mov	w25, #0x0                   	// #0
  4173cc:	cbz	w21, 417428 <ferror@plt+0x156e8>
  4173d0:	neg	w0, w21
  4173d4:	and	w0, w0, w21
  4173d8:	bic	w21, w21, w0
  4173dc:	cmp	w0, #0x400, lsl #12
  4173e0:	b.eq	417584 <ferror@plt+0x15844>  // b.none
  4173e4:	b.hi	417568 <ferror@plt+0x15828>  // b.pmore
  4173e8:	cmp	w0, #0x200
  4173ec:	b.eq	41758c <ferror@plt+0x1584c>  // b.none
  4173f0:	cmp	w0, #0x400
  4173f4:	b.eq	417598 <ferror@plt+0x15858>  // b.none
  4173f8:	mov	w25, #0x1                   	// #1
  4173fc:	b	4173cc <ferror@plt+0x1568c>
  417400:	add	x2, x19, #0xc20
  417404:	adrp	x1, 445000 <warn@@Base+0xba24>
  417408:	mov	x0, x2
  41740c:	add	x1, x1, #0x5fb
  417410:	adrp	x26, 445000 <warn@@Base+0xba24>
  417414:	add	x26, x26, #0x60b
  417418:	bl	401a80 <strcat@plt>
  41741c:	mov	x2, x0
  417420:	mov	w25, #0x0                   	// #0
  417424:	cbnz	w21, 417430 <ferror@plt+0x156f0>
  417428:	cbnz	w25, 41734c <ferror@plt+0x1560c>
  41742c:	b	416c9c <ferror@plt+0x14f5c>
  417430:	neg	w0, w21
  417434:	and	w0, w0, w21
  417438:	bic	w21, w21, w0
  41743c:	cmp	w0, #0x4
  417440:	b.ne	417458 <ferror@plt+0x15718>  // b.any
  417444:	mov	x0, x2
  417448:	mov	x1, x26
  41744c:	bl	401a80 <strcat@plt>
  417450:	mov	x2, x0
  417454:	b	417424 <ferror@plt+0x156e4>
  417458:	mov	w25, #0x1                   	// #1
  41745c:	b	417424 <ferror@plt+0x156e4>
  417460:	add	x2, x19, #0xc20
  417464:	adrp	x1, 445000 <warn@@Base+0xba24>
  417468:	mov	x0, x2
  41746c:	add	x1, x1, #0x622
  417470:	adrp	x26, 445000 <warn@@Base+0xba24>
  417474:	adrp	x27, 445000 <warn@@Base+0xba24>
  417478:	bl	401a80 <strcat@plt>
  41747c:	add	x26, x26, #0x632
  417480:	mov	x2, x0
  417484:	add	x27, x27, #0x656
  417488:	mov	w25, #0x0                   	// #0
  41748c:	cbz	w21, 417428 <ferror@plt+0x156e8>
  417490:	neg	w0, w21
  417494:	and	w0, w0, w21
  417498:	bic	w21, w21, w0
  41749c:	cmp	w0, #0x8
  4174a0:	b.eq	4174cc <ferror@plt+0x1578c>  // b.none
  4174a4:	cmp	w0, #0x10
  4174a8:	b.eq	4174d4 <ferror@plt+0x15794>  // b.none
  4174ac:	cmp	w0, #0x4
  4174b0:	b.ne	4174dc <ferror@plt+0x1579c>  // b.any
  4174b4:	adrp	x1, 445000 <warn@@Base+0xba24>
  4174b8:	add	x1, x1, #0x60b
  4174bc:	mov	x0, x2
  4174c0:	bl	401a80 <strcat@plt>
  4174c4:	mov	x2, x0
  4174c8:	b	41748c <ferror@plt+0x1574c>
  4174cc:	mov	x1, x26
  4174d0:	b	4174bc <ferror@plt+0x1577c>
  4174d4:	mov	x1, x27
  4174d8:	b	4174bc <ferror@plt+0x1577c>
  4174dc:	mov	w25, #0x1                   	// #1
  4174e0:	b	41748c <ferror@plt+0x1574c>
  4174e4:	add	x0, x19, #0xc20
  4174e8:	adrp	x1, 445000 <warn@@Base+0xba24>
  4174ec:	add	x1, x1, #0x677
  4174f0:	bl	401a80 <strcat@plt>
  4174f4:	b	416c9c <ferror@plt+0x14f5c>
  4174f8:	add	x2, x19, #0xc20
  4174fc:	adrp	x1, 445000 <warn@@Base+0xba24>
  417500:	mov	x0, x2
  417504:	add	x1, x1, #0x687
  417508:	adrp	x26, 445000 <warn@@Base+0xba24>
  41750c:	adrp	x27, 445000 <warn@@Base+0xba24>
  417510:	bl	401a80 <strcat@plt>
  417514:	add	x26, x26, #0x69d
  417518:	mov	x2, x0
  41751c:	add	x27, x27, #0x697
  417520:	mov	w25, #0x0                   	// #0
  417524:	cbz	w21, 417428 <ferror@plt+0x156e8>
  417528:	neg	w0, w21
  41752c:	and	w0, w0, w21
  417530:	bic	w21, w21, w0
  417534:	cmp	w0, #0x400, lsl #12
  417538:	b.eq	417558 <ferror@plt+0x15818>  // b.none
  41753c:	cmp	w0, #0x800, lsl #12
  417540:	b.ne	417560 <ferror@plt+0x15820>  // b.any
  417544:	mov	x1, x27
  417548:	mov	x0, x2
  41754c:	bl	401a80 <strcat@plt>
  417550:	mov	x2, x0
  417554:	b	417524 <ferror@plt+0x157e4>
  417558:	mov	x1, x26
  41755c:	b	417548 <ferror@plt+0x15808>
  417560:	mov	w25, #0x1                   	// #1
  417564:	b	417524 <ferror@plt+0x157e4>
  417568:	cmp	w0, #0x800, lsl #12
  41756c:	b.ne	4173f8 <ferror@plt+0x156b8>  // b.any
  417570:	mov	x1, x27
  417574:	mov	x0, x2
  417578:	bl	401a80 <strcat@plt>
  41757c:	mov	x2, x0
  417580:	b	4173cc <ferror@plt+0x1568c>
  417584:	mov	x1, x26
  417588:	b	417574 <ferror@plt+0x15834>
  41758c:	adrp	x1, 445000 <warn@@Base+0xba24>
  417590:	add	x1, x1, #0x6b3
  417594:	b	417574 <ferror@plt+0x15834>
  417598:	adrp	x1, 445000 <warn@@Base+0xba24>
  41759c:	add	x1, x1, #0x6c4
  4175a0:	b	417574 <ferror@plt+0x15834>
  4175a4:	add	x2, x19, #0xc20
  4175a8:	adrp	x1, 445000 <warn@@Base+0xba24>
  4175ac:	mov	x0, x2
  4175b0:	add	x1, x1, #0x6d5
  4175b4:	adrp	x26, 445000 <warn@@Base+0xba24>
  4175b8:	adrp	x27, 445000 <warn@@Base+0xba24>
  4175bc:	bl	401a80 <strcat@plt>
  4175c0:	add	x26, x26, #0x734
  4175c4:	mov	x2, x0
  4175c8:	add	x27, x27, #0x760
  4175cc:	mov	w25, #0x0                   	// #0
  4175d0:	cbz	w21, 417428 <ferror@plt+0x156e8>
  4175d4:	neg	w0, w21
  4175d8:	and	w0, w0, w21
  4175dc:	bic	w21, w21, w0
  4175e0:	cmp	w0, #0x80
  4175e4:	b.eq	4176a4 <ferror@plt+0x15964>  // b.none
  4175e8:	b.hi	41762c <ferror@plt+0x158ec>  // b.pmore
  4175ec:	cmp	w0, #0x10
  4175f0:	b.eq	41768c <ferror@plt+0x1594c>  // b.none
  4175f4:	b.hi	417610 <ferror@plt+0x158d0>  // b.pmore
  4175f8:	cmp	w0, #0x4
  4175fc:	b.eq	417668 <ferror@plt+0x15928>  // b.none
  417600:	cmp	w0, #0x8
  417604:	b.eq	417680 <ferror@plt+0x15940>  // b.none
  417608:	mov	w25, #0x1                   	// #1
  41760c:	b	4175d0 <ferror@plt+0x15890>
  417610:	cmp	w0, #0x20
  417614:	b.eq	417698 <ferror@plt+0x15958>  // b.none
  417618:	cmp	w0, #0x40
  41761c:	b.ne	417608 <ferror@plt+0x158c8>  // b.any
  417620:	adrp	x1, 445000 <warn@@Base+0xba24>
  417624:	add	x1, x1, #0x718
  417628:	b	417670 <ferror@plt+0x15930>
  41762c:	cmp	w0, #0x400
  417630:	b.eq	4176b8 <ferror@plt+0x15978>  // b.none
  417634:	b.hi	417654 <ferror@plt+0x15914>  // b.pmore
  417638:	cmp	w0, #0x100
  41763c:	b.eq	4176ac <ferror@plt+0x1596c>  // b.none
  417640:	cmp	w0, #0x200
  417644:	b.ne	417608 <ferror@plt+0x158c8>  // b.any
  417648:	adrp	x1, 445000 <warn@@Base+0xba24>
  41764c:	add	x1, x1, #0x752
  417650:	b	417670 <ferror@plt+0x15930>
  417654:	cmp	w0, #0x800
  417658:	b.ne	417608 <ferror@plt+0x158c8>  // b.any
  41765c:	adrp	x1, 445000 <warn@@Base+0xba24>
  417660:	add	x1, x1, #0x766
  417664:	b	417670 <ferror@plt+0x15930>
  417668:	adrp	x1, 445000 <warn@@Base+0xba24>
  41766c:	add	x1, x1, #0x6e0
  417670:	mov	x0, x2
  417674:	bl	401a80 <strcat@plt>
  417678:	mov	x2, x0
  41767c:	b	4175d0 <ferror@plt+0x15890>
  417680:	adrp	x1, 445000 <warn@@Base+0xba24>
  417684:	add	x1, x1, #0x6f7
  417688:	b	417670 <ferror@plt+0x15930>
  41768c:	adrp	x1, 445000 <warn@@Base+0xba24>
  417690:	add	x1, x1, #0x706
  417694:	b	417670 <ferror@plt+0x15930>
  417698:	adrp	x1, 445000 <warn@@Base+0xba24>
  41769c:	add	x1, x1, #0x5c2
  4176a0:	b	417670 <ferror@plt+0x15930>
  4176a4:	mov	x1, x26
  4176a8:	b	417670 <ferror@plt+0x15930>
  4176ac:	adrp	x1, 445000 <warn@@Base+0xba24>
  4176b0:	add	x1, x1, #0x743
  4176b4:	b	417670 <ferror@plt+0x15930>
  4176b8:	mov	x1, x27
  4176bc:	b	417670 <ferror@plt+0x15930>
  4176c0:	and	w0, w20, #0x7f
  4176c4:	cmp	w0, #0x33
  4176c8:	b.eq	4177d8 <ferror@plt+0x15a98>  // b.none
  4176cc:	b.hi	417730 <ferror@plt+0x159f0>  // b.pmore
  4176d0:	cmp	w0, #0x6
  4176d4:	b.hi	41770c <ferror@plt+0x159cc>  // b.pmore
  4176d8:	cbnz	w0, 4176e8 <ferror@plt+0x159a8>
  4176dc:	adrp	x1, 445000 <warn@@Base+0xba24>
  4176e0:	add	x1, x1, #0x818
  4176e4:	b	41775c <ferror@plt+0x15a1c>
  4176e8:	sub	w0, w0, #0x2
  4176ec:	cmp	w0, #0x4
  4176f0:	b.hi	417754 <ferror@plt+0x15a14>  // b.pmore
  4176f4:	adrp	x1, 459000 <warn@@Base+0x1fa24>
  4176f8:	add	x1, x1, #0x618
  4176fc:	ldrb	w0, [x1, w0, uxtw]
  417700:	adr	x1, 41770c <ferror@plt+0x159cc>
  417704:	add	x0, x1, w0, sxtb #2
  417708:	br	x0
  41770c:	cmp	w0, #0x1f
  417710:	b.eq	4177a8 <ferror@plt+0x15a68>  // b.none
  417714:	cmp	w0, #0x23
  417718:	b.eq	4177b4 <ferror@plt+0x15a74>  // b.none
  41771c:	cmp	w0, #0x19
  417720:	b.ne	4176dc <ferror@plt+0x1599c>  // b.any
  417724:	adrp	x1, 445000 <warn@@Base+0xba24>
  417728:	add	x1, x1, #0x784
  41772c:	b	41775c <ferror@plt+0x15a1c>
  417730:	sub	w0, w0, #0x64
  417734:	cmp	w0, #0x7
  417738:	b.hi	4176dc <ferror@plt+0x1599c>  // b.pmore
  41773c:	adrp	x1, 459000 <warn@@Base+0x1fa24>
  417740:	add	x1, x1, #0x620
  417744:	ldrb	w0, [x1, w0, uxtw]
  417748:	adr	x1, 417754 <ferror@plt+0x15a14>
  41774c:	add	x0, x1, w0, sxtb #2
  417750:	br	x0
  417754:	adrp	x1, 445000 <warn@@Base+0xba24>
  417758:	add	x1, x1, #0x774
  41775c:	add	x0, x19, #0xc20
  417760:	bl	401a80 <strcat@plt>
  417764:	tbz	w20, #7, 416c9c <ferror@plt+0x14f5c>
  417768:	add	x21, x19, #0xc20
  41776c:	mov	x0, x21
  417770:	bl	401900 <strlen@plt>
  417774:	mov	x2, #0x3ff                 	// #1023
  417778:	adrp	x1, 445000 <warn@@Base+0xba24>
  41777c:	sub	x2, x2, x0
  417780:	add	x1, x1, #0x828
  417784:	mov	x0, x21
  417788:	bl	401c50 <strncat@plt>
  41778c:	b	416c9c <ferror@plt+0x14f5c>
  417790:	adrp	x1, 445000 <warn@@Base+0xba24>
  417794:	add	x1, x1, #0x77c
  417798:	b	41775c <ferror@plt+0x15a1c>
  41779c:	adrp	x1, 445000 <warn@@Base+0xba24>
  4177a0:	add	x1, x1, #0x78d
  4177a4:	b	41775c <ferror@plt+0x15a1c>
  4177a8:	adrp	x1, 445000 <warn@@Base+0xba24>
  4177ac:	add	x1, x1, #0x795
  4177b0:	b	41775c <ferror@plt+0x15a1c>
  4177b4:	adrp	x1, 445000 <warn@@Base+0xba24>
  4177b8:	add	x1, x1, #0x79e
  4177bc:	b	41775c <ferror@plt+0x15a1c>
  4177c0:	adrp	x1, 445000 <warn@@Base+0xba24>
  4177c4:	add	x1, x1, #0x7a7
  4177c8:	b	41775c <ferror@plt+0x15a1c>
  4177cc:	adrp	x1, 445000 <warn@@Base+0xba24>
  4177d0:	add	x1, x1, #0x7af
  4177d4:	b	41775c <ferror@plt+0x15a1c>
  4177d8:	adrp	x1, 445000 <warn@@Base+0xba24>
  4177dc:	add	x1, x1, #0x7b7
  4177e0:	b	41775c <ferror@plt+0x15a1c>
  4177e4:	adrp	x1, 445000 <warn@@Base+0xba24>
  4177e8:	add	x1, x1, #0x7c0
  4177ec:	b	41775c <ferror@plt+0x15a1c>
  4177f0:	adrp	x1, 445000 <warn@@Base+0xba24>
  4177f4:	add	x1, x1, #0x7c8
  4177f8:	b	41775c <ferror@plt+0x15a1c>
  4177fc:	adrp	x1, 445000 <warn@@Base+0xba24>
  417800:	add	x1, x1, #0x7d2
  417804:	b	41775c <ferror@plt+0x15a1c>
  417808:	adrp	x1, 445000 <warn@@Base+0xba24>
  41780c:	add	x1, x1, #0x7dc
  417810:	b	41775c <ferror@plt+0x15a1c>
  417814:	adrp	x1, 445000 <warn@@Base+0xba24>
  417818:	add	x1, x1, #0x7e6
  41781c:	b	41775c <ferror@plt+0x15a1c>
  417820:	adrp	x1, 445000 <warn@@Base+0xba24>
  417824:	add	x1, x1, #0x7f0
  417828:	b	41775c <ferror@plt+0x15a1c>
  41782c:	adrp	x1, 445000 <warn@@Base+0xba24>
  417830:	add	x1, x1, #0x7fa
  417834:	b	41775c <ferror@plt+0x15a1c>
  417838:	adrp	x1, 445000 <warn@@Base+0xba24>
  41783c:	add	x1, x1, #0x804
  417840:	b	41775c <ferror@plt+0x15a1c>
  417844:	adrp	x1, 445000 <warn@@Base+0xba24>
  417848:	add	x1, x1, #0x80e
  41784c:	b	41775c <ferror@plt+0x15a1c>
  417850:	tbz	w20, #0, 417864 <ferror@plt+0x15b24>
  417854:	adrp	x1, 445000 <warn@@Base+0xba24>
  417858:	add	x0, x19, #0xc20
  41785c:	add	x1, x1, #0x835
  417860:	bl	401a80 <strcat@plt>
  417864:	tbz	w20, #1, 417878 <ferror@plt+0x15b38>
  417868:	adrp	x1, 445000 <warn@@Base+0xba24>
  41786c:	add	x0, x19, #0xc20
  417870:	add	x1, x1, #0x83b
  417874:	bl	401a80 <strcat@plt>
  417878:	tbz	w20, #4, 41788c <ferror@plt+0x15b4c>
  41787c:	adrp	x1, 445000 <warn@@Base+0xba24>
  417880:	add	x0, x19, #0xc20
  417884:	add	x1, x1, #0x843
  417888:	bl	401a80 <strcat@plt>
  41788c:	tbz	w20, #5, 416c9c <ferror@plt+0x14f5c>
  417890:	add	x0, x19, #0xc20
  417894:	adrp	x1, 445000 <warn@@Base+0xba24>
  417898:	add	x1, x1, #0x850
  41789c:	bl	401a80 <strcat@plt>
  4178a0:	b	416c9c <ferror@plt+0x14f5c>
  4178a4:	and	w1, w20, #0xff000000
  4178a8:	mov	w2, #0x4000000             	// #67108864
  4178ac:	cmp	w1, w2
  4178b0:	b.eq	4179b0 <ferror@plt+0x15c70>  // b.none
  4178b4:	b.hi	41790c <ferror@plt+0x15bcc>  // b.pmore
  4178b8:	mov	w2, #0x2000000             	// #33554432
  4178bc:	cmp	w1, w2
  4178c0:	b.eq	417968 <ferror@plt+0x15c28>  // b.none
  4178c4:	b.hi	4178ec <ferror@plt+0x15bac>  // b.pmore
  4178c8:	cbz	w1, 416c9c <ferror@plt+0x14f5c>
  4178cc:	mov	w0, #0x1000000             	// #16777216
  4178d0:	cmp	w1, w0
  4178d4:	b.eq	41799c <ferror@plt+0x15c5c>  // b.none
  4178d8:	add	x0, x19, #0xc20
  4178dc:	adrp	x1, 445000 <warn@@Base+0xba24>
  4178e0:	add	x1, x1, #0x85d
  4178e4:	bl	401a80 <strcat@plt>
  4178e8:	b	416c9c <ferror@plt+0x14f5c>
  4178ec:	mov	w0, #0x3000000             	// #50331648
  4178f0:	cmp	w1, w0
  4178f4:	b.ne	4178d8 <ferror@plt+0x15b98>  // b.any
  4178f8:	add	x0, x19, #0xc20
  4178fc:	adrp	x1, 445000 <warn@@Base+0xba24>
  417900:	add	x1, x1, #0x895
  417904:	bl	401a80 <strcat@plt>
  417908:	b	416c9c <ferror@plt+0x14f5c>
  41790c:	mov	w2, #0x7000000             	// #117440512
  417910:	cmp	w1, w2
  417914:	b.eq	41798c <ferror@plt+0x15c4c>  // b.none
  417918:	b.hi	417948 <ferror@plt+0x15c08>  // b.pmore
  41791c:	mov	w0, #0x5000000             	// #83886080
  417920:	cmp	w1, w0
  417924:	b.eq	417978 <ferror@plt+0x15c38>  // b.none
  417928:	mov	w0, #0x6000000             	// #100663296
  41792c:	cmp	w1, w0
  417930:	b.ne	4178d8 <ferror@plt+0x15b98>  // b.any
  417934:	add	x0, x19, #0xc20
  417938:	adrp	x1, 445000 <warn@@Base+0xba24>
  41793c:	add	x1, x1, #0x88d
  417940:	bl	401a80 <strcat@plt>
  417944:	b	416c9c <ferror@plt+0x14f5c>
  417948:	mov	w0, #0x8000000             	// #134217728
  41794c:	cmp	w1, w0
  417950:	b.ne	4178d8 <ferror@plt+0x15b98>  // b.any
  417954:	add	x0, x19, #0xc20
  417958:	adrp	x1, 445000 <warn@@Base+0xba24>
  41795c:	add	x1, x1, #0x87d
  417960:	bl	401a80 <strcat@plt>
  417964:	b	416c9c <ferror@plt+0x14f5c>
  417968:	adrp	x1, 445000 <warn@@Base+0xba24>
  41796c:	add	x1, x1, #0x865
  417970:	bl	401a80 <strcat@plt>
  417974:	b	416c9c <ferror@plt+0x14f5c>
  417978:	add	x0, x19, #0xc20
  41797c:	adrp	x1, 445000 <warn@@Base+0xba24>
  417980:	add	x1, x1, #0x86d
  417984:	bl	401a80 <strcat@plt>
  417988:	b	416c9c <ferror@plt+0x14f5c>
  41798c:	adrp	x1, 445000 <warn@@Base+0xba24>
  417990:	add	x1, x1, #0x875
  417994:	bl	401a80 <strcat@plt>
  417998:	b	416c9c <ferror@plt+0x14f5c>
  41799c:	add	x0, x19, #0xc20
  4179a0:	adrp	x1, 445000 <warn@@Base+0xba24>
  4179a4:	add	x1, x1, #0x885
  4179a8:	bl	401a80 <strcat@plt>
  4179ac:	b	416c9c <ferror@plt+0x14f5c>
  4179b0:	adrp	x1, 445000 <warn@@Base+0xba24>
  4179b4:	add	x1, x1, #0x89e
  4179b8:	bl	401a80 <strcat@plt>
  4179bc:	b	416c9c <ferror@plt+0x14f5c>
  4179c0:	and	w0, w20, #0x3ff8000
  4179c4:	mov	w1, #0x1000000             	// #16777216
  4179c8:	and	w0, w0, #0xff81ffff
  4179cc:	cmp	w0, w1
  4179d0:	b.ne	4179e8 <ferror@plt+0x15ca8>  // b.any
  4179d4:	add	x0, x19, #0xc20
  4179d8:	adrp	x1, 445000 <warn@@Base+0xba24>
  4179dc:	add	x1, x1, #0x8a7
  4179e0:	bl	401a80 <strcat@plt>
  4179e4:	b	416c9c <ferror@plt+0x14f5c>
  4179e8:	cmp	w0, #0x810, lsl #12
  4179ec:	b.ne	417a04 <ferror@plt+0x15cc4>  // b.any
  4179f0:	add	x0, x19, #0xc20
  4179f4:	adrp	x1, 445000 <warn@@Base+0xba24>
  4179f8:	add	x1, x1, #0x8b0
  4179fc:	bl	401a80 <strcat@plt>
  417a00:	b	416c9c <ferror@plt+0x14f5c>
  417a04:	mov	w1, #0x2000000             	// #33554432
  417a08:	cmp	w0, w1
  417a0c:	b.ne	417a24 <ferror@plt+0x15ce4>  // b.any
  417a10:	add	x0, x19, #0xc20
  417a14:	adrp	x1, 445000 <warn@@Base+0xba24>
  417a18:	add	x1, x1, #0x8b8
  417a1c:	bl	401a80 <strcat@plt>
  417a20:	b	416c9c <ferror@plt+0x14f5c>
  417a24:	mov	w2, #0x5                   	// #5
  417a28:	adrp	x1, 446000 <warn@@Base+0xca24>
  417a2c:	mov	x0, #0x0                   	// #0
  417a30:	add	x1, x1, #0x312
  417a34:	bl	401c70 <dcgettext@plt>
  417a38:	mov	x25, x0
  417a3c:	mov	w2, #0x5                   	// #5
  417a40:	adrp	x1, 445000 <warn@@Base+0xba24>
  417a44:	mov	x0, #0x0                   	// #0
  417a48:	add	x1, x1, #0x8c1
  417a4c:	bl	401c70 <dcgettext@plt>
  417a50:	mov	x21, x0
  417a54:	and	w1, w20, #0xf
  417a58:	sub	w1, w1, #0x1
  417a5c:	cmp	w1, #0x6
  417a60:	b.hi	417af8 <ferror@plt+0x15db8>  // b.pmore
  417a64:	adrp	x0, 465000 <warn@@Base+0x2ba24>
  417a68:	add	x0, x0, #0x538
  417a6c:	add	x2, x0, #0xde8
  417a70:	add	x0, x0, #0xe20
  417a74:	ldr	x25, [x2, x1, lsl #3]
  417a78:	ldr	x26, [x0, x1, lsl #3]
  417a7c:	add	x2, x19, #0xc20
  417a80:	mov	x0, x2
  417a84:	adrp	x1, 445000 <warn@@Base+0xba24>
  417a88:	add	x1, x1, #0x8cd
  417a8c:	bl	401a80 <strcat@plt>
  417a90:	mov	x1, x25
  417a94:	bl	401a80 <strcat@plt>
  417a98:	cbz	x26, 417aa4 <ferror@plt+0x15d64>
  417a9c:	mov	x1, x26
  417aa0:	bl	401a80 <strcat@plt>
  417aa4:	tbz	w20, #6, 417ab8 <ferror@plt+0x15d78>
  417aa8:	adrp	x1, 445000 <warn@@Base+0xba24>
  417aac:	add	x0, x19, #0xc20
  417ab0:	add	x1, x1, #0x8d8
  417ab4:	bl	401a80 <strcat@plt>
  417ab8:	and	w0, w20, #0x30
  417abc:	cmp	w0, #0x20
  417ac0:	b.eq	417b14 <ferror@plt+0x15dd4>  // b.none
  417ac4:	b.hi	417b00 <ferror@plt+0x15dc0>  // b.pmore
  417ac8:	cbz	w0, 416c9c <ferror@plt+0x14f5c>
  417acc:	cmp	w0, #0x10
  417ad0:	b.eq	417b20 <ferror@plt+0x15de0>  // b.none
  417ad4:	cbz	x21, 416c9c <ferror@plt+0x14f5c>
  417ad8:	add	x2, x19, #0xc20
  417adc:	adrp	x1, 442000 <warn@@Base+0x8a24>
  417ae0:	mov	x0, x2
  417ae4:	add	x1, x1, #0x6d0
  417ae8:	bl	401a80 <strcat@plt>
  417aec:	mov	x1, x21
  417af0:	bl	401a80 <strcat@plt>
  417af4:	b	416c9c <ferror@plt+0x14f5c>
  417af8:	mov	x26, #0x0                   	// #0
  417afc:	b	417a7c <ferror@plt+0x15d3c>
  417b00:	cmp	w0, #0x30
  417b04:	b.ne	417ad4 <ferror@plt+0x15d94>  // b.any
  417b08:	adrp	x21, 445000 <warn@@Base+0xba24>
  417b0c:	add	x21, x21, #0x20a
  417b10:	b	417ad8 <ferror@plt+0x15d98>
  417b14:	adrp	x21, 445000 <warn@@Base+0xba24>
  417b18:	add	x21, x21, #0x205
  417b1c:	b	417ad8 <ferror@plt+0x15d98>
  417b20:	adrp	x21, 445000 <warn@@Base+0xba24>
  417b24:	add	x21, x21, #0x8c9
  417b28:	b	417ad8 <ferror@plt+0x15d98>
  417b2c:	and	w1, w20, #0xff000000
  417b30:	mov	w2, #0x4000000             	// #67108864
  417b34:	cmp	w1, w2
  417b38:	b.eq	417bc4 <ferror@plt+0x15e84>  // b.none
  417b3c:	b.hi	417b78 <ferror@plt+0x15e38>  // b.pmore
  417b40:	mov	w0, #0x1000000             	// #16777216
  417b44:	cmp	w1, w0
  417b48:	b.eq	417bac <ferror@plt+0x15e6c>  // b.none
  417b4c:	mov	w0, #0x2000000             	// #33554432
  417b50:	cmp	w1, w0
  417b54:	b.eq	417bb8 <ferror@plt+0x15e78>  // b.none
  417b58:	cbz	w1, 417b9c <ferror@plt+0x15e5c>
  417b5c:	adrp	x1, 445000 <warn@@Base+0xba24>
  417b60:	add	x1, x1, #0x91b
  417b64:	mov	w2, #0x5                   	// #5
  417b68:	mov	x0, #0x0                   	// #0
  417b6c:	bl	401c70 <dcgettext@plt>
  417b70:	mov	x1, x0
  417b74:	b	417ba4 <ferror@plt+0x15e64>
  417b78:	mov	w0, #0x8000000             	// #134217728
  417b7c:	cmp	w1, w0
  417b80:	b.eq	417c08 <ferror@plt+0x15ec8>  // b.none
  417b84:	mov	w0, #0x10000000            	// #268435456
  417b88:	cmp	w1, w0
  417b8c:	b.ne	417b5c <ferror@plt+0x15e1c>  // b.any
  417b90:	adrp	x1, 445000 <warn@@Base+0xba24>
  417b94:	add	x1, x1, #0x912
  417b98:	b	417ba4 <ferror@plt+0x15e64>
  417b9c:	adrp	x1, 445000 <warn@@Base+0xba24>
  417ba0:	add	x1, x1, #0x8e0
  417ba4:	add	x0, x19, #0xc20
  417ba8:	b	417bcc <ferror@plt+0x15e8c>
  417bac:	adrp	x1, 445000 <warn@@Base+0xba24>
  417bb0:	add	x1, x1, #0x8ee
  417bb4:	b	417ba4 <ferror@plt+0x15e64>
  417bb8:	adrp	x1, 445000 <warn@@Base+0xba24>
  417bbc:	add	x1, x1, #0x8f7
  417bc0:	b	417ba4 <ferror@plt+0x15e64>
  417bc4:	adrp	x1, 445000 <warn@@Base+0xba24>
  417bc8:	add	x1, x1, #0x900
  417bcc:	bl	401a80 <strcat@plt>
  417bd0:	and	w0, w20, #0xff0000
  417bd4:	cmp	w0, #0x20, lsl #12
  417bd8:	b.eq	417cbc <ferror@plt+0x15f7c>  // b.none
  417bdc:	b.hi	417c14 <ferror@plt+0x15ed4>  // b.pmore
  417be0:	cbz	w0, 417c40 <ferror@plt+0x15f00>
  417be4:	cmp	w0, #0x10, lsl #12
  417be8:	b.eq	417c30 <ferror@plt+0x15ef0>  // b.none
  417bec:	adrp	x1, 445000 <warn@@Base+0xba24>
  417bf0:	add	x1, x1, #0x97f
  417bf4:	mov	w2, #0x5                   	// #5
  417bf8:	mov	x0, #0x0                   	// #0
  417bfc:	bl	401c70 <dcgettext@plt>
  417c00:	mov	x1, x0
  417c04:	b	417c38 <ferror@plt+0x15ef8>
  417c08:	adrp	x1, 445000 <warn@@Base+0xba24>
  417c0c:	add	x1, x1, #0x909
  417c10:	b	417ba4 <ferror@plt+0x15e64>
  417c14:	cmp	w0, #0x30, lsl #12
  417c18:	b.eq	417cc8 <ferror@plt+0x15f88>  // b.none
  417c1c:	cmp	w0, #0x60, lsl #12
  417c20:	b.ne	417bec <ferror@plt+0x15eac>  // b.any
  417c24:	adrp	x1, 445000 <warn@@Base+0xba24>
  417c28:	add	x1, x1, #0x96c
  417c2c:	b	417c38 <ferror@plt+0x15ef8>
  417c30:	adrp	x1, 445000 <warn@@Base+0xba24>
  417c34:	add	x1, x1, #0x934
  417c38:	add	x0, x19, #0xc20
  417c3c:	bl	401a80 <strcat@plt>
  417c40:	tbz	w20, #8, 417c54 <ferror@plt+0x15f14>
  417c44:	adrp	x1, 445000 <warn@@Base+0xba24>
  417c48:	add	x0, x19, #0xc20
  417c4c:	add	x1, x1, #0x998
  417c50:	bl	401a80 <strcat@plt>
  417c54:	ands	w25, w20, #0xff
  417c58:	b.eq	417c7c <ferror@plt+0x15f3c>  // b.none
  417c5c:	add	x21, x19, #0xc20
  417c60:	mov	x0, x21
  417c64:	bl	401900 <strlen@plt>
  417c68:	adrp	x1, 445000 <warn@@Base+0xba24>
  417c6c:	mov	w2, w25
  417c70:	add	x1, x1, #0x9ac
  417c74:	add	x0, x21, x0
  417c78:	bl	401980 <sprintf@plt>
  417c7c:	ands	w26, w20, #0xfe00
  417c80:	b.eq	416c9c <ferror@plt+0x14f5c>  // b.none
  417c84:	add	x25, x19, #0xc20
  417c88:	mov	x0, x25
  417c8c:	bl	401900 <strlen@plt>
  417c90:	mov	w2, #0x5                   	// #5
  417c94:	mov	x21, x0
  417c98:	adrp	x1, 445000 <warn@@Base+0xba24>
  417c9c:	mov	x0, #0x0                   	// #0
  417ca0:	add	x1, x1, #0x9c7
  417ca4:	bl	401c70 <dcgettext@plt>
  417ca8:	mov	w2, w26
  417cac:	mov	x1, x0
  417cb0:	add	x0, x25, x21
  417cb4:	bl	401980 <sprintf@plt>
  417cb8:	b	416c9c <ferror@plt+0x14f5c>
  417cbc:	adrp	x1, 445000 <warn@@Base+0xba24>
  417cc0:	add	x1, x1, #0x946
  417cc4:	b	417c38 <ferror@plt+0x15ef8>
  417cc8:	adrp	x1, 445000 <warn@@Base+0xba24>
  417ccc:	add	x1, x1, #0x959
  417cd0:	b	417c38 <ferror@plt+0x15ef8>
  417cd4:	tbz	w20, #31, 417ce8 <ferror@plt+0x15fa8>
  417cd8:	adrp	x1, 445000 <warn@@Base+0xba24>
  417cdc:	add	x0, x19, #0xc20
  417ce0:	add	x1, x1, #0x9e1
  417ce4:	bl	401a80 <strcat@plt>
  417ce8:	tbz	w20, #16, 417d0c <ferror@plt+0x15fcc>
  417cec:	mov	w2, #0x5                   	// #5
  417cf0:	adrp	x1, 445000 <warn@@Base+0xba24>
  417cf4:	mov	x0, #0x0                   	// #0
  417cf8:	add	x1, x1, #0x9e7
  417cfc:	bl	401c70 <dcgettext@plt>
  417d00:	mov	x1, x0
  417d04:	add	x0, x19, #0xc20
  417d08:	bl	401a80 <strcat@plt>
  417d0c:	tbz	w20, #15, 416c9c <ferror@plt+0x14f5c>
  417d10:	mov	w2, #0x5                   	// #5
  417d14:	adrp	x1, 445000 <warn@@Base+0xba24>
  417d18:	mov	x0, #0x0                   	// #0
  417d1c:	add	x1, x1, #0x9f5
  417d20:	bl	401c70 <dcgettext@plt>
  417d24:	mov	x1, x0
  417d28:	add	x0, x19, #0xc20
  417d2c:	bl	401a80 <strcat@plt>
  417d30:	b	416c9c <ferror@plt+0x14f5c>
  417d34:	ands	w0, w20, #0x3
  417d38:	b.eq	416c9c <ferror@plt+0x14f5c>  // b.none
  417d3c:	mov	x1, #0x202c                	// #8236
  417d40:	add	w0, w0, #0x30
  417d44:	movk	x1, #0x6261, lsl #16
  417d48:	movk	x1, #0x7669, lsl #32
  417d4c:	movk	x1, #0x30, lsl #48
  417d50:	str	x1, [sp, #104]
  417d54:	add	x1, sp, #0x68
  417d58:	strb	w0, [sp, #110]
  417d5c:	add	x0, x19, #0xc20
  417d60:	bl	401a80 <strcat@plt>
  417d64:	b	416c9c <ferror@plt+0x14f5c>
  417d68:	and	w1, w20, #0xf0000000
  417d6c:	mov	w0, #0xf0000000            	// #-268435456
  417d70:	cmp	w1, w0
  417d74:	b.ne	417d88 <ferror@plt+0x16048>  // b.any
  417d78:	adrp	x1, 445000 <warn@@Base+0xba24>
  417d7c:	add	x0, x19, #0xc20
  417d80:	add	x1, x1, #0xa07
  417d84:	bl	401a80 <strcat@plt>
  417d88:	tbz	w20, #20, 417d9c <ferror@plt+0x1605c>
  417d8c:	adrp	x1, 445000 <warn@@Base+0xba24>
  417d90:	add	x0, x19, #0xc20
  417d94:	add	x1, x1, #0xa13
  417d98:	bl	401a80 <strcat@plt>
  417d9c:	tst	x20, #0x3
  417da0:	b.ne	417db4 <ferror@plt+0x16074>  // b.any
  417da4:	adrp	x1, 445000 <warn@@Base+0xba24>
  417da8:	add	x0, x19, #0xc20
  417dac:	add	x1, x1, #0xa25
  417db0:	bl	401a80 <strcat@plt>
  417db4:	tst	x20, #0x60
  417db8:	b.ne	417dcc <ferror@plt+0x1608c>  // b.any
  417dbc:	adrp	x1, 445000 <warn@@Base+0xba24>
  417dc0:	add	x0, x19, #0xc20
  417dc4:	add	x1, x1, #0xa34
  417dc8:	bl	401a80 <strcat@plt>
  417dcc:	tst	x20, #0x300
  417dd0:	b.ne	417de4 <ferror@plt+0x160a4>  // b.any
  417dd4:	adrp	x1, 445000 <warn@@Base+0xba24>
  417dd8:	add	x0, x19, #0xc20
  417ddc:	add	x1, x1, #0xa46
  417de0:	bl	401a80 <strcat@plt>
  417de4:	tst	x20, #0xc00
  417de8:	b.ne	417dfc <ferror@plt+0x160bc>  // b.any
  417dec:	adrp	x1, 445000 <warn@@Base+0xba24>
  417df0:	add	x0, x19, #0xc20
  417df4:	add	x1, x1, #0xa54
  417df8:	bl	401a80 <strcat@plt>
  417dfc:	tst	x20, #0x3000
  417e00:	b.ne	417e14 <ferror@plt+0x160d4>  // b.any
  417e04:	adrp	x1, 445000 <warn@@Base+0xba24>
  417e08:	add	x0, x19, #0xc20
  417e0c:	add	x1, x1, #0xa63
  417e10:	bl	401a80 <strcat@plt>
  417e14:	tst	x20, #0xc000
  417e18:	b.ne	417e2c <ferror@plt+0x160ec>  // b.any
  417e1c:	adrp	x1, 445000 <warn@@Base+0xba24>
  417e20:	add	x0, x19, #0xc20
  417e24:	add	x1, x1, #0xa71
  417e28:	bl	401a80 <strcat@plt>
  417e2c:	adrp	x25, 445000 <warn@@Base+0xba24>
  417e30:	adrp	x26, 445000 <warn@@Base+0xba24>
  417e34:	and	w21, w20, #0xffff
  417e38:	add	x25, x25, #0xadc
  417e3c:	add	x2, x19, #0xc20
  417e40:	add	x26, x26, #0xafe
  417e44:	cbz	w21, 416c9c <ferror@plt+0x14f5c>
  417e48:	neg	w0, w21
  417e4c:	and	w0, w0, w21
  417e50:	cmp	w0, #0x400
  417e54:	b.eq	417f34 <ferror@plt+0x161f4>  // b.none
  417e58:	b.hi	417ea8 <ferror@plt+0x16168>  // b.pmore
  417e5c:	cmp	w0, #0x40
  417e60:	b.eq	417f1c <ferror@plt+0x161dc>  // b.none
  417e64:	b.hi	417e8c <ferror@plt+0x1614c>  // b.pmore
  417e68:	cmp	w0, #0x2
  417e6c:	b.eq	417f04 <ferror@plt+0x161c4>  // b.none
  417e70:	cmp	w0, #0x20
  417e74:	b.eq	417f10 <ferror@plt+0x161d0>  // b.none
  417e78:	cmp	w0, #0x1
  417e7c:	b.eq	417eec <ferror@plt+0x161ac>  // b.none
  417e80:	sub	w0, w21, #0x1
  417e84:	and	w21, w21, w0
  417e88:	b	417e44 <ferror@plt+0x16104>
  417e8c:	cmp	w0, #0x100
  417e90:	b.eq	417f28 <ferror@plt+0x161e8>  // b.none
  417e94:	cmp	w0, #0x200
  417e98:	b.ne	417e80 <ferror@plt+0x16140>  // b.any
  417e9c:	adrp	x1, 445000 <warn@@Base+0xba24>
  417ea0:	add	x1, x1, #0xad2
  417ea4:	b	417ef4 <ferror@plt+0x161b4>
  417ea8:	cmp	w0, #0x2, lsl #12
  417eac:	b.eq	417f48 <ferror@plt+0x16208>  // b.none
  417eb0:	b.hi	417ed0 <ferror@plt+0x16190>  // b.pmore
  417eb4:	cmp	w0, #0x800
  417eb8:	b.eq	417f3c <ferror@plt+0x161fc>  // b.none
  417ebc:	cmp	w0, #0x1, lsl #12
  417ec0:	b.ne	417e80 <ferror@plt+0x16140>  // b.any
  417ec4:	adrp	x1, 445000 <warn@@Base+0xba24>
  417ec8:	add	x1, x1, #0xaf3
  417ecc:	b	417ef4 <ferror@plt+0x161b4>
  417ed0:	cmp	w0, #0x4, lsl #12
  417ed4:	b.eq	417f50 <ferror@plt+0x16210>  // b.none
  417ed8:	cmp	w0, #0x8, lsl #12
  417edc:	b.ne	417e80 <ferror@plt+0x16140>  // b.any
  417ee0:	adrp	x1, 445000 <warn@@Base+0xba24>
  417ee4:	add	x1, x1, #0xb13
  417ee8:	b	417ef4 <ferror@plt+0x161b4>
  417eec:	adrp	x1, 445000 <warn@@Base+0xba24>
  417ef0:	add	x1, x1, #0xa7f
  417ef4:	mov	x0, x2
  417ef8:	bl	401a80 <strcat@plt>
  417efc:	mov	x2, x0
  417f00:	b	417e80 <ferror@plt+0x16140>
  417f04:	adrp	x1, 445000 <warn@@Base+0xba24>
  417f08:	add	x1, x1, #0xa96
  417f0c:	b	417ef4 <ferror@plt+0x161b4>
  417f10:	adrp	x1, 445000 <warn@@Base+0xba24>
  417f14:	add	x1, x1, #0xaad
  417f18:	b	417ef4 <ferror@plt+0x161b4>
  417f1c:	adrp	x1, 445000 <warn@@Base+0xba24>
  417f20:	add	x1, x1, #0xaba
  417f24:	b	417ef4 <ferror@plt+0x161b4>
  417f28:	adrp	x1, 445000 <warn@@Base+0xba24>
  417f2c:	add	x1, x1, #0xac7
  417f30:	b	417ef4 <ferror@plt+0x161b4>
  417f34:	mov	x1, x25
  417f38:	b	417ef4 <ferror@plt+0x161b4>
  417f3c:	adrp	x1, 445000 <warn@@Base+0xba24>
  417f40:	add	x1, x1, #0xae8
  417f44:	b	417ef4 <ferror@plt+0x161b4>
  417f48:	mov	x1, x26
  417f4c:	b	417ef4 <ferror@plt+0x161b4>
  417f50:	adrp	x1, 445000 <warn@@Base+0xba24>
  417f54:	add	x1, x1, #0xb08
  417f58:	b	417ef4 <ferror@plt+0x161b4>
  417f5c:	mov	w1, #0x40000000            	// #1073741824
  417f60:	cmp	w0, w1
  417f64:	b.eq	417f88 <ferror@plt+0x16248>  // b.none
  417f68:	mov	w1, #0x60000000            	// #1610612736
  417f6c:	cmp	w0, w1
  417f70:	b.ne	4171dc <ferror@plt+0x1549c>  // b.any
  417f74:	add	x0, x19, #0xc20
  417f78:	adrp	x1, 445000 <warn@@Base+0xba24>
  417f7c:	add	x1, x1, #0xb1d
  417f80:	bl	401a80 <strcat@plt>
  417f84:	b	416c9c <ferror@plt+0x14f5c>
  417f88:	add	x0, x19, #0xc20
  417f8c:	adrp	x1, 445000 <warn@@Base+0xba24>
  417f90:	add	x1, x1, #0xb28
  417f94:	bl	401a80 <strcat@plt>
  417f98:	b	416c9c <ferror@plt+0x14f5c>
  417f9c:	add	x0, x19, #0xc20
  417fa0:	adrp	x1, 445000 <warn@@Base+0xba24>
  417fa4:	add	x1, x1, #0xb33
  417fa8:	bl	401a80 <strcat@plt>
  417fac:	b	416c9c <ferror@plt+0x14f5c>
  417fb0:	add	x0, x19, #0xc20
  417fb4:	adrp	x1, 445000 <warn@@Base+0xba24>
  417fb8:	add	x1, x1, #0xb3c
  417fbc:	bl	401a80 <strcat@plt>
  417fc0:	b	416c9c <ferror@plt+0x14f5c>
  417fc4:	add	x0, x19, #0xc20
  417fc8:	adrp	x1, 445000 <warn@@Base+0xba24>
  417fcc:	add	x1, x1, #0xb45
  417fd0:	bl	401a80 <strcat@plt>
  417fd4:	b	416c9c <ferror@plt+0x14f5c>
  417fd8:	add	x0, x19, #0xc20
  417fdc:	adrp	x1, 445000 <warn@@Base+0xba24>
  417fe0:	add	x1, x1, #0xb4d
  417fe4:	bl	401a80 <strcat@plt>
  417fe8:	b	416c9c <ferror@plt+0x14f5c>
  417fec:	tst	x20, #0x30000000
  417ff0:	b.ne	416c9c <ferror@plt+0x14f5c>  // b.any
  417ff4:	add	x0, x19, #0xc20
  417ff8:	adrp	x1, 445000 <warn@@Base+0xba24>
  417ffc:	add	x1, x1, #0xb78
  418000:	bl	401a80 <strcat@plt>
  418004:	b	416c9c <ferror@plt+0x14f5c>
  418008:	tbz	w20, #0, 41801c <ferror@plt+0x162dc>
  41800c:	adrp	x1, 445000 <warn@@Base+0xba24>
  418010:	add	x0, x19, #0xc20
  418014:	add	x1, x1, #0xb7f
  418018:	bl	401a80 <strcat@plt>
  41801c:	tbz	w20, #1, 418030 <ferror@plt+0x162f0>
  418020:	adrp	x1, 445000 <warn@@Base+0xba24>
  418024:	add	x0, x19, #0xc20
  418028:	add	x1, x1, #0xb8b
  41802c:	bl	401a80 <strcat@plt>
  418030:	tbz	w20, #2, 418044 <ferror@plt+0x16304>
  418034:	adrp	x1, 445000 <warn@@Base+0xba24>
  418038:	add	x0, x19, #0xc20
  41803c:	add	x1, x1, #0xb91
  418040:	bl	401a80 <strcat@plt>
  418044:	tbz	w20, #4, 418058 <ferror@plt+0x16318>
  418048:	adrp	x1, 445000 <warn@@Base+0xba24>
  41804c:	add	x0, x19, #0xc20
  418050:	add	x1, x1, #0xb98
  418054:	bl	401a80 <strcat@plt>
  418058:	tbz	w20, #5, 41806c <ferror@plt+0x1632c>
  41805c:	adrp	x1, 445000 <warn@@Base+0xba24>
  418060:	add	x0, x19, #0xc20
  418064:	add	x1, x1, #0xba8
  418068:	bl	401a80 <strcat@plt>
  41806c:	tbz	w20, #7, 418080 <ferror@plt+0x16340>
  418070:	adrp	x1, 445000 <warn@@Base+0xba24>
  418074:	add	x0, x19, #0xc20
  418078:	add	x1, x1, #0xbaf
  41807c:	bl	401a80 <strcat@plt>
  418080:	tbz	w20, #8, 418094 <ferror@plt+0x16354>
  418084:	adrp	x1, 445000 <warn@@Base+0xba24>
  418088:	add	x0, x19, #0xc20
  41808c:	add	x1, x1, #0xbbb
  418090:	bl	401a80 <strcat@plt>
  418094:	tbz	w20, #10, 4180a8 <ferror@plt+0x16368>
  418098:	adrp	x1, 445000 <warn@@Base+0xba24>
  41809c:	add	x0, x19, #0xc20
  4180a0:	add	x1, x1, #0xbc7
  4180a4:	bl	401a80 <strcat@plt>
  4180a8:	tbz	w20, #9, 4180bc <ferror@plt+0x1637c>
  4180ac:	adrp	x1, 445000 <warn@@Base+0xba24>
  4180b0:	add	x0, x19, #0xc20
  4180b4:	add	x1, x1, #0xbd1
  4180b8:	bl	401a80 <strcat@plt>
  4180bc:	and	w1, w20, #0xff0000
  4180c0:	adrp	x21, 48b000 <warn@@Base+0x51a24>
  4180c4:	cmp	w1, #0x8e0, lsl #12
  4180c8:	add	x21, x21, #0x420
  4180cc:	b.eq	4182c4 <ferror@plt+0x16584>  // b.none
  4180d0:	b.hi	418174 <ferror@plt+0x16434>  // b.pmore
  4180d4:	cmp	w1, #0x870, lsl #12
  4180d8:	b.eq	418270 <ferror@plt+0x16530>  // b.none
  4180dc:	b.hi	418130 <ferror@plt+0x163f0>  // b.pmore
  4180e0:	cmp	w1, #0x820, lsl #12
  4180e4:	b.eq	418248 <ferror@plt+0x16508>  // b.none
  4180e8:	b.hi	418114 <ferror@plt+0x163d4>  // b.pmore
  4180ec:	cbz	w1, 418210 <ferror@plt+0x164d0>
  4180f0:	cmp	w1, #0x810, lsl #12
  4180f4:	b.eq	418200 <ferror@plt+0x164c0>  // b.none
  4180f8:	adrp	x1, 445000 <warn@@Base+0xba24>
  4180fc:	add	x1, x1, #0xc8e
  418100:	mov	w2, #0x5                   	// #5
  418104:	mov	x0, #0x0                   	// #0
  418108:	bl	401c70 <dcgettext@plt>
  41810c:	mov	x1, x0
  418110:	b	418250 <ferror@plt+0x16510>
  418114:	cmp	w1, #0x830, lsl #12
  418118:	b.eq	418258 <ferror@plt+0x16518>  // b.none
  41811c:	cmp	w1, #0x850, lsl #12
  418120:	b.ne	4180f8 <ferror@plt+0x163b8>  // b.any
  418124:	adrp	x1, 445000 <warn@@Base+0xba24>
  418128:	add	x1, x1, #0xbfb
  41812c:	b	418208 <ferror@plt+0x164c8>
  418130:	cmp	w1, #0x8b0, lsl #12
  418134:	b.eq	4182b8 <ferror@plt+0x16578>  // b.none
  418138:	b.hi	418158 <ferror@plt+0x16418>  // b.pmore
  41813c:	cmp	w1, #0x880, lsl #12
  418140:	b.eq	418264 <ferror@plt+0x16524>  // b.none
  418144:	cmp	w1, #0x8a0, lsl #12
  418148:	b.ne	4180f8 <ferror@plt+0x163b8>  // b.any
  41814c:	adrp	x1, 445000 <warn@@Base+0xba24>
  418150:	add	x1, x1, #0xc17
  418154:	b	418208 <ferror@plt+0x164c8>
  418158:	cmp	w1, #0x8c0, lsl #12
  41815c:	b.eq	4182d0 <ferror@plt+0x16590>  // b.none
  418160:	cmp	w1, #0x8d0, lsl #12
  418164:	b.ne	4180f8 <ferror@plt+0x163b8>  // b.any
  418168:	adrp	x1, 445000 <warn@@Base+0xba24>
  41816c:	add	x1, x1, #0xc63
  418170:	b	418208 <ferror@plt+0x164c8>
  418174:	cmp	w1, #0xa00, lsl #12
  418178:	b.eq	418294 <ferror@plt+0x16554>  // b.none
  41817c:	b.hi	4181c4 <ferror@plt+0x16484>  // b.pmore
  418180:	cmp	w1, #0x930, lsl #12
  418184:	b.eq	4182dc <ferror@plt+0x1659c>  // b.none
  418188:	b.hi	4181a8 <ferror@plt+0x16468>  // b.pmore
  41818c:	cmp	w1, #0x910, lsl #12
  418190:	b.eq	41827c <ferror@plt+0x1653c>  // b.none
  418194:	cmp	w1, #0x920, lsl #12
  418198:	b.ne	4180f8 <ferror@plt+0x163b8>  // b.any
  41819c:	adrp	x1, 445000 <warn@@Base+0xba24>
  4181a0:	add	x1, x1, #0xc10
  4181a4:	b	418208 <ferror@plt+0x164c8>
  4181a8:	cmp	w1, #0x980, lsl #12
  4181ac:	b.eq	418288 <ferror@plt+0x16548>  // b.none
  4181b0:	cmp	w1, #0x990, lsl #12
  4181b4:	b.ne	4180f8 <ferror@plt+0x163b8>  // b.any
  4181b8:	adrp	x1, 445000 <warn@@Base+0xba24>
  4181bc:	add	x1, x1, #0xc1d
  4181c0:	b	418208 <ferror@plt+0x164c8>
  4181c4:	cmp	w1, #0xa30, lsl #12
  4181c8:	b.eq	4182ac <ferror@plt+0x1656c>  // b.none
  4181cc:	b.hi	4181ec <ferror@plt+0x164ac>  // b.pmore
  4181d0:	cmp	w1, #0xa10, lsl #12
  4181d4:	b.eq	4182a0 <ferror@plt+0x16560>  // b.none
  4181d8:	cmp	w1, #0xa20, lsl #12
  4181dc:	b.ne	4180f8 <ferror@plt+0x163b8>  // b.any
  4181e0:	adrp	x1, 445000 <warn@@Base+0xba24>
  4181e4:	add	x1, x1, #0xc40
  4181e8:	b	418208 <ferror@plt+0x164c8>
  4181ec:	cmp	w1, #0xa40, lsl #12
  4181f0:	b.ne	4180f8 <ferror@plt+0x163b8>  // b.any
  4181f4:	adrp	x1, 445000 <warn@@Base+0xba24>
  4181f8:	add	x1, x1, #0xc51
  4181fc:	b	418250 <ferror@plt+0x16510>
  418200:	adrp	x1, 445000 <warn@@Base+0xba24>
  418204:	add	x1, x1, #0xbd8
  418208:	add	x0, x21, #0xc20
  41820c:	bl	401a80 <strcat@plt>
  418210:	and	w0, w20, #0xf000
  418214:	cmp	w0, #0x2, lsl #12
  418218:	b.eq	4183a8 <ferror@plt+0x16668>  // b.none
  41821c:	b.hi	4182e8 <ferror@plt+0x165a8>  // b.pmore
  418220:	cbz	w0, 418314 <ferror@plt+0x165d4>
  418224:	cmp	w0, #0x1, lsl #12
  418228:	b.eq	418304 <ferror@plt+0x165c4>  // b.none
  41822c:	adrp	x1, 445000 <warn@@Base+0xba24>
  418230:	add	x1, x1, #0xcba
  418234:	mov	w2, #0x5                   	// #5
  418238:	mov	x0, #0x0                   	// #0
  41823c:	bl	401c70 <dcgettext@plt>
  418240:	mov	x1, x0
  418244:	b	41830c <ferror@plt+0x165cc>
  418248:	adrp	x1, 445000 <warn@@Base+0xba24>
  41824c:	add	x1, x1, #0xbdf
  418250:	add	x0, x19, #0xc20
  418254:	b	41820c <ferror@plt+0x164cc>
  418258:	adrp	x1, 445000 <warn@@Base+0xba24>
  41825c:	add	x1, x1, #0xbe6
  418260:	b	418250 <ferror@plt+0x16510>
  418264:	adrp	x1, 445000 <warn@@Base+0xba24>
  418268:	add	x1, x1, #0xbed
  41826c:	b	418250 <ferror@plt+0x16510>
  418270:	adrp	x1, 445000 <warn@@Base+0xba24>
  418274:	add	x1, x1, #0xbf4
  418278:	b	418250 <ferror@plt+0x16510>
  41827c:	adrp	x1, 445000 <warn@@Base+0xba24>
  418280:	add	x1, x1, #0xc02
  418284:	b	418250 <ferror@plt+0x16510>
  418288:	adrp	x1, 445000 <warn@@Base+0xba24>
  41828c:	add	x1, x1, #0xc09
  418290:	b	418250 <ferror@plt+0x16510>
  418294:	adrp	x1, 445000 <warn@@Base+0xba24>
  418298:	add	x1, x1, #0xc24
  41829c:	b	418250 <ferror@plt+0x16510>
  4182a0:	adrp	x1, 445000 <warn@@Base+0xba24>
  4182a4:	add	x1, x1, #0xc32
  4182a8:	b	418250 <ferror@plt+0x16510>
  4182ac:	adrp	x1, 445000 <warn@@Base+0xba24>
  4182b0:	add	x1, x1, #0xc48
  4182b4:	b	418250 <ferror@plt+0x16510>
  4182b8:	adrp	x1, 445000 <warn@@Base+0xba24>
  4182bc:	add	x1, x1, #0xc5a
  4182c0:	b	418250 <ferror@plt+0x16510>
  4182c4:	adrp	x1, 445000 <warn@@Base+0xba24>
  4182c8:	add	x1, x1, #0xc6d
  4182cc:	b	418250 <ferror@plt+0x16510>
  4182d0:	adrp	x1, 445000 <warn@@Base+0xba24>
  4182d4:	add	x1, x1, #0xc77
  4182d8:	b	418250 <ferror@plt+0x16510>
  4182dc:	adrp	x1, 445000 <warn@@Base+0xba24>
  4182e0:	add	x1, x1, #0xc7d
  4182e4:	b	418250 <ferror@plt+0x16510>
  4182e8:	cmp	w0, #0x3, lsl #12
  4182ec:	b.eq	4183b4 <ferror@plt+0x16674>  // b.none
  4182f0:	cmp	w0, #0x4, lsl #12
  4182f4:	b.ne	41822c <ferror@plt+0x164ec>  // b.any
  4182f8:	adrp	x1, 445000 <warn@@Base+0xba24>
  4182fc:	add	x1, x1, #0xcb1
  418300:	b	41830c <ferror@plt+0x165cc>
  418304:	adrp	x1, 445000 <warn@@Base+0xba24>
  418308:	add	x1, x1, #0xc9c
  41830c:	add	x0, x19, #0xc20
  418310:	bl	401a80 <strcat@plt>
  418314:	tbz	w20, #27, 418328 <ferror@plt+0x165e8>
  418318:	adrp	x1, 445000 <warn@@Base+0xba24>
  41831c:	add	x0, x19, #0xc20
  418320:	add	x1, x1, #0xcc8
  418324:	bl	401a80 <strcat@plt>
  418328:	tbz	w20, #26, 41833c <ferror@plt+0x165fc>
  41832c:	adrp	x1, 445000 <warn@@Base+0xba24>
  418330:	add	x0, x19, #0xc20
  418334:	add	x1, x1, #0xccf
  418338:	bl	401a80 <strcat@plt>
  41833c:	tbz	w20, #25, 418350 <ferror@plt+0x16610>
  418340:	adrp	x1, 445000 <warn@@Base+0xba24>
  418344:	add	x0, x19, #0xc20
  418348:	add	x1, x1, #0xcd8
  41834c:	bl	401a80 <strcat@plt>
  418350:	and	w0, w20, #0xf0000000
  418354:	mov	w1, #0x50000000            	// #1342177280
  418358:	cmp	w0, w1
  41835c:	b.eq	4184a4 <ferror@plt+0x16764>  // b.none
  418360:	b.hi	4183ec <ferror@plt+0x166ac>  // b.pmore
  418364:	mov	w1, #0x20000000            	// #536870912
  418368:	cmp	w0, w1
  41836c:	b.eq	41847c <ferror@plt+0x1673c>  // b.none
  418370:	b.hi	4183c0 <ferror@plt+0x16680>  // b.pmore
  418374:	cbz	w0, 418454 <ferror@plt+0x16714>
  418378:	mov	w1, #0x10000000            	// #268435456
  41837c:	cmp	w0, w1
  418380:	b.eq	418468 <ferror@plt+0x16728>  // b.none
  418384:	mov	w2, #0x5                   	// #5
  418388:	adrp	x1, 445000 <warn@@Base+0xba24>
  41838c:	mov	x0, #0x0                   	// #0
  418390:	add	x1, x1, #0xd4a
  418394:	bl	401c70 <dcgettext@plt>
  418398:	mov	x1, x0
  41839c:	add	x0, x19, #0xc20
  4183a0:	bl	401a80 <strcat@plt>
  4183a4:	b	416c9c <ferror@plt+0x14f5c>
  4183a8:	adrp	x1, 445000 <warn@@Base+0xba24>
  4183ac:	add	x1, x1, #0xca2
  4183b0:	b	41830c <ferror@plt+0x165cc>
  4183b4:	adrp	x1, 445000 <warn@@Base+0xba24>
  4183b8:	add	x1, x1, #0xca8
  4183bc:	b	41830c <ferror@plt+0x165cc>
  4183c0:	mov	w1, #0x30000000            	// #805306368
  4183c4:	cmp	w0, w1
  4183c8:	b.eq	418490 <ferror@plt+0x16750>  // b.none
  4183cc:	mov	w1, #0x40000000            	// #1073741824
  4183d0:	cmp	w0, w1
  4183d4:	b.ne	418384 <ferror@plt+0x16644>  // b.any
  4183d8:	add	x0, x21, #0xc20
  4183dc:	adrp	x1, 445000 <warn@@Base+0xba24>
  4183e0:	add	x1, x1, #0xd04
  4183e4:	bl	401a80 <strcat@plt>
  4183e8:	b	416c9c <ferror@plt+0x14f5c>
  4183ec:	mov	w1, #0x80000000            	// #-2147483648
  4183f0:	cmp	w0, w1
  4183f4:	b.eq	4184e0 <ferror@plt+0x167a0>  // b.none
  4183f8:	b.hi	418428 <ferror@plt+0x166e8>  // b.pmore
  4183fc:	mov	w1, #0x60000000            	// #1610612736
  418400:	cmp	w0, w1
  418404:	b.eq	4184cc <ferror@plt+0x1678c>  // b.none
  418408:	mov	w1, #0x70000000            	// #1879048192
  41840c:	cmp	w0, w1
  418410:	b.ne	418384 <ferror@plt+0x16644>  // b.any
  418414:	add	x0, x21, #0xc20
  418418:	adrp	x1, 445000 <warn@@Base+0xba24>
  41841c:	add	x1, x1, #0xd15
  418420:	bl	401a80 <strcat@plt>
  418424:	b	416c9c <ferror@plt+0x14f5c>
  418428:	mov	w1, #0x90000000            	// #-1879048192
  41842c:	cmp	w0, w1
  418430:	b.eq	4184b8 <ferror@plt+0x16778>  // b.none
  418434:	mov	w1, #0xa0000000            	// #-1610612736
  418438:	cmp	w0, w1
  41843c:	b.ne	418384 <ferror@plt+0x16644>  // b.any
  418440:	add	x0, x21, #0xc20
  418444:	adrp	x1, 445000 <warn@@Base+0xba24>
  418448:	add	x1, x1, #0xd3f
  41844c:	bl	401a80 <strcat@plt>
  418450:	b	416c9c <ferror@plt+0x14f5c>
  418454:	add	x0, x21, #0xc20
  418458:	adrp	x1, 445000 <warn@@Base+0xba24>
  41845c:	add	x1, x1, #0xce4
  418460:	bl	401a80 <strcat@plt>
  418464:	b	416c9c <ferror@plt+0x14f5c>
  418468:	add	x0, x21, #0xc20
  41846c:	adrp	x1, 445000 <warn@@Base+0xba24>
  418470:	add	x1, x1, #0xcec
  418474:	bl	401a80 <strcat@plt>
  418478:	b	416c9c <ferror@plt+0x14f5c>
  41847c:	add	x0, x21, #0xc20
  418480:	adrp	x1, 445000 <warn@@Base+0xba24>
  418484:	add	x1, x1, #0xcf4
  418488:	bl	401a80 <strcat@plt>
  41848c:	b	416c9c <ferror@plt+0x14f5c>
  418490:	add	x0, x21, #0xc20
  418494:	adrp	x1, 445000 <warn@@Base+0xba24>
  418498:	add	x1, x1, #0xcfc
  41849c:	bl	401a80 <strcat@plt>
  4184a0:	b	416c9c <ferror@plt+0x14f5c>
  4184a4:	add	x0, x19, #0xc20
  4184a8:	adrp	x1, 445000 <warn@@Base+0xba24>
  4184ac:	add	x1, x1, #0xd0c
  4184b0:	bl	401a80 <strcat@plt>
  4184b4:	b	416c9c <ferror@plt+0x14f5c>
  4184b8:	add	x0, x21, #0xc20
  4184bc:	adrp	x1, 445000 <warn@@Base+0xba24>
  4184c0:	add	x1, x1, #0xd20
  4184c4:	bl	401a80 <strcat@plt>
  4184c8:	b	416c9c <ferror@plt+0x14f5c>
  4184cc:	add	x0, x21, #0xc20
  4184d0:	adrp	x1, 445000 <warn@@Base+0xba24>
  4184d4:	add	x1, x1, #0xd2b
  4184d8:	bl	401a80 <strcat@plt>
  4184dc:	b	416c9c <ferror@plt+0x14f5c>
  4184e0:	add	x0, x21, #0xc20
  4184e4:	adrp	x1, 445000 <warn@@Base+0xba24>
  4184e8:	add	x1, x1, #0xd34
  4184ec:	bl	401a80 <strcat@plt>
  4184f0:	b	416c9c <ferror@plt+0x14f5c>
  4184f4:	sub	w1, w26, #0x20
  4184f8:	mov	x0, #0x1                   	// #1
  4184fc:	lsl	x0, x0, x1
  418500:	tst	x0, #0x1000100010001
  418504:	b.ne	41704c <ferror@plt+0x1530c>  // b.any
  418508:	add	x0, x19, #0xc20
  41850c:	adrp	x1, 445000 <warn@@Base+0xba24>
  418510:	mov	w21, #0x14                  	// #20
  418514:	add	x1, x1, #0xd5d
  418518:	bl	401c40 <strcpy@plt>
  41851c:	b	417078 <ferror@plt+0x15338>
  418520:	adrp	x2, 445000 <warn@@Base+0xba24>
  418524:	add	w21, w21, #0x23
  418528:	add	x2, x2, #0xd72
  41852c:	bl	4019e0 <snprintf@plt>
  418530:	b	4170b0 <ferror@plt+0x15370>
  418534:	mov	w2, #0x30000000            	// #805306368
  418538:	cmp	w25, w2
  41853c:	b.eq	41855c <ferror@plt+0x1681c>  // b.none
  418540:	b.hi	418728 <ferror@plt+0x169e8>  // b.pmore
  418544:	mov	w2, #0x10000000            	// #268435456
  418548:	cmp	w25, w2
  41854c:	b.eq	41855c <ferror@plt+0x1681c>  // b.none
  418550:	mov	w2, #0x20000000            	// #536870912
  418554:	cmp	w25, w2
  418558:	b.ne	418730 <ferror@plt+0x169f0>  // b.any
  41855c:	adrp	x2, 465000 <warn@@Base+0x2ba24>
  418560:	add	x2, x2, #0x538
  418564:	lsr	w3, w25, #28
  418568:	add	x2, x2, #0xea0
  41856c:	and	w27, w20, #0x100000
  418570:	and	w26, w20, #0x2000
  418574:	ldr	x3, [x2, x3, lsl #3]
  418578:	adrp	x2, 445000 <warn@@Base+0xba24>
  41857c:	add	x2, x2, #0xd58
  418580:	bl	4019e0 <snprintf@plt>
  418584:	add	w21, w0, w21
  418588:	mov	w1, #0x10000000            	// #268435456
  41858c:	and	w0, w20, #0x100
  418590:	cmp	w25, w1
  418594:	and	w25, w20, #0x4000
  418598:	b.ne	418740 <ferror@plt+0x16a00>  // b.any
  41859c:	cbz	w0, 4185c0 <ferror@plt+0x16880>
  4185a0:	add	x0, x19, #0xc20
  4185a4:	mov	x1, #0x400                 	// #1024
  4185a8:	sub	x1, x1, w21, uxtw
  4185ac:	add	x0, x0, w21, uxtw
  4185b0:	add	w21, w21, #0xa
  4185b4:	adrp	x2, 445000 <warn@@Base+0xba24>
  4185b8:	add	x2, x2, #0xde1
  4185bc:	bl	4019e0 <snprintf@plt>
  4185c0:	cbnz	w27, 4185e4 <ferror@plt+0x168a4>
  4185c4:	add	x0, x19, #0xc20
  4185c8:	mov	x1, #0x400                 	// #1024
  4185cc:	sub	x1, x1, w21, uxtw
  4185d0:	add	x0, x0, w21, uxtw
  4185d4:	add	w21, w21, #0x5
  4185d8:	adrp	x2, 445000 <warn@@Base+0xba24>
  4185dc:	add	x2, x2, #0xdec
  4185e0:	bl	4019e0 <snprintf@plt>
  4185e4:	cbz	w26, 418608 <ferror@plt+0x168c8>
  4185e8:	add	x0, x19, #0xc20
  4185ec:	mov	x1, #0x400                 	// #1024
  4185f0:	sub	x1, x1, w21, uxtw
  4185f4:	add	x0, x0, w21, uxtw
  4185f8:	add	w21, w21, #0x5
  4185fc:	adrp	x2, 445000 <warn@@Base+0xba24>
  418600:	add	x2, x2, #0xdf2
  418604:	bl	4019e0 <snprintf@plt>
  418608:	cbz	w25, 41862c <ferror@plt+0x168ec>
  41860c:	add	x0, x19, #0xc20
  418610:	mov	x1, #0x400                 	// #1024
  418614:	sub	x1, x1, w21, uxtw
  418618:	add	x0, x0, w21, uxtw
  41861c:	add	w21, w21, #0x5
  418620:	adrp	x2, 445000 <warn@@Base+0xba24>
  418624:	add	x2, x2, #0xdbd
  418628:	bl	4019e0 <snprintf@plt>
  41862c:	tbz	w20, #9, 418650 <ferror@plt+0x16910>
  418630:	add	x0, x19, #0xc20
  418634:	mov	x1, #0x400                 	// #1024
  418638:	sub	x1, x1, w21, uxtw
  41863c:	add	x0, x0, w21, uxtw
  418640:	add	w21, w21, #0x7
  418644:	adrp	x2, 445000 <warn@@Base+0xba24>
  418648:	add	x2, x2, #0xdb5
  41864c:	bl	4019e0 <snprintf@plt>
  418650:	tbz	w20, #10, 418674 <ferror@plt+0x16934>
  418654:	add	x0, x19, #0xc20
  418658:	mov	x1, #0x400                 	// #1024
  41865c:	sub	x1, x1, w21, uxtw
  418660:	add	x0, x0, w21, uxtw
  418664:	add	w21, w21, #0x7
  418668:	adrp	x2, 445000 <warn@@Base+0xba24>
  41866c:	add	x2, x2, #0xe1d
  418670:	bl	4019e0 <snprintf@plt>
  418674:	tbz	w20, #11, 418804 <ferror@plt+0x16ac4>
  418678:	add	x0, x19, #0xc20
  41867c:	mov	x1, #0x400                 	// #1024
  418680:	sub	x1, x1, w21, uxtw
  418684:	add	x0, x0, w21, uxtw
  418688:	adrp	x2, 445000 <warn@@Base+0xba24>
  41868c:	add	w21, w21, #0x8
  418690:	add	x2, x2, #0xe25
  418694:	bl	4019e0 <snprintf@plt>
  418698:	mov	w0, #0x1                   	// #1
  41869c:	tbz	w20, #19, 4186c4 <ferror@plt+0x16984>
  4186a0:	add	x0, x19, #0xc20
  4186a4:	mov	x1, #0x400                 	// #1024
  4186a8:	sub	x1, x1, w21, uxtw
  4186ac:	add	x0, x0, w21, uxtw
  4186b0:	adrp	x2, 445000 <warn@@Base+0xba24>
  4186b4:	add	w21, w21, #0x8
  4186b8:	add	x2, x2, #0xe2e
  4186bc:	bl	4019e0 <snprintf@plt>
  4186c0:	mov	w0, #0x1                   	// #1
  4186c4:	tbz	w20, #24, 41880c <ferror@plt+0x16acc>
  4186c8:	add	x0, x19, #0xc20
  4186cc:	mov	x1, #0x400                 	// #1024
  4186d0:	sub	x1, x1, w21, uxtw
  4186d4:	add	x0, x0, w21, uxtw
  4186d8:	add	w21, w21, #0x9
  4186dc:	adrp	x2, 445000 <warn@@Base+0xba24>
  4186e0:	add	x2, x2, #0xe37
  4186e4:	bl	4019e0 <snprintf@plt>
  4186e8:	ubfx	w2, w20, #22, #2
  4186ec:	add	x0, x19, #0xc20
  4186f0:	mov	x1, #0x400                 	// #1024
  4186f4:	add	x0, x0, w21, uxtw
  4186f8:	sub	x1, x1, w21, uxtw
  4186fc:	cmp	w2, #0x2
  418700:	b.eq	418904 <ferror@plt+0x16bc4>  // b.none
  418704:	cmp	w2, #0x3
  418708:	b.eq	418918 <ferror@plt+0x16bd8>  // b.none
  41870c:	cmp	w2, #0x1
  418710:	b.eq	4188f0 <ferror@plt+0x16bb0>  // b.none
  418714:	adrp	x2, 445000 <warn@@Base+0xba24>
  418718:	add	w21, w21, #0xd
  41871c:	add	x2, x2, #0xe41
  418720:	bl	4019e0 <snprintf@plt>
  418724:	b	418810 <ferror@plt+0x16ad0>
  418728:	mov	w2, #0x40000000            	// #1073741824
  41872c:	b	418554 <ferror@plt+0x16814>
  418730:	adrp	x2, 445000 <warn@@Base+0xba24>
  418734:	add	x2, x2, #0xdc3
  418738:	bl	4019e0 <snprintf@plt>
  41873c:	b	416c9c <ferror@plt+0x14f5c>
  418740:	cbz	w0, 41876c <ferror@plt+0x16a2c>
  418744:	add	x0, x19, #0xc20
  418748:	mov	x1, #0x400                 	// #1024
  41874c:	add	x0, x0, w21, uxtw
  418750:	sub	x1, x1, w21, uxtw
  418754:	tst	x20, #0xe
  418758:	b.ne	4187e4 <ferror@plt+0x16aa4>  // b.any
  41875c:	add	w21, w21, #0x6
  418760:	adrp	x2, 445000 <warn@@Base+0xba24>
  418764:	add	x2, x2, #0xdf8
  418768:	bl	4019e0 <snprintf@plt>
  41876c:	cbz	w27, 418790 <ferror@plt+0x16a50>
  418770:	add	x0, x19, #0xc20
  418774:	mov	x1, #0x400                 	// #1024
  418778:	sub	x1, x1, w21, uxtw
  41877c:	add	x0, x0, w21, uxtw
  418780:	add	w21, w21, #0x8
  418784:	adrp	x2, 445000 <warn@@Base+0xba24>
  418788:	add	x2, x2, #0xe05
  41878c:	bl	4019e0 <snprintf@plt>
  418790:	cbz	w26, 4187b4 <ferror@plt+0x16a74>
  418794:	add	x0, x19, #0xc20
  418798:	mov	x1, #0x400                 	// #1024
  41879c:	sub	x1, x1, w21, uxtw
  4187a0:	add	x0, x0, w21, uxtw
  4187a4:	add	w21, w21, #0x8
  4187a8:	adrp	x2, 445000 <warn@@Base+0xba24>
  4187ac:	add	x2, x2, #0xe0e
  4187b0:	bl	4019e0 <snprintf@plt>
  4187b4:	cbz	w25, 41862c <ferror@plt+0x168ec>
  4187b8:	add	x0, x19, #0xc20
  4187bc:	mov	x1, #0x400                 	// #1024
  4187c0:	add	x0, x0, w21, uxtw
  4187c4:	sub	x1, x1, w21, uxtw
  4187c8:	tst	x20, #0xe
  4187cc:	add	w21, w21, #0x5
  4187d0:	b.ne	4187f8 <ferror@plt+0x16ab8>  // b.any
  4187d4:	adrp	x2, 445000 <warn@@Base+0xba24>
  4187d8:	add	x2, x2, #0xdbd
  4187dc:	bl	4019e0 <snprintf@plt>
  4187e0:	b	41862c <ferror@plt+0x168ec>
  4187e4:	adrp	x2, 445000 <warn@@Base+0xba24>
  4187e8:	add	w21, w21, #0x5
  4187ec:	add	x2, x2, #0xdff
  4187f0:	bl	4019e0 <snprintf@plt>
  4187f4:	b	41876c <ferror@plt+0x16a2c>
  4187f8:	adrp	x2, 445000 <warn@@Base+0xba24>
  4187fc:	add	x2, x2, #0xe17
  418800:	b	4187dc <ferror@plt+0x16a9c>
  418804:	mov	w0, #0x0                   	// #0
  418808:	b	41869c <ferror@plt+0x1695c>
  41880c:	cbnz	w0, 4186e8 <ferror@plt+0x169a8>
  418810:	tbz	w20, #12, 418834 <ferror@plt+0x16af4>
  418814:	add	x0, x19, #0xc20
  418818:	mov	x1, #0x400                 	// #1024
  41881c:	sub	x1, x1, w21, uxtw
  418820:	add	x0, x0, w21, uxtw
  418824:	add	w21, w21, #0x7
  418828:	adrp	x2, 445000 <warn@@Base+0xba24>
  41882c:	add	x2, x2, #0xe7e
  418830:	bl	4019e0 <snprintf@plt>
  418834:	tbz	w20, #15, 418858 <ferror@plt+0x16b18>
  418838:	add	x0, x19, #0xc20
  41883c:	mov	x1, #0x400                 	// #1024
  418840:	sub	x1, x1, w21, uxtw
  418844:	add	x0, x0, w21, uxtw
  418848:	add	w21, w21, #0x5
  41884c:	adrp	x2, 445000 <warn@@Base+0xba24>
  418850:	add	x2, x2, #0xe86
  418854:	bl	4019e0 <snprintf@plt>
  418858:	tbz	w20, #16, 41887c <ferror@plt+0x16b3c>
  41885c:	add	x0, x19, #0xc20
  418860:	mov	x1, #0x400                 	// #1024
  418864:	sub	x1, x1, w21, uxtw
  418868:	add	x0, x0, w21, uxtw
  41886c:	add	w21, w21, #0x7
  418870:	adrp	x2, 445000 <warn@@Base+0xba24>
  418874:	add	x2, x2, #0xe8c
  418878:	bl	4019e0 <snprintf@plt>
  41887c:	tbz	w20, #17, 4188a8 <ferror@plt+0x16b68>
  418880:	add	x0, x19, #0xc20
  418884:	mov	x1, #0x400                 	// #1024
  418888:	add	x0, x0, w21, uxtw
  41888c:	sub	x1, x1, w21, uxtw
  418890:	tst	x20, #0xe
  418894:	b.ne	418924 <ferror@plt+0x16be4>  // b.any
  418898:	add	w21, w21, #0x7
  41889c:	adrp	x2, 445000 <warn@@Base+0xba24>
  4188a0:	add	x2, x2, #0xe94
  4188a4:	bl	4019e0 <snprintf@plt>
  4188a8:	tbz	w20, #18, 4188cc <ferror@plt+0x16b8c>
  4188ac:	add	x0, x19, #0xc20
  4188b0:	mov	x1, #0x400                 	// #1024
  4188b4:	sub	x1, x1, w21, uxtw
  4188b8:	add	x0, x0, w21, uxtw
  4188bc:	add	w21, w21, #0x7
  4188c0:	adrp	x2, 445000 <warn@@Base+0xba24>
  4188c4:	add	x2, x2, #0xea9
  4188c8:	bl	4019e0 <snprintf@plt>
  4188cc:	tbz	w20, #21, 416c9c <ferror@plt+0x14f5c>
  4188d0:	add	x0, x19, #0xc20
  4188d4:	mov	x1, #0x400                 	// #1024
  4188d8:	sub	x1, x1, w21, uxtw
  4188dc:	add	x0, x0, w21, uxtw
  4188e0:	adrp	x2, 445000 <warn@@Base+0xba24>
  4188e4:	add	x2, x2, #0xeb1
  4188e8:	bl	4019e0 <snprintf@plt>
  4188ec:	b	416c9c <ferror@plt+0x14f5c>
  4188f0:	adrp	x2, 445000 <warn@@Base+0xba24>
  4188f4:	add	w21, w21, #0xe
  4188f8:	add	x2, x2, #0xe4f
  4188fc:	bl	4019e0 <snprintf@plt>
  418900:	b	418810 <ferror@plt+0x16ad0>
  418904:	adrp	x2, 445000 <warn@@Base+0xba24>
  418908:	add	x2, x2, #0xe5e
  41890c:	add	w21, w21, #0xf
  418910:	bl	4019e0 <snprintf@plt>
  418914:	b	418810 <ferror@plt+0x16ad0>
  418918:	adrp	x2, 445000 <warn@@Base+0xba24>
  41891c:	add	x2, x2, #0xe6e
  418920:	b	41890c <ferror@plt+0x16bcc>
  418924:	adrp	x2, 445000 <warn@@Base+0xba24>
  418928:	add	w21, w21, #0xc
  41892c:	add	x2, x2, #0xe9c
  418930:	bl	4019e0 <snprintf@plt>
  418934:	b	4188a8 <ferror@plt+0x16b68>
  418938:	adrp	x1, 445000 <warn@@Base+0xba24>
  41893c:	add	x1, x1, #0xeb7
  418940:	bl	401a80 <strcat@plt>
  418944:	b	416c9c <ferror@plt+0x14f5c>
  418948:	tbz	w20, #0, 418958 <ferror@plt+0x16c18>
  41894c:	adrp	x1, 445000 <warn@@Base+0xba24>
  418950:	add	x1, x1, #0xecd
  418954:	bl	401a80 <strcat@plt>
  418958:	tbz	w20, #3, 41896c <ferror@plt+0x16c2c>
  41895c:	adrp	x1, 445000 <warn@@Base+0xba24>
  418960:	add	x0, x19, #0xc20
  418964:	add	x1, x1, #0xed3
  418968:	bl	401a80 <strcat@plt>
  41896c:	adrp	x0, 459000 <warn@@Base+0x1fa24>
  418970:	and	w1, w20, #0x6
  418974:	add	x0, x0, #0x628
  418978:	ldrh	w0, [x0, w1, uxtw #1]
  41897c:	adr	x1, 418988 <ferror@plt+0x16c48>
  418980:	add	x0, x1, w0, sxth #2
  418984:	br	x0
  418988:	add	x0, x19, #0xc20
  41898c:	adrp	x1, 445000 <warn@@Base+0xba24>
  418990:	add	x1, x1, #0x6b3
  418994:	bl	401a80 <strcat@plt>
  418998:	b	416c9c <ferror@plt+0x14f5c>
  41899c:	add	x0, x19, #0xc20
  4189a0:	adrp	x1, 445000 <warn@@Base+0xba24>
  4189a4:	add	x1, x1, #0xed9
  4189a8:	bl	401a80 <strcat@plt>
  4189ac:	b	416c9c <ferror@plt+0x14f5c>
  4189b0:	add	x0, x19, #0xc20
  4189b4:	adrp	x1, 445000 <warn@@Base+0xba24>
  4189b8:	add	x1, x1, #0xeec
  4189bc:	bl	401a80 <strcat@plt>
  4189c0:	b	416c9c <ferror@plt+0x14f5c>
  4189c4:	add	x0, x19, #0xc20
  4189c8:	adrp	x1, 445000 <warn@@Base+0xba24>
  4189cc:	add	x1, x1, #0xeff
  4189d0:	bl	401a80 <strcat@plt>
  4189d4:	b	416c9c <ferror@plt+0x14f5c>
  4189d8:	and	w0, w20, #0x1f
  4189dc:	sub	w0, w0, #0x1
  4189e0:	cmp	w0, #0x17
  4189e4:	b.hi	418b2c <ferror@plt+0x16dec>  // b.pmore
  4189e8:	adrp	x1, 459000 <warn@@Base+0x1fa24>
  4189ec:	add	x1, x1, #0x638
  4189f0:	ldrb	w0, [x1, w0, uxtw]
  4189f4:	adr	x1, 418a00 <ferror@plt+0x16cc0>
  4189f8:	add	x0, x1, w0, sxtb #2
  4189fc:	br	x0
  418a00:	adrp	x1, 445000 <warn@@Base+0xba24>
  418a04:	add	x1, x1, #0xf10
  418a08:	add	x0, x19, #0xc20
  418a0c:	bl	401a80 <strcat@plt>
  418a10:	tbz	w20, #8, 418a24 <ferror@plt+0x16ce4>
  418a14:	adrp	x1, 445000 <warn@@Base+0xba24>
  418a18:	add	x0, x19, #0xc20
  418a1c:	add	x1, x1, #0xb8b
  418a20:	bl	401a80 <strcat@plt>
  418a24:	tbz	w20, #15, 416c9c <ferror@plt+0x14f5c>
  418a28:	add	x0, x19, #0xc20
  418a2c:	adrp	x1, 446000 <warn@@Base+0xca24>
  418a30:	add	x1, x1, #0x4
  418a34:	bl	401a80 <strcat@plt>
  418a38:	b	416c9c <ferror@plt+0x14f5c>
  418a3c:	adrp	x1, 445000 <warn@@Base+0xba24>
  418a40:	add	x1, x1, #0xf16
  418a44:	b	418a08 <ferror@plt+0x16cc8>
  418a48:	adrp	x1, 445000 <warn@@Base+0xba24>
  418a4c:	add	x1, x1, #0xf1c
  418a50:	b	418a08 <ferror@plt+0x16cc8>
  418a54:	adrp	x1, 445000 <warn@@Base+0xba24>
  418a58:	add	x1, x1, #0xf22
  418a5c:	b	418a08 <ferror@plt+0x16cc8>
  418a60:	adrp	x1, 445000 <warn@@Base+0xba24>
  418a64:	add	x1, x1, #0xf2b
  418a68:	b	418a08 <ferror@plt+0x16cc8>
  418a6c:	adrp	x1, 445000 <warn@@Base+0xba24>
  418a70:	add	x1, x1, #0xf35
  418a74:	b	418a08 <ferror@plt+0x16cc8>
  418a78:	adrp	x1, 445000 <warn@@Base+0xba24>
  418a7c:	add	x1, x1, #0xf41
  418a80:	b	418a08 <ferror@plt+0x16cc8>
  418a84:	adrp	x1, 445000 <warn@@Base+0xba24>
  418a88:	add	x1, x1, #0xf48
  418a8c:	b	418a08 <ferror@plt+0x16cc8>
  418a90:	adrp	x1, 445000 <warn@@Base+0xba24>
  418a94:	add	x1, x1, #0xf4e
  418a98:	b	418a08 <ferror@plt+0x16cc8>
  418a9c:	adrp	x1, 445000 <warn@@Base+0xba24>
  418aa0:	add	x1, x1, #0xf54
  418aa4:	b	418a08 <ferror@plt+0x16cc8>
  418aa8:	adrp	x1, 445000 <warn@@Base+0xba24>
  418aac:	add	x1, x1, #0xf5b
  418ab0:	b	418a08 <ferror@plt+0x16cc8>
  418ab4:	adrp	x1, 445000 <warn@@Base+0xba24>
  418ab8:	add	x1, x1, #0xf62
  418abc:	b	418a08 <ferror@plt+0x16cc8>
  418ac0:	adrp	x1, 445000 <warn@@Base+0xba24>
  418ac4:	add	x1, x1, #0xf69
  418ac8:	b	418a08 <ferror@plt+0x16cc8>
  418acc:	adrp	x1, 445000 <warn@@Base+0xba24>
  418ad0:	add	x1, x1, #0xf75
  418ad4:	b	418a08 <ferror@plt+0x16cc8>
  418ad8:	adrp	x1, 445000 <warn@@Base+0xba24>
  418adc:	add	x1, x1, #0xf82
  418ae0:	b	418a08 <ferror@plt+0x16cc8>
  418ae4:	adrp	x1, 445000 <warn@@Base+0xba24>
  418ae8:	add	x1, x1, #0xf8f
  418aec:	b	418a08 <ferror@plt+0x16cc8>
  418af0:	adrp	x1, 445000 <warn@@Base+0xba24>
  418af4:	add	x1, x1, #0xf9b
  418af8:	b	418a08 <ferror@plt+0x16cc8>
  418afc:	adrp	x1, 445000 <warn@@Base+0xba24>
  418b00:	add	x1, x1, #0xfad
  418b04:	b	418a08 <ferror@plt+0x16cc8>
  418b08:	adrp	x1, 445000 <warn@@Base+0xba24>
  418b0c:	add	x1, x1, #0xfcd
  418b10:	b	418a08 <ferror@plt+0x16cc8>
  418b14:	adrp	x1, 445000 <warn@@Base+0xba24>
  418b18:	add	x1, x1, #0xfe7
  418b1c:	b	418a08 <ferror@plt+0x16cc8>
  418b20:	adrp	x1, 445000 <warn@@Base+0xba24>
  418b24:	add	x1, x1, #0xff5
  418b28:	b	418a08 <ferror@plt+0x16cc8>
  418b2c:	adrp	x1, 445000 <warn@@Base+0xba24>
  418b30:	add	x1, x1, #0xd4a
  418b34:	mov	w2, #0x5                   	// #5
  418b38:	mov	x0, #0x0                   	// #0
  418b3c:	bl	401c70 <dcgettext@plt>
  418b40:	mov	x1, x0
  418b44:	b	418a08 <ferror@plt+0x16cc8>
  418b48:	tbz	w20, #0, 416c9c <ferror@plt+0x14f5c>
  418b4c:	add	x0, x19, #0xc20
  418b50:	adrp	x1, 446000 <warn@@Base+0xca24>
  418b54:	add	x1, x1, #0xc
  418b58:	bl	401a80 <strcat@plt>
  418b5c:	b	416c9c <ferror@plt+0x14f5c>
  418b60:	tbz	w20, #8, 418b74 <ferror@plt+0x16e34>
  418b64:	adrp	x1, 446000 <warn@@Base+0xca24>
  418b68:	add	x0, x19, #0xc20
  418b6c:	add	x1, x1, #0x17
  418b70:	bl	401a80 <strcat@plt>
  418b74:	tbz	w20, #9, 418b88 <ferror@plt+0x16e48>
  418b78:	adrp	x1, 446000 <warn@@Base+0xca24>
  418b7c:	add	x0, x19, #0xc20
  418b80:	add	x1, x1, #0x1d
  418b84:	bl	401a80 <strcat@plt>
  418b88:	tbz	w20, #11, 418b9c <ferror@plt+0x16e5c>
  418b8c:	adrp	x1, 446000 <warn@@Base+0xca24>
  418b90:	add	x0, x19, #0xc20
  418b94:	add	x1, x1, #0x2b
  418b98:	bl	401a80 <strcat@plt>
  418b9c:	tbz	w20, #10, 418bb0 <ferror@plt+0x16e70>
  418ba0:	adrp	x1, 446000 <warn@@Base+0xca24>
  418ba4:	add	x0, x19, #0xc20
  418ba8:	add	x1, x1, #0x3b
  418bac:	bl	401a80 <strcat@plt>
  418bb0:	tbz	w20, #23, 418bc4 <ferror@plt+0x16e84>
  418bb4:	adrp	x1, 446000 <warn@@Base+0xca24>
  418bb8:	add	x0, x19, #0xc20
  418bbc:	add	x1, x1, #0x43
  418bc0:	bl	401a80 <strcat@plt>
  418bc4:	ands	w0, w20, #0x3
  418bc8:	b.ne	418be0 <ferror@plt+0x16ea0>  // b.any
  418bcc:	add	x0, x19, #0xc20
  418bd0:	adrp	x1, 446000 <warn@@Base+0xca24>
  418bd4:	add	x1, x1, #0x4c
  418bd8:	bl	401a80 <strcat@plt>
  418bdc:	b	416c9c <ferror@plt+0x14f5c>
  418be0:	cmp	w0, #0x1
  418be4:	b.eq	418c04 <ferror@plt+0x16ec4>  // b.none
  418be8:	cmp	w0, #0x2
  418bec:	b.ne	416c9c <ferror@plt+0x14f5c>  // b.any
  418bf0:	add	x0, x19, #0xc20
  418bf4:	adrp	x1, 446000 <warn@@Base+0xca24>
  418bf8:	add	x1, x1, #0x58
  418bfc:	bl	401a80 <strcat@plt>
  418c00:	b	416c9c <ferror@plt+0x14f5c>
  418c04:	add	x0, x19, #0xc20
  418c08:	adrp	x1, 446000 <warn@@Base+0xca24>
  418c0c:	add	x1, x1, #0x52
  418c10:	bl	401a80 <strcat@plt>
  418c14:	b	416c9c <ferror@plt+0x14f5c>
  418c18:	and	w0, w20, #0xffff
  418c1c:	cmp	w0, #0x210
  418c20:	b.eq	418cc0 <ferror@plt+0x16f80>  // b.none
  418c24:	cmp	w0, #0x214
  418c28:	b.eq	418ccc <ferror@plt+0x16f8c>  // b.none
  418c2c:	cmp	w0, #0x20b
  418c30:	b.ne	418c44 <ferror@plt+0x16f04>  // b.any
  418c34:	adrp	x1, 446000 <warn@@Base+0xca24>
  418c38:	add	x1, x1, #0x5e
  418c3c:	add	x0, x19, #0xc20
  418c40:	bl	401c40 <strcpy@plt>
  418c44:	tbz	w20, #16, 418c58 <ferror@plt+0x16f18>
  418c48:	adrp	x1, 446000 <warn@@Base+0xca24>
  418c4c:	add	x0, x19, #0xc20
  418c50:	add	x1, x1, #0x88
  418c54:	bl	401a80 <strcat@plt>
  418c58:	tbz	w20, #17, 418c6c <ferror@plt+0x16f2c>
  418c5c:	adrp	x1, 446000 <warn@@Base+0xca24>
  418c60:	add	x0, x19, #0xc20
  418c64:	add	x1, x1, #0x92
  418c68:	bl	401a80 <strcat@plt>
  418c6c:	tbz	w20, #18, 418c80 <ferror@plt+0x16f40>
  418c70:	adrp	x1, 446000 <warn@@Base+0xca24>
  418c74:	add	x0, x19, #0xc20
  418c78:	add	x1, x1, #0x98
  418c7c:	bl	401a80 <strcat@plt>
  418c80:	tbz	w20, #19, 418c94 <ferror@plt+0x16f54>
  418c84:	adrp	x1, 446000 <warn@@Base+0xca24>
  418c88:	add	x0, x19, #0xc20
  418c8c:	add	x1, x1, #0x9e
  418c90:	bl	401a80 <strcat@plt>
  418c94:	tbz	w20, #20, 418ca8 <ferror@plt+0x16f68>
  418c98:	adrp	x1, 446000 <warn@@Base+0xca24>
  418c9c:	add	x0, x19, #0xc20
  418ca0:	add	x1, x1, #0xa5
  418ca4:	bl	401a80 <strcat@plt>
  418ca8:	tbz	w20, #22, 416c9c <ferror@plt+0x14f5c>
  418cac:	add	x0, x19, #0xc20
  418cb0:	adrp	x1, 446000 <warn@@Base+0xca24>
  418cb4:	add	x1, x1, #0xaf
  418cb8:	bl	401a80 <strcat@plt>
  418cbc:	b	416c9c <ferror@plt+0x14f5c>
  418cc0:	adrp	x1, 446000 <warn@@Base+0xca24>
  418cc4:	add	x1, x1, #0x6c
  418cc8:	b	418c3c <ferror@plt+0x16efc>
  418ccc:	adrp	x1, 446000 <warn@@Base+0xca24>
  418cd0:	add	x1, x1, #0x7a
  418cd4:	b	418c3c <ferror@plt+0x16efc>
  418cd8:	tbz	w20, #4, 418cec <ferror@plt+0x16fac>
  418cdc:	adrp	x1, 446000 <warn@@Base+0xca24>
  418ce0:	add	x0, x19, #0xc20
  418ce4:	add	x1, x1, #0xba
  418ce8:	bl	401a80 <strcat@plt>
  418cec:	tbz	w20, #5, 416c9c <ferror@plt+0x14f5c>
  418cf0:	add	x0, x19, #0xc20
  418cf4:	adrp	x1, 446000 <warn@@Base+0xca24>
  418cf8:	add	x1, x1, #0xd3
  418cfc:	bl	401a80 <strcat@plt>
  418d00:	b	416c9c <ferror@plt+0x14f5c>
  418d04:	tbz	w20, #4, 418da4 <ferror@plt+0x17064>
  418d08:	adrp	x1, 446000 <warn@@Base+0xca24>
  418d0c:	add	x1, x1, #0xec
  418d10:	add	x0, x19, #0xc20
  418d14:	bl	401a80 <strcat@plt>
  418d18:	tbz	w20, #5, 418d2c <ferror@plt+0x16fec>
  418d1c:	adrp	x1, 446000 <warn@@Base+0xca24>
  418d20:	add	x0, x19, #0xc20
  418d24:	add	x1, x1, #0xfe
  418d28:	bl	401a80 <strcat@plt>
  418d2c:	tbz	w20, #7, 418db0 <ferror@plt+0x17070>
  418d30:	adrp	x1, 446000 <warn@@Base+0xca24>
  418d34:	add	x1, x1, #0x111
  418d38:	add	x0, x19, #0xc20
  418d3c:	bl	401a80 <strcat@plt>
  418d40:	tbz	w20, #8, 418d54 <ferror@plt+0x17014>
  418d44:	adrp	x1, 446000 <warn@@Base+0xca24>
  418d48:	add	x0, x19, #0xc20
  418d4c:	add	x1, x1, #0x138
  418d50:	bl	401a80 <strcat@plt>
  418d54:	ldrb	w0, [x23, #31]
  418d58:	cmp	w0, #0xd
  418d5c:	b.ne	416c9c <ferror@plt+0x14f5c>  // b.any
  418d60:	tbz	w20, #2, 418d74 <ferror@plt+0x17034>
  418d64:	adrp	x1, 446000 <warn@@Base+0xca24>
  418d68:	add	x0, x19, #0xc20
  418d6c:	add	x1, x1, #0x143
  418d70:	bl	401a80 <strcat@plt>
  418d74:	and	w0, w20, #0x3
  418d78:	cmp	w0, #0x2
  418d7c:	b.eq	418dc0 <ferror@plt+0x17080>  // b.none
  418d80:	cmp	w0, #0x3
  418d84:	b.eq	418dd4 <ferror@plt+0x17094>  // b.none
  418d88:	cmp	w0, #0x1
  418d8c:	b.ne	416c9c <ferror@plt+0x14f5c>  // b.any
  418d90:	add	x0, x19, #0xc20
  418d94:	adrp	x1, 446000 <warn@@Base+0xca24>
  418d98:	add	x1, x1, #0x152
  418d9c:	bl	401a80 <strcat@plt>
  418da0:	b	416c9c <ferror@plt+0x14f5c>
  418da4:	adrp	x1, 446000 <warn@@Base+0xca24>
  418da8:	add	x1, x1, #0xf5
  418dac:	b	418d10 <ferror@plt+0x16fd0>
  418db0:	tbz	w20, #6, 418d40 <ferror@plt+0x17000>
  418db4:	adrp	x1, 446000 <warn@@Base+0xca24>
  418db8:	add	x1, x1, #0x12a
  418dbc:	b	418d38 <ferror@plt+0x16ff8>
  418dc0:	add	x0, x19, #0xc20
  418dc4:	adrp	x1, 446000 <warn@@Base+0xca24>
  418dc8:	add	x1, x1, #0x15c
  418dcc:	bl	401a80 <strcat@plt>
  418dd0:	b	416c9c <ferror@plt+0x14f5c>
  418dd4:	add	x0, x19, #0xc20
  418dd8:	adrp	x1, 446000 <warn@@Base+0xca24>
  418ddc:	add	x1, x1, #0x164
  418de0:	bl	401a80 <strcat@plt>
  418de4:	b	416c9c <ferror@plt+0x14f5c>
  418de8:	tbz	w20, #0, 418e10 <ferror@plt+0x170d0>
  418dec:	adrp	x1, 446000 <warn@@Base+0xca24>
  418df0:	add	x1, x1, #0x18a
  418df4:	bl	401a80 <strcat@plt>
  418df8:	tbz	w20, #2, 416c9c <ferror@plt+0x14f5c>
  418dfc:	add	x0, x19, #0xc20
  418e00:	adrp	x1, 446000 <warn@@Base+0xca24>
  418e04:	add	x1, x1, #0x198
  418e08:	bl	401a80 <strcat@plt>
  418e0c:	b	416c9c <ferror@plt+0x14f5c>
  418e10:	tbz	w20, #1, 418df8 <ferror@plt+0x170b8>
  418e14:	adrp	x1, 446000 <warn@@Base+0xca24>
  418e18:	add	x1, x1, #0x190
  418e1c:	b	418df4 <ferror@plt+0x170b4>
  418e20:	and	w1, w20, #0xc
  418e24:	cmp	w1, #0x8
  418e28:	b.eq	418e64 <ferror@plt+0x17124>  // b.none
  418e2c:	cmp	w1, #0xc
  418e30:	b.eq	418e70 <ferror@plt+0x17130>  // b.none
  418e34:	cmp	w1, #0x4
  418e38:	b.ne	418e4c <ferror@plt+0x1710c>  // b.any
  418e3c:	adrp	x1, 446000 <warn@@Base+0xca24>
  418e40:	add	x0, x19, #0xc20
  418e44:	add	x1, x1, #0x19e
  418e48:	bl	401a80 <strcat@plt>
  418e4c:	tbz	w20, #0, 416c9c <ferror@plt+0x14f5c>
  418e50:	add	x0, x19, #0xc20
  418e54:	adrp	x1, 446000 <warn@@Base+0xca24>
  418e58:	add	x1, x1, #0x1b0
  418e5c:	bl	401a80 <strcat@plt>
  418e60:	b	416c9c <ferror@plt+0x14f5c>
  418e64:	adrp	x1, 446000 <warn@@Base+0xca24>
  418e68:	add	x1, x1, #0x1a4
  418e6c:	b	418e48 <ferror@plt+0x17108>
  418e70:	adrp	x1, 446000 <warn@@Base+0xca24>
  418e74:	add	x1, x1, #0x1aa
  418e78:	b	418e48 <ferror@plt+0x17108>
  418e7c:	tbz	w20, #0, 418e8c <ferror@plt+0x1714c>
  418e80:	adrp	x1, 446000 <warn@@Base+0xca24>
  418e84:	add	x1, x1, #0x1b0
  418e88:	bl	401a80 <strcat@plt>
  418e8c:	tbz	w20, #1, 418ea0 <ferror@plt+0x17160>
  418e90:	adrp	x1, 446000 <warn@@Base+0xca24>
  418e94:	add	x0, x19, #0xc20
  418e98:	add	x1, x1, #0x1c1
  418e9c:	bl	401a80 <strcat@plt>
  418ea0:	tbz	w20, #2, 418eb4 <ferror@plt+0x17174>
  418ea4:	adrp	x1, 446000 <warn@@Base+0xca24>
  418ea8:	add	x0, x19, #0xc20
  418eac:	add	x1, x1, #0x1c7
  418eb0:	bl	401a80 <strcat@plt>
  418eb4:	tbz	w20, #3, 418ec8 <ferror@plt+0x17188>
  418eb8:	adrp	x1, 446000 <warn@@Base+0xca24>
  418ebc:	add	x0, x19, #0xc20
  418ec0:	add	x1, x1, #0x1cd
  418ec4:	bl	401a80 <strcat@plt>
  418ec8:	tbz	w20, #6, 418eec <ferror@plt+0x171ac>
  418ecc:	tst	x20, #0x80
  418ed0:	adrp	x0, 445000 <warn@@Base+0xba24>
  418ed4:	adrp	x1, 445000 <warn@@Base+0xba24>
  418ed8:	add	x0, x0, #0x22c
  418edc:	add	x1, x1, #0x211
  418ee0:	csel	x1, x1, x0, ne  // ne = any
  418ee4:	add	x0, x19, #0xc20
  418ee8:	bl	401a80 <strcat@plt>
  418eec:	tbz	w20, #8, 418f00 <ferror@plt+0x171c0>
  418ef0:	adrp	x1, 446000 <warn@@Base+0xca24>
  418ef4:	add	x0, x19, #0xc20
  418ef8:	add	x1, x1, #0x1d6
  418efc:	bl	401a80 <strcat@plt>
  418f00:	tbz	w20, #9, 416c9c <ferror@plt+0x14f5c>
  418f04:	add	x0, x19, #0xc20
  418f08:	adrp	x1, 446000 <warn@@Base+0xca24>
  418f0c:	add	x1, x1, #0x1db
  418f10:	bl	401a80 <strcat@plt>
  418f14:	b	416c9c <ferror@plt+0x14f5c>
  418f18:	tbz	w20, #0, 416c9c <ferror@plt+0x14f5c>
  418f1c:	add	x0, x19, #0xc20
  418f20:	adrp	x1, 446000 <warn@@Base+0xca24>
  418f24:	add	x1, x1, #0x1e0
  418f28:	bl	401a80 <strcat@plt>
  418f2c:	b	416c9c <ferror@plt+0x14f5c>
  418f30:	tbz	w20, #0, 416c9c <ferror@plt+0x14f5c>
  418f34:	adrp	x1, 446000 <warn@@Base+0xca24>
  418f38:	add	x1, x1, #0x1eb
  418f3c:	bl	401a80 <strcat@plt>
  418f40:	b	416c9c <ferror@plt+0x14f5c>
  418f44:	mov	w2, #0x5                   	// #5
  418f48:	adrp	x1, 446000 <warn@@Base+0xca24>
  418f4c:	mov	x0, #0x0                   	// #0
  418f50:	add	x1, x1, #0x200
  418f54:	bl	401c70 <dcgettext@plt>
  418f58:	mov	x1, x0
  418f5c:	add	x2, x19, #0xc20
  418f60:	mov	x0, x2
  418f64:	bl	401a80 <strcat@plt>
  418f68:	mov	x2, x0
  418f6c:	and	w0, w20, #0xff
  418f70:	cmp	w0, #0x2d
  418f74:	b.hi	418fa4 <ferror@plt+0x17264>  // b.pmore
  418f78:	cmp	w0, #0xa
  418f7c:	b.ls	418fac <ferror@plt+0x1726c>  // b.plast
  418f80:	sub	w0, w0, #0xb
  418f84:	cmp	w0, #0x22
  418f88:	b.hi	418fac <ferror@plt+0x1726c>  // b.pmore
  418f8c:	adrp	x1, 459000 <warn@@Base+0x1fa24>
  418f90:	add	x1, x1, #0x650
  418f94:	ldrb	w0, [x1, w0, uxtw]
  418f98:	adr	x1, 418fa4 <ferror@plt+0x17264>
  418f9c:	add	x0, x1, w0, sxtb #2
  418fa0:	br	x0
  418fa4:	cmp	w0, #0x6e
  418fa8:	b.eq	418fd8 <ferror@plt+0x17298>  // b.none
  418fac:	adrp	x1, 446000 <warn@@Base+0xca24>
  418fb0:	add	x1, x1, #0x2b0
  418fb4:	mov	w2, #0x5                   	// #5
  418fb8:	mov	x0, #0x0                   	// #0
  418fbc:	bl	401c70 <dcgettext@plt>
  418fc0:	mov	x1, x0
  418fc4:	b	418fd0 <ferror@plt+0x17290>
  418fc8:	adrp	x1, 446000 <warn@@Base+0xca24>
  418fcc:	add	x1, x1, #0x219
  418fd0:	add	x0, x19, #0xc20
  418fd4:	b	418fe4 <ferror@plt+0x172a4>
  418fd8:	adrp	x1, 446000 <warn@@Base+0xca24>
  418fdc:	mov	x0, x2
  418fe0:	add	x1, x1, #0x223
  418fe4:	bl	401a80 <strcat@plt>
  418fe8:	tst	w20, #0xffffff00
  418fec:	b.eq	416c9c <ferror@plt+0x14f5c>  // b.none
  418ff0:	mov	w2, #0x5                   	// #5
  418ff4:	adrp	x1, 446000 <warn@@Base+0xca24>
  418ff8:	mov	x0, #0x0                   	// #0
  418ffc:	add	x1, x1, #0x2ba
  419000:	bl	401c70 <dcgettext@plt>
  419004:	mov	x1, x0
  419008:	add	x0, x19, #0xc20
  41900c:	bl	401a80 <strcat@plt>
  419010:	b	416c9c <ferror@plt+0x14f5c>
  419014:	adrp	x1, 446000 <warn@@Base+0xca24>
  419018:	add	x1, x1, #0x230
  41901c:	b	418fd0 <ferror@plt+0x17290>
  419020:	adrp	x1, 446000 <warn@@Base+0xca24>
  419024:	add	x1, x1, #0x23a
  419028:	b	418fd0 <ferror@plt+0x17290>
  41902c:	adrp	x1, 446000 <warn@@Base+0xca24>
  419030:	add	x1, x1, #0x244
  419034:	b	418fd0 <ferror@plt+0x17290>
  419038:	adrp	x1, 446000 <warn@@Base+0xca24>
  41903c:	add	x1, x1, #0x24e
  419040:	b	418fd0 <ferror@plt+0x17290>
  419044:	adrp	x1, 446000 <warn@@Base+0xca24>
  419048:	add	x1, x1, #0x258
  41904c:	b	418fd0 <ferror@plt+0x17290>
  419050:	adrp	x1, 446000 <warn@@Base+0xca24>
  419054:	add	x1, x1, #0x262
  419058:	b	418fd0 <ferror@plt+0x17290>
  41905c:	adrp	x1, 446000 <warn@@Base+0xca24>
  419060:	add	x1, x1, #0x26c
  419064:	b	418fd0 <ferror@plt+0x17290>
  419068:	adrp	x1, 446000 <warn@@Base+0xca24>
  41906c:	add	x1, x1, #0x276
  419070:	b	418fd0 <ferror@plt+0x17290>
  419074:	adrp	x1, 446000 <warn@@Base+0xca24>
  419078:	add	x1, x1, #0x280
  41907c:	b	418fd0 <ferror@plt+0x17290>
  419080:	adrp	x1, 446000 <warn@@Base+0xca24>
  419084:	add	x1, x1, #0x28a
  419088:	b	418fd0 <ferror@plt+0x17290>
  41908c:	adrp	x1, 446000 <warn@@Base+0xca24>
  419090:	add	x1, x1, #0x294
  419094:	b	418fd0 <ferror@plt+0x17290>
  419098:	adrp	x1, 446000 <warn@@Base+0xca24>
  41909c:	add	x1, x1, #0x29e
  4190a0:	b	418fd0 <ferror@plt+0x17290>
  4190a4:	adrp	x1, 446000 <warn@@Base+0xca24>
  4190a8:	add	x1, x1, #0x2a8
  4190ac:	b	418fd0 <ferror@plt+0x17290>
  4190b0:	and	w0, w20, #0xff
  4190b4:	cmp	w0, #0x5
  4190b8:	b.hi	4190e4 <ferror@plt+0x173a4>  // b.pmore
  4190bc:	cbz	w0, 4190ec <ferror@plt+0x173ac>
  4190c0:	sub	w0, w0, #0x2
  4190c4:	cmp	w0, #0x3
  4190c8:	b.hi	419110 <ferror@plt+0x173d0>  // b.pmore
  4190cc:	adrp	x1, 459000 <warn@@Base+0x1fa24>
  4190d0:	add	x1, x1, #0x674
  4190d4:	ldrb	w0, [x1, w0, uxtw]
  4190d8:	adr	x1, 4190e4 <ferror@plt+0x173a4>
  4190dc:	add	x0, x1, w0, sxtb #2
  4190e0:	br	x0
  4190e4:	cmp	w0, #0x84
  4190e8:	b.eq	419160 <ferror@plt+0x17420>  // b.none
  4190ec:	mov	w2, #0x5                   	// #5
  4190f0:	adrp	x1, 446000 <warn@@Base+0xca24>
  4190f4:	mov	x0, #0x0                   	// #0
  4190f8:	add	x1, x1, #0x310
  4190fc:	bl	401c70 <dcgettext@plt>
  419100:	mov	x1, x0
  419104:	add	x0, x19, #0xc20
  419108:	bl	401a80 <strcat@plt>
  41910c:	b	416c9c <ferror@plt+0x14f5c>
  419110:	add	x0, x19, #0xc20
  419114:	adrp	x1, 446000 <warn@@Base+0xca24>
  419118:	add	x1, x1, #0x2e1
  41911c:	bl	401a80 <strcat@plt>
  419120:	b	416c9c <ferror@plt+0x14f5c>
  419124:	add	x0, x19, #0xc20
  419128:	adrp	x1, 446000 <warn@@Base+0xca24>
  41912c:	add	x1, x1, #0x2e7
  419130:	bl	401a80 <strcat@plt>
  419134:	b	416c9c <ferror@plt+0x14f5c>
  419138:	add	x0, x19, #0xc20
  41913c:	adrp	x1, 446000 <warn@@Base+0xca24>
  419140:	add	x1, x1, #0x2ee
  419144:	bl	401a80 <strcat@plt>
  419148:	b	416c9c <ferror@plt+0x14f5c>
  41914c:	add	x0, x19, #0xc20
  419150:	adrp	x1, 446000 <warn@@Base+0xca24>
  419154:	add	x1, x1, #0x2f5
  419158:	bl	401a80 <strcat@plt>
  41915c:	b	416c9c <ferror@plt+0x14f5c>
  419160:	add	x0, x19, #0xc20
  419164:	adrp	x1, 446000 <warn@@Base+0xca24>
  419168:	add	x1, x1, #0x2fc
  41916c:	bl	401a80 <strcat@plt>
  419170:	b	416c9c <ferror@plt+0x14f5c>
  419174:	add	x0, x19, #0xc20
  419178:	adrp	x1, 446000 <warn@@Base+0xca24>
  41917c:	add	x1, x1, #0x308
  419180:	bl	401a80 <strcat@plt>
  419184:	b	416c9c <ferror@plt+0x14f5c>
  419188:	sub	w1, w0, #0x4
  41918c:	mov	w2, w0
  419190:	cmp	w1, #0x2
  419194:	b.hi	4191ac <ferror@plt+0x1746c>  // b.pmore
  419198:	adrp	x0, 465000 <warn@@Base+0x2ba24>
  41919c:	add	x0, x0, #0x538
  4191a0:	add	x0, x0, #0xec8
  4191a4:	ldr	x0, [x0, w1, uxtw #3]
  4191a8:	ret
  4191ac:	cmp	w0, #0x3
  4191b0:	b.hi	4191c8 <ferror@plt+0x17488>  // b.pmore
  4191b4:	adrp	x1, 465000 <warn@@Base+0x2ba24>
  4191b8:	add	x1, x1, #0x538
  4191bc:	add	x1, x1, #0xee0
  4191c0:	ldr	x0, [x1, w2, uxtw #3]
  4191c4:	b	4191a8 <ferror@plt+0x17468>
  4191c8:	b	407f84 <ferror@plt+0x6244>
  4191cc:	stp	x29, x30, [sp, #-64]!
  4191d0:	mov	x29, sp
  4191d4:	stp	x19, x20, [sp, #16]
  4191d8:	mov	x19, x1
  4191dc:	mov	x20, x0
  4191e0:	mov	w1, #0x2                   	// #2
  4191e4:	mov	x0, x19
  4191e8:	stp	x21, x22, [sp, #32]
  4191ec:	mov	x21, x2
  4191f0:	str	x23, [sp, #48]
  4191f4:	bl	4061a0 <ferror@plt+0x4460>
  4191f8:	cmp	w0, #0x4
  4191fc:	b.gt	419218 <ferror@plt+0x174d8>
  419200:	adrp	x1, 48b000 <warn@@Base+0x51a24>
  419204:	adrp	x2, 442000 <warn@@Base+0x8a24>
  419208:	add	x2, x2, #0x49e
  41920c:	ldr	x1, [x1, #1040]
  419210:	add	x0, x2, w0, sxtw
  419214:	bl	401910 <fputs@plt>
  419218:	mov	x1, x21
  41921c:	adrp	x21, 48b000 <warn@@Base+0x51a24>
  419220:	add	x21, x21, #0x420
  419224:	adrp	x0, 446000 <warn@@Base+0xca24>
  419228:	add	x0, x0, #0x444
  41922c:	bl	401cc0 <printf@plt>
  419230:	ldr	x0, [x21, #2176]
  419234:	cbz	x0, 419244 <ferror@plt+0x17504>
  419238:	ldr	x1, [x21, #2200]
  41923c:	cmp	x1, x19
  419240:	b.hi	419270 <ferror@plt+0x17530>  // b.pmore
  419244:	mov	w2, #0x5                   	// #5
  419248:	adrp	x1, 446000 <warn@@Base+0xca24>
  41924c:	mov	x0, #0x0                   	// #0
  419250:	add	x1, x1, #0x44c
  419254:	bl	401c70 <dcgettext@plt>
  419258:	mov	x1, x19
  41925c:	ldp	x19, x20, [sp, #16]
  419260:	ldp	x21, x22, [sp, #32]
  419264:	ldr	x23, [sp, #48]
  419268:	ldp	x29, x30, [sp], #64
  41926c:	b	401cc0 <printf@plt>
  419270:	lsl	x2, x19, #5
  419274:	add	x19, x0, x19, lsl #5
  419278:	mov	w1, #0x6                   	// #6
  41927c:	adrp	x22, 446000 <warn@@Base+0xca24>
  419280:	add	x22, x22, #0x47f
  419284:	ldr	x0, [x0, x2]
  419288:	bl	4061a0 <ferror@plt+0x4460>
  41928c:	mov	w0, #0x20                  	// #32
  419290:	bl	401cf0 <putchar@plt>
  419294:	ldr	x0, [x19, #8]
  419298:	mov	w1, #0x2                   	// #2
  41929c:	bl	4061a0 <ferror@plt+0x4460>
  4192a0:	ldrb	w1, [x19, #24]
  4192a4:	mov	x0, x20
  4192a8:	and	w1, w1, #0xf
  4192ac:	bl	40a450 <ferror@plt+0x8710>
  4192b0:	mov	x1, x0
  4192b4:	mov	x0, x22
  4192b8:	bl	401cc0 <printf@plt>
  4192bc:	ldrb	w1, [x19, #24]
  4192c0:	add	x0, x20, #0x1f
  4192c4:	lsr	w1, w1, #4
  4192c8:	bl	40a914 <ferror@plt+0x8bd4>
  4192cc:	mov	x1, x0
  4192d0:	adrp	x0, 446000 <warn@@Base+0xca24>
  4192d4:	add	x0, x0, #0x485
  4192d8:	bl	401cc0 <printf@plt>
  4192dc:	ldrb	w0, [x20, #31]
  4192e0:	cmp	w0, #0x6
  4192e4:	b.ne	419354 <ferror@plt+0x17614>  // b.any
  4192e8:	ldrb	w0, [x19, #25]
  4192ec:	bl	419188 <ferror@plt+0x17448>
  4192f0:	mov	x1, x0
  4192f4:	mov	x0, x22
  4192f8:	bl	401cc0 <printf@plt>
  4192fc:	ldr	w1, [x19, #28]
  419300:	mov	x0, x20
  419304:	bl	40a2a8 <ferror@plt+0x8568>
  419308:	mov	x1, x0
  41930c:	adrp	x0, 446000 <warn@@Base+0xca24>
  419310:	add	x0, x0, #0x492
  419314:	bl	401cc0 <printf@plt>
  419318:	ldr	x1, [x21, #2184]
  41931c:	cbz	x1, 4193a0 <ferror@plt+0x17660>
  419320:	ldr	x0, [x19, #16]
  419324:	ldr	x2, [x21, #2208]
  419328:	cmp	x0, x2
  41932c:	b.cs	4193a0 <ferror@plt+0x17660>  // b.hs, b.nlast
  419330:	add	x1, x1, x0
  419334:	mov	w0, #0x19                  	// #25
  419338:	bl	407378 <ferror@plt+0x5638>
  41933c:	ldp	x19, x20, [sp, #16]
  419340:	mov	w0, #0xa                   	// #10
  419344:	ldp	x21, x22, [sp, #32]
  419348:	ldr	x23, [sp, #48]
  41934c:	ldp	x29, x30, [sp], #64
  419350:	b	401cf0 <putchar@plt>
  419354:	ldrb	w1, [x19, #25]
  419358:	adrp	x0, 465000 <warn@@Base+0x2ba24>
  41935c:	add	x0, x0, #0x538
  419360:	and	w23, w1, #0x3
  419364:	add	x0, x0, #0xee0
  419368:	and	x1, x1, #0x3
  41936c:	ldr	x1, [x0, x1, lsl #3]
  419370:	mov	x0, x22
  419374:	bl	401cc0 <printf@plt>
  419378:	ldrb	w1, [x19, #25]
  41937c:	cmp	w1, w23
  419380:	b.eq	4192fc <ferror@plt+0x175bc>  // b.none
  419384:	eor	w1, w1, w23
  419388:	mov	x0, x20
  41938c:	bl	413fd0 <ferror@plt+0x12290>
  419390:	mov	x1, x0
  419394:	adrp	x0, 446000 <warn@@Base+0xca24>
  419398:	add	x0, x0, #0x48b
  41939c:	b	4192f8 <ferror@plt+0x175b8>
  4193a0:	mov	w2, #0x5                   	// #5
  4193a4:	adrp	x1, 446000 <warn@@Base+0xca24>
  4193a8:	mov	x0, #0x0                   	// #0
  4193ac:	add	x1, x1, #0x49a
  4193b0:	bl	401c70 <dcgettext@plt>
  4193b4:	ldr	x1, [x19, #16]
  4193b8:	bl	401cc0 <printf@plt>
  4193bc:	b	41933c <ferror@plt+0x175fc>
  4193c0:	stp	x29, x30, [sp, #-304]!
  4193c4:	mov	x29, sp
  4193c8:	stp	x19, x20, [sp, #16]
  4193cc:	mov	x19, x0
  4193d0:	ldrh	w0, [x0, #82]
  4193d4:	stp	x21, x22, [sp, #32]
  4193d8:	cmp	w0, #0x28
  4193dc:	stp	x23, x24, [sp, #48]
  4193e0:	stp	x25, x26, [sp, #64]
  4193e4:	stp	x27, x28, [sp, #80]
  4193e8:	b.eq	419418 <ferror@plt+0x176d8>  // b.none
  4193ec:	cmp	w0, #0x8c
  4193f0:	b.eq	419418 <ferror@plt+0x176d8>  // b.none
  4193f4:	mov	w2, #0x5                   	// #5
  4193f8:	adrp	x1, 446000 <warn@@Base+0xca24>
  4193fc:	mov	x0, #0x0                   	// #0
  419400:	add	x1, x1, #0x4ac
  419404:	bl	401c70 <dcgettext@plt>
  419408:	ldrh	w1, [x19, #82]
  41940c:	bl	4390e8 <error@@Base>
  419410:	mov	w22, #0x0                   	// #0
  419414:	b	419498 <ferror@plt+0x17758>
  419418:	ldr	x0, [x19, #128]
  41941c:	cbz	x0, 419410 <ferror@plt+0x176d0>
  419420:	ldr	x20, [x19, #112]
  419424:	mov	w26, #0x1                   	// #1
  419428:	adrp	x24, 443000 <warn@@Base+0x9a24>
  41942c:	adrp	x25, 446000 <warn@@Base+0xca24>
  419430:	add	x24, x24, #0x14c
  419434:	add	x25, x25, #0x4f7
  419438:	mov	w22, #0x1                   	// #1
  41943c:	mov	x23, #0x0                   	// #0
  419440:	mov	x21, #0x0                   	// #0
  419444:	movk	w26, #0x7000, lsl #16
  419448:	str	x19, [sp, #248]
  41944c:	stp	xzr, xzr, [sp, #256]
  419450:	stp	xzr, xzr, [sp, #272]
  419454:	stp	xzr, xzr, [sp, #288]
  419458:	ldr	w0, [x19, #100]
  41945c:	cmp	x23, w0, uxtw
  419460:	b.cc	4194b8 <ferror@plt+0x17778>  // b.lo, b.ul, b.last
  419464:	cbnz	x21, 4195a0 <ferror@plt+0x17860>
  419468:	adrp	x1, 444000 <warn@@Base+0xaa24>
  41946c:	add	x1, x1, #0x3d1
  419470:	mov	w2, #0x5                   	// #5
  419474:	mov	x0, #0x0                   	// #0
  419478:	bl	401c70 <dcgettext@plt>
  41947c:	bl	401cc0 <printf@plt>
  419480:	ldr	x0, [sp, #256]
  419484:	cbz	x0, 41948c <ferror@plt+0x1774c>
  419488:	bl	401bd0 <free@plt>
  41948c:	ldr	x0, [sp, #288]
  419490:	cbz	x0, 419498 <ferror@plt+0x17758>
  419494:	bl	401bd0 <free@plt>
  419498:	mov	w0, w22
  41949c:	ldp	x19, x20, [sp, #16]
  4194a0:	ldp	x21, x22, [sp, #32]
  4194a4:	ldp	x23, x24, [sp, #48]
  4194a8:	ldp	x25, x26, [sp, #64]
  4194ac:	ldp	x27, x28, [sp, #80]
  4194b0:	ldp	x29, x30, [sp], #304
  4194b4:	ret
  4194b8:	ldr	w1, [x20, #4]
  4194bc:	cmp	w1, #0x2
  4194c0:	b.ne	419594 <ferror@plt+0x17854>  // b.any
  4194c4:	ldr	w1, [x20, #40]
  4194c8:	cmp	w1, w0
  4194cc:	b.cs	41956c <ferror@plt+0x1782c>  // b.hs, b.nlast
  4194d0:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  4194d4:	ldr	w0, [x0, #1056]
  4194d8:	cbz	w0, 419578 <ferror@plt+0x17838>
  4194dc:	add	x2, sp, #0x108
  4194e0:	mov	x1, x20
  4194e4:	mov	x0, x19
  4194e8:	bl	404c5c <ferror@plt+0x2f1c>
  4194ec:	ldr	w27, [x20, #40]
  4194f0:	mov	w1, #0x50                  	// #80
  4194f4:	str	x0, [sp, #256]
  4194f8:	ldr	x0, [x19, #112]
  4194fc:	umaddl	x27, w27, w1, x0
  419500:	ldr	x0, [sp, #288]
  419504:	cbz	x0, 419528 <ferror@plt+0x177e8>
  419508:	mov	x1, x25
  41950c:	mov	w2, #0x5                   	// #5
  419510:	mov	x0, #0x0                   	// #0
  419514:	bl	401c70 <dcgettext@plt>
  419518:	mov	w22, #0x0                   	// #0
  41951c:	bl	4390e8 <error@@Base>
  419520:	ldr	x0, [sp, #288]
  419524:	bl	401bd0 <free@plt>
  419528:	ldp	x28, x4, [x27, #24]
  41952c:	mov	x1, x24
  419530:	mov	w2, #0x5                   	// #5
  419534:	mov	x0, #0x0                   	// #0
  419538:	str	x4, [sp, #104]
  41953c:	bl	401c70 <dcgettext@plt>
  419540:	mov	x5, x0
  419544:	ldr	x4, [sp, #104]
  419548:	mov	x2, x28
  41954c:	mov	x1, x19
  419550:	mov	x3, #0x1                   	// #1
  419554:	mov	x0, #0x0                   	// #0
  419558:	bl	4032f0 <ferror@plt+0x15b0>
  41955c:	str	x0, [sp, #288]
  419560:	cbz	x0, 41958c <ferror@plt+0x1784c>
  419564:	ldr	x0, [x27, #32]
  419568:	str	x0, [sp, #296]
  41956c:	add	x23, x23, #0x1
  419570:	add	x20, x20, #0x50
  419574:	b	419458 <ferror@plt+0x17718>
  419578:	add	x2, sp, #0x108
  41957c:	mov	x1, x20
  419580:	mov	x0, x19
  419584:	bl	405020 <ferror@plt+0x32e0>
  419588:	b	4194ec <ferror@plt+0x177ac>
  41958c:	mov	x0, #0x0                   	// #0
  419590:	b	419568 <ferror@plt+0x17828>
  419594:	cmp	w1, w26
  419598:	csel	x21, x21, x20, ne  // ne = any
  41959c:	b	41956c <ferror@plt+0x1782c>
  4195a0:	ldr	x21, [x19, #112]
  4195a4:	mov	w28, #0x1                   	// #1
  4195a8:	mov	x26, #0x0                   	// #0
  4195ac:	movk	w28, #0x7000, lsl #16
  4195b0:	ldr	w0, [x19, #100]
  4195b4:	cmp	x26, x0
  4195b8:	b.cs	419480 <ferror@plt+0x17740>  // b.hs, b.nlast
  4195bc:	ldr	w0, [x21, #4]
  4195c0:	cmp	w0, w28
  4195c4:	b.ne	419760 <ferror@plt+0x17a20>  // b.any
  4195c8:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  4195cc:	adrp	x2, 444000 <warn@@Base+0xaa24>
  4195d0:	ldr	x20, [x21, #32]
  4195d4:	add	x2, x2, #0xa0e
  4195d8:	ldr	w3, [x0, #596]
  4195dc:	mov	w4, #0x5                   	// #5
  4195e0:	adrp	x1, 444000 <warn@@Base+0xaa24>
  4195e4:	mov	x0, #0x0                   	// #0
  4195e8:	add	x1, x1, #0xa4a
  4195ec:	lsl	w3, w3, #1
  4195f0:	udiv	x20, x20, x3
  4195f4:	mov	x3, x20
  4195f8:	bl	401c20 <dcngettext@plt>
  4195fc:	mov	x1, x21
  419600:	mov	x23, x0
  419604:	mov	x0, x19
  419608:	bl	402fac <ferror@plt+0x126c>
  41960c:	mov	x1, x0
  419610:	ldr	x2, [x21, #24]
  419614:	mov	x3, x20
  419618:	mov	x0, x23
  41961c:	bl	401cc0 <printf@plt>
  419620:	stp	xzr, xzr, [sp, #152]
  419624:	stp	xzr, xzr, [sp, #168]
  419628:	stp	xzr, xzr, [sp, #184]
  41962c:	stp	xzr, xzr, [sp, #200]
  419630:	stp	xzr, xzr, [sp, #216]
  419634:	stp	xzr, xzr, [sp, #232]
  419638:	ldr	x27, [x21, #32]
  41963c:	ldr	x0, [sp, #264]
  419640:	ubfx	x27, x27, #3, #32
  419644:	lsl	x0, x0, #5
  419648:	bl	43cf40 <warn@@Base+0x3964>
  41964c:	mov	x1, #0x0                   	// #0
  419650:	mov	x2, #0x0                   	// #0
  419654:	str	x0, [sp, #272]
  419658:	ldr	x3, [sp, #264]
  41965c:	cmp	x2, x3
  419660:	b.cc	4196bc <ferror@plt+0x1797c>  // b.lo, b.ul, b.last
  419664:	adrp	x3, 402000 <ferror@plt+0x2c0>
  419668:	adrp	x23, 48b000 <warn@@Base+0x51a24>
  41966c:	add	x3, x3, #0xf94
  419670:	add	x23, x23, #0x410
  419674:	mov	x2, #0x20                  	// #32
  419678:	mov	w24, #0x1                   	// #1
  41967c:	mov	w25, #0x0                   	// #0
  419680:	str	x1, [sp, #280]
  419684:	bl	4019b0 <qsort@plt>
  419688:	cmp	w27, w25
  41968c:	b.ne	419700 <ferror@plt+0x179c0>  // b.any
  419690:	mov	w0, #0xa                   	// #10
  419694:	bl	401cf0 <putchar@plt>
  419698:	ldr	x0, [sp, #272]
  41969c:	bl	401bd0 <free@plt>
  4196a0:	add	x0, sp, #0x98
  4196a4:	bl	403240 <ferror@plt+0x1500>
  4196a8:	add	x0, sp, #0xc8
  4196ac:	bl	403240 <ferror@plt+0x1500>
  4196b0:	cmp	w24, #0x0
  4196b4:	csel	w22, w22, wzr, ne  // ne = any
  4196b8:	b	419760 <ferror@plt+0x17a20>
  4196bc:	ldr	x5, [sp, #256]
  4196c0:	lsl	x4, x2, #5
  4196c4:	ldr	x4, [x5, x4]
  4196c8:	add	x3, x5, x2, lsl #5
  4196cc:	cbz	x4, 4196f8 <ferror@plt+0x179b8>
  4196d0:	ldrb	w4, [x3, #24]
  4196d4:	and	w4, w4, #0xf
  4196d8:	cmp	w4, #0x2
  4196dc:	b.ne	4196f8 <ferror@plt+0x179b8>  // b.any
  4196e0:	add	x6, x0, x1, lsl #5
  4196e4:	add	x1, x1, #0x1
  4196e8:	ldp	x4, x5, [x3]
  4196ec:	stp	x4, x5, [x6]
  4196f0:	ldp	x4, x5, [x3, #16]
  4196f4:	stp	x4, x5, [x6, #16]
  4196f8:	add	x2, x2, #0x1
  4196fc:	b	419658 <ferror@plt+0x17918>
  419700:	ldr	x1, [x23]
  419704:	mov	w0, #0xa                   	// #10
  419708:	lsl	w20, w25, #3
  41970c:	bl	4019a0 <fputc@plt>
  419710:	lsl	w8, w25, #3
  419714:	add	x6, sp, #0x78
  419718:	add	x5, sp, #0x70
  41971c:	mov	x4, x20
  419720:	mov	x3, x21
  419724:	add	x2, sp, #0x98
  419728:	add	x1, sp, #0xf8
  41972c:	mov	x0, x19
  419730:	mov	x7, #0x0                   	// #0
  419734:	str	w8, [sp, #104]
  419738:	bl	413590 <ferror@plt+0x11850>
  41973c:	ldr	w8, [sp, #104]
  419740:	cbnz	w0, 41976c <ferror@plt+0x17a2c>
  419744:	ldr	x0, [sp, #272]
  419748:	mov	w22, #0x0                   	// #0
  41974c:	bl	401bd0 <free@plt>
  419750:	add	x0, sp, #0x98
  419754:	bl	403240 <ferror@plt+0x1500>
  419758:	add	x0, sp, #0xc8
  41975c:	bl	403240 <ferror@plt+0x1500>
  419760:	add	x26, x26, #0x1
  419764:	add	x21, x21, #0x50
  419768:	b	4195b0 <ferror@plt+0x17870>
  41976c:	add	w4, w8, #0x4
  419770:	add	x6, sp, #0x88
  419774:	add	x5, sp, #0x74
  419778:	mov	x3, x21
  41977c:	add	x2, sp, #0x98
  419780:	add	x1, sp, #0xf8
  419784:	mov	x0, x19
  419788:	mov	x7, #0x0                   	// #0
  41978c:	bl	413590 <ferror@plt+0x11850>
  419790:	cbz	w0, 419744 <ferror@plt+0x17a04>
  419794:	ldr	w0, [sp, #112]
  419798:	tbz	w0, #31, 4197bc <ferror@plt+0x17a7c>
  41979c:	mov	w2, #0x5                   	// #5
  4197a0:	adrp	x1, 446000 <warn@@Base+0xca24>
  4197a4:	mov	x0, #0x0                   	// #0
  4197a8:	add	x1, x1, #0x51e
  4197ac:	bl	401c70 <dcgettext@plt>
  4197b0:	mov	w24, #0x0                   	// #0
  4197b4:	ldr	w1, [sp, #112]
  4197b8:	bl	4395dc <warn@@Base>
  4197bc:	ldr	w1, [sp, #112]
  4197c0:	ldr	x2, [x21, #16]
  4197c4:	and	x0, x1, #0x7fffffff
  4197c8:	ldrh	w3, [x19, #82]
  4197cc:	add	x2, x20, x2
  4197d0:	tbz	w1, #30, 4197d8 <ferror@plt+0x17a98>
  4197d4:	orr	x0, x0, #0xffffffff80000000
  4197d8:	cmp	w3, #0x8c
  4197dc:	b.ne	4197e4 <ferror@plt+0x17aa4>  // b.any
  4197e0:	lsl	x0, x0, #1
  4197e4:	ldrh	w3, [sp, #120]
  4197e8:	add	x2, x2, x0
  4197ec:	ldr	x4, [sp, #128]
  4197f0:	add	x1, sp, #0xf8
  4197f4:	mov	x0, x19
  4197f8:	bl	414d4c <ferror@plt+0x1300c>
  4197fc:	ldr	x1, [x23]
  419800:	adrp	x0, 447000 <warn@@Base+0xda24>
  419804:	add	x0, x0, #0x92b
  419808:	bl	401910 <fputs@plt>
  41980c:	ldr	w0, [sp, #116]
  419810:	cmp	w0, #0x1
  419814:	b.ne	41983c <ferror@plt+0x17afc>  // b.any
  419818:	mov	w1, #0x4                   	// #4
  41981c:	mov	x0, #0x1                   	// #1
  419820:	bl	4061a0 <ferror@plt+0x4460>
  419824:	ldr	x1, [x23]
  419828:	adrp	x0, 446000 <warn@@Base+0xca24>
  41982c:	add	x0, x0, #0x53d
  419830:	bl	401910 <fputs@plt>
  419834:	add	w25, w25, #0x1
  419838:	b	419688 <ferror@plt+0x17948>
  41983c:	tbz	w0, #31, 41987c <ferror@plt+0x17b3c>
  419840:	mov	w1, #0x4                   	// #4
  419844:	mov	w0, w0
  419848:	bl	4061a0 <ferror@plt+0x4460>
  41984c:	ldr	x1, [x23]
  419850:	mov	w0, #0xa                   	// #10
  419854:	bl	4019a0 <fputc@plt>
  419858:	ldr	w2, [sp, #116]
  41985c:	add	x1, sp, #0xf8
  419860:	mov	x0, x19
  419864:	mov	x6, #0x0                   	// #0
  419868:	mov	x5, #0x0                   	// #0
  41986c:	mov	x4, #0x0                   	// #0
  419870:	mov	w3, #0x4                   	// #4
  419874:	bl	414df0 <ferror@plt+0x130b0>
  419878:	b	419834 <ferror@plt+0x17af4>
  41987c:	ldr	x1, [x23]
  419880:	mov	w0, #0x40                  	// #64
  419884:	bl	4019a0 <fputc@plt>
  419888:	ldr	w1, [sp, #116]
  41988c:	ldr	x4, [x21, #16]
  419890:	and	x0, x1, #0x7fffffff
  419894:	ldrh	w2, [x19, #82]
  419898:	add	x4, x4, #0x4
  41989c:	tbz	w1, #30, 4198a4 <ferror@plt+0x17b64>
  4198a0:	orr	x0, x0, #0xffffffff80000000
  4198a4:	cmp	w2, #0x8c
  4198a8:	b.ne	4198b0 <ferror@plt+0x17b70>  // b.any
  4198ac:	lsl	x0, x0, #1
  4198b0:	add	x20, x20, x0
  4198b4:	mov	w1, #0x4                   	// #4
  4198b8:	add	x20, x20, x4
  4198bc:	mov	x0, x20
  4198c0:	bl	4061a0 <ferror@plt+0x4460>
  4198c4:	mov	w0, #0xa                   	// #10
  4198c8:	bl	401cf0 <putchar@plt>
  4198cc:	ldrh	w5, [sp, #136]
  4198d0:	cbz	w5, 419944 <ferror@plt+0x17c04>
  4198d4:	ldr	w0, [x19, #100]
  4198d8:	cmp	w5, w0
  4198dc:	b.cs	419944 <ferror@plt+0x17c04>  // b.hs, b.nlast
  4198e0:	ldr	x0, [x19, #112]
  4198e4:	mov	w1, #0x50                  	// #80
  4198e8:	ldr	x20, [sp, #144]
  4198ec:	umaddl	x5, w5, w1, x0
  4198f0:	ldr	x0, [x5, #32]
  4198f4:	cmp	x20, x0
  4198f8:	b.hi	419900 <ferror@plt+0x17bc0>  // b.pmore
  4198fc:	tbz	x20, #63, 419960 <ferror@plt+0x17c20>
  419900:	mov	w2, #0x5                   	// #5
  419904:	adrp	x1, 446000 <warn@@Base+0xca24>
  419908:	mov	x0, #0x0                   	// #0
  41990c:	add	x1, x1, #0x54c
  419910:	str	x5, [sp, #104]
  419914:	bl	401c70 <dcgettext@plt>
  419918:	ldr	x5, [sp, #104]
  41991c:	mov	x24, x0
  419920:	mov	x0, x19
  419924:	mov	x1, x5
  419928:	bl	402fac <ferror@plt+0x126c>
  41992c:	mov	x2, x0
  419930:	mov	x1, x20
  419934:	mov	x0, x24
  419938:	bl	4395dc <warn@@Base>
  41993c:	mov	w24, #0x0                   	// #0
  419940:	b	419834 <ferror@plt+0x17af4>
  419944:	mov	x1, x20
  419948:	mov	x0, x19
  41994c:	bl	402a94 <ferror@plt+0xd54>
  419950:	mov	x5, x0
  419954:	cbz	x0, 419988 <ferror@plt+0x17c48>
  419958:	ldr	x4, [x0, #16]
  41995c:	sub	x20, x20, x4
  419960:	add	x6, sp, #0xc8
  419964:	mov	x4, x20
  419968:	add	x1, sp, #0xf8
  41996c:	mov	x0, x19
  419970:	mov	w3, #0x0                   	// #0
  419974:	mov	w2, #0x0                   	// #0
  419978:	bl	414df0 <ferror@plt+0x130b0>
  41997c:	cmp	w0, #0x0
  419980:	csel	w24, w24, wzr, ne  // ne = any
  419984:	b	419834 <ferror@plt+0x17af4>
  419988:	mov	w2, #0x5                   	// #5
  41998c:	adrp	x1, 446000 <warn@@Base+0xca24>
  419990:	add	x1, x1, #0x58a
  419994:	bl	401c70 <dcgettext@plt>
  419998:	mov	x1, x20
  41999c:	bl	4395dc <warn@@Base>
  4199a0:	b	41993c <ferror@plt+0x17bfc>
  4199a4:	stp	x29, x30, [sp, #-272]!
  4199a8:	mov	x29, sp
  4199ac:	stp	x27, x28, [sp, #80]
  4199b0:	adrp	x28, 48c000 <stdout@@GLIBC_2.17+0xbf0>
  4199b4:	add	x28, x28, #0x520
  4199b8:	stp	x19, x20, [sp, #16]
  4199bc:	mov	x19, x0
  4199c0:	ldp	w1, w2, [x28, #-224]
  4199c4:	stp	x21, x22, [sp, #32]
  4199c8:	ldur	w0, [x28, #-216]
  4199cc:	stp	x23, x24, [sp, #48]
  4199d0:	orr	w0, w1, w0
  4199d4:	stp	x25, x26, [sp, #64]
  4199d8:	orr	w0, w0, w2
  4199dc:	stp	d8, d9, [sp, #96]
  4199e0:	str	d10, [sp, #112]
  4199e4:	cbnz	w0, 4199f0 <ferror@plt+0x17cb0>
  4199e8:	mov	w0, #0x1                   	// #1
  4199ec:	b	419ac8 <ferror@plt+0x17d88>
  4199f0:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  4199f4:	add	x21, x0, #0x420
  4199f8:	str	x0, [sp, #176]
  4199fc:	ldr	x23, [x21, #2424]
  419a00:	cbz	x23, 419bcc <ferror@plt+0x17e8c>
  419a04:	cbnz	w2, 419a20 <ferror@plt+0x17ce0>
  419a08:	ldr	w0, [x21, #2696]
  419a0c:	cbz	w0, 419bb8 <ferror@plt+0x17e78>
  419a10:	cbnz	w1, 419bb8 <ferror@plt+0x17e78>
  419a14:	ldr	x0, [x21, #2184]
  419a18:	str	x0, [sp, #136]
  419a1c:	cbz	x0, 419c94 <ferror@plt+0x17f54>
  419a20:	ldrh	w0, [x19, #82]
  419a24:	mov	w1, #0x9026                	// #36902
  419a28:	cmp	w0, w1
  419a2c:	ccmp	w0, #0x16, #0x4, ne  // ne = any
  419a30:	b.eq	419a40 <ferror@plt+0x17d00>  // b.none
  419a34:	mov	w1, #0xa390                	// #41872
  419a38:	cmp	w0, w1
  419a3c:	b.ne	419aec <ferror@plt+0x17dac>  // b.any
  419a40:	ldrb	w0, [x19, #28]
  419a44:	mov	w20, #0x4                   	// #4
  419a48:	cmp	w0, #0x2
  419a4c:	mov	w0, #0x8                   	// #8
  419a50:	csel	w20, w20, w0, ne  // ne = any
  419a54:	mov	x1, x23
  419a58:	mov	x2, #0x10                  	// #16
  419a5c:	mov	x0, x19
  419a60:	ldr	x22, [x19, #8]
  419a64:	bl	40d198 <ferror@plt+0xb458>
  419a68:	ldr	x1, [x21, #400]
  419a6c:	mov	w2, #0x0                   	// #0
  419a70:	add	x1, x0, x1
  419a74:	mov	x0, x22
  419a78:	bl	401b30 <fseek@plt>
  419a7c:	cbz	w0, 419af4 <ferror@plt+0x17db4>
  419a80:	adrp	x1, 446000 <warn@@Base+0xca24>
  419a84:	add	x1, x1, #0x5d7
  419a88:	mov	w2, #0x5                   	// #5
  419a8c:	mov	x0, #0x0                   	// #0
  419a90:	mov	x26, #0x0                   	// #0
  419a94:	bl	401c70 <dcgettext@plt>
  419a98:	mov	x23, #0x0                   	// #0
  419a9c:	bl	4390e8 <error@@Base>
  419aa0:	str	xzr, [sp, #136]
  419aa4:	str	xzr, [sp, #152]
  419aa8:	ldr	x0, [sp, #136]
  419aac:	cmp	x0, #0x0
  419ab0:	ldr	x0, [sp, #152]
  419ab4:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  419ab8:	b.ne	419bd8 <ferror@plt+0x17e98>  // b.any
  419abc:	ldr	w0, [x21, #2696]
  419ac0:	cbz	w0, 419ba8 <ferror@plt+0x17e68>
  419ac4:	mov	w0, #0x0                   	// #0
  419ac8:	ldp	x19, x20, [sp, #16]
  419acc:	ldp	x21, x22, [sp, #32]
  419ad0:	ldp	x23, x24, [sp, #48]
  419ad4:	ldp	x25, x26, [sp, #64]
  419ad8:	ldp	x27, x28, [sp, #80]
  419adc:	ldp	d8, d9, [sp, #96]
  419ae0:	ldr	d10, [sp, #112]
  419ae4:	ldp	x29, x30, [sp], #272
  419ae8:	ret
  419aec:	mov	w20, #0x4                   	// #4
  419af0:	b	419a54 <ferror@plt+0x17d14>
  419af4:	ldr	x3, [x19, #8]
  419af8:	mov	x2, #0x1                   	// #1
  419afc:	mov	w22, w20
  419b00:	add	x0, sp, #0xf8
  419b04:	mov	x1, x22
  419b08:	bl	401bc0 <fread@plt>
  419b0c:	mov	x2, x0
  419b10:	cmp	x0, #0x1
  419b14:	b.eq	419b28 <ferror@plt+0x17de8>  // b.none
  419b18:	adrp	x1, 446000 <warn@@Base+0xca24>
  419b1c:	mov	w2, #0x5                   	// #5
  419b20:	add	x1, x1, #0x607
  419b24:	b	419a8c <ferror@plt+0x17d4c>
  419b28:	ldr	x3, [x19, #8]
  419b2c:	mov	x1, x22
  419b30:	add	x0, sp, #0x100
  419b34:	bl	401bc0 <fread@plt>
  419b38:	cmp	x0, #0x1
  419b3c:	b.eq	419b50 <ferror@plt+0x17e10>  // b.none
  419b40:	adrp	x1, 446000 <warn@@Base+0xca24>
  419b44:	mov	w2, #0x5                   	// #5
  419b48:	add	x1, x1, #0x62c
  419b4c:	b	419a8c <ferror@plt+0x17d4c>
  419b50:	adrp	x22, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  419b54:	mov	w1, w20
  419b58:	add	x0, sp, #0xf8
  419b5c:	ldr	x2, [x22, #648]
  419b60:	blr	x2
  419b64:	mov	x23, x0
  419b68:	ldr	x2, [x22, #648]
  419b6c:	mov	w1, w20
  419b70:	add	x0, sp, #0x100
  419b74:	blr	x2
  419b78:	mov	x26, x0
  419b7c:	mov	w2, w20
  419b80:	mov	x1, x23
  419b84:	mov	x0, x19
  419b88:	bl	405b8c <ferror@plt+0x3e4c>
  419b8c:	mov	w2, w20
  419b90:	mov	x1, x26
  419b94:	str	x0, [sp, #136]
  419b98:	mov	x0, x19
  419b9c:	bl	405b8c <ferror@plt+0x3e4c>
  419ba0:	str	x0, [sp, #152]
  419ba4:	b	419aa8 <ferror@plt+0x17d68>
  419ba8:	ldr	x0, [sp, #136]
  419bac:	bl	401bd0 <free@plt>
  419bb0:	ldr	x0, [sp, #152]
  419bb4:	bl	401bd0 <free@plt>
  419bb8:	str	xzr, [sp, #136]
  419bbc:	str	xzr, [sp, #152]
  419bc0:	mov	x26, #0x0                   	// #0
  419bc4:	mov	x23, #0x0                   	// #0
  419bc8:	b	419bd8 <ferror@plt+0x17e98>
  419bcc:	mov	x26, #0x0                   	// #0
  419bd0:	str	xzr, [sp, #136]
  419bd4:	str	xzr, [sp, #152]
  419bd8:	ldr	x22, [x21, #2672]
  419bdc:	cbz	x22, 41a0f4 <ferror@plt+0x183b4>
  419be0:	ldur	w0, [x28, #-220]
  419be4:	cbnz	w0, 419c04 <ferror@plt+0x17ec4>
  419be8:	ldr	w0, [x21, #2696]
  419bec:	cbz	w0, 41a10c <ferror@plt+0x183cc>
  419bf0:	ldur	w0, [x28, #-224]
  419bf4:	cbnz	w0, 41a10c <ferror@plt+0x183cc>
  419bf8:	ldr	x0, [x21, #2184]
  419bfc:	str	x0, [sp, #144]
  419c00:	cbz	x0, 41a11c <ferror@plt+0x183dc>
  419c04:	mov	x1, x22
  419c08:	mov	x2, #0x10                  	// #16
  419c0c:	mov	x0, x19
  419c10:	ldr	x20, [x19, #8]
  419c14:	bl	40d198 <ferror@plt+0xb458>
  419c18:	ldr	x1, [x21, #400]
  419c1c:	mov	w2, #0x0                   	// #0
  419c20:	add	x1, x0, x1
  419c24:	mov	x0, x20
  419c28:	bl	401b30 <fseek@plt>
  419c2c:	cbz	w0, 419c9c <ferror@plt+0x17f5c>
  419c30:	adrp	x1, 446000 <warn@@Base+0xca24>
  419c34:	add	x1, x1, #0x5d7
  419c38:	mov	w2, #0x5                   	// #5
  419c3c:	mov	x0, #0x0                   	// #0
  419c40:	mov	x20, #0x0                   	// #0
  419c44:	bl	401c70 <dcgettext@plt>
  419c48:	mov	x25, #0x0                   	// #0
  419c4c:	bl	4390e8 <error@@Base>
  419c50:	mov	x24, #0x0                   	// #0
  419c54:	mov	x22, #0x0                   	// #0
  419c58:	str	xzr, [sp, #144]
  419c5c:	str	xzr, [sp, #168]
  419c60:	ldr	x0, [x21, #2680]
  419c64:	cbz	x0, 419f5c <ferror@plt+0x1821c>
  419c68:	cbnz	x25, 419f5c <ferror@plt+0x1821c>
  419c6c:	mov	x0, x24
  419c70:	bl	401bd0 <free@plt>
  419c74:	ldr	x0, [sp, #144]
  419c78:	bl	401bd0 <free@plt>
  419c7c:	ldr	w0, [x21, #2696]
  419c80:	cbnz	w0, 419ac4 <ferror@plt+0x17d84>
  419c84:	mov	x24, #0x0                   	// #0
  419c88:	str	xzr, [sp, #144]
  419c8c:	mov	x22, #0x0                   	// #0
  419c90:	b	419f60 <ferror@plt+0x18220>
  419c94:	str	xzr, [sp, #152]
  419c98:	b	419bc0 <ferror@plt+0x17e80>
  419c9c:	ldr	x3, [x19, #8]
  419ca0:	add	x0, sp, #0x100
  419ca4:	mov	x2, #0x1                   	// #1
  419ca8:	mov	x1, #0x10                  	// #16
  419cac:	bl	401bc0 <fread@plt>
  419cb0:	cmp	x0, #0x1
  419cb4:	b.eq	419cc8 <ferror@plt+0x17f88>  // b.none
  419cb8:	adrp	x1, 446000 <warn@@Base+0xca24>
  419cbc:	mov	w2, #0x5                   	// #5
  419cc0:	add	x1, x1, #0x607
  419cc4:	b	419c3c <ferror@plt+0x17efc>
  419cc8:	adrp	x24, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  419ccc:	mov	w1, #0x4                   	// #4
  419cd0:	add	x0, sp, #0x100
  419cd4:	ldr	x2, [x24, #648]
  419cd8:	blr	x2
  419cdc:	mov	x22, x0
  419ce0:	ldr	x2, [x24, #648]
  419ce4:	mov	w1, #0x4                   	// #4
  419ce8:	add	x0, sp, #0x104
  419cec:	blr	x2
  419cf0:	str	x0, [sp, #168]
  419cf4:	ldr	x2, [x24, #648]
  419cf8:	mov	w1, #0x4                   	// #4
  419cfc:	add	x0, sp, #0x108
  419d00:	blr	x2
  419d04:	ldr	x1, [sp, #176]
  419d08:	ldr	x25, [x21, #2672]
  419d0c:	ldr	w2, [x1, #1056]
  419d10:	add	x25, x25, #0x10
  419d14:	cmp	w2, #0x0
  419d18:	add	x1, x25, x0, lsl #2
  419d1c:	add	x0, x25, x0, lsl #3
  419d20:	mov	x2, #0x4                   	// #4
  419d24:	csel	x25, x0, x1, eq  // eq = none
  419d28:	mov	x0, x19
  419d2c:	mov	x1, x25
  419d30:	ldr	x20, [x19, #8]
  419d34:	bl	40d198 <ferror@plt+0xb458>
  419d38:	ldr	x1, [x21, #400]
  419d3c:	mov	w2, #0x0                   	// #0
  419d40:	add	x1, x0, x1
  419d44:	mov	x0, x20
  419d48:	bl	401b30 <fseek@plt>
  419d4c:	cbz	w0, 419d7c <ferror@plt+0x1803c>
  419d50:	adrp	x1, 446000 <warn@@Base+0xca24>
  419d54:	add	x1, x1, #0x5d7
  419d58:	mov	w2, #0x5                   	// #5
  419d5c:	mov	x0, #0x0                   	// #0
  419d60:	mov	x20, #0x0                   	// #0
  419d64:	bl	401c70 <dcgettext@plt>
  419d68:	mov	x25, #0x0                   	// #0
  419d6c:	bl	4390e8 <error@@Base>
  419d70:	mov	x24, #0x0                   	// #0
  419d74:	str	xzr, [sp, #144]
  419d78:	b	419c60 <ferror@plt+0x17f20>
  419d7c:	mov	x1, x22
  419d80:	mov	x0, x19
  419d84:	mov	w2, #0x4                   	// #4
  419d88:	bl	405b8c <ferror@plt+0x3e4c>
  419d8c:	str	x0, [sp, #144]
  419d90:	cbz	x0, 419f4c <ferror@plt+0x1820c>
  419d94:	mov	x20, #0xffffffff            	// #4294967295
  419d98:	mov	x2, x20
  419d9c:	mov	x1, #0x0                   	// #0
  419da0:	cmp	x1, x22
  419da4:	b.ne	419dfc <ferror@plt+0x180bc>  // b.any
  419da8:	mov	x0, #0xffffffff            	// #4294967295
  419dac:	cmp	x20, x0
  419db0:	b.eq	419e68 <ferror@plt+0x18128>  // b.none
  419db4:	ldr	x0, [sp, #168]
  419db8:	mov	x2, #0x4                   	// #4
  419dbc:	ldr	x27, [x19, #8]
  419dc0:	sub	x20, x20, x0
  419dc4:	add	x1, x22, x20
  419dc8:	mov	x0, x19
  419dcc:	add	x1, x25, x1, lsl #2
  419dd0:	bl	40d198 <ferror@plt+0xb458>
  419dd4:	ldr	x1, [x21, #400]
  419dd8:	mov	w2, #0x0                   	// #0
  419ddc:	add	x1, x0, x1
  419de0:	mov	x0, x27
  419de4:	bl	401b30 <fseek@plt>
  419de8:	cbz	w0, 419e34 <ferror@plt+0x180f4>
  419dec:	adrp	x1, 446000 <warn@@Base+0xca24>
  419df0:	mov	w2, #0x5                   	// #5
  419df4:	add	x1, x1, #0x5d7
  419df8:	b	419e5c <ferror@plt+0x1811c>
  419dfc:	ldr	x0, [sp, #144]
  419e00:	ldr	x0, [x0, x1, lsl #3]
  419e04:	cbz	x0, 419e24 <ferror@plt+0x180e4>
  419e08:	ldr	x3, [sp, #168]
  419e0c:	cmp	x0, x3
  419e10:	b.cc	419ac4 <ferror@plt+0x17d84>  // b.lo, b.ul, b.last
  419e14:	cmp	x20, x2
  419e18:	b.eq	419e2c <ferror@plt+0x180ec>  // b.none
  419e1c:	cmp	x20, x0
  419e20:	csel	x20, x20, x0, cs  // cs = hs, nlast
  419e24:	add	x1, x1, #0x1
  419e28:	b	419da0 <ferror@plt+0x18060>
  419e2c:	mov	x20, x0
  419e30:	b	419e24 <ferror@plt+0x180e4>
  419e34:	ldr	x3, [x19, #8]
  419e38:	add	x0, sp, #0x100
  419e3c:	mov	x2, #0x1                   	// #1
  419e40:	mov	x1, #0x4                   	// #4
  419e44:	bl	401bc0 <fread@plt>
  419e48:	cmp	x0, #0x1
  419e4c:	b.eq	419e78 <ferror@plt+0x18138>  // b.none
  419e50:	adrp	x1, 446000 <warn@@Base+0xca24>
  419e54:	add	x1, x1, #0x650
  419e58:	mov	w2, #0x5                   	// #5
  419e5c:	mov	x0, #0x0                   	// #0
  419e60:	bl	401c70 <dcgettext@plt>
  419e64:	bl	4390e8 <error@@Base>
  419e68:	mov	x20, #0x0                   	// #0
  419e6c:	mov	x25, #0x0                   	// #0
  419e70:	mov	x24, #0x0                   	// #0
  419e74:	b	419c60 <ferror@plt+0x17f20>
  419e78:	cmn	x20, #0x1
  419e7c:	b.eq	419e68 <ferror@plt+0x18128>  // b.none
  419e80:	ldr	x2, [x24, #648]
  419e84:	add	x20, x20, #0x1
  419e88:	add	x0, sp, #0x100
  419e8c:	mov	w1, #0x4                   	// #4
  419e90:	blr	x2
  419e94:	tbz	w0, #0, 419e34 <ferror@plt+0x180f4>
  419e98:	add	x1, x25, x22, lsl #2
  419e9c:	mov	x2, #0x4                   	// #4
  419ea0:	mov	x0, x19
  419ea4:	ldr	x24, [x19, #8]
  419ea8:	bl	40d198 <ferror@plt+0xb458>
  419eac:	ldr	x1, [x21, #400]
  419eb0:	mov	w2, #0x0                   	// #0
  419eb4:	add	x1, x0, x1
  419eb8:	mov	x0, x24
  419ebc:	bl	401b30 <fseek@plt>
  419ec0:	cbnz	w0, 419dec <ferror@plt+0x180ac>
  419ec4:	mov	x1, x20
  419ec8:	mov	x0, x19
  419ecc:	mov	w2, #0x4                   	// #4
  419ed0:	bl	405b8c <ferror@plt+0x3e4c>
  419ed4:	mov	x24, x0
  419ed8:	cbz	x0, 419f2c <ferror@plt+0x181ec>
  419edc:	ldr	x0, [x21, #2680]
  419ee0:	cbz	x0, 419f2c <ferror@plt+0x181ec>
  419ee4:	add	x1, x22, x20
  419ee8:	mov	x2, #0x4                   	// #4
  419eec:	mov	x0, x19
  419ef0:	add	x1, x25, x1, lsl #2
  419ef4:	ldr	x27, [x19, #8]
  419ef8:	bl	40d198 <ferror@plt+0xb458>
  419efc:	ldr	x1, [x21, #400]
  419f00:	mov	w2, #0x0                   	// #0
  419f04:	add	x1, x0, x1
  419f08:	mov	x0, x27
  419f0c:	bl	401b30 <fseek@plt>
  419f10:	cbz	w0, 419f34 <ferror@plt+0x181f4>
  419f14:	adrp	x1, 446000 <warn@@Base+0xca24>
  419f18:	add	x1, x1, #0x5d7
  419f1c:	mov	w2, #0x5                   	// #5
  419f20:	mov	x0, #0x0                   	// #0
  419f24:	bl	401c70 <dcgettext@plt>
  419f28:	bl	4390e8 <error@@Base>
  419f2c:	mov	x25, #0x0                   	// #0
  419f30:	b	419c60 <ferror@plt+0x17f20>
  419f34:	mov	x1, x20
  419f38:	mov	x0, x19
  419f3c:	mov	w2, #0x4                   	// #4
  419f40:	bl	405b8c <ferror@plt+0x3e4c>
  419f44:	mov	x25, x0
  419f48:	b	419c60 <ferror@plt+0x17f20>
  419f4c:	mov	x25, #0x0                   	// #0
  419f50:	mov	x24, #0x0                   	// #0
  419f54:	mov	x20, #0x0                   	// #0
  419f58:	b	419c60 <ferror@plt+0x17f20>
  419f5c:	cbz	x24, 419c74 <ferror@plt+0x17f34>
  419f60:	ldr	x1, [x21, #2424]
  419f64:	ldr	x0, [x21, #2672]
  419f68:	orr	x0, x1, x0
  419f6c:	cbz	x0, 41a210 <ferror@plt+0x184d0>
  419f70:	ldur	w0, [x28, #-216]
  419f74:	cbz	w0, 41a210 <ferror@plt+0x184d0>
  419f78:	ldr	w0, [x21, #2696]
  419f7c:	cbz	w0, 41a210 <ferror@plt+0x184d0>
  419f80:	ldr	x0, [x21, #2184]
  419f84:	cbz	x0, 41a210 <ferror@plt+0x184d0>
  419f88:	ldr	x0, [x21, #2176]
  419f8c:	cbz	x0, 41a210 <ferror@plt+0x184d0>
  419f90:	cbz	x1, 41a010 <ferror@plt+0x182d0>
  419f94:	adrp	x1, 446000 <warn@@Base+0xca24>
  419f98:	add	x1, x1, #0x677
  419f9c:	mov	w2, #0x5                   	// #5
  419fa0:	mov	x0, #0x0                   	// #0
  419fa4:	bl	401c70 <dcgettext@plt>
  419fa8:	bl	401cc0 <printf@plt>
  419fac:	ldr	x0, [sp, #176]
  419fb0:	mov	w2, #0x5                   	// #5
  419fb4:	ldr	w0, [x0, #1056]
  419fb8:	cbz	w0, 41a130 <ferror@plt+0x183f0>
  419fbc:	adrp	x1, 446000 <warn@@Base+0xca24>
  419fc0:	add	x1, x1, #0x691
  419fc4:	mov	x0, #0x0                   	// #0
  419fc8:	bl	401c70 <dcgettext@plt>
  419fcc:	bl	401cc0 <printf@plt>
  419fd0:	adrp	x27, 446000 <warn@@Base+0xca24>
  419fd4:	mov	x1, #0x1                   	// #1
  419fd8:	mov	x0, x26
  419fdc:	bl	42abf8 <ferror@plt+0x28eb8>
  419fe0:	add	x27, x27, #0x70f
  419fe4:	mov	x2, x26
  419fe8:	mov	w1, #0x0                   	// #0
  419fec:	str	x0, [sp, #160]
  419ff0:	bl	401a90 <memset@plt>
  419ff4:	mov	x3, #0x0                   	// #0
  419ff8:	cmp	x23, x3
  419ffc:	b.ne	41a13c <ferror@plt+0x183fc>  // b.any
  41a000:	ldr	x0, [sp, #160]
  41a004:	bl	401bd0 <free@plt>
  41a008:	ldr	x0, [x21, #2672]
  41a00c:	cbz	x0, 41a074 <ferror@plt+0x18334>
  41a010:	mov	w2, #0x5                   	// #5
  41a014:	adrp	x1, 446000 <warn@@Base+0xca24>
  41a018:	mov	x0, #0x0                   	// #0
  41a01c:	add	x1, x1, #0x72b
  41a020:	bl	401c70 <dcgettext@plt>
  41a024:	ldr	x3, [x21, #2680]
  41a028:	adrp	x2, 446000 <warn@@Base+0xca24>
  41a02c:	add	x2, x2, #0x5cd
  41a030:	adrp	x1, 446000 <warn@@Base+0xca24>
  41a034:	cmp	x3, #0x0
  41a038:	add	x1, x1, #0x5c1
  41a03c:	csel	x1, x1, x2, ne  // ne = any
  41a040:	bl	401cc0 <printf@plt>
  41a044:	ldr	x0, [sp, #176]
  41a048:	mov	w2, #0x5                   	// #5
  41a04c:	ldr	w0, [x0, #1056]
  41a050:	cbz	w0, 41a1ac <ferror@plt+0x1846c>
  41a054:	adrp	x1, 446000 <warn@@Base+0xca24>
  41a058:	add	x1, x1, #0x691
  41a05c:	mov	x0, #0x0                   	// #0
  41a060:	bl	401c70 <dcgettext@plt>
  41a064:	bl	401cc0 <printf@plt>
  41a068:	mov	x2, #0x0                   	// #0
  41a06c:	cmp	x22, x2
  41a070:	b.ne	41a1b8 <ferror@plt+0x18478>  // b.any
  41a074:	ldur	w0, [x28, #-220]
  41a078:	cbz	w0, 41a92c <ferror@plt+0x18bec>
  41a07c:	ldr	x0, [sp, #136]
  41a080:	cbnz	x0, 41a6e8 <ferror@plt+0x189a8>
  41a084:	ldr	x0, [sp, #144]
  41a088:	cbz	x0, 4199e8 <ferror@plt+0x17ca8>
  41a08c:	mov	w4, #0x5                   	// #5
  41a090:	mov	x3, x22
  41a094:	adrp	x2, 446000 <warn@@Base+0xca24>
  41a098:	adrp	x1, 446000 <warn@@Base+0xca24>
  41a09c:	add	x2, x2, #0xa27
  41a0a0:	add	x1, x1, #0xa67
  41a0a4:	mov	x0, #0x0                   	// #0
  41a0a8:	bl	401c20 <dcngettext@plt>
  41a0ac:	ldr	x2, [x21, #2680]
  41a0b0:	adrp	x3, 446000 <warn@@Base+0xca24>
  41a0b4:	add	x3, x3, #0x5cd
  41a0b8:	adrp	x1, 446000 <warn@@Base+0xca24>
  41a0bc:	cmp	x2, #0x0
  41a0c0:	mov	x2, x22
  41a0c4:	add	x1, x1, #0x5c1
  41a0c8:	csel	x1, x1, x3, ne  // ne = any
  41a0cc:	bl	401cc0 <printf@plt>
  41a0d0:	mov	x0, x22
  41a0d4:	mov	x1, #0x8                   	// #8
  41a0d8:	bl	401aa0 <calloc@plt>
  41a0dc:	mov	x21, x0
  41a0e0:	mov	w2, #0x5                   	// #5
  41a0e4:	cbnz	x0, 41a938 <ferror@plt+0x18bf8>
  41a0e8:	adrp	x1, 446000 <warn@@Base+0xca24>
  41a0ec:	add	x1, x1, #0xaa6
  41a0f0:	b	41a730 <ferror@plt+0x189f0>
  41a0f4:	mov	x20, #0x0                   	// #0
  41a0f8:	mov	x25, #0x0                   	// #0
  41a0fc:	mov	x24, #0x0                   	// #0
  41a100:	str	xzr, [sp, #144]
  41a104:	str	xzr, [sp, #168]
  41a108:	b	419f60 <ferror@plt+0x18220>
  41a10c:	mov	x20, #0x0                   	// #0
  41a110:	mov	x25, #0x0                   	// #0
  41a114:	str	xzr, [sp, #168]
  41a118:	b	419c84 <ferror@plt+0x17f44>
  41a11c:	mov	x25, #0x0                   	// #0
  41a120:	mov	x24, #0x0                   	// #0
  41a124:	mov	x20, #0x0                   	// #0
  41a128:	str	xzr, [sp, #168]
  41a12c:	b	419c8c <ferror@plt+0x17f4c>
  41a130:	adrp	x1, 446000 <warn@@Base+0xca24>
  41a134:	add	x1, x1, #0x6cc
  41a138:	b	419fc4 <ferror@plt+0x18284>
  41a13c:	ldr	x0, [sp, #136]
  41a140:	ldr	x1, [x0, x3, lsl #3]
  41a144:	cbz	x1, 41a18c <ferror@plt+0x1844c>
  41a148:	mov	x2, x3
  41a14c:	mov	x0, x19
  41a150:	stp	x1, x3, [sp, #184]
  41a154:	bl	4191cc <ferror@plt+0x1748c>
  41a158:	ldp	x1, x3, [sp, #184]
  41a15c:	cmp	x26, x1
  41a160:	b.ls	41a170 <ferror@plt+0x18430>  // b.plast
  41a164:	ldr	x0, [sp, #160]
  41a168:	ldrb	w0, [x0, x1]
  41a16c:	cbz	w0, 41a194 <ferror@plt+0x18454>
  41a170:	mov	x1, x27
  41a174:	mov	w2, #0x5                   	// #5
  41a178:	mov	x0, #0x0                   	// #0
  41a17c:	str	x3, [sp, #184]
  41a180:	bl	401c70 <dcgettext@plt>
  41a184:	bl	4390e8 <error@@Base>
  41a188:	ldr	x3, [sp, #184]
  41a18c:	add	x3, x3, #0x1
  41a190:	b	419ff8 <ferror@plt+0x182b8>
  41a194:	ldr	x0, [sp, #160]
  41a198:	mov	w2, #0x1                   	// #1
  41a19c:	strb	w2, [x0, x1]
  41a1a0:	ldr	x0, [sp, #152]
  41a1a4:	ldr	x1, [x0, x1, lsl #3]
  41a1a8:	b	41a144 <ferror@plt+0x18404>
  41a1ac:	adrp	x1, 446000 <warn@@Base+0xca24>
  41a1b0:	add	x1, x1, #0x6cc
  41a1b4:	b	41a05c <ferror@plt+0x1831c>
  41a1b8:	ldr	x0, [sp, #144]
  41a1bc:	ldr	x27, [x0, x2, lsl #3]
  41a1c0:	cbnz	x27, 41a1cc <ferror@plt+0x1848c>
  41a1c4:	add	x2, x2, #0x1
  41a1c8:	b	41a06c <ferror@plt+0x1832c>
  41a1cc:	ldr	x0, [sp, #168]
  41a1d0:	sub	x27, x27, x0
  41a1d4:	ldr	x0, [sp, #168]
  41a1d8:	str	x2, [sp, #160]
  41a1dc:	add	x1, x0, x27
  41a1e0:	ldr	x0, [x21, #2680]
  41a1e4:	cbz	x0, 41a1ec <ferror@plt+0x184ac>
  41a1e8:	ldr	x1, [x25, x27, lsl #3]
  41a1ec:	mov	x0, x19
  41a1f0:	bl	4191cc <ferror@plt+0x1748c>
  41a1f4:	cmp	x20, x27
  41a1f8:	ldr	x2, [sp, #160]
  41a1fc:	b.ls	41a1c4 <ferror@plt+0x18484>  // b.plast
  41a200:	ldr	x0, [x24, x27, lsl #3]
  41a204:	add	x27, x27, #0x1
  41a208:	tbz	w0, #0, 41a1d4 <ferror@plt+0x18494>
  41a20c:	b	41a1c4 <ferror@plt+0x18484>
  41a210:	ldur	w0, [x28, #-224]
  41a214:	cbnz	w0, 41a228 <ferror@plt+0x184e8>
  41a218:	ldur	w0, [x28, #-216]
  41a21c:	cbz	w0, 41a074 <ferror@plt+0x18334>
  41a220:	ldr	w0, [x21, #2696]
  41a224:	cbnz	w0, 41a238 <ferror@plt+0x184f8>
  41a228:	ldr	x27, [x19, #112]
  41a22c:	cbnz	x27, 41a6d0 <ferror@plt+0x18990>
  41a230:	ldur	w0, [x28, #-216]
  41a234:	cbz	w0, 41a074 <ferror@plt+0x18334>
  41a238:	adrp	x1, 446000 <warn@@Base+0xca24>
  41a23c:	add	x1, x1, #0x898
  41a240:	mov	w2, #0x5                   	// #5
  41a244:	mov	x0, #0x0                   	// #0
  41a248:	bl	401c70 <dcgettext@plt>
  41a24c:	bl	401cc0 <printf@plt>
  41a250:	b	41a074 <ferror@plt+0x18334>
  41a254:	ldr	w0, [x27, #4]
  41a258:	cmp	w0, #0x2
  41a25c:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  41a260:	b.ne	41a2b0 <ferror@plt+0x18570>  // b.any
  41a264:	ldur	w1, [x28, #-216]
  41a268:	cbnz	w1, 41a274 <ferror@plt+0x18534>
  41a26c:	cmp	w0, #0x2
  41a270:	b.eq	41a2b0 <ferror@plt+0x18570>  // b.none
  41a274:	ldr	x0, [x27, #56]
  41a278:	cbnz	x0, 41a2d4 <ferror@plt+0x18594>
  41a27c:	mov	w2, #0x5                   	// #5
  41a280:	adrp	x1, 446000 <warn@@Base+0xca24>
  41a284:	add	x1, x1, #0x74d
  41a288:	bl	401c70 <dcgettext@plt>
  41a28c:	mov	x2, x0
  41a290:	mov	x1, x27
  41a294:	mov	x0, x19
  41a298:	str	x2, [sp, #160]
  41a29c:	bl	402fac <ferror@plt+0x126c>
  41a2a0:	mov	x1, x0
  41a2a4:	ldr	x2, [sp, #160]
  41a2a8:	mov	x0, x2
  41a2ac:	bl	401cc0 <printf@plt>
  41a2b0:	ldr	w0, [sp, #212]
  41a2b4:	add	x27, x27, #0x50
  41a2b8:	add	w0, w0, #0x1
  41a2bc:	str	w0, [sp, #212]
  41a2c0:	ldr	w0, [x19, #100]
  41a2c4:	ldr	w1, [sp, #212]
  41a2c8:	cmp	w0, w1
  41a2cc:	b.hi	41a254 <ferror@plt+0x18514>  // b.pmore
  41a2d0:	b	41a074 <ferror@plt+0x18334>
  41a2d4:	ldr	x3, [x27, #32]
  41a2d8:	mov	w4, #0x5                   	// #5
  41a2dc:	adrp	x2, 446000 <warn@@Base+0xca24>
  41a2e0:	adrp	x1, 446000 <warn@@Base+0xca24>
  41a2e4:	add	x2, x2, #0x77b
  41a2e8:	add	x1, x1, #0x7a5
  41a2ec:	udiv	x3, x3, x0
  41a2f0:	mov	x0, #0x0                   	// #0
  41a2f4:	str	x3, [sp, #256]
  41a2f8:	bl	401c20 <dcngettext@plt>
  41a2fc:	mov	x3, x0
  41a300:	mov	x1, x27
  41a304:	mov	x0, x19
  41a308:	str	x3, [sp, #160]
  41a30c:	bl	402fac <ferror@plt+0x126c>
  41a310:	mov	x1, x0
  41a314:	ldr	x3, [sp, #160]
  41a318:	ldr	x2, [sp, #256]
  41a31c:	mov	x0, x3
  41a320:	bl	401cc0 <printf@plt>
  41a324:	ldr	w0, [x21]
  41a328:	mov	w2, #0x5                   	// #5
  41a32c:	cbz	w0, 41a3d4 <ferror@plt+0x18694>
  41a330:	adrp	x1, 446000 <warn@@Base+0xca24>
  41a334:	add	x1, x1, #0x7cd
  41a338:	mov	x0, #0x0                   	// #0
  41a33c:	bl	401c70 <dcgettext@plt>
  41a340:	bl	401cc0 <printf@plt>
  41a344:	ldr	w0, [x21]
  41a348:	add	x2, sp, #0x100
  41a34c:	mov	x1, x27
  41a350:	cbz	w0, 41a3e0 <ferror@plt+0x186a0>
  41a354:	mov	x0, x19
  41a358:	bl	404c5c <ferror@plt+0x2f1c>
  41a35c:	str	x0, [sp, #200]
  41a360:	ldr	x0, [sp, #200]
  41a364:	cbz	x0, 41a2b0 <ferror@plt+0x18570>
  41a368:	ldr	w0, [x19, #104]
  41a36c:	ldr	w6, [x27, #40]
  41a370:	cmp	w6, w0
  41a374:	b.ne	41a3ec <ferror@plt+0x186ac>  // b.any
  41a378:	ldr	x0, [x19, #128]
  41a37c:	str	x0, [sp, #184]
  41a380:	ldr	x0, [x19, #136]
  41a384:	str	x0, [sp, #192]
  41a388:	ldr	x0, [sp, #200]
  41a38c:	str	x0, [sp, #160]
  41a390:	adrp	x0, 446000 <warn@@Base+0xca24>
  41a394:	add	x0, x0, #0x847
  41a398:	str	wzr, [sp, #176]
  41a39c:	str	x0, [sp, #216]
  41a3a0:	ldr	x0, [sp, #256]
  41a3a4:	ldr	w1, [sp, #176]
  41a3a8:	cmp	x0, w1, uxtw
  41a3ac:	b.hi	41a468 <ferror@plt+0x18728>  // b.pmore
  41a3b0:	ldr	x0, [sp, #200]
  41a3b4:	bl	401bd0 <free@plt>
  41a3b8:	ldr	x0, [x19, #128]
  41a3bc:	ldr	x1, [sp, #184]
  41a3c0:	cmp	x0, x1
  41a3c4:	b.eq	41a2b0 <ferror@plt+0x18570>  // b.none
  41a3c8:	mov	x0, x1
  41a3cc:	bl	401bd0 <free@plt>
  41a3d0:	b	41a2b0 <ferror@plt+0x18570>
  41a3d4:	adrp	x1, 446000 <warn@@Base+0xca24>
  41a3d8:	add	x1, x1, #0x806
  41a3dc:	b	41a338 <ferror@plt+0x185f8>
  41a3e0:	mov	x0, x19
  41a3e4:	bl	405020 <ferror@plt+0x32e0>
  41a3e8:	b	41a35c <ferror@plt+0x1861c>
  41a3ec:	ldr	w0, [x19, #100]
  41a3f0:	cmp	w6, w0
  41a3f4:	b.cs	41a458 <ferror@plt+0x18718>  // b.hs, b.nlast
  41a3f8:	ldr	x0, [x19, #112]
  41a3fc:	mov	w1, #0x50                  	// #80
  41a400:	mov	w2, #0x5                   	// #5
  41a404:	umaddl	x6, w6, w1, x0
  41a408:	adrp	x1, 443000 <warn@@Base+0x9a24>
  41a40c:	mov	x0, #0x0                   	// #0
  41a410:	add	x1, x1, #0x14c
  41a414:	ldp	x7, x4, [x6, #24]
  41a418:	str	x4, [sp, #160]
  41a41c:	stp	x6, x7, [sp, #176]
  41a420:	bl	401c70 <dcgettext@plt>
  41a424:	mov	x5, x0
  41a428:	ldr	x4, [sp, #160]
  41a42c:	mov	x1, x19
  41a430:	ldr	x7, [sp, #184]
  41a434:	mov	x3, #0x1                   	// #1
  41a438:	mov	x0, #0x0                   	// #0
  41a43c:	mov	x2, x7
  41a440:	bl	4032f0 <ferror@plt+0x15b0>
  41a444:	str	x0, [sp, #184]
  41a448:	cbz	x0, 41a460 <ferror@plt+0x18720>
  41a44c:	ldr	x6, [sp, #176]
  41a450:	ldr	x0, [x6, #32]
  41a454:	b	41a384 <ferror@plt+0x18644>
  41a458:	stp	xzr, xzr, [sp, #184]
  41a45c:	b	41a388 <ferror@plt+0x18648>
  41a460:	str	xzr, [sp, #192]
  41a464:	b	41a388 <ferror@plt+0x18648>
  41a468:	ldr	w1, [sp, #176]
  41a46c:	ldr	x0, [sp, #216]
  41a470:	bl	401cc0 <printf@plt>
  41a474:	ldr	x0, [sp, #160]
  41a478:	mov	w1, #0x6                   	// #6
  41a47c:	ldr	x0, [x0]
  41a480:	bl	4061a0 <ferror@plt+0x4460>
  41a484:	mov	w0, #0x20                  	// #32
  41a488:	bl	401cf0 <putchar@plt>
  41a48c:	ldr	x0, [sp, #160]
  41a490:	mov	w1, #0x2                   	// #2
  41a494:	ldr	x0, [x0, #8]
  41a498:	bl	4061a0 <ferror@plt+0x4460>
  41a49c:	ldr	x0, [sp, #160]
  41a4a0:	ldrb	w1, [x0, #24]
  41a4a4:	mov	x0, x19
  41a4a8:	and	w1, w1, #0xf
  41a4ac:	bl	40a450 <ferror@plt+0x8710>
  41a4b0:	adrp	x2, 446000 <warn@@Base+0xca24>
  41a4b4:	add	x2, x2, #0x47f
  41a4b8:	mov	x1, x0
  41a4bc:	mov	x0, x2
  41a4c0:	bl	401cc0 <printf@plt>
  41a4c4:	ldr	x0, [sp, #160]
  41a4c8:	ldrb	w1, [x0, #24]
  41a4cc:	add	x0, x19, #0x1f
  41a4d0:	lsr	w1, w1, #4
  41a4d4:	bl	40a914 <ferror@plt+0x8bd4>
  41a4d8:	mov	x1, x0
  41a4dc:	adrp	x0, 446000 <warn@@Base+0xca24>
  41a4e0:	add	x0, x0, #0x485
  41a4e4:	bl	401cc0 <printf@plt>
  41a4e8:	ldrb	w0, [x19, #31]
  41a4ec:	cmp	w0, #0x6
  41a4f0:	adrp	x0, 446000 <warn@@Base+0xca24>
  41a4f4:	add	x2, x0, #0x47f
  41a4f8:	ldr	x0, [sp, #160]
  41a4fc:	b.ne	41a644 <ferror@plt+0x18904>  // b.any
  41a500:	ldrb	w0, [x0, #25]
  41a504:	bl	419188 <ferror@plt+0x17448>
  41a508:	mov	x1, x0
  41a50c:	adrp	x0, 446000 <warn@@Base+0xca24>
  41a510:	add	x2, x0, #0x47f
  41a514:	mov	x0, x2
  41a518:	bl	401cc0 <printf@plt>
  41a51c:	ldr	x0, [sp, #160]
  41a520:	ldr	w1, [x0, #28]
  41a524:	mov	x0, x19
  41a528:	bl	40a2a8 <ferror@plt+0x8568>
  41a52c:	mov	x1, x0
  41a530:	adrp	x0, 446000 <warn@@Base+0xca24>
  41a534:	add	x0, x0, #0x84d
  41a538:	bl	401cc0 <printf@plt>
  41a53c:	ldr	x0, [sp, #160]
  41a540:	ldr	x1, [x0, #16]
  41a544:	ldr	x0, [sp, #192]
  41a548:	cmp	x1, x0
  41a54c:	b.cs	41a694 <ferror@plt+0x18954>  // b.hs, b.nlast
  41a550:	ldr	x0, [sp, #184]
  41a554:	add	x1, x0, x1
  41a558:	mov	w0, #0x19                  	// #25
  41a55c:	bl	407378 <ferror@plt+0x5638>
  41a560:	ldp	x2, x3, [sp, #184]
  41a564:	add	x7, sp, #0xf6
  41a568:	ldr	w0, [x27, #4]
  41a56c:	add	x6, sp, #0xf8
  41a570:	ldr	w4, [sp, #176]
  41a574:	ldr	x5, [sp, #160]
  41a578:	cmp	w0, #0xb
  41a57c:	cset	w1, eq  // eq = none
  41a580:	mov	x0, x19
  41a584:	bl	40d26c <ferror@plt+0xb52c>
  41a588:	mov	x1, x0
  41a58c:	cbz	x0, 41a5a8 <ferror@plt+0x18868>
  41a590:	ldr	w3, [sp, #248]
  41a594:	cbnz	w3, 41a6b0 <ferror@plt+0x18970>
  41a598:	ldrh	w2, [sp, #246]
  41a59c:	adrp	x0, 446000 <warn@@Base+0xca24>
  41a5a0:	add	x0, x0, #0x853
  41a5a4:	bl	401cc0 <printf@plt>
  41a5a8:	mov	w0, #0xa                   	// #10
  41a5ac:	bl	401cf0 <putchar@plt>
  41a5b0:	ldr	x0, [sp, #160]
  41a5b4:	ldrb	w0, [x0, #24]
  41a5b8:	cmp	wzr, w0, lsr #4
  41a5bc:	b.ne	41a628 <ferror@plt+0x188e8>  // b.any
  41a5c0:	ldr	w0, [x27, #44]
  41a5c4:	ldr	w1, [sp, #176]
  41a5c8:	cmp	w0, w1
  41a5cc:	b.hi	41a628 <ferror@plt+0x188e8>  // b.pmore
  41a5d0:	ldrh	w0, [x19, #82]
  41a5d4:	cmp	w0, #0x8
  41a5d8:	b.eq	41a628 <ferror@plt+0x188e8>  // b.none
  41a5dc:	ldrb	w0, [x19, #31]
  41a5e0:	cmp	w0, #0x6
  41a5e4:	b.eq	41a628 <ferror@plt+0x188e8>  // b.none
  41a5e8:	mov	w2, #0x5                   	// #5
  41a5ec:	adrp	x1, 446000 <warn@@Base+0xca24>
  41a5f0:	mov	x0, #0x0                   	// #0
  41a5f4:	add	x1, x1, #0x85c
  41a5f8:	bl	401c70 <dcgettext@plt>
  41a5fc:	mov	x4, x0
  41a600:	mov	x1, x27
  41a604:	mov	x0, x19
  41a608:	str	x4, [sp, #232]
  41a60c:	bl	402fac <ferror@plt+0x126c>
  41a610:	mov	x2, x0
  41a614:	ldr	w3, [x27, #44]
  41a618:	ldr	w1, [sp, #176]
  41a61c:	ldr	x4, [sp, #232]
  41a620:	mov	x0, x4
  41a624:	bl	4395dc <warn@@Base>
  41a628:	ldr	w0, [sp, #176]
  41a62c:	add	w0, w0, #0x1
  41a630:	str	w0, [sp, #176]
  41a634:	ldr	x0, [sp, #160]
  41a638:	add	x0, x0, #0x20
  41a63c:	str	x0, [sp, #160]
  41a640:	b	41a3a0 <ferror@plt+0x18660>
  41a644:	ldrb	w0, [x0, #25]
  41a648:	ldr	x1, [sp, #224]
  41a64c:	and	w3, w0, #0x3
  41a650:	and	x0, x0, #0x3
  41a654:	str	w3, [sp, #232]
  41a658:	ldr	x1, [x1, x0, lsl #3]
  41a65c:	mov	x0, x2
  41a660:	bl	401cc0 <printf@plt>
  41a664:	ldr	x0, [sp, #160]
  41a668:	ldr	w3, [sp, #232]
  41a66c:	ldrb	w1, [x0, #25]
  41a670:	cmp	w1, w3
  41a674:	b.eq	41a51c <ferror@plt+0x187dc>  // b.none
  41a678:	eor	w1, w1, w3
  41a67c:	mov	x0, x19
  41a680:	bl	413fd0 <ferror@plt+0x12290>
  41a684:	mov	x1, x0
  41a688:	adrp	x0, 446000 <warn@@Base+0xca24>
  41a68c:	add	x0, x0, #0x48b
  41a690:	b	41a518 <ferror@plt+0x187d8>
  41a694:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  41a698:	add	x1, x1, #0xbce
  41a69c:	mov	w2, #0x5                   	// #5
  41a6a0:	mov	x0, #0x0                   	// #0
  41a6a4:	bl	401c70 <dcgettext@plt>
  41a6a8:	mov	x1, x0
  41a6ac:	b	41a558 <ferror@plt+0x18818>
  41a6b0:	cmp	w3, #0x1
  41a6b4:	adrp	x2, 442000 <warn@@Base+0x8a24>
  41a6b8:	add	x2, x2, #0xc02
  41a6bc:	adrp	x0, 442000 <warn@@Base+0x8a24>
  41a6c0:	add	x0, x0, #0xc01
  41a6c4:	csel	x0, x2, x0, eq  // eq = none
  41a6c8:	bl	401cc0 <printf@plt>
  41a6cc:	b	41a5a8 <ferror@plt+0x18868>
  41a6d0:	adrp	x0, 465000 <warn@@Base+0x2ba24>
  41a6d4:	add	x0, x0, #0x538
  41a6d8:	add	x0, x0, #0xee0
  41a6dc:	str	wzr, [sp, #212]
  41a6e0:	str	x0, [sp, #224]
  41a6e4:	b	41a2c0 <ferror@plt+0x18580>
  41a6e8:	mov	x3, x23
  41a6ec:	adrp	x2, 446000 <warn@@Base+0xca24>
  41a6f0:	add	x2, x2, #0x8de
  41a6f4:	mov	w4, #0x5                   	// #5
  41a6f8:	adrp	x1, 446000 <warn@@Base+0xca24>
  41a6fc:	mov	x0, #0x0                   	// #0
  41a700:	add	x1, x1, #0x919
  41a704:	bl	401c20 <dcngettext@plt>
  41a708:	mov	x1, x23
  41a70c:	bl	401cc0 <printf@plt>
  41a710:	mov	x0, x23
  41a714:	mov	x1, #0x8                   	// #8
  41a718:	bl	401aa0 <calloc@plt>
  41a71c:	mov	x19, x0
  41a720:	cbnz	x0, 41a73c <ferror@plt+0x189fc>
  41a724:	adrp	x1, 446000 <warn@@Base+0xca24>
  41a728:	add	x1, x1, #0x953
  41a72c:	mov	w2, #0x5                   	// #5
  41a730:	bl	401c70 <dcgettext@plt>
  41a734:	bl	4390e8 <error@@Base>
  41a738:	b	419ac4 <ferror@plt+0x17d84>
  41a73c:	mov	x1, #0x1                   	// #1
  41a740:	mov	x0, x26
  41a744:	bl	42abf8 <ferror@plt+0x28eb8>
  41a748:	str	x0, [sp, #176]
  41a74c:	mov	x2, x26
  41a750:	mov	w1, #0x0                   	// #0
  41a754:	bl	401a90 <memset@plt>
  41a758:	mov	x27, #0x0                   	// #0
  41a75c:	adrp	x1, 446000 <warn@@Base+0xca24>
  41a760:	add	x1, x1, #0x989
  41a764:	mov	w2, #0x5                   	// #5
  41a768:	mov	x0, #0x0                   	// #0
  41a76c:	bl	401c70 <dcgettext@plt>
  41a770:	bl	401cc0 <printf@plt>
  41a774:	str	xzr, [sp, #160]
  41a778:	ldr	x4, [sp, #176]
  41a77c:	adrp	x1, 446000 <warn@@Base+0xca24>
  41a780:	add	x1, x1, #0x70f
  41a784:	mov	x3, #0x0                   	// #0
  41a788:	mov	w5, #0x1                   	// #1
  41a78c:	cmp	x23, x3
  41a790:	b.ne	41a7d0 <ferror@plt+0x18a90>  // b.any
  41a794:	mov	x0, x4
  41a798:	bl	401bd0 <free@plt>
  41a79c:	add	x0, x27, #0x1
  41a7a0:	mov	x1, #0x8                   	// #8
  41a7a4:	bl	401aa0 <calloc@plt>
  41a7a8:	mov	x26, x0
  41a7ac:	mov	x0, #0x0                   	// #0
  41a7b0:	cbnz	x26, 41a868 <ferror@plt+0x18b28>
  41a7b4:	mov	x0, x19
  41a7b8:	bl	401bd0 <free@plt>
  41a7bc:	adrp	x1, 446000 <warn@@Base+0xca24>
  41a7c0:	add	x1, x1, #0x9b4
  41a7c4:	mov	w2, #0x5                   	// #5
  41a7c8:	mov	x0, #0x0                   	// #0
  41a7cc:	b	41a730 <ferror@plt+0x189f0>
  41a7d0:	ldr	x0, [sp, #136]
  41a7d4:	ldr	x2, [x0, x3, lsl #3]
  41a7d8:	cbz	x2, 41a838 <ferror@plt+0x18af8>
  41a7dc:	ldr	x0, [sp, #160]
  41a7e0:	add	x0, x0, #0x1
  41a7e4:	str	x0, [sp, #160]
  41a7e8:	ldr	x0, [x19, x3, lsl #3]
  41a7ec:	add	x0, x0, #0x1
  41a7f0:	str	x0, [x19, x3, lsl #3]
  41a7f4:	cmp	x0, x27
  41a7f8:	b.ls	41a800 <ferror@plt+0x18ac0>  // b.plast
  41a7fc:	add	x27, x27, #0x1
  41a800:	cmp	x26, x2
  41a804:	b.ls	41a810 <ferror@plt+0x18ad0>  // b.plast
  41a808:	ldrb	w0, [x4, x2]
  41a80c:	cbz	w0, 41a840 <ferror@plt+0x18b00>
  41a810:	mov	w2, #0x5                   	// #5
  41a814:	mov	x0, #0x0                   	// #0
  41a818:	stp	x3, x4, [sp, #176]
  41a81c:	str	w5, [sp, #192]
  41a820:	bl	401c70 <dcgettext@plt>
  41a824:	bl	4390e8 <error@@Base>
  41a828:	ldp	x3, x4, [sp, #176]
  41a82c:	adrp	x0, 446000 <warn@@Base+0xca24>
  41a830:	ldr	w5, [sp, #192]
  41a834:	add	x1, x0, #0x70f
  41a838:	add	x3, x3, #0x1
  41a83c:	b	41a78c <ferror@plt+0x18a4c>
  41a840:	ldr	x0, [sp, #152]
  41a844:	strb	w5, [x4, x2]
  41a848:	ldr	x2, [x0, x2, lsl #3]
  41a84c:	b	41a7d8 <ferror@plt+0x18a98>
  41a850:	ldr	x1, [x19, x0, lsl #3]
  41a854:	add	x0, x0, #0x1
  41a858:	lsl	x1, x1, #3
  41a85c:	ldr	x2, [x26, x1]
  41a860:	add	x2, x2, #0x1
  41a864:	str	x2, [x26, x1]
  41a868:	cmp	x23, x0
  41a86c:	b.ne	41a850 <ferror@plt+0x18b10>  // b.any
  41a870:	cbnz	x23, 41a8a0 <ferror@plt+0x18b60>
  41a874:	mov	x0, x26
  41a878:	bl	401bd0 <free@plt>
  41a87c:	mov	x0, x19
  41a880:	bl	401bd0 <free@plt>
  41a884:	ldr	x0, [sp, #136]
  41a888:	bl	401bd0 <free@plt>
  41a88c:	ldr	x0, [sp, #152]
  41a890:	bl	401bd0 <free@plt>
  41a894:	ldur	w0, [x28, #-220]
  41a898:	cbz	w0, 4199e8 <ferror@plt+0x17ca8>
  41a89c:	b	41a084 <ferror@plt+0x18344>
  41a8a0:	ldr	x1, [x26]
  41a8a4:	adrp	x0, 468000 <warn@@Base+0x2ea24>
  41a8a8:	scvtf	d9, x23
  41a8ac:	mov	x23, #0x1                   	// #1
  41a8b0:	ucvtf	d0, x1
  41a8b4:	ldr	d8, [x0, #1552]
  41a8b8:	adrp	x0, 446000 <warn@@Base+0xca24>
  41a8bc:	add	x0, x0, #0x9e9
  41a8c0:	fmul	d0, d0, d8
  41a8c4:	fdiv	d0, d0, d9
  41a8c8:	bl	401cc0 <printf@plt>
  41a8cc:	adrp	x4, 446000 <warn@@Base+0xca24>
  41a8d0:	add	x4, x4, #0xa04
  41a8d4:	mov	x3, #0x0                   	// #0
  41a8d8:	cmp	x27, x23
  41a8dc:	b.cc	41a874 <ferror@plt+0x18b34>  // b.lo, b.ul, b.last
  41a8e0:	ldr	x2, [x26, x23, lsl #3]
  41a8e4:	mov	x1, x23
  41a8e8:	ldr	d1, [sp, #160]
  41a8ec:	ucvtf	d0, x2
  41a8f0:	madd	x3, x2, x23, x3
  41a8f4:	mov	x0, x4
  41a8f8:	str	x3, [sp, #176]
  41a8fc:	add	x23, x23, #0x1
  41a900:	ucvtf	d1, d1
  41a904:	ucvtf	d2, x3
  41a908:	fmul	d0, d0, d8
  41a90c:	fdiv	d0, d0, d9
  41a910:	fmul	d2, d2, d8
  41a914:	fdiv	d1, d2, d1
  41a918:	bl	401cc0 <printf@plt>
  41a91c:	adrp	x0, 446000 <warn@@Base+0xca24>
  41a920:	add	x4, x0, #0xa04
  41a924:	ldr	x3, [sp, #176]
  41a928:	b	41a8d8 <ferror@plt+0x18b98>
  41a92c:	ldr	x0, [sp, #136]
  41a930:	cbnz	x0, 41a884 <ferror@plt+0x18b44>
  41a934:	b	4199e8 <ferror@plt+0x17ca8>
  41a938:	adrp	x1, 446000 <warn@@Base+0xca24>
  41a93c:	add	x1, x1, #0x989
  41a940:	mov	x0, #0x0                   	// #0
  41a944:	bl	401c70 <dcgettext@plt>
  41a948:	mov	x23, #0x0                   	// #0
  41a94c:	bl	401cc0 <printf@plt>
  41a950:	fmov	d9, xzr
  41a954:	mov	x1, #0x0                   	// #0
  41a958:	cmp	x22, x1
  41a95c:	b.ne	41a990 <ferror@plt+0x18c50>  // b.any
  41a960:	add	x0, x23, #0x1
  41a964:	mov	x1, #0x8                   	// #8
  41a968:	bl	401aa0 <calloc@plt>
  41a96c:	mov	x19, x0
  41a970:	mov	x0, #0x0                   	// #0
  41a974:	cbnz	x19, 41aa00 <ferror@plt+0x18cc0>
  41a978:	mov	x0, x21
  41a97c:	bl	401bd0 <free@plt>
  41a980:	adrp	x1, 446000 <warn@@Base+0xca24>
  41a984:	mov	w2, #0x5                   	// #5
  41a988:	add	x1, x1, #0xae0
  41a98c:	b	41a7c8 <ferror@plt+0x18a88>
  41a990:	ldr	x0, [sp, #144]
  41a994:	ldr	x0, [x0, x1, lsl #3]
  41a998:	cbz	x0, 41a9d8 <ferror@plt+0x18c98>
  41a99c:	ldr	x2, [sp, #168]
  41a9a0:	ldr	x3, [sp, #168]
  41a9a4:	sub	x2, x0, x2
  41a9a8:	sub	x0, x3, x0
  41a9ac:	add	x0, x0, #0x1
  41a9b0:	add	x3, x0, x2
  41a9b4:	cmp	x20, x2
  41a9b8:	b.ls	41a9c4 <ferror@plt+0x18c84>  // b.plast
  41a9bc:	ldr	x4, [x24, x2, lsl #3]
  41a9c0:	tbz	w4, #0, 41a9e0 <ferror@plt+0x18ca0>
  41a9c4:	fmov	d0, x3
  41a9c8:	cmp	x23, x3
  41a9cc:	csel	x23, x23, x3, cs  // cs = hs, nlast
  41a9d0:	str	x3, [x21, x1, lsl #3]
  41a9d4:	add	d9, d9, d0
  41a9d8:	add	x1, x1, #0x1
  41a9dc:	b	41a958 <ferror@plt+0x18c18>
  41a9e0:	add	x2, x2, #0x1
  41a9e4:	b	41a9b0 <ferror@plt+0x18c70>
  41a9e8:	ldr	x1, [x21, x0, lsl #3]
  41a9ec:	add	x0, x0, #0x1
  41a9f0:	lsl	x1, x1, #3
  41a9f4:	ldr	x2, [x19, x1]
  41a9f8:	add	x2, x2, #0x1
  41a9fc:	str	x2, [x19, x1]
  41aa00:	cmp	x22, x0
  41aa04:	b.ne	41a9e8 <ferror@plt+0x18ca8>  // b.any
  41aa08:	cbnz	x22, 41aa38 <ferror@plt+0x18cf8>
  41aa0c:	mov	x0, x19
  41aa10:	bl	401bd0 <free@plt>
  41aa14:	mov	x0, x21
  41aa18:	bl	401bd0 <free@plt>
  41aa1c:	ldr	x0, [sp, #144]
  41aa20:	bl	401bd0 <free@plt>
  41aa24:	mov	x0, x24
  41aa28:	bl	401bd0 <free@plt>
  41aa2c:	mov	x0, x25
  41aa30:	bl	401bd0 <free@plt>
  41aa34:	b	4199e8 <ferror@plt+0x17ca8>
  41aa38:	ldr	x1, [x19]
  41aa3c:	adrp	x0, 468000 <warn@@Base+0x2ea24>
  41aa40:	scvtf	d10, x22
  41aa44:	adrp	x26, 446000 <warn@@Base+0xca24>
  41aa48:	ucvtf	d0, x1
  41aa4c:	ldr	d8, [x0, #1552]
  41aa50:	add	x26, x26, #0xa04
  41aa54:	adrp	x0, 446000 <warn@@Base+0xca24>
  41aa58:	mov	x20, #0x1                   	// #1
  41aa5c:	add	x0, x0, #0x9e9
  41aa60:	mov	x22, #0x0                   	// #0
  41aa64:	fmul	d0, d0, d8
  41aa68:	fdiv	d0, d0, d10
  41aa6c:	bl	401cc0 <printf@plt>
  41aa70:	cmp	x23, x20
  41aa74:	b.cc	41aa0c <ferror@plt+0x18ccc>  // b.lo, b.ul, b.last
  41aa78:	ldr	x2, [x19, x20, lsl #3]
  41aa7c:	ucvtf	d1, d9
  41aa80:	mov	x1, x20
  41aa84:	mov	x0, x26
  41aa88:	ucvtf	d0, x2
  41aa8c:	madd	x22, x2, x20, x22
  41aa90:	add	x20, x20, #0x1
  41aa94:	ucvtf	d2, x22
  41aa98:	fmul	d0, d0, d8
  41aa9c:	fdiv	d0, d0, d10
  41aaa0:	fmul	d2, d2, d8
  41aaa4:	fdiv	d1, d2, d1
  41aaa8:	bl	401cc0 <printf@plt>
  41aaac:	b	41aa70 <ferror@plt+0x18d30>
  41aab0:	stp	x29, x30, [sp, #-192]!
  41aab4:	mov	x29, sp
  41aab8:	stp	x19, x20, [sp, #16]
  41aabc:	mov	x19, x0
  41aac0:	stp	x21, x22, [sp, #32]
  41aac4:	mov	x22, x2
  41aac8:	mov	x21, x3
  41aacc:	stp	x23, x24, [sp, #48]
  41aad0:	stp	x25, x26, [sp, #64]
  41aad4:	stp	x27, x28, [sp, #80]
  41aad8:	stp	x1, x4, [sp, #96]
  41aadc:	str	x5, [sp, #120]
  41aae0:	cbz	x4, 41aaec <ferror@plt+0x18dac>
  41aae4:	str	xzr, [x4]
  41aae8:	str	xzr, [x5]
  41aaec:	ldrh	w0, [x19, #80]
  41aaf0:	cmp	w0, #0x1
  41aaf4:	b.eq	41ab00 <ferror@plt+0x18dc0>  // b.none
  41aaf8:	mov	w0, #0x1                   	// #1
  41aafc:	b	41bcc8 <ferror@plt+0x19f88>
  41ab00:	ldr	x0, [x19, #112]
  41ab04:	mov	w3, #0x50                  	// #80
  41ab08:	mov	x25, x0
  41ab0c:	ldr	w4, [x19, #100]
  41ab10:	umaddl	x1, w4, w3, x0
  41ab14:	cmp	x25, x1
  41ab18:	b.cs	41aaf8 <ferror@plt+0x18db8>  // b.hs, b.nlast
  41ab1c:	ldr	w23, [x25, #4]
  41ab20:	cmp	w23, #0x4
  41ab24:	ccmp	w23, #0x9, #0x4, ne  // ne = any
  41ab28:	b.ne	41ab5c <ferror@plt+0x18e1c>  // b.any
  41ab2c:	ldr	w1, [x25, #44]
  41ab30:	cmp	w1, w4
  41ab34:	b.cs	41ab5c <ferror@plt+0x18e1c>  // b.hs, b.nlast
  41ab38:	ldr	x2, [sp, #96]
  41ab3c:	umaddl	x1, w1, w3, x0
  41ab40:	cmp	x2, x1
  41ab44:	b.ne	41ab5c <ferror@plt+0x18e1c>  // b.any
  41ab48:	ldr	x2, [x25, #32]
  41ab4c:	cbz	x2, 41ab5c <ferror@plt+0x18e1c>
  41ab50:	ldr	w20, [x25, #40]
  41ab54:	cmp	w20, w4
  41ab58:	b.cc	41ab64 <ferror@plt+0x18e24>  // b.lo, b.ul, b.last
  41ab5c:	add	x25, x25, #0x50
  41ab60:	b	41ab0c <ferror@plt+0x18dcc>
  41ab64:	umaddl	x20, w20, w3, x0
  41ab68:	ldr	w0, [x20, #4]
  41ab6c:	cmp	w0, #0x2
  41ab70:	cset	w28, ne  // ne = any
  41ab74:	cmp	w0, #0xb
  41ab78:	csel	w0, w28, wzr, ne  // ne = any
  41ab7c:	str	w0, [sp, #116]
  41ab80:	cbnz	w0, 41bcc4 <ferror@plt+0x19f84>
  41ab84:	add	x4, sp, #0xa8
  41ab88:	add	x3, sp, #0xb0
  41ab8c:	mov	x0, x19
  41ab90:	cmp	w23, #0x4
  41ab94:	ldr	x1, [x25, #24]
  41ab98:	b.ne	41ac58 <ferror@plt+0x18f18>  // b.any
  41ab9c:	bl	405d18 <ferror@plt+0x3fd8>
  41aba0:	cbz	w0, 41bcc4 <ferror@plt+0x19f84>
  41aba4:	ldrh	w0, [x19, #82]
  41aba8:	cmp	w0, #0x2a
  41abac:	b.eq	41abbc <ferror@plt+0x18e7c>  // b.none
  41abb0:	cmp	w23, #0x4
  41abb4:	cset	w0, eq  // eq = none
  41abb8:	str	w0, [sp, #116]
  41abbc:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  41abc0:	add	x2, sp, #0xb8
  41abc4:	mov	x1, x20
  41abc8:	ldr	w0, [x0, #1056]
  41abcc:	cbz	w0, 41ac60 <ferror@plt+0x18f20>
  41abd0:	mov	x0, x19
  41abd4:	bl	404c5c <ferror@plt+0x2f1c>
  41abd8:	ldr	x20, [sp, #176]
  41abdc:	mov	x23, x0
  41abe0:	add	x21, x22, x21
  41abe4:	adrp	x0, 446000 <warn@@Base+0xca24>
  41abe8:	add	x0, x0, #0xdbf
  41abec:	str	x0, [sp, #128]
  41abf0:	adrp	x0, 446000 <warn@@Base+0xca24>
  41abf4:	add	x0, x0, #0xe35
  41abf8:	str	x0, [sp, #136]
  41abfc:	ldp	x0, x1, [sp, #168]
  41ac00:	mov	x2, #0x18                  	// #24
  41ac04:	madd	x0, x0, x2, x1
  41ac08:	cmp	x20, x0
  41ac0c:	b.cc	41ac6c <ferror@plt+0x18f2c>  // b.lo, b.ul, b.last
  41ac10:	mov	x0, x23
  41ac14:	bl	401bd0 <free@plt>
  41ac18:	ldrh	w0, [x19, #82]
  41ac1c:	cmp	w0, #0xc5
  41ac20:	b.eq	41bcac <ferror@plt+0x19f6c>  // b.none
  41ac24:	b.hi	41bc7c <ferror@plt+0x19f3c>  // b.pmore
  41ac28:	cmp	w0, #0x59
  41ac2c:	b.eq	41bc94 <ferror@plt+0x19f54>  // b.none
  41ac30:	cmp	w0, #0x69
  41ac34:	b.eq	41bca0 <ferror@plt+0x19f60>  // b.none
  41ac38:	ldr	x1, [sp, #104]
  41ac3c:	ldr	x0, [sp, #176]
  41ac40:	cbz	x1, 41bcbc <ferror@plt+0x19f7c>
  41ac44:	str	x0, [x1]
  41ac48:	ldr	x1, [sp, #120]
  41ac4c:	ldr	x0, [sp, #168]
  41ac50:	str	x0, [x1]
  41ac54:	b	41aaf8 <ferror@plt+0x18db8>
  41ac58:	bl	4049f8 <ferror@plt+0x2cb8>
  41ac5c:	b	41aba0 <ferror@plt+0x18e60>
  41ac60:	mov	x0, x19
  41ac64:	bl	405020 <ferror@plt+0x32e0>
  41ac68:	b	41abd8 <ferror@plt+0x18e98>
  41ac6c:	ldr	x1, [x20, #8]
  41ac70:	add	x0, x19, #0x52
  41ac74:	bl	407b50 <ferror@plt+0x5e10>
  41ac78:	mov	w28, w0
  41ac7c:	ldr	x5, [sp, #184]
  41ac80:	mov	x0, x1
  41ac84:	bl	402b0c <ferror@plt+0xdcc>
  41ac88:	mov	x26, x0
  41ac8c:	ldrh	w0, [x19, #82]
  41ac90:	cmp	w0, #0xc5
  41ac94:	b.eq	41afc8 <ferror@plt+0x19288>  // b.none
  41ac98:	b.hi	41ad30 <ferror@plt+0x18ff0>  // b.pmore
  41ac9c:	cmp	w0, #0x59
  41aca0:	b.eq	41ad48 <ferror@plt+0x19008>  // b.none
  41aca4:	cmp	w0, #0x69
  41aca8:	b.eq	41ad7c <ferror@plt+0x1903c>  // b.none
  41acac:	ldrh	w0, [x19, #82]
  41acb0:	cmp	w0, #0xa7
  41acb4:	b.eq	41b348 <ferror@plt+0x19608>  // b.none
  41acb8:	b.hi	41b20c <ferror@plt+0x194cc>  // b.pmore
  41acbc:	cmp	w0, #0x5e
  41acc0:	b.hi	41b1ac <ferror@plt+0x1946c>  // b.pmore
  41acc4:	cmp	w0, #0x4b
  41acc8:	b.hi	41b130 <ferror@plt+0x193f0>  // b.pmore
  41accc:	cmp	w0, #0x32
  41acd0:	b.hi	41b198 <ferror@plt+0x19458>  // b.pmore
  41acd4:	cmp	w0, #0x27
  41acd8:	b.hi	41b154 <ferror@plt+0x19414>  // b.pmore
  41acdc:	sub	w2, w0, #0x2
  41ace0:	and	w1, w2, #0xffff
  41ace4:	cmp	w1, #0x14
  41ace8:	b.ls	41b178 <ferror@plt+0x19438>  // b.plast
  41acec:	cmp	w0, #0x1
  41acf0:	b.hi	41b1e8 <ferror@plt+0x194a8>  // b.pmore
  41acf4:	adrp	x24, 48c000 <stdout@@GLIBC_2.17+0xbf0>
  41acf8:	add	x24, x24, #0x520
  41acfc:	ldur	w1, [x24, #-168]
  41ad00:	cmp	w0, w1
  41ad04:	b.eq	41ad24 <ferror@plt+0x18fe4>  // b.none
  41ad08:	mov	w2, #0x5                   	// #5
  41ad0c:	adrp	x1, 446000 <warn@@Base+0xca24>
  41ad10:	mov	x0, #0x0                   	// #0
  41ad14:	add	x1, x1, #0xd31
  41ad18:	bl	401c70 <dcgettext@plt>
  41ad1c:	ldrh	w1, [x19, #82]
  41ad20:	bl	4390e8 <error@@Base>
  41ad24:	ldrh	w0, [x19, #82]
  41ad28:	stur	w0, [x24, #-168]
  41ad2c:	b	41b4ec <ferror@plt+0x197ac>
  41ad30:	mov	w1, #0x1059                	// #4185
  41ad34:	cmp	w0, w1
  41ad38:	b.eq	41ad7c <ferror@plt+0x1903c>  // b.none
  41ad3c:	mov	w1, #0xbeef                	// #48879
  41ad40:	cmp	w0, w1
  41ad44:	b.ne	41acac <ferror@plt+0x18f6c>  // b.any
  41ad48:	cmp	w28, #0x21
  41ad4c:	b.eq	41aeec <ferror@plt+0x191ac>  // b.none
  41ad50:	b.hi	41aee0 <ferror@plt+0x191a0>  // b.pmore
  41ad54:	sub	w0, w28, #0x1
  41ad58:	cmp	w0, #0x1
  41ad5c:	b.ls	41af14 <ferror@plt+0x191d4>  // b.plast
  41ad60:	adrp	x0, 48c000 <stdout@@GLIBC_2.17+0xbf0>
  41ad64:	ldr	x0, [x0, #1112]
  41ad68:	cbz	x0, 41acac <ferror@plt+0x18f6c>
  41ad6c:	adrp	x1, 446000 <warn@@Base+0xca24>
  41ad70:	mov	w2, #0x5                   	// #5
  41ad74:	add	x1, x1, #0xc92
  41ad78:	b	41aed0 <ferror@plt+0x19190>
  41ad7c:	sub	w1, w28, #0x1
  41ad80:	cmp	w1, #0x14
  41ad84:	b.hi	41aeb8 <ferror@plt+0x19178>  // b.pmore
  41ad88:	adrp	x0, 459000 <warn@@Base+0x1fa24>
  41ad8c:	add	x0, x0, #0x678
  41ad90:	ldrb	w0, [x0, w1, uxtw]
  41ad94:	adr	x1, 41ada0 <ferror@plt+0x19060>
  41ad98:	add	x0, x1, w0, sxtb #2
  41ad9c:	br	x0
  41ada0:	mov	x0, x19
  41ada4:	bl	402b28 <ferror@plt+0xde8>
  41ada8:	cbnz	w0, 41acac <ferror@plt+0x18f6c>
  41adac:	cmp	x5, x26
  41adb0:	b.hi	41add4 <ferror@plt+0x19094>  // b.pmore
  41adb4:	adrp	x1, 446000 <warn@@Base+0xca24>
  41adb8:	add	x1, x1, #0xb19
  41adbc:	mov	w2, #0x5                   	// #5
  41adc0:	mov	x0, #0x0                   	// #0
  41adc4:	bl	401c70 <dcgettext@plt>
  41adc8:	mov	x1, x26
  41adcc:	bl	4390e8 <error@@Base>
  41add0:	b	41ade0 <ferror@plt+0x190a0>
  41add4:	adrp	x1, 48c000 <stdout@@GLIBC_2.17+0xbf0>
  41add8:	add	x4, x23, x26, lsl #5
  41addc:	str	x4, [x1, #1104]
  41ade0:	add	x20, x20, #0x18
  41ade4:	b	41abfc <ferror@plt+0x18ebc>
  41ade8:	mov	x0, x19
  41adec:	bl	402b28 <ferror@plt+0xde8>
  41adf0:	cbnz	w0, 41acac <ferror@plt+0x18f6c>
  41adf4:	adrp	x24, 48c000 <stdout@@GLIBC_2.17+0xbf0>
  41adf8:	add	x24, x24, #0x520
  41adfc:	ldur	x6, [x24, #-208]
  41ae00:	cbz	x6, 41acac <ferror@plt+0x18f6c>
  41ae04:	cmp	w28, #0x1
  41ae08:	mov	w2, #0x4                   	// #4
  41ae0c:	mov	w0, #0x2                   	// #2
  41ae10:	csel	w2, w2, w0, eq  // eq = none
  41ae14:	cmp	x5, x26
  41ae18:	b.hi	41ae4c <ferror@plt+0x1910c>  // b.pmore
  41ae1c:	mov	w2, #0x5                   	// #5
  41ae20:	adrp	x1, 446000 <warn@@Base+0xca24>
  41ae24:	mov	x0, #0x0                   	// #0
  41ae28:	add	x1, x1, #0xb52
  41ae2c:	bl	401c70 <dcgettext@plt>
  41ae30:	mov	x1, x26
  41ae34:	bl	4390e8 <error@@Base>
  41ae38:	b	41ae94 <ferror@plt+0x19154>
  41ae3c:	mov	x0, x19
  41ae40:	bl	402b28 <ferror@plt+0xde8>
  41ae44:	cbz	w0, 41acac <ferror@plt+0x18f6c>
  41ae48:	b	41adf4 <ferror@plt+0x190b4>
  41ae4c:	ldr	x1, [x20]
  41ae50:	tbnz	x1, #63, 41ae9c <ferror@plt+0x1915c>
  41ae54:	add	x0, x22, x1
  41ae58:	cmp	x21, x0
  41ae5c:	b.ls	41ae9c <ferror@plt+0x1915c>  // b.plast
  41ae60:	add	x1, x1, w2, sxtw
  41ae64:	add	x1, x22, x1
  41ae68:	cmp	x21, x1
  41ae6c:	b.cc	41ae9c <ferror@plt+0x1915c>  // b.lo, b.ul, b.last
  41ae70:	ldr	x3, [x6]
  41ae74:	lsl	x4, x26, #5
  41ae78:	ldr	x1, [x20, #16]
  41ae7c:	ldr	x4, [x23, x4]
  41ae80:	sub	x1, x1, x3
  41ae84:	adrp	x3, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  41ae88:	add	x1, x1, x4
  41ae8c:	ldr	x3, [x3, #656]
  41ae90:	blr	x3
  41ae94:	stur	xzr, [x24, #-208]
  41ae98:	b	41ade0 <ferror@plt+0x190a0>
  41ae9c:	mov	w2, #0x5                   	// #5
  41aea0:	adrp	x1, 446000 <warn@@Base+0xca24>
  41aea4:	mov	x0, #0x0                   	// #0
  41aea8:	add	x1, x1, #0xb82
  41aeac:	bl	401c70 <dcgettext@plt>
  41aeb0:	ldr	x1, [x20]
  41aeb4:	b	41ae34 <ferror@plt+0x190f4>
  41aeb8:	adrp	x0, 48c000 <stdout@@GLIBC_2.17+0xbf0>
  41aebc:	ldr	x0, [x0, #1104]
  41aec0:	cbz	x0, 41acac <ferror@plt+0x18f6c>
  41aec4:	adrp	x1, 446000 <warn@@Base+0xca24>
  41aec8:	add	x1, x1, #0xbb8
  41aecc:	mov	w2, #0x5                   	// #5
  41aed0:	mov	x0, #0x0                   	// #0
  41aed4:	bl	401c70 <dcgettext@plt>
  41aed8:	bl	4390e8 <error@@Base>
  41aedc:	b	41acac <ferror@plt+0x18f6c>
  41aee0:	cmp	w28, #0x22
  41aee4:	b.eq	41ade0 <ferror@plt+0x190a0>  // b.none
  41aee8:	b	41ad60 <ferror@plt+0x19020>
  41aeec:	cmp	x5, x26
  41aef0:	b.hi	41af04 <ferror@plt+0x191c4>  // b.pmore
  41aef4:	adrp	x1, 446000 <warn@@Base+0xca24>
  41aef8:	mov	w2, #0x5                   	// #5
  41aefc:	add	x1, x1, #0xbf0
  41af00:	b	41adc0 <ferror@plt+0x19080>
  41af04:	adrp	x1, 48c000 <stdout@@GLIBC_2.17+0xbf0>
  41af08:	add	x4, x23, x26, lsl #5
  41af0c:	str	x4, [x1, #1112]
  41af10:	b	41ade0 <ferror@plt+0x190a0>
  41af14:	adrp	x24, 48c000 <stdout@@GLIBC_2.17+0xbf0>
  41af18:	add	x24, x24, #0x520
  41af1c:	ldur	x6, [x24, #-200]
  41af20:	cbz	x6, 41acac <ferror@plt+0x18f6c>
  41af24:	cmp	w28, #0x1
  41af28:	mov	w2, #0x4                   	// #4
  41af2c:	mov	w0, #0x2                   	// #2
  41af30:	csel	w2, w2, w0, eq  // eq = none
  41af34:	cmp	x5, x26
  41af38:	b.hi	41af5c <ferror@plt+0x1921c>  // b.pmore
  41af3c:	mov	w2, #0x5                   	// #5
  41af40:	adrp	x1, 446000 <warn@@Base+0xca24>
  41af44:	mov	x0, #0x0                   	// #0
  41af48:	add	x1, x1, #0xc2a
  41af4c:	bl	401c70 <dcgettext@plt>
  41af50:	mov	x1, x26
  41af54:	bl	4390e8 <error@@Base>
  41af58:	b	41afa4 <ferror@plt+0x19264>
  41af5c:	ldr	x1, [x20]
  41af60:	tbnz	x1, #63, 41afac <ferror@plt+0x1926c>
  41af64:	add	x0, x22, x1
  41af68:	cmp	x21, x0
  41af6c:	b.ls	41afac <ferror@plt+0x1926c>  // b.plast
  41af70:	add	x1, x1, w2, sxtw
  41af74:	add	x1, x22, x1
  41af78:	cmp	x21, x1
  41af7c:	b.cc	41afac <ferror@plt+0x1926c>  // b.lo, b.ul, b.last
  41af80:	ldr	x3, [x6]
  41af84:	lsl	x4, x26, #5
  41af88:	ldr	x1, [x20, #16]
  41af8c:	ldr	x4, [x23, x4]
  41af90:	sub	x1, x1, x3
  41af94:	adrp	x3, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  41af98:	add	x1, x1, x4
  41af9c:	ldr	x3, [x3, #656]
  41afa0:	blr	x3
  41afa4:	stur	xzr, [x24, #-200]
  41afa8:	b	41ade0 <ferror@plt+0x190a0>
  41afac:	mov	w2, #0x5                   	// #5
  41afb0:	adrp	x1, 446000 <warn@@Base+0xca24>
  41afb4:	mov	x0, #0x0                   	// #0
  41afb8:	add	x1, x1, #0xc5b
  41afbc:	bl	401c70 <dcgettext@plt>
  41afc0:	ldr	x1, [x20]
  41afc4:	b	41af54 <ferror@plt+0x19214>
  41afc8:	cmp	w28, #0x80
  41afcc:	b.eq	41b03c <ferror@plt+0x192fc>  // b.none
  41afd0:	b.hi	41b018 <ferror@plt+0x192d8>  // b.pmore
  41afd4:	cmp	w28, #0x41
  41afd8:	b.eq	41b07c <ferror@plt+0x1933c>  // b.none
  41afdc:	cmp	w28, #0x43
  41afe0:	b.ne	41acac <ferror@plt+0x18f6c>  // b.any
  41afe4:	ldr	x1, [x20]
  41afe8:	tbnz	x1, #63, 41b0bc <ferror@plt+0x1937c>
  41afec:	add	x0, x22, x1
  41aff0:	cmp	x21, x0
  41aff4:	b.ls	41b0bc <ferror@plt+0x1937c>  // b.plast
  41aff8:	add	x1, x1, #0x2
  41affc:	add	x1, x22, x1
  41b000:	cmp	x21, x1
  41b004:	b.cc	41b0bc <ferror@plt+0x1937c>  // b.lo, b.ul, b.last
  41b008:	adrp	x1, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  41b00c:	mov	w2, #0x2                   	// #2
  41b010:	ldr	x3, [x1, #656]
  41b014:	b	41b0ac <ferror@plt+0x1936c>
  41b018:	cmp	w28, #0x83
  41b01c:	b.ne	41acac <ferror@plt+0x18f6c>  // b.any
  41b020:	adrp	x0, 48c000 <stdout@@GLIBC_2.17+0xbf0>
  41b024:	add	x0, x0, #0x520
  41b028:	ldp	x1, x2, [x0, #-192]
  41b02c:	stp	xzr, xzr, [x0, #-192]
  41b030:	sub	x1, x1, x2
  41b034:	stur	x1, [x0, #-176]
  41b038:	b	41ade0 <ferror@plt+0x190a0>
  41b03c:	adrp	x0, 48c000 <stdout@@GLIBC_2.17+0xbf0>
  41b040:	add	x0, x0, #0x520
  41b044:	cmp	x5, x26
  41b048:	ldur	x1, [x0, #-184]
  41b04c:	stur	x1, [x0, #-192]
  41b050:	b.hi	41b064 <ferror@plt+0x19324>  // b.pmore
  41b054:	adrp	x1, 446000 <warn@@Base+0xca24>
  41b058:	mov	w2, #0x5                   	// #5
  41b05c:	add	x1, x1, #0xccb
  41b060:	b	41adc0 <ferror@plt+0x19080>
  41b064:	lsl	x4, x26, #5
  41b068:	ldr	x2, [x20, #16]
  41b06c:	ldr	x1, [x23, x4]
  41b070:	add	x1, x1, x2
  41b074:	stur	x1, [x0, #-184]
  41b078:	b	41ade0 <ferror@plt+0x190a0>
  41b07c:	ldr	x1, [x20]
  41b080:	tbnz	x1, #63, 41b0bc <ferror@plt+0x1937c>
  41b084:	add	x0, x22, x1
  41b088:	cmp	x21, x0
  41b08c:	b.ls	41b0bc <ferror@plt+0x1937c>  // b.plast
  41b090:	add	x1, x1, #0x4
  41b094:	add	x1, x22, x1
  41b098:	cmp	x21, x1
  41b09c:	b.cc	41b0bc <ferror@plt+0x1937c>  // b.lo, b.ul, b.last
  41b0a0:	adrp	x1, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  41b0a4:	mov	w2, #0x4                   	// #4
  41b0a8:	ldr	x3, [x1, #656]
  41b0ac:	adrp	x1, 48c000 <stdout@@GLIBC_2.17+0xbf0>
  41b0b0:	ldr	x1, [x1, #1136]
  41b0b4:	blr	x3
  41b0b8:	b	41b0d8 <ferror@plt+0x19398>
  41b0bc:	mov	w2, #0x5                   	// #5
  41b0c0:	adrp	x1, 446000 <warn@@Base+0xca24>
  41b0c4:	mov	x0, #0x0                   	// #0
  41b0c8:	add	x1, x1, #0xcfd
  41b0cc:	bl	401c70 <dcgettext@plt>
  41b0d0:	ldr	x1, [x20]
  41b0d4:	bl	4390e8 <error@@Base>
  41b0d8:	adrp	x0, 48c000 <stdout@@GLIBC_2.17+0xbf0>
  41b0dc:	str	xzr, [x0, #1136]
  41b0e0:	b	41ade0 <ferror@plt+0x190a0>
  41b0e4:	mov	x2, #0x1                   	// #1
  41b0e8:	lsl	x1, x2, x1
  41b0ec:	mov	x2, #0xd                   	// #13
  41b0f0:	movk	x2, #0x80, lsl #16
  41b0f4:	tst	x1, x2
  41b0f8:	b.eq	41b264 <ferror@plt+0x19524>  // b.none
  41b0fc:	cbz	w28, 41ade0 <ferror@plt+0x190a0>
  41b100:	cmp	w0, #0xc5
  41b104:	b.ls	41acec <ferror@plt+0x18fac>  // b.plast
  41b108:	b	41b2b8 <ferror@plt+0x19578>
  41b10c:	sub	w2, w0, #0xb4
  41b110:	cmp	w2, #0xf
  41b114:	b.hi	41b100 <ferror@plt+0x193c0>  // b.pmore
  41b118:	adrp	x1, 459000 <warn@@Base+0x1fa24>
  41b11c:	add	x1, x1, #0x690
  41b120:	ldrb	w1, [x1, w2, uxtw]
  41b124:	adr	x2, 41b130 <ferror@plt+0x193f0>
  41b128:	add	x1, x2, w1, sxtb #2
  41b12c:	br	x1
  41b130:	sub	w2, w0, #0x4c
  41b134:	cmp	w2, #0x12
  41b138:	b.hi	41b100 <ferror@plt+0x193c0>  // b.pmore
  41b13c:	adrp	x1, 459000 <warn@@Base+0x1fa24>
  41b140:	add	x1, x1, #0x6a0
  41b144:	ldrh	w1, [x1, w2, uxtw #1]
  41b148:	adr	x2, 41b154 <ferror@plt+0x19414>
  41b14c:	add	x1, x2, w1, sxth #2
  41b150:	br	x1
  41b154:	sub	w2, w0, #0x28
  41b158:	cmp	w2, #0xa
  41b15c:	b.hi	41b100 <ferror@plt+0x193c0>  // b.pmore
  41b160:	adrp	x1, 459000 <warn@@Base+0x1fa24>
  41b164:	add	x1, x1, #0x6c8
  41b168:	ldrb	w1, [x1, w2, uxtw]
  41b16c:	adr	x2, 41b178 <ferror@plt+0x19438>
  41b170:	add	x1, x2, w1, sxtb #2
  41b174:	br	x1
  41b178:	cmp	w2, #0x14
  41b17c:	b.hi	41b100 <ferror@plt+0x193c0>  // b.pmore
  41b180:	adrp	x1, 459000 <warn@@Base+0x1fa24>
  41b184:	add	x1, x1, #0x6d4
  41b188:	ldrb	w1, [x1, w2, uxtw]
  41b18c:	adr	x2, 41b198 <ferror@plt+0x19458>
  41b190:	add	x1, x2, w1, sxtb #2
  41b194:	br	x1
  41b198:	cmp	w0, #0x3e
  41b19c:	b.ne	41b1e8 <ferror@plt+0x194a8>  // b.any
  41b1a0:	cbz	w28, 41ade0 <ferror@plt+0x190a0>
  41b1a4:	cmp	w28, #0xa
  41b1a8:	b	41b32c <ferror@plt+0x195ec>
  41b1ac:	cmp	w0, #0x8c
  41b1b0:	b.hi	41b1e0 <ferror@plt+0x194a0>  // b.pmore
  41b1b4:	cmp	w0, #0x70
  41b1b8:	b.ls	41b1e8 <ferror@plt+0x194a8>  // b.plast
  41b1bc:	sub	w1, w0, #0x71
  41b1c0:	mov	x2, #0x1                   	// #1
  41b1c4:	lsl	x1, x2, x1
  41b1c8:	mov	x2, #0x9                   	// #9
  41b1cc:	movk	x2, #0x800, lsl #16
  41b1d0:	tst	x1, x2
  41b1d4:	b.eq	41b1e8 <ferror@plt+0x194a8>  // b.none
  41b1d8:	cbnz	w28, 41b1e8 <ferror@plt+0x194a8>
  41b1dc:	b	41ade0 <ferror@plt+0x190a0>
  41b1e0:	cmp	w0, #0x90
  41b1e4:	b.eq	41b360 <ferror@plt+0x19620>  // b.none
  41b1e8:	sub	w2, w0, #0x2
  41b1ec:	cmp	w2, #0xc3
  41b1f0:	b.hi	41acf4 <ferror@plt+0x18fb4>  // b.pmore
  41b1f4:	adrp	x1, 459000 <warn@@Base+0x1fa24>
  41b1f8:	add	x1, x1, #0x6ec
  41b1fc:	ldrh	w1, [x1, w2, uxtw #1]
  41b200:	adr	x2, 41b20c <ferror@plt+0x194cc>
  41b204:	add	x1, x2, w1, sxth #2
  41b208:	br	x1
  41b20c:	cmp	w0, #0xc3
  41b210:	b.hi	41b234 <ferror@plt+0x194f4>  // b.pmore
  41b214:	cmp	w0, #0xb3
  41b218:	b.hi	41b10c <ferror@plt+0x193cc>  // b.pmore
  41b21c:	cmp	w0, #0xae
  41b220:	b.ne	41b1e8 <ferror@plt+0x194a8>  // b.any
  41b224:	cmp	w28, #0x3
  41b228:	b.eq	41ade0 <ferror@plt+0x190a0>  // b.none
  41b22c:	cmp	w28, #0x2
  41b230:	b	41b32c <ferror@plt+0x195ec>
  41b234:	mov	w1, #0x4157                	// #16727
  41b238:	cmp	w0, w1
  41b23c:	b.eq	41b314 <ferror@plt+0x195d4>  // b.none
  41b240:	b.hi	41b284 <ferror@plt+0x19544>  // b.pmore
  41b244:	mov	w1, #0x1057                	// #4183
  41b248:	cmp	w0, w1
  41b24c:	b.eq	41b334 <ferror@plt+0x195f4>  // b.none
  41b250:	b.hi	41b270 <ferror@plt+0x19530>  // b.pmore
  41b254:	sub	w1, w0, #0xdc
  41b258:	and	w1, w1, #0xffff
  41b25c:	cmp	w1, #0x17
  41b260:	b.ls	41b0e4 <ferror@plt+0x193a4>  // b.plast
  41b264:	cmp	w0, #0xc5
  41b268:	b.ls	41b1e8 <ferror@plt+0x194a8>  // b.plast
  41b26c:	b	41b2b8 <ferror@plt+0x19578>
  41b270:	mov	w1, #0x1223                	// #4643
  41b274:	cmp	w0, w1
  41b278:	b.ne	41b394 <ferror@plt+0x19654>  // b.any
  41b27c:	cbz	w28, 41ade0 <ferror@plt+0x190a0>
  41b280:	b	41b3f4 <ferror@plt+0x196b4>
  41b284:	mov	w1, #0xabc7                	// #43975
  41b288:	cmp	w0, w1
  41b28c:	b.eq	41b378 <ferror@plt+0x19638>  // b.none
  41b290:	b.hi	41b308 <ferror@plt+0x195c8>  // b.pmore
  41b294:	mov	w1, #0x9026                	// #36902
  41b298:	cmp	w0, w1
  41b29c:	b.eq	41b314 <ferror@plt+0x195d4>  // b.none
  41b2a0:	mov	w1, #0xa390                	// #41872
  41b2a4:	cmp	w0, w1
  41b2a8:	b.eq	41bcf8 <ferror@plt+0x19fb8>  // b.none
  41b2ac:	mov	w1, #0x4688                	// #18056
  41b2b0:	cmp	w0, w1
  41b2b4:	b.eq	41b27c <ferror@plt+0x1953c>  // b.none
  41b2b8:	mov	w1, #0x4def                	// #19951
  41b2bc:	cmp	w0, w1
  41b2c0:	b.eq	41b5b4 <ferror@plt+0x19874>  // b.none
  41b2c4:	b.hi	41b3fc <ferror@plt+0x196bc>  // b.pmore
  41b2c8:	cmp	w0, #0xfc
  41b2cc:	b.eq	41b3c8 <ferror@plt+0x19688>  // b.none
  41b2d0:	b.hi	41b394 <ferror@plt+0x19654>  // b.pmore
  41b2d4:	cmp	w0, #0xdf
  41b2d8:	b.hi	41b380 <ferror@plt+0x19640>  // b.pmore
  41b2dc:	cmp	w0, #0xdb
  41b2e0:	b.ls	41acf4 <ferror@plt+0x18fb4>  // b.plast
  41b2e4:	sub	w0, w0, #0xdd
  41b2e8:	cmp	w0, #0x2
  41b2ec:	b.hi	41b608 <ferror@plt+0x198c8>  // b.pmore
  41b2f0:	adrp	x1, 459000 <warn@@Base+0x1fa24>
  41b2f4:	add	x1, x1, #0x874
  41b2f8:	ldrb	w0, [x1, w0, uxtw]
  41b2fc:	adr	x1, 41b308 <ferror@plt+0x195c8>
  41b300:	add	x0, x1, w0, sxtb #2
  41b304:	br	x0
  41b308:	mov	w1, #0xfebb                	// #65211
  41b30c:	cmp	w0, w1
  41b310:	b.ne	41b47c <ferror@plt+0x1973c>  // b.any
  41b314:	cbnz	w28, 41b3c8 <ferror@plt+0x19688>
  41b318:	b	41ade0 <ferror@plt+0x190a0>
  41b31c:	tst	w28, #0xfffffeff
  41b320:	b.eq	41ade0 <ferror@plt+0x190a0>  // b.none
  41b324:	cmp	w28, #0x102
  41b328:	ccmp	w28, #0x1, #0x4, ne  // ne = any
  41b32c:	cset	w0, eq  // eq = none
  41b330:	b	41b5c0 <ferror@plt+0x19880>
  41b334:	sub	w1, w28, #0x1e
  41b338:	cmp	w28, #0x0
  41b33c:	ccmp	w1, #0x2, #0x0, ne  // ne = any
  41b340:	b.ls	41ade0 <ferror@plt+0x190a0>  // b.plast
  41b344:	b	41b100 <ferror@plt+0x193c0>
  41b348:	sub	w0, w28, #0xcc
  41b34c:	cmp	w28, #0x0
  41b350:	ccmp	w0, #0x3, #0x0, ne  // ne = any
  41b354:	b.ls	41ade0 <ferror@plt+0x190a0>  // b.plast
  41b358:	cmp	w28, #0x14
  41b35c:	b	41b32c <ferror@plt+0x195ec>
  41b360:	sub	w0, w28, #0x41
  41b364:	cmp	w28, #0x0
  41b368:	ccmp	w0, #0x2, #0x0, ne  // ne = any
  41b36c:	b.ls	41ade0 <ferror@plt+0x190a0>  // b.plast
  41b370:	cmp	w28, #0xb
  41b374:	b	41b32c <ferror@plt+0x195ec>
  41b378:	sub	w1, w28, #0x11
  41b37c:	b	41b338 <ferror@plt+0x195f8>
  41b380:	cmp	w0, #0xf3
  41b384:	b.eq	41b3c8 <ferror@plt+0x19688>  // b.none
  41b388:	cmp	w0, #0xf7
  41b38c:	b.eq	41b370 <ferror@plt+0x19630>  // b.none
  41b390:	b	41acf4 <ferror@plt+0x18fb4>
  41b394:	mov	w1, #0x2530                	// #9520
  41b398:	cmp	w0, w1
  41b39c:	b.eq	41b22c <ferror@plt+0x194ec>  // b.none
  41b3a0:	b.hi	41b3d0 <ferror@plt+0x19690>  // b.pmore
  41b3a4:	mov	w1, #0x1059                	// #4185
  41b3a8:	cmp	w0, w1
  41b3ac:	b.eq	41b3c8 <ferror@plt+0x19688>  // b.none
  41b3b0:	mov	w1, #0x1223                	// #4643
  41b3b4:	cmp	w0, w1
  41b3b8:	b.eq	41b3f4 <ferror@plt+0x196b4>  // b.none
  41b3bc:	mov	w1, #0x1057                	// #4183
  41b3c0:	cmp	w0, w1
  41b3c4:	b.ne	41acf4 <ferror@plt+0x18fb4>  // b.any
  41b3c8:	cmp	w28, #0x1
  41b3cc:	b	41b32c <ferror@plt+0x195ec>
  41b3d0:	mov	w1, #0x4157                	// #16727
  41b3d4:	cmp	w0, w1
  41b3d8:	b.eq	41b3c8 <ferror@plt+0x19688>  // b.none
  41b3dc:	mov	w1, #0x4688                	// #18056
  41b3e0:	cmp	w0, w1
  41b3e4:	b.eq	41b3f4 <ferror@plt+0x196b4>  // b.none
  41b3e8:	mov	w1, #0x3330                	// #13104
  41b3ec:	cmp	w0, w1
  41b3f0:	b.ne	41acf4 <ferror@plt+0x18fb4>  // b.any
  41b3f4:	cmp	w28, #0x3
  41b3f8:	b	41b32c <ferror@plt+0x195ec>
  41b3fc:	mov	w1, #0xabc7                	// #43975
  41b400:	cmp	w0, w1
  41b404:	b.eq	41b3c8 <ferror@plt+0x19688>  // b.none
  41b408:	b.hi	41b47c <ferror@plt+0x1973c>  // b.pmore
  41b40c:	mov	w1, #0x7676                	// #30326
  41b410:	cmp	w0, w1
  41b414:	b.eq	41b5d4 <ferror@plt+0x19894>  // b.none
  41b418:	b.hi	41b43c <ferror@plt+0x196fc>  // b.pmore
  41b41c:	mov	w1, #0x5aa5                	// #23205
  41b420:	cmp	w0, w1
  41b424:	b.eq	41b3f4 <ferror@plt+0x196b4>  // b.none
  41b428:	mov	w1, #0x7650                	// #30288
  41b42c:	cmp	w0, w1
  41b430:	b.eq	41b608 <ferror@plt+0x198c8>  // b.none
  41b434:	mov	w1, #0x5441                	// #21569
  41b438:	b	41b3c0 <ferror@plt+0x19680>
  41b43c:	mov	w1, #0x9026                	// #36902
  41b440:	cmp	w0, w1
  41b444:	b.eq	41b3c8 <ferror@plt+0x19688>  // b.none
  41b448:	b.hi	41b45c <ferror@plt+0x1971c>  // b.pmore
  41b44c:	mov	w1, #0x8217                	// #33303
  41b450:	cmp	w0, w1
  41b454:	b.eq	41b22c <ferror@plt+0x194ec>  // b.none
  41b458:	b	41acf4 <ferror@plt+0x18fb4>
  41b45c:	mov	w1, #0x9080                	// #36992
  41b460:	cmp	w0, w1
  41b464:	b.eq	41b608 <ferror@plt+0x198c8>  // b.none
  41b468:	mov	w1, #0xa390                	// #41872
  41b46c:	cmp	w0, w1
  41b470:	b.ne	41acf4 <ferror@plt+0x18fb4>  // b.any
  41b474:	cmp	w28, #0x4
  41b478:	b	41b32c <ferror@plt+0x195ec>
  41b47c:	mov	w1, #0xf00d                	// #61453
  41b480:	cmp	w0, w1
  41b484:	b.eq	41b474 <ferror@plt+0x19734>  // b.none
  41b488:	b.hi	41b4ac <ferror@plt+0x1976c>  // b.pmore
  41b48c:	mov	w1, #0xbeef                	// #48879
  41b490:	cmp	w0, w1
  41b494:	b.eq	41b3c8 <ferror@plt+0x19688>  // b.none
  41b498:	mov	w1, #0xdead                	// #57005
  41b49c:	cmp	w0, w1
  41b4a0:	b.eq	41b3c8 <ferror@plt+0x19688>  // b.none
  41b4a4:	mov	w1, #0xad45                	// #44357
  41b4a8:	b	41b3c0 <ferror@plt+0x19680>
  41b4ac:	mov	w1, #0xfeba                	// #65210
  41b4b0:	cmp	w0, w1
  41b4b4:	b.eq	41b22c <ferror@plt+0x194ec>  // b.none
  41b4b8:	mov	w1, #0xfebb                	// #65211
  41b4bc:	cmp	w0, w1
  41b4c0:	b.eq	41b3c8 <ferror@plt+0x19688>  // b.none
  41b4c4:	mov	w1, #0xfeb0                	// #65200
  41b4c8:	b	41b3ec <ferror@plt+0x196ac>
  41b4cc:	cmp	w28, #0x12
  41b4d0:	b	41b32c <ferror@plt+0x195ec>
  41b4d4:	cmp	w28, #0xf
  41b4d8:	b	41b32c <ferror@plt+0x195ec>
  41b4dc:	mov	w0, #0xffffffbe            	// #-66
  41b4e0:	and	w0, w28, w0
  41b4e4:	cmp	w0, #0x24
  41b4e8:	b.eq	41b5c4 <ferror@plt+0x19884>  // b.none
  41b4ec:	ldrh	w4, [x19, #82]
  41b4f0:	mov	w1, w28
  41b4f4:	mov	w0, w4
  41b4f8:	bl	407b84 <ferror@plt+0x5e44>
  41b4fc:	mov	w5, w0
  41b500:	cbnz	w0, 41b5c4 <ferror@plt+0x19884>
  41b504:	cmp	w4, #0x3e
  41b508:	b.eq	41b688 <ferror@plt+0x19948>  // b.none
  41b50c:	b.hi	41b660 <ferror@plt+0x19920>  // b.pmore
  41b510:	cmp	w4, #0x16
  41b514:	b.hi	41b634 <ferror@plt+0x198f4>  // b.pmore
  41b518:	cmp	w4, #0x7
  41b51c:	b.hi	41b610 <ferror@plt+0x198d0>  // b.pmore
  41b520:	cmp	w4, #0x2
  41b524:	b.eq	41b6e0 <ferror@plt+0x199a0>  // b.none
  41b528:	mov	w1, w28
  41b52c:	mov	w0, w4
  41b530:	bl	407d1c <ferror@plt+0x5fdc>
  41b534:	mov	w27, w0
  41b538:	cbnz	w0, 41b654 <ferror@plt+0x19914>
  41b53c:	cmp	w4, #0xde
  41b540:	b.eq	41b73c <ferror@plt+0x199fc>  // b.none
  41b544:	b.hi	41b6f8 <ferror@plt+0x199b8>  // b.pmore
  41b548:	cmp	w4, #0x5a
  41b54c:	b.eq	41bce4 <ferror@plt+0x19fa4>  // b.none
  41b550:	cmp	w4, #0xdc
  41b554:	b.eq	41b754 <ferror@plt+0x19a14>  // b.none
  41b558:	cmp	w4, #0x90
  41b55c:	b.eq	41b9c8 <ferror@plt+0x19c88>  // b.none
  41b560:	b.hi	41b704 <ferror@plt+0x199c4>  // b.pmore
  41b564:	cmp	w4, #0x69
  41b568:	b.hi	41b814 <ferror@plt+0x19ad4>  // b.pmore
  41b56c:	cmp	w4, #0x52
  41b570:	b.hi	41b7f0 <ferror@plt+0x19ab0>  // b.pmore
  41b574:	cmp	w4, #0x2d
  41b578:	b.eq	41b8ec <ferror@plt+0x19bac>  // b.none
  41b57c:	sub	w0, w4, #0x2e
  41b580:	and	w0, w0, #0xffff
  41b584:	cmp	w0, #0x2
  41b588:	b.hi	41b824 <ferror@plt+0x19ae4>  // b.pmore
  41b58c:	cmp	w28, #0x11
  41b590:	cset	w0, eq  // eq = none
  41b594:	cbnz	w0, 41b74c <ferror@plt+0x19a0c>
  41b598:	cmp	w4, #0xdc
  41b59c:	b.eq	41b764 <ferror@plt+0x19a24>  // b.none
  41b5a0:	cmp	w4, #0xf3
  41b5a4:	b.eq	41b964 <ferror@plt+0x19c24>  // b.none
  41b5a8:	b	41b824 <ferror@plt+0x19ae4>
  41b5ac:	cmp	w28, #0x22
  41b5b0:	b	41b32c <ferror@plt+0x195ec>
  41b5b4:	sub	w0, w28, #0x6
  41b5b8:	cmp	w0, #0x1
  41b5bc:	cset	w0, ls  // ls = plast
  41b5c0:	cbz	w0, 41b4ec <ferror@plt+0x197ac>
  41b5c4:	mov	w27, #0x0                   	// #0
  41b5c8:	mov	w5, #0x0                   	// #0
  41b5cc:	mov	w2, #0x4                   	// #4
  41b5d0:	b	41b774 <ferror@plt+0x19a34>
  41b5d4:	cmp	w28, #0xc
  41b5d8:	b	41b32c <ferror@plt+0x195ec>
  41b5dc:	sub	w0, w28, #0x1
  41b5e0:	cmp	w28, #0x29
  41b5e4:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  41b5e8:	b	41b5bc <ferror@plt+0x1987c>
  41b5ec:	cmp	w28, #0x8
  41b5f0:	b	41b32c <ferror@plt+0x195ec>
  41b5f4:	cmp	w28, #0x3
  41b5f8:	ccmp	w28, #0x17, #0x4, ne  // ne = any
  41b5fc:	b	41b32c <ferror@plt+0x195ec>
  41b600:	cmp	w28, #0x33
  41b604:	b	41b32c <ferror@plt+0x195ec>
  41b608:	cmp	w28, #0x6
  41b60c:	b	41b32c <ferror@plt+0x195ec>
  41b610:	sub	w1, w4, #0x8
  41b614:	cmp	w1, #0xe
  41b618:	b.hi	41b528 <ferror@plt+0x197e8>  // b.pmore
  41b61c:	adrp	x0, 459000 <warn@@Base+0x1fa24>
  41b620:	add	x0, x0, #0x878
  41b624:	ldrb	w0, [x0, w1, uxtw]
  41b628:	adr	x1, 41b634 <ferror@plt+0x198f4>
  41b62c:	add	x0, x1, w0, sxtb #2
  41b630:	br	x0
  41b634:	cmp	w4, #0x2b
  41b638:	b.eq	41b6e0 <ferror@plt+0x199a0>  // b.none
  41b63c:	cmp	w4, #0x32
  41b640:	b.ne	41b528 <ferror@plt+0x197e8>  // b.any
  41b644:	sub	w0, w28, #0x26
  41b648:	cmp	w0, #0x1
  41b64c:	cset	w0, ls  // ls = plast
  41b650:	cbz	w0, 41b528 <ferror@plt+0x197e8>
  41b654:	mov	w27, #0x0                   	// #0
  41b658:	mov	w2, #0x8                   	// #8
  41b65c:	b	41b774 <ferror@plt+0x19a34>
  41b660:	cmp	w4, #0xf3
  41b664:	b.eq	41b6d8 <ferror@plt+0x19998>  // b.none
  41b668:	b.hi	41b69c <ferror@plt+0x1995c>  // b.pmore
  41b66c:	cmp	w4, #0xb7
  41b670:	b.eq	41b6bc <ferror@plt+0x1997c>  // b.none
  41b674:	b.hi	41b690 <ferror@plt+0x19950>  // b.pmore
  41b678:	sub	w0, w4, #0xb4
  41b67c:	and	w0, w0, #0xffff
  41b680:	cmp	w0, #0x1
  41b684:	b.hi	41b528 <ferror@plt+0x197e8>  // b.pmore
  41b688:	cmp	w28, #0x1
  41b68c:	b	41b6c0 <ferror@plt+0x19980>
  41b690:	cmp	w4, #0xbf
  41b694:	b.eq	41b688 <ferror@plt+0x19948>  // b.none
  41b698:	b	41b528 <ferror@plt+0x197e8>
  41b69c:	mov	w0, #0x9026                	// #36902
  41b6a0:	cmp	w4, w0
  41b6a4:	b.eq	41b6d8 <ferror@plt+0x19998>  // b.none
  41b6a8:	mov	w0, #0xa390                	// #41872
  41b6ac:	cmp	w4, w0
  41b6b0:	b.ne	41b528 <ferror@plt+0x197e8>  // b.any
  41b6b4:	cmp	w28, #0x16
  41b6b8:	b	41b6c0 <ferror@plt+0x19980>
  41b6bc:	cmp	w28, #0x101
  41b6c0:	cset	w0, eq  // eq = none
  41b6c4:	b	41b650 <ferror@plt+0x19910>
  41b6c8:	cmp	w28, #0x50
  41b6cc:	b	41b6c0 <ferror@plt+0x19980>
  41b6d0:	cmp	w28, #0x26
  41b6d4:	b	41b6c0 <ferror@plt+0x19980>
  41b6d8:	cmp	w28, #0x2
  41b6dc:	b	41b6c0 <ferror@plt+0x19980>
  41b6e0:	cmp	w28, #0x20
  41b6e4:	mov	w0, #0x36                  	// #54
  41b6e8:	ccmp	w28, w0, #0x4, ne  // ne = any
  41b6ec:	b	41b6c0 <ferror@plt+0x19980>
  41b6f0:	cmp	w28, #0x12
  41b6f4:	b	41b6c0 <ferror@plt+0x19980>
  41b6f8:	mov	w0, #0xdead                	// #57005
  41b6fc:	cmp	w4, w0
  41b700:	b.eq	41bce4 <ferror@plt+0x19fa4>  // b.none
  41b704:	mov	w0, #0x1223                	// #4643
  41b708:	cmp	w4, w0
  41b70c:	b.eq	41b914 <ferror@plt+0x19bd4>  // b.none
  41b710:	b.hi	41b8b8 <ferror@plt+0x19b78>  // b.pmore
  41b714:	cmp	w4, #0xf3
  41b718:	b.eq	41b95c <ferror@plt+0x19c1c>  // b.none
  41b71c:	b.hi	41b898 <ferror@plt+0x19b58>  // b.pmore
  41b720:	cmp	w4, #0xc3
  41b724:	b.eq	41b8ec <ferror@plt+0x19bac>  // b.none
  41b728:	b.hi	41b884 <ferror@plt+0x19b44>  // b.pmore
  41b72c:	cmp	w4, #0xa7
  41b730:	b.ne	41b824 <ferror@plt+0x19ae4>  // b.any
  41b734:	cmp	w28, #0x13
  41b738:	b	41b918 <ferror@plt+0x19bd8>
  41b73c:	cmp	w28, #0x5
  41b740:	b.eq	41bcec <ferror@plt+0x19fac>  // b.none
  41b744:	cmp	w28, #0x2
  41b748:	b.ne	41b824 <ferror@plt+0x19ae4>  // b.any
  41b74c:	mov	w5, #0x0                   	// #0
  41b750:	b	41b9f8 <ferror@plt+0x19cb8>
  41b754:	cmp	w28, #0x5
  41b758:	b.eq	41bcec <ferror@plt+0x19fac>  // b.none
  41b75c:	cmp	w28, #0x4
  41b760:	b.eq	41b74c <ferror@plt+0x19a0c>  // b.none
  41b764:	cmp	w28, #0x1
  41b768:	b.ne	41b824 <ferror@plt+0x19ae4>  // b.any
  41b76c:	mov	w5, #0x0                   	// #0
  41b770:	mov	w2, #0x1                   	// #1
  41b774:	ldr	x7, [x20]
  41b778:	adds	x26, x22, x7
  41b77c:	ccmp	x21, x26, #0x0, cc  // cc = lo, ul, last
  41b780:	b.ls	41b794 <ferror@plt+0x19a54>  // b.plast
  41b784:	mov	w0, w2
  41b788:	add	x0, x26, x0
  41b78c:	cmp	x21, x0
  41b790:	b.cs	41ba10 <ferror@plt+0x19cd0>  // b.hs, b.nlast
  41b794:	ldr	x1, [sp, #128]
  41b798:	mov	w2, #0x5                   	// #5
  41b79c:	mov	x0, #0x0                   	// #0
  41b7a0:	bl	401c70 <dcgettext@plt>
  41b7a4:	mov	x24, x0
  41b7a8:	ldr	x1, [sp, #96]
  41b7ac:	mov	x0, x19
  41b7b0:	ldr	x26, [x20]
  41b7b4:	bl	402fac <ferror@plt+0x126c>
  41b7b8:	mov	x2, x0
  41b7bc:	mov	x1, x26
  41b7c0:	mov	x0, x24
  41b7c4:	bl	4395dc <warn@@Base>
  41b7c8:	b	41ade0 <ferror@plt+0x190a0>
  41b7cc:	sub	w1, w4, #0x71
  41b7d0:	cmp	w1, #0x7
  41b7d4:	b.hi	41b598 <ferror@plt+0x19858>  // b.pmore
  41b7d8:	adrp	x0, 459000 <warn@@Base+0x1fa24>
  41b7dc:	add	x0, x0, #0x888
  41b7e0:	ldrh	w0, [x0, w1, uxtw #1]
  41b7e4:	adr	x1, 41b7f0 <ferror@plt+0x19ab0>
  41b7e8:	add	x0, x1, w0, sxth #2
  41b7ec:	br	x0
  41b7f0:	sub	w1, w4, #0x53
  41b7f4:	cmp	w1, #0x16
  41b7f8:	b.hi	41b598 <ferror@plt+0x19858>  // b.pmore
  41b7fc:	adrp	x0, 459000 <warn@@Base+0x1fa24>
  41b800:	add	x0, x0, #0x898
  41b804:	ldrh	w0, [x0, w1, uxtw #1]
  41b808:	adr	x1, 41b814 <ferror@plt+0x19ad4>
  41b80c:	add	x0, x1, w0, sxth #2
  41b810:	br	x0
  41b814:	cmp	w4, #0x78
  41b818:	b.hi	41b874 <ferror@plt+0x19b34>  // b.pmore
  41b81c:	cmp	w4, #0x70
  41b820:	b.hi	41b7cc <ferror@plt+0x19a8c>  // b.pmore
  41b824:	adrp	x24, 48c000 <stdout@@GLIBC_2.17+0xbf0>
  41b828:	add	x24, x24, #0x520
  41b82c:	ldur	w0, [x24, #-164]
  41b830:	cmp	w0, w28
  41b834:	b.eq	41b86c <ferror@plt+0x19b2c>  // b.none
  41b838:	mov	w2, #0x5                   	// #5
  41b83c:	adrp	x1, 446000 <warn@@Base+0xca24>
  41b840:	mov	x0, #0x0                   	// #0
  41b844:	add	x1, x1, #0xd86
  41b848:	bl	401c70 <dcgettext@plt>
  41b84c:	mov	x26, x0
  41b850:	ldr	x1, [sp, #96]
  41b854:	mov	x0, x19
  41b858:	bl	402fac <ferror@plt+0x126c>
  41b85c:	mov	x2, x0
  41b860:	mov	w1, w28
  41b864:	mov	x0, x26
  41b868:	bl	4395dc <warn@@Base>
  41b86c:	stur	w28, [x24, #-164]
  41b870:	b	41ade0 <ferror@plt+0x190a0>
  41b874:	cmp	w4, #0x8c
  41b878:	b.ne	41b824 <ferror@plt+0x19ae4>  // b.any
  41b87c:	cmp	w28, #0x2
  41b880:	b	41b918 <ferror@plt+0x19bd8>
  41b884:	cmp	w4, #0xdd
  41b888:	b.eq	41b87c <ferror@plt+0x19b3c>  // b.none
  41b88c:	cmp	w4, #0xdc
  41b890:	b.ne	41b824 <ferror@plt+0x19ae4>  // b.any
  41b894:	b	41b75c <ferror@plt+0x19a1c>
  41b898:	mov	w0, #0x1057                	// #4183
  41b89c:	cmp	w4, w0
  41b8a0:	b.eq	41b924 <ferror@plt+0x19be4>  // b.none
  41b8a4:	mov	w0, #0x1059                	// #4185
  41b8a8:	cmp	w4, w0
  41b8ac:	b.ne	41b824 <ferror@plt+0x19ae4>  // b.any
  41b8b0:	cmp	w28, #0x5
  41b8b4:	b	41b590 <ferror@plt+0x19850>
  41b8b8:	mov	w0, #0xbeef                	// #48879
  41b8bc:	cmp	w4, w0
  41b8c0:	b.eq	41b8ec <ferror@plt+0x19bac>  // b.none
  41b8c4:	b.hi	41b8f4 <ferror@plt+0x19bb4>  // b.pmore
  41b8c8:	mov	w0, #0x7650                	// #30288
  41b8cc:	cmp	w4, w0
  41b8d0:	b.eq	41b92c <ferror@plt+0x19bec>  // b.none
  41b8d4:	mov	w0, #0x8217                	// #33303
  41b8d8:	cmp	w4, w0
  41b8dc:	b.eq	41b934 <ferror@plt+0x19bf4>  // b.none
  41b8e0:	mov	w0, #0x4688                	// #18056
  41b8e4:	cmp	w4, w0
  41b8e8:	b.ne	41b824 <ferror@plt+0x19ae4>  // b.any
  41b8ec:	cmp	w28, #0x2
  41b8f0:	b	41b590 <ferror@plt+0x19850>
  41b8f4:	mov	w0, #0xfeb0                	// #65200
  41b8f8:	cmp	w4, w0
  41b8fc:	b.eq	41b934 <ferror@plt+0x19bf4>  // b.none
  41b900:	mov	w0, #0xfebb                	// #65211
  41b904:	cmp	w4, w0
  41b908:	b.eq	41b954 <ferror@plt+0x19c14>  // b.none
  41b90c:	mov	w0, #0xdead                	// #57005
  41b910:	b	41b8e4 <ferror@plt+0x19ba4>
  41b914:	cmp	w28, #0x5
  41b918:	cset	w0, eq  // eq = none
  41b91c:	cbnz	w0, 41b74c <ferror@plt+0x19a0c>
  41b920:	b	41b824 <ferror@plt+0x19ae4>
  41b924:	cmp	w28, #0x4
  41b928:	b	41b590 <ferror@plt+0x19850>
  41b92c:	cmp	w28, #0x3
  41b930:	b	41b590 <ferror@plt+0x19850>
  41b934:	cmp	w28, #0x1
  41b938:	b	41b590 <ferror@plt+0x19850>
  41b93c:	mov	x0, x19
  41b940:	bl	402b28 <ferror@plt+0xde8>
  41b944:	cbz	w0, 41b8b0 <ferror@plt+0x19b70>
  41b948:	b	41b87c <ferror@plt+0x19b3c>
  41b94c:	cmp	w28, #0xd
  41b950:	b	41b918 <ferror@plt+0x19bd8>
  41b954:	cmp	w28, #0x9
  41b958:	b	41b918 <ferror@plt+0x19bd8>
  41b95c:	cmp	w28, #0x37
  41b960:	b.eq	41b74c <ferror@plt+0x19a0c>  // b.none
  41b964:	cmp	w28, #0x36
  41b968:	b.eq	41b76c <ferror@plt+0x19a2c>  // b.none
  41b96c:	cmp	w28, #0x35
  41b970:	b.eq	41b76c <ferror@plt+0x19a2c>  // b.none
  41b974:	cmp	w28, #0x27
  41b978:	b.eq	41b9d8 <ferror@plt+0x19c98>  // b.none
  41b97c:	cmp	w28, #0x23
  41b980:	b.eq	41b9dc <ferror@plt+0x19c9c>  // b.none
  41b984:	cmp	w28, #0x28
  41b988:	b.eq	41b9e4 <ferror@plt+0x19ca4>  // b.none
  41b98c:	cmp	w28, #0x24
  41b990:	b.eq	41ba08 <ferror@plt+0x19cc8>  // b.none
  41b994:	cmp	w28, #0x26
  41b998:	b.eq	41b9f0 <ferror@plt+0x19cb0>  // b.none
  41b99c:	cmp	w28, #0x22
  41b9a0:	b.eq	41ba00 <ferror@plt+0x19cc0>  // b.none
  41b9a4:	cmp	w28, #0x25
  41b9a8:	b.eq	41b9bc <ferror@plt+0x19c7c>  // b.none
  41b9ac:	cmp	w28, #0x21
  41b9b0:	b.eq	41b9c0 <ferror@plt+0x19c80>  // b.none
  41b9b4:	cmp	w28, #0x34
  41b9b8:	b.ne	41b824 <ferror@plt+0x19ae4>  // b.any
  41b9bc:	mov	w27, #0x1                   	// #1
  41b9c0:	mov	w5, #0x1                   	// #1
  41b9c4:	b	41b770 <ferror@plt+0x19a30>
  41b9c8:	cmp	w28, #0x8
  41b9cc:	b	41b918 <ferror@plt+0x19bd8>
  41b9d0:	cmp	w28, #0x3
  41b9d4:	b	41b918 <ferror@plt+0x19bd8>
  41b9d8:	mov	w27, #0x1                   	// #1
  41b9dc:	mov	w5, #0x1                   	// #1
  41b9e0:	b	41b5cc <ferror@plt+0x1988c>
  41b9e4:	mov	w27, #0x1                   	// #1
  41b9e8:	mov	w5, w27
  41b9ec:	b	41b658 <ferror@plt+0x19918>
  41b9f0:	mov	w27, #0x1                   	// #1
  41b9f4:	mov	w5, w27
  41b9f8:	mov	w2, #0x2                   	// #2
  41b9fc:	b	41b774 <ferror@plt+0x19a34>
  41ba00:	mov	w5, #0x1                   	// #1
  41ba04:	b	41b9f8 <ferror@plt+0x19cb8>
  41ba08:	mov	w5, #0x1                   	// #1
  41ba0c:	b	41b658 <ferror@plt+0x19918>
  41ba10:	ldr	x0, [x20, #8]
  41ba14:	str	w2, [sp, #144]
  41ba18:	bl	402b0c <ferror@plt+0xdcc>
  41ba1c:	mov	x24, x0
  41ba20:	ldr	x0, [sp, #184]
  41ba24:	ldr	w2, [sp, #144]
  41ba28:	cmp	x0, x24
  41ba2c:	b.hi	41ba64 <ferror@plt+0x19d24>  // b.pmore
  41ba30:	mov	w2, #0x5                   	// #5
  41ba34:	adrp	x1, 446000 <warn@@Base+0xca24>
  41ba38:	mov	x0, #0x0                   	// #0
  41ba3c:	add	x1, x1, #0xdf7
  41ba40:	bl	401c70 <dcgettext@plt>
  41ba44:	mov	x26, x0
  41ba48:	ldr	x1, [sp, #96]
  41ba4c:	mov	x0, x19
  41ba50:	bl	402fac <ferror@plt+0x126c>
  41ba54:	mov	x2, x0
  41ba58:	mov	x1, x24
  41ba5c:	mov	x0, x26
  41ba60:	b	41b7c4 <ferror@plt+0x19a84>
  41ba64:	add	x24, x23, x24, lsl #5
  41ba68:	cmp	x23, x24
  41ba6c:	b.eq	41bae8 <ferror@plt+0x19da8>  // b.none
  41ba70:	ldrb	w0, [x24, #24]
  41ba74:	and	w1, w0, #0xf
  41ba78:	cmp	w1, #0x5
  41ba7c:	b.eq	41bae8 <ferror@plt+0x19da8>  // b.none
  41ba80:	tst	w0, #0xc
  41ba84:	b.eq	41bae8 <ferror@plt+0x19da8>  // b.none
  41ba88:	ldr	x1, [sp, #136]
  41ba8c:	mov	w2, #0x5                   	// #5
  41ba90:	mov	x0, #0x0                   	// #0
  41ba94:	bl	401c70 <dcgettext@plt>
  41ba98:	mov	x26, x0
  41ba9c:	ldrb	w1, [x24, #24]
  41baa0:	mov	x0, x19
  41baa4:	and	w1, w1, #0xf
  41baa8:	bl	40a450 <ferror@plt+0x8710>
  41baac:	mov	x1, x25
  41bab0:	mov	x24, x0
  41bab4:	mov	x0, x19
  41bab8:	bl	402fac <ferror@plt+0x126c>
  41babc:	ldr	x3, [sp, #176]
  41bac0:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  41bac4:	movk	x1, #0xaaab
  41bac8:	mov	x2, x0
  41bacc:	sub	x3, x20, x3
  41bad0:	mov	x0, x26
  41bad4:	asr	x3, x3, #3
  41bad8:	mul	x3, x3, x1
  41badc:	mov	x1, x24
  41bae0:	bl	4395dc <warn@@Base>
  41bae4:	b	41ade0 <ferror@plt+0x190a0>
  41bae8:	ldr	w1, [sp, #116]
  41baec:	ldrh	w0, [x19, #82]
  41baf0:	cbz	w1, 41bbe8 <ferror@plt+0x19ea8>
  41baf4:	cmp	w0, #0x5e
  41baf8:	ldr	x8, [x20, #16]
  41bafc:	b.ne	41bbb8 <ferror@plt+0x19e78>  // b.any
  41bb00:	cmp	w28, #0x1
  41bb04:	b.eq	41bb0c <ferror@plt+0x19dcc>  // b.none
  41bb08:	cbz	w5, 41bb48 <ferror@plt+0x19e08>
  41bb0c:	adrp	x1, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  41bb10:	cmp	w0, #0xf3
  41bb14:	ldr	x4, [x1, #648]
  41bb18:	b.ne	41bbf0 <ferror@plt+0x19eb0>  // b.any
  41bb1c:	cmp	w28, #0x34
  41bb20:	b.ne	41bbf0 <ferror@plt+0x19eb0>  // b.any
  41bb24:	mov	w1, w2
  41bb28:	mov	x0, x26
  41bb2c:	str	w2, [sp, #144]
  41bb30:	str	x8, [sp, #152]
  41bb34:	blr	x4
  41bb38:	and	x0, x0, #0x3f
  41bb3c:	ldr	x8, [sp, #152]
  41bb40:	ldr	w2, [sp, #144]
  41bb44:	add	x8, x8, x0
  41bb48:	ldrh	w5, [x19, #82]
  41bb4c:	mov	w1, w28
  41bb50:	str	x8, [sp, #144]
  41bb54:	mov	w0, w5
  41bb58:	str	w2, [sp, #152]
  41bb5c:	bl	407b84 <ferror@plt+0x5e44>
  41bb60:	ldr	w2, [sp, #152]
  41bb64:	adrp	x9, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  41bb68:	ldr	x24, [x24]
  41bb6c:	ldr	x8, [sp, #144]
  41bb70:	cbnz	w0, 41bb90 <ferror@plt+0x19e50>
  41bb74:	mov	w0, w5
  41bb78:	str	w2, [sp, #152]
  41bb7c:	bl	407d1c <ferror@plt+0x5fdc>
  41bb80:	ldr	w2, [sp, #152]
  41bb84:	adrp	x9, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  41bb88:	ldr	x8, [sp, #144]
  41bb8c:	cbz	w0, 41bc08 <ferror@plt+0x19ec8>
  41bb90:	cmp	w5, #0xf
  41bb94:	b.ne	41bb9c <ferror@plt+0x19e5c>  // b.any
  41bb98:	sub	x8, x8, #0x8
  41bb9c:	ldr	x1, [x20]
  41bba0:	ldr	x3, [x9, #656]
  41bba4:	sub	x1, x24, x1
  41bba8:	add	x1, x1, x8
  41bbac:	mov	x0, x26
  41bbb0:	blr	x3
  41bbb4:	b	41ade0 <ferror@plt+0x190a0>
  41bbb8:	cmp	w0, #0x5b
  41bbbc:	mov	w1, #0x63                  	// #99
  41bbc0:	ccmp	w0, w1, #0x4, ne  // ne = any
  41bbc4:	b.ne	41bbd0 <ferror@plt+0x19e90>  // b.any
  41bbc8:	cmp	w28, #0x1
  41bbcc:	b.eq	41bb0c <ferror@plt+0x19dcc>  // b.none
  41bbd0:	cmp	w0, #0x56
  41bbd4:	mov	w1, #0x7676                	// #30326
  41bbd8:	ccmp	w0, w1, #0x4, ne  // ne = any
  41bbdc:	b.ne	41bb08 <ferror@plt+0x19dc8>  // b.any
  41bbe0:	cmp	w28, #0xc
  41bbe4:	b	41bb04 <ferror@plt+0x19dc4>
  41bbe8:	mov	x8, #0x0                   	// #0
  41bbec:	b	41bb0c <ferror@plt+0x19dcc>
  41bbf0:	mov	w1, w2
  41bbf4:	mov	x0, x26
  41bbf8:	str	w2, [sp, #144]
  41bbfc:	str	x8, [sp, #152]
  41bc00:	blr	x4
  41bc04:	b	41bb3c <ferror@plt+0x19dfc>
  41bc08:	cmp	w5, #0xf3
  41bc0c:	b.ne	41bc64 <ferror@plt+0x19f24>  // b.any
  41bc10:	cmp	w28, #0x35
  41bc14:	b.eq	41bc20 <ferror@plt+0x19ee0>  // b.none
  41bc18:	cmp	w28, #0x34
  41bc1c:	b.ne	41bc64 <ferror@plt+0x19f24>  // b.any
  41bc20:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  41bc24:	cmp	w27, #0x0
  41bc28:	sub	x1, x8, x24
  41bc2c:	add	x24, x8, x24
  41bc30:	ldr	x3, [x0, #648]
  41bc34:	csel	x24, x24, x1, eq  // eq = none
  41bc38:	mov	x0, x26
  41bc3c:	mov	w1, w2
  41bc40:	str	w2, [sp, #144]
  41bc44:	and	x24, x24, #0x3f
  41bc48:	blr	x3
  41bc4c:	and	x1, x0, #0xc0
  41bc50:	adrp	x9, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  41bc54:	ldr	w2, [sp, #144]
  41bc58:	orr	x1, x1, x24
  41bc5c:	ldr	x3, [x9, #656]
  41bc60:	b	41bbac <ferror@plt+0x19e6c>
  41bc64:	ldr	x3, [x9, #656]
  41bc68:	cbz	w27, 41bc74 <ferror@plt+0x19f34>
  41bc6c:	sub	x1, x8, x24
  41bc70:	b	41bbac <ferror@plt+0x19e6c>
  41bc74:	add	x1, x8, x24
  41bc78:	b	41bbac <ferror@plt+0x19e6c>
  41bc7c:	mov	w1, #0x1059                	// #4185
  41bc80:	cmp	w0, w1
  41bc84:	b.eq	41bca0 <ferror@plt+0x19f60>  // b.none
  41bc88:	mov	w1, #0xbeef                	// #48879
  41bc8c:	cmp	w0, w1
  41bc90:	b.ne	41ac38 <ferror@plt+0x18ef8>  // b.any
  41bc94:	adrp	x0, 48c000 <stdout@@GLIBC_2.17+0xbf0>
  41bc98:	str	xzr, [x0, #1112]
  41bc9c:	b	41ac38 <ferror@plt+0x18ef8>
  41bca0:	adrp	x0, 48c000 <stdout@@GLIBC_2.17+0xbf0>
  41bca4:	str	xzr, [x0, #1104]
  41bca8:	b	41ac38 <ferror@plt+0x18ef8>
  41bcac:	adrp	x0, 48c000 <stdout@@GLIBC_2.17+0xbf0>
  41bcb0:	add	x0, x0, #0x520
  41bcb4:	stp	xzr, xzr, [x0, #-192]
  41bcb8:	b	41ac38 <ferror@plt+0x18ef8>
  41bcbc:	bl	401bd0 <free@plt>
  41bcc0:	b	41aaf8 <ferror@plt+0x18db8>
  41bcc4:	mov	w0, #0x0                   	// #0
  41bcc8:	ldp	x19, x20, [sp, #16]
  41bccc:	ldp	x21, x22, [sp, #32]
  41bcd0:	ldp	x23, x24, [sp, #48]
  41bcd4:	ldp	x25, x26, [sp, #64]
  41bcd8:	ldp	x27, x28, [sp, #80]
  41bcdc:	ldp	x29, x30, [sp], #192
  41bce0:	ret
  41bce4:	cmp	w28, #0x4
  41bce8:	b.ne	41b8ec <ferror@plt+0x19bac>  // b.any
  41bcec:	mov	w5, #0x0                   	// #0
  41bcf0:	mov	w2, #0x3                   	// #3
  41bcf4:	b	41b774 <ferror@plt+0x19a34>
  41bcf8:	cbnz	w28, 41b474 <ferror@plt+0x19734>
  41bcfc:	b	41ade0 <ferror@plt+0x190a0>
  41bd00:	stp	x29, x30, [sp, #-192]!
  41bd04:	mov	x29, sp
  41bd08:	stp	x19, x20, [sp, #16]
  41bd0c:	mov	w19, w0
  41bd10:	mov	x0, #0x70                  	// #112
  41bd14:	stp	x21, x22, [sp, #32]
  41bd18:	adrp	x21, 48a000 <warn@@Base+0x50a24>
  41bd1c:	add	x21, x21, #0x120
  41bd20:	stp	x23, x24, [sp, #48]
  41bd24:	mov	x20, x1
  41bd28:	mov	x22, x2
  41bd2c:	madd	x0, x19, x0, x21
  41bd30:	ldr	x23, [x0, #32]
  41bd34:	str	x25, [sp, #64]
  41bd38:	cbz	x23, 41bd54 <ferror@plt+0x1a014>
  41bd3c:	ldr	x1, [x2]
  41bd40:	ldr	x0, [x0, #24]
  41bd44:	bl	401bb0 <strcmp@plt>
  41bd48:	cbz	w0, 41bfa8 <ferror@plt+0x1a268>
  41bd4c:	mov	x0, x23
  41bd50:	bl	401bd0 <free@plt>
  41bd54:	mov	x24, #0x70                  	// #112
  41bd58:	mov	w2, #0x5                   	// #5
  41bd5c:	adrp	x1, 446000 <warn@@Base+0xca24>
  41bd60:	mov	x0, #0x0                   	// #0
  41bd64:	madd	x24, x19, x24, x21
  41bd68:	add	x1, x1, #0xe76
  41bd6c:	bl	401c70 <dcgettext@plt>
  41bd70:	mov	x2, x0
  41bd74:	mov	x1, #0x40                  	// #64
  41bd78:	add	x0, sp, #0x80
  41bd7c:	ldr	x3, [x24, #16]
  41bd80:	bl	4019e0 <snprintf@plt>
  41bd84:	ldr	x0, [x20, #16]
  41bd88:	str	x0, [x24, #40]
  41bd8c:	str	xzr, [x24, #80]
  41bd90:	add	x5, sp, #0x80
  41bd94:	mov	x1, x22
  41bd98:	mov	x3, #0x1                   	// #1
  41bd9c:	ldr	x0, [x22]
  41bda0:	str	x0, [x24, #24]
  41bda4:	mov	x0, #0x0                   	// #0
  41bda8:	ldp	x2, x4, [x20, #24]
  41bdac:	bl	4032f0 <ferror@plt+0x15b0>
  41bdb0:	str	x0, [x24, #32]
  41bdb4:	mov	x23, x0
  41bdb8:	cbnz	x0, 41be1c <ferror@plt+0x1a0dc>
  41bdbc:	str	xzr, [x24, #48]
  41bdc0:	mov	x4, #0x70                  	// #112
  41bdc4:	mul	x19, x19, x4
  41bdc8:	add	x0, x21, x19
  41bdcc:	ldr	x2, [x0, #32]
  41bdd0:	cbz	x2, 41be68 <ferror@plt+0x1a128>
  41bdd4:	ldr	w1, [x0, #104]
  41bdd8:	cbz	w1, 41bfa4 <ferror@plt+0x1a264>
  41bddc:	ldr	x3, [x0, #48]
  41bde0:	add	x5, x19, #0x48
  41bde4:	add	x19, x19, #0x40
  41bde8:	add	x5, x21, x5
  41bdec:	add	x4, x21, x19
  41bdf0:	mov	x1, x20
  41bdf4:	mov	x0, x22
  41bdf8:	bl	41aab0 <ferror@plt+0x18d70>
  41bdfc:	cmp	w0, #0x0
  41be00:	cset	w0, ne  // ne = any
  41be04:	ldp	x19, x20, [sp, #16]
  41be08:	ldp	x21, x22, [sp, #32]
  41be0c:	ldp	x23, x24, [sp, #48]
  41be10:	ldr	x25, [sp, #64]
  41be14:	ldp	x29, x30, [sp], #192
  41be18:	ret
  41be1c:	ldr	x1, [x20, #8]
  41be20:	ldr	x25, [x20, #32]
  41be24:	stp	x0, x25, [sp, #88]
  41be28:	tbz	w1, #11, 41bf0c <ferror@plt+0x1a1cc>
  41be2c:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  41be30:	mov	x1, #0x18                  	// #24
  41be34:	ldr	w0, [x0, #1056]
  41be38:	cmp	w0, #0x0
  41be3c:	mov	x0, #0xc                   	// #12
  41be40:	csel	x0, x0, x1, ne  // ne = any
  41be44:	cmp	x25, x0
  41be48:	b.cs	41be70 <ferror@plt+0x1a130>  // b.hs, b.nlast
  41be4c:	mov	w2, #0x5                   	// #5
  41be50:	adrp	x1, 446000 <warn@@Base+0xca24>
  41be54:	mov	x0, #0x0                   	// #0
  41be58:	add	x1, x1, #0xe86
  41be5c:	bl	401c70 <dcgettext@plt>
  41be60:	ldr	x1, [x24, #16]
  41be64:	bl	4395dc <warn@@Base>
  41be68:	mov	w0, #0x0                   	// #0
  41be6c:	b	41be04 <ferror@plt+0x1a0c4>
  41be70:	mov	x1, x23
  41be74:	mov	x2, x25
  41be78:	add	x0, sp, #0x68
  41be7c:	bl	403150 <ferror@plt+0x1410>
  41be80:	ldr	w1, [sp, #104]
  41be84:	cmp	w1, #0x1
  41be88:	b.eq	41beb0 <ferror@plt+0x1a170>  // b.none
  41be8c:	mov	w2, #0x5                   	// #5
  41be90:	adrp	x1, 446000 <warn@@Base+0xca24>
  41be94:	mov	x0, #0x0                   	// #0
  41be98:	add	x1, x1, #0xec9
  41be9c:	bl	401c70 <dcgettext@plt>
  41bea0:	ldr	w2, [sp, #104]
  41bea4:	ldr	x1, [x24, #16]
  41bea8:	bl	4395dc <warn@@Base>
  41beac:	b	41be68 <ferror@plt+0x1a128>
  41beb0:	ldr	x2, [sp, #88]
  41beb4:	ldr	x1, [sp, #112]
  41beb8:	add	x2, x2, w0, uxtw
  41bebc:	str	x2, [sp, #88]
  41bec0:	ldr	x2, [sp, #96]
  41bec4:	sub	x0, x2, w0, uxtw
  41bec8:	str	x0, [sp, #96]
  41becc:	cbz	x1, 41bef8 <ferror@plt+0x1a1b8>
  41bed0:	add	x2, sp, #0x60
  41bed4:	add	x0, sp, #0x58
  41bed8:	bl	40490c <ferror@plt+0x2bcc>
  41bedc:	cbz	w0, 41bf70 <ferror@plt+0x1a230>
  41bee0:	mov	x23, #0x70                  	// #112
  41bee4:	madd	x23, x19, x23, x21
  41bee8:	ldr	x0, [x23, #32]
  41beec:	bl	401bd0 <free@plt>
  41bef0:	ldr	x0, [sp, #88]
  41bef4:	str	x0, [x23, #32]
  41bef8:	mov	x0, #0x70                  	// #112
  41befc:	ldr	x1, [sp, #96]
  41bf00:	madd	x0, x19, x0, x21
  41bf04:	str	x1, [x0, #48]
  41bf08:	b	41bdc0 <ferror@plt+0x1a080>
  41bf0c:	cmp	x25, #0xc
  41bf10:	b.ls	41bef8 <ferror@plt+0x1a1b8>  // b.plast
  41bf14:	adrp	x1, 446000 <warn@@Base+0xca24>
  41bf18:	add	x1, x1, #0xef9
  41bf1c:	bl	401bb0 <strcmp@plt>
  41bf20:	cbnz	w0, 41bef8 <ferror@plt+0x1a1b8>
  41bf24:	ldrb	w0, [x23, #5]
  41bf28:	sub	x25, x25, #0xc
  41bf2c:	ldrb	w3, [x23, #4]
  41bf30:	add	x23, x23, #0xc
  41bf34:	ldurb	w1, [x23, #-5]
  41bf38:	add	x3, x0, x3, lsl #8
  41bf3c:	ldurb	w0, [x23, #-6]
  41bf40:	add	x3, x0, x3, lsl #8
  41bf44:	add	x3, x1, x3, lsl #8
  41bf48:	ldurb	w1, [x23, #-4]
  41bf4c:	add	x3, x1, x3, lsl #8
  41bf50:	ldurb	w1, [x23, #-3]
  41bf54:	add	x3, x1, x3, lsl #8
  41bf58:	ldurb	w1, [x23, #-2]
  41bf5c:	add	x3, x1, x3, lsl #8
  41bf60:	ldurb	w1, [x23, #-1]
  41bf64:	stp	x23, x25, [sp, #88]
  41bf68:	add	x1, x1, x3, lsl #8
  41bf6c:	b	41becc <ferror@plt+0x1a18c>
  41bf70:	mov	w2, #0x5                   	// #5
  41bf74:	adrp	x1, 446000 <warn@@Base+0xca24>
  41bf78:	mov	x0, #0x0                   	// #0
  41bf7c:	add	x1, x1, #0xefe
  41bf80:	bl	401c70 <dcgettext@plt>
  41bf84:	mov	x19, x0
  41bf88:	mov	x1, x20
  41bf8c:	mov	x0, x22
  41bf90:	bl	402fac <ferror@plt+0x126c>
  41bf94:	mov	x1, x0
  41bf98:	mov	x0, x19
  41bf9c:	bl	4390e8 <error@@Base>
  41bfa0:	b	41be68 <ferror@plt+0x1a128>
  41bfa4:	stp	xzr, xzr, [x0, #64]
  41bfa8:	mov	w0, #0x1                   	// #1
  41bfac:	b	41be04 <ferror@plt+0x1a0c4>
  41bfb0:	stp	x29, x30, [sp, #-160]!
  41bfb4:	mov	x29, sp
  41bfb8:	stp	x19, x20, [sp, #16]
  41bfbc:	mov	x19, x0
  41bfc0:	stp	x21, x22, [sp, #32]
  41bfc4:	mov	x21, x1
  41bfc8:	stp	x23, x24, [sp, #48]
  41bfcc:	mov	w23, w2
  41bfd0:	stp	x25, x26, [sp, #64]
  41bfd4:	stp	x27, x28, [sp, #80]
  41bfd8:	bl	4139d0 <ferror@plt+0x11c90>
  41bfdc:	str	x0, [sp, #120]
  41bfe0:	ldr	x24, [x19, #32]
  41bfe4:	cbnz	x0, 41c014 <ferror@plt+0x1a2d4>
  41bfe8:	cbz	x24, 41c144 <ferror@plt+0x1a404>
  41bfec:	ldr	w0, [x19, #4]
  41bff0:	cmp	w0, #0x8
  41bff4:	cset	w0, eq  // eq = none
  41bff8:	ldp	x19, x20, [sp, #16]
  41bffc:	ldp	x21, x22, [sp, #32]
  41c000:	ldp	x23, x24, [sp, #48]
  41c004:	ldp	x25, x26, [sp, #64]
  41c008:	ldp	x27, x28, [sp, #80]
  41c00c:	ldp	x29, x30, [sp], #160
  41c010:	ret
  41c014:	mov	w2, #0x5                   	// #5
  41c018:	mov	x22, x0
  41c01c:	adrp	x1, 446000 <warn@@Base+0xca24>
  41c020:	mov	x0, #0x0                   	// #0
  41c024:	add	x1, x1, #0xf1f
  41c028:	bl	401c70 <dcgettext@plt>
  41c02c:	mov	x1, x19
  41c030:	mov	x25, x0
  41c034:	mov	x0, x21
  41c038:	bl	402fac <ferror@plt+0x126c>
  41c03c:	mov	x1, x0
  41c040:	mov	x0, x25
  41c044:	bl	401cc0 <printf@plt>
  41c048:	mov	x20, x24
  41c04c:	adrp	x0, 48c000 <stdout@@GLIBC_2.17+0xbf0>
  41c050:	ldr	w0, [x0, #1152]
  41c054:	cbz	w0, 41c0f0 <ferror@plt+0x1a3b0>
  41c058:	ldr	x0, [x19, #8]
  41c05c:	str	x24, [sp, #128]
  41c060:	tbz	w0, #11, 41c14c <ferror@plt+0x1a40c>
  41c064:	ldr	x1, [sp, #120]
  41c068:	mov	x2, x24
  41c06c:	add	x0, sp, #0x88
  41c070:	bl	403150 <ferror@plt+0x1410>
  41c074:	ldr	w1, [sp, #136]
  41c078:	cmp	w1, #0x1
  41c07c:	b.eq	41c0bc <ferror@plt+0x1a37c>  // b.none
  41c080:	mov	w2, #0x5                   	// #5
  41c084:	adrp	x1, 446000 <warn@@Base+0xca24>
  41c088:	mov	x0, #0x0                   	// #0
  41c08c:	add	x1, x1, #0xec9
  41c090:	bl	401c70 <dcgettext@plt>
  41c094:	mov	x20, x0
  41c098:	mov	x1, x19
  41c09c:	mov	x0, x21
  41c0a0:	bl	402fac <ferror@plt+0x126c>
  41c0a4:	mov	x1, x0
  41c0a8:	ldr	w2, [sp, #136]
  41c0ac:	mov	x0, x20
  41c0b0:	bl	4395dc <warn@@Base>
  41c0b4:	mov	w0, #0x0                   	// #0
  41c0b8:	b	41bff8 <ferror@plt+0x1a2b8>
  41c0bc:	ldr	x2, [sp, #120]
  41c0c0:	ldr	x1, [sp, #144]
  41c0c4:	add	x2, x2, w0, uxtw
  41c0c8:	str	x2, [sp, #120]
  41c0cc:	ldr	x2, [sp, #128]
  41c0d0:	sub	x0, x2, w0, uxtw
  41c0d4:	str	x0, [sp, #128]
  41c0d8:	cbz	x1, 41c1ec <ferror@plt+0x1a4ac>
  41c0dc:	add	x2, sp, #0x80
  41c0e0:	add	x0, sp, #0x78
  41c0e4:	bl	40490c <ferror@plt+0x2bcc>
  41c0e8:	cbz	w0, 41c1b8 <ferror@plt+0x1a478>
  41c0ec:	ldr	x20, [sp, #128]
  41c0f0:	cbz	w23, 41c1f4 <ferror@plt+0x1a4b4>
  41c0f4:	ldr	x2, [sp, #120]
  41c0f8:	mov	x3, x20
  41c0fc:	mov	x1, x19
  41c100:	mov	x0, x21
  41c104:	mov	x5, #0x0                   	// #0
  41c108:	mov	x4, #0x0                   	// #0
  41c10c:	bl	41aab0 <ferror@plt+0x18d70>
  41c110:	cbz	w0, 41bff8 <ferror@plt+0x1a2b8>
  41c114:	ldr	x23, [x19, #16]
  41c118:	adrp	x25, 442000 <warn@@Base+0x8a24>
  41c11c:	ldr	x21, [sp, #120]
  41c120:	add	x25, x25, #0x6ab
  41c124:	adrp	x24, 440000 <warn@@Base+0x6a24>
  41c128:	add	x0, x24, #0x44d
  41c12c:	str	x0, [sp, #104]
  41c130:	cbnz	x20, 41c270 <ferror@plt+0x1a530>
  41c134:	mov	x0, x22
  41c138:	bl	401bd0 <free@plt>
  41c13c:	mov	w0, #0xa                   	// #10
  41c140:	bl	401cf0 <putchar@plt>
  41c144:	mov	w0, #0x1                   	// #1
  41c148:	b	41bff8 <ferror@plt+0x1a2b8>
  41c14c:	cmp	x24, #0xc
  41c150:	b.ls	41c1ec <ferror@plt+0x1a4ac>  // b.plast
  41c154:	ldr	x24, [sp, #120]
  41c158:	adrp	x1, 446000 <warn@@Base+0xca24>
  41c15c:	add	x1, x1, #0xef9
  41c160:	mov	x0, x24
  41c164:	bl	401bb0 <strcmp@plt>
  41c168:	cbnz	w0, 41c1ec <ferror@plt+0x1a4ac>
  41c16c:	ldrb	w0, [x24, #5]
  41c170:	add	x24, x24, #0xc
  41c174:	ldurb	w3, [x24, #-8]
  41c178:	ldurb	w1, [x24, #-5]
  41c17c:	add	x3, x0, x3, lsl #8
  41c180:	ldurb	w0, [x24, #-6]
  41c184:	add	x3, x0, x3, lsl #8
  41c188:	sub	x0, x20, #0xc
  41c18c:	add	x3, x1, x3, lsl #8
  41c190:	ldurb	w1, [x24, #-4]
  41c194:	add	x3, x1, x3, lsl #8
  41c198:	ldurb	w1, [x24, #-3]
  41c19c:	add	x3, x1, x3, lsl #8
  41c1a0:	ldurb	w1, [x24, #-2]
  41c1a4:	add	x3, x1, x3, lsl #8
  41c1a8:	ldurb	w1, [x24, #-1]
  41c1ac:	str	x24, [sp, #120]
  41c1b0:	add	x1, x1, x3, lsl #8
  41c1b4:	b	41c0d4 <ferror@plt+0x1a394>
  41c1b8:	mov	w2, #0x5                   	// #5
  41c1bc:	adrp	x1, 446000 <warn@@Base+0xca24>
  41c1c0:	mov	x0, #0x0                   	// #0
  41c1c4:	add	x1, x1, #0xefe
  41c1c8:	bl	401c70 <dcgettext@plt>
  41c1cc:	mov	x20, x0
  41c1d0:	mov	x1, x19
  41c1d4:	mov	x0, x21
  41c1d8:	bl	402fac <ferror@plt+0x126c>
  41c1dc:	mov	x1, x0
  41c1e0:	mov	x0, x20
  41c1e4:	bl	4390e8 <error@@Base>
  41c1e8:	b	41c0b4 <ferror@plt+0x1a374>
  41c1ec:	str	x22, [sp, #120]
  41c1f0:	b	41c0f0 <ferror@plt+0x1a3b0>
  41c1f4:	ldr	w3, [x21, #100]
  41c1f8:	mov	w1, #0x50                  	// #80
  41c1fc:	ldr	x4, [x21, #112]
  41c200:	mov	x0, x4
  41c204:	umaddl	x5, w3, w1, x4
  41c208:	cmp	x5, x0
  41c20c:	b.ls	41c114 <ferror@plt+0x1a3d4>  // b.plast
  41c210:	ldr	w2, [x0, #4]
  41c214:	cmp	w2, #0x4
  41c218:	ccmp	w2, #0x9, #0x4, ne  // ne = any
  41c21c:	b.ne	41c24c <ferror@plt+0x1a50c>  // b.any
  41c220:	ldr	w2, [x0, #44]
  41c224:	cmp	w2, w3
  41c228:	b.cs	41c24c <ferror@plt+0x1a50c>  // b.hs, b.nlast
  41c22c:	umaddl	x2, w2, w1, x4
  41c230:	cmp	x19, x2
  41c234:	b.ne	41c24c <ferror@plt+0x1a50c>  // b.any
  41c238:	ldr	x2, [x0, #32]
  41c23c:	cbz	x2, 41c24c <ferror@plt+0x1a50c>
  41c240:	ldr	w2, [x0, #40]
  41c244:	cmp	w2, w3
  41c248:	b.cc	41c254 <ferror@plt+0x1a514>  // b.lo, b.ul, b.last
  41c24c:	add	x0, x0, #0x50
  41c250:	b	41c208 <ferror@plt+0x1a4c8>
  41c254:	adrp	x1, 446000 <warn@@Base+0xca24>
  41c258:	add	x1, x1, #0xf3b
  41c25c:	mov	w2, #0x5                   	// #5
  41c260:	mov	x0, #0x0                   	// #0
  41c264:	bl	401c70 <dcgettext@plt>
  41c268:	bl	401cc0 <printf@plt>
  41c26c:	b	41c114 <ferror@plt+0x1a3d4>
  41c270:	ldr	x0, [sp, #104]
  41c274:	cmp	x20, #0x10
  41c278:	mov	x19, #0x10                  	// #16
  41c27c:	csel	x19, x20, x19, ls  // ls = plast
  41c280:	adrp	x26, 440000 <warn@@Base+0x6a24>
  41c284:	mov	w28, w19
  41c288:	mov	x1, x23
  41c28c:	add	x26, x26, #0x459
  41c290:	mov	x24, #0x0                   	// #0
  41c294:	bl	401cc0 <printf@plt>
  41c298:	mov	w27, w24
  41c29c:	cmp	w28, w24
  41c2a0:	b.le	41c30c <ferror@plt+0x1a5cc>
  41c2a4:	ldrb	w1, [x21, x24]
  41c2a8:	mov	x0, x26
  41c2ac:	bl	401cc0 <printf@plt>
  41c2b0:	and	w27, w27, #0x3
  41c2b4:	cmp	w27, #0x3
  41c2b8:	b.ne	41c2c4 <ferror@plt+0x1a584>  // b.any
  41c2bc:	mov	w0, #0x20                  	// #32
  41c2c0:	bl	401cf0 <putchar@plt>
  41c2c4:	add	x24, x24, #0x1
  41c2c8:	cmp	x24, #0x10
  41c2cc:	b.ne	41c298 <ferror@plt+0x1a558>  // b.any
  41c2d0:	mov	x26, #0x0                   	// #0
  41c2d4:	ldrb	w0, [x21, x26]
  41c2d8:	sub	w1, w0, #0x20
  41c2dc:	cmp	w1, #0x5e
  41c2e0:	b.hi	41c318 <ferror@plt+0x1a5d8>  // b.pmore
  41c2e4:	add	x26, x26, #0x1
  41c2e8:	bl	401cf0 <putchar@plt>
  41c2ec:	cmp	w28, w26
  41c2f0:	b.gt	41c2d4 <ferror@plt+0x1a594>
  41c2f4:	mov	w0, #0xa                   	// #10
  41c2f8:	add	x21, x21, x19
  41c2fc:	add	x23, x23, x19
  41c300:	sub	x20, x20, x19
  41c304:	bl	401cf0 <putchar@plt>
  41c308:	b	41c130 <ferror@plt+0x1a3f0>
  41c30c:	mov	x0, x25
  41c310:	bl	401cc0 <printf@plt>
  41c314:	b	41c2b0 <ferror@plt+0x1a570>
  41c318:	mov	w0, #0x2e                  	// #46
  41c31c:	b	41c2e4 <ferror@plt+0x1a5a4>
  41c320:	stp	x29, x30, [sp, #-272]!
  41c324:	mov	x29, sp
  41c328:	stp	x19, x20, [sp, #16]
  41c32c:	mov	x20, x3
  41c330:	stp	x21, x22, [sp, #32]
  41c334:	stp	x23, x24, [sp, #48]
  41c338:	mov	x23, x0
  41c33c:	stp	x25, x26, [sp, #64]
  41c340:	mov	x25, x4
  41c344:	stp	x27, x28, [sp, #80]
  41c348:	str	x2, [sp, #112]
  41c34c:	cbz	x1, 41c418 <ferror@plt+0x1a6d8>
  41c350:	mov	x19, x1
  41c354:	mov	x1, x0
  41c358:	mov	x0, x19
  41c35c:	bl	4139d0 <ferror@plt+0x11c90>
  41c360:	mov	x24, x0
  41c364:	cbnz	x0, 41c38c <ferror@plt+0x1a64c>
  41c368:	mov	w22, #0x0                   	// #0
  41c36c:	mov	w0, w22
  41c370:	ldp	x19, x20, [sp, #16]
  41c374:	ldp	x21, x22, [sp, #32]
  41c378:	ldp	x23, x24, [sp, #48]
  41c37c:	ldp	x25, x26, [sp, #64]
  41c380:	ldp	x27, x28, [sp, #80]
  41c384:	ldp	x29, x30, [sp], #272
  41c388:	ret
  41c38c:	mov	x2, x0
  41c390:	mov	x3, x20
  41c394:	mov	x1, x19
  41c398:	mov	x0, x23
  41c39c:	mov	x5, #0x0                   	// #0
  41c3a0:	mov	x4, #0x0                   	// #0
  41c3a4:	bl	41aab0 <ferror@plt+0x18d70>
  41c3a8:	cbz	w0, 41c368 <ferror@plt+0x1a628>
  41c3ac:	mov	w2, #0x5                   	// #5
  41c3b0:	adrp	x1, 446000 <warn@@Base+0xca24>
  41c3b4:	mov	x0, #0x0                   	// #0
  41c3b8:	add	x1, x1, #0xfeb
  41c3bc:	bl	401c70 <dcgettext@plt>
  41c3c0:	mov	x21, x0
  41c3c4:	mov	x1, x19
  41c3c8:	mov	x0, x23
  41c3cc:	bl	402fac <ferror@plt+0x126c>
  41c3d0:	mov	x1, x0
  41c3d4:	mov	x0, x21
  41c3d8:	bl	401cc0 <printf@plt>
  41c3dc:	cmp	x25, #0x3
  41c3e0:	b.ls	41c474 <ferror@plt+0x1a734>  // b.plast
  41c3e4:	cmp	x25, #0x4
  41c3e8:	ccmp	x25, #0x8, #0x4, ne  // ne = any
  41c3ec:	b.eq	41c478 <ferror@plt+0x1a738>  // b.none
  41c3f0:	mov	w2, #0x5                   	// #5
  41c3f4:	adrp	x1, 447000 <warn@@Base+0xda24>
  41c3f8:	mov	x0, #0x0                   	// #0
  41c3fc:	add	x1, x1, #0x50
  41c400:	bl	401c70 <dcgettext@plt>
  41c404:	mov	x1, x25
  41c408:	bl	4395dc <warn@@Base>
  41c40c:	mov	x0, x24
  41c410:	bl	401bd0 <free@plt>
  41c414:	b	41c368 <ferror@plt+0x1a628>
  41c418:	mov	w2, #0x5                   	// #5
  41c41c:	adrp	x1, 448000 <warn@@Base+0xea24>
  41c420:	mov	x0, #0x0                   	// #0
  41c424:	add	x1, x1, #0x40f
  41c428:	bl	401c70 <dcgettext@plt>
  41c42c:	mov	x5, x0
  41c430:	ldr	x2, [sp, #112]
  41c434:	mov	x4, x20
  41c438:	mov	x1, x23
  41c43c:	mov	x3, #0x1                   	// #1
  41c440:	mov	x0, #0x0                   	// #0
  41c444:	bl	4032f0 <ferror@plt+0x15b0>
  41c448:	mov	x24, x0
  41c44c:	cbz	x0, 41c368 <ferror@plt+0x1a628>
  41c450:	mov	w2, #0x5                   	// #5
  41c454:	adrp	x1, 447000 <warn@@Base+0xda24>
  41c458:	mov	x0, #0x0                   	// #0
  41c45c:	add	x1, x1, #0xb
  41c460:	bl	401c70 <dcgettext@plt>
  41c464:	ldr	x1, [sp, #112]
  41c468:	mov	x2, x20
  41c46c:	bl	401cc0 <printf@plt>
  41c470:	b	41c3dc <ferror@plt+0x1a69c>
  41c474:	mov	x25, #0x4                   	// #4
  41c478:	sub	x0, x25, #0x1
  41c47c:	mov	w2, #0x5                   	// #5
  41c480:	adrp	x1, 447000 <warn@@Base+0xda24>
  41c484:	add	x1, x1, #0x7f
  41c488:	str	x0, [sp, #160]
  41c48c:	mov	x0, #0x0                   	// #0
  41c490:	bl	401c70 <dcgettext@plt>
  41c494:	mov	x19, x0
  41c498:	mov	w2, #0x5                   	// #5
  41c49c:	adrp	x1, 447000 <warn@@Base+0xda24>
  41c4a0:	mov	x0, #0x0                   	// #0
  41c4a4:	add	x1, x1, #0x9a
  41c4a8:	bl	401c70 <dcgettext@plt>
  41c4ac:	mov	x21, x0
  41c4b0:	mov	w2, #0x5                   	// #5
  41c4b4:	adrp	x1, 447000 <warn@@Base+0xda24>
  41c4b8:	mov	x0, #0x0                   	// #0
  41c4bc:	add	x1, x1, #0xa0
  41c4c0:	bl	401c70 <dcgettext@plt>
  41c4c4:	mov	x2, x0
  41c4c8:	mov	x1, x21
  41c4cc:	mov	x0, x19
  41c4d0:	bl	401cc0 <printf@plt>
  41c4d4:	mov	x19, x24
  41c4d8:	add	x0, x24, x20
  41c4dc:	mov	w22, #0x1                   	// #1
  41c4e0:	str	x0, [sp, #152]
  41c4e4:	adrp	x0, 444000 <warn@@Base+0xaa24>
  41c4e8:	add	x0, x0, #0xd08
  41c4ec:	str	x0, [sp, #144]
  41c4f0:	ldr	x0, [sp, #152]
  41c4f4:	cmp	x0, x19
  41c4f8:	b.ls	41c540 <ferror@plt+0x1a800>  // b.plast
  41c4fc:	ldr	x0, [sp, #152]
  41c500:	sub	x20, x0, x19
  41c504:	mov	x0, x23
  41c508:	bl	402ae8 <ferror@plt+0xda8>
  41c50c:	cbnz	w0, 41c660 <ferror@plt+0x1a920>
  41c510:	cmp	x20, #0xb
  41c514:	b.hi	41c54c <ferror@plt+0x1a80c>  // b.pmore
  41c518:	mov	x3, x20
  41c51c:	adrp	x2, 447000 <warn@@Base+0xda24>
  41c520:	add	x2, x2, #0xaa
  41c524:	mov	w4, #0x5                   	// #5
  41c528:	adrp	x1, 447000 <warn@@Base+0xda24>
  41c52c:	mov	x0, #0x0                   	// #0
  41c530:	add	x1, x1, #0xeb
  41c534:	bl	401c20 <dcngettext@plt>
  41c538:	mov	x1, x20
  41c53c:	bl	4395dc <warn@@Base>
  41c540:	mov	x0, x24
  41c544:	bl	401bd0 <free@plt>
  41c548:	b	41c36c <ferror@plt+0x1a62c>
  41c54c:	adrp	x21, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  41c550:	mov	w1, #0x4                   	// #4
  41c554:	add	x0, x19, #0x8
  41c558:	sub	x20, x20, #0xc
  41c55c:	ldr	x2, [x21, #648]
  41c560:	blr	x2
  41c564:	str	x0, [sp, #240]
  41c568:	ldr	x2, [x21, #648]
  41c56c:	mov	w1, #0x4                   	// #4
  41c570:	mov	x0, x19
  41c574:	blr	x2
  41c578:	str	x0, [sp, #224]
  41c57c:	ldr	x2, [x21, #648]
  41c580:	add	x0, x19, #0xc
  41c584:	str	x0, [sp, #248]
  41c588:	mov	w1, #0x4                   	// #4
  41c58c:	add	x0, x19, #0x4
  41c590:	blr	x2
  41c594:	str	x0, [sp, #232]
  41c598:	ldr	x4, [sp, #224]
  41c59c:	neg	x2, x25
  41c5a0:	mov	x3, x2
  41c5a4:	add	x4, x4, #0xb
  41c5a8:	add	x4, x4, x25
  41c5ac:	and	x2, x4, x2
  41c5b0:	ldr	x4, [sp, #112]
  41c5b4:	add	x1, x19, x2
  41c5b8:	str	x1, [sp, #256]
  41c5bc:	sub	x1, x1, x24
  41c5c0:	add	x1, x1, x4
  41c5c4:	str	x1, [sp, #264]
  41c5c8:	ldr	x1, [sp, #160]
  41c5cc:	add	x2, x2, x1
  41c5d0:	add	x2, x2, x0
  41c5d4:	and	x2, x2, x3
  41c5d8:	add	x0, x19, x2
  41c5dc:	ldp	x26, x2, [sp, #248]
  41c5e0:	str	x0, [sp, #120]
  41c5e4:	ldr	x21, [sp, #224]
  41c5e8:	sub	x0, x2, x26
  41c5ec:	cmp	x0, x21
  41c5f0:	b.cc	41c61c <ferror@plt+0x1a8dc>  // b.lo, b.ul, b.last
  41c5f4:	cmp	x0, x20
  41c5f8:	b.hi	41c61c <ferror@plt+0x1a8dc>  // b.pmore
  41c5fc:	ldr	x1, [sp, #120]
  41c600:	sub	x2, x1, x2
  41c604:	ldr	x1, [sp, #232]
  41c608:	cmp	x2, x1
  41c60c:	b.cc	41c61c <ferror@plt+0x1a8dc>  // b.lo, b.ul, b.last
  41c610:	sub	x20, x20, x0
  41c614:	cmp	x2, x20
  41c618:	b.ls	41c6e8 <ferror@plt+0x1a9a8>  // b.plast
  41c61c:	mov	w2, #0x5                   	// #5
  41c620:	adrp	x1, 447000 <warn@@Base+0xda24>
  41c624:	mov	x0, #0x0                   	// #0
  41c628:	add	x1, x1, #0x12c
  41c62c:	bl	401c70 <dcgettext@plt>
  41c630:	sub	x1, x19, x24
  41c634:	bl	4395dc <warn@@Base>
  41c638:	mov	w2, #0x5                   	// #5
  41c63c:	adrp	x1, 447000 <warn@@Base+0xda24>
  41c640:	mov	x0, #0x0                   	// #0
  41c644:	add	x1, x1, #0x16a
  41c648:	bl	401c70 <dcgettext@plt>
  41c64c:	ldp	x2, x3, [sp, #224]
  41c650:	mov	w4, w25
  41c654:	ldr	x1, [sp, #240]
  41c658:	bl	4395dc <warn@@Base>
  41c65c:	b	41c540 <ferror@plt+0x1a800>
  41c660:	cmp	x20, #0x17
  41c664:	b.ls	41c518 <ferror@plt+0x1a7d8>  // b.plast
  41c668:	adrp	x21, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  41c66c:	mov	w1, #0x8                   	// #8
  41c670:	add	x0, x19, #0x10
  41c674:	sub	x20, x20, #0x18
  41c678:	ldr	x2, [x21, #648]
  41c67c:	blr	x2
  41c680:	str	x0, [sp, #240]
  41c684:	ldr	x2, [x21, #648]
  41c688:	mov	w1, #0x8                   	// #8
  41c68c:	mov	x0, x19
  41c690:	blr	x2
  41c694:	str	x0, [sp, #224]
  41c698:	ldr	x2, [x21, #648]
  41c69c:	add	x0, x19, #0x18
  41c6a0:	str	x0, [sp, #248]
  41c6a4:	mov	w1, #0x8                   	// #8
  41c6a8:	add	x0, x19, #0x8
  41c6ac:	blr	x2
  41c6b0:	str	x0, [sp, #232]
  41c6b4:	ldr	x1, [sp, #224]
  41c6b8:	add	x0, x0, #0x7
  41c6bc:	ldr	x3, [sp, #112]
  41c6c0:	add	x1, x1, #0x7
  41c6c4:	and	x2, x1, #0xfffffffffffffff8
  41c6c8:	and	x0, x0, #0xfffffffffffffff8
  41c6cc:	ldr	x1, [sp, #248]
  41c6d0:	add	x1, x1, x2
  41c6d4:	sub	x2, x1, x24
  41c6d8:	add	x0, x1, x0
  41c6dc:	add	x2, x2, x3
  41c6e0:	stp	x1, x2, [sp, #256]
  41c6e4:	b	41c5dc <ferror@plt+0x1a89c>
  41c6e8:	cbz	x21, 41c7ac <ferror@plt+0x1aa6c>
  41c6ec:	add	x1, x26, x21
  41c6f0:	ldurb	w1, [x1, #-1]
  41c6f4:	cbz	w1, 41c7ac <ferror@plt+0x1aa6c>
  41c6f8:	cmp	x0, x21
  41c6fc:	b.ne	41c7a4 <ferror@plt+0x1aa64>  // b.any
  41c700:	add	x0, x0, #0x1
  41c704:	bl	401a30 <malloc@plt>
  41c708:	str	x0, [sp, #96]
  41c70c:	cbnz	x0, 41c72c <ferror@plt+0x1a9ec>
  41c710:	adrp	x1, 447000 <warn@@Base+0xda24>
  41c714:	add	x1, x1, #0x1ad
  41c718:	mov	w2, #0x5                   	// #5
  41c71c:	mov	w22, #0x0                   	// #0
  41c720:	bl	401c70 <dcgettext@plt>
  41c724:	bl	4390e8 <error@@Base>
  41c728:	b	41c540 <ferror@plt+0x1a800>
  41c72c:	mov	x2, x21
  41c730:	mov	x1, x26
  41c734:	bl	4018d0 <memcpy@plt>
  41c738:	ldr	x0, [sp, #96]
  41c73c:	str	x0, [sp, #248]
  41c740:	ldr	x0, [sp, #248]
  41c744:	strb	wzr, [x0, x21]
  41c748:	ldr	x0, [sp, #224]
  41c74c:	cbz	x0, 41e5e8 <ferror@plt+0x1c8a8>
  41c750:	ldr	x21, [sp, #248]
  41c754:	adrp	x1, 441000 <warn@@Base+0x7a24>
  41c758:	mov	x2, #0x3                   	// #3
  41c75c:	add	x1, x1, #0x352
  41c760:	mov	x0, x21
  41c764:	bl	401a50 <strncmp@plt>
  41c768:	cbnz	w0, 41c920 <ferror@plt+0x1abe0>
  41c76c:	ldr	x20, [sp, #240]
  41c770:	cmp	w20, #0x5
  41c774:	b.hi	41c7b4 <ferror@plt+0x1aa74>  // b.pmore
  41c778:	cbz	w20, 41c7c4 <ferror@plt+0x1aa84>
  41c77c:	sub	w20, w20, #0x2
  41c780:	cmp	w20, #0x3
  41c784:	b.hi	41c7fc <ferror@plt+0x1aabc>  // b.pmore
  41c788:	adrp	x0, 459000 <warn@@Base+0x1fa24>
  41c78c:	mov	w2, #0x5                   	// #5
  41c790:	add	x0, x0, #0x8c8
  41c794:	ldrb	w0, [x0, w20, uxtw]
  41c798:	adr	x1, 41c7a4 <ferror@plt+0x1aa64>
  41c79c:	add	x0, x1, w0, sxtb #2
  41c7a0:	br	x0
  41c7a4:	str	xzr, [sp, #96]
  41c7a8:	b	41c740 <ferror@plt+0x1aa00>
  41c7ac:	str	xzr, [sp, #96]
  41c7b0:	b	41c748 <ferror@plt+0x1aa08>
  41c7b4:	cmp	w20, #0x100
  41c7b8:	b.eq	41c900 <ferror@plt+0x1abc0>  // b.none
  41c7bc:	cmp	w20, #0x101
  41c7c0:	b.eq	41c910 <ferror@plt+0x1abd0>  // b.none
  41c7c4:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0xbf0>
  41c7c8:	add	x19, x19, #0x520
  41c7cc:	add	x19, x19, #0x24
  41c7d0:	mov	w2, #0x5                   	// #5
  41c7d4:	adrp	x1, 441000 <warn@@Base+0x7a24>
  41c7d8:	mov	x0, #0x0                   	// #0
  41c7dc:	add	x1, x1, #0xcdc
  41c7e0:	bl	401c70 <dcgettext@plt>
  41c7e4:	mov	w3, w20
  41c7e8:	mov	x2, x0
  41c7ec:	mov	x0, x19
  41c7f0:	mov	x1, #0x40                  	// #64
  41c7f4:	bl	4019e0 <snprintf@plt>
  41c7f8:	b	41c814 <ferror@plt+0x1aad4>
  41c7fc:	adrp	x1, 447000 <warn@@Base+0xda24>
  41c800:	add	x1, x1, #0x1dc
  41c804:	mov	w2, #0x5                   	// #5
  41c808:	mov	x0, #0x0                   	// #0
  41c80c:	bl	401c70 <dcgettext@plt>
  41c810:	mov	x19, x0
  41c814:	adrp	x0, 442000 <warn@@Base+0x8a24>
  41c818:	add	x0, x0, #0x6ab
  41c81c:	str	x0, [sp, #128]
  41c820:	bl	401cc0 <printf@plt>
  41c824:	ldr	x20, [sp, #248]
  41c828:	adrp	x0, 447000 <warn@@Base+0xda24>
  41c82c:	add	x0, x0, #0x616
  41c830:	adrp	x28, 446000 <warn@@Base+0xca24>
  41c834:	mov	x1, x0
  41c838:	add	x28, x28, #0xfe6
  41c83c:	adrp	x26, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  41c840:	mov	x2, #0x2                   	// #2
  41c844:	str	x0, [sp, #136]
  41c848:	mov	x0, x20
  41c84c:	bl	401a50 <strncmp@plt>
  41c850:	cbnz	w0, 41c864 <ferror@plt+0x1ab24>
  41c854:	ldrb	w1, [x20, #2]
  41c858:	mov	x0, x28
  41c85c:	bl	401c00 <strchr@plt>
  41c860:	cbnz	x0, 41c874 <ferror@plt+0x1ab34>
  41c864:	ldrb	w1, [x20]
  41c868:	mov	x0, x28
  41c86c:	bl	401c00 <strchr@plt>
  41c870:	cbz	x0, 41d25c <ferror@plt+0x1b51c>
  41c874:	ldr	x0, [sp, #240]
  41c878:	sub	x0, x0, #0x100
  41c87c:	cmp	x0, #0x1
  41c880:	b.hi	41d25c <ferror@plt+0x1b51c>  // b.pmore
  41c884:	ldr	x0, [sp, #224]
  41c888:	cmp	x0, #0x1
  41c88c:	b.hi	41cd60 <ferror@plt+0x1b020>  // b.pmore
  41c890:	mov	w2, #0x5                   	// #5
  41c894:	adrp	x1, 447000 <warn@@Base+0xda24>
  41c898:	mov	x0, #0x0                   	// #0
  41c89c:	add	x1, x1, #0x619
  41c8a0:	bl	401c70 <dcgettext@plt>
  41c8a4:	ldr	x1, [sp, #224]
  41c8a8:	bl	4390e8 <error@@Base>
  41c8ac:	adrp	x1, 447000 <warn@@Base+0xda24>
  41c8b0:	add	x1, x1, #0x655
  41c8b4:	mov	w2, #0x5                   	// #5
  41c8b8:	mov	x0, #0x0                   	// #0
  41c8bc:	bl	401c70 <dcgettext@plt>
  41c8c0:	mov	x1, x0
  41c8c4:	mov	w0, #0xffffffec            	// #-20
  41c8c8:	bl	407378 <ferror@plt+0x5638>
  41c8cc:	b	41cfc4 <ferror@plt+0x1b284>
  41c8d0:	adrp	x1, 447000 <warn@@Base+0xda24>
  41c8d4:	add	x1, x1, #0x1fd
  41c8d8:	b	41c808 <ferror@plt+0x1aac8>
  41c8dc:	adrp	x1, 447000 <warn@@Base+0xda24>
  41c8e0:	add	x1, x1, #0x22d
  41c8e4:	b	41c808 <ferror@plt+0x1aac8>
  41c8e8:	adrp	x1, 447000 <warn@@Base+0xda24>
  41c8ec:	add	x1, x1, #0x259
  41c8f0:	b	41c808 <ferror@plt+0x1aac8>
  41c8f4:	adrp	x1, 447000 <warn@@Base+0xda24>
  41c8f8:	add	x1, x1, #0x27c
  41c8fc:	b	41c808 <ferror@plt+0x1aac8>
  41c900:	adrp	x1, 447000 <warn@@Base+0xda24>
  41c904:	mov	w2, #0x5                   	// #5
  41c908:	add	x1, x1, #0x293
  41c90c:	b	41c808 <ferror@plt+0x1aac8>
  41c910:	adrp	x1, 447000 <warn@@Base+0xda24>
  41c914:	mov	w2, #0x5                   	// #5
  41c918:	add	x1, x1, #0x2af
  41c91c:	b	41c808 <ferror@plt+0x1aac8>
  41c920:	adrp	x1, 441000 <warn@@Base+0x7a24>
  41c924:	mov	x0, x21
  41c928:	add	x1, x1, #0x383
  41c92c:	mov	x2, #0x7                   	// #7
  41c930:	bl	401a50 <strncmp@plt>
  41c934:	cbnz	w0, 41ca10 <ferror@plt+0x1acd0>
  41c938:	ldr	x1, [sp, #240]
  41c93c:	sub	w2, w1, #0x7
  41c940:	cmp	w2, #0xa
  41c944:	b.hi	41cd3c <ferror@plt+0x1affc>  // b.pmore
  41c948:	adrp	x0, 459000 <warn@@Base+0x1fa24>
  41c94c:	add	x0, x0, #0x8cc
  41c950:	ldrb	w0, [x0, w2, uxtw]
  41c954:	adr	x1, 41c960 <ferror@plt+0x1ac20>
  41c958:	add	x0, x1, w0, sxtb #2
  41c95c:	br	x0
  41c960:	adrp	x1, 447000 <warn@@Base+0xda24>
  41c964:	mov	w2, #0x5                   	// #5
  41c968:	add	x1, x1, #0x2cb
  41c96c:	b	41c808 <ferror@plt+0x1aac8>
  41c970:	adrp	x1, 447000 <warn@@Base+0xda24>
  41c974:	mov	w2, #0x5                   	// #5
  41c978:	add	x1, x1, #0x2ea
  41c97c:	b	41c808 <ferror@plt+0x1aac8>
  41c980:	adrp	x1, 447000 <warn@@Base+0xda24>
  41c984:	mov	w2, #0x5                   	// #5
  41c988:	add	x1, x1, #0x307
  41c98c:	b	41c808 <ferror@plt+0x1aac8>
  41c990:	adrp	x1, 447000 <warn@@Base+0xda24>
  41c994:	mov	w2, #0x5                   	// #5
  41c998:	add	x1, x1, #0x326
  41c99c:	b	41c808 <ferror@plt+0x1aac8>
  41c9a0:	adrp	x1, 447000 <warn@@Base+0xda24>
  41c9a4:	mov	w2, #0x5                   	// #5
  41c9a8:	add	x1, x1, #0x345
  41c9ac:	b	41c808 <ferror@plt+0x1aac8>
  41c9b0:	adrp	x1, 447000 <warn@@Base+0xda24>
  41c9b4:	mov	w2, #0x5                   	// #5
  41c9b8:	add	x1, x1, #0x366
  41c9bc:	b	41c808 <ferror@plt+0x1aac8>
  41c9c0:	adrp	x1, 447000 <warn@@Base+0xda24>
  41c9c4:	mov	w2, #0x5                   	// #5
  41c9c8:	add	x1, x1, #0x385
  41c9cc:	b	41c808 <ferror@plt+0x1aac8>
  41c9d0:	adrp	x1, 447000 <warn@@Base+0xda24>
  41c9d4:	mov	w2, #0x5                   	// #5
  41c9d8:	add	x1, x1, #0x3a6
  41c9dc:	b	41c808 <ferror@plt+0x1aac8>
  41c9e0:	adrp	x1, 447000 <warn@@Base+0xda24>
  41c9e4:	mov	w2, #0x5                   	// #5
  41c9e8:	add	x1, x1, #0x3c9
  41c9ec:	b	41c808 <ferror@plt+0x1aac8>
  41c9f0:	adrp	x1, 447000 <warn@@Base+0xda24>
  41c9f4:	mov	w2, #0x5                   	// #5
  41c9f8:	add	x1, x1, #0x3f1
  41c9fc:	b	41c808 <ferror@plt+0x1aac8>
  41ca00:	adrp	x1, 447000 <warn@@Base+0xda24>
  41ca04:	mov	w2, #0x5                   	// #5
  41ca08:	add	x1, x1, #0x40e
  41ca0c:	b	41c808 <ferror@plt+0x1aac8>
  41ca10:	adrp	x1, 447000 <warn@@Base+0xda24>
  41ca14:	mov	x0, x21
  41ca18:	add	x1, x1, #0x436
  41ca1c:	mov	x2, #0xb                   	// #11
  41ca20:	bl	401a50 <strncmp@plt>
  41ca24:	cbnz	w0, 41cb30 <ferror@plt+0x1adf0>
  41ca28:	ldr	x20, [sp, #240]
  41ca2c:	cmp	w20, #0x1
  41ca30:	b.ne	41ca44 <ferror@plt+0x1ad04>  // b.any
  41ca34:	adrp	x1, 447000 <warn@@Base+0xda24>
  41ca38:	mov	w2, #0x5                   	// #5
  41ca3c:	add	x1, x1, #0x442
  41ca40:	b	41c808 <ferror@plt+0x1aac8>
  41ca44:	cmp	w20, #0x1f
  41ca48:	b.hi	41ca70 <ferror@plt+0x1ad30>  // b.pmore
  41ca4c:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0xbf0>
  41ca50:	add	x19, x19, #0x520
  41ca54:	mov	w2, #0x5                   	// #5
  41ca58:	adrp	x1, 441000 <warn@@Base+0x7a24>
  41ca5c:	mov	x0, #0x0                   	// #0
  41ca60:	add	x1, x1, #0xcdc
  41ca64:	sub	x19, x19, #0x9c
  41ca68:	bl	401c70 <dcgettext@plt>
  41ca6c:	b	41c7e4 <ferror@plt+0x1aaa4>
  41ca70:	ldrh	w0, [x23, #82]
  41ca74:	cmp	w0, #0x2b
  41ca78:	b.hi	41cac8 <ferror@plt+0x1ad88>  // b.pmore
  41ca7c:	cmp	w0, #0x1
  41ca80:	b.ls	41cb00 <ferror@plt+0x1adc0>  // b.plast
  41ca84:	mov	x1, #0x1                   	// #1
  41ca88:	lsl	x0, x1, x0
  41ca8c:	mov	w1, #0x40004               	// #262148
  41ca90:	movk	x1, #0xa00, lsl #32
  41ca94:	tst	x0, x1
  41ca98:	b.ne	41cad4 <ferror@plt+0x1ad94>  // b.any
  41ca9c:	tbz	x0, #42, 41cb00 <ferror@plt+0x1adc0>
  41caa0:	cmp	w20, #0x23
  41caa4:	b.eq	41cb10 <ferror@plt+0x1add0>  // b.none
  41caa8:	cmp	w20, #0x25
  41caac:	b.eq	41cb20 <ferror@plt+0x1ade0>  // b.none
  41cab0:	cmp	w20, #0x21
  41cab4:	b.ne	41cae4 <ferror@plt+0x1ada4>  // b.any
  41cab8:	adrp	x1, 447000 <warn@@Base+0xda24>
  41cabc:	mov	w2, #0x5                   	// #5
  41cac0:	add	x1, x1, #0x496
  41cac4:	b	41c808 <ferror@plt+0x1aac8>
  41cac8:	mov	w1, #0x9026                	// #36902
  41cacc:	cmp	w0, w1
  41cad0:	b.ne	41cb00 <ferror@plt+0x1adc0>  // b.any
  41cad4:	cmp	w20, #0x20
  41cad8:	b.eq	41cb10 <ferror@plt+0x1add0>  // b.none
  41cadc:	cmp	w20, #0x22
  41cae0:	b.eq	41cb20 <ferror@plt+0x1ade0>  // b.none
  41cae4:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0xbf0>
  41cae8:	add	x0, x19, #0x520
  41caec:	adrp	x2, 447000 <warn@@Base+0xda24>
  41caf0:	sub	x19, x0, #0x9c
  41caf4:	sub	w3, w20, #0x20
  41caf8:	add	x2, x2, #0x4b9
  41cafc:	b	41c7ec <ferror@plt+0x1aaac>
  41cb00:	cmp	w20, #0x21
  41cb04:	b.eq	41cb10 <ferror@plt+0x1add0>  // b.none
  41cb08:	cmp	w20, #0x23
  41cb0c:	b	41cae0 <ferror@plt+0x1ada0>
  41cb10:	adrp	x1, 447000 <warn@@Base+0xda24>
  41cb14:	mov	w2, #0x5                   	// #5
  41cb18:	add	x1, x1, #0x45c
  41cb1c:	b	41c808 <ferror@plt+0x1aac8>
  41cb20:	adrp	x1, 447000 <warn@@Base+0xda24>
  41cb24:	mov	w2, #0x5                   	// #5
  41cb28:	add	x1, x1, #0x477
  41cb2c:	b	41c808 <ferror@plt+0x1aac8>
  41cb30:	adrp	x1, 441000 <warn@@Base+0x7a24>
  41cb34:	mov	x0, x21
  41cb38:	add	x1, x1, #0x344
  41cb3c:	mov	x2, #0x6                   	// #6
  41cb40:	bl	401a50 <strncmp@plt>
  41cb44:	cbnz	w0, 41cb5c <ferror@plt+0x1ae1c>
  41cb48:	add	x0, sp, #0xe0
  41cb4c:	bl	413a80 <ferror@plt+0x11d40>
  41cb50:	cmp	w0, #0x0
  41cb54:	csel	w22, w22, wzr, ne  // ne = any
  41cb58:	b	41d37c <ferror@plt+0x1b63c>
  41cb5c:	adrp	x1, 447000 <warn@@Base+0xda24>
  41cb60:	mov	x0, x21
  41cb64:	add	x1, x1, #0x4c9
  41cb68:	mov	x2, #0x3                   	// #3
  41cb6c:	bl	401a50 <strncmp@plt>
  41cb70:	cbz	w0, 41cb48 <ferror@plt+0x1ae08>
  41cb74:	adrp	x1, 447000 <warn@@Base+0xda24>
  41cb78:	mov	x0, x21
  41cb7c:	add	x1, x1, #0x4cd
  41cb80:	mov	x2, #0x4                   	// #4
  41cb84:	bl	401a50 <strncmp@plt>
  41cb88:	cbnz	w0, 41cb9c <ferror@plt+0x1ae5c>
  41cb8c:	add	x19, x21, #0x4
  41cb90:	adrp	x21, 43d000 <warn@@Base+0x3a24>
  41cb94:	add	x21, x21, #0xe56
  41cb98:	b	41c814 <ferror@plt+0x1aad4>
  41cb9c:	mov	x0, x21
  41cba0:	mov	x2, #0x7                   	// #7
  41cba4:	adrp	x1, 447000 <warn@@Base+0xda24>
  41cba8:	add	x1, x1, #0x4d2
  41cbac:	bl	401a50 <strncmp@plt>
  41cbb0:	ldr	x20, [sp, #240]
  41cbb4:	cbnz	w0, 41cce8 <ferror@plt+0x1afa8>
  41cbb8:	cmp	w20, #0x6
  41cbbc:	b.hi	41cc0c <ferror@plt+0x1aecc>  // b.pmore
  41cbc0:	cbz	w20, 41cc18 <ferror@plt+0x1aed8>
  41cbc4:	sub	w20, w20, #0x2
  41cbc8:	cmp	w20, #0x4
  41cbcc:	b.hi	41cc3c <ferror@plt+0x1aefc>  // b.pmore
  41cbd0:	adrp	x0, 459000 <warn@@Base+0x1fa24>
  41cbd4:	add	x0, x0, #0x8d8
  41cbd8:	ldrb	w0, [x0, w20, uxtw]
  41cbdc:	adr	x1, 41cbe8 <ferror@plt+0x1aea8>
  41cbe0:	add	x0, x1, w0, sxtb #2
  41cbe4:	br	x0
  41cbe8:	adrp	x0, 459000 <warn@@Base+0x1fa24>
  41cbec:	add	x0, x0, #0x8e0
  41cbf0:	ldrb	w0, [x0, w1, uxtw]
  41cbf4:	adr	x1, 41cc00 <ferror@plt+0x1aec0>
  41cbf8:	add	x0, x1, w0, sxtb #2
  41cbfc:	br	x0
  41cc00:	adrp	x0, 446000 <warn@@Base+0xca24>
  41cc04:	add	x19, x0, #0xfc2
  41cc08:	b	41c814 <ferror@plt+0x1aad4>
  41cc0c:	sub	w1, w20, #0x65
  41cc10:	cmp	w1, #0x7
  41cc14:	b.ls	41cbe8 <ferror@plt+0x1aea8>  // b.plast
  41cc18:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0xbf0>
  41cc1c:	add	x19, x19, #0x520
  41cc20:	mov	w2, #0x5                   	// #5
  41cc24:	adrp	x1, 441000 <warn@@Base+0x7a24>
  41cc28:	mov	x0, #0x0                   	// #0
  41cc2c:	add	x1, x1, #0xcdc
  41cc30:	sub	x19, x19, #0x1c
  41cc34:	bl	401c70 <dcgettext@plt>
  41cc38:	b	41c7e4 <ferror@plt+0x1aaa4>
  41cc3c:	adrp	x1, 447000 <warn@@Base+0xda24>
  41cc40:	mov	w2, #0x5                   	// #5
  41cc44:	add	x1, x1, #0x4da
  41cc48:	b	41c808 <ferror@plt+0x1aac8>
  41cc4c:	adrp	x1, 447000 <warn@@Base+0xda24>
  41cc50:	mov	w2, #0x5                   	// #5
  41cc54:	add	x1, x1, #0x4f5
  41cc58:	b	41c808 <ferror@plt+0x1aac8>
  41cc5c:	adrp	x1, 447000 <warn@@Base+0xda24>
  41cc60:	mov	w2, #0x5                   	// #5
  41cc64:	add	x1, x1, #0x510
  41cc68:	b	41c808 <ferror@plt+0x1aac8>
  41cc6c:	adrp	x1, 447000 <warn@@Base+0xda24>
  41cc70:	mov	w2, #0x5                   	// #5
  41cc74:	add	x1, x1, #0x52a
  41cc78:	b	41c808 <ferror@plt+0x1aac8>
  41cc7c:	adrp	x1, 447000 <warn@@Base+0xda24>
  41cc80:	mov	w2, #0x5                   	// #5
  41cc84:	add	x1, x1, #0x54a
  41cc88:	b	41c808 <ferror@plt+0x1aac8>
  41cc8c:	adrp	x1, 447000 <warn@@Base+0xda24>
  41cc90:	mov	w2, #0x5                   	// #5
  41cc94:	add	x1, x1, #0x562
  41cc98:	b	41c808 <ferror@plt+0x1aac8>
  41cc9c:	adrp	x1, 447000 <warn@@Base+0xda24>
  41cca0:	mov	w2, #0x5                   	// #5
  41cca4:	add	x1, x1, #0x57d
  41cca8:	b	41c808 <ferror@plt+0x1aac8>
  41ccac:	adrp	x1, 447000 <warn@@Base+0xda24>
  41ccb0:	mov	w2, #0x5                   	// #5
  41ccb4:	add	x1, x1, #0x595
  41ccb8:	b	41c808 <ferror@plt+0x1aac8>
  41ccbc:	adrp	x1, 447000 <warn@@Base+0xda24>
  41ccc0:	mov	w2, #0x5                   	// #5
  41ccc4:	add	x1, x1, #0x5ad
  41ccc8:	b	41c808 <ferror@plt+0x1aac8>
  41cccc:	adrp	x1, 447000 <warn@@Base+0xda24>
  41ccd0:	mov	w2, #0x5                   	// #5
  41ccd4:	add	x1, x1, #0x5c6
  41ccd8:	b	41c808 <ferror@plt+0x1aac8>
  41ccdc:	adrp	x0, 446000 <warn@@Base+0xca24>
  41cce0:	add	x19, x0, #0xfa1
  41cce4:	b	41c814 <ferror@plt+0x1aad4>
  41cce8:	adrp	x1, 447000 <warn@@Base+0xda24>
  41ccec:	mov	x0, x21
  41ccf0:	add	x1, x1, #0x5e5
  41ccf4:	mov	x2, #0x7                   	// #7
  41ccf8:	bl	401a50 <strncmp@plt>
  41ccfc:	cbnz	w0, 41cd38 <ferror@plt+0x1aff8>
  41cd00:	cmp	w20, #0x3
  41cd04:	mov	w2, #0x5                   	// #5
  41cd08:	b.ne	41cd18 <ferror@plt+0x1afd8>  // b.any
  41cd0c:	adrp	x1, 447000 <warn@@Base+0xda24>
  41cd10:	add	x1, x1, #0x5ed
  41cd14:	b	41c808 <ferror@plt+0x1aac8>
  41cd18:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0xbf0>
  41cd1c:	add	x19, x19, #0x520
  41cd20:	adrp	x1, 441000 <warn@@Base+0x7a24>
  41cd24:	mov	x0, #0x0                   	// #0
  41cd28:	add	x1, x1, #0xcdc
  41cd2c:	sub	x19, x19, #0x5c
  41cd30:	bl	401c70 <dcgettext@plt>
  41cd34:	b	41c7e4 <ferror@plt+0x1aaa4>
  41cd38:	mov	w1, w20
  41cd3c:	ldrh	w0, [x23, #80]
  41cd40:	bl	40a9dc <ferror@plt+0x8c9c>
  41cd44:	b	41c810 <ferror@plt+0x1aad0>
  41cd48:	adrp	x0, 446000 <warn@@Base+0xca24>
  41cd4c:	add	x19, x0, #0xfb2
  41cd50:	b	41c814 <ferror@plt+0x1aad4>
  41cd54:	adrp	x0, 446000 <warn@@Base+0xca24>
  41cd58:	add	x19, x0, #0xfd2
  41cd5c:	b	41c814 <ferror@plt+0x1aad4>
  41cd60:	ldr	w1, [x26, #592]
  41cd64:	mov	w21, #0x1c                  	// #28
  41cd68:	cmp	w1, #0x0
  41cd6c:	mov	w1, #0x14                  	// #20
  41cd70:	csel	w21, w21, w1, ne  // ne = any
  41cd74:	ldrb	w1, [x20]
  41cd78:	cmp	w1, #0x47
  41cd7c:	b.ne	41cda4 <ferror@plt+0x1b064>  // b.any
  41cd80:	ldrb	w1, [x20, #1]
  41cd84:	cmp	w1, #0x41
  41cd88:	b.ne	41cda4 <ferror@plt+0x1b064>  // b.any
  41cd8c:	cmp	x0, #0x3
  41cd90:	b.ls	41c890 <ferror@plt+0x1ab50>  // b.plast
  41cd94:	ldr	x0, [sp, #136]
  41cd98:	add	x20, x20, #0x2
  41cd9c:	sub	w21, w21, #0x2
  41cda0:	bl	401cc0 <printf@plt>
  41cda4:	ldrb	w27, [x20]
  41cda8:	cmp	w27, #0x2b
  41cdac:	b.hi	41ce04 <ferror@plt+0x1b0c4>  // b.pmore
  41cdb0:	mov	x0, #0x1                   	// #1
  41cdb4:	mov	x1, #0xc1200000000         	// #13271448944640
  41cdb8:	lsl	x0, x0, x27
  41cdbc:	tst	x0, x1
  41cdc0:	b.eq	41ce04 <ferror@plt+0x1b0c4>  // b.none
  41cdc4:	mov	w0, w27
  41cdc8:	bl	401cf0 <putchar@plt>
  41cdcc:	ldrb	w0, [x20, #1]
  41cdd0:	sub	w21, w21, #0x1
  41cdd4:	str	w0, [sp, #104]
  41cdd8:	sub	w1, w0, #0x1
  41cddc:	cmp	w1, #0x7
  41cde0:	b.hi	41cef0 <ferror@plt+0x1b1b0>  // b.pmore
  41cde4:	adrp	x0, 459000 <warn@@Base+0x1fa24>
  41cde8:	add	x20, x20, #0x2
  41cdec:	add	x0, x0, #0x8e8
  41cdf0:	mov	w2, #0x5                   	// #5
  41cdf4:	ldrb	w0, [x0, w1, uxtw]
  41cdf8:	adr	x1, 41ce04 <ferror@plt+0x1b0c4>
  41cdfc:	add	x0, x1, w0, sxtb #2
  41ce00:	br	x0
  41ce04:	mov	w2, #0x5                   	// #5
  41ce08:	adrp	x1, 447000 <warn@@Base+0xda24>
  41ce0c:	mov	x0, #0x0                   	// #0
  41ce10:	add	x1, x1, #0x666
  41ce14:	bl	401c70 <dcgettext@plt>
  41ce18:	mov	w1, w27
  41ce1c:	bl	4390e8 <error@@Base>
  41ce20:	adrp	x1, 447000 <warn@@Base+0xda24>
  41ce24:	mov	w2, #0x5                   	// #5
  41ce28:	add	x1, x1, #0x695
  41ce2c:	b	41c8b8 <ferror@plt+0x1ab78>
  41ce30:	adrp	x1, 447000 <warn@@Base+0xda24>
  41ce34:	add	x1, x1, #0x6a9
  41ce38:	mov	x0, #0x0                   	// #0
  41ce3c:	bl	401c70 <dcgettext@plt>
  41ce40:	adrp	x3, 465000 <warn@@Base+0x2ba24>
  41ce44:	add	x3, x3, #0x538
  41ce48:	add	x3, x3, #0xf00
  41ce4c:	b	41ce68 <ferror@plt+0x1b128>
  41ce50:	adrp	x1, 447000 <warn@@Base+0xda24>
  41ce54:	mov	x0, #0x0                   	// #0
  41ce58:	add	x1, x1, #0x6b3
  41ce5c:	bl	401c70 <dcgettext@plt>
  41ce60:	adrp	x3, 446000 <warn@@Base+0xca24>
  41ce64:	add	x3, x3, #0xfdf
  41ce68:	cbnz	x0, 41d040 <ferror@plt+0x1b300>
  41ce6c:	b	41cf64 <ferror@plt+0x1b224>
  41ce70:	adrp	x1, 447000 <warn@@Base+0xda24>
  41ce74:	add	x1, x1, #0x6c0
  41ce78:	mov	x0, #0x0                   	// #0
  41ce7c:	bl	401c70 <dcgettext@plt>
  41ce80:	adrp	x3, 465000 <warn@@Base+0x2ba24>
  41ce84:	add	x3, x3, #0x538
  41ce88:	add	x3, x3, #0xf02
  41ce8c:	b	41ce68 <ferror@plt+0x1b128>
  41ce90:	adrp	x1, 447000 <warn@@Base+0xda24>
  41ce94:	add	x1, x1, #0x6c8
  41ce98:	mov	x0, #0x0                   	// #0
  41ce9c:	bl	401c70 <dcgettext@plt>
  41cea0:	adrp	x3, 465000 <warn@@Base+0x2ba24>
  41cea4:	add	x3, x3, #0x538
  41cea8:	add	x3, x3, #0xf05
  41ceac:	b	41ce68 <ferror@plt+0x1b128>
  41ceb0:	adrp	x1, 447000 <warn@@Base+0xda24>
  41ceb4:	add	x1, x1, #0x6d5
  41ceb8:	b	41ce38 <ferror@plt+0x1b0f8>
  41cebc:	adrp	x1, 447000 <warn@@Base+0xda24>
  41cec0:	mov	x0, #0x0                   	// #0
  41cec4:	add	x1, x1, #0x6dc
  41cec8:	bl	401c70 <dcgettext@plt>
  41cecc:	adrp	x3, 446000 <warn@@Base+0xca24>
  41ced0:	add	x3, x3, #0xfe3
  41ced4:	b	41ce68 <ferror@plt+0x1b128>
  41ced8:	adrp	x1, 447000 <warn@@Base+0xda24>
  41cedc:	add	x1, x1, #0x6e2
  41cee0:	b	41ce98 <ferror@plt+0x1b158>
  41cee4:	adrp	x1, 447000 <warn@@Base+0xda24>
  41cee8:	add	x1, x1, #0x6e8
  41ceec:	b	41ce78 <ferror@plt+0x1b138>
  41cef0:	ldr	w1, [sp, #104]
  41cef4:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  41cef8:	add	x0, x0, #0xcc4
  41cefc:	ldrh	w0, [x0, w1, sxtw #1]
  41cf00:	tbz	w0, #4, 41cfe0 <ferror@plt+0x1b2a0>
  41cf04:	ldr	x0, [sp, #248]
  41cf08:	add	x2, x20, #0x1
  41cf0c:	ldr	x1, [sp, #224]
  41cf10:	sub	x0, x2, x0
  41cf14:	str	x2, [sp, #168]
  41cf18:	sub	x1, x1, x0
  41cf1c:	mov	x0, x2
  41cf20:	bl	401940 <strnlen@plt>
  41cf24:	add	w20, w0, #0x1
  41cf28:	cmp	w21, w20
  41cf2c:	ldr	x2, [sp, #168]
  41cf30:	b.ge	41cf40 <ferror@plt+0x1b200>  // b.tcont
  41cf34:	ldr	w0, [x26, #592]
  41cf38:	cmp	w0, #0x0
  41cf3c:	csel	w20, w20, w21, ne  // ne = any
  41cf40:	mov	w1, w20
  41cf44:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  41cf48:	add	x0, x0, #0x15c
  41cf4c:	str	x2, [sp, #168]
  41cf50:	bl	401cc0 <printf@plt>
  41cf54:	sub	w21, w21, w20
  41cf58:	ldr	x2, [sp, #168]
  41cf5c:	mov	x3, x28
  41cf60:	add	x20, x2, w20, sxtw
  41cf64:	mov	w1, w27
  41cf68:	mov	x0, x3
  41cf6c:	bl	401c00 <strchr@plt>
  41cf70:	cbnz	x0, 41cf8c <ferror@plt+0x1b24c>
  41cf74:	mov	w2, #0x5                   	// #5
  41cf78:	adrp	x1, 447000 <warn@@Base+0xda24>
  41cf7c:	add	x1, x1, #0x728
  41cf80:	bl	401c70 <dcgettext@plt>
  41cf84:	mov	w1, w27
  41cf88:	bl	4395dc <warn@@Base>
  41cf8c:	ldr	x1, [sp, #248]
  41cf90:	ldr	x0, [sp, #224]
  41cf94:	sub	x1, x20, x1
  41cf98:	cmp	x1, x0
  41cf9c:	b.ls	41d060 <ferror@plt+0x1b320>  // b.plast
  41cfa0:	mov	w2, #0x5                   	// #5
  41cfa4:	adrp	x1, 447000 <warn@@Base+0xda24>
  41cfa8:	mov	x0, #0x0                   	// #0
  41cfac:	add	x1, x1, #0x757
  41cfb0:	bl	401c70 <dcgettext@plt>
  41cfb4:	ldr	x1, [sp, #224]
  41cfb8:	ldr	x2, [sp, #248]
  41cfbc:	sub	x2, x20, x2
  41cfc0:	bl	4390e8 <error@@Base>
  41cfc4:	ldr	w0, [x26, #592]
  41cfc8:	cbnz	w0, 41d128 <ferror@plt+0x1b3e8>
  41cfcc:	adrp	x0, 447000 <warn@@Base+0xda24>
  41cfd0:	mov	x2, x19
  41cfd4:	add	x0, x0, #0xf16
  41cfd8:	ldr	x1, [sp, #232]
  41cfdc:	b	41d138 <ferror@plt+0x1b3f8>
  41cfe0:	mov	w2, #0x5                   	// #5
  41cfe4:	adrp	x1, 447000 <warn@@Base+0xda24>
  41cfe8:	mov	x0, #0x0                   	// #0
  41cfec:	add	x1, x1, #0x6f5
  41cff0:	bl	401c70 <dcgettext@plt>
  41cff4:	add	x20, x20, #0x2
  41cff8:	ldurb	w1, [x20, #-1]
  41cffc:	bl	4390e8 <error@@Base>
  41d000:	mov	w2, #0x5                   	// #5
  41d004:	adrp	x1, 447000 <warn@@Base+0xda24>
  41d008:	mov	x0, #0x0                   	// #0
  41d00c:	add	x1, x1, #0x71a
  41d010:	bl	401c70 <dcgettext@plt>
  41d014:	mov	x1, x0
  41d018:	ldurb	w2, [x20, #-1]
  41d01c:	adrp	x4, 48c000 <stdout@@GLIBC_2.17+0xbf0>
  41d020:	add	x4, x4, #0x520
  41d024:	add	x4, x4, #0x64
  41d028:	str	x4, [sp, #168]
  41d02c:	mov	x0, x4
  41d030:	bl	401980 <sprintf@plt>
  41d034:	ldr	x4, [sp, #168]
  41d038:	mov	x3, x28
  41d03c:	mov	x0, x4
  41d040:	mov	x1, x0
  41d044:	adrp	x0, 448000 <warn@@Base+0xea24>
  41d048:	add	x0, x0, #0xa51
  41d04c:	str	x3, [sp, #168]
  41d050:	bl	401cc0 <printf@plt>
  41d054:	sub	w21, w21, w0
  41d058:	ldr	x3, [sp, #168]
  41d05c:	b	41cf64 <ferror@plt+0x1b224>
  41d060:	cmp	w21, #0x0
  41d064:	b.gt	41d070 <ferror@plt+0x1b330>
  41d068:	ldr	w2, [x26, #592]
  41d06c:	cbz	w2, 41cfcc <ferror@plt+0x1b28c>
  41d070:	sub	w27, w27, #0x21
  41d074:	cmp	w27, #0xa
  41d078:	b.hi	41d118 <ferror@plt+0x1b3d8>  // b.pmore
  41d07c:	adrp	x2, 459000 <warn@@Base+0x1fa24>
  41d080:	add	x2, x2, #0x8f0
  41d084:	ldrb	w2, [x2, w27, uxtw]
  41d088:	adr	x3, 41d094 <ferror@plt+0x1b354>
  41d08c:	add	x2, x3, w2, sxtb #2
  41d090:	br	x2
  41d094:	subs	w27, w0, w1
  41d098:	b.eq	41d0c8 <ferror@plt+0x1b388>  // b.none
  41d09c:	sub	w27, w27, #0x1
  41d0a0:	cmp	w27, #0x8
  41d0a4:	b.ls	41d0c8 <ferror@plt+0x1b388>  // b.plast
  41d0a8:	mov	w2, #0x5                   	// #5
  41d0ac:	adrp	x1, 447000 <warn@@Base+0xda24>
  41d0b0:	mov	x0, #0x0                   	// #0
  41d0b4:	add	x1, x1, #0x790
  41d0b8:	bl	401c70 <dcgettext@plt>
  41d0bc:	mov	w1, w27
  41d0c0:	mov	w27, #0x8                   	// #8
  41d0c4:	bl	4390e8 <error@@Base>
  41d0c8:	mov	w27, w27
  41d0cc:	mov	x0, #0x0                   	// #0
  41d0d0:	mov	x1, #0x0                   	// #0
  41d0d4:	lsl	w3, w0, #3
  41d0d8:	cmp	x0, x27
  41d0dc:	b.ne	41d1a0 <ferror@plt+0x1b460>  // b.any
  41d0e0:	ldr	w0, [sp, #104]
  41d0e4:	cmp	w0, #0x2
  41d0e8:	b.eq	41d1b4 <ferror@plt+0x1b474>  // b.none
  41d0ec:	cmp	w0, #0x7
  41d0f0:	b.ne	41d1cc <ferror@plt+0x1b48c>  // b.any
  41d0f4:	cmp	x1, #0x4
  41d0f8:	b.hi	41d1e4 <ferror@plt+0x1b4a4>  // b.pmore
  41d0fc:	adrp	x0, 465000 <warn@@Base+0x2ba24>
  41d100:	add	x0, x0, #0x538
  41d104:	add	x0, x0, #0xf08
  41d108:	ldr	x1, [x0, x1, lsl #3]
  41d10c:	neg	w0, w21
  41d110:	mov	w21, #0x0                   	// #0
  41d114:	bl	407378 <ferror@plt+0x5638>
  41d118:	ldr	w0, [x26, #592]
  41d11c:	cbz	w0, 41cfcc <ferror@plt+0x1b28c>
  41d120:	cmp	w21, #0x0
  41d124:	b.gt	41d240 <ferror@plt+0x1b500>
  41d128:	ldr	x1, [sp, #232]
  41d12c:	adrp	x0, 447000 <warn@@Base+0xda24>
  41d130:	mov	x2, x19
  41d134:	add	x0, x0, #0x7ed
  41d138:	bl	401cc0 <printf@plt>
  41d13c:	ldr	x19, [sp, #248]
  41d140:	adrp	x1, 447000 <warn@@Base+0xda24>
  41d144:	mov	x2, #0x7                   	// #7
  41d148:	add	x1, x1, #0x4d2
  41d14c:	mov	x0, x19
  41d150:	bl	401a50 <strncmp@plt>
  41d154:	cbnz	w0, 41d5e4 <ferror@plt+0x1b8a4>
  41d158:	ldr	x19, [sp, #232]
  41d15c:	cmp	w19, #0x1
  41d160:	b.le	41d5b0 <ferror@plt+0x1b870>
  41d164:	cmp	x19, w19, sxtw
  41d168:	b.ne	41d5b0 <ferror@plt+0x1b870>  // b.any
  41d16c:	ldr	x0, [sp, #240]
  41d170:	cmp	x0, #0x6c
  41d174:	b.hi	41d198 <ferror@plt+0x1b458>  // b.pmore
  41d178:	cmp	x0, #0x64
  41d17c:	b.hi	41d264 <ferror@plt+0x1b524>  // b.pmore
  41d180:	cmp	x0, #0x2
  41d184:	b.eq	41d390 <ferror@plt+0x1b650>  // b.none
  41d188:	cmp	x0, #0x6
  41d18c:	b.eq	41d3b0 <ferror@plt+0x1b670>  // b.none
  41d190:	cmp	x0, #0x1
  41d194:	b.eq	41d290 <ferror@plt+0x1b550>  // b.none
  41d198:	mov	w22, #0x0                   	// #0
  41d19c:	b	41d37c <ferror@plt+0x1b63c>
  41d1a0:	ldrb	w2, [x20, x0]
  41d1a4:	add	x0, x0, #0x1
  41d1a8:	lsl	x2, x2, x3
  41d1ac:	orr	x1, x1, x2
  41d1b0:	b	41d0d4 <ferror@plt+0x1b394>
  41d1b4:	cmp	x1, #0x4
  41d1b8:	b.hi	41d1e4 <ferror@plt+0x1b4a4>  // b.pmore
  41d1bc:	adrp	x0, 465000 <warn@@Base+0x2ba24>
  41d1c0:	add	x0, x0, #0x538
  41d1c4:	add	x0, x0, #0xf30
  41d1c8:	b	41d108 <ferror@plt+0x1b3c8>
  41d1cc:	cbnz	x1, 41d1e4 <ferror@plt+0x1b4a4>
  41d1d0:	adrp	x0, 447000 <warn@@Base+0xda24>
  41d1d4:	sub	w21, w21, #0x3
  41d1d8:	add	x0, x0, #0x7cd
  41d1dc:	bl	401cc0 <printf@plt>
  41d1e0:	b	41d118 <ferror@plt+0x1b3d8>
  41d1e4:	ldr	w0, [x26, #592]
  41d1e8:	cbz	w0, 41d200 <ferror@plt+0x1b4c0>
  41d1ec:	adrp	x0, 447000 <warn@@Base+0xda24>
  41d1f0:	add	x0, x0, #0x7d1
  41d1f4:	bl	401cc0 <printf@plt>
  41d1f8:	sub	w21, w21, w0
  41d1fc:	b	41d118 <ferror@plt+0x1b3d8>
  41d200:	mov	x2, x1
  41d204:	adrp	x0, 447000 <warn@@Base+0xda24>
  41d208:	mov	w1, w21
  41d20c:	add	x0, x0, #0x7d8
  41d210:	bl	401cc0 <printf@plt>
  41d214:	b	41d1f8 <ferror@plt+0x1b4b8>
  41d218:	mov	x1, x20
  41d21c:	neg	w0, w21
  41d220:	bl	407378 <ferror@plt+0x5638>
  41d224:	b	41d1f8 <ferror@plt+0x1b4b8>
  41d228:	adrp	x1, 447000 <warn@@Base+0xda24>
  41d22c:	add	x1, x1, #0x7e2
  41d230:	b	41d21c <ferror@plt+0x1b4dc>
  41d234:	adrp	x1, 447000 <warn@@Base+0xda24>
  41d238:	add	x1, x1, #0x7e7
  41d23c:	b	41d21c <ferror@plt+0x1b4dc>
  41d240:	mov	w1, w21
  41d244:	adrp	x2, 442000 <warn@@Base+0x8a24>
  41d248:	adrp	x0, 442000 <warn@@Base+0x8a24>
  41d24c:	add	x2, x2, #0x6ac
  41d250:	add	x0, x0, #0xf40
  41d254:	bl	401cc0 <printf@plt>
  41d258:	b	41cfc4 <ferror@plt+0x1b284>
  41d25c:	mov	x1, x21
  41d260:	b	41c8c4 <ferror@plt+0x1ab84>
  41d264:	sub	x0, x0, #0x65
  41d268:	cmp	x0, #0x7
  41d26c:	b.hi	41d198 <ferror@plt+0x1b458>  // b.pmore
  41d270:	cmp	w0, #0x7
  41d274:	b.hi	41d198 <ferror@plt+0x1b458>  // b.pmore
  41d278:	adrp	x1, 459000 <warn@@Base+0x1fa24>
  41d27c:	add	x1, x1, #0x8fc
  41d280:	ldrh	w0, [x1, w0, uxtw #1]
  41d284:	adr	x1, 41d290 <ferror@plt+0x1b550>
  41d288:	add	x0, x1, w0, sxth #2
  41d28c:	br	x0
  41d290:	cmp	w19, #0x24
  41d294:	b.le	41d5b0 <ferror@plt+0x1b870>
  41d298:	ldr	x0, [sp, #256]
  41d29c:	sub	w1, w19, #0x22
  41d2a0:	add	x0, x0, #0x22
  41d2a4:	sxtw	x1, w1
  41d2a8:	bl	401940 <strnlen@plt>
  41d2ac:	mov	x20, x0
  41d2b0:	mov	w2, #0x5                   	// #5
  41d2b4:	adrp	x1, 447000 <warn@@Base+0xda24>
  41d2b8:	mov	x0, #0x0                   	// #0
  41d2bc:	add	x1, x1, #0x7fa
  41d2c0:	bl	401c70 <dcgettext@plt>
  41d2c4:	ldr	x1, [sp, #256]
  41d2c8:	bl	401cc0 <printf@plt>
  41d2cc:	mov	w2, #0x5                   	// #5
  41d2d0:	adrp	x1, 447000 <warn@@Base+0xda24>
  41d2d4:	mov	x0, #0x0                   	// #0
  41d2d8:	add	x1, x1, #0x816
  41d2dc:	bl	401c70 <dcgettext@plt>
  41d2e0:	ldr	x1, [sp, #256]
  41d2e4:	add	x1, x1, #0x11
  41d2e8:	bl	401cc0 <printf@plt>
  41d2ec:	add	w0, w20, #0x22
  41d2f0:	mov	w2, #0x5                   	// #5
  41d2f4:	cmp	w19, w0
  41d2f8:	b.le	41d350 <ferror@plt+0x1b610>
  41d2fc:	adrp	x1, 447000 <warn@@Base+0xda24>
  41d300:	mov	x0, #0x0                   	// #0
  41d304:	add	x1, x1, #0x832
  41d308:	bl	401c70 <dcgettext@plt>
  41d30c:	ldr	x1, [sp, #256]
  41d310:	add	x1, x1, #0x22
  41d314:	bl	401cc0 <printf@plt>
  41d318:	add	w0, w20, #0x23
  41d31c:	mov	w2, #0x5                   	// #5
  41d320:	cmp	w19, w0
  41d324:	b.le	41d368 <ferror@plt+0x1b628>
  41d328:	adrp	x1, 447000 <warn@@Base+0xda24>
  41d32c:	mov	x0, #0x0                   	// #0
  41d330:	add	x1, x1, #0x84b
  41d334:	bl	401c70 <dcgettext@plt>
  41d338:	ldr	x1, [sp, #256]
  41d33c:	sxtw	x20, w20
  41d340:	add	x20, x20, #0x23
  41d344:	add	x1, x1, x20
  41d348:	bl	401cc0 <printf@plt>
  41d34c:	b	41d37c <ferror@plt+0x1b63c>
  41d350:	adrp	x1, 447000 <warn@@Base+0xda24>
  41d354:	add	x1, x1, #0x884
  41d358:	mov	x0, #0x0                   	// #0
  41d35c:	bl	401c70 <dcgettext@plt>
  41d360:	bl	401cc0 <printf@plt>
  41d364:	mov	w2, #0x5                   	// #5
  41d368:	adrp	x1, 447000 <warn@@Base+0xda24>
  41d36c:	add	x1, x1, #0x864
  41d370:	mov	x0, #0x0                   	// #0
  41d374:	bl	401c70 <dcgettext@plt>
  41d378:	bl	401cc0 <printf@plt>
  41d37c:	ldr	x0, [sp, #96]
  41d380:	cbz	x0, 41d388 <ferror@plt+0x1b648>
  41d384:	bl	401bd0 <free@plt>
  41d388:	ldr	x19, [sp, #120]
  41d38c:	b	41c4f0 <ferror@plt+0x1a7b0>
  41d390:	adrp	x1, 447000 <warn@@Base+0xda24>
  41d394:	add	x1, x1, #0x8a4
  41d398:	mov	w2, #0x5                   	// #5
  41d39c:	mov	x0, #0x0                   	// #0
  41d3a0:	bl	401c70 <dcgettext@plt>
  41d3a4:	mov	w1, w19
  41d3a8:	ldr	x2, [sp, #256]
  41d3ac:	b	41d568 <ferror@plt+0x1b828>
  41d3b0:	adrp	x1, 447000 <warn@@Base+0xda24>
  41d3b4:	add	x1, x1, #0x8b7
  41d3b8:	mov	w2, #0x5                   	// #5
  41d3bc:	mov	x0, #0x0                   	// #0
  41d3c0:	bl	401c70 <dcgettext@plt>
  41d3c4:	bl	401cc0 <printf@plt>
  41d3c8:	cmp	w19, #0x7
  41d3cc:	b.le	41d5b0 <ferror@plt+0x1b870>
  41d3d0:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  41d3d4:	mov	w1, #0x8                   	// #8
  41d3d8:	ldr	x2, [x0, #648]
  41d3dc:	ldr	x0, [sp, #256]
  41d3e0:	blr	x2
  41d3e4:	mov	x1, x0
  41d3e8:	adrp	x0, 447000 <warn@@Base+0xda24>
  41d3ec:	add	x0, x0, #0x8d0
  41d3f0:	b	41d348 <ferror@plt+0x1b608>
  41d3f4:	adrp	x1, 447000 <warn@@Base+0xda24>
  41d3f8:	add	x1, x1, #0x8da
  41d3fc:	mov	w2, #0x5                   	// #5
  41d400:	mov	x0, #0x0                   	// #0
  41d404:	bl	401c70 <dcgettext@plt>
  41d408:	bl	401cc0 <printf@plt>
  41d40c:	cmp	w19, #0x7
  41d410:	b.le	41d5b0 <ferror@plt+0x1b870>
  41d414:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  41d418:	mov	w1, #0x8                   	// #8
  41d41c:	ldr	x2, [x0, #648]
  41d420:	ldr	x0, [sp, #256]
  41d424:	blr	x2
  41d428:	bl	4072ac <ferror@plt+0x556c>
  41d42c:	mov	w0, #0xa                   	// #10
  41d430:	bl	401cf0 <putchar@plt>
  41d434:	b	41d37c <ferror@plt+0x1b63c>
  41d438:	adrp	x1, 447000 <warn@@Base+0xda24>
  41d43c:	mov	w2, #0x5                   	// #5
  41d440:	add	x1, x1, #0x8e9
  41d444:	b	41d400 <ferror@plt+0x1b6c0>
  41d448:	cmp	w19, #0x21
  41d44c:	b.le	41d5b0 <ferror@plt+0x1b870>
  41d450:	adrp	x26, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  41d454:	mov	w2, #0x5                   	// #5
  41d458:	adrp	x1, 447000 <warn@@Base+0xda24>
  41d45c:	mov	x0, #0x0                   	// #0
  41d460:	add	x1, x1, #0x8f9
  41d464:	bl	401c70 <dcgettext@plt>
  41d468:	ldr	x2, [x26, #648]
  41d46c:	mov	x20, x0
  41d470:	ldr	x0, [sp, #256]
  41d474:	mov	w1, #0x4                   	// #4
  41d478:	blr	x2
  41d47c:	mov	x21, x0
  41d480:	ldr	x2, [x26, #648]
  41d484:	mov	w1, #0x4                   	// #4
  41d488:	ldr	x0, [sp, #256]
  41d48c:	add	x0, x0, #0x4
  41d490:	blr	x2
  41d494:	mov	w1, w21
  41d498:	mov	w2, w0
  41d49c:	mov	x0, x20
  41d4a0:	bl	401cc0 <printf@plt>
  41d4a4:	adrp	x1, 447000 <warn@@Base+0xda24>
  41d4a8:	add	x1, x1, #0x919
  41d4ac:	mov	w2, #0x5                   	// #5
  41d4b0:	mov	x0, #0x0                   	// #0
  41d4b4:	bl	401c70 <dcgettext@plt>
  41d4b8:	bl	401cc0 <printf@plt>
  41d4bc:	ldr	x2, [x26, #648]
  41d4c0:	mov	w1, #0x8                   	// #8
  41d4c4:	ldr	x0, [sp, #256]
  41d4c8:	add	x0, x0, #0x8
  41d4cc:	blr	x2
  41d4d0:	bl	4072ac <ferror@plt+0x556c>
  41d4d4:	adrp	x1, 447000 <warn@@Base+0xda24>
  41d4d8:	add	x1, x1, #0x92e
  41d4dc:	mov	w2, #0x5                   	// #5
  41d4e0:	mov	x0, #0x0                   	// #0
  41d4e4:	bl	401c70 <dcgettext@plt>
  41d4e8:	bl	401cc0 <printf@plt>
  41d4ec:	ldr	x2, [x26, #648]
  41d4f0:	mov	w1, #0x8                   	// #8
  41d4f4:	ldr	x0, [sp, #256]
  41d4f8:	add	x0, x0, #0x10
  41d4fc:	blr	x2
  41d500:	mov	x1, x0
  41d504:	adrp	x0, 447000 <warn@@Base+0xda24>
  41d508:	add	x0, x0, #0x8d0
  41d50c:	bl	401cc0 <printf@plt>
  41d510:	mov	w2, #0x5                   	// #5
  41d514:	adrp	x1, 447000 <warn@@Base+0xda24>
  41d518:	mov	x0, #0x0                   	// #0
  41d51c:	add	x1, x1, #0x941
  41d520:	bl	401c70 <dcgettext@plt>
  41d524:	mov	x20, x0
  41d528:	ldr	x2, [x26, #648]
  41d52c:	mov	w1, #0x4                   	// #4
  41d530:	ldr	x0, [sp, #256]
  41d534:	add	x0, x0, #0x18
  41d538:	blr	x2
  41d53c:	mov	w1, w0
  41d540:	mov	x0, x20
  41d544:	bl	401cc0 <printf@plt>
  41d548:	mov	w2, #0x5                   	// #5
  41d54c:	adrp	x1, 447000 <warn@@Base+0xda24>
  41d550:	mov	x0, #0x0                   	// #0
  41d554:	add	x1, x1, #0x95a
  41d558:	bl	401c70 <dcgettext@plt>
  41d55c:	ldr	x2, [sp, #256]
  41d560:	sub	w1, w19, #0x20
  41d564:	add	x2, x2, #0x20
  41d568:	bl	401cc0 <printf@plt>
  41d56c:	b	41d37c <ferror@plt+0x1b63c>
  41d570:	adrp	x1, 447000 <warn@@Base+0xda24>
  41d574:	mov	w2, #0x5                   	// #5
  41d578:	add	x1, x1, #0x971
  41d57c:	b	41d39c <ferror@plt+0x1b65c>
  41d580:	adrp	x1, 447000 <warn@@Base+0xda24>
  41d584:	mov	w2, #0x5                   	// #5
  41d588:	add	x1, x1, #0x987
  41d58c:	b	41d39c <ferror@plt+0x1b65c>
  41d590:	adrp	x1, 447000 <warn@@Base+0xda24>
  41d594:	mov	w2, #0x5                   	// #5
  41d598:	add	x1, x1, #0x9ab
  41d59c:	b	41d39c <ferror@plt+0x1b65c>
  41d5a0:	adrp	x1, 447000 <warn@@Base+0xda24>
  41d5a4:	mov	w2, #0x5                   	// #5
  41d5a8:	add	x1, x1, #0x9bf
  41d5ac:	b	41d39c <ferror@plt+0x1b65c>
  41d5b0:	adrp	x1, 447000 <warn@@Base+0xda24>
  41d5b4:	add	x1, x1, #0x9d4
  41d5b8:	mov	w2, #0x5                   	// #5
  41d5bc:	mov	x0, #0x0                   	// #0
  41d5c0:	bl	401c70 <dcgettext@plt>
  41d5c4:	bl	401cc0 <printf@plt>
  41d5c8:	adrp	x1, 447000 <warn@@Base+0xda24>
  41d5cc:	add	x1, x1, #0x9fa
  41d5d0:	mov	w2, #0x5                   	// #5
  41d5d4:	mov	x0, #0x0                   	// #0
  41d5d8:	bl	401c70 <dcgettext@plt>
  41d5dc:	bl	4390e8 <error@@Base>
  41d5e0:	b	41d198 <ferror@plt+0x1b458>
  41d5e4:	adrp	x1, 441000 <warn@@Base+0x7a24>
  41d5e8:	mov	x0, x19
  41d5ec:	add	x1, x1, #0x352
  41d5f0:	mov	x2, #0x3                   	// #3
  41d5f4:	bl	401a50 <strncmp@plt>
  41d5f8:	cbnz	w0, 41dcf4 <ferror@plt+0x1bfb4>
  41d5fc:	ldr	x0, [sp, #240]
  41d600:	sub	x0, x0, #0x1
  41d604:	cmp	x0, #0x4
  41d608:	b.hi	41dcb4 <ferror@plt+0x1bf74>  // b.pmore
  41d60c:	cmp	w0, #0x4
  41d610:	b.hi	41dcb4 <ferror@plt+0x1bf74>  // b.pmore
  41d614:	adrp	x1, 459000 <warn@@Base+0x1fa24>
  41d618:	add	x1, x1, #0x90c
  41d61c:	ldrb	w0, [x1, w0, uxtw]
  41d620:	adr	x1, 41d62c <ferror@plt+0x1b8ec>
  41d624:	add	x0, x1, w0, sxtb #2
  41d628:	br	x0
  41d62c:	adrp	x1, 447000 <warn@@Base+0xda24>
  41d630:	adrp	x20, 469000 <warn@@Base+0x2fa24>
  41d634:	add	x1, x1, #0xa25
  41d638:	add	x20, x20, #0xb99
  41d63c:	mov	w2, #0x5                   	// #5
  41d640:	mov	x19, #0x0                   	// #0
  41d644:	mov	x0, #0x0                   	// #0
  41d648:	bl	401c70 <dcgettext@plt>
  41d64c:	bl	401cc0 <printf@plt>
  41d650:	ldr	x0, [sp, #232]
  41d654:	cmp	x19, x0
  41d658:	b.cs	41d42c <ferror@plt+0x1b6ec>  // b.hs, b.nlast
  41d65c:	ldr	x0, [sp, #256]
  41d660:	ldrb	w1, [x0, x19]
  41d664:	mov	x0, x20
  41d668:	add	x19, x19, #0x1
  41d66c:	bl	401cc0 <printf@plt>
  41d670:	b	41d650 <ferror@plt+0x1b910>
  41d674:	ldr	x0, [sp, #232]
  41d678:	cmp	x0, #0xf
  41d67c:	b.hi	41d690 <ferror@plt+0x1b950>  // b.pmore
  41d680:	adrp	x1, 447000 <warn@@Base+0xda24>
  41d684:	mov	w2, #0x5                   	// #5
  41d688:	add	x1, x1, #0xa34
  41d68c:	b	41d370 <ferror@plt+0x1b630>
  41d690:	adrp	x26, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  41d694:	mov	w1, #0x4                   	// #4
  41d698:	ldr	x0, [sp, #256]
  41d69c:	ldr	x2, [x26, #648]
  41d6a0:	blr	x2
  41d6a4:	mov	x21, x0
  41d6a8:	ldr	x2, [x26, #648]
  41d6ac:	mov	w1, #0x4                   	// #4
  41d6b0:	ldr	x0, [sp, #256]
  41d6b4:	add	x0, x0, #0x4
  41d6b8:	blr	x2
  41d6bc:	ldr	x2, [x26, #648]
  41d6c0:	mov	x19, x0
  41d6c4:	ldr	x0, [sp, #256]
  41d6c8:	mov	w1, #0x4                   	// #4
  41d6cc:	add	x0, x0, #0x8
  41d6d0:	blr	x2
  41d6d4:	ldr	x2, [x26, #648]
  41d6d8:	mov	x20, x0
  41d6dc:	ldr	x0, [sp, #256]
  41d6e0:	mov	w1, #0x4                   	// #4
  41d6e4:	add	x0, x0, #0xc
  41d6e8:	blr	x2
  41d6ec:	cmp	x21, #0x6
  41d6f0:	mov	x26, x0
  41d6f4:	b.hi	41d734 <ferror@plt+0x1b9f4>  // b.pmore
  41d6f8:	adrp	x1, 465000 <warn@@Base+0x2ba24>
  41d6fc:	add	x1, x1, #0x538
  41d700:	add	x1, x1, #0xf58
  41d704:	ldr	x21, [x1, x21, lsl #3]
  41d708:	mov	w2, #0x5                   	// #5
  41d70c:	adrp	x1, 447000 <warn@@Base+0xda24>
  41d710:	mov	x0, #0x0                   	// #0
  41d714:	add	x1, x1, #0xa4f
  41d718:	bl	401c70 <dcgettext@plt>
  41d71c:	mov	x4, x26
  41d720:	mov	x3, x20
  41d724:	mov	x2, x19
  41d728:	mov	x1, x21
  41d72c:	bl	401cc0 <printf@plt>
  41d730:	b	41d37c <ferror@plt+0x1b63c>
  41d734:	adrp	x21, 441000 <warn@@Base+0x7a24>
  41d738:	add	x21, x21, #0x11f
  41d73c:	b	41d708 <ferror@plt+0x1b9c8>
  41d740:	adrp	x1, 447000 <warn@@Base+0xda24>
  41d744:	add	x1, x1, #0xa6d
  41d748:	mov	w2, #0x5                   	// #5
  41d74c:	mov	x19, #0x0                   	// #0
  41d750:	mov	x0, #0x0                   	// #0
  41d754:	bl	401c70 <dcgettext@plt>
  41d758:	bl	401cc0 <printf@plt>
  41d75c:	ldr	x0, [sp, #232]
  41d760:	cmp	x19, x0
  41d764:	b.cs	41d42c <ferror@plt+0x1b6ec>  // b.hs, b.nlast
  41d768:	ldr	x0, [sp, #256]
  41d76c:	ldrb	w0, [x0, x19]
  41d770:	cbz	w0, 41d42c <ferror@plt+0x1b6ec>
  41d774:	add	x19, x19, #0x1
  41d778:	bl	401cf0 <putchar@plt>
  41d77c:	b	41d75c <ferror@plt+0x1ba1c>
  41d780:	adrp	x1, 447000 <warn@@Base+0xda24>
  41d784:	add	x1, x1, #0xa7b
  41d788:	mov	w2, #0x5                   	// #5
  41d78c:	mov	x0, #0x0                   	// #0
  41d790:	bl	401c70 <dcgettext@plt>
  41d794:	bl	401cc0 <printf@plt>
  41d798:	ldr	x0, [sp, #232]
  41d79c:	cmp	x0, #0x7
  41d7a0:	b.hi	41d7b4 <ferror@plt+0x1ba74>  // b.pmore
  41d7a4:	adrp	x1, 447000 <warn@@Base+0xda24>
  41d7a8:	mov	w2, #0x5                   	// #5
  41d7ac:	add	x1, x1, #0xa99
  41d7b0:	b	41d5d4 <ferror@plt+0x1b894>
  41d7b4:	adrp	x20, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  41d7b8:	mov	w1, #0x4                   	// #4
  41d7bc:	ldr	x0, [sp, #256]
  41d7c0:	ldr	x2, [x20, #648]
  41d7c4:	blr	x2
  41d7c8:	mov	x19, x0
  41d7cc:	ldr	x2, [x20, #648]
  41d7d0:	mov	w1, #0x4                   	// #4
  41d7d4:	ldr	x0, [sp, #256]
  41d7d8:	add	x0, x0, #0x4
  41d7dc:	blr	x2
  41d7e0:	adrp	x1, 447000 <warn@@Base+0xda24>
  41d7e4:	mov	x20, x0
  41d7e8:	add	x1, x1, #0xaae
  41d7ec:	mov	w2, #0x5                   	// #5
  41d7f0:	mov	x0, #0x0                   	// #0
  41d7f4:	bl	401c70 <dcgettext@plt>
  41d7f8:	mov	x2, x20
  41d7fc:	mov	x1, x19
  41d800:	bl	401cc0 <printf@plt>
  41d804:	b	41d37c <ferror@plt+0x1b63c>
  41d808:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  41d80c:	adrp	x1, 447000 <warn@@Base+0xda24>
  41d810:	add	x1, x1, #0xad3
  41d814:	mov	w2, #0x5                   	// #5
  41d818:	ldr	w0, [x0, #1056]
  41d81c:	mov	w21, #0x4                   	// #4
  41d820:	ldr	x28, [sp, #232]
  41d824:	cmp	w0, #0x0
  41d828:	mov	w0, #0x8                   	// #8
  41d82c:	csel	w21, w21, w0, ne  // ne = any
  41d830:	mov	x0, #0x0                   	// #0
  41d834:	ldr	x26, [sp, #256]
  41d838:	bl	401c70 <dcgettext@plt>
  41d83c:	bl	401cc0 <printf@plt>
  41d840:	ldr	x1, [sp, #232]
  41d844:	cmp	x1, #0x7
  41d848:	b.ls	41d8ac <ferror@plt+0x1bb6c>  // b.plast
  41d84c:	mov	w2, w21
  41d850:	udiv	x0, x1, x2
  41d854:	msub	x0, x0, x2, x1
  41d858:	cbnz	x0, 41d8ac <ferror@plt+0x1bb6c>
  41d85c:	add	x0, x26, x28
  41d860:	str	x0, [sp, #104]
  41d864:	adrp	x0, 447000 <warn@@Base+0xda24>
  41d868:	add	x0, x0, #0xc01
  41d86c:	str	x0, [sp, #136]
  41d870:	ldr	x0, [sp, #104]
  41d874:	cmp	x0, x26
  41d878:	b.ls	41d42c <ferror@plt+0x1b6ec>  // b.plast
  41d87c:	ldr	x0, [sp, #104]
  41d880:	sub	x0, x0, x26
  41d884:	cmp	x0, #0x7
  41d888:	b.hi	41d8c8 <ferror@plt+0x1bb88>  // b.pmore
  41d88c:	mov	w2, #0x5                   	// #5
  41d890:	adrp	x1, 447000 <warn@@Base+0xda24>
  41d894:	mov	x0, #0x0                   	// #0
  41d898:	add	x1, x1, #0xb10
  41d89c:	bl	401c70 <dcgettext@plt>
  41d8a0:	ldr	x1, [sp, #232]
  41d8a4:	bl	401cc0 <printf@plt>
  41d8a8:	b	41d42c <ferror@plt+0x1b6ec>
  41d8ac:	mov	w2, #0x5                   	// #5
  41d8b0:	adrp	x1, 447000 <warn@@Base+0xda24>
  41d8b4:	mov	x0, #0x0                   	// #0
  41d8b8:	add	x1, x1, #0xae6
  41d8bc:	bl	401c70 <dcgettext@plt>
  41d8c0:	ldr	x1, [sp, #232]
  41d8c4:	b	41d348 <ferror@plt+0x1b608>
  41d8c8:	adrp	x20, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  41d8cc:	mov	x0, x26
  41d8d0:	mov	w1, #0x4                   	// #4
  41d8d4:	ldr	x2, [x20, #648]
  41d8d8:	blr	x2
  41d8dc:	mov	x28, x0
  41d8e0:	ldr	x2, [x20, #648]
  41d8e4:	add	x0, x26, #0x4
  41d8e8:	mov	w1, #0x4                   	// #4
  41d8ec:	add	x26, x26, #0x8
  41d8f0:	blr	x2
  41d8f4:	mov	x19, x0
  41d8f8:	ldr	x0, [sp, #104]
  41d8fc:	str	w19, [sp, #128]
  41d900:	sub	x0, x0, x26
  41d904:	cmp	x0, w19, uxtw
  41d908:	b.cs	41d930 <ferror@plt+0x1bbf0>  // b.hs, b.nlast
  41d90c:	mov	w2, #0x5                   	// #5
  41d910:	adrp	x1, 447000 <warn@@Base+0xda24>
  41d914:	mov	x0, #0x0                   	// #0
  41d918:	add	x1, x1, #0xb28
  41d91c:	bl	401c70 <dcgettext@plt>
  41d920:	mov	w2, w19
  41d924:	mov	w1, w28
  41d928:	bl	401cc0 <printf@plt>
  41d92c:	b	41d42c <ferror@plt+0x1b6ec>
  41d930:	mov	w0, #0x40000000            	// #1073741824
  41d934:	add	w0, w0, w28
  41d938:	mov	w1, #0x1fffffff            	// #536870911
  41d93c:	cmp	w0, w1
  41d940:	b.hi	41dbf8 <ferror@plt+0x1beb8>  // b.pmore
  41d944:	ldrh	w1, [x23, #82]
  41d948:	cmp	w1, #0x3e
  41d94c:	b.ls	41d990 <ferror@plt+0x1bc50>  // b.plast
  41d950:	cmp	w1, #0xb7
  41d954:	b.eq	41db38 <ferror@plt+0x1bdf8>  // b.none
  41d958:	adrp	x1, 447000 <warn@@Base+0xda24>
  41d95c:	add	x1, x1, #0xbc4
  41d960:	mov	w2, #0x5                   	// #5
  41d964:	mov	x20, #0x0                   	// #0
  41d968:	mov	x0, #0x0                   	// #0
  41d96c:	bl	401c70 <dcgettext@plt>
  41d970:	mov	w1, w28
  41d974:	bl	401cc0 <printf@plt>
  41d978:	ldr	w0, [sp, #128]
  41d97c:	cmp	w0, w20
  41d980:	b.hi	41dc94 <ferror@plt+0x1bf54>  // b.pmore
  41d984:	mov	w0, #0x3e                  	// #62
  41d988:	bl	401cf0 <putchar@plt>
  41d98c:	b	41da64 <ferror@plt+0x1bd24>
  41d990:	mov	x0, #0x48                  	// #72
  41d994:	movk	x0, #0x4000, lsl #48
  41d998:	lsr	x0, x0, x1
  41d99c:	tbz	w0, #0, 41d958 <ferror@plt+0x1bc18>
  41d9a0:	mov	w2, #0x8000                	// #32768
  41d9a4:	cmp	w19, #0x4
  41d9a8:	movk	w2, #0xc000, lsl #16
  41d9ac:	b.ne	41e570 <ferror@plt+0x1c830>  // b.any
  41d9b0:	ldr	x4, [x20, #648]
  41d9b4:	mov	w1, w19
  41d9b8:	mov	x0, x26
  41d9bc:	blr	x4
  41d9c0:	mov	x20, x0
  41d9c4:	mov	w2, #0x8000                	// #32768
  41d9c8:	mov	w27, w0
  41d9cc:	movk	w2, #0xc000, lsl #16
  41d9d0:	cmp	w28, w2
  41d9d4:	b.eq	41e670 <ferror@plt+0x1c930>  // b.none
  41d9d8:	b.hi	41da18 <ferror@plt+0x1bcd8>  // b.pmore
  41d9dc:	mov	w0, #0xc0000001            	// #-1073741823
  41d9e0:	cmp	w28, w0
  41d9e4:	b.eq	41e63c <ferror@plt+0x1c8fc>  // b.none
  41d9e8:	add	w0, w0, #0x1
  41d9ec:	cmp	w28, w0
  41d9f0:	b.eq	41e614 <ferror@plt+0x1c8d4>  // b.none
  41d9f4:	mov	w0, #0xc0000000            	// #-1073741824
  41d9f8:	cmp	w28, w0
  41d9fc:	b.ne	41d958 <ferror@plt+0x1bc18>  // b.any
  41da00:	adrp	x0, 447000 <warn@@Base+0xda24>
  41da04:	add	x0, x0, #0xbb5
  41da08:	bl	401cc0 <printf@plt>
  41da0c:	mov	w0, w20
  41da10:	bl	4062a8 <ferror@plt+0x4568>
  41da14:	b	41da64 <ferror@plt+0x1bd24>
  41da18:	mov	w0, #0xc0010000            	// #-1073676288
  41da1c:	cmp	w28, w0
  41da20:	b.eq	41e648 <ferror@plt+0x1c908>  // b.none
  41da24:	add	w0, w0, #0x1
  41da28:	cmp	w28, w0
  41da2c:	b.eq	41db20 <ferror@plt+0x1bde0>  // b.none
  41da30:	mov	w0, #0x8001                	// #32769
  41da34:	movk	w0, #0xc000, lsl #16
  41da38:	cmp	w28, w0
  41da3c:	b.ne	41d958 <ferror@plt+0x1bc18>  // b.any
  41da40:	adrp	x0, 447000 <warn@@Base+0xda24>
  41da44:	add	x0, x0, #0xfb8
  41da48:	b	41db28 <ferror@plt+0x1bde8>
  41da4c:	adrp	x1, 444000 <warn@@Base+0xaa24>
  41da50:	add	x1, x1, #0x897
  41da54:	mov	w2, #0x5                   	// #5
  41da58:	mov	x0, #0x0                   	// #0
  41da5c:	bl	401c70 <dcgettext@plt>
  41da60:	bl	401cc0 <printf@plt>
  41da64:	sub	w0, w21, #0x1
  41da68:	add	w19, w0, w19
  41da6c:	neg	w0, w21
  41da70:	and	w19, w19, w0
  41da74:	ldr	x0, [sp, #104]
  41da78:	add	x26, x26, x19
  41da7c:	cmp	x0, x26
  41da80:	b.eq	41d42c <ferror@plt+0x1b6ec>  // b.none
  41da84:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  41da88:	add	x0, x0, #0x250
  41da8c:	ldr	w0, [x0]
  41da90:	cbz	w0, 41dca8 <ferror@plt+0x1bf68>
  41da94:	adrp	x0, 442000 <warn@@Base+0x8a24>
  41da98:	add	x0, x0, #0x6d0
  41da9c:	bl	401cc0 <printf@plt>
  41daa0:	b	41d870 <ferror@plt+0x1bb30>
  41daa4:	mov	x0, x20
  41daa8:	bl	401cc0 <printf@plt>
  41daac:	cbz	w27, 41da64 <ferror@plt+0x1bd24>
  41dab0:	adrp	x0, 442000 <warn@@Base+0x8a24>
  41dab4:	add	x0, x0, #0x6d0
  41dab8:	bl	401cc0 <printf@plt>
  41dabc:	neg	w3, w27
  41dac0:	and	w28, w3, w27
  41dac4:	bic	w27, w27, w28
  41dac8:	cmp	w28, #0x1
  41dacc:	b.eq	41daa4 <ferror@plt+0x1bd64>  // b.none
  41dad0:	cmp	w28, #0x2
  41dad4:	b.eq	41daf4 <ferror@plt+0x1bdb4>  // b.none
  41dad8:	ldr	x1, [sp, #128]
  41dadc:	mov	w2, #0x5                   	// #5
  41dae0:	mov	x0, #0x0                   	// #0
  41dae4:	bl	401c70 <dcgettext@plt>
  41dae8:	mov	w1, w28
  41daec:	bl	401cc0 <printf@plt>
  41daf0:	b	41daac <ferror@plt+0x1bd6c>
  41daf4:	adrp	x0, 447000 <warn@@Base+0xda24>
  41daf8:	add	x0, x0, #0xb4e
  41dafc:	b	41daa8 <ferror@plt+0x1bd68>
  41db00:	adrp	x1, 447000 <warn@@Base+0xda24>
  41db04:	add	x1, x1, #0xb54
  41db08:	mov	w2, #0x5                   	// #5
  41db0c:	mov	x0, #0x0                   	// #0
  41db10:	bl	401c70 <dcgettext@plt>
  41db14:	mov	w1, w19
  41db18:	bl	401cc0 <printf@plt>
  41db1c:	b	41da64 <ferror@plt+0x1bd24>
  41db20:	adrp	x0, 447000 <warn@@Base+0xda24>
  41db24:	add	x0, x0, #0xb7d
  41db28:	bl	401cc0 <printf@plt>
  41db2c:	mov	w0, w20
  41db30:	bl	413e5c <ferror@plt+0x1211c>
  41db34:	b	41da64 <ferror@plt+0x1bd24>
  41db38:	mov	w0, #0xc0000000            	// #-1073741824
  41db3c:	cmp	w28, w0
  41db40:	b.ne	41d958 <ferror@plt+0x1bc18>  // b.any
  41db44:	adrp	x0, 447000 <warn@@Base+0xda24>
  41db48:	add	x0, x0, #0xbe7
  41db4c:	bl	401cc0 <printf@plt>
  41db50:	cmp	w19, #0x4
  41db54:	b.eq	41db68 <ferror@plt+0x1be28>  // b.none
  41db58:	adrp	x1, 447000 <warn@@Base+0xda24>
  41db5c:	mov	w2, #0x5                   	// #5
  41db60:	add	x1, x1, #0xf65
  41db64:	b	41db0c <ferror@plt+0x1bdcc>
  41db68:	ldr	x2, [x20, #648]
  41db6c:	mov	w1, w19
  41db70:	mov	x0, x26
  41db74:	adrp	x27, 440000 <warn@@Base+0x6a24>
  41db78:	add	x27, x27, #0x2f8
  41db7c:	blr	x2
  41db80:	mov	w20, w0
  41db84:	adrp	x0, 447000 <warn@@Base+0xda24>
  41db88:	add	x28, x0, #0xbf9
  41db8c:	cbz	w20, 41da64 <ferror@plt+0x1bd24>
  41db90:	neg	w3, w20
  41db94:	and	w3, w3, w20
  41db98:	bic	w20, w20, w3
  41db9c:	cmp	w3, #0x1
  41dba0:	b.eq	41dbd0 <ferror@plt+0x1be90>  // b.none
  41dba4:	cmp	w3, #0x2
  41dba8:	b.eq	41dbec <ferror@plt+0x1beac>  // b.none
  41dbac:	mov	x1, x27
  41dbb0:	mov	w2, #0x5                   	// #5
  41dbb4:	mov	x0, #0x0                   	// #0
  41dbb8:	str	w3, [sp, #128]
  41dbbc:	bl	401c70 <dcgettext@plt>
  41dbc0:	ldr	w3, [sp, #128]
  41dbc4:	mov	w1, w3
  41dbc8:	bl	401cc0 <printf@plt>
  41dbcc:	b	41dbd8 <ferror@plt+0x1be98>
  41dbd0:	mov	x0, x28
  41dbd4:	bl	401cc0 <printf@plt>
  41dbd8:	cbz	w20, 41da64 <ferror@plt+0x1bd24>
  41dbdc:	adrp	x0, 442000 <warn@@Base+0x8a24>
  41dbe0:	add	x0, x0, #0x6d0
  41dbe4:	bl	401cc0 <printf@plt>
  41dbe8:	b	41db8c <ferror@plt+0x1be4c>
  41dbec:	adrp	x0, 447000 <warn@@Base+0xda24>
  41dbf0:	add	x0, x0, #0xbfd
  41dbf4:	b	41dbd4 <ferror@plt+0x1be94>
  41dbf8:	cmp	w28, #0x1
  41dbfc:	b.eq	41dc24 <ferror@plt+0x1bee4>  // b.none
  41dc00:	cmp	w28, #0x2
  41dc04:	b.eq	41dc64 <ferror@plt+0x1bf24>  // b.none
  41dc08:	mov	w0, #0xbfffffff            	// #-1073741825
  41dc0c:	cmp	w28, w0
  41dc10:	b.hi	41dc78 <ferror@plt+0x1bf38>  // b.pmore
  41dc14:	adrp	x1, 447000 <warn@@Base+0xda24>
  41dc18:	mov	w2, #0x5                   	// #5
  41dc1c:	add	x1, x1, #0xc24
  41dc20:	b	41d964 <ferror@plt+0x1bc24>
  41dc24:	ldr	x1, [sp, #136]
  41dc28:	mov	w2, #0x5                   	// #5
  41dc2c:	mov	x0, #0x0                   	// #0
  41dc30:	bl	401c70 <dcgettext@plt>
  41dc34:	bl	401cc0 <printf@plt>
  41dc38:	cmp	w21, w19
  41dc3c:	b.ne	41db58 <ferror@plt+0x1be18>  // b.any
  41dc40:	ldr	x2, [x20, #648]
  41dc44:	mov	w1, w21
  41dc48:	mov	x0, x26
  41dc4c:	blr	x2
  41dc50:	mov	x1, x0
  41dc54:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  41dc58:	add	x0, x0, #0xb1d
  41dc5c:	bl	401cc0 <printf@plt>
  41dc60:	b	41da64 <ferror@plt+0x1bd24>
  41dc64:	adrp	x0, 447000 <warn@@Base+0xda24>
  41dc68:	add	x0, x0, #0xc0e
  41dc6c:	bl	401cc0 <printf@plt>
  41dc70:	cbz	w19, 41da64 <ferror@plt+0x1bd24>
  41dc74:	b	41db58 <ferror@plt+0x1be18>
  41dc78:	mov	w0, #0xdfffffff            	// #-536870913
  41dc7c:	cmp	w28, w0
  41dc80:	b.ls	41d958 <ferror@plt+0x1bc18>  // b.plast
  41dc84:	adrp	x1, 447000 <warn@@Base+0xda24>
  41dc88:	mov	w2, #0x5                   	// #5
  41dc8c:	add	x1, x1, #0xc3d
  41dc90:	b	41d964 <ferror@plt+0x1bc24>
  41dc94:	ldrb	w1, [x26, x20]
  41dc98:	add	x20, x20, #0x1
  41dc9c:	ldr	x0, [sp, #144]
  41dca0:	bl	401cc0 <printf@plt>
  41dca4:	b	41d978 <ferror@plt+0x1bc38>
  41dca8:	adrp	x0, 444000 <warn@@Base+0xaa24>
  41dcac:	add	x0, x0, #0xa95
  41dcb0:	b	41da9c <ferror@plt+0x1bd5c>
  41dcb4:	adrp	x1, 447000 <warn@@Base+0xda24>
  41dcb8:	add	x1, x1, #0xc63
  41dcbc:	mov	w2, #0x5                   	// #5
  41dcc0:	mov	x19, #0x0                   	// #0
  41dcc4:	mov	x0, #0x0                   	// #0
  41dcc8:	bl	401c70 <dcgettext@plt>
  41dccc:	bl	401cc0 <printf@plt>
  41dcd0:	ldr	x0, [sp, #232]
  41dcd4:	cmp	x19, x0
  41dcd8:	b.cs	41d42c <ferror@plt+0x1b6ec>  // b.hs, b.nlast
  41dcdc:	ldr	x0, [sp, #256]
  41dce0:	ldrb	w1, [x0, x19]
  41dce4:	add	x19, x19, #0x1
  41dce8:	ldr	x0, [sp, #144]
  41dcec:	bl	401cc0 <printf@plt>
  41dcf0:	b	41dcd0 <ferror@plt+0x1bf90>
  41dcf4:	adrp	x1, 447000 <warn@@Base+0xda24>
  41dcf8:	mov	x0, x19
  41dcfc:	add	x1, x1, #0x5e5
  41dd00:	mov	x2, #0x7                   	// #7
  41dd04:	bl	401a50 <strncmp@plt>
  41dd08:	cbnz	w0, 41df08 <ferror@plt+0x1c1c8>
  41dd0c:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  41dd10:	mov	x19, #0x4                   	// #4
  41dd14:	mov	x28, #0x8                   	// #8
  41dd18:	ldr	w0, [x0, #1056]
  41dd1c:	ldr	x20, [sp, #232]
  41dd20:	cmp	w0, #0x0
  41dd24:	csel	x28, x19, x28, ne  // ne = any
  41dd28:	add	x0, x28, x28, lsl #1
  41dd2c:	cmp	x20, x0
  41dd30:	b.cc	41dee0 <ferror@plt+0x1c1a0>  // b.lo, b.ul, b.last
  41dd34:	adrp	x27, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  41dd38:	mov	w1, w28
  41dd3c:	ldr	x19, [sp, #256]
  41dd40:	ldr	x2, [x27, #648]
  41dd44:	mov	x0, x19
  41dd48:	add	x20, x19, x20
  41dd4c:	add	x19, x19, x28
  41dd50:	blr	x2
  41dd54:	str	x0, [sp, #104]
  41dd58:	ldr	x2, [x27, #648]
  41dd5c:	mov	w1, w28
  41dd60:	mov	x0, x19
  41dd64:	add	x19, x19, x28
  41dd68:	blr	x2
  41dd6c:	mov	x26, x0
  41dd70:	ldr	x2, [x27, #648]
  41dd74:	mov	x0, x19
  41dd78:	mov	w1, w28
  41dd7c:	add	x19, x19, x28
  41dd80:	blr	x2
  41dd84:	mov	x27, x0
  41dd88:	cmp	x20, x19
  41dd8c:	b.ls	41dee0 <ferror@plt+0x1c1a0>  // b.plast
  41dd90:	sub	x28, x20, x19
  41dd94:	mov	x0, x19
  41dd98:	mov	x1, x28
  41dd9c:	bl	401940 <strnlen@plt>
  41dda0:	cmp	x28, x0
  41dda4:	b.ls	41dee0 <ferror@plt+0x1c1a0>  // b.plast
  41dda8:	add	x0, x0, #0x1
  41ddac:	add	x21, x19, x0
  41ddb0:	cmp	x20, x21
  41ddb4:	b.ls	41dee0 <ferror@plt+0x1c1a0>  // b.plast
  41ddb8:	sub	x28, x20, x21
  41ddbc:	mov	x0, x21
  41ddc0:	mov	x1, x28
  41ddc4:	bl	401940 <strnlen@plt>
  41ddc8:	cmp	x28, x0
  41ddcc:	b.ls	41dee0 <ferror@plt+0x1c1a0>  // b.plast
  41ddd0:	add	x0, x0, #0x1
  41ddd4:	add	x28, x21, x0
  41ddd8:	cmp	x20, x28
  41dddc:	b.ls	41dee0 <ferror@plt+0x1c1a0>  // b.plast
  41dde0:	sub	x1, x20, x28
  41dde4:	mov	x0, x28
  41dde8:	str	x1, [sp, #128]
  41ddec:	bl	401940 <strnlen@plt>
  41ddf0:	ldr	x1, [sp, #128]
  41ddf4:	cmp	x1, x0
  41ddf8:	b.ls	41dee0 <ferror@plt+0x1c1a0>  // b.plast
  41ddfc:	add	x0, x0, #0x1
  41de00:	mov	w2, #0x5                   	// #5
  41de04:	add	x4, x28, x0
  41de08:	adrp	x1, 447000 <warn@@Base+0xda24>
  41de0c:	mov	x0, #0x0                   	// #0
  41de10:	add	x1, x1, #0xc7a
  41de14:	str	x4, [sp, #128]
  41de18:	bl	401c70 <dcgettext@plt>
  41de1c:	mov	x1, x19
  41de20:	bl	401cc0 <printf@plt>
  41de24:	mov	w2, #0x5                   	// #5
  41de28:	adrp	x1, 447000 <warn@@Base+0xda24>
  41de2c:	mov	x0, #0x0                   	// #0
  41de30:	add	x1, x1, #0xc8c
  41de34:	bl	401c70 <dcgettext@plt>
  41de38:	mov	x1, x21
  41de3c:	bl	401cc0 <printf@plt>
  41de40:	adrp	x1, 447000 <warn@@Base+0xda24>
  41de44:	add	x1, x1, #0xc9a
  41de48:	mov	w2, #0x5                   	// #5
  41de4c:	mov	x0, #0x0                   	// #0
  41de50:	bl	401c70 <dcgettext@plt>
  41de54:	bl	401cc0 <printf@plt>
  41de58:	ldr	x0, [sp, #104]
  41de5c:	mov	w1, #0x5                   	// #5
  41de60:	bl	4061a0 <ferror@plt+0x4460>
  41de64:	adrp	x1, 447000 <warn@@Base+0xda24>
  41de68:	add	x1, x1, #0xca9
  41de6c:	mov	w2, #0x5                   	// #5
  41de70:	mov	x0, #0x0                   	// #0
  41de74:	bl	401c70 <dcgettext@plt>
  41de78:	bl	401cc0 <printf@plt>
  41de7c:	mov	w1, #0x5                   	// #5
  41de80:	mov	x0, x26
  41de84:	bl	4061a0 <ferror@plt+0x4460>
  41de88:	adrp	x1, 447000 <warn@@Base+0xda24>
  41de8c:	add	x1, x1, #0xcb2
  41de90:	mov	w2, #0x5                   	// #5
  41de94:	mov	x0, #0x0                   	// #0
  41de98:	bl	401c70 <dcgettext@plt>
  41de9c:	bl	401cc0 <printf@plt>
  41dea0:	mov	w1, #0x5                   	// #5
  41dea4:	mov	x0, x27
  41dea8:	bl	4061a0 <ferror@plt+0x4460>
  41deac:	mov	w0, #0xa                   	// #10
  41deb0:	bl	401cf0 <putchar@plt>
  41deb4:	mov	w2, #0x5                   	// #5
  41deb8:	adrp	x1, 447000 <warn@@Base+0xda24>
  41debc:	mov	x0, #0x0                   	// #0
  41dec0:	add	x1, x1, #0xcc0
  41dec4:	bl	401c70 <dcgettext@plt>
  41dec8:	mov	x1, x28
  41decc:	bl	401cc0 <printf@plt>
  41ded0:	ldr	x4, [sp, #128]
  41ded4:	cmp	x20, x4
  41ded8:	cset	w0, eq  // eq = none
  41dedc:	b	41cb50 <ferror@plt+0x1ae10>
  41dee0:	adrp	x1, 447000 <warn@@Base+0xda24>
  41dee4:	add	x1, x1, #0xcd3
  41dee8:	mov	w2, #0x5                   	// #5
  41deec:	mov	x0, #0x0                   	// #0
  41def0:	bl	401c70 <dcgettext@plt>
  41def4:	bl	401cc0 <printf@plt>
  41def8:	adrp	x1, 447000 <warn@@Base+0xda24>
  41defc:	mov	w2, #0x5                   	// #5
  41df00:	add	x1, x1, #0xcf4
  41df04:	b	41d5d4 <ferror@plt+0x1b894>
  41df08:	adrp	x1, 447000 <warn@@Base+0xda24>
  41df0c:	mov	x0, x19
  41df10:	add	x1, x1, #0x43d
  41df14:	mov	x2, #0x4                   	// #4
  41df18:	bl	401a50 <strncmp@plt>
  41df1c:	cbnz	w0, 41e210 <ferror@plt+0x1c4d0>
  41df20:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  41df24:	mov	w7, #0x4                   	// #4
  41df28:	ldr	x1, [sp, #240]
  41df2c:	ldr	w0, [x0, #1056]
  41df30:	cmp	w0, #0x0
  41df34:	mov	w0, #0x8                   	// #8
  41df38:	csel	w19, w7, w0, ne  // ne = any
  41df3c:	mov	x0, #0x4c45                	// #19525
  41df40:	movk	x0, #0x4649, lsl #16
  41df44:	cmp	x1, x0
  41df48:	b.eq	41df58 <ferror@plt+0x1c218>  // b.none
  41df4c:	ldr	w0, [x26, #592]
  41df50:	cbz	w0, 41d37c <ferror@plt+0x1b63c>
  41df54:	b	41d42c <ferror@plt+0x1b6ec>
  41df58:	ldr	x21, [sp, #232]
  41df5c:	lsl	w2, w19, #1
  41df60:	mov	x20, x2
  41df64:	cmp	x21, w2, uxtw
  41df68:	b.cs	41df7c <ferror@plt+0x1c23c>  // b.hs, b.nlast
  41df6c:	adrp	x1, 447000 <warn@@Base+0xda24>
  41df70:	mov	w2, #0x5                   	// #5
  41df74:	add	x1, x1, #0xd26
  41df78:	b	41d5d4 <ferror@plt+0x1b894>
  41df7c:	ldr	x28, [sp, #256]
  41df80:	add	x0, x28, x21
  41df84:	str	x0, [sp, #104]
  41df88:	ldurb	w0, [x0, #-1]
  41df8c:	cbz	w0, 41dfa0 <ferror@plt+0x1c260>
  41df90:	adrp	x1, 447000 <warn@@Base+0xda24>
  41df94:	mov	w2, #0x5                   	// #5
  41df98:	add	x1, x1, #0xd51
  41df9c:	b	41d5d4 <ferror@plt+0x1b894>
  41dfa0:	adrp	x26, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  41dfa4:	mov	w1, w19
  41dfa8:	mov	x0, x28
  41dfac:	str	x2, [sp, #176]
  41dfb0:	ldr	x3, [x26, #648]
  41dfb4:	add	x28, x28, w19, uxtw
  41dfb8:	add	x21, x26, #0x288
  41dfbc:	blr	x3
  41dfc0:	mov	x7, x0
  41dfc4:	ldr	x3, [x26, #648]
  41dfc8:	mov	w9, w19
  41dfcc:	mov	w1, w19
  41dfd0:	mov	x0, x28
  41dfd4:	str	x9, [sp, #136]
  41dfd8:	str	x7, [sp, #168]
  41dfdc:	blr	x3
  41dfe0:	ldp	x7, x2, [sp, #168]
  41dfe4:	add	w3, w20, w19
  41dfe8:	mov	x26, x0
  41dfec:	mvn	x1, x2
  41dff0:	udiv	x1, x1, x3
  41dff4:	cmp	x7, x1
  41dff8:	b.hi	41e018 <ferror@plt+0x1c2d8>  // b.pmore
  41dffc:	ldr	x9, [sp, #136]
  41e000:	ldr	x0, [sp, #232]
  41e004:	mul	x27, x7, x9
  41e008:	add	x27, x27, x27, lsl #1
  41e00c:	add	x2, x2, x27
  41e010:	cmp	x0, x2
  41e014:	b.cs	41e028 <ferror@plt+0x1c2e8>  // b.hs, b.nlast
  41e018:	adrp	x1, 447000 <warn@@Base+0xda24>
  41e01c:	mov	w2, #0x5                   	// #5
  41e020:	add	x1, x1, #0xd7c
  41e024:	b	41d5d4 <ferror@plt+0x1b894>
  41e028:	adrp	x1, 447000 <warn@@Base+0xda24>
  41e02c:	add	x1, x1, #0xdb4
  41e030:	mov	w2, #0x5                   	// #5
  41e034:	add	x28, x28, x9
  41e038:	mov	x0, #0x0                   	// #0
  41e03c:	stp	x9, x7, [sp, #184]
  41e040:	bl	401c70 <dcgettext@plt>
  41e044:	bl	401cc0 <printf@plt>
  41e048:	mov	w1, #0x1                   	// #1
  41e04c:	mov	x0, x26
  41e050:	bl	4061a0 <ferror@plt+0x4460>
  41e054:	mov	w0, #0xa                   	// #10
  41e058:	bl	401cf0 <putchar@plt>
  41e05c:	mov	w2, #0x5                   	// #5
  41e060:	adrp	x1, 447000 <warn@@Base+0xda24>
  41e064:	mov	x0, #0x0                   	// #0
  41e068:	add	x1, x1, #0xdc4
  41e06c:	bl	401c70 <dcgettext@plt>
  41e070:	mov	x10, x0
  41e074:	mov	w2, #0x5                   	// #5
  41e078:	adrp	x1, 447000 <warn@@Base+0xda24>
  41e07c:	mov	x0, #0x0                   	// #0
  41e080:	add	x1, x1, #0xdd3
  41e084:	str	x10, [sp, #176]
  41e088:	bl	401c70 <dcgettext@plt>
  41e08c:	add	w5, w20, #0x4
  41e090:	mov	x11, x0
  41e094:	mov	w2, #0x5                   	// #5
  41e098:	adrp	x1, 447000 <warn@@Base+0xda24>
  41e09c:	mov	x0, #0x0                   	// #0
  41e0a0:	add	x1, x1, #0xdd9
  41e0a4:	str	w5, [sp, #136]
  41e0a8:	str	x11, [sp, #168]
  41e0ac:	bl	401c70 <dcgettext@plt>
  41e0b0:	mov	w2, #0x5                   	// #5
  41e0b4:	mov	x26, x0
  41e0b8:	adrp	x1, 447000 <warn@@Base+0xda24>
  41e0bc:	mov	x0, #0x0                   	// #0
  41e0c0:	add	x1, x1, #0xddd
  41e0c4:	bl	401c70 <dcgettext@plt>
  41e0c8:	ldp	x11, x10, [sp, #168]
  41e0cc:	mov	x6, x0
  41e0d0:	ldr	w5, [sp, #136]
  41e0d4:	mov	x4, x26
  41e0d8:	add	w1, w20, #0x2
  41e0dc:	adrp	x26, 447000 <warn@@Base+0xda24>
  41e0e0:	mov	w3, w5
  41e0e4:	add	x20, x28, x27
  41e0e8:	add	x26, x26, #0xe17
  41e0ec:	adrp	x27, 442000 <warn@@Base+0x8a24>
  41e0f0:	mov	x2, x11
  41e0f4:	mov	x0, x10
  41e0f8:	bl	401cc0 <printf@plt>
  41e0fc:	add	x27, x27, #0x49f
  41e100:	ldr	x9, [sp, #184]
  41e104:	add	x28, x28, x9
  41e108:	lsl	x0, x9, #1
  41e10c:	str	x0, [sp, #136]
  41e110:	ldr	x7, [sp, #192]
  41e114:	sub	x2, x28, x9
  41e118:	sub	x7, x7, #0x1
  41e11c:	cmn	x7, #0x1
  41e120:	b.eq	41d37c <ferror@plt+0x1b63c>  // b.none
  41e124:	ldr	x0, [sp, #104]
  41e128:	cmp	x20, x0
  41e12c:	b.ne	41e140 <ferror@plt+0x1c400>  // b.any
  41e130:	adrp	x1, 447000 <warn@@Base+0xda24>
  41e134:	mov	w2, #0x5                   	// #5
  41e138:	add	x1, x1, #0xde9
  41e13c:	b	41d5d4 <ferror@plt+0x1b894>
  41e140:	ldr	x3, [x21]
  41e144:	mov	x0, x2
  41e148:	mov	w1, w19
  41e14c:	str	x2, [sp, #168]
  41e150:	stp	x7, x9, [sp, #192]
  41e154:	blr	x3
  41e158:	ldr	x3, [x21]
  41e15c:	mov	x4, x0
  41e160:	mov	w1, w19
  41e164:	mov	x0, x28
  41e168:	str	x4, [sp, #184]
  41e16c:	blr	x3
  41e170:	mov	x3, x0
  41e174:	ldr	x0, [sp, #136]
  41e178:	mov	w1, w19
  41e17c:	ldr	x2, [sp, #168]
  41e180:	str	x3, [sp, #176]
  41e184:	add	x28, x2, x0
  41e188:	ldr	x2, [x21]
  41e18c:	mov	x0, x28
  41e190:	blr	x2
  41e194:	mov	x2, x0
  41e198:	mov	x0, x27
  41e19c:	str	x2, [sp, #168]
  41e1a0:	bl	401cc0 <printf@plt>
  41e1a4:	ldr	x4, [sp, #184]
  41e1a8:	mov	w1, #0x5                   	// #5
  41e1ac:	mov	x0, x4
  41e1b0:	bl	4061a0 <ferror@plt+0x4460>
  41e1b4:	ldr	x0, [sp, #128]
  41e1b8:	bl	401cc0 <printf@plt>
  41e1bc:	ldr	x3, [sp, #176]
  41e1c0:	mov	w1, #0x5                   	// #5
  41e1c4:	mov	x0, x3
  41e1c8:	bl	4061a0 <ferror@plt+0x4460>
  41e1cc:	ldr	x0, [sp, #128]
  41e1d0:	bl	401cc0 <printf@plt>
  41e1d4:	ldr	x2, [sp, #168]
  41e1d8:	mov	w1, #0x5                   	// #5
  41e1dc:	mov	x0, x2
  41e1e0:	bl	4061a0 <ferror@plt+0x4460>
  41e1e4:	mov	x1, x20
  41e1e8:	mov	x0, x26
  41e1ec:	bl	401cc0 <printf@plt>
  41e1f0:	mov	x0, x20
  41e1f4:	bl	401900 <strlen@plt>
  41e1f8:	add	x0, x0, #0x1
  41e1fc:	add	x20, x20, x0
  41e200:	ldr	x0, [sp, #136]
  41e204:	ldr	x9, [sp, #200]
  41e208:	add	x28, x28, x0
  41e20c:	b	41e110 <ferror@plt+0x1c3d0>
  41e210:	ldr	x1, [sp, #136]
  41e214:	mov	x0, x19
  41e218:	mov	x2, #0x2                   	// #2
  41e21c:	bl	401a50 <strncmp@plt>
  41e220:	ldr	x20, [sp, #232]
  41e224:	cbnz	w0, 41e238 <ferror@plt+0x1c4f8>
  41e228:	ldrb	w1, [x19, #2]
  41e22c:	mov	x0, x28
  41e230:	bl	401c00 <strchr@plt>
  41e234:	cbnz	x0, 41e248 <ferror@plt+0x1c508>
  41e238:	ldrb	w1, [x19]
  41e23c:	mov	x0, x28
  41e240:	bl	401c00 <strchr@plt>
  41e244:	cbz	x0, 41e518 <ferror@plt+0x1c7d8>
  41e248:	ldr	x21, [sp, #240]
  41e24c:	sub	x0, x21, #0x100
  41e250:	cmp	x0, #0x1
  41e254:	b.hi	41e518 <ferror@plt+0x1c7d8>  // b.pmore
  41e258:	cmp	x20, #0x8
  41e25c:	b.eq	41e48c <ferror@plt+0x1c74c>  // b.none
  41e260:	b.hi	41e2a8 <ferror@plt+0x1c568>  // b.pmore
  41e264:	cbz	x20, 41e2dc <ferror@plt+0x1c59c>
  41e268:	cmp	x20, #0x4
  41e26c:	b.eq	41e328 <ferror@plt+0x1c5e8>  // b.none
  41e270:	mov	w2, #0x5                   	// #5
  41e274:	adrp	x1, 447000 <warn@@Base+0xda24>
  41e278:	mov	x0, #0x0                   	// #0
  41e27c:	add	x1, x1, #0xe6e
  41e280:	bl	401c70 <dcgettext@plt>
  41e284:	ldr	x1, [sp, #232]
  41e288:	bl	4390e8 <error@@Base>
  41e28c:	adrp	x1, 447000 <warn@@Base+0xda24>
  41e290:	add	x1, x1, #0xe93
  41e294:	mov	w2, #0x5                   	// #5
  41e298:	mov	x0, #0x0                   	// #0
  41e29c:	bl	401c70 <dcgettext@plt>
  41e2a0:	bl	401cc0 <printf@plt>
  41e2a4:	b	41d198 <ferror@plt+0x1b458>
  41e2a8:	cmp	x20, #0x10
  41e2ac:	b.ne	41e270 <ferror@plt+0x1c530>  // b.any
  41e2b0:	adrp	x20, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  41e2b4:	mov	w1, #0x8                   	// #8
  41e2b8:	ldr	x0, [sp, #256]
  41e2bc:	ldr	x2, [x20, #648]
  41e2c0:	blr	x2
  41e2c4:	mov	x19, x0
  41e2c8:	ldr	x0, [sp, #256]
  41e2cc:	mov	w1, #0x8                   	// #8
  41e2d0:	ldr	x2, [x20, #648]
  41e2d4:	add	x0, x0, #0x8
  41e2d8:	b	41e4c0 <ferror@plt+0x1c780>
  41e2dc:	adrp	x0, 48c000 <stdout@@GLIBC_2.17+0xbf0>
  41e2e0:	cmp	x21, #0x100
  41e2e4:	add	x0, x0, #0x520
  41e2e8:	b.ne	41e308 <ferror@plt+0x1c5c8>  // b.any
  41e2ec:	ldp	x20, x19, [x0, #232]
  41e2f0:	cmp	x20, x19
  41e2f4:	mov	w2, #0x5                   	// #5
  41e2f8:	b.ls	41e310 <ferror@plt+0x1c5d0>  // b.plast
  41e2fc:	adrp	x1, 447000 <warn@@Base+0xda24>
  41e300:	add	x1, x1, #0xe24
  41e304:	b	41d7f0 <ferror@plt+0x1bab0>
  41e308:	ldp	x20, x19, [x0, #248]
  41e30c:	b	41e2f0 <ferror@plt+0x1c5b0>
  41e310:	adrp	x1, 447000 <warn@@Base+0xda24>
  41e314:	mov	x0, #0x0                   	// #0
  41e318:	add	x1, x1, #0xe4d
  41e31c:	bl	401c70 <dcgettext@plt>
  41e320:	mov	x1, x19
  41e324:	b	41d348 <ferror@plt+0x1b608>
  41e328:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  41e32c:	mov	w1, w20
  41e330:	ldr	x2, [x0, #648]
  41e334:	ldr	x0, [sp, #256]
  41e338:	blr	x2
  41e33c:	mov	x19, x0
  41e340:	mov	x20, #0x0                   	// #0
  41e344:	cmp	x21, #0x100
  41e348:	add	x3, sp, #0xd8
  41e34c:	cset	w26, eq  // eq = none
  41e350:	mov	x1, x19
  41e354:	mov	w2, w26
  41e358:	mov	x0, x23
  41e35c:	str	xzr, [sp, #216]
  41e360:	bl	4053e8 <ferror@plt+0x36a8>
  41e364:	cmp	x0, #0x0
  41e368:	mov	x27, x0
  41e36c:	ccmp	w26, #0x0, #0x4, eq  // eq = none
  41e370:	b.eq	41e38c <ferror@plt+0x1c64c>  // b.none
  41e374:	add	x3, sp, #0xd8
  41e378:	add	x1, x19, #0x2
  41e37c:	mov	x0, x23
  41e380:	mov	w2, #0x1                   	// #1
  41e384:	bl	4053e8 <ferror@plt+0x36a8>
  41e388:	mov	x27, x0
  41e38c:	cmp	x20, #0x0
  41e390:	ccmp	x27, #0x0, #0x4, eq  // eq = none
  41e394:	b.eq	41e3a4 <ferror@plt+0x1c664>  // b.none
  41e398:	ldr	x20, [x27, #8]
  41e39c:	cbz	x20, 41e3a4 <ferror@plt+0x1c664>
  41e3a0:	add	x20, x20, x19
  41e3a4:	adrp	x26, 48c000 <stdout@@GLIBC_2.17+0xbf0>
  41e3a8:	adrp	x28, 447000 <warn@@Base+0xda24>
  41e3ac:	cmp	x21, #0x100
  41e3b0:	add	x26, x26, #0x520
  41e3b4:	add	x28, x28, #0xed7
  41e3b8:	b.ne	41e4d4 <ferror@plt+0x1c794>  // b.any
  41e3bc:	ldr	x21, [x26, #232]
  41e3c0:	sub	x0, x21, #0x1
  41e3c4:	cmn	x0, #0x11
  41e3c8:	b.hi	41e424 <ferror@plt+0x1c6e4>  // b.pmore
  41e3cc:	add	x0, x21, #0xf
  41e3d0:	and	x0, x0, #0xfffffffffffffff0
  41e3d4:	cmp	x19, x0
  41e3d8:	b.ls	41e424 <ferror@plt+0x1c6e4>  // b.plast
  41e3dc:	mov	x1, x19
  41e3e0:	mov	x0, x23
  41e3e4:	bl	402a94 <ferror@plt+0xd54>
  41e3e8:	mov	x7, x0
  41e3ec:	mov	x1, x21
  41e3f0:	mov	x0, x23
  41e3f4:	bl	402a94 <ferror@plt+0xd54>
  41e3f8:	cmp	x7, #0x0
  41e3fc:	ccmp	x7, x0, #0x0, ne  // ne = any
  41e400:	b.ne	41e424 <ferror@plt+0x1c6e4>  // b.any
  41e404:	mov	w2, #0x5                   	// #5
  41e408:	adrp	x1, 447000 <warn@@Base+0xda24>
  41e40c:	mov	x0, #0x0                   	// #0
  41e410:	add	x1, x1, #0xea8
  41e414:	bl	401c70 <dcgettext@plt>
  41e418:	sub	x2, x19, #0x1
  41e41c:	add	x1, x21, #0x1
  41e420:	bl	4395dc <warn@@Base>
  41e424:	mov	w2, #0x5                   	// #5
  41e428:	mov	x1, x28
  41e42c:	mov	x0, #0x0                   	// #0
  41e430:	bl	401c70 <dcgettext@plt>
  41e434:	mov	x1, x19
  41e438:	bl	401cc0 <printf@plt>
  41e43c:	str	x19, [x26, #240]
  41e440:	cbz	x20, 41e464 <ferror@plt+0x1c724>
  41e444:	mov	w2, #0x5                   	// #5
  41e448:	adrp	x1, 447000 <warn@@Base+0xda24>
  41e44c:	mov	x0, #0x0                   	// #0
  41e450:	add	x1, x1, #0xef7
  41e454:	bl	401c70 <dcgettext@plt>
  41e458:	mov	x1, x20
  41e45c:	bl	401cc0 <printf@plt>
  41e460:	str	x20, [x26, #232]
  41e464:	cbz	x27, 41d42c <ferror@plt+0x1b6ec>
  41e468:	ldr	x0, [sp, #216]
  41e46c:	cbz	x0, 41d42c <ferror@plt+0x1b6ec>
  41e470:	mov	w2, #0x5                   	// #5
  41e474:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  41e478:	mov	x0, #0x0                   	// #0
  41e47c:	add	x1, x1, #0x636
  41e480:	bl	401c70 <dcgettext@plt>
  41e484:	ldr	x1, [sp, #216]
  41e488:	b	41d8a4 <ferror@plt+0x1bb64>
  41e48c:	adrp	x1, 48b000 <warn@@Base+0x51a24>
  41e490:	adrp	x26, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  41e494:	ldr	x0, [sp, #256]
  41e498:	ldr	w1, [x1, #1056]
  41e49c:	ldr	x2, [x26, #648]
  41e4a0:	cbz	w1, 41e4cc <ferror@plt+0x1c78c>
  41e4a4:	mov	w1, #0x4                   	// #4
  41e4a8:	blr	x2
  41e4ac:	mov	x19, x0
  41e4b0:	mov	w1, #0x4                   	// #4
  41e4b4:	ldr	x0, [sp, #256]
  41e4b8:	ldr	x2, [x26, #648]
  41e4bc:	add	x0, x0, #0x4
  41e4c0:	blr	x2
  41e4c4:	mov	x20, x0
  41e4c8:	b	41e344 <ferror@plt+0x1c604>
  41e4cc:	mov	w1, w20
  41e4d0:	b	41e338 <ferror@plt+0x1c5f8>
  41e4d4:	mov	w2, #0x5                   	// #5
  41e4d8:	mov	x1, x28
  41e4dc:	mov	x0, #0x0                   	// #0
  41e4e0:	bl	401c70 <dcgettext@plt>
  41e4e4:	mov	x1, x19
  41e4e8:	bl	401cc0 <printf@plt>
  41e4ec:	str	x19, [x26, #256]
  41e4f0:	cbz	x20, 41e464 <ferror@plt+0x1c724>
  41e4f4:	mov	w2, #0x5                   	// #5
  41e4f8:	adrp	x1, 447000 <warn@@Base+0xda24>
  41e4fc:	mov	x0, #0x0                   	// #0
  41e500:	add	x1, x1, #0xef7
  41e504:	bl	401c70 <dcgettext@plt>
  41e508:	mov	x1, x20
  41e50c:	bl	401cc0 <printf@plt>
  41e510:	str	x20, [x26, #248]
  41e514:	b	41e464 <ferror@plt+0x1c724>
  41e518:	cbz	x20, 41df4c <ferror@plt+0x1c20c>
  41e51c:	adrp	x1, 447000 <warn@@Base+0xda24>
  41e520:	add	x1, x1, #0xf00
  41e524:	mov	w2, #0x5                   	// #5
  41e528:	mov	x19, #0x0                   	// #0
  41e52c:	mov	x0, #0x0                   	// #0
  41e530:	bl	401c70 <dcgettext@plt>
  41e534:	bl	401cc0 <printf@plt>
  41e538:	ldr	x0, [sp, #232]
  41e53c:	cmp	x19, x0
  41e540:	b.cc	41e558 <ferror@plt+0x1c818>  // b.lo, b.ul, b.last
  41e544:	ldr	w0, [x26, #592]
  41e548:	cbnz	w0, 41d42c <ferror@plt+0x1b6ec>
  41e54c:	mov	w0, #0xa                   	// #10
  41e550:	bl	401cf0 <putchar@plt>
  41e554:	b	41df4c <ferror@plt+0x1c20c>
  41e558:	ldr	x0, [sp, #256]
  41e55c:	ldrb	w1, [x0, x19]
  41e560:	add	x19, x19, #0x1
  41e564:	ldr	x0, [sp, #144]
  41e568:	bl	401cc0 <printf@plt>
  41e56c:	b	41e538 <ferror@plt+0x1c7f8>
  41e570:	cmp	w28, w2
  41e574:	b.eq	41e660 <ferror@plt+0x1c920>  // b.none
  41e578:	b.hi	41e5b0 <ferror@plt+0x1c870>  // b.pmore
  41e57c:	mov	w0, #0xc0000001            	// #-1073741823
  41e580:	cmp	w28, w0
  41e584:	b.eq	41e660 <ferror@plt+0x1c920>  // b.none
  41e588:	add	w0, w0, #0x1
  41e58c:	cmp	w28, w0
  41e590:	b.eq	41e604 <ferror@plt+0x1c8c4>  // b.none
  41e594:	mov	w0, #0xc0000000            	// #-1073741824
  41e598:	cmp	w28, w0
  41e59c:	b.ne	41d958 <ferror@plt+0x1bc18>  // b.any
  41e5a0:	adrp	x1, 447000 <warn@@Base+0xda24>
  41e5a4:	mov	w2, #0x5                   	// #5
  41e5a8:	add	x1, x1, #0xb90
  41e5ac:	b	41db0c <ferror@plt+0x1bdcc>
  41e5b0:	mov	w0, #0xc0010000            	// #-1073676288
  41e5b4:	cmp	w28, w0
  41e5b8:	b.eq	41e5a0 <ferror@plt+0x1c860>  // b.none
  41e5bc:	add	w0, w0, #0x1
  41e5c0:	cmp	w28, w0
  41e5c4:	b.eq	41db00 <ferror@plt+0x1bdc0>  // b.none
  41e5c8:	mov	w0, #0x8001                	// #32769
  41e5cc:	movk	w0, #0xc000, lsl #16
  41e5d0:	cmp	w28, w0
  41e5d4:	b.ne	41d958 <ferror@plt+0x1bc18>  // b.any
  41e5d8:	adrp	x1, 447000 <warn@@Base+0xda24>
  41e5dc:	mov	w2, #0x5                   	// #5
  41e5e0:	add	x1, x1, #0xf8d
  41e5e4:	b	41db0c <ferror@plt+0x1bdcc>
  41e5e8:	ldrh	w0, [x23, #80]
  41e5ec:	adrp	x21, 446000 <warn@@Base+0xca24>
  41e5f0:	ldr	w1, [sp, #240]
  41e5f4:	add	x21, x21, #0xf9a
  41e5f8:	bl	40a9dc <ferror@plt+0x8c9c>
  41e5fc:	mov	x19, x0
  41e600:	b	41c814 <ferror@plt+0x1aad4>
  41e604:	adrp	x1, 447000 <warn@@Base+0xda24>
  41e608:	mov	w2, #0x5                   	// #5
  41e60c:	add	x1, x1, #0xf23
  41e610:	b	41db0c <ferror@plt+0x1bdcc>
  41e614:	adrp	x0, 447000 <warn@@Base+0xda24>
  41e618:	add	x0, x0, #0xf47
  41e61c:	bl	401cc0 <printf@plt>
  41e620:	cbz	w20, 41da4c <ferror@plt+0x1bd0c>
  41e624:	adrp	x20, 447000 <warn@@Base+0xda24>
  41e628:	adrp	x0, 440000 <warn@@Base+0x6a24>
  41e62c:	add	x20, x20, #0xb4a
  41e630:	add	x0, x0, #0x2f8
  41e634:	str	x0, [sp, #128]
  41e638:	b	41dabc <ferror@plt+0x1bd7c>
  41e63c:	adrp	x0, 447000 <warn@@Base+0xda24>
  41e640:	add	x0, x0, #0xf7c
  41e644:	b	41da08 <ferror@plt+0x1bcc8>
  41e648:	adrp	x0, 447000 <warn@@Base+0xda24>
  41e64c:	add	x0, x0, #0xbb5
  41e650:	bl	401cc0 <printf@plt>
  41e654:	mov	w0, w20
  41e658:	bl	413ba8 <ferror@plt+0x11e68>
  41e65c:	b	41da64 <ferror@plt+0x1bd24>
  41e660:	adrp	x1, 447000 <warn@@Base+0xda24>
  41e664:	mov	w2, #0x5                   	// #5
  41e668:	add	x1, x1, #0xf55
  41e66c:	b	41db0c <ferror@plt+0x1bdcc>
  41e670:	adrp	x0, 447000 <warn@@Base+0xda24>
  41e674:	add	x0, x0, #0xf7c
  41e678:	b	41e650 <ferror@plt+0x1c910>
  41e67c:	stp	x29, x30, [sp, #-48]!
  41e680:	mov	x29, sp
  41e684:	stp	x19, x20, [sp, #16]
  41e688:	mov	x20, x0
  41e68c:	stp	x21, x22, [sp, #32]
  41e690:	bl	40cdf0 <ferror@plt+0xb0b0>
  41e694:	cbz	w0, 41e700 <ferror@plt+0x1c9c0>
  41e698:	ldr	x19, [x20, #120]
  41e69c:	mov	w21, #0x1                   	// #1
  41e6a0:	mov	w22, #0x0                   	// #0
  41e6a4:	ldr	w0, [x20, #92]
  41e6a8:	cmp	w22, w0
  41e6ac:	b.cc	41e6c4 <ferror@plt+0x1c984>  // b.lo, b.ul, b.last
  41e6b0:	mov	w0, w21
  41e6b4:	ldp	x19, x20, [sp, #16]
  41e6b8:	ldp	x21, x22, [sp, #32]
  41e6bc:	ldp	x29, x30, [sp], #48
  41e6c0:	ret
  41e6c4:	ldr	x0, [x19]
  41e6c8:	cmp	x0, #0x4
  41e6cc:	b.ne	41e6f4 <ferror@plt+0x1c9b4>  // b.any
  41e6d0:	ldr	x3, [x19, #40]
  41e6d4:	cbz	x3, 41e6f0 <ferror@plt+0x1c9b0>
  41e6d8:	ldr	x2, [x19, #16]
  41e6dc:	mov	x0, x20
  41e6e0:	ldr	x4, [x19, #56]
  41e6e4:	mov	x1, #0x0                   	// #0
  41e6e8:	bl	41c320 <ferror@plt+0x1a5e0>
  41e6ec:	cbnz	w0, 41e6f4 <ferror@plt+0x1c9b4>
  41e6f0:	mov	w21, #0x0                   	// #0
  41e6f4:	add	w22, w22, #0x1
  41e6f8:	add	x19, x19, #0x40
  41e6fc:	b	41e6a4 <ferror@plt+0x1c964>
  41e700:	mov	w21, #0x1                   	// #1
  41e704:	b	41e6b0 <ferror@plt+0x1c970>
  41e708:	cbz	x0, 41e728 <ferror@plt+0x1c9e8>
  41e70c:	ldr	x2, [x0, #64]
  41e710:	cbz	x2, 41e728 <ferror@plt+0x1c9e8>
  41e714:	ldr	x0, [x0, #72]
  41e718:	mov	x3, #0x18                  	// #24
  41e71c:	madd	x0, x0, x3, x2
  41e720:	cmp	x0, x2
  41e724:	b.hi	41e730 <ferror@plt+0x1c9f0>  // b.pmore
  41e728:	mov	w0, #0x0                   	// #0
  41e72c:	ret
  41e730:	ldr	x3, [x2]
  41e734:	cmp	x3, x1
  41e738:	b.eq	41e744 <ferror@plt+0x1ca04>  // b.none
  41e73c:	add	x2, x2, #0x18
  41e740:	b	41e720 <ferror@plt+0x1c9e0>
  41e744:	mov	w0, #0x1                   	// #1
  41e748:	b	41e72c <ferror@plt+0x1c9ec>
  41e74c:	stp	x29, x30, [sp, #-32]!
  41e750:	mov	w0, w0
  41e754:	mov	x1, #0x70                  	// #112
  41e758:	mov	x29, sp
  41e75c:	str	x19, [sp, #16]
  41e760:	adrp	x19, 48a000 <warn@@Base+0x50a24>
  41e764:	add	x19, x19, #0x120
  41e768:	madd	x19, x0, x1, x19
  41e76c:	ldr	x0, [x19, #32]
  41e770:	cbz	x0, 41e790 <ferror@plt+0x1ca50>
  41e774:	bl	401bd0 <free@plt>
  41e778:	stp	xzr, xzr, [x19, #32]
  41e77c:	ldr	x0, [x19, #64]
  41e780:	str	xzr, [x19, #48]
  41e784:	cbz	x0, 41e790 <ferror@plt+0x1ca50>
  41e788:	bl	401bd0 <free@plt>
  41e78c:	stp	xzr, xzr, [x19, #64]
  41e790:	ldr	x19, [sp, #16]
  41e794:	ldp	x29, x30, [sp], #32
  41e798:	ret
  41e79c:	stp	x29, x30, [sp, #-80]!
  41e7a0:	mov	x29, sp
  41e7a4:	stp	x21, x22, [sp, #32]
  41e7a8:	mov	w21, w0
  41e7ac:	ldr	x0, [x1, #112]
  41e7b0:	stp	x19, x20, [sp, #16]
  41e7b4:	stp	x23, x24, [sp, #48]
  41e7b8:	str	x25, [sp, #64]
  41e7bc:	cbz	x0, 41e8d0 <ferror@plt+0x1cb90>
  41e7c0:	mov	x19, x1
  41e7c4:	ldr	x1, [x1, #128]
  41e7c8:	cbnz	x1, 41e834 <ferror@plt+0x1caf4>
  41e7cc:	ldr	w20, [x19, #104]
  41e7d0:	cbz	w20, 41e834 <ferror@plt+0x1caf4>
  41e7d4:	ldr	w1, [x19, #100]
  41e7d8:	cmp	w20, w1
  41e7dc:	b.cs	41e834 <ferror@plt+0x1caf4>  // b.hs, b.nlast
  41e7e0:	mov	w1, #0x50                  	// #80
  41e7e4:	umaddl	x20, w20, w1, x0
  41e7e8:	ldr	x22, [x20, #32]
  41e7ec:	cbz	x22, 41e834 <ferror@plt+0x1caf4>
  41e7f0:	ldr	x23, [x20, #24]
  41e7f4:	mov	w2, #0x5                   	// #5
  41e7f8:	adrp	x1, 443000 <warn@@Base+0x9a24>
  41e7fc:	mov	x0, #0x0                   	// #0
  41e800:	add	x1, x1, #0x14c
  41e804:	bl	401c70 <dcgettext@plt>
  41e808:	mov	x4, x22
  41e80c:	mov	x5, x0
  41e810:	mov	x2, x23
  41e814:	mov	x1, x19
  41e818:	mov	x3, #0x1                   	// #1
  41e81c:	mov	x0, #0x0                   	// #0
  41e820:	bl	4032f0 <ferror@plt+0x15b0>
  41e824:	str	x0, [x19, #128]
  41e828:	cbz	x0, 41e89c <ferror@plt+0x1cb5c>
  41e82c:	ldr	x0, [x20, #32]
  41e830:	str	x0, [x19, #136]
  41e834:	adrp	x0, 48c000 <stdout@@GLIBC_2.17+0xbf0>
  41e838:	mov	w22, w21
  41e83c:	adrp	x23, 48a000 <warn@@Base+0x50a24>
  41e840:	add	x23, x23, #0x120
  41e844:	ldr	x25, [x0, #1576]
  41e848:	mov	x0, #0x70                  	// #112
  41e84c:	mul	x22, x22, x0
  41e850:	mov	x2, x25
  41e854:	mov	x0, x19
  41e858:	add	x24, x23, x22
  41e85c:	ldr	x1, [x23, x22]
  41e860:	bl	40af74 <ferror@plt+0x9234>
  41e864:	mov	x20, x0
  41e868:	cbz	x0, 41e8a4 <ferror@plt+0x1cb64>
  41e86c:	ldr	x0, [x23, x22]
  41e870:	str	x0, [x24, #16]
  41e874:	cbnz	x25, 41e8c4 <ferror@plt+0x1cb84>
  41e878:	mov	x2, x19
  41e87c:	mov	x1, x20
  41e880:	mov	w0, w21
  41e884:	ldp	x19, x20, [sp, #16]
  41e888:	ldp	x21, x22, [sp, #32]
  41e88c:	ldp	x23, x24, [sp, #48]
  41e890:	ldr	x25, [sp, #64]
  41e894:	ldp	x29, x30, [sp], #80
  41e898:	b	41bd00 <ferror@plt+0x19fc0>
  41e89c:	mov	x0, #0x0                   	// #0
  41e8a0:	b	41e830 <ferror@plt+0x1caf0>
  41e8a4:	ldr	x1, [x24, #8]
  41e8a8:	mov	x2, x25
  41e8ac:	mov	x0, x19
  41e8b0:	bl	40af74 <ferror@plt+0x9234>
  41e8b4:	mov	x20, x0
  41e8b8:	cbz	x0, 41e8d0 <ferror@plt+0x1cb90>
  41e8bc:	ldr	x0, [x24, #8]
  41e8c0:	b	41e870 <ferror@plt+0x1cb30>
  41e8c4:	mov	w0, w21
  41e8c8:	bl	41e74c <ferror@plt+0x1ca0c>
  41e8cc:	b	41e878 <ferror@plt+0x1cb38>
  41e8d0:	mov	w0, #0x0                   	// #0
  41e8d4:	ldp	x19, x20, [sp, #16]
  41e8d8:	ldp	x21, x22, [sp, #32]
  41e8dc:	ldp	x23, x24, [sp, #48]
  41e8e0:	ldr	x25, [sp, #64]
  41e8e4:	ldp	x29, x30, [sp], #80
  41e8e8:	ret
  41e8ec:	stp	x29, x30, [sp, #-368]!
  41e8f0:	mov	x29, sp
  41e8f4:	stp	x19, x20, [sp, #16]
  41e8f8:	mov	x19, x0
  41e8fc:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  41e900:	stp	x21, x22, [sp, #32]
  41e904:	adrp	x22, 43d000 <warn@@Base+0x3a24>
  41e908:	add	x22, x22, #0xbce
  41e90c:	ldr	x20, [x0, #4088]
  41e910:	stp	x23, x24, [sp, #48]
  41e914:	adrp	x23, 43d000 <warn@@Base+0x3a24>
  41e918:	add	x23, x23, #0xbc1
  41e91c:	stp	x25, x26, [sp, #64]
  41e920:	stp	x27, x28, [sp, #80]
  41e924:	cbnz	x20, 41ea48 <ferror@plt+0x1cd08>
  41e928:	ldr	x20, [x19, #112]
  41e92c:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  41e930:	mov	w24, #0x1                   	// #1
  41e934:	add	x0, x0, #0xcc4
  41e938:	mov	w26, #0x0                   	// #0
  41e93c:	str	x0, [sp, #144]
  41e940:	ldr	w1, [x19, #100]
  41e944:	ldr	w0, [x19, #152]
  41e948:	cmp	w26, w1
  41e94c:	b.cc	41f470 <ferror@plt+0x1d730>  // b.lo, b.ul, b.last
  41e950:	adrp	x20, 448000 <warn@@Base+0xea24>
  41e954:	add	x20, x20, #0x200
  41e958:	ldr	w0, [x19, #152]
  41e95c:	cmp	w26, w0
  41e960:	b.cs	41f478 <ferror@plt+0x1d738>  // b.hs, b.nlast
  41e964:	ldr	x0, [x19, #144]
  41e968:	ldrb	w0, [x0, w26, uxtw]
  41e96c:	cbz	w0, 41e98c <ferror@plt+0x1cc4c>
  41e970:	mov	w2, #0x5                   	// #5
  41e974:	mov	w24, #0x0                   	// #0
  41e978:	mov	x1, x20
  41e97c:	mov	x0, #0x0                   	// #0
  41e980:	bl	401c70 <dcgettext@plt>
  41e984:	mov	w1, w26
  41e988:	bl	4395dc <warn@@Base>
  41e98c:	add	w26, w26, #0x1
  41e990:	b	41e958 <ferror@plt+0x1cc18>
  41e994:	ldr	x2, [x19, #112]
  41e998:	umull	x1, w21, w25
  41e99c:	cmn	x2, x1
  41e9a0:	b.ne	41e9b8 <ferror@plt+0x1cc78>  // b.any
  41e9a4:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  41e9a8:	add	x1, x1, #0xbba
  41e9ac:	mov	w2, #0x5                   	// #5
  41e9b0:	mov	x0, #0x0                   	// #0
  41e9b4:	b	41e9c8 <ferror@plt+0x1cc88>
  41e9b8:	ldr	x0, [x19, #128]
  41e9bc:	cbnz	x0, 41ea24 <ferror@plt+0x1cce4>
  41e9c0:	mov	x1, x23
  41e9c4:	mov	w2, #0x5                   	// #5
  41e9c8:	bl	401c70 <dcgettext@plt>
  41e9cc:	ldr	x1, [x20]
  41e9d0:	bl	401bb0 <strcmp@plt>
  41e9d4:	cbnz	w0, 41e9ec <ferror@plt+0x1ccac>
  41e9d8:	ldrb	w2, [x20, #8]
  41e9dc:	mov	w24, #0x1                   	// #1
  41e9e0:	mov	w1, w21
  41e9e4:	mov	x0, x19
  41e9e8:	bl	405fd4 <ferror@plt+0x4294>
  41e9ec:	add	w21, w21, #0x1
  41e9f0:	ldr	w0, [x19, #100]
  41e9f4:	cmp	w21, w0
  41e9f8:	b.cc	41e994 <ferror@plt+0x1cc54>  // b.lo, b.ul, b.last
  41e9fc:	cbnz	w24, 41ea1c <ferror@plt+0x1ccdc>
  41ea00:	mov	w2, #0x5                   	// #5
  41ea04:	adrp	x1, 447000 <warn@@Base+0xda24>
  41ea08:	mov	x0, #0x0                   	// #0
  41ea0c:	add	x1, x1, #0xfd9
  41ea10:	bl	401c70 <dcgettext@plt>
  41ea14:	ldr	x1, [x20]
  41ea18:	bl	4395dc <warn@@Base>
  41ea1c:	ldr	x20, [x20, #16]
  41ea20:	b	41e924 <ferror@plt+0x1cbe4>
  41ea24:	ldr	w1, [x2, x1]
  41ea28:	ldr	x2, [x19, #136]
  41ea2c:	cmp	x1, x2
  41ea30:	b.cc	41ea40 <ferror@plt+0x1cd00>  // b.lo, b.ul, b.last
  41ea34:	mov	x1, x22
  41ea38:	mov	w2, #0x5                   	// #5
  41ea3c:	b	41e9b0 <ferror@plt+0x1cc70>
  41ea40:	add	x0, x0, x1
  41ea44:	b	41e9cc <ferror@plt+0x1cc8c>
  41ea48:	mov	w24, #0x0                   	// #0
  41ea4c:	mov	w21, #0x0                   	// #0
  41ea50:	mov	w25, #0x50                  	// #80
  41ea54:	b	41e9f0 <ferror@plt+0x1ccb0>
  41ea58:	ldr	x0, [x19, #144]
  41ea5c:	ldrb	w25, [x0, w26, uxtw]
  41ea60:	tbz	w25, #0, 41ea7c <ferror@plt+0x1cd3c>
  41ea64:	mov	x1, x19
  41ea68:	mov	x0, x20
  41ea6c:	mov	w2, #0x0                   	// #0
  41ea70:	bl	41bfb0 <ferror@plt+0x1a270>
  41ea74:	cmp	w0, #0x0
  41ea78:	csel	w24, w24, wzr, ne  // ne = any
  41ea7c:	tbz	w25, #4, 41ea98 <ferror@plt+0x1cd58>
  41ea80:	mov	x1, x19
  41ea84:	mov	x0, x20
  41ea88:	mov	w2, #0x1                   	// #1
  41ea8c:	bl	41bfb0 <ferror@plt+0x1a270>
  41ea90:	cmp	w0, #0x0
  41ea94:	csel	w24, w24, wzr, ne  // ne = any
  41ea98:	tbz	w25, #3, 41eac8 <ferror@plt+0x1cd88>
  41ea9c:	mov	x1, x19
  41eaa0:	mov	x0, x20
  41eaa4:	bl	4139d0 <ferror@plt+0x11c90>
  41eaa8:	mov	x22, x0
  41eaac:	ldr	x23, [x20, #32]
  41eab0:	str	x0, [sp, #240]
  41eab4:	cbnz	x0, 41ebf8 <ferror@plt+0x1ceb8>
  41eab8:	cbz	x23, 41eac8 <ferror@plt+0x1cd88>
  41eabc:	ldr	w0, [x20, #4]
  41eac0:	cmp	w0, #0x8
  41eac4:	csel	w24, w24, wzr, eq  // eq = none
  41eac8:	tbz	w25, #2, 41eb18 <ferror@plt+0x1cdd8>
  41eacc:	cbnz	x20, 41eecc <ferror@plt+0x1d18c>
  41ead0:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  41ead4:	add	x1, x1, #0xbba
  41ead8:	mov	w2, #0x5                   	// #5
  41eadc:	mov	x0, #0x0                   	// #0
  41eae0:	bl	401c70 <dcgettext@plt>
  41eae4:	mov	x28, x0
  41eae8:	mov	x1, x20
  41eaec:	mov	x0, x19
  41eaf0:	bl	402fac <ferror@plt+0x126c>
  41eaf4:	mov	x23, x0
  41eaf8:	ldr	x0, [x20, #32]
  41eafc:	cbnz	x0, 41ef0c <ferror@plt+0x1d1cc>
  41eb00:	mov	w2, #0x5                   	// #5
  41eb04:	adrp	x1, 448000 <warn@@Base+0xea24>
  41eb08:	add	x1, x1, #0xbf
  41eb0c:	bl	401c70 <dcgettext@plt>
  41eb10:	mov	x1, x23
  41eb14:	bl	401cc0 <printf@plt>
  41eb18:	tbz	w25, #5, 41f38c <ferror@plt+0x1d64c>
  41eb1c:	adrp	x0, 465000 <warn@@Base+0x2ba24>
  41eb20:	add	x0, x0, #0x538
  41eb24:	add	x0, x0, #0xf90
  41eb28:	adrp	x22, 48c000 <stdout@@GLIBC_2.17+0xbf0>
  41eb2c:	add	x22, x22, #0x520
  41eb30:	ldp	x2, x3, [x0]
  41eb34:	stp	x2, x3, [sp, #304]
  41eb38:	ldp	x2, x3, [x0, #16]
  41eb3c:	stp	x2, x3, [sp, #320]
  41eb40:	ldp	x2, x3, [x0, #32]
  41eb44:	stp	x2, x3, [sp, #336]
  41eb48:	ldp	x0, x1, [x0, #48]
  41eb4c:	mov	x2, x19
  41eb50:	stp	x0, x1, [sp, #352]
  41eb54:	mov	x1, x20
  41eb58:	add	x0, sp, #0xb0
  41eb5c:	bl	4030c0 <ferror@plt+0x1380>
  41eb60:	mov	x1, x19
  41eb64:	mov	x0, x20
  41eb68:	bl	4139d0 <ferror@plt+0x11c90>
  41eb6c:	str	x0, [sp, #112]
  41eb70:	str	x0, [sp, #184]
  41eb74:	ldr	x0, [x22, #272]
  41eb78:	cbnz	x0, 41eb8c <ferror@plt+0x1ce4c>
  41eb7c:	adrp	x0, 448000 <warn@@Base+0xea24>
  41eb80:	add	x0, x0, #0x133
  41eb84:	bl	401af0 <strdup@plt>
  41eb88:	str	x0, [x22, #272]
  41eb8c:	ldr	x0, [x22, #280]
  41eb90:	cbnz	x0, 41eba4 <ferror@plt+0x1ce64>
  41eb94:	adrp	x0, 448000 <warn@@Base+0xea24>
  41eb98:	add	x0, x0, #0x13b
  41eb9c:	bl	401af0 <strdup@plt>
  41eba0:	str	x0, [x22, #280]
  41eba4:	ldr	x25, [x22, #272]
  41eba8:	cbz	x25, 41f14c <ferror@plt+0x1d40c>
  41ebac:	ldrb	w0, [x25]
  41ebb0:	cbz	w0, 41f148 <ferror@plt+0x1d408>
  41ebb4:	mov	x1, x25
  41ebb8:	mov	x0, x19
  41ebbc:	bl	40ae90 <ferror@plt+0x9150>
  41ebc0:	mov	x23, x0
  41ebc4:	cbnz	x0, 41f0a4 <ferror@plt+0x1d364>
  41ebc8:	mov	w2, #0x5                   	// #5
  41ebcc:	adrp	x1, 448000 <warn@@Base+0xea24>
  41ebd0:	add	x1, x1, #0x143
  41ebd4:	bl	401c70 <dcgettext@plt>
  41ebd8:	mov	x1, x25
  41ebdc:	mov	x22, #0x0                   	// #0
  41ebe0:	mov	x25, #0x0                   	// #0
  41ebe4:	mov	x21, #0x0                   	// #0
  41ebe8:	mov	x27, #0x0                   	// #0
  41ebec:	bl	4390e8 <error@@Base>
  41ebf0:	mov	w28, #0x0                   	// #0
  41ebf4:	b	41f354 <ferror@plt+0x1d614>
  41ebf8:	mov	w2, #0x5                   	// #5
  41ebfc:	adrp	x1, 448000 <warn@@Base+0xea24>
  41ec00:	mov	x0, #0x0                   	// #0
  41ec04:	add	x1, x1, #0x11
  41ec08:	bl	401c70 <dcgettext@plt>
  41ec0c:	mov	x27, x0
  41ec10:	mov	x1, x20
  41ec14:	mov	x0, x19
  41ec18:	bl	402fac <ferror@plt+0x126c>
  41ec1c:	mov	x1, x0
  41ec20:	mov	x0, x27
  41ec24:	bl	401cc0 <printf@plt>
  41ec28:	adrp	x0, 48c000 <stdout@@GLIBC_2.17+0xbf0>
  41ec2c:	mov	x21, x23
  41ec30:	ldr	w0, [x0, #1152]
  41ec34:	cbz	w0, 41ecd0 <ferror@plt+0x1cf90>
  41ec38:	str	x23, [sp, #272]
  41ec3c:	ldr	x0, [x20, #8]
  41ec40:	tbz	w0, #11, 41ed30 <ferror@plt+0x1cff0>
  41ec44:	ldr	x1, [sp, #240]
  41ec48:	mov	x2, x23
  41ec4c:	add	x0, sp, #0x130
  41ec50:	bl	403150 <ferror@plt+0x1410>
  41ec54:	ldr	w1, [sp, #304]
  41ec58:	cmp	w1, #0x1
  41ec5c:	b.eq	41ec9c <ferror@plt+0x1cf5c>  // b.none
  41ec60:	mov	w2, #0x5                   	// #5
  41ec64:	adrp	x1, 446000 <warn@@Base+0xca24>
  41ec68:	mov	x0, #0x0                   	// #0
  41ec6c:	add	x1, x1, #0xec9
  41ec70:	bl	401c70 <dcgettext@plt>
  41ec74:	mov	x21, x0
  41ec78:	mov	x1, x20
  41ec7c:	mov	x0, x19
  41ec80:	bl	402fac <ferror@plt+0x126c>
  41ec84:	mov	x1, x0
  41ec88:	ldr	w2, [sp, #304]
  41ec8c:	mov	x0, x21
  41ec90:	bl	4395dc <warn@@Base>
  41ec94:	mov	w24, #0x0                   	// #0
  41ec98:	b	41eac8 <ferror@plt+0x1cd88>
  41ec9c:	ldr	x2, [sp, #240]
  41eca0:	ldr	x1, [sp, #312]
  41eca4:	add	x2, x2, w0, uxtw
  41eca8:	str	x2, [sp, #240]
  41ecac:	ldr	x2, [sp, #272]
  41ecb0:	sub	x0, x2, w0, uxtw
  41ecb4:	str	x0, [sp, #272]
  41ecb8:	cbz	x1, 41edd0 <ferror@plt+0x1d090>
  41ecbc:	add	x2, sp, #0x110
  41ecc0:	add	x0, sp, #0xf0
  41ecc4:	bl	40490c <ferror@plt+0x2bcc>
  41ecc8:	cbz	w0, 41ed9c <ferror@plt+0x1d05c>
  41eccc:	ldr	x21, [sp, #272]
  41ecd0:	mov	w1, #0x50                  	// #80
  41ecd4:	ldr	w4, [x19, #100]
  41ecd8:	ldr	x3, [x19, #112]
  41ecdc:	mov	x0, x3
  41ece0:	umaddl	x5, w4, w1, x3
  41ece4:	cmp	x0, x5
  41ece8:	b.cs	41edf0 <ferror@plt+0x1d0b0>  // b.hs, b.nlast
  41ecec:	ldr	w2, [x0, #4]
  41ecf0:	cmp	w2, #0x4
  41ecf4:	ccmp	w2, #0x9, #0x4, ne  // ne = any
  41ecf8:	b.ne	41ed28 <ferror@plt+0x1cfe8>  // b.any
  41ecfc:	ldr	w2, [x0, #44]
  41ed00:	cmp	w2, w4
  41ed04:	b.cs	41ed28 <ferror@plt+0x1cfe8>  // b.hs, b.nlast
  41ed08:	umaddl	x2, w2, w1, x3
  41ed0c:	cmp	x20, x2
  41ed10:	b.ne	41ed28 <ferror@plt+0x1cfe8>  // b.any
  41ed14:	ldr	x2, [x0, #32]
  41ed18:	cbz	x2, 41ed28 <ferror@plt+0x1cfe8>
  41ed1c:	ldr	w2, [x0, #40]
  41ed20:	cmp	w4, w2
  41ed24:	b.hi	41edd8 <ferror@plt+0x1d098>  // b.pmore
  41ed28:	add	x0, x0, #0x50
  41ed2c:	b	41ece4 <ferror@plt+0x1cfa4>
  41ed30:	cmp	x23, #0xc
  41ed34:	b.ls	41edd0 <ferror@plt+0x1d090>  // b.plast
  41ed38:	ldr	x23, [sp, #240]
  41ed3c:	adrp	x1, 446000 <warn@@Base+0xca24>
  41ed40:	add	x1, x1, #0xef9
  41ed44:	mov	x0, x23
  41ed48:	bl	401bb0 <strcmp@plt>
  41ed4c:	cbnz	w0, 41edd0 <ferror@plt+0x1d090>
  41ed50:	ldrb	w0, [x23, #5]
  41ed54:	add	x23, x23, #0xc
  41ed58:	ldurb	w1, [x23, #-8]
  41ed5c:	add	x1, x0, x1, lsl #8
  41ed60:	ldurb	w0, [x23, #-6]
  41ed64:	add	x1, x0, x1, lsl #8
  41ed68:	ldurb	w0, [x23, #-5]
  41ed6c:	add	x1, x0, x1, lsl #8
  41ed70:	ldurb	w0, [x23, #-4]
  41ed74:	add	x1, x0, x1, lsl #8
  41ed78:	ldurb	w0, [x23, #-3]
  41ed7c:	add	x1, x0, x1, lsl #8
  41ed80:	ldurb	w0, [x23, #-2]
  41ed84:	add	x1, x0, x1, lsl #8
  41ed88:	ldurb	w0, [x23, #-1]
  41ed8c:	str	x23, [sp, #240]
  41ed90:	add	x1, x0, x1, lsl #8
  41ed94:	sub	x0, x21, #0xc
  41ed98:	b	41ecb4 <ferror@plt+0x1cf74>
  41ed9c:	mov	w2, #0x5                   	// #5
  41eda0:	adrp	x1, 446000 <warn@@Base+0xca24>
  41eda4:	mov	x0, #0x0                   	// #0
  41eda8:	add	x1, x1, #0xefe
  41edac:	bl	401c70 <dcgettext@plt>
  41edb0:	mov	x21, x0
  41edb4:	mov	x1, x20
  41edb8:	mov	x0, x19
  41edbc:	bl	402fac <ferror@plt+0x126c>
  41edc0:	mov	x1, x0
  41edc4:	mov	x0, x21
  41edc8:	bl	4390e8 <error@@Base>
  41edcc:	b	41ec94 <ferror@plt+0x1cf54>
  41edd0:	str	x22, [sp, #240]
  41edd4:	b	41ecd0 <ferror@plt+0x1cf90>
  41edd8:	adrp	x1, 448000 <warn@@Base+0xea24>
  41eddc:	add	x1, x1, #0x30
  41ede0:	mov	w2, #0x5                   	// #5
  41ede4:	mov	x0, #0x0                   	// #0
  41ede8:	bl	401c70 <dcgettext@plt>
  41edec:	bl	401cc0 <printf@plt>
  41edf0:	ldr	x23, [sp, #240]
  41edf4:	adrp	x27, 448000 <warn@@Base+0xea24>
  41edf8:	add	x27, x27, #0x90
  41edfc:	mov	w0, #0x0                   	// #0
  41ee00:	add	x21, x23, x21
  41ee04:	cmp	x21, x23
  41ee08:	b.hi	41ee48 <ferror@plt+0x1d108>  // b.pmore
  41ee0c:	cbnz	w0, 41ee28 <ferror@plt+0x1d0e8>
  41ee10:	adrp	x1, 448000 <warn@@Base+0xea24>
  41ee14:	add	x1, x1, #0x9b
  41ee18:	mov	w2, #0x5                   	// #5
  41ee1c:	mov	x0, #0x0                   	// #0
  41ee20:	bl	401c70 <dcgettext@plt>
  41ee24:	bl	401cc0 <printf@plt>
  41ee28:	mov	x0, x22
  41ee2c:	bl	401bd0 <free@plt>
  41ee30:	mov	w0, #0xa                   	// #10
  41ee34:	bl	401cf0 <putchar@plt>
  41ee38:	b	41eac8 <ferror@plt+0x1cd88>
  41ee3c:	add	x23, x23, #0x1
  41ee40:	cmp	x21, x23
  41ee44:	b.eq	41eea4 <ferror@plt+0x1d164>  // b.none
  41ee48:	ldrb	w1, [x23]
  41ee4c:	ldr	x2, [sp, #144]
  41ee50:	ldrh	w1, [x2, x1, lsl #1]
  41ee54:	tbz	w1, #4, 41ee3c <ferror@plt+0x1d0fc>
  41ee58:	cmp	x21, x23
  41ee5c:	b.ls	41ee0c <ferror@plt+0x1d0cc>  // b.plast
  41ee60:	ldr	x1, [sp, #240]
  41ee64:	sub	x28, x21, x23
  41ee68:	mov	x0, x27
  41ee6c:	sub	x1, x23, x1
  41ee70:	bl	401cc0 <printf@plt>
  41ee74:	cbz	x28, 41eeac <ferror@plt+0x1d16c>
  41ee78:	mov	x1, x23
  41ee7c:	mov	w0, w28
  41ee80:	bl	407378 <ferror@plt+0x5638>
  41ee84:	mov	w0, #0xa                   	// #10
  41ee88:	bl	401cf0 <putchar@plt>
  41ee8c:	mov	x0, x23
  41ee90:	mov	x1, x28
  41ee94:	bl	401940 <strnlen@plt>
  41ee98:	add	x23, x23, x0
  41ee9c:	mov	w0, #0x1                   	// #1
  41eea0:	b	41ee04 <ferror@plt+0x1d0c4>
  41eea4:	mov	x23, x21
  41eea8:	b	41ee04 <ferror@plt+0x1d0c4>
  41eeac:	adrp	x1, 440000 <warn@@Base+0x6a24>
  41eeb0:	add	x1, x1, #0xb41
  41eeb4:	mov	w2, #0x5                   	// #5
  41eeb8:	mov	x0, #0x0                   	// #0
  41eebc:	mov	x23, x21
  41eec0:	bl	401c70 <dcgettext@plt>
  41eec4:	bl	401cc0 <printf@plt>
  41eec8:	b	41ee9c <ferror@plt+0x1d15c>
  41eecc:	ldr	x28, [x19, #128]
  41eed0:	cbnz	x28, 41eee4 <ferror@plt+0x1d1a4>
  41eed4:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  41eed8:	mov	w2, #0x5                   	// #5
  41eedc:	add	x1, x1, #0xbc1
  41eee0:	b	41eadc <ferror@plt+0x1cd9c>
  41eee4:	ldr	x1, [x19, #136]
  41eee8:	ldr	w0, [x20]
  41eeec:	cmp	x0, x1
  41eef0:	b.cc	41ef04 <ferror@plt+0x1d1c4>  // b.lo, b.ul, b.last
  41eef4:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  41eef8:	mov	w2, #0x5                   	// #5
  41eefc:	add	x1, x1, #0xbce
  41ef00:	b	41eadc <ferror@plt+0x1cd9c>
  41ef04:	add	x28, x28, x0
  41ef08:	b	41eae8 <ferror@plt+0x1cda8>
  41ef0c:	ldr	w0, [x20, #4]
  41ef10:	cmp	w0, #0x8
  41ef14:	b.ne	41ef3c <ferror@plt+0x1d1fc>  // b.any
  41ef18:	adrp	x1, 448000 <warn@@Base+0xea24>
  41ef1c:	add	x1, x1, #0xe5
  41ef20:	mov	w2, #0x5                   	// #5
  41ef24:	mov	x0, #0x0                   	// #0
  41ef28:	bl	401c70 <dcgettext@plt>
  41ef2c:	mov	x1, x23
  41ef30:	mov	w24, #0x0                   	// #0
  41ef34:	bl	401cc0 <printf@plt>
  41ef38:	b	41eb18 <ferror@plt+0x1cdd8>
  41ef3c:	adrp	x1, 442000 <warn@@Base+0x8a24>
  41ef40:	mov	x0, x28
  41ef44:	add	x1, x1, #0x49
  41ef48:	mov	x2, #0x11                  	// #17
  41ef4c:	bl	401a50 <strncmp@plt>
  41ef50:	cbnz	w0, 41ef5c <ferror@plt+0x1d21c>
  41ef54:	adrp	x28, 447000 <warn@@Base+0xda24>
  41ef58:	add	x28, x28, #0xfcd
  41ef5c:	adrp	x21, 48a000 <warn@@Base+0x50a24>
  41ef60:	adrp	x27, 448000 <warn@@Base+0xea24>
  41ef64:	add	x21, x21, #0x120
  41ef68:	add	x27, x27, #0x126
  41ef6c:	mov	w22, #0x0                   	// #0
  41ef70:	ldr	x0, [x21]
  41ef74:	mov	x1, x28
  41ef78:	bl	401bb0 <strcmp@plt>
  41ef7c:	cbz	w0, 41efac <ferror@plt+0x1d26c>
  41ef80:	cmp	w22, #0x4
  41ef84:	b.ne	41ef9c <ferror@plt+0x1d25c>  // b.any
  41ef88:	mov	x1, x27
  41ef8c:	mov	x0, x28
  41ef90:	mov	x2, #0xc                   	// #12
  41ef94:	bl	401a50 <strncmp@plt>
  41ef98:	cbz	w0, 41efac <ferror@plt+0x1d26c>
  41ef9c:	ldr	x0, [x21, #8]
  41efa0:	mov	x1, x28
  41efa4:	bl	401bb0 <strcmp@plt>
  41efa8:	cbnz	w0, 41f084 <ferror@plt+0x1d344>
  41efac:	mov	x1, x28
  41efb0:	mov	x0, x19
  41efb4:	bl	40ae90 <ferror@plt+0x9150>
  41efb8:	mov	x23, x0
  41efbc:	cmp	x20, x0
  41efc0:	b.eq	41efcc <ferror@plt+0x1d28c>  // b.none
  41efc4:	mov	w0, w22
  41efc8:	bl	41e74c <ferror@plt+0x1ca0c>
  41efcc:	cmp	w22, #0x4
  41efd0:	b.ne	41f05c <ferror@plt+0x1d31c>  // b.any
  41efd4:	adrp	x1, 448000 <warn@@Base+0xea24>
  41efd8:	mov	x0, x28
  41efdc:	add	x1, x1, #0x126
  41efe0:	mov	x2, #0xc                   	// #12
  41efe4:	bl	401a50 <strncmp@plt>
  41efe8:	cbnz	w0, 41f05c <ferror@plt+0x1d31c>
  41efec:	str	x28, [x21, #16]
  41eff0:	mov	x2, x19
  41eff4:	mov	x1, x20
  41eff8:	mov	w0, w22
  41effc:	bl	41bd00 <ferror@plt+0x19fc0>
  41f000:	cbz	w0, 41eb18 <ferror@plt+0x1cdd8>
  41f004:	mov	w1, w26
  41f008:	mov	x0, x19
  41f00c:	bl	435e5c <ferror@plt+0x3411c>
  41f010:	adrp	x27, 48c000 <stdout@@GLIBC_2.17+0xbf0>
  41f014:	ldr	x2, [x21, #88]
  41f018:	add	x27, x27, #0x520
  41f01c:	mov	x1, x19
  41f020:	str	x0, [x27, #264]
  41f024:	mov	x0, x21
  41f028:	blr	x2
  41f02c:	str	xzr, [x27, #264]
  41f030:	and	w21, w0, #0x1
  41f034:	cmp	x20, x23
  41f038:	b.ne	41f048 <ferror@plt+0x1d308>  // b.any
  41f03c:	cmp	w22, #0x0
  41f040:	ccmp	w22, #0x3, #0x4, ne  // ne = any
  41f044:	b.eq	41f050 <ferror@plt+0x1d310>  // b.none
  41f048:	mov	w0, w22
  41f04c:	bl	41e74c <ferror@plt+0x1ca0c>
  41f050:	cmp	w21, #0x0
  41f054:	csel	w24, w24, wzr, ne  // ne = any
  41f058:	b	41eb18 <ferror@plt+0x1cdd8>
  41f05c:	ldr	x27, [x21]
  41f060:	mov	x1, x28
  41f064:	mov	x0, x27
  41f068:	bl	401bb0 <strcmp@plt>
  41f06c:	cbnz	w0, 41f078 <ferror@plt+0x1d338>
  41f070:	str	x27, [x21, #16]
  41f074:	b	41eff0 <ferror@plt+0x1d2b0>
  41f078:	ldr	x0, [x21, #8]
  41f07c:	str	x0, [x21, #16]
  41f080:	b	41eff0 <ferror@plt+0x1d2b0>
  41f084:	add	w22, w22, #0x1
  41f088:	add	x21, x21, #0x70
  41f08c:	cmp	w22, #0x2b
  41f090:	b.ne	41ef70 <ferror@plt+0x1d230>  // b.any
  41f094:	adrp	x1, 448000 <warn@@Base+0xea24>
  41f098:	mov	w2, #0x5                   	// #5
  41f09c:	add	x1, x1, #0x236
  41f0a0:	b	41ef24 <ferror@plt+0x1d1e4>
  41f0a4:	ldp	x21, x25, [x23, #24]
  41f0a8:	mov	w2, #0x5                   	// #5
  41f0ac:	adrp	x1, 458000 <warn@@Base+0x1ea24>
  41f0b0:	mov	x0, #0x0                   	// #0
  41f0b4:	add	x1, x1, #0xb1b
  41f0b8:	bl	401c70 <dcgettext@plt>
  41f0bc:	mov	x1, x19
  41f0c0:	mov	x5, x0
  41f0c4:	mov	x3, #0x1                   	// #1
  41f0c8:	mov	x0, #0x0                   	// #0
  41f0cc:	mov	x4, x25
  41f0d0:	mov	x2, x21
  41f0d4:	bl	4032f0 <ferror@plt+0x15b0>
  41f0d8:	mov	x27, x0
  41f0dc:	cbz	x0, 41f448 <ferror@plt+0x1d708>
  41f0e0:	mov	x2, x19
  41f0e4:	mov	x1, x23
  41f0e8:	add	x0, sp, #0xd0
  41f0ec:	bl	4030c0 <ferror@plt+0x1380>
  41f0f0:	mov	x25, x0
  41f0f4:	str	x27, [sp, #216]
  41f0f8:	ldr	x28, [x22, #280]
  41f0fc:	cbz	x28, 41f1ec <ferror@plt+0x1d4ac>
  41f100:	ldr	x0, [x22, #272]
  41f104:	ldrb	w0, [x0]
  41f108:	cbz	w0, 41f1e8 <ferror@plt+0x1d4a8>
  41f10c:	mov	x1, x28
  41f110:	mov	x0, x19
  41f114:	bl	40ae90 <ferror@plt+0x9150>
  41f118:	mov	x21, x0
  41f11c:	cbnz	x0, 41f154 <ferror@plt+0x1d414>
  41f120:	mov	w2, #0x5                   	// #5
  41f124:	mov	x25, #0x0                   	// #0
  41f128:	mov	x22, #0x0                   	// #0
  41f12c:	adrp	x1, 448000 <warn@@Base+0xea24>
  41f130:	add	x1, x1, #0x15f
  41f134:	bl	401c70 <dcgettext@plt>
  41f138:	mov	x1, x28
  41f13c:	bl	4390e8 <error@@Base>
  41f140:	mov	x23, #0x0                   	// #0
  41f144:	b	41ebf0 <ferror@plt+0x1ceb0>
  41f148:	mov	x25, #0x0                   	// #0
  41f14c:	mov	x27, #0x0                   	// #0
  41f150:	b	41f0f8 <ferror@plt+0x1d3b8>
  41f154:	ldp	x23, x28, [x21, #24]
  41f158:	mov	w2, #0x5                   	// #5
  41f15c:	adrp	x1, 442000 <warn@@Base+0x8a24>
  41f160:	mov	x0, #0x0                   	// #0
  41f164:	add	x1, x1, #0x30
  41f168:	bl	401c70 <dcgettext@plt>
  41f16c:	mov	x1, x19
  41f170:	mov	x5, x0
  41f174:	mov	x3, #0x1                   	// #1
  41f178:	mov	x0, #0x0                   	// #0
  41f17c:	mov	x2, x23
  41f180:	mov	x4, x28
  41f184:	bl	4032f0 <ferror@plt+0x15b0>
  41f188:	mov	x23, x0
  41f18c:	cbz	x0, 41f458 <ferror@plt+0x1d718>
  41f190:	mov	x2, x19
  41f194:	mov	x1, x21
  41f198:	add	x0, sp, #0xf0
  41f19c:	bl	4030c0 <ferror@plt+0x1380>
  41f1a0:	mov	x28, x0
  41f1a4:	str	x23, [sp, #248]
  41f1a8:	ldr	x21, [x22, #288]
  41f1ac:	cbz	x21, 41f248 <ferror@plt+0x1d508>
  41f1b0:	mov	x1, x21
  41f1b4:	mov	x0, x19
  41f1b8:	bl	40ae90 <ferror@plt+0x9150>
  41f1bc:	mov	x22, x0
  41f1c0:	cbnz	x0, 41f1f4 <ferror@plt+0x1d4b4>
  41f1c4:	mov	w2, #0x5                   	// #5
  41f1c8:	mov	x25, #0x0                   	// #0
  41f1cc:	adrp	x1, 448000 <warn@@Base+0xea24>
  41f1d0:	add	x1, x1, #0x181
  41f1d4:	bl	401c70 <dcgettext@plt>
  41f1d8:	mov	x1, x21
  41f1dc:	bl	4390e8 <error@@Base>
  41f1e0:	mov	x21, #0x0                   	// #0
  41f1e4:	b	41ebf0 <ferror@plt+0x1ceb0>
  41f1e8:	mov	x28, #0x0                   	// #0
  41f1ec:	mov	x23, #0x0                   	// #0
  41f1f0:	b	41f1a8 <ferror@plt+0x1d468>
  41f1f4:	ldp	x21, x4, [x22, #24]
  41f1f8:	mov	w2, #0x5                   	// #5
  41f1fc:	adrp	x1, 448000 <warn@@Base+0xea24>
  41f200:	mov	x0, #0x0                   	// #0
  41f204:	add	x1, x1, #0x1a1
  41f208:	str	x4, [sp, #96]
  41f20c:	bl	401c70 <dcgettext@plt>
  41f210:	mov	x5, x0
  41f214:	ldr	x4, [sp, #96]
  41f218:	mov	x2, x21
  41f21c:	mov	x1, x19
  41f220:	mov	x3, #0x1                   	// #1
  41f224:	mov	x0, #0x0                   	// #0
  41f228:	bl	4032f0 <ferror@plt+0x15b0>
  41f22c:	mov	x21, x0
  41f230:	cbz	x0, 41f464 <ferror@plt+0x1d724>
  41f234:	mov	x2, x19
  41f238:	mov	x1, x22
  41f23c:	add	x0, sp, #0x110
  41f240:	bl	4030c0 <ferror@plt+0x1380>
  41f244:	str	x21, [sp, #280]
  41f248:	add	x3, sp, #0xa4
  41f24c:	mov	x2, x28
  41f250:	mov	x1, x25
  41f254:	add	x0, sp, #0xb0
  41f258:	bl	401b50 <ctf_bufopen@plt>
  41f25c:	mov	x22, x0
  41f260:	cbnz	x0, 41f294 <ferror@plt+0x1d554>
  41f264:	mov	w2, #0x5                   	// #5
  41f268:	adrp	x1, 448000 <warn@@Base+0xea24>
  41f26c:	add	x1, x1, #0x1ac
  41f270:	bl	401c70 <dcgettext@plt>
  41f274:	mov	x25, x0
  41f278:	ldr	w0, [sp, #164]
  41f27c:	bl	4019d0 <ctf_errmsg@plt>
  41f280:	mov	x1, x0
  41f284:	mov	x0, x25
  41f288:	mov	x25, #0x0                   	// #0
  41f28c:	bl	4390e8 <error@@Base>
  41f290:	b	41ebf0 <ferror@plt+0x1ceb0>
  41f294:	cbz	x21, 41f398 <ferror@plt+0x1d658>
  41f298:	mov	x1, x25
  41f29c:	add	x3, sp, #0xa4
  41f2a0:	mov	x2, x28
  41f2a4:	add	x0, sp, #0x110
  41f2a8:	bl	401b50 <ctf_bufopen@plt>
  41f2ac:	mov	x25, x0
  41f2b0:	cbnz	x0, 41f2e0 <ferror@plt+0x1d5a0>
  41f2b4:	mov	w2, #0x5                   	// #5
  41f2b8:	adrp	x1, 448000 <warn@@Base+0xea24>
  41f2bc:	add	x1, x1, #0x1ac
  41f2c0:	bl	401c70 <dcgettext@plt>
  41f2c4:	mov	x28, x0
  41f2c8:	ldr	w0, [sp, #164]
  41f2cc:	bl	4019d0 <ctf_errmsg@plt>
  41f2d0:	mov	x1, x0
  41f2d4:	mov	x0, x28
  41f2d8:	bl	4390e8 <error@@Base>
  41f2dc:	b	41ebf0 <ferror@plt+0x1ceb0>
  41f2e0:	mov	x1, x0
  41f2e4:	mov	x0, x22
  41f2e8:	bl	401d10 <ctf_import@plt>
  41f2ec:	mov	w2, #0x5                   	// #5
  41f2f0:	adrp	x1, 448000 <warn@@Base+0xea24>
  41f2f4:	mov	x0, #0x0                   	// #0
  41f2f8:	add	x1, x1, #0x1c2
  41f2fc:	bl	401c70 <dcgettext@plt>
  41f300:	mov	x28, x0
  41f304:	mov	x1, x20
  41f308:	mov	x0, x19
  41f30c:	bl	402fac <ferror@plt+0x126c>
  41f310:	mov	x1, x0
  41f314:	mov	x0, x28
  41f318:	bl	401cc0 <printf@plt>
  41f31c:	adrp	x0, 448000 <warn@@Base+0xea24>
  41f320:	add	x0, x0, #0x1de
  41f324:	mov	w28, #0x1                   	// #1
  41f328:	str	xzr, [sp, #96]
  41f32c:	str	x0, [sp, #128]
  41f330:	adrp	x0, 442000 <warn@@Base+0x8a24>
  41f334:	add	x0, x0, #0x49f
  41f338:	str	x0, [sp, #136]
  41f33c:	ldr	x0, [sp, #96]
  41f340:	add	x1, sp, #0x130
  41f344:	ldr	x0, [x1, x0, lsl #3]
  41f348:	str	x0, [sp, #104]
  41f34c:	ldrb	w0, [x0]
  41f350:	cbnz	w0, 41f3a0 <ferror@plt+0x1d660>
  41f354:	mov	x0, x22
  41f358:	bl	401bf0 <ctf_file_close@plt>
  41f35c:	mov	x0, x25
  41f360:	bl	401bf0 <ctf_file_close@plt>
  41f364:	mov	x0, x21
  41f368:	bl	401bd0 <free@plt>
  41f36c:	ldr	x0, [sp, #112]
  41f370:	bl	401bd0 <free@plt>
  41f374:	mov	x0, x27
  41f378:	bl	401bd0 <free@plt>
  41f37c:	mov	x0, x23
  41f380:	bl	401bd0 <free@plt>
  41f384:	cmp	w28, #0x0
  41f388:	csel	w24, w24, wzr, ne  // ne = any
  41f38c:	add	w26, w26, #0x1
  41f390:	add	x20, x20, #0x50
  41f394:	b	41e940 <ferror@plt+0x1cc00>
  41f398:	mov	x25, #0x0                   	// #0
  41f39c:	b	41f2ec <ferror@plt+0x1d5ac>
  41f3a0:	ldr	x1, [sp, #104]
  41f3a4:	str	xzr, [sp, #168]
  41f3a8:	ldr	x0, [sp, #128]
  41f3ac:	bl	401cc0 <printf@plt>
  41f3b0:	adrp	x0, 407000 <ferror@plt+0x52c0>
  41f3b4:	add	x0, x0, #0xb14
  41f3b8:	str	x0, [sp, #120]
  41f3bc:	ldr	w2, [sp, #96]
  41f3c0:	add	x1, sp, #0xa8
  41f3c4:	ldr	x3, [sp, #120]
  41f3c8:	mov	x0, x22
  41f3cc:	ldr	x4, [sp, #136]
  41f3d0:	bl	401a00 <ctf_dump@plt>
  41f3d4:	mov	x1, x0
  41f3d8:	cbnz	x0, 41f430 <ferror@plt+0x1d6f0>
  41f3dc:	mov	x0, x22
  41f3e0:	bl	401960 <ctf_errno@plt>
  41f3e4:	cbz	w0, 41f420 <ferror@plt+0x1d6e0>
  41f3e8:	adrp	x1, 448000 <warn@@Base+0xea24>
  41f3ec:	add	x1, x1, #0x1e6
  41f3f0:	mov	w2, #0x5                   	// #5
  41f3f4:	mov	x0, #0x0                   	// #0
  41f3f8:	bl	401c70 <dcgettext@plt>
  41f3fc:	mov	x28, x0
  41f400:	mov	x0, x22
  41f404:	bl	401960 <ctf_errno@plt>
  41f408:	bl	4019d0 <ctf_errmsg@plt>
  41f40c:	mov	x2, x0
  41f410:	ldr	x1, [sp, #104]
  41f414:	mov	x0, x28
  41f418:	mov	w28, #0x0                   	// #0
  41f41c:	bl	4390e8 <error@@Base>
  41f420:	ldr	x0, [sp, #96]
  41f424:	add	x0, x0, #0x1
  41f428:	str	x0, [sp, #96]
  41f42c:	b	41f33c <ferror@plt+0x1d5fc>
  41f430:	str	x1, [sp, #152]
  41f434:	bl	401b70 <puts@plt>
  41f438:	ldr	x1, [sp, #152]
  41f43c:	mov	x0, x1
  41f440:	bl	401bd0 <free@plt>
  41f444:	b	41f3bc <ferror@plt+0x1d67c>
  41f448:	mov	x25, #0x0                   	// #0
  41f44c:	mov	x22, #0x0                   	// #0
  41f450:	mov	x21, #0x0                   	// #0
  41f454:	b	41f140 <ferror@plt+0x1d400>
  41f458:	mov	x25, #0x0                   	// #0
  41f45c:	mov	x22, #0x0                   	// #0
  41f460:	b	41f1e0 <ferror@plt+0x1d4a0>
  41f464:	mov	x25, #0x0                   	// #0
  41f468:	mov	x22, #0x0                   	// #0
  41f46c:	b	41ebf0 <ferror@plt+0x1ceb0>
  41f470:	cmp	w26, w0
  41f474:	b.cc	41ea58 <ferror@plt+0x1cd18>  // b.lo, b.ul, b.last
  41f478:	mov	w0, w24
  41f47c:	ldp	x19, x20, [sp, #16]
  41f480:	ldp	x21, x22, [sp, #32]
  41f484:	ldp	x23, x24, [sp, #48]
  41f488:	ldp	x25, x26, [sp, #64]
  41f48c:	ldp	x27, x28, [sp, #80]
  41f490:	ldp	x29, x30, [sp], #368
  41f494:	ret
  41f498:	sub	sp, sp, #0x1a0
  41f49c:	stp	x29, x30, [sp, #32]
  41f4a0:	add	x29, sp, #0x20
  41f4a4:	stp	x19, x20, [sp, #48]
  41f4a8:	stp	x21, x22, [sp, #64]
  41f4ac:	stp	x23, x24, [sp, #80]
  41f4b0:	stp	x25, x26, [sp, #96]
  41f4b4:	stp	x27, x28, [sp, #112]
  41f4b8:	mov	x28, x0
  41f4bc:	bl	40ca08 <ferror@plt+0xacc8>
  41f4c0:	str	w0, [sp, #132]
  41f4c4:	mov	w0, w0
  41f4c8:	cbnz	w0, 41f5d8 <ferror@plt+0x1d898>
  41f4cc:	mov	w2, #0x5                   	// #5
  41f4d0:	adrp	x1, 448000 <warn@@Base+0xea24>
  41f4d4:	mov	x0, #0x0                   	// #0
  41f4d8:	add	x1, x1, #0x256
  41f4dc:	bl	401c70 <dcgettext@plt>
  41f4e0:	ldr	x1, [x28]
  41f4e4:	bl	4390e8 <error@@Base>
  41f4e8:	ldr	w0, [sp, #132]
  41f4ec:	ldp	x29, x30, [sp, #32]
  41f4f0:	ldp	x19, x20, [sp, #48]
  41f4f4:	ldp	x21, x22, [sp, #64]
  41f4f8:	ldp	x23, x24, [sp, #80]
  41f4fc:	ldp	x25, x26, [sp, #96]
  41f500:	ldp	x27, x28, [sp, #112]
  41f504:	add	sp, sp, #0x1a0
  41f508:	ret
  41f50c:	str	xzr, [x1, w0, uxtw #3]
  41f510:	sub	w0, w0, #0x1
  41f514:	cmn	w0, #0x1
  41f518:	b.ne	41f50c <ferror@plt+0x1d7cc>  // b.any
  41f51c:	add	x1, x27, #0x958
  41f520:	mov	w0, #0x20                  	// #32
  41f524:	sub	w0, w0, #0x1
  41f528:	cmn	w0, #0x1
  41f52c:	b.ne	41f5ec <ferror@plt+0x1d8ac>  // b.any
  41f530:	adrp	x23, 48c000 <stdout@@GLIBC_2.17+0xbf0>
  41f534:	add	x23, x23, #0x520
  41f538:	str	xzr, [x27, #2672]
  41f53c:	str	xzr, [x27, #2680]
  41f540:	ldr	w0, [x23, #360]
  41f544:	cbz	w0, 41f564 <ferror@plt+0x1d824>
  41f548:	mov	w2, #0x5                   	// #5
  41f54c:	adrp	x1, 448000 <warn@@Base+0xea24>
  41f550:	mov	x0, #0x0                   	// #0
  41f554:	add	x1, x1, #0x276
  41f558:	bl	401c70 <dcgettext@plt>
  41f55c:	ldr	x1, [x28]
  41f560:	bl	401cc0 <printf@plt>
  41f564:	ldr	w0, [x27, #3024]
  41f568:	ldr	w2, [x28, #152]
  41f56c:	cmp	w2, w0
  41f570:	b.ls	41f584 <ferror@plt+0x1d844>  // b.plast
  41f574:	ldr	x0, [x28, #144]
  41f578:	mov	w2, w2
  41f57c:	mov	w1, #0x0                   	// #0
  41f580:	bl	401a90 <memset@plt>
  41f584:	ldr	w1, [x27, #3024]
  41f588:	cbz	w1, 41f604 <ferror@plt+0x1d8c4>
  41f58c:	ldr	w0, [x28, #152]
  41f590:	cbnz	w0, 41f5a0 <ferror@plt+0x1d860>
  41f594:	mov	x0, x28
  41f598:	mov	w2, #0x0                   	// #0
  41f59c:	bl	405fd4 <ferror@plt+0x4294>
  41f5a0:	ldr	w1, [x28, #152]
  41f5a4:	add	x0, x27, #0xb38
  41f5a8:	ldr	w2, [x0, #152]
  41f5ac:	cmp	w1, w2
  41f5b0:	b.cs	41f5f4 <ferror@plt+0x1d8b4>  // b.hs, b.nlast
  41f5b4:	adrp	x3, 465000 <warn@@Base+0x2ba24>
  41f5b8:	add	x3, x3, #0x538
  41f5bc:	adrp	x1, 440000 <warn@@Base+0x6a24>
  41f5c0:	adrp	x0, 448000 <warn@@Base+0xea24>
  41f5c4:	add	x3, x3, #0xfd0
  41f5c8:	add	x1, x1, #0x42b
  41f5cc:	add	x0, x0, #0x281
  41f5d0:	mov	w2, #0x4de4                	// #19940
  41f5d4:	bl	401cd0 <__assert_fail@plt>
  41f5d8:	adrp	x1, 48b000 <warn@@Base+0x51a24>
  41f5dc:	add	x27, x1, #0x420
  41f5e0:	add	x1, x27, #0x8b0
  41f5e4:	mov	w0, #0x10                  	// #16
  41f5e8:	b	41f510 <ferror@plt+0x1d7d0>
  41f5ec:	str	xzr, [x1, w0, uxtw #3]
  41f5f0:	b	41f524 <ferror@plt+0x1d7e4>
  41f5f4:	ldr	x1, [x0, #144]
  41f5f8:	mov	w2, w2
  41f5fc:	ldr	x0, [x28, #144]
  41f600:	bl	4018d0 <memcpy@plt>
  41f604:	mov	x0, x28
  41f608:	bl	416930 <ferror@plt+0x14bf0>
  41f60c:	str	w0, [sp, #132]
  41f610:	mov	w0, w0
  41f614:	cbz	w0, 41f4e8 <ferror@plt+0x1d7a8>
  41f618:	mov	x0, x28
  41f61c:	bl	40b05c <ferror@plt+0x931c>
  41f620:	cbnz	w0, 41f648 <ferror@plt+0x1d908>
  41f624:	ldr	w0, [x27, #2696]
  41f628:	str	wzr, [x23, #364]
  41f62c:	str	wzr, [x27, #748]
  41f630:	str	wzr, [x27, #2688]
  41f634:	str	wzr, [x27, #2864]
  41f638:	cbnz	w0, 41f648 <ferror@plt+0x1d908>
  41f63c:	stur	wzr, [x23, #-224]
  41f640:	stur	wzr, [x23, #-216]
  41f644:	str	wzr, [x27, #2692]
  41f648:	mov	x0, x28
  41f64c:	bl	406954 <ferror@plt+0x4c14>
  41f650:	cbnz	w0, 41f658 <ferror@plt+0x1d918>
  41f654:	str	wzr, [x27, #748]
  41f658:	mov	x0, x28
  41f65c:	bl	411a90 <ferror@plt+0xfd50>
  41f660:	str	w0, [sp, #132]
  41f664:	mov	w0, w0
  41f668:	cbz	w0, 41f67c <ferror@plt+0x1d93c>
  41f66c:	mov	x0, x28
  41f670:	bl	40ecdc <ferror@plt+0xcf9c>
  41f674:	mov	w0, #0x1                   	// #1
  41f678:	str	w0, [sp, #132]
  41f67c:	mov	x0, x28
  41f680:	bl	4111c0 <ferror@plt+0xf480>
  41f684:	cmp	w0, #0x0
  41f688:	ldr	w0, [sp, #132]
  41f68c:	adrp	x1, 465000 <warn@@Base+0x2ba24>
  41f690:	add	x1, x1, #0x538
  41f694:	csel	w0, w0, wzr, ne  // ne = any
  41f698:	add	x1, x1, #0xfe0
  41f69c:	mov	x2, #0x50                  	// #80
  41f6a0:	str	w0, [sp, #132]
  41f6a4:	add	x0, sp, #0x120
  41f6a8:	bl	4018d0 <memcpy@plt>
  41f6ac:	ldr	w0, [x27, #748]
  41f6b0:	cbz	w0, 41f718 <ferror@plt+0x1d9d8>
  41f6b4:	add	x0, sp, #0x120
  41f6b8:	ldr	x1, [x0, #8]
  41f6bc:	cbnz	x1, 41f6f0 <ferror@plt+0x1d9b0>
  41f6c0:	mov	w2, #0x5                   	// #5
  41f6c4:	adrp	x1, 448000 <warn@@Base+0xea24>
  41f6c8:	mov	x0, #0x0                   	// #0
  41f6cc:	add	x1, x1, #0x2b4
  41f6d0:	bl	401c70 <dcgettext@plt>
  41f6d4:	mov	x19, x0
  41f6d8:	ldrh	w0, [x28, #82]
  41f6dc:	bl	403630 <ferror@plt+0x18f0>
  41f6e0:	mov	x1, x0
  41f6e4:	mov	x0, x19
  41f6e8:	bl	401cc0 <printf@plt>
  41f6ec:	b	41f718 <ferror@plt+0x1d9d8>
  41f6f0:	ldrh	w3, [x28, #82]
  41f6f4:	ldr	w2, [x0], #16
  41f6f8:	cmp	w3, w2
  41f6fc:	b.ne	41f6b8 <ferror@plt+0x1d978>  // b.any
  41f700:	mov	x0, x28
  41f704:	blr	x1
  41f708:	cmp	w0, #0x0
  41f70c:	ldr	w0, [sp, #132]
  41f710:	csel	w0, w0, wzr, ne  // ne = any
  41f714:	str	w0, [sp, #132]
  41f718:	mov	x0, x28
  41f71c:	bl	4199a4 <ferror@plt+0x17c64>
  41f720:	cmp	w0, #0x0
  41f724:	ldr	w0, [sp, #132]
  41f728:	csel	w0, w0, wzr, ne  // ne = any
  41f72c:	str	w0, [sp, #132]
  41f730:	ldr	x0, [x27, #2192]
  41f734:	cbz	x0, 41f7c0 <ferror@plt+0x1da80>
  41f738:	ldr	w0, [x27, #2360]
  41f73c:	cbz	w0, 41f7c0 <ferror@plt+0x1da80>
  41f740:	ldr	x0, [x27, #2176]
  41f744:	cbz	x0, 41fa28 <ferror@plt+0x1dce8>
  41f748:	ldr	x0, [x27, #2184]
  41f74c:	cbz	x0, 41fa28 <ferror@plt+0x1dce8>
  41f750:	ldr	x0, [x27, #2368]
  41f754:	cbz	x0, 41f788 <ferror@plt+0x1da48>
  41f758:	ldr	w19, [x27, #2664]
  41f75c:	mov	w4, #0x5                   	// #5
  41f760:	adrp	x2, 448000 <warn@@Base+0xea24>
  41f764:	adrp	x1, 448000 <warn@@Base+0xea24>
  41f768:	add	x2, x2, #0x306
  41f76c:	add	x1, x1, #0x342
  41f770:	mov	w3, w19
  41f774:	mov	x0, #0x0                   	// #0
  41f778:	bl	401c20 <dcngettext@plt>
  41f77c:	ldr	x1, [x27, #2656]
  41f780:	mov	w2, w19
  41f784:	bl	401cc0 <printf@plt>
  41f788:	adrp	x1, 448000 <warn@@Base+0xea24>
  41f78c:	adrp	x21, 448000 <warn@@Base+0xea24>
  41f790:	add	x1, x1, #0x37c
  41f794:	adrp	x22, 448000 <warn@@Base+0xea24>
  41f798:	add	x21, x21, #0x3b4
  41f79c:	add	x22, x22, #0x3ca
  41f7a0:	mov	w2, #0x5                   	// #5
  41f7a4:	mov	w19, #0x0                   	// #0
  41f7a8:	mov	x0, #0x0                   	// #0
  41f7ac:	bl	401c70 <dcgettext@plt>
  41f7b0:	bl	401cc0 <printf@plt>
  41f7b4:	ldr	w0, [x27, #2664]
  41f7b8:	cmp	w19, w0
  41f7bc:	b.cc	41f898 <ferror@plt+0x1db58>  // b.lo, b.ul, b.last
  41f7c0:	mov	x0, x28
  41f7c4:	bl	4100f4 <ferror@plt+0xe3b4>
  41f7c8:	cmp	w0, #0x0
  41f7cc:	ldr	w0, [sp, #132]
  41f7d0:	csel	w0, w0, wzr, ne  // ne = any
  41f7d4:	str	w0, [sp, #132]
  41f7d8:	ldr	w0, [x28, #104]
  41f7dc:	cbz	w0, 41fa30 <ferror@plt+0x1dcf0>
  41f7e0:	ldr	x1, [x28]
  41f7e4:	mov	x0, x28
  41f7e8:	bl	438970 <ferror@plt+0x36c30>
  41f7ec:	mov	w19, w0
  41f7f0:	ldr	w0, [x27, #2864]
  41f7f4:	cbz	w0, 41f810 <ferror@plt+0x1dad0>
  41f7f8:	mov	x0, x28
  41f7fc:	bl	41e8ec <ferror@plt+0x1cbac>
  41f800:	cmp	w0, #0x0
  41f804:	ldr	w0, [sp, #132]
  41f808:	csel	w0, w0, wzr, ne  // ne = any
  41f80c:	str	w0, [sp, #132]
  41f810:	cbz	w19, 41f820 <ferror@plt+0x1dae0>
  41f814:	adrp	x0, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  41f818:	ldr	x19, [x0, #2920]
  41f81c:	cbnz	x19, 41fa38 <ferror@plt+0x1dcf8>
  41f820:	ldr	w0, [x23, #368]
  41f824:	cbz	w0, 41fef8 <ferror@plt+0x1e1b8>
  41f828:	ldrh	w0, [x28, #80]
  41f82c:	cmp	w0, #0x4
  41f830:	b.eq	41fed8 <ferror@plt+0x1e198>  // b.none
  41f834:	mov	w0, #0x1                   	// #1
  41f838:	str	w0, [sp, #152]
  41f83c:	ldr	x19, [x28, #112]
  41f840:	adrp	x0, 48c000 <stdout@@GLIBC_2.17+0xbf0>
  41f844:	add	x0, x0, #0x520
  41f848:	str	wzr, [sp, #144]
  41f84c:	add	x0, x0, #0x128
  41f850:	str	xzr, [sp, #176]
  41f854:	str	x0, [sp, #192]
  41f858:	ldr	x1, [sp, #176]
  41f85c:	ldr	w0, [x28, #100]
  41f860:	cmp	x1, x0
  41f864:	b.cs	41f86c <ferror@plt+0x1db2c>  // b.hs, b.nlast
  41f868:	cbnz	x19, 41fa68 <ferror@plt+0x1dd28>
  41f86c:	ldr	w0, [sp, #144]
  41f870:	cbnz	w0, 41f880 <ferror@plt+0x1db40>
  41f874:	mov	x0, x28
  41f878:	bl	41e67c <ferror@plt+0x1c93c>
  41f87c:	str	w0, [sp, #152]
  41f880:	ldr	w0, [sp, #152]
  41f884:	cmp	w0, #0x0
  41f888:	ldr	w0, [sp, #132]
  41f88c:	csel	w0, w0, wzr, ne  // ne = any
  41f890:	str	w0, [sp, #132]
  41f894:	b	41fef8 <ferror@plt+0x1e1b8>
  41f898:	ldr	x0, [x27, #2192]
  41f89c:	ubfiz	x24, x19, #2, #32
  41f8a0:	mov	w1, w19
  41f8a4:	mov	w25, w19
  41f8a8:	add	x0, x0, x24
  41f8ac:	ldrh	w20, [x0, #2]
  41f8b0:	mov	x0, x21
  41f8b4:	bl	401cc0 <printf@plt>
  41f8b8:	ldr	x0, [x27, #2200]
  41f8bc:	cmp	x25, x0
  41f8c0:	b.cc	41f96c <ferror@plt+0x1dc2c>  // b.lo, b.ul, b.last
  41f8c4:	adrp	x1, 448000 <warn@@Base+0xea24>
  41f8c8:	add	x1, x1, #0x3ba
  41f8cc:	mov	w2, #0x5                   	// #5
  41f8d0:	mov	x0, #0x0                   	// #0
  41f8d4:	bl	401c70 <dcgettext@plt>
  41f8d8:	bl	401cc0 <printf@plt>
  41f8dc:	mov	w0, #0x20                  	// #32
  41f8e0:	bl	401cf0 <putchar@plt>
  41f8e4:	ldr	x0, [x27, #2192]
  41f8e8:	ldrh	w1, [x0, x24]
  41f8ec:	mov	w0, #0xfffe                	// #65534
  41f8f0:	cmp	w1, w0
  41f8f4:	b.eq	41f9b8 <ferror@plt+0x1dc78>  // b.none
  41f8f8:	mov	w0, #0xffff                	// #65535
  41f8fc:	cmp	w1, w0
  41f900:	b.ne	41f9cc <ferror@plt+0x1dc8c>  // b.any
  41f904:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  41f908:	ldr	x1, [x0, #1040]
  41f90c:	adrp	x0, 448000 <warn@@Base+0xea24>
  41f910:	add	x0, x0, #0x3db
  41f914:	bl	401910 <fputs@plt>
  41f918:	tbz	w20, #0, 41f928 <ferror@plt+0x1dbe8>
  41f91c:	adrp	x0, 443000 <warn@@Base+0x9a24>
  41f920:	add	x0, x0, #0x389
  41f924:	bl	401cc0 <printf@plt>
  41f928:	tbz	w20, #1, 41f938 <ferror@plt+0x1dbf8>
  41f92c:	adrp	x0, 448000 <warn@@Base+0xea24>
  41f930:	add	x0, x0, #0x3fa
  41f934:	bl	401cc0 <printf@plt>
  41f938:	tbz	w20, #2, 41f948 <ferror@plt+0x1dc08>
  41f93c:	adrp	x0, 448000 <warn@@Base+0xea24>
  41f940:	add	x0, x0, #0x404
  41f944:	bl	401cc0 <printf@plt>
  41f948:	tbz	w20, #3, 41f958 <ferror@plt+0x1dc18>
  41f94c:	adrp	x0, 443000 <warn@@Base+0x9a24>
  41f950:	add	x0, x0, #0x331
  41f954:	bl	401cc0 <printf@plt>
  41f958:	adrp	x0, 444000 <warn@@Base+0xaa24>
  41f95c:	add	w19, w19, #0x1
  41f960:	add	x0, x0, #0xa97
  41f964:	bl	401b70 <puts@plt>
  41f968:	b	41f7b4 <ferror@plt+0x1da74>
  41f96c:	ldr	x0, [x27, #2176]
  41f970:	ldr	x1, [x27, #2184]
  41f974:	add	x25, x0, x25, lsl #5
  41f978:	cbz	x1, 41f99c <ferror@plt+0x1dc5c>
  41f97c:	ldr	x0, [x25, #16]
  41f980:	ldr	x2, [x27, #2208]
  41f984:	cmp	x0, x2
  41f988:	b.cs	41f99c <ferror@plt+0x1dc5c>  // b.hs, b.nlast
  41f98c:	add	x1, x1, x0
  41f990:	mov	w0, #0x1e                  	// #30
  41f994:	bl	407378 <ferror@plt+0x5638>
  41f998:	b	41f8dc <ferror@plt+0x1db9c>
  41f99c:	mov	x1, x22
  41f9a0:	mov	w2, #0x5                   	// #5
  41f9a4:	mov	x0, #0x0                   	// #0
  41f9a8:	bl	401c70 <dcgettext@plt>
  41f9ac:	ldr	x1, [x25, #16]
  41f9b0:	bl	401cc0 <printf@plt>
  41f9b4:	b	41f8dc <ferror@plt+0x1db9c>
  41f9b8:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  41f9bc:	ldr	x1, [x0, #1040]
  41f9c0:	adrp	x0, 448000 <warn@@Base+0xea24>
  41f9c4:	add	x0, x0, #0x3e7
  41f9c8:	b	41f914 <ferror@plt+0x1dbd4>
  41f9cc:	cbz	w1, 41fa18 <ferror@plt+0x1dcd8>
  41f9d0:	ldr	x0, [x27, #2376]
  41f9d4:	cmp	x0, w1, uxth
  41f9d8:	b.ls	41fa18 <ferror@plt+0x1dcd8>  // b.plast
  41f9dc:	ldr	x3, [x27, #2184]
  41f9e0:	cbz	x3, 41fa18 <ferror@plt+0x1dcd8>
  41f9e4:	ldr	x2, [x27, #2384]
  41f9e8:	ubfiz	x0, x1, #4, #16
  41f9ec:	add	x0, x2, x0
  41f9f0:	ldr	x2, [x27, #2208]
  41f9f4:	ldr	x0, [x0, #8]
  41f9f8:	cmp	x0, x2
  41f9fc:	b.cs	41fa18 <ferror@plt+0x1dcd8>  // b.hs, b.nlast
  41fa00:	add	x1, x3, x0
  41fa04:	mov	w0, #0xa                   	// #10
  41fa08:	bl	407378 <ferror@plt+0x5638>
  41fa0c:	mov	w0, #0x20                  	// #32
  41fa10:	bl	401cf0 <putchar@plt>
  41fa14:	b	41f918 <ferror@plt+0x1dbd8>
  41fa18:	adrp	x0, 448000 <warn@@Base+0xea24>
  41fa1c:	add	x0, x0, #0x3f3
  41fa20:	bl	401cc0 <printf@plt>
  41fa24:	b	41f918 <ferror@plt+0x1dbd8>
  41fa28:	str	wzr, [sp, #132]
  41fa2c:	b	41f7c0 <ferror@plt+0x1da80>
  41fa30:	mov	w19, #0x0                   	// #0
  41fa34:	b	41f7f0 <ferror@plt+0x1dab0>
  41fa38:	ldr	x0, [x19]
  41fa3c:	bl	40b05c <ferror@plt+0x931c>
  41fa40:	cbnz	w0, 41fa50 <ferror@plt+0x1dd10>
  41fa44:	str	wzr, [sp, #132]
  41fa48:	ldr	x19, [x19, #16]
  41fa4c:	b	41f81c <ferror@plt+0x1dadc>
  41fa50:	ldr	w0, [x27, #2864]
  41fa54:	cbz	w0, 41fa48 <ferror@plt+0x1dd08>
  41fa58:	ldr	x0, [x19]
  41fa5c:	bl	41e8ec <ferror@plt+0x1cbac>
  41fa60:	cbz	w0, 41fa44 <ferror@plt+0x1dd04>
  41fa64:	b	41fa48 <ferror@plt+0x1dd08>
  41fa68:	ldr	w0, [x19, #4]
  41fa6c:	cmp	w0, #0x7
  41fa70:	b.ne	41fa8c <ferror@plt+0x1dd4c>  // b.any
  41fa74:	ldr	x3, [x19, #32]
  41fa78:	cbnz	x3, 41fae8 <ferror@plt+0x1dda8>
  41fa7c:	str	wzr, [sp, #152]
  41fa80:	ldr	w0, [sp, #144]
  41fa84:	add	w0, w0, #0x1
  41fa88:	str	w0, [sp, #144]
  41fa8c:	ldrh	w0, [x28, #82]
  41fa90:	mov	w1, #0x57                  	// #87
  41fa94:	cmp	w0, #0x24
  41fa98:	ccmp	w0, w1, #0x4, ne  // ne = any
  41fa9c:	b.eq	41faac <ferror@plt+0x1dd6c>  // b.none
  41faa0:	mov	w1, #0x9080                	// #36992
  41faa4:	cmp	w0, w1
  41faa8:	b.ne	41fad4 <ferror@plt+0x1dd94>  // b.any
  41faac:	ldr	w1, [x19, #4]
  41fab0:	mov	w0, #0xa0000000            	// #-1610612736
  41fab4:	cmp	w1, w0
  41fab8:	b.ne	41fad4 <ferror@plt+0x1dd94>  // b.any
  41fabc:	ldr	x22, [x19, #32]
  41fac0:	cbnz	x22, 41fb04 <ferror@plt+0x1ddc4>
  41fac4:	str	wzr, [sp, #152]
  41fac8:	ldr	w0, [sp, #144]
  41facc:	add	w0, w0, #0x1
  41fad0:	str	w0, [sp, #144]
  41fad4:	ldr	x0, [sp, #176]
  41fad8:	add	x19, x19, #0x50
  41fadc:	add	x0, x0, #0x1
  41fae0:	str	x0, [sp, #176]
  41fae4:	b	41f858 <ferror@plt+0x1db18>
  41fae8:	ldr	x2, [x19, #24]
  41faec:	mov	x1, x19
  41faf0:	ldr	x4, [x19, #48]
  41faf4:	mov	x0, x28
  41faf8:	bl	41c320 <ferror@plt+0x1a5e0>
  41fafc:	cbnz	w0, 41fa80 <ferror@plt+0x1dd40>
  41fb00:	b	41fa7c <ferror@plt+0x1dd3c>
  41fb04:	ldr	x20, [x19, #24]
  41fb08:	mov	w2, #0x5                   	// #5
  41fb0c:	adrp	x1, 448000 <warn@@Base+0xea24>
  41fb10:	mov	x0, #0x0                   	// #0
  41fb14:	add	x1, x1, #0x40a
  41fb18:	bl	401c70 <dcgettext@plt>
  41fb1c:	mov	x4, x22
  41fb20:	mov	x5, x0
  41fb24:	mov	x2, x20
  41fb28:	mov	x1, x28
  41fb2c:	mov	x3, #0x1                   	// #1
  41fb30:	mov	x0, #0x0                   	// #0
  41fb34:	bl	4032f0 <ferror@plt+0x15b0>
  41fb38:	mov	x21, x0
  41fb3c:	cbz	x0, 41fac4 <ferror@plt+0x1dd84>
  41fb40:	add	x0, x0, x22
  41fb44:	mov	w2, #0x5                   	// #5
  41fb48:	adrp	x1, 448000 <warn@@Base+0xea24>
  41fb4c:	add	x1, x1, #0x415
  41fb50:	str	x0, [sp, #160]
  41fb54:	mov	x0, #0x0                   	// #0
  41fb58:	bl	401c70 <dcgettext@plt>
  41fb5c:	mov	x2, x22
  41fb60:	mov	x1, x20
  41fb64:	bl	401cc0 <printf@plt>
  41fb68:	str	x21, [sp, #136]
  41fb6c:	mov	w0, #0x1                   	// #1
  41fb70:	str	w0, [sp, #184]
  41fb74:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  41fb78:	add	x26, x0, #0x288
  41fb7c:	ldr	x0, [sp, #136]
  41fb80:	ldr	x1, [sp, #160]
  41fb84:	add	x0, x0, #0xd
  41fb88:	cmp	x1, x0
  41fb8c:	b.ls	41fc90 <ferror@plt+0x1df50>  // b.plast
  41fb90:	ldr	x2, [x26]
  41fb94:	mov	w1, #0x4                   	// #4
  41fb98:	ldr	x0, [sp, #136]
  41fb9c:	add	x0, x0, #0x8
  41fba0:	blr	x2
  41fba4:	mov	x20, x0
  41fba8:	mov	w1, #0x4                   	// #4
  41fbac:	ldr	x2, [x26]
  41fbb0:	ldr	x0, [sp, #136]
  41fbb4:	blr	x2
  41fbb8:	add	x24, x0, #0x3
  41fbbc:	mov	x22, x0
  41fbc0:	mov	w1, #0x4                   	// #4
  41fbc4:	ldr	x0, [sp, #136]
  41fbc8:	and	x24, x24, #0xfffffffffffffffc
  41fbcc:	ldr	x2, [x26]
  41fbd0:	add	x3, x0, #0xc
  41fbd4:	add	x0, x0, #0x4
  41fbd8:	str	x3, [sp, #168]
  41fbdc:	blr	x2
  41fbe0:	mov	x25, x0
  41fbe4:	ldr	x3, [sp, #168]
  41fbe8:	add	x24, x3, x24
  41fbec:	cmp	x21, x24
  41fbf0:	b.hi	41fc00 <ferror@plt+0x1dec0>  // b.pmore
  41fbf4:	ldr	x0, [sp, #160]
  41fbf8:	cmp	x0, x24
  41fbfc:	b.hi	41fc2c <ferror@plt+0x1deec>  // b.pmore
  41fc00:	mov	w2, #0x5                   	// #5
  41fc04:	adrp	x1, 448000 <warn@@Base+0xea24>
  41fc08:	mov	x0, #0x0                   	// #0
  41fc0c:	add	x1, x1, #0x46c
  41fc10:	str	x3, [sp, #168]
  41fc14:	bl	401c70 <dcgettext@plt>
  41fc18:	mov	x1, x22
  41fc1c:	bl	4395dc <warn@@Base>
  41fc20:	ldr	x3, [sp, #168]
  41fc24:	mov	x22, #0x0                   	// #0
  41fc28:	mov	x24, x3
  41fc2c:	add	x0, x25, #0x3
  41fc30:	and	x0, x0, #0xfffffffffffffffc
  41fc34:	add	x0, x24, x0
  41fc38:	str	x0, [sp, #168]
  41fc3c:	ldp	x0, x1, [sp, #160]
  41fc40:	cmp	x0, x1
  41fc44:	ccmp	x21, x1, #0x2, cs  // cs = hs, nlast
  41fc48:	b.ls	41fca4 <ferror@plt+0x1df64>  // b.plast
  41fc4c:	mov	w2, #0x5                   	// #5
  41fc50:	adrp	x1, 448000 <warn@@Base+0xea24>
  41fc54:	mov	x0, #0x0                   	// #0
  41fc58:	add	x1, x1, #0x495
  41fc5c:	bl	401c70 <dcgettext@plt>
  41fc60:	ldr	x1, [sp, #136]
  41fc64:	sub	x1, x1, x21
  41fc68:	bl	4395dc <warn@@Base>
  41fc6c:	mov	w2, #0x5                   	// #5
  41fc70:	adrp	x1, 448000 <warn@@Base+0xea24>
  41fc74:	mov	x0, #0x0                   	// #0
  41fc78:	add	x1, x1, #0x4c3
  41fc7c:	bl	401c70 <dcgettext@plt>
  41fc80:	mov	x3, x25
  41fc84:	mov	x2, x22
  41fc88:	mov	x1, x20
  41fc8c:	bl	4395dc <warn@@Base>
  41fc90:	mov	x0, x21
  41fc94:	bl	401bd0 <free@plt>
  41fc98:	ldr	w0, [sp, #184]
  41fc9c:	cbnz	w0, 41fac8 <ferror@plt+0x1dd88>
  41fca0:	b	41fac4 <ferror@plt+0x1dd84>
  41fca4:	ldr	x0, [sp, #160]
  41fca8:	add	x3, x3, x22
  41fcac:	cmp	x0, x3
  41fcb0:	b.cc	41fcb8 <ferror@plt+0x1df78>  // b.lo, b.ul, b.last
  41fcb4:	tbz	x22, #63, 41fcd4 <ferror@plt+0x1df94>
  41fcb8:	mov	w2, #0x5                   	// #5
  41fcbc:	adrp	x1, 448000 <warn@@Base+0xea24>
  41fcc0:	mov	x0, #0x0                   	// #0
  41fcc4:	add	x1, x1, #0x4f3
  41fcc8:	bl	401c70 <dcgettext@plt>
  41fccc:	ldr	x1, [sp, #168]
  41fcd0:	b	41fc64 <ferror@plt+0x1df24>
  41fcd4:	sub	w1, w20, #0x1
  41fcd8:	cmp	w1, #0x5
  41fcdc:	b.hi	41fd9c <ferror@plt+0x1e05c>  // b.pmore
  41fce0:	adrp	x0, 459000 <warn@@Base+0x1fa24>
  41fce4:	mov	w2, #0x5                   	// #5
  41fce8:	add	x0, x0, #0x914
  41fcec:	ldrb	w0, [x0, w1, uxtw]
  41fcf0:	adr	x1, 41fcfc <ferror@plt+0x1dfbc>
  41fcf4:	add	x0, x1, w0, sxtb #2
  41fcf8:	br	x0
  41fcfc:	adrp	x1, 448000 <warn@@Base+0xea24>
  41fd00:	add	x1, x1, #0x521
  41fd04:	mov	x0, #0x0                   	// #0
  41fd08:	bl	401c70 <dcgettext@plt>
  41fd0c:	mov	x1, x0
  41fd10:	adrp	x0, 440000 <warn@@Base+0x6a24>
  41fd14:	add	x0, x0, #0x946
  41fd18:	bl	401cc0 <printf@plt>
  41fd1c:	cmp	x25, #0x4
  41fd20:	b.ne	41fe24 <ferror@plt+0x1e0e4>  // b.any
  41fd24:	ldr	x2, [x26]
  41fd28:	mov	x0, x24
  41fd2c:	mov	w1, w25
  41fd30:	blr	x2
  41fd34:	mov	x24, x0
  41fd38:	cbnz	w0, 41fdcc <ferror@plt+0x1e08c>
  41fd3c:	adrp	x1, 448000 <warn@@Base+0xea24>
  41fd40:	add	x1, x1, #0x5a7
  41fd44:	mov	w2, #0x5                   	// #5
  41fd48:	mov	x0, #0x0                   	// #0
  41fd4c:	bl	401c70 <dcgettext@plt>
  41fd50:	bl	401cc0 <printf@plt>
  41fd54:	ldr	x0, [sp, #168]
  41fd58:	str	x0, [sp, #136]
  41fd5c:	b	41fb7c <ferror@plt+0x1de3c>
  41fd60:	adrp	x1, 448000 <warn@@Base+0xea24>
  41fd64:	add	x1, x1, #0x53d
  41fd68:	b	41fd04 <ferror@plt+0x1dfc4>
  41fd6c:	adrp	x1, 448000 <warn@@Base+0xea24>
  41fd70:	add	x1, x1, #0x55b
  41fd74:	b	41fd04 <ferror@plt+0x1dfc4>
  41fd78:	adrp	x1, 448000 <warn@@Base+0xea24>
  41fd7c:	add	x1, x1, #0x576
  41fd80:	b	41fd04 <ferror@plt+0x1dfc4>
  41fd84:	adrp	x1, 448000 <warn@@Base+0xea24>
  41fd88:	add	x1, x1, #0x58f
  41fd8c:	b	41fd04 <ferror@plt+0x1dfc4>
  41fd90:	adrp	x1, 448000 <warn@@Base+0xea24>
  41fd94:	add	x1, x1, #0x59c
  41fd98:	b	41fd04 <ferror@plt+0x1dfc4>
  41fd9c:	mov	w2, #0x5                   	// #5
  41fda0:	adrp	x1, 441000 <warn@@Base+0x7a24>
  41fda4:	mov	x0, #0x0                   	// #0
  41fda8:	add	x1, x1, #0xcdc
  41fdac:	bl	401c70 <dcgettext@plt>
  41fdb0:	mov	x2, x0
  41fdb4:	ldr	x0, [sp, #192]
  41fdb8:	mov	w3, w20
  41fdbc:	mov	x1, #0x40                  	// #64
  41fdc0:	bl	4019e0 <snprintf@plt>
  41fdc4:	ldr	x0, [sp, #192]
  41fdc8:	b	41fd0c <ferror@plt+0x1dfcc>
  41fdcc:	sub	x20, x20, #0x1
  41fdd0:	cmp	x20, #0x5
  41fdd4:	b.hi	41fe08 <ferror@plt+0x1e0c8>  // b.pmore
  41fdd8:	cmp	w20, #0x5
  41fddc:	b.hi	41fe08 <ferror@plt+0x1e0c8>  // b.pmore
  41fde0:	adrp	x0, 459000 <warn@@Base+0x1fa24>
  41fde4:	add	x0, x0, #0x91c
  41fde8:	ldrb	w0, [x0, w20, uxtw]
  41fdec:	adr	x1, 41fdf8 <ferror@plt+0x1e0b8>
  41fdf0:	add	x0, x1, w0, sxtb #2
  41fdf4:	br	x0
  41fdf8:	cmp	w24, #0x1
  41fdfc:	b.eq	41fe40 <ferror@plt+0x1e100>  // b.none
  41fe00:	cmp	w24, #0x2
  41fe04:	b.eq	41fe50 <ferror@plt+0x1e110>  // b.none
  41fe08:	mov	w2, #0x5                   	// #5
  41fe0c:	adrp	x1, 448000 <warn@@Base+0xea24>
  41fe10:	mov	x0, #0x0                   	// #0
  41fe14:	add	x1, x1, #0x5d9
  41fe18:	bl	401c70 <dcgettext@plt>
  41fe1c:	mov	w1, w24
  41fe20:	bl	401cc0 <printf@plt>
  41fe24:	mov	x2, x25
  41fe28:	mov	x1, x22
  41fe2c:	adrp	x0, 448000 <warn@@Base+0xea24>
  41fe30:	add	x0, x0, #0x5ec
  41fe34:	bl	401cc0 <printf@plt>
  41fe38:	str	wzr, [sp, #184]
  41fe3c:	b	41fd54 <ferror@plt+0x1e014>
  41fe40:	adrp	x1, 440000 <warn@@Base+0x6a24>
  41fe44:	mov	w2, #0x5                   	// #5
  41fe48:	add	x1, x1, #0xd87
  41fe4c:	b	41fd48 <ferror@plt+0x1e008>
  41fe50:	adrp	x1, 440000 <warn@@Base+0x6a24>
  41fe54:	mov	w2, #0x5                   	// #5
  41fe58:	add	x1, x1, #0xbf8
  41fe5c:	b	41fd48 <ferror@plt+0x1e008>
  41fe60:	cmp	w24, #0x1
  41fe64:	b.eq	41fe80 <ferror@plt+0x1e140>  // b.none
  41fe68:	cmp	w24, #0x2
  41fe6c:	b.ne	41fe08 <ferror@plt+0x1e0c8>  // b.any
  41fe70:	adrp	x1, 448000 <warn@@Base+0xea24>
  41fe74:	mov	w2, #0x5                   	// #5
  41fe78:	add	x1, x1, #0x5b9
  41fe7c:	b	41fd48 <ferror@plt+0x1e008>
  41fe80:	adrp	x1, 448000 <warn@@Base+0xea24>
  41fe84:	mov	w2, #0x5                   	// #5
  41fe88:	add	x1, x1, #0x5b0
  41fe8c:	b	41fd48 <ferror@plt+0x1e008>
  41fe90:	cmp	w24, #0x1
  41fe94:	b.eq	41feb0 <ferror@plt+0x1e170>  // b.none
  41fe98:	cmp	w24, #0x2
  41fe9c:	b.ne	41fe08 <ferror@plt+0x1e0c8>  // b.any
  41fea0:	adrp	x1, 448000 <warn@@Base+0xea24>
  41fea4:	mov	w2, #0x5                   	// #5
  41fea8:	add	x1, x1, #0x5cb
  41feac:	b	41fd48 <ferror@plt+0x1e008>
  41feb0:	adrp	x1, 448000 <warn@@Base+0xea24>
  41feb4:	mov	w2, #0x5                   	// #5
  41feb8:	add	x1, x1, #0x5c2
  41febc:	b	41fd48 <ferror@plt+0x1e008>
  41fec0:	cmp	w24, #0x1
  41fec4:	b.ne	41fe08 <ferror@plt+0x1e0c8>  // b.any
  41fec8:	adrp	x1, 448000 <warn@@Base+0xea24>
  41fecc:	mov	w2, #0x5                   	// #5
  41fed0:	add	x1, x1, #0x5d4
  41fed4:	b	41fd48 <ferror@plt+0x1e008>
  41fed8:	ldr	w0, [x28, #92]
  41fedc:	cbnz	w0, 41f874 <ferror@plt+0x1db34>
  41fee0:	adrp	x1, 448000 <warn@@Base+0xea24>
  41fee4:	add	x1, x1, #0x617
  41fee8:	mov	w2, #0x5                   	// #5
  41feec:	mov	x0, #0x0                   	// #0
  41fef0:	bl	401c70 <dcgettext@plt>
  41fef4:	bl	401cc0 <printf@plt>
  41fef8:	ldr	w0, [x23, #364]
  41fefc:	cbz	w0, 41ff3c <ferror@plt+0x1e1fc>
  41ff00:	ldr	x19, [x28, #112]
  41ff04:	mov	w0, #0x1                   	// #1
  41ff08:	mov	w26, #0x0                   	// #0
  41ff0c:	str	w0, [sp, #136]
  41ff10:	adrp	x0, 440000 <warn@@Base+0x6a24>
  41ff14:	add	x0, x0, #0x817
  41ff18:	str	x0, [sp, #176]
  41ff1c:	ldr	w0, [x28, #100]
  41ff20:	cmp	w0, w26
  41ff24:	b.hi	41ff88 <ferror@plt+0x1e248>  // b.pmore
  41ff28:	ldr	w0, [sp, #136]
  41ff2c:	cmp	w0, #0x0
  41ff30:	ldr	w0, [sp, #132]
  41ff34:	csel	w0, w0, wzr, ne  // ne = any
  41ff38:	str	w0, [sp, #132]
  41ff3c:	ldr	w0, [x23, #364]
  41ff40:	cbz	w0, 4211e4 <ferror@plt+0x1f4a4>
  41ff44:	ldrh	w0, [x28, #82]
  41ff48:	cmp	w0, #0x5d
  41ff4c:	b.eq	42026c <ferror@plt+0x1e52c>  // b.none
  41ff50:	b.hi	42029c <ferror@plt+0x1e55c>  // b.pmore
  41ff54:	cmp	w0, #0x16
  41ff58:	b.hi	42024c <ferror@plt+0x1e50c>  // b.pmore
  41ff5c:	cmp	w0, #0x1
  41ff60:	b.ls	4202b8 <ferror@plt+0x1e578>  // b.plast
  41ff64:	sub	w0, w0, #0x2
  41ff68:	cmp	w0, #0x14
  41ff6c:	b.hi	4202b8 <ferror@plt+0x1e578>  // b.pmore
  41ff70:	adrp	x1, 459000 <warn@@Base+0x1fa24>
  41ff74:	add	x1, x1, #0x924
  41ff78:	ldrh	w0, [x1, w0, uxtw #1]
  41ff7c:	adr	x1, 41ff88 <ferror@plt+0x1e248>
  41ff80:	add	x0, x1, w0, sxth #2
  41ff84:	br	x0
  41ff88:	ldr	w2, [x19, #4]
  41ff8c:	mov	w1, #0xfff7                	// #65527
  41ff90:	movk	w1, #0x6fff, lsl #16
  41ff94:	cmp	w2, w1
  41ff98:	b.ne	4200f0 <ferror@plt+0x1e3b0>  // b.any
  41ff9c:	ldr	w1, [x19, #40]
  41ffa0:	cmp	w1, w0
  41ffa4:	b.cs	4200f0 <ferror@plt+0x1e3b0>  // b.hs, b.nlast
  41ffa8:	ldp	x20, x21, [x19, #24]
  41ffac:	mov	w2, #0x5                   	// #5
  41ffb0:	adrp	x1, 448000 <warn@@Base+0xea24>
  41ffb4:	mov	x0, #0x0                   	// #0
  41ffb8:	add	x1, x1, #0x643
  41ffbc:	bl	401c70 <dcgettext@plt>
  41ffc0:	mov	x1, x28
  41ffc4:	mov	x5, x0
  41ffc8:	mov	x3, #0x1                   	// #1
  41ffcc:	mov	x0, #0x0                   	// #0
  41ffd0:	mov	x4, x21
  41ffd4:	mov	x2, x20
  41ffd8:	bl	4032f0 <ferror@plt+0x15b0>
  41ffdc:	mov	x22, x0
  41ffe0:	cbz	x0, 42004c <ferror@plt+0x1e30c>
  41ffe4:	ldr	w21, [x19, #40]
  41ffe8:	mov	w1, #0x50                  	// #80
  41ffec:	ldr	x0, [x28, #112]
  41fff0:	mov	w2, #0x5                   	// #5
  41fff4:	umaddl	x21, w21, w1, x0
  41fff8:	adrp	x1, 448000 <warn@@Base+0xea24>
  41fffc:	mov	x0, #0x0                   	// #0
  420000:	add	x1, x1, #0x658
  420004:	ldp	x20, x24, [x21, #24]
  420008:	bl	401c70 <dcgettext@plt>
  42000c:	mov	x1, x28
  420010:	mov	x5, x0
  420014:	mov	x3, #0x1                   	// #1
  420018:	mov	x0, #0x0                   	// #0
  42001c:	mov	x2, x20
  420020:	mov	x4, x24
  420024:	bl	4032f0 <ferror@plt+0x15b0>
  420028:	mov	x20, x0
  42002c:	cbz	x0, 42003c <ferror@plt+0x1e2fc>
  420030:	ldr	x3, [x19, #56]
  420034:	cmp	x3, #0x14
  420038:	b.eq	420054 <ferror@plt+0x1e314>  // b.none
  42003c:	mov	x0, x22
  420040:	bl	401bd0 <free@plt>
  420044:	mov	x0, x20
  420048:	bl	401bd0 <free@plt>
  42004c:	str	wzr, [sp, #136]
  420050:	b	4200f0 <ferror@plt+0x1e3b0>
  420054:	ldr	x0, [x21, #32]
  420058:	adrp	x2, 448000 <warn@@Base+0xea24>
  42005c:	ldr	x21, [x19, #32]
  420060:	add	x2, x2, #0x66d
  420064:	mov	w4, #0x5                   	// #5
  420068:	mov	x1, x2
  42006c:	str	x0, [sp, #144]
  420070:	mov	x0, #0x0                   	// #0
  420074:	udiv	x21, x21, x3
  420078:	mov	x3, x21
  42007c:	bl	401c20 <dcngettext@plt>
  420080:	mov	x1, x19
  420084:	mov	x24, x0
  420088:	mov	x0, x28
  42008c:	bl	402fac <ferror@plt+0x126c>
  420090:	mov	x1, x0
  420094:	mov	x2, x21
  420098:	mov	x0, x24
  42009c:	bl	401cc0 <printf@plt>
  4200a0:	mov	x21, x22
  4200a4:	adrp	x1, 448000 <warn@@Base+0xea24>
  4200a8:	add	x1, x1, #0x69f
  4200ac:	mov	w2, #0x5                   	// #5
  4200b0:	mov	x0, #0x0                   	// #0
  4200b4:	bl	401c70 <dcgettext@plt>
  4200b8:	mov	x24, #0x0                   	// #0
  4200bc:	bl	401b70 <puts@plt>
  4200c0:	adrp	x0, 446000 <warn@@Base+0xca24>
  4200c4:	add	x0, x0, #0x445
  4200c8:	str	x0, [sp, #168]
  4200cc:	ldr	x0, [x19, #32]
  4200d0:	mov	x1, #0x14                  	// #20
  4200d4:	udiv	x0, x0, x1
  4200d8:	cmp	x24, x0
  4200dc:	b.cc	4200fc <ferror@plt+0x1e3bc>  // b.lo, b.ul, b.last
  4200e0:	mov	x0, x22
  4200e4:	bl	401bd0 <free@plt>
  4200e8:	mov	x0, x20
  4200ec:	bl	401bd0 <free@plt>
  4200f0:	add	w26, w26, #0x1
  4200f4:	add	x19, x19, #0x50
  4200f8:	b	41ff1c <ferror@plt+0x1e1dc>
  4200fc:	adrp	x25, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  420100:	mov	w1, #0x4                   	// #4
  420104:	mov	x0, x21
  420108:	ldr	x2, [x25, #648]
  42010c:	blr	x2
  420110:	mov	x8, x0
  420114:	ldr	x2, [x25, #648]
  420118:	mov	w1, #0x4                   	// #4
  42011c:	add	x0, x21, #0x4
  420120:	str	x8, [sp, #184]
  420124:	blr	x2
  420128:	str	x0, [sp, #280]
  42012c:	ldr	x2, [x25, #648]
  420130:	mov	w1, #0x4                   	// #4
  420134:	add	x0, x21, #0x8
  420138:	blr	x2
  42013c:	str	x0, [sp, #152]
  420140:	ldr	x2, [x25, #648]
  420144:	mov	w1, #0x4                   	// #4
  420148:	add	x0, x21, #0xc
  42014c:	blr	x2
  420150:	str	x0, [sp, #160]
  420154:	ldr	x2, [x25, #648]
  420158:	mov	w1, #0x4                   	// #4
  42015c:	add	x0, x21, #0x10
  420160:	blr	x2
  420164:	mov	x25, x0
  420168:	add	x0, sp, #0x118
  42016c:	bl	401ab0 <gmtime@plt>
  420170:	ldr	w1, [x0]
  420174:	ldp	w4, w3, [x0, #16]
  420178:	str	w1, [sp]
  42017c:	ldr	x2, [sp, #176]
  420180:	add	w4, w4, #0x1
  420184:	ldp	w7, w6, [x0, #4]
  420188:	add	w3, w3, #0x76c
  42018c:	ldr	w5, [x0, #12]
  420190:	mov	x1, #0x80                  	// #128
  420194:	add	x0, sp, #0x120
  420198:	bl	4019e0 <snprintf@plt>
  42019c:	ldr	x0, [sp, #168]
  4201a0:	mov	x1, x24
  4201a4:	bl	401cc0 <printf@plt>
  4201a8:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  4201ac:	ldr	x8, [sp, #184]
  4201b0:	ldr	w0, [x0, #592]
  4201b4:	cbz	w0, 420214 <ferror@plt+0x1e4d4>
  4201b8:	ldr	x0, [sp, #144]
  4201bc:	cmp	x0, x8
  4201c0:	b.ls	4201f8 <ferror@plt+0x1e4b8>  // b.plast
  4201c4:	add	x1, x20, x8
  4201c8:	adrp	x0, 448000 <warn@@Base+0xea24>
  4201cc:	add	x0, x0, #0x6e6
  4201d0:	bl	401cc0 <printf@plt>
  4201d4:	add	x24, x24, #0x1
  4201d8:	ldp	x2, x3, [sp, #152]
  4201dc:	mov	x4, x25
  4201e0:	add	x1, sp, #0x120
  4201e4:	add	x21, x21, #0x14
  4201e8:	adrp	x0, 448000 <warn@@Base+0xea24>
  4201ec:	add	x0, x0, #0x6f5
  4201f0:	bl	401cc0 <printf@plt>
  4201f4:	b	4200cc <ferror@plt+0x1e38c>
  4201f8:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  4201fc:	add	x1, x1, #0xbce
  420200:	mov	w2, #0x5                   	// #5
  420204:	mov	x0, #0x0                   	// #0
  420208:	bl	401c70 <dcgettext@plt>
  42020c:	mov	x1, x0
  420210:	b	4201c8 <ferror@plt+0x1e488>
  420214:	ldr	x0, [sp, #144]
  420218:	cmp	x0, x8
  42021c:	b.ls	420230 <ferror@plt+0x1e4f0>  // b.plast
  420220:	add	x1, x20, x8
  420224:	adrp	x0, 448000 <warn@@Base+0xea24>
  420228:	add	x0, x0, #0x6ec
  42022c:	b	4201d0 <ferror@plt+0x1e490>
  420230:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  420234:	add	x1, x1, #0xbce
  420238:	mov	w2, #0x5                   	// #5
  42023c:	mov	x0, #0x0                   	// #0
  420240:	bl	401c70 <dcgettext@plt>
  420244:	mov	x1, x0
  420248:	b	420224 <ferror@plt+0x1e4e4>
  42024c:	cmp	w0, #0x28
  420250:	b.eq	4202f8 <ferror@plt+0x1e5b8>  // b.none
  420254:	cmp	w0, #0x27
  420258:	b.ls	4202b8 <ferror@plt+0x1e578>  // b.plast
  42025c:	cmp	w0, #0x2b
  420260:	b.eq	422574 <ferror@plt+0x20834>  // b.none
  420264:	cmp	w0, #0x2d
  420268:	b.ne	4202b8 <ferror@plt+0x1e578>  // b.any
  42026c:	adrp	x4, 408000 <ferror@plt+0x62c0>
  420270:	adrp	x3, 409000 <ferror@plt+0x72c0>
  420274:	mov	w2, #0x1                   	// #1
  420278:	adrp	x1, 445000 <warn@@Base+0xba24>
  42027c:	add	x4, x4, #0x150
  420280:	add	x3, x3, #0xc48
  420284:	add	x1, x1, #0x548
  420288:	movk	w2, #0x7000, lsl #16
  42028c:	mov	x0, x28
  420290:	bl	40838c <ferror@plt+0x664c>
  420294:	str	w0, [sp, #136]
  420298:	b	420c5c <ferror@plt+0x1ef1c>
  42029c:	cmp	w0, #0xa7
  4202a0:	b.eq	42249c <ferror@plt+0x2075c>  // b.none
  4202a4:	b.hi	4202dc <ferror@plt+0x1e59c>  // b.pmore
  4202a8:	cmp	w0, #0x69
  4202ac:	b.eq	422454 <ferror@plt+0x20714>  // b.none
  4202b0:	cmp	w0, #0x8c
  4202b4:	b.eq	422580 <ferror@plt+0x20840>  // b.none
  4202b8:	mov	w2, #0xfff5                	// #65525
  4202bc:	adrp	x4, 408000 <ferror@plt+0x62c0>
  4202c0:	adrp	x3, 406000 <ferror@plt+0x42c0>
  4202c4:	adrp	x1, 440000 <warn@@Base+0x6a24>
  4202c8:	add	x4, x4, #0x150
  4202cc:	add	x3, x3, #0x680
  4202d0:	add	x1, x1, #0xa55
  4202d4:	movk	w2, #0x6fff, lsl #16
  4202d8:	b	42028c <ferror@plt+0x1e54c>
  4202dc:	cmp	w0, #0xf3
  4202e0:	b.eq	422478 <ferror@plt+0x20738>  // b.none
  4202e4:	mov	w1, #0xa390                	// #41872
  4202e8:	cmp	w0, w1
  4202ec:	b.eq	422568 <ferror@plt+0x20828>  // b.none
  4202f0:	cmp	w0, #0xc3
  4202f4:	b	420268 <ferror@plt+0x1e528>
  4202f8:	mov	w2, #0x3                   	// #3
  4202fc:	adrp	x4, 408000 <ferror@plt+0x62c0>
  420300:	adrp	x3, 409000 <ferror@plt+0x72c0>
  420304:	adrp	x1, 448000 <warn@@Base+0xea24>
  420308:	add	x4, x4, #0x150
  42030c:	add	x3, x3, #0x6b0
  420310:	add	x1, x1, #0x70e
  420314:	movk	w2, #0x7000, lsl #16
  420318:	b	42028c <ferror@plt+0x1e54c>
  42031c:	mov	w2, #0xfff5                	// #65525
  420320:	mov	x1, #0x0                   	// #0
  420324:	mov	x0, x28
  420328:	adrp	x4, 416000 <ferror@plt+0x142c0>
  42032c:	mov	x3, #0x0                   	// #0
  420330:	add	x4, x4, #0x72c
  420334:	movk	w2, #0x6fff, lsl #16
  420338:	bl	40838c <ferror@plt+0x664c>
  42033c:	cmp	w0, #0x0
  420340:	adrp	x1, 448000 <warn@@Base+0xea24>
  420344:	cset	w0, ne  // ne = any
  420348:	add	x1, x1, #0x714
  42034c:	str	w0, [sp, #136]
  420350:	mov	x0, x28
  420354:	bl	40ae90 <ferror@plt+0x9150>
  420358:	cbz	x0, 420384 <ferror@plt+0x1e644>
  42035c:	ldr	x19, [x0, #32]
  420360:	cmp	x19, #0x18
  420364:	b.eq	42066c <ferror@plt+0x1e92c>  // b.none
  420368:	adrp	x1, 448000 <warn@@Base+0xea24>
  42036c:	add	x1, x1, #0x723
  420370:	mov	w2, #0x5                   	// #5
  420374:	mov	x0, #0x0                   	// #0
  420378:	bl	401c70 <dcgettext@plt>
  42037c:	bl	4390e8 <error@@Base>
  420380:	str	wzr, [sp, #136]
  420384:	ldr	x20, [x27, #2384]
  420388:	cbnz	x20, 420fd8 <ferror@plt+0x1f298>
  42038c:	adrp	x1, 448000 <warn@@Base+0xea24>
  420390:	mov	x0, x28
  420394:	add	x1, x1, #0xa80
  420398:	bl	40ae90 <ferror@plt+0x9150>
  42039c:	cbz	x0, 420c5c <ferror@plt+0x1ef1c>
  4203a0:	adrp	x1, 48b000 <warn@@Base+0x51a24>
  4203a4:	mov	w4, #0x8                   	// #8
  4203a8:	ldp	x21, x19, [x0, #16]
  4203ac:	mov	w2, #0x5                   	// #5
  4203b0:	ldr	w1, [x1, #1056]
  4203b4:	mov	w20, #0x4                   	// #4
  4203b8:	ldr	x22, [x0, #32]
  4203bc:	cmp	w1, #0x0
  4203c0:	csel	w20, w20, w4, ne  // ne = any
  4203c4:	adrp	x1, 448000 <warn@@Base+0xea24>
  4203c8:	mov	x0, #0x0                   	// #0
  4203cc:	add	x1, x1, #0xa85
  4203d0:	bl	401c70 <dcgettext@plt>
  4203d4:	mov	x5, x0
  4203d8:	mov	x3, x22
  4203dc:	mov	x4, #0x1                   	// #1
  4203e0:	mov	x2, x19
  4203e4:	mov	x1, x28
  4203e8:	mov	x0, #0x0                   	// #0
  4203ec:	bl	4032f0 <ferror@plt+0x15b0>
  4203f0:	adrp	x1, 448000 <warn@@Base+0xea24>
  4203f4:	add	x1, x1, #0xa9e
  4203f8:	mov	w2, #0x5                   	// #5
  4203fc:	mov	x19, x0
  420400:	add	x24, x21, x22
  420404:	add	x22, x0, x22
  420408:	mov	x0, #0x0                   	// #0
  42040c:	bl	401c70 <dcgettext@plt>
  420410:	bl	401cc0 <printf@plt>
  420414:	adrp	x1, 448000 <warn@@Base+0xea24>
  420418:	add	x1, x1, #0xaac
  42041c:	mov	w2, #0x5                   	// #5
  420420:	mov	x0, #0x0                   	// #0
  420424:	bl	401c70 <dcgettext@plt>
  420428:	bl	401cc0 <printf@plt>
  42042c:	mov	x3, #0x7ff0                	// #32752
  420430:	mov	w1, #0x6                   	// #6
  420434:	add	x0, x21, x3
  420438:	bl	4061a0 <ferror@plt+0x4460>
  42043c:	adrp	x0, 468000 <warn@@Base+0x2ea24>
  420440:	add	x0, x0, #0xc2d
  420444:	bl	401b70 <puts@plt>
  420448:	cbz	x19, 420c50 <ferror@plt+0x1ef10>
  42044c:	add	x0, x19, w20, sxtw
  420450:	sxtw	x23, w20
  420454:	cmp	x22, x0
  420458:	b.cc	420c50 <ferror@plt+0x1ef10>  // b.lo, b.ul, b.last
  42045c:	adrp	x26, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  420460:	mov	w1, w20
  420464:	mov	x0, x19
  420468:	ldr	x2, [x26, #648]
  42046c:	blr	x2
  420470:	cbnz	x0, 420c50 <ferror@plt+0x1ef10>
  420474:	adrp	x1, 448000 <warn@@Base+0xea24>
  420478:	add	x1, x1, #0xac2
  42047c:	mov	w2, #0x5                   	// #5
  420480:	bl	401c70 <dcgettext@plt>
  420484:	bl	401cc0 <printf@plt>
  420488:	mov	w2, #0x5                   	// #5
  42048c:	adrp	x1, 448000 <warn@@Base+0xea24>
  420490:	mov	x0, #0x0                   	// #0
  420494:	add	x1, x1, #0xad6
  420498:	bl	401c70 <dcgettext@plt>
  42049c:	mov	x25, x0
  4204a0:	lsl	w4, w20, #1
  4204a4:	mov	w2, #0x5                   	// #5
  4204a8:	adrp	x1, 448000 <warn@@Base+0xea24>
  4204ac:	mov	x0, #0x0                   	// #0
  4204b0:	add	x1, x1, #0xae6
  4204b4:	str	w4, [sp, #160]
  4204b8:	bl	401c70 <dcgettext@plt>
  4204bc:	mov	x6, x0
  4204c0:	mov	w2, #0x5                   	// #5
  4204c4:	adrp	x1, 448000 <warn@@Base+0xea24>
  4204c8:	mov	x0, #0x0                   	// #0
  4204cc:	add	x1, x1, #0xaee
  4204d0:	str	x6, [sp, #152]
  4204d4:	bl	401c70 <dcgettext@plt>
  4204d8:	mov	x3, x0
  4204dc:	mov	w2, #0x5                   	// #5
  4204e0:	adrp	x1, 448000 <warn@@Base+0xea24>
  4204e4:	mov	x0, #0x0                   	// #0
  4204e8:	add	x1, x1, #0xaf5
  4204ec:	str	x3, [sp, #144]
  4204f0:	bl	401c70 <dcgettext@plt>
  4204f4:	mov	x5, x0
  4204f8:	ldp	x3, x6, [sp, #144]
  4204fc:	mov	x0, x25
  420500:	ldr	w4, [sp, #160]
  420504:	mov	w1, w4
  420508:	mov	x2, x6
  42050c:	bl	401cc0 <printf@plt>
  420510:	mov	x3, x22
  420514:	mov	x2, x21
  420518:	mov	x1, x21
  42051c:	mov	x0, x19
  420520:	bl	4066d8 <ferror@plt+0x4998>
  420524:	mov	x25, x0
  420528:	mov	w0, #0xa                   	// #10
  42052c:	bl	401cf0 <putchar@plt>
  420530:	cmn	x25, #0x1
  420534:	b.eq	420660 <ferror@plt+0x1e920>  // b.none
  420538:	sub	x0, x25, x21
  42053c:	add	x23, x23, x0
  420540:	add	x23, x19, x23
  420544:	cmp	x22, x23
  420548:	b.cc	420594 <ferror@plt+0x1e854>  // b.lo, b.ul, b.last
  42054c:	ldr	x2, [x26, #648]
  420550:	mov	w1, w20
  420554:	add	x0, x19, x0
  420558:	blr	x2
  42055c:	lsl	w1, w20, #3
  420560:	sub	w1, w1, #0x1
  420564:	lsr	x0, x0, x1
  420568:	cbz	x0, 420594 <ferror@plt+0x1e854>
  42056c:	mov	x2, x25
  420570:	mov	x3, x22
  420574:	mov	x1, x21
  420578:	mov	x0, x19
  42057c:	bl	4066d8 <ferror@plt+0x4998>
  420580:	mov	x25, x0
  420584:	mov	w0, #0xa                   	// #10
  420588:	bl	401cf0 <putchar@plt>
  42058c:	cmn	x25, #0x1
  420590:	b.eq	420660 <ferror@plt+0x1e920>  // b.none
  420594:	mov	w0, #0xa                   	// #10
  420598:	bl	401cf0 <putchar@plt>
  42059c:	cmp	x19, #0x0
  4205a0:	ccmp	x24, x25, #0x0, ne  // ne = any
  4205a4:	b.ls	420c58 <ferror@plt+0x1ef18>  // b.plast
  4205a8:	adrp	x1, 448000 <warn@@Base+0xea24>
  4205ac:	add	x1, x1, #0xafb
  4205b0:	mov	w2, #0x5                   	// #5
  4205b4:	mov	x0, #0x0                   	// #0
  4205b8:	bl	401c70 <dcgettext@plt>
  4205bc:	lsl	w20, w20, #1
  4205c0:	bl	401cc0 <printf@plt>
  4205c4:	mov	w2, #0x5                   	// #5
  4205c8:	adrp	x1, 448000 <warn@@Base+0xea24>
  4205cc:	mov	x0, #0x0                   	// #0
  4205d0:	add	x1, x1, #0xae6
  4205d4:	bl	401c70 <dcgettext@plt>
  4205d8:	mov	x23, x0
  4205dc:	mov	w2, #0x5                   	// #5
  4205e0:	adrp	x1, 448000 <warn@@Base+0xea24>
  4205e4:	mov	x0, #0x0                   	// #0
  4205e8:	add	x1, x1, #0xaee
  4205ec:	bl	401c70 <dcgettext@plt>
  4205f0:	mov	x26, x0
  4205f4:	mov	w2, #0x5                   	// #5
  4205f8:	adrp	x1, 448000 <warn@@Base+0xea24>
  4205fc:	mov	x0, #0x0                   	// #0
  420600:	add	x1, x1, #0xaf5
  420604:	bl	401c70 <dcgettext@plt>
  420608:	mov	x5, x0
  42060c:	mov	w4, w20
  420610:	adrp	x0, 448000 <warn@@Base+0xea24>
  420614:	mov	x3, x26
  420618:	mov	x2, x23
  42061c:	mov	w1, w20
  420620:	add	x0, x0, #0xad6
  420624:	bl	401cc0 <printf@plt>
  420628:	mov	x2, x25
  42062c:	mov	x3, x22
  420630:	mov	x1, x21
  420634:	mov	x0, x19
  420638:	bl	4066d8 <ferror@plt+0x4998>
  42063c:	mov	x25, x0
  420640:	mov	w0, #0xa                   	// #10
  420644:	bl	401cf0 <putchar@plt>
  420648:	cmn	x25, #0x1
  42064c:	b.eq	420660 <ferror@plt+0x1e920>  // b.none
  420650:	cmp	x24, x25
  420654:	b.hi	420628 <ferror@plt+0x1e8e8>  // b.pmore
  420658:	mov	w0, #0xa                   	// #10
  42065c:	bl	401cf0 <putchar@plt>
  420660:	mov	x0, x19
  420664:	bl	401bd0 <free@plt>
  420668:	b	420c5c <ferror@plt+0x1ef1c>
  42066c:	ldr	x20, [x0, #24]
  420670:	mov	w2, #0x5                   	// #5
  420674:	adrp	x1, 448000 <warn@@Base+0xea24>
  420678:	mov	x0, #0x0                   	// #0
  42067c:	add	x1, x1, #0x744
  420680:	bl	401c70 <dcgettext@plt>
  420684:	mov	x2, x20
  420688:	mov	x5, x0
  42068c:	mov	x4, x19
  420690:	mov	x1, x28
  420694:	mov	x3, #0x1                   	// #1
  420698:	mov	x0, #0x0                   	// #0
  42069c:	bl	4032f0 <ferror@plt+0x15b0>
  4206a0:	mov	x20, x0
  4206a4:	cbz	x0, 420384 <ferror@plt+0x1e644>
  4206a8:	adrp	x22, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  4206ac:	mov	w1, #0x2                   	// #2
  4206b0:	ldr	x2, [x22, #648]
  4206b4:	blr	x2
  4206b8:	mov	x4, x0
  4206bc:	ldr	x2, [x22, #648]
  4206c0:	mov	w1, #0x1                   	// #1
  4206c4:	add	x0, x20, #0x2
  4206c8:	str	x4, [sp, #168]
  4206cc:	blr	x2
  4206d0:	mov	x5, x0
  4206d4:	ldr	x3, [x22, #648]
  4206d8:	mov	w1, #0x1                   	// #1
  4206dc:	add	x0, x20, #0x3
  4206e0:	str	x5, [sp, #160]
  4206e4:	blr	x3
  4206e8:	and	w2, w0, #0xff
  4206ec:	ldr	x3, [x22, #648]
  4206f0:	mov	w1, #0x1                   	// #1
  4206f4:	add	x0, x20, #0x4
  4206f8:	str	w2, [sp, #152]
  4206fc:	blr	x3
  420700:	and	w0, w0, #0xff
  420704:	ldr	x3, [x22, #648]
  420708:	mov	w1, #0x1                   	// #1
  42070c:	str	w0, [sp, #144]
  420710:	add	x0, x20, #0x5
  420714:	blr	x3
  420718:	and	w26, w0, #0xff
  42071c:	ldr	x3, [x22, #648]
  420720:	mov	w1, #0x1                   	// #1
  420724:	add	x0, x20, #0x6
  420728:	blr	x3
  42072c:	and	w25, w0, #0xff
  420730:	ldr	x3, [x22, #648]
  420734:	mov	w1, #0x1                   	// #1
  420738:	add	x0, x20, #0x7
  42073c:	blr	x3
  420740:	and	w24, w0, #0xff
  420744:	ldr	x3, [x22, #648]
  420748:	mov	w1, #0x4                   	// #4
  42074c:	add	x0, x20, #0x8
  420750:	blr	x3
  420754:	mov	x21, x0
  420758:	ldr	x3, [x22, #648]
  42075c:	mov	w1, #0x4                   	// #4
  420760:	add	x0, x20, #0xc
  420764:	blr	x3
  420768:	mov	x19, x0
  42076c:	ldr	x3, [x22, #648]
  420770:	mov	w1, #0x4                   	// #4
  420774:	add	x0, x20, #0x10
  420778:	blr	x3
  42077c:	mov	x23, x0
  420780:	ldr	x3, [x22, #648]
  420784:	mov	w1, #0x4                   	// #4
  420788:	add	x0, x20, #0x14
  42078c:	blr	x3
  420790:	mov	x22, x0
  420794:	ldr	x4, [sp, #168]
  420798:	adrp	x0, 448000 <warn@@Base+0xea24>
  42079c:	add	x0, x0, #0x75b
  4207a0:	and	w1, w4, #0xffff
  4207a4:	bl	401cc0 <printf@plt>
  4207a8:	ldr	x5, [sp, #160]
  4207ac:	adrp	x0, 448000 <warn@@Base+0xea24>
  4207b0:	add	x0, x0, #0x778
  4207b4:	and	w1, w5, #0xff
  4207b8:	bl	401cc0 <printf@plt>
  4207bc:	ldr	w2, [sp, #152]
  4207c0:	cmp	w2, #0x1
  4207c4:	b.ls	4207d8 <ferror@plt+0x1ea98>  // b.plast
  4207c8:	adrp	x0, 444000 <warn@@Base+0xaa24>
  4207cc:	mov	w1, w2
  4207d0:	add	x0, x0, #0xd76
  4207d4:	bl	401cc0 <printf@plt>
  4207d8:	ldr	w0, [sp, #144]
  4207dc:	bl	407e10 <ferror@plt+0x60d0>
  4207e0:	mov	w1, w0
  4207e4:	adrp	x0, 448000 <warn@@Base+0xea24>
  4207e8:	add	x0, x0, #0x785
  4207ec:	bl	401cc0 <printf@plt>
  4207f0:	mov	w0, w26
  4207f4:	bl	407e10 <ferror@plt+0x60d0>
  4207f8:	mov	w1, w0
  4207fc:	adrp	x0, 448000 <warn@@Base+0xea24>
  420800:	add	x0, x0, #0x793
  420804:	bl	401cc0 <printf@plt>
  420808:	mov	w0, w25
  42080c:	adrp	x25, 48b000 <warn@@Base+0x51a24>
  420810:	bl	407e10 <ferror@plt+0x60d0>
  420814:	mov	w1, w0
  420818:	adrp	x0, 448000 <warn@@Base+0xea24>
  42081c:	add	x0, x0, #0x7a2
  420820:	bl	401cc0 <printf@plt>
  420824:	ldr	x1, [x25, #1040]
  420828:	adrp	x0, 448000 <warn@@Base+0xea24>
  42082c:	add	x0, x0, #0x7b1
  420830:	bl	401910 <fputs@plt>
  420834:	mov	w0, w24
  420838:	bl	406498 <ferror@plt+0x4758>
  42083c:	ldr	x1, [x25, #1040]
  420840:	adrp	x0, 448000 <warn@@Base+0xea24>
  420844:	add	x0, x0, #0x7bb
  420848:	mov	x24, x25
  42084c:	bl	401910 <fputs@plt>
  420850:	mov	w1, w21
  420854:	cmp	w21, #0x14
  420858:	b.hi	420bb4 <ferror@plt+0x1ee74>  // b.pmore
  42085c:	adrp	x0, 459000 <warn@@Base+0x1fa24>
  420860:	add	x0, x0, #0x950
  420864:	ldrh	w0, [x0, w1, uxtw #1]
  420868:	adr	x1, 420874 <ferror@plt+0x1eb34>
  42086c:	add	x0, x1, w0, sxth #2
  420870:	br	x0
  420874:	mov	w2, #0x5                   	// #5
  420878:	adrp	x1, 43f000 <warn@@Base+0x5a24>
  42087c:	mov	x0, #0x0                   	// #0
  420880:	add	x1, x1, #0x7f
  420884:	bl	401c70 <dcgettext@plt>
  420888:	ldr	x1, [x25, #1040]
  42088c:	bl	401910 <fputs@plt>
  420890:	ldr	x1, [x24, #1040]
  420894:	adrp	x0, 448000 <warn@@Base+0xea24>
  420898:	add	x0, x0, #0x916
  42089c:	bl	401910 <fputs@plt>
  4208a0:	tbz	w19, #0, 4208b4 <ferror@plt+0x1eb74>
  4208a4:	ldr	x1, [x24, #1040]
  4208a8:	adrp	x0, 448000 <warn@@Base+0xea24>
  4208ac:	add	x0, x0, #0x91d
  4208b0:	bl	401910 <fputs@plt>
  4208b4:	tbz	w19, #1, 4208c8 <ferror@plt+0x1eb88>
  4208b8:	ldr	x1, [x24, #1040]
  4208bc:	adrp	x0, 448000 <warn@@Base+0xea24>
  4208c0:	add	x0, x0, #0x927
  4208c4:	bl	401910 <fputs@plt>
  4208c8:	tbz	w19, #13, 4208dc <ferror@plt+0x1eb9c>
  4208cc:	ldr	x1, [x24, #1040]
  4208d0:	adrp	x0, 448000 <warn@@Base+0xea24>
  4208d4:	add	x0, x0, #0x934
  4208d8:	bl	401910 <fputs@plt>
  4208dc:	tbz	w19, #2, 4208f0 <ferror@plt+0x1ebb0>
  4208e0:	ldr	x1, [x24, #1040]
  4208e4:	adrp	x0, 448000 <warn@@Base+0xea24>
  4208e8:	add	x0, x0, #0x941
  4208ec:	bl	401910 <fputs@plt>
  4208f0:	tbz	w19, #3, 420904 <ferror@plt+0x1ebc4>
  4208f4:	ldr	x1, [x24, #1040]
  4208f8:	adrp	x0, 448000 <warn@@Base+0xea24>
  4208fc:	add	x0, x0, #0x956
  420900:	bl	401910 <fputs@plt>
  420904:	tbz	w19, #4, 420918 <ferror@plt+0x1ebd8>
  420908:	ldr	x1, [x24, #1040]
  42090c:	adrp	x0, 448000 <warn@@Base+0xea24>
  420910:	add	x0, x0, #0x972
  420914:	bl	401910 <fputs@plt>
  420918:	tbz	w19, #5, 42092c <ferror@plt+0x1ebec>
  42091c:	ldr	x1, [x24, #1040]
  420920:	adrp	x0, 448000 <warn@@Base+0xea24>
  420924:	add	x0, x0, #0x97d
  420928:	bl	401910 <fputs@plt>
  42092c:	tbz	w19, #6, 420940 <ferror@plt+0x1ec00>
  420930:	ldr	x1, [x24, #1040]
  420934:	adrp	x0, 448000 <warn@@Base+0xea24>
  420938:	add	x0, x0, #0x98b
  42093c:	bl	401910 <fputs@plt>
  420940:	tbz	w19, #7, 420954 <ferror@plt+0x1ec14>
  420944:	ldr	x1, [x24, #1040]
  420948:	adrp	x0, 448000 <warn@@Base+0xea24>
  42094c:	add	x0, x0, #0x994
  420950:	bl	401910 <fputs@plt>
  420954:	tbz	w19, #8, 420968 <ferror@plt+0x1ec28>
  420958:	ldr	x1, [x24, #1040]
  42095c:	adrp	x0, 448000 <warn@@Base+0xea24>
  420960:	add	x0, x0, #0x9a4
  420964:	bl	401910 <fputs@plt>
  420968:	tbz	w19, #9, 42097c <ferror@plt+0x1ec3c>
  42096c:	ldr	x1, [x24, #1040]
  420970:	adrp	x0, 448000 <warn@@Base+0xea24>
  420974:	add	x0, x0, #0x9ad
  420978:	bl	401910 <fputs@plt>
  42097c:	tbz	w19, #10, 420990 <ferror@plt+0x1ec50>
  420980:	ldr	x1, [x24, #1040]
  420984:	adrp	x0, 448000 <warn@@Base+0xea24>
  420988:	add	x0, x0, #0x9b7
  42098c:	bl	401910 <fputs@plt>
  420990:	tbz	w19, #11, 4209a4 <ferror@plt+0x1ec64>
  420994:	ldr	x1, [x24, #1040]
  420998:	adrp	x0, 448000 <warn@@Base+0xea24>
  42099c:	add	x0, x0, #0x9c4
  4209a0:	bl	401910 <fputs@plt>
  4209a4:	tbz	w19, #12, 4209b8 <ferror@plt+0x1ec78>
  4209a8:	ldr	x1, [x24, #1040]
  4209ac:	adrp	x0, 448000 <warn@@Base+0xea24>
  4209b0:	add	x0, x0, #0x9d4
  4209b4:	bl	401910 <fputs@plt>
  4209b8:	tbz	w19, #14, 4209cc <ferror@plt+0x1ec8c>
  4209bc:	ldr	x1, [x24, #1040]
  4209c0:	adrp	x0, 448000 <warn@@Base+0xea24>
  4209c4:	add	x0, x0, #0x9de
  4209c8:	bl	401910 <fputs@plt>
  4209cc:	tbz	w19, #15, 4209e0 <ferror@plt+0x1eca0>
  4209d0:	ldr	x1, [x24, #1040]
  4209d4:	adrp	x0, 448000 <warn@@Base+0xea24>
  4209d8:	add	x0, x0, #0x9ed
  4209dc:	bl	401910 <fputs@plt>
  4209e0:	tbz	w19, #17, 4209f4 <ferror@plt+0x1ecb4>
  4209e4:	ldr	x1, [x24, #1040]
  4209e8:	adrp	x0, 448000 <warn@@Base+0xea24>
  4209ec:	add	x0, x0, #0x9f7
  4209f0:	bl	401910 <fputs@plt>
  4209f4:	tbz	w19, #18, 420a08 <ferror@plt+0x1ecc8>
  4209f8:	ldr	x1, [x24, #1040]
  4209fc:	adrp	x0, 448000 <warn@@Base+0xea24>
  420a00:	add	x0, x0, #0xa02
  420a04:	bl	401910 <fputs@plt>
  420a08:	tbz	w19, #19, 420a1c <ferror@plt+0x1ecdc>
  420a0c:	ldr	x1, [x24, #1040]
  420a10:	adrp	x0, 448000 <warn@@Base+0xea24>
  420a14:	add	x0, x0, #0xa15
  420a18:	bl	401910 <fputs@plt>
  420a1c:	tbz	w19, #20, 420a30 <ferror@plt+0x1ecf0>
  420a20:	ldr	x1, [x24, #1040]
  420a24:	adrp	x0, 448000 <warn@@Base+0xea24>
  420a28:	add	x0, x0, #0xa28
  420a2c:	bl	401910 <fputs@plt>
  420a30:	tbz	w19, #21, 420be8 <ferror@plt+0x1eea8>
  420a34:	ldr	x1, [x24, #1040]
  420a38:	adrp	x0, 448000 <warn@@Base+0xea24>
  420a3c:	add	x0, x0, #0xa3b
  420a40:	bl	401910 <fputs@plt>
  420a44:	mov	w3, #0xffc10000            	// #-4128768
  420a48:	ands	w19, w3, w19
  420a4c:	b.eq	420c18 <ferror@plt+0x1eed8>  // b.none
  420a50:	ldr	x21, [x24, #1040]
  420a54:	mov	w2, #0x5                   	// #5
  420a58:	adrp	x1, 441000 <warn@@Base+0x7a24>
  420a5c:	mov	x0, #0x0                   	// #0
  420a60:	add	x1, x1, #0x11f
  420a64:	bl	401c70 <dcgettext@plt>
  420a68:	mov	w3, w19
  420a6c:	mov	x2, x0
  420a70:	adrp	x1, 448000 <warn@@Base+0xea24>
  420a74:	mov	x0, x21
  420a78:	add	x1, x1, #0xa54
  420a7c:	bl	401d20 <fprintf@plt>
  420a80:	b	420c18 <ferror@plt+0x1eed8>
  420a84:	adrp	x0, 448000 <warn@@Base+0xea24>
  420a88:	add	x0, x0, #0x7cb
  420a8c:	ldr	x1, [x25, #1040]
  420a90:	b	42088c <ferror@plt+0x1eb4c>
  420a94:	adrp	x0, 448000 <warn@@Base+0xea24>
  420a98:	add	x0, x0, #0x7d3
  420a9c:	ldr	x1, [x25, #1040]
  420aa0:	b	42088c <ferror@plt+0x1eb4c>
  420aa4:	adrp	x0, 448000 <warn@@Base+0xea24>
  420aa8:	add	x0, x0, #0x7eb
  420aac:	ldr	x1, [x25, #1040]
  420ab0:	b	42088c <ferror@plt+0x1eb4c>
  420ab4:	adrp	x0, 448000 <warn@@Base+0xea24>
  420ab8:	add	x0, x0, #0x803
  420abc:	ldr	x1, [x25, #1040]
  420ac0:	b	42088c <ferror@plt+0x1eb4c>
  420ac4:	adrp	x0, 448000 <warn@@Base+0xea24>
  420ac8:	add	x0, x0, #0x81b
  420acc:	ldr	x1, [x25, #1040]
  420ad0:	b	42088c <ferror@plt+0x1eb4c>
  420ad4:	adrp	x0, 448000 <warn@@Base+0xea24>
  420ad8:	add	x0, x0, #0x832
  420adc:	ldr	x1, [x25, #1040]
  420ae0:	b	42088c <ferror@plt+0x1eb4c>
  420ae4:	adrp	x0, 448000 <warn@@Base+0xea24>
  420ae8:	add	x0, x0, #0x840
  420aec:	ldr	x1, [x25, #1040]
  420af0:	b	42088c <ferror@plt+0x1eb4c>
  420af4:	adrp	x0, 448000 <warn@@Base+0xea24>
  420af8:	add	x0, x0, #0x84b
  420afc:	ldr	x1, [x25, #1040]
  420b00:	b	42088c <ferror@plt+0x1eb4c>
  420b04:	adrp	x0, 448000 <warn@@Base+0xea24>
  420b08:	add	x0, x0, #0x855
  420b0c:	ldr	x1, [x25, #1040]
  420b10:	b	42088c <ferror@plt+0x1eb4c>
  420b14:	adrp	x0, 448000 <warn@@Base+0xea24>
  420b18:	add	x0, x0, #0x860
  420b1c:	ldr	x1, [x25, #1040]
  420b20:	b	42088c <ferror@plt+0x1eb4c>
  420b24:	adrp	x0, 448000 <warn@@Base+0xea24>
  420b28:	add	x0, x0, #0x86e
  420b2c:	ldr	x1, [x25, #1040]
  420b30:	b	42088c <ferror@plt+0x1eb4c>
  420b34:	adrp	x0, 448000 <warn@@Base+0xea24>
  420b38:	add	x0, x0, #0x87a
  420b3c:	ldr	x1, [x25, #1040]
  420b40:	b	42088c <ferror@plt+0x1eb4c>
  420b44:	adrp	x0, 448000 <warn@@Base+0xea24>
  420b48:	add	x0, x0, #0x888
  420b4c:	ldr	x1, [x25, #1040]
  420b50:	b	42088c <ferror@plt+0x1eb4c>
  420b54:	adrp	x0, 448000 <warn@@Base+0xea24>
  420b58:	add	x0, x0, #0x89a
  420b5c:	ldr	x1, [x25, #1040]
  420b60:	b	42088c <ferror@plt+0x1eb4c>
  420b64:	adrp	x0, 448000 <warn@@Base+0xea24>
  420b68:	add	x0, x0, #0x8a5
  420b6c:	ldr	x1, [x25, #1040]
  420b70:	b	42088c <ferror@plt+0x1eb4c>
  420b74:	adrp	x0, 448000 <warn@@Base+0xea24>
  420b78:	add	x0, x0, #0x8b0
  420b7c:	ldr	x1, [x25, #1040]
  420b80:	b	42088c <ferror@plt+0x1eb4c>
  420b84:	adrp	x0, 448000 <warn@@Base+0xea24>
  420b88:	add	x0, x0, #0x8bb
  420b8c:	ldr	x1, [x25, #1040]
  420b90:	b	42088c <ferror@plt+0x1eb4c>
  420b94:	adrp	x0, 448000 <warn@@Base+0xea24>
  420b98:	add	x0, x0, #0x8db
  420b9c:	ldr	x1, [x25, #1040]
  420ba0:	b	42088c <ferror@plt+0x1eb4c>
  420ba4:	adrp	x0, 448000 <warn@@Base+0xea24>
  420ba8:	add	x0, x0, #0x8fb
  420bac:	ldr	x1, [x25, #1040]
  420bb0:	b	42088c <ferror@plt+0x1eb4c>
  420bb4:	ldr	x25, [x24, #1040]
  420bb8:	mov	w2, #0x5                   	// #5
  420bbc:	adrp	x1, 441000 <warn@@Base+0x7a24>
  420bc0:	mov	x0, #0x0                   	// #0
  420bc4:	add	x1, x1, #0x11f
  420bc8:	bl	401c70 <dcgettext@plt>
  420bcc:	mov	w3, w21
  420bd0:	mov	x2, x0
  420bd4:	adrp	x1, 446000 <warn@@Base+0xca24>
  420bd8:	mov	x0, x25
  420bdc:	add	x1, x1, #0x854
  420be0:	bl	401d20 <fprintf@plt>
  420be4:	b	420890 <ferror@plt+0x1eb50>
  420be8:	cbnz	w19, 420a44 <ferror@plt+0x1ed04>
  420bec:	ldr	x19, [x24, #1040]
  420bf0:	mov	w2, #0x5                   	// #5
  420bf4:	adrp	x1, 43f000 <warn@@Base+0x5a24>
  420bf8:	mov	x0, #0x0                   	// #0
  420bfc:	add	x1, x1, #0x7f
  420c00:	bl	401c70 <dcgettext@plt>
  420c04:	adrp	x1, 448000 <warn@@Base+0xea24>
  420c08:	mov	x2, x0
  420c0c:	add	x1, x1, #0xa4f
  420c10:	mov	x0, x19
  420c14:	bl	401d20 <fprintf@plt>
  420c18:	mov	x1, x23
  420c1c:	adrp	x0, 448000 <warn@@Base+0xea24>
  420c20:	add	x0, x0, #0xa5e
  420c24:	bl	401cc0 <printf@plt>
  420c28:	mov	x1, x22
  420c2c:	adrp	x0, 448000 <warn@@Base+0xea24>
  420c30:	add	x0, x0, #0xa6f
  420c34:	bl	401cc0 <printf@plt>
  420c38:	ldr	x1, [x24, #1040]
  420c3c:	mov	w0, #0xa                   	// #10
  420c40:	bl	4019a0 <fputc@plt>
  420c44:	mov	x0, x20
  420c48:	bl	401bd0 <free@plt>
  420c4c:	b	420384 <ferror@plt+0x1e644>
  420c50:	mov	x25, x21
  420c54:	b	42059c <ferror@plt+0x1e85c>
  420c58:	cbnz	x19, 420660 <ferror@plt+0x1e920>
  420c5c:	ldr	w0, [sp, #136]
  420c60:	cbz	w0, 4211e0 <ferror@plt+0x1f4a0>
  420c64:	b	4211e4 <ferror@plt+0x1f4a4>
  420c68:	mov	x1, #0x13                  	// #19
  420c6c:	movk	x1, #0x7000, lsl #16
  420c70:	cmp	x0, x1
  420c74:	b.hi	420f18 <ferror@plt+0x1f1d8>  // b.pmore
  420c78:	cmp	x0, x23
  420c7c:	b.hi	420ed8 <ferror@plt+0x1f198>  // b.pmore
  420c80:	cmp	x0, #0x14
  420c84:	b.eq	420fc0 <ferror@plt+0x1f280>  // b.none
  420c88:	b.hi	420f04 <ferror@plt+0x1f1c4>  // b.pmore
  420c8c:	cmp	x0, #0x2
  420c90:	b.eq	420fcc <ferror@plt+0x1f28c>  // b.none
  420c94:	cmp	x0, #0x3
  420c98:	b.eq	420f90 <ferror@plt+0x1f250>  // b.none
  420c9c:	add	x20, x20, #0x10
  420ca0:	ldr	x0, [x27, #2376]
  420ca4:	ldr	x1, [x27, #2384]
  420ca8:	add	x0, x1, x0, lsl #4
  420cac:	cmp	x20, x0
  420cb0:	b.cs	420cbc <ferror@plt+0x1ef7c>  // b.hs, b.nlast
  420cb4:	ldr	x0, [x20]
  420cb8:	cbnz	x0, 420c68 <ferror@plt+0x1ef28>
  420cbc:	cmp	x19, #0x0
  420cc0:	ccmp	x25, #0x0, #0x4, ne  // ne = any
  420cc4:	b.eq	420e94 <ferror@plt+0x1f154>  // b.none
  420cc8:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  420ccc:	add	x20, x0, #0x420
  420cd0:	ldr	w0, [x20, #2360]
  420cd4:	cbz	w0, 420e94 <ferror@plt+0x1f154>
  420cd8:	mov	w2, #0x5                   	// #5
  420cdc:	adrp	x1, 448000 <warn@@Base+0xea24>
  420ce0:	mov	x0, #0x0                   	// #0
  420ce4:	add	x1, x1, #0x643
  420ce8:	bl	401c70 <dcgettext@plt>
  420cec:	mov	x5, x0
  420cf0:	mov	x3, x25
  420cf4:	mov	x2, x19
  420cf8:	mov	x1, x28
  420cfc:	mov	x4, #0x14                  	// #20
  420d00:	mov	x0, #0x0                   	// #0
  420d04:	bl	4032f0 <ferror@plt+0x15b0>
  420d08:	mov	x22, x0
  420d0c:	cbz	x0, 4210ac <ferror@plt+0x1f36c>
  420d10:	mov	x3, x25
  420d14:	adrp	x2, 448000 <warn@@Base+0xea24>
  420d18:	add	x2, x2, #0xb0c
  420d1c:	mov	w4, #0x5                   	// #5
  420d20:	adrp	x1, 448000 <warn@@Base+0xea24>
  420d24:	mov	x0, #0x0                   	// #0
  420d28:	add	x1, x1, #0xb37
  420d2c:	bl	401c20 <dcngettext@plt>
  420d30:	mov	x1, x25
  420d34:	adrp	x23, 48b000 <warn@@Base+0x51a24>
  420d38:	bl	401cc0 <printf@plt>
  420d3c:	mov	x19, x22
  420d40:	mov	w2, #0x5                   	// #5
  420d44:	adrp	x1, 448000 <warn@@Base+0xea24>
  420d48:	mov	x0, #0x0                   	// #0
  420d4c:	add	x1, x1, #0xb60
  420d50:	bl	401c70 <dcgettext@plt>
  420d54:	mov	x21, #0x0                   	// #0
  420d58:	ldr	x1, [x23, #1040]
  420d5c:	bl	401910 <fputs@plt>
  420d60:	str	x23, [sp, #264]
  420d64:	adrp	x0, 440000 <warn@@Base+0x6a24>
  420d68:	add	x0, x0, #0x817
  420d6c:	str	x0, [sp, #240]
  420d70:	adrp	x0, 446000 <warn@@Base+0xca24>
  420d74:	add	x0, x0, #0x445
  420d78:	str	x0, [sp, #248]
  420d7c:	adrp	x0, 448000 <warn@@Base+0xea24>
  420d80:	add	x0, x0, #0xbb8
  420d84:	str	x0, [sp, #256]
  420d88:	adrp	x24, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  420d8c:	mov	w1, #0x4                   	// #4
  420d90:	mov	x0, x19
  420d94:	ldr	x2, [x24, #648]
  420d98:	blr	x2
  420d9c:	mov	x23, x0
  420da0:	ldr	x2, [x24, #648]
  420da4:	mov	w1, #0x4                   	// #4
  420da8:	add	x0, x19, #0x4
  420dac:	blr	x2
  420db0:	str	x0, [sp, #280]
  420db4:	ldr	x2, [x24, #648]
  420db8:	mov	w1, #0x4                   	// #4
  420dbc:	add	x0, x19, #0x8
  420dc0:	blr	x2
  420dc4:	str	x0, [sp, #224]
  420dc8:	ldr	x2, [x24, #648]
  420dcc:	mov	w1, #0x4                   	// #4
  420dd0:	add	x0, x19, #0xc
  420dd4:	blr	x2
  420dd8:	str	x0, [sp, #232]
  420ddc:	ldr	x2, [x24, #648]
  420de0:	mov	w1, #0x4                   	// #4
  420de4:	add	x0, x19, #0x10
  420de8:	blr	x2
  420dec:	mov	x24, x0
  420df0:	add	x0, sp, #0x118
  420df4:	bl	401ab0 <gmtime@plt>
  420df8:	ldr	w1, [x0]
  420dfc:	ldp	w4, w3, [x0, #16]
  420e00:	str	w1, [sp]
  420e04:	ldr	x2, [sp, #240]
  420e08:	add	w4, w4, #0x1
  420e0c:	ldp	w7, w6, [x0, #4]
  420e10:	add	w3, w3, #0x76c
  420e14:	ldr	w5, [x0, #12]
  420e18:	mov	x1, #0x80                  	// #128
  420e1c:	add	x0, sp, #0x120
  420e20:	bl	4019e0 <snprintf@plt>
  420e24:	ldr	x0, [sp, #248]
  420e28:	mov	x1, x21
  420e2c:	bl	401cc0 <printf@plt>
  420e30:	ldr	x1, [x20, #2184]
  420e34:	cbz	x1, 42101c <ferror@plt+0x1f2dc>
  420e38:	ldr	x0, [x20, #2208]
  420e3c:	cmp	x23, x0
  420e40:	b.cs	42101c <ferror@plt+0x1f2dc>  // b.hs, b.nlast
  420e44:	add	x1, x1, x23
  420e48:	mov	w0, #0x14                  	// #20
  420e4c:	bl	407378 <ferror@plt+0x5638>
  420e50:	ldp	x2, x3, [sp, #224]
  420e54:	add	x1, sp, #0x120
  420e58:	ldr	x0, [sp, #256]
  420e5c:	bl	401cc0 <printf@plt>
  420e60:	cbnz	x24, 42103c <ferror@plt+0x1f2fc>
  420e64:	adrp	x1, 448000 <warn@@Base+0xea24>
  420e68:	mov	w2, #0x5                   	// #5
  420e6c:	add	x1, x1, #0xbc9
  420e70:	mov	x0, #0x0                   	// #0
  420e74:	bl	401c70 <dcgettext@plt>
  420e78:	add	x21, x21, #0x1
  420e7c:	bl	401b70 <puts@plt>
  420e80:	add	x19, x19, #0x14
  420e84:	cmp	x25, x21
  420e88:	b.ne	420d88 <ferror@plt+0x1f048>  // b.any
  420e8c:	mov	x0, x22
  420e90:	bl	401bd0 <free@plt>
  420e94:	ldr	x0, [sp, #184]
  420e98:	cbz	x0, 421314 <ferror@plt+0x1f5d4>
  420e9c:	ldr	x0, [x28, #112]
  420ea0:	cbz	x0, 420ebc <ferror@plt+0x1f17c>
  420ea4:	ldr	w2, [x28, #100]
  420ea8:	mov	w3, #0xd                   	// #13
  420eac:	mov	w1, #0x0                   	// #0
  420eb0:	movk	w3, #0x7000, lsl #16
  420eb4:	cmp	w1, w2
  420eb8:	b.ne	4210b4 <ferror@plt+0x1f374>  // b.any
  420ebc:	adrp	x1, 448000 <warn@@Base+0xea24>
  420ec0:	add	x1, x1, #0xbcf
  420ec4:	mov	w2, #0x5                   	// #5
  420ec8:	mov	x0, #0x0                   	// #0
  420ecc:	bl	401c70 <dcgettext@plt>
  420ed0:	bl	4390e8 <error@@Base>
  420ed4:	b	4211e0 <ferror@plt+0x1f4a0>
  420ed8:	add	x0, x0, x24
  420edc:	cmp	x0, #0xb
  420ee0:	b.hi	420c9c <ferror@plt+0x1ef5c>  // b.pmore
  420ee4:	cmp	w0, #0xb
  420ee8:	b.hi	420c9c <ferror@plt+0x1ef5c>  // b.pmore
  420eec:	adrp	x1, 459000 <warn@@Base+0x1fa24>
  420ef0:	add	x1, x1, #0x97c
  420ef4:	ldrh	w0, [x1, w0, uxtw #1]
  420ef8:	adr	x1, 420f04 <ferror@plt+0x1f1c4>
  420efc:	add	x0, x1, w0, sxth #2
  420f00:	br	x0
  420f04:	cmp	x0, #0x17
  420f08:	b.ne	420c9c <ferror@plt+0x1ef5c>  // b.any
  420f0c:	ldr	x0, [x20, #8]
  420f10:	str	x0, [sp, #208]
  420f14:	b	420c9c <ferror@plt+0x1ef5c>
  420f18:	cmp	x0, x21
  420f1c:	b.eq	420f58 <ferror@plt+0x1f218>  // b.none
  420f20:	cmp	x0, x22
  420f24:	b.ne	420c9c <ferror@plt+0x1ef5c>  // b.any
  420f28:	ldr	x0, [x20, #8]
  420f2c:	str	x0, [sp, #160]
  420f30:	b	420c9c <ferror@plt+0x1ef5c>
  420f34:	mov	x2, #0x14                  	// #20
  420f38:	mov	x0, x28
  420f3c:	ldr	x1, [x20, #8]
  420f40:	mul	x2, x25, x2
  420f44:	bl	40d198 <ferror@plt+0xb458>
  420f48:	mov	x19, x0
  420f4c:	b	420c9c <ferror@plt+0x1ef5c>
  420f50:	ldr	x25, [x20, #8]
  420f54:	b	420c9c <ferror@plt+0x1ef5c>
  420f58:	ldr	x1, [x20, #8]
  420f5c:	mov	x0, x28
  420f60:	mov	x2, #0x0                   	// #0
  420f64:	bl	40d198 <ferror@plt+0xb458>
  420f68:	str	x0, [sp, #184]
  420f6c:	b	420c9c <ferror@plt+0x1ef5c>
  420f70:	ldr	x1, [x20, #8]
  420f74:	lsl	x2, x26, #2
  420f78:	mov	x0, x28
  420f7c:	bl	40d198 <ferror@plt+0xb458>
  420f80:	str	x0, [sp, #192]
  420f84:	b	420c9c <ferror@plt+0x1ef5c>
  420f88:	ldr	x26, [x20, #8]
  420f8c:	b	420c9c <ferror@plt+0x1ef5c>
  420f90:	ldr	x0, [x20, #8]
  420f94:	str	x0, [sp, #152]
  420f98:	b	420c9c <ferror@plt+0x1ef5c>
  420f9c:	ldr	x0, [x20, #8]
  420fa0:	str	x0, [sp, #216]
  420fa4:	b	420c9c <ferror@plt+0x1ef5c>
  420fa8:	ldr	x0, [x20, #8]
  420fac:	str	x0, [sp, #144]
  420fb0:	b	420c9c <ferror@plt+0x1ef5c>
  420fb4:	ldr	x0, [x20, #8]
  420fb8:	str	x0, [sp, #168]
  420fbc:	b	420c9c <ferror@plt+0x1ef5c>
  420fc0:	ldr	x0, [x20, #8]
  420fc4:	str	x0, [sp, #200]
  420fc8:	b	420c9c <ferror@plt+0x1ef5c>
  420fcc:	ldr	x0, [x20, #8]
  420fd0:	str	x0, [sp, #176]
  420fd4:	b	420c9c <ferror@plt+0x1ef5c>
  420fd8:	mov	x21, #0x29                  	// #41
  420fdc:	mov	x22, #0x32                  	// #50
  420fe0:	mov	x23, #0x7                   	// #7
  420fe4:	mov	x24, #0xfffffffffffffff8    	// #-8
  420fe8:	mov	x26, #0x0                   	// #0
  420fec:	mov	x25, #0x0                   	// #0
  420ff0:	mov	x19, #0x0                   	// #0
  420ff4:	movk	x21, #0x7000, lsl #16
  420ff8:	movk	x22, #0x7000, lsl #16
  420ffc:	movk	x23, #0x7000, lsl #16
  421000:	movk	x24, #0x8fff, lsl #16
  421004:	stp	xzr, xzr, [sp, #144]
  421008:	stp	xzr, xzr, [sp, #160]
  42100c:	stp	xzr, xzr, [sp, #176]
  421010:	stp	xzr, xzr, [sp, #192]
  421014:	stp	xzr, xzr, [sp, #208]
  421018:	b	420ca0 <ferror@plt+0x1ef60>
  42101c:	mov	w2, #0x5                   	// #5
  421020:	adrp	x1, 448000 <warn@@Base+0xea24>
  421024:	mov	x0, #0x0                   	// #0
  421028:	add	x1, x1, #0xba8
  42102c:	bl	401c70 <dcgettext@plt>
  421030:	mov	x1, x23
  421034:	bl	401cc0 <printf@plt>
  421038:	b	420e50 <ferror@plt+0x1f110>
  42103c:	adrp	x23, 466000 <warn@@Base+0x2ca24>
  421040:	add	x23, x23, #0x638
  421044:	sub	x23, x23, #0xd0
  421048:	mov	x2, #0x0                   	// #0
  42104c:	ldr	w3, [x23, #8]
  421050:	tst	w3, w24
  421054:	b.eq	42107c <ferror@plt+0x1f33c>  // b.none
  421058:	ldr	x0, [sp, #264]
  42105c:	str	w3, [sp, #224]
  421060:	str	x2, [sp, #232]
  421064:	ldr	x1, [x0, #1040]
  421068:	ldr	x0, [x23]
  42106c:	bl	401910 <fputs@plt>
  421070:	ldr	w3, [sp, #224]
  421074:	ldr	x2, [sp, #232]
  421078:	eor	w24, w24, w3
  42107c:	add	x2, x2, #0x1
  421080:	add	x23, x23, #0x10
  421084:	cmp	x2, #0x6
  421088:	b.ne	42104c <ferror@plt+0x1f30c>  // b.any
  42108c:	cbz	w24, 4210a0 <ferror@plt+0x1f360>
  421090:	adrp	x0, 445000 <warn@@Base+0xba24>
  421094:	mov	w1, w24
  421098:	add	x0, x0, #0x9dc
  42109c:	bl	401cc0 <printf@plt>
  4210a0:	adrp	x0, 444000 <warn@@Base+0xaa24>
  4210a4:	add	x0, x0, #0xa97
  4210a8:	b	420e78 <ferror@plt+0x1f138>
  4210ac:	str	wzr, [sp, #136]
  4210b0:	b	420e94 <ferror@plt+0x1f154>
  4210b4:	mov	x23, x0
  4210b8:	add	x0, x0, #0x50
  4210bc:	ldur	w4, [x0, #-76]
  4210c0:	cmp	w4, w3
  4210c4:	b.eq	4225ec <ferror@plt+0x208ac>  // b.none
  4210c8:	add	w1, w1, #0x1
  4210cc:	b	420eb4 <ferror@plt+0x1f174>
  4210d0:	mov	w2, #0x5                   	// #5
  4210d4:	adrp	x1, 448000 <warn@@Base+0xea24>
  4210d8:	mov	x0, #0x0                   	// #0
  4210dc:	add	x1, x1, #0xc15
  4210e0:	bl	401c70 <dcgettext@plt>
  4210e4:	mov	x5, x0
  4210e8:	ldr	x2, [sp, #184]
  4210ec:	mov	x4, x19
  4210f0:	mov	x1, x28
  4210f4:	mov	x3, #0x1                   	// #1
  4210f8:	mov	x0, #0x0                   	// #0
  4210fc:	bl	4032f0 <ferror@plt+0x15b0>
  421100:	str	x0, [sp, #184]
  421104:	cbz	x0, 421814 <ferror@plt+0x1fad4>
  421108:	ldr	x0, [x23, #32]
  42110c:	mov	x1, #0x10                  	// #16
  421110:	lsr	x0, x0, #3
  421114:	bl	42abd8 <ferror@plt+0x28e98>
  421118:	mov	x25, x0
  42111c:	cbnz	x0, 421130 <ferror@plt+0x1f3f0>
  421120:	adrp	x1, 448000 <warn@@Base+0xea24>
  421124:	mov	w2, #0x5                   	// #5
  421128:	add	x1, x1, #0xc1d
  42112c:	b	420ecc <ferror@plt+0x1f18c>
  421130:	ldr	x24, [x23, #32]
  421134:	adrp	x19, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  421138:	mov	x20, x0
  42113c:	add	x19, x19, #0x288
  421140:	mov	w21, #0x0                   	// #0
  421144:	mov	x2, #0x0                   	// #0
  421148:	ldr	x3, [x19]
  42114c:	mov	w1, #0x1                   	// #1
  421150:	ldr	x0, [sp, #184]
  421154:	str	x2, [sp, #224]
  421158:	add	x22, x0, x2
  42115c:	mov	x0, x22
  421160:	blr	x3
  421164:	strb	w0, [x20]
  421168:	mov	w1, #0x1                   	// #1
  42116c:	add	x0, x22, #0x1
  421170:	ldr	x3, [x19]
  421174:	blr	x3
  421178:	strb	w0, [x20, #1]
  42117c:	mov	w1, #0x2                   	// #2
  421180:	add	x0, x22, #0x2
  421184:	ldr	x3, [x19]
  421188:	blr	x3
  42118c:	strh	w0, [x20, #2]
  421190:	ldr	x3, [x19]
  421194:	add	x0, x22, #0x4
  421198:	mov	w1, #0x4                   	// #4
  42119c:	blr	x3
  4211a0:	str	x0, [x20, #8]
  4211a4:	ldrb	w0, [x20, #1]
  4211a8:	cmp	w0, #0x7
  4211ac:	b.ls	4211c4 <ferror@plt+0x1f484>  // b.plast
  4211b0:	ldr	x2, [sp, #224]
  4211b4:	ldr	x1, [x23, #32]
  4211b8:	add	x2, x2, w0, uxtb
  4211bc:	cmp	x2, x1
  4211c0:	b.ls	421284 <ferror@plt+0x1f544>  // b.plast
  4211c4:	mov	w2, #0x5                   	// #5
  4211c8:	adrp	x1, 448000 <warn@@Base+0xea24>
  4211cc:	mov	x0, #0x0                   	// #0
  4211d0:	add	x1, x1, #0xc4e
  4211d4:	bl	401c70 <dcgettext@plt>
  4211d8:	ldrb	w1, [x20, #1]
  4211dc:	bl	4390e8 <error@@Base>
  4211e0:	str	wzr, [sp, #132]
  4211e4:	ldr	x0, [x28, #120]
  4211e8:	bl	401bd0 <free@plt>
  4211ec:	str	xzr, [x28, #120]
  4211f0:	ldr	x0, [x28, #112]
  4211f4:	bl	401bd0 <free@plt>
  4211f8:	str	xzr, [x28, #112]
  4211fc:	ldr	x0, [x28, #128]
  421200:	bl	401bd0 <free@plt>
  421204:	stp	xzr, xzr, [x28, #128]
  421208:	ldr	x0, [x28, #144]
  42120c:	cbz	x0, 42121c <ferror@plt+0x1f4dc>
  421210:	bl	401bd0 <free@plt>
  421214:	str	xzr, [x28, #144]
  421218:	str	wzr, [x28, #152]
  42121c:	ldr	x0, [x27, #2184]
  421220:	cbz	x0, 421230 <ferror@plt+0x1f4f0>
  421224:	bl	401bd0 <free@plt>
  421228:	str	xzr, [x27, #2184]
  42122c:	str	xzr, [x27, #2208]
  421230:	ldr	x0, [x27, #2176]
  421234:	cbz	x0, 421244 <ferror@plt+0x1f504>
  421238:	bl	401bd0 <free@plt>
  42123c:	str	xzr, [x27, #2176]
  421240:	str	xzr, [x27, #2200]
  421244:	ldr	x0, [x27, #2192]
  421248:	cbz	x0, 421254 <ferror@plt+0x1f514>
  42124c:	bl	401bd0 <free@plt>
  421250:	str	xzr, [x27, #2192]
  421254:	ldr	x0, [x27, #2384]
  421258:	cbz	x0, 421264 <ferror@plt+0x1f524>
  42125c:	bl	401bd0 <free@plt>
  421260:	str	xzr, [x27, #2384]
  421264:	ldr	x0, [x27, #752]
  421268:	cbz	x0, 421274 <ferror@plt+0x1f534>
  42126c:	bl	401bd0 <free@plt>
  421270:	str	xzr, [x27, #752]
  421274:	ldr	x20, [x27, #768]
  421278:	cbnz	x20, 4225e4 <ferror@plt+0x208a4>
  42127c:	bl	438c98 <ferror@plt+0x36f58>
  421280:	b	41f4e8 <ferror@plt+0x1d7a8>
  421284:	sub	x1, x1, #0x8
  421288:	add	x20, x20, #0x10
  42128c:	add	w21, w21, #0x1
  421290:	cmp	x2, x1
  421294:	b.ls	421148 <ferror@plt+0x1f408>  // b.plast
  421298:	sxtw	x3, w21
  42129c:	adrp	x2, 448000 <warn@@Base+0xea24>
  4212a0:	add	x2, x2, #0xc71
  4212a4:	mov	w4, #0x5                   	// #5
  4212a8:	adrp	x1, 448000 <warn@@Base+0xea24>
  4212ac:	mov	x0, #0x0                   	// #0
  4212b0:	add	x1, x1, #0xc95
  4212b4:	bl	401c20 <dcngettext@plt>
  4212b8:	mov	x1, x23
  4212bc:	mov	x20, x0
  4212c0:	lsr	x24, x24, #3
  4212c4:	mov	x0, x28
  4212c8:	bl	402fac <ferror@plt+0x126c>
  4212cc:	mov	x1, x0
  4212d0:	mov	w2, w21
  4212d4:	mov	x0, x20
  4212d8:	bl	401cc0 <printf@plt>
  4212dc:	add	x24, x25, x24, lsl #4
  4212e0:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  4212e4:	add	x20, x25, #0x10
  4212e8:	add	x0, x0, #0xcc4
  4212ec:	mov	x23, #0x0                   	// #0
  4212f0:	str	x0, [sp, #224]
  4212f4:	adrp	x0, 448000 <warn@@Base+0xea24>
  4212f8:	add	x0, x0, #0xea0
  4212fc:	str	x0, [sp, #232]
  421300:	sub	w25, w21, #0x1
  421304:	cmp	w21, #0x0
  421308:	b.gt	421344 <ferror@plt+0x1f604>
  42130c:	ldr	x0, [sp, #184]
  421310:	bl	401bd0 <free@plt>
  421314:	ldr	x0, [sp, #192]
  421318:	cmp	x0, #0x0
  42131c:	ccmp	x26, #0x0, #0x4, ne  // ne = any
  421320:	b.eq	42198c <ferror@plt+0x1fc4c>  // b.none
  421324:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  421328:	add	x22, x0, #0x420
  42132c:	ldr	x0, [x22, #2176]
  421330:	cbnz	x0, 42181c <ferror@plt+0x1fadc>
  421334:	adrp	x1, 448000 <warn@@Base+0xea24>
  421338:	mov	w2, #0x5                   	// #5
  42133c:	add	x1, x1, #0xea6
  421340:	b	420ecc <ferror@plt+0x1f18c>
  421344:	ldurb	w1, [x20, #-16]
  421348:	cmp	w1, #0xa
  42134c:	b.hi	4217cc <ferror@plt+0x1fa8c>  // b.pmore
  421350:	adrp	x0, 459000 <warn@@Base+0x1fa24>
  421354:	add	x0, x0, #0x994
  421358:	ldrh	w0, [x0, w1, uxtw #1]
  42135c:	adr	x1, 421368 <ferror@plt+0x1f628>
  421360:	add	x0, x1, w0, sxth #2
  421364:	br	x0
  421368:	ldurh	w1, [x20, #-14]
  42136c:	adrp	x0, 448000 <warn@@Base+0xea24>
  421370:	ldur	x2, [x20, #-8]
  421374:	add	x0, x0, #0xcb7
  421378:	bl	401cc0 <printf@plt>
  42137c:	ldr	x0, [sp, #184]
  421380:	mov	x21, #0x8                   	// #8
  421384:	add	x22, x0, x23
  421388:	ldurb	w0, [x20, #-15]
  42138c:	cmp	x21, x0
  421390:	b.cc	4217e4 <ferror@plt+0x1faa4>  // b.lo, b.ul, b.last
  421394:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  421398:	ldr	x1, [x0, #1040]
  42139c:	mov	w0, #0xa                   	// #10
  4213a0:	bl	4019a0 <fputc@plt>
  4213a4:	ldurb	w0, [x20, #-15]
  4213a8:	add	x23, x23, x0
  4213ac:	b	4214c0 <ferror@plt+0x1f780>
  4213b0:	adrp	x0, 448000 <warn@@Base+0xea24>
  4213b4:	add	x0, x0, #0xcca
  4213b8:	bl	401cc0 <printf@plt>
  4213bc:	add	x22, x20, #0x10
  4213c0:	ldrh	w0, [x28, #82]
  4213c4:	cmp	w0, #0x8
  4213c8:	b.ne	4214cc <ferror@plt+0x1f78c>  // b.any
  4213cc:	cmp	x24, x22
  4213d0:	b.cs	42140c <ferror@plt+0x1f6cc>  // b.hs, b.nlast
  4213d4:	adrp	x1, 440000 <warn@@Base+0x6a24>
  4213d8:	add	x1, x1, #0xb41
  4213dc:	mov	w2, #0x5                   	// #5
  4213e0:	mov	x0, #0x0                   	// #0
  4213e4:	bl	401c70 <dcgettext@plt>
  4213e8:	mov	w25, #0x0                   	// #0
  4213ec:	bl	401cc0 <printf@plt>
  4213f0:	adrp	x1, 448000 <warn@@Base+0xea24>
  4213f4:	add	x1, x1, #0xcd7
  4213f8:	mov	w2, #0x5                   	// #5
  4213fc:	mov	x0, #0x0                   	// #0
  421400:	bl	401c70 <dcgettext@plt>
  421404:	bl	4390e8 <error@@Base>
  421408:	b	42137c <ferror@plt+0x1f63c>
  42140c:	ldr	x2, [x19]
  421410:	mov	w1, #0x4                   	// #4
  421414:	mov	x0, x20
  421418:	blr	x2
  42141c:	mov	x4, x0
  421420:	ldr	x2, [x19]
  421424:	mov	w1, #0x4                   	// #4
  421428:	add	x0, x20, #0x4
  42142c:	str	x4, [sp, #256]
  421430:	blr	x2
  421434:	mov	x21, x0
  421438:	ldr	x2, [x19]
  42143c:	mov	w1, #0x4                   	// #4
  421440:	add	x0, x20, #0x8
  421444:	blr	x2
  421448:	mov	x6, x0
  42144c:	ldr	x2, [x19]
  421450:	mov	w1, #0x4                   	// #4
  421454:	add	x0, x20, #0xc
  421458:	str	x6, [sp, #248]
  42145c:	blr	x2
  421460:	mov	x3, x0
  421464:	ldr	x2, [x19]
  421468:	mov	x0, x22
  42146c:	mov	w1, #0x4                   	// #4
  421470:	str	x3, [sp, #240]
  421474:	blr	x2
  421478:	mov	x22, x0
  42147c:	ldr	x2, [x19]
  421480:	mov	w1, #0x4                   	// #4
  421484:	add	x0, x20, #0x14
  421488:	blr	x2
  42148c:	mov	x2, x0
  421490:	ldr	x4, [sp, #256]
  421494:	adrp	x0, 448000 <warn@@Base+0xea24>
  421498:	add	x0, x0, #0xcf6
  42149c:	mov	x1, x4
  4214a0:	bl	401cc0 <printf@plt>
  4214a4:	ldp	x3, x6, [sp, #240]
  4214a8:	mov	x4, x22
  4214ac:	adrp	x0, 448000 <warn@@Base+0xea24>
  4214b0:	mov	x2, x6
  4214b4:	mov	x1, x21
  4214b8:	add	x0, x0, #0xd0b
  4214bc:	bl	401cc0 <printf@plt>
  4214c0:	add	x20, x20, #0x10
  4214c4:	mov	w21, w25
  4214c8:	b	421300 <ferror@plt+0x1f5c0>
  4214cc:	cmp	x24, x22
  4214d0:	b.cc	4213d4 <ferror@plt+0x1f694>  // b.lo, b.ul, b.last
  4214d4:	ldr	x2, [x19]
  4214d8:	mov	w1, #0x4                   	// #4
  4214dc:	mov	x0, x20
  4214e0:	blr	x2
  4214e4:	mov	x3, x0
  4214e8:	ldr	x2, [x19]
  4214ec:	mov	w1, #0x4                   	// #4
  4214f0:	add	x0, x20, #0x8
  4214f4:	str	x3, [sp, #264]
  4214f8:	blr	x2
  4214fc:	mov	x21, x0
  421500:	ldr	x2, [x19]
  421504:	mov	w1, #0x4                   	// #4
  421508:	add	x0, x20, #0xc
  42150c:	blr	x2
  421510:	mov	x6, x0
  421514:	ldr	x2, [x19]
  421518:	mov	x0, x22
  42151c:	mov	w1, #0x4                   	// #4
  421520:	str	x6, [sp, #256]
  421524:	blr	x2
  421528:	mov	x22, x0
  42152c:	ldr	x2, [x19]
  421530:	mov	w1, #0x4                   	// #4
  421534:	add	x0, x20, #0x14
  421538:	blr	x2
  42153c:	mov	x4, x0
  421540:	ldr	x2, [x19]
  421544:	mov	w1, #0x8                   	// #8
  421548:	add	x0, x20, #0x18
  42154c:	str	x4, [sp, #248]
  421550:	blr	x2
  421554:	mov	x2, x0
  421558:	ldr	x3, [sp, #264]
  42155c:	adrp	x0, 448000 <warn@@Base+0xea24>
  421560:	add	x0, x0, #0xd47
  421564:	str	x2, [sp, #240]
  421568:	mov	x1, x3
  42156c:	bl	401cc0 <printf@plt>
  421570:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  421574:	adrp	x1, 440000 <warn@@Base+0x6a24>
  421578:	ldr	x2, [sp, #240]
  42157c:	add	x1, x1, #0x27b
  421580:	ldr	x0, [x0, #1040]
  421584:	bl	401d20 <fprintf@plt>
  421588:	mov	w0, #0xa                   	// #10
  42158c:	bl	401cf0 <putchar@plt>
  421590:	mov	x3, x22
  421594:	ldp	x4, x6, [sp, #248]
  421598:	b	4214ac <ferror@plt+0x1f76c>
  42159c:	adrp	x22, 48b000 <warn@@Base+0x51a24>
  4215a0:	adrp	x0, 448000 <warn@@Base+0xea24>
  4215a4:	add	x0, x0, #0xd58
  4215a8:	ldr	x1, [x22, #1040]
  4215ac:	bl	401910 <fputs@plt>
  4215b0:	ldur	x0, [x20, #-8]
  4215b4:	and	w0, w0, #0x1f
  4215b8:	bl	415ecc <ferror@plt+0x1418c>
  4215bc:	ldr	x1, [x22, #1040]
  4215c0:	adrp	x0, 448000 <warn@@Base+0xea24>
  4215c4:	add	x0, x0, #0xd6d
  4215c8:	bl	401910 <fputs@plt>
  4215cc:	ldur	x0, [x20, #-8]
  4215d0:	ubfx	w0, w0, #8, #5
  4215d4:	bl	415ecc <ferror@plt+0x1418c>
  4215d8:	ldr	x1, [x22, #1040]
  4215dc:	mov	w0, #0x29                  	// #41
  4215e0:	bl	4019a0 <fputc@plt>
  4215e4:	ldur	x0, [x20, #-8]
  4215e8:	tbz	w0, #16, 4215fc <ferror@plt+0x1f8bc>
  4215ec:	ldr	x1, [x22, #1040]
  4215f0:	adrp	x0, 448000 <warn@@Base+0xea24>
  4215f4:	add	x0, x0, #0xd78
  4215f8:	bl	401910 <fputs@plt>
  4215fc:	ldur	x0, [x20, #-8]
  421600:	tbz	w0, #17, 421614 <ferror@plt+0x1f8d4>
  421604:	ldr	x1, [x22, #1040]
  421608:	adrp	x0, 448000 <warn@@Base+0xea24>
  42160c:	add	x0, x0, #0xd7f
  421610:	bl	401910 <fputs@plt>
  421614:	ldur	x0, [x20, #-8]
  421618:	tbz	w0, #18, 42162c <ferror@plt+0x1f8ec>
  42161c:	ldr	x1, [x22, #1040]
  421620:	adrp	x0, 448000 <warn@@Base+0xea24>
  421624:	add	x0, x0, #0xd84
  421628:	bl	401910 <fputs@plt>
  42162c:	ldur	x0, [x20, #-8]
  421630:	tbz	w0, #19, 42137c <ferror@plt+0x1f63c>
  421634:	ldr	x1, [x22, #1040]
  421638:	adrp	x0, 448000 <warn@@Base+0xea24>
  42163c:	add	x0, x0, #0xd8c
  421640:	bl	401910 <fputs@plt>
  421644:	b	42137c <ferror@plt+0x1f63c>
  421648:	adrp	x22, 48b000 <warn@@Base+0x51a24>
  42164c:	adrp	x0, 448000 <warn@@Base+0xea24>
  421650:	add	x0, x0, #0xd95
  421654:	ldr	x1, [x22, #1040]
  421658:	bl	401910 <fputs@plt>
  42165c:	ldur	x0, [x20, #-8]
  421660:	tbz	w0, #0, 421674 <ferror@plt+0x1f934>
  421664:	ldr	x1, [x22, #1040]
  421668:	adrp	x0, 448000 <warn@@Base+0xea24>
  42166c:	add	x0, x0, #0xda1
  421670:	bl	401910 <fputs@plt>
  421674:	ldur	x0, [x20, #-8]
  421678:	tbz	w0, #1, 42168c <ferror@plt+0x1f94c>
  42167c:	ldr	x1, [x22, #1040]
  421680:	adrp	x0, 448000 <warn@@Base+0xea24>
  421684:	add	x0, x0, #0xda9
  421688:	bl	401910 <fputs@plt>
  42168c:	ldur	x0, [x20, #-8]
  421690:	tbz	w0, #2, 42137c <ferror@plt+0x1f63c>
  421694:	adrp	x0, 448000 <warn@@Base+0xea24>
  421698:	add	x0, x0, #0xdb2
  42169c:	ldr	x1, [x22, #1040]
  4216a0:	b	421640 <ferror@plt+0x1f900>
  4216a4:	adrp	x22, 48b000 <warn@@Base+0x51a24>
  4216a8:	adrp	x0, 448000 <warn@@Base+0xea24>
  4216ac:	add	x0, x0, #0xdba
  4216b0:	ldr	x1, [x22, #1040]
  4216b4:	bl	401910 <fputs@plt>
  4216b8:	ldur	x0, [x20, #-8]
  4216bc:	tbz	w0, #0, 4216d0 <ferror@plt+0x1f990>
  4216c0:	ldr	x1, [x22, #1040]
  4216c4:	adrp	x0, 448000 <warn@@Base+0xea24>
  4216c8:	add	x0, x0, #0xdc6
  4216cc:	bl	401910 <fputs@plt>
  4216d0:	ldur	x0, [x20, #-8]
  4216d4:	tbz	w0, #1, 4216e8 <ferror@plt+0x1f9a8>
  4216d8:	ldr	x1, [x22, #1040]
  4216dc:	adrp	x0, 448000 <warn@@Base+0xea24>
  4216e0:	add	x0, x0, #0xdce
  4216e4:	bl	401910 <fputs@plt>
  4216e8:	ldur	x0, [x20, #-8]
  4216ec:	tbz	w0, #2, 421700 <ferror@plt+0x1f9c0>
  4216f0:	ldr	x1, [x22, #1040]
  4216f4:	adrp	x0, 448000 <warn@@Base+0xea24>
  4216f8:	add	x0, x0, #0xdd9
  4216fc:	bl	401910 <fputs@plt>
  421700:	ldur	x0, [x20, #-8]
  421704:	tbz	w0, #3, 42137c <ferror@plt+0x1f63c>
  421708:	adrp	x0, 448000 <warn@@Base+0xea24>
  42170c:	add	x0, x0, #0xde1
  421710:	ldr	x1, [x22, #1040]
  421714:	b	421640 <ferror@plt+0x1f900>
  421718:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  42171c:	ldr	x1, [x0, #1040]
  421720:	adrp	x0, 448000 <warn@@Base+0xea24>
  421724:	add	x0, x0, #0xdea
  421728:	b	421640 <ferror@plt+0x1f900>
  42172c:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  421730:	ldr	x1, [x0, #1040]
  421734:	adrp	x0, 448000 <warn@@Base+0xea24>
  421738:	add	x0, x0, #0xdf7
  42173c:	b	421640 <ferror@plt+0x1f900>
  421740:	adrp	x22, 48b000 <warn@@Base+0x51a24>
  421744:	adrp	x0, 448000 <warn@@Base+0xea24>
  421748:	add	x0, x0, #0xe04
  42174c:	ldr	x1, [x22, #1040]
  421750:	bl	401910 <fputs@plt>
  421754:	ldur	x0, [x20, #-8]
  421758:	tbz	w0, #0, 42176c <ferror@plt+0x1fa2c>
  42175c:	ldr	x1, [x22, #1040]
  421760:	adrp	x0, 448000 <warn@@Base+0xea24>
  421764:	add	x0, x0, #0xe10
  421768:	bl	401910 <fputs@plt>
  42176c:	ldur	x0, [x20, #-8]
  421770:	tbz	w0, #1, 42137c <ferror@plt+0x1f63c>
  421774:	adrp	x0, 448000 <warn@@Base+0xea24>
  421778:	add	x0, x0, #0xe20
  42177c:	ldr	x1, [x22, #1040]
  421780:	b	421640 <ferror@plt+0x1f900>
  421784:	adrp	x22, 48b000 <warn@@Base+0x51a24>
  421788:	adrp	x0, 448000 <warn@@Base+0xea24>
  42178c:	add	x0, x0, #0xe2e
  421790:	ldr	x1, [x22, #1040]
  421794:	b	421750 <ferror@plt+0x1fa10>
  421798:	ldur	x1, [x20, #-8]
  42179c:	adrp	x0, 448000 <warn@@Base+0xea24>
  4217a0:	add	x0, x0, #0xe3a
  4217a4:	lsr	w2, w1, #16
  4217a8:	and	x1, x1, #0xffff
  4217ac:	bl	401cc0 <printf@plt>
  4217b0:	b	42137c <ferror@plt+0x1f63c>
  4217b4:	ldur	x1, [x20, #-8]
  4217b8:	adrp	x0, 448000 <warn@@Base+0xea24>
  4217bc:	add	x0, x0, #0xe63
  4217c0:	lsr	w2, w1, #16
  4217c4:	and	x1, x1, #0xffff
  4217c8:	b	4217ac <ferror@plt+0x1fa6c>
  4217cc:	ldurh	w2, [x20, #-14]
  4217d0:	adrp	x0, 448000 <warn@@Base+0xea24>
  4217d4:	ldur	x3, [x20, #-8]
  4217d8:	add	x0, x0, #0xe8c
  4217dc:	bl	401cc0 <printf@plt>
  4217e0:	b	42137c <ferror@plt+0x1f63c>
  4217e4:	ldrb	w1, [x22, x21]
  4217e8:	ldr	x2, [sp, #224]
  4217ec:	ldrb	w0, [x22, x21]
  4217f0:	ldrh	w1, [x2, x1, lsl #1]
  4217f4:	tbz	w1, #4, 421804 <ferror@plt+0x1fac4>
  4217f8:	bl	401cf0 <putchar@plt>
  4217fc:	add	x21, x21, #0x1
  421800:	b	421388 <ferror@plt+0x1f648>
  421804:	mov	w1, w0
  421808:	ldr	x0, [sp, #232]
  42180c:	bl	401cc0 <printf@plt>
  421810:	b	4217fc <ferror@plt+0x1fabc>
  421814:	str	wzr, [sp, #136]
  421818:	b	421314 <ferror@plt+0x1f5d4>
  42181c:	ldr	x0, [x28, #16]
  421820:	cmp	x0, x26, lsl #3
  421824:	b.cs	421848 <ferror@plt+0x1fb08>  // b.hs, b.nlast
  421828:	mov	w2, #0x5                   	// #5
  42182c:	adrp	x1, 448000 <warn@@Base+0xea24>
  421830:	mov	x0, #0x0                   	// #0
  421834:	add	x1, x1, #0xeda
  421838:	bl	401c70 <dcgettext@plt>
  42183c:	mov	x1, x26
  421840:	bl	4390e8 <error@@Base>
  421844:	b	4211e0 <ferror@plt+0x1f4a0>
  421848:	mov	x0, x26
  42184c:	mov	x1, #0x8                   	// #8
  421850:	bl	42abd8 <ferror@plt+0x28e98>
  421854:	mov	x19, x0
  421858:	cbnz	x0, 42186c <ferror@plt+0x1fb2c>
  42185c:	adrp	x1, 448000 <warn@@Base+0xea24>
  421860:	mov	w2, #0x5                   	// #5
  421864:	add	x1, x1, #0xf07
  421868:	b	420ecc <ferror@plt+0x1f18c>
  42186c:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  421870:	adrp	x1, 448000 <warn@@Base+0xea24>
  421874:	mov	w2, #0x5                   	// #5
  421878:	add	x1, x1, #0xf3d
  42187c:	ldr	w0, [x0, #1056]
  421880:	cbz	w0, 421a00 <ferror@plt+0x1fcc0>
  421884:	mov	x0, #0x0                   	// #0
  421888:	bl	401c70 <dcgettext@plt>
  42188c:	ldr	x2, [sp, #192]
  421890:	mov	x5, x0
  421894:	mov	x3, x26
  421898:	mov	x1, x28
  42189c:	mov	x4, #0x4                   	// #4
  4218a0:	mov	x0, #0x0                   	// #0
  4218a4:	bl	4032f0 <ferror@plt+0x15b0>
  4218a8:	mov	x20, x0
  4218ac:	cbz	x0, 4211e0 <ferror@plt+0x1f4a0>
  4218b0:	mov	x21, #0x0                   	// #0
  4218b4:	adrp	x23, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  4218b8:	ldr	x2, [x23, #648]
  4218bc:	add	x0, x20, x21, lsl #2
  4218c0:	mov	w1, #0x4                   	// #4
  4218c4:	blr	x2
  4218c8:	str	x0, [x19, x21, lsl #3]
  4218cc:	add	x21, x21, #0x1
  4218d0:	cmp	x26, x21
  4218d4:	b.ne	4218b8 <ferror@plt+0x1fb78>  // b.any
  4218d8:	mov	x0, x20
  4218dc:	bl	401bd0 <free@plt>
  4218e0:	mov	x3, x26
  4218e4:	adrp	x2, 448000 <warn@@Base+0xea24>
  4218e8:	add	x2, x2, #0xf46
  4218ec:	mov	w4, #0x5                   	// #5
  4218f0:	adrp	x1, 448000 <warn@@Base+0xea24>
  4218f4:	mov	x0, #0x0                   	// #0
  4218f8:	add	x1, x1, #0xf72
  4218fc:	bl	401c20 <dcngettext@plt>
  421900:	mov	x1, x26
  421904:	bl	401cc0 <printf@plt>
  421908:	adrp	x1, 448000 <warn@@Base+0xea24>
  42190c:	adrp	x23, 448000 <warn@@Base+0xea24>
  421910:	add	x1, x1, #0xf9c
  421914:	adrp	x24, 446000 <warn@@Base+0xca24>
  421918:	adrp	x25, 448000 <warn@@Base+0xea24>
  42191c:	add	x23, x23, #0xfbe
  421920:	add	x24, x24, #0x49b
  421924:	add	x25, x25, #0xfcb
  421928:	mov	w2, #0x5                   	// #5
  42192c:	mov	x20, #0x0                   	// #0
  421930:	mov	x0, #0x0                   	// #0
  421934:	bl	401c70 <dcgettext@plt>
  421938:	bl	401b70 <puts@plt>
  42193c:	ldr	x2, [x19, x20, lsl #3]
  421940:	mov	x1, x20
  421944:	mov	x0, x23
  421948:	bl	401cc0 <printf@plt>
  42194c:	ldr	x21, [x19, x20, lsl #3]
  421950:	ldr	x0, [x22, #2200]
  421954:	cmp	x21, x0
  421958:	b.cc	421a58 <ferror@plt+0x1fd18>  // b.lo, b.ul, b.last
  42195c:	mov	x1, x25
  421960:	mov	w2, #0x5                   	// #5
  421964:	mov	x0, #0x0                   	// #0
  421968:	bl	401c70 <dcgettext@plt>
  42196c:	bl	401cc0 <printf@plt>
  421970:	add	x20, x20, #0x1
  421974:	mov	w0, #0xa                   	// #10
  421978:	bl	401cf0 <putchar@plt>
  42197c:	cmp	x26, x20
  421980:	b.ne	42193c <ferror@plt+0x1fbfc>  // b.any
  421984:	mov	x0, x19
  421988:	bl	401bd0 <free@plt>
  42198c:	ldr	x0, [sp, #152]
  421990:	cmp	x0, #0x0
  421994:	ldr	x0, [sp, #216]
  421998:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  42199c:	b.eq	421c6c <ferror@plt+0x1ff2c>  // b.none
  4219a0:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  4219a4:	mov	w22, #0x4                   	// #4
  4219a8:	ldr	x1, [sp, #152]
  4219ac:	ldr	w0, [x0, #1056]
  4219b0:	cmp	w0, #0x0
  4219b4:	mov	w0, #0x8                   	// #8
  4219b8:	csel	w22, w22, w0, ne  // ne = any
  4219bc:	ldr	x0, [sp, #216]
  4219c0:	sxtw	x7, w22
  4219c4:	madd	x0, x7, x0, x1
  4219c8:	str	x0, [sp, #184]
  4219cc:	ldr	x0, [sp, #144]
  4219d0:	ldr	x1, [sp, #168]
  4219d4:	cmp	x0, x1
  4219d8:	b.ls	421abc <ferror@plt+0x1fd7c>  // b.plast
  4219dc:	mov	w2, #0x5                   	// #5
  4219e0:	adrp	x1, 448000 <warn@@Base+0xea24>
  4219e4:	mov	x0, #0x0                   	// #0
  4219e8:	add	x1, x1, #0xfe2
  4219ec:	bl	401c70 <dcgettext@plt>
  4219f0:	ldr	x1, [sp, #144]
  4219f4:	ldr	x2, [sp, #168]
  4219f8:	bl	4390e8 <error@@Base>
  4219fc:	b	4211e0 <ferror@plt+0x1f4a0>
  421a00:	mov	x0, #0x0                   	// #0
  421a04:	bl	401c70 <dcgettext@plt>
  421a08:	ldr	x2, [sp, #192]
  421a0c:	mov	x5, x0
  421a10:	mov	x3, x26
  421a14:	mov	x1, x28
  421a18:	mov	x4, #0x8                   	// #8
  421a1c:	mov	x0, #0x0                   	// #0
  421a20:	bl	4032f0 <ferror@plt+0x15b0>
  421a24:	mov	x20, x0
  421a28:	cbz	x0, 4211e0 <ferror@plt+0x1f4a0>
  421a2c:	mov	x21, #0x0                   	// #0
  421a30:	adrp	x23, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  421a34:	ldr	x2, [x23, #648]
  421a38:	add	x0, x20, x21, lsl #3
  421a3c:	mov	w1, #0x8                   	// #8
  421a40:	blr	x2
  421a44:	str	x0, [x19, x21, lsl #3]
  421a48:	add	x21, x21, #0x1
  421a4c:	cmp	x26, x21
  421a50:	b.ne	421a34 <ferror@plt+0x1fcf4>  // b.any
  421a54:	b	4218d8 <ferror@plt+0x1fb98>
  421a58:	ldr	x0, [x22, #2176]
  421a5c:	lsl	x2, x21, #5
  421a60:	mov	w1, #0x5                   	// #5
  421a64:	add	x21, x0, x21, lsl #5
  421a68:	ldr	x0, [x0, x2]
  421a6c:	bl	4061a0 <ferror@plt+0x4460>
  421a70:	mov	w0, #0x20                  	// #32
  421a74:	bl	401cf0 <putchar@plt>
  421a78:	ldr	x1, [x22, #2184]
  421a7c:	cbz	x1, 421aa0 <ferror@plt+0x1fd60>
  421a80:	ldr	x0, [x21, #16]
  421a84:	ldr	x2, [x22, #2208]
  421a88:	cmp	x0, x2
  421a8c:	b.cs	421aa0 <ferror@plt+0x1fd60>  // b.hs, b.nlast
  421a90:	add	x1, x1, x0
  421a94:	mov	w0, #0x19                  	// #25
  421a98:	bl	407378 <ferror@plt+0x5638>
  421a9c:	b	421970 <ferror@plt+0x1fc30>
  421aa0:	mov	x1, x24
  421aa4:	mov	w2, #0x5                   	// #5
  421aa8:	mov	x0, #0x0                   	// #0
  421aac:	bl	401c70 <dcgettext@plt>
  421ab0:	ldr	x1, [x21, #16]
  421ab4:	bl	401cc0 <printf@plt>
  421ab8:	b	421970 <ferror@plt+0x1fc30>
  421abc:	ldr	x1, [sp, #144]
  421ac0:	str	x7, [sp, #224]
  421ac4:	ldr	x0, [sp, #168]
  421ac8:	sub	x20, x0, x1
  421acc:	ldr	x0, [sp, #184]
  421ad0:	mul	x20, x20, x7
  421ad4:	adds	x20, x0, x20
  421ad8:	b.cs	421f5c <ferror@plt+0x2021c>  // b.hs, b.nlast
  421adc:	ldr	x0, [sp, #152]
  421ae0:	adrp	x26, 448000 <warn@@Base+0xea24>
  421ae4:	add	x26, x26, #0xae6
  421ae8:	adrp	x25, 448000 <warn@@Base+0xea24>
  421aec:	sub	x20, x20, x0
  421af0:	mov	x1, x0
  421af4:	mov	x2, x20
  421af8:	mov	x0, x28
  421afc:	bl	40d198 <ferror@plt+0xb458>
  421b00:	mov	x19, x0
  421b04:	mov	w2, #0x5                   	// #5
  421b08:	adrp	x1, 448000 <warn@@Base+0xea24>
  421b0c:	mov	x0, #0x0                   	// #0
  421b10:	add	x1, x1, #0xa85
  421b14:	bl	401c70 <dcgettext@plt>
  421b18:	mov	x5, x0
  421b1c:	mov	x3, x20
  421b20:	mov	x4, #0x1                   	// #1
  421b24:	mov	x2, x19
  421b28:	mov	x1, x28
  421b2c:	mov	x0, #0x0                   	// #0
  421b30:	bl	4032f0 <ferror@plt+0x15b0>
  421b34:	adrp	x1, 449000 <warn@@Base+0xfa24>
  421b38:	add	x1, x1, #0x46
  421b3c:	mov	w2, #0x5                   	// #5
  421b40:	mov	x21, x0
  421b44:	add	x20, x0, x20
  421b48:	mov	x0, #0x0                   	// #0
  421b4c:	bl	401c70 <dcgettext@plt>
  421b50:	add	x25, x25, #0xaee
  421b54:	bl	401cc0 <printf@plt>
  421b58:	adrp	x24, 449000 <warn@@Base+0xfa24>
  421b5c:	adrp	x1, 448000 <warn@@Base+0xea24>
  421b60:	add	x1, x1, #0xaac
  421b64:	mov	w2, #0x5                   	// #5
  421b68:	mov	x0, #0x0                   	// #0
  421b6c:	bl	401c70 <dcgettext@plt>
  421b70:	add	x24, x24, #0x6d
  421b74:	bl	401cc0 <printf@plt>
  421b78:	lsl	w23, w22, #1
  421b7c:	ldr	x0, [sp, #152]
  421b80:	mov	x2, #0x7ff0                	// #32752
  421b84:	mov	w1, #0x6                   	// #6
  421b88:	add	x0, x0, x2
  421b8c:	bl	4061a0 <ferror@plt+0x4460>
  421b90:	adrp	x0, 468000 <warn@@Base+0x2ea24>
  421b94:	add	x0, x0, #0xc2d
  421b98:	bl	401b70 <puts@plt>
  421b9c:	adrp	x1, 448000 <warn@@Base+0xea24>
  421ba0:	add	x1, x1, #0xac2
  421ba4:	mov	w2, #0x5                   	// #5
  421ba8:	mov	x0, #0x0                   	// #0
  421bac:	bl	401c70 <dcgettext@plt>
  421bb0:	bl	401cc0 <printf@plt>
  421bb4:	mov	w2, #0x5                   	// #5
  421bb8:	adrp	x1, 449000 <warn@@Base+0xfa24>
  421bbc:	mov	x0, #0x0                   	// #0
  421bc0:	add	x1, x1, #0x55
  421bc4:	bl	401c70 <dcgettext@plt>
  421bc8:	mov	x19, x0
  421bcc:	mov	x1, x26
  421bd0:	mov	w2, #0x5                   	// #5
  421bd4:	mov	x0, #0x0                   	// #0
  421bd8:	bl	401c70 <dcgettext@plt>
  421bdc:	mov	x6, x0
  421be0:	mov	x1, x25
  421be4:	mov	w2, #0x5                   	// #5
  421be8:	mov	x0, #0x0                   	// #0
  421bec:	str	x6, [sp, #216]
  421bf0:	bl	401c70 <dcgettext@plt>
  421bf4:	mov	x3, x0
  421bf8:	mov	x1, x24
  421bfc:	mov	w2, #0x5                   	// #5
  421c00:	mov	x0, #0x0                   	// #0
  421c04:	str	x3, [sp, #192]
  421c08:	bl	401c70 <dcgettext@plt>
  421c0c:	mov	x5, x0
  421c10:	ldr	x3, [sp, #192]
  421c14:	mov	w4, w23
  421c18:	ldr	x6, [sp, #216]
  421c1c:	mov	w1, w23
  421c20:	mov	x0, x19
  421c24:	mov	x2, x6
  421c28:	bl	401cc0 <printf@plt>
  421c2c:	ldr	x2, [sp, #152]
  421c30:	mov	x3, x20
  421c34:	mov	x0, x21
  421c38:	mov	x1, x2
  421c3c:	bl	4066d8 <ferror@plt+0x4998>
  421c40:	mov	x19, x0
  421c44:	adrp	x1, 449000 <warn@@Base+0xfa24>
  421c48:	add	x1, x1, #0x75
  421c4c:	mov	w2, #0x5                   	// #5
  421c50:	mov	x0, #0x0                   	// #0
  421c54:	bl	401c70 <dcgettext@plt>
  421c58:	bl	401cc0 <printf@plt>
  421c5c:	cmn	x19, #0x1
  421c60:	ldr	x7, [sp, #224]
  421c64:	b.ne	421f78 <ferror@plt+0x20238>  // b.any
  421c68:	cbnz	x21, 42227c <ferror@plt+0x2053c>
  421c6c:	ldr	x0, [sp, #160]
  421c70:	cmp	x0, #0x0
  421c74:	ldr	x0, [sp, #208]
  421c78:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  421c7c:	b.eq	420c5c <ferror@plt+0x1ef1c>  // b.none
  421c80:	ldr	x0, [sp, #200]
  421c84:	cmp	x0, #0x0
  421c88:	ldr	x0, [sp, #176]
  421c8c:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  421c90:	b.eq	420c5c <ferror@plt+0x1ef1c>  // b.none
  421c94:	ldr	x1, [sp, #208]
  421c98:	mov	x2, x0
  421c9c:	mov	x0, x28
  421ca0:	bl	40d198 <ferror@plt+0xb458>
  421ca4:	mov	x1, x0
  421ca8:	ldr	x0, [sp, #200]
  421cac:	add	x4, sp, #0x118
  421cb0:	add	x3, sp, #0x120
  421cb4:	cmp	x0, #0x7
  421cb8:	mov	x0, x28
  421cbc:	ldr	x2, [sp, #176]
  421cc0:	b.ne	422344 <ferror@plt+0x20604>  // b.any
  421cc4:	bl	405d18 <ferror@plt+0x3fd8>
  421cc8:	cbz	w0, 4211e0 <ferror@plt+0x1f4a0>
  421ccc:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  421cd0:	mov	w20, #0x4                   	// #4
  421cd4:	ldr	x19, [sp, #280]
  421cd8:	ldr	w0, [x0, #1056]
  421cdc:	add	x19, x19, #0x2
  421ce0:	cmp	w0, #0x0
  421ce4:	mov	w0, #0x8                   	// #8
  421ce8:	csel	w20, w20, w0, ne  // ne = any
  421cec:	mov	x0, x28
  421cf0:	ldr	x1, [sp, #160]
  421cf4:	sxtw	x3, w20
  421cf8:	mul	x19, x19, x3
  421cfc:	mov	x2, x19
  421d00:	bl	40d198 <ferror@plt+0xb458>
  421d04:	mov	w2, #0x5                   	// #5
  421d08:	mov	x21, x0
  421d0c:	adrp	x1, 449000 <warn@@Base+0xfa24>
  421d10:	mov	x0, #0x0                   	// #0
  421d14:	add	x1, x1, #0x13f
  421d18:	bl	401c70 <dcgettext@plt>
  421d1c:	mov	x2, x21
  421d20:	mov	x5, x0
  421d24:	mov	x3, x19
  421d28:	mov	x1, x28
  421d2c:	mov	x4, #0x1                   	// #1
  421d30:	mov	x0, #0x0                   	// #0
  421d34:	bl	4032f0 <ferror@plt+0x15b0>
  421d38:	mov	x21, x0
  421d3c:	cbz	x0, 4211e0 <ferror@plt+0x1f4a0>
  421d40:	adrp	x0, 449000 <warn@@Base+0xfa24>
  421d44:	add	x0, x0, #0x15c
  421d48:	bl	401b70 <puts@plt>
  421d4c:	adrp	x23, 448000 <warn@@Base+0xea24>
  421d50:	adrp	x1, 448000 <warn@@Base+0xea24>
  421d54:	add	x1, x1, #0xac2
  421d58:	mov	w2, #0x5                   	// #5
  421d5c:	mov	x0, #0x0                   	// #0
  421d60:	bl	401c70 <dcgettext@plt>
  421d64:	add	x23, x23, #0xae6
  421d68:	bl	401cc0 <printf@plt>
  421d6c:	adrp	x19, 449000 <warn@@Base+0xfa24>
  421d70:	mov	w2, #0x5                   	// #5
  421d74:	adrp	x1, 449000 <warn@@Base+0xfa24>
  421d78:	mov	x0, #0x0                   	// #0
  421d7c:	add	x1, x1, #0x167
  421d80:	bl	401c70 <dcgettext@plt>
  421d84:	add	x19, x19, #0x6d
  421d88:	mov	x22, x0
  421d8c:	mov	x1, x23
  421d90:	mov	w2, #0x5                   	// #5
  421d94:	mov	x0, #0x0                   	// #0
  421d98:	bl	401c70 <dcgettext@plt>
  421d9c:	lsl	w24, w20, #1
  421da0:	mov	x25, x0
  421da4:	mov	x1, x19
  421da8:	mov	w2, #0x5                   	// #5
  421dac:	mov	x0, #0x0                   	// #0
  421db0:	bl	401c70 <dcgettext@plt>
  421db4:	mov	x4, x0
  421db8:	mov	w3, w24
  421dbc:	mov	x2, x25
  421dc0:	mov	w1, w24
  421dc4:	mov	x0, x22
  421dc8:	bl	401cc0 <printf@plt>
  421dcc:	ldr	x2, [sp, #160]
  421dd0:	mov	x0, x21
  421dd4:	mov	x1, x2
  421dd8:	bl	406878 <ferror@plt+0x4b38>
  421ddc:	mov	x22, x0
  421de0:	adrp	x1, 449000 <warn@@Base+0xfa24>
  421de4:	add	x1, x1, #0x17a
  421de8:	mov	w2, #0x5                   	// #5
  421dec:	mov	x0, #0x0                   	// #0
  421df0:	bl	401c70 <dcgettext@plt>
  421df4:	bl	401cc0 <printf@plt>
  421df8:	ldr	x1, [sp, #160]
  421dfc:	mov	x2, x22
  421e00:	mov	x0, x21
  421e04:	bl	406878 <ferror@plt+0x4b38>
  421e08:	mov	x22, x0
  421e0c:	adrp	x1, 449000 <warn@@Base+0xfa24>
  421e10:	add	x1, x1, #0x18e
  421e14:	mov	w2, #0x5                   	// #5
  421e18:	mov	x0, #0x0                   	// #0
  421e1c:	bl	401c70 <dcgettext@plt>
  421e20:	bl	401cc0 <printf@plt>
  421e24:	mov	w0, #0xa                   	// #10
  421e28:	bl	401cf0 <putchar@plt>
  421e2c:	adrp	x1, 449000 <warn@@Base+0xfa24>
  421e30:	add	x1, x1, #0x19f
  421e34:	mov	w2, #0x5                   	// #5
  421e38:	mov	x0, #0x0                   	// #0
  421e3c:	bl	401c70 <dcgettext@plt>
  421e40:	bl	401cc0 <printf@plt>
  421e44:	mov	x1, x23
  421e48:	mov	w2, #0x5                   	// #5
  421e4c:	mov	x0, #0x0                   	// #0
  421e50:	bl	401c70 <dcgettext@plt>
  421e54:	mov	x1, x19
  421e58:	mov	x23, x0
  421e5c:	mov	w2, #0x5                   	// #5
  421e60:	mov	x0, #0x0                   	// #0
  421e64:	bl	401c70 <dcgettext@plt>
  421e68:	mov	x19, x0
  421e6c:	mov	w2, #0x5                   	// #5
  421e70:	adrp	x1, 449000 <warn@@Base+0xfa24>
  421e74:	mov	x0, #0x0                   	// #0
  421e78:	add	x1, x1, #0xb8
  421e7c:	bl	401c70 <dcgettext@plt>
  421e80:	mov	x25, x0
  421e84:	mov	w2, #0x5                   	// #5
  421e88:	adrp	x1, 449000 <warn@@Base+0xfa24>
  421e8c:	mov	x0, #0x0                   	// #0
  421e90:	add	x1, x1, #0xc1
  421e94:	bl	401c70 <dcgettext@plt>
  421e98:	mov	x26, x0
  421e9c:	mov	w2, #0x5                   	// #5
  421ea0:	adrp	x1, 449000 <warn@@Base+0xfa24>
  421ea4:	mov	x0, #0x0                   	// #0
  421ea8:	add	x1, x1, #0xc6
  421eac:	bl	401c70 <dcgettext@plt>
  421eb0:	mov	x3, x0
  421eb4:	mov	w2, #0x5                   	// #5
  421eb8:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  421ebc:	mov	x0, #0x0                   	// #0
  421ec0:	add	x1, x1, #0x891
  421ec4:	str	x3, [sp, #144]
  421ec8:	bl	401c70 <dcgettext@plt>
  421ecc:	ldr	x3, [sp, #144]
  421ed0:	stp	x3, x0, [sp]
  421ed4:	mov	w5, w24
  421ed8:	mov	w1, w24
  421edc:	mov	x7, x26
  421ee0:	mov	x6, x25
  421ee4:	mov	x2, x23
  421ee8:	mov	x4, x19
  421eec:	mov	w3, w5
  421ef0:	adrp	x0, 449000 <warn@@Base+0xfa24>
  421ef4:	add	x0, x0, #0x1aa
  421ef8:	bl	401cc0 <printf@plt>
  421efc:	adrp	x24, 449000 <warn@@Base+0xfa24>
  421f00:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  421f04:	mov	w1, #0x8f                  	// #143
  421f08:	adrp	x25, 446000 <warn@@Base+0xca24>
  421f0c:	add	x24, x24, #0xff
  421f10:	ldr	w0, [x0, #1056]
  421f14:	add	x25, x25, #0x49b
  421f18:	mov	x23, #0x0                   	// #0
  421f1c:	mov	x26, #0x18                  	// #24
  421f20:	cmp	w0, #0x0
  421f24:	mov	w0, #0x3f                  	// #63
  421f28:	csel	w0, w0, w1, ne  // ne = any
  421f2c:	mov	w1, #0xfffffffa            	// #-6
  421f30:	madd	w20, w20, w1, w0
  421f34:	sub	w20, w20, #0x1
  421f38:	ldr	x0, [sp, #280]
  421f3c:	cmp	x23, x0
  421f40:	b.cc	42234c <ferror@plt+0x2060c>  // b.lo, b.ul, b.last
  421f44:	mov	w0, #0xa                   	// #10
  421f48:	bl	401cf0 <putchar@plt>
  421f4c:	mov	x0, x21
  421f50:	bl	401bd0 <free@plt>
  421f54:	ldr	x0, [sp, #288]
  421f58:	b	420664 <ferror@plt+0x1e924>
  421f5c:	mov	w2, #0x5                   	// #5
  421f60:	adrp	x1, 449000 <warn@@Base+0xfa24>
  421f64:	mov	x0, #0x0                   	// #0
  421f68:	add	x1, x1, #0x2b
  421f6c:	bl	401c70 <dcgettext@plt>
  421f70:	ldr	x1, [sp, #168]
  421f74:	b	421840 <ferror@plt+0x1fb00>
  421f78:	cbz	x21, 421ff0 <ferror@plt+0x202b0>
  421f7c:	ldr	x0, [sp, #152]
  421f80:	sub	x0, x19, x0
  421f84:	add	x1, x7, x0
  421f88:	add	x1, x21, x1
  421f8c:	cmp	x20, x1
  421f90:	b.cc	421ff0 <ferror@plt+0x202b0>  // b.lo, b.ul, b.last
  421f94:	adrp	x1, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  421f98:	add	x0, x21, x0
  421f9c:	ldr	x2, [x1, #648]
  421fa0:	mov	w1, w22
  421fa4:	blr	x2
  421fa8:	lsl	w1, w22, #3
  421fac:	sub	w1, w1, #0x1
  421fb0:	lsr	x0, x0, x1
  421fb4:	cbz	x0, 421ff0 <ferror@plt+0x202b0>
  421fb8:	ldr	x1, [sp, #152]
  421fbc:	mov	x3, x20
  421fc0:	mov	x2, x19
  421fc4:	mov	x0, x21
  421fc8:	bl	4066d8 <ferror@plt+0x4998>
  421fcc:	mov	x19, x0
  421fd0:	adrp	x1, 449000 <warn@@Base+0xfa24>
  421fd4:	add	x1, x1, #0x85
  421fd8:	mov	w2, #0x5                   	// #5
  421fdc:	mov	x0, #0x0                   	// #0
  421fe0:	bl	401c70 <dcgettext@plt>
  421fe4:	bl	401cc0 <printf@plt>
  421fe8:	cmn	x19, #0x1
  421fec:	b.eq	42227c <ferror@plt+0x2053c>  // b.none
  421ff0:	mov	w0, #0xa                   	// #10
  421ff4:	bl	401cf0 <putchar@plt>
  421ff8:	cmp	x21, #0x0
  421ffc:	cset	w0, ne  // ne = any
  422000:	str	w0, [sp, #192]
  422004:	cmp	w0, #0x0
  422008:	ldr	x0, [sp, #184]
  42200c:	ccmp	x0, x19, #0x0, ne  // ne = any
  422010:	b.ls	4220c8 <ferror@plt+0x20388>  // b.plast
  422014:	adrp	x1, 448000 <warn@@Base+0xea24>
  422018:	add	x1, x1, #0xafb
  42201c:	mov	w2, #0x5                   	// #5
  422020:	mov	x0, #0x0                   	// #0
  422024:	bl	401c70 <dcgettext@plt>
  422028:	bl	401cc0 <printf@plt>
  42202c:	mov	x1, x26
  422030:	mov	w2, #0x5                   	// #5
  422034:	mov	x0, #0x0                   	// #0
  422038:	bl	401c70 <dcgettext@plt>
  42203c:	mov	x6, x0
  422040:	mov	x1, x25
  422044:	mov	w2, #0x5                   	// #5
  422048:	mov	x0, #0x0                   	// #0
  42204c:	str	x6, [sp, #224]
  422050:	bl	401c70 <dcgettext@plt>
  422054:	mov	x3, x0
  422058:	mov	x1, x24
  42205c:	mov	w2, #0x5                   	// #5
  422060:	mov	x0, #0x0                   	// #0
  422064:	str	x3, [sp, #216]
  422068:	bl	401c70 <dcgettext@plt>
  42206c:	mov	x5, x0
  422070:	ldp	x3, x6, [sp, #216]
  422074:	adrp	x0, 448000 <warn@@Base+0xea24>
  422078:	mov	w4, w23
  42207c:	mov	w1, w23
  422080:	add	x0, x0, #0xad6
  422084:	mov	x2, x6
  422088:	bl	401cc0 <printf@plt>
  42208c:	ldr	x1, [sp, #152]
  422090:	mov	x2, x19
  422094:	mov	x3, x20
  422098:	mov	x0, x21
  42209c:	bl	4066d8 <ferror@plt+0x4998>
  4220a0:	mov	x19, x0
  4220a4:	mov	w0, #0xa                   	// #10
  4220a8:	bl	401cf0 <putchar@plt>
  4220ac:	cmn	x19, #0x1
  4220b0:	b.eq	42227c <ferror@plt+0x2053c>  // b.none
  4220b4:	ldr	x0, [sp, #184]
  4220b8:	cmp	x0, x19
  4220bc:	b.hi	42208c <ferror@plt+0x2034c>  // b.pmore
  4220c0:	mov	w0, #0xa                   	// #10
  4220c4:	bl	401cf0 <putchar@plt>
  4220c8:	ldr	w0, [sp, #192]
  4220cc:	ldr	x1, [sp, #168]
  4220d0:	cmp	w0, #0x0
  4220d4:	ldr	x0, [sp, #144]
  4220d8:	ccmp	x0, x1, #0x2, ne  // ne = any
  4220dc:	b.cs	421c68 <ferror@plt+0x1ff28>  // b.hs, b.nlast
  4220e0:	adrp	x1, 449000 <warn@@Base+0xfa24>
  4220e4:	add	x1, x1, #0xa6
  4220e8:	mov	w2, #0x5                   	// #5
  4220ec:	mov	x0, #0x0                   	// #0
  4220f0:	bl	401c70 <dcgettext@plt>
  4220f4:	bl	401cc0 <printf@plt>
  4220f8:	mov	x1, x26
  4220fc:	mov	w2, #0x5                   	// #5
  422100:	mov	x0, #0x0                   	// #0
  422104:	bl	401c70 <dcgettext@plt>
  422108:	mov	x1, x25
  42210c:	mov	x26, x0
  422110:	mov	w2, #0x5                   	// #5
  422114:	mov	x0, #0x0                   	// #0
  422118:	bl	401c70 <dcgettext@plt>
  42211c:	mov	x25, x0
  422120:	mov	x1, x24
  422124:	mov	w2, #0x5                   	// #5
  422128:	mov	x0, #0x0                   	// #0
  42212c:	bl	401c70 <dcgettext@plt>
  422130:	mov	w2, #0x5                   	// #5
  422134:	mov	x24, x0
  422138:	adrp	x1, 449000 <warn@@Base+0xfa24>
  42213c:	mov	x0, #0x0                   	// #0
  422140:	add	x1, x1, #0xb8
  422144:	bl	401c70 <dcgettext@plt>
  422148:	mov	x7, x0
  42214c:	mov	w2, #0x5                   	// #5
  422150:	adrp	x1, 449000 <warn@@Base+0xfa24>
  422154:	mov	x0, #0x0                   	// #0
  422158:	add	x1, x1, #0xc1
  42215c:	str	x7, [sp, #216]
  422160:	bl	401c70 <dcgettext@plt>
  422164:	mov	x4, x0
  422168:	mov	w2, #0x5                   	// #5
  42216c:	adrp	x1, 449000 <warn@@Base+0xfa24>
  422170:	mov	x0, #0x0                   	// #0
  422174:	add	x1, x1, #0xc6
  422178:	str	x4, [sp, #192]
  42217c:	bl	401c70 <dcgettext@plt>
  422180:	mov	x3, x0
  422184:	mov	w2, #0x5                   	// #5
  422188:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  42218c:	mov	x0, #0x0                   	// #0
  422190:	add	x1, x1, #0x891
  422194:	str	x3, [sp, #184]
  422198:	bl	401c70 <dcgettext@plt>
  42219c:	str	x0, [sp, #16]
  4221a0:	ldr	x7, [sp, #216]
  4221a4:	mov	x5, x24
  4221a8:	ldp	x3, x4, [sp, #184]
  4221ac:	stp	x4, x3, [sp]
  4221b0:	mov	w1, w23
  4221b4:	mov	x3, x25
  4221b8:	mov	w6, w23
  4221bc:	mov	x2, x26
  4221c0:	mov	w4, w23
  4221c4:	adrp	x0, 449000 <warn@@Base+0xfa24>
  4221c8:	add	x0, x0, #0xca
  4221cc:	bl	401cc0 <printf@plt>
  4221d0:	adrp	x24, 449000 <warn@@Base+0xfa24>
  4221d4:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  4221d8:	mov	w1, #0x84                  	// #132
  4221dc:	adrp	x25, 449000 <warn@@Base+0xfa24>
  4221e0:	add	x24, x24, #0x10a
  4221e4:	ldr	w0, [x0, #1056]
  4221e8:	add	x25, x25, #0xff
  4221ec:	cmp	w0, #0x0
  4221f0:	mov	w0, #0x34                  	// #52
  4221f4:	csel	w0, w0, w1, ne  // ne = any
  4221f8:	mov	w1, #0xfffffffa            	// #-6
  4221fc:	madd	w22, w22, w1, w0
  422200:	sub	w22, w22, #0x1
  422204:	ldr	x1, [sp, #152]
  422208:	mov	x2, x19
  42220c:	mov	x3, x20
  422210:	mov	x0, x21
  422214:	bl	4066d8 <ferror@plt+0x4998>
  422218:	mov	x19, x0
  42221c:	mov	w0, #0x20                  	// #32
  422220:	bl	401cf0 <putchar@plt>
  422224:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  422228:	add	x26, x0, #0x420
  42222c:	ldr	x2, [x26, #2176]
  422230:	cbnz	x2, 422288 <ferror@plt+0x20548>
  422234:	adrp	x1, 449000 <warn@@Base+0xfa24>
  422238:	add	x1, x1, #0xea
  42223c:	mov	w2, #0x5                   	// #5
  422240:	mov	x0, #0x0                   	// #0
  422244:	bl	401c70 <dcgettext@plt>
  422248:	bl	401cc0 <printf@plt>
  42224c:	mov	w0, #0xa                   	// #10
  422250:	bl	401cf0 <putchar@plt>
  422254:	cmn	x19, #0x1
  422258:	b.eq	422274 <ferror@plt+0x20534>  // b.none
  42225c:	ldr	x0, [sp, #144]
  422260:	ldr	x1, [sp, #168]
  422264:	add	x0, x0, #0x1
  422268:	str	x0, [sp, #144]
  42226c:	cmp	x0, x1
  422270:	b.cc	422204 <ferror@plt+0x204c4>  // b.lo, b.ul, b.last
  422274:	mov	w0, #0xa                   	// #10
  422278:	bl	401cf0 <putchar@plt>
  42227c:	mov	x0, x21
  422280:	bl	401bd0 <free@plt>
  422284:	b	421c6c <ferror@plt+0x1ff2c>
  422288:	ldr	x1, [sp, #144]
  42228c:	ldr	x0, [x26, #2200]
  422290:	cmp	x1, x0
  422294:	b.cs	42232c <ferror@plt+0x205ec>  // b.hs, b.nlast
  422298:	lsl	x0, x1, #5
  42229c:	add	x23, x2, x1, lsl #5
  4222a0:	mov	w1, #0x6                   	// #6
  4222a4:	ldr	x0, [x2, x0]
  4222a8:	bl	4061a0 <ferror@plt+0x4460>
  4222ac:	ldrb	w1, [x23, #24]
  4222b0:	mov	x0, x28
  4222b4:	and	w1, w1, #0xf
  4222b8:	bl	40a450 <ferror@plt+0x8710>
  4222bc:	ldr	w1, [x23, #28]
  4222c0:	mov	x3, x0
  4222c4:	mov	x0, x28
  4222c8:	str	x3, [sp, #184]
  4222cc:	bl	40a2a8 <ferror@plt+0x8568>
  4222d0:	mov	x2, x0
  4222d4:	ldr	x3, [sp, #184]
  4222d8:	mov	x0, x25
  4222dc:	mov	x1, x3
  4222e0:	bl	401cc0 <printf@plt>
  4222e4:	ldr	x1, [x26, #2184]
  4222e8:	cbz	x1, 42230c <ferror@plt+0x205cc>
  4222ec:	ldr	x0, [x23, #16]
  4222f0:	ldr	x2, [x26, #2208]
  4222f4:	cmp	x0, x2
  4222f8:	b.cs	42230c <ferror@plt+0x205cc>  // b.hs, b.nlast
  4222fc:	add	x1, x1, x0
  422300:	mov	w0, w22
  422304:	bl	407378 <ferror@plt+0x5638>
  422308:	b	42224c <ferror@plt+0x2050c>
  42230c:	mov	w2, #0x5                   	// #5
  422310:	adrp	x1, 446000 <warn@@Base+0xca24>
  422314:	mov	x0, #0x0                   	// #0
  422318:	add	x1, x1, #0x49b
  42231c:	bl	401c70 <dcgettext@plt>
  422320:	ldr	x1, [x23, #16]
  422324:	bl	401cc0 <printf@plt>
  422328:	b	42224c <ferror@plt+0x2050c>
  42232c:	mov	x1, x24
  422330:	mov	w2, #0x5                   	// #5
  422334:	mov	x0, #0x0                   	// #0
  422338:	bl	401c70 <dcgettext@plt>
  42233c:	ldr	x1, [sp, #144]
  422340:	b	422324 <ferror@plt+0x205e4>
  422344:	bl	4049f8 <ferror@plt+0x2cb8>
  422348:	b	421cc8 <ferror@plt+0x1ff88>
  42234c:	ldr	x0, [sp, #288]
  422350:	madd	x0, x23, x26, x0
  422354:	ldr	x0, [x0, #8]
  422358:	bl	402b0c <ferror@plt+0xdcc>
  42235c:	mov	x19, x0
  422360:	ldr	x1, [sp, #160]
  422364:	mov	x2, x22
  422368:	mov	x0, x21
  42236c:	bl	406878 <ferror@plt+0x4b38>
  422370:	mov	x22, x0
  422374:	mov	w0, #0x20                  	// #32
  422378:	bl	401cf0 <putchar@plt>
  42237c:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  422380:	add	x3, x0, #0x420
  422384:	ldr	x0, [x3, #2200]
  422388:	cmp	x19, x0
  42238c:	b.cc	4223b0 <ferror@plt+0x20670>  // b.lo, b.ul, b.last
  422390:	mov	w2, #0x5                   	// #5
  422394:	adrp	x1, 449000 <warn@@Base+0xfa24>
  422398:	mov	x0, #0x0                   	// #0
  42239c:	add	x1, x1, #0x1c5
  4223a0:	bl	401c70 <dcgettext@plt>
  4223a4:	mov	x1, x19
  4223a8:	bl	401cc0 <printf@plt>
  4223ac:	b	42242c <ferror@plt+0x206ec>
  4223b0:	ldr	x0, [x3, #2176]
  4223b4:	lsl	x2, x19, #5
  4223b8:	mov	w1, #0x6                   	// #6
  4223bc:	add	x19, x0, x19, lsl #5
  4223c0:	ldr	x0, [x0, x2]
  4223c4:	bl	4061a0 <ferror@plt+0x4460>
  4223c8:	ldrb	w1, [x19, #24]
  4223cc:	mov	x0, x28
  4223d0:	and	w1, w1, #0xf
  4223d4:	bl	40a450 <ferror@plt+0x8710>
  4223d8:	ldr	w1, [x19, #28]
  4223dc:	mov	x4, x0
  4223e0:	mov	x0, x28
  4223e4:	str	x4, [sp, #144]
  4223e8:	bl	40a2a8 <ferror@plt+0x8568>
  4223ec:	mov	x2, x0
  4223f0:	ldr	x4, [sp, #144]
  4223f4:	mov	x0, x24
  4223f8:	mov	x1, x4
  4223fc:	bl	401cc0 <printf@plt>
  422400:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  422404:	add	x3, x0, #0x420
  422408:	ldr	x1, [x3, #2184]
  42240c:	cbz	x1, 42243c <ferror@plt+0x206fc>
  422410:	ldr	x0, [x19, #16]
  422414:	ldr	x2, [x3, #2208]
  422418:	cmp	x0, x2
  42241c:	b.cs	42243c <ferror@plt+0x206fc>  // b.hs, b.nlast
  422420:	add	x1, x1, x0
  422424:	mov	w0, w20
  422428:	bl	407378 <ferror@plt+0x5638>
  42242c:	mov	w0, #0xa                   	// #10
  422430:	add	x23, x23, #0x1
  422434:	bl	401cf0 <putchar@plt>
  422438:	b	421f38 <ferror@plt+0x201f8>
  42243c:	mov	x1, x25
  422440:	mov	w2, #0x5                   	// #5
  422444:	mov	x0, #0x0                   	// #0
  422448:	bl	401c70 <dcgettext@plt>
  42244c:	ldr	x1, [x19, #16]
  422450:	b	4223a8 <ferror@plt+0x20668>
  422454:	mov	w2, #0x3                   	// #3
  422458:	adrp	x4, 416000 <ferror@plt+0x142c0>
  42245c:	adrp	x3, 409000 <ferror@plt+0x72c0>
  422460:	adrp	x1, 449000 <warn@@Base+0xfa24>
  422464:	add	x4, x4, #0x650
  422468:	add	x3, x3, #0x37c
  42246c:	add	x1, x1, #0x1e1
  422470:	movk	w2, #0x7000, lsl #16
  422474:	b	42028c <ferror@plt+0x1e54c>
  422478:	mov	w2, #0x3                   	// #3
  42247c:	adrp	x4, 408000 <ferror@plt+0x62c0>
  422480:	adrp	x3, 408000 <ferror@plt+0x62c0>
  422484:	adrp	x1, 449000 <warn@@Base+0xfa24>
  422488:	add	x4, x4, #0x150
  42248c:	add	x3, x3, #0x170
  422490:	add	x1, x1, #0x1e8
  422494:	movk	w2, #0x7000, lsl #16
  422498:	b	42028c <ferror@plt+0x1e54c>
  42249c:	mov	x0, x28
  4224a0:	adrp	x1, 449000 <warn@@Base+0xfa24>
  4224a4:	add	x1, x1, #0x1ee
  4224a8:	bl	40ae90 <ferror@plt+0x9150>
  4224ac:	mov	x19, x0
  4224b0:	cbz	x0, 4211e4 <ferror@plt+0x1f4a4>
  4224b4:	adrp	x0, 449000 <warn@@Base+0xfa24>
  4224b8:	add	x0, x0, #0x1fd
  4224bc:	bl	401b70 <puts@plt>
  4224c0:	ldp	x20, x19, [x19, #24]
  4224c4:	mov	w2, #0x5                   	// #5
  4224c8:	adrp	x1, 449000 <warn@@Base+0xfa24>
  4224cc:	mov	x0, #0x0                   	// #0
  4224d0:	add	x1, x1, #0x217
  4224d4:	bl	401c70 <dcgettext@plt>
  4224d8:	mov	x1, x28
  4224dc:	mov	x5, x0
  4224e0:	mov	x3, #0x1                   	// #1
  4224e4:	mov	x0, #0x0                   	// #0
  4224e8:	mov	x4, x19
  4224ec:	mov	x2, x20
  4224f0:	bl	4032f0 <ferror@plt+0x15b0>
  4224f4:	cbz	x0, 4211e0 <ferror@plt+0x1f4a0>
  4224f8:	ldr	w0, [x0]
  4224fc:	and	w0, w0, #0x3
  422500:	cmp	w0, #0x2
  422504:	b.eq	422534 <ferror@plt+0x207f4>  // b.none
  422508:	cmp	w0, #0x3
  42250c:	b.eq	422540 <ferror@plt+0x20800>  // b.none
  422510:	cmp	w0, #0x1
  422514:	b.eq	422528 <ferror@plt+0x207e8>  // b.none
  422518:	adrp	x0, 449000 <warn@@Base+0xfa24>
  42251c:	add	x0, x0, #0x22f
  422520:	bl	401b70 <puts@plt>
  422524:	b	4211e4 <ferror@plt+0x1f4a4>
  422528:	adrp	x0, 449000 <warn@@Base+0xfa24>
  42252c:	add	x0, x0, #0x245
  422530:	b	422520 <ferror@plt+0x207e0>
  422534:	adrp	x0, 449000 <warn@@Base+0xfa24>
  422538:	add	x0, x0, #0x259
  42253c:	b	422520 <ferror@plt+0x207e0>
  422540:	adrp	x0, 449000 <warn@@Base+0xfa24>
  422544:	add	x0, x0, #0x26e
  422548:	b	422520 <ferror@plt+0x207e0>
  42254c:	adrp	x4, 409000 <ferror@plt+0x72c0>
  422550:	add	x4, x4, #0x6c
  422554:	mov	w2, #0xfff5                	// #65525
  422558:	mov	x3, #0x0                   	// #0
  42255c:	movk	w2, #0x6fff, lsl #16
  422560:	mov	x1, #0x0                   	// #0
  422564:	b	42028c <ferror@plt+0x1e54c>
  422568:	adrp	x4, 416000 <ferror@plt+0x142c0>
  42256c:	add	x4, x4, #0x560
  422570:	b	422554 <ferror@plt+0x20814>
  422574:	adrp	x4, 415000 <ferror@plt+0x132c0>
  422578:	add	x4, x4, #0xfd4
  42257c:	b	422554 <ferror@plt+0x20814>
  422580:	mov	w2, #0x3                   	// #3
  422584:	adrp	x4, 408000 <ferror@plt+0x62c0>
  422588:	adrp	x3, 408000 <ferror@plt+0x62c0>
  42258c:	adrp	x1, 449000 <warn@@Base+0xfa24>
  422590:	add	x4, x4, #0x150
  422594:	add	x3, x3, #0xa0c
  422598:	add	x1, x1, #0x283
  42259c:	movk	w2, #0x7000, lsl #16
  4225a0:	b	42028c <ferror@plt+0x1e54c>
  4225a4:	lsl	x0, x0, #4
  4225a8:	ldr	x0, [x20, x0]
  4225ac:	cbnz	x0, 4225d4 <ferror@plt+0x20894>
  4225b0:	add	w19, w19, #0x1
  4225b4:	ldr	x1, [x27, #760]
  4225b8:	mov	w0, w19
  4225bc:	cmp	x1, w19, uxtw
  4225c0:	b.hi	4225a4 <ferror@plt+0x20864>  // b.pmore
  4225c4:	mov	x0, x20
  4225c8:	bl	401bd0 <free@plt>
  4225cc:	str	xzr, [x27, #768]
  4225d0:	b	42127c <ferror@plt+0x1f53c>
  4225d4:	ldr	x21, [x0]
  4225d8:	bl	401bd0 <free@plt>
  4225dc:	mov	x0, x21
  4225e0:	b	4225ac <ferror@plt+0x2086c>
  4225e4:	mov	w19, #0x0                   	// #0
  4225e8:	b	4225b4 <ferror@plt+0x20874>
  4225ec:	ldr	x19, [x23, #32]
  4225f0:	cmp	x19, #0x7
  4225f4:	b.hi	4210d0 <ferror@plt+0x1f390>  // b.pmore
  4225f8:	adrp	x1, 448000 <warn@@Base+0xea24>
  4225fc:	mov	w2, #0x5                   	// #5
  422600:	add	x1, x1, #0xbed
  422604:	b	420ec8 <ferror@plt+0x1f188>
  422608:	sub	sp, sp, #0x240
  42260c:	mov	w3, w1
  422610:	stp	x29, x30, [sp]
  422614:	mov	x29, sp
  422618:	stp	x23, x24, [sp, #48]
  42261c:	adrp	x23, 48c000 <stdout@@GLIBC_2.17+0xbf0>
  422620:	add	x23, x23, #0x520
  422624:	stp	x21, x22, [sp, #32]
  422628:	mov	w22, w1
  42262c:	ldp	x1, x2, [x0]
  422630:	stp	x19, x20, [sp, #16]
  422634:	ldr	w4, [x23, #372]
  422638:	stp	x25, x26, [sp, #64]
  42263c:	mov	x19, x0
  422640:	mov	w20, #0x1                   	// #1
  422644:	stp	x27, x28, [sp, #80]
  422648:	add	x0, sp, #0x70
  42264c:	stp	xzr, xzr, [sp, #112]
  422650:	stp	xzr, xzr, [sp, #136]
  422654:	str	xzr, [sp, #160]
  422658:	stp	xzr, xzr, [sp, #264]
  42265c:	stp	xzr, xzr, [sp, #288]
  422660:	str	xzr, [sp, #312]
  422664:	str	w20, [x23, #360]
  422668:	bl	439af4 <warn@@Base+0x518>
  42266c:	cbnz	w0, 42291c <ferror@plt+0x20bdc>
  422670:	mov	w21, w0
  422674:	ldr	w0, [x23, #372]
  422678:	cbnz	w0, 4226e0 <ferror@plt+0x209a0>
  42267c:	adrp	x27, 449000 <warn@@Base+0xfa24>
  422680:	adrp	x25, 48b000 <warn@@Base+0x51a24>
  422684:	add	x27, x27, #0x4b0
  422688:	add	x25, x25, #0x420
  42268c:	ldr	x0, [x19, #8]
  422690:	mov	w2, #0x0                   	// #0
  422694:	ldr	x1, [sp, #184]
  422698:	bl	401b30 <fseek@plt>
  42269c:	cbz	w0, 422978 <ferror@plt+0x20c38>
  4226a0:	mov	w2, #0x5                   	// #5
  4226a4:	adrp	x1, 449000 <warn@@Base+0xfa24>
  4226a8:	mov	x0, #0x0                   	// #0
  4226ac:	add	x1, x1, #0x462
  4226b0:	bl	401c70 <dcgettext@plt>
  4226b4:	ldr	x1, [sp, #112]
  4226b8:	bl	4390e8 <error@@Base>
  4226bc:	mov	w0, w21
  4226c0:	ldp	x29, x30, [sp]
  4226c4:	ldp	x19, x20, [sp, #16]
  4226c8:	ldp	x21, x22, [sp, #32]
  4226cc:	ldp	x23, x24, [sp, #48]
  4226d0:	ldp	x25, x26, [sp, #64]
  4226d4:	ldp	x27, x28, [sp, #80]
  4226d8:	add	sp, sp, #0x240
  4226dc:	ret
  4226e0:	ldr	x0, [sp, #144]
  4226e4:	mov	w2, #0x5                   	// #5
  4226e8:	cbnz	x0, 422788 <ferror@plt+0x20a48>
  4226ec:	adrp	x1, 449000 <warn@@Base+0xfa24>
  4226f0:	add	x1, x1, #0x28a
  4226f4:	bl	401c70 <dcgettext@plt>
  4226f8:	ldr	x1, [x19]
  4226fc:	bl	4390e8 <error@@Base>
  422700:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  422704:	add	x0, x0, #0x420
  422708:	ldur	w3, [x23, #-216]
  42270c:	ldr	w1, [x0, #748]
  422710:	ldr	w2, [x0, #2692]
  422714:	orr	w2, w2, w1
  422718:	ldr	w1, [x0, #2360]
  42271c:	orr	w1, w1, w3
  422720:	ldr	w3, [x0, #2732]
  422724:	orr	w2, w2, w1
  422728:	ldr	w1, [x0, #2168]
  42272c:	orr	w1, w1, w3
  422730:	ldr	w3, [x0, #2864]
  422734:	orr	w2, w2, w1
  422738:	ldr	w1, [x0, #2172]
  42273c:	orr	w1, w1, w3
  422740:	ldur	w3, [x23, #-220]
  422744:	orr	w2, w2, w1
  422748:	ldr	w1, [x0, #2688]
  42274c:	orr	w1, w1, w3
  422750:	ldr	w3, [x23, #364]
  422754:	orr	w2, w2, w1
  422758:	ldr	w1, [x0, #2216]
  42275c:	ldr	w0, [x0, #744]
  422760:	orr	w1, w1, w3
  422764:	orr	w2, w2, w1
  422768:	ldr	w1, [x23, #368]
  42276c:	orr	w0, w1, w0
  422770:	orr	w2, w2, w0
  422774:	ldur	w0, [x23, #-224]
  422778:	orr	w2, w2, w0
  42277c:	cbnz	w2, 42267c <ferror@plt+0x2093c>
  422780:	mov	w23, #0x1                   	// #1
  422784:	b	422920 <ferror@plt+0x20be0>
  422788:	adrp	x1, 449000 <warn@@Base+0xfa24>
  42278c:	mov	x0, #0x0                   	// #0
  422790:	add	x1, x1, #0x2ba
  422794:	bl	401c70 <dcgettext@plt>
  422798:	ldr	x1, [x19]
  42279c:	adrp	x27, 449000 <warn@@Base+0xfa24>
  4227a0:	ldr	x2, [sp, #128]
  4227a4:	adrp	x28, 46c000 <warn@@Base+0x32a24>
  4227a8:	ldr	x3, [sp, #152]
  4227ac:	add	x27, x27, #0x2ff
  4227b0:	add	x28, x28, #0xbb2
  4227b4:	mov	x24, #0x0                   	// #0
  4227b8:	mov	x20, #0x0                   	// #0
  4227bc:	bl	401cc0 <printf@plt>
  4227c0:	ldr	x0, [x19, #8]
  4227c4:	bl	401970 <ftell@plt>
  4227c8:	str	x0, [sp, #104]
  4227cc:	ldr	x0, [sp, #128]
  4227d0:	cmp	x0, x20
  4227d4:	b.hi	4227e0 <ferror@plt+0x20aa0>  // b.pmore
  4227d8:	mov	w20, #0x1                   	// #1
  4227dc:	b	422890 <ferror@plt+0x20b50>
  4227e0:	lsl	x25, x20, #3
  4227e4:	ldr	x0, [sp, #136]
  4227e8:	cbz	x20, 422800 <ferror@plt+0x20ac0>
  4227ec:	add	x1, x0, x25
  4227f0:	ldr	x2, [x0, x25]
  4227f4:	ldur	x1, [x1, #-8]
  4227f8:	cmp	x2, x1
  4227fc:	b.eq	422864 <ferror@plt+0x20b24>  // b.none
  422800:	ldr	x1, [x0, x25]
  422804:	add	x2, sp, #0x108
  422808:	add	x0, sp, #0x70
  42280c:	bl	439e20 <warn@@Base+0x844>
  422810:	mov	x2, x0
  422814:	cbz	x0, 422864 <ferror@plt+0x20b24>
  422818:	add	x1, sp, #0x108
  42281c:	add	x0, sp, #0x70
  422820:	bl	43a0dc <warn@@Base+0xb00>
  422824:	mov	x26, x0
  422828:	cbz	x0, 422864 <ferror@plt+0x20b24>
  42282c:	mov	w2, #0x5                   	// #5
  422830:	mov	x1, x27
  422834:	mov	x0, #0x0                   	// #0
  422838:	bl	401c70 <dcgettext@plt>
  42283c:	mov	x1, x26
  422840:	bl	401cc0 <printf@plt>
  422844:	ldr	x0, [sp, #136]
  422848:	mov	w1, #0x4                   	// #4
  42284c:	ldr	x0, [x0, x25]
  422850:	bl	4061a0 <ferror@plt+0x4460>
  422854:	mov	w0, #0xa                   	// #10
  422858:	bl	401cf0 <putchar@plt>
  42285c:	mov	x0, x26
  422860:	bl	401bd0 <free@plt>
  422864:	ldr	x1, [sp, #152]
  422868:	cmp	x1, x24
  42286c:	b.hi	422944 <ferror@plt+0x20c04>  // b.pmore
  422870:	mov	w2, #0x5                   	// #5
  422874:	adrp	x1, 449000 <warn@@Base+0xfa24>
  422878:	mov	x0, #0x0                   	// #0
  42287c:	add	x1, x1, #0x320
  422880:	bl	401c70 <dcgettext@plt>
  422884:	mov	w20, #0x0                   	// #0
  422888:	ldr	x1, [x19]
  42288c:	bl	4390e8 <error@@Base>
  422890:	ldr	w1, [sp, #196]
  422894:	add	x0, x24, #0x7
  422898:	add	x24, x24, #0x1
  42289c:	and	x0, x0, #0xfffffffffffffff8
  4228a0:	ldr	x3, [sp, #152]
  4228a4:	cmp	w1, #0x0
  4228a8:	and	x24, x24, #0xfffffffffffffffe
  4228ac:	csel	x24, x24, x0, eq  // eq = none
  4228b0:	cmp	x3, x24
  4228b4:	b.ls	4228ec <ferror@plt+0x20bac>  // b.plast
  4228b8:	sub	x3, x3, x24
  4228bc:	mov	w4, #0x5                   	// #5
  4228c0:	adrp	x2, 449000 <warn@@Base+0xfa24>
  4228c4:	adrp	x1, 449000 <warn@@Base+0xfa24>
  4228c8:	add	x2, x2, #0x361
  4228cc:	add	x1, x1, #0x3c1
  4228d0:	mov	x0, #0x0                   	// #0
  4228d4:	bl	401c20 <dcngettext@plt>
  4228d8:	ldr	x1, [x19]
  4228dc:	mov	w20, #0x0                   	// #0
  4228e0:	ldr	x2, [sp, #152]
  4228e4:	sub	x2, x2, x24
  4228e8:	bl	4390e8 <error@@Base>
  4228ec:	ldr	x0, [x19, #8]
  4228f0:	mov	w2, #0x0                   	// #0
  4228f4:	ldr	x1, [sp, #104]
  4228f8:	bl	401b30 <fseek@plt>
  4228fc:	cbz	w0, 422700 <ferror@plt+0x209c0>
  422900:	mov	w2, #0x5                   	// #5
  422904:	adrp	x1, 449000 <warn@@Base+0xfa24>
  422908:	mov	x0, #0x0                   	// #0
  42290c:	add	x1, x1, #0x421
  422910:	bl	401c70 <dcgettext@plt>
  422914:	ldr	x1, [x19]
  422918:	bl	4390e8 <error@@Base>
  42291c:	mov	w23, #0x0                   	// #0
  422920:	ldr	x0, [sp, #272]
  422924:	cbz	x0, 42292c <ferror@plt+0x20bec>
  422928:	bl	401a10 <fclose@plt>
  42292c:	add	x0, sp, #0x108
  422930:	bl	439d50 <warn@@Base+0x774>
  422934:	add	x0, sp, #0x70
  422938:	mov	w21, w23
  42293c:	bl	439d50 <warn@@Base+0x774>
  422940:	b	4226bc <ferror@plt+0x2097c>
  422944:	ldr	x2, [sp, #144]
  422948:	sub	w1, w1, w24
  42294c:	mov	x0, x28
  422950:	add	x20, x20, #0x1
  422954:	add	x2, x2, x24
  422958:	bl	401cc0 <printf@plt>
  42295c:	ldp	x0, x1, [sp, #144]
  422960:	sub	x1, x1, x24
  422964:	add	x0, x0, x24
  422968:	bl	401940 <strnlen@plt>
  42296c:	add	x0, x0, #0x1
  422970:	add	x24, x24, x0
  422974:	b	4227cc <ferror@plt+0x20a8c>
  422978:	ldr	x3, [x19, #8]
  42297c:	add	x0, sp, #0xc8
  422980:	mov	x2, #0x3c                  	// #60
  422984:	mov	x1, #0x1                   	// #1
  422988:	bl	401bc0 <fread@plt>
  42298c:	cmp	x0, #0x3c
  422990:	b.eq	4229b4 <ferror@plt+0x20c74>  // b.none
  422994:	cbz	x0, 422b88 <ferror@plt+0x20e48>
  422998:	adrp	x1, 449000 <warn@@Base+0xfa24>
  42299c:	add	x1, x1, #0x48d
  4229a0:	mov	w2, #0x5                   	// #5
  4229a4:	mov	x0, #0x0                   	// #0
  4229a8:	bl	401c70 <dcgettext@plt>
  4229ac:	ldr	x1, [sp, #112]
  4229b0:	b	422918 <ferror@plt+0x20bd8>
  4229b4:	mov	x1, x27
  4229b8:	add	x0, sp, #0x102
  4229bc:	mov	x2, #0x2                   	// #2
  4229c0:	bl	401b80 <memcmp@plt>
  4229c4:	mov	w23, w0
  4229c8:	cbz	w0, 4229dc <ferror@plt+0x20c9c>
  4229cc:	adrp	x1, 449000 <warn@@Base+0xfa24>
  4229d0:	mov	w2, #0x5                   	// #5
  4229d4:	add	x1, x1, #0x4b3
  4229d8:	b	4229a4 <ferror@plt+0x20c64>
  4229dc:	ldr	x0, [sp, #184]
  4229e0:	mov	w2, #0xa                   	// #10
  4229e4:	mov	x1, #0x0                   	// #0
  4229e8:	add	x0, x0, #0x3c
  4229ec:	str	x0, [sp, #184]
  4229f0:	add	x0, sp, #0xf8
  4229f4:	bl	4018f0 <strtoul@plt>
  4229f8:	tst	x0, #0x1
  4229fc:	add	x1, sp, #0x108
  422a00:	cinc	x0, x0, ne  // ne = any
  422a04:	str	x0, [x25, #2648]
  422a08:	add	x0, sp, #0x70
  422a0c:	bl	439ed8 <warn@@Base+0x8fc>
  422a10:	mov	x26, x0
  422a14:	cbnz	x0, 422a34 <ferror@plt+0x20cf4>
  422a18:	mov	w2, #0x5                   	// #5
  422a1c:	adrp	x1, 449000 <warn@@Base+0xfa24>
  422a20:	add	x1, x1, #0x4dc
  422a24:	bl	401c70 <dcgettext@plt>
  422a28:	ldr	x1, [sp, #112]
  422a2c:	bl	4390e8 <error@@Base>
  422a30:	b	422920 <ferror@plt+0x20be0>
  422a34:	bl	401900 <strlen@plt>
  422a38:	mov	x3, x0
  422a3c:	mov	x2, x26
  422a40:	add	x1, sp, #0x108
  422a44:	add	x0, sp, #0x70
  422a48:	str	x3, [sp, #104]
  422a4c:	bl	43a0dc <warn@@Base+0xb00>
  422a50:	mov	x24, x0
  422a54:	ldr	x3, [sp, #104]
  422a58:	cbz	x0, 422a18 <ferror@plt+0x20cd8>
  422a5c:	cbz	w22, 422b68 <ferror@plt+0x20e28>
  422a60:	ldr	x28, [sp, #176]
  422a64:	cbnz	x28, 422ae4 <ferror@plt+0x20da4>
  422a68:	ldr	x0, [x19]
  422a6c:	mov	x1, x26
  422a70:	mov	x2, x3
  422a74:	bl	4399f8 <warn@@Base+0x41c>
  422a78:	mov	x26, x0
  422a7c:	cbz	x0, 42291c <ferror@plt+0x20bdc>
  422a80:	bl	40cd24 <ferror@plt+0xafe4>
  422a84:	mov	x28, x0
  422a88:	cbnz	x0, 422ab0 <ferror@plt+0x20d70>
  422a8c:	mov	w2, #0x5                   	// #5
  422a90:	adrp	x1, 449000 <warn@@Base+0xfa24>
  422a94:	add	x1, x1, #0x4f7
  422a98:	bl	401c70 <dcgettext@plt>
  422a9c:	mov	x1, x26
  422aa0:	bl	4390e8 <error@@Base>
  422aa4:	mov	x0, x26
  422aa8:	bl	401bd0 <free@plt>
  422aac:	b	422920 <ferror@plt+0x20be0>
  422ab0:	ldr	x1, [sp, #176]
  422ab4:	str	x24, [x0]
  422ab8:	str	x1, [x25, #400]
  422abc:	bl	41f498 <ferror@plt+0x1d758>
  422ac0:	cmp	w0, #0x0
  422ac4:	csel	w20, w20, wzr, ne  // ne = any
  422ac8:	mov	x0, x28
  422acc:	bl	405fa0 <ferror@plt+0x4260>
  422ad0:	mov	x0, x26
  422ad4:	bl	401bd0 <free@plt>
  422ad8:	mov	x0, x24
  422adc:	bl	401bd0 <free@plt>
  422ae0:	b	42268c <ferror@plt+0x2094c>
  422ae4:	add	x0, sp, #0x1a0
  422ae8:	mov	x2, #0xa0                  	// #160
  422aec:	mov	w1, #0x0                   	// #0
  422af0:	bl	401a90 <memset@plt>
  422af4:	ldr	x0, [sp, #272]
  422af8:	cbnz	x0, 422b1c <ferror@plt+0x20ddc>
  422afc:	mov	w2, #0x5                   	// #5
  422b00:	adrp	x1, 449000 <warn@@Base+0xfa24>
  422b04:	add	x1, x1, #0x519
  422b08:	bl	401c70 <dcgettext@plt>
  422b0c:	mov	x2, x26
  422b10:	mov	x1, x24
  422b14:	bl	4390e8 <error@@Base>
  422b18:	b	422920 <ferror@plt+0x20be0>
  422b1c:	add	x1, x28, #0x3c
  422b20:	mov	w2, #0x0                   	// #0
  422b24:	str	x1, [x25, #400]
  422b28:	bl	401b30 <fseek@plt>
  422b2c:	cbz	w0, 422b4c <ferror@plt+0x20e0c>
  422b30:	mov	w2, #0x5                   	// #5
  422b34:	adrp	x1, 449000 <warn@@Base+0xfa24>
  422b38:	mov	x0, #0x0                   	// #0
  422b3c:	add	x1, x1, #0x540
  422b40:	bl	401c70 <dcgettext@plt>
  422b44:	ldr	x1, [sp, #264]
  422b48:	b	422a2c <ferror@plt+0x20cec>
  422b4c:	ldr	x0, [sp, #272]
  422b50:	stp	x24, x0, [sp, #416]
  422b54:	add	x0, sp, #0x1a0
  422b58:	bl	41f498 <ferror@plt+0x1d758>
  422b5c:	cmp	w0, #0x0
  422b60:	csel	w20, w20, wzr, ne  // ne = any
  422b64:	b	422ad8 <ferror@plt+0x20d98>
  422b68:	ldr	x1, [sp, #184]
  422b6c:	str	x24, [x19]
  422b70:	ldr	x0, [x25, #2648]
  422b74:	str	x1, [x25, #400]
  422b78:	add	x0, x0, x1
  422b7c:	str	x0, [sp, #184]
  422b80:	mov	x0, x19
  422b84:	b	422b58 <ferror@plt+0x20e18>
  422b88:	mov	w23, w20
  422b8c:	b	422920 <ferror@plt+0x20be0>
  422b90:	b	405fa0 <ferror@plt+0x4260>
  422b94:	b	40cd24 <ferror@plt+0xafe4>
  422b98:	stp	x29, x30, [sp, #-16]!
  422b9c:	mov	x1, x0
  422ba0:	adrp	x2, 468000 <warn@@Base+0x2ea24>
  422ba4:	mov	x29, sp
  422ba8:	add	x2, x2, #0x618
  422bac:	adrp	x0, 468000 <warn@@Base+0x2ea24>
  422bb0:	add	x0, x0, #0x62c
  422bb4:	bl	401cc0 <printf@plt>
  422bb8:	adrp	x1, 468000 <warn@@Base+0x2ea24>
  422bbc:	add	x1, x1, #0x637
  422bc0:	mov	w2, #0x5                   	// #5
  422bc4:	mov	x0, #0x0                   	// #0
  422bc8:	bl	401c70 <dcgettext@plt>
  422bcc:	bl	401cc0 <printf@plt>
  422bd0:	adrp	x1, 468000 <warn@@Base+0x2ea24>
  422bd4:	add	x1, x1, #0x66a
  422bd8:	mov	w2, #0x5                   	// #5
  422bdc:	mov	x0, #0x0                   	// #0
  422be0:	bl	401c70 <dcgettext@plt>
  422be4:	bl	401cc0 <printf@plt>
  422be8:	mov	w0, #0x0                   	// #0
  422bec:	bl	401920 <exit@plt>
  422bf0:	mov	w2, #0x0                   	// #0
  422bf4:	mov	w3, #0x0                   	// #0
  422bf8:	mov	w4, #0x62                  	// #98
  422bfc:	mov	w5, #0x2c                  	// #44
  422c00:	cmp	w1, #0x0
  422c04:	ccmp	w2, #0x4, #0x0, ne  // ne = any
  422c08:	b.le	422c14 <ferror@plt+0x20ed4>
  422c0c:	strb	wzr, [x0]
  422c10:	ret
  422c14:	tbz	w1, #0, 422c38 <ferror@plt+0x20ef8>
  422c18:	cbz	w3, 422c20 <ferror@plt+0x20ee0>
  422c1c:	strb	w5, [x0], #1
  422c20:	mov	x3, x0
  422c24:	add	w6, w2, #0x31
  422c28:	strb	w4, [x3], #2
  422c2c:	strb	w6, [x0, #1]
  422c30:	mov	x0, x3
  422c34:	mov	w3, #0x1                   	// #1
  422c38:	lsr	w1, w1, #1
  422c3c:	add	w2, w2, #0x1
  422c40:	b	422c00 <ferror@plt+0x20ec0>
  422c44:	mov	w2, #0x34                  	// #52
  422c48:	mov	w3, #0x0                   	// #0
  422c4c:	mov	w4, #0x72                  	// #114
  422c50:	mov	w5, #0x2c                  	// #44
  422c54:	tbz	w1, #0, 422c74 <ferror@plt+0x20f34>
  422c58:	cbz	w3, 422c60 <ferror@plt+0x20f20>
  422c5c:	strb	w5, [x0], #1
  422c60:	mov	x3, x0
  422c64:	strb	w4, [x3], #2
  422c68:	strb	w2, [x0, #1]
  422c6c:	mov	x0, x3
  422c70:	mov	w3, #0x1                   	// #1
  422c74:	add	w2, w2, #0x1
  422c78:	lsr	w1, w1, #1
  422c7c:	and	w2, w2, #0xff
  422c80:	cmp	w2, #0x38
  422c84:	b.ne	422c54 <ferror@plt+0x20f14>  // b.any
  422c88:	strb	wzr, [x0]
  422c8c:	ret
  422c90:	mov	w2, #0x0                   	// #0
  422c94:	mov	w3, #0x0                   	// #0
  422c98:	mov	w6, #0x66                  	// #102
  422c9c:	mov	w4, #0xa                   	// #10
  422ca0:	mov	w7, #0x2c                  	// #44
  422ca4:	tbz	w1, #0, 422ccc <ferror@plt+0x20f8c>
  422ca8:	cbz	w3, 422cb0 <ferror@plt+0x20f70>
  422cac:	strb	w7, [x0], #1
  422cb0:	strb	w6, [x0]
  422cb4:	cmp	w2, #0x3
  422cb8:	b.gt	422ce4 <ferror@plt+0x20fa4>
  422cbc:	add	w3, w2, #0x32
  422cc0:	add	x0, x0, #0x2
  422cc4:	sturb	w3, [x0, #-1]
  422cc8:	mov	w3, #0x1                   	// #1
  422ccc:	add	w2, w2, #0x1
  422cd0:	lsr	w1, w1, #1
  422cd4:	cmp	w2, #0x14
  422cd8:	b.ne	422ca4 <ferror@plt+0x20f64>  // b.any
  422cdc:	strb	wzr, [x0]
  422ce0:	ret
  422ce4:	add	w5, w2, #0x2
  422ce8:	add	x0, x0, #0x3
  422cec:	udiv	w3, w5, w4
  422cf0:	add	w8, w3, #0x31
  422cf4:	msub	w3, w3, w4, w5
  422cf8:	sturb	w8, [x0, #-2]
  422cfc:	add	w3, w3, #0x30
  422d00:	sturb	w3, [x0, #-1]
  422d04:	b	422cc8 <ferror@plt+0x20f88>
  422d08:	mov	x2, x0
  422d0c:	mov	w4, #0x0                   	// #0
  422d10:	mov	x0, #0x0                   	// #0
  422d14:	ldr	x3, [x2]
  422d18:	cmp	x3, x1
  422d1c:	b.cc	422d28 <ferror@plt+0x20fe8>  // b.lo, b.ul, b.last
  422d20:	str	x3, [x2]
  422d24:	ret
  422d28:	ldrb	w6, [x3], #1
  422d2c:	and	x5, x6, #0x7f
  422d30:	lsl	x5, x5, x4
  422d34:	orr	x0, x0, x5
  422d38:	tbz	w6, #7, 422d20 <ferror@plt+0x20fe0>
  422d3c:	add	w4, w4, #0x7
  422d40:	b	422d18 <ferror@plt+0x20fd8>
  422d44:	stp	x29, x30, [sp, #-32]!
  422d48:	mov	w7, w1
  422d4c:	mov	x1, x3
  422d50:	mov	x29, sp
  422d54:	str	x0, [sp, #24]
  422d58:	add	x0, sp, #0x18
  422d5c:	bl	422d08 <ferror@plt+0x20fc8>
  422d60:	mov	x2, x0
  422d64:	and	x3, x7, #0x1f
  422d68:	adrp	x1, 468000 <warn@@Base+0x2ea24>
  422d6c:	adrp	x0, 468000 <warn@@Base+0x2ea24>
  422d70:	add	x1, x1, #0x72e
  422d74:	add	x0, x0, #0x731
  422d78:	bl	401cc0 <printf@plt>
  422d7c:	ldr	x0, [sp, #24]
  422d80:	ldp	x29, x30, [sp], #32
  422d84:	ret
  422d88:	stp	x29, x30, [sp, #-32]!
  422d8c:	mov	w4, w1
  422d90:	adrp	x3, 468000 <warn@@Base+0x2ea24>
  422d94:	mov	x29, sp
  422d98:	str	x19, [sp, #16]
  422d9c:	and	x2, x4, #0x1f
  422da0:	add	x1, x3, #0x751
  422da4:	mov	x19, x0
  422da8:	tbz	w4, #5, 422dc8 <ferror@plt+0x21088>
  422dac:	adrp	x0, 468000 <warn@@Base+0x2ea24>
  422db0:	add	x0, x0, #0x754
  422db4:	bl	401cc0 <printf@plt>
  422db8:	mov	x0, x19
  422dbc:	ldr	x19, [sp, #16]
  422dc0:	ldp	x29, x30, [sp], #32
  422dc4:	ret
  422dc8:	adrp	x0, 468000 <warn@@Base+0x2ea24>
  422dcc:	add	x0, x0, #0x76f
  422dd0:	b	422db4 <ferror@plt+0x21074>
  422dd4:	stp	x29, x30, [sp, #-240]!
  422dd8:	mov	w2, w1
  422ddc:	adrp	x9, 450000 <warn@@Base+0x16a24>
  422de0:	mov	x29, sp
  422de4:	str	x19, [sp, #16]
  422de8:	and	w1, w1, #0xf
  422dec:	mov	x19, x0
  422df0:	add	x9, x9, #0xe33
  422df4:	add	x0, sp, #0x28
  422df8:	tbz	w2, #4, 422e24 <ferror@plt+0x210e4>
  422dfc:	bl	422c44 <ferror@plt+0x20f04>
  422e00:	mov	x1, x9
  422e04:	adrp	x0, 468000 <warn@@Base+0x2ea24>
  422e08:	add	x2, sp, #0x28
  422e0c:	add	x0, x0, #0x78b
  422e10:	bl	401cc0 <printf@plt>
  422e14:	mov	x0, x19
  422e18:	ldr	x19, [sp, #16]
  422e1c:	ldp	x29, x30, [sp], #240
  422e20:	ret
  422e24:	bl	422c90 <ferror@plt+0x20f50>
  422e28:	mov	x1, x9
  422e2c:	adrp	x0, 468000 <warn@@Base+0x2ea24>
  422e30:	add	x2, sp, #0x28
  422e34:	add	x0, x0, #0x7a4
  422e38:	b	422e10 <ferror@plt+0x210d0>
  422e3c:	stp	x29, x30, [sp, #-64]!
  422e40:	and	w1, w1, #0x1f
  422e44:	mov	x29, sp
  422e48:	str	x19, [sp, #16]
  422e4c:	mov	x19, x0
  422e50:	add	x0, sp, #0x28
  422e54:	bl	422bf0 <ferror@plt+0x20eb0>
  422e58:	add	x2, sp, #0x28
  422e5c:	adrp	x1, 450000 <warn@@Base+0x16a24>
  422e60:	adrp	x0, 468000 <warn@@Base+0x2ea24>
  422e64:	add	x1, x1, #0x99c
  422e68:	add	x0, x0, #0x7bd
  422e6c:	bl	401cc0 <printf@plt>
  422e70:	mov	x0, x19
  422e74:	ldr	x19, [sp, #16]
  422e78:	ldp	x29, x30, [sp], #64
  422e7c:	ret
  422e80:	stp	x29, x30, [sp, #-32]!
  422e84:	mov	w7, w1
  422e88:	mov	x8, x2
  422e8c:	mov	x29, sp
  422e90:	mov	x1, x3
  422e94:	str	x0, [sp, #24]
  422e98:	add	x0, sp, #0x18
  422e9c:	bl	422d08 <ferror@plt+0x20fc8>
  422ea0:	mov	x3, x0
  422ea4:	and	w1, w7, #0x3
  422ea8:	adrp	x0, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  422eac:	cmp	w1, #0x1
  422eb0:	adrp	x2, 468000 <warn@@Base+0x2ea24>
  422eb4:	add	x2, x2, #0x7db
  422eb8:	str	x3, [x0, #1688]
  422ebc:	cset	w0, eq  // eq = none
  422ec0:	str	w0, [x8]
  422ec4:	adrp	x0, 468000 <warn@@Base+0x2ea24>
  422ec8:	add	x0, x0, #0x7d6
  422ecc:	adrp	x1, 468000 <warn@@Base+0x2ea24>
  422ed0:	csel	x2, x0, x2, eq  // eq = none
  422ed4:	add	x1, x1, #0x7e4
  422ed8:	adrp	x0, 468000 <warn@@Base+0x2ea24>
  422edc:	add	x0, x0, #0x7e7
  422ee0:	bl	401cc0 <printf@plt>
  422ee4:	ldr	x0, [sp, #24]
  422ee8:	ldp	x29, x30, [sp], #32
  422eec:	ret
  422ef0:	stp	x29, x30, [sp, #-32]!
  422ef4:	ands	w4, w1, #0x20
  422ef8:	and	x3, x1, #0x1f
  422efc:	mov	x29, sp
  422f00:	str	x19, [sp, #16]
  422f04:	mov	x19, x0
  422f08:	adrp	x0, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  422f0c:	ubfx	x1, x1, #5, #1
  422f10:	str	w1, [x2]
  422f14:	adrp	x2, 468000 <warn@@Base+0x2ea24>
  422f18:	str	x3, [x0, #1688]
  422f1c:	add	x2, x2, #0x7db
  422f20:	adrp	x0, 468000 <warn@@Base+0x2ea24>
  422f24:	add	x0, x0, #0x7d6
  422f28:	csel	x2, x0, x2, ne  // ne = any
  422f2c:	adrp	x1, 468000 <warn@@Base+0x2ea24>
  422f30:	adrp	x0, 468000 <warn@@Base+0x2ea24>
  422f34:	add	x1, x1, #0x7fc
  422f38:	add	x0, x0, #0x7e7
  422f3c:	bl	401cc0 <printf@plt>
  422f40:	mov	x0, x19
  422f44:	ldr	x19, [sp, #16]
  422f48:	ldp	x29, x30, [sp], #32
  422f4c:	ret
  422f50:	stp	x29, x30, [sp, #-144]!
  422f54:	mov	x7, x2
  422f58:	sub	x2, x3, x0
  422f5c:	mov	x29, sp
  422f60:	stp	x19, x20, [sp, #16]
  422f64:	cmp	x2, #0x1
  422f68:	mov	x20, x3
  422f6c:	str	x21, [sp, #32]
  422f70:	str	x0, [sp, #56]
  422f74:	b.gt	422fa4 <ferror@plt+0x21264>
  422f78:	adrp	x1, 468000 <warn@@Base+0x2ea24>
  422f7c:	add	x1, x1, #0x801
  422f80:	mov	w2, #0x5                   	// #5
  422f84:	mov	x0, #0x0                   	// #0
  422f88:	bl	401c70 <dcgettext@plt>
  422f8c:	bl	401cc0 <printf@plt>
  422f90:	mov	x0, x20
  422f94:	ldp	x19, x20, [sp, #16]
  422f98:	ldr	x21, [sp, #32]
  422f9c:	ldp	x29, x30, [sp], #144
  422fa0:	ret
  422fa4:	add	x2, x0, #0x1
  422fa8:	str	x2, [sp, #56]
  422fac:	ubfiz	w1, w1, #1, #3
  422fb0:	ldrb	w2, [x0]
  422fb4:	add	x0, sp, #0x38
  422fb8:	and	w21, w2, #0x7f
  422fbc:	orr	w19, w1, w2, lsr #7
  422fc0:	mov	x1, x3
  422fc4:	bl	422d08 <ferror@plt+0x20fc8>
  422fc8:	mov	x20, x0
  422fcc:	adrp	x0, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  422fd0:	str	wzr, [x7]
  422fd4:	strb	wzr, [sp, #80]
  422fd8:	str	x20, [x0, #1688]
  422fdc:	tbz	w19, #3, 423098 <ferror@plt+0x21358>
  422fe0:	add	x0, sp, #0x50
  422fe4:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  422fe8:	add	x1, x1, #0x86b
  422fec:	bl	401a80 <strcat@plt>
  422ff0:	adrp	x1, 468000 <warn@@Base+0x2ea24>
  422ff4:	add	x1, x1, #0x7ff
  422ff8:	tbz	w19, #2, 42301c <ferror@plt+0x212dc>
  422ffc:	add	x0, sp, #0x50
  423000:	bl	401a80 <strcat@plt>
  423004:	add	x0, sp, #0x50
  423008:	adrp	x1, 468000 <warn@@Base+0x2ea24>
  42300c:	add	x1, x1, #0x810
  423010:	bl	401a80 <strcat@plt>
  423014:	adrp	x1, 468000 <warn@@Base+0x2ea24>
  423018:	add	x1, x1, #0x7ff
  42301c:	tbz	w19, #1, 423040 <ferror@plt+0x21300>
  423020:	add	x0, sp, #0x50
  423024:	bl	401a80 <strcat@plt>
  423028:	add	x0, sp, #0x50
  42302c:	adrp	x1, 468000 <warn@@Base+0x2ea24>
  423030:	add	x1, x1, #0x817
  423034:	bl	401a80 <strcat@plt>
  423038:	adrp	x1, 468000 <warn@@Base+0x2ea24>
  42303c:	add	x1, x1, #0x7ff
  423040:	tbz	w19, #0, 42305c <ferror@plt+0x2131c>
  423044:	add	x0, sp, #0x50
  423048:	bl	401a80 <strcat@plt>
  42304c:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  423050:	add	x0, sp, #0x50
  423054:	add	x1, x1, #0xfc8
  423058:	bl	401a80 <strcat@plt>
  42305c:	mov	w2, w21
  423060:	add	x0, sp, #0x40
  423064:	adrp	x1, 468000 <warn@@Base+0x2ea24>
  423068:	add	x1, x1, #0x81b
  42306c:	bl	401980 <sprintf@plt>
  423070:	mov	x4, x20
  423074:	add	x3, sp, #0x40
  423078:	add	x2, sp, #0x50
  42307c:	adrp	x1, 448000 <warn@@Base+0xea24>
  423080:	adrp	x0, 468000 <warn@@Base+0x2ea24>
  423084:	add	x1, x1, #0x913
  423088:	add	x0, x0, #0x81f
  42308c:	bl	401cc0 <printf@plt>
  423090:	ldr	x20, [sp, #56]
  423094:	b	422f90 <ferror@plt+0x21250>
  423098:	adrp	x1, 444000 <warn@@Base+0xaa24>
  42309c:	add	x1, x1, #0xa97
  4230a0:	b	422ff8 <ferror@plt+0x212b8>
  4230a4:	lsr	w3, w2, #7
  4230a8:	orr	w1, w3, w1, lsl #1
  4230ac:	cmp	w1, #0x1
  4230b0:	b.eq	4230d0 <ferror@plt+0x21390>  // b.none
  4230b4:	cmp	w1, #0x2
  4230b8:	b.eq	4230e0 <ferror@plt+0x213a0>  // b.none
  4230bc:	cbnz	w1, 4230f0 <ferror@plt+0x213b0>
  4230c0:	adrp	x1, 468000 <warn@@Base+0x2ea24>
  4230c4:	and	w2, w2, #0x1f
  4230c8:	add	x1, x1, #0x81b
  4230cc:	b	401980 <sprintf@plt>
  4230d0:	adrp	x1, 468000 <warn@@Base+0x2ea24>
  4230d4:	and	w2, w2, #0x1f
  4230d8:	add	x1, x1, #0x851
  4230dc:	b	4230cc <ferror@plt+0x2138c>
  4230e0:	adrp	x1, 468000 <warn@@Base+0x2ea24>
  4230e4:	and	w2, w2, #0x1f
  4230e8:	add	x1, x1, #0x855
  4230ec:	b	4230cc <ferror@plt+0x2138c>
  4230f0:	ret
  4230f4:	lsr	w2, w1, #5
  4230f8:	cmp	w2, #0x2
  4230fc:	b.eq	42312c <ferror@plt+0x213ec>  // b.none
  423100:	cmp	w2, #0x3
  423104:	b.eq	42313c <ferror@plt+0x213fc>  // b.none
  423108:	cmp	w2, #0x1
  42310c:	and	w2, w1, #0x1f
  423110:	b.eq	423120 <ferror@plt+0x213e0>  // b.none
  423114:	adrp	x1, 468000 <warn@@Base+0x2ea24>
  423118:	add	x1, x1, #0x81b
  42311c:	b	401980 <sprintf@plt>
  423120:	adrp	x1, 468000 <warn@@Base+0x2ea24>
  423124:	add	x1, x1, #0x851
  423128:	b	42311c <ferror@plt+0x213dc>
  42312c:	and	w2, w1, #0x1f
  423130:	adrp	x1, 468000 <warn@@Base+0x2ea24>
  423134:	add	x1, x1, #0x855
  423138:	b	42311c <ferror@plt+0x213dc>
  42313c:	and	x1, x1, #0xf
  423140:	adrp	x2, 468000 <warn@@Base+0x2ea24>
  423144:	add	x2, x2, #0xda8
  423148:	ldr	x1, [x2, x1, lsl #3]
  42314c:	b	401c40 <strcpy@plt>
  423150:	stp	x29, x30, [sp, #-96]!
  423154:	sub	x2, x1, x0
  423158:	cmp	x2, #0x2
  42315c:	mov	x29, sp
  423160:	stp	x19, x20, [sp, #16]
  423164:	mov	x19, x1
  423168:	str	x21, [sp, #32]
  42316c:	str	x0, [sp, #56]
  423170:	b.gt	4231a0 <ferror@plt+0x21460>
  423174:	adrp	x1, 468000 <warn@@Base+0x2ea24>
  423178:	add	x1, x1, #0x859
  42317c:	mov	w2, #0x5                   	// #5
  423180:	mov	x0, #0x0                   	// #0
  423184:	bl	401c70 <dcgettext@plt>
  423188:	bl	401cc0 <printf@plt>
  42318c:	mov	x0, x19
  423190:	ldp	x19, x20, [sp, #16]
  423194:	ldr	x21, [sp, #32]
  423198:	ldp	x29, x30, [sp], #96
  42319c:	ret
  4231a0:	add	x2, x0, #0x1
  4231a4:	str	x2, [sp, #56]
  4231a8:	adrp	x19, 450000 <warn@@Base+0x16a24>
  4231ac:	add	x19, x19, #0x196
  4231b0:	ldrb	w7, [x0]
  4231b4:	add	x0, sp, #0x38
  4231b8:	bl	422d08 <ferror@plt+0x20fc8>
  4231bc:	mov	x20, x0
  4231c0:	add	x0, sp, #0x38
  4231c4:	bl	422d08 <ferror@plt+0x20fc8>
  4231c8:	lsl	x21, x0, #2
  4231cc:	and	w1, w7, #0x7f
  4231d0:	add	x0, sp, #0x48
  4231d4:	tbz	w7, #7, 423200 <ferror@plt+0x214c0>
  4231d8:	bl	4230f4 <ferror@plt+0x213b4>
  4231dc:	adrp	x0, 468000 <warn@@Base+0x2ea24>
  4231e0:	mov	x4, x21
  4231e4:	mov	x3, x20
  4231e8:	add	x2, sp, #0x48
  4231ec:	mov	x1, x19
  4231f0:	add	x0, x0, #0x868
  4231f4:	bl	401cc0 <printf@plt>
  4231f8:	ldr	x19, [sp, #56]
  4231fc:	b	42318c <ferror@plt+0x2144c>
  423200:	bl	4230f4 <ferror@plt+0x213b4>
  423204:	adrp	x0, 468000 <warn@@Base+0x2ea24>
  423208:	mov	x4, x21
  42320c:	mov	x3, x20
  423210:	add	x2, sp, #0x48
  423214:	mov	x1, x19
  423218:	add	x0, x0, #0x893
  42321c:	b	4231f4 <ferror@plt+0x214b4>
  423220:	stp	x29, x30, [sp, #-112]!
  423224:	sub	x2, x1, x0
  423228:	cmp	x2, #0x2
  42322c:	mov	x29, sp
  423230:	stp	x19, x20, [sp, #16]
  423234:	stp	x21, x22, [sp, #32]
  423238:	str	x0, [sp, #56]
  42323c:	b.gt	423270 <ferror@plt+0x21530>
  423240:	mov	x19, x1
  423244:	adrp	x1, 468000 <warn@@Base+0x2ea24>
  423248:	add	x1, x1, #0x8c5
  42324c:	mov	w2, #0x5                   	// #5
  423250:	mov	x0, #0x0                   	// #0
  423254:	bl	401c70 <dcgettext@plt>
  423258:	bl	401cc0 <printf@plt>
  42325c:	mov	x0, x19
  423260:	ldp	x19, x20, [sp, #16]
  423264:	ldp	x21, x22, [sp, #32]
  423268:	ldp	x29, x30, [sp], #112
  42326c:	ret
  423270:	add	x2, x0, #0x1
  423274:	str	x2, [sp, #56]
  423278:	mov	x2, x0
  42327c:	adrp	x19, 440000 <warn@@Base+0x6a24>
  423280:	add	x19, x19, #0x2b7
  423284:	ldrb	w21, [x2], #2
  423288:	str	x2, [sp, #56]
  42328c:	ldrb	w22, [x0, #1]
  423290:	add	x0, sp, #0x38
  423294:	bl	422d08 <ferror@plt+0x20fc8>
  423298:	mov	x20, x0
  42329c:	tst	x21, #0x80
  4232a0:	and	w1, w21, #0x7f
  4232a4:	ccmp	w22, #0x0, #0x0, eq  // eq = none
  4232a8:	b.ne	4232d4 <ferror@plt+0x21594>  // b.any
  4232ac:	add	x0, sp, #0x58
  4232b0:	bl	4230f4 <ferror@plt+0x213b4>
  4232b4:	adrp	x0, 468000 <warn@@Base+0x2ea24>
  4232b8:	add	x3, sp, #0x58
  4232bc:	mov	x2, x20
  4232c0:	mov	x1, x19
  4232c4:	add	x0, x0, #0x8d4
  4232c8:	bl	401cc0 <printf@plt>
  4232cc:	ldr	x19, [sp, #56]
  4232d0:	b	42325c <ferror@plt+0x2151c>
  4232d4:	add	x0, sp, #0x40
  4232d8:	bl	4230f4 <ferror@plt+0x213b4>
  4232dc:	mov	w2, w22
  4232e0:	lsr	w1, w21, #7
  4232e4:	add	x0, sp, #0x58
  4232e8:	bl	4230a4 <ferror@plt+0x21364>
  4232ec:	add	x4, sp, #0x58
  4232f0:	add	x3, sp, #0x40
  4232f4:	mov	x2, x20
  4232f8:	mov	x1, x19
  4232fc:	adrp	x0, 468000 <warn@@Base+0x2ea24>
  423300:	add	x0, x0, #0x8ef
  423304:	bl	401cc0 <printf@plt>
  423308:	b	4232cc <ferror@plt+0x2158c>
  42330c:	stp	x29, x30, [sp, #-96]!
  423310:	sub	x2, x1, x0
  423314:	cmp	x2, #0x3
  423318:	mov	x29, sp
  42331c:	stp	x19, x20, [sp, #16]
  423320:	mov	x19, x1
  423324:	stp	x21, x22, [sp, #32]
  423328:	str	x0, [sp, #56]
  42332c:	b.gt	42335c <ferror@plt+0x2161c>
  423330:	adrp	x1, 468000 <warn@@Base+0x2ea24>
  423334:	add	x1, x1, #0x914
  423338:	mov	w2, #0x5                   	// #5
  42333c:	mov	x0, #0x0                   	// #0
  423340:	bl	401c70 <dcgettext@plt>
  423344:	bl	401cc0 <printf@plt>
  423348:	mov	x0, x19
  42334c:	ldp	x19, x20, [sp, #16]
  423350:	ldp	x21, x22, [sp, #32]
  423354:	ldp	x29, x30, [sp], #96
  423358:	ret
  42335c:	add	x2, x0, #0x1
  423360:	str	x2, [sp, #56]
  423364:	mov	x2, x0
  423368:	adrp	x19, 468000 <warn@@Base+0x2ea24>
  42336c:	add	x19, x19, #0x923
  423370:	ldrb	w8, [x2], #2
  423374:	str	x2, [sp, #56]
  423378:	ldrb	w7, [x0, #1]
  42337c:	add	x0, sp, #0x38
  423380:	bl	422d08 <ferror@plt+0x20fc8>
  423384:	mov	x20, x0
  423388:	add	x0, sp, #0x38
  42338c:	bl	422d08 <ferror@plt+0x20fc8>
  423390:	lsl	x21, x0, #2
  423394:	and	w22, w8, #0x3f
  423398:	and	w1, w7, #0x7f
  42339c:	add	x0, sp, #0x48
  4233a0:	tbz	w8, #7, 4233d0 <ferror@plt+0x21690>
  4233a4:	bl	4230f4 <ferror@plt+0x213b4>
  4233a8:	adrp	x0, 468000 <warn@@Base+0x2ea24>
  4233ac:	mov	x5, x21
  4233b0:	add	x4, sp, #0x48
  4233b4:	mov	x3, x20
  4233b8:	mov	w2, w22
  4233bc:	mov	x1, x19
  4233c0:	add	x0, x0, #0x926
  4233c4:	bl	401cc0 <printf@plt>
  4233c8:	ldr	x19, [sp, #56]
  4233cc:	b	423348 <ferror@plt+0x21608>
  4233d0:	bl	4230f4 <ferror@plt+0x213b4>
  4233d4:	adrp	x0, 468000 <warn@@Base+0x2ea24>
  4233d8:	mov	x5, x21
  4233dc:	add	x4, sp, #0x48
  4233e0:	mov	x3, x20
  4233e4:	mov	w2, w22
  4233e8:	mov	x1, x19
  4233ec:	add	x0, x0, #0x95a
  4233f0:	b	4233c4 <ferror@plt+0x21684>
  4233f4:	stp	x29, x30, [sp, #-128]!
  4233f8:	sub	x2, x1, x0
  4233fc:	cmp	x2, #0x3
  423400:	mov	x29, sp
  423404:	stp	x19, x20, [sp, #16]
  423408:	stp	x21, x22, [sp, #32]
  42340c:	str	x23, [sp, #48]
  423410:	str	x0, [sp, #72]
  423414:	b.gt	42344c <ferror@plt+0x2170c>
  423418:	mov	x19, x1
  42341c:	adrp	x1, 468000 <warn@@Base+0x2ea24>
  423420:	add	x1, x1, #0x995
  423424:	mov	w2, #0x5                   	// #5
  423428:	mov	x0, #0x0                   	// #0
  42342c:	bl	401c70 <dcgettext@plt>
  423430:	bl	401cc0 <printf@plt>
  423434:	mov	x0, x19
  423438:	ldp	x19, x20, [sp, #16]
  42343c:	ldp	x21, x22, [sp, #32]
  423440:	ldr	x23, [sp, #48]
  423444:	ldp	x29, x30, [sp], #128
  423448:	ret
  42344c:	add	x2, x0, #0x1
  423450:	str	x2, [sp, #72]
  423454:	mov	x2, x0
  423458:	adrp	x19, 468000 <warn@@Base+0x2ea24>
  42345c:	add	x19, x19, #0x9a4
  423460:	ldrb	w20, [x2], #2
  423464:	str	x2, [sp, #72]
  423468:	add	x2, x0, #0x3
  42346c:	and	w20, w20, #0x3f
  423470:	ldrb	w22, [x0, #1]
  423474:	str	x2, [sp, #72]
  423478:	ldrb	w23, [x0, #2]
  42347c:	add	x0, sp, #0x48
  423480:	bl	422d08 <ferror@plt+0x20fc8>
  423484:	mov	x21, x0
  423488:	tst	x22, #0x80
  42348c:	and	w1, w22, #0x7f
  423490:	ccmp	w23, #0x0, #0x0, eq  // eq = none
  423494:	b.ne	4234c4 <ferror@plt+0x21784>  // b.any
  423498:	add	x0, sp, #0x68
  42349c:	bl	4230f4 <ferror@plt+0x213b4>
  4234a0:	adrp	x0, 468000 <warn@@Base+0x2ea24>
  4234a4:	add	x4, sp, #0x68
  4234a8:	mov	x3, x21
  4234ac:	mov	w2, w20
  4234b0:	mov	x1, x19
  4234b4:	add	x0, x0, #0x9a7
  4234b8:	bl	401cc0 <printf@plt>
  4234bc:	ldr	x19, [sp, #72]
  4234c0:	b	423434 <ferror@plt+0x216f4>
  4234c4:	add	x0, sp, #0x50
  4234c8:	bl	4230f4 <ferror@plt+0x213b4>
  4234cc:	mov	w2, w23
  4234d0:	lsr	w1, w22, #7
  4234d4:	add	x0, sp, #0x68
  4234d8:	bl	4230a4 <ferror@plt+0x21364>
  4234dc:	add	x5, sp, #0x68
  4234e0:	add	x4, sp, #0x50
  4234e4:	mov	x3, x21
  4234e8:	mov	w2, w20
  4234ec:	mov	x1, x19
  4234f0:	adrp	x0, 468000 <warn@@Base+0x2ea24>
  4234f4:	add	x0, x0, #0x9cb
  4234f8:	bl	401cc0 <printf@plt>
  4234fc:	b	4234bc <ferror@plt+0x2177c>
  423500:	stp	x29, x30, [sp, #-48]!
  423504:	mov	x29, sp
  423508:	str	x19, [sp, #16]
  42350c:	mov	w19, w1
  423510:	str	x0, [sp, #40]
  423514:	mov	x1, x3
  423518:	tbnz	w19, #4, 423554 <ferror@plt+0x21814>
  42351c:	add	x0, sp, #0x28
  423520:	bl	422d08 <ferror@plt+0x20fc8>
  423524:	mov	x7, x0
  423528:	add	x0, sp, #0x28
  42352c:	bl	422d08 <ferror@plt+0x20fc8>
  423530:	mov	x3, x0
  423534:	adrp	x1, 444000 <warn@@Base+0xaa24>
  423538:	adrp	x0, 468000 <warn@@Base+0x2ea24>
  42353c:	mov	x2, x7
  423540:	add	x1, x1, #0xee8
  423544:	add	x0, x0, #0x731
  423548:	bl	401cc0 <printf@plt>
  42354c:	ldr	x0, [sp, #40]
  423550:	b	4235bc <ferror@plt+0x2187c>
  423554:	ands	w0, w19, #0x7
  423558:	b.ne	423590 <ferror@plt+0x21850>  // b.any
  42355c:	add	x0, sp, #0x28
  423560:	bl	422d08 <ferror@plt+0x20fc8>
  423564:	adrp	x1, 468000 <warn@@Base+0x2ea24>
  423568:	mov	x2, x0
  42356c:	add	x1, x1, #0x9f9
  423570:	tbz	w19, #3, 423584 <ferror@plt+0x21844>
  423574:	adrp	x0, 468000 <warn@@Base+0x2ea24>
  423578:	add	x0, x0, #0x754
  42357c:	bl	401cc0 <printf@plt>
  423580:	b	42354c <ferror@plt+0x2180c>
  423584:	adrp	x0, 468000 <warn@@Base+0x2ea24>
  423588:	add	x0, x0, #0x76f
  42358c:	b	42357c <ferror@plt+0x2183c>
  423590:	sub	w0, w0, #0x1
  423594:	cmp	w0, #0x3
  423598:	b.hi	4235ec <ferror@plt+0x218ac>  // b.pmore
  42359c:	adrp	x2, 468000 <warn@@Base+0x2ea24>
  4235a0:	add	x2, x2, #0xd50
  4235a4:	ldrb	w0, [x2, w0, uxtw]
  4235a8:	adr	x2, 4235b4 <ferror@plt+0x21874>
  4235ac:	add	x0, x2, w0, sxtb #2
  4235b0:	br	x0
  4235b4:	ldr	x0, [sp, #40]
  4235b8:	bl	423150 <ferror@plt+0x21410>
  4235bc:	ldr	x19, [sp, #16]
  4235c0:	ldp	x29, x30, [sp], #48
  4235c4:	ret
  4235c8:	ldr	x0, [sp, #40]
  4235cc:	bl	423220 <ferror@plt+0x214e0>
  4235d0:	b	4235bc <ferror@plt+0x2187c>
  4235d4:	ldr	x0, [sp, #40]
  4235d8:	bl	42330c <ferror@plt+0x215cc>
  4235dc:	b	4235bc <ferror@plt+0x2187c>
  4235e0:	ldr	x0, [sp, #40]
  4235e4:	bl	4233f4 <ferror@plt+0x216b4>
  4235e8:	b	4235bc <ferror@plt+0x2187c>
  4235ec:	mov	w2, #0x5                   	// #5
  4235f0:	adrp	x1, 468000 <warn@@Base+0x2ea24>
  4235f4:	mov	x0, #0x0                   	// #0
  4235f8:	add	x1, x1, #0x9fc
  4235fc:	bl	401c70 <dcgettext@plt>
  423600:	mov	w1, w19
  423604:	bl	401cc0 <printf@plt>
  423608:	b	42354c <ferror@plt+0x2180c>
  42360c:	stp	x29, x30, [sp, #-80]!
  423610:	and	w7, w1, #0xf
  423614:	mov	x29, sp
  423618:	stp	x19, x20, [sp, #16]
  42361c:	mov	w20, w1
  423620:	mov	x19, x3
  423624:	str	x0, [sp, #40]
  423628:	tbnz	w20, #4, 4237b0 <ferror@plt+0x21a70>
  42362c:	mov	x1, x3
  423630:	add	x0, sp, #0x28
  423634:	bl	422d08 <ferror@plt+0x20fc8>
  423638:	mov	x8, x0
  42363c:	sub	w0, w7, #0x1
  423640:	adrp	x7, 450000 <warn@@Base+0x16a24>
  423644:	cmp	w0, #0xe
  423648:	add	x7, x7, #0xe45
  42364c:	b.hi	423668 <ferror@plt+0x21928>  // b.pmore
  423650:	adrp	x1, 468000 <warn@@Base+0x2ea24>
  423654:	add	x1, x1, #0xd54
  423658:	ldrb	w0, [x1, w0, uxtw]
  42365c:	adr	x1, 423668 <ferror@plt+0x21928>
  423660:	add	x0, x1, w0, sxtb #2
  423664:	br	x0
  423668:	add	x0, sp, #0x28
  42366c:	bl	422d08 <ferror@plt+0x20fc8>
  423670:	lsl	x3, x0, #4
  423674:	mov	x2, x8
  423678:	adrp	x0, 468000 <warn@@Base+0x2ea24>
  42367c:	mov	x1, x7
  423680:	add	x0, x0, #0xa11
  423684:	bl	401cc0 <printf@plt>
  423688:	ldr	x19, [sp, #40]
  42368c:	b	4237f0 <ferror@plt+0x21ab0>
  423690:	adrp	x0, 468000 <warn@@Base+0x2ea24>
  423694:	mov	x2, x8
  423698:	mov	x1, x7
  42369c:	add	x0, x0, #0xa32
  4236a0:	bl	401cc0 <printf@plt>
  4236a4:	b	423688 <ferror@plt+0x21948>
  4236a8:	adrp	x0, 468000 <warn@@Base+0x2ea24>
  4236ac:	lsl	x2, x8, #2
  4236b0:	mov	x1, x7
  4236b4:	add	x0, x0, #0xa4a
  4236b8:	b	4236a0 <ferror@plt+0x21960>
  4236bc:	adrp	x2, 468000 <warn@@Base+0x2ea24>
  4236c0:	lsl	x3, x8, #2
  4236c4:	add	x2, x2, #0x817
  4236c8:	mov	x1, x7
  4236cc:	adrp	x0, 468000 <warn@@Base+0x2ea24>
  4236d0:	add	x0, x0, #0xa6d
  4236d4:	b	423684 <ferror@plt+0x21944>
  4236d8:	adrp	x2, 46e000 <warn@@Base+0x34a24>
  4236dc:	mov	x3, x8
  4236e0:	add	x2, x2, #0x86b
  4236e4:	mov	x1, x7
  4236e8:	adrp	x0, 468000 <warn@@Base+0x2ea24>
  4236ec:	add	x0, x0, #0xa88
  4236f0:	b	423684 <ferror@plt+0x21944>
  4236f4:	adrp	x2, 46e000 <warn@@Base+0x34a24>
  4236f8:	lsl	x3, x8, #2
  4236fc:	add	x2, x2, #0x86b
  423700:	mov	x1, x7
  423704:	adrp	x0, 468000 <warn@@Base+0x2ea24>
  423708:	add	x0, x0, #0xa9c
  42370c:	b	423684 <ferror@plt+0x21944>
  423710:	adrp	x2, 468000 <warn@@Base+0x2ea24>
  423714:	mov	x3, x8
  423718:	add	x2, x2, #0x813
  42371c:	b	4236e4 <ferror@plt+0x219a4>
  423720:	adrp	x2, 468000 <warn@@Base+0x2ea24>
  423724:	lsl	x3, x8, #2
  423728:	add	x2, x2, #0x813
  42372c:	b	423700 <ferror@plt+0x219c0>
  423730:	adrp	x2, 43d000 <warn@@Base+0x3a24>
  423734:	mov	x3, x8
  423738:	add	x2, x2, #0xfc8
  42373c:	b	4236e4 <ferror@plt+0x219a4>
  423740:	adrp	x2, 43d000 <warn@@Base+0x3a24>
  423744:	lsl	x3, x8, #2
  423748:	add	x2, x2, #0xfc8
  42374c:	b	423700 <ferror@plt+0x219c0>
  423750:	adrp	x2, 468000 <warn@@Base+0x2ea24>
  423754:	mov	x3, x8
  423758:	add	x2, x2, #0xd15
  42375c:	b	4236e4 <ferror@plt+0x219a4>
  423760:	adrp	x2, 468000 <warn@@Base+0x2ea24>
  423764:	lsl	x3, x8, #2
  423768:	add	x2, x2, #0xd15
  42376c:	b	423700 <ferror@plt+0x219c0>
  423770:	adrp	x2, 468000 <warn@@Base+0x2ea24>
  423774:	mov	x3, x8
  423778:	add	x2, x2, #0xd05
  42377c:	b	4236e4 <ferror@plt+0x219a4>
  423780:	adrp	x2, 468000 <warn@@Base+0x2ea24>
  423784:	lsl	x3, x8, #2
  423788:	add	x2, x2, #0xd05
  42378c:	b	423700 <ferror@plt+0x219c0>
  423790:	adrp	x2, 468000 <warn@@Base+0x2ea24>
  423794:	mov	x3, x8
  423798:	add	x2, x2, #0xd0d
  42379c:	b	4236e4 <ferror@plt+0x219a4>
  4237a0:	adrp	x2, 468000 <warn@@Base+0x2ea24>
  4237a4:	lsl	x3, x8, #2
  4237a8:	add	x2, x2, #0xd0d
  4237ac:	b	423700 <ferror@plt+0x219c0>
  4237b0:	adrp	x0, 468000 <warn@@Base+0x2ea24>
  4237b4:	add	x0, x0, #0xd64
  4237b8:	ldrh	w0, [x0, w7, uxtw #1]
  4237bc:	adr	x1, 4237c8 <ferror@plt+0x21a88>
  4237c0:	add	x0, x1, w0, sxth #2
  4237c4:	br	x0
  4237c8:	ldr	x0, [sp, #40]
  4237cc:	sub	x1, x3, x0
  4237d0:	cmp	x1, #0x1
  4237d4:	b.gt	423800 <ferror@plt+0x21ac0>
  4237d8:	adrp	x1, 468000 <warn@@Base+0x2ea24>
  4237dc:	add	x1, x1, #0xabe
  4237e0:	mov	w2, #0x5                   	// #5
  4237e4:	mov	x0, #0x0                   	// #0
  4237e8:	bl	401c70 <dcgettext@plt>
  4237ec:	bl	401cc0 <printf@plt>
  4237f0:	mov	x0, x19
  4237f4:	ldp	x19, x20, [sp, #16]
  4237f8:	ldp	x29, x30, [sp], #80
  4237fc:	ret
  423800:	add	x1, x0, #0x1
  423804:	str	x1, [sp, #40]
  423808:	mov	x1, x3
  42380c:	ldrb	w20, [x0]
  423810:	add	x0, sp, #0x28
  423814:	bl	422d08 <ferror@plt+0x20fc8>
  423818:	mov	x3, x0
  42381c:	sub	w2, w20, #0x1
  423820:	cmp	w2, #0x12
  423824:	b.hi	423a94 <ferror@plt+0x21d54>  // b.pmore
  423828:	adrp	x0, 468000 <warn@@Base+0x2ea24>
  42382c:	adrp	x1, 456000 <warn@@Base+0x1ca24>
  423830:	add	x0, x0, #0xd84
  423834:	add	x1, x1, #0x124
  423838:	ldrb	w0, [x0, w2, uxtw]
  42383c:	adr	x2, 423848 <ferror@plt+0x21b08>
  423840:	add	x0, x2, w0, sxtb #2
  423844:	br	x0
  423848:	adrp	x2, 46e000 <warn@@Base+0x34a24>
  42384c:	lsl	x3, x3, #2
  423850:	add	x2, x2, #0x86b
  423854:	b	4236cc <ferror@plt+0x2198c>
  423858:	adrp	x2, 468000 <warn@@Base+0x2ea24>
  42385c:	lsl	x3, x3, #2
  423860:	add	x2, x2, #0x813
  423864:	b	4236cc <ferror@plt+0x2198c>
  423868:	adrp	x2, 43d000 <warn@@Base+0x3a24>
  42386c:	lsl	x3, x3, #2
  423870:	add	x2, x2, #0xfc8
  423874:	b	4236cc <ferror@plt+0x2198c>
  423878:	adrp	x2, 468000 <warn@@Base+0x2ea24>
  42387c:	lsl	x3, x3, #2
  423880:	add	x2, x2, #0xd15
  423884:	b	4236cc <ferror@plt+0x2198c>
  423888:	adrp	x2, 468000 <warn@@Base+0x2ea24>
  42388c:	lsl	x3, x3, #2
  423890:	add	x2, x2, #0xd05
  423894:	b	4236cc <ferror@plt+0x2198c>
  423898:	adrp	x2, 468000 <warn@@Base+0x2ea24>
  42389c:	lsl	x3, x3, #2
  4238a0:	add	x2, x2, #0xd0d
  4238a4:	b	4236cc <ferror@plt+0x2198c>
  4238a8:	adrp	x2, 468000 <warn@@Base+0x2ea24>
  4238ac:	add	x2, x2, #0xcea
  4238b0:	b	4236e8 <ferror@plt+0x219a8>
  4238b4:	adrp	x2, 468000 <warn@@Base+0x2ea24>
  4238b8:	lsl	x3, x3, #2
  4238bc:	add	x2, x2, #0xcea
  4238c0:	b	423704 <ferror@plt+0x219c4>
  4238c4:	adrp	x2, 468000 <warn@@Base+0x2ea24>
  4238c8:	lsl	x3, x3, #2
  4238cc:	add	x2, x2, #0xcea
  4238d0:	b	4236cc <ferror@plt+0x2198c>
  4238d4:	adrp	x2, 468000 <warn@@Base+0x2ea24>
  4238d8:	add	x2, x2, #0xcf1
  4238dc:	b	4236e8 <ferror@plt+0x219a8>
  4238e0:	adrp	x2, 468000 <warn@@Base+0x2ea24>
  4238e4:	lsl	x3, x3, #2
  4238e8:	add	x2, x2, #0xcf1
  4238ec:	b	423704 <ferror@plt+0x219c4>
  4238f0:	adrp	x2, 468000 <warn@@Base+0x2ea24>
  4238f4:	lsl	x3, x3, #2
  4238f8:	add	x2, x2, #0xcf1
  4238fc:	b	4236cc <ferror@plt+0x2198c>
  423900:	adrp	x2, 468000 <warn@@Base+0x2ea24>
  423904:	add	x2, x2, #0xcfd
  423908:	b	4236e8 <ferror@plt+0x219a8>
  42390c:	adrp	x2, 468000 <warn@@Base+0x2ea24>
  423910:	lsl	x3, x3, #2
  423914:	add	x2, x2, #0xcfd
  423918:	b	423704 <ferror@plt+0x219c4>
  42391c:	adrp	x2, 468000 <warn@@Base+0x2ea24>
  423920:	lsl	x3, x3, #2
  423924:	add	x2, x2, #0xcfd
  423928:	b	4236cc <ferror@plt+0x2198c>
  42392c:	adrp	x0, 468000 <warn@@Base+0x2ea24>
  423930:	mov	x2, x3
  423934:	add	x0, x0, #0xacd
  423938:	b	4236a0 <ferror@plt+0x21960>
  42393c:	adrp	x0, 468000 <warn@@Base+0x2ea24>
  423940:	lsl	x2, x3, #2
  423944:	add	x0, x0, #0xae9
  423948:	b	4236a0 <ferror@plt+0x21960>
  42394c:	adrp	x0, 468000 <warn@@Base+0x2ea24>
  423950:	lsl	x2, x3, #2
  423954:	add	x0, x0, #0xb10
  423958:	b	4236a0 <ferror@plt+0x21960>
  42395c:	adrp	x0, 468000 <warn@@Base+0x2ea24>
  423960:	mov	x2, x3
  423964:	add	x0, x0, #0xb30
  423968:	b	4236a0 <ferror@plt+0x21960>
  42396c:	ldr	x0, [sp, #40]
  423970:	sub	x1, x3, x0
  423974:	cmp	x1, #0x1
  423978:	b.gt	42398c <ferror@plt+0x21c4c>
  42397c:	adrp	x1, 468000 <warn@@Base+0x2ea24>
  423980:	mov	w2, #0x5                   	// #5
  423984:	add	x1, x1, #0xb4d
  423988:	b	4237e4 <ferror@plt+0x21aa4>
  42398c:	mov	x2, x0
  423990:	add	x1, x0, #0x1
  423994:	str	x1, [sp, #40]
  423998:	ldrb	w1, [x2], #2
  42399c:	str	x2, [sp, #40]
  4239a0:	and	w1, w1, #0xf
  4239a4:	ldrb	w6, [x0, #1]
  4239a8:	add	x0, sp, #0x38
  4239ac:	bl	422c44 <ferror@plt+0x20f04>
  4239b0:	and	w3, w6, #0x7f
  4239b4:	adrp	x1, 468000 <warn@@Base+0x2ea24>
  4239b8:	adrp	x0, 468000 <warn@@Base+0x2ea24>
  4239bc:	add	x2, sp, #0x38
  4239c0:	add	x1, x1, #0xb5c
  4239c4:	add	x0, x0, #0xb5f
  4239c8:	bl	401cc0 <printf@plt>
  4239cc:	b	423688 <ferror@plt+0x21948>
  4239d0:	ldr	x0, [sp, #40]
  4239d4:	sub	x1, x3, x0
  4239d8:	cmp	x1, #0x1
  4239dc:	b.gt	4239f0 <ferror@plt+0x21cb0>
  4239e0:	adrp	x1, 468000 <warn@@Base+0x2ea24>
  4239e4:	mov	w2, #0x5                   	// #5
  4239e8:	add	x1, x1, #0xb7b
  4239ec:	b	4237e4 <ferror@plt+0x21aa4>
  4239f0:	add	x1, x0, #0x1
  4239f4:	str	x1, [sp, #40]
  4239f8:	mov	x1, x0
  4239fc:	ldrb	w2, [x1], #2
  423a00:	str	x1, [sp, #40]
  423a04:	cmp	w2, #0x2
  423a08:	ldrb	w19, [x0, #1]
  423a0c:	b.hi	423a38 <ferror@plt+0x21cf8>  // b.pmore
  423a10:	adrp	x0, 468000 <warn@@Base+0x2ea24>
  423a14:	add	x0, x0, #0xda8
  423a18:	add	x0, x0, #0x80
  423a1c:	ldr	x2, [x0, w2, sxtw #3]
  423a20:	adrp	x1, 44c000 <warn@@Base+0x12a24>
  423a24:	adrp	x0, 468000 <warn@@Base+0x2ea24>
  423a28:	mov	w3, w19
  423a2c:	add	x1, x1, #0xf5c
  423a30:	add	x0, x0, #0xb8b
  423a34:	b	4239c8 <ferror@plt+0x21c88>
  423a38:	add	x0, sp, #0x38
  423a3c:	adrp	x1, 43f000 <warn@@Base+0x5a24>
  423a40:	add	x1, x1, #0x8f
  423a44:	bl	401980 <sprintf@plt>
  423a48:	add	x2, sp, #0x38
  423a4c:	b	423a20 <ferror@plt+0x21ce0>
  423a50:	ldr	x0, [sp, #40]
  423a54:	mov	x1, x3
  423a58:	bl	423150 <ferror@plt+0x21410>
  423a5c:	mov	x19, x0
  423a60:	b	4237f0 <ferror@plt+0x21ab0>
  423a64:	ldr	x0, [sp, #40]
  423a68:	mov	x1, x3
  423a6c:	bl	423220 <ferror@plt+0x214e0>
  423a70:	b	423a5c <ferror@plt+0x21d1c>
  423a74:	ldr	x0, [sp, #40]
  423a78:	mov	x1, x3
  423a7c:	bl	42330c <ferror@plt+0x215cc>
  423a80:	b	423a5c <ferror@plt+0x21d1c>
  423a84:	ldr	x0, [sp, #40]
  423a88:	mov	x1, x3
  423a8c:	bl	4233f4 <ferror@plt+0x216b4>
  423a90:	b	423a5c <ferror@plt+0x21d1c>
  423a94:	mov	w2, #0x5                   	// #5
  423a98:	adrp	x1, 468000 <warn@@Base+0x2ea24>
  423a9c:	mov	x0, #0x0                   	// #0
  423aa0:	add	x1, x1, #0x9fc
  423aa4:	bl	401c70 <dcgettext@plt>
  423aa8:	mov	w1, w20
  423aac:	bl	401cc0 <printf@plt>
  423ab0:	b	423688 <ferror@plt+0x21948>
  423ab4:	stp	x29, x30, [sp, #-304]!
  423ab8:	mov	x29, sp
  423abc:	stp	x19, x20, [sp, #16]
  423ac0:	mov	w20, w1
  423ac4:	mov	x19, x2
  423ac8:	stp	x21, x22, [sp, #32]
  423acc:	mov	x21, x0
  423ad0:	stp	x23, x24, [sp, #48]
  423ad4:	str	x25, [sp, #64]
  423ad8:	tbnz	w20, #3, 423c20 <ferror@plt+0x21ee0>
  423adc:	sub	x0, x2, x0
  423ae0:	cmp	x0, #0x0
  423ae4:	b.gt	423b04 <ferror@plt+0x21dc4>
  423ae8:	adrp	x1, 468000 <warn@@Base+0x2ea24>
  423aec:	add	x1, x1, #0xbae
  423af0:	mov	w2, #0x5                   	// #5
  423af4:	mov	x0, #0x0                   	// #0
  423af8:	bl	401c70 <dcgettext@plt>
  423afc:	bl	401cc0 <printf@plt>
  423b00:	b	423b54 <ferror@plt+0x21e14>
  423b04:	mov	x19, x21
  423b08:	ubfiz	w20, w1, #1, #3
  423b0c:	ldrb	w3, [x19], #1
  423b10:	orr	w20, w20, w3, lsr #7
  423b14:	and	w3, w3, #0x7f
  423b18:	cmp	w20, #0xb
  423b1c:	b.hi	423c00 <ferror@plt+0x21ec0>  // b.pmore
  423b20:	adrp	x0, 468000 <warn@@Base+0x2ea24>
  423b24:	adrp	x1, 450000 <warn@@Base+0x16a24>
  423b28:	add	x0, x0, #0xd98
  423b2c:	add	x1, x1, #0x9c0
  423b30:	ldrb	w0, [x0, w20, uxtw]
  423b34:	adr	x2, 423b40 <ferror@plt+0x21e00>
  423b38:	add	x0, x2, w0, sxtb #2
  423b3c:	br	x0
  423b40:	adrp	x2, 468000 <warn@@Base+0x2ea24>
  423b44:	add	x2, x2, #0x817
  423b48:	adrp	x0, 468000 <warn@@Base+0x2ea24>
  423b4c:	add	x0, x0, #0xbbd
  423b50:	bl	401cc0 <printf@plt>
  423b54:	mov	x0, x19
  423b58:	ldp	x19, x20, [sp, #16]
  423b5c:	ldp	x21, x22, [sp, #32]
  423b60:	ldp	x23, x24, [sp, #48]
  423b64:	ldr	x25, [sp, #64]
  423b68:	ldp	x29, x30, [sp], #304
  423b6c:	ret
  423b70:	adrp	x2, 46e000 <warn@@Base+0x34a24>
  423b74:	add	x2, x2, #0x86b
  423b78:	b	423b48 <ferror@plt+0x21e08>
  423b7c:	adrp	x2, 468000 <warn@@Base+0x2ea24>
  423b80:	add	x2, x2, #0x813
  423b84:	b	423b48 <ferror@plt+0x21e08>
  423b88:	adrp	x2, 43d000 <warn@@Base+0x3a24>
  423b8c:	add	x2, x2, #0xfc8
  423b90:	b	423b48 <ferror@plt+0x21e08>
  423b94:	adrp	x2, 468000 <warn@@Base+0x2ea24>
  423b98:	add	x2, x2, #0xd05
  423b9c:	b	423b48 <ferror@plt+0x21e08>
  423ba0:	adrp	x2, 468000 <warn@@Base+0x2ea24>
  423ba4:	add	x2, x2, #0xd15
  423ba8:	b	423b48 <ferror@plt+0x21e08>
  423bac:	adrp	x0, 468000 <warn@@Base+0x2ea24>
  423bb0:	mov	w2, w3
  423bb4:	add	x0, x0, #0xbd1
  423bb8:	bl	401cc0 <printf@plt>
  423bbc:	b	423b54 <ferror@plt+0x21e14>
  423bc0:	adrp	x2, 468000 <warn@@Base+0x2ea24>
  423bc4:	add	x2, x2, #0xcfd
  423bc8:	b	423b48 <ferror@plt+0x21e08>
  423bcc:	adrp	x2, 468000 <warn@@Base+0x2ea24>
  423bd0:	add	x2, x2, #0xcea
  423bd4:	b	423b48 <ferror@plt+0x21e08>
  423bd8:	adrp	x2, 468000 <warn@@Base+0x2ea24>
  423bdc:	add	x2, x2, #0xcf1
  423be0:	b	423b48 <ferror@plt+0x21e08>
  423be4:	adrp	x2, 468000 <warn@@Base+0x2ea24>
  423be8:	add	x2, x2, #0xd0d
  423bec:	b	423b48 <ferror@plt+0x21e08>
  423bf0:	adrp	x0, 468000 <warn@@Base+0x2ea24>
  423bf4:	mov	w2, w3
  423bf8:	add	x0, x0, #0xbe5
  423bfc:	b	423bb8 <ferror@plt+0x21e78>
  423c00:	mov	w2, #0x5                   	// #5
  423c04:	adrp	x1, 468000 <warn@@Base+0x2ea24>
  423c08:	mov	x0, #0x0                   	// #0
  423c0c:	add	x1, x1, #0x9fc
  423c10:	bl	401c70 <dcgettext@plt>
  423c14:	mov	w1, w20
  423c18:	bl	401cc0 <printf@plt>
  423c1c:	b	423b54 <ferror@plt+0x21e14>
  423c20:	ands	w0, w1, #0x7
  423c24:	b.ne	423cfc <ferror@plt+0x21fbc>  // b.any
  423c28:	adrp	x22, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  423c2c:	ldr	x0, [x22, #1688]
  423c30:	lsr	x20, x0, #2
  423c34:	add	x0, x21, x0, lsr #2
  423c38:	cmp	x2, x0
  423c3c:	b.cs	423c68 <ferror@plt+0x21f28>  // b.hs, b.nlast
  423c40:	mov	w2, #0x5                   	// #5
  423c44:	adrp	x1, 468000 <warn@@Base+0x2ea24>
  423c48:	mov	x0, #0x0                   	// #0
  423c4c:	add	x1, x1, #0xbfe
  423c50:	bl	401c70 <dcgettext@plt>
  423c54:	sub	x2, x19, x21
  423c58:	mov	x1, x20
  423c5c:	bl	401cc0 <printf@plt>
  423c60:	mov	x19, x21
  423c64:	b	423b54 <ferror@plt+0x21e14>
  423c68:	mov	x19, x21
  423c6c:	mov	x24, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  423c70:	adrp	x21, 468000 <warn@@Base+0x2ea24>
  423c74:	add	x21, x21, #0xc46
  423c78:	mov	x20, #0x0                   	// #0
  423c7c:	mov	w23, #0x0                   	// #0
  423c80:	movk	x24, #0xaaab
  423c84:	mov	x25, #0x5555555555555555    	// #6148914691236517205
  423c88:	adrp	x1, 450000 <warn@@Base+0x16a24>
  423c8c:	adrp	x0, 468000 <warn@@Base+0x2ea24>
  423c90:	add	x1, x1, #0xe0f
  423c94:	add	x0, x0, #0xc2f
  423c98:	bl	401cc0 <printf@plt>
  423c9c:	ldr	x0, [x22, #1688]
  423ca0:	cmp	x20, x0
  423ca4:	b.cc	423cb8 <ferror@plt+0x21f78>  // b.lo, b.ul, b.last
  423ca8:	adrp	x0, 468000 <warn@@Base+0x2ea24>
  423cac:	add	x0, x0, #0xc4b
  423cb0:	bl	401b70 <puts@plt>
  423cb4:	b	423b54 <ferror@plt+0x21e14>
  423cb8:	tst	x20, #0x3
  423cbc:	b.ne	423cc4 <ferror@plt+0x21f84>  // b.any
  423cc0:	ldrb	w23, [x19], #1
  423cc4:	cbz	x20, 423cdc <ferror@plt+0x21f9c>
  423cc8:	mul	x0, x20, x24
  423ccc:	cmp	x0, x25
  423cd0:	b.hi	423cdc <ferror@plt+0x21f9c>  // b.pmore
  423cd4:	mov	w0, #0x2c                  	// #44
  423cd8:	bl	401cf0 <putchar@plt>
  423cdc:	mvn	w0, w20
  423ce0:	add	x20, x20, #0x1
  423ce4:	ubfiz	w0, w0, #1, #2
  423ce8:	asr	w0, w23, w0
  423cec:	and	x0, x0, #0x3
  423cf0:	ldrb	w0, [x21, x0]
  423cf4:	bl	401cf0 <putchar@plt>
  423cf8:	b	423c9c <ferror@plt+0x21f5c>
  423cfc:	cmp	w0, #0x1
  423d00:	b.ne	423d74 <ferror@plt+0x22034>  // b.any
  423d04:	sub	x0, x2, x21
  423d08:	cmp	x0, #0x2
  423d0c:	b.gt	423d20 <ferror@plt+0x21fe0>
  423d10:	adrp	x1, 468000 <warn@@Base+0x2ea24>
  423d14:	mov	w2, #0x5                   	// #5
  423d18:	add	x1, x1, #0xc4e
  423d1c:	b	423af4 <ferror@plt+0x21db4>
  423d20:	mov	x19, x21
  423d24:	ldurh	w0, [x21, #1]
  423d28:	rev16	w0, w0
  423d2c:	ldrb	w1, [x19], #3
  423d30:	and	x0, x0, #0xffff
  423d34:	ubfiz	x6, x1, #16, #4
  423d38:	ubfx	x1, x1, #4, #32
  423d3c:	orr	x6, x6, x0
  423d40:	add	x0, sp, #0x50
  423d44:	bl	422c44 <ferror@plt+0x20f04>
  423d48:	mov	w1, w6
  423d4c:	add	x0, sp, #0x68
  423d50:	bl	422c90 <ferror@plt+0x20f50>
  423d54:	add	x3, sp, #0x68
  423d58:	add	x2, sp, #0x50
  423d5c:	adrp	x1, 450000 <warn@@Base+0x16a24>
  423d60:	adrp	x0, 468000 <warn@@Base+0x2ea24>
  423d64:	add	x1, x1, #0xe21
  423d68:	add	x0, x0, #0xc5d
  423d6c:	bl	401cc0 <printf@plt>
  423d70:	b	423b54 <ferror@plt+0x21e14>
  423d74:	mov	w2, #0x5                   	// #5
  423d78:	adrp	x1, 468000 <warn@@Base+0x2ea24>
  423d7c:	mov	x0, #0x0                   	// #0
  423d80:	add	x1, x1, #0x9fc
  423d84:	bl	401c70 <dcgettext@plt>
  423d88:	mov	w1, w20
  423d8c:	bl	401cc0 <printf@plt>
  423d90:	b	423c60 <ferror@plt+0x21f20>
  423d94:	stp	x29, x30, [sp, #-64]!
  423d98:	mov	w2, w1
  423d9c:	mov	x29, sp
  423da0:	str	x19, [sp, #16]
  423da4:	mov	x19, x3
  423da8:	tbnz	w2, #4, 423e1c <ferror@plt+0x220dc>
  423dac:	mov	x4, x0
  423db0:	sub	x0, x3, x0
  423db4:	cmp	x0, #0x0
  423db8:	b.gt	423de4 <ferror@plt+0x220a4>
  423dbc:	adrp	x1, 468000 <warn@@Base+0x2ea24>
  423dc0:	add	x1, x1, #0xc84
  423dc4:	mov	w2, #0x5                   	// #5
  423dc8:	mov	x0, #0x0                   	// #0
  423dcc:	bl	401c70 <dcgettext@plt>
  423dd0:	bl	401cc0 <printf@plt>
  423dd4:	mov	x0, x19
  423dd8:	ldr	x19, [sp, #16]
  423ddc:	ldp	x29, x30, [sp], #64
  423de0:	ret
  423de4:	mov	x19, x4
  423de8:	ubfiz	w1, w1, #1, #4
  423dec:	add	x0, sp, #0x28
  423df0:	ldrb	w7, [x19], #1
  423df4:	orr	w1, w1, w7, lsr #7
  423df8:	bl	422bf0 <ferror@plt+0x20eb0>
  423dfc:	and	w3, w7, #0x7f
  423e00:	add	x2, sp, #0x28
  423e04:	adrp	x1, 450000 <warn@@Base+0x16a24>
  423e08:	adrp	x0, 468000 <warn@@Base+0x2ea24>
  423e0c:	add	x1, x1, #0x9ae
  423e10:	add	x0, x0, #0xc93
  423e14:	bl	401cc0 <printf@plt>
  423e18:	b	423dd4 <ferror@plt+0x22094>
  423e1c:	mov	x2, x3
  423e20:	bl	423ab4 <ferror@plt+0x21d74>
  423e24:	mov	x19, x0
  423e28:	b	423dd4 <ferror@plt+0x22094>
  423e2c:	mov	w5, w1
  423e30:	sub	x1, x3, x0
  423e34:	cmp	x1, #0x0
  423e38:	b.le	423e60 <ferror@plt+0x22120>
  423e3c:	ldrb	w1, [x0], #1
  423e40:	adrp	x4, 468000 <warn@@Base+0x2ea24>
  423e44:	add	x4, x4, #0xda8
  423e48:	add	x4, x4, #0x98
  423e4c:	ubfx	x6, x1, #5, #3
  423e50:	add	x5, x6, w5, sxtw #3
  423e54:	ldr	x4, [x4, x5, lsl #3]
  423e58:	mov	x16, x4
  423e5c:	br	x16
  423e60:	stp	x29, x30, [sp, #-32]!
  423e64:	adrp	x1, 468000 <warn@@Base+0x2ea24>
  423e68:	add	x1, x1, #0xcb2
  423e6c:	mov	w2, #0x5                   	// #5
  423e70:	mov	x29, sp
  423e74:	mov	x0, #0x0                   	// #0
  423e78:	str	x19, [sp, #16]
  423e7c:	mov	x19, x3
  423e80:	bl	401c70 <dcgettext@plt>
  423e84:	bl	401cc0 <printf@plt>
  423e88:	mov	x0, x19
  423e8c:	ldr	x19, [sp, #16]
  423e90:	ldp	x29, x30, [sp], #32
  423e94:	ret
  423e98:	and	w0, w0, #0x7
  423e9c:	sub	w0, w0, #0x2
  423ea0:	cmp	w0, #0x2
  423ea4:	b.hi	423eb8 <ferror@plt+0x22178>  // b.pmore
  423ea8:	adrp	x1, 46f000 <warn@@Base+0x35a24>
  423eac:	add	x1, x1, #0xb08
  423eb0:	ldrb	w0, [x1, w0, uxtw]
  423eb4:	ret
  423eb8:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  423ebc:	ldr	w0, [x0, #596]
  423ec0:	b	423eb4 <ferror@plt+0x22174>
  423ec4:	adrp	x2, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  423ec8:	add	x1, x2, #0x6a0
  423ecc:	str	xzr, [x2, #1696]
  423ed0:	mov	x2, #0x100000000           	// #4294967296
  423ed4:	str	x2, [x1, #8]
  423ed8:	mov	x2, #0x1                   	// #1
  423edc:	str	x2, [x1, #16]
  423ee0:	stp	w0, wzr, [x1, #24]
  423ee4:	strh	wzr, [x1, #32]
  423ee8:	str	wzr, [x1, #36]
  423eec:	ret
  423ef0:	adrp	x1, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  423ef4:	add	x1, x1, #0x6a0
  423ef8:	mov	x3, x0
  423efc:	ldr	w4, [x1, #40]
  423f00:	cmn	w4, #0x1
  423f04:	b.eq	423f18 <ferror@plt+0x221d8>  // b.none
  423f08:	ldr	x1, [x1, #48]
  423f0c:	mov	w2, #0x0                   	// #0
  423f10:	cmp	w4, w2
  423f14:	b.ne	423f20 <ferror@plt+0x221e0>  // b.any
  423f18:	mov	x0, #0x0                   	// #0
  423f1c:	ret
  423f20:	mov	x0, x1
  423f24:	add	x1, x1, #0x68
  423f28:	ldur	x5, [x1, #-88]
  423f2c:	cmp	x5, x3
  423f30:	b.eq	423f1c <ferror@plt+0x221dc>  // b.none
  423f34:	add	w2, w2, #0x1
  423f38:	b	423f10 <ferror@plt+0x221d0>
  423f3c:	adrp	x3, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  423f40:	add	x3, x3, #0x6a0
  423f44:	ldr	w2, [x0]
  423f48:	ldr	w1, [x1]
  423f4c:	ldr	x4, [x3, #56]
  423f50:	lsl	x2, x2, #3
  423f54:	lsl	x1, x1, #3
  423f58:	ldr	x5, [x4, x2]
  423f5c:	ldr	x4, [x4, x1]
  423f60:	cmp	x5, x4
  423f64:	cset	w0, hi  // hi = pmore
  423f68:	sbc	w0, w0, wzr
  423f6c:	cbnz	w0, 423f88 <ferror@plt+0x22248>
  423f70:	ldr	x0, [x3, #64]
  423f74:	ldr	x2, [x0, x2]
  423f78:	ldr	x1, [x0, x1]
  423f7c:	cmp	x2, x1
  423f80:	cset	w0, hi  // hi = pmore
  423f84:	sbc	w0, w0, wzr
  423f88:	ret
  423f8c:	ldr	x0, [x0]
  423f90:	ldr	x2, [x0, #32]
  423f94:	ldr	x0, [x1]
  423f98:	ldr	x0, [x0, #32]
  423f9c:	sub	w0, w2, w0
  423fa0:	ret
  423fa4:	ldr	x2, [x0]
  423fa8:	ldr	x1, [x1]
  423fac:	cmp	x2, x1
  423fb0:	cset	w0, hi  // hi = pmore
  423fb4:	sbc	w0, w0, wzr
  423fb8:	ret
  423fbc:	adrp	x2, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  423fc0:	add	x2, x2, #0x6a0
  423fc4:	mov	w1, w0
  423fc8:	ldr	x0, [x2, #72]
  423fcc:	cbz	x0, 423fe0 <ferror@plt+0x222a0>
  423fd0:	ldr	w2, [x2, #80]
  423fd4:	cmp	w2, w1
  423fd8:	b.ls	423fe4 <ferror@plt+0x222a4>  // b.plast
  423fdc:	ldr	x0, [x0, w1, uxtw #3]
  423fe0:	ret
  423fe4:	mov	x0, #0x0                   	// #0
  423fe8:	b	423fe0 <ferror@plt+0x222a0>
  423fec:	stp	x29, x30, [sp, #-32]!
  423ff0:	mov	w2, #0x5                   	// #5
  423ff4:	adrp	x1, 468000 <warn@@Base+0x2ea24>
  423ff8:	mov	x29, sp
  423ffc:	str	x19, [sp, #16]
  424000:	mov	x19, x0
  424004:	add	x1, x1, #0xec0
  424008:	mov	x0, #0x0                   	// #0
  42400c:	bl	401c70 <dcgettext@plt>
  424010:	ldr	x1, [x19, #16]
  424014:	bl	401cc0 <printf@plt>
  424018:	mov	w0, #0x1                   	// #1
  42401c:	ldr	x19, [sp, #16]
  424020:	ldp	x29, x30, [sp], #32
  424024:	ret
  424028:	stp	x29, x30, [sp, #-32]!
  42402c:	mov	x29, sp
  424030:	stp	x19, x20, [sp, #16]
  424034:	mov	w20, w1
  424038:	mov	x19, x0
  42403c:	mov	x0, #0x18                  	// #24
  424040:	bl	43cf40 <warn@@Base+0x3964>
  424044:	adrp	x1, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  424048:	add	x1, x1, #0x6a0
  42404c:	str	w20, [x0]
  424050:	ldr	x2, [x1, #88]
  424054:	stp	x19, x2, [x0, #8]
  424058:	ldp	x19, x20, [sp, #16]
  42405c:	str	x0, [x1, #88]
  424060:	ldp	x29, x30, [sp], #32
  424064:	ret
  424068:	stp	x29, x30, [sp, #-16]!
  42406c:	mov	x29, sp
  424070:	bl	422b94 <ferror@plt+0x20e54>
  424074:	cmp	x0, #0x0
  424078:	cset	w0, ne  // ne = any
  42407c:	ldp	x29, x30, [sp], #16
  424080:	ret
  424084:	stp	x29, x30, [sp, #-48]!
  424088:	mov	x29, sp
  42408c:	stp	x19, x20, [sp, #16]
  424090:	mov	x20, x1
  424094:	ldr	x19, [x0, #32]
  424098:	str	x21, [sp, #32]
  42409c:	ldr	x21, [x0, #48]
  4240a0:	mov	x0, x19
  4240a4:	mov	x1, x21
  4240a8:	bl	401940 <strnlen@plt>
  4240ac:	add	w0, w0, #0x4
  4240b0:	and	w0, w0, #0xfffffffc
  4240b4:	add	w1, w0, #0x4
  4240b8:	cmp	x21, w1, uxtw
  4240bc:	b.cc	4240ec <ferror@plt+0x223ac>  // b.lo, b.ul, b.last
  4240c0:	adrp	x1, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  4240c4:	add	x0, x19, w0, uxtw
  4240c8:	ldr	x2, [x1, #648]
  4240cc:	mov	w1, #0x4                   	// #4
  4240d0:	blr	x2
  4240d4:	str	x0, [x20]
  4240d8:	mov	x0, x19
  4240dc:	ldp	x19, x20, [sp, #16]
  4240e0:	ldr	x21, [sp, #32]
  4240e4:	ldp	x29, x30, [sp], #48
  4240e8:	ret
  4240ec:	mov	x19, #0x0                   	// #0
  4240f0:	b	4240d8 <ferror@plt+0x22398>
  4240f4:	stp	x29, x30, [sp, #-48]!
  4240f8:	mov	x29, sp
  4240fc:	stp	x19, x20, [sp, #16]
  424100:	stp	x21, x22, [sp, #32]
  424104:	mov	x22, x1
  424108:	ldr	x21, [x0, #32]
  42410c:	ldr	x20, [x0, #48]
  424110:	mov	x0, x21
  424114:	mov	x1, x20
  424118:	bl	401940 <strnlen@plt>
  42411c:	add	x19, x0, #0x1
  424120:	cmp	x20, x19
  424124:	b.hi	424140 <ferror@plt+0x22400>  // b.pmore
  424128:	mov	x21, #0x0                   	// #0
  42412c:	mov	x0, x21
  424130:	ldp	x19, x20, [sp, #16]
  424134:	ldp	x21, x22, [sp, #32]
  424138:	ldp	x29, x30, [sp], #48
  42413c:	ret
  424140:	sub	x20, x20, x19
  424144:	cmp	x20, #0x13
  424148:	b.ls	424128 <ferror@plt+0x223e8>  // b.plast
  42414c:	mov	x1, #0x10                  	// #16
  424150:	mov	x0, #0x1                   	// #1
  424154:	bl	401aa0 <calloc@plt>
  424158:	cbz	x0, 424128 <ferror@plt+0x223e8>
  42415c:	add	x19, x21, x19
  424160:	str	x0, [x22]
  424164:	stp	x20, x19, [x0]
  424168:	b	42412c <ferror@plt+0x223ec>
  42416c:	stp	x29, x30, [sp, #-32]!
  424170:	mov	x29, sp
  424174:	stp	x19, x20, [sp, #16]
  424178:	adrp	x19, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  42417c:	add	x19, x19, #0x6a0
  424180:	ldr	x0, [x19, #88]
  424184:	cbnz	x0, 424198 <ferror@plt+0x22458>
  424188:	str	xzr, [x19, #88]
  42418c:	ldp	x19, x20, [sp, #16]
  424190:	ldp	x29, x30, [sp], #32
  424194:	ret
  424198:	ldr	x20, [x0, #16]
  42419c:	bl	401bd0 <free@plt>
  4241a0:	mov	x0, x20
  4241a4:	b	424184 <ferror@plt+0x22444>
  4241a8:	stp	x29, x30, [sp, #-48]!
  4241ac:	mov	x29, sp
  4241b0:	stp	x19, x20, [sp, #16]
  4241b4:	adrp	x19, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  4241b8:	add	x19, x19, #0x6a0
  4241bc:	stp	x21, x22, [sp, #32]
  4241c0:	ldr	x20, [x19, #96]
  4241c4:	cbnz	x20, 4241dc <ferror@plt+0x2249c>
  4241c8:	stp	xzr, xzr, [x19, #96]
  4241cc:	ldp	x19, x20, [sp, #16]
  4241d0:	ldp	x21, x22, [sp, #32]
  4241d4:	ldp	x29, x30, [sp], #48
  4241d8:	ret
  4241dc:	ldr	x0, [x20, #24]
  4241e0:	ldr	x21, [x20, #40]
  4241e4:	cbnz	x0, 4241f8 <ferror@plt+0x224b8>
  4241e8:	mov	x0, x20
  4241ec:	mov	x20, x21
  4241f0:	bl	401bd0 <free@plt>
  4241f4:	b	4241c4 <ferror@plt+0x22484>
  4241f8:	ldr	x22, [x0, #24]
  4241fc:	bl	401bd0 <free@plt>
  424200:	mov	x0, x22
  424204:	b	4241e4 <ferror@plt+0x224a4>
  424208:	stp	x29, x30, [sp, #-80]!
  42420c:	adrp	x4, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  424210:	add	x4, x4, #0x6a0
  424214:	mov	x29, sp
  424218:	stp	x19, x20, [sp, #16]
  42421c:	mov	w20, w2
  424220:	ldr	w2, [x4, #112]
  424224:	mov	x3, x0
  424228:	str	x21, [sp, #32]
  42422c:	add	x19, x4, #0x74
  424230:	mov	x21, x1
  424234:	sbfiz	x0, x2, #6, #32
  424238:	add	w2, w2, #0x1
  42423c:	and	w2, w2, #0xf
  424240:	str	w2, [x4, #112]
  424244:	add	x19, x19, x0
  424248:	cbz	w20, 424290 <ferror@plt+0x22550>
  42424c:	mov	x3, x1
  424250:	mov	x0, x19
  424254:	adrp	x2, 442000 <warn@@Base+0x8a24>
  424258:	mov	x1, #0x40                  	// #64
  42425c:	add	x2, x2, #0x55c
  424260:	bl	4019e0 <snprintf@plt>
  424264:	mov	w2, #0x8                   	// #8
  424268:	cmp	w20, w2
  42426c:	csel	w20, w20, w2, ls  // ls = plast
  424270:	sub	w20, w2, w20
  424274:	lsl	w20, w20, #1
  424278:	add	x19, x19, x20
  42427c:	mov	x0, x19
  424280:	ldp	x19, x20, [sp, #16]
  424284:	ldr	x21, [sp, #32]
  424288:	ldp	x29, x30, [sp], #80
  42428c:	ret
  424290:	adrp	x2, 449000 <warn@@Base+0xfa24>
  424294:	add	x2, x2, #0x72e
  424298:	cbz	x3, 4242c4 <ferror@plt+0x22584>
  42429c:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  4242a0:	add	x0, sp, #0x30
  4242a4:	add	x1, x1, #0xc17
  4242a8:	bl	401980 <sprintf@plt>
  4242ac:	mov	x3, x21
  4242b0:	add	x2, sp, #0x30
  4242b4:	mov	x0, x19
  4242b8:	mov	x1, #0x40                  	// #64
  4242bc:	bl	4019e0 <snprintf@plt>
  4242c0:	b	42427c <ferror@plt+0x2253c>
  4242c4:	add	x0, sp, #0x30
  4242c8:	adrp	x1, 468000 <warn@@Base+0x2ea24>
  4242cc:	add	x1, x1, #0xf03
  4242d0:	bl	401980 <sprintf@plt>
  4242d4:	b	4242ac <ferror@plt+0x2256c>
  4242d8:	mov	w2, #0x0                   	// #0
  4242dc:	b	424208 <ferror@plt+0x224c8>
  4242e0:	stp	x29, x30, [sp, #-48]!
  4242e4:	mov	x6, x1
  4242e8:	mov	x1, x2
  4242ec:	mov	x29, sp
  4242f0:	cmp	w3, #0x0
  4242f4:	stp	x19, x20, [sp, #16]
  4242f8:	mov	x19, #0x22                  	// #34
  4242fc:	mov	x4, #0xa                   	// #10
  424300:	mov	x5, #0x23                  	// #35
  424304:	csel	x4, x4, x19, eq  // eq = none
  424308:	mov	x2, #0x24                  	// #36
  42430c:	adrp	x19, 48a000 <warn@@Base+0x50a24>
  424310:	csel	x5, x5, x2, eq  // eq = none
  424314:	add	x19, x19, #0x120
  424318:	mul	x20, x0, x1
  42431c:	mov	x0, #0x70                  	// #112
  424320:	madd	x0, x5, x0, x19
  424324:	ldr	x0, [x0, #32]
  424328:	str	x21, [sp, #32]
  42432c:	cbnz	x0, 424360 <ferror@plt+0x22620>
  424330:	mov	w2, #0x5                   	// #5
  424334:	cbz	w3, 424350 <ferror@plt+0x22610>
  424338:	adrp	x1, 468000 <warn@@Base+0x2ea24>
  42433c:	add	x1, x1, #0xf08
  424340:	ldp	x19, x20, [sp, #16]
  424344:	ldr	x21, [sp, #32]
  424348:	ldp	x29, x30, [sp], #48
  42434c:	b	401c70 <dcgettext@plt>
  424350:	adrp	x1, 468000 <warn@@Base+0x2ea24>
  424354:	add	x1, x1, #0xf2c
  424358:	mov	x0, #0x0                   	// #0
  42435c:	b	424340 <ferror@plt+0x22600>
  424360:	cbz	x6, 42436c <ferror@plt+0x2262c>
  424364:	ldr	x2, [x6, #56]
  424368:	add	x20, x20, x2
  42436c:	mov	x2, #0x70                  	// #112
  424370:	madd	x5, x5, x2, x19
  424374:	ldr	x5, [x5, #48]
  424378:	cmp	x5, x20
  42437c:	b.hi	4243c4 <ferror@plt+0x22684>  // b.pmore
  424380:	mov	w2, #0x5                   	// #5
  424384:	adrp	x1, 468000 <warn@@Base+0x2ea24>
  424388:	mov	x0, #0x0                   	// #0
  42438c:	add	x1, x1, #0xf4c
  424390:	bl	401c70 <dcgettext@plt>
  424394:	mov	x19, x0
  424398:	mov	x1, x20
  42439c:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  4243a0:	add	x0, x0, #0xe5
  4243a4:	bl	4242d8 <ferror@plt+0x22598>
  4243a8:	mov	x1, x0
  4243ac:	mov	x0, x19
  4243b0:	bl	4395dc <warn@@Base>
  4243b4:	adrp	x1, 468000 <warn@@Base+0x2ea24>
  4243b8:	mov	w2, #0x5                   	// #5
  4243bc:	add	x1, x1, #0xf76
  4243c0:	b	424358 <ferror@plt+0x22618>
  4243c4:	madd	x19, x4, x2, x19
  4243c8:	ldr	x2, [x19, #32]
  4243cc:	cbnz	x2, 4243f0 <ferror@plt+0x226b0>
  4243d0:	mov	w2, #0x5                   	// #5
  4243d4:	cbz	w3, 4243e4 <ferror@plt+0x226a4>
  4243d8:	adrp	x1, 468000 <warn@@Base+0x2ea24>
  4243dc:	add	x1, x1, #0xf90
  4243e0:	b	424358 <ferror@plt+0x22618>
  4243e4:	adrp	x1, 468000 <warn@@Base+0x2ea24>
  4243e8:	add	x1, x1, #0xfac
  4243ec:	b	424358 <ferror@plt+0x22618>
  4243f0:	adrp	x2, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  4243f4:	add	x0, x0, x20
  4243f8:	ldr	x2, [x2, #648]
  4243fc:	blr	x2
  424400:	ldp	x2, x1, [x19, #40]
  424404:	sub	x21, x0, x2
  424408:	cmp	x1, x21
  42440c:	b.hi	424454 <ferror@plt+0x22714>  // b.pmore
  424410:	mov	w2, #0x5                   	// #5
  424414:	adrp	x1, 468000 <warn@@Base+0x2ea24>
  424418:	mov	x0, #0x0                   	// #0
  42441c:	add	x1, x1, #0xfc4
  424420:	bl	401c70 <dcgettext@plt>
  424424:	mov	x19, x0
  424428:	mov	x1, x21
  42442c:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  424430:	add	x0, x0, #0xe5
  424434:	bl	4242d8 <ferror@plt+0x22598>
  424438:	mov	x1, x0
  42443c:	mov	x0, x19
  424440:	bl	4395dc <warn@@Base>
  424444:	adrp	x1, 468000 <warn@@Base+0x2ea24>
  424448:	mov	w2, #0x5                   	// #5
  42444c:	add	x1, x1, #0xff7
  424450:	b	424358 <ferror@plt+0x22618>
  424454:	ldr	x20, [x19, #32]
  424458:	add	x2, x2, x1
  42445c:	sub	x19, x2, x0
  424460:	add	x20, x20, x21
  424464:	mov	x1, x19
  424468:	mov	x0, x20
  42446c:	bl	401940 <strnlen@plt>
  424470:	cmp	x19, x0
  424474:	b.ne	424488 <ferror@plt+0x22748>  // b.any
  424478:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  42447c:	mov	w2, #0x5                   	// #5
  424480:	add	x1, x1, #0x1a
  424484:	b	424358 <ferror@plt+0x22618>
  424488:	mov	x0, x20
  42448c:	ldp	x19, x20, [sp, #16]
  424490:	ldr	x21, [sp, #32]
  424494:	ldp	x29, x30, [sp], #48
  424498:	ret
  42449c:	stp	x29, x30, [sp, #-16]!
  4244a0:	mov	w2, w1
  4244a4:	mov	x1, x0
  4244a8:	mov	x29, sp
  4244ac:	mov	x0, #0x0                   	// #0
  4244b0:	bl	424208 <ferror@plt+0x224c8>
  4244b4:	ldp	x29, x30, [sp], #16
  4244b8:	mov	x1, x0
  4244bc:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  4244c0:	add	x0, x0, #0x791
  4244c4:	b	401cc0 <printf@plt>
  4244c8:	stp	x29, x30, [sp, #-80]!
  4244cc:	mov	x29, sp
  4244d0:	stp	x19, x20, [sp, #16]
  4244d4:	ldr	x19, [x0]
  4244d8:	stp	x21, x22, [sp, #32]
  4244dc:	mov	x21, x0
  4244e0:	mov	w0, w1
  4244e4:	stp	x23, x24, [sp, #48]
  4244e8:	mov	w24, w1
  4244ec:	str	x25, [sp, #64]
  4244f0:	mov	x25, x3
  4244f4:	bl	423e98 <ferror@plt+0x22158>
  4244f8:	add	x23, x19, w0, uxtw
  4244fc:	cmp	x23, x3
  424500:	b.cc	424520 <ferror@plt+0x227e0>  // b.lo, b.ul, b.last
  424504:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  424508:	add	x1, x1, #0x3a
  42450c:	mov	w2, #0x5                   	// #5
  424510:	mov	x0, #0x0                   	// #0
  424514:	bl	401c70 <dcgettext@plt>
  424518:	bl	4395dc <warn@@Base>
  42451c:	b	424548 <ferror@plt+0x22808>
  424520:	mov	w20, w0
  424524:	cmp	w0, #0x8
  424528:	b.ls	424568 <ferror@plt+0x22828>  // b.plast
  42452c:	mov	w2, #0x5                   	// #5
  424530:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  424534:	mov	x0, #0x0                   	// #0
  424538:	add	x1, x1, #0x65
  42453c:	bl	401c70 <dcgettext@plt>
  424540:	mov	w1, w20
  424544:	bl	4395dc <warn@@Base>
  424548:	mov	x0, #0x0                   	// #0
  42454c:	str	x25, [x21]
  424550:	ldp	x19, x20, [sp, #16]
  424554:	ldp	x21, x22, [sp, #32]
  424558:	ldp	x23, x24, [sp, #48]
  42455c:	ldr	x25, [sp, #64]
  424560:	ldp	x29, x30, [sp], #80
  424564:	ret
  424568:	cbnz	w0, 42457c <ferror@plt+0x2283c>
  42456c:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  424570:	mov	w2, #0x5                   	// #5
  424574:	add	x1, x1, #0x8e
  424578:	b	424510 <ferror@plt+0x227d0>
  42457c:	mov	x22, x2
  424580:	tbz	w24, #3, 4245b8 <ferror@plt+0x22878>
  424584:	mov	w1, w0
  424588:	mov	x0, x19
  42458c:	bl	4398f4 <warn@@Base+0x318>
  424590:	and	w24, w24, #0x70
  424594:	cmp	w24, #0x10
  424598:	b.ne	4245b0 <ferror@plt+0x22870>  // b.any
  42459c:	ldr	x1, [x22, #32]
  4245a0:	sub	x19, x19, x1
  4245a4:	ldr	x1, [x22, #40]
  4245a8:	add	x19, x19, x1
  4245ac:	add	x0, x0, x19
  4245b0:	str	x23, [x21]
  4245b4:	b	424550 <ferror@plt+0x22810>
  4245b8:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  4245bc:	mov	w1, w20
  4245c0:	ldr	x2, [x0, #648]
  4245c4:	mov	x0, x19
  4245c8:	blr	x2
  4245cc:	b	424590 <ferror@plt+0x22850>
  4245d0:	stp	x29, x30, [sp, #-96]!
  4245d4:	mov	x29, sp
  4245d8:	stp	x19, x20, [sp, #16]
  4245dc:	add	x20, x1, #0x4
  4245e0:	mov	x19, x2
  4245e4:	stp	x21, x22, [sp, #32]
  4245e8:	cmp	x20, x2
  4245ec:	mov	x22, x1
  4245f0:	stp	x23, x24, [sp, #48]
  4245f4:	mov	x21, x3
  4245f8:	mov	x24, x4
  4245fc:	stp	x25, x26, [sp, #64]
  424600:	mov	x26, x0
  424604:	str	x27, [sp, #80]
  424608:	b.cc	424638 <ferror@plt+0x228f8>  // b.lo, b.ul, b.last
  42460c:	sub	x1, x2, x1
  424610:	cmp	x22, x2
  424614:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  424618:	sub	w0, w1, #0x1
  42461c:	cmp	w0, #0x7
  424620:	b.ls	424640 <ferror@plt+0x22900>  // b.plast
  424624:	str	xzr, [x21]
  424628:	mov	w1, #0x4                   	// #4
  42462c:	mov	x23, x20
  424630:	str	w1, [x21, #36]
  424634:	b	424698 <ferror@plt+0x22958>
  424638:	mov	w1, #0x4                   	// #4
  42463c:	b	424618 <ferror@plt+0x228d8>
  424640:	adrp	x23, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  424644:	mov	x0, x22
  424648:	ldr	x2, [x23, #648]
  42464c:	blr	x2
  424650:	str	x0, [x21]
  424654:	mov	x1, #0xffffffff            	// #4294967295
  424658:	cmp	x0, x1
  42465c:	mov	x0, x23
  424660:	b.ne	424628 <ferror@plt+0x228e8>  // b.any
  424664:	add	x23, x22, #0xc
  424668:	cmp	x23, x19
  42466c:	b.cc	424730 <ferror@plt+0x229f0>  // b.lo, b.ul, b.last
  424670:	sub	x1, x19, x20
  424674:	cmp	x20, x19
  424678:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  42467c:	sub	w2, w1, #0x1
  424680:	cmp	w2, #0x7
  424684:	b.ls	424738 <ferror@plt+0x229f8>  // b.plast
  424688:	str	xzr, [x21]
  42468c:	mov	w0, #0x8                   	// #8
  424690:	mov	w1, #0xc                   	// #12
  424694:	str	w0, [x21, #36]
  424698:	ldr	x0, [x21]
  42469c:	mov	w25, w1
  4246a0:	add	x1, x0, w1, uxtw
  4246a4:	ldr	x0, [x26, #48]
  4246a8:	cmp	x1, x0
  4246ac:	b.ls	4246d8 <ferror@plt+0x22998>  // b.plast
  4246b0:	ldr	x0, [x26, #32]
  4246b4:	ldr	w1, [x21, #36]
  4246b8:	sub	x0, x23, x0
  4246bc:	sub	x1, x0, x1
  4246c0:	mov	x0, x26
  4246c4:	bl	41e708 <ferror@plt+0x1c9c8>
  4246c8:	cbz	w0, 42474c <ferror@plt+0x22a0c>
  4246cc:	sub	x0, x19, x22
  4246d0:	sub	x0, x0, x25
  4246d4:	str	x0, [x21]
  4246d8:	add	x20, x23, #0x2
  4246dc:	cmp	x20, x19
  4246e0:	b.cc	42478c <ferror@plt+0x22a4c>  // b.lo, b.ul, b.last
  4246e4:	sub	x1, x19, x23
  4246e8:	cmp	x23, x19
  4246ec:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  4246f0:	sub	w0, w1, #0x1
  4246f4:	cmp	w0, #0x7
  4246f8:	b.ls	424794 <ferror@plt+0x22a54>  // b.plast
  4246fc:	strh	wzr, [x21, #8]
  424700:	ldrh	w1, [x21, #8]
  424704:	sub	w0, w1, #0x2
  424708:	and	w0, w0, #0xffff
  42470c:	cmp	w0, #0x3
  424710:	b.ls	4247ac <ferror@plt+0x22a6c>  // b.plast
  424714:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  424718:	add	x1, x1, #0x10d
  42471c:	mov	w2, #0x5                   	// #5
  424720:	mov	x0, #0x0                   	// #0
  424724:	bl	401c70 <dcgettext@plt>
  424728:	bl	4395dc <warn@@Base>
  42472c:	b	424768 <ferror@plt+0x22a28>
  424730:	mov	w1, #0x8                   	// #8
  424734:	b	42467c <ferror@plt+0x2293c>
  424738:	ldr	x2, [x0, #648]
  42473c:	mov	x0, x20
  424740:	blr	x2
  424744:	str	x0, [x21]
  424748:	b	42468c <ferror@plt+0x2294c>
  42474c:	mov	w2, #0x5                   	// #5
  424750:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  424754:	mov	x0, #0x0                   	// #0
  424758:	add	x1, x1, #0xb6
  42475c:	bl	401c70 <dcgettext@plt>
  424760:	ldr	x1, [x21]
  424764:	bl	4395dc <warn@@Base>
  424768:	mov	x20, #0x0                   	// #0
  42476c:	mov	x0, x20
  424770:	ldp	x19, x20, [sp, #16]
  424774:	ldp	x21, x22, [sp, #32]
  424778:	ldp	x23, x24, [sp, #48]
  42477c:	ldp	x25, x26, [sp, #64]
  424780:	ldr	x27, [sp, #80]
  424784:	ldp	x29, x30, [sp], #96
  424788:	ret
  42478c:	mov	w1, #0x2                   	// #2
  424790:	b	4246f0 <ferror@plt+0x229b0>
  424794:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  424798:	ldr	x2, [x0, #648]
  42479c:	mov	x0, x23
  4247a0:	blr	x2
  4247a4:	strh	w0, [x21, #8]
  4247a8:	b	424700 <ferror@plt+0x229c0>
  4247ac:	cmp	w1, #0x5
  4247b0:	b.ne	424858 <ferror@plt+0x22b18>  // b.any
  4247b4:	add	x27, x23, #0x3
  4247b8:	cmp	x27, x19
  4247bc:	b.cc	424848 <ferror@plt+0x22b08>  // b.lo, b.ul, b.last
  4247c0:	sub	x1, x19, x20
  4247c4:	cmp	x20, x19
  4247c8:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  4247cc:	sub	w0, w1, #0x1
  4247d0:	cmp	w0, #0x7
  4247d4:	b.hi	4247e8 <ferror@plt+0x22aa8>  // b.pmore
  4247d8:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  4247dc:	ldr	x2, [x0, #648]
  4247e0:	mov	x0, x20
  4247e4:	blr	x2
  4247e8:	add	x20, x23, #0x4
  4247ec:	cmp	x20, x19
  4247f0:	b.cc	424850 <ferror@plt+0x22b10>  // b.lo, b.ul, b.last
  4247f4:	sub	x1, x19, x27
  4247f8:	cmp	x27, x19
  4247fc:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  424800:	sub	w0, w1, #0x1
  424804:	cmp	w0, #0x7
  424808:	b.hi	424858 <ferror@plt+0x22b18>  // b.pmore
  42480c:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  424810:	ldr	x2, [x0, #648]
  424814:	mov	x0, x27
  424818:	blr	x2
  42481c:	ands	w23, w0, #0xff
  424820:	b.eq	424858 <ferror@plt+0x22b18>  // b.none
  424824:	mov	w2, #0x5                   	// #5
  424828:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  42482c:	mov	x0, #0x0                   	// #0
  424830:	add	x1, x1, #0x151
  424834:	bl	401c70 <dcgettext@plt>
  424838:	ldr	x1, [x26, #16]
  42483c:	mov	w2, w23
  424840:	bl	4395dc <warn@@Base>
  424844:	b	424768 <ferror@plt+0x22a28>
  424848:	mov	w1, #0x1                   	// #1
  42484c:	b	4247cc <ferror@plt+0x22a8c>
  424850:	mov	w1, #0x1                   	// #1
  424854:	b	424800 <ferror@plt+0x22ac0>
  424858:	ldr	w23, [x21, #36]
  42485c:	cmp	w23, #0x8
  424860:	b.ls	424894 <ferror@plt+0x22b54>  // b.plast
  424864:	mov	w3, w23
  424868:	mov	w4, #0x5                   	// #5
  42486c:	adrp	x2, 469000 <warn@@Base+0x2fa24>
  424870:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  424874:	add	x2, x2, #0x191
  424878:	add	x1, x1, #0x1da
  42487c:	mov	x0, #0x0                   	// #0
  424880:	bl	401c20 <dcngettext@plt>
  424884:	mov	w1, w23
  424888:	mov	w23, #0x8                   	// #8
  42488c:	mov	w2, #0x8                   	// #8
  424890:	bl	4390e8 <error@@Base>
  424894:	add	x0, x20, w23, uxtw
  424898:	cmp	x19, x0
  42489c:	b.hi	4248ac <ferror@plt+0x22b6c>  // b.pmore
  4248a0:	sub	x23, x19, x20
  4248a4:	cmp	x20, x19
  4248a8:	csel	w23, wzr, w23, cs  // cs = hs, nlast
  4248ac:	sub	w0, w23, #0x1
  4248b0:	cmp	w0, #0x7
  4248b4:	b.ls	42492c <ferror@plt+0x22bec>  // b.plast
  4248b8:	str	xzr, [x21, #16]
  4248bc:	ldr	w0, [x21, #36]
  4248c0:	add	x20, x20, x0
  4248c4:	add	x23, x20, #0x1
  4248c8:	cmp	x23, x19
  4248cc:	b.cc	424948 <ferror@plt+0x22c08>  // b.lo, b.ul, b.last
  4248d0:	subs	x1, x19, x20
  4248d4:	csel	w1, wzr, w1, ls  // ls = plast
  4248d8:	sub	w0, w1, #0x1
  4248dc:	cmp	w0, #0x7
  4248e0:	b.ls	424950 <ferror@plt+0x22c10>  // b.plast
  4248e4:	strb	wzr, [x21, #24]
  4248e8:	ldrh	w0, [x21, #8]
  4248ec:	cmp	w0, #0x3
  4248f0:	b.ls	424a84 <ferror@plt+0x22d44>  // b.plast
  4248f4:	add	x20, x20, #0x2
  4248f8:	cmp	x20, x19
  4248fc:	b.cc	424968 <ferror@plt+0x22c28>  // b.lo, b.ul, b.last
  424900:	sub	x1, x19, x23
  424904:	cmp	x23, x19
  424908:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  42490c:	sub	w0, w1, #0x1
  424910:	cmp	w0, #0x7
  424914:	b.ls	424970 <ferror@plt+0x22c30>  // b.plast
  424918:	strb	wzr, [x21, #25]
  42491c:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  424920:	mov	w2, #0x5                   	// #5
  424924:	add	x1, x1, #0x222
  424928:	b	424720 <ferror@plt+0x229e0>
  42492c:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  424930:	mov	w1, w23
  424934:	ldr	x2, [x0, #648]
  424938:	mov	x0, x20
  42493c:	blr	x2
  424940:	str	x0, [x21, #16]
  424944:	b	4248bc <ferror@plt+0x22b7c>
  424948:	mov	w1, #0x1                   	// #1
  42494c:	b	4248d8 <ferror@plt+0x22b98>
  424950:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  424954:	ldr	x2, [x0, #648]
  424958:	mov	x0, x20
  42495c:	blr	x2
  424960:	strb	w0, [x21, #24]
  424964:	b	4248e8 <ferror@plt+0x22ba8>
  424968:	mov	w1, #0x1                   	// #1
  42496c:	b	42490c <ferror@plt+0x22bcc>
  424970:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  424974:	ldr	x2, [x0, #648]
  424978:	mov	x0, x23
  42497c:	blr	x2
  424980:	and	w0, w0, #0xff
  424984:	strb	w0, [x21, #25]
  424988:	cbz	w0, 42491c <ferror@plt+0x22bdc>
  42498c:	add	x23, x20, #0x1
  424990:	cmp	x23, x19
  424994:	b.cc	424a94 <ferror@plt+0x22d54>  // b.lo, b.ul, b.last
  424998:	sub	x1, x19, x20
  42499c:	cmp	x20, x19
  4249a0:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  4249a4:	sub	w0, w1, #0x1
  4249a8:	cmp	w0, #0x7
  4249ac:	b.ls	424a9c <ferror@plt+0x22d5c>  // b.plast
  4249b0:	strb	wzr, [x21, #26]
  4249b4:	add	x26, x20, #0x2
  4249b8:	cmp	x26, x19
  4249bc:	b.cc	424ab4 <ferror@plt+0x22d74>  // b.lo, b.ul, b.last
  4249c0:	cmp	x23, x19
  4249c4:	b.cs	424abc <ferror@plt+0x22d7c>  // b.hs, b.nlast
  4249c8:	sub	x0, x19, x23
  4249cc:	mov	w1, w0
  4249d0:	cbz	w0, 424abc <ferror@plt+0x22d7c>
  4249d4:	mov	x0, x23
  4249d8:	bl	4398f4 <warn@@Base+0x318>
  4249dc:	str	w0, [x21, #28]
  4249e0:	add	x23, x20, #0x3
  4249e4:	cmp	x23, x19
  4249e8:	b.cc	424ac4 <ferror@plt+0x22d84>  // b.lo, b.ul, b.last
  4249ec:	sub	x1, x19, x26
  4249f0:	cmp	x26, x19
  4249f4:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  4249f8:	sub	w0, w1, #0x1
  4249fc:	cmp	w0, #0x7
  424a00:	b.ls	424acc <ferror@plt+0x22d8c>  // b.plast
  424a04:	strb	wzr, [x21, #32]
  424a08:	add	x20, x20, #0x4
  424a0c:	cmp	x20, x19
  424a10:	b.cc	424ae4 <ferror@plt+0x22da4>  // b.lo, b.ul, b.last
  424a14:	sub	x1, x19, x23
  424a18:	cmp	x23, x19
  424a1c:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  424a20:	sub	w0, w1, #0x1
  424a24:	cmp	w0, #0x7
  424a28:	b.ls	424aec <ferror@plt+0x22dac>  // b.plast
  424a2c:	strb	wzr, [x21, #33]
  424a30:	ldr	x1, [x21]
  424a34:	add	x25, x25, x1
  424a38:	add	x22, x22, x25
  424a3c:	str	x22, [x24]
  424a40:	cmp	x22, x19
  424a44:	b.ls	42476c <ferror@plt+0x22a2c>  // b.plast
  424a48:	mov	w2, #0x5                   	// #5
  424a4c:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  424a50:	mov	x0, #0x0                   	// #0
  424a54:	add	x1, x1, #0x248
  424a58:	bl	401c70 <dcgettext@plt>
  424a5c:	mov	x20, x0
  424a60:	ldr	x1, [x21]
  424a64:	adrp	x0, 446000 <warn@@Base+0xca24>
  424a68:	add	x0, x0, #0x3a2
  424a6c:	bl	4242d8 <ferror@plt+0x22598>
  424a70:	mov	x1, x0
  424a74:	mov	x0, x20
  424a78:	bl	4395dc <warn@@Base>
  424a7c:	str	x19, [x24]
  424a80:	b	424768 <ferror@plt+0x22a28>
  424a84:	mov	w0, #0x1                   	// #1
  424a88:	mov	x20, x23
  424a8c:	strb	w0, [x21, #25]
  424a90:	b	42498c <ferror@plt+0x22c4c>
  424a94:	mov	w1, #0x1                   	// #1
  424a98:	b	4249a4 <ferror@plt+0x22c64>
  424a9c:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  424aa0:	ldr	x2, [x0, #648]
  424aa4:	mov	x0, x20
  424aa8:	blr	x2
  424aac:	strb	w0, [x21, #26]
  424ab0:	b	4249b4 <ferror@plt+0x22c74>
  424ab4:	mov	w1, #0x1                   	// #1
  424ab8:	b	4249d4 <ferror@plt+0x22c94>
  424abc:	str	wzr, [x21, #28]
  424ac0:	b	4249e0 <ferror@plt+0x22ca0>
  424ac4:	mov	w1, #0x1                   	// #1
  424ac8:	b	4249f8 <ferror@plt+0x22cb8>
  424acc:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  424ad0:	ldr	x2, [x0, #648]
  424ad4:	mov	x0, x26
  424ad8:	blr	x2
  424adc:	strb	w0, [x21, #32]
  424ae0:	b	424a08 <ferror@plt+0x22cc8>
  424ae4:	mov	w1, #0x1                   	// #1
  424ae8:	b	424a20 <ferror@plt+0x22ce0>
  424aec:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  424af0:	ldr	x2, [x0, #648]
  424af4:	mov	x0, x23
  424af8:	blr	x2
  424afc:	strb	w0, [x21, #33]
  424b00:	b	424a30 <ferror@plt+0x22cf0>
  424b04:	cmp	w0, #0x3f
  424b08:	b.hi	424b20 <ferror@plt+0x22de0>  // b.pmore
  424b0c:	adrp	x1, 46f000 <warn@@Base+0x35a24>
  424b10:	add	x1, x1, #0xb08
  424b14:	add	x1, x1, #0x8
  424b18:	ldr	x0, [x1, w0, uxtw #3]
  424b1c:	ret
  424b20:	sub	w3, w0, #0x1, lsl #12
  424b24:	cmp	w3, #0xfff
  424b28:	b.hi	425884 <ferror@plt+0x23b44>  // b.pmore
  424b2c:	mov	w1, #0x1b9f                	// #7071
  424b30:	cmp	w0, w1
  424b34:	b.hi	424df0 <ferror@plt+0x230b0>  // b.pmore
  424b38:	mov	w1, #0x1aff                	// #6911
  424b3c:	cmp	w0, w1
  424b40:	b.hi	424be4 <ferror@plt+0x22ea4>  // b.pmore
  424b44:	mov	w1, #0x13bf                	// #5055
  424b48:	cmp	w0, w1
  424b4c:	b.hi	424dc8 <ferror@plt+0x23088>  // b.pmore
  424b50:	mov	w1, #0x12ff                	// #4863
  424b54:	cmp	w0, w1
  424b58:	b.hi	424c24 <ferror@plt+0x22ee4>  // b.pmore
  424b5c:	mov	w1, #0x1106                	// #4358
  424b60:	cmp	w0, w1
  424b64:	b.hi	424d30 <ferror@plt+0x22ff0>  // b.pmore
  424b68:	mov	w1, #0x10ff                	// #4351
  424b6c:	cmp	w0, w1
  424b70:	b.hi	424ca4 <ferror@plt+0x22f64>  // b.pmore
  424b74:	mov	w1, #0x1005                	// #4101
  424b78:	cmp	w0, w1
  424b7c:	b.ls	424cfc <ferror@plt+0x22fbc>  // b.plast
  424b80:	mov	w5, #0xffffefc0            	// #-4160
  424b84:	add	w0, w0, w5
  424b88:	cmp	w0, #0x4
  424b8c:	b.ls	424cd8 <ferror@plt+0x22f98>  // b.plast
  424b90:	stp	x29, x30, [sp, #-32]!
  424b94:	adrp	x0, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  424b98:	add	x0, x0, #0x6a0
  424b9c:	mov	x29, sp
  424ba0:	str	x19, [sp, #16]
  424ba4:	add	x19, x0, #0x474
  424ba8:	mov	x0, x19
  424bac:	mov	x1, #0xa                   	// #10
  424bb0:	adrp	x2, 469000 <warn@@Base+0x2fa24>
  424bb4:	add	x2, x2, #0x9a4
  424bb8:	bl	4019e0 <snprintf@plt>
  424bbc:	mov	x0, x19
  424bc0:	ldr	x19, [sp, #16]
  424bc4:	ldp	x29, x30, [sp], #32
  424bc8:	ret
  424bcc:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  424bd0:	add	x0, x0, #0x961
  424bd4:	ret
  424bd8:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  424bdc:	add	x0, x0, #0x342
  424be0:	ret
  424be4:	mov	w11, #0xffffe500            	// #-6912
  424be8:	add	w0, w0, w11
  424bec:	cmp	w0, #0x9f
  424bf0:	b.hi	424b90 <ferror@plt+0x22e50>  // b.pmore
  424bf4:	adrp	x1, 46f000 <warn@@Base+0x35a24>
  424bf8:	add	x1, x1, #0x78
  424bfc:	ldrh	w0, [x1, w0, uxtw #1]
  424c00:	adr	x1, 424c0c <ferror@plt+0x22ecc>
  424c04:	add	x0, x1, w0, sxth #2
  424c08:	br	x0
  424c0c:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  424c10:	add	x0, x0, #0x341
  424c14:	ret
  424c18:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  424c1c:	add	x0, x0, #0x8f2
  424c20:	ret
  424c24:	mov	w10, #0xffffed00            	// #-4864
  424c28:	add	w0, w0, w10
  424c2c:	cmp	w0, #0xbf
  424c30:	b.hi	424b90 <ferror@plt+0x22e50>  // b.pmore
  424c34:	adrp	x1, 46f000 <warn@@Base+0x35a24>
  424c38:	add	x1, x1, #0x1b8
  424c3c:	ldrh	w0, [x1, w0, uxtw #1]
  424c40:	adr	x1, 424c4c <ferror@plt+0x22f0c>
  424c44:	add	x0, x1, w0, sxth #2
  424c48:	br	x0
  424c4c:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  424c50:	add	x0, x0, #0x2ef
  424c54:	ret
  424c58:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  424c5c:	add	x0, x0, #0x311
  424c60:	ret
  424c64:	mov	w9, #0xffffee00            	// #-4608
  424c68:	add	w0, w0, w9
  424c6c:	cmp	w0, #0x5
  424c70:	b.hi	424b90 <ferror@plt+0x22e50>  // b.pmore
  424c74:	adrp	x1, 46f000 <warn@@Base+0x35a24>
  424c78:	add	x1, x1, #0x338
  424c7c:	ldrh	w0, [x1, w0, uxtw #1]
  424c80:	adr	x1, 424c8c <ferror@plt+0x22f4c>
  424c84:	add	x0, x1, w0, sxth #2
  424c88:	br	x0
  424c8c:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  424c90:	add	x0, x0, #0x92b
  424c94:	ret
  424c98:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  424c9c:	add	x0, x0, #0x94d
  424ca0:	ret
  424ca4:	mov	w7, #0xffffef00            	// #-4352
  424ca8:	add	w0, w0, w7
  424cac:	cmp	w0, #0x6
  424cb0:	b.hi	424b90 <ferror@plt+0x22e50>  // b.pmore
  424cb4:	adrp	x1, 46f000 <warn@@Base+0x35a24>
  424cb8:	add	x1, x1, #0x344
  424cbc:	ldrh	w0, [x1, w0, uxtw #1]
  424cc0:	adr	x1, 424ccc <ferror@plt+0x22f8c>
  424cc4:	add	x0, x1, w0, sxth #2
  424cc8:	br	x0
  424ccc:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  424cd0:	add	x0, x0, #0x991
  424cd4:	ret
  424cd8:	adrp	x1, 46f000 <warn@@Base+0x35a24>
  424cdc:	add	x1, x1, #0x354
  424ce0:	ldrh	w0, [x1, w0, uxtw #1]
  424ce4:	adr	x1, 424cf0 <ferror@plt+0x22fb0>
  424ce8:	add	x0, x1, w0, sxth #2
  424cec:	br	x0
  424cf0:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  424cf4:	add	x0, x0, #0x276
  424cf8:	ret
  424cfc:	mov	w6, #0xffffefff            	// #-4097
  424d00:	add	w0, w0, w6
  424d04:	cmp	w0, #0x4
  424d08:	b.hi	425904 <ferror@plt+0x23bc4>  // b.pmore
  424d0c:	adrp	x1, 46f000 <warn@@Base+0x35a24>
  424d10:	add	x1, x1, #0x360
  424d14:	ldrb	w0, [x1, w0, uxtw]
  424d18:	adr	x1, 424d24 <ferror@plt+0x22fe4>
  424d1c:	add	x0, x1, w0, sxtb #2
  424d20:	br	x0
  424d24:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  424d28:	add	x0, x0, #0x911
  424d2c:	ret
  424d30:	mov	w1, #0x1205                	// #4613
  424d34:	cmp	w0, w1
  424d38:	b.hi	424da0 <ferror@plt+0x23060>  // b.pmore
  424d3c:	mov	w1, #0x11ff                	// #4607
  424d40:	cmp	w0, w1
  424d44:	b.hi	424c64 <ferror@plt+0x22f24>  // b.pmore
  424d48:	mov	w1, #0x1144                	// #4420
  424d4c:	cmp	w0, w1
  424d50:	b.hi	424d88 <ferror@plt+0x23048>  // b.pmore
  424d54:	mov	w1, #0x113f                	// #4415
  424d58:	cmp	w0, w1
  424d5c:	b.ls	424b90 <ferror@plt+0x22e50>  // b.plast
  424d60:	mov	w8, #0xffffeebf            	// #-4417
  424d64:	add	w0, w0, w8
  424d68:	cmp	w0, #0x3
  424d6c:	b.hi	424c98 <ferror@plt+0x22f58>  // b.pmore
  424d70:	adrp	x1, 46f000 <warn@@Base+0x35a24>
  424d74:	add	x1, x1, #0x368
  424d78:	ldrh	w0, [x1, w0, uxtw #1]
  424d7c:	adr	x1, 424d88 <ferror@plt+0x23048>
  424d80:	add	x0, x1, w0, sxth #2
  424d84:	br	x0
  424d88:	mov	w1, #0x1180                	// #4480
  424d8c:	cmp	w0, w1
  424d90:	b.ne	424b90 <ferror@plt+0x22e50>  // b.any
  424d94:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  424d98:	add	x0, x0, #0x99f
  424d9c:	ret
  424da0:	mov	w4, #0xffffedc0            	// #-4672
  424da4:	add	w0, w0, w4
  424da8:	cmp	w0, #0x4
  424dac:	b.hi	424b90 <ferror@plt+0x22e50>  // b.pmore
  424db0:	adrp	x1, 46f000 <warn@@Base+0x35a24>
  424db4:	add	x1, x1, #0x370
  424db8:	ldrh	w0, [x1, w0, uxtw #1]
  424dbc:	adr	x1, 424dc8 <ferror@plt+0x23088>
  424dc0:	add	x0, x1, w0, sxth #2
  424dc4:	br	x0
  424dc8:	mov	w2, #0xffffe860            	// #-6048
  424dcc:	add	w0, w0, w2
  424dd0:	cmp	w0, #0x12
  424dd4:	b.hi	424b90 <ferror@plt+0x22e50>  // b.pmore
  424dd8:	adrp	x1, 46f000 <warn@@Base+0x35a24>
  424ddc:	add	x1, x1, #0x37c
  424de0:	ldrh	w0, [x1, w0, uxtw #1]
  424de4:	adr	x1, 424df0 <ferror@plt+0x230b0>
  424de8:	add	x0, x1, w0, sxth #2
  424dec:	br	x0
  424df0:	mov	w1, #0x1c9f                	// #7327
  424df4:	cmp	w0, w1
  424df8:	b.hi	424e30 <ferror@plt+0x230f0>  // b.pmore
  424dfc:	mov	w1, #0x1bff                	// #7167
  424e00:	cmp	w0, w1
  424e04:	b.ls	424b90 <ferror@plt+0x22e50>  // b.plast
  424e08:	mov	w12, #0xffffe400            	// #-7168
  424e0c:	add	w0, w0, w12
  424e10:	cmp	w0, #0x9f
  424e14:	b.hi	424b90 <ferror@plt+0x22e50>  // b.pmore
  424e18:	adrp	x1, 46f000 <warn@@Base+0x35a24>
  424e1c:	add	x1, x1, #0x3a4
  424e20:	ldrh	w0, [x1, w0, uxtw #1]
  424e24:	adr	x1, 424e30 <ferror@plt+0x230f0>
  424e28:	add	x0, x1, w0, sxth #2
  424e2c:	br	x0
  424e30:	mov	w1, #0xffffe0ef            	// #-7953
  424e34:	add	w0, w0, w1
  424e38:	cmp	w0, #0x3
  424e3c:	b.hi	424b90 <ferror@plt+0x22e50>  // b.pmore
  424e40:	adrp	x1, 46f000 <warn@@Base+0x35a24>
  424e44:	add	x1, x1, #0x4e4
  424e48:	ldrh	w0, [x1, w0, uxtw #1]
  424e4c:	adr	x1, 424e58 <ferror@plt+0x23118>
  424e50:	add	x0, x1, w0, sxth #2
  424e54:	br	x0
  424e58:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  424e5c:	add	x0, x0, #0x999
  424e60:	ret
  424e64:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  424e68:	add	x0, x0, #0x985
  424e6c:	ret
  424e70:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  424e74:	add	x0, x0, #0x97f
  424e78:	ret
  424e7c:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  424e80:	add	x0, x0, #0x97b
  424e84:	ret
  424e88:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  424e8c:	add	x0, x0, #0x974
  424e90:	ret
  424e94:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  424e98:	add	x0, x0, #0x970
  424e9c:	ret
  424ea0:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  424ea4:	add	x0, x0, #0x96b
  424ea8:	ret
  424eac:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  424eb0:	add	x0, x0, #0x7eb
  424eb4:	ret
  424eb8:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  424ebc:	add	x0, x0, #0x7de
  424ec0:	ret
  424ec4:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  424ec8:	add	x0, x0, #0x7d1
  424ecc:	ret
  424ed0:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  424ed4:	add	x0, x0, #0x7c4
  424ed8:	ret
  424edc:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  424ee0:	add	x0, x0, #0x7b7
  424ee4:	ret
  424ee8:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  424eec:	add	x0, x0, #0x7aa
  424ef0:	ret
  424ef4:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  424ef8:	add	x0, x0, #0x79d
  424efc:	ret
  424f00:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  424f04:	add	x0, x0, #0x790
  424f08:	ret
  424f0c:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  424f10:	add	x0, x0, #0x782
  424f14:	ret
  424f18:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  424f1c:	add	x0, x0, #0x774
  424f20:	ret
  424f24:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  424f28:	add	x0, x0, #0x766
  424f2c:	ret
  424f30:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  424f34:	add	x0, x0, #0x758
  424f38:	ret
  424f3c:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  424f40:	add	x0, x0, #0x74a
  424f44:	ret
  424f48:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  424f4c:	add	x0, x0, #0x73c
  424f50:	ret
  424f54:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  424f58:	add	x0, x0, #0x72e
  424f5c:	ret
  424f60:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  424f64:	add	x0, x0, #0x720
  424f68:	ret
  424f6c:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  424f70:	add	x0, x0, #0x712
  424f74:	ret
  424f78:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  424f7c:	add	x0, x0, #0x704
  424f80:	ret
  424f84:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  424f88:	add	x0, x0, #0x6f6
  424f8c:	ret
  424f90:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  424f94:	add	x0, x0, #0x6e8
  424f98:	ret
  424f9c:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  424fa0:	add	x0, x0, #0x6da
  424fa4:	ret
  424fa8:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  424fac:	add	x0, x0, #0x6cc
  424fb0:	ret
  424fb4:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  424fb8:	add	x0, x0, #0x6be
  424fbc:	ret
  424fc0:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  424fc4:	add	x0, x0, #0x6b0
  424fc8:	ret
  424fcc:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  424fd0:	add	x0, x0, #0x6a2
  424fd4:	ret
  424fd8:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  424fdc:	add	x0, x0, #0x694
  424fe0:	ret
  424fe4:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  424fe8:	add	x0, x0, #0x686
  424fec:	ret
  424ff0:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  424ff4:	add	x0, x0, #0x678
  424ff8:	ret
  424ffc:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425000:	add	x0, x0, #0x66a
  425004:	ret
  425008:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  42500c:	add	x0, x0, #0x65c
  425010:	ret
  425014:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425018:	add	x0, x0, #0x654
  42501c:	ret
  425020:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425024:	add	x0, x0, #0x956
  425028:	ret
  42502c:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425030:	add	x0, x0, #0x64a
  425034:	ret
  425038:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  42503c:	add	x0, x0, #0x63c
  425040:	ret
  425044:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425048:	add	x0, x0, #0x62e
  42504c:	ret
  425050:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425054:	add	x0, x0, #0x620
  425058:	ret
  42505c:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425060:	add	x0, x0, #0x612
  425064:	ret
  425068:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  42506c:	add	x0, x0, #0x604
  425070:	ret
  425074:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425078:	add	x0, x0, #0x5f6
  42507c:	ret
  425080:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425084:	add	x0, x0, #0x5e8
  425088:	ret
  42508c:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425090:	add	x0, x0, #0x5d9
  425094:	ret
  425098:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  42509c:	add	x0, x0, #0x5ca
  4250a0:	ret
  4250a4:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4250a8:	add	x0, x0, #0x5bb
  4250ac:	ret
  4250b0:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4250b4:	add	x0, x0, #0x5ac
  4250b8:	ret
  4250bc:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4250c0:	add	x0, x0, #0x59d
  4250c4:	ret
  4250c8:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4250cc:	add	x0, x0, #0x58e
  4250d0:	ret
  4250d4:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4250d8:	add	x0, x0, #0x57f
  4250dc:	ret
  4250e0:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4250e4:	add	x0, x0, #0x570
  4250e8:	ret
  4250ec:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4250f0:	add	x0, x0, #0x561
  4250f4:	ret
  4250f8:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4250fc:	add	x0, x0, #0x552
  425100:	ret
  425104:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425108:	add	x0, x0, #0x543
  42510c:	ret
  425110:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425114:	add	x0, x0, #0x534
  425118:	ret
  42511c:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425120:	add	x0, x0, #0x525
  425124:	ret
  425128:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  42512c:	add	x0, x0, #0x516
  425130:	ret
  425134:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425138:	add	x0, x0, #0x507
  42513c:	ret
  425140:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425144:	add	x0, x0, #0x4f8
  425148:	ret
  42514c:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425150:	add	x0, x0, #0x4e9
  425154:	ret
  425158:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  42515c:	add	x0, x0, #0x4da
  425160:	ret
  425164:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425168:	add	x0, x0, #0x4cb
  42516c:	ret
  425170:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425174:	add	x0, x0, #0x4bc
  425178:	ret
  42517c:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425180:	add	x0, x0, #0x4ad
  425184:	ret
  425188:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  42518c:	add	x0, x0, #0x49e
  425190:	ret
  425194:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425198:	add	x0, x0, #0x93d
  42519c:	ret
  4251a0:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4251a4:	add	x0, x0, #0x939
  4251a8:	ret
  4251ac:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4251b0:	add	x0, x0, #0x933
  4251b4:	ret
  4251b8:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4251bc:	add	x0, x0, #0x294
  4251c0:	ret
  4251c4:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4251c8:	add	x0, x0, #0x91f
  4251cc:	ret
  4251d0:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4251d4:	add	x0, x0, #0x919
  4251d8:	ret
  4251dc:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4251e0:	add	x0, x0, #0x915
  4251e4:	ret
  4251e8:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4251ec:	add	x0, x0, #0x902
  4251f0:	ret
  4251f4:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4251f8:	add	x0, x0, #0x8fa
  4251fc:	ret
  425200:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425204:	add	x0, x0, #0x8e5
  425208:	ret
  42520c:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425210:	add	x0, x0, #0x8dd
  425214:	ret
  425218:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  42521c:	add	x0, x0, #0x8d9
  425220:	ret
  425224:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425228:	add	x0, x0, #0x8d3
  42522c:	ret
  425230:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425234:	add	x0, x0, #0x8c8
  425238:	ret
  42523c:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425240:	add	x0, x0, #0x8bf
  425244:	ret
  425248:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  42524c:	add	x0, x0, #0x8ba
  425250:	ret
  425254:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425258:	add	x0, x0, #0x8b3
  42525c:	ret
  425260:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425264:	add	x0, x0, #0x8ad
  425268:	ret
  42526c:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425270:	add	x0, x0, #0x8a9
  425274:	ret
  425278:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  42527c:	add	x0, x0, #0x8a1
  425280:	ret
  425284:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425288:	add	x0, x0, #0x899
  42528c:	ret
  425290:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425294:	add	x0, x0, #0x891
  425298:	ret
  42529c:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4252a0:	add	x0, x0, #0x889
  4252a4:	ret
  4252a8:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4252ac:	add	x0, x0, #0x880
  4252b0:	ret
  4252b4:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4252b8:	add	x0, x0, #0x877
  4252bc:	ret
  4252c0:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4252c4:	add	x0, x0, #0x86e
  4252c8:	ret
  4252cc:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4252d0:	add	x0, x0, #0x865
  4252d4:	ret
  4252d8:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4252dc:	add	x0, x0, #0x85c
  4252e0:	ret
  4252e4:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4252e8:	add	x0, x0, #0x853
  4252ec:	ret
  4252f0:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4252f4:	add	x0, x0, #0x84a
  4252f8:	ret
  4252fc:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425300:	add	x0, x0, #0x841
  425304:	ret
  425308:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  42530c:	add	x0, x0, #0x838
  425310:	ret
  425314:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425318:	add	x0, x0, #0x82f
  42531c:	ret
  425320:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425324:	add	x0, x0, #0x825
  425328:	ret
  42532c:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425330:	add	x0, x0, #0x81b
  425334:	ret
  425338:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  42533c:	add	x0, x0, #0x811
  425340:	ret
  425344:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425348:	add	x0, x0, #0x807
  42534c:	ret
  425350:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425354:	add	x0, x0, #0x7fd
  425358:	ret
  42535c:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425360:	add	x0, x0, #0x7f3
  425364:	ret
  425368:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  42536c:	add	x0, x0, #0x7dd
  425370:	ret
  425374:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425378:	add	x0, x0, #0x7d0
  42537c:	ret
  425380:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425384:	add	x0, x0, #0x7c3
  425388:	ret
  42538c:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425390:	add	x0, x0, #0x7b6
  425394:	ret
  425398:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  42539c:	add	x0, x0, #0x7a9
  4253a0:	ret
  4253a4:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4253a8:	add	x0, x0, #0x79c
  4253ac:	ret
  4253b0:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4253b4:	add	x0, x0, #0x78f
  4253b8:	ret
  4253bc:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4253c0:	add	x0, x0, #0x781
  4253c4:	ret
  4253c8:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4253cc:	add	x0, x0, #0x773
  4253d0:	ret
  4253d4:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4253d8:	add	x0, x0, #0x765
  4253dc:	ret
  4253e0:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4253e4:	add	x0, x0, #0x757
  4253e8:	ret
  4253ec:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4253f0:	add	x0, x0, #0x749
  4253f4:	ret
  4253f8:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4253fc:	add	x0, x0, #0x73b
  425400:	ret
  425404:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425408:	add	x0, x0, #0x72d
  42540c:	ret
  425410:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425414:	add	x0, x0, #0x71f
  425418:	ret
  42541c:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425420:	add	x0, x0, #0x711
  425424:	ret
  425428:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  42542c:	add	x0, x0, #0x703
  425430:	ret
  425434:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425438:	add	x0, x0, #0x6f5
  42543c:	ret
  425440:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425444:	add	x0, x0, #0x6e7
  425448:	ret
  42544c:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425450:	add	x0, x0, #0x6d9
  425454:	ret
  425458:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  42545c:	add	x0, x0, #0x6cb
  425460:	ret
  425464:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425468:	add	x0, x0, #0x6bd
  42546c:	ret
  425470:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425474:	add	x0, x0, #0x6af
  425478:	ret
  42547c:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425480:	add	x0, x0, #0x6a1
  425484:	ret
  425488:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  42548c:	add	x0, x0, #0x693
  425490:	ret
  425494:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425498:	add	x0, x0, #0x685
  42549c:	ret
  4254a0:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4254a4:	add	x0, x0, #0x677
  4254a8:	ret
  4254ac:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4254b0:	add	x0, x0, #0x669
  4254b4:	ret
  4254b8:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4254bc:	add	x0, x0, #0x65b
  4254c0:	ret
  4254c4:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4254c8:	add	x0, x0, #0x653
  4254cc:	ret
  4254d0:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4254d4:	add	x0, x0, #0x649
  4254d8:	ret
  4254dc:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4254e0:	add	x0, x0, #0x63b
  4254e4:	ret
  4254e8:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4254ec:	add	x0, x0, #0x62d
  4254f0:	ret
  4254f4:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4254f8:	add	x0, x0, #0x61f
  4254fc:	ret
  425500:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425504:	add	x0, x0, #0x611
  425508:	ret
  42550c:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425510:	add	x0, x0, #0x603
  425514:	ret
  425518:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  42551c:	add	x0, x0, #0x5f5
  425520:	ret
  425524:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425528:	add	x0, x0, #0x5e7
  42552c:	ret
  425530:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425534:	add	x0, x0, #0x5d8
  425538:	ret
  42553c:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425540:	add	x0, x0, #0x5c9
  425544:	ret
  425548:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  42554c:	add	x0, x0, #0x5ba
  425550:	ret
  425554:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425558:	add	x0, x0, #0x5ab
  42555c:	ret
  425560:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425564:	add	x0, x0, #0x59c
  425568:	ret
  42556c:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425570:	add	x0, x0, #0x58d
  425574:	ret
  425578:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  42557c:	add	x0, x0, #0x57e
  425580:	ret
  425584:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425588:	add	x0, x0, #0x56f
  42558c:	ret
  425590:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425594:	add	x0, x0, #0x560
  425598:	ret
  42559c:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4255a0:	add	x0, x0, #0x551
  4255a4:	ret
  4255a8:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4255ac:	add	x0, x0, #0x542
  4255b0:	ret
  4255b4:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4255b8:	add	x0, x0, #0x533
  4255bc:	ret
  4255c0:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4255c4:	add	x0, x0, #0x524
  4255c8:	ret
  4255cc:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4255d0:	add	x0, x0, #0x515
  4255d4:	ret
  4255d8:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4255dc:	add	x0, x0, #0x506
  4255e0:	ret
  4255e4:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4255e8:	add	x0, x0, #0x4f7
  4255ec:	ret
  4255f0:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4255f4:	add	x0, x0, #0x4e8
  4255f8:	ret
  4255fc:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425600:	add	x0, x0, #0x4d9
  425604:	ret
  425608:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  42560c:	add	x0, x0, #0x4ca
  425610:	ret
  425614:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425618:	add	x0, x0, #0x4bb
  42561c:	ret
  425620:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425624:	add	x0, x0, #0x4ac
  425628:	ret
  42562c:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425630:	add	x0, x0, #0x49d
  425634:	ret
  425638:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  42563c:	add	x0, x0, #0x492
  425640:	ret
  425644:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425648:	add	x0, x0, #0x487
  42564c:	ret
  425650:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425654:	add	x0, x0, #0x47c
  425658:	ret
  42565c:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425660:	add	x0, x0, #0x471
  425664:	ret
  425668:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  42566c:	add	x0, x0, #0x466
  425670:	ret
  425674:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425678:	add	x0, x0, #0x45b
  42567c:	ret
  425680:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425684:	add	x0, x0, #0x450
  425688:	ret
  42568c:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425690:	add	x0, x0, #0x444
  425694:	ret
  425698:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  42569c:	add	x0, x0, #0x438
  4256a0:	ret
  4256a4:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4256a8:	add	x0, x0, #0x42c
  4256ac:	ret
  4256b0:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4256b4:	add	x0, x0, #0x420
  4256b8:	ret
  4256bc:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4256c0:	add	x0, x0, #0x414
  4256c4:	ret
  4256c8:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4256cc:	add	x0, x0, #0x408
  4256d0:	ret
  4256d4:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4256d8:	add	x0, x0, #0x3fc
  4256dc:	ret
  4256e0:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4256e4:	add	x0, x0, #0x3f0
  4256e8:	ret
  4256ec:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4256f0:	add	x0, x0, #0x3e4
  4256f4:	ret
  4256f8:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4256fc:	add	x0, x0, #0x3d8
  425700:	ret
  425704:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425708:	add	x0, x0, #0x3cc
  42570c:	ret
  425710:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425714:	add	x0, x0, #0x3c0
  425718:	ret
  42571c:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425720:	add	x0, x0, #0x3b4
  425724:	ret
  425728:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  42572c:	add	x0, x0, #0x3a8
  425730:	ret
  425734:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425738:	add	x0, x0, #0x39c
  42573c:	ret
  425740:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425744:	add	x0, x0, #0x390
  425748:	ret
  42574c:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425750:	add	x0, x0, #0x384
  425754:	ret
  425758:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  42575c:	add	x0, x0, #0x378
  425760:	ret
  425764:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425768:	add	x0, x0, #0x36c
  42576c:	ret
  425770:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425774:	add	x0, x0, #0x360
  425778:	ret
  42577c:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425780:	add	x0, x0, #0x354
  425784:	ret
  425788:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  42578c:	add	x0, x0, #0x348
  425790:	ret
  425794:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425798:	add	x0, x0, #0x333
  42579c:	ret
  4257a0:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4257a4:	add	x0, x0, #0x32c
  4257a8:	ret
  4257ac:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4257b0:	add	x0, x0, #0x327
  4257b4:	ret
  4257b8:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4257bc:	add	x0, x0, #0x323
  4257c0:	ret
  4257c4:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4257c8:	add	x0, x0, #0x31a
  4257cc:	ret
  4257d0:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4257d4:	add	x0, x0, #0x301
  4257d8:	ret
  4257dc:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4257e0:	add	x0, x0, #0x2fd
  4257e4:	ret
  4257e8:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4257ec:	add	x0, x0, #0x2f7
  4257f0:	ret
  4257f4:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4257f8:	add	x0, x0, #0x2e3
  4257fc:	ret
  425800:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425804:	add	x0, x0, #0x2da
  425808:	ret
  42580c:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425810:	add	x0, x0, #0x2d6
  425814:	ret
  425818:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  42581c:	add	x0, x0, #0x2d0
  425820:	ret
  425824:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425828:	add	x0, x0, #0x2c9
  42582c:	ret
  425830:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425834:	add	x0, x0, #0x2c2
  425838:	ret
  42583c:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425840:	add	x0, x0, #0x2ba
  425844:	ret
  425848:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  42584c:	add	x0, x0, #0x2b3
  425850:	ret
  425854:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425858:	add	x0, x0, #0x2ab
  42585c:	ret
  425860:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425864:	add	x0, x0, #0x29f
  425868:	ret
  42586c:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425870:	add	x0, x0, #0x293
  425874:	ret
  425878:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  42587c:	add	x0, x0, #0x287
  425880:	ret
  425884:	mov	x0, #0x0                   	// #0
  425888:	ret
  42588c:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425890:	add	x0, x0, #0x909
  425894:	ret
  425898:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  42589c:	add	x0, x0, #0x95c
  4258a0:	ret
  4258a4:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4258a8:	add	x0, x0, #0x7ea
  4258ac:	ret
  4258b0:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4258b4:	add	x0, x0, #0x33a
  4258b8:	ret
  4258bc:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4258c0:	add	x0, x0, #0x8ed
  4258c4:	ret
  4258c8:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4258cc:	add	x0, x0, #0x2ea
  4258d0:	ret
  4258d4:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4258d8:	add	x0, x0, #0x309
  4258dc:	ret
  4258e0:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4258e4:	add	x0, x0, #0x926
  4258e8:	ret
  4258ec:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4258f0:	add	x0, x0, #0x945
  4258f4:	ret
  4258f8:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4258fc:	add	x0, x0, #0x98c
  425900:	ret
  425904:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425908:	add	x0, x0, #0x27f
  42590c:	ret
  425910:	stp	x29, x30, [sp, #-48]!
  425914:	mov	x29, sp
  425918:	stp	x19, x20, [sp, #16]
  42591c:	adrp	x19, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  425920:	add	x19, x19, #0x6a0
  425924:	str	x21, [sp, #32]
  425928:	mov	w21, w1
  42592c:	mov	w20, w0
  425930:	ldr	x1, [x19, #1216]
  425934:	cbz	x1, 425978 <ferror@plt+0x23c38>
  425938:	blr	x1
  42593c:	cbz	x0, 425978 <ferror@plt+0x23c38>
  425940:	cbnz	w21, 425968 <ferror@plt+0x23c28>
  425944:	add	x19, x19, #0x47e
  425948:	mov	x4, x0
  42594c:	adrp	x2, 469000 <warn@@Base+0x2fa24>
  425950:	mov	w3, w20
  425954:	add	x2, x2, #0x9aa
  425958:	mov	x0, x19
  42595c:	mov	x1, #0x40                  	// #64
  425960:	bl	4019e0 <snprintf@plt>
  425964:	mov	x0, x19
  425968:	ldp	x19, x20, [sp, #16]
  42596c:	ldr	x21, [sp, #32]
  425970:	ldp	x29, x30, [sp], #48
  425974:	ret
  425978:	add	x19, x19, #0x47e
  42597c:	mov	w3, w20
  425980:	mov	x0, x19
  425984:	adrp	x2, 444000 <warn@@Base+0xaa24>
  425988:	mov	x1, #0x40                  	// #64
  42598c:	add	x2, x2, #0xd76
  425990:	bl	4019e0 <snprintf@plt>
  425994:	b	425964 <ferror@plt+0x23c24>
  425998:	stp	x29, x30, [sp, #-176]!
  42599c:	mov	x29, sp
  4259a0:	stp	x19, x20, [sp, #16]
  4259a4:	mov	x19, x0
  4259a8:	ldr	w0, [x0, #16]
  4259ac:	stp	x21, x22, [sp, #32]
  4259b0:	mov	x21, x2
  4259b4:	ldr	w2, [x2]
  4259b8:	stp	x23, x24, [sp, #48]
  4259bc:	cmp	w2, w0
  4259c0:	b.eq	4259c8 <ferror@plt+0x23c88>  // b.none
  4259c4:	str	w0, [x21]
  4259c8:	ldr	w0, [x1]
  4259cc:	adrp	x24, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  4259d0:	cbz	w0, 425a1c <ferror@plt+0x23cdc>
  4259d4:	str	wzr, [x1]
  4259d8:	adrp	x2, 469000 <warn@@Base+0x2fa24>
  4259dc:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4259e0:	adrp	x22, 469000 <warn@@Base+0x2fa24>
  4259e4:	ldr	w1, [x24, #596]
  4259e8:	adrp	x23, 469000 <warn@@Base+0x2fa24>
  4259ec:	add	x2, x2, #0x9b3
  4259f0:	add	x0, x0, #0x9ba
  4259f4:	add	x22, x22, #0x9d0
  4259f8:	add	x23, x23, #0x9c9
  4259fc:	lsl	w1, w1, #1
  425a00:	mov	w20, #0x0                   	// #0
  425a04:	bl	401cc0 <printf@plt>
  425a08:	ldr	w0, [x21]
  425a0c:	cmp	w0, w20
  425a10:	b.hi	425a90 <ferror@plt+0x23d50>  // b.pmore
  425a14:	mov	w0, #0xa                   	// #10
  425a18:	bl	401cf0 <putchar@plt>
  425a1c:	ldr	w1, [x24, #596]
  425a20:	ldr	x0, [x19, #56]
  425a24:	bl	42449c <ferror@plt+0x2275c>
  425a28:	ldrb	w0, [x19, #93]
  425a2c:	cbz	w0, 425ad8 <ferror@plt+0x23d98>
  425a30:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  425a34:	add	x0, sp, #0x48
  425a38:	add	x1, x1, #0x9ed
  425a3c:	bl	401c40 <strcpy@plt>
  425a40:	adrp	x21, 469000 <warn@@Base+0x2fa24>
  425a44:	adrp	x22, 469000 <warn@@Base+0x2fa24>
  425a48:	add	x21, x21, #0x9d0
  425a4c:	add	x22, x22, #0x9f1
  425a50:	mov	w20, #0x0                   	// #0
  425a54:	adrp	x23, 469000 <warn@@Base+0x2fa24>
  425a58:	add	x1, sp, #0x48
  425a5c:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  425a60:	add	x0, x0, #0x9dc
  425a64:	bl	401cc0 <printf@plt>
  425a68:	ldr	w0, [x19, #16]
  425a6c:	cmp	w0, w20
  425a70:	b.hi	425b00 <ferror@plt+0x23dc0>  // b.pmore
  425a74:	mov	w0, #0xa                   	// #10
  425a78:	bl	401cf0 <putchar@plt>
  425a7c:	ldp	x19, x20, [sp, #16]
  425a80:	ldp	x21, x22, [sp, #32]
  425a84:	ldp	x23, x24, [sp, #48]
  425a88:	ldp	x29, x30, [sp], #176
  425a8c:	ret
  425a90:	ldr	x0, [x19, #24]
  425a94:	ldrsh	w0, [x0, w20, uxtw #1]
  425a98:	cmn	w0, #0x1
  425a9c:	b.eq	425ab4 <ferror@plt+0x23d74>  // b.none
  425aa0:	ldr	w0, [x19, #88]
  425aa4:	cmp	w0, w20
  425aa8:	b.ne	425abc <ferror@plt+0x23d7c>  // b.any
  425aac:	mov	x0, x23
  425ab0:	bl	401cc0 <printf@plt>
  425ab4:	add	w20, w20, #0x1
  425ab8:	b	425a08 <ferror@plt+0x23cc8>
  425abc:	mov	w0, w20
  425ac0:	mov	w1, #0x1                   	// #1
  425ac4:	bl	425910 <ferror@plt+0x23bd0>
  425ac8:	mov	x1, x0
  425acc:	mov	x0, x22
  425ad0:	bl	401cc0 <printf@plt>
  425ad4:	b	425ab4 <ferror@plt+0x23d74>
  425ad8:	ldr	w0, [x19, #72]
  425adc:	mov	w1, #0x1                   	// #1
  425ae0:	bl	425910 <ferror@plt+0x23bd0>
  425ae4:	mov	x2, x0
  425ae8:	ldr	w3, [x19, #80]
  425aec:	add	x0, sp, #0x48
  425af0:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  425af4:	add	x1, x1, #0x9d6
  425af8:	bl	401980 <sprintf@plt>
  425afc:	b	425a40 <ferror@plt+0x23d00>
  425b00:	ldr	x0, [x19, #24]
  425b04:	mov	w2, w20
  425b08:	ldrsh	w0, [x0, w20, uxtw #1]
  425b0c:	cmn	w0, #0x1
  425b10:	b.eq	425b98 <ferror@plt+0x23e58>  // b.none
  425b14:	cmp	w0, #0x16
  425b18:	b.gt	425b48 <ferror@plt+0x23e08>
  425b1c:	cmp	w0, #0x6
  425b20:	b.le	425b50 <ferror@plt+0x23e10>
  425b24:	sub	w0, w0, #0x7
  425b28:	cmp	w0, #0xf
  425b2c:	b.hi	425b50 <ferror@plt+0x23e10>  // b.pmore
  425b30:	adrp	x1, 46f000 <warn@@Base+0x35a24>
  425b34:	add	x1, x1, #0x4ec
  425b38:	ldrb	w0, [x1, w0, uxtw]
  425b3c:	adr	x1, 425b48 <ferror@plt+0x23e08>
  425b40:	add	x0, x1, w0, sxtb #2
  425b44:	br	x0
  425b48:	cmp	w0, #0x80
  425b4c:	b.eq	425b78 <ferror@plt+0x23e38>  // b.none
  425b50:	mov	x1, x22
  425b54:	b	425b60 <ferror@plt+0x23e20>
  425b58:	adrp	x1, 446000 <warn@@Base+0xca24>
  425b5c:	add	x1, x1, #0x3a2
  425b60:	add	x0, sp, #0x48
  425b64:	bl	401c40 <strcpy@plt>
  425b68:	b	425b8c <ferror@plt+0x23e4c>
  425b6c:	adrp	x1, 448000 <warn@@Base+0xea24>
  425b70:	add	x1, x1, #0xa52
  425b74:	b	425b60 <ferror@plt+0x23e20>
  425b78:	ldr	x0, [x19, #32]
  425b7c:	add	x1, x23, #0x9e2
  425b80:	ldr	w2, [x0, x2, lsl #2]
  425b84:	add	x0, sp, #0x48
  425b88:	bl	401980 <sprintf@plt>
  425b8c:	add	x1, sp, #0x48
  425b90:	mov	x0, x21
  425b94:	bl	401cc0 <printf@plt>
  425b98:	add	w20, w20, #0x1
  425b9c:	b	425a68 <ferror@plt+0x23d28>
  425ba0:	ldr	x0, [x19, #32]
  425ba4:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  425ba8:	add	x1, x1, #0x9e7
  425bac:	ldr	w2, [x0, x2, lsl #2]
  425bb0:	b	425b84 <ferror@plt+0x23e44>
  425bb4:	ldr	x0, [x19, #32]
  425bb8:	mov	w1, #0x0                   	// #0
  425bbc:	ldr	w0, [x0, x2, lsl #2]
  425bc0:	bl	425910 <ferror@plt+0x23bd0>
  425bc4:	mov	x1, x0
  425bc8:	b	425b60 <ferror@plt+0x23e20>
  425bcc:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  425bd0:	add	x1, x1, #0x9ed
  425bd4:	b	425b60 <ferror@plt+0x23e20>
  425bd8:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  425bdc:	add	x1, x1, #0x9ec
  425be0:	b	425b60 <ferror@plt+0x23e20>
  425be4:	stp	x29, x30, [sp, #-48]!
  425be8:	mov	x29, sp
  425bec:	stp	x19, x20, [sp, #16]
  425bf0:	mov	w19, w0
  425bf4:	str	x21, [sp, #32]
  425bf8:	mov	x21, x1
  425bfc:	bl	41e79c <ferror@plt+0x1ca5c>
  425c00:	cbz	w0, 425c58 <ferror@plt+0x23f18>
  425c04:	adrp	x2, 48a000 <warn@@Base+0x50a24>
  425c08:	add	x2, x2, #0x120
  425c0c:	mov	x0, #0x70                  	// #112
  425c10:	madd	x0, x19, x0, x2
  425c14:	ldr	x0, [x0, #24]
  425c18:	cbnz	x0, 425c28 <ferror@plt+0x23ee8>
  425c1c:	adrp	x0, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  425c20:	ldr	x0, [x0, #2920]
  425c24:	cbnz	x0, 425c30 <ferror@plt+0x23ef0>
  425c28:	mov	w20, #0x1                   	// #1
  425c2c:	b	425c74 <ferror@plt+0x23f34>
  425c30:	ldr	x1, [x0]
  425c34:	cmp	x1, x21
  425c38:	b.ne	425c50 <ferror@plt+0x23f10>  // b.any
  425c3c:	mov	x1, #0x70                  	// #112
  425c40:	ldr	x0, [x0, #8]
  425c44:	madd	x19, x19, x1, x2
  425c48:	str	x0, [x19, #24]
  425c4c:	b	425c28 <ferror@plt+0x23ee8>
  425c50:	ldr	x0, [x0, #16]
  425c54:	b	425c24 <ferror@plt+0x23ee4>
  425c58:	mov	w20, w0
  425c5c:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  425c60:	ldr	w0, [x0, #580]
  425c64:	cbz	w0, 425c74 <ferror@plt+0x23f34>
  425c68:	adrp	x0, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  425c6c:	ldr	x21, [x0, #2920]
  425c70:	cbnz	x21, 425c88 <ferror@plt+0x23f48>
  425c74:	mov	w0, w20
  425c78:	ldp	x19, x20, [sp, #16]
  425c7c:	ldr	x21, [sp, #32]
  425c80:	ldp	x29, x30, [sp], #48
  425c84:	ret
  425c88:	ldr	x1, [x21]
  425c8c:	mov	w0, w19
  425c90:	bl	41e79c <ferror@plt+0x1ca5c>
  425c94:	cbz	w0, 425cb0 <ferror@plt+0x23f70>
  425c98:	adrp	x0, 48a000 <warn@@Base+0x50a24>
  425c9c:	add	x0, x0, #0x120
  425ca0:	mov	x1, #0x70                  	// #112
  425ca4:	madd	x19, x19, x1, x0
  425ca8:	ldr	x0, [x21, #8]
  425cac:	b	425c48 <ferror@plt+0x23f08>
  425cb0:	ldr	x21, [x21, #16]
  425cb4:	b	425c70 <ferror@plt+0x23f30>
  425cb8:	stp	x29, x30, [sp, #-16]!
  425cbc:	mov	x29, sp
  425cc0:	tbz	w0, #0, 425ce0 <ferror@plt+0x23fa0>
  425cc4:	adrp	x1, 440000 <warn@@Base+0x6a24>
  425cc8:	add	x1, x1, #0x8d3
  425ccc:	mov	w2, #0x5                   	// #5
  425cd0:	mov	x0, #0x0                   	// #0
  425cd4:	bl	401c70 <dcgettext@plt>
  425cd8:	ldp	x29, x30, [sp], #16
  425cdc:	b	4390e8 <error@@Base>
  425ce0:	tbz	w0, #1, 425cf4 <ferror@plt+0x23fb4>
  425ce4:	adrp	x1, 440000 <warn@@Base+0x6a24>
  425ce8:	mov	w2, #0x5                   	// #5
  425cec:	add	x1, x1, #0x8e4
  425cf0:	b	425cd0 <ferror@plt+0x23f90>
  425cf4:	ldp	x29, x30, [sp], #16
  425cf8:	ret
  425cfc:	stp	x29, x30, [sp, #-32]!
  425d00:	mov	x29, sp
  425d04:	str	x19, [sp, #16]
  425d08:	mov	x19, x0
  425d0c:	ldr	x0, [x0, #48]
  425d10:	cbnz	x0, 425d3c <ferror@plt+0x23ffc>
  425d14:	mov	w2, #0x5                   	// #5
  425d18:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  425d1c:	add	x1, x1, #0x9f5
  425d20:	bl	401c70 <dcgettext@plt>
  425d24:	ldr	x1, [x19, #16]
  425d28:	bl	401cc0 <printf@plt>
  425d2c:	mov	w0, #0x0                   	// #0
  425d30:	ldr	x19, [sp, #16]
  425d34:	ldp	x29, x30, [sp], #32
  425d38:	ret
  425d3c:	mov	w0, #0x1                   	// #1
  425d40:	b	425d30 <ferror@plt+0x23ff0>
  425d44:	stp	x29, x30, [sp, #-64]!
  425d48:	mov	x29, sp
  425d4c:	stp	x19, x20, [sp, #16]
  425d50:	mov	x19, x2
  425d54:	mov	w2, #0x5                   	// #5
  425d58:	mov	x20, x0
  425d5c:	mov	x0, #0x0                   	// #0
  425d60:	stp	x21, x22, [sp, #32]
  425d64:	mov	x21, x1
  425d68:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  425d6c:	add	x1, x1, #0xa10
  425d70:	str	x23, [sp, #48]
  425d74:	and	w23, w3, #0xff
  425d78:	bl	401c70 <dcgettext@plt>
  425d7c:	mov	x1, x21
  425d80:	mov	x22, x0
  425d84:	adrp	x0, 446000 <warn@@Base+0xca24>
  425d88:	add	x0, x0, #0x3a2
  425d8c:	bl	4242d8 <ferror@plt+0x22598>
  425d90:	mov	x2, x0
  425d94:	mov	w1, w23
  425d98:	mov	x0, x22
  425d9c:	bl	401cc0 <printf@plt>
  425da0:	cmp	x20, x19
  425da4:	b.hi	425dcc <ferror@plt+0x2408c>  // b.pmore
  425da8:	sub	x19, x19, x20
  425dac:	adrp	x22, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  425db0:	cmp	x19, x21
  425db4:	csel	x19, x19, x21, ls  // ls = plast
  425db8:	adrp	x21, 46a000 <warn@@Base+0x30a24>
  425dbc:	add	x19, x20, x19
  425dc0:	add	x21, x21, #0xd9
  425dc4:	cmp	x20, x19
  425dc8:	b.ne	425de4 <ferror@plt+0x240a4>  // b.any
  425dcc:	mov	x0, x19
  425dd0:	ldp	x19, x20, [sp, #16]
  425dd4:	ldp	x21, x22, [sp, #32]
  425dd8:	ldr	x23, [sp, #48]
  425ddc:	ldp	x29, x30, [sp], #64
  425de0:	ret
  425de4:	ldr	x2, [x22, #648]
  425de8:	mov	x0, x20
  425dec:	mov	w1, #0x1                   	// #1
  425df0:	add	x23, x20, #0x1
  425df4:	mov	x20, x23
  425df8:	blr	x2
  425dfc:	mov	x1, x0
  425e00:	mov	x0, x21
  425e04:	bl	401cc0 <printf@plt>
  425e08:	b	425dc4 <ferror@plt+0x24084>
  425e0c:	stp	x29, x30, [sp, #-32]!
  425e10:	mov	x29, sp
  425e14:	stp	x19, x20, [sp, #16]
  425e18:	mov	x19, x0
  425e1c:	adrp	x0, 48a000 <warn@@Base+0x50a24>
  425e20:	add	x0, x0, #0x120
  425e24:	ldr	x20, [x0, #1152]
  425e28:	cbnz	x20, 425e48 <ferror@plt+0x24108>
  425e2c:	adrp	x1, 468000 <warn@@Base+0x2ea24>
  425e30:	add	x1, x1, #0xfac
  425e34:	mov	w2, #0x5                   	// #5
  425e38:	ldp	x19, x20, [sp, #16]
  425e3c:	mov	x0, #0x0                   	// #0
  425e40:	ldp	x29, x30, [sp], #32
  425e44:	b	401c70 <dcgettext@plt>
  425e48:	ldr	x1, [x0, #1168]
  425e4c:	cmp	x1, x19
  425e50:	b.hi	425e98 <ferror@plt+0x24158>  // b.pmore
  425e54:	mov	w2, #0x5                   	// #5
  425e58:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  425e5c:	mov	x0, #0x0                   	// #0
  425e60:	add	x1, x1, #0xa22
  425e64:	bl	401c70 <dcgettext@plt>
  425e68:	mov	x20, x0
  425e6c:	mov	x1, x19
  425e70:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  425e74:	add	x0, x0, #0xe5
  425e78:	bl	4242d8 <ferror@plt+0x22598>
  425e7c:	mov	x1, x0
  425e80:	mov	x0, x20
  425e84:	bl	4395dc <warn@@Base>
  425e88:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  425e8c:	mov	w2, #0x5                   	// #5
  425e90:	add	x1, x1, #0xa43
  425e94:	b	425e38 <ferror@plt+0x240f8>
  425e98:	add	x20, x20, x19
  425e9c:	sub	x19, x1, x19
  425ea0:	mov	x1, x19
  425ea4:	mov	x0, x20
  425ea8:	bl	401940 <strnlen@plt>
  425eac:	cmp	x19, x0
  425eb0:	b.ne	425ec4 <ferror@plt+0x24184>  // b.any
  425eb4:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  425eb8:	mov	w2, #0x5                   	// #5
  425ebc:	add	x1, x1, #0xa57
  425ec0:	b	425e38 <ferror@plt+0x240f8>
  425ec4:	mov	x0, x20
  425ec8:	ldp	x19, x20, [sp, #16]
  425ecc:	ldp	x29, x30, [sp], #32
  425ed0:	ret
  425ed4:	stp	x29, x30, [sp, #-32]!
  425ed8:	mov	x29, sp
  425edc:	stp	x19, x20, [sp, #16]
  425ee0:	mov	x19, x0
  425ee4:	adrp	x0, 48a000 <warn@@Base+0x50a24>
  425ee8:	add	x0, x0, #0x120
  425eec:	ldr	x20, [x0, #1264]
  425ef0:	cbnz	x20, 425f10 <ferror@plt+0x241d0>
  425ef4:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  425ef8:	add	x1, x1, #0xa82
  425efc:	mov	w2, #0x5                   	// #5
  425f00:	ldp	x19, x20, [sp, #16]
  425f04:	mov	x0, #0x0                   	// #0
  425f08:	ldp	x29, x30, [sp], #32
  425f0c:	b	401c70 <dcgettext@plt>
  425f10:	ldr	x1, [x0, #1280]
  425f14:	cmp	x1, x19
  425f18:	b.hi	425f60 <ferror@plt+0x24220>  // b.pmore
  425f1c:	mov	w2, #0x5                   	// #5
  425f20:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  425f24:	mov	x0, #0x0                   	// #0
  425f28:	add	x1, x1, #0xa9f
  425f2c:	bl	401c70 <dcgettext@plt>
  425f30:	mov	x20, x0
  425f34:	mov	x1, x19
  425f38:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  425f3c:	add	x0, x0, #0xe5
  425f40:	bl	4242d8 <ferror@plt+0x22598>
  425f44:	mov	x1, x0
  425f48:	mov	x0, x20
  425f4c:	bl	4395dc <warn@@Base>
  425f50:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  425f54:	mov	w2, #0x5                   	// #5
  425f58:	add	x1, x1, #0xa43
  425f5c:	b	425f00 <ferror@plt+0x241c0>
  425f60:	add	x20, x20, x19
  425f64:	sub	x19, x1, x19
  425f68:	mov	x1, x19
  425f6c:	mov	x0, x20
  425f70:	bl	401940 <strnlen@plt>
  425f74:	cmp	x19, x0
  425f78:	b.ne	425f8c <ferror@plt+0x2424c>  // b.any
  425f7c:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  425f80:	mov	w2, #0x5                   	// #5
  425f84:	add	x1, x1, #0xac5
  425f88:	b	425f00 <ferror@plt+0x241c0>
  425f8c:	mov	x0, x20
  425f90:	ldp	x19, x20, [sp, #16]
  425f94:	ldp	x29, x30, [sp], #32
  425f98:	ret
  425f9c:	stp	x29, x30, [sp, #-32]!
  425fa0:	mov	x29, sp
  425fa4:	stp	x19, x20, [sp, #16]
  425fa8:	mov	x20, x0
  425fac:	bl	43ad40 <warn@@Base+0x1764>
  425fb0:	mov	x19, x0
  425fb4:	cbnz	x0, 425ffc <ferror@plt+0x242bc>
  425fb8:	mov	x1, #0xffffffffffffbf80    	// #-16512
  425fbc:	add	x2, x20, x1
  425fc0:	adrp	x19, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  425fc4:	mov	x1, #0xbf7f                	// #49023
  425fc8:	add	x19, x19, #0x6a0
  425fcc:	cmp	x2, x1
  425fd0:	mov	w2, #0x5                   	// #5
  425fd4:	b.hi	42600c <ferror@plt+0x242cc>  // b.pmore
  425fd8:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  425fdc:	add	x1, x1, #0xaf5
  425fe0:	bl	401c70 <dcgettext@plt>
  425fe4:	add	x19, x19, #0x4d0
  425fe8:	mov	x2, x0
  425fec:	mov	x3, x20
  425ff0:	mov	x0, x19
  425ff4:	mov	x1, #0x64                  	// #100
  425ff8:	bl	4019e0 <snprintf@plt>
  425ffc:	mov	x0, x19
  426000:	ldp	x19, x20, [sp, #16]
  426004:	ldp	x29, x30, [sp], #32
  426008:	ret
  42600c:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  426010:	add	x1, x1, #0xb0a
  426014:	b	425fe0 <ferror@plt+0x242a0>
  426018:	stp	x29, x30, [sp, #-32]!
  42601c:	mov	x29, sp
  426020:	stp	x19, x20, [sp, #16]
  426024:	cbz	x0, 426088 <ferror@plt+0x24348>
  426028:	mov	x20, x0
  42602c:	mov	x0, #0x2001                	// #8193
  426030:	cmp	x20, x0
  426034:	b.eq	426094 <ferror@plt+0x24354>  // b.none
  426038:	mov	w0, w20
  42603c:	bl	43b4d0 <warn@@Base+0x1ef4>
  426040:	mov	x19, x0
  426044:	cbnz	x0, 426078 <ferror@plt+0x24338>
  426048:	mov	w2, #0x5                   	// #5
  42604c:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  426050:	add	x1, x1, #0xb59
  426054:	bl	401c70 <dcgettext@plt>
  426058:	adrp	x1, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  42605c:	add	x1, x1, #0x6a0
  426060:	add	x19, x1, #0x534
  426064:	mov	x2, x0
  426068:	mov	x3, x20
  42606c:	mov	x0, x19
  426070:	mov	x1, #0x64                  	// #100
  426074:	bl	4019e0 <snprintf@plt>
  426078:	mov	x0, x19
  42607c:	ldp	x19, x20, [sp, #16]
  426080:	ldp	x29, x30, [sp], #32
  426084:	ret
  426088:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  42608c:	add	x19, x1, #0xb22
  426090:	b	426078 <ferror@plt+0x24338>
  426094:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  426098:	add	x19, x1, #0xb31
  42609c:	b	426078 <ferror@plt+0x24338>
  4260a0:	stp	x29, x30, [sp, #-32]!
  4260a4:	mov	x29, sp
  4260a8:	stp	x19, x20, [sp, #16]
  4260ac:	cbz	x0, 426100 <ferror@plt+0x243c0>
  4260b0:	mov	x20, x0
  4260b4:	bl	43b230 <warn@@Base+0x1c54>
  4260b8:	mov	x19, x0
  4260bc:	cbnz	x0, 4260f0 <ferror@plt+0x243b0>
  4260c0:	mov	w2, #0x5                   	// #5
  4260c4:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  4260c8:	add	x1, x1, #0xb80
  4260cc:	bl	401c70 <dcgettext@plt>
  4260d0:	adrp	x1, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  4260d4:	add	x1, x1, #0x6a0
  4260d8:	add	x19, x1, #0x598
  4260dc:	mov	x2, x0
  4260e0:	mov	x3, x20
  4260e4:	mov	x0, x19
  4260e8:	mov	x1, #0x64                  	// #100
  4260ec:	bl	4019e0 <snprintf@plt>
  4260f0:	mov	x0, x19
  4260f4:	ldp	x19, x20, [sp, #16]
  4260f8:	ldp	x29, x30, [sp], #32
  4260fc:	ret
  426100:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  426104:	add	x19, x1, #0xb6f
  426108:	b	4260f0 <ferror@plt+0x243b0>
  42610c:	stp	x29, x30, [sp, #-64]!
  426110:	mov	x29, sp
  426114:	stp	x21, x22, [sp, #32]
  426118:	mov	x21, x1
  42611c:	adrp	x1, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  426120:	stp	x19, x20, [sp, #16]
  426124:	mov	x19, x2
  426128:	ldr	w1, [x1, #592]
  42612c:	str	x23, [sp, #48]
  426130:	cbnz	w1, 42614c <ferror@plt+0x2440c>
  426134:	mov	x2, #0x50                  	// #80
  426138:	sub	x0, x2, x0
  42613c:	mov	x1, #0x3                   	// #3
  426140:	udiv	x0, x0, x1
  426144:	cmp	x0, x19
  426148:	b.ls	4261b8 <ferror@plt+0x24478>  // b.plast
  42614c:	mov	x20, x21
  426150:	add	x19, x21, x19
  426154:	adrp	x21, 469000 <warn@@Base+0x2fa24>
  426158:	add	x21, x21, #0xb98
  42615c:	cmp	x20, x19
  426160:	b.ne	426178 <ferror@plt+0x24438>  // b.any
  426164:	ldp	x19, x20, [sp, #16]
  426168:	ldp	x21, x22, [sp, #32]
  42616c:	ldr	x23, [sp, #48]
  426170:	ldp	x29, x30, [sp], #64
  426174:	ret
  426178:	ldrb	w1, [x20], #1
  42617c:	mov	x0, x21
  426180:	bl	401cc0 <printf@plt>
  426184:	b	42615c <ferror@plt+0x2441c>
  426188:	udiv	x0, x20, x23
  42618c:	msub	x0, x0, x23, x20
  426190:	cbnz	x0, 42619c <ferror@plt+0x2445c>
  426194:	mov	w0, #0xa                   	// #10
  426198:	bl	401cf0 <putchar@plt>
  42619c:	ldrb	w1, [x21, x20]
  4261a0:	add	x20, x20, #0x1
  4261a4:	mov	x0, x22
  4261a8:	bl	401cc0 <printf@plt>
  4261ac:	cmp	x19, x20
  4261b0:	b.ne	426188 <ferror@plt+0x24448>  // b.any
  4261b4:	b	426164 <ferror@plt+0x24424>
  4261b8:	adrp	x22, 469000 <warn@@Base+0x2fa24>
  4261bc:	mov	x20, #0x0                   	// #0
  4261c0:	add	x22, x22, #0xb98
  4261c4:	mov	x23, #0x1a                  	// #26
  4261c8:	b	4261ac <ferror@plt+0x2446c>
  4261cc:	stp	x29, x30, [sp, #-32]!
  4261d0:	mov	w2, #0x5                   	// #5
  4261d4:	mov	x29, sp
  4261d8:	stp	x19, x20, [sp, #16]
  4261dc:	mov	x20, x1
  4261e0:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  4261e4:	add	x1, x1, #0xb9e
  4261e8:	mov	x19, x0
  4261ec:	mov	x0, #0x0                   	// #0
  4261f0:	bl	401c70 <dcgettext@plt>
  4261f4:	bl	401cc0 <printf@plt>
  4261f8:	sxtw	x0, w0
  4261fc:	mov	x2, x20
  426200:	mov	x1, x19
  426204:	ldp	x19, x20, [sp, #16]
  426208:	ldp	x29, x30, [sp], #32
  42620c:	b	42610c <ferror@plt+0x243cc>
  426210:	stp	x29, x30, [sp, #-128]!
  426214:	mov	x29, sp
  426218:	stp	x19, x20, [sp, #16]
  42621c:	mov	x19, x1
  426220:	mov	x1, x4
  426224:	stp	x21, x22, [sp, #32]
  426228:	mov	x22, x4
  42622c:	stp	x23, x24, [sp, #48]
  426230:	mov	x23, x3
  426234:	stp	x25, x26, [sp, #64]
  426238:	stp	x27, x28, [sp, #80]
  42623c:	str	x0, [sp, #104]
  426240:	mov	x0, x19
  426244:	blr	x2
  426248:	mov	x20, x0
  42624c:	cbnz	x0, 426290 <ferror@plt+0x24550>
  426250:	mov	w2, #0x5                   	// #5
  426254:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  426258:	add	x1, x1, #0xbb7
  42625c:	bl	401c70 <dcgettext@plt>
  426260:	ldr	x1, [x19, #16]
  426264:	cbnz	x1, 42626c <ferror@plt+0x2452c>
  426268:	ldr	x1, [x19]
  42626c:	bl	4395dc <warn@@Base>
  426270:	mov	x0, x20
  426274:	ldp	x19, x20, [sp, #16]
  426278:	ldp	x21, x22, [sp, #32]
  42627c:	ldp	x23, x24, [sp, #48]
  426280:	ldp	x25, x26, [sp, #64]
  426284:	ldp	x27, x28, [sp, #80]
  426288:	ldp	x29, x30, [sp], #128
  42628c:	ret
  426290:	ldr	x0, [sp, #104]
  426294:	bl	43ce1c <warn@@Base+0x3840>
  426298:	mov	x21, x0
  42629c:	bl	401900 <strlen@plt>
  4262a0:	mov	x19, x0
  4262a4:	cbz	x0, 4262b8 <ferror@plt+0x24578>
  4262a8:	sub	x0, x19, #0x1
  4262ac:	ldrb	w1, [x21, x0]
  4262b0:	cmp	w1, #0x2f
  4262b4:	b.ne	4262a0 <ferror@plt+0x24560>  // b.any
  4262b8:	strb	wzr, [x21, x19]
  4262bc:	mov	x0, x20
  4262c0:	bl	401900 <strlen@plt>
  4262c4:	add	x0, x19, x0
  4262c8:	add	x0, x0, #0x33
  4262cc:	bl	401a30 <malloc@plt>
  4262d0:	mov	x19, x0
  4262d4:	cbnz	x0, 4262fc <ferror@plt+0x245bc>
  4262d8:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  4262dc:	add	x1, x1, #0xbd6
  4262e0:	mov	w2, #0x5                   	// #5
  4262e4:	bl	401c70 <dcgettext@plt>
  4262e8:	bl	4395dc <warn@@Base>
  4262ec:	mov	x0, x21
  4262f0:	mov	x20, #0x0                   	// #0
  4262f4:	bl	401bd0 <free@plt>
  4262f8:	b	426270 <ferror@plt+0x24530>
  4262fc:	mov	x1, x20
  426300:	bl	401c40 <strcpy@plt>
  426304:	mov	x1, x22
  426308:	mov	x0, x19
  42630c:	blr	x23
  426310:	cbnz	w0, 4265e0 <ferror@plt+0x248a0>
  426314:	mov	x2, x20
  426318:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  42631c:	add	x0, x0, #0xbe6
  426320:	str	x0, [sp, #112]
  426324:	mov	x1, x0
  426328:	mov	x0, x19
  42632c:	bl	401980 <sprintf@plt>
  426330:	mov	x1, x22
  426334:	mov	x0, x19
  426338:	blr	x23
  42633c:	cbnz	w0, 4265e0 <ferror@plt+0x248a0>
  426340:	mov	x3, x20
  426344:	mov	x2, x21
  426348:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  42634c:	add	x0, x0, #0xc19
  426350:	mov	x1, x0
  426354:	str	x0, [sp, #120]
  426358:	mov	x0, x19
  42635c:	bl	401980 <sprintf@plt>
  426360:	mov	x1, x22
  426364:	mov	x0, x19
  426368:	blr	x23
  42636c:	cbnz	w0, 4265e0 <ferror@plt+0x248a0>
  426370:	mov	x3, x20
  426374:	mov	x2, x21
  426378:	adrp	x26, 469000 <warn@@Base+0x2fa24>
  42637c:	add	x26, x26, #0xbe4
  426380:	mov	x1, x26
  426384:	mov	x0, x19
  426388:	bl	401980 <sprintf@plt>
  42638c:	mov	x1, x22
  426390:	mov	x0, x19
  426394:	blr	x23
  426398:	cbnz	w0, 4265e0 <ferror@plt+0x248a0>
  42639c:	adrp	x25, 469000 <warn@@Base+0x2fa24>
  4263a0:	add	x25, x25, #0xbf0
  4263a4:	mov	x3, x20
  4263a8:	mov	x2, x25
  4263ac:	adrp	x24, 469000 <warn@@Base+0x2fa24>
  4263b0:	add	x24, x24, #0xc02
  4263b4:	mov	x1, x24
  4263b8:	mov	x0, x19
  4263bc:	bl	401980 <sprintf@plt>
  4263c0:	mov	x1, x22
  4263c4:	mov	x0, x19
  4263c8:	blr	x23
  4263cc:	cbnz	w0, 4265e0 <ferror@plt+0x248a0>
  4263d0:	mov	x4, x20
  4263d4:	mov	x3, x21
  4263d8:	mov	x2, x25
  4263dc:	adrp	x27, 469000 <warn@@Base+0x2fa24>
  4263e0:	add	x27, x27, #0xbff
  4263e4:	mov	x0, x19
  4263e8:	mov	x1, x27
  4263ec:	bl	401980 <sprintf@plt>
  4263f0:	mov	x1, x22
  4263f4:	mov	x0, x19
  4263f8:	blr	x23
  4263fc:	cbnz	w0, 4265e0 <ferror@plt+0x248a0>
  426400:	adrp	x28, 469000 <warn@@Base+0x2fa24>
  426404:	add	x28, x28, #0xc08
  426408:	mov	x3, x20
  42640c:	mov	x2, x28
  426410:	mov	x1, x24
  426414:	mov	x0, x19
  426418:	bl	401980 <sprintf@plt>
  42641c:	mov	x1, x22
  426420:	mov	x0, x19
  426424:	blr	x23
  426428:	cbnz	w0, 4265e0 <ferror@plt+0x248a0>
  42642c:	mov	x0, x19
  426430:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  426434:	add	x1, x1, #0xbf4
  426438:	bl	401c40 <strcpy@plt>
  42643c:	mov	x0, x19
  426440:	adrp	x1, 447000 <warn@@Base+0xda24>
  426444:	add	x1, x1, #0x4d0
  426448:	bl	401a80 <strcat@plt>
  42644c:	mov	x1, x20
  426450:	mov	x0, x19
  426454:	bl	401a80 <strcat@plt>
  426458:	mov	x1, x22
  42645c:	mov	x0, x19
  426460:	blr	x23
  426464:	cbnz	w0, 4265e0 <ferror@plt+0x248a0>
  426468:	mov	w2, #0x5                   	// #5
  42646c:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  426470:	mov	x0, #0x0                   	// #0
  426474:	add	x1, x1, #0xc1b
  426478:	bl	401c70 <dcgettext@plt>
  42647c:	adrp	x22, 469000 <warn@@Base+0x2fa24>
  426480:	mov	x1, x20
  426484:	bl	4395dc <warn@@Base>
  426488:	add	x22, x22, #0xc44
  42648c:	mov	w2, #0x5                   	// #5
  426490:	mov	x1, x22
  426494:	mov	x0, #0x0                   	// #0
  426498:	bl	401c70 <dcgettext@plt>
  42649c:	mov	x1, x19
  4264a0:	bl	4395dc <warn@@Base>
  4264a4:	mov	x3, x20
  4264a8:	mov	x2, x28
  4264ac:	mov	x1, x24
  4264b0:	mov	x0, x19
  4264b4:	bl	401980 <sprintf@plt>
  4264b8:	mov	w2, #0x5                   	// #5
  4264bc:	mov	x1, x22
  4264c0:	mov	x0, #0x0                   	// #0
  4264c4:	bl	401c70 <dcgettext@plt>
  4264c8:	mov	x1, x19
  4264cc:	bl	4395dc <warn@@Base>
  4264d0:	mov	x4, x20
  4264d4:	mov	x3, x21
  4264d8:	mov	x2, x25
  4264dc:	mov	x1, x27
  4264e0:	mov	x0, x19
  4264e4:	bl	401980 <sprintf@plt>
  4264e8:	mov	w2, #0x5                   	// #5
  4264ec:	mov	x1, x22
  4264f0:	mov	x0, #0x0                   	// #0
  4264f4:	bl	401c70 <dcgettext@plt>
  4264f8:	mov	x1, x19
  4264fc:	bl	4395dc <warn@@Base>
  426500:	mov	x3, x20
  426504:	mov	x2, x25
  426508:	mov	x1, x24
  42650c:	mov	x0, x19
  426510:	bl	401980 <sprintf@plt>
  426514:	mov	w2, #0x5                   	// #5
  426518:	mov	x1, x22
  42651c:	mov	x0, #0x0                   	// #0
  426520:	bl	401c70 <dcgettext@plt>
  426524:	mov	x1, x19
  426528:	bl	4395dc <warn@@Base>
  42652c:	mov	x3, x20
  426530:	mov	x2, x21
  426534:	mov	x1, x26
  426538:	mov	x0, x19
  42653c:	bl	401980 <sprintf@plt>
  426540:	mov	w2, #0x5                   	// #5
  426544:	mov	x1, x22
  426548:	mov	x0, #0x0                   	// #0
  42654c:	bl	401c70 <dcgettext@plt>
  426550:	mov	x1, x19
  426554:	bl	4395dc <warn@@Base>
  426558:	ldr	x1, [sp, #120]
  42655c:	mov	x3, x20
  426560:	mov	x2, x21
  426564:	mov	x0, x19
  426568:	bl	401980 <sprintf@plt>
  42656c:	mov	w2, #0x5                   	// #5
  426570:	mov	x1, x22
  426574:	mov	x0, #0x0                   	// #0
  426578:	bl	401c70 <dcgettext@plt>
  42657c:	mov	x1, x19
  426580:	bl	4395dc <warn@@Base>
  426584:	ldr	x1, [sp, #112]
  426588:	mov	x2, x20
  42658c:	mov	x0, x19
  426590:	bl	401980 <sprintf@plt>
  426594:	mov	w2, #0x5                   	// #5
  426598:	mov	x1, x22
  42659c:	mov	x0, #0x0                   	// #0
  4265a0:	bl	401c70 <dcgettext@plt>
  4265a4:	mov	x1, x19
  4265a8:	bl	4395dc <warn@@Base>
  4265ac:	mov	x1, x20
  4265b0:	mov	x0, x19
  4265b4:	bl	401c40 <strcpy@plt>
  4265b8:	mov	w2, #0x5                   	// #5
  4265bc:	mov	x1, x22
  4265c0:	mov	x0, #0x0                   	// #0
  4265c4:	bl	401c70 <dcgettext@plt>
  4265c8:	mov	x1, x19
  4265cc:	bl	4395dc <warn@@Base>
  4265d0:	mov	x0, x21
  4265d4:	bl	401bd0 <free@plt>
  4265d8:	mov	x0, x19
  4265dc:	b	4262f0 <ferror@plt+0x245b0>
  4265e0:	mov	x0, x21
  4265e4:	bl	401bd0 <free@plt>
  4265e8:	mov	x0, x19
  4265ec:	bl	422b94 <ferror@plt+0x20e54>
  4265f0:	mov	w2, #0x5                   	// #5
  4265f4:	mov	x20, x0
  4265f8:	cbnz	x0, 42661c <ferror@plt+0x248dc>
  4265fc:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  426600:	add	x1, x1, #0xc4f
  426604:	bl	401c70 <dcgettext@plt>
  426608:	mov	x1, x19
  42660c:	bl	4395dc <warn@@Base>
  426610:	mov	x0, x19
  426614:	bl	401bd0 <free@plt>
  426618:	b	426270 <ferror@plt+0x24530>
  42661c:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  426620:	mov	x0, #0x0                   	// #0
  426624:	add	x1, x1, #0xc77
  426628:	bl	401c70 <dcgettext@plt>
  42662c:	ldr	x1, [sp, #104]
  426630:	mov	x2, x19
  426634:	bl	401cc0 <printf@plt>
  426638:	mov	x0, #0x18                  	// #24
  42663c:	bl	43cf40 <warn@@Base+0x3964>
  426640:	adrp	x1, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  426644:	add	x1, x1, #0x6a0
  426648:	stp	x20, x19, [x0]
  42664c:	ldr	x2, [x1, #1224]
  426650:	str	x2, [x0, #16]
  426654:	str	x0, [x1, #1224]
  426658:	b	426270 <ferror@plt+0x24530>
  42665c:	stp	x29, x30, [sp, #-80]!
  426660:	mov	x29, sp
  426664:	stp	x19, x20, [sp, #16]
  426668:	mov	x20, x0
  42666c:	stp	x21, x22, [sp, #32]
  426670:	stp	x23, x24, [sp, #48]
  426674:	mov	x23, x1
  426678:	str	x25, [sp, #64]
  42667c:	bl	422b94 <ferror@plt+0x20e54>
  426680:	cbz	x0, 426724 <ferror@plt+0x249e4>
  426684:	mov	x21, x0
  426688:	adrp	x1, 468000 <warn@@Base+0x2ea24>
  42668c:	mov	x0, x20
  426690:	add	x1, x1, #0xc48
  426694:	mov	x19, #0x0                   	// #0
  426698:	bl	401a20 <fopen@plt>
  42669c:	mov	x22, x0
  4266a0:	cbz	x0, 426700 <ferror@plt+0x249c0>
  4266a4:	adrp	x25, 46f000 <warn@@Base+0x35a24>
  4266a8:	add	x25, x25, #0xb08
  4266ac:	adrp	x24, 48e000 <stdout@@GLIBC_2.17+0x2bf0>
  4266b0:	add	x25, x25, #0x208
  4266b4:	add	x24, x24, #0x220
  4266b8:	mov	x3, x22
  4266bc:	mov	x0, x24
  4266c0:	mov	x2, #0x2000                	// #8192
  4266c4:	mov	x1, #0x1                   	// #1
  4266c8:	bl	401bc0 <fread@plt>
  4266cc:	mov	x4, x0
  4266d0:	cbnz	x0, 426740 <ferror@plt+0x24a00>
  4266d4:	mov	x0, x22
  4266d8:	bl	401a10 <fclose@plt>
  4266dc:	ldr	x0, [x23]
  4266e0:	cmp	x0, x19
  4266e4:	b.eq	426778 <ferror@plt+0x24a38>  // b.none
  4266e8:	mov	x0, x21
  4266ec:	bl	422b90 <ferror@plt+0x20e50>
  4266f0:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  4266f4:	mov	w2, #0x5                   	// #5
  4266f8:	add	x1, x1, #0xccf
  4266fc:	b	426714 <ferror@plt+0x249d4>
  426700:	mov	x0, x21
  426704:	bl	422b90 <ferror@plt+0x20e50>
  426708:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  42670c:	add	x1, x1, #0xca0
  426710:	mov	w2, #0x5                   	// #5
  426714:	mov	x0, #0x0                   	// #0
  426718:	bl	401c70 <dcgettext@plt>
  42671c:	mov	x1, x20
  426720:	bl	4395dc <warn@@Base>
  426724:	mov	w0, #0x0                   	// #0
  426728:	ldp	x19, x20, [sp, #16]
  42672c:	ldp	x21, x22, [sp, #32]
  426730:	ldp	x23, x24, [sp, #48]
  426734:	ldr	x25, [sp, #64]
  426738:	ldp	x29, x30, [sp], #80
  42673c:	ret
  426740:	eor	x2, x19, #0xffffffff
  426744:	add	x4, x4, x24
  426748:	mov	x1, x24
  42674c:	cmp	x4, x1
  426750:	b.hi	426760 <ferror@plt+0x24a20>  // b.pmore
  426754:	mvn	x2, x2
  426758:	and	x19, x2, #0xffffffff
  42675c:	b	4266b8 <ferror@plt+0x24978>
  426760:	ldrb	w0, [x1], #1
  426764:	eor	x0, x0, x2
  426768:	and	x0, x0, #0xff
  42676c:	ldr	x0, [x25, x0, lsl #3]
  426770:	eor	x2, x0, x2, lsr #8
  426774:	b	42674c <ferror@plt+0x24a0c>
  426778:	mov	w0, #0x1                   	// #1
  42677c:	b	426728 <ferror@plt+0x249e8>
  426780:	stp	x29, x30, [sp, #-32]!
  426784:	mov	w3, w0
  426788:	mov	x1, #0xf                   	// #15
  42678c:	mov	x29, sp
  426790:	str	x19, [sp, #16]
  426794:	adrp	x19, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  426798:	add	x19, x19, #0x6a0
  42679c:	adrp	x2, 46d000 <warn@@Base+0x33a24>
  4267a0:	add	x19, x19, #0x5fc
  4267a4:	add	x2, x2, #0xd3
  4267a8:	mov	x0, x19
  4267ac:	bl	4019e0 <snprintf@plt>
  4267b0:	mov	x2, x19
  4267b4:	mov	w1, #0x8                   	// #8
  4267b8:	ldr	x19, [sp, #16]
  4267bc:	adrp	x0, 46e000 <warn@@Base+0x34a24>
  4267c0:	ldp	x29, x30, [sp], #32
  4267c4:	add	x0, x0, #0x1c8
  4267c8:	b	401cc0 <printf@plt>
  4267cc:	stp	x29, x30, [sp, #-32]!
  4267d0:	mov	w2, #0x5                   	// #5
  4267d4:	mov	x29, sp
  4267d8:	str	x19, [sp, #16]
  4267dc:	mov	x19, x0
  4267e0:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  4267e4:	ldr	w0, [x0, #580]
  4267e8:	cbz	w0, 426814 <ferror@plt+0x24ad4>
  4267ec:	ldr	x0, [x19, #24]
  4267f0:	cbz	x0, 426814 <ferror@plt+0x24ad4>
  4267f4:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  4267f8:	mov	x0, #0x0                   	// #0
  4267fc:	add	x1, x1, #0xd15
  426800:	bl	401c70 <dcgettext@plt>
  426804:	ldp	x1, x2, [x19, #16]
  426808:	ldr	x19, [sp, #16]
  42680c:	ldp	x29, x30, [sp], #32
  426810:	b	401cc0 <printf@plt>
  426814:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  426818:	mov	x0, #0x0                   	// #0
  42681c:	add	x1, x1, #0xd44
  426820:	bl	401c70 <dcgettext@plt>
  426824:	ldr	x1, [x19, #16]
  426828:	ldr	x19, [sp, #16]
  42682c:	ldp	x29, x30, [sp], #32
  426830:	b	401cc0 <printf@plt>
  426834:	stp	x29, x30, [sp, #-64]!
  426838:	mov	x29, sp
  42683c:	stp	x19, x20, [sp, #16]
  426840:	mov	x20, x0
  426844:	stp	x21, x22, [sp, #32]
  426848:	str	x23, [sp, #48]
  42684c:	bl	4267cc <ferror@plt+0x24a8c>
  426850:	ldr	x21, [x20, #48]
  426854:	ldr	x23, [x20, #32]
  426858:	mov	x1, x21
  42685c:	mov	x0, x23
  426860:	bl	401940 <strnlen@plt>
  426864:	cmp	x21, w0, uxtw
  426868:	b.ne	42688c <ferror@plt+0x24b4c>  // b.any
  42686c:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  426870:	add	x1, x1, #0xd62
  426874:	mov	w2, #0x5                   	// #5
  426878:	mov	x0, #0x0                   	// #0
  42687c:	bl	401c70 <dcgettext@plt>
  426880:	bl	4395dc <warn@@Base>
  426884:	mov	w21, #0x0                   	// #0
  426888:	b	4268fc <ferror@plt+0x24bbc>
  42688c:	mov	w2, #0x5                   	// #5
  426890:	mov	x19, x0
  426894:	and	x22, x0, #0xffffffff
  426898:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  42689c:	mov	x0, #0x0                   	// #0
  4268a0:	add	x1, x1, #0xd8d
  4268a4:	bl	401c70 <dcgettext@plt>
  4268a8:	mov	x1, x23
  4268ac:	bl	401cc0 <printf@plt>
  4268b0:	ldr	x0, [x20, #16]
  4268b4:	mov	x2, #0xe                   	// #14
  4268b8:	adrp	x1, 442000 <warn@@Base+0x8a24>
  4268bc:	add	x1, x1, #0x85
  4268c0:	bl	401a50 <strncmp@plt>
  4268c4:	mov	w21, w0
  4268c8:	ldr	x0, [x20, #48]
  4268cc:	cbnz	w21, 426978 <ferror@plt+0x24c38>
  4268d0:	add	w19, w19, #0x4
  4268d4:	and	w19, w19, #0xfffffffc
  4268d8:	add	w22, w19, #0x4
  4268dc:	cmp	x0, w22, uxtw
  4268e0:	b.cs	426914 <ferror@plt+0x24bd4>  // b.hs, b.nlast
  4268e4:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  4268e8:	add	x1, x1, #0xdad
  4268ec:	mov	w2, #0x5                   	// #5
  4268f0:	mov	x0, #0x0                   	// #0
  4268f4:	bl	401c70 <dcgettext@plt>
  4268f8:	bl	4395dc <warn@@Base>
  4268fc:	mov	w0, w21
  426900:	ldp	x19, x20, [sp, #16]
  426904:	ldp	x21, x22, [sp, #32]
  426908:	ldr	x23, [sp, #48]
  42690c:	ldp	x29, x30, [sp], #64
  426910:	ret
  426914:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  426918:	mov	w1, #0x4                   	// #4
  42691c:	ldr	x2, [x0, #648]
  426920:	add	x0, x23, w19, uxtw
  426924:	blr	x2
  426928:	mov	x19, x0
  42692c:	mov	w2, #0x5                   	// #5
  426930:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  426934:	mov	x0, #0x0                   	// #0
  426938:	add	x1, x1, #0xdcb
  42693c:	bl	401c70 <dcgettext@plt>
  426940:	mov	w1, w19
  426944:	bl	401cc0 <printf@plt>
  426948:	ldr	x0, [x20, #48]
  42694c:	cmp	x22, x0
  426950:	b.cs	4269e4 <ferror@plt+0x24ca4>  // b.hs, b.nlast
  426954:	mov	w2, #0x5                   	// #5
  426958:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  42695c:	mov	x0, #0x0                   	// #0
  426960:	add	x1, x1, #0xddd
  426964:	bl	401c70 <dcgettext@plt>
  426968:	ldr	x1, [x20, #48]
  42696c:	sub	x1, x1, x22
  426970:	bl	4395dc <warn@@Base>
  426974:	b	4268fc <ferror@plt+0x24bbc>
  426978:	add	w19, w19, #0x1
  42697c:	sub	x19, x0, x19
  426980:	cmp	x19, #0x13
  426984:	b.hi	4269a8 <ferror@plt+0x24c68>  // b.pmore
  426988:	mov	w2, #0x5                   	// #5
  42698c:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  426990:	mov	x0, #0x0                   	// #0
  426994:	add	x1, x1, #0xe18
  426998:	bl	401c70 <dcgettext@plt>
  42699c:	mov	x1, x19
  4269a0:	bl	4395dc <warn@@Base>
  4269a4:	b	426884 <ferror@plt+0x24b44>
  4269a8:	mov	w2, #0x5                   	// #5
  4269ac:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  4269b0:	mov	x0, #0x0                   	// #0
  4269b4:	add	x1, x1, #0xe3c
  4269b8:	ldr	x20, [x20, #32]
  4269bc:	bl	401c70 <dcgettext@plt>
  4269c0:	mov	x1, x19
  4269c4:	bl	401cc0 <printf@plt>
  4269c8:	add	x1, x22, #0x1
  4269cc:	mov	x2, x19
  4269d0:	add	x1, x20, x1
  4269d4:	sxtw	x0, w0
  4269d8:	bl	42610c <ferror@plt+0x243cc>
  4269dc:	mov	w0, #0xa                   	// #10
  4269e0:	bl	401cf0 <putchar@plt>
  4269e4:	mov	w0, #0xa                   	// #10
  4269e8:	mov	w21, #0x1                   	// #1
  4269ec:	bl	401cf0 <putchar@plt>
  4269f0:	b	4268fc <ferror@plt+0x24bbc>
  4269f4:	stp	x29, x30, [sp, #-96]!
  4269f8:	mov	x29, sp
  4269fc:	stp	x19, x20, [sp, #16]
  426a00:	mov	x20, x0
  426a04:	ldr	x19, [x0, #48]
  426a08:	stp	x21, x22, [sp, #32]
  426a0c:	stp	x23, x24, [sp, #48]
  426a10:	stp	x25, x26, [sp, #64]
  426a14:	stp	x27, x28, [sp, #80]
  426a18:	cbnz	x19, 426a58 <ferror@plt+0x24d18>
  426a1c:	mov	w2, #0x5                   	// #5
  426a20:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  426a24:	mov	x0, #0x0                   	// #0
  426a28:	add	x1, x1, #0x9f5
  426a2c:	bl	401c70 <dcgettext@plt>
  426a30:	ldr	x1, [x20, #16]
  426a34:	bl	401cc0 <printf@plt>
  426a38:	mov	w0, #0x0                   	// #0
  426a3c:	ldp	x19, x20, [sp, #16]
  426a40:	ldp	x21, x22, [sp, #32]
  426a44:	ldp	x23, x24, [sp, #48]
  426a48:	ldp	x25, x26, [sp, #64]
  426a4c:	ldp	x27, x28, [sp, #80]
  426a50:	ldp	x29, x30, [sp], #96
  426a54:	ret
  426a58:	adrp	x23, 440000 <warn@@Base+0x6a24>
  426a5c:	adrp	x24, 442000 <warn@@Base+0x8a24>
  426a60:	add	x23, x23, #0x44d
  426a64:	add	x24, x24, #0x6ab
  426a68:	ldp	x21, x22, [x0, #32]
  426a6c:	bl	4267cc <ferror@plt+0x24a8c>
  426a70:	cmp	x19, #0x10
  426a74:	mov	x0, #0x10                  	// #16
  426a78:	csel	x20, x19, x0, ls  // ls = plast
  426a7c:	adrp	x25, 440000 <warn@@Base+0x6a24>
  426a80:	mov	w27, w20
  426a84:	add	x25, x25, #0x459
  426a88:	mov	x28, #0x0                   	// #0
  426a8c:	mov	x1, x22
  426a90:	mov	x0, x23
  426a94:	bl	401cc0 <printf@plt>
  426a98:	mov	w26, w28
  426a9c:	cmp	w27, w28
  426aa0:	b.le	426b1c <ferror@plt+0x24ddc>
  426aa4:	ldrb	w1, [x21, x28]
  426aa8:	mov	x0, x25
  426aac:	bl	401cc0 <printf@plt>
  426ab0:	and	w26, w26, #0x3
  426ab4:	cmp	w26, #0x3
  426ab8:	b.ne	426ac4 <ferror@plt+0x24d84>  // b.any
  426abc:	mov	w0, #0x20                  	// #32
  426ac0:	bl	401cf0 <putchar@plt>
  426ac4:	add	x28, x28, #0x1
  426ac8:	cmp	x28, #0x10
  426acc:	b.ne	426a98 <ferror@plt+0x24d58>  // b.any
  426ad0:	mov	x25, #0x0                   	// #0
  426ad4:	ldrb	w0, [x21, x25]
  426ad8:	sub	w1, w0, #0x20
  426adc:	cmp	w1, #0x5f
  426ae0:	b.hi	426b28 <ferror@plt+0x24de8>  // b.pmore
  426ae4:	add	x25, x25, #0x1
  426ae8:	bl	401cf0 <putchar@plt>
  426aec:	cmp	w27, w25
  426af0:	b.gt	426ad4 <ferror@plt+0x24d94>
  426af4:	mov	w0, #0xa                   	// #10
  426af8:	bl	401cf0 <putchar@plt>
  426afc:	add	x21, x21, x20
  426b00:	add	x22, x22, x20
  426b04:	subs	x19, x19, x20
  426b08:	b.ne	426a70 <ferror@plt+0x24d30>  // b.any
  426b0c:	mov	w0, #0xa                   	// #10
  426b10:	bl	401cf0 <putchar@plt>
  426b14:	mov	w0, #0x1                   	// #1
  426b18:	b	426a3c <ferror@plt+0x24cfc>
  426b1c:	mov	x0, x24
  426b20:	bl	401cc0 <printf@plt>
  426b24:	b	426ab0 <ferror@plt+0x24d70>
  426b28:	mov	w0, #0x2e                  	// #46
  426b2c:	b	426ae4 <ferror@plt+0x24da4>
  426b30:	stp	x29, x30, [sp, #-160]!
  426b34:	mov	x29, sp
  426b38:	stp	x19, x20, [sp, #16]
  426b3c:	mov	x20, x0
  426b40:	stp	x21, x22, [sp, #32]
  426b44:	stp	x23, x24, [sp, #48]
  426b48:	stp	x25, x26, [sp, #64]
  426b4c:	stp	x27, x28, [sp, #80]
  426b50:	ldr	x19, [x0, #32]
  426b54:	bl	4267cc <ferror@plt+0x24a8c>
  426b58:	ldr	x0, [x20, #48]
  426b5c:	cmp	x0, #0x17
  426b60:	b.hi	426b80 <ferror@plt+0x24e40>  // b.pmore
  426b64:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  426b68:	add	x1, x1, #0xe55
  426b6c:	mov	w2, #0x5                   	// #5
  426b70:	mov	x0, #0x0                   	// #0
  426b74:	bl	401c70 <dcgettext@plt>
  426b78:	ldr	x1, [x20, #16]
  426b7c:	b	426bd4 <ferror@plt+0x24e94>
  426b80:	mov	w1, #0x4                   	// #4
  426b84:	mov	x0, x19
  426b88:	bl	4397d0 <warn@@Base+0x1f4>
  426b8c:	mov	x21, x0
  426b90:	mov	w2, #0x5                   	// #5
  426b94:	and	x22, x21, #0xffffffff
  426b98:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  426b9c:	mov	x0, #0x0                   	// #0
  426ba0:	add	x1, x1, #0xe7a
  426ba4:	bl	401c70 <dcgettext@plt>
  426ba8:	mov	x1, x22
  426bac:	bl	401cc0 <printf@plt>
  426bb0:	sub	w0, w21, #0x3
  426bb4:	cmp	w0, #0x5
  426bb8:	b.ls	426bf8 <ferror@plt+0x24eb8>  // b.plast
  426bbc:	mov	w2, #0x5                   	// #5
  426bc0:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  426bc4:	mov	x0, #0x0                   	// #0
  426bc8:	add	x1, x1, #0xe87
  426bcc:	bl	401c70 <dcgettext@plt>
  426bd0:	mov	x1, x22
  426bd4:	bl	4395dc <warn@@Base>
  426bd8:	mov	w0, #0x0                   	// #0
  426bdc:	ldp	x19, x20, [sp, #16]
  426be0:	ldp	x21, x22, [sp, #32]
  426be4:	ldp	x23, x24, [sp, #48]
  426be8:	ldp	x25, x26, [sp, #64]
  426bec:	ldp	x27, x28, [sp, #80]
  426bf0:	ldp	x29, x30, [sp], #160
  426bf4:	ret
  426bf8:	cmp	w21, #0x3
  426bfc:	b.ne	426c64 <ferror@plt+0x24f24>  // b.any
  426c00:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  426c04:	add	x1, x1, #0xea1
  426c08:	mov	w2, #0x5                   	// #5
  426c0c:	mov	x0, #0x0                   	// #0
  426c10:	bl	401c70 <dcgettext@plt>
  426c14:	bl	4395dc <warn@@Base>
  426c18:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  426c1c:	add	x1, x1, #0xed4
  426c20:	mov	w2, #0x5                   	// #5
  426c24:	mov	x0, #0x0                   	// #0
  426c28:	bl	401c70 <dcgettext@plt>
  426c2c:	bl	4395dc <warn@@Base>
  426c30:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  426c34:	add	x1, x1, #0xf0a
  426c38:	mov	w2, #0x5                   	// #5
  426c3c:	mov	x0, #0x0                   	// #0
  426c40:	bl	401c70 <dcgettext@plt>
  426c44:	bl	4395dc <warn@@Base>
  426c48:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  426c4c:	add	x1, x1, #0xf39
  426c50:	mov	w2, #0x5                   	// #5
  426c54:	mov	x0, #0x0                   	// #0
  426c58:	bl	401c70 <dcgettext@plt>
  426c5c:	bl	4395dc <warn@@Base>
  426c60:	b	426c7c <ferror@plt+0x24f3c>
  426c64:	cmp	w21, #0x4
  426c68:	b.eq	426c18 <ferror@plt+0x24ed8>  // b.none
  426c6c:	cmp	w21, #0x5
  426c70:	b.eq	426c30 <ferror@plt+0x24ef0>  // b.none
  426c74:	cmp	w21, #0x6
  426c78:	b.eq	426c48 <ferror@plt+0x24f08>  // b.none
  426c7c:	mov	w1, #0x4                   	// #4
  426c80:	add	x0, x19, #0x4
  426c84:	bl	4397d0 <warn@@Base+0x1f4>
  426c88:	mov	x22, x0
  426c8c:	mov	w1, #0x4                   	// #4
  426c90:	add	x0, x19, #0x8
  426c94:	bl	4397d0 <warn@@Base+0x1f4>
  426c98:	mov	x25, x0
  426c9c:	mov	w1, #0x4                   	// #4
  426ca0:	add	x0, x19, #0xc
  426ca4:	bl	4397d0 <warn@@Base+0x1f4>
  426ca8:	mov	x21, x0
  426cac:	mov	w1, #0x4                   	// #4
  426cb0:	add	x0, x19, #0x10
  426cb4:	bl	4397d0 <warn@@Base+0x1f4>
  426cb8:	mov	x24, x0
  426cbc:	mov	w1, #0x4                   	// #4
  426cc0:	add	x0, x19, #0x14
  426cc4:	bl	4397d0 <warn@@Base+0x1f4>
  426cc8:	mov	x23, x0
  426ccc:	ldr	x0, [x20, #48]
  426cd0:	and	x27, x22, #0xffffffff
  426cd4:	cmp	x0, w22, uxtw
  426cd8:	b.cc	426d18 <ferror@plt+0x24fd8>  // b.lo, b.ul, b.last
  426cdc:	and	x1, x25, #0xffffffff
  426ce0:	str	x1, [sp, #104]
  426ce4:	cmp	x0, w25, uxtw
  426ce8:	b.cc	426d18 <ferror@plt+0x24fd8>  // b.lo, b.ul, b.last
  426cec:	and	x26, x21, #0xffffffff
  426cf0:	cmp	x0, w21, uxtw
  426cf4:	b.cc	426d18 <ferror@plt+0x24fd8>  // b.lo, b.ul, b.last
  426cf8:	and	x1, x24, #0xffffffff
  426cfc:	str	x1, [sp, #112]
  426d00:	cmp	x0, w24, uxtw
  426d04:	b.cc	426d18 <ferror@plt+0x24fd8>  // b.lo, b.ul, b.last
  426d08:	and	x1, x23, #0xffffffff
  426d0c:	str	x1, [sp, #120]
  426d10:	cmp	x0, w23, uxtw
  426d14:	b.cs	426d28 <ferror@plt+0x24fe8>  // b.hs, b.nlast
  426d18:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  426d1c:	mov	w2, #0x5                   	// #5
  426d20:	add	x1, x1, #0xf68
  426d24:	b	426b70 <ferror@plt+0x24e30>
  426d28:	cmp	w22, w25
  426d2c:	b.ls	426d54 <ferror@plt+0x25014>  // b.plast
  426d30:	mov	w2, #0x5                   	// #5
  426d34:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  426d38:	mov	x0, #0x0                   	// #0
  426d3c:	add	x1, x1, #0xf8b
  426d40:	bl	401c70 <dcgettext@plt>
  426d44:	mov	w2, w22
  426d48:	mov	w1, w25
  426d4c:	bl	4395dc <warn@@Base>
  426d50:	b	426bd8 <ferror@plt+0x24e98>
  426d54:	cmp	w25, w21
  426d58:	b.ls	426d7c <ferror@plt+0x2503c>  // b.plast
  426d5c:	mov	w2, #0x5                   	// #5
  426d60:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  426d64:	mov	x0, #0x0                   	// #0
  426d68:	add	x1, x1, #0xfb7
  426d6c:	bl	401c70 <dcgettext@plt>
  426d70:	mov	w2, w25
  426d74:	mov	w1, w21
  426d78:	b	426d4c <ferror@plt+0x2500c>
  426d7c:	cmp	w21, w24
  426d80:	b.ls	426da4 <ferror@plt+0x25064>  // b.plast
  426d84:	mov	w2, #0x5                   	// #5
  426d88:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  426d8c:	mov	x0, #0x0                   	// #0
  426d90:	add	x1, x1, #0xfee
  426d94:	bl	401c70 <dcgettext@plt>
  426d98:	mov	w2, w21
  426d9c:	mov	w1, w24
  426da0:	b	426d4c <ferror@plt+0x2500c>
  426da4:	str	w23, [sp, #152]
  426da8:	sub	w28, w24, w21
  426dac:	cmp	w24, w23
  426db0:	b.ls	426dd4 <ferror@plt+0x25094>  // b.plast
  426db4:	mov	w2, #0x5                   	// #5
  426db8:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  426dbc:	mov	x0, #0x0                   	// #0
  426dc0:	add	x1, x1, #0x2f
  426dc4:	bl	401c70 <dcgettext@plt>
  426dc8:	mov	w2, w24
  426dcc:	mov	w1, w23
  426dd0:	b	426d4c <ferror@plt+0x2500c>
  426dd4:	ldr	x1, [x20, #32]
  426dd8:	add	x26, x19, x26
  426ddc:	add	x2, x26, w28, uxtw
  426de0:	add	x0, x1, x0
  426de4:	cmp	x2, x0
  426de8:	b.ls	426e08 <ferror@plt+0x250c8>  // b.plast
  426dec:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  426df0:	add	x1, x1, #0x70
  426df4:	mov	w2, #0x5                   	// #5
  426df8:	mov	x0, #0x0                   	// #0
  426dfc:	bl	401c70 <dcgettext@plt>
  426e00:	bl	4395dc <warn@@Base>
  426e04:	b	426bd8 <ferror@plt+0x24e98>
  426e08:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  426e0c:	add	x1, x1, #0x9e
  426e10:	mov	w2, #0x5                   	// #5
  426e14:	add	x0, x19, x27
  426e18:	sub	w22, w25, w22
  426e1c:	str	x0, [sp, #96]
  426e20:	mov	x0, #0x0                   	// #0
  426e24:	bl	401c70 <dcgettext@plt>
  426e28:	bl	401cc0 <printf@plt>
  426e2c:	mov	w27, #0x0                   	// #0
  426e30:	lsr	w6, w22, #3
  426e34:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  426e38:	add	x0, x0, #0xaa
  426e3c:	str	x0, [sp, #128]
  426e40:	cmp	w27, w6
  426e44:	b.cc	426f20 <ferror@plt+0x251e0>  // b.lo, b.ul, b.last
  426e48:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  426e4c:	add	x1, x1, #0xbf
  426e50:	ldr	x0, [sp, #104]
  426e54:	mov	w2, #0x5                   	// #5
  426e58:	sub	w21, w21, w25
  426e5c:	adrp	x25, 46a000 <warn@@Base+0x30a24>
  426e60:	add	x27, x19, x0
  426e64:	mov	x0, #0x0                   	// #0
  426e68:	bl	401c70 <dcgettext@plt>
  426e6c:	bl	401cc0 <printf@plt>
  426e70:	lsr	w4, w21, #3
  426e74:	add	x0, x25, #0xcb
  426e78:	mov	w21, #0x0                   	// #0
  426e7c:	str	x0, [sp, #96]
  426e80:	cmp	w21, w4
  426e84:	b.cc	426f98 <ferror@plt+0x25258>  // b.lo, b.ul, b.last
  426e88:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  426e8c:	add	x1, x1, #0xde
  426e90:	mov	w2, #0x5                   	// #5
  426e94:	mov	x0, #0x0                   	// #0
  426e98:	bl	401c70 <dcgettext@plt>
  426e9c:	adrp	x25, 442000 <warn@@Base+0x8a24>
  426ea0:	bl	401cc0 <printf@plt>
  426ea4:	add	x25, x25, #0x59c
  426ea8:	sub	w4, w28, #0x14
  426eac:	mov	w27, #0x0                   	// #0
  426eb0:	cmp	w27, w28
  426eb4:	b.cs	426ec0 <ferror@plt+0x25180>  // b.hs, b.nlast
  426eb8:	cmp	w4, w27
  426ebc:	b.cs	42702c <ferror@plt+0x252ec>  // b.hs, b.nlast
  426ec0:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  426ec4:	add	x1, x1, #0xef
  426ec8:	ldr	x0, [sp, #120]
  426ecc:	mov	w2, #0x5                   	// #5
  426ed0:	sub	w23, w23, w24
  426ed4:	lsr	w22, w22, #4
  426ed8:	add	x25, x19, x0
  426edc:	mov	x0, #0x0                   	// #0
  426ee0:	bl	401c70 <dcgettext@plt>
  426ee4:	bl	401cc0 <printf@plt>
  426ee8:	ldr	x0, [sp, #112]
  426eec:	add	x19, x19, x0
  426ef0:	lsr	w0, w23, #3
  426ef4:	str	w0, [sp, #104]
  426ef8:	adrp	x0, 46f000 <warn@@Base+0x35a24>
  426efc:	add	x0, x0, #0xb08
  426f00:	mov	w23, #0x0                   	// #0
  426f04:	add	x0, x0, #0xa08
  426f08:	str	x0, [sp, #128]
  426f0c:	ldr	w0, [sp, #104]
  426f10:	cmp	w23, w0
  426f14:	b.cc	4270b8 <ferror@plt+0x25378>  // b.lo, b.ul, b.last
  426f18:	mov	w0, #0x1                   	// #1
  426f1c:	b	426bdc <ferror@plt+0x24e9c>
  426f20:	lsl	w2, w27, #3
  426f24:	mov	w1, #0x8                   	// #8
  426f28:	ldr	x0, [sp, #96]
  426f2c:	str	x2, [sp, #136]
  426f30:	str	w6, [sp, #156]
  426f34:	add	x0, x0, x2
  426f38:	bl	4397d0 <warn@@Base+0x1f4>
  426f3c:	ldr	x2, [sp, #136]
  426f40:	mov	x5, x0
  426f44:	mov	w1, #0x8                   	// #8
  426f48:	str	x5, [sp, #144]
  426f4c:	add	x0, x2, #0x8
  426f50:	ldr	x2, [sp, #96]
  426f54:	add	x0, x2, x0
  426f58:	bl	4397d0 <warn@@Base+0x1f4>
  426f5c:	mov	x3, x0
  426f60:	ldr	x1, [sp, #128]
  426f64:	mov	w2, #0x5                   	// #5
  426f68:	mov	x0, #0x0                   	// #0
  426f6c:	str	x3, [sp, #136]
  426f70:	bl	401c70 <dcgettext@plt>
  426f74:	ldp	x3, x5, [sp, #136]
  426f78:	lsr	w1, w27, #1
  426f7c:	add	w27, w27, #0x2
  426f80:	add	x3, x5, x3
  426f84:	mov	x2, x5
  426f88:	sub	x3, x3, #0x1
  426f8c:	bl	401cc0 <printf@plt>
  426f90:	ldr	w6, [sp, #156]
  426f94:	b	426e40 <ferror@plt+0x25100>
  426f98:	lsl	w25, w21, #3
  426f9c:	mov	w1, #0x8                   	// #8
  426fa0:	add	x0, x27, x25
  426fa4:	str	w4, [sp, #144]
  426fa8:	bl	4397d0 <warn@@Base+0x1f4>
  426fac:	mov	x7, x0
  426fb0:	add	x0, x25, #0x8
  426fb4:	mov	w1, #0x8                   	// #8
  426fb8:	add	x0, x27, x0
  426fbc:	str	x7, [sp, #136]
  426fc0:	bl	4397d0 <warn@@Base+0x1f4>
  426fc4:	mov	x3, x0
  426fc8:	add	x6, x25, #0x10
  426fcc:	mov	w1, #0x8                   	// #8
  426fd0:	add	x0, x27, x6
  426fd4:	str	x3, [sp, #128]
  426fd8:	bl	4397d0 <warn@@Base+0x1f4>
  426fdc:	mov	x6, x0
  426fe0:	ldr	x1, [sp, #96]
  426fe4:	mov	w2, #0x5                   	// #5
  426fe8:	mov	x0, #0x0                   	// #0
  426fec:	str	x6, [sp, #104]
  426ff0:	bl	401c70 <dcgettext@plt>
  426ff4:	mov	w1, #0x3                   	// #3
  426ff8:	ldp	x3, x7, [sp, #128]
  426ffc:	udiv	w1, w21, w1
  427000:	add	w21, w21, #0x3
  427004:	mov	x2, x7
  427008:	bl	401cc0 <printf@plt>
  42700c:	ldr	x6, [sp, #104]
  427010:	mov	w1, #0x8                   	// #8
  427014:	mov	x0, x6
  427018:	bl	42449c <ferror@plt+0x2275c>
  42701c:	mov	w0, #0xa                   	// #10
  427020:	bl	401cf0 <putchar@plt>
  427024:	ldr	w4, [sp, #144]
  427028:	b	426e80 <ferror@plt+0x25140>
  42702c:	add	x0, x26, w27, uxtw
  427030:	mov	w1, #0x8                   	// #8
  427034:	str	w4, [sp, #128]
  427038:	bl	4397d0 <warn@@Base+0x1f4>
  42703c:	mov	x3, x0
  427040:	mov	w21, w27
  427044:	add	x0, x21, #0x8
  427048:	mov	w1, #0x8                   	// #8
  42704c:	add	x0, x26, x0
  427050:	str	x3, [sp, #104]
  427054:	bl	4397d0 <warn@@Base+0x1f4>
  427058:	mov	x2, x0
  42705c:	add	x21, x21, #0x10
  427060:	mov	w1, #0x4                   	// #4
  427064:	add	x0, x26, x21
  427068:	str	x2, [sp, #96]
  42706c:	bl	4397d0 <warn@@Base+0x1f4>
  427070:	mov	x21, x0
  427074:	ldr	x3, [sp, #104]
  427078:	mov	w1, #0x8                   	// #8
  42707c:	add	w27, w27, #0x14
  427080:	mov	x0, x3
  427084:	bl	42449c <ferror@plt+0x2275c>
  427088:	ldr	x2, [sp, #96]
  42708c:	mov	w1, #0x8                   	// #8
  427090:	mov	x0, x2
  427094:	bl	42449c <ferror@plt+0x2275c>
  427098:	mov	w2, #0x5                   	// #5
  42709c:	mov	x1, x25
  4270a0:	mov	x0, #0x0                   	// #0
  4270a4:	bl	401c70 <dcgettext@plt>
  4270a8:	mov	w1, w21
  4270ac:	bl	401cc0 <printf@plt>
  4270b0:	ldr	w4, [sp, #128]
  4270b4:	b	426eb0 <ferror@plt+0x25170>
  4270b8:	mov	w1, #0x4                   	// #4
  4270bc:	mov	x0, x19
  4270c0:	bl	4397d0 <warn@@Base+0x1f4>
  4270c4:	mov	x24, x0
  4270c8:	mov	w1, #0x4                   	// #4
  4270cc:	add	x0, x19, #0x4
  4270d0:	bl	4397d0 <warn@@Base+0x1f4>
  4270d4:	mov	x21, x0
  4270d8:	orr	w0, w0, w24
  4270dc:	cbz	w0, 4271a4 <ferror@plt+0x25464>
  4270e0:	add	x3, x25, w24, uxtw
  4270e4:	cmp	x25, x3
  4270e8:	b.hi	427100 <ferror@plt+0x253c0>  // b.pmore
  4270ec:	ldr	x0, [x20, #32]
  4270f0:	ldr	x2, [x20, #48]
  4270f4:	add	x0, x0, x2
  4270f8:	cmp	x3, x0
  4270fc:	b.cc	4271b0 <ferror@plt+0x25470>  // b.lo, b.ul, b.last
  427100:	mov	w2, #0x5                   	// #5
  427104:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  427108:	mov	x0, #0x0                   	// #0
  42710c:	add	x1, x1, #0xff
  427110:	bl	401c70 <dcgettext@plt>
  427114:	mov	w2, w24
  427118:	mov	w1, w23
  42711c:	bl	401cc0 <printf@plt>
  427120:	mov	w2, #0x5                   	// #5
  427124:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  427128:	mov	x0, #0x0                   	// #0
  42712c:	add	x1, x1, #0x11a
  427130:	bl	401c70 <dcgettext@plt>
  427134:	mov	w2, w23
  427138:	mov	w1, w24
  42713c:	bl	4395dc <warn@@Base>
  427140:	add	x0, x25, w21, uxtw
  427144:	and	x27, x21, #0xffffffff
  427148:	cmp	x25, x0
  42714c:	b.hi	427168 <ferror@plt+0x25428>  // b.pmore
  427150:	ldr	x1, [x20, #48]
  427154:	sub	x2, x1, #0x3
  427158:	ldr	x1, [x20, #32]
  42715c:	add	x1, x1, x2
  427160:	cmp	x0, x1
  427164:	b.cc	4271d0 <ferror@plt+0x25490>  // b.lo, b.ul, b.last
  427168:	mov	w2, #0x5                   	// #5
  42716c:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  427170:	mov	x0, #0x0                   	// #0
  427174:	add	x1, x1, #0x162
  427178:	bl	401c70 <dcgettext@plt>
  42717c:	mov	w1, w21
  427180:	bl	401cc0 <printf@plt>
  427184:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  427188:	add	x1, x1, #0x182
  42718c:	mov	w2, #0x5                   	// #5
  427190:	mov	x0, #0x0                   	// #0
  427194:	bl	401c70 <dcgettext@plt>
  427198:	mov	w2, w23
  42719c:	mov	w1, w21
  4271a0:	bl	4395dc <warn@@Base>
  4271a4:	add	w23, w23, #0x1
  4271a8:	add	x19, x19, #0x8
  4271ac:	b	426f0c <ferror@plt+0x251cc>
  4271b0:	ldr	w0, [sp, #152]
  4271b4:	mov	w1, w23
  4271b8:	sub	w2, w2, w0
  4271bc:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  4271c0:	sub	w2, w2, w24
  4271c4:	add	x0, x0, #0x156
  4271c8:	bl	401cc0 <printf@plt>
  4271cc:	b	427140 <ferror@plt+0x25400>
  4271d0:	mov	w1, #0x4                   	// #4
  4271d4:	add	x27, x27, #0x4
  4271d8:	bl	4397d0 <warn@@Base+0x1f4>
  4271dc:	mov	x21, x0
  4271e0:	lsl	w1, w0, #2
  4271e4:	mov	w28, w0
  4271e8:	lsl	w0, w0, #2
  4271ec:	cmp	w1, w21
  4271f0:	add	x0, x0, x27
  4271f4:	add	x0, x25, x0
  4271f8:	b.cc	427218 <ferror@plt+0x254d8>  // b.lo, b.ul, b.last
  4271fc:	ldr	x1, [x20, #32]
  427200:	ldr	x2, [x20, #48]
  427204:	add	x1, x1, x2
  427208:	cmp	x0, x1
  42720c:	b.cs	427218 <ferror@plt+0x254d8>  // b.hs, b.nlast
  427210:	cmp	x25, x0
  427214:	b.ls	427238 <ferror@plt+0x254f8>  // b.plast
  427218:	mov	w1, w21
  42721c:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  427220:	add	x0, x0, #0x1c3
  427224:	bl	401cc0 <printf@plt>
  427228:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  42722c:	mov	w2, #0x5                   	// #5
  427230:	add	x1, x1, #0x1e0
  427234:	b	427190 <ferror@plt+0x25450>
  427238:	cmp	w21, #0x1
  42723c:	b.ls	427248 <ferror@plt+0x25508>  // b.plast
  427240:	mov	w0, #0xa                   	// #10
  427244:	bl	401cf0 <putchar@plt>
  427248:	mov	w0, #0x20                  	// #32
  42724c:	cmp	w21, #0x1
  427250:	mov	w26, #0x9                   	// #9
  427254:	mov	x24, #0x0                   	// #0
  427258:	csel	w26, w26, w0, ne  // ne = any
  42725c:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  427260:	add	x0, x0, #0x21e
  427264:	str	x0, [sp, #120]
  427268:	cmp	w24, w28
  42726c:	b.cc	427284 <ferror@plt+0x25544>  // b.lo, b.ul, b.last
  427270:	cmp	w21, #0x1
  427274:	b.hi	4271a4 <ferror@plt+0x25464>  // b.pmore
  427278:	mov	w0, #0xa                   	// #10
  42727c:	bl	401cf0 <putchar@plt>
  427280:	b	4271a4 <ferror@plt+0x25464>
  427284:	lsl	w0, w24, #2
  427288:	mov	w1, #0x4                   	// #4
  42728c:	add	x0, x0, x27
  427290:	add	x0, x25, x0
  427294:	bl	4397d0 <warn@@Base+0x1f4>
  427298:	lsr	w1, w0, #31
  42729c:	str	w1, [sp, #96]
  4272a0:	ubfx	w1, w0, #28, #3
  4272a4:	str	w1, [sp, #112]
  4272a8:	and	w2, w0, #0xffffff
  4272ac:	cmp	w22, w2
  4272b0:	b.hi	427334 <ferror@plt+0x255f4>  // b.pmore
  4272b4:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  4272b8:	sub	w2, w2, w22
  4272bc:	mov	w1, w26
  4272c0:	add	x0, x0, #0x217
  4272c4:	bl	401cc0 <printf@plt>
  4272c8:	ldr	w0, [sp, #96]
  4272cc:	mov	w2, #0x5                   	// #5
  4272d0:	cbz	w0, 427344 <ferror@plt+0x25604>
  4272d4:	adrp	x1, 449000 <warn@@Base+0xfa24>
  4272d8:	add	x1, x1, #0x6e4
  4272dc:	mov	x0, #0x0                   	// #0
  4272e0:	bl	401c70 <dcgettext@plt>
  4272e4:	mov	x3, x0
  4272e8:	ldr	w0, [sp, #112]
  4272ec:	ldr	x1, [sp, #128]
  4272f0:	mov	w2, #0x5                   	// #5
  4272f4:	str	x3, [sp, #96]
  4272f8:	ldr	x1, [x1, x0, lsl #3]
  4272fc:	mov	x0, #0x0                   	// #0
  427300:	bl	401c70 <dcgettext@plt>
  427304:	mov	x2, x0
  427308:	ldr	x3, [sp, #96]
  42730c:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  427310:	add	x0, x0, #0x22b
  427314:	mov	x1, x3
  427318:	bl	401cc0 <printf@plt>
  42731c:	cmp	w28, #0x1
  427320:	b.eq	42732c <ferror@plt+0x255ec>  // b.none
  427324:	mov	w0, #0xa                   	// #10
  427328:	bl	401cf0 <putchar@plt>
  42732c:	add	x24, x24, #0x1
  427330:	b	427268 <ferror@plt+0x25528>
  427334:	and	x2, x2, #0xffffff
  427338:	mov	w1, w26
  42733c:	ldr	x0, [sp, #120]
  427340:	b	4272c4 <ferror@plt+0x25584>
  427344:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  427348:	add	x1, x1, #0x224
  42734c:	b	4272dc <ferror@plt+0x2559c>
  427350:	stp	x29, x30, [sp, #-32]!
  427354:	mov	x29, sp
  427358:	stp	x19, x20, [sp, #16]
  42735c:	mov	x19, x2
  427360:	mov	x20, x1
  427364:	adrp	x2, 442000 <warn@@Base+0x8a24>
  427368:	add	x2, x2, #0xf9c
  42736c:	cbnz	x0, 427390 <ferror@plt+0x25650>
  427370:	mov	x0, x19
  427374:	mov	x3, x1
  427378:	mov	x1, #0x40                  	// #64
  42737c:	bl	4019e0 <snprintf@plt>
  427380:	mov	x0, x19
  427384:	ldp	x19, x20, [sp, #16]
  427388:	ldp	x29, x30, [sp], #32
  42738c:	ret
  427390:	mov	x3, x0
  427394:	mov	x1, #0x40                  	// #64
  427398:	mov	x0, x19
  42739c:	bl	4019e0 <snprintf@plt>
  4273a0:	adrp	x2, 46b000 <warn@@Base+0x31a24>
  4273a4:	mov	w1, #0x40                  	// #64
  4273a8:	mov	x3, x20
  4273ac:	sub	w1, w1, w0
  4273b0:	add	x2, x2, #0x1a
  4273b4:	add	x0, x19, w0, sxtw
  4273b8:	b	42737c <ferror@plt+0x2563c>
  4273bc:	lsl	w3, w1, #1
  4273c0:	cmp	w1, #0x0
  4273c4:	mov	w1, #0x4                   	// #4
  4273c8:	csel	w1, w3, w1, ne  // ne = any
  4273cc:	mov	x2, x0
  4273d0:	sub	w1, w1, #0x1
  4273d4:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  4273d8:	add	x0, x0, #0x235
  4273dc:	b	401cc0 <printf@plt>
  4273e0:	stp	x29, x30, [sp, #-128]!
  4273e4:	mov	x29, sp
  4273e8:	stp	x27, x28, [sp, #80]
  4273ec:	mov	w28, w2
  4273f0:	adrp	x27, 469000 <warn@@Base+0x2fa24>
  4273f4:	stp	x19, x20, [sp, #16]
  4273f8:	mov	x20, x0
  4273fc:	mov	w0, #0x8                   	// #8
  427400:	cmp	w28, w0
  427404:	stp	x21, x22, [sp, #32]
  427408:	mov	x22, x1
  42740c:	csel	w1, w28, w0, ls  // ls = plast
  427410:	csel	w0, w28, w0, ls  // ls = plast
  427414:	stp	x23, x24, [sp, #48]
  427418:	lsl	w23, w28, #3
  42741c:	mov	x19, x28
  427420:	str	x0, [sp, #104]
  427424:	sub	w0, w23, #0x1
  427428:	mov	x23, #0xfffffffffffffffe    	// #-2
  42742c:	mov	x24, x4
  427430:	lsl	x23, x23, x0
  427434:	add	x27, x27, #0x1da
  427438:	mvn	x23, x23
  42743c:	stp	x25, x26, [sp, #64]
  427440:	adrp	x26, 469000 <warn@@Base+0x2fa24>
  427444:	add	x26, x26, #0x191
  427448:	str	w1, [sp, #116]
  42744c:	str	x3, [sp, #120]
  427450:	cmp	x20, x22
  427454:	b.cc	427474 <ferror@plt+0x25734>  // b.lo, b.ul, b.last
  427458:	ldp	x19, x20, [sp, #16]
  42745c:	ldp	x21, x22, [sp, #32]
  427460:	ldp	x23, x24, [sp, #48]
  427464:	ldp	x25, x26, [sp, #64]
  427468:	ldp	x27, x28, [sp, #80]
  42746c:	ldp	x29, x30, [sp], #128
  427470:	ret
  427474:	cmp	w19, #0x8
  427478:	b.ls	4274a0 <ferror@plt+0x25760>  // b.plast
  42747c:	mov	x3, x28
  427480:	mov	w4, #0x5                   	// #5
  427484:	mov	x2, x26
  427488:	mov	x1, x27
  42748c:	mov	x0, #0x0                   	// #0
  427490:	bl	401c20 <dcngettext@plt>
  427494:	mov	w1, w19
  427498:	mov	w2, #0x8                   	// #8
  42749c:	bl	4390e8 <error@@Base>
  4274a0:	ldr	x0, [sp, #104]
  4274a4:	sub	x1, x22, x20
  4274a8:	add	x0, x0, x20
  4274ac:	cmp	x22, x0
  4274b0:	ldr	w0, [sp, #116]
  4274b4:	csel	w1, w0, w1, hi  // hi = pmore
  4274b8:	sub	w0, w1, #0x1
  4274bc:	cmp	w0, #0x7
  4274c0:	b.hi	427544 <ferror@plt+0x25804>  // b.pmore
  4274c4:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  4274c8:	ldr	x2, [x0, #648]
  4274cc:	mov	x0, x20
  4274d0:	blr	x2
  4274d4:	mov	x25, x0
  4274d8:	add	x0, x20, x28
  4274dc:	cmp	x22, x0
  4274e0:	b.ls	427458 <ferror@plt+0x25718>  // b.plast
  4274e4:	add	x20, x20, w19, uxtw #1
  4274e8:	sub	x1, x22, x0
  4274ec:	cmp	x22, x20
  4274f0:	csel	w1, w19, w1, hi  // hi = pmore
  4274f4:	cbz	w1, 42754c <ferror@plt+0x2580c>
  4274f8:	bl	4398f4 <warn@@Base+0x318>
  4274fc:	mov	x21, x0
  427500:	ldr	x1, [sp, #120]
  427504:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  427508:	add	x0, x0, #0x23d
  42750c:	bl	401cc0 <printf@plt>
  427510:	orr	x0, x25, x21
  427514:	cbnz	x0, 427554 <ferror@plt+0x25814>
  427518:	mov	w2, #0x5                   	// #5
  42751c:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  427520:	add	x1, x1, #0x249
  427524:	bl	401c70 <dcgettext@plt>
  427528:	ldp	x19, x20, [sp, #16]
  42752c:	ldp	x21, x22, [sp, #32]
  427530:	ldp	x23, x24, [sp, #48]
  427534:	ldp	x25, x26, [sp, #64]
  427538:	ldp	x27, x28, [sp, #80]
  42753c:	ldp	x29, x30, [sp], #128
  427540:	b	401cc0 <printf@plt>
  427544:	mov	x25, #0x0                   	// #0
  427548:	b	4274d8 <ferror@plt+0x25798>
  42754c:	mov	x21, #0x0                   	// #0
  427550:	b	427500 <ferror@plt+0x257c0>
  427554:	mov	w1, w19
  427558:	bics	xzr, x23, x25
  42755c:	b.ne	427590 <ferror@plt+0x25850>  // b.any
  427560:	bics	xzr, x23, x21
  427564:	b.eq	427590 <ferror@plt+0x25850>  // b.none
  427568:	mov	x0, x25
  42756c:	bl	42449c <ferror@plt+0x2275c>
  427570:	mov	w1, w19
  427574:	mov	x0, x21
  427578:	bl	42449c <ferror@plt+0x2275c>
  42757c:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  427580:	add	x0, x0, #0x258
  427584:	bl	401b70 <puts@plt>
  427588:	mov	x24, x21
  42758c:	b	427450 <ferror@plt+0x25710>
  427590:	add	x0, x24, x25
  427594:	bl	42449c <ferror@plt+0x2275c>
  427598:	mov	w1, w19
  42759c:	add	x0, x24, x21
  4275a0:	bl	42449c <ferror@plt+0x2275c>
  4275a4:	cmp	x25, x21
  4275a8:	b.ne	4275dc <ferror@plt+0x2589c>  // b.any
  4275ac:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  4275b0:	add	x1, x1, #0x257
  4275b4:	mov	w2, #0x5                   	// #5
  4275b8:	mov	x0, #0x0                   	// #0
  4275bc:	bl	401c70 <dcgettext@plt>
  4275c0:	adrp	x1, 48b000 <warn@@Base+0x51a24>
  4275c4:	ldr	x1, [x1, #1040]
  4275c8:	bl	401910 <fputs@plt>
  4275cc:	mov	w0, #0xa                   	// #10
  4275d0:	mov	x21, x24
  4275d4:	bl	401cf0 <putchar@plt>
  4275d8:	b	427588 <ferror@plt+0x25848>
  4275dc:	b.ls	4275cc <ferror@plt+0x2588c>  // b.plast
  4275e0:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  4275e4:	mov	w2, #0x5                   	// #5
  4275e8:	add	x1, x1, #0x267
  4275ec:	b	4275b8 <ferror@plt+0x25878>
  4275f0:	mov	x9, x0
  4275f4:	mov	x7, #0x0                   	// #0
  4275f8:	mov	w5, #0x1                   	// #1
  4275fc:	mov	w6, #0x0                   	// #0
  427600:	mov	x0, #0x0                   	// #0
  427604:	mov	w12, #0x3                   	// #3
  427608:	add	x8, x9, x7
  42760c:	mov	w11, w7
  427610:	cmp	x1, x8
  427614:	b.ls	427670 <ferror@plt+0x25930>  // b.plast
  427618:	ldrb	w10, [x9, x7]
  42761c:	add	w11, w7, #0x1
  427620:	cmp	w6, #0x3f
  427624:	and	w8, w10, #0x7f
  427628:	b.hi	427684 <ferror@plt+0x25944>  // b.pmore
  42762c:	and	x8, x8, #0xff
  427630:	lsl	x13, x8, x6
  427634:	orr	x0, x0, x13
  427638:	lsr	x13, x0, x6
  42763c:	cmp	x8, x13
  427640:	csel	w5, w5, w12, eq  // eq = none
  427644:	add	w6, w6, #0x7
  427648:	add	x7, x7, #0x1
  42764c:	tbnz	w10, #7, 427608 <ferror@plt+0x258c8>
  427650:	cmp	w6, #0x3f
  427654:	and	w5, w5, #0xfffffffe
  427658:	ccmp	w2, #0x0, #0x4, ls  // ls = plast
  42765c:	b.eq	427670 <ferror@plt+0x25930>  // b.none
  427660:	tbz	w10, #6, 427670 <ferror@plt+0x25930>
  427664:	mov	x1, #0xffffffffffffffff    	// #-1
  427668:	lsl	x6, x1, x6
  42766c:	orr	x0, x0, x6
  427670:	cbz	x3, 427678 <ferror@plt+0x25938>
  427674:	str	w11, [x3]
  427678:	cbz	x4, 427680 <ferror@plt+0x25940>
  42767c:	str	w5, [x4]
  427680:	ret
  427684:	cmp	w8, #0x0
  427688:	csel	w5, w5, w12, eq  // eq = none
  42768c:	b	427648 <ferror@plt+0x25908>
  427690:	stp	x29, x30, [sp, #-96]!
  427694:	mov	x29, sp
  427698:	stp	x19, x20, [sp, #16]
  42769c:	mov	x19, x0
  4276a0:	mov	x20, x1
  4276a4:	stp	x21, x22, [sp, #32]
  4276a8:	stp	x23, x24, [sp, #48]
  4276ac:	str	x25, [sp, #64]
  4276b0:	adrp	x22, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  4276b4:	add	x22, x22, #0x6a0
  4276b8:	cmp	x19, x20
  4276bc:	b.cc	4276dc <ferror@plt+0x2599c>  // b.lo, b.ul, b.last
  4276c0:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  4276c4:	add	x1, x1, #0x267
  4276c8:	mov	w2, #0x5                   	// #5
  4276cc:	mov	x0, #0x0                   	// #0
  4276d0:	bl	401c70 <dcgettext@plt>
  4276d4:	bl	4390e8 <error@@Base>
  4276d8:	b	42770c <ferror@plt+0x259cc>
  4276dc:	add	x4, sp, #0x5c
  4276e0:	add	x3, sp, #0x58
  4276e4:	mov	x1, x20
  4276e8:	mov	w2, #0x0                   	// #0
  4276ec:	mov	x0, x19
  4276f0:	bl	4275f0 <ferror@plt+0x258b0>
  4276f4:	mov	x23, x0
  4276f8:	ldp	w21, w0, [sp, #88]
  4276fc:	add	x21, x19, x21
  427700:	bl	425cb8 <ferror@plt+0x23f78>
  427704:	cmp	x20, x21
  427708:	b.ne	42772c <ferror@plt+0x259ec>  // b.any
  42770c:	mov	x21, #0x0                   	// #0
  427710:	mov	x0, x21
  427714:	ldp	x19, x20, [sp, #16]
  427718:	ldp	x21, x22, [sp, #32]
  42771c:	ldp	x23, x24, [sp, #48]
  427720:	ldr	x25, [sp, #64]
  427724:	ldp	x29, x30, [sp], #96
  427728:	ret
  42772c:	cbz	x23, 427710 <ferror@plt+0x259d0>
  427730:	add	x4, sp, #0x5c
  427734:	add	x3, sp, #0x58
  427738:	mov	x1, x20
  42773c:	mov	w2, #0x0                   	// #0
  427740:	mov	x0, x21
  427744:	bl	4275f0 <ferror@plt+0x258b0>
  427748:	mov	x24, x0
  42774c:	ldp	w25, w0, [sp, #88]
  427750:	add	x19, x21, x25
  427754:	bl	425cb8 <ferror@plt+0x23f78>
  427758:	cmp	x20, x19
  42775c:	b.eq	42770c <ferror@plt+0x259cc>  // b.none
  427760:	ldrb	w21, [x21, x25]
  427764:	add	x19, x19, #0x1
  427768:	mov	x0, #0x30                  	// #48
  42776c:	bl	401a30 <malloc@plt>
  427770:	cbz	x0, 427794 <ferror@plt+0x25a54>
  427774:	ldr	x1, [x22, #96]
  427778:	stp	x23, x24, [x0]
  42777c:	str	w21, [x0, #16]
  427780:	stp	xzr, xzr, [x0, #24]
  427784:	str	xzr, [x0, #40]
  427788:	cbnz	x1, 42786c <ferror@plt+0x25b2c>
  42778c:	str	x0, [x22, #96]
  427790:	str	x0, [x22, #104]
  427794:	add	x4, sp, #0x5c
  427798:	add	x3, sp, #0x58
  42779c:	mov	x1, x20
  4277a0:	mov	x0, x19
  4277a4:	mov	w2, #0x0                   	// #0
  4277a8:	bl	4275f0 <ferror@plt+0x258b0>
  4277ac:	mov	x23, x0
  4277b0:	ldr	w0, [sp, #88]
  4277b4:	add	x19, x19, x0
  4277b8:	ldr	w0, [sp, #92]
  4277bc:	bl	425cb8 <ferror@plt+0x23f78>
  4277c0:	cmp	x20, x19
  4277c4:	b.eq	4276b8 <ferror@plt+0x25978>  // b.none
  4277c8:	add	x4, sp, #0x5c
  4277cc:	add	x3, sp, #0x58
  4277d0:	mov	x1, x20
  4277d4:	mov	x0, x19
  4277d8:	mov	w2, #0x0                   	// #0
  4277dc:	bl	4275f0 <ferror@plt+0x258b0>
  4277e0:	mov	x24, x0
  4277e4:	ldr	w0, [sp, #88]
  4277e8:	add	x19, x19, x0
  4277ec:	ldr	w0, [sp, #92]
  4277f0:	bl	425cb8 <ferror@plt+0x23f78>
  4277f4:	cmp	x20, x19
  4277f8:	b.eq	4276b0 <ferror@plt+0x25970>  // b.none
  4277fc:	cmp	x24, #0x21
  427800:	b.ne	427878 <ferror@plt+0x25b38>  // b.any
  427804:	add	x4, sp, #0x5c
  427808:	add	x3, sp, #0x58
  42780c:	mov	x1, x20
  427810:	mov	x0, x19
  427814:	mov	w2, #0x1                   	// #1
  427818:	bl	4275f0 <ferror@plt+0x258b0>
  42781c:	mov	x21, x0
  427820:	ldr	w0, [sp, #88]
  427824:	add	x19, x19, x0
  427828:	ldr	w0, [sp, #92]
  42782c:	bl	425cb8 <ferror@plt+0x23f78>
  427830:	cmp	x20, x19
  427834:	b.eq	4276b0 <ferror@plt+0x25970>  // b.none
  427838:	mov	x0, #0x20                  	// #32
  42783c:	bl	401a30 <malloc@plt>
  427840:	mov	x1, x0
  427844:	cbz	x0, 427864 <ferror@plt+0x25b24>
  427848:	ldr	x2, [x22, #104]
  42784c:	ldr	x0, [x2, #24]
  427850:	stp	x23, x24, [x1]
  427854:	stp	x21, xzr, [x1, #16]
  427858:	cbnz	x0, 427880 <ferror@plt+0x25b40>
  42785c:	str	x1, [x2, #24]
  427860:	str	x1, [x2, #32]
  427864:	cbnz	x23, 427794 <ferror@plt+0x25a54>
  427868:	b	4276b0 <ferror@plt+0x25970>
  42786c:	ldr	x1, [x22, #104]
  427870:	str	x0, [x1, #40]
  427874:	b	427790 <ferror@plt+0x25a50>
  427878:	mov	x21, #0xffffffffffffffff    	// #-1
  42787c:	b	427838 <ferror@plt+0x25af8>
  427880:	ldr	x0, [x2, #32]
  427884:	str	x1, [x0, #24]
  427888:	b	427860 <ferror@plt+0x25b20>
  42788c:	stp	x29, x30, [sp, #-96]!
  427890:	mov	x29, sp
  427894:	stp	x19, x20, [sp, #16]
  427898:	stp	x23, x24, [sp, #48]
  42789c:	adrp	x23, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  4278a0:	add	x23, x23, #0x6a0
  4278a4:	ldr	x19, [x0, #32]
  4278a8:	stp	x21, x22, [sp, #32]
  4278ac:	mov	x22, x0
  4278b0:	ldr	x24, [x0, #48]
  4278b4:	stp	x25, x26, [sp, #64]
  4278b8:	adrp	x25, 46a000 <warn@@Base+0x30a24>
  4278bc:	add	x24, x19, x24
  4278c0:	add	x25, x25, #0x2d9
  4278c4:	stp	x27, x28, [sp, #80]
  4278c8:	bl	4267cc <ferror@plt+0x24a8c>
  4278cc:	bl	4241a8 <ferror@plt+0x22468>
  4278d0:	ldr	x0, [x23, #96]
  4278d4:	cbnz	x0, 427954 <ferror@plt+0x25c14>
  4278d8:	mov	x1, x24
  4278dc:	mov	x0, x19
  4278e0:	bl	427690 <ferror@plt+0x25950>
  4278e4:	mov	x21, x0
  4278e8:	ldr	x0, [x23, #96]
  4278ec:	cbz	x0, 427920 <ferror@plt+0x25be0>
  4278f0:	mov	w2, #0x5                   	// #5
  4278f4:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  4278f8:	mov	x0, #0x0                   	// #0
  4278fc:	add	x1, x1, #0x292
  427900:	bl	401c70 <dcgettext@plt>
  427904:	adrp	x26, 46a000 <warn@@Base+0x30a24>
  427908:	ldr	x1, [x22, #32]
  42790c:	add	x26, x26, #0x2b5
  427910:	sub	x1, x19, x1
  427914:	bl	401cc0 <printf@plt>
  427918:	ldr	x19, [x23, #96]
  42791c:	cbnz	x19, 42795c <ferror@plt+0x25c1c>
  427920:	cbnz	x21, 42794c <ferror@plt+0x25c0c>
  427924:	mov	w0, #0xa                   	// #10
  427928:	bl	401cf0 <putchar@plt>
  42792c:	mov	w0, #0x1                   	// #1
  427930:	ldp	x19, x20, [sp, #16]
  427934:	ldp	x21, x22, [sp, #32]
  427938:	ldp	x23, x24, [sp, #48]
  42793c:	ldp	x25, x26, [sp, #64]
  427940:	ldp	x27, x28, [sp, #80]
  427944:	ldp	x29, x30, [sp], #96
  427948:	ret
  42794c:	mov	x19, x21
  427950:	b	4278cc <ferror@plt+0x25b8c>
  427954:	mov	x21, #0x0                   	// #0
  427958:	b	4278f0 <ferror@plt+0x25bb0>
  42795c:	ldp	x27, x0, [x19]
  427960:	bl	425f9c <ferror@plt+0x2425c>
  427964:	mov	x20, x0
  427968:	ldr	w0, [x19, #16]
  42796c:	mov	w2, #0x5                   	// #5
  427970:	cbz	w0, 4279b4 <ferror@plt+0x25c74>
  427974:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  427978:	add	x1, x1, #0x2a8
  42797c:	mov	x0, #0x0                   	// #0
  427980:	bl	401c70 <dcgettext@plt>
  427984:	mov	x2, x20
  427988:	mov	x3, x0
  42798c:	mov	x1, x27
  427990:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  427994:	add	x0, x0, #0x2c1
  427998:	bl	401cc0 <printf@plt>
  42799c:	ldr	x20, [x19, #24]
  4279a0:	adrp	x27, 46a000 <warn@@Base+0x30a24>
  4279a4:	add	x27, x27, #0x5d3
  4279a8:	cbnz	x20, 4279bc <ferror@plt+0x25c7c>
  4279ac:	ldr	x19, [x19, #40]
  4279b0:	b	42791c <ferror@plt+0x25bdc>
  4279b4:	mov	x1, x26
  4279b8:	b	42797c <ferror@plt+0x25c3c>
  4279bc:	ldr	x0, [x20]
  4279c0:	bl	426018 <ferror@plt+0x242d8>
  4279c4:	mov	x28, x0
  4279c8:	ldr	x0, [x20, #8]
  4279cc:	bl	4260a0 <ferror@plt+0x24360>
  4279d0:	mov	x2, x0
  4279d4:	mov	x1, x28
  4279d8:	mov	x0, x25
  4279dc:	bl	401cc0 <printf@plt>
  4279e0:	ldr	x0, [x20, #8]
  4279e4:	cmp	x0, #0x21
  4279e8:	b.ne	4279f8 <ferror@plt+0x25cb8>  // b.any
  4279ec:	ldr	x1, [x20, #16]
  4279f0:	mov	x0, x27
  4279f4:	bl	401cc0 <printf@plt>
  4279f8:	mov	w0, #0xa                   	// #10
  4279fc:	bl	401cf0 <putchar@plt>
  427a00:	ldr	x20, [x20, #24]
  427a04:	b	4279a8 <ferror@plt+0x25c68>
  427a08:	mov	x5, x1
  427a0c:	stp	x29, x30, [sp, #-32]!
  427a10:	mov	x1, x2
  427a14:	mov	x29, sp
  427a18:	mov	w2, w3
  427a1c:	add	x4, sp, #0x1c
  427a20:	mov	x3, x5
  427a24:	bl	4275f0 <ferror@plt+0x258b0>
  427a28:	mov	x1, x0
  427a2c:	ldr	w0, [sp, #28]
  427a30:	cbz	w0, 427a40 <ferror@plt+0x25d00>
  427a34:	bl	425cb8 <ferror@plt+0x23f78>
  427a38:	ldp	x29, x30, [sp], #32
  427a3c:	ret
  427a40:	cmp	w2, #0x0
  427a44:	adrp	x3, 446000 <warn@@Base+0xca24>
  427a48:	add	x3, x3, #0x3a2
  427a4c:	adrp	x4, 46c000 <warn@@Base+0x32a24>
  427a50:	add	x0, x4, #0x8d1
  427a54:	csel	x0, x0, x3, ne  // ne = any
  427a58:	bl	4242d8 <ferror@plt+0x22598>
  427a5c:	mov	x1, x0
  427a60:	adrp	x0, 448000 <warn@@Base+0xea24>
  427a64:	add	x0, x0, #0xa51
  427a68:	bl	401cc0 <printf@plt>
  427a6c:	b	427a38 <ferror@plt+0x25cf8>
  427a70:	stp	x29, x30, [sp, #-176]!
  427a74:	mov	x29, sp
  427a78:	stp	x23, x24, [sp, #48]
  427a7c:	mov	w24, #0x8                   	// #8
  427a80:	cmp	w2, w24
  427a84:	stp	x19, x20, [sp, #16]
  427a88:	add	x19, x0, x4
  427a8c:	mov	x23, x5
  427a90:	str	x0, [sp, #152]
  427a94:	csel	w0, w2, w24, ls  // ls = plast
  427a98:	str	w0, [sp, #116]
  427a9c:	csel	w0, w2, w24, ls  // ls = plast
  427aa0:	cmp	w1, w24
  427aa4:	stp	x21, x22, [sp, #32]
  427aa8:	mov	w21, w1
  427aac:	mov	w22, w2
  427ab0:	stp	x25, x26, [sp, #64]
  427ab4:	mov	w25, w3
  427ab8:	stp	x27, x28, [sp, #80]
  427abc:	csel	w27, w1, w24, ls  // ls = plast
  427ac0:	mov	x28, x6
  427ac4:	csel	w24, w1, w24, ls  // ls = plast
  427ac8:	str	x0, [sp, #104]
  427acc:	adrp	x0, 46f000 <warn@@Base+0x35a24>
  427ad0:	add	x0, x0, #0x4fc
  427ad4:	mov	w26, #0x0                   	// #0
  427ad8:	str	x0, [sp, #128]
  427adc:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  427ae0:	add	x0, x0, #0x990
  427ae4:	str	x0, [sp, #136]
  427ae8:	ldr	x1, [sp, #152]
  427aec:	cmp	x1, x19
  427af0:	b.cs	4289e8 <ferror@plt+0x26ca8>  // b.hs, b.nlast
  427af4:	add	x0, x1, #0x1
  427af8:	str	x0, [sp, #152]
  427afc:	ldrb	w20, [x1]
  427b00:	sub	w2, w20, #0x3
  427b04:	cmp	w2, #0xfa
  427b08:	b.hi	4291ec <ferror@plt+0x274ac>  // b.pmore
  427b0c:	ldr	x3, [sp, #128]
  427b10:	ldrh	w2, [x3, w2, uxtw #1]
  427b14:	adr	x3, 427b20 <ferror@plt+0x25de0>
  427b18:	add	x2, x3, w2, sxth #2
  427b1c:	br	x2
  427b20:	mov	w20, w21
  427b24:	cmp	w21, #0x8
  427b28:	b.ls	427b58 <ferror@plt+0x25e18>  // b.plast
  427b2c:	mov	x3, x20
  427b30:	mov	w4, #0x5                   	// #5
  427b34:	adrp	x2, 469000 <warn@@Base+0x2fa24>
  427b38:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  427b3c:	add	x2, x2, #0x191
  427b40:	add	x1, x1, #0x1da
  427b44:	mov	x0, #0x0                   	// #0
  427b48:	bl	401c20 <dcngettext@plt>
  427b4c:	mov	w1, w21
  427b50:	mov	w2, #0x8                   	// #8
  427b54:	bl	4390e8 <error@@Base>
  427b58:	ldr	x0, [sp, #152]
  427b5c:	add	x1, x0, x24
  427b60:	cmp	x19, x1
  427b64:	b.hi	427bd4 <ferror@plt+0x25e94>  // b.pmore
  427b68:	sub	x1, x19, x0
  427b6c:	cmp	x0, x19
  427b70:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  427b74:	sub	w2, w1, #0x1
  427b78:	cmp	w2, #0x7
  427b7c:	b.hi	427bdc <ferror@plt+0x25e9c>  // b.pmore
  427b80:	adrp	x2, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  427b84:	ldr	x2, [x2, #648]
  427b88:	blr	x2
  427b8c:	mov	x1, x0
  427b90:	ldr	x3, [sp, #152]
  427b94:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  427b98:	add	x0, x0, #0xe5
  427b9c:	add	x3, x3, x20
  427ba0:	str	x3, [sp, #152]
  427ba4:	bl	4242d8 <ferror@plt+0x22598>
  427ba8:	mov	x1, x0
  427bac:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  427bb0:	add	x0, x0, #0x3fc
  427bb4:	bl	401cc0 <printf@plt>
  427bb8:	ldr	x0, [sp, #152]
  427bbc:	cmp	x0, x19
  427bc0:	b.cs	427ae8 <ferror@plt+0x25da8>  // b.hs, b.nlast
  427bc4:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  427bc8:	add	x0, x0, #0x9e4
  427bcc:	bl	401cc0 <printf@plt>
  427bd0:	b	427ae8 <ferror@plt+0x25da8>
  427bd4:	mov	w1, w27
  427bd8:	b	427b74 <ferror@plt+0x25e34>
  427bdc:	mov	x1, #0x0                   	// #0
  427be0:	b	427b90 <ferror@plt+0x25e50>
  427be4:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  427be8:	add	x0, x0, #0x40b
  427bec:	bl	401cc0 <printf@plt>
  427bf0:	b	427bb8 <ferror@plt+0x25e78>
  427bf4:	add	x1, x1, #0x2
  427bf8:	cmp	x19, x1
  427bfc:	b.hi	427c40 <ferror@plt+0x25f00>  // b.pmore
  427c00:	sub	x1, x19, x0
  427c04:	cmp	x0, x19
  427c08:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  427c0c:	sub	w2, w1, #0x1
  427c10:	cmp	w2, #0x7
  427c14:	b.hi	427c48 <ferror@plt+0x25f08>  // b.pmore
  427c18:	adrp	x2, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  427c1c:	ldr	x2, [x2, #648]
  427c20:	blr	x2
  427c24:	mov	x1, x0
  427c28:	ldr	x0, [sp, #152]
  427c2c:	add	x0, x0, #0x1
  427c30:	str	x0, [sp, #152]
  427c34:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  427c38:	add	x0, x0, #0x417
  427c3c:	b	427bb4 <ferror@plt+0x25e74>
  427c40:	mov	w1, #0x1                   	// #1
  427c44:	b	427c0c <ferror@plt+0x25ecc>
  427c48:	mov	x1, #0x0                   	// #0
  427c4c:	b	427c28 <ferror@plt+0x25ee8>
  427c50:	add	x1, x1, #0x2
  427c54:	cmp	x19, x1
  427c58:	b.hi	427c90 <ferror@plt+0x25f50>  // b.pmore
  427c5c:	cmp	x0, x19
  427c60:	b.cs	427c98 <ferror@plt+0x25f58>  // b.hs, b.nlast
  427c64:	sub	x2, x19, x0
  427c68:	mov	w1, w2
  427c6c:	cbz	w2, 427c98 <ferror@plt+0x25f58>
  427c70:	bl	4398f4 <warn@@Base+0x318>
  427c74:	mov	x1, x0
  427c78:	ldr	x0, [sp, #152]
  427c7c:	add	x0, x0, #0x1
  427c80:	str	x0, [sp, #152]
  427c84:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  427c88:	add	x0, x0, #0x42a
  427c8c:	b	427bb4 <ferror@plt+0x25e74>
  427c90:	mov	w1, #0x1                   	// #1
  427c94:	b	427c70 <ferror@plt+0x25f30>
  427c98:	mov	x1, #0x0                   	// #0
  427c9c:	b	427c78 <ferror@plt+0x25f38>
  427ca0:	add	x1, x1, #0x3
  427ca4:	cmp	x19, x1
  427ca8:	b.hi	427cec <ferror@plt+0x25fac>  // b.pmore
  427cac:	sub	x1, x19, x0
  427cb0:	cmp	x0, x19
  427cb4:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  427cb8:	sub	w2, w1, #0x1
  427cbc:	cmp	w2, #0x7
  427cc0:	b.hi	427cf4 <ferror@plt+0x25fb4>  // b.pmore
  427cc4:	adrp	x2, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  427cc8:	ldr	x2, [x2, #648]
  427ccc:	blr	x2
  427cd0:	mov	x1, x0
  427cd4:	ldr	x0, [sp, #152]
  427cd8:	add	x0, x0, #0x2
  427cdc:	str	x0, [sp, #152]
  427ce0:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  427ce4:	add	x0, x0, #0x43d
  427ce8:	b	427bb4 <ferror@plt+0x25e74>
  427cec:	mov	w1, #0x2                   	// #2
  427cf0:	b	427cb8 <ferror@plt+0x25f78>
  427cf4:	mov	x1, #0x0                   	// #0
  427cf8:	b	427cd4 <ferror@plt+0x25f94>
  427cfc:	add	x1, x1, #0x3
  427d00:	cmp	x19, x1
  427d04:	b.hi	427d3c <ferror@plt+0x25ffc>  // b.pmore
  427d08:	cmp	x0, x19
  427d0c:	b.cs	427d44 <ferror@plt+0x26004>  // b.hs, b.nlast
  427d10:	sub	x2, x19, x0
  427d14:	mov	w1, w2
  427d18:	cbz	w2, 427d44 <ferror@plt+0x26004>
  427d1c:	bl	4398f4 <warn@@Base+0x318>
  427d20:	mov	x1, x0
  427d24:	ldr	x0, [sp, #152]
  427d28:	add	x0, x0, #0x2
  427d2c:	str	x0, [sp, #152]
  427d30:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  427d34:	add	x0, x0, #0x450
  427d38:	b	427bb4 <ferror@plt+0x25e74>
  427d3c:	mov	w1, #0x2                   	// #2
  427d40:	b	427d1c <ferror@plt+0x25fdc>
  427d44:	mov	x1, #0x0                   	// #0
  427d48:	b	427d24 <ferror@plt+0x25fe4>
  427d4c:	add	x1, x1, #0x5
  427d50:	cmp	x19, x1
  427d54:	b.hi	427d98 <ferror@plt+0x26058>  // b.pmore
  427d58:	sub	x1, x19, x0
  427d5c:	cmp	x0, x19
  427d60:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  427d64:	sub	w2, w1, #0x1
  427d68:	cmp	w2, #0x7
  427d6c:	b.hi	427da0 <ferror@plt+0x26060>  // b.pmore
  427d70:	adrp	x2, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  427d74:	ldr	x2, [x2, #648]
  427d78:	blr	x2
  427d7c:	mov	x1, x0
  427d80:	ldr	x0, [sp, #152]
  427d84:	add	x0, x0, #0x4
  427d88:	str	x0, [sp, #152]
  427d8c:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  427d90:	add	x0, x0, #0x463
  427d94:	b	427bb4 <ferror@plt+0x25e74>
  427d98:	mov	w1, #0x4                   	// #4
  427d9c:	b	427d64 <ferror@plt+0x26024>
  427da0:	mov	x1, #0x0                   	// #0
  427da4:	b	427d80 <ferror@plt+0x26040>
  427da8:	add	x1, x1, #0x5
  427dac:	cmp	x19, x1
  427db0:	b.hi	427de8 <ferror@plt+0x260a8>  // b.pmore
  427db4:	cmp	x0, x19
  427db8:	b.cs	427df0 <ferror@plt+0x260b0>  // b.hs, b.nlast
  427dbc:	sub	x2, x19, x0
  427dc0:	mov	w1, w2
  427dc4:	cbz	w2, 427df0 <ferror@plt+0x260b0>
  427dc8:	bl	4398f4 <warn@@Base+0x318>
  427dcc:	mov	x1, x0
  427dd0:	ldr	x0, [sp, #152]
  427dd4:	add	x0, x0, #0x4
  427dd8:	str	x0, [sp, #152]
  427ddc:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  427de0:	add	x0, x0, #0x476
  427de4:	b	427bb4 <ferror@plt+0x25e74>
  427de8:	mov	w1, #0x4                   	// #4
  427dec:	b	427dc8 <ferror@plt+0x26088>
  427df0:	mov	x1, #0x0                   	// #0
  427df4:	b	427dd0 <ferror@plt+0x26090>
  427df8:	add	x1, x1, #0x5
  427dfc:	cmp	x19, x1
  427e00:	b.hi	427e94 <ferror@plt+0x26154>  // b.pmore
  427e04:	sub	x1, x19, x0
  427e08:	cmp	x0, x19
  427e0c:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  427e10:	sub	w2, w1, #0x1
  427e14:	cmp	w2, #0x7
  427e18:	b.hi	427e9c <ferror@plt+0x2615c>  // b.pmore
  427e1c:	adrp	x2, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  427e20:	ldr	x2, [x2, #648]
  427e24:	blr	x2
  427e28:	mov	x1, x0
  427e2c:	ldr	x0, [sp, #152]
  427e30:	add	x0, x0, #0x4
  427e34:	str	x0, [sp, #152]
  427e38:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  427e3c:	add	x0, x0, #0x489
  427e40:	bl	401cc0 <printf@plt>
  427e44:	ldr	x0, [sp, #152]
  427e48:	add	x1, x0, #0x4
  427e4c:	cmp	x19, x1
  427e50:	b.hi	427ea4 <ferror@plt+0x26164>  // b.pmore
  427e54:	sub	x1, x19, x0
  427e58:	cmp	x0, x19
  427e5c:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  427e60:	sub	w2, w1, #0x1
  427e64:	cmp	w2, #0x7
  427e68:	b.hi	427eac <ferror@plt+0x2616c>  // b.pmore
  427e6c:	adrp	x2, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  427e70:	ldr	x2, [x2, #648]
  427e74:	blr	x2
  427e78:	mov	x1, x0
  427e7c:	ldr	x0, [sp, #152]
  427e80:	add	x0, x0, #0x4
  427e84:	str	x0, [sp, #152]
  427e88:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  427e8c:	add	x0, x0, #0xf37
  427e90:	b	427bb4 <ferror@plt+0x25e74>
  427e94:	mov	w1, #0x4                   	// #4
  427e98:	b	427e10 <ferror@plt+0x260d0>
  427e9c:	mov	x1, #0x0                   	// #0
  427ea0:	b	427e2c <ferror@plt+0x260ec>
  427ea4:	mov	w1, #0x4                   	// #4
  427ea8:	b	427e60 <ferror@plt+0x26120>
  427eac:	mov	x1, #0x0                   	// #0
  427eb0:	b	427e7c <ferror@plt+0x2613c>
  427eb4:	add	x1, x1, #0x5
  427eb8:	cmp	x19, x1
  427ebc:	b.hi	427f38 <ferror@plt+0x261f8>  // b.pmore
  427ec0:	cmp	x0, x19
  427ec4:	b.cs	427f40 <ferror@plt+0x26200>  // b.hs, b.nlast
  427ec8:	sub	x2, x19, x0
  427ecc:	mov	w1, w2
  427ed0:	cbz	w2, 427f40 <ferror@plt+0x26200>
  427ed4:	bl	4398f4 <warn@@Base+0x318>
  427ed8:	mov	x1, x0
  427edc:	ldr	x0, [sp, #152]
  427ee0:	add	x0, x0, #0x4
  427ee4:	str	x0, [sp, #152]
  427ee8:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  427eec:	add	x0, x0, #0x49d
  427ef0:	bl	401cc0 <printf@plt>
  427ef4:	ldr	x0, [sp, #152]
  427ef8:	add	x1, x0, #0x4
  427efc:	cmp	x19, x1
  427f00:	b.hi	427f48 <ferror@plt+0x26208>  // b.pmore
  427f04:	cmp	x0, x19
  427f08:	b.cs	427f50 <ferror@plt+0x26210>  // b.hs, b.nlast
  427f0c:	sub	x2, x19, x0
  427f10:	mov	w1, w2
  427f14:	cbz	w2, 427f50 <ferror@plt+0x26210>
  427f18:	bl	4398f4 <warn@@Base+0x318>
  427f1c:	mov	x1, x0
  427f20:	ldr	x0, [sp, #152]
  427f24:	add	x0, x0, #0x4
  427f28:	str	x0, [sp, #152]
  427f2c:	adrp	x0, 444000 <warn@@Base+0xaa24>
  427f30:	add	x0, x0, #0xecc
  427f34:	b	427bb4 <ferror@plt+0x25e74>
  427f38:	mov	w1, #0x4                   	// #4
  427f3c:	b	427ed4 <ferror@plt+0x26194>
  427f40:	mov	x1, #0x0                   	// #0
  427f44:	b	427edc <ferror@plt+0x2619c>
  427f48:	mov	w1, #0x4                   	// #4
  427f4c:	b	427f18 <ferror@plt+0x261d8>
  427f50:	mov	x1, #0x0                   	// #0
  427f54:	b	427f20 <ferror@plt+0x261e0>
  427f58:	add	x4, sp, #0xac
  427f5c:	add	x3, sp, #0xa8
  427f60:	mov	w2, #0x0                   	// #0
  427f64:	mov	x1, x19
  427f68:	bl	4275f0 <ferror@plt+0x258b0>
  427f6c:	mov	x20, x0
  427f70:	ldr	x0, [sp, #152]
  427f74:	ldr	w1, [sp, #168]
  427f78:	add	x0, x0, x1
  427f7c:	str	x0, [sp, #152]
  427f80:	ldr	w0, [sp, #172]
  427f84:	bl	425cb8 <ferror@plt+0x23f78>
  427f88:	mov	x1, x20
  427f8c:	adrp	x0, 446000 <warn@@Base+0xca24>
  427f90:	add	x0, x0, #0x3a2
  427f94:	bl	4242d8 <ferror@plt+0x22598>
  427f98:	mov	x1, x0
  427f9c:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  427fa0:	add	x0, x0, #0x4b1
  427fa4:	b	427bb4 <ferror@plt+0x25e74>
  427fa8:	add	x4, sp, #0xac
  427fac:	add	x3, sp, #0xa8
  427fb0:	mov	w2, #0x1                   	// #1
  427fb4:	mov	x1, x19
  427fb8:	bl	4275f0 <ferror@plt+0x258b0>
  427fbc:	mov	x20, x0
  427fc0:	ldr	x0, [sp, #152]
  427fc4:	ldr	w1, [sp, #168]
  427fc8:	add	x0, x0, x1
  427fcc:	str	x0, [sp, #152]
  427fd0:	ldr	w0, [sp, #172]
  427fd4:	bl	425cb8 <ferror@plt+0x23f78>
  427fd8:	mov	x1, x20
  427fdc:	adrp	x0, 46c000 <warn@@Base+0x32a24>
  427fe0:	add	x0, x0, #0x8d1
  427fe4:	bl	4242d8 <ferror@plt+0x22598>
  427fe8:	mov	x1, x0
  427fec:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  427ff0:	add	x0, x0, #0x4c2
  427ff4:	b	427bb4 <ferror@plt+0x25e74>
  427ff8:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  427ffc:	add	x0, x0, #0x4d3
  428000:	b	427bec <ferror@plt+0x25eac>
  428004:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  428008:	add	x0, x0, #0x4dd
  42800c:	b	427bec <ferror@plt+0x25eac>
  428010:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  428014:	add	x0, x0, #0x4e8
  428018:	b	427bec <ferror@plt+0x25eac>
  42801c:	add	x1, x1, #0x2
  428020:	cmp	x19, x1
  428024:	b.hi	428068 <ferror@plt+0x26328>  // b.pmore
  428028:	sub	x1, x19, x0
  42802c:	cmp	x0, x19
  428030:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  428034:	sub	w2, w1, #0x1
  428038:	cmp	w2, #0x7
  42803c:	b.hi	428070 <ferror@plt+0x26330>  // b.pmore
  428040:	adrp	x2, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  428044:	ldr	x2, [x2, #648]
  428048:	blr	x2
  42804c:	mov	x1, x0
  428050:	ldr	x0, [sp, #152]
  428054:	add	x0, x0, #0x1
  428058:	str	x0, [sp, #152]
  42805c:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  428060:	add	x0, x0, #0x4f3
  428064:	b	427bb4 <ferror@plt+0x25e74>
  428068:	mov	w1, #0x1                   	// #1
  42806c:	b	428034 <ferror@plt+0x262f4>
  428070:	mov	x1, #0x0                   	// #0
  428074:	b	428050 <ferror@plt+0x26310>
  428078:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  42807c:	add	x0, x0, #0x503
  428080:	b	427bec <ferror@plt+0x25eac>
  428084:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  428088:	add	x0, x0, #0x50e
  42808c:	b	427bec <ferror@plt+0x25eac>
  428090:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  428094:	add	x0, x0, #0x518
  428098:	b	427bec <ferror@plt+0x25eac>
  42809c:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  4280a0:	add	x0, x0, #0x525
  4280a4:	b	427bec <ferror@plt+0x25eac>
  4280a8:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  4280ac:	add	x0, x0, #0x52f
  4280b0:	b	427bec <ferror@plt+0x25eac>
  4280b4:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  4280b8:	add	x0, x0, #0x539
  4280bc:	b	427bec <ferror@plt+0x25eac>
  4280c0:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  4280c4:	add	x0, x0, #0x543
  4280c8:	b	427bec <ferror@plt+0x25eac>
  4280cc:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  4280d0:	add	x0, x0, #0x54f
  4280d4:	b	427bec <ferror@plt+0x25eac>
  4280d8:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  4280dc:	add	x0, x0, #0x559
  4280e0:	b	427bec <ferror@plt+0x25eac>
  4280e4:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  4280e8:	add	x0, x0, #0x563
  4280ec:	b	427bec <ferror@plt+0x25eac>
  4280f0:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  4280f4:	add	x0, x0, #0x56d
  4280f8:	b	427bec <ferror@plt+0x25eac>
  4280fc:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  428100:	add	x0, x0, #0x577
  428104:	b	427bec <ferror@plt+0x25eac>
  428108:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  42810c:	add	x0, x0, #0x580
  428110:	b	427bec <ferror@plt+0x25eac>
  428114:	add	x4, sp, #0xac
  428118:	add	x3, sp, #0xa8
  42811c:	mov	w2, #0x0                   	// #0
  428120:	mov	x1, x19
  428124:	bl	4275f0 <ferror@plt+0x258b0>
  428128:	mov	x20, x0
  42812c:	ldr	x0, [sp, #152]
  428130:	ldr	w1, [sp, #168]
  428134:	add	x0, x0, x1
  428138:	str	x0, [sp, #152]
  42813c:	ldr	w0, [sp, #172]
  428140:	bl	425cb8 <ferror@plt+0x23f78>
  428144:	mov	x1, x20
  428148:	adrp	x0, 446000 <warn@@Base+0xca24>
  42814c:	add	x0, x0, #0x3a2
  428150:	bl	4242d8 <ferror@plt+0x22598>
  428154:	mov	x1, x0
  428158:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  42815c:	add	x0, x0, #0x58b
  428160:	b	427bb4 <ferror@plt+0x25e74>
  428164:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  428168:	add	x0, x0, #0x5a1
  42816c:	b	427bec <ferror@plt+0x25eac>
  428170:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  428174:	add	x0, x0, #0x5ab
  428178:	b	427bec <ferror@plt+0x25eac>
  42817c:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  428180:	add	x0, x0, #0x5b5
  428184:	b	427bec <ferror@plt+0x25eac>
  428188:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  42818c:	add	x0, x0, #0x5c0
  428190:	b	427bec <ferror@plt+0x25eac>
  428194:	add	x1, x1, #0x3
  428198:	cmp	x19, x1
  42819c:	b.hi	4281d4 <ferror@plt+0x26494>  // b.pmore
  4281a0:	cmp	x0, x19
  4281a4:	b.cs	4281dc <ferror@plt+0x2649c>  // b.hs, b.nlast
  4281a8:	sub	x2, x19, x0
  4281ac:	mov	w1, w2
  4281b0:	cbz	w2, 4281dc <ferror@plt+0x2649c>
  4281b4:	bl	4398f4 <warn@@Base+0x318>
  4281b8:	mov	x1, x0
  4281bc:	ldr	x0, [sp, #152]
  4281c0:	add	x0, x0, #0x2
  4281c4:	str	x0, [sp, #152]
  4281c8:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  4281cc:	add	x0, x0, #0x5ca
  4281d0:	b	427bb4 <ferror@plt+0x25e74>
  4281d4:	mov	w1, #0x2                   	// #2
  4281d8:	b	4281b4 <ferror@plt+0x26474>
  4281dc:	mov	x1, #0x0                   	// #0
  4281e0:	b	4281bc <ferror@plt+0x2647c>
  4281e4:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  4281e8:	add	x0, x0, #0x5d9
  4281ec:	b	427bec <ferror@plt+0x25eac>
  4281f0:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  4281f4:	add	x0, x0, #0x5e2
  4281f8:	b	427bec <ferror@plt+0x25eac>
  4281fc:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  428200:	add	x0, x0, #0x5eb
  428204:	b	427bec <ferror@plt+0x25eac>
  428208:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  42820c:	add	x0, x0, #0x5f4
  428210:	b	427bec <ferror@plt+0x25eac>
  428214:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  428218:	add	x0, x0, #0x5fd
  42821c:	b	427bec <ferror@plt+0x25eac>
  428220:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  428224:	add	x0, x0, #0x606
  428228:	b	427bec <ferror@plt+0x25eac>
  42822c:	add	x1, x1, #0x3
  428230:	cmp	x19, x1
  428234:	b.hi	42826c <ferror@plt+0x2652c>  // b.pmore
  428238:	cmp	x0, x19
  42823c:	b.cs	428274 <ferror@plt+0x26534>  // b.hs, b.nlast
  428240:	sub	x2, x19, x0
  428244:	mov	w1, w2
  428248:	cbz	w2, 428274 <ferror@plt+0x26534>
  42824c:	bl	4398f4 <warn@@Base+0x318>
  428250:	mov	x1, x0
  428254:	ldr	x0, [sp, #152]
  428258:	add	x0, x0, #0x2
  42825c:	str	x0, [sp, #152]
  428260:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  428264:	add	x0, x0, #0x60f
  428268:	b	427bb4 <ferror@plt+0x25e74>
  42826c:	mov	w1, #0x2                   	// #2
  428270:	b	42824c <ferror@plt+0x2650c>
  428274:	mov	x1, #0x0                   	// #0
  428278:	b	428254 <ferror@plt+0x26514>
  42827c:	sub	w1, w20, #0x30
  428280:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  428284:	add	x0, x0, #0x61f
  428288:	bl	401cc0 <printf@plt>
  42828c:	b	427bb8 <ferror@plt+0x25e78>
  428290:	sub	w20, w20, #0x50
  428294:	mov	w1, #0x1                   	// #1
  428298:	mov	w0, w20
  42829c:	bl	425910 <ferror@plt+0x23bd0>
  4282a0:	mov	w1, w20
  4282a4:	mov	x2, x0
  4282a8:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  4282ac:	add	x0, x0, #0x62b
  4282b0:	bl	401cc0 <printf@plt>
  4282b4:	b	427bb8 <ferror@plt+0x25e78>
  4282b8:	add	x3, sp, #0xa8
  4282bc:	add	x4, sp, #0xac
  4282c0:	mov	x1, x19
  4282c4:	mov	w2, #0x1                   	// #1
  4282c8:	bl	4275f0 <ferror@plt+0x258b0>
  4282cc:	mov	x2, x0
  4282d0:	ldr	x0, [sp, #152]
  4282d4:	ldr	w1, [sp, #168]
  4282d8:	add	x0, x0, x1
  4282dc:	stp	x2, x0, [sp, #144]
  4282e0:	ldr	w0, [sp, #172]
  4282e4:	bl	425cb8 <ferror@plt+0x23f78>
  4282e8:	sub	w4, w20, #0x70
  4282ec:	mov	w1, #0x1                   	// #1
  4282f0:	mov	w0, w4
  4282f4:	str	w4, [sp, #120]
  4282f8:	bl	425910 <ferror@plt+0x23bd0>
  4282fc:	mov	x20, x0
  428300:	ldr	x2, [sp, #144]
  428304:	adrp	x0, 46c000 <warn@@Base+0x32a24>
  428308:	add	x0, x0, #0x8d1
  42830c:	mov	x1, x2
  428310:	bl	4242d8 <ferror@plt+0x22598>
  428314:	mov	x3, x0
  428318:	ldr	w4, [sp, #120]
  42831c:	mov	x2, x20
  428320:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  428324:	add	x0, x0, #0x63c
  428328:	mov	w1, w4
  42832c:	bl	401cc0 <printf@plt>
  428330:	b	427bb8 <ferror@plt+0x25e78>
  428334:	mov	w2, #0x0                   	// #0
  428338:	add	x4, sp, #0xac
  42833c:	add	x3, sp, #0xa8
  428340:	mov	x1, x19
  428344:	bl	4275f0 <ferror@plt+0x258b0>
  428348:	mov	x20, x0
  42834c:	ldr	x0, [sp, #152]
  428350:	ldr	w1, [sp, #168]
  428354:	add	x0, x0, x1
  428358:	str	x0, [sp, #152]
  42835c:	ldr	w0, [sp, #172]
  428360:	bl	425cb8 <ferror@plt+0x23f78>
  428364:	mov	x1, x20
  428368:	adrp	x0, 446000 <warn@@Base+0xca24>
  42836c:	add	x0, x0, #0x3a2
  428370:	bl	4242d8 <ferror@plt+0x22598>
  428374:	mov	x3, x0
  428378:	mov	w1, #0x1                   	// #1
  42837c:	mov	w0, w20
  428380:	str	x3, [sp, #120]
  428384:	bl	425910 <ferror@plt+0x23bd0>
  428388:	mov	x2, x0
  42838c:	ldr	x3, [sp, #120]
  428390:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  428394:	add	x0, x0, #0x652
  428398:	mov	x1, x3
  42839c:	bl	401cc0 <printf@plt>
  4283a0:	b	427bb8 <ferror@plt+0x25e78>
  4283a4:	add	x4, sp, #0xac
  4283a8:	add	x3, sp, #0xa8
  4283ac:	mov	w2, #0x1                   	// #1
  4283b0:	mov	x1, x19
  4283b4:	bl	4275f0 <ferror@plt+0x258b0>
  4283b8:	mov	x20, x0
  4283bc:	ldr	x0, [sp, #152]
  4283c0:	mov	w26, #0x1                   	// #1
  4283c4:	ldr	w1, [sp, #168]
  4283c8:	add	x0, x0, x1
  4283cc:	str	x0, [sp, #152]
  4283d0:	ldr	w0, [sp, #172]
  4283d4:	bl	425cb8 <ferror@plt+0x23f78>
  4283d8:	mov	x1, x20
  4283dc:	adrp	x0, 46c000 <warn@@Base+0x32a24>
  4283e0:	add	x0, x0, #0x8d1
  4283e4:	bl	4242d8 <ferror@plt+0x22598>
  4283e8:	mov	x1, x0
  4283ec:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  4283f0:	add	x0, x0, #0x666
  4283f4:	bl	401cc0 <printf@plt>
  4283f8:	b	427bb8 <ferror@plt+0x25e78>
  4283fc:	add	x4, sp, #0xac
  428400:	add	x3, sp, #0xa8
  428404:	mov	w2, #0x0                   	// #0
  428408:	mov	x1, x19
  42840c:	bl	4275f0 <ferror@plt+0x258b0>
  428410:	mov	x20, x0
  428414:	ldr	x0, [sp, #152]
  428418:	ldr	w1, [sp, #168]
  42841c:	add	x0, x0, x1
  428420:	str	x0, [sp, #152]
  428424:	ldr	w0, [sp, #172]
  428428:	bl	425cb8 <ferror@plt+0x23f78>
  42842c:	ldr	x0, [sp, #152]
  428430:	add	x3, sp, #0xa8
  428434:	add	x4, sp, #0xac
  428438:	mov	x1, x19
  42843c:	mov	w2, #0x1                   	// #1
  428440:	bl	4275f0 <ferror@plt+0x258b0>
  428444:	mov	x2, x0
  428448:	ldr	x0, [sp, #152]
  42844c:	ldr	w1, [sp, #168]
  428450:	add	x0, x0, x1
  428454:	stp	x2, x0, [sp, #144]
  428458:	ldr	w0, [sp, #172]
  42845c:	bl	425cb8 <ferror@plt+0x23f78>
  428460:	mov	x1, x20
  428464:	adrp	x0, 446000 <warn@@Base+0xca24>
  428468:	add	x0, x0, #0x3a2
  42846c:	bl	4242d8 <ferror@plt+0x22598>
  428470:	mov	x4, x0
  428474:	mov	w1, #0x1                   	// #1
  428478:	mov	w0, w20
  42847c:	str	x4, [sp, #120]
  428480:	bl	425910 <ferror@plt+0x23bd0>
  428484:	mov	x20, x0
  428488:	ldr	x2, [sp, #144]
  42848c:	adrp	x0, 46c000 <warn@@Base+0x32a24>
  428490:	add	x0, x0, #0x8d1
  428494:	mov	x1, x2
  428498:	bl	4242d8 <ferror@plt+0x22598>
  42849c:	mov	x3, x0
  4284a0:	ldr	x4, [sp, #120]
  4284a4:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  4284a8:	mov	x2, x20
  4284ac:	add	x0, x0, #0x676
  4284b0:	mov	x1, x4
  4284b4:	bl	401cc0 <printf@plt>
  4284b8:	b	427bb8 <ferror@plt+0x25e78>
  4284bc:	add	x4, sp, #0xac
  4284c0:	add	x3, sp, #0xa8
  4284c4:	mov	w2, #0x0                   	// #0
  4284c8:	mov	x1, x19
  4284cc:	bl	4275f0 <ferror@plt+0x258b0>
  4284d0:	mov	x20, x0
  4284d4:	ldr	x0, [sp, #152]
  4284d8:	ldr	w1, [sp, #168]
  4284dc:	add	x0, x0, x1
  4284e0:	str	x0, [sp, #152]
  4284e4:	ldr	w0, [sp, #172]
  4284e8:	bl	425cb8 <ferror@plt+0x23f78>
  4284ec:	mov	x1, x20
  4284f0:	adrp	x0, 446000 <warn@@Base+0xca24>
  4284f4:	add	x0, x0, #0x3a2
  4284f8:	bl	4242d8 <ferror@plt+0x22598>
  4284fc:	mov	x1, x0
  428500:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  428504:	add	x0, x0, #0x68e
  428508:	b	427bb4 <ferror@plt+0x25e74>
  42850c:	add	x1, x1, #0x2
  428510:	cmp	x19, x1
  428514:	b.hi	428558 <ferror@plt+0x26818>  // b.pmore
  428518:	sub	x1, x19, x0
  42851c:	cmp	x0, x19
  428520:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  428524:	sub	w2, w1, #0x1
  428528:	cmp	w2, #0x7
  42852c:	b.hi	428560 <ferror@plt+0x26820>  // b.pmore
  428530:	adrp	x2, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  428534:	ldr	x2, [x2, #648]
  428538:	blr	x2
  42853c:	mov	x1, x0
  428540:	ldr	x0, [sp, #152]
  428544:	add	x0, x0, #0x1
  428548:	str	x0, [sp, #152]
  42854c:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  428550:	add	x0, x0, #0x69e
  428554:	b	427bb4 <ferror@plt+0x25e74>
  428558:	mov	w1, #0x1                   	// #1
  42855c:	b	428524 <ferror@plt+0x267e4>
  428560:	mov	x1, #0x0                   	// #0
  428564:	b	428540 <ferror@plt+0x26800>
  428568:	add	x1, x1, #0x2
  42856c:	cmp	x19, x1
  428570:	b.hi	4285b4 <ferror@plt+0x26874>  // b.pmore
  428574:	sub	x1, x19, x0
  428578:	cmp	x0, x19
  42857c:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  428580:	sub	w2, w1, #0x1
  428584:	cmp	w2, #0x7
  428588:	b.hi	4285bc <ferror@plt+0x2687c>  // b.pmore
  42858c:	adrp	x2, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  428590:	ldr	x2, [x2, #648]
  428594:	blr	x2
  428598:	mov	x1, x0
  42859c:	ldr	x0, [sp, #152]
  4285a0:	add	x0, x0, #0x1
  4285a4:	str	x0, [sp, #152]
  4285a8:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  4285ac:	add	x0, x0, #0x6b4
  4285b0:	b	427bb4 <ferror@plt+0x25e74>
  4285b4:	mov	w1, #0x1                   	// #1
  4285b8:	b	428580 <ferror@plt+0x26840>
  4285bc:	mov	x1, #0x0                   	// #0
  4285c0:	b	42859c <ferror@plt+0x2685c>
  4285c4:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  4285c8:	add	x0, x0, #0x6cb
  4285cc:	b	427bec <ferror@plt+0x25eac>
  4285d0:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  4285d4:	add	x0, x0, #0x6d5
  4285d8:	b	427bec <ferror@plt+0x25eac>
  4285dc:	add	x1, x1, #0x3
  4285e0:	cmp	x19, x1
  4285e4:	b.hi	42862c <ferror@plt+0x268ec>  // b.pmore
  4285e8:	cmp	x0, x19
  4285ec:	b.cs	428634 <ferror@plt+0x268f4>  // b.hs, b.nlast
  4285f0:	sub	x2, x19, x0
  4285f4:	mov	w1, w2
  4285f8:	cbz	w2, 428634 <ferror@plt+0x268f4>
  4285fc:	bl	4398f4 <warn@@Base+0x318>
  428600:	ldr	x1, [sp, #152]
  428604:	add	x1, x1, #0x2
  428608:	str	x1, [sp, #152]
  42860c:	add	x1, x0, x23
  428610:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  428614:	add	x0, x0, #0xe5
  428618:	bl	4242d8 <ferror@plt+0x22598>
  42861c:	mov	x1, x0
  428620:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  428624:	add	x0, x0, #0x6ef
  428628:	b	427bb4 <ferror@plt+0x25e74>
  42862c:	mov	w1, #0x2                   	// #2
  428630:	b	4285fc <ferror@plt+0x268bc>
  428634:	mov	x0, #0x0                   	// #0
  428638:	b	428600 <ferror@plt+0x268c0>
  42863c:	add	x1, x1, #0x5
  428640:	cmp	x19, x1
  428644:	b.hi	42868c <ferror@plt+0x2694c>  // b.pmore
  428648:	cmp	x0, x19
  42864c:	b.cs	428694 <ferror@plt+0x26954>  // b.hs, b.nlast
  428650:	sub	x2, x19, x0
  428654:	mov	w1, w2
  428658:	cbz	w2, 428694 <ferror@plt+0x26954>
  42865c:	bl	4398f4 <warn@@Base+0x318>
  428660:	ldr	x1, [sp, #152]
  428664:	add	x1, x1, #0x4
  428668:	str	x1, [sp, #152]
  42866c:	add	x1, x0, x23
  428670:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  428674:	add	x0, x0, #0xe5
  428678:	bl	4242d8 <ferror@plt+0x22598>
  42867c:	mov	x1, x0
  428680:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  428684:	add	x0, x0, #0x703
  428688:	b	427bb4 <ferror@plt+0x25e74>
  42868c:	mov	w1, #0x4                   	// #4
  428690:	b	42865c <ferror@plt+0x2691c>
  428694:	mov	x0, #0x0                   	// #0
  428698:	b	428660 <ferror@plt+0x26920>
  42869c:	cmn	w25, #0x1
  4286a0:	b.ne	4286c0 <ferror@plt+0x26980>  // b.any
  4286a4:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  4286a8:	add	x1, x1, #0x717
  4286ac:	mov	w2, #0x5                   	// #5
  4286b0:	mov	x0, #0x0                   	// #0
  4286b4:	bl	401c70 <dcgettext@plt>
  4286b8:	bl	401cc0 <printf@plt>
  4286bc:	b	4289e8 <ferror@plt+0x26ca8>
  4286c0:	cmp	w25, #0x2
  4286c4:	b.ne	428768 <ferror@plt+0x26a28>  // b.any
  4286c8:	mov	w20, w21
  4286cc:	cmp	w21, #0x8
  4286d0:	b.ls	428700 <ferror@plt+0x269c0>  // b.plast
  4286d4:	mov	x3, x20
  4286d8:	mov	w4, #0x5                   	// #5
  4286dc:	adrp	x2, 469000 <warn@@Base+0x2fa24>
  4286e0:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  4286e4:	add	x2, x2, #0x191
  4286e8:	add	x1, x1, #0x1da
  4286ec:	mov	x0, #0x0                   	// #0
  4286f0:	bl	401c20 <dcngettext@plt>
  4286f4:	mov	w1, w21
  4286f8:	mov	w2, #0x8                   	// #8
  4286fc:	bl	4390e8 <error@@Base>
  428700:	ldr	x0, [sp, #152]
  428704:	add	x1, x0, x24
  428708:	cmp	x19, x1
  42870c:	b.hi	428720 <ferror@plt+0x269e0>  // b.pmore
  428710:	sub	x1, x19, x0
  428714:	cmp	x0, x19
  428718:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  42871c:	b	428724 <ferror@plt+0x269e4>
  428720:	mov	w1, w27
  428724:	sub	w2, w1, #0x1
  428728:	cmp	w2, #0x7
  42872c:	b.hi	4287bc <ferror@plt+0x26a7c>  // b.pmore
  428730:	adrp	x2, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  428734:	ldr	x2, [x2, #648]
  428738:	blr	x2
  42873c:	mov	x1, x0
  428740:	ldr	x3, [sp, #152]
  428744:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  428748:	add	x0, x0, #0xe5
  42874c:	add	x3, x3, x20
  428750:	str	x3, [sp, #152]
  428754:	bl	4242d8 <ferror@plt+0x22598>
  428758:	mov	x1, x0
  42875c:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  428760:	add	x0, x0, #0x736
  428764:	b	427bb4 <ferror@plt+0x25e74>
  428768:	mov	w20, w22
  42876c:	cmp	w22, #0x8
  428770:	b.ls	4287a0 <ferror@plt+0x26a60>  // b.plast
  428774:	mov	x3, x20
  428778:	mov	w4, #0x5                   	// #5
  42877c:	adrp	x2, 469000 <warn@@Base+0x2fa24>
  428780:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  428784:	add	x2, x2, #0x191
  428788:	add	x1, x1, #0x1da
  42878c:	mov	x0, #0x0                   	// #0
  428790:	bl	401c20 <dcngettext@plt>
  428794:	mov	w1, w22
  428798:	mov	w2, #0x8                   	// #8
  42879c:	bl	4390e8 <error@@Base>
  4287a0:	ldr	x1, [sp, #104]
  4287a4:	ldr	x0, [sp, #152]
  4287a8:	add	x1, x0, x1
  4287ac:	cmp	x19, x1
  4287b0:	b.ls	428710 <ferror@plt+0x269d0>  // b.plast
  4287b4:	ldr	w1, [sp, #116]
  4287b8:	b	428724 <ferror@plt+0x269e4>
  4287bc:	mov	x1, #0x0                   	// #0
  4287c0:	b	428740 <ferror@plt+0x26a00>
  4287c4:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  4287c8:	add	x0, x0, #0x74d
  4287cc:	b	427bec <ferror@plt+0x25eac>
  4287d0:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  4287d4:	add	x0, x0, #0x764
  4287d8:	b	427bec <ferror@plt+0x25eac>
  4287dc:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  4287e0:	add	x0, x0, #0x779
  4287e4:	bl	401cc0 <printf@plt>
  4287e8:	adrp	x20, 446000 <warn@@Base+0xca24>
  4287ec:	ldr	x0, [sp, #152]
  4287f0:	add	x4, sp, #0xac
  4287f4:	mov	w2, #0x0                   	// #0
  4287f8:	add	x3, sp, #0xa8
  4287fc:	mov	x1, x19
  428800:	add	x20, x20, #0x3a2
  428804:	bl	4275f0 <ferror@plt+0x258b0>
  428808:	mov	x3, x0
  42880c:	ldr	x0, [sp, #152]
  428810:	ldr	w1, [sp, #168]
  428814:	add	x0, x0, x1
  428818:	stp	x3, x0, [sp, #144]
  42881c:	ldr	w0, [sp, #172]
  428820:	bl	425cb8 <ferror@plt+0x23f78>
  428824:	mov	w2, #0x5                   	// #5
  428828:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  42882c:	mov	x0, #0x0                   	// #0
  428830:	add	x1, x1, #0x78b
  428834:	bl	401c70 <dcgettext@plt>
  428838:	mov	x2, x0
  42883c:	ldr	x3, [sp, #144]
  428840:	mov	x0, x20
  428844:	str	x2, [sp, #120]
  428848:	mov	x1, x3
  42884c:	bl	4242d8 <ferror@plt+0x22598>
  428850:	mov	x1, x0
  428854:	ldr	x2, [sp, #120]
  428858:	mov	x0, x2
  42885c:	bl	401cc0 <printf@plt>
  428860:	ldr	x0, [sp, #152]
  428864:	add	x4, sp, #0xac
  428868:	mov	w2, #0x0                   	// #0
  42886c:	add	x3, sp, #0xa8
  428870:	mov	x1, x19
  428874:	bl	4275f0 <ferror@plt+0x258b0>
  428878:	mov	x3, x0
  42887c:	ldr	x0, [sp, #152]
  428880:	ldr	w1, [sp, #168]
  428884:	add	x0, x0, x1
  428888:	stp	x3, x0, [sp, #144]
  42888c:	ldr	w0, [sp, #172]
  428890:	bl	425cb8 <ferror@plt+0x23f78>
  428894:	mov	w2, #0x5                   	// #5
  428898:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  42889c:	mov	x0, #0x0                   	// #0
  4288a0:	add	x1, x1, #0x795
  4288a4:	bl	401c70 <dcgettext@plt>
  4288a8:	mov	x2, x0
  4288ac:	ldr	x3, [sp, #144]
  4288b0:	mov	x0, x20
  4288b4:	str	x2, [sp, #120]
  4288b8:	mov	x1, x3
  4288bc:	bl	4242d8 <ferror@plt+0x22598>
  4288c0:	mov	x1, x0
  4288c4:	ldr	x2, [sp, #120]
  4288c8:	mov	x0, x2
  4288cc:	b	427bb4 <ferror@plt+0x25e74>
  4288d0:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  4288d4:	add	x0, x0, #0x7a1
  4288d8:	b	427bec <ferror@plt+0x25eac>
  4288dc:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  4288e0:	add	x0, x0, #0x7b3
  4288e4:	bl	401cc0 <printf@plt>
  4288e8:	ldr	x0, [sp, #152]
  4288ec:	add	x3, sp, #0xa8
  4288f0:	mov	w2, #0x0                   	// #0
  4288f4:	add	x4, sp, #0xac
  4288f8:	mov	x1, x19
  4288fc:	bl	4275f0 <ferror@plt+0x258b0>
  428900:	mov	x20, x0
  428904:	ldr	x0, [sp, #152]
  428908:	ldr	w1, [sp, #168]
  42890c:	add	x0, x0, x1
  428910:	str	x0, [sp, #152]
  428914:	ldr	w0, [sp, #172]
  428918:	bl	425cb8 <ferror@plt+0x23f78>
  42891c:	ldr	x0, [sp, #152]
  428920:	mov	x2, x19
  428924:	mov	x1, x20
  428928:	mov	w3, #0x20                  	// #32
  42892c:	bl	425d44 <ferror@plt+0x24004>
  428930:	str	x0, [sp, #152]
  428934:	b	427bb8 <ferror@plt+0x25e78>
  428938:	mov	w2, #0x5                   	// #5
  42893c:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  428940:	mov	x0, #0x0                   	// #0
  428944:	add	x1, x1, #0x7c8
  428948:	bl	401c70 <dcgettext@plt>
  42894c:	b	427bec <ferror@plt+0x25eac>
  428950:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  428954:	add	x0, x0, #0x7f7
  428958:	b	427bec <ferror@plt+0x25eac>
  42895c:	cmp	x0, x19
  428960:	b.cs	4289a8 <ferror@plt+0x26c68>  // b.hs, b.nlast
  428964:	add	x0, x1, #0x2
  428968:	str	x0, [sp, #152]
  42896c:	ldrb	w1, [x1, #1]
  428970:	mov	x3, x19
  428974:	mov	x2, x28
  428978:	add	x0, sp, #0x98
  42897c:	str	w1, [sp, #120]
  428980:	bl	4244c8 <ferror@plt+0x22788>
  428984:	mov	x20, x0
  428988:	ldr	w1, [sp, #120]
  42898c:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  428990:	add	x0, x0, #0x808
  428994:	bl	401cc0 <printf@plt>
  428998:	mov	w1, w21
  42899c:	mov	x0, x20
  4289a0:	bl	42449c <ferror@plt+0x2275c>
  4289a4:	b	427bb8 <ferror@plt+0x25e78>
  4289a8:	mov	w1, #0x0                   	// #0
  4289ac:	b	428970 <ferror@plt+0x26c30>
  4289b0:	cmn	w25, #0x1
  4289b4:	b.ne	428a08 <ferror@plt+0x26cc8>  // b.any
  4289b8:	mov	w2, #0x5                   	// #5
  4289bc:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  4289c0:	mov	x0, #0x0                   	// #0
  4289c4:	add	x1, x1, #0x82f
  4289c8:	bl	401c70 <dcgettext@plt>
  4289cc:	cmp	w20, #0xa0
  4289d0:	adrp	x2, 46a000 <warn@@Base+0x30a24>
  4289d4:	add	x2, x2, #0x2fd
  4289d8:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  4289dc:	add	x1, x1, #0x2e6
  4289e0:	csel	x1, x1, x2, eq  // eq = none
  4289e4:	bl	401cc0 <printf@plt>
  4289e8:	mov	w0, w26
  4289ec:	ldp	x19, x20, [sp, #16]
  4289f0:	ldp	x21, x22, [sp, #32]
  4289f4:	ldp	x23, x24, [sp, #48]
  4289f8:	ldp	x25, x26, [sp, #64]
  4289fc:	ldp	x27, x28, [sp, #80]
  428a00:	ldp	x29, x30, [sp], #176
  428a04:	ret
  428a08:	cmp	w25, #0x2
  428a0c:	b.ne	428b3c <ferror@plt+0x26dfc>  // b.any
  428a10:	mov	w0, w21
  428a14:	str	x0, [sp, #120]
  428a18:	cmp	w21, #0x8
  428a1c:	b.ls	428a4c <ferror@plt+0x26d0c>  // b.plast
  428a20:	mov	x3, x0
  428a24:	mov	w4, #0x5                   	// #5
  428a28:	adrp	x2, 469000 <warn@@Base+0x2fa24>
  428a2c:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  428a30:	add	x2, x2, #0x191
  428a34:	add	x1, x1, #0x1da
  428a38:	mov	x0, #0x0                   	// #0
  428a3c:	bl	401c20 <dcngettext@plt>
  428a40:	mov	w1, w21
  428a44:	mov	w2, #0x8                   	// #8
  428a48:	bl	4390e8 <error@@Base>
  428a4c:	ldr	x0, [sp, #152]
  428a50:	add	x1, x0, x24
  428a54:	cmp	x19, x1
  428a58:	b.hi	428b2c <ferror@plt+0x26dec>  // b.pmore
  428a5c:	sub	x1, x19, x0
  428a60:	cmp	x0, x19
  428a64:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  428a68:	sub	w2, w1, #0x1
  428a6c:	cmp	w2, #0x7
  428a70:	b.hi	428b34 <ferror@plt+0x26df4>  // b.pmore
  428a74:	adrp	x2, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  428a78:	ldr	x2, [x2, #648]
  428a7c:	blr	x2
  428a80:	mov	x5, x0
  428a84:	ldr	x3, [sp, #152]
  428a88:	mov	w0, w21
  428a8c:	add	x3, x3, x0
  428a90:	str	x3, [sp, #152]
  428a94:	add	x4, sp, #0xac
  428a98:	mov	w2, #0x1                   	// #1
  428a9c:	ldr	x0, [sp, #152]
  428aa0:	mov	x1, x19
  428aa4:	add	x3, sp, #0xa8
  428aa8:	str	x5, [sp, #120]
  428aac:	bl	4275f0 <ferror@plt+0x258b0>
  428ab0:	mov	x3, x0
  428ab4:	ldr	x0, [sp, #152]
  428ab8:	ldr	w1, [sp, #168]
  428abc:	add	x0, x0, x1
  428ac0:	stp	x3, x0, [sp, #144]
  428ac4:	ldr	w0, [sp, #172]
  428ac8:	bl	425cb8 <ferror@plt+0x23f78>
  428acc:	ldr	x5, [sp, #120]
  428ad0:	cmp	w20, #0xa0
  428ad4:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  428ad8:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  428adc:	add	x20, x1, #0x2e6
  428ae0:	add	x0, x0, #0x2fd
  428ae4:	csel	x20, x20, x0, eq  // eq = none
  428ae8:	mov	x1, x5
  428aec:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  428af0:	add	x0, x0, #0xe5
  428af4:	bl	4242d8 <ferror@plt+0x22598>
  428af8:	mov	x2, x0
  428afc:	ldr	x3, [sp, #144]
  428b00:	adrp	x0, 46c000 <warn@@Base+0x32a24>
  428b04:	add	x0, x0, #0x8d1
  428b08:	str	x2, [sp, #120]
  428b0c:	mov	x1, x3
  428b10:	bl	4242d8 <ferror@plt+0x22598>
  428b14:	mov	x3, x0
  428b18:	mov	x1, x20
  428b1c:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  428b20:	add	x0, x0, #0x842
  428b24:	ldr	x2, [sp, #120]
  428b28:	b	4284b4 <ferror@plt+0x26774>
  428b2c:	mov	w1, w27
  428b30:	b	428a68 <ferror@plt+0x26d28>
  428b34:	mov	x5, #0x0                   	// #0
  428b38:	b	428a84 <ferror@plt+0x26d44>
  428b3c:	mov	w0, w22
  428b40:	str	x0, [sp, #120]
  428b44:	cmp	w22, #0x8
  428b48:	b.ls	428b78 <ferror@plt+0x26e38>  // b.plast
  428b4c:	mov	x3, x0
  428b50:	mov	w4, #0x5                   	// #5
  428b54:	adrp	x2, 469000 <warn@@Base+0x2fa24>
  428b58:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  428b5c:	add	x2, x2, #0x191
  428b60:	add	x1, x1, #0x1da
  428b64:	mov	x0, #0x0                   	// #0
  428b68:	bl	401c20 <dcngettext@plt>
  428b6c:	mov	w1, w22
  428b70:	mov	w2, #0x8                   	// #8
  428b74:	bl	4390e8 <error@@Base>
  428b78:	ldr	x1, [sp, #104]
  428b7c:	ldr	x0, [sp, #152]
  428b80:	add	x1, x0, x1
  428b84:	cmp	x19, x1
  428b88:	b.hi	428bc0 <ferror@plt+0x26e80>  // b.pmore
  428b8c:	sub	x1, x19, x0
  428b90:	cmp	x0, x19
  428b94:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  428b98:	sub	w2, w1, #0x1
  428b9c:	cmp	w2, #0x7
  428ba0:	b.hi	428bc8 <ferror@plt+0x26e88>  // b.pmore
  428ba4:	adrp	x2, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  428ba8:	ldr	x2, [x2, #648]
  428bac:	blr	x2
  428bb0:	mov	x5, x0
  428bb4:	mov	w0, w22
  428bb8:	ldr	x3, [sp, #152]
  428bbc:	b	428a8c <ferror@plt+0x26d4c>
  428bc0:	ldr	w1, [sp, #116]
  428bc4:	b	428b98 <ferror@plt+0x26e58>
  428bc8:	mov	x5, #0x0                   	// #0
  428bcc:	b	428bb4 <ferror@plt+0x26e74>
  428bd0:	add	x3, sp, #0xa8
  428bd4:	mov	w2, #0x0                   	// #0
  428bd8:	add	x4, sp, #0xac
  428bdc:	mov	x1, x19
  428be0:	bl	4275f0 <ferror@plt+0x258b0>
  428be4:	mov	x4, x0
  428be8:	ldr	x0, [sp, #152]
  428bec:	str	x4, [sp, #120]
  428bf0:	ldr	w1, [sp, #168]
  428bf4:	add	x0, x0, x1
  428bf8:	str	x0, [sp, #152]
  428bfc:	ldr	w0, [sp, #172]
  428c00:	bl	425cb8 <ferror@plt+0x23f78>
  428c04:	ldr	x0, [sp, #152]
  428c08:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  428c0c:	ldr	x4, [sp, #120]
  428c10:	sub	x0, x19, x0
  428c14:	add	x1, x1, #0x318
  428c18:	cmp	x0, x4
  428c1c:	csel	x4, x0, x4, ls  // ls = plast
  428c20:	cmp	w20, #0xa3
  428c24:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  428c28:	add	x0, x0, #0x32a
  428c2c:	csel	x1, x1, x0, eq  // eq = none
  428c30:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  428c34:	add	x0, x0, #0x850
  428c38:	str	x4, [sp, #120]
  428c3c:	bl	401cc0 <printf@plt>
  428c40:	ldr	x4, [sp, #120]
  428c44:	mov	x6, x28
  428c48:	ldr	x0, [sp, #152]
  428c4c:	mov	x5, x23
  428c50:	mov	w3, w25
  428c54:	mov	w2, w22
  428c58:	mov	w1, w21
  428c5c:	bl	427a70 <ferror@plt+0x25d30>
  428c60:	cmp	w0, #0x0
  428c64:	csinc	w26, w26, wzr, eq  // eq = none
  428c68:	mov	w0, #0x29                  	// #41
  428c6c:	bl	401cf0 <putchar@plt>
  428c70:	ldr	x4, [sp, #120]
  428c74:	ldr	x0, [sp, #152]
  428c78:	add	x4, x0, x4
  428c7c:	cmp	x4, x19
  428c80:	csel	x4, x4, x19, ls  // ls = plast
  428c84:	str	x4, [sp, #152]
  428c88:	b	427bb8 <ferror@plt+0x25e78>
  428c8c:	add	x4, sp, #0xac
  428c90:	add	x3, sp, #0xa8
  428c94:	mov	x1, x19
  428c98:	mov	w2, #0x0                   	// #0
  428c9c:	bl	4275f0 <ferror@plt+0x258b0>
  428ca0:	mov	x1, x0
  428ca4:	ldr	x0, [sp, #152]
  428ca8:	str	x1, [sp, #120]
  428cac:	ldr	w2, [sp, #168]
  428cb0:	add	x0, x0, x2
  428cb4:	str	x0, [sp, #152]
  428cb8:	ldr	w0, [sp, #172]
  428cbc:	bl	425cb8 <ferror@plt+0x23f78>
  428cc0:	cmp	w20, #0xa4
  428cc4:	adrp	x2, 46a000 <warn@@Base+0x30a24>
  428cc8:	ldr	x1, [sp, #120]
  428ccc:	add	x20, x2, #0x340
  428cd0:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  428cd4:	add	x0, x0, #0x351
  428cd8:	csel	x20, x20, x0, eq  // eq = none
  428cdc:	add	x1, x23, x1
  428ce0:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  428ce4:	add	x0, x0, #0xe5
  428ce8:	bl	4242d8 <ferror@plt+0x22598>
  428cec:	mov	x2, x0
  428cf0:	mov	x1, x20
  428cf4:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  428cf8:	add	x0, x0, #0x856
  428cfc:	bl	401cc0 <printf@plt>
  428d00:	ldr	x0, [sp, #152]
  428d04:	add	x1, x0, #0x1
  428d08:	cmp	x19, x1
  428d0c:	b.hi	428d50 <ferror@plt+0x27010>  // b.pmore
  428d10:	sub	x1, x19, x0
  428d14:	cmp	x0, x19
  428d18:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  428d1c:	sub	w2, w1, #0x1
  428d20:	cmp	w2, #0x7
  428d24:	b.hi	428d58 <ferror@plt+0x27018>  // b.pmore
  428d28:	adrp	x2, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  428d2c:	ldr	x2, [x2, #648]
  428d30:	blr	x2
  428d34:	mov	x1, x0
  428d38:	ldr	x2, [sp, #152]
  428d3c:	mov	w3, #0x20                  	// #32
  428d40:	add	x0, x2, #0x1
  428d44:	mov	x2, x19
  428d48:	str	x0, [sp, #152]
  428d4c:	b	42892c <ferror@plt+0x26bec>
  428d50:	mov	w1, #0x1                   	// #1
  428d54:	b	428d1c <ferror@plt+0x26fdc>
  428d58:	mov	x1, #0x0                   	// #0
  428d5c:	b	428d38 <ferror@plt+0x26ff8>
  428d60:	add	x3, sp, #0xa8
  428d64:	add	x4, sp, #0xac
  428d68:	mov	w2, #0x0                   	// #0
  428d6c:	mov	x1, x19
  428d70:	bl	4275f0 <ferror@plt+0x258b0>
  428d74:	str	x0, [sp, #120]
  428d78:	ldr	x0, [sp, #152]
  428d7c:	ldr	w1, [sp, #168]
  428d80:	add	x0, x0, x1
  428d84:	str	x0, [sp, #152]
  428d88:	ldr	w0, [sp, #172]
  428d8c:	bl	425cb8 <ferror@plt+0x23f78>
  428d90:	cmp	w20, #0xa5
  428d94:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  428d98:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  428d9c:	add	x20, x0, #0x366
  428da0:	add	x1, x1, #0x378
  428da4:	adrp	x0, 446000 <warn@@Base+0xca24>
  428da8:	csel	x20, x20, x1, eq  // eq = none
  428dac:	add	x0, x0, #0x3a2
  428db0:	ldr	x1, [sp, #120]
  428db4:	bl	4242d8 <ferror@plt+0x22598>
  428db8:	mov	x2, x0
  428dbc:	ldr	w0, [sp, #120]
  428dc0:	mov	w1, #0x1                   	// #1
  428dc4:	str	x2, [sp, #144]
  428dc8:	bl	425910 <ferror@plt+0x23bd0>
  428dcc:	mov	x3, x0
  428dd0:	ldr	x2, [sp, #144]
  428dd4:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  428dd8:	mov	x1, x20
  428ddc:	add	x0, x0, #0x862
  428de0:	bl	401cc0 <printf@plt>
  428de4:	ldr	x0, [sp, #152]
  428de8:	add	x4, sp, #0xac
  428dec:	add	x3, sp, #0xa8
  428df0:	mov	w2, #0x0                   	// #0
  428df4:	mov	x1, x19
  428df8:	bl	4275f0 <ferror@plt+0x258b0>
  428dfc:	mov	x20, x0
  428e00:	ldr	x0, [sp, #152]
  428e04:	ldr	w1, [sp, #168]
  428e08:	add	x0, x0, x1
  428e0c:	str	x0, [sp, #152]
  428e10:	ldr	w0, [sp, #172]
  428e14:	bl	425cb8 <ferror@plt+0x23f78>
  428e18:	add	x1, x23, x20
  428e1c:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  428e20:	add	x0, x0, #0xe5
  428e24:	bl	4242d8 <ferror@plt+0x22598>
  428e28:	mov	x1, x0
  428e2c:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  428e30:	add	x0, x0, #0x6fb
  428e34:	b	427bb4 <ferror@plt+0x25e74>
  428e38:	add	x1, x1, #0x2
  428e3c:	cmp	x19, x1
  428e40:	b.hi	428ea0 <ferror@plt+0x27160>  // b.pmore
  428e44:	sub	x1, x19, x0
  428e48:	cmp	x0, x19
  428e4c:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  428e50:	sub	w2, w1, #0x1
  428e54:	cmp	w2, #0x7
  428e58:	b.hi	428ea8 <ferror@plt+0x27168>  // b.pmore
  428e5c:	adrp	x2, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  428e60:	ldr	x2, [x2, #648]
  428e64:	blr	x2
  428e68:	mov	x2, x0
  428e6c:	ldr	x0, [sp, #152]
  428e70:	cmp	w20, #0xa6
  428e74:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  428e78:	add	x1, x1, #0x39f
  428e7c:	add	x0, x0, #0x1
  428e80:	str	x0, [sp, #152]
  428e84:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  428e88:	add	x0, x0, #0x38e
  428e8c:	csel	x1, x0, x1, eq  // eq = none
  428e90:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  428e94:	add	x0, x0, #0x86e
  428e98:	bl	401cc0 <printf@plt>
  428e9c:	b	428de4 <ferror@plt+0x270a4>
  428ea0:	mov	w1, #0x1                   	// #1
  428ea4:	b	428e50 <ferror@plt+0x27110>
  428ea8:	mov	x2, #0x0                   	// #0
  428eac:	b	428e6c <ferror@plt+0x2712c>
  428eb0:	add	x4, sp, #0xac
  428eb4:	add	x3, sp, #0xa8
  428eb8:	mov	x1, x19
  428ebc:	mov	w2, #0x0                   	// #0
  428ec0:	bl	4275f0 <ferror@plt+0x258b0>
  428ec4:	mov	x1, x0
  428ec8:	ldr	x0, [sp, #152]
  428ecc:	str	x1, [sp, #120]
  428ed0:	ldr	w2, [sp, #168]
  428ed4:	add	x0, x0, x2
  428ed8:	str	x0, [sp, #152]
  428edc:	ldr	w0, [sp, #172]
  428ee0:	bl	425cb8 <ferror@plt+0x23f78>
  428ee4:	cmp	w20, #0xa8
  428ee8:	adrp	x2, 46a000 <warn@@Base+0x30a24>
  428eec:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  428ef0:	add	x2, x2, #0x3c2
  428ef4:	add	x20, x0, #0x3b4
  428ef8:	ldr	x1, [sp, #120]
  428efc:	csel	x20, x20, x2, eq  // eq = none
  428f00:	cbz	x1, 428f08 <ferror@plt+0x271c8>
  428f04:	add	x1, x1, x23
  428f08:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  428f0c:	add	x0, x0, #0xe5
  428f10:	bl	4242d8 <ferror@plt+0x22598>
  428f14:	mov	x2, x0
  428f18:	mov	x1, x20
  428f1c:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  428f20:	add	x0, x0, #0x876
  428f24:	b	42839c <ferror@plt+0x2665c>
  428f28:	add	x4, sp, #0xac
  428f2c:	add	x3, sp, #0xa8
  428f30:	mov	x1, x19
  428f34:	mov	w2, #0x0                   	// #0
  428f38:	bl	4275f0 <ferror@plt+0x258b0>
  428f3c:	mov	x1, x0
  428f40:	ldr	x0, [sp, #152]
  428f44:	str	x1, [sp, #120]
  428f48:	ldr	w2, [sp, #168]
  428f4c:	add	x0, x0, x2
  428f50:	str	x0, [sp, #152]
  428f54:	ldr	w0, [sp, #172]
  428f58:	bl	425cb8 <ferror@plt+0x23f78>
  428f5c:	cmp	w20, #0xa9
  428f60:	adrp	x2, 46a000 <warn@@Base+0x30a24>
  428f64:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  428f68:	add	x2, x2, #0x3e6
  428f6c:	add	x20, x0, #0x3d4
  428f70:	b	428ef8 <ferror@plt+0x271b8>
  428f74:	add	x1, x1, #0x5
  428f78:	cmp	x19, x1
  428f7c:	b.hi	428fd0 <ferror@plt+0x27290>  // b.pmore
  428f80:	sub	x1, x19, x0
  428f84:	cmp	x0, x19
  428f88:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  428f8c:	sub	w2, w1, #0x1
  428f90:	cmp	w2, #0x7
  428f94:	b.hi	428fd8 <ferror@plt+0x27298>  // b.pmore
  428f98:	adrp	x2, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  428f9c:	ldr	x2, [x2, #648]
  428fa0:	blr	x2
  428fa4:	ldr	x1, [sp, #152]
  428fa8:	add	x1, x1, #0x4
  428fac:	str	x1, [sp, #152]
  428fb0:	add	x1, x0, x23
  428fb4:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  428fb8:	add	x0, x0, #0xe5
  428fbc:	bl	4242d8 <ferror@plt+0x22598>
  428fc0:	mov	x1, x0
  428fc4:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  428fc8:	add	x0, x0, #0x880
  428fcc:	b	427bb4 <ferror@plt+0x25e74>
  428fd0:	mov	w1, #0x4                   	// #4
  428fd4:	b	428f8c <ferror@plt+0x2724c>
  428fd8:	mov	x0, #0x0                   	// #0
  428fdc:	b	428fa4 <ferror@plt+0x27264>
  428fe0:	add	x4, sp, #0xac
  428fe4:	add	x3, sp, #0xa8
  428fe8:	mov	w2, #0x0                   	// #0
  428fec:	mov	x1, x19
  428ff0:	bl	4275f0 <ferror@plt+0x258b0>
  428ff4:	mov	x20, x0
  428ff8:	ldr	x0, [sp, #152]
  428ffc:	ldr	w1, [sp, #168]
  429000:	add	x0, x0, x1
  429004:	str	x0, [sp, #152]
  429008:	ldr	w0, [sp, #172]
  42900c:	bl	425cb8 <ferror@plt+0x23f78>
  429010:	mov	x1, x20
  429014:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  429018:	add	x0, x0, #0xe5
  42901c:	bl	4242d8 <ferror@plt+0x22598>
  429020:	mov	x1, x0
  429024:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  429028:	add	x0, x0, #0x8a0
  42902c:	b	427bb4 <ferror@plt+0x25e74>
  429030:	add	x4, sp, #0xac
  429034:	add	x3, sp, #0xa8
  429038:	mov	w2, #0x0                   	// #0
  42903c:	mov	x1, x19
  429040:	bl	4275f0 <ferror@plt+0x258b0>
  429044:	mov	x20, x0
  429048:	ldr	x0, [sp, #152]
  42904c:	ldr	w1, [sp, #168]
  429050:	add	x0, x0, x1
  429054:	str	x0, [sp, #152]
  429058:	ldr	w0, [sp, #172]
  42905c:	bl	425cb8 <ferror@plt+0x23f78>
  429060:	mov	x1, x20
  429064:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  429068:	add	x0, x0, #0xe5
  42906c:	bl	4242d8 <ferror@plt+0x22598>
  429070:	mov	x1, x0
  429074:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  429078:	add	x0, x0, #0x8bc
  42907c:	b	427bb4 <ferror@plt+0x25e74>
  429080:	cmn	w25, #0x1
  429084:	b.ne	429098 <ferror@plt+0x27358>  // b.any
  429088:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  42908c:	mov	w2, #0x5                   	// #5
  429090:	add	x1, x1, #0x8d9
  429094:	b	4286b0 <ferror@plt+0x26970>
  429098:	cmp	w25, #0x2
  42909c:	b.ne	429140 <ferror@plt+0x27400>  // b.any
  4290a0:	mov	w20, w21
  4290a4:	cmp	w21, #0x8
  4290a8:	b.ls	4290d8 <ferror@plt+0x27398>  // b.plast
  4290ac:	mov	x3, x20
  4290b0:	mov	w4, #0x5                   	// #5
  4290b4:	adrp	x2, 469000 <warn@@Base+0x2fa24>
  4290b8:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  4290bc:	add	x2, x2, #0x191
  4290c0:	add	x1, x1, #0x1da
  4290c4:	mov	x0, #0x0                   	// #0
  4290c8:	bl	401c20 <dcngettext@plt>
  4290cc:	mov	w1, w21
  4290d0:	mov	w2, #0x8                   	// #8
  4290d4:	bl	4390e8 <error@@Base>
  4290d8:	ldr	x0, [sp, #152]
  4290dc:	add	x1, x0, x24
  4290e0:	cmp	x19, x1
  4290e4:	b.hi	4290f8 <ferror@plt+0x273b8>  // b.pmore
  4290e8:	sub	x1, x19, x0
  4290ec:	cmp	x0, x19
  4290f0:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  4290f4:	b	4290fc <ferror@plt+0x273bc>
  4290f8:	mov	w1, w27
  4290fc:	sub	w2, w1, #0x1
  429100:	cmp	w2, #0x7
  429104:	b.hi	429194 <ferror@plt+0x27454>  // b.pmore
  429108:	adrp	x2, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42910c:	ldr	x2, [x2, #648]
  429110:	blr	x2
  429114:	mov	x1, x0
  429118:	ldr	x3, [sp, #152]
  42911c:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  429120:	add	x0, x0, #0xe5
  429124:	add	x3, x3, x20
  429128:	str	x3, [sp, #152]
  42912c:	bl	4242d8 <ferror@plt+0x22598>
  429130:	mov	x1, x0
  429134:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  429138:	add	x0, x0, #0x902
  42913c:	b	427bb4 <ferror@plt+0x25e74>
  429140:	mov	w20, w22
  429144:	cmp	w22, #0x8
  429148:	b.ls	429178 <ferror@plt+0x27438>  // b.plast
  42914c:	mov	x3, x20
  429150:	mov	w4, #0x5                   	// #5
  429154:	adrp	x2, 469000 <warn@@Base+0x2fa24>
  429158:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  42915c:	add	x2, x2, #0x191
  429160:	add	x1, x1, #0x1da
  429164:	mov	x0, #0x0                   	// #0
  429168:	bl	401c20 <dcngettext@plt>
  42916c:	mov	w1, w22
  429170:	mov	w2, #0x8                   	// #8
  429174:	bl	4390e8 <error@@Base>
  429178:	ldr	x1, [sp, #104]
  42917c:	ldr	x0, [sp, #152]
  429180:	add	x1, x0, x1
  429184:	cmp	x19, x1
  429188:	b.ls	4290e8 <ferror@plt+0x273a8>  // b.plast
  42918c:	ldr	w1, [sp, #116]
  429190:	b	4290fc <ferror@plt+0x273bc>
  429194:	mov	x1, #0x0                   	// #0
  429198:	b	429118 <ferror@plt+0x273d8>
  42919c:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  4291a0:	add	x0, x0, #0x923
  4291a4:	b	427bec <ferror@plt+0x25eac>
  4291a8:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  4291ac:	add	x0, x0, #0x935
  4291b0:	b	427bec <ferror@plt+0x25eac>
  4291b4:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  4291b8:	add	x0, x0, #0x948
  4291bc:	b	427bec <ferror@plt+0x25eac>
  4291c0:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  4291c4:	add	x0, x0, #0x95b
  4291c8:	b	427bec <ferror@plt+0x25eac>
  4291cc:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  4291d0:	add	x0, x0, #0x96e
  4291d4:	b	427bec <ferror@plt+0x25eac>
  4291d8:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  4291dc:	add	x0, x0, #0x983
  4291e0:	b	427bec <ferror@plt+0x25eac>
  4291e4:	ldr	x0, [sp, #136]
  4291e8:	b	427bec <ferror@plt+0x25eac>
  4291ec:	sub	w0, w20, #0xe0
  4291f0:	mov	w2, #0x5                   	// #5
  4291f4:	cmp	w0, #0x1f
  4291f8:	b.hi	429218 <ferror@plt+0x274d8>  // b.pmore
  4291fc:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  429200:	add	x1, x1, #0x9a9
  429204:	mov	x0, #0x0                   	// #0
  429208:	bl	401c70 <dcgettext@plt>
  42920c:	mov	w1, w20
  429210:	bl	401cc0 <printf@plt>
  429214:	b	4289e8 <ferror@plt+0x26ca8>
  429218:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  42921c:	add	x1, x1, #0x9c9
  429220:	b	429204 <ferror@plt+0x274c4>
  429224:	stp	x29, x30, [sp, #-144]!
  429228:	mov	x29, sp
  42922c:	stp	x23, x24, [sp, #48]
  429230:	mov	w24, #0x8                   	// #8
  429234:	cmp	w2, w24
  429238:	mov	x23, x4
  42923c:	stp	x19, x20, [sp, #16]
  429240:	mov	x20, x1
  429244:	stp	x21, x22, [sp, #32]
  429248:	mov	w21, w2
  42924c:	mov	x19, x0
  429250:	stp	x25, x26, [sp, #64]
  429254:	csel	w26, w2, w24, ls  // ls = plast
  429258:	adrp	x25, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42925c:	csel	w24, w2, w24, ls  // ls = plast
  429260:	add	x25, x25, #0x288
  429264:	stp	x27, x28, [sp, #80]
  429268:	stp	x0, x3, [sp, #104]
  42926c:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  429270:	add	x0, x0, #0x23d
  429274:	str	x0, [sp, #120]
  429278:	ldr	x0, [sp, #104]
  42927c:	add	x28, x19, #0x1
  429280:	cmp	x28, x20
  429284:	sub	x1, x19, x0
  429288:	ldr	x0, [sp, #112]
  42928c:	add	x1, x1, x0
  429290:	b.ls	4292cc <ferror@plt+0x2758c>  // b.plast
  429294:	mov	w2, #0x5                   	// #5
  429298:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  42929c:	mov	x0, #0x0                   	// #0
  4292a0:	add	x1, x1, #0x9e7
  4292a4:	bl	401c70 <dcgettext@plt>
  4292a8:	ldr	x1, [sp, #112]
  4292ac:	bl	4395dc <warn@@Base>
  4292b0:	ldp	x19, x20, [sp, #16]
  4292b4:	ldp	x21, x22, [sp, #32]
  4292b8:	ldp	x23, x24, [sp, #48]
  4292bc:	ldp	x25, x26, [sp, #64]
  4292c0:	ldp	x27, x28, [sp, #80]
  4292c4:	ldp	x29, x30, [sp], #144
  4292c8:	ret
  4292cc:	ldr	x0, [sp, #120]
  4292d0:	bl	401cc0 <printf@plt>
  4292d4:	cmp	x28, x20
  4292d8:	b.ne	429324 <ferror@plt+0x275e4>  // b.any
  4292dc:	sub	x1, x20, x19
  4292e0:	cmp	x19, x20
  4292e4:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  4292e8:	sub	w0, w1, #0x1
  4292ec:	cmp	w0, #0x7
  4292f0:	b.hi	42932c <ferror@plt+0x275ec>  // b.pmore
  4292f4:	ldr	x2, [x25]
  4292f8:	mov	x0, x19
  4292fc:	blr	x2
  429300:	mov	w19, w0
  429304:	cmp	w0, #0x7
  429308:	b.hi	429634 <ferror@plt+0x278f4>  // b.pmore
  42930c:	adrp	x0, 46f000 <warn@@Base+0x35a24>
  429310:	add	x0, x0, #0x6f4
  429314:	ldrh	w0, [x0, w19, uxtw #1]
  429318:	adr	x1, 429324 <ferror@plt+0x275e4>
  42931c:	add	x0, x1, w0, sxth #2
  429320:	br	x0
  429324:	mov	w1, #0x1                   	// #1
  429328:	b	4292e8 <ferror@plt+0x275a8>
  42932c:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  429330:	add	x1, x1, #0x249
  429334:	mov	w2, #0x5                   	// #5
  429338:	mov	x0, #0x0                   	// #0
  42933c:	bl	401c70 <dcgettext@plt>
  429340:	bl	401cc0 <printf@plt>
  429344:	b	4292b0 <ferror@plt+0x27570>
  429348:	mov	w19, w21
  42934c:	cmp	w21, #0x8
  429350:	b.ls	429380 <ferror@plt+0x27640>  // b.plast
  429354:	mov	x3, x19
  429358:	mov	w4, #0x5                   	// #5
  42935c:	adrp	x2, 469000 <warn@@Base+0x2fa24>
  429360:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  429364:	add	x2, x2, #0x191
  429368:	add	x1, x1, #0x1da
  42936c:	mov	x0, #0x0                   	// #0
  429370:	bl	401c20 <dcngettext@plt>
  429374:	mov	w1, w21
  429378:	mov	w2, #0x8                   	// #8
  42937c:	bl	4390e8 <error@@Base>
  429380:	add	x0, x28, x24
  429384:	cmp	x20, x0
  429388:	b.hi	4293e0 <ferror@plt+0x276a0>  // b.pmore
  42938c:	sub	x1, x20, x28
  429390:	cmp	x28, x20
  429394:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  429398:	sub	w0, w1, #0x1
  42939c:	cmp	w0, #0x7
  4293a0:	b.hi	4293e8 <ferror@plt+0x276a8>  // b.pmore
  4293a4:	ldr	x2, [x25]
  4293a8:	mov	x0, x28
  4293ac:	blr	x2
  4293b0:	mov	x23, x0
  4293b4:	mov	w1, w21
  4293b8:	mov	x0, x23
  4293bc:	bl	42449c <ferror@plt+0x2275c>
  4293c0:	add	x19, x28, x19
  4293c4:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  4293c8:	add	x1, x1, #0xa1f
  4293cc:	mov	w2, #0x5                   	// #5
  4293d0:	mov	x0, #0x0                   	// #0
  4293d4:	bl	401c70 <dcgettext@plt>
  4293d8:	bl	401cc0 <printf@plt>
  4293dc:	b	429278 <ferror@plt+0x27538>
  4293e0:	mov	w1, w26
  4293e4:	b	429398 <ferror@plt+0x27658>
  4293e8:	mov	x23, #0x0                   	// #0
  4293ec:	b	4293b4 <ferror@plt+0x27674>
  4293f0:	mov	w19, w21
  4293f4:	cmp	w21, #0x8
  4293f8:	b.ls	429428 <ferror@plt+0x276e8>  // b.plast
  4293fc:	mov	x3, x19
  429400:	mov	w4, #0x5                   	// #5
  429404:	adrp	x2, 469000 <warn@@Base+0x2fa24>
  429408:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  42940c:	add	x2, x2, #0x191
  429410:	add	x1, x1, #0x1da
  429414:	mov	x0, #0x0                   	// #0
  429418:	bl	401c20 <dcngettext@plt>
  42941c:	mov	w1, w21
  429420:	mov	w2, #0x8                   	// #8
  429424:	bl	4390e8 <error@@Base>
  429428:	add	x0, x28, x24
  42942c:	cmp	x20, x0
  429430:	b.hi	4294d4 <ferror@plt+0x27794>  // b.pmore
  429434:	sub	x1, x20, x28
  429438:	cmp	x28, x20
  42943c:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  429440:	sub	w0, w1, #0x1
  429444:	cmp	w0, #0x7
  429448:	b.hi	4294dc <ferror@plt+0x2779c>  // b.pmore
  42944c:	ldr	x2, [x25]
  429450:	mov	x0, x28
  429454:	blr	x2
  429458:	mov	x22, x0
  42945c:	add	x19, x28, x19
  429460:	add	x3, sp, #0x88
  429464:	mov	x0, x19
  429468:	add	x4, sp, #0x8c
  42946c:	mov	x1, x20
  429470:	mov	w2, #0x0                   	// #0
  429474:	bl	4275f0 <ferror@plt+0x258b0>
  429478:	add	x27, x22, x0
  42947c:	ldp	w3, w0, [sp, #136]
  429480:	add	x19, x19, x3
  429484:	bl	425cb8 <ferror@plt+0x23f78>
  429488:	mov	w1, w21
  42948c:	add	x0, x23, x22
  429490:	bl	42449c <ferror@plt+0x2275c>
  429494:	mov	w1, w21
  429498:	add	x0, x23, x27
  42949c:	bl	42449c <ferror@plt+0x2275c>
  4294a0:	cmp	x27, x22
  4294a4:	b.ne	429654 <ferror@plt+0x27914>  // b.any
  4294a8:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  4294ac:	add	x1, x1, #0x257
  4294b0:	mov	w2, #0x5                   	// #5
  4294b4:	mov	x0, #0x0                   	// #0
  4294b8:	bl	401c70 <dcgettext@plt>
  4294bc:	adrp	x1, 48b000 <warn@@Base+0x51a24>
  4294c0:	ldr	x1, [x1, #1040]
  4294c4:	bl	401910 <fputs@plt>
  4294c8:	mov	w0, #0xa                   	// #10
  4294cc:	bl	401cf0 <putchar@plt>
  4294d0:	b	429278 <ferror@plt+0x27538>
  4294d4:	mov	w1, w26
  4294d8:	b	429440 <ferror@plt+0x27700>
  4294dc:	mov	x22, #0x0                   	// #0
  4294e0:	b	42945c <ferror@plt+0x2771c>
  4294e4:	add	x4, sp, #0x8c
  4294e8:	add	x3, sp, #0x88
  4294ec:	mov	x1, x20
  4294f0:	mov	w2, #0x0                   	// #0
  4294f4:	mov	x0, x28
  4294f8:	bl	4275f0 <ferror@plt+0x258b0>
  4294fc:	mov	x22, x0
  429500:	ldp	w19, w0, [sp, #136]
  429504:	add	x19, x28, x19
  429508:	bl	425cb8 <ferror@plt+0x23f78>
  42950c:	add	x3, sp, #0x88
  429510:	add	x4, sp, #0x8c
  429514:	mov	x1, x20
  429518:	mov	x0, x19
  42951c:	mov	w2, #0x0                   	// #0
  429520:	bl	4275f0 <ferror@plt+0x258b0>
  429524:	mov	x27, x0
  429528:	ldp	w3, w0, [sp, #136]
  42952c:	add	x19, x19, x3
  429530:	bl	425cb8 <ferror@plt+0x23f78>
  429534:	b	429488 <ferror@plt+0x27748>
  429538:	mov	w19, w21
  42953c:	cmp	w21, #0x8
  429540:	b.ls	429570 <ferror@plt+0x27830>  // b.plast
  429544:	mov	x3, x19
  429548:	mov	w4, #0x5                   	// #5
  42954c:	adrp	x2, 469000 <warn@@Base+0x2fa24>
  429550:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  429554:	add	x2, x2, #0x191
  429558:	add	x1, x1, #0x1da
  42955c:	mov	x0, #0x0                   	// #0
  429560:	bl	401c20 <dcngettext@plt>
  429564:	mov	w1, w21
  429568:	mov	w2, #0x8                   	// #8
  42956c:	bl	4390e8 <error@@Base>
  429570:	add	x0, x28, x24
  429574:	cmp	x20, x0
  429578:	b.hi	429614 <ferror@plt+0x278d4>  // b.pmore
  42957c:	sub	x1, x20, x28
  429580:	cmp	x28, x20
  429584:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  429588:	sub	w0, w1, #0x1
  42958c:	cmp	w0, #0x7
  429590:	b.hi	42961c <ferror@plt+0x278dc>  // b.pmore
  429594:	ldr	x2, [x25]
  429598:	mov	x0, x28
  42959c:	blr	x2
  4295a0:	mov	x22, x0
  4295a4:	add	x28, x28, x19
  4295a8:	cmp	w21, #0x8
  4295ac:	b.ls	4295dc <ferror@plt+0x2789c>  // b.plast
  4295b0:	mov	x3, x19
  4295b4:	mov	w4, #0x5                   	// #5
  4295b8:	adrp	x2, 469000 <warn@@Base+0x2fa24>
  4295bc:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  4295c0:	add	x2, x2, #0x191
  4295c4:	add	x1, x1, #0x1da
  4295c8:	mov	x0, #0x0                   	// #0
  4295cc:	bl	401c20 <dcngettext@plt>
  4295d0:	mov	w1, w21
  4295d4:	mov	w2, #0x8                   	// #8
  4295d8:	bl	4390e8 <error@@Base>
  4295dc:	add	x0, x28, x24
  4295e0:	cmp	x20, x0
  4295e4:	b.hi	429624 <ferror@plt+0x278e4>  // b.pmore
  4295e8:	subs	x1, x20, x28
  4295ec:	csel	w1, wzr, w1, ls  // ls = plast
  4295f0:	sub	w0, w1, #0x1
  4295f4:	cmp	w0, #0x7
  4295f8:	b.hi	42962c <ferror@plt+0x278ec>  // b.pmore
  4295fc:	ldr	x2, [x25]
  429600:	mov	x0, x28
  429604:	blr	x2
  429608:	mov	x27, x0
  42960c:	add	x19, x28, x19
  429610:	b	429488 <ferror@plt+0x27748>
  429614:	mov	w1, w26
  429618:	b	429588 <ferror@plt+0x27848>
  42961c:	mov	x22, #0x0                   	// #0
  429620:	b	4295a4 <ferror@plt+0x27864>
  429624:	mov	w1, w26
  429628:	b	4295f0 <ferror@plt+0x278b0>
  42962c:	mov	x27, #0x0                   	// #0
  429630:	b	42960c <ferror@plt+0x278cc>
  429634:	mov	w2, #0x5                   	// #5
  429638:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  42963c:	mov	x0, #0x0                   	// #0
  429640:	add	x1, x1, #0xa2f
  429644:	bl	401c70 <dcgettext@plt>
  429648:	mov	w1, w19
  42964c:	bl	4390e8 <error@@Base>
  429650:	b	4292b0 <ferror@plt+0x27570>
  429654:	b.cs	4294c8 <ferror@plt+0x27788>  // b.hs, b.nlast
  429658:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  42965c:	mov	w2, #0x5                   	// #5
  429660:	add	x1, x1, #0x267
  429664:	b	4294b4 <ferror@plt+0x27774>
  429668:	stp	x29, x30, [sp, #-112]!
  42966c:	mov	x29, sp
  429670:	stp	x19, x20, [sp, #16]
  429674:	stp	x21, x22, [sp, #32]
  429678:	mov	x21, x0
  42967c:	mov	x22, x1
  429680:	ldr	x20, [x0, #32]
  429684:	stp	x23, x24, [sp, #48]
  429688:	adrp	x23, 46a000 <warn@@Base+0x30a24>
  42968c:	ldr	x0, [x0, #48]
  429690:	add	x23, x23, #0x23d
  429694:	stp	x25, x26, [sp, #64]
  429698:	add	x20, x20, x0
  42969c:	mov	w0, #0x68                  	// #104
  4296a0:	cmp	x20, x3
  4296a4:	csel	x20, x20, x3, ls  // ls = plast
  4296a8:	stp	x27, x28, [sp, #80]
  4296ac:	umull	x2, w2, w0
  4296b0:	adrp	x0, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  4296b4:	adrp	x28, 46a000 <warn@@Base+0x30a24>
  4296b8:	ldr	x19, [x1]
  4296bc:	ldr	x0, [x0, #1744]
  4296c0:	ldr	w26, [x0, x2]
  4296c4:	mov	w0, #0xa                   	// #10
  4296c8:	bl	401cf0 <putchar@plt>
  4296cc:	cmp	x19, x20
  4296d0:	b.cc	4296fc <ferror@plt+0x279bc>  // b.lo, b.ul, b.last
  4296d4:	mov	w0, #0xa                   	// #10
  4296d8:	bl	401cf0 <putchar@plt>
  4296dc:	ldp	x23, x24, [sp, #48]
  4296e0:	ldp	x25, x26, [sp, #64]
  4296e4:	ldp	x27, x28, [sp, #80]
  4296e8:	str	x19, [x22]
  4296ec:	ldp	x19, x20, [sp, #16]
  4296f0:	ldp	x21, x22, [sp, #32]
  4296f4:	ldp	x29, x30, [sp], #112
  4296f8:	ret
  4296fc:	add	x4, sp, #0x6c
  429700:	add	x3, sp, #0x68
  429704:	mov	x1, x20
  429708:	mov	x0, x19
  42970c:	mov	w2, #0x0                   	// #0
  429710:	ldr	x27, [x21, #32]
  429714:	bl	4275f0 <ferror@plt+0x258b0>
  429718:	mov	x25, x0
  42971c:	ldr	w0, [sp, #104]
  429720:	sub	x27, x19, x27
  429724:	add	x19, x19, x0
  429728:	ldr	w0, [sp, #108]
  42972c:	bl	425cb8 <ferror@plt+0x23f78>
  429730:	cmp	x20, x19
  429734:	b.eq	4296d4 <ferror@plt+0x27994>  // b.none
  429738:	add	x4, sp, #0x6c
  42973c:	add	x3, sp, #0x68
  429740:	mov	w2, #0x0                   	// #0
  429744:	mov	x1, x20
  429748:	mov	x0, x19
  42974c:	bl	4275f0 <ferror@plt+0x258b0>
  429750:	mov	x24, x0
  429754:	ldr	w0, [sp, #104]
  429758:	add	x19, x19, x0
  42975c:	ldr	w0, [sp, #108]
  429760:	bl	425cb8 <ferror@plt+0x23f78>
  429764:	mov	x1, x27
  429768:	mov	x0, x23
  42976c:	bl	401cc0 <printf@plt>
  429770:	mov	w1, w26
  429774:	mov	x0, x25
  429778:	bl	4273bc <ferror@plt+0x2567c>
  42977c:	mov	w1, w26
  429780:	mov	x0, x24
  429784:	bl	4273bc <ferror@plt+0x2567c>
  429788:	add	x1, x28, #0xa51
  42978c:	mov	w2, #0x5                   	// #5
  429790:	mov	x0, #0x0                   	// #0
  429794:	bl	401c70 <dcgettext@plt>
  429798:	bl	401cc0 <printf@plt>
  42979c:	b	4296cc <ferror@plt+0x2798c>
  4297a0:	stp	x29, x30, [sp, #-80]!
  4297a4:	mov	x29, sp
  4297a8:	stp	x19, x20, [sp, #16]
  4297ac:	ldr	x19, [x0, #32]
  4297b0:	stp	x21, x22, [sp, #32]
  4297b4:	adrp	x22, 46a000 <warn@@Base+0x30a24>
  4297b8:	ldr	x20, [x0, #48]
  4297bc:	add	x22, x22, #0xb05
  4297c0:	str	x23, [sp, #48]
  4297c4:	add	x20, x19, x20
  4297c8:	bl	4267cc <ferror@plt+0x24a8c>
  4297cc:	cmp	x19, x20
  4297d0:	b.cc	4297ec <ferror@plt+0x27aac>  // b.lo, b.ul, b.last
  4297d4:	mov	w0, #0x1                   	// #1
  4297d8:	ldp	x19, x20, [sp, #16]
  4297dc:	ldp	x21, x22, [sp, #32]
  4297e0:	ldr	x23, [sp, #48]
  4297e4:	ldp	x29, x30, [sp], #80
  4297e8:	ret
  4297ec:	ldrb	w0, [x19], #1
  4297f0:	cmp	w0, #0x4
  4297f4:	b.hi	429820 <ferror@plt+0x27ae0>  // b.pmore
  4297f8:	cbz	w0, 4297cc <ferror@plt+0x27a8c>
  4297fc:	sub	w0, w0, #0x2
  429800:	cmp	w0, #0x2
  429804:	b.hi	429948 <ferror@plt+0x27c08>  // b.pmore
  429808:	adrp	x1, 46f000 <warn@@Base+0x35a24>
  42980c:	add	x1, x1, #0x704
  429810:	ldrb	w0, [x1, w0, uxtw]
  429814:	adr	x1, 429820 <ferror@plt+0x27ae0>
  429818:	add	x0, x1, w0, sxtb #2
  42981c:	br	x0
  429820:	cmp	w0, #0xff
  429824:	b.ne	4297cc <ferror@plt+0x27a8c>  // b.any
  429828:	add	x4, sp, #0x4c
  42982c:	add	x3, sp, #0x48
  429830:	mov	x1, x20
  429834:	mov	x0, x19
  429838:	mov	w2, #0x0                   	// #0
  42983c:	bl	4275f0 <ferror@plt+0x258b0>
  429840:	ldr	w21, [sp, #72]
  429844:	mov	x23, x0
  429848:	tst	x0, #0xffffffff00000000
  42984c:	add	x21, x19, x21
  429850:	b.eq	429860 <ferror@plt+0x27b20>  // b.none
  429854:	ldr	w0, [sp, #76]
  429858:	orr	w0, w0, #0x2
  42985c:	str	w0, [sp, #76]
  429860:	ldr	w0, [sp, #76]
  429864:	bl	425cb8 <ferror@plt+0x23f78>
  429868:	sub	x1, x20, x21
  42986c:	mov	x0, x21
  429870:	bl	401940 <strnlen@plt>
  429874:	add	x19, x0, #0x1
  429878:	add	x19, x21, x19
  42987c:	mov	x1, x22
  429880:	mov	w2, #0x5                   	// #5
  429884:	b	4299a8 <ferror@plt+0x27c68>
  429888:	mov	x0, x19
  42988c:	add	x4, sp, #0x4c
  429890:	add	x3, sp, #0x48
  429894:	mov	x1, x20
  429898:	mov	w2, #0x0                   	// #0
  42989c:	bl	4275f0 <ferror@plt+0x258b0>
  4298a0:	mov	x21, x0
  4298a4:	tst	x0, #0xffffffff00000000
  4298a8:	ldr	w0, [sp, #72]
  4298ac:	add	x19, x19, x0
  4298b0:	b.eq	4298c0 <ferror@plt+0x27b80>  // b.none
  4298b4:	ldr	w0, [sp, #76]
  4298b8:	orr	w0, w0, #0x2
  4298bc:	str	w0, [sp, #76]
  4298c0:	ldr	w0, [sp, #76]
  4298c4:	bl	425cb8 <ferror@plt+0x23f78>
  4298c8:	mov	x0, x19
  4298cc:	add	x4, sp, #0x4c
  4298d0:	add	x3, sp, #0x48
  4298d4:	mov	x1, x20
  4298d8:	mov	w2, #0x0                   	// #0
  4298dc:	bl	4275f0 <ferror@plt+0x258b0>
  4298e0:	mov	x23, x0
  4298e4:	tst	x0, #0xffffffff00000000
  4298e8:	ldr	w0, [sp, #72]
  4298ec:	add	x19, x19, x0
  4298f0:	b.eq	429900 <ferror@plt+0x27bc0>  // b.none
  4298f4:	ldr	w0, [sp, #76]
  4298f8:	orr	w0, w0, #0x2
  4298fc:	str	w0, [sp, #76]
  429900:	ldr	w0, [sp, #76]
  429904:	bl	425cb8 <ferror@plt+0x23f78>
  429908:	mov	w2, #0x5                   	// #5
  42990c:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  429910:	mov	x0, #0x0                   	// #0
  429914:	add	x1, x1, #0xa65
  429918:	bl	401c70 <dcgettext@plt>
  42991c:	mov	w2, w23
  429920:	mov	w1, w21
  429924:	bl	401cc0 <printf@plt>
  429928:	b	4297cc <ferror@plt+0x27a8c>
  42992c:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  429930:	add	x1, x1, #0xa96
  429934:	mov	w2, #0x5                   	// #5
  429938:	mov	x0, #0x0                   	// #0
  42993c:	bl	401c70 <dcgettext@plt>
  429940:	bl	401cc0 <printf@plt>
  429944:	b	4297cc <ferror@plt+0x27a8c>
  429948:	add	x4, sp, #0x4c
  42994c:	add	x3, sp, #0x48
  429950:	mov	x1, x20
  429954:	mov	x0, x19
  429958:	mov	w2, #0x0                   	// #0
  42995c:	bl	4275f0 <ferror@plt+0x258b0>
  429960:	ldr	w21, [sp, #72]
  429964:	mov	x23, x0
  429968:	tst	x0, #0xffffffff00000000
  42996c:	add	x21, x19, x21
  429970:	b.eq	429980 <ferror@plt+0x27c40>  // b.none
  429974:	ldr	w0, [sp, #76]
  429978:	orr	w0, w0, #0x2
  42997c:	str	w0, [sp, #76]
  429980:	ldr	w0, [sp, #76]
  429984:	bl	425cb8 <ferror@plt+0x23f78>
  429988:	sub	x1, x20, x21
  42998c:	mov	x0, x21
  429990:	bl	401940 <strnlen@plt>
  429994:	add	x19, x0, #0x1
  429998:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  42999c:	add	x19, x21, x19
  4299a0:	add	x1, x1, #0xaac
  4299a4:	mov	w2, #0x5                   	// #5
  4299a8:	mov	x0, #0x0                   	// #0
  4299ac:	bl	401c70 <dcgettext@plt>
  4299b0:	mov	x2, x21
  4299b4:	mov	w1, w23
  4299b8:	bl	401cc0 <printf@plt>
  4299bc:	b	4297cc <ferror@plt+0x27a8c>
  4299c0:	add	x4, sp, #0x4c
  4299c4:	add	x3, sp, #0x48
  4299c8:	mov	x1, x20
  4299cc:	mov	x0, x19
  4299d0:	mov	w2, #0x0                   	// #0
  4299d4:	bl	4275f0 <ferror@plt+0x258b0>
  4299d8:	ldr	w21, [sp, #72]
  4299dc:	mov	x23, x0
  4299e0:	tst	x0, #0xffffffff00000000
  4299e4:	add	x21, x19, x21
  4299e8:	b.eq	4299f8 <ferror@plt+0x27cb8>  // b.none
  4299ec:	ldr	w0, [sp, #76]
  4299f0:	orr	w0, w0, #0x2
  4299f4:	str	w0, [sp, #76]
  4299f8:	ldr	w0, [sp, #76]
  4299fc:	bl	425cb8 <ferror@plt+0x23f78>
  429a00:	sub	x1, x20, x21
  429a04:	mov	x0, x21
  429a08:	bl	401940 <strnlen@plt>
  429a0c:	add	x19, x0, #0x1
  429a10:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  429a14:	add	x19, x21, x19
  429a18:	add	x1, x1, #0xad9
  429a1c:	mov	w2, #0x5                   	// #5
  429a20:	b	4299a8 <ferror@plt+0x27c68>
  429a24:	stp	x29, x30, [sp, #-112]!
  429a28:	mov	x29, sp
  429a2c:	stp	x21, x22, [sp, #32]
  429a30:	mov	x21, x2
  429a34:	add	x4, sp, #0x6c
  429a38:	add	x3, sp, #0x68
  429a3c:	mov	w2, #0x0                   	// #0
  429a40:	stp	x19, x20, [sp, #16]
  429a44:	stp	x23, x24, [sp, #48]
  429a48:	mov	x24, x0
  429a4c:	stp	x25, x26, [sp, #64]
  429a50:	mov	w26, w1
  429a54:	mov	x1, x21
  429a58:	str	x27, [sp, #80]
  429a5c:	bl	4275f0 <ferror@plt+0x258b0>
  429a60:	mov	x19, x0
  429a64:	ldp	w22, w0, [sp, #104]
  429a68:	add	x25, x24, x22
  429a6c:	bl	425cb8 <ferror@plt+0x23f78>
  429a70:	cmp	x19, #0x0
  429a74:	ccmp	x21, x25, #0x4, ne  // ne = any
  429a78:	b.eq	429a88 <ferror@plt+0x27d48>  // b.none
  429a7c:	sub	x0, x21, x25
  429a80:	cmp	x0, x19
  429a84:	b.cs	429aa4 <ferror@plt+0x27d64>  // b.hs, b.nlast
  429a88:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  429a8c:	add	x1, x1, #0xb39
  429a90:	mov	w2, #0x5                   	// #5
  429a94:	mov	x0, #0x0                   	// #0
  429a98:	bl	401c70 <dcgettext@plt>
  429a9c:	bl	4395dc <warn@@Base>
  429aa0:	b	429b88 <ferror@plt+0x27e48>
  429aa4:	mov	x20, x25
  429aa8:	mov	w2, #0x5                   	// #5
  429aac:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  429ab0:	mov	x0, #0x0                   	// #0
  429ab4:	add	x1, x1, #0xb65
  429ab8:	add	x22, x22, x19
  429abc:	ldrb	w23, [x20], #1
  429ac0:	bl	401c70 <dcgettext@plt>
  429ac4:	mov	w1, w23
  429ac8:	bl	401cc0 <printf@plt>
  429acc:	cmp	w23, #0x20
  429ad0:	b.hi	429afc <ferror@plt+0x27dbc>  // b.pmore
  429ad4:	cbz	w23, 429b04 <ferror@plt+0x27dc4>
  429ad8:	sub	w1, w23, #0x1
  429adc:	cmp	w1, #0x1f
  429ae0:	b.hi	429b04 <ferror@plt+0x27dc4>  // b.pmore
  429ae4:	adrp	x0, 46f000 <warn@@Base+0x35a24>
  429ae8:	add	x0, x0, #0x708
  429aec:	ldrh	w0, [x0, w1, uxtw #1]
  429af0:	adr	x1, 429afc <ferror@plt+0x27dbc>
  429af4:	add	x0, x1, w0, sxth #2
  429af8:	br	x0
  429afc:	cmp	w23, #0x80
  429b00:	b.eq	429eb0 <ferror@plt+0x28170>  // b.none
  429b04:	mov	w21, w19
  429b08:	mov	w2, #0x5                   	// #5
  429b0c:	sub	w19, w19, #0x1
  429b10:	tbz	w23, #7, 42a090 <ferror@plt+0x28350>
  429b14:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  429b18:	add	x1, x1, #0xe29
  429b1c:	mov	x0, #0x0                   	// #0
  429b20:	bl	401c70 <dcgettext@plt>
  429b24:	bl	401cc0 <printf@plt>
  429b28:	mov	x20, #0x0                   	// #0
  429b2c:	mov	w2, #0x5                   	// #5
  429b30:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  429b34:	mov	x0, #0x0                   	// #0
  429b38:	add	x1, x1, #0xe42
  429b3c:	bl	401c70 <dcgettext@plt>
  429b40:	mov	w1, w19
  429b44:	adrp	x19, 469000 <warn@@Base+0x2fa24>
  429b48:	add	x19, x19, #0xb98
  429b4c:	bl	401cc0 <printf@plt>
  429b50:	add	x20, x20, #0x1
  429b54:	cmp	w21, w20
  429b58:	b.ne	42a09c <ferror@plt+0x2835c>  // b.any
  429b5c:	adrp	x0, 471000 <warn@@Base+0x37a24>
  429b60:	add	x0, x0, #0xdc9
  429b64:	b	429e3c <ferror@plt+0x280fc>
  429b68:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  429b6c:	add	x1, x1, #0xb7c
  429b70:	mov	w2, #0x5                   	// #5
  429b74:	mov	x0, #0x0                   	// #0
  429b78:	bl	401c70 <dcgettext@plt>
  429b7c:	bl	401cc0 <printf@plt>
  429b80:	mov	w0, w26
  429b84:	bl	423ec4 <ferror@plt+0x22184>
  429b88:	mov	x0, x22
  429b8c:	ldp	x19, x20, [sp, #16]
  429b90:	ldp	x21, x22, [sp, #32]
  429b94:	ldp	x23, x24, [sp, #48]
  429b98:	ldp	x25, x26, [sp, #64]
  429b9c:	ldr	x27, [sp, #80]
  429ba0:	ldp	x29, x30, [sp], #112
  429ba4:	ret
  429ba8:	sub	x23, x19, #0x1
  429bac:	cmp	x23, #0x8
  429bb0:	b.ls	429bd8 <ferror@plt+0x27e98>  // b.plast
  429bb4:	mov	w2, #0x5                   	// #5
  429bb8:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  429bbc:	mov	x0, #0x0                   	// #0
  429bc0:	add	x1, x1, #0xb8e
  429bc4:	bl	401c70 <dcgettext@plt>
  429bc8:	mov	x1, x23
  429bcc:	bl	4395dc <warn@@Base>
  429bd0:	mov	x19, #0x0                   	// #0
  429bd4:	b	429c10 <ferror@plt+0x27ed0>
  429bd8:	sub	w1, w19, #0x1
  429bdc:	add	x0, x20, w1, uxtw
  429be0:	cmp	x21, x0
  429be4:	b.hi	429bf0 <ferror@plt+0x27eb0>  // b.pmore
  429be8:	subs	x1, x21, x20
  429bec:	csel	w1, wzr, w1, ls  // ls = plast
  429bf0:	sub	w0, w1, #0x1
  429bf4:	cmp	w0, #0x7
  429bf8:	b.hi	429bd0 <ferror@plt+0x27e90>  // b.pmore
  429bfc:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  429c00:	ldr	x2, [x0, #648]
  429c04:	mov	x0, x20
  429c08:	blr	x2
  429c0c:	mov	x19, x0
  429c10:	mov	w2, #0x5                   	// #5
  429c14:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  429c18:	mov	x0, #0x0                   	// #0
  429c1c:	add	x1, x1, #0xbc1
  429c20:	bl	401c70 <dcgettext@plt>
  429c24:	mov	x20, x0
  429c28:	mov	x1, x19
  429c2c:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  429c30:	add	x0, x0, #0xe5
  429c34:	bl	4242d8 <ferror@plt+0x22598>
  429c38:	mov	x1, x0
  429c3c:	mov	x0, x20
  429c40:	bl	401cc0 <printf@plt>
  429c44:	adrp	x1, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  429c48:	add	x0, x1, #0x6a0
  429c4c:	str	x19, [x1, #1696]
  429c50:	str	wzr, [x0, #8]
  429c54:	strb	wzr, [x0, #32]
  429c58:	b	429b88 <ferror@plt+0x27e48>
  429c5c:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  429c60:	add	x1, x1, #0xbd6
  429c64:	mov	w2, #0x5                   	// #5
  429c68:	mov	x0, #0x0                   	// #0
  429c6c:	bl	401c70 <dcgettext@plt>
  429c70:	adrp	x25, 446000 <warn@@Base+0xca24>
  429c74:	bl	401cc0 <printf@plt>
  429c78:	add	x25, x25, #0x3a2
  429c7c:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  429c80:	add	x1, x1, #0xbf3
  429c84:	mov	w2, #0x5                   	// #5
  429c88:	mov	x0, #0x0                   	// #0
  429c8c:	bl	401c70 <dcgettext@plt>
  429c90:	bl	401cc0 <printf@plt>
  429c94:	adrp	x0, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  429c98:	add	x0, x0, #0x6a0
  429c9c:	ldr	w1, [x0, #36]
  429ca0:	add	w1, w1, #0x1
  429ca4:	str	w1, [x0, #36]
  429ca8:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  429cac:	add	x0, x0, #0xc0f
  429cb0:	bl	401cc0 <printf@plt>
  429cb4:	sub	x1, x21, x20
  429cb8:	mov	x0, x20
  429cbc:	bl	401940 <strnlen@plt>
  429cc0:	add	x19, x0, #0x1
  429cc4:	add	x19, x20, x19
  429cc8:	add	x4, sp, #0x6c
  429ccc:	add	x3, sp, #0x68
  429cd0:	mov	w2, #0x0                   	// #0
  429cd4:	mov	x1, x21
  429cd8:	mov	x26, x0
  429cdc:	mov	x0, x19
  429ce0:	bl	4275f0 <ferror@plt+0x258b0>
  429ce4:	mov	x23, x0
  429ce8:	ldr	w0, [sp, #104]
  429cec:	add	x19, x19, x0
  429cf0:	ldr	w0, [sp, #108]
  429cf4:	bl	425cb8 <ferror@plt+0x23f78>
  429cf8:	mov	x1, x23
  429cfc:	mov	x0, x25
  429d00:	adrp	x23, 447000 <warn@@Base+0xda24>
  429d04:	bl	4242d8 <ferror@plt+0x22598>
  429d08:	add	x23, x23, #0x7f6
  429d0c:	mov	x1, x0
  429d10:	mov	x0, x23
  429d14:	bl	401cc0 <printf@plt>
  429d18:	add	x4, sp, #0x6c
  429d1c:	add	x3, sp, #0x68
  429d20:	mov	w2, #0x0                   	// #0
  429d24:	mov	x1, x21
  429d28:	mov	x0, x19
  429d2c:	bl	4275f0 <ferror@plt+0x258b0>
  429d30:	mov	x27, x0
  429d34:	ldr	w0, [sp, #104]
  429d38:	add	x19, x19, x0
  429d3c:	ldr	w0, [sp, #108]
  429d40:	bl	425cb8 <ferror@plt+0x23f78>
  429d44:	mov	x1, x27
  429d48:	mov	x0, x25
  429d4c:	bl	4242d8 <ferror@plt+0x22598>
  429d50:	mov	x1, x0
  429d54:	mov	x0, x23
  429d58:	bl	401cc0 <printf@plt>
  429d5c:	add	x4, sp, #0x6c
  429d60:	add	x3, sp, #0x68
  429d64:	mov	w2, #0x0                   	// #0
  429d68:	mov	x1, x21
  429d6c:	mov	x0, x19
  429d70:	bl	4275f0 <ferror@plt+0x258b0>
  429d74:	mov	x27, x0
  429d78:	ldr	w0, [sp, #104]
  429d7c:	add	x19, x19, x0
  429d80:	ldr	w0, [sp, #108]
  429d84:	sub	x24, x19, x24
  429d88:	bl	425cb8 <ferror@plt+0x23f78>
  429d8c:	mov	x1, x27
  429d90:	mov	x0, x25
  429d94:	bl	4242d8 <ferror@plt+0x22598>
  429d98:	mov	x1, x0
  429d9c:	mov	x0, x23
  429da0:	bl	401cc0 <printf@plt>
  429da4:	mov	x2, x20
  429da8:	mov	w1, w26
  429dac:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  429db0:	add	x0, x0, #0xc16
  429db4:	bl	401cc0 <printf@plt>
  429db8:	cmp	x24, x22
  429dbc:	b.ne	429dc8 <ferror@plt+0x28088>  // b.any
  429dc0:	cmp	x21, x19
  429dc4:	b.ne	429b88 <ferror@plt+0x27e48>  // b.any
  429dc8:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  429dcc:	mov	w2, #0x5                   	// #5
  429dd0:	add	x1, x1, #0xc1d
  429dd4:	b	429a94 <ferror@plt+0x27d54>
  429dd8:	add	x4, sp, #0x6c
  429ddc:	add	x3, sp, #0x68
  429de0:	mov	x1, x21
  429de4:	mov	w2, #0x0                   	// #0
  429de8:	mov	x0, x20
  429dec:	bl	4275f0 <ferror@plt+0x258b0>
  429df0:	mov	x20, x0
  429df4:	ldr	w0, [sp, #108]
  429df8:	bl	425cb8 <ferror@plt+0x23f78>
  429dfc:	mov	w2, #0x5                   	// #5
  429e00:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  429e04:	mov	x0, #0x0                   	// #0
  429e08:	add	x1, x1, #0xc44
  429e0c:	bl	401c70 <dcgettext@plt>
  429e10:	mov	x19, x0
  429e14:	mov	x1, x20
  429e18:	adrp	x0, 446000 <warn@@Base+0xca24>
  429e1c:	add	x0, x0, #0x3a2
  429e20:	bl	4242d8 <ferror@plt+0x22598>
  429e24:	mov	x1, x0
  429e28:	mov	x0, x19
  429e2c:	bl	401cc0 <printf@plt>
  429e30:	b	429b88 <ferror@plt+0x27e48>
  429e34:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  429e38:	add	x0, x0, #0xc5d
  429e3c:	bl	401b70 <puts@plt>
  429e40:	b	429b88 <ferror@plt+0x27e48>
  429e44:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  429e48:	add	x0, x0, #0xc7b
  429e4c:	b	429e3c <ferror@plt+0x280fc>
  429e50:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  429e54:	add	x0, x0, #0xc92
  429e58:	b	429e3c <ferror@plt+0x280fc>
  429e5c:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  429e60:	add	x0, x0, #0xca8
  429e64:	b	429e3c <ferror@plt+0x280fc>
  429e68:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  429e6c:	add	x0, x0, #0xcc7
  429e70:	b	429e3c <ferror@plt+0x280fc>
  429e74:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  429e78:	add	x0, x0, #0xce2
  429e7c:	b	429e3c <ferror@plt+0x280fc>
  429e80:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  429e84:	add	x0, x0, #0xcf9
  429e88:	b	429e3c <ferror@plt+0x280fc>
  429e8c:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  429e90:	add	x0, x0, #0xd19
  429e94:	b	429e3c <ferror@plt+0x280fc>
  429e98:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  429e9c:	add	x0, x0, #0xd38
  429ea0:	b	429e3c <ferror@plt+0x280fc>
  429ea4:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  429ea8:	add	x0, x0, #0xd5b
  429eac:	b	429e3c <ferror@plt+0x280fc>
  429eb0:	adrp	x23, 446000 <warn@@Base+0xca24>
  429eb4:	adrp	x24, 46a000 <warn@@Base+0x30a24>
  429eb8:	add	x23, x23, #0x3a2
  429ebc:	add	x24, x24, #0xdae
  429ec0:	add	x19, x25, x19
  429ec4:	adrp	x25, 46a000 <warn@@Base+0x30a24>
  429ec8:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  429ecc:	add	x0, x0, #0xd71
  429ed0:	bl	401b70 <puts@plt>
  429ed4:	cmp	x20, x19
  429ed8:	b.cs	429b88 <ferror@plt+0x27e48>  // b.hs, b.nlast
  429edc:	mov	x0, x20
  429ee0:	add	x4, sp, #0x6c
  429ee4:	add	x3, sp, #0x68
  429ee8:	mov	x1, x19
  429eec:	mov	w2, #0x0                   	// #0
  429ef0:	bl	4275f0 <ferror@plt+0x258b0>
  429ef4:	mov	x21, x0
  429ef8:	tst	x0, #0xffffffff00000000
  429efc:	ldr	w0, [sp, #104]
  429f00:	add	x20, x20, x0
  429f04:	b.eq	429f14 <ferror@plt+0x281d4>  // b.none
  429f08:	ldr	w0, [sp, #108]
  429f0c:	orr	w0, w0, #0x2
  429f10:	str	w0, [sp, #108]
  429f14:	ldr	w0, [sp, #108]
  429f18:	bl	425cb8 <ferror@plt+0x23f78>
  429f1c:	cmp	w21, #0x2
  429f20:	b.eq	429f44 <ferror@plt+0x28204>  // b.none
  429f24:	cmp	w21, #0x3
  429f28:	b.eq	429f8c <ferror@plt+0x2824c>  // b.none
  429f2c:	cmp	w21, #0x1
  429f30:	b.ne	42a06c <ferror@plt+0x2832c>  // b.any
  429f34:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  429f38:	add	x0, x0, #0xd93
  429f3c:	bl	401b70 <puts@plt>
  429f40:	b	429ed4 <ferror@plt+0x28194>
  429f44:	add	x4, sp, #0x6c
  429f48:	add	x3, sp, #0x68
  429f4c:	mov	x1, x19
  429f50:	mov	w2, #0x0                   	// #0
  429f54:	mov	x0, x20
  429f58:	bl	4275f0 <ferror@plt+0x258b0>
  429f5c:	mov	x21, x0
  429f60:	ldr	w0, [sp, #104]
  429f64:	add	x20, x20, x0
  429f68:	ldr	w0, [sp, #108]
  429f6c:	bl	425cb8 <ferror@plt+0x23f78>
  429f70:	mov	x1, x21
  429f74:	mov	x0, x23
  429f78:	bl	4242d8 <ferror@plt+0x22598>
  429f7c:	mov	x1, x0
  429f80:	mov	x0, x24
  429f84:	bl	401cc0 <printf@plt>
  429f88:	b	429ed4 <ferror@plt+0x28194>
  429f8c:	add	x0, x25, #0xdd7
  429f90:	bl	401cc0 <printf@plt>
  429f94:	add	x4, sp, #0x6c
  429f98:	add	x3, sp, #0x68
  429f9c:	mov	w2, #0x0                   	// #0
  429fa0:	mov	x1, x19
  429fa4:	mov	x0, x20
  429fa8:	bl	4275f0 <ferror@plt+0x258b0>
  429fac:	mov	x21, x0
  429fb0:	ldr	w0, [sp, #104]
  429fb4:	add	x20, x20, x0
  429fb8:	ldr	w0, [sp, #108]
  429fbc:	bl	425cb8 <ferror@plt+0x23f78>
  429fc0:	mov	x1, x21
  429fc4:	mov	x0, x23
  429fc8:	bl	4242d8 <ferror@plt+0x22598>
  429fcc:	mov	x1, x0
  429fd0:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  429fd4:	add	x0, x0, #0xdf4
  429fd8:	bl	401cc0 <printf@plt>
  429fdc:	add	x4, sp, #0x6c
  429fe0:	add	x3, sp, #0x68
  429fe4:	mov	w2, #0x0                   	// #0
  429fe8:	mov	x1, x19
  429fec:	mov	x0, x20
  429ff0:	bl	4275f0 <ferror@plt+0x258b0>
  429ff4:	mov	x21, x0
  429ff8:	ldr	w0, [sp, #104]
  429ffc:	add	x20, x20, x0
  42a000:	ldr	w0, [sp, #108]
  42a004:	bl	425cb8 <ferror@plt+0x23f78>
  42a008:	mov	x1, x21
  42a00c:	mov	x0, x23
  42a010:	bl	4242d8 <ferror@plt+0x22598>
  42a014:	mov	x1, x0
  42a018:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  42a01c:	add	x0, x0, #0xdf8
  42a020:	bl	401cc0 <printf@plt>
  42a024:	add	x4, sp, #0x6c
  42a028:	add	x3, sp, #0x68
  42a02c:	mov	x1, x19
  42a030:	mov	w2, #0x0                   	// #0
  42a034:	mov	x0, x20
  42a038:	bl	4275f0 <ferror@plt+0x258b0>
  42a03c:	mov	x21, x0
  42a040:	ldr	w0, [sp, #104]
  42a044:	add	x20, x20, x0
  42a048:	ldr	w0, [sp, #108]
  42a04c:	bl	425cb8 <ferror@plt+0x23f78>
  42a050:	mov	x1, x21
  42a054:	mov	x0, x23
  42a058:	bl	4242d8 <ferror@plt+0x22598>
  42a05c:	mov	x1, x0
  42a060:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  42a064:	add	x0, x0, #0xdfc
  42a068:	b	429f84 <ferror@plt+0x28244>
  42a06c:	mov	w2, #0x5                   	// #5
  42a070:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  42a074:	mov	x0, #0x0                   	// #0
  42a078:	add	x1, x1, #0xe02
  42a07c:	bl	401c70 <dcgettext@plt>
  42a080:	mov	x20, x19
  42a084:	mov	w1, w21
  42a088:	bl	401cc0 <printf@plt>
  42a08c:	b	429ed4 <ferror@plt+0x28194>
  42a090:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  42a094:	add	x1, x1, #0xe38
  42a098:	b	429b1c <ferror@plt+0x27ddc>
  42a09c:	ldrb	w1, [x25, x20]
  42a0a0:	mov	x0, x19
  42a0a4:	bl	401cc0 <printf@plt>
  42a0a8:	b	429b50 <ferror@plt+0x27e10>
  42a0ac:	stp	x29, x30, [sp, #-112]!
  42a0b0:	mov	x29, sp
  42a0b4:	stp	x19, x20, [sp, #16]
  42a0b8:	mov	x20, x0
  42a0bc:	mov	x0, #0x60                  	// #96
  42a0c0:	stp	x21, x22, [sp, #32]
  42a0c4:	mov	x21, x1
  42a0c8:	stp	x23, x24, [sp, #48]
  42a0cc:	mov	x24, x4
  42a0d0:	mov	x23, x5
  42a0d4:	stp	x25, x26, [sp, #64]
  42a0d8:	mov	x26, x2
  42a0dc:	mov	x25, x3
  42a0e0:	stp	x27, x28, [sp, #80]
  42a0e4:	bl	43cf40 <warn@@Base+0x3964>
  42a0e8:	mov	x19, x0
  42a0ec:	stp	xzr, xzr, [x0]
  42a0f0:	stp	xzr, xzr, [x0, #16]
  42a0f4:	stp	xzr, xzr, [x0, #32]
  42a0f8:	stp	xzr, xzr, [x0, #48]
  42a0fc:	stp	xzr, xzr, [x0, #64]
  42a100:	stp	xzr, xzr, [x0, #80]
  42a104:	mov	x0, #0x2                   	// #2
  42a108:	bl	43cf40 <warn@@Base+0x3964>
  42a10c:	str	x0, [x19, #24]
  42a110:	mov	x0, #0x4                   	// #4
  42a114:	bl	43cf40 <warn@@Base+0x3964>
  42a118:	str	x0, [x19, #32]
  42a11c:	mov	x0, x20
  42a120:	ldrb	w22, [x0], #1
  42a124:	str	x0, [x19, #40]
  42a128:	mov	x20, x0
  42a12c:	cmp	x20, x21
  42a130:	b.cs	42a13c <ferror@plt+0x283fc>  // b.hs, b.nlast
  42a134:	ldrb	w1, [x20], #1
  42a138:	cbnz	w1, 42a12c <ferror@plt+0x283ec>
  42a13c:	cmp	x21, x20
  42a140:	b.ne	42a17c <ferror@plt+0x2843c>  // b.any
  42a144:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  42a148:	add	x1, x1, #0xe4e
  42a14c:	mov	w2, #0x5                   	// #5
  42a150:	mov	x0, #0x0                   	// #0
  42a154:	bl	401c70 <dcgettext@plt>
  42a158:	bl	4395dc <warn@@Base>
  42a15c:	ldr	x0, [x19, #32]
  42a160:	mov	x27, x21
  42a164:	bl	401bd0 <free@plt>
  42a168:	ldr	x0, [x19, #24]
  42a16c:	bl	401bd0 <free@plt>
  42a170:	mov	x0, x19
  42a174:	bl	401bd0 <free@plt>
  42a178:	b	42a4c0 <ferror@plt+0x28780>
  42a17c:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  42a180:	add	x1, x1, #0x658
  42a184:	bl	401bb0 <strcmp@plt>
  42a188:	cbnz	w0, 42a198 <ferror@plt+0x28458>
  42a18c:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42a190:	ldr	w0, [x0, #596]
  42a194:	add	x20, x20, x0
  42a198:	cmp	w22, #0x3
  42a19c:	b.le	42a3c0 <ferror@plt+0x28680>
  42a1a0:	add	x27, x20, #0x1
  42a1a4:	cmp	x21, x27
  42a1a8:	b.hi	42a1e4 <ferror@plt+0x284a4>  // b.pmore
  42a1ac:	subs	x1, x21, x20
  42a1b0:	csel	w1, wzr, w1, ls  // ls = plast
  42a1b4:	sub	w0, w1, #0x1
  42a1b8:	cmp	w0, #0x7
  42a1bc:	b.ls	42a1ec <ferror@plt+0x284ac>  // b.plast
  42a1c0:	strb	wzr, [x19, #94]
  42a1c4:	mov	w2, #0x5                   	// #5
  42a1c8:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  42a1cc:	mov	x0, #0x0                   	// #0
  42a1d0:	add	x1, x1, #0xe73
  42a1d4:	bl	401c70 <dcgettext@plt>
  42a1d8:	ldrb	w1, [x19, #94]
  42a1dc:	bl	4395dc <warn@@Base>
  42a1e0:	b	42a15c <ferror@plt+0x2841c>
  42a1e4:	mov	w1, #0x1                   	// #1
  42a1e8:	b	42a1b4 <ferror@plt+0x28474>
  42a1ec:	adrp	x28, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42a1f0:	mov	x0, x20
  42a1f4:	ldr	x2, [x28, #648]
  42a1f8:	blr	x2
  42a1fc:	and	w0, w0, #0xff
  42a200:	strb	w0, [x19, #94]
  42a204:	sub	w0, w0, #0x1
  42a208:	and	w0, w0, #0xff
  42a20c:	cmp	w0, #0x7
  42a210:	b.hi	42a1c4 <ferror@plt+0x28484>  // b.pmore
  42a214:	add	x20, x20, #0x2
  42a218:	cmp	x21, x20
  42a21c:	b.hi	42a270 <ferror@plt+0x28530>  // b.pmore
  42a220:	subs	x1, x21, x27
  42a224:	csel	w1, wzr, w1, ls  // ls = plast
  42a228:	sub	w0, w1, #0x1
  42a22c:	cmp	w0, #0x7
  42a230:	b.ls	42a278 <ferror@plt+0x28538>  // b.plast
  42a234:	strb	wzr, [x19, #95]
  42a238:	ldrb	w0, [x19, #95]
  42a23c:	cmp	w0, #0x8
  42a240:	b.hi	42a254 <ferror@plt+0x28514>  // b.pmore
  42a244:	ldrb	w1, [x19, #94]
  42a248:	add	w0, w0, w1
  42a24c:	cmp	w0, #0x8
  42a250:	b.le	42a28c <ferror@plt+0x2854c>
  42a254:	mov	w2, #0x5                   	// #5
  42a258:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  42a25c:	mov	x0, #0x0                   	// #0
  42a260:	add	x1, x1, #0xe9a
  42a264:	bl	401c70 <dcgettext@plt>
  42a268:	ldrb	w1, [x19, #95]
  42a26c:	b	42a1dc <ferror@plt+0x2849c>
  42a270:	mov	w1, #0x1                   	// #1
  42a274:	b	42a228 <ferror@plt+0x284e8>
  42a278:	ldr	x2, [x28, #648]
  42a27c:	mov	x0, x27
  42a280:	blr	x2
  42a284:	strb	w0, [x19, #95]
  42a288:	b	42a238 <ferror@plt+0x284f8>
  42a28c:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42a290:	str	w1, [x0, #596]
  42a294:	mov	x1, x21
  42a298:	mov	x0, x20
  42a29c:	add	x4, sp, #0x6c
  42a2a0:	add	x3, sp, #0x68
  42a2a4:	mov	w2, #0x0                   	// #0
  42a2a8:	bl	4275f0 <ferror@plt+0x258b0>
  42a2ac:	ldr	w1, [sp, #104]
  42a2b0:	tst	x0, #0xffffffff00000000
  42a2b4:	str	w0, [x19, #48]
  42a2b8:	add	x20, x20, x1
  42a2bc:	b.eq	42a2cc <ferror@plt+0x2858c>  // b.none
  42a2c0:	ldr	w0, [sp, #108]
  42a2c4:	orr	w0, w0, #0x2
  42a2c8:	str	w0, [sp, #108]
  42a2cc:	ldr	w0, [sp, #108]
  42a2d0:	bl	425cb8 <ferror@plt+0x23f78>
  42a2d4:	mov	x1, x21
  42a2d8:	mov	x0, x20
  42a2dc:	add	x4, sp, #0x6c
  42a2e0:	add	x3, sp, #0x68
  42a2e4:	mov	w2, #0x1                   	// #1
  42a2e8:	bl	4275f0 <ferror@plt+0x258b0>
  42a2ec:	ldr	w1, [sp, #104]
  42a2f0:	cmp	x0, w0, sxtw
  42a2f4:	str	w0, [x19, #52]
  42a2f8:	add	x20, x20, x1
  42a2fc:	b.eq	42a30c <ferror@plt+0x285cc>  // b.none
  42a300:	ldr	w0, [sp, #108]
  42a304:	orr	w0, w0, #0x2
  42a308:	str	w0, [sp, #108]
  42a30c:	ldr	w0, [sp, #108]
  42a310:	bl	425cb8 <ferror@plt+0x23f78>
  42a314:	cmp	w22, #0x1
  42a318:	b.ne	42a3f4 <ferror@plt+0x286b4>  // b.any
  42a31c:	add	x27, x20, #0x1
  42a320:	cmp	x21, x27
  42a324:	b.hi	42a3d4 <ferror@plt+0x28694>  // b.pmore
  42a328:	subs	x1, x21, x20
  42a32c:	csel	w1, wzr, w1, ls  // ls = plast
  42a330:	sub	w0, w1, #0x1
  42a334:	cmp	w0, #0x7
  42a338:	b.ls	42a3dc <ferror@plt+0x2869c>  // b.plast
  42a33c:	str	wzr, [x19, #88]
  42a340:	ldr	x0, [x19, #40]
  42a344:	ldrb	w0, [x0]
  42a348:	cmp	w0, #0x7a
  42a34c:	b.ne	42a4e0 <ferror@plt+0x287a0>  // b.any
  42a350:	add	x4, sp, #0x6c
  42a354:	add	x3, sp, #0x68
  42a358:	mov	x1, x21
  42a35c:	mov	x0, x27
  42a360:	mov	w2, #0x0                   	// #0
  42a364:	bl	4275f0 <ferror@plt+0x258b0>
  42a368:	mov	x20, x0
  42a36c:	ldp	w28, w0, [sp, #104]
  42a370:	add	x28, x27, x28
  42a374:	sub	x27, x21, x28
  42a378:	bl	425cb8 <ferror@plt+0x23f78>
  42a37c:	cmp	x20, x27
  42a380:	b.ls	42a438 <ferror@plt+0x286f8>  // b.plast
  42a384:	mov	w2, #0x5                   	// #5
  42a388:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  42a38c:	mov	x0, #0x0                   	// #0
  42a390:	add	x1, x1, #0xec1
  42a394:	bl	401c70 <dcgettext@plt>
  42a398:	mov	x22, x0
  42a39c:	mov	x1, x20
  42a3a0:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  42a3a4:	add	x0, x0, #0xe5
  42a3a8:	bl	4242d8 <ferror@plt+0x22598>
  42a3ac:	mov	x2, x27
  42a3b0:	mov	x1, x0
  42a3b4:	mov	x0, x22
  42a3b8:	bl	4395dc <warn@@Base>
  42a3bc:	b	42a15c <ferror@plt+0x2841c>
  42a3c0:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42a3c4:	strb	wzr, [x19, #95]
  42a3c8:	ldr	w0, [x0, #596]
  42a3cc:	strb	w0, [x19, #94]
  42a3d0:	b	42a294 <ferror@plt+0x28554>
  42a3d4:	mov	w1, w22
  42a3d8:	b	42a330 <ferror@plt+0x285f0>
  42a3dc:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42a3e0:	ldr	x2, [x0, #648]
  42a3e4:	mov	x0, x20
  42a3e8:	blr	x2
  42a3ec:	str	w0, [x19, #88]
  42a3f0:	b	42a340 <ferror@plt+0x28600>
  42a3f4:	add	x4, sp, #0x6c
  42a3f8:	add	x3, sp, #0x68
  42a3fc:	mov	x1, x21
  42a400:	mov	x0, x20
  42a404:	mov	w2, #0x0                   	// #0
  42a408:	bl	4275f0 <ferror@plt+0x258b0>
  42a40c:	ldr	w27, [sp, #104]
  42a410:	tst	x0, #0xffffffff00000000
  42a414:	str	w0, [x19, #88]
  42a418:	add	x27, x20, x27
  42a41c:	b.eq	42a42c <ferror@plt+0x286ec>  // b.none
  42a420:	ldr	w0, [sp, #108]
  42a424:	orr	w0, w0, #0x2
  42a428:	str	w0, [sp, #108]
  42a42c:	ldr	w0, [sp, #108]
  42a430:	bl	425cb8 <ferror@plt+0x23f78>
  42a434:	b	42a340 <ferror@plt+0x28600>
  42a438:	add	x27, x28, x20
  42a43c:	cbz	x20, 42a4b0 <ferror@plt+0x28770>
  42a440:	ldr	x2, [x19, #40]
  42a444:	mov	x6, x28
  42a448:	add	x2, x2, #0x1
  42a44c:	cmp	x21, x2
  42a450:	ccmp	x27, x6, #0x0, hi  // hi = pmore
  42a454:	b.ls	42a4b0 <ferror@plt+0x28770>  // b.plast
  42a458:	ldrb	w0, [x2]
  42a45c:	cmp	w0, #0x4c
  42a460:	b.ne	42a470 <ferror@plt+0x28730>  // b.any
  42a464:	add	x6, x6, #0x1
  42a468:	add	x2, x2, #0x1
  42a46c:	b	42a44c <ferror@plt+0x2870c>
  42a470:	cmp	w0, #0x50
  42a474:	b.ne	42a48c <ferror@plt+0x2874c>  // b.any
  42a478:	ldrb	w0, [x6]
  42a47c:	bl	423e98 <ferror@plt+0x22158>
  42a480:	add	w0, w0, #0x1
  42a484:	add	x6, x6, x0
  42a488:	b	42a468 <ferror@plt+0x28728>
  42a48c:	cmp	w0, #0x52
  42a490:	b.ne	42a4a0 <ferror@plt+0x28760>  // b.any
  42a494:	ldrb	w0, [x6], #1
  42a498:	strb	w0, [x19, #92]
  42a49c:	b	42a468 <ferror@plt+0x28728>
  42a4a0:	cmp	w0, #0x53
  42a4a4:	b.eq	42a468 <ferror@plt+0x28728>  // b.none
  42a4a8:	cmp	w0, #0x42
  42a4ac:	b.eq	42a468 <ferror@plt+0x28728>  // b.none
  42a4b0:	str	x19, [x26]
  42a4b4:	str	w22, [x25]
  42a4b8:	str	x20, [x24]
  42a4bc:	str	x28, [x23]
  42a4c0:	mov	x0, x27
  42a4c4:	ldp	x19, x20, [sp, #16]
  42a4c8:	ldp	x21, x22, [sp, #32]
  42a4cc:	ldp	x23, x24, [sp, #48]
  42a4d0:	ldp	x25, x26, [sp, #64]
  42a4d4:	ldp	x27, x28, [sp, #80]
  42a4d8:	ldp	x29, x30, [sp], #112
  42a4dc:	ret
  42a4e0:	mov	x28, #0x0                   	// #0
  42a4e4:	mov	x20, #0x0                   	// #0
  42a4e8:	b	42a4b0 <ferror@plt+0x28770>
  42a4ec:	stp	x29, x30, [sp, #-176]!
  42a4f0:	mov	x29, sp
  42a4f4:	stp	x19, x20, [sp, #16]
  42a4f8:	mov	x19, x3
  42a4fc:	mov	x20, x4
  42a500:	stp	x21, x22, [sp, #32]
  42a504:	add	x4, sp, #0xac
  42a508:	add	x3, sp, #0xa8
  42a50c:	stp	x23, x24, [sp, #48]
  42a510:	mov	x24, x6
  42a514:	stp	x25, x26, [sp, #64]
  42a518:	stp	x27, x28, [sp, #80]
  42a51c:	mov	x27, x1
  42a520:	mov	x28, x2
  42a524:	str	wzr, [x6]
  42a528:	mov	x1, x28
  42a52c:	mov	w2, #0x0                   	// #0
  42a530:	str	x0, [sp, #104]
  42a534:	mov	x0, x27
  42a538:	str	w5, [sp, #116]
  42a53c:	str	w7, [sp, #152]
  42a540:	bl	4275f0 <ferror@plt+0x258b0>
  42a544:	mov	x21, x0
  42a548:	ldp	w8, w0, [sp, #168]
  42a54c:	add	x27, x27, x8
  42a550:	bl	425cb8 <ferror@plt+0x23f78>
  42a554:	adrp	x0, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  42a558:	ldr	x1, [x0, #1792]
  42a55c:	cbz	x1, 42a73c <ferror@plt+0x289fc>
  42a560:	ldr	x0, [x1]
  42a564:	cmp	x0, x21
  42a568:	b.eq	42a978 <ferror@plt+0x28c38>  // b.none
  42a56c:	ldr	x1, [x1, #40]
  42a570:	b	42a55c <ferror@plt+0x2881c>
  42a574:	ldr	x0, [x23, #8]
  42a578:	cmp	x0, #0x20
  42a57c:	b.hi	42a5b0 <ferror@plt+0x28870>  // b.pmore
  42a580:	cbz	x0, 42a73c <ferror@plt+0x289fc>
  42a584:	sub	x0, x0, #0x1
  42a588:	cmp	x0, #0x1f
  42a58c:	b.hi	42a73c <ferror@plt+0x289fc>  // b.pmore
  42a590:	cmp	w0, #0x1f
  42a594:	b.hi	42a73c <ferror@plt+0x289fc>  // b.pmore
  42a598:	adrp	x1, 46f000 <warn@@Base+0x35a24>
  42a59c:	add	x1, x1, #0x748
  42a5a0:	ldrh	w0, [x1, w0, uxtw #1]
  42a5a4:	adr	x1, 42a5b0 <ferror@plt+0x28870>
  42a5a8:	add	x0, x1, w0, sxth #2
  42a5ac:	br	x0
  42a5b0:	mov	x1, #0x1f02                	// #7938
  42a5b4:	cmp	x0, x1
  42a5b8:	b.hi	42a5d8 <ferror@plt+0x28898>  // b.pmore
  42a5bc:	mov	x1, #0x1f00                	// #7936
  42a5c0:	cmp	x0, x1
  42a5c4:	b.ls	42a73c <ferror@plt+0x289fc>  // b.plast
  42a5c8:	add	x4, sp, #0xac
  42a5cc:	add	x3, sp, #0xa8
  42a5d0:	mov	w2, #0x0                   	// #0
  42a5d4:	b	42a7fc <ferror@plt+0x28abc>
  42a5d8:	mov	x1, #0xffffffffffffe0e0    	// #-7968
  42a5dc:	add	x0, x0, x1
  42a5e0:	cmp	x0, #0x1
  42a5e4:	b.hi	42a73c <ferror@plt+0x289fc>  // b.pmore
  42a5e8:	cmp	x20, #0x8
  42a5ec:	b.ls	42a614 <ferror@plt+0x288d4>  // b.plast
  42a5f0:	mov	x2, x22
  42a5f4:	mov	x1, x21
  42a5f8:	mov	x3, x20
  42a5fc:	mov	w4, #0x5                   	// #5
  42a600:	mov	x0, #0x0                   	// #0
  42a604:	bl	401c20 <dcngettext@plt>
  42a608:	ldr	w1, [sp, #136]
  42a60c:	mov	w2, #0x8                   	// #8
  42a610:	bl	4390e8 <error@@Base>
  42a614:	ldr	x0, [sp, #144]
  42a618:	add	x0, x27, x0
  42a61c:	cmp	x28, x0
  42a620:	b.hi	42a774 <ferror@plt+0x28a34>  // b.pmore
  42a624:	sub	x1, x28, x27
  42a628:	cmp	x27, x28
  42a62c:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  42a630:	sub	w0, w1, #0x1
  42a634:	cmp	w0, #0x7
  42a638:	b.hi	42a77c <ferror@plt+0x28a3c>  // b.pmore
  42a63c:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42a640:	ldr	x2, [x0, #648]
  42a644:	mov	x0, x27
  42a648:	blr	x2
  42a64c:	mov	x25, x0
  42a650:	add	x26, x27, x20
  42a654:	b	42a6d0 <ferror@plt+0x28990>
  42a658:	ldr	w0, [sp, #116]
  42a65c:	cmp	w0, #0x2
  42a660:	b.ne	42a758 <ferror@plt+0x28a18>  // b.any
  42a664:	cmp	x19, #0x8
  42a668:	b.ls	42a690 <ferror@plt+0x28950>  // b.plast
  42a66c:	mov	x2, x22
  42a670:	mov	x1, x21
  42a674:	mov	x3, x19
  42a678:	mov	w4, #0x5                   	// #5
  42a67c:	mov	x0, #0x0                   	// #0
  42a680:	bl	401c20 <dcngettext@plt>
  42a684:	ldr	w1, [sp, #120]
  42a688:	mov	w2, #0x8                   	// #8
  42a68c:	bl	4390e8 <error@@Base>
  42a690:	ldr	x0, [sp, #128]
  42a694:	add	x0, x27, x0
  42a698:	cmp	x28, x0
  42a69c:	b.hi	42a764 <ferror@plt+0x28a24>  // b.pmore
  42a6a0:	sub	x1, x28, x27
  42a6a4:	cmp	x27, x28
  42a6a8:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  42a6ac:	sub	w0, w1, #0x1
  42a6b0:	cmp	w0, #0x7
  42a6b4:	b.hi	42a76c <ferror@plt+0x28a2c>  // b.pmore
  42a6b8:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42a6bc:	ldr	x2, [x0, #648]
  42a6c0:	mov	x0, x27
  42a6c4:	blr	x2
  42a6c8:	mov	x25, x0
  42a6cc:	add	x26, x27, x19
  42a6d0:	cmp	x28, x26
  42a6d4:	csel	x27, x28, x26, ls  // ls = plast
  42a6d8:	cbz	x27, 42a73c <ferror@plt+0x289fc>
  42a6dc:	ldr	x0, [x23]
  42a6e0:	cmp	x0, #0x3e
  42a6e4:	b.eq	42a948 <ferror@plt+0x28c08>  // b.none
  42a6e8:	cmp	x0, #0x49
  42a6ec:	b.ne	42a72c <ferror@plt+0x289ec>  // b.any
  42a6f0:	ldr	w0, [sp, #152]
  42a6f4:	cbnz	w0, 42a73c <ferror@plt+0x289fc>
  42a6f8:	ldr	x0, [sp, #104]
  42a6fc:	sub	x0, x28, x0
  42a700:	cmp	x0, x25
  42a704:	b.ls	42a73c <ferror@plt+0x289fc>  // b.plast
  42a708:	ldr	w5, [sp, #116]
  42a70c:	mov	x6, x24
  42a710:	ldr	x0, [sp, #104]
  42a714:	mov	x4, x20
  42a718:	mov	x3, x19
  42a71c:	mov	x2, x28
  42a720:	add	x1, x0, x25
  42a724:	mov	w7, #0x1                   	// #1
  42a728:	bl	42a4ec <ferror@plt+0x287ac>
  42a72c:	ldr	x23, [x23, #24]
  42a730:	cbz	x23, 42a73c <ferror@plt+0x289fc>
  42a734:	ldr	x0, [x23]
  42a738:	cbnz	x0, 42a574 <ferror@plt+0x28834>
  42a73c:	ldp	x19, x20, [sp, #16]
  42a740:	ldp	x21, x22, [sp, #32]
  42a744:	ldp	x23, x24, [sp, #48]
  42a748:	ldp	x25, x26, [sp, #64]
  42a74c:	ldp	x27, x28, [sp, #80]
  42a750:	ldp	x29, x30, [sp], #176
  42a754:	ret
  42a758:	ldr	w0, [sp, #156]
  42a75c:	cmp	w0, #0x1
  42a760:	b	42a5e4 <ferror@plt+0x288a4>
  42a764:	ldr	w1, [sp, #124]
  42a768:	b	42a6ac <ferror@plt+0x2896c>
  42a76c:	mov	x25, #0x0                   	// #0
  42a770:	b	42a6cc <ferror@plt+0x2898c>
  42a774:	ldr	w1, [sp, #140]
  42a778:	b	42a630 <ferror@plt+0x288f0>
  42a77c:	mov	x25, #0x0                   	// #0
  42a780:	b	42a650 <ferror@plt+0x28910>
  42a784:	add	x26, x27, #0x1
  42a788:	cmp	x28, x26
  42a78c:	b.hi	42a7a0 <ferror@plt+0x28a60>  // b.pmore
  42a790:	sub	x1, x28, x27
  42a794:	cmp	x27, x28
  42a798:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  42a79c:	b	42a7a4 <ferror@plt+0x28a64>
  42a7a0:	mov	w1, #0x1                   	// #1
  42a7a4:	sub	w0, w1, #0x1
  42a7a8:	cmp	w0, #0x7
  42a7ac:	b.hi	42a820 <ferror@plt+0x28ae0>  // b.pmore
  42a7b0:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42a7b4:	ldr	x3, [x0, #648]
  42a7b8:	mov	x0, x27
  42a7bc:	blr	x3
  42a7c0:	mov	x25, x0
  42a7c4:	b	42a6d0 <ferror@plt+0x28990>
  42a7c8:	add	x26, x27, #0x2
  42a7cc:	cmp	x28, x26
  42a7d0:	b.ls	42a790 <ferror@plt+0x28a50>  // b.plast
  42a7d4:	mov	w1, #0x2                   	// #2
  42a7d8:	b	42a7a4 <ferror@plt+0x28a64>
  42a7dc:	add	x26, x27, #0x4
  42a7e0:	cmp	x28, x26
  42a7e4:	b.ls	42a790 <ferror@plt+0x28a50>  // b.plast
  42a7e8:	mov	w1, #0x4                   	// #4
  42a7ec:	b	42a7a4 <ferror@plt+0x28a64>
  42a7f0:	add	x4, sp, #0xac
  42a7f4:	add	x3, sp, #0xa8
  42a7f8:	mov	w2, #0x1                   	// #1
  42a7fc:	mov	x1, x28
  42a800:	mov	x0, x27
  42a804:	bl	4275f0 <ferror@plt+0x258b0>
  42a808:	mov	x25, x0
  42a80c:	ldp	w2, w0, [sp, #168]
  42a810:	add	x26, x27, x2
  42a814:	bl	425cb8 <ferror@plt+0x23f78>
  42a818:	b	42a6d0 <ferror@plt+0x28990>
  42a81c:	add	x26, x27, #0x10
  42a820:	mov	x25, #0x0                   	// #0
  42a824:	b	42a6d0 <ferror@plt+0x28990>
  42a828:	sub	x1, x28, x27
  42a82c:	mov	x0, x27
  42a830:	bl	401940 <strnlen@plt>
  42a834:	add	x2, x0, #0x1
  42a838:	add	x26, x27, x2
  42a83c:	b	42a820 <ferror@plt+0x28ae0>
  42a840:	add	x0, x27, #0x1
  42a844:	cmp	x28, x0
  42a848:	b.hi	42a884 <ferror@plt+0x28b44>  // b.pmore
  42a84c:	sub	x1, x28, x27
  42a850:	cmp	x27, x28
  42a854:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  42a858:	sub	w0, w1, #0x1
  42a85c:	cmp	w0, #0x7
  42a860:	b.hi	42a88c <ferror@plt+0x28b4c>  // b.pmore
  42a864:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42a868:	ldr	x2, [x0, #648]
  42a86c:	mov	x0, x27
  42a870:	blr	x2
  42a874:	mov	x25, x0
  42a878:	add	x2, x25, #0x1
  42a87c:	add	x26, x27, x2
  42a880:	b	42a6d0 <ferror@plt+0x28990>
  42a884:	mov	w1, #0x1                   	// #1
  42a888:	b	42a858 <ferror@plt+0x28b18>
  42a88c:	mov	x25, #0x0                   	// #0
  42a890:	b	42a878 <ferror@plt+0x28b38>
  42a894:	add	x0, x27, #0x2
  42a898:	cmp	x28, x0
  42a89c:	b.hi	42a8d4 <ferror@plt+0x28b94>  // b.pmore
  42a8a0:	sub	x1, x28, x27
  42a8a4:	cmp	x27, x28
  42a8a8:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  42a8ac:	sub	w0, w1, #0x1
  42a8b0:	cmp	w0, #0x7
  42a8b4:	b.hi	42a8dc <ferror@plt+0x28b9c>  // b.pmore
  42a8b8:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42a8bc:	ldr	x2, [x0, #648]
  42a8c0:	mov	x0, x27
  42a8c4:	blr	x2
  42a8c8:	mov	x25, x0
  42a8cc:	add	x2, x25, #0x2
  42a8d0:	b	42a87c <ferror@plt+0x28b3c>
  42a8d4:	mov	w1, #0x2                   	// #2
  42a8d8:	b	42a8ac <ferror@plt+0x28b6c>
  42a8dc:	mov	x25, #0x0                   	// #0
  42a8e0:	b	42a8cc <ferror@plt+0x28b8c>
  42a8e4:	add	x0, x27, #0x4
  42a8e8:	cmp	x28, x0
  42a8ec:	b.hi	42a924 <ferror@plt+0x28be4>  // b.pmore
  42a8f0:	sub	x1, x28, x27
  42a8f4:	cmp	x27, x28
  42a8f8:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  42a8fc:	sub	w0, w1, #0x1
  42a900:	cmp	w0, #0x7
  42a904:	b.hi	42a92c <ferror@plt+0x28bec>  // b.pmore
  42a908:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42a90c:	ldr	x2, [x0, #648]
  42a910:	mov	x0, x27
  42a914:	blr	x2
  42a918:	mov	x25, x0
  42a91c:	add	x2, x25, #0x4
  42a920:	b	42a87c <ferror@plt+0x28b3c>
  42a924:	mov	w1, #0x4                   	// #4
  42a928:	b	42a8fc <ferror@plt+0x28bbc>
  42a92c:	mov	x25, #0x0                   	// #0
  42a930:	b	42a91c <ferror@plt+0x28bdc>
  42a934:	add	x26, x27, #0x8
  42a938:	b	42a820 <ferror@plt+0x28ae0>
  42a93c:	mov	x26, x27
  42a940:	mov	x25, #0x1                   	// #1
  42a944:	b	42a6d0 <ferror@plt+0x28990>
  42a948:	cmp	x25, #0xe
  42a94c:	b.hi	42a96c <ferror@plt+0x28c2c>  // b.pmore
  42a950:	mov	x0, #0x1                   	// #1
  42a954:	mov	x1, #0x4186                	// #16774
  42a958:	lsl	x0, x0, x25
  42a95c:	tst	x0, x1
  42a960:	b.eq	42a96c <ferror@plt+0x28c2c>  // b.none
  42a964:	str	wzr, [x24]
  42a968:	b	42a72c <ferror@plt+0x289ec>
  42a96c:	mov	w0, #0x1                   	// #1
  42a970:	str	w0, [x24]
  42a974:	b	42a72c <ferror@plt+0x289ec>
  42a978:	cmp	x20, #0x8
  42a97c:	mov	w0, #0x8                   	// #8
  42a980:	ldr	x23, [x1, #24]
  42a984:	csel	w1, w20, w0, ls  // ls = plast
  42a988:	stp	w20, w1, [sp, #136]
  42a98c:	csel	w1, w20, w0, ls  // ls = plast
  42a990:	cmp	x19, #0x8
  42a994:	str	x1, [sp, #144]
  42a998:	csel	w1, w19, w0, ls  // ls = plast
  42a99c:	csel	w0, w19, w0, ls  // ls = plast
  42a9a0:	str	x0, [sp, #128]
  42a9a4:	adrp	x22, 469000 <warn@@Base+0x2fa24>
  42a9a8:	ldr	w0, [sp, #116]
  42a9ac:	adrp	x21, 469000 <warn@@Base+0x2fa24>
  42a9b0:	add	x22, x22, #0x191
  42a9b4:	add	x21, x21, #0x1da
  42a9b8:	sub	w0, w0, #0x3
  42a9bc:	str	w19, [sp, #120]
  42a9c0:	str	w1, [sp, #124]
  42a9c4:	str	w0, [sp, #156]
  42a9c8:	b	42a730 <ferror@plt+0x289f0>
  42a9cc:	adrp	x1, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  42a9d0:	add	x1, x1, #0x6a0
  42a9d4:	cmp	w0, #0x3e
  42a9d8:	str	xzr, [x1, #1216]
  42a9dc:	b.eq	42aa18 <ferror@plt+0x28cd8>  // b.none
  42a9e0:	b.hi	42aa00 <ferror@plt+0x28cc0>  // b.pmore
  42a9e4:	cmp	w0, #0x6
  42a9e8:	b.eq	42aa78 <ferror@plt+0x28d38>  // b.none
  42a9ec:	cmp	w0, #0x16
  42a9f0:	b.eq	42aaa0 <ferror@plt+0x28d60>  // b.none
  42a9f4:	cmp	w0, #0x3
  42a9f8:	b.eq	42aa50 <ferror@plt+0x28d10>  // b.none
  42a9fc:	ret
  42aa00:	cmp	w0, #0xb7
  42aa04:	b.eq	42aa88 <ferror@plt+0x28d48>  // b.none
  42aa08:	b.hi	42aa30 <ferror@plt+0x28cf0>  // b.pmore
  42aa0c:	sub	w0, w0, #0xb4
  42aa10:	cmp	w0, #0x1
  42aa14:	b.hi	42a9fc <ferror@plt+0x28cbc>  // b.pmore
  42aa18:	adrp	x0, 470000 <warn@@Base+0x36a24>
  42aa1c:	add	x0, x0, #0xc08
  42aa20:	sub	x0, x0, #0x68
  42aa24:	str	x0, [x1, #72]
  42aa28:	mov	w0, #0x7e                  	// #126
  42aa2c:	b	42aa64 <ferror@plt+0x28d24>
  42aa30:	cmp	w0, #0xf3
  42aa34:	b.ne	42a9fc <ferror@plt+0x28cbc>  // b.any
  42aa38:	mov	w0, #0x2000                	// #8192
  42aa3c:	str	xzr, [x1, #72]
  42aa40:	str	w0, [x1, #80]
  42aa44:	adrp	x0, 424000 <ferror@plt+0x222c0>
  42aa48:	add	x0, x0, #0xb04
  42aa4c:	b	42aa70 <ferror@plt+0x28d30>
  42aa50:	adrp	x0, 46f000 <warn@@Base+0x35a24>
  42aa54:	add	x0, x0, #0xb08
  42aa58:	add	x0, x0, #0xa48
  42aa5c:	str	x0, [x1, #72]
  42aa60:	mov	w0, #0x65                  	// #101
  42aa64:	str	w0, [x1, #80]
  42aa68:	adrp	x0, 423000 <ferror@plt+0x212c0>
  42aa6c:	add	x0, x0, #0xfbc
  42aa70:	str	x0, [x1, #1216]
  42aa74:	b	42a9fc <ferror@plt+0x28cbc>
  42aa78:	adrp	x0, 46f000 <warn@@Base+0x35a24>
  42aa7c:	add	x0, x0, #0xb08
  42aa80:	add	x0, x0, #0xd70
  42aa84:	b	42aa5c <ferror@plt+0x28d1c>
  42aa88:	adrp	x0, 470000 <warn@@Base+0x36a24>
  42aa8c:	add	x0, x0, #0xc08
  42aa90:	add	x0, x0, #0x388
  42aa94:	str	x0, [x1, #72]
  42aa98:	mov	w0, #0x80                  	// #128
  42aa9c:	b	42aa64 <ferror@plt+0x28d24>
  42aaa0:	adrp	x0, 470000 <warn@@Base+0x36a24>
  42aaa4:	add	x0, x0, #0xc08
  42aaa8:	add	x0, x0, #0x788
  42aaac:	str	x0, [x1, #72]
  42aab0:	mov	w0, #0x54                  	// #84
  42aab4:	b	42aa64 <ferror@plt+0x28d24>
  42aab8:	adrp	x2, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  42aabc:	add	x2, x2, #0x6a0
  42aac0:	cmp	w0, #0x42
  42aac4:	str	xzr, [x2, #1216]
  42aac8:	b.eq	42abc0 <ferror@plt+0x28e80>  // b.none
  42aacc:	b.hi	42aae4 <ferror@plt+0x28da4>  // b.pmore
  42aad0:	cmp	w0, #0x8
  42aad4:	b.eq	42ab0c <ferror@plt+0x28dcc>  // b.none
  42aad8:	cmp	w0, #0xb
  42aadc:	b.eq	42ab80 <ferror@plt+0x28e40>  // b.none
  42aae0:	ret
  42aae4:	cmp	w0, #0x45
  42aae8:	b.eq	42aba8 <ferror@plt+0x28e68>  // b.none
  42aaec:	cmp	w0, #0x52
  42aaf0:	b.ne	42aae0 <ferror@plt+0x28da0>  // b.any
  42aaf4:	adrp	x0, 470000 <warn@@Base+0x36a24>
  42aaf8:	add	x0, x0, #0xc08
  42aafc:	add	x0, x0, #0x388
  42ab00:	str	x0, [x2, #72]
  42ab04:	mov	w0, #0x80                  	// #128
  42ab08:	b	42ab94 <ferror@plt+0x28e54>
  42ab0c:	adrp	x3, 423000 <ferror@plt+0x212c0>
  42ab10:	cmp	x1, #0x88
  42ab14:	add	x3, x3, #0xfbc
  42ab18:	b.eq	42ab30 <ferror@plt+0x28df0>  // b.none
  42ab1c:	b.hi	42ab74 <ferror@plt+0x28e34>  // b.pmore
  42ab20:	cmp	x1, #0x9
  42ab24:	b.hi	42ab50 <ferror@plt+0x28e10>  // b.pmore
  42ab28:	cmp	x1, #0x7
  42ab2c:	b.ls	42ab5c <ferror@plt+0x28e1c>  // b.plast
  42ab30:	adrp	x0, 470000 <warn@@Base+0x36a24>
  42ab34:	add	x0, x0, #0xc08
  42ab38:	sub	x0, x0, #0x68
  42ab3c:	str	x0, [x2, #72]
  42ab40:	mov	w0, #0x7e                  	// #126
  42ab44:	str	w0, [x2, #80]
  42ab48:	str	x3, [x2, #1216]
  42ab4c:	b	42aae0 <ferror@plt+0x28da0>
  42ab50:	sub	x1, x1, #0x10
  42ab54:	cmp	x1, #0x1
  42ab58:	b.ls	42ab30 <ferror@plt+0x28df0>  // b.plast
  42ab5c:	adrp	x0, 46f000 <warn@@Base+0x35a24>
  42ab60:	add	x0, x0, #0xb08
  42ab64:	add	x0, x0, #0xa48
  42ab68:	str	x0, [x2, #72]
  42ab6c:	mov	w0, #0x65                  	// #101
  42ab70:	b	42ab44 <ferror@plt+0x28e04>
  42ab74:	cmp	x1, #0x90
  42ab78:	b.ne	42ab5c <ferror@plt+0x28e1c>  // b.any
  42ab7c:	b	42ab30 <ferror@plt+0x28df0>
  42ab80:	adrp	x0, 46f000 <warn@@Base+0x35a24>
  42ab84:	add	x0, x0, #0xb08
  42ab88:	add	x0, x0, #0xd70
  42ab8c:	str	x0, [x2, #72]
  42ab90:	mov	w0, #0x65                  	// #101
  42ab94:	str	w0, [x2, #80]
  42ab98:	adrp	x0, 423000 <ferror@plt+0x212c0>
  42ab9c:	add	x0, x0, #0xfbc
  42aba0:	str	x0, [x2, #1216]
  42aba4:	b	42aae0 <ferror@plt+0x28da0>
  42aba8:	adrp	x0, 470000 <warn@@Base+0x36a24>
  42abac:	add	x0, x0, #0xc08
  42abb0:	add	x0, x0, #0x788
  42abb4:	str	x0, [x2, #72]
  42abb8:	mov	w0, #0x54                  	// #84
  42abbc:	b	42ab94 <ferror@plt+0x28e54>
  42abc0:	mov	w0, #0x2000                	// #8192
  42abc4:	str	xzr, [x2, #72]
  42abc8:	str	w0, [x2, #80]
  42abcc:	adrp	x0, 424000 <ferror@plt+0x222c0>
  42abd0:	add	x0, x0, #0xb04
  42abd4:	b	42aba0 <ferror@plt+0x28e60>
  42abd8:	mov	x2, #0xffffffffffffffff    	// #-1
  42abdc:	udiv	x2, x2, x1
  42abe0:	cmp	x2, x0
  42abe4:	b.ls	42abf0 <ferror@plt+0x28eb0>  // b.plast
  42abe8:	mul	x0, x1, x0
  42abec:	b	43cf40 <warn@@Base+0x3964>
  42abf0:	mov	x0, #0x0                   	// #0
  42abf4:	ret
  42abf8:	stp	x29, x30, [sp, #-32]!
  42abfc:	mov	x29, sp
  42ac00:	stp	x19, x20, [sp, #16]
  42ac04:	mov	x19, x0
  42ac08:	mov	x0, #0xffffffffffffffff    	// #-1
  42ac0c:	udiv	x0, x0, x1
  42ac10:	cmp	x0, x19
  42ac14:	b.hi	42ac4c <ferror@plt+0x28f0c>  // b.pmore
  42ac18:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  42ac1c:	mov	w2, #0x5                   	// #5
  42ac20:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  42ac24:	add	x1, x1, #0xefa
  42ac28:	ldr	x20, [x0, #1016]
  42ac2c:	mov	x0, #0x0                   	// #0
  42ac30:	bl	401c70 <dcgettext@plt>
  42ac34:	mov	x1, x0
  42ac38:	mov	x2, x19
  42ac3c:	mov	x0, x20
  42ac40:	bl	401d20 <fprintf@plt>
  42ac44:	mov	w0, #0x1                   	// #1
  42ac48:	bl	43ce5c <warn@@Base+0x3880>
  42ac4c:	mul	x0, x1, x19
  42ac50:	ldp	x19, x20, [sp, #16]
  42ac54:	ldp	x29, x30, [sp], #32
  42ac58:	b	43cf40 <warn@@Base+0x3964>
  42ac5c:	stp	x29, x30, [sp, #-32]!
  42ac60:	mov	x29, sp
  42ac64:	str	x19, [sp, #16]
  42ac68:	mov	x19, x1
  42ac6c:	mov	x1, #0xffffffffffffffff    	// #-1
  42ac70:	udiv	x1, x1, x2
  42ac74:	cmp	x1, x19
  42ac78:	b.hi	42aca0 <ferror@plt+0x28f60>  // b.pmore
  42ac7c:	mov	w2, #0x5                   	// #5
  42ac80:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  42ac84:	mov	x0, #0x0                   	// #0
  42ac88:	add	x1, x1, #0xf44
  42ac8c:	bl	401c70 <dcgettext@plt>
  42ac90:	mov	x1, x19
  42ac94:	bl	4390e8 <error@@Base>
  42ac98:	mov	w0, #0x1                   	// #1
  42ac9c:	bl	43ce5c <warn@@Base+0x3880>
  42aca0:	mul	x1, x2, x19
  42aca4:	ldr	x19, [sp, #16]
  42aca8:	ldp	x29, x30, [sp], #32
  42acac:	b	43cfc4 <warn@@Base+0x39e8>
  42acb0:	sub	sp, sp, #0x140
  42acb4:	cmp	x4, x5
  42acb8:	stp	x29, x30, [sp, #64]
  42acbc:	add	x29, sp, #0x40
  42acc0:	stp	x23, x24, [sp, #112]
  42acc4:	mov	x23, x0
  42acc8:	ldr	w0, [sp, #376]
  42accc:	stp	x19, x20, [sp, #80]
  42acd0:	stp	x21, x22, [sp, #96]
  42acd4:	mov	x21, x4
  42acd8:	stp	x25, x26, [sp, #128]
  42acdc:	stp	x27, x28, [sp, #144]
  42ace0:	ldrb	w28, [sp, #368]
  42ace4:	stp	x6, x3, [sp, #160]
  42ace8:	str	w0, [sp, #180]
  42acec:	str	xzr, [sp, #224]
  42acf0:	ldr	x27, [sp, #320]
  42acf4:	ldr	x25, [sp, #336]
  42acf8:	b.hi	42ad08 <ferror@plt+0x28fc8>  // b.pmore
  42acfc:	mov	x22, x1
  42ad00:	ccmp	x1, #0x19, #0x4, eq  // eq = none
  42ad04:	b.eq	42ad48 <ferror@plt+0x29008>  // b.none
  42ad08:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  42ad0c:	mov	x19, x21
  42ad10:	add	x1, x1, #0xfa2
  42ad14:	mov	w2, #0x5                   	// #5
  42ad18:	mov	x0, #0x0                   	// #0
  42ad1c:	bl	401c70 <dcgettext@plt>
  42ad20:	bl	4395dc <warn@@Base>
  42ad24:	mov	x0, x19
  42ad28:	ldp	x29, x30, [sp, #64]
  42ad2c:	ldp	x19, x20, [sp, #80]
  42ad30:	ldp	x21, x22, [sp, #96]
  42ad34:	ldp	x23, x24, [sp, #112]
  42ad38:	ldp	x25, x26, [sp, #128]
  42ad3c:	ldp	x27, x28, [sp, #144]
  42ad40:	add	sp, sp, #0x140
  42ad44:	ret
  42ad48:	mov	x24, x2
  42ad4c:	mov	x20, x5
  42ad50:	mov	x26, x7
  42ad54:	cmp	x1, #0x1f
  42ad58:	b.hi	42ad8c <ferror@plt+0x2904c>  // b.pmore
  42ad5c:	cbz	x1, 42babc <ferror@plt+0x29d7c>
  42ad60:	sub	x1, x1, #0x1
  42ad64:	cmp	x1, #0x1e
  42ad68:	b.hi	42b314 <ferror@plt+0x295d4>  // b.pmore
  42ad6c:	cmp	w1, #0x1e
  42ad70:	b.hi	42b314 <ferror@plt+0x295d4>  // b.pmore
  42ad74:	adrp	x0, 46f000 <warn@@Base+0x35a24>
  42ad78:	add	x0, x0, #0x788
  42ad7c:	ldrh	w0, [x0, w1, uxtw #1]
  42ad80:	adr	x1, 42ad8c <ferror@plt+0x2904c>
  42ad84:	add	x0, x1, w0, sxth #2
  42ad88:	br	x0
  42ad8c:	mov	x0, #0x1f02                	// #7938
  42ad90:	cmp	x1, x0
  42ad94:	b.hi	42add4 <ferror@plt+0x29094>  // b.pmore
  42ad98:	mov	x0, #0x1f00                	// #7936
  42ad9c:	cmp	x1, x0
  42ada0:	b.ls	42d024 <ferror@plt+0x2b2e4>  // b.plast
  42ada4:	add	x4, sp, #0x100
  42ada8:	add	x3, sp, #0xf8
  42adac:	mov	x1, x20
  42adb0:	mov	x0, x21
  42adb4:	mov	w2, #0x0                   	// #0
  42adb8:	bl	4275f0 <ferror@plt+0x258b0>
  42adbc:	str	x0, [sp, #224]
  42adc0:	ldr	w0, [sp, #256]
  42adc4:	ldr	w19, [sp, #248]
  42adc8:	add	x19, x21, x19
  42adcc:	bl	425cb8 <ferror@plt+0x23f78>
  42add0:	b	42ae4c <ferror@plt+0x2910c>
  42add4:	mov	x3, #0xffffffffffffe0e0    	// #-7968
  42add8:	add	x0, x1, x3
  42addc:	cmp	x0, #0x1
  42ade0:	b.hi	42b33c <ferror@plt+0x295fc>  // b.pmore
  42ade4:	mov	w1, w27
  42ade8:	cmp	x27, #0x8
  42adec:	b.ls	42ae20 <ferror@plt+0x290e0>  // b.plast
  42adf0:	mov	x3, x27
  42adf4:	mov	w4, #0x5                   	// #5
  42adf8:	adrp	x2, 469000 <warn@@Base+0x2fa24>
  42adfc:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  42ae00:	add	x2, x2, #0x191
  42ae04:	add	x1, x1, #0x1da
  42ae08:	mov	x0, #0x0                   	// #0
  42ae0c:	bl	401c20 <dcngettext@plt>
  42ae10:	mov	w1, w27
  42ae14:	mov	w2, #0x8                   	// #8
  42ae18:	bl	4390e8 <error@@Base>
  42ae1c:	mov	w1, #0x8                   	// #8
  42ae20:	add	x0, x21, w1, uxtw
  42ae24:	cmp	x20, x0
  42ae28:	b.hi	42ae38 <ferror@plt+0x290f8>  // b.pmore
  42ae2c:	sub	x1, x20, x21
  42ae30:	cmp	x21, x20
  42ae34:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  42ae38:	sub	w0, w1, #0x1
  42ae3c:	cmp	w0, #0x7
  42ae40:	b.ls	42b11c <ferror@plt+0x293dc>  // b.plast
  42ae44:	str	xzr, [sp, #224]
  42ae48:	add	x19, x21, x27
  42ae4c:	cmp	x22, #0x21
  42ae50:	b.ls	42b318 <ferror@plt+0x295d8>  // b.plast
  42ae54:	mov	x0, #0x1f20                	// #7968
  42ae58:	cmp	x22, x0
  42ae5c:	b.eq	42b408 <ferror@plt+0x296c8>  // b.none
  42ae60:	b.hi	42b344 <ferror@plt+0x29604>  // b.pmore
  42ae64:	mov	x0, #0x1f01                	// #7937
  42ae68:	cmp	x22, x0
  42ae6c:	b.eq	42b9c4 <ferror@plt+0x29c84>  // b.none
  42ae70:	mov	x0, #0x1f02                	// #7938
  42ae74:	cmp	x22, x0
  42ae78:	b.ne	42b31c <ferror@plt+0x295dc>  // b.any
  42ae7c:	ldr	w0, [sp, #344]
  42ae80:	cbnz	w0, 42b48c <ferror@plt+0x2974c>
  42ae84:	ldr	x0, [sp, #352]
  42ae88:	mov	w1, #0x2e                  	// #46
  42ae8c:	ldr	x0, [x0, #16]
  42ae90:	bl	401b10 <strrchr@plt>
  42ae94:	cbz	x0, 42b8d4 <ferror@plt+0x29b94>
  42ae98:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  42ae9c:	add	x1, x1, #0xba8
  42aea0:	bl	401bb0 <strcmp@plt>
  42aea4:	cmp	w0, #0x0
  42aea8:	cset	w3, eq  // eq = none
  42aeac:	mov	w2, #0x5                   	// #5
  42aeb0:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42aeb4:	mov	x0, #0x0                   	// #0
  42aeb8:	add	x1, x1, #0xb5
  42aebc:	str	w3, [sp, #192]
  42aec0:	bl	401c70 <dcgettext@plt>
  42aec4:	ldr	x1, [sp, #224]
  42aec8:	mov	x24, x0
  42aecc:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  42aed0:	add	x0, x0, #0xe5
  42aed4:	bl	4242d8 <ferror@plt+0x22598>
  42aed8:	mov	x4, x0
  42aedc:	ldr	w3, [sp, #192]
  42aee0:	mov	x2, x27
  42aee4:	ldr	x0, [sp, #224]
  42aee8:	str	x4, [sp, #184]
  42aeec:	ldr	x1, [sp, #360]
  42aef0:	bl	4242e0 <ferror@plt+0x225a0>
  42aef4:	mov	x3, x0
  42aef8:	ldr	x4, [sp, #184]
  42aefc:	mov	x2, x4
  42af00:	b	42b880 <ferror@plt+0x29b40>
  42af04:	ldr	w0, [sp, #328]
  42af08:	cmp	w0, #0x2
  42af0c:	b.ne	42afbc <ferror@plt+0x2927c>  // b.any
  42af10:	mov	w1, w7
  42af14:	cmp	x7, #0x8
  42af18:	b.ls	42af4c <ferror@plt+0x2920c>  // b.plast
  42af1c:	mov	x3, x7
  42af20:	mov	w4, #0x5                   	// #5
  42af24:	adrp	x2, 469000 <warn@@Base+0x2fa24>
  42af28:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  42af2c:	add	x2, x2, #0x191
  42af30:	add	x1, x1, #0x1da
  42af34:	mov	x0, #0x0                   	// #0
  42af38:	bl	401c20 <dcngettext@plt>
  42af3c:	mov	w1, w26
  42af40:	mov	w2, #0x8                   	// #8
  42af44:	bl	4390e8 <error@@Base>
  42af48:	mov	w1, #0x8                   	// #8
  42af4c:	add	x0, x21, w1, uxtw
  42af50:	cmp	x20, x0
  42af54:	b.hi	42af64 <ferror@plt+0x29224>  // b.pmore
  42af58:	sub	x1, x20, x21
  42af5c:	cmp	x21, x20
  42af60:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  42af64:	sub	w0, w1, #0x1
  42af68:	cmp	w0, #0x7
  42af6c:	b.ls	42afa4 <ferror@plt+0x29264>  // b.plast
  42af70:	str	xzr, [sp, #224]
  42af74:	add	x19, x21, x26
  42af78:	ldr	w0, [sp, #344]
  42af7c:	cbnz	w0, 42b48c <ferror@plt+0x2974c>
  42af80:	ldr	x1, [sp, #224]
  42af84:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  42af88:	add	x0, x0, #0xe5
  42af8c:	bl	4242d8 <ferror@plt+0x22598>
  42af90:	mov	w1, w28
  42af94:	mov	x2, x0
  42af98:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  42af9c:	add	x0, x0, #0xfeb
  42afa0:	b	42b430 <ferror@plt+0x296f0>
  42afa4:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42afa8:	ldr	x2, [x0, #648]
  42afac:	mov	x0, x21
  42afb0:	blr	x2
  42afb4:	str	x0, [sp, #224]
  42afb8:	b	42af74 <ferror@plt+0x29234>
  42afbc:	ldr	w0, [sp, #328]
  42afc0:	sub	w0, w0, #0x3
  42afc4:	cmp	w0, #0x1
  42afc8:	b.hi	42b050 <ferror@plt+0x29310>  // b.pmore
  42afcc:	mov	w1, w27
  42afd0:	cmp	x27, #0x8
  42afd4:	b.ls	42b008 <ferror@plt+0x292c8>  // b.plast
  42afd8:	mov	x3, x27
  42afdc:	mov	w4, #0x5                   	// #5
  42afe0:	adrp	x2, 469000 <warn@@Base+0x2fa24>
  42afe4:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  42afe8:	add	x2, x2, #0x191
  42afec:	add	x1, x1, #0x1da
  42aff0:	mov	x0, #0x0                   	// #0
  42aff4:	bl	401c20 <dcngettext@plt>
  42aff8:	mov	w1, w27
  42affc:	mov	w2, #0x8                   	// #8
  42b000:	bl	4390e8 <error@@Base>
  42b004:	mov	w1, #0x8                   	// #8
  42b008:	add	x0, x21, w1, uxtw
  42b00c:	cmp	x20, x0
  42b010:	b.hi	42b020 <ferror@plt+0x292e0>  // b.pmore
  42b014:	sub	x1, x20, x21
  42b018:	cmp	x21, x20
  42b01c:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  42b020:	sub	w0, w1, #0x1
  42b024:	cmp	w0, #0x7
  42b028:	b.ls	42b038 <ferror@plt+0x292f8>  // b.plast
  42b02c:	str	xzr, [sp, #224]
  42b030:	add	x19, x21, x27
  42b034:	b	42af78 <ferror@plt+0x29238>
  42b038:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42b03c:	ldr	x2, [x0, #648]
  42b040:	mov	x0, x21
  42b044:	blr	x2
  42b048:	str	x0, [sp, #224]
  42b04c:	b	42b030 <ferror@plt+0x292f0>
  42b050:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  42b054:	add	x1, x1, #0xfb5
  42b058:	mov	w2, #0x5                   	// #5
  42b05c:	mov	x0, #0x0                   	// #0
  42b060:	mov	x19, x21
  42b064:	bl	401c70 <dcgettext@plt>
  42b068:	bl	4390e8 <error@@Base>
  42b06c:	b	42af78 <ferror@plt+0x29238>
  42b070:	mov	w1, w7
  42b074:	cmp	x7, #0x8
  42b078:	b.ls	42b0ac <ferror@plt+0x2936c>  // b.plast
  42b07c:	mov	x3, x7
  42b080:	mov	w4, #0x5                   	// #5
  42b084:	adrp	x2, 469000 <warn@@Base+0x2fa24>
  42b088:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  42b08c:	add	x2, x2, #0x191
  42b090:	add	x1, x1, #0x1da
  42b094:	mov	x0, #0x0                   	// #0
  42b098:	bl	401c20 <dcngettext@plt>
  42b09c:	mov	w1, w26
  42b0a0:	mov	w2, #0x8                   	// #8
  42b0a4:	bl	4390e8 <error@@Base>
  42b0a8:	mov	w1, #0x8                   	// #8
  42b0ac:	add	x0, x21, w1, uxtw
  42b0b0:	cmp	x20, x0
  42b0b4:	b.hi	42b0c4 <ferror@plt+0x29384>  // b.pmore
  42b0b8:	sub	x1, x20, x21
  42b0bc:	cmp	x21, x20
  42b0c0:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  42b0c4:	sub	w0, w1, #0x1
  42b0c8:	cmp	w0, #0x7
  42b0cc:	b.ls	42b104 <ferror@plt+0x293c4>  // b.plast
  42b0d0:	str	xzr, [sp, #224]
  42b0d4:	add	x19, x21, x26
  42b0d8:	ldr	w0, [sp, #344]
  42b0dc:	cbnz	w0, 42b48c <ferror@plt+0x2974c>
  42b0e0:	ldr	x1, [sp, #224]
  42b0e4:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  42b0e8:	add	x0, x0, #0xe5
  42b0ec:	bl	4242d8 <ferror@plt+0x22598>
  42b0f0:	mov	x2, x0
  42b0f4:	mov	w1, w28
  42b0f8:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42b0fc:	add	x0, x0, #0x1
  42b100:	b	42b430 <ferror@plt+0x296f0>
  42b104:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42b108:	ldr	x2, [x0, #648]
  42b10c:	mov	x0, x21
  42b110:	blr	x2
  42b114:	str	x0, [sp, #224]
  42b118:	b	42b0d4 <ferror@plt+0x29394>
  42b11c:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42b120:	ldr	x2, [x0, #648]
  42b124:	mov	x0, x21
  42b128:	blr	x2
  42b12c:	str	x0, [sp, #224]
  42b130:	b	42ae48 <ferror@plt+0x29108>
  42b134:	mov	x19, x4
  42b138:	mov	x0, #0x1                   	// #1
  42b13c:	str	x0, [sp, #224]
  42b140:	ldr	w0, [sp, #344]
  42b144:	cbnz	w0, 42b48c <ferror@plt+0x2974c>
  42b148:	ldr	x1, [sp, #224]
  42b14c:	adrp	x0, 46c000 <warn@@Base+0x32a24>
  42b150:	add	x0, x0, #0x8d1
  42b154:	bl	4242d8 <ferror@plt+0x22598>
  42b158:	mov	w1, w28
  42b15c:	mov	x2, x0
  42b160:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  42b164:	add	x0, x0, #0xfe6
  42b168:	b	42b430 <ferror@plt+0x296f0>
  42b16c:	add	x19, x4, #0x1
  42b170:	cmp	x19, x5
  42b174:	b.cc	42b188 <ferror@plt+0x29448>  // b.lo, b.ul, b.last
  42b178:	sub	x1, x20, x21
  42b17c:	cmp	x21, x20
  42b180:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  42b184:	b	42b18c <ferror@plt+0x2944c>
  42b188:	mov	w1, #0x1                   	// #1
  42b18c:	sub	w0, w1, #0x1
  42b190:	cmp	w0, #0x7
  42b194:	b.hi	42b1ac <ferror@plt+0x2946c>  // b.pmore
  42b198:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42b19c:	ldr	x2, [x0, #648]
  42b1a0:	mov	x0, x21
  42b1a4:	blr	x2
  42b1a8:	str	x0, [sp, #224]
  42b1ac:	sub	x1, x22, #0x1
  42b1b0:	cmp	x1, #0x20
  42b1b4:	b.hi	42b31c <ferror@plt+0x295dc>  // b.pmore
  42b1b8:	cmp	w1, #0x20
  42b1bc:	b.hi	42b31c <ferror@plt+0x295dc>  // b.pmore
  42b1c0:	adrp	x0, 46f000 <warn@@Base+0x35a24>
  42b1c4:	add	x0, x0, #0x7c8
  42b1c8:	ldrh	w0, [x0, w1, uxtw #1]
  42b1cc:	adr	x1, 42b1d8 <ferror@plt+0x29498>
  42b1d0:	add	x0, x1, w0, sxth #2
  42b1d4:	br	x0
  42b1d8:	add	x19, x4, #0x2
  42b1dc:	cmp	x19, x5
  42b1e0:	b.cs	42b178 <ferror@plt+0x29438>  // b.hs, b.nlast
  42b1e4:	mov	w1, #0x2                   	// #2
  42b1e8:	b	42b18c <ferror@plt+0x2944c>
  42b1ec:	add	x19, x4, #0x4
  42b1f0:	cmp	x19, x5
  42b1f4:	b.cs	42b178 <ferror@plt+0x29438>  // b.hs, b.nlast
  42b1f8:	mov	w1, #0x4                   	// #4
  42b1fc:	b	42b18c <ferror@plt+0x2944c>
  42b200:	add	x4, sp, #0x100
  42b204:	add	x3, sp, #0xf8
  42b208:	mov	x1, x5
  42b20c:	mov	w2, #0x1                   	// #1
  42b210:	mov	x0, x21
  42b214:	bl	4275f0 <ferror@plt+0x258b0>
  42b218:	mov	x24, x0
  42b21c:	ldr	w0, [sp, #256]
  42b220:	ldr	w19, [sp, #248]
  42b224:	add	x19, x21, x19
  42b228:	bl	425cb8 <ferror@plt+0x23f78>
  42b22c:	str	x24, [sp, #224]
  42b230:	b	42b140 <ferror@plt+0x29400>
  42b234:	add	x4, sp, #0x100
  42b238:	add	x3, sp, #0xf8
  42b23c:	mov	x1, x5
  42b240:	mov	x0, x21
  42b244:	mov	w2, #0x0                   	// #0
  42b248:	bl	4275f0 <ferror@plt+0x258b0>
  42b24c:	ldr	w4, [sp, #248]
  42b250:	mov	x19, x0
  42b254:	ldr	w0, [sp, #256]
  42b258:	add	x21, x21, x4
  42b25c:	bl	425cb8 <ferror@plt+0x23f78>
  42b260:	ldr	w0, [sp, #344]
  42b264:	cbnz	w0, 42b284 <ferror@plt+0x29544>
  42b268:	mov	x0, x19
  42b26c:	bl	4260a0 <ferror@plt+0x24360>
  42b270:	mov	w1, w28
  42b274:	mov	x2, x0
  42b278:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  42b27c:	add	x0, x0, #0xfe6
  42b280:	bl	401cc0 <printf@plt>
  42b284:	cmp	x19, #0x21
  42b288:	b.ne	42b2b8 <ferror@plt+0x29578>  // b.any
  42b28c:	mov	x0, x21
  42b290:	add	x4, sp, #0x100
  42b294:	add	x3, sp, #0xf8
  42b298:	mov	x1, x20
  42b29c:	mov	w2, #0x1                   	// #1
  42b2a0:	bl	4275f0 <ferror@plt+0x258b0>
  42b2a4:	mov	x24, x0
  42b2a8:	ldr	w0, [sp, #248]
  42b2ac:	add	x21, x21, x0
  42b2b0:	ldr	w0, [sp, #256]
  42b2b4:	bl	425cb8 <ferror@plt+0x23f78>
  42b2b8:	ldr	w0, [sp, #180]
  42b2bc:	mov	x1, x19
  42b2c0:	str	w0, [sp, #56]
  42b2c4:	mov	x7, x26
  42b2c8:	ldp	x6, x3, [sp, #160]
  42b2cc:	str	x27, [sp]
  42b2d0:	ldr	x0, [sp, #360]
  42b2d4:	str	x0, [sp, #40]
  42b2d8:	ldr	x0, [sp, #352]
  42b2dc:	str	x0, [sp, #32]
  42b2e0:	ldr	w0, [sp, #344]
  42b2e4:	mov	x5, x20
  42b2e8:	str	w0, [sp, #24]
  42b2ec:	mov	x4, x21
  42b2f0:	ldr	w0, [sp, #328]
  42b2f4:	mov	x2, x24
  42b2f8:	str	w0, [sp, #8]
  42b2fc:	mov	x0, x23
  42b300:	str	x25, [sp, #16]
  42b304:	strb	w28, [sp, #48]
  42b308:	bl	42acb0 <ferror@plt+0x28f70>
  42b30c:	mov	x19, x0
  42b310:	b	42ad24 <ferror@plt+0x28fe4>
  42b314:	mov	x19, x21
  42b318:	cbnz	x22, 42b1ac <ferror@plt+0x2946c>
  42b31c:	mov	w2, #0x5                   	// #5
  42b320:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42b324:	mov	x0, #0x0                   	// #0
  42b328:	add	x1, x1, #0x1f1
  42b32c:	bl	401c70 <dcgettext@plt>
  42b330:	mov	x1, x22
  42b334:	bl	4395dc <warn@@Base>
  42b338:	b	42b480 <ferror@plt+0x29740>
  42b33c:	mov	x19, x21
  42b340:	b	42ae54 <ferror@plt+0x29114>
  42b344:	mov	x0, #0x1f21                	// #7969
  42b348:	cmp	x22, x0
  42b34c:	b.ne	42b31c <ferror@plt+0x295dc>  // b.any
  42b350:	ldr	w0, [sp, #344]
  42b354:	cbnz	w0, 42b48c <ferror@plt+0x2974c>
  42b358:	mov	w2, #0x5                   	// #5
  42b35c:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42b360:	mov	x0, #0x0                   	// #0
  42b364:	add	x1, x1, #0xd2
  42b368:	bl	401c70 <dcgettext@plt>
  42b36c:	adrp	x24, 46d000 <warn@@Base+0x33a24>
  42b370:	ldr	x1, [sp, #224]
  42b374:	add	x24, x24, #0xe5
  42b378:	str	x0, [sp, #184]
  42b37c:	mov	x0, x24
  42b380:	bl	4242d8 <ferror@plt+0x22598>
  42b384:	str	x0, [sp, #192]
  42b388:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42b38c:	ldr	w0, [x0, #580]
  42b390:	cbz	w0, 42b95c <ferror@plt+0x29c1c>
  42b394:	adrp	x0, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  42b398:	ldr	x3, [sp, #224]
  42b39c:	ldr	x2, [x0, #2920]
  42b3a0:	cbz	x2, 42b8dc <ferror@plt+0x29b9c>
  42b3a4:	ldr	x1, [x2]
  42b3a8:	mov	w0, #0x2a                  	// #42
  42b3ac:	stp	x2, x3, [sp, #200]
  42b3b0:	bl	41e79c <ferror@plt+0x1ca5c>
  42b3b4:	adrp	x1, 48a000 <warn@@Base+0x50a24>
  42b3b8:	add	x4, x1, #0x120
  42b3bc:	ldp	x2, x3, [sp, #200]
  42b3c0:	cbz	w0, 42b904 <ferror@plt+0x29bc4>
  42b3c4:	ldr	x0, [x4, #4736]
  42b3c8:	cbz	x0, 42b904 <ferror@plt+0x29bc4>
  42b3cc:	ldr	x1, [x4, #4752]
  42b3d0:	cmp	x3, x1
  42b3d4:	b.cs	42b904 <ferror@plt+0x29bc4>  // b.hs, b.nlast
  42b3d8:	add	x24, x0, x3
  42b3dc:	sub	x1, x1, x3
  42b3e0:	mov	x0, x24
  42b3e4:	str	x1, [sp, #200]
  42b3e8:	bl	401940 <strnlen@plt>
  42b3ec:	ldr	x1, [sp, #200]
  42b3f0:	cmp	x1, x0
  42b3f4:	b.ne	42b8f4 <ferror@plt+0x29bb4>  // b.any
  42b3f8:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42b3fc:	mov	w2, #0x5                   	// #5
  42b400:	add	x1, x1, #0x110
  42b404:	b	42b8e8 <ferror@plt+0x29ba8>
  42b408:	ldr	w0, [sp, #344]
  42b40c:	cbnz	w0, 42b48c <ferror@plt+0x2974c>
  42b410:	ldr	x1, [sp, #224]
  42b414:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  42b418:	add	x0, x0, #0xe5
  42b41c:	bl	4242d8 <ferror@plt+0x22598>
  42b420:	mov	x2, x0
  42b424:	mov	w1, w28
  42b428:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  42b42c:	add	x0, x0, #0xff4
  42b430:	bl	401cc0 <printf@plt>
  42b434:	mov	x24, #0x0                   	// #0
  42b438:	b	42b75c <ferror@plt+0x29a1c>
  42b43c:	ldr	w0, [sp, #344]
  42b440:	cbnz	w0, 42b48c <ferror@plt+0x2974c>
  42b444:	ldr	x0, [sp, #160]
  42b448:	ldr	x1, [sp, #224]
  42b44c:	add	x1, x0, x1
  42b450:	b	42af84 <ferror@plt+0x29244>
  42b454:	ldr	w0, [sp, #344]
  42b458:	cbnz	w0, 42b48c <ferror@plt+0x2974c>
  42b45c:	mov	x1, x24
  42b460:	b	42b14c <ferror@plt+0x2940c>
  42b464:	ldr	w0, [sp, #344]
  42b468:	add	x24, x19, #0x8
  42b46c:	cbz	w0, 42b494 <ferror@plt+0x29754>
  42b470:	adrp	x0, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  42b474:	ldr	w1, [x0, #1736]
  42b478:	cbz	w1, 42b518 <ferror@plt+0x297d8>
  42b47c:	mov	x19, x24
  42b480:	ldr	w0, [sp, #344]
  42b484:	mov	x24, #0x0                   	// #0
  42b488:	cbz	w0, 42b75c <ferror@plt+0x29a1c>
  42b48c:	mov	x24, #0x0                   	// #0
  42b490:	b	42b6d4 <ferror@plt+0x29994>
  42b494:	cmp	x20, x24
  42b498:	b.cc	42b50c <ferror@plt+0x297cc>  // b.lo, b.ul, b.last
  42b49c:	add	x2, sp, #0xe0
  42b4a0:	add	x1, sp, #0xf8
  42b4a4:	mov	x0, x19
  42b4a8:	bl	439974 <warn@@Base+0x398>
  42b4ac:	cmp	x22, #0x14
  42b4b0:	ldr	x1, [sp, #224]
  42b4b4:	b.ne	42b4d0 <ferror@plt+0x29790>  // b.any
  42b4b8:	ldr	x0, [sp, #160]
  42b4bc:	adds	x1, x1, x0
  42b4c0:	b.cc	42b4d0 <ferror@plt+0x29790>  // b.lo, b.ul, b.last
  42b4c4:	ldr	x0, [sp, #248]
  42b4c8:	add	x0, x0, #0x1
  42b4cc:	str	x0, [sp, #248]
  42b4d0:	ldr	x0, [sp, #248]
  42b4d4:	add	x2, sp, #0x100
  42b4d8:	bl	427350 <ferror@plt+0x25610>
  42b4dc:	mov	x2, x0
  42b4e0:	mov	w1, w28
  42b4e4:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42b4e8:	add	x0, x0, #0x1
  42b4ec:	bl	401cc0 <printf@plt>
  42b4f0:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42b4f4:	adrp	x1, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42b4f8:	ldr	w0, [x0, #572]
  42b4fc:	ldr	w1, [x1, #608]
  42b500:	orr	w0, w0, w1
  42b504:	cbnz	w0, 42b470 <ferror@plt+0x29730>
  42b508:	b	42b47c <ferror@plt+0x2973c>
  42b50c:	str	xzr, [sp, #224]
  42b510:	str	xzr, [sp, #248]
  42b514:	b	42b4ac <ferror@plt+0x2976c>
  42b518:	cmp	x20, x24
  42b51c:	b.hi	42b540 <ferror@plt+0x29800>  // b.pmore
  42b520:	sub	x1, x20, x19
  42b524:	cmp	x19, x20
  42b528:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  42b52c:	sub	w0, w1, #0x1
  42b530:	cmp	w0, #0x7
  42b534:	b.ls	42b548 <ferror@plt+0x29808>  // b.plast
  42b538:	str	xzr, [sp, #224]
  42b53c:	b	42b47c <ferror@plt+0x2973c>
  42b540:	mov	w1, #0x8                   	// #8
  42b544:	b	42b52c <ferror@plt+0x297ec>
  42b548:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42b54c:	ldr	x2, [x0, #648]
  42b550:	mov	x0, x19
  42b554:	blr	x2
  42b558:	str	x0, [sp, #224]
  42b55c:	b	42b47c <ferror@plt+0x2973c>
  42b560:	ldr	w0, [sp, #344]
  42b564:	add	x24, x19, #0x10
  42b568:	cbnz	w0, 42b47c <ferror@plt+0x2973c>
  42b56c:	add	x28, x19, #0x8
  42b570:	cmp	x28, x20
  42b574:	b.hi	42b5ec <ferror@plt+0x298ac>  // b.pmore
  42b578:	add	x2, sp, #0xf0
  42b57c:	add	x1, sp, #0xe8
  42b580:	mov	x0, x19
  42b584:	bl	439974 <warn@@Base+0x398>
  42b588:	cmp	x20, x24
  42b58c:	b.cc	42b5f4 <ferror@plt+0x298b4>  // b.lo, b.ul, b.last
  42b590:	add	x2, sp, #0x100
  42b594:	add	x1, sp, #0xf8
  42b598:	mov	x0, x28
  42b59c:	bl	439974 <warn@@Base+0x398>
  42b5a0:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42b5a4:	ldr	x1, [x0, #648]
  42b5a8:	adrp	x0, 439000 <ferror@plt+0x372c0>
  42b5ac:	add	x0, x0, #0x7d0
  42b5b0:	cmp	x1, x0
  42b5b4:	b.ne	42b5d4 <ferror@plt+0x29894>  // b.any
  42b5b8:	ldp	x1, x0, [sp, #248]
  42b5bc:	ldr	x2, [sp, #232]
  42b5c0:	str	x1, [sp, #232]
  42b5c4:	ldr	x1, [sp, #240]
  42b5c8:	str	x0, [sp, #240]
  42b5cc:	str	x2, [sp, #248]
  42b5d0:	str	x1, [sp, #256]
  42b5d4:	ldp	x1, x2, [sp, #232]
  42b5d8:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42b5dc:	ldp	x3, x4, [sp, #248]
  42b5e0:	add	x0, x0, #0x8
  42b5e4:	bl	401cc0 <printf@plt>
  42b5e8:	b	42b47c <ferror@plt+0x2973c>
  42b5ec:	stp	xzr, xzr, [sp, #232]
  42b5f0:	b	42b588 <ferror@plt+0x29848>
  42b5f4:	stp	xzr, xzr, [sp, #248]
  42b5f8:	b	42b5a0 <ferror@plt+0x29860>
  42b5fc:	ldr	w0, [sp, #344]
  42b600:	sub	x24, x20, x19
  42b604:	cbnz	w0, 42b620 <ferror@plt+0x298e0>
  42b608:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42b60c:	mov	x3, x19
  42b610:	mov	w2, w24
  42b614:	mov	w1, w28
  42b618:	add	x0, x0, #0x20
  42b61c:	bl	401cc0 <printf@plt>
  42b620:	mov	x0, x19
  42b624:	mov	x1, x24
  42b628:	bl	401940 <strnlen@plt>
  42b62c:	add	x0, x0, #0x1
  42b630:	add	x19, x19, x0
  42b634:	b	42b480 <ferror@plt+0x29740>
  42b638:	add	x4, sp, #0x100
  42b63c:	add	x3, sp, #0xf8
  42b640:	mov	x1, x20
  42b644:	mov	x0, x19
  42b648:	mov	w2, #0x0                   	// #0
  42b64c:	bl	4275f0 <ferror@plt+0x258b0>
  42b650:	str	x0, [sp, #224]
  42b654:	ldr	w0, [sp, #256]
  42b658:	ldr	w24, [sp, #248]
  42b65c:	add	x24, x19, x24
  42b660:	bl	425cb8 <ferror@plt+0x23f78>
  42b664:	cmp	x24, x20
  42b668:	b.cc	42b68c <ferror@plt+0x2994c>  // b.lo, b.ul, b.last
  42b66c:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42b670:	add	x1, x1, #0x27
  42b674:	mov	w2, #0x5                   	// #5
  42b678:	mov	x24, x20
  42b67c:	mov	x0, #0x0                   	// #0
  42b680:	bl	401c70 <dcgettext@plt>
  42b684:	bl	4395dc <warn@@Base>
  42b688:	str	xzr, [sp, #224]
  42b68c:	ldr	x19, [sp, #224]
  42b690:	sub	x3, x20, x24
  42b694:	cmp	x19, x3
  42b698:	b.ls	42b6c4 <ferror@plt+0x29984>  // b.plast
  42b69c:	mov	w2, #0x5                   	// #5
  42b6a0:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42b6a4:	mov	x0, #0x0                   	// #0
  42b6a8:	add	x1, x1, #0x3f
  42b6ac:	str	x3, [sp, #184]
  42b6b0:	bl	401c70 <dcgettext@plt>
  42b6b4:	mov	x1, x19
  42b6b8:	bl	4395dc <warn@@Base>
  42b6bc:	ldr	x3, [sp, #184]
  42b6c0:	mov	x19, x3
  42b6c4:	ldr	w0, [sp, #344]
  42b6c8:	str	x19, [sp, #224]
  42b6cc:	cbz	w0, 42b744 <ferror@plt+0x29a04>
  42b6d0:	add	x19, x24, x19
  42b6d4:	adrp	x28, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  42b6d8:	add	x28, x28, #0x6a0
  42b6dc:	ldr	w0, [x28, #40]
  42b6e0:	cbnz	w0, 42b774 <ferror@plt+0x29a34>
  42b6e4:	cbz	x25, 42b774 <ferror@plt+0x29a34>
  42b6e8:	cmp	x23, #0x55
  42b6ec:	b.eq	42bd04 <ferror@plt+0x29fc4>  // b.none
  42b6f0:	b.hi	42bb28 <ferror@plt+0x29de8>  // b.pmore
  42b6f4:	cmp	x23, #0x38
  42b6f8:	b.hi	42bafc <ferror@plt+0x29dbc>  // b.pmore
  42b6fc:	sub	x0, x23, #0x2
  42b700:	cmp	x0, #0x36
  42b704:	b.hi	42b774 <ferror@plt+0x29a34>  // b.pmore
  42b708:	mov	x1, #0x4                   	// #4
  42b70c:	mov	x0, #0x1                   	// #1
  42b710:	movk	x1, #0x200, lsl #16
  42b714:	lsl	x0, x0, x23
  42b718:	movk	x1, #0x400, lsl #32
  42b71c:	movk	x1, #0x100, lsl #48
  42b720:	tst	x0, x1
  42b724:	b.ne	42bb70 <ferror@plt+0x29e30>  // b.any
  42b728:	tbnz	w0, #27, 42be10 <ferror@plt+0x2a0d0>
  42b72c:	tbz	w0, #17, 42b774 <ferror@plt+0x29a34>
  42b730:	ldr	w0, [x28, #1552]
  42b734:	cbz	w0, 42b774 <ferror@plt+0x29a34>
  42b738:	ldr	x0, [sp, #224]
  42b73c:	str	x0, [x25, #24]
  42b740:	b	42b774 <ferror@plt+0x29a34>
  42b744:	mov	x1, x19
  42b748:	mov	w3, w28
  42b74c:	mov	x2, x20
  42b750:	mov	x0, x24
  42b754:	bl	425d44 <ferror@plt+0x24004>
  42b758:	mov	x19, x0
  42b75c:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42b760:	adrp	x1, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42b764:	ldr	w0, [x0, #572]
  42b768:	ldr	w1, [x1, #608]
  42b76c:	orr	w0, w0, w1
  42b770:	cbnz	w0, 42b6d4 <ferror@plt+0x29994>
  42b774:	ldr	w0, [sp, #344]
  42b778:	cmp	x23, #0x0
  42b77c:	and	w0, w0, #0x1
  42b780:	csinc	w0, w0, wzr, ne  // ne = any
  42b784:	cbnz	w0, 42ad24 <ferror@plt+0x28fe4>
  42b788:	cmp	x23, #0x5e
  42b78c:	b.hi	42bf1c <ferror@plt+0x2a1dc>  // b.pmore
  42b790:	cmp	x23, #0x1f
  42b794:	b.hi	42bef0 <ferror@plt+0x2a1b0>  // b.pmore
  42b798:	sub	x23, x23, #0x2
  42b79c:	cmp	x23, #0x17
  42b7a0:	b.hi	42ad24 <ferror@plt+0x28fe4>  // b.pmore
  42b7a4:	cmp	w23, #0x17
  42b7a8:	b.hi	42ad24 <ferror@plt+0x28fe4>  // b.pmore
  42b7ac:	adrp	x1, 46f000 <warn@@Base+0x35a24>
  42b7b0:	add	x1, x1, #0x80c
  42b7b4:	ldrh	w0, [x1, w23, uxtw #1]
  42b7b8:	adr	x1, 42b7c4 <ferror@plt+0x29a84>
  42b7bc:	add	x0, x1, w0, sxth #2
  42b7c0:	br	x0
  42b7c4:	add	x24, x19, #0x1
  42b7c8:	cmp	x24, x20
  42b7cc:	b.cc	42b7e0 <ferror@plt+0x29aa0>  // b.lo, b.ul, b.last
  42b7d0:	sub	x1, x20, x19
  42b7d4:	cmp	x19, x20
  42b7d8:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  42b7dc:	b	42b7e4 <ferror@plt+0x29aa4>
  42b7e0:	mov	w1, #0x1                   	// #1
  42b7e4:	sub	w0, w1, #0x1
  42b7e8:	cmp	w0, #0x7
  42b7ec:	b.ls	42b820 <ferror@plt+0x29ae0>  // b.plast
  42b7f0:	str	xzr, [sp, #224]
  42b7f4:	b	42b664 <ferror@plt+0x29924>
  42b7f8:	add	x24, x19, #0x2
  42b7fc:	cmp	x24, x20
  42b800:	b.cs	42b7d0 <ferror@plt+0x29a90>  // b.hs, b.nlast
  42b804:	mov	w1, #0x2                   	// #2
  42b808:	b	42b7e4 <ferror@plt+0x29aa4>
  42b80c:	add	x24, x19, #0x4
  42b810:	cmp	x24, x20
  42b814:	b.cs	42b7d0 <ferror@plt+0x29a90>  // b.hs, b.nlast
  42b818:	mov	w1, #0x4                   	// #4
  42b81c:	b	42b7e4 <ferror@plt+0x29aa4>
  42b820:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42b824:	ldr	x2, [x0, #648]
  42b828:	mov	x0, x19
  42b82c:	blr	x2
  42b830:	str	x0, [sp, #224]
  42b834:	b	42b664 <ferror@plt+0x29924>
  42b838:	ldr	w0, [sp, #344]
  42b83c:	cbnz	w0, 42b48c <ferror@plt+0x2974c>
  42b840:	mov	w2, #0x5                   	// #5
  42b844:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42b848:	mov	x0, #0x0                   	// #0
  42b84c:	add	x1, x1, #0x64
  42b850:	bl	401c70 <dcgettext@plt>
  42b854:	mov	x24, x0
  42b858:	ldr	x1, [sp, #224]
  42b85c:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  42b860:	add	x0, x0, #0xe5
  42b864:	bl	4242d8 <ferror@plt+0x22598>
  42b868:	mov	x2, x0
  42b86c:	ldr	x0, [sp, #224]
  42b870:	str	x2, [sp, #184]
  42b874:	bl	425e0c <ferror@plt+0x240cc>
  42b878:	ldr	x2, [sp, #184]
  42b87c:	mov	x3, x0
  42b880:	mov	w1, w28
  42b884:	mov	x0, x24
  42b888:	bl	401cc0 <printf@plt>
  42b88c:	b	42b434 <ferror@plt+0x296f4>
  42b890:	ldr	w0, [sp, #344]
  42b894:	cbnz	w0, 42b48c <ferror@plt+0x2974c>
  42b898:	mov	w2, #0x5                   	// #5
  42b89c:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42b8a0:	mov	x0, #0x0                   	// #0
  42b8a4:	add	x1, x1, #0x8a
  42b8a8:	bl	401c70 <dcgettext@plt>
  42b8ac:	mov	x24, x0
  42b8b0:	ldr	x1, [sp, #224]
  42b8b4:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  42b8b8:	add	x0, x0, #0xe5
  42b8bc:	bl	4242d8 <ferror@plt+0x22598>
  42b8c0:	mov	x2, x0
  42b8c4:	ldr	x0, [sp, #224]
  42b8c8:	str	x2, [sp, #184]
  42b8cc:	bl	425ed4 <ferror@plt+0x24194>
  42b8d0:	b	42b878 <ferror@plt+0x29b38>
  42b8d4:	mov	w3, #0x0                   	// #0
  42b8d8:	b	42aeac <ferror@plt+0x2916c>
  42b8dc:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42b8e0:	add	x1, x1, #0xfb
  42b8e4:	mov	w2, #0x5                   	// #5
  42b8e8:	mov	x0, #0x0                   	// #0
  42b8ec:	bl	401c70 <dcgettext@plt>
  42b8f0:	mov	x24, x0
  42b8f4:	mov	x3, x24
  42b8f8:	mov	w1, w28
  42b8fc:	ldp	x0, x2, [sp, #184]
  42b900:	b	42b888 <ferror@plt+0x29b48>
  42b904:	ldr	x2, [x2, #16]
  42b908:	cbnz	x2, 42b3a4 <ferror@plt+0x29664>
  42b90c:	mov	w2, #0x5                   	// #5
  42b910:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42b914:	mov	x0, #0x0                   	// #0
  42b918:	add	x1, x1, #0x13f
  42b91c:	str	x3, [sp, #208]
  42b920:	bl	401c70 <dcgettext@plt>
  42b924:	ldr	x3, [sp, #208]
  42b928:	mov	x2, x0
  42b92c:	mov	x0, x24
  42b930:	str	x2, [sp, #200]
  42b934:	mov	x1, x3
  42b938:	bl	4242d8 <ferror@plt+0x22598>
  42b93c:	mov	x1, x0
  42b940:	ldr	x2, [sp, #200]
  42b944:	mov	x0, x2
  42b948:	bl	4395dc <warn@@Base>
  42b94c:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  42b950:	mov	w2, #0x5                   	// #5
  42b954:	add	x1, x1, #0xa43
  42b958:	b	42b8e8 <ferror@plt+0x29ba8>
  42b95c:	adrp	x24, 444000 <warn@@Base+0xaa24>
  42b960:	add	x24, x24, #0xa97
  42b964:	b	42b8f4 <ferror@plt+0x29bb4>
  42b968:	ldr	w0, [sp, #344]
  42b96c:	add	x24, x19, #0x8
  42b970:	cbnz	w0, 42bac4 <ferror@plt+0x29d84>
  42b974:	cmp	x20, x24
  42b978:	b.cc	42b9b8 <ferror@plt+0x29c78>  // b.lo, b.ul, b.last
  42b97c:	add	x2, sp, #0xe0
  42b980:	add	x1, sp, #0xf8
  42b984:	mov	x0, x19
  42b988:	bl	439974 <warn@@Base+0x398>
  42b98c:	ldr	x1, [sp, #224]
  42b990:	add	x2, sp, #0x100
  42b994:	ldr	x0, [sp, #248]
  42b998:	mov	x19, x24
  42b99c:	bl	427350 <ferror@plt+0x25610>
  42b9a0:	mov	x2, x0
  42b9a4:	mov	w1, w28
  42b9a8:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42b9ac:	add	x0, x0, #0x189
  42b9b0:	bl	401cc0 <printf@plt>
  42b9b4:	b	42b434 <ferror@plt+0x296f4>
  42b9b8:	str	xzr, [sp, #224]
  42b9bc:	str	xzr, [sp, #248]
  42b9c0:	b	42b98c <ferror@plt+0x29c4c>
  42b9c4:	ldr	w0, [sp, #344]
  42b9c8:	cbnz	w0, 42b48c <ferror@plt+0x2974c>
  42b9cc:	mov	w2, #0x5                   	// #5
  42b9d0:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42b9d4:	mov	x0, #0x0                   	// #0
  42b9d8:	add	x1, x1, #0x19b
  42b9dc:	bl	401c70 <dcgettext@plt>
  42b9e0:	str	x0, [sp, #184]
  42b9e4:	ldr	x1, [sp, #224]
  42b9e8:	adrp	x3, 46d000 <warn@@Base+0x33a24>
  42b9ec:	add	x24, x3, #0xe5
  42b9f0:	mov	x0, x24
  42b9f4:	bl	4242d8 <ferror@plt+0x22598>
  42b9f8:	str	x0, [sp, #192]
  42b9fc:	adrp	x5, 48a000 <warn@@Base+0x50a24>
  42ba00:	add	x5, x5, #0x120
  42ba04:	ldr	x4, [sp, #224]
  42ba08:	ldr	x0, [x5, #4176]
  42ba0c:	mul	x4, x26, x4
  42ba10:	cbnz	x0, 42ba2c <ferror@plt+0x29cec>
  42ba14:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42ba18:	mov	w2, #0x5                   	// #5
  42ba1c:	add	x1, x1, #0x1b4
  42ba20:	bl	401c70 <dcgettext@plt>
  42ba24:	mov	x3, x0
  42ba28:	b	42b8f8 <ferror@plt+0x29bb8>
  42ba2c:	ldr	x2, [x5, #4192]
  42ba30:	add	x1, x4, x26
  42ba34:	cmp	x1, x2
  42ba38:	b.ls	42ba98 <ferror@plt+0x29d58>  // b.plast
  42ba3c:	mov	w2, #0x5                   	// #5
  42ba40:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42ba44:	mov	x0, #0x0                   	// #0
  42ba48:	add	x1, x1, #0x1cd
  42ba4c:	str	x4, [sp, #216]
  42ba50:	bl	401c70 <dcgettext@plt>
  42ba54:	mov	x6, x0
  42ba58:	adrp	x0, 48a000 <warn@@Base+0x50a24>
  42ba5c:	add	x5, x0, #0x120
  42ba60:	mov	x0, x24
  42ba64:	ldr	x4, [sp, #216]
  42ba68:	ldr	x5, [x5, #4160]
  42ba6c:	mov	x1, x4
  42ba70:	stp	x5, x6, [sp, #200]
  42ba74:	bl	4242d8 <ferror@plt+0x22598>
  42ba78:	mov	x2, x0
  42ba7c:	ldp	x5, x6, [sp, #200]
  42ba80:	mov	x1, x5
  42ba84:	mov	x0, x6
  42ba88:	bl	4395dc <warn@@Base>
  42ba8c:	adrp	x3, 46a000 <warn@@Base+0x30a24>
  42ba90:	add	x3, x3, #0xf91
  42ba94:	b	42b8f8 <ferror@plt+0x29bb8>
  42ba98:	adrp	x1, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42ba9c:	add	x0, x0, x4
  42baa0:	ldr	x2, [x1, #648]
  42baa4:	mov	w1, w26
  42baa8:	blr	x2
  42baac:	mov	x1, x0
  42bab0:	mov	x0, x24
  42bab4:	bl	4242d8 <ferror@plt+0x22598>
  42bab8:	b	42ba24 <ferror@plt+0x29ce4>
  42babc:	mov	x19, x4
  42bac0:	b	42b31c <ferror@plt+0x295dc>
  42bac4:	mov	x19, x24
  42bac8:	b	42b48c <ferror@plt+0x2974c>
  42bacc:	mov	x2, #0xffffffffffffded0    	// #-8496
  42bad0:	add	x1, x23, x2
  42bad4:	cmp	x1, #0x7
  42bad8:	b.hi	42b774 <ferror@plt+0x29a34>  // b.pmore
  42badc:	cmp	w1, #0x7
  42bae0:	b.hi	42b774 <ferror@plt+0x29a34>  // b.pmore
  42bae4:	adrp	x0, 46f000 <warn@@Base+0x35a24>
  42bae8:	add	x0, x0, #0x83c
  42baec:	ldrh	w0, [x0, w1, uxtw #1]
  42baf0:	adr	x1, 42bafc <ferror@plt+0x29dbc>
  42baf4:	add	x0, x1, w0, sxth #2
  42baf8:	br	x0
  42bafc:	sub	x0, x23, #0x40
  42bb00:	cmp	x0, #0xd
  42bb04:	b.hi	42b774 <ferror@plt+0x29a34>  // b.pmore
  42bb08:	cmp	w0, #0xd
  42bb0c:	b.hi	42b774 <ferror@plt+0x29a34>  // b.pmore
  42bb10:	adrp	x1, 46f000 <warn@@Base+0x35a24>
  42bb14:	add	x1, x1, #0x84c
  42bb18:	ldrh	w0, [x1, w0, uxtw #1]
  42bb1c:	adr	x1, 42bb28 <ferror@plt+0x29de8>
  42bb20:	add	x0, x1, w0, sxth #2
  42bb24:	br	x0
  42bb28:	mov	x0, #0x2137                	// #8503
  42bb2c:	cmp	x23, x0
  42bb30:	b.hi	42b774 <ferror@plt+0x29a34>  // b.pmore
  42bb34:	mov	x0, #0x212f                	// #8495
  42bb38:	cmp	x23, x0
  42bb3c:	b.hi	42bacc <ferror@plt+0x29d8c>  // b.pmore
  42bb40:	cmp	x23, #0x76
  42bb44:	b.eq	42bd74 <ferror@plt+0x2a034>  // b.none
  42bb48:	cmp	x23, #0x75
  42bb4c:	b.ls	42b774 <ferror@plt+0x29a34>  // b.plast
  42bb50:	cmp	x23, #0x86
  42bb54:	b.eq	42bb70 <ferror@plt+0x29e30>  // b.none
  42bb58:	b.hi	42bc58 <ferror@plt+0x29f18>  // b.pmore
  42bb5c:	cmp	x23, #0x7e
  42bb60:	b.eq	42bb70 <ferror@plt+0x29e30>  // b.none
  42bb64:	sub	x0, x23, #0x83
  42bb68:	cmp	x0, #0x1
  42bb6c:	b.hi	42b774 <ferror@plt+0x29a34>  // b.pmore
  42bb70:	ldr	w0, [sp, #328]
  42bb74:	cmp	w0, #0x3
  42bb78:	b.gt	42bb88 <ferror@plt+0x29e48>
  42bb7c:	sub	x0, x22, #0x6
  42bb80:	cmp	x0, #0x1
  42bb84:	b.ls	42bb90 <ferror@plt+0x29e50>  // b.plast
  42bb88:	cmp	x22, #0x17
  42bb8c:	b.ne	42b774 <ferror@plt+0x29a34>  // b.any
  42bb90:	ldp	w3, w1, [x25, #72]
  42bb94:	cmp	w1, #0x0
  42bb98:	ccmp	w1, w3, #0x0, ne  // ne = any
  42bb9c:	b.hi	42bbf8 <ferror@plt+0x29eb8>  // b.pmore
  42bba0:	ldr	x0, [x25, #48]
  42bba4:	add	w4, w1, #0x400
  42bba8:	mov	x2, #0x8                   	// #8
  42bbac:	add	w1, w1, #0x400
  42bbb0:	str	x1, [sp, #184]
  42bbb4:	str	w4, [sp, #192]
  42bbb8:	str	w3, [sp, #200]
  42bbbc:	bl	42ac5c <ferror@plt+0x28f1c>
  42bbc0:	str	x0, [x25, #48]
  42bbc4:	mov	x2, #0x8                   	// #8
  42bbc8:	ldr	x0, [x25, #56]
  42bbcc:	ldr	x1, [sp, #184]
  42bbd0:	bl	42ac5c <ferror@plt+0x28f1c>
  42bbd4:	str	x0, [x25, #56]
  42bbd8:	ldr	x0, [x25, #64]
  42bbdc:	mov	x2, #0x4                   	// #4
  42bbe0:	ldr	x1, [sp, #184]
  42bbe4:	bl	42ac5c <ferror@plt+0x28f1c>
  42bbe8:	str	x0, [x25, #64]
  42bbec:	ldr	w3, [sp, #200]
  42bbf0:	ldr	w4, [sp, #192]
  42bbf4:	str	w4, [x25, #76]
  42bbf8:	ldr	x0, [sp, #360]
  42bbfc:	cbz	x0, 42bc10 <ferror@plt+0x29ed0>
  42bc00:	ldr	x1, [x0, #48]
  42bc04:	ldr	x0, [sp, #224]
  42bc08:	add	x0, x0, x1
  42bc0c:	str	x0, [sp, #224]
  42bc10:	ldr	x0, [x25, #64]
  42bc14:	mov	w2, w3
  42bc18:	ldr	w1, [x28, #1548]
  42bc1c:	str	w1, [x0, w3, uxtw #2]
  42bc20:	mov	x0, #0x2137                	// #8503
  42bc24:	cmp	x23, x0
  42bc28:	ldr	w0, [x25, #80]
  42bc2c:	b.eq	42bc8c <ferror@plt+0x29f4c>  // b.none
  42bc30:	ldr	w1, [x25, #72]
  42bc34:	cmp	w1, w0
  42bc38:	b.ls	42bc74 <ferror@plt+0x29f34>  // b.plast
  42bc3c:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42bc40:	add	x1, x1, #0x209
  42bc44:	mov	w2, #0x5                   	// #5
  42bc48:	mov	x0, #0x0                   	// #0
  42bc4c:	bl	401c70 <dcgettext@plt>
  42bc50:	bl	4395dc <warn@@Base>
  42bc54:	b	42b774 <ferror@plt+0x29a34>
  42bc58:	mov	x1, #0xffffffffffffdeef    	// #-8465
  42bc5c:	add	x0, x23, x1
  42bc60:	cmp	x0, #0x3
  42bc64:	b	42bb6c <ferror@plt+0x29e2c>
  42bc68:	mov	w0, #0x1                   	// #1
  42bc6c:	str	w0, [x28, #1548]
  42bc70:	b	42bb70 <ferror@plt+0x29e30>
  42bc74:	ldr	x0, [x25, #48]
  42bc78:	add	w1, w1, #0x1
  42bc7c:	ldr	x3, [sp, #224]
  42bc80:	str	x3, [x0, x2, lsl #3]
  42bc84:	str	w1, [x25, #72]
  42bc88:	b	42b774 <ferror@plt+0x29a34>
  42bc8c:	cmp	w0, w3
  42bc90:	b.ls	42bcb8 <ferror@plt+0x29f78>  // b.plast
  42bc94:	adrp	x3, 470000 <warn@@Base+0x36a24>
  42bc98:	add	x3, x3, #0xc08
  42bc9c:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42bca0:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42bca4:	add	x3, x3, #0xa28
  42bca8:	add	x1, x1, #0x24c
  42bcac:	add	x0, x0, #0x263
  42bcb0:	mov	w2, #0x9aa                 	// #2474
  42bcb4:	bl	401cd0 <__assert_fail@plt>
  42bcb8:	ldr	w1, [x25, #72]
  42bcbc:	cmp	w0, w1
  42bcc0:	b.ls	42bcd4 <ferror@plt+0x29f94>  // b.plast
  42bcc4:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42bcc8:	mov	w2, #0x5                   	// #5
  42bccc:	add	x1, x1, #0x286
  42bcd0:	b	42bc48 <ferror@plt+0x29f08>
  42bcd4:	ldr	x1, [x25, #56]
  42bcd8:	ldr	x2, [sp, #224]
  42bcdc:	str	x2, [x1, w0, uxtw #3]
  42bce0:	add	w0, w0, #0x1
  42bce4:	str	w0, [x25, #80]
  42bce8:	b	42b774 <ferror@plt+0x29a34>
  42bcec:	ldr	x0, [sp, #224]
  42bcf0:	str	x0, [x25, #32]
  42bcf4:	b	42b774 <ferror@plt+0x29a34>
  42bcf8:	ldr	x0, [sp, #224]
  42bcfc:	str	x0, [x25, #40]
  42bd00:	b	42b774 <ferror@plt+0x29a34>
  42bd04:	ldr	w0, [sp, #328]
  42bd08:	cmp	w0, #0x3
  42bd0c:	b.gt	42bd1c <ferror@plt+0x29fdc>
  42bd10:	sub	x0, x22, #0x6
  42bd14:	cmp	x0, #0x1
  42bd18:	b.ls	42bd24 <ferror@plt+0x29fe4>  // b.plast
  42bd1c:	cmp	x22, #0x17
  42bd20:	b.ne	42b774 <ferror@plt+0x29a34>  // b.any
  42bd24:	ldp	w28, w1, [x25, #96]
  42bd28:	cmp	w1, #0x0
  42bd2c:	ccmp	w1, w28, #0x0, ne  // ne = any
  42bd30:	b.hi	42bd58 <ferror@plt+0x2a018>  // b.pmore
  42bd34:	ldr	x0, [x25, #88]
  42bd38:	add	w3, w1, #0x400
  42bd3c:	mov	x2, #0x8                   	// #8
  42bd40:	add	w1, w1, #0x400
  42bd44:	str	w3, [sp, #184]
  42bd48:	bl	42ac5c <ferror@plt+0x28f1c>
  42bd4c:	str	x0, [x25, #88]
  42bd50:	ldr	w3, [sp, #184]
  42bd54:	str	w3, [x25, #100]
  42bd58:	ldr	x0, [x25, #88]
  42bd5c:	ldr	x1, [sp, #224]
  42bd60:	str	x1, [x0, w28, uxtw #3]
  42bd64:	ldr	w0, [x25, #96]
  42bd68:	add	w0, w0, #0x1
  42bd6c:	str	w0, [x25, #96]
  42bd70:	b	42b774 <ferror@plt+0x29a34>
  42bd74:	ldr	w0, [x28, #1556]
  42bd78:	cbz	w0, 42b774 <ferror@plt+0x29a34>
  42bd7c:	cmp	x22, #0xe
  42bd80:	b.eq	42bda4 <ferror@plt+0x2a064>  // b.none
  42bd84:	mov	x0, #0x1f02                	// #7938
  42bd88:	cmp	x22, x0
  42bd8c:	b.eq	42bdb8 <ferror@plt+0x2a078>  // b.none
  42bd90:	cmp	x22, #0x8
  42bd94:	b.ne	42bdd0 <ferror@plt+0x2a090>  // b.any
  42bd98:	mov	w1, #0x0                   	// #0
  42bd9c:	mov	x0, x21
  42bda0:	b	42bdb0 <ferror@plt+0x2a070>
  42bda4:	ldr	x0, [sp, #224]
  42bda8:	bl	425e0c <ferror@plt+0x240cc>
  42bdac:	mov	w1, #0x0                   	// #0
  42bdb0:	bl	424028 <ferror@plt+0x222e8>
  42bdb4:	b	42b774 <ferror@plt+0x29a34>
  42bdb8:	ldr	x0, [sp, #224]
  42bdbc:	mov	x2, x27
  42bdc0:	ldr	x1, [sp, #360]
  42bdc4:	mov	w3, #0x0                   	// #0
  42bdc8:	bl	4242e0 <ferror@plt+0x225a0>
  42bdcc:	b	42bdac <ferror@plt+0x2a06c>
  42bdd0:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42bdd4:	add	x1, x1, #0x2c9
  42bdd8:	mov	w2, #0x5                   	// #5
  42bddc:	mov	x0, #0x0                   	// #0
  42bde0:	bl	401c70 <dcgettext@plt>
  42bde4:	mov	x25, x0
  42bde8:	mov	x0, x22
  42bdec:	bl	4260a0 <ferror@plt+0x24360>
  42bdf0:	mov	x28, x0
  42bdf4:	mov	x0, x23
  42bdf8:	bl	426018 <ferror@plt+0x242d8>
  42bdfc:	mov	x2, x0
  42be00:	mov	x1, x28
  42be04:	mov	x0, x25
  42be08:	bl	4395dc <warn@@Base>
  42be0c:	b	42b774 <ferror@plt+0x29a34>
  42be10:	ldr	w0, [x28, #1556]
  42be14:	cbz	w0, 42b774 <ferror@plt+0x29a34>
  42be18:	cmp	x22, #0x1f
  42be1c:	b.eq	42be94 <ferror@plt+0x2a154>  // b.none
  42be20:	b.hi	42be60 <ferror@plt+0x2a120>  // b.pmore
  42be24:	cmp	x22, #0x8
  42be28:	b.eq	42bea0 <ferror@plt+0x2a160>  // b.none
  42be2c:	cmp	x22, #0xe
  42be30:	b.eq	42be84 <ferror@plt+0x2a144>  // b.none
  42be34:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42be38:	add	x1, x1, #0x2c9
  42be3c:	mov	w2, #0x5                   	// #5
  42be40:	mov	x0, #0x0                   	// #0
  42be44:	bl	401c70 <dcgettext@plt>
  42be48:	mov	x25, x0
  42be4c:	mov	x0, x22
  42be50:	bl	4260a0 <ferror@plt+0x24360>
  42be54:	mov	x28, x0
  42be58:	mov	x0, #0x1b                  	// #27
  42be5c:	b	42bdf8 <ferror@plt+0x2a0b8>
  42be60:	mov	x0, #0x1f02                	// #7938
  42be64:	cmp	x22, x0
  42be68:	b.ne	42be34 <ferror@plt+0x2a0f4>  // b.any
  42be6c:	ldr	x0, [sp, #224]
  42be70:	mov	x2, x27
  42be74:	ldr	x1, [sp, #360]
  42be78:	mov	w3, #0x0                   	// #0
  42be7c:	bl	4242e0 <ferror@plt+0x225a0>
  42be80:	b	42be8c <ferror@plt+0x2a14c>
  42be84:	ldr	x0, [sp, #224]
  42be88:	bl	425e0c <ferror@plt+0x240cc>
  42be8c:	mov	w1, #0x1                   	// #1
  42be90:	b	42bdb0 <ferror@plt+0x2a070>
  42be94:	ldr	x0, [sp, #224]
  42be98:	bl	425ed4 <ferror@plt+0x24194>
  42be9c:	b	42be8c <ferror@plt+0x2a14c>
  42bea0:	mov	w1, #0x1                   	// #1
  42bea4:	b	42bd9c <ferror@plt+0x2a05c>
  42bea8:	ldr	w0, [x28, #1556]
  42beac:	cbz	w0, 42b774 <ferror@plt+0x29a34>
  42beb0:	cmp	x22, #0x7
  42beb4:	b.ne	42bec4 <ferror@plt+0x2a184>  // b.any
  42beb8:	sub	x0, x19, #0x8
  42bebc:	mov	w1, #0x2                   	// #2
  42bec0:	b	42bdb0 <ferror@plt+0x2a070>
  42bec4:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42bec8:	add	x1, x1, #0x2c9
  42becc:	mov	w2, #0x5                   	// #5
  42bed0:	mov	x0, #0x0                   	// #0
  42bed4:	bl	401c70 <dcgettext@plt>
  42bed8:	mov	x25, x0
  42bedc:	mov	x0, x22
  42bee0:	bl	4260a0 <ferror@plt+0x24360>
  42bee4:	mov	x28, x0
  42bee8:	mov	x0, #0x2131                	// #8497
  42beec:	b	42bdf8 <ferror@plt+0x2a0b8>
  42bef0:	sub	x23, x23, #0x20
  42bef4:	cmp	x23, #0x3e
  42bef8:	b.hi	42ad24 <ferror@plt+0x28fe4>  // b.pmore
  42befc:	cmp	w23, #0x3e
  42bf00:	b.hi	42ad24 <ferror@plt+0x28fe4>  // b.pmore
  42bf04:	adrp	x1, 46f000 <warn@@Base+0x35a24>
  42bf08:	add	x1, x1, #0x868
  42bf0c:	ldrh	w0, [x1, w23, uxtw #1]
  42bf10:	adr	x1, 42bf1c <ferror@plt+0x2a1dc>
  42bf14:	add	x0, x1, w0, sxth #2
  42bf18:	br	x0
  42bf1c:	cmp	x23, #0x70
  42bf20:	b.hi	42bf7c <ferror@plt+0x2a23c>  // b.pmore
  42bf24:	cmp	x23, #0x6e
  42bf28:	b.hi	42bf3c <ferror@plt+0x2a1fc>  // b.pmore
  42bf2c:	cmp	x23, #0x65
  42bf30:	b.eq	42c7fc <ferror@plt+0x2aabc>  // b.none
  42bf34:	cmp	x23, #0x6b
  42bf38:	b.ne	42ad24 <ferror@plt+0x28fe4>  // b.any
  42bf3c:	cmp	x22, #0x18
  42bf40:	b.ne	42ad24 <ferror@plt+0x28fe4>  // b.any
  42bf44:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42bf48:	add	x0, x0, #0x9fb
  42bf4c:	bl	401cc0 <printf@plt>
  42bf50:	ldr	w3, [sp, #328]
  42bf54:	mov	w2, w27
  42bf58:	ldr	x5, [sp, #160]
  42bf5c:	mov	w1, w26
  42bf60:	ldr	x4, [sp, #224]
  42bf64:	mov	x0, x24
  42bf68:	ldr	x6, [sp, #352]
  42bf6c:	bl	427a70 <ferror@plt+0x25d30>
  42bf70:	mov	w0, #0x29                  	// #41
  42bf74:	bl	401cf0 <putchar@plt>
  42bf78:	b	42ad24 <ferror@plt+0x28fe4>
  42bf7c:	cmp	x23, #0x8b
  42bf80:	b.hi	42bfb8 <ferror@plt+0x2a278>  // b.pmore
  42bf84:	cmp	x23, #0x7d
  42bf88:	b.ls	42ad24 <ferror@plt+0x28fe4>  // b.plast
  42bf8c:	sub	x23, x23, #0x7e
  42bf90:	cmp	x23, #0xd
  42bf94:	b.hi	42ad24 <ferror@plt+0x28fe4>  // b.pmore
  42bf98:	cmp	w23, #0xd
  42bf9c:	b.hi	42ad24 <ferror@plt+0x28fe4>  // b.pmore
  42bfa0:	adrp	x1, 46f000 <warn@@Base+0x35a24>
  42bfa4:	add	x1, x1, #0x8e8
  42bfa8:	ldrh	w0, [x1, w23, uxtw #1]
  42bfac:	adr	x1, 42bfb8 <ferror@plt+0x2a278>
  42bfb0:	add	x0, x1, w0, sxth #2
  42bfb4:	br	x0
  42bfb8:	mov	x0, #0xffffffffffffdeef    	// #-8465
  42bfbc:	add	x23, x23, x0
  42bfc0:	cmp	x23, #0x3
  42bfc4:	b.hi	42ad24 <ferror@plt+0x28fe4>  // b.pmore
  42bfc8:	ldr	w0, [sp, #328]
  42bfcc:	cmp	w0, #0x3
  42bfd0:	b.gt	42bfe0 <ferror@plt+0x2a2a0>
  42bfd4:	sub	x0, x22, #0x6
  42bfd8:	cmp	x0, #0x1
  42bfdc:	b.ls	42bfe8 <ferror@plt+0x2a2a8>  // b.plast
  42bfe0:	cmp	x22, #0x17
  42bfe4:	b.ne	42c000 <ferror@plt+0x2a2c0>  // b.any
  42bfe8:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42bfec:	add	x1, x1, #0x9ea
  42bff0:	mov	w2, #0x5                   	// #5
  42bff4:	mov	x0, #0x0                   	// #0
  42bff8:	bl	401c70 <dcgettext@plt>
  42bffc:	bl	401cc0 <printf@plt>
  42c000:	cbz	x24, 42ad24 <ferror@plt+0x28fe4>
  42c004:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c008:	add	x0, x0, #0x9fb
  42c00c:	bl	401cc0 <printf@plt>
  42c010:	ldr	w3, [sp, #328]
  42c014:	mov	w2, w27
  42c018:	ldr	x5, [sp, #160]
  42c01c:	mov	w1, w26
  42c020:	ldr	x4, [sp, #224]
  42c024:	mov	x0, x24
  42c028:	ldr	x6, [sp, #352]
  42c02c:	bl	427a70 <ferror@plt+0x25d30>
  42c030:	mov	w20, w0
  42c034:	mov	w0, #0x29                  	// #41
  42c038:	bl	401cf0 <putchar@plt>
  42c03c:	cbz	w20, 42ad24 <ferror@plt+0x28fe4>
  42c040:	adrp	x0, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  42c044:	ldr	w0, [x0, #3244]
  42c048:	cbnz	w0, 42ad24 <ferror@plt+0x28fe4>
  42c04c:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42c050:	add	x1, x1, #0x9fe
  42c054:	mov	w2, #0x5                   	// #5
  42c058:	mov	x0, #0x0                   	// #0
  42c05c:	bl	401c70 <dcgettext@plt>
  42c060:	bl	401cc0 <printf@plt>
  42c064:	b	42ad24 <ferror@plt+0x28fe4>
  42c068:	ldr	w0, [sp, #180]
  42c06c:	cmp	w0, #0xff
  42c070:	b.hi	42ad24 <ferror@plt+0x28fe4>  // b.pmore
  42c074:	ldr	x0, [sp, #168]
  42c078:	ldr	x1, [sp, #224]
  42c07c:	sub	x0, x20, x0
  42c080:	cmp	x0, x1
  42c084:	b.ls	42ad24 <ferror@plt+0x28fe4>  // b.plast
  42c088:	ldr	w5, [sp, #328]
  42c08c:	mov	x2, x20
  42c090:	ldr	x0, [sp, #168]
  42c094:	add	x6, sp, #0x100
  42c098:	mov	x4, x27
  42c09c:	mov	x3, x26
  42c0a0:	add	x1, x0, x1
  42c0a4:	mov	w7, #0x0                   	// #0
  42c0a8:	str	wzr, [sp, #256]
  42c0ac:	bl	42a4ec <ferror@plt+0x287ac>
  42c0b0:	ldr	w2, [sp, #180]
  42c0b4:	adrp	x0, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  42c0b8:	add	x0, x0, #0x6a0
  42c0bc:	ldr	w1, [sp, #256]
  42c0c0:	add	x0, x0, #0x618
  42c0c4:	str	w1, [x0, w2, sxtw #2]
  42c0c8:	b	42ad24 <ferror@plt+0x28fe4>
  42c0cc:	mov	w0, #0x9                   	// #9
  42c0d0:	bl	401cf0 <putchar@plt>
  42c0d4:	ldr	x1, [sp, #224]
  42c0d8:	cmp	x1, #0x3
  42c0dc:	b.hi	42c164 <ferror@plt+0x2a424>  // b.pmore
  42c0e0:	cmp	w1, #0x3
  42c0e4:	b.hi	42c164 <ferror@plt+0x2a424>  // b.pmore
  42c0e8:	adrp	x0, 46f000 <warn@@Base+0x35a24>
  42c0ec:	mov	w2, #0x5                   	// #5
  42c0f0:	add	x0, x0, #0x904
  42c0f4:	ldrb	w0, [x0, w1, uxtw]
  42c0f8:	adr	x1, 42c104 <ferror@plt+0x2a3c4>
  42c0fc:	add	x0, x1, w0, sxtb #2
  42c100:	br	x0
  42c104:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42c108:	add	x1, x1, #0x2f1
  42c10c:	mov	x0, #0x0                   	// #0
  42c110:	bl	401c70 <dcgettext@plt>
  42c114:	bl	401cc0 <printf@plt>
  42c118:	b	42ad24 <ferror@plt+0x28fe4>
  42c11c:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42c120:	add	x1, x1, #0x2ff
  42c124:	mov	x0, #0x0                   	// #0
  42c128:	bl	401c70 <dcgettext@plt>
  42c12c:	bl	401cc0 <printf@plt>
  42c130:	b	42ad24 <ferror@plt+0x28fe4>
  42c134:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42c138:	add	x1, x1, #0x309
  42c13c:	mov	x0, #0x0                   	// #0
  42c140:	bl	401c70 <dcgettext@plt>
  42c144:	bl	401cc0 <printf@plt>
  42c148:	b	42ad24 <ferror@plt+0x28fe4>
  42c14c:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42c150:	add	x1, x1, #0x32a
  42c154:	mov	x0, #0x0                   	// #0
  42c158:	bl	401c70 <dcgettext@plt>
  42c15c:	bl	401cc0 <printf@plt>
  42c160:	b	42ad24 <ferror@plt+0x28fe4>
  42c164:	mov	w2, #0x5                   	// #5
  42c168:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42c16c:	mov	x0, #0x0                   	// #0
  42c170:	add	x1, x1, #0x34b
  42c174:	bl	401c70 <dcgettext@plt>
  42c178:	mov	x20, x0
  42c17c:	ldr	x1, [sp, #224]
  42c180:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  42c184:	add	x0, x0, #0xe5
  42c188:	bl	4242d8 <ferror@plt+0x22598>
  42c18c:	mov	x1, x0
  42c190:	mov	x0, x20
  42c194:	bl	401cc0 <printf@plt>
  42c198:	b	42ad24 <ferror@plt+0x28fe4>
  42c19c:	mov	w0, #0x9                   	// #9
  42c1a0:	bl	401cf0 <putchar@plt>
  42c1a4:	ldr	x0, [sp, #224]
  42c1a8:	cmp	x0, #0x24
  42c1ac:	b.hi	42c1e0 <ferror@plt+0x2a4a0>  // b.pmore
  42c1b0:	cbz	x0, 42c1f8 <ferror@plt+0x2a4b8>
  42c1b4:	sub	x0, x0, #0x2
  42c1b8:	cmp	x0, #0x22
  42c1bc:	b.hi	42c244 <ferror@plt+0x2a504>  // b.pmore
  42c1c0:	cmp	w0, #0x22
  42c1c4:	b.hi	42c244 <ferror@plt+0x2a504>  // b.pmore
  42c1c8:	adrp	x1, 46f000 <warn@@Base+0x35a24>
  42c1cc:	add	x1, x1, #0x908
  42c1d0:	ldrh	w0, [x1, w0, uxtw #1]
  42c1d4:	adr	x1, 42c1e0 <ferror@plt+0x2a4a0>
  42c1d8:	add	x0, x1, w0, sxth #2
  42c1dc:	br	x0
  42c1e0:	mov	x1, #0x8001                	// #32769
  42c1e4:	cmp	x0, x1
  42c1e8:	b.eq	42c484 <ferror@plt+0x2a744>  // b.none
  42c1ec:	mov	x1, #0x8765                	// #34661
  42c1f0:	cmp	x0, x1
  42c1f4:	b.eq	42c494 <ferror@plt+0x2a754>  // b.none
  42c1f8:	sub	x0, x0, #0x8, lsl #12
  42c1fc:	mov	x1, #0x7fff                	// #32767
  42c200:	adrp	x20, 46d000 <warn@@Base+0x33a24>
  42c204:	cmp	x0, x1
  42c208:	add	x20, x20, #0xe5
  42c20c:	mov	w2, #0x5                   	// #5
  42c210:	b.hi	42c4a4 <ferror@plt+0x2a764>  // b.pmore
  42c214:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42c218:	mov	x0, #0x0                   	// #0
  42c21c:	add	x1, x1, #0x4ed
  42c220:	bl	401c70 <dcgettext@plt>
  42c224:	ldr	x1, [sp, #224]
  42c228:	mov	x21, x0
  42c22c:	mov	x0, x20
  42c230:	bl	4242d8 <ferror@plt+0x22598>
  42c234:	mov	x1, x0
  42c238:	mov	x0, x21
  42c23c:	bl	401cc0 <printf@plt>
  42c240:	b	42ad24 <ferror@plt+0x28fe4>
  42c244:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c248:	add	x0, x0, #0x372
  42c24c:	bl	401cc0 <printf@plt>
  42c250:	b	42ad24 <ferror@plt+0x28fe4>
  42c254:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c258:	add	x0, x0, #0x37b
  42c25c:	bl	401cc0 <printf@plt>
  42c260:	b	42ad24 <ferror@plt+0x28fe4>
  42c264:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c268:	add	x0, x0, #0x388
  42c26c:	bl	401cc0 <printf@plt>
  42c270:	b	42ad24 <ferror@plt+0x28fe4>
  42c274:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c278:	add	x0, x0, #0x38e
  42c27c:	bl	401cc0 <printf@plt>
  42c280:	b	42ad24 <ferror@plt+0x28fe4>
  42c284:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c288:	add	x0, x0, #0x394
  42c28c:	bl	401cc0 <printf@plt>
  42c290:	b	42ad24 <ferror@plt+0x28fe4>
  42c294:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c298:	add	x0, x0, #0x39f
  42c29c:	bl	401cc0 <printf@plt>
  42c2a0:	b	42ad24 <ferror@plt+0x28fe4>
  42c2a4:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c2a8:	add	x0, x0, #0x3aa
  42c2ac:	bl	401cc0 <printf@plt>
  42c2b0:	b	42ad24 <ferror@plt+0x28fe4>
  42c2b4:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c2b8:	add	x0, x0, #0x3b7
  42c2bc:	bl	401cc0 <printf@plt>
  42c2c0:	b	42ad24 <ferror@plt+0x28fe4>
  42c2c4:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c2c8:	add	x0, x0, #0x3c4
  42c2cc:	bl	401cc0 <printf@plt>
  42c2d0:	b	42ad24 <ferror@plt+0x28fe4>
  42c2d4:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c2d8:	add	x0, x0, #0x3d2
  42c2dc:	bl	401cc0 <printf@plt>
  42c2e0:	b	42ad24 <ferror@plt+0x28fe4>
  42c2e4:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c2e8:	add	x0, x0, #0x3dd
  42c2ec:	bl	401cc0 <printf@plt>
  42c2f0:	b	42ad24 <ferror@plt+0x28fe4>
  42c2f4:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c2f8:	add	x0, x0, #0x3e4
  42c2fc:	bl	401cc0 <printf@plt>
  42c300:	b	42ad24 <ferror@plt+0x28fe4>
  42c304:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c308:	add	x0, x0, #0x3ef
  42c30c:	bl	401cc0 <printf@plt>
  42c310:	b	42ad24 <ferror@plt+0x28fe4>
  42c314:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c318:	add	x0, x0, #0x3f8
  42c31c:	bl	401cc0 <printf@plt>
  42c320:	b	42ad24 <ferror@plt+0x28fe4>
  42c324:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c328:	add	x0, x0, #0x405
  42c32c:	bl	401cc0 <printf@plt>
  42c330:	b	42ad24 <ferror@plt+0x28fe4>
  42c334:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c338:	add	x0, x0, #0x40b
  42c33c:	bl	401cc0 <printf@plt>
  42c340:	b	42ad24 <ferror@plt+0x28fe4>
  42c344:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c348:	add	x0, x0, #0x419
  42c34c:	bl	401cc0 <printf@plt>
  42c350:	b	42ad24 <ferror@plt+0x28fe4>
  42c354:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c358:	add	x0, x0, #0x429
  42c35c:	bl	401cc0 <printf@plt>
  42c360:	b	42ad24 <ferror@plt+0x28fe4>
  42c364:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c368:	add	x0, x0, #0x43e
  42c36c:	bl	401cc0 <printf@plt>
  42c370:	b	42ad24 <ferror@plt+0x28fe4>
  42c374:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c378:	add	x0, x0, #0x442
  42c37c:	bl	401cc0 <printf@plt>
  42c380:	b	42ad24 <ferror@plt+0x28fe4>
  42c384:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c388:	add	x0, x0, #0x44b
  42c38c:	bl	401cc0 <printf@plt>
  42c390:	b	42ad24 <ferror@plt+0x28fe4>
  42c394:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c398:	add	x0, x0, #0x454
  42c39c:	bl	401cc0 <printf@plt>
  42c3a0:	b	42ad24 <ferror@plt+0x28fe4>
  42c3a4:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c3a8:	add	x0, x0, #0x459
  42c3ac:	bl	401cc0 <printf@plt>
  42c3b0:	b	42ad24 <ferror@plt+0x28fe4>
  42c3b4:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c3b8:	add	x0, x0, #0x464
  42c3bc:	bl	401cc0 <printf@plt>
  42c3c0:	b	42ad24 <ferror@plt+0x28fe4>
  42c3c4:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c3c8:	add	x0, x0, #0x46e
  42c3cc:	bl	401cc0 <printf@plt>
  42c3d0:	b	42ad24 <ferror@plt+0x28fe4>
  42c3d4:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c3d8:	add	x0, x0, #0x476
  42c3dc:	bl	401cc0 <printf@plt>
  42c3e0:	b	42ad24 <ferror@plt+0x28fe4>
  42c3e4:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c3e8:	add	x0, x0, #0x47e
  42c3ec:	bl	401cc0 <printf@plt>
  42c3f0:	b	42ad24 <ferror@plt+0x28fe4>
  42c3f4:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c3f8:	add	x0, x0, #0x486
  42c3fc:	bl	401cc0 <printf@plt>
  42c400:	b	42ad24 <ferror@plt+0x28fe4>
  42c404:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c408:	add	x0, x0, #0x48d
  42c40c:	bl	401cc0 <printf@plt>
  42c410:	b	42ad24 <ferror@plt+0x28fe4>
  42c414:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c418:	add	x0, x0, #0x493
  42c41c:	bl	401cc0 <printf@plt>
  42c420:	b	42ad24 <ferror@plt+0x28fe4>
  42c424:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c428:	add	x0, x0, #0x49b
  42c42c:	bl	401cc0 <printf@plt>
  42c430:	b	42ad24 <ferror@plt+0x28fe4>
  42c434:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c438:	add	x0, x0, #0x4a3
  42c43c:	bl	401cc0 <printf@plt>
  42c440:	b	42ad24 <ferror@plt+0x28fe4>
  42c444:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c448:	add	x0, x0, #0x4ab
  42c44c:	bl	401cc0 <printf@plt>
  42c450:	b	42ad24 <ferror@plt+0x28fe4>
  42c454:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c458:	add	x0, x0, #0x4b3
  42c45c:	bl	401cc0 <printf@plt>
  42c460:	b	42ad24 <ferror@plt+0x28fe4>
  42c464:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c468:	add	x0, x0, #0x4c0
  42c46c:	bl	401cc0 <printf@plt>
  42c470:	b	42ad24 <ferror@plt+0x28fe4>
  42c474:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c478:	add	x0, x0, #0x4cd
  42c47c:	bl	401cc0 <printf@plt>
  42c480:	b	42ad24 <ferror@plt+0x28fe4>
  42c484:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c488:	add	x0, x0, #0x4dc
  42c48c:	bl	401cc0 <printf@plt>
  42c490:	b	42ad24 <ferror@plt+0x28fe4>
  42c494:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c498:	add	x0, x0, #0x429
  42c49c:	bl	401cc0 <printf@plt>
  42c4a0:	b	42ad24 <ferror@plt+0x28fe4>
  42c4a4:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42c4a8:	mov	x0, #0x0                   	// #0
  42c4ac:	add	x1, x1, #0x50a
  42c4b0:	bl	401c70 <dcgettext@plt>
  42c4b4:	ldr	x1, [sp, #224]
  42c4b8:	mov	x21, x0
  42c4bc:	mov	x0, x20
  42c4c0:	bl	4242d8 <ferror@plt+0x22598>
  42c4c4:	mov	x1, x0
  42c4c8:	mov	x0, x21
  42c4cc:	bl	401cc0 <printf@plt>
  42c4d0:	b	42ad24 <ferror@plt+0x28fe4>
  42c4d4:	mov	w0, #0x9                   	// #9
  42c4d8:	bl	401cf0 <putchar@plt>
  42c4dc:	ldr	x0, [sp, #224]
  42c4e0:	cmp	x0, #0x12
  42c4e4:	b.ls	42c538 <ferror@plt+0x2a7f8>  // b.plast
  42c4e8:	sub	x0, x0, #0x80
  42c4ec:	cmp	x0, #0x6
  42c4f0:	b.ls	42c518 <ferror@plt+0x2a7d8>  // b.plast
  42c4f4:	cmp	x0, #0x7f
  42c4f8:	mov	w2, #0x5                   	// #5
  42c4fc:	b.hi	42c704 <ferror@plt+0x2a9c4>  // b.pmore
  42c500:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42c504:	add	x1, x1, #0x684
  42c508:	mov	x0, #0x0                   	// #0
  42c50c:	bl	401c70 <dcgettext@plt>
  42c510:	bl	401cc0 <printf@plt>
  42c514:	b	42ad24 <ferror@plt+0x28fe4>
  42c518:	cmp	w0, #0x6
  42c51c:	b.hi	42c4f4 <ferror@plt+0x2a7b4>  // b.pmore
  42c520:	adrp	x1, 46f000 <warn@@Base+0x35a24>
  42c524:	add	x1, x1, #0x950
  42c528:	ldrb	w0, [x1, w0, uxtw]
  42c52c:	adr	x1, 42c538 <ferror@plt+0x2a7f8>
  42c530:	add	x0, x1, w0, sxtb #2
  42c534:	br	x0
  42c538:	sub	x0, x0, #0x1
  42c53c:	cmp	x0, #0x11
  42c540:	b.hi	42c564 <ferror@plt+0x2a824>  // b.pmore
  42c544:	cmp	w0, #0x11
  42c548:	b.hi	42c564 <ferror@plt+0x2a824>  // b.pmore
  42c54c:	adrp	x1, 46f000 <warn@@Base+0x35a24>
  42c550:	add	x1, x1, #0x958
  42c554:	ldrb	w0, [x1, w0, uxtw]
  42c558:	adr	x1, 42c564 <ferror@plt+0x2a824>
  42c55c:	add	x0, x1, w0, sxtb #2
  42c560:	br	x0
  42c564:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c568:	add	x0, x0, #0x518
  42c56c:	bl	401cc0 <printf@plt>
  42c570:	b	42ad24 <ferror@plt+0x28fe4>
  42c574:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c578:	add	x0, x0, #0x51f
  42c57c:	bl	401cc0 <printf@plt>
  42c580:	b	42ad24 <ferror@plt+0x28fe4>
  42c584:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c588:	add	x0, x0, #0x531
  42c58c:	bl	401cc0 <printf@plt>
  42c590:	b	42ad24 <ferror@plt+0x28fe4>
  42c594:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c598:	add	x0, x0, #0x53b
  42c59c:	bl	401cc0 <printf@plt>
  42c5a0:	b	42ad24 <ferror@plt+0x28fe4>
  42c5a4:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c5a8:	add	x0, x0, #0x54b
  42c5ac:	bl	401cc0 <printf@plt>
  42c5b0:	b	42ad24 <ferror@plt+0x28fe4>
  42c5b4:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c5b8:	add	x0, x0, #0x9d5
  42c5bc:	bl	401cc0 <printf@plt>
  42c5c0:	b	42ad24 <ferror@plt+0x28fe4>
  42c5c4:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c5c8:	add	x0, x0, #0x553
  42c5cc:	bl	401cc0 <printf@plt>
  42c5d0:	b	42ad24 <ferror@plt+0x28fe4>
  42c5d4:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c5d8:	add	x0, x0, #0x9df
  42c5dc:	bl	401cc0 <printf@plt>
  42c5e0:	b	42ad24 <ferror@plt+0x28fe4>
  42c5e4:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c5e8:	add	x0, x0, #0x561
  42c5ec:	bl	401cc0 <printf@plt>
  42c5f0:	b	42ad24 <ferror@plt+0x28fe4>
  42c5f4:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c5f8:	add	x0, x0, #0x571
  42c5fc:	bl	401cc0 <printf@plt>
  42c600:	b	42ad24 <ferror@plt+0x28fe4>
  42c604:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c608:	add	x0, x0, #0x583
  42c60c:	bl	401cc0 <printf@plt>
  42c610:	b	42ad24 <ferror@plt+0x28fe4>
  42c614:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c618:	add	x0, x0, #0x593
  42c61c:	bl	401cc0 <printf@plt>
  42c620:	b	42ad24 <ferror@plt+0x28fe4>
  42c624:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c628:	add	x0, x0, #0x5a4
  42c62c:	bl	401cc0 <printf@plt>
  42c630:	b	42ad24 <ferror@plt+0x28fe4>
  42c634:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c638:	add	x0, x0, #0x5b5
  42c63c:	bl	401cc0 <printf@plt>
  42c640:	b	42ad24 <ferror@plt+0x28fe4>
  42c644:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c648:	add	x0, x0, #0x5be
  42c64c:	bl	401cc0 <printf@plt>
  42c650:	b	42ad24 <ferror@plt+0x28fe4>
  42c654:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c658:	add	x0, x0, #0x5cd
  42c65c:	bl	401cc0 <printf@plt>
  42c660:	b	42ad24 <ferror@plt+0x28fe4>
  42c664:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c668:	add	x0, x0, #0x5de
  42c66c:	bl	401cc0 <printf@plt>
  42c670:	b	42ad24 <ferror@plt+0x28fe4>
  42c674:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c678:	add	x0, x0, #0x5ef
  42c67c:	bl	401cc0 <printf@plt>
  42c680:	b	42ad24 <ferror@plt+0x28fe4>
  42c684:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c688:	add	x0, x0, #0x5f5
  42c68c:	bl	401cc0 <printf@plt>
  42c690:	b	42ad24 <ferror@plt+0x28fe4>
  42c694:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c698:	add	x0, x0, #0x5fd
  42c69c:	bl	401cc0 <printf@plt>
  42c6a0:	b	42ad24 <ferror@plt+0x28fe4>
  42c6a4:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c6a8:	add	x0, x0, #0x60a
  42c6ac:	bl	401cc0 <printf@plt>
  42c6b0:	b	42ad24 <ferror@plt+0x28fe4>
  42c6b4:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c6b8:	add	x0, x0, #0x61f
  42c6bc:	bl	401cc0 <printf@plt>
  42c6c0:	b	42ad24 <ferror@plt+0x28fe4>
  42c6c4:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c6c8:	add	x0, x0, #0x62d
  42c6cc:	bl	401cc0 <printf@plt>
  42c6d0:	b	42ad24 <ferror@plt+0x28fe4>
  42c6d4:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c6d8:	add	x0, x0, #0x643
  42c6dc:	bl	401cc0 <printf@plt>
  42c6e0:	b	42ad24 <ferror@plt+0x28fe4>
  42c6e4:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c6e8:	add	x0, x0, #0x655
  42c6ec:	bl	401cc0 <printf@plt>
  42c6f0:	b	42ad24 <ferror@plt+0x28fe4>
  42c6f4:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c6f8:	add	x0, x0, #0x66c
  42c6fc:	bl	401cc0 <printf@plt>
  42c700:	b	42ad24 <ferror@plt+0x28fe4>
  42c704:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42c708:	add	x1, x1, #0x698
  42c70c:	mov	x0, #0x0                   	// #0
  42c710:	bl	401c70 <dcgettext@plt>
  42c714:	bl	401cc0 <printf@plt>
  42c718:	b	42ad24 <ferror@plt+0x28fe4>
  42c71c:	mov	w0, #0x9                   	// #9
  42c720:	bl	401cf0 <putchar@plt>
  42c724:	ldr	x0, [sp, #224]
  42c728:	cmp	x0, #0x2
  42c72c:	b.eq	42c750 <ferror@plt+0x2aa10>  // b.none
  42c730:	cmp	x0, #0x3
  42c734:	b.eq	42c760 <ferror@plt+0x2aa20>  // b.none
  42c738:	cmp	x0, #0x1
  42c73c:	b.ne	42c770 <ferror@plt+0x2aa30>  // b.any
  42c740:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c744:	add	x0, x0, #0x6a7
  42c748:	bl	401cc0 <printf@plt>
  42c74c:	b	42ad24 <ferror@plt+0x28fe4>
  42c750:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c754:	add	x0, x0, #0x6b0
  42c758:	bl	401cc0 <printf@plt>
  42c75c:	b	42ad24 <ferror@plt+0x28fe4>
  42c760:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c764:	add	x0, x0, #0x6bc
  42c768:	bl	401cc0 <printf@plt>
  42c76c:	b	42ad24 <ferror@plt+0x28fe4>
  42c770:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42c774:	add	x1, x1, #0x6c6
  42c778:	mov	w2, #0x5                   	// #5
  42c77c:	mov	x0, #0x0                   	// #0
  42c780:	bl	401c70 <dcgettext@plt>
  42c784:	bl	401cc0 <printf@plt>
  42c788:	b	42ad24 <ferror@plt+0x28fe4>
  42c78c:	mov	w0, #0x9                   	// #9
  42c790:	bl	401cf0 <putchar@plt>
  42c794:	ldr	x0, [sp, #224]
  42c798:	cmp	x0, #0x2
  42c79c:	b.eq	42c7c0 <ferror@plt+0x2aa80>  // b.none
  42c7a0:	cmp	x0, #0x3
  42c7a4:	b.eq	42c7d0 <ferror@plt+0x2aa90>  // b.none
  42c7a8:	cmp	x0, #0x1
  42c7ac:	b.ne	42c7e0 <ferror@plt+0x2aaa0>  // b.any
  42c7b0:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c7b4:	add	x0, x0, #0x6de
  42c7b8:	bl	401cc0 <printf@plt>
  42c7bc:	b	42ad24 <ferror@plt+0x28fe4>
  42c7c0:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c7c4:	add	x0, x0, #0x6e6
  42c7c8:	bl	401cc0 <printf@plt>
  42c7cc:	b	42ad24 <ferror@plt+0x28fe4>
  42c7d0:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c7d4:	add	x0, x0, #0x6f1
  42c7d8:	bl	401cc0 <printf@plt>
  42c7dc:	b	42ad24 <ferror@plt+0x28fe4>
  42c7e0:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42c7e4:	add	x1, x1, #0x6fd
  42c7e8:	mov	w2, #0x5                   	// #5
  42c7ec:	mov	x0, #0x0                   	// #0
  42c7f0:	bl	401c70 <dcgettext@plt>
  42c7f4:	bl	401cc0 <printf@plt>
  42c7f8:	b	42ad24 <ferror@plt+0x28fe4>
  42c7fc:	mov	w0, #0x9                   	// #9
  42c800:	bl	401cf0 <putchar@plt>
  42c804:	ldr	x0, [sp, #224]
  42c808:	cmp	x0, #0x1
  42c80c:	b.eq	42c82c <ferror@plt+0x2aaec>  // b.none
  42c810:	cmp	x0, #0x2
  42c814:	b.eq	42c83c <ferror@plt+0x2aafc>  // b.none
  42c818:	cbnz	x0, 42c84c <ferror@plt+0x2ab0c>
  42c81c:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c820:	add	x0, x0, #0x712
  42c824:	bl	401cc0 <printf@plt>
  42c828:	b	42ad24 <ferror@plt+0x28fe4>
  42c82c:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c830:	add	x0, x0, #0x71c
  42c834:	bl	401cc0 <printf@plt>
  42c838:	b	42ad24 <ferror@plt+0x28fe4>
  42c83c:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c840:	add	x0, x0, #0x722
  42c844:	bl	401cc0 <printf@plt>
  42c848:	b	42ad24 <ferror@plt+0x28fe4>
  42c84c:	sub	x0, x0, #0x40
  42c850:	mov	w2, #0x5                   	// #5
  42c854:	cmp	x0, #0xbf
  42c858:	b.hi	42c874 <ferror@plt+0x2ab34>  // b.pmore
  42c85c:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42c860:	add	x1, x1, #0x72b
  42c864:	mov	x0, #0x0                   	// #0
  42c868:	bl	401c70 <dcgettext@plt>
  42c86c:	bl	401cc0 <printf@plt>
  42c870:	b	42ad24 <ferror@plt+0x28fe4>
  42c874:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42c878:	add	x1, x1, #0x73c
  42c87c:	mov	x0, #0x0                   	// #0
  42c880:	bl	401c70 <dcgettext@plt>
  42c884:	bl	401cc0 <printf@plt>
  42c888:	b	42ad24 <ferror@plt+0x28fe4>
  42c88c:	mov	w0, #0x9                   	// #9
  42c890:	bl	401cf0 <putchar@plt>
  42c894:	ldr	x0, [sp, #224]
  42c898:	cmp	x0, #0x1
  42c89c:	b.eq	42c8bc <ferror@plt+0x2ab7c>  // b.none
  42c8a0:	cmp	x0, #0x2
  42c8a4:	b.eq	42c8cc <ferror@plt+0x2ab8c>  // b.none
  42c8a8:	cbnz	x0, 42c8dc <ferror@plt+0x2ab9c>
  42c8ac:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c8b0:	add	x0, x0, #0x750
  42c8b4:	bl	401cc0 <printf@plt>
  42c8b8:	b	42ad24 <ferror@plt+0x28fe4>
  42c8bc:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c8c0:	add	x0, x0, #0x757
  42c8c4:	bl	401cc0 <printf@plt>
  42c8c8:	b	42ad24 <ferror@plt+0x28fe4>
  42c8cc:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c8d0:	add	x0, x0, #0x761
  42c8d4:	bl	401cc0 <printf@plt>
  42c8d8:	b	42ad24 <ferror@plt+0x28fe4>
  42c8dc:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42c8e0:	add	x1, x1, #0x770
  42c8e4:	mov	w2, #0x5                   	// #5
  42c8e8:	mov	x0, #0x0                   	// #0
  42c8ec:	bl	401c70 <dcgettext@plt>
  42c8f0:	bl	401cc0 <printf@plt>
  42c8f4:	b	42ad24 <ferror@plt+0x28fe4>
  42c8f8:	mov	w0, #0x9                   	// #9
  42c8fc:	bl	401cf0 <putchar@plt>
  42c900:	ldr	x1, [sp, #224]
  42c904:	cmp	x1, #0x3
  42c908:	b.hi	42c96c <ferror@plt+0x2ac2c>  // b.pmore
  42c90c:	cmp	w1, #0x3
  42c910:	b.hi	42c96c <ferror@plt+0x2ac2c>  // b.pmore
  42c914:	adrp	x0, 46f000 <warn@@Base+0x35a24>
  42c918:	add	x0, x0, #0x96c
  42c91c:	ldrb	w0, [x0, w1, uxtw]
  42c920:	adr	x1, 42c92c <ferror@plt+0x2abec>
  42c924:	add	x0, x1, w0, sxtb #2
  42c928:	br	x0
  42c92c:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c930:	add	x0, x0, #0x785
  42c934:	bl	401cc0 <printf@plt>
  42c938:	b	42ad24 <ferror@plt+0x28fe4>
  42c93c:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c940:	add	x0, x0, #0x796
  42c944:	bl	401cc0 <printf@plt>
  42c948:	b	42ad24 <ferror@plt+0x28fe4>
  42c94c:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c950:	add	x0, x0, #0x7a0
  42c954:	bl	401cc0 <printf@plt>
  42c958:	b	42ad24 <ferror@plt+0x28fe4>
  42c95c:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42c960:	add	x0, x0, #0x7ac
  42c964:	bl	401cc0 <printf@plt>
  42c968:	b	42ad24 <ferror@plt+0x28fe4>
  42c96c:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42c970:	add	x1, x1, #0x7bf
  42c974:	mov	w2, #0x5                   	// #5
  42c978:	mov	x0, #0x0                   	// #0
  42c97c:	bl	401c70 <dcgettext@plt>
  42c980:	bl	401cc0 <printf@plt>
  42c984:	b	42ad24 <ferror@plt+0x28fe4>
  42c988:	mov	w0, #0x9                   	// #9
  42c98c:	bl	401cf0 <putchar@plt>
  42c990:	ldr	x0, [sp, #224]
  42c994:	cmp	x0, #0x5
  42c998:	b.hi	42c9cc <ferror@plt+0x2ac8c>  // b.pmore
  42c99c:	cbz	x0, 42c9dc <ferror@plt+0x2ac9c>
  42c9a0:	sub	x0, x0, #0x2
  42c9a4:	cmp	x0, #0x3
  42c9a8:	b.hi	42ca04 <ferror@plt+0x2acc4>  // b.pmore
  42c9ac:	cmp	w0, #0x3
  42c9b0:	b.hi	42ca04 <ferror@plt+0x2acc4>  // b.pmore
  42c9b4:	adrp	x1, 46f000 <warn@@Base+0x35a24>
  42c9b8:	add	x1, x1, #0x970
  42c9bc:	ldrb	w0, [x1, w0, uxtw]
  42c9c0:	adr	x1, 42c9cc <ferror@plt+0x2ac8c>
  42c9c4:	add	x0, x1, w0, sxtb #2
  42c9c8:	br	x0
  42c9cc:	cmp	x0, #0x40
  42c9d0:	b.eq	42ca54 <ferror@plt+0x2ad14>  // b.none
  42c9d4:	cmp	x0, #0x41
  42c9d8:	b.eq	42ca64 <ferror@plt+0x2ad24>  // b.none
  42c9dc:	sub	x0, x0, #0x40
  42c9e0:	mov	w2, #0x5                   	// #5
  42c9e4:	cmp	x0, #0xbf
  42c9e8:	b.hi	42ca74 <ferror@plt+0x2ad34>  // b.pmore
  42c9ec:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42c9f0:	add	x1, x1, #0x82c
  42c9f4:	mov	x0, #0x0                   	// #0
  42c9f8:	bl	401c70 <dcgettext@plt>
  42c9fc:	bl	401cc0 <printf@plt>
  42ca00:	b	42ad24 <ferror@plt+0x28fe4>
  42ca04:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42ca08:	add	x0, x0, #0x7ce
  42ca0c:	bl	401cc0 <printf@plt>
  42ca10:	b	42ad24 <ferror@plt+0x28fe4>
  42ca14:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42ca18:	add	x0, x0, #0x7d7
  42ca1c:	bl	401cc0 <printf@plt>
  42ca20:	b	42ad24 <ferror@plt+0x28fe4>
  42ca24:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42ca28:	add	x0, x0, #0x7e1
  42ca2c:	bl	401cc0 <printf@plt>
  42ca30:	b	42ad24 <ferror@plt+0x28fe4>
  42ca34:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42ca38:	add	x0, x0, #0x7ea
  42ca3c:	bl	401cc0 <printf@plt>
  42ca40:	b	42ad24 <ferror@plt+0x28fe4>
  42ca44:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42ca48:	add	x0, x0, #0x7f8
  42ca4c:	bl	401cc0 <printf@plt>
  42ca50:	b	42ad24 <ferror@plt+0x28fe4>
  42ca54:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42ca58:	add	x0, x0, #0x808
  42ca5c:	bl	401cc0 <printf@plt>
  42ca60:	b	42ad24 <ferror@plt+0x28fe4>
  42ca64:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42ca68:	add	x0, x0, #0x814
  42ca6c:	bl	401cc0 <printf@plt>
  42ca70:	b	42ad24 <ferror@plt+0x28fe4>
  42ca74:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42ca78:	add	x1, x1, #0x83b
  42ca7c:	mov	x0, #0x0                   	// #0
  42ca80:	bl	401c70 <dcgettext@plt>
  42ca84:	bl	401cc0 <printf@plt>
  42ca88:	b	42ad24 <ferror@plt+0x28fe4>
  42ca8c:	mov	w0, #0x9                   	// #9
  42ca90:	bl	401cf0 <putchar@plt>
  42ca94:	ldr	x0, [sp, #224]
  42ca98:	cmp	x0, #0x1
  42ca9c:	b.eq	42cae0 <ferror@plt+0x2ada0>  // b.none
  42caa0:	b.ls	42cad0 <ferror@plt+0x2ad90>  // b.plast
  42caa4:	cmp	x0, #0xff
  42caa8:	b.eq	42cab4 <ferror@plt+0x2ad74>  // b.none
  42caac:	cmn	x0, #0x1
  42cab0:	b.ne	42ad24 <ferror@plt+0x28fe4>  // b.any
  42cab4:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42cab8:	add	x1, x1, #0x850
  42cabc:	mov	w2, #0x5                   	// #5
  42cac0:	mov	x0, #0x0                   	// #0
  42cac4:	bl	401c70 <dcgettext@plt>
  42cac8:	bl	401cc0 <printf@plt>
  42cacc:	b	42ad24 <ferror@plt+0x28fe4>
  42cad0:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42cad4:	add	x0, x0, #0x85c
  42cad8:	bl	401cc0 <printf@plt>
  42cadc:	b	42ad24 <ferror@plt+0x28fe4>
  42cae0:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42cae4:	add	x0, x0, #0x868
  42cae8:	bl	401cc0 <printf@plt>
  42caec:	b	42ad24 <ferror@plt+0x28fe4>
  42caf0:	mov	w0, #0x9                   	// #9
  42caf4:	bl	401cf0 <putchar@plt>
  42caf8:	ldr	x0, [sp, #224]
  42cafc:	sub	x0, x0, #0x1
  42cb00:	cmp	x0, #0x4
  42cb04:	b.hi	42cba4 <ferror@plt+0x2ae64>  // b.pmore
  42cb08:	cmp	w0, #0x4
  42cb0c:	b.hi	42cba4 <ferror@plt+0x2ae64>  // b.pmore
  42cb10:	adrp	x1, 46f000 <warn@@Base+0x35a24>
  42cb14:	mov	w2, #0x5                   	// #5
  42cb18:	add	x1, x1, #0x974
  42cb1c:	ldrb	w0, [x1, w0, uxtw]
  42cb20:	adr	x1, 42cb2c <ferror@plt+0x2adec>
  42cb24:	add	x0, x1, w0, sxtb #2
  42cb28:	br	x0
  42cb2c:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42cb30:	add	x1, x1, #0x9df
  42cb34:	mov	x0, #0x0                   	// #0
  42cb38:	bl	401c70 <dcgettext@plt>
  42cb3c:	bl	401cc0 <printf@plt>
  42cb40:	b	42ad24 <ferror@plt+0x28fe4>
  42cb44:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42cb48:	add	x1, x1, #0x877
  42cb4c:	mov	x0, #0x0                   	// #0
  42cb50:	bl	401c70 <dcgettext@plt>
  42cb54:	bl	401cc0 <printf@plt>
  42cb58:	b	42ad24 <ferror@plt+0x28fe4>
  42cb5c:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42cb60:	add	x1, x1, #0x88b
  42cb64:	mov	x0, #0x0                   	// #0
  42cb68:	bl	401c70 <dcgettext@plt>
  42cb6c:	bl	401cc0 <printf@plt>
  42cb70:	b	42ad24 <ferror@plt+0x28fe4>
  42cb74:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42cb78:	add	x1, x1, #0x8a0
  42cb7c:	mov	x0, #0x0                   	// #0
  42cb80:	bl	401c70 <dcgettext@plt>
  42cb84:	bl	401cc0 <printf@plt>
  42cb88:	b	42ad24 <ferror@plt+0x28fe4>
  42cb8c:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42cb90:	add	x1, x1, #0x8b3
  42cb94:	mov	x0, #0x0                   	// #0
  42cb98:	bl	401c70 <dcgettext@plt>
  42cb9c:	bl	401cc0 <printf@plt>
  42cba0:	b	42ad24 <ferror@plt+0x28fe4>
  42cba4:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42cba8:	add	x1, x1, #0x8c7
  42cbac:	mov	w2, #0x5                   	// #5
  42cbb0:	mov	x0, #0x0                   	// #0
  42cbb4:	bl	401c70 <dcgettext@plt>
  42cbb8:	bl	401cc0 <printf@plt>
  42cbbc:	b	42ad24 <ferror@plt+0x28fe4>
  42cbc0:	mov	w0, #0x9                   	// #9
  42cbc4:	bl	401cf0 <putchar@plt>
  42cbc8:	ldr	x0, [sp, #224]
  42cbcc:	mov	w2, #0x5                   	// #5
  42cbd0:	cmp	x0, #0x1
  42cbd4:	b.eq	42cbf8 <ferror@plt+0x2aeb8>  // b.none
  42cbd8:	cmp	x0, #0x2
  42cbdc:	b.eq	42cc10 <ferror@plt+0x2aed0>  // b.none
  42cbe0:	cbnz	x0, 42cc28 <ferror@plt+0x2aee8>
  42cbe4:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42cbe8:	add	x1, x1, #0x8d6
  42cbec:	bl	401c70 <dcgettext@plt>
  42cbf0:	bl	401cc0 <printf@plt>
  42cbf4:	b	42ad24 <ferror@plt+0x28fe4>
  42cbf8:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42cbfc:	add	x1, x1, #0x8db
  42cc00:	mov	x0, #0x0                   	// #0
  42cc04:	bl	401c70 <dcgettext@plt>
  42cc08:	bl	401cc0 <printf@plt>
  42cc0c:	b	42ad24 <ferror@plt+0x28fe4>
  42cc10:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42cc14:	add	x1, x1, #0x8e6
  42cc18:	mov	x0, #0x0                   	// #0
  42cc1c:	bl	401c70 <dcgettext@plt>
  42cc20:	bl	401cc0 <printf@plt>
  42cc24:	b	42ad24 <ferror@plt+0x28fe4>
  42cc28:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42cc2c:	add	x1, x1, #0x8c7
  42cc30:	mov	x0, #0x0                   	// #0
  42cc34:	bl	401c70 <dcgettext@plt>
  42cc38:	bl	401cc0 <printf@plt>
  42cc3c:	b	42ad24 <ferror@plt+0x28fe4>
  42cc40:	mov	w0, #0x9                   	// #9
  42cc44:	bl	401cf0 <putchar@plt>
  42cc48:	ldr	x21, [sp, #224]
  42cc4c:	cbnz	x21, 42cc60 <ferror@plt+0x2af20>
  42cc50:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42cc54:	add	x0, x0, #0x8f5
  42cc58:	bl	401cc0 <printf@plt>
  42cc5c:	b	42ad24 <ferror@plt+0x28fe4>
  42cc60:	cmp	x22, #0x4
  42cc64:	b.hi	42cca4 <ferror@plt+0x2af64>  // b.pmore
  42cc68:	cmp	x22, #0x2
  42cc6c:	b.ls	42ccb0 <ferror@plt+0x2af70>  // b.plast
  42cc70:	sub	x22, x19, x21
  42cc74:	cmp	x21, #0x1
  42cc78:	b.hi	42ccd8 <ferror@plt+0x2af98>  // b.pmore
  42cc7c:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  42cc80:	add	x0, x0, #0xbce
  42cc84:	bl	401b70 <puts@plt>
  42cc88:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42cc8c:	add	x1, x1, #0x92c
  42cc90:	mov	w2, #0x5                   	// #5
  42cc94:	mov	x0, #0x0                   	// #0
  42cc98:	bl	401c70 <dcgettext@plt>
  42cc9c:	bl	4395dc <warn@@Base>
  42cca0:	b	42ad24 <ferror@plt+0x28fe4>
  42cca4:	sub	x22, x22, #0x9
  42cca8:	cmp	x22, #0x1
  42ccac:	b.ls	42cc70 <ferror@plt+0x2af30>  // b.plast
  42ccb0:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  42ccb4:	add	x0, x0, #0xbce
  42ccb8:	bl	401b70 <puts@plt>
  42ccbc:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42ccc0:	add	x1, x1, #0x8ff
  42ccc4:	mov	w2, #0x5                   	// #5
  42ccc8:	mov	x0, #0x0                   	// #0
  42cccc:	bl	401c70 <dcgettext@plt>
  42ccd0:	bl	4395dc <warn@@Base>
  42ccd4:	b	42ad24 <ferror@plt+0x28fe4>
  42ccd8:	ldr	w0, [sp, #180]
  42ccdc:	sub	w1, w0, #0x1
  42cce0:	cmp	w1, #0xff
  42cce4:	b.hi	42cd70 <ferror@plt+0x2b030>  // b.pmore
  42cce8:	adrp	x0, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  42ccec:	add	x0, x0, #0x6a0
  42ccf0:	add	x0, x0, #0x618
  42ccf4:	ldr	w23, [x0, w1, sxtw #2]
  42ccf8:	adrp	x25, 46b000 <warn@@Base+0x31a24>
  42ccfc:	adrp	x26, 46b000 <warn@@Base+0x31a24>
  42cd00:	add	x25, x25, #0x963
  42cd04:	add	x26, x26, #0x991
  42cd08:	mov	w0, #0x28                  	// #40
  42cd0c:	bl	401cf0 <putchar@plt>
  42cd10:	add	x24, x22, #0x1
  42cd14:	cmp	x20, x24
  42cd18:	b.hi	42cd78 <ferror@plt+0x2b038>  // b.pmore
  42cd1c:	subs	x1, x20, x22
  42cd20:	csel	w1, wzr, w1, ls  // ls = plast
  42cd24:	sub	w0, w1, #0x1
  42cd28:	cmp	w0, #0x7
  42cd2c:	b.hi	42cd80 <ferror@plt+0x2b040>  // b.pmore
  42cd30:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42cd34:	ldr	x2, [x0, #648]
  42cd38:	mov	x0, x22
  42cd3c:	blr	x2
  42cd40:	and	w22, w0, #0xff
  42cd44:	subs	x21, x21, #0x1
  42cd48:	b.ne	42cd88 <ferror@plt+0x2b048>  // b.any
  42cd4c:	adrp	x3, 470000 <warn@@Base+0x36a24>
  42cd50:	add	x3, x3, #0xc08
  42cd54:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42cd58:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42cd5c:	add	x3, x3, #0xa44
  42cd60:	add	x1, x1, #0x24c
  42cd64:	add	x0, x0, #0x958
  42cd68:	mov	w2, #0x811                 	// #2065
  42cd6c:	b	42bcb4 <ferror@plt+0x29f74>
  42cd70:	mov	w23, #0x0                   	// #0
  42cd74:	b	42ccf8 <ferror@plt+0x2afb8>
  42cd78:	mov	w1, #0x1                   	// #1
  42cd7c:	b	42cd24 <ferror@plt+0x2afe4>
  42cd80:	mov	w22, #0x0                   	// #0
  42cd84:	b	42cd44 <ferror@plt+0x2b004>
  42cd88:	cbz	w22, 42cdc0 <ferror@plt+0x2b080>
  42cd8c:	cmp	w22, #0x1
  42cd90:	b.eq	42ce30 <ferror@plt+0x2b0f0>  // b.none
  42cd94:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  42cd98:	add	x0, x0, #0xbce
  42cd9c:	bl	401b70 <puts@plt>
  42cda0:	mov	w2, #0x5                   	// #5
  42cda4:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42cda8:	mov	x0, #0x0                   	// #0
  42cdac:	add	x1, x1, #0x99b
  42cdb0:	bl	401c70 <dcgettext@plt>
  42cdb4:	mov	w1, w22
  42cdb8:	bl	4395dc <warn@@Base>
  42cdbc:	b	42ad24 <ferror@plt+0x28fe4>
  42cdc0:	mov	x0, x25
  42cdc4:	bl	401cc0 <printf@plt>
  42cdc8:	mov	x0, x24
  42cdcc:	mov	w3, w23
  42cdd0:	mov	x2, x20
  42cdd4:	add	x1, sp, #0x100
  42cdd8:	bl	427a08 <ferror@plt+0x25cc8>
  42cddc:	ldr	w0, [sp, #256]
  42cde0:	mov	w22, w0
  42cde4:	cmp	x21, w0, uxtw
  42cde8:	b.cc	42cdf0 <ferror@plt+0x2b0b0>  // b.lo, b.ul, b.last
  42cdec:	cbnz	w0, 42ce14 <ferror@plt+0x2b0d4>
  42cdf0:	adrp	x3, 470000 <warn@@Base+0x36a24>
  42cdf4:	add	x3, x3, #0xc08
  42cdf8:	add	x3, x3, #0xa44
  42cdfc:	mov	w2, #0x817                 	// #2071
  42ce00:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42ce04:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42ce08:	add	x1, x1, #0x24c
  42ce0c:	add	x0, x0, #0x96a
  42ce10:	b	42bcb4 <ferror@plt+0x29f74>
  42ce14:	sub	x21, x21, x22
  42ce18:	add	x22, x24, x22
  42ce1c:	cbz	x21, 42d010 <ferror@plt+0x2b2d0>
  42ce20:	adrp	x0, 442000 <warn@@Base+0x8a24>
  42ce24:	add	x0, x0, #0x6d0
  42ce28:	bl	401cc0 <printf@plt>
  42ce2c:	b	42cd10 <ferror@plt+0x2afd0>
  42ce30:	mov	x0, x26
  42ce34:	bl	401cc0 <printf@plt>
  42ce38:	mov	x0, x24
  42ce3c:	mov	w3, w23
  42ce40:	mov	x2, x20
  42ce44:	add	x1, sp, #0x100
  42ce48:	bl	427a08 <ferror@plt+0x25cc8>
  42ce4c:	ldr	w0, [sp, #256]
  42ce50:	mov	w22, w0
  42ce54:	cmp	x21, w0, uxtw
  42ce58:	b.cc	42ce60 <ferror@plt+0x2b120>  // b.lo, b.ul, b.last
  42ce5c:	cbnz	w0, 42ce74 <ferror@plt+0x2b134>
  42ce60:	adrp	x3, 470000 <warn@@Base+0x36a24>
  42ce64:	add	x3, x3, #0xc08
  42ce68:	add	x3, x3, #0xa44
  42ce6c:	mov	w2, #0x81f                 	// #2079
  42ce70:	b	42ce00 <ferror@plt+0x2b0c0>
  42ce74:	sub	x21, x21, x22
  42ce78:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42ce7c:	add	x22, x24, x22
  42ce80:	add	x0, x0, #0x998
  42ce84:	bl	401cc0 <printf@plt>
  42ce88:	add	x1, sp, #0x100
  42ce8c:	mov	x0, x22
  42ce90:	mov	w3, w23
  42ce94:	mov	x2, x20
  42ce98:	bl	427a08 <ferror@plt+0x25cc8>
  42ce9c:	ldr	w0, [sp, #256]
  42cea0:	mov	w1, w0
  42cea4:	cmp	x21, w0, uxtw
  42cea8:	b.cc	42ceb0 <ferror@plt+0x2b170>  // b.lo, b.ul, b.last
  42ceac:	cbnz	w0, 42cec4 <ferror@plt+0x2b184>
  42ceb0:	adrp	x3, 470000 <warn@@Base+0x36a24>
  42ceb4:	add	x3, x3, #0xc08
  42ceb8:	add	x3, x3, #0xa44
  42cebc:	mov	w2, #0x825                 	// #2085
  42cec0:	b	42ce00 <ferror@plt+0x2b0c0>
  42cec4:	sub	x21, x21, x1
  42cec8:	add	x22, x22, x1
  42cecc:	b	42ce1c <ferror@plt+0x2b0dc>
  42ced0:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42ced4:	add	x0, x0, #0x9d4
  42ced8:	bl	401cc0 <printf@plt>
  42cedc:	b	42ad24 <ferror@plt+0x28fe4>
  42cee0:	adrp	x0, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  42cee4:	mov	w1, #0x1                   	// #1
  42cee8:	str	w1, [x0, #3244]
  42ceec:	b	42bfc8 <ferror@plt+0x2a288>
  42cef0:	cmp	x22, #0x20
  42cef4:	mov	x0, #0x1f20                	// #7968
  42cef8:	ccmp	x22, x0, #0x4, ne  // ne = any
  42cefc:	b.eq	42ad24 <ferror@plt+0x28fe4>  // b.none
  42cf00:	sub	x0, x22, #0x11
  42cf04:	cmp	x0, #0x2
  42cf08:	ccmp	x22, #0x15, #0x4, hi  // hi = pmore
  42cf0c:	b.ne	42cf20 <ferror@plt+0x2b1e0>  // b.any
  42cf10:	ldr	x0, [sp, #160]
  42cf14:	ldr	x6, [sp, #224]
  42cf18:	add	x6, x6, x0
  42cf1c:	str	x6, [sp, #224]
  42cf20:	ldr	x1, [sp, #352]
  42cf24:	ldr	x0, [sp, #224]
  42cf28:	ldr	x1, [x1, #48]
  42cf2c:	cmp	x1, x0
  42cf30:	b.hi	42cf78 <ferror@plt+0x2b238>  // b.pmore
  42cf34:	mov	w2, #0x5                   	// #5
  42cf38:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42cf3c:	mov	x0, #0x0                   	// #0
  42cf40:	add	x1, x1, #0xa1a
  42cf44:	bl	401c70 <dcgettext@plt>
  42cf48:	mov	x20, x0
  42cf4c:	ldr	x1, [sp, #224]
  42cf50:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  42cf54:	add	x0, x0, #0xe5
  42cf58:	bl	4242d8 <ferror@plt+0x22598>
  42cf5c:	ldr	x1, [sp, #352]
  42cf60:	ldr	x2, [x1, #32]
  42cf64:	mov	x1, x0
  42cf68:	mov	x0, x20
  42cf6c:	sub	x2, x21, x2
  42cf70:	bl	4395dc <warn@@Base>
  42cf74:	b	42ad24 <ferror@plt+0x28fe4>
  42cf78:	ldr	x1, [sp, #352]
  42cf7c:	add	x4, sp, #0x100
  42cf80:	add	x3, sp, #0xf8
  42cf84:	mov	w2, #0x0                   	// #0
  42cf88:	ldr	x5, [x1, #32]
  42cf8c:	mov	x1, x20
  42cf90:	add	x0, x5, x0
  42cf94:	bl	4275f0 <ferror@plt+0x258b0>
  42cf98:	mov	x20, x0
  42cf9c:	ldr	w0, [sp, #256]
  42cfa0:	bl	425cb8 <ferror@plt+0x23f78>
  42cfa4:	mov	w2, #0x5                   	// #5
  42cfa8:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42cfac:	mov	x0, #0x0                   	// #0
  42cfb0:	add	x1, x1, #0xa71
  42cfb4:	bl	401c70 <dcgettext@plt>
  42cfb8:	mov	x1, x20
  42cfbc:	bl	401cc0 <printf@plt>
  42cfc0:	cmp	x22, #0x10
  42cfc4:	b.eq	42cfd4 <ferror@plt+0x2b294>  // b.none
  42cfc8:	adrp	x0, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  42cfcc:	ldr	x1, [x0, #1792]
  42cfd0:	cbnz	x1, 42cfe0 <ferror@plt+0x2b2a0>
  42cfd4:	mov	w0, #0x5d                  	// #93
  42cfd8:	bl	401cf0 <putchar@plt>
  42cfdc:	b	42ad24 <ferror@plt+0x28fe4>
  42cfe0:	ldr	x0, [x1]
  42cfe4:	cmp	x0, x20
  42cfe8:	b.eq	42cff4 <ferror@plt+0x2b2b4>  // b.none
  42cfec:	ldr	x1, [x1, #40]
  42cff0:	b	42cfd0 <ferror@plt+0x2b290>
  42cff4:	ldr	x0, [x1, #8]
  42cff8:	bl	425f9c <ferror@plt+0x2425c>
  42cffc:	mov	x1, x0
  42d000:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  42d004:	add	x0, x0, #0x636
  42d008:	bl	401cc0 <printf@plt>
  42d00c:	b	42cfd4 <ferror@plt+0x2b294>
  42d010:	cbnz	w23, 42ced0 <ferror@plt+0x2b190>
  42d014:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42d018:	add	x0, x0, #0x9de
  42d01c:	bl	401cc0 <printf@plt>
  42d020:	b	42ad24 <ferror@plt+0x28fe4>
  42d024:	cmp	x1, #0x21
  42d028:	b.hi	42b33c <ferror@plt+0x295fc>  // b.pmore
  42d02c:	mov	x19, x4
  42d030:	b	42b1ac <ferror@plt+0x2946c>
  42d034:	sub	sp, sp, #0x190
  42d038:	stp	x29, x30, [sp, #64]
  42d03c:	add	x29, sp, #0x40
  42d040:	str	x0, [sp, #184]
  42d044:	ldr	x0, [x0, #32]
  42d048:	str	x0, [sp, #192]
  42d04c:	ldr	x0, [sp, #184]
  42d050:	stp	x19, x20, [sp, #80]
  42d054:	mov	w20, w3
  42d058:	stp	x21, x22, [sp, #96]
  42d05c:	mov	x21, x1
  42d060:	adrp	x1, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42d064:	ldr	x19, [x0, #48]
  42d068:	stp	x23, x24, [sp, #112]
  42d06c:	ldr	w1, [x1, #608]
  42d070:	ldr	x0, [sp, #192]
  42d074:	stp	x25, x26, [sp, #128]
  42d078:	mov	w22, w2
  42d07c:	add	x19, x0, x19
  42d080:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42d084:	stp	x27, x28, [sp, #144]
  42d088:	ldr	w0, [x0, #572]
  42d08c:	str	w4, [sp, #212]
  42d090:	orr	w0, w0, w1
  42d094:	orr	w0, w0, w3
  42d098:	cbz	w0, 42d330 <ferror@plt+0x2b5f0>
  42d09c:	adrp	x23, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  42d0a0:	add	x23, x23, #0x6a0
  42d0a4:	str	wzr, [sp, #176]
  42d0a8:	mov	w1, w4
  42d0ac:	ldr	w0, [x23, #40]
  42d0b0:	orr	w0, w1, w0
  42d0b4:	cbz	w0, 42d2bc <ferror@plt+0x2b57c>
  42d0b8:	cbnz	w20, 42d104 <ferror@plt+0x2b3c4>
  42d0bc:	mov	x1, x21
  42d0c0:	mov	w0, #0xa                   	// #10
  42d0c4:	bl	425be4 <ferror@plt+0x23ea4>
  42d0c8:	mov	x1, x21
  42d0cc:	mov	w0, #0xb                   	// #11
  42d0d0:	bl	425be4 <ferror@plt+0x23ea4>
  42d0d4:	mov	x1, x21
  42d0d8:	mov	w0, #0x22                  	// #34
  42d0dc:	bl	425be4 <ferror@plt+0x23ea4>
  42d0e0:	mov	x1, x21
  42d0e4:	mov	w0, #0x23                  	// #35
  42d0e8:	bl	425be4 <ferror@plt+0x23ea4>
  42d0ec:	mov	x1, x21
  42d0f0:	mov	w0, #0x24                  	// #36
  42d0f4:	bl	425be4 <ferror@plt+0x23ea4>
  42d0f8:	mov	x1, x21
  42d0fc:	mov	w0, #0x25                  	// #37
  42d100:	bl	425be4 <ferror@plt+0x23ea4>
  42d104:	mov	x1, x21
  42d108:	mov	w0, w22
  42d10c:	mov	w23, w22
  42d110:	bl	425be4 <ferror@plt+0x23ea4>
  42d114:	mov	x0, #0x70                  	// #112
  42d118:	adrp	x21, 48a000 <warn@@Base+0x50a24>
  42d11c:	add	x21, x21, #0x120
  42d120:	mul	x23, x23, x0
  42d124:	add	x0, x21, x23
  42d128:	ldr	x0, [x0, #32]
  42d12c:	cbnz	x0, 42d338 <ferror@plt+0x2b5f8>
  42d130:	mov	w2, #0x5                   	// #5
  42d134:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42d138:	add	x1, x1, #0xb3f
  42d13c:	bl	401c70 <dcgettext@plt>
  42d140:	ldr	x1, [x21, x23]
  42d144:	bl	4395dc <warn@@Base>
  42d148:	b	42d24c <ferror@plt+0x2b50c>
  42d14c:	add	x2, x27, #0x4
  42d150:	cmp	x2, x19
  42d154:	b.cc	42d1ec <ferror@plt+0x2b4ac>  // b.lo, b.ul, b.last
  42d158:	sub	x0, x19, x27
  42d15c:	mov	x26, #0x0                   	// #0
  42d160:	mov	w1, w0
  42d164:	sub	w0, w0, #0x1
  42d168:	cmp	w0, #0x7
  42d16c:	b.hi	42d274 <ferror@plt+0x2b534>  // b.pmore
  42d170:	ldr	x3, [x28]
  42d174:	mov	x0, x27
  42d178:	str	x2, [sp, #168]
  42d17c:	blr	x3
  42d180:	mov	x26, x0
  42d184:	cmp	x0, x24
  42d188:	ldr	x2, [sp, #168]
  42d18c:	b.ne	42d204 <ferror@plt+0x2b4c4>  // b.any
  42d190:	add	x0, x27, #0xc
  42d194:	cmp	x19, x0
  42d198:	b.hi	42d1f4 <ferror@plt+0x2b4b4>  // b.pmore
  42d19c:	sub	x1, x19, x2
  42d1a0:	cmp	x2, x19
  42d1a4:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  42d1a8:	sub	w0, w1, #0x1
  42d1ac:	cmp	w0, #0x7
  42d1b0:	b.hi	42d1fc <ferror@plt+0x2b4bc>  // b.pmore
  42d1b4:	ldr	x3, [x28]
  42d1b8:	mov	x0, x2
  42d1bc:	blr	x3
  42d1c0:	mov	x26, x0
  42d1c4:	add	x0, x26, #0xc
  42d1c8:	add	x27, x27, x0
  42d1cc:	cmp	x26, #0x0
  42d1d0:	ldr	x0, [sp, #192]
  42d1d4:	ccmp	x27, x0, #0x0, gt
  42d1d8:	b.cs	42d27c <ferror@plt+0x2b53c>  // b.hs, b.nlast
  42d1dc:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42d1e0:	mov	w2, #0x5                   	// #5
  42d1e4:	add	x1, x1, #0xab8
  42d1e8:	b	42d21c <ferror@plt+0x2b4dc>
  42d1ec:	mov	w1, #0x4                   	// #4
  42d1f0:	b	42d170 <ferror@plt+0x2b430>
  42d1f4:	mov	w1, #0x8                   	// #8
  42d1f8:	b	42d1a8 <ferror@plt+0x2b468>
  42d1fc:	mov	x26, #0x0                   	// #0
  42d200:	b	42d1c4 <ferror@plt+0x2b484>
  42d204:	add	x0, x0, x25
  42d208:	cmp	x0, #0xe
  42d20c:	b.hi	42d274 <ferror@plt+0x2b534>  // b.pmore
  42d210:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42d214:	add	x1, x1, #0xa86
  42d218:	mov	w2, #0x5                   	// #5
  42d21c:	mov	x0, #0x0                   	// #0
  42d220:	bl	401c70 <dcgettext@plt>
  42d224:	mov	x1, x26
  42d228:	mov	x19, x0
  42d22c:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  42d230:	add	x0, x0, #0xe5
  42d234:	bl	4242d8 <ferror@plt+0x22598>
  42d238:	ldr	x1, [sp, #184]
  42d23c:	ldr	x2, [x1, #16]
  42d240:	mov	x1, x0
  42d244:	mov	x0, x19
  42d248:	bl	4395dc <warn@@Base>
  42d24c:	mov	w20, #0x0                   	// #0
  42d250:	mov	w0, w20
  42d254:	ldp	x29, x30, [sp, #64]
  42d258:	ldp	x19, x20, [sp, #80]
  42d25c:	ldp	x21, x22, [sp, #96]
  42d260:	ldp	x23, x24, [sp, #112]
  42d264:	ldp	x25, x26, [sp, #128]
  42d268:	ldp	x27, x28, [sp, #144]
  42d26c:	add	sp, sp, #0x190
  42d270:	ret
  42d274:	add	x0, x26, #0x4
  42d278:	b	42d1c8 <ferror@plt+0x2b488>
  42d27c:	ldr	w0, [sp, #176]
  42d280:	add	w0, w0, #0x1
  42d284:	str	w0, [sp, #176]
  42d288:	cmp	x27, x19
  42d28c:	b.cc	42d14c <ferror@plt+0x2b40c>  // b.lo, b.ul, b.last
  42d290:	ldr	w0, [sp, #176]
  42d294:	cbnz	w0, 42d2d8 <ferror@plt+0x2b598>
  42d298:	mov	w2, #0x5                   	// #5
  42d29c:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42d2a0:	mov	x0, #0x0                   	// #0
  42d2a4:	add	x1, x1, #0xae8
  42d2a8:	bl	401c70 <dcgettext@plt>
  42d2ac:	ldr	x1, [sp, #184]
  42d2b0:	ldr	x1, [x1, #16]
  42d2b4:	bl	4390e8 <error@@Base>
  42d2b8:	b	42d24c <ferror@plt+0x2b50c>
  42d2bc:	mov	x25, #0xffffffffffff0010    	// #-65520
  42d2c0:	adrp	x28, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42d2c4:	mov	x24, #0xffffffff            	// #4294967295
  42d2c8:	add	x28, x28, #0x288
  42d2cc:	movk	x25, #0x0, lsl #16
  42d2d0:	ldr	x27, [sp, #192]
  42d2d4:	b	42d288 <ferror@plt+0x2b548>
  42d2d8:	ldr	w0, [sp, #176]
  42d2dc:	mov	x1, #0x68                  	// #104
  42d2e0:	bl	42abd8 <ferror@plt+0x28e98>
  42d2e4:	str	x0, [x23, #48]
  42d2e8:	cbnz	x0, 42d310 <ferror@plt+0x2b5d0>
  42d2ec:	mov	w2, #0x5                   	// #5
  42d2f0:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42d2f4:	add	x1, x1, #0xb07
  42d2f8:	bl	401c70 <dcgettext@plt>
  42d2fc:	ldr	w1, [sp, #176]
  42d300:	bl	4390e8 <error@@Base>
  42d304:	str	wzr, [x23, #40]
  42d308:	str	wzr, [x23, #2584]
  42d30c:	b	42d24c <ferror@plt+0x2b50c>
  42d310:	ldr	w1, [sp, #176]
  42d314:	mov	w2, #0x68                  	// #104
  42d318:	umull	x2, w1, w2
  42d31c:	mov	w1, #0x0                   	// #0
  42d320:	bl	401a90 <memset@plt>
  42d324:	ldr	w0, [sp, #176]
  42d328:	str	w0, [x23, #2584]
  42d32c:	b	42d0b8 <ferror@plt+0x2b378>
  42d330:	str	wzr, [sp, #176]
  42d334:	b	42d0bc <ferror@plt+0x2b37c>
  42d338:	cbnz	w20, 42d350 <ferror@plt+0x2b610>
  42d33c:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42d340:	ldr	x0, [x0, #640]
  42d344:	cbnz	x0, 42d350 <ferror@plt+0x2b610>
  42d348:	ldr	x0, [sp, #184]
  42d34c:	bl	4267cc <ferror@plt+0x24a8c>
  42d350:	mov	x2, #0x70                  	// #112
  42d354:	str	wzr, [sp, #216]
  42d358:	ldr	x0, [sp, #192]
  42d35c:	str	x0, [sp, #168]
  42d360:	madd	x0, x22, x2, x21
  42d364:	str	x0, [sp, #224]
  42d368:	ldr	x0, [sp, #168]
  42d36c:	cmp	x0, x19
  42d370:	b.cs	42db18 <ferror@plt+0x2bdd8>  // b.hs, b.nlast
  42d374:	ldr	x0, [sp, #168]
  42d378:	stp	xzr, xzr, [sp, #320]
  42d37c:	add	x22, x0, #0x4
  42d380:	cmp	x22, x19
  42d384:	b.cc	42d404 <ferror@plt+0x2b6c4>  // b.lo, b.ul, b.last
  42d388:	sub	x0, x19, x0
  42d38c:	mov	w1, w0
  42d390:	sub	w0, w0, #0x1
  42d394:	cmp	w0, #0x7
  42d398:	b.hi	42d414 <ferror@plt+0x2b6d4>  // b.pmore
  42d39c:	adrp	x24, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42d3a0:	ldr	x0, [sp, #168]
  42d3a4:	ldr	x2, [x24, #648]
  42d3a8:	blr	x2
  42d3ac:	mov	x23, x0
  42d3b0:	mov	x0, #0xffffffff            	// #4294967295
  42d3b4:	cmp	x23, x0
  42d3b8:	b.ne	42d418 <ferror@plt+0x2b6d8>  // b.any
  42d3bc:	ldr	x0, [sp, #168]
  42d3c0:	add	x21, x0, #0xc
  42d3c4:	cmp	x21, x19
  42d3c8:	b.cc	42d40c <ferror@plt+0x2b6cc>  // b.lo, b.ul, b.last
  42d3cc:	sub	x1, x19, x22
  42d3d0:	cmp	x22, x19
  42d3d4:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  42d3d8:	sub	w0, w1, #0x1
  42d3dc:	cmp	w0, #0x7
  42d3e0:	b.hi	42d6a4 <ferror@plt+0x2b964>  // b.pmore
  42d3e4:	ldr	x2, [x24, #648]
  42d3e8:	mov	x0, x22
  42d3ec:	mov	x22, x21
  42d3f0:	blr	x2
  42d3f4:	mov	x23, x0
  42d3f8:	mov	w24, #0xc                   	// #12
  42d3fc:	mov	w25, #0x8                   	// #8
  42d400:	b	42d420 <ferror@plt+0x2b6e0>
  42d404:	mov	w1, #0x4                   	// #4
  42d408:	b	42d39c <ferror@plt+0x2b65c>
  42d40c:	mov	w1, #0x8                   	// #8
  42d410:	b	42d3d8 <ferror@plt+0x2b698>
  42d414:	mov	x23, #0x0                   	// #0
  42d418:	mov	w24, #0x4                   	// #4
  42d41c:	mov	w25, w24
  42d420:	add	x26, x22, #0x2
  42d424:	cmp	x26, x19
  42d428:	b.cc	42d6b0 <ferror@plt+0x2b970>  // b.lo, b.ul, b.last
  42d42c:	sub	x1, x19, x22
  42d430:	cmp	x22, x19
  42d434:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  42d438:	sub	w0, w1, #0x1
  42d43c:	cmp	w0, #0x7
  42d440:	b.hi	42d6b8 <ferror@plt+0x2b978>  // b.pmore
  42d444:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42d448:	ldr	x2, [x0, #648]
  42d44c:	mov	x0, x22
  42d450:	blr	x2
  42d454:	and	w0, w0, #0xffff
  42d458:	str	w0, [sp, #208]
  42d45c:	ldr	x0, [sp, #168]
  42d460:	adrp	x21, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  42d464:	ldr	x1, [sp, #192]
  42d468:	add	x21, x21, #0x6a0
  42d46c:	sub	x0, x0, x1
  42d470:	str	x0, [sp, #200]
  42d474:	ldr	w0, [sp, #212]
  42d478:	cbz	w0, 42d6c0 <ferror@plt+0x2b980>
  42d47c:	ldr	w0, [x21, #2600]
  42d480:	mov	x1, #0x2                   	// #2
  42d484:	ldr	x28, [x21, #2592]
  42d488:	cbnz	w0, 42d6d0 <ferror@plt+0x2b990>
  42d48c:	mov	x28, #0x0                   	// #0
  42d490:	ldr	w0, [sp, #208]
  42d494:	cmp	w0, #0x4
  42d498:	b.ls	42d708 <ferror@plt+0x2b9c8>  // b.plast
  42d49c:	add	x27, x22, #0x3
  42d4a0:	cmp	x27, x19
  42d4a4:	b.cc	42d6f0 <ferror@plt+0x2b9b0>  // b.lo, b.ul, b.last
  42d4a8:	sub	x1, x19, x26
  42d4ac:	cmp	x26, x19
  42d4b0:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  42d4b4:	sub	w0, w1, #0x1
  42d4b8:	cmp	w0, #0x7
  42d4bc:	b.hi	42d6f8 <ferror@plt+0x2b9b8>  // b.pmore
  42d4c0:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42d4c4:	ldr	x2, [x0, #648]
  42d4c8:	mov	x0, x26
  42d4cc:	blr	x2
  42d4d0:	str	w0, [sp, #220]
  42d4d4:	ldr	w0, [sp, #220]
  42d4d8:	add	x26, x22, #0x4
  42d4dc:	cmp	w0, #0x2
  42d4e0:	cset	w0, eq  // eq = none
  42d4e4:	str	w0, [sp, #212]
  42d4e8:	cmp	x26, x19
  42d4ec:	b.cc	42d700 <ferror@plt+0x2b9c0>  // b.lo, b.ul, b.last
  42d4f0:	sub	x1, x19, x27
  42d4f4:	cmp	x27, x19
  42d4f8:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  42d4fc:	sub	w0, w1, #0x1
  42d500:	cmp	w0, #0x7
  42d504:	b.hi	42d718 <ferror@plt+0x2b9d8>  // b.pmore
  42d508:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42d50c:	ldr	x2, [x0, #648]
  42d510:	mov	x0, x27
  42d514:	blr	x2
  42d518:	and	w0, w0, #0xff
  42d51c:	str	w0, [sp, #180]
  42d520:	mov	w0, w25
  42d524:	str	x0, [sp, #248]
  42d528:	add	x2, x26, w25, uxtw
  42d52c:	cmp	x2, x19
  42d530:	b.cc	42d720 <ferror@plt+0x2b9e0>  // b.lo, b.ul, b.last
  42d534:	sub	x1, x19, x26
  42d538:	cmp	x26, x19
  42d53c:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  42d540:	sub	w0, w1, #0x1
  42d544:	cmp	w0, #0x7
  42d548:	b.hi	42d728 <ferror@plt+0x2b9e8>  // b.pmore
  42d54c:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42d550:	str	x2, [sp, #232]
  42d554:	ldr	x3, [x0, #648]
  42d558:	mov	x0, x26
  42d55c:	blr	x3
  42d560:	mov	x27, x0
  42d564:	ldr	x2, [sp, #232]
  42d568:	cbnz	x28, 42d730 <ferror@plt+0x2b9f0>
  42d56c:	ldr	x0, [sp, #224]
  42d570:	str	xzr, [sp, #232]
  42d574:	ldr	x26, [x0, #48]
  42d578:	ldr	w0, [sp, #208]
  42d57c:	cmp	w0, #0x4
  42d580:	b.hi	42d748 <ferror@plt+0x2ba08>  // b.pmore
  42d584:	add	x22, x2, #0x1
  42d588:	cmp	x22, x19
  42d58c:	b.cc	42d740 <ferror@plt+0x2ba00>  // b.lo, b.ul, b.last
  42d590:	sub	x1, x19, x2
  42d594:	cmp	x2, x19
  42d598:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  42d59c:	sub	w0, w1, #0x1
  42d5a0:	cmp	w0, #0x7
  42d5a4:	b.hi	42d750 <ferror@plt+0x2ba10>  // b.pmore
  42d5a8:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42d5ac:	ldr	x3, [x0, #648]
  42d5b0:	mov	x0, x2
  42d5b4:	blr	x3
  42d5b8:	and	w0, w0, #0xff
  42d5bc:	str	w0, [sp, #180]
  42d5c0:	ldr	w0, [sp, #180]
  42d5c4:	sub	w0, w0, #0x2
  42d5c8:	and	w0, w0, #0xff
  42d5cc:	cmp	w0, #0x6
  42d5d0:	b.ls	42d5fc <ferror@plt+0x2b8bc>  // b.plast
  42d5d4:	mov	w2, #0x5                   	// #5
  42d5d8:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42d5dc:	mov	x0, #0x0                   	// #0
  42d5e0:	add	x1, x1, #0xb5d
  42d5e4:	bl	401c70 <dcgettext@plt>
  42d5e8:	ldr	w1, [sp, #180]
  42d5ec:	mov	w2, w25
  42d5f0:	bl	4395dc <warn@@Base>
  42d5f4:	and	w0, w25, #0xff
  42d5f8:	str	w0, [sp, #180]
  42d5fc:	ldr	w0, [sp, #212]
  42d600:	cbz	w0, 42d768 <ferror@plt+0x2ba28>
  42d604:	add	x3, x22, #0x8
  42d608:	cmp	x3, x19
  42d60c:	b.hi	42d758 <ferror@plt+0x2ba18>  // b.pmore
  42d610:	add	x2, sp, #0x148
  42d614:	add	x1, sp, #0x140
  42d618:	mov	x0, x22
  42d61c:	str	x3, [sp, #240]
  42d620:	bl	439974 <warn@@Base+0x398>
  42d624:	ldr	x3, [sp, #240]
  42d628:	mov	w0, w25
  42d62c:	add	x22, x3, x0
  42d630:	cmp	x22, x19
  42d634:	b.cc	42d760 <ferror@plt+0x2ba20>  // b.lo, b.ul, b.last
  42d638:	sub	x1, x19, x3
  42d63c:	cmp	x3, x19
  42d640:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  42d644:	sub	w0, w1, #0x1
  42d648:	cmp	w0, #0x7
  42d64c:	b.hi	42d768 <ferror@plt+0x2ba28>  // b.pmore
  42d650:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42d654:	ldr	x2, [x0, #648]
  42d658:	mov	x0, x3
  42d65c:	blr	x2
  42d660:	mov	x3, x0
  42d664:	mov	w0, w24
  42d668:	str	x0, [sp, #240]
  42d66c:	ldr	x0, [sp, #200]
  42d670:	add	x0, x23, x0
  42d674:	add	x24, x0, w24, uxtw
  42d678:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42d67c:	ldr	x2, [x0, #640]
  42d680:	cmp	x24, x2
  42d684:	b.cs	42d770 <ferror@plt+0x2ba30>  // b.hs, b.nlast
  42d688:	ldr	x0, [sp, #192]
  42d68c:	add	x0, x0, x24
  42d690:	str	x0, [sp, #168]
  42d694:	ldr	w0, [sp, #216]
  42d698:	add	w0, w0, #0x1
  42d69c:	str	w0, [sp, #216]
  42d6a0:	b	42d368 <ferror@plt+0x2b628>
  42d6a4:	mov	x22, x21
  42d6a8:	mov	x23, #0x0                   	// #0
  42d6ac:	b	42d3f8 <ferror@plt+0x2b6b8>
  42d6b0:	mov	w1, #0x2                   	// #2
  42d6b4:	b	42d438 <ferror@plt+0x2b6f8>
  42d6b8:	str	wzr, [sp, #208]
  42d6bc:	b	42d45c <ferror@plt+0x2b71c>
  42d6c0:	ldr	w0, [x21, #2616]
  42d6c4:	mov	x1, #0x1                   	// #1
  42d6c8:	ldr	x28, [x21, #2608]
  42d6cc:	b	42d488 <ferror@plt+0x2b748>
  42d6d0:	add	x2, x28, #0x8
  42d6d4:	ldr	x3, [sp, #200]
  42d6d8:	ldr	x2, [x2, x1, lsl #3]
  42d6dc:	cmp	x3, x2
  42d6e0:	b.eq	42d490 <ferror@plt+0x2b750>  // b.none
  42d6e4:	add	x28, x28, #0x88
  42d6e8:	sub	w0, w0, #0x1
  42d6ec:	b	42d488 <ferror@plt+0x2b748>
  42d6f0:	mov	w1, #0x1                   	// #1
  42d6f4:	b	42d4b4 <ferror@plt+0x2b774>
  42d6f8:	str	wzr, [sp, #220]
  42d6fc:	b	42d4d4 <ferror@plt+0x2b794>
  42d700:	mov	w1, #0x1                   	// #1
  42d704:	b	42d4fc <ferror@plt+0x2b7bc>
  42d708:	mov	w0, #0x1                   	// #1
  42d70c:	str	w0, [sp, #220]
  42d710:	mov	w0, #0xff                  	// #255
  42d714:	b	42d51c <ferror@plt+0x2b7dc>
  42d718:	str	wzr, [sp, #180]
  42d71c:	b	42d520 <ferror@plt+0x2b7e0>
  42d720:	mov	w1, w25
  42d724:	b	42d540 <ferror@plt+0x2b800>
  42d728:	mov	x27, #0x0                   	// #0
  42d72c:	b	42d568 <ferror@plt+0x2b828>
  42d730:	ldr	x0, [x28, #32]
  42d734:	str	x0, [sp, #232]
  42d738:	ldr	x26, [x28, #96]
  42d73c:	b	42d578 <ferror@plt+0x2b838>
  42d740:	mov	w1, #0x1                   	// #1
  42d744:	b	42d59c <ferror@plt+0x2b85c>
  42d748:	mov	x22, x2
  42d74c:	b	42d5c0 <ferror@plt+0x2b880>
  42d750:	str	wzr, [sp, #180]
  42d754:	b	42d5c0 <ferror@plt+0x2b880>
  42d758:	stp	xzr, xzr, [sp, #320]
  42d75c:	b	42d628 <ferror@plt+0x2b8e8>
  42d760:	mov	w1, w25
  42d764:	b	42d644 <ferror@plt+0x2b904>
  42d768:	mov	x3, #0x0                   	// #0
  42d76c:	b	42d664 <ferror@plt+0x2b924>
  42d770:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42d774:	adrp	x1, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42d778:	ldr	w0, [x0, #572]
  42d77c:	ldr	w1, [x1, #608]
  42d780:	orr	w0, w0, w1
  42d784:	orr	w0, w0, w20
  42d788:	cbnz	w0, 42da50 <ferror@plt+0x2bd10>
  42d78c:	cbnz	x2, 42daa8 <ferror@plt+0x2bd68>
  42d790:	mov	w2, #0x5                   	// #5
  42d794:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42d798:	mov	x0, #0x0                   	// #0
  42d79c:	add	x1, x1, #0xb9d
  42d7a0:	str	x3, [sp, #264]
  42d7a4:	bl	401c70 <dcgettext@plt>
  42d7a8:	ldr	x1, [sp, #200]
  42d7ac:	mov	x2, x0
  42d7b0:	adrp	x24, 46d000 <warn@@Base+0x33a24>
  42d7b4:	add	x24, x24, #0xe5
  42d7b8:	mov	x0, x24
  42d7bc:	str	x2, [sp, #256]
  42d7c0:	bl	4242d8 <ferror@plt+0x22598>
  42d7c4:	mov	x1, x0
  42d7c8:	ldr	x2, [sp, #256]
  42d7cc:	mov	x0, x2
  42d7d0:	bl	401cc0 <printf@plt>
  42d7d4:	mov	w2, #0x5                   	// #5
  42d7d8:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42d7dc:	mov	x0, #0x0                   	// #0
  42d7e0:	add	x1, x1, #0xbc0
  42d7e4:	bl	401c70 <dcgettext@plt>
  42d7e8:	mov	x4, x0
  42d7ec:	mov	x1, x23
  42d7f0:	mov	x0, x24
  42d7f4:	str	x4, [sp, #256]
  42d7f8:	bl	4242d8 <ferror@plt+0x22598>
  42d7fc:	mov	x1, x0
  42d800:	ldr	x4, [sp, #256]
  42d804:	cmp	w25, #0x8
  42d808:	adrp	x5, 446000 <warn@@Base+0xca24>
  42d80c:	add	x5, x5, #0xf7
  42d810:	adrp	x2, 446000 <warn@@Base+0xca24>
  42d814:	add	x2, x2, #0xee
  42d818:	csel	x2, x2, x5, eq  // eq = none
  42d81c:	mov	x0, x4
  42d820:	bl	401cc0 <printf@plt>
  42d824:	mov	w2, #0x5                   	// #5
  42d828:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42d82c:	mov	x0, #0x0                   	// #0
  42d830:	add	x1, x1, #0xbdd
  42d834:	bl	401c70 <dcgettext@plt>
  42d838:	ldr	w1, [sp, #208]
  42d83c:	bl	401cc0 <printf@plt>
  42d840:	mov	w2, #0x5                   	// #5
  42d844:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42d848:	mov	x0, #0x0                   	// #0
  42d84c:	add	x1, x1, #0xbf3
  42d850:	bl	401c70 <dcgettext@plt>
  42d854:	mov	x25, x0
  42d858:	mov	x1, x27
  42d85c:	mov	x0, x24
  42d860:	bl	4242d8 <ferror@plt+0x22598>
  42d864:	mov	x1, x0
  42d868:	mov	x0, x25
  42d86c:	bl	401cc0 <printf@plt>
  42d870:	mov	w2, #0x5                   	// #5
  42d874:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42d878:	mov	x0, #0x0                   	// #0
  42d87c:	add	x1, x1, #0xc0b
  42d880:	bl	401c70 <dcgettext@plt>
  42d884:	ldr	w1, [sp, #180]
  42d888:	bl	401cc0 <printf@plt>
  42d88c:	ldr	w0, [sp, #212]
  42d890:	ldr	x3, [sp, #264]
  42d894:	cbz	w0, 42d900 <ferror@plt+0x2bbc0>
  42d898:	mov	w2, #0x5                   	// #5
  42d89c:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42d8a0:	mov	x0, #0x0                   	// #0
  42d8a4:	add	x1, x1, #0xc21
  42d8a8:	str	x3, [sp, #256]
  42d8ac:	bl	401c70 <dcgettext@plt>
  42d8b0:	mov	x25, x0
  42d8b4:	add	x2, sp, #0x150
  42d8b8:	ldp	x0, x1, [sp, #320]
  42d8bc:	bl	427350 <ferror@plt+0x25610>
  42d8c0:	mov	x1, x0
  42d8c4:	mov	x0, x25
  42d8c8:	bl	401cc0 <printf@plt>
  42d8cc:	mov	w2, #0x5                   	// #5
  42d8d0:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42d8d4:	mov	x0, #0x0                   	// #0
  42d8d8:	add	x1, x1, #0xc39
  42d8dc:	bl	401c70 <dcgettext@plt>
  42d8e0:	mov	x25, x0
  42d8e4:	ldr	x3, [sp, #256]
  42d8e8:	mov	x0, x24
  42d8ec:	mov	x1, x3
  42d8f0:	bl	4242d8 <ferror@plt+0x22598>
  42d8f4:	mov	x1, x0
  42d8f8:	mov	x0, x25
  42d8fc:	bl	401cc0 <printf@plt>
  42d900:	cbz	x28, 42daa8 <ferror@plt+0x2bd68>
  42d904:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42d908:	add	x1, x1, #0xc51
  42d90c:	mov	w2, #0x5                   	// #5
  42d910:	mov	x0, #0x0                   	// #0
  42d914:	bl	401c70 <dcgettext@plt>
  42d918:	bl	401cc0 <printf@plt>
  42d91c:	mov	w2, #0x5                   	// #5
  42d920:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42d924:	mov	x0, #0x0                   	// #0
  42d928:	add	x1, x1, #0xc6c
  42d92c:	bl	401c70 <dcgettext@plt>
  42d930:	mov	x25, x0
  42d934:	ldr	x1, [x28, #32]
  42d938:	mov	x0, x24
  42d93c:	bl	4242d8 <ferror@plt+0x22598>
  42d940:	mov	x3, x0
  42d944:	ldr	x1, [x28, #96]
  42d948:	mov	x0, x24
  42d94c:	str	x3, [sp, #256]
  42d950:	bl	4242d8 <ferror@plt+0x22598>
  42d954:	mov	x2, x0
  42d958:	ldr	x3, [sp, #256]
  42d95c:	mov	x0, x25
  42d960:	mov	x1, x3
  42d964:	bl	401cc0 <printf@plt>
  42d968:	mov	w2, #0x5                   	// #5
  42d96c:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42d970:	mov	x0, #0x0                   	// #0
  42d974:	add	x1, x1, #0xc95
  42d978:	bl	401c70 <dcgettext@plt>
  42d97c:	mov	x25, x0
  42d980:	ldr	x1, [x28, #40]
  42d984:	mov	x0, x24
  42d988:	bl	4242d8 <ferror@plt+0x22598>
  42d98c:	mov	x3, x0
  42d990:	ldr	x1, [x28, #104]
  42d994:	mov	x0, x24
  42d998:	str	x3, [sp, #256]
  42d99c:	bl	4242d8 <ferror@plt+0x22598>
  42d9a0:	mov	x2, x0
  42d9a4:	ldr	x3, [sp, #256]
  42d9a8:	mov	x0, x25
  42d9ac:	mov	x1, x3
  42d9b0:	bl	401cc0 <printf@plt>
  42d9b4:	mov	w2, #0x5                   	// #5
  42d9b8:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42d9bc:	mov	x0, #0x0                   	// #0
  42d9c0:	add	x1, x1, #0xcbe
  42d9c4:	bl	401c70 <dcgettext@plt>
  42d9c8:	mov	x25, x0
  42d9cc:	ldr	x1, [x28, #48]
  42d9d0:	mov	x0, x24
  42d9d4:	bl	4242d8 <ferror@plt+0x22598>
  42d9d8:	mov	x3, x0
  42d9dc:	ldr	x1, [x28, #112]
  42d9e0:	mov	x0, x24
  42d9e4:	str	x3, [sp, #256]
  42d9e8:	bl	4242d8 <ferror@plt+0x22598>
  42d9ec:	mov	x2, x0
  42d9f0:	ldr	x3, [sp, #256]
  42d9f4:	mov	x0, x25
  42d9f8:	mov	x1, x3
  42d9fc:	bl	401cc0 <printf@plt>
  42da00:	mov	w2, #0x5                   	// #5
  42da04:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42da08:	mov	x0, #0x0                   	// #0
  42da0c:	add	x1, x1, #0xce7
  42da10:	bl	401c70 <dcgettext@plt>
  42da14:	mov	x25, x0
  42da18:	ldr	x1, [x28, #56]
  42da1c:	mov	x0, x24
  42da20:	bl	4242d8 <ferror@plt+0x22598>
  42da24:	mov	x3, x0
  42da28:	ldr	x1, [x28, #120]
  42da2c:	mov	x0, x24
  42da30:	str	x3, [sp, #256]
  42da34:	bl	4242d8 <ferror@plt+0x22598>
  42da38:	mov	x2, x0
  42da3c:	ldr	x3, [sp, #256]
  42da40:	mov	x0, x25
  42da44:	mov	x1, x3
  42da48:	bl	401cc0 <printf@plt>
  42da4c:	b	42daa8 <ferror@plt+0x2bd68>
  42da50:	ldr	w0, [x21, #40]
  42da54:	ldr	w1, [sp, #212]
  42da58:	orr	w0, w1, w0
  42da5c:	cbnz	w0, 42daa4 <ferror@plt+0x2bd64>
  42da60:	ldr	w1, [sp, #216]
  42da64:	mov	w0, #0x68                  	// #104
  42da68:	ldr	x4, [x21, #48]
  42da6c:	ldr	x5, [sp, #200]
  42da70:	umull	x0, w1, w0
  42da74:	add	x1, x4, x0
  42da78:	str	x5, [x1, #16]
  42da7c:	ldr	w5, [sp, #180]
  42da80:	str	w5, [x4, x0]
  42da84:	ldr	w0, [sp, #208]
  42da88:	stp	w25, w0, [x1, #4]
  42da8c:	mov	x0, #0xffffffff            	// #4294967295
  42da90:	str	xzr, [x1, #24]
  42da94:	stp	x0, x0, [x1, #32]
  42da98:	str	xzr, [x1, #48]
  42da9c:	stp	xzr, xzr, [x1, #64]
  42daa0:	stp	xzr, xzr, [x1, #88]
  42daa4:	cbz	w20, 42d78c <ferror@plt+0x2ba4c>
  42daa8:	ldr	x1, [sp, #200]
  42daac:	ldr	x0, [sp, #240]
  42dab0:	add	x0, x0, x1
  42dab4:	adds	x0, x23, x0
  42dab8:	b.cs	42dacc <ferror@plt+0x2bd8c>  // b.hs, b.nlast
  42dabc:	ldr	x1, [sp, #184]
  42dac0:	ldr	x1, [x1, #48]
  42dac4:	cmp	x0, x1
  42dac8:	b.ls	42db40 <ferror@plt+0x2be00>  // b.plast
  42dacc:	mov	w2, #0x5                   	// #5
  42dad0:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42dad4:	mov	x0, #0x0                   	// #0
  42dad8:	add	x1, x1, #0xd10
  42dadc:	bl	401c70 <dcgettext@plt>
  42dae0:	mov	x19, x0
  42dae4:	ldr	x0, [sp, #184]
  42dae8:	mov	x1, x23
  42daec:	ldr	x21, [x0, #16]
  42daf0:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  42daf4:	add	x0, x0, #0xe5
  42daf8:	bl	4242d8 <ferror@plt+0x22598>
  42dafc:	ldr	x2, [sp, #200]
  42db00:	mov	x3, x0
  42db04:	mov	x1, x21
  42db08:	mov	x0, x19
  42db0c:	bl	4395dc <warn@@Base>
  42db10:	ldr	w0, [sp, #216]
  42db14:	str	w0, [sp, #176]
  42db18:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42db1c:	adrp	x1, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42db20:	ldr	w0, [x0, #572]
  42db24:	ldr	w1, [x1, #608]
  42db28:	orr	w0, w0, w1
  42db2c:	orr	w0, w0, w20
  42db30:	cbnz	w0, 42e064 <ferror@plt+0x2c324>
  42db34:	mov	w0, #0xa                   	// #10
  42db38:	bl	401cf0 <putchar@plt>
  42db3c:	b	42dde4 <ferror@plt+0x2c0a4>
  42db40:	ldr	x0, [sp, #240]
  42db44:	add	x23, x0, x23
  42db48:	ldr	x0, [sp, #168]
  42db4c:	add	x0, x0, x23
  42db50:	str	x0, [sp, #168]
  42db54:	ldr	w0, [sp, #208]
  42db58:	sub	w0, w0, #0x2
  42db5c:	and	w0, w0, #0xffff
  42db60:	cmp	w0, #0x3
  42db64:	b.ls	42dba4 <ferror@plt+0x2be64>  // b.plast
  42db68:	mov	w2, #0x5                   	// #5
  42db6c:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42db70:	mov	x0, #0x0                   	// #0
  42db74:	add	x1, x1, #0xd4a
  42db78:	bl	401c70 <dcgettext@plt>
  42db7c:	mov	x21, x0
  42db80:	ldr	x1, [sp, #200]
  42db84:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  42db88:	add	x0, x0, #0xe5
  42db8c:	bl	4242d8 <ferror@plt+0x22598>
  42db90:	ldr	w2, [sp, #208]
  42db94:	mov	x1, x0
  42db98:	mov	x0, x21
  42db9c:	bl	4395dc <warn@@Base>
  42dba0:	b	42d694 <ferror@plt+0x2b954>
  42dba4:	ldr	w0, [sp, #220]
  42dba8:	sub	w0, w0, #0x1
  42dbac:	cmp	w0, #0x1
  42dbb0:	b.ls	42dbe4 <ferror@plt+0x2bea4>  // b.plast
  42dbb4:	mov	w2, #0x5                   	// #5
  42dbb8:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42dbbc:	mov	x0, #0x0                   	// #0
  42dbc0:	add	x1, x1, #0xd8f
  42dbc4:	bl	401c70 <dcgettext@plt>
  42dbc8:	mov	x21, x0
  42dbcc:	ldr	x1, [sp, #200]
  42dbd0:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  42dbd4:	add	x0, x0, #0xe5
  42dbd8:	bl	4242d8 <ferror@plt+0x22598>
  42dbdc:	ldr	w2, [sp, #220]
  42dbe0:	b	42db94 <ferror@plt+0x2be54>
  42dbe4:	bl	4241a8 <ferror@plt+0x22468>
  42dbe8:	cmp	x26, x27
  42dbec:	b.hi	42dc98 <ferror@plt+0x2bf58>  // b.pmore
  42dbf0:	mov	w2, #0x5                   	// #5
  42dbf4:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42dbf8:	mov	x0, #0x0                   	// #0
  42dbfc:	add	x1, x1, #0xdcf
  42dc00:	bl	401c70 <dcgettext@plt>
  42dc04:	mov	x2, x26
  42dc08:	mov	x1, x27
  42dc0c:	bl	4395dc <warn@@Base>
  42dc10:	ldr	w1, [sp, #216]
  42dc14:	mov	w0, #0x68                  	// #104
  42dc18:	mov	w23, #0x0                   	// #0
  42dc1c:	str	wzr, [sp, #220]
  42dc20:	umull	x0, w1, w0
  42dc24:	str	x0, [sp, #240]
  42dc28:	mov	w0, #0xffffffff            	// #-1
  42dc2c:	str	w0, [sp, #232]
  42dc30:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42dc34:	add	x0, x0, #0xfe8
  42dc38:	str	x0, [sp, #272]
  42dc3c:	ldr	x0, [sp, #168]
  42dc40:	cmp	x22, x0
  42dc44:	b.cs	42d694 <ferror@plt+0x2b954>  // b.hs, b.nlast
  42dc48:	ldr	x1, [sp, #168]
  42dc4c:	add	x4, sp, #0x150
  42dc50:	ldr	x0, [sp, #192]
  42dc54:	add	x3, sp, #0x13c
  42dc58:	mov	w2, #0x0                   	// #0
  42dc5c:	sub	x24, x22, x0
  42dc60:	mov	x0, x22
  42dc64:	bl	4275f0 <ferror@plt+0x258b0>
  42dc68:	mov	x25, x0
  42dc6c:	ldr	w0, [sp, #316]
  42dc70:	add	x22, x22, x0
  42dc74:	ldr	w0, [sp, #336]
  42dc78:	bl	425cb8 <ferror@plt+0x23f78>
  42dc7c:	cbnz	x25, 42ddec <ferror@plt+0x2c0ac>
  42dc80:	ldr	x0, [sp, #168]
  42dc84:	cmp	w23, #0x0
  42dc88:	ccmp	x19, x0, #0x0, eq  // eq = none
  42dc8c:	b.ne	42dd14 <ferror@plt+0x2bfd4>  // b.any
  42dc90:	mov	x0, x22
  42dc94:	b	42dd04 <ferror@plt+0x2bfc4>
  42dc98:	ldr	x0, [sp, #232]
  42dc9c:	add	x26, x0, x26
  42dca0:	ldr	x0, [sp, #224]
  42dca4:	ldr	x0, [x0, #48]
  42dca8:	cmp	x26, x0
  42dcac:	b.ls	42dcd4 <ferror@plt+0x2bf94>  // b.plast
  42dcb0:	mov	w2, #0x5                   	// #5
  42dcb4:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42dcb8:	mov	x0, #0x0                   	// #0
  42dcbc:	add	x1, x1, #0xe26
  42dcc0:	bl	401c70 <dcgettext@plt>
  42dcc4:	ldr	x1, [sp, #224]
  42dcc8:	ldr	x2, [x1, #48]
  42dccc:	mov	x1, x26
  42dcd0:	b	42dc0c <ferror@plt+0x2becc>
  42dcd4:	ldr	x0, [x21, #96]
  42dcd8:	cbnz	x0, 42dc10 <ferror@plt+0x2bed0>
  42dcdc:	ldp	x0, x1, [sp, #224]
  42dce0:	ldr	x0, [x0, #32]
  42dce4:	add	x27, x1, x27
  42dce8:	add	x1, x0, x26
  42dcec:	add	x0, x0, x27
  42dcf0:	bl	427690 <ferror@plt+0x25950>
  42dcf4:	b	42dc10 <ferror@plt+0x2bed0>
  42dcf8:	ldrb	w1, [x0]
  42dcfc:	cbnz	w1, 42dd14 <ferror@plt+0x2bfd4>
  42dd00:	add	x0, x0, #0x1
  42dd04:	ldr	x1, [sp, #168]
  42dd08:	cmp	x0, x1
  42dd0c:	b.cc	42dcf8 <ferror@plt+0x2bfb8>  // b.lo, b.ul, b.last
  42dd10:	b.eq	42d694 <ferror@plt+0x2b954>  // b.none
  42dd14:	cbnz	w20, 42dd64 <ferror@plt+0x2c024>
  42dd18:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42dd1c:	add	x0, x0, #0x280
  42dd20:	ldr	x0, [x0]
  42dd24:	cmp	x0, x24
  42dd28:	b.hi	42dd64 <ferror@plt+0x2c024>  // b.pmore
  42dd2c:	adrp	x0, 48a000 <warn@@Base+0x50a24>
  42dd30:	ldr	w0, [x0, #280]
  42dd34:	cmn	w0, #0x1
  42dd38:	b.eq	42dd44 <ferror@plt+0x2c004>  // b.none
  42dd3c:	cmp	w0, w23
  42dd40:	b.le	42dd64 <ferror@plt+0x2c024>
  42dd44:	mov	w2, #0x5                   	// #5
  42dd48:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42dd4c:	mov	x0, #0x0                   	// #0
  42dd50:	add	x1, x1, #0xe7b
  42dd54:	bl	401c70 <dcgettext@plt>
  42dd58:	mov	x2, x24
  42dd5c:	mov	w1, w23
  42dd60:	bl	401cc0 <printf@plt>
  42dd64:	subs	w23, w23, #0x1
  42dd68:	b.pl	42ddc8 <ferror@plt+0x2c088>  // b.nfrst
  42dd6c:	ldr	w0, [x21, #2620]
  42dd70:	cmp	w0, #0x2
  42dd74:	b.hi	42ddc8 <ferror@plt+0x2c088>  // b.pmore
  42dd78:	mov	w2, #0x5                   	// #5
  42dd7c:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42dd80:	mov	x0, #0x0                   	// #0
  42dd84:	add	x1, x1, #0xe99
  42dd88:	bl	401c70 <dcgettext@plt>
  42dd8c:	ldr	x1, [sp, #184]
  42dd90:	ldr	x2, [x1, #16]
  42dd94:	mov	x1, x24
  42dd98:	bl	4395dc <warn@@Base>
  42dd9c:	ldr	w0, [x21, #2620]
  42dda0:	add	w0, w0, #0x1
  42dda4:	str	w0, [x21, #2620]
  42dda8:	cmp	w0, #0x3
  42ddac:	b.ne	42ddc8 <ferror@plt+0x2c088>  // b.any
  42ddb0:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42ddb4:	add	x1, x1, #0xedc
  42ddb8:	mov	w2, #0x5                   	// #5
  42ddbc:	mov	x0, #0x0                   	// #0
  42ddc0:	bl	401c70 <dcgettext@plt>
  42ddc4:	bl	4395dc <warn@@Base>
  42ddc8:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42ddcc:	add	x0, x0, #0x280
  42ddd0:	ldr	x0, [x0]
  42ddd4:	cbz	x0, 42dc3c <ferror@plt+0x2befc>
  42ddd8:	ldr	w0, [sp, #232]
  42dddc:	cmp	w0, w23
  42dde0:	b.le	42dc3c <ferror@plt+0x2befc>
  42dde4:	mov	w20, #0x1                   	// #1
  42dde8:	b	42d250 <ferror@plt+0x2b510>
  42ddec:	cbnz	w20, 42deac <ferror@plt+0x2c16c>
  42ddf0:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42ddf4:	add	x0, x0, #0x280
  42ddf8:	ldr	x0, [x0]
  42ddfc:	cbz	x0, 42de14 <ferror@plt+0x2c0d4>
  42de00:	cmp	x0, x24
  42de04:	b.hi	42deb4 <ferror@plt+0x2c174>  // b.pmore
  42de08:	ldr	w0, [sp, #232]
  42de0c:	csel	w0, w0, w23, ne  // ne = any
  42de10:	str	w0, [sp, #232]
  42de14:	adrp	x0, 48a000 <warn@@Base+0x50a24>
  42de18:	ldr	w0, [x0, #280]
  42de1c:	cmn	w0, #0x1
  42de20:	b.eq	42de2c <ferror@plt+0x2c0ec>  // b.none
  42de24:	cmp	w0, w23
  42de28:	b.le	42de74 <ferror@plt+0x2c134>
  42de2c:	mov	w2, #0x5                   	// #5
  42de30:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42de34:	mov	x0, #0x0                   	// #0
  42de38:	add	x1, x1, #0xf1c
  42de3c:	bl	401c70 <dcgettext@plt>
  42de40:	mov	x2, x24
  42de44:	mov	x3, x25
  42de48:	mov	w1, w23
  42de4c:	bl	401cc0 <printf@plt>
  42de50:	mov	w2, #0x1                   	// #1
  42de54:	str	w23, [sp, #220]
  42de58:	ldr	x26, [x21, #96]
  42de5c:	cbz	x26, 42e13c <ferror@plt+0x2c3fc>
  42de60:	ldr	x0, [x26]
  42de64:	cmp	x0, x25
  42de68:	b.eq	42e098 <ferror@plt+0x2c358>  // b.none
  42de6c:	ldr	x26, [x26, #40]
  42de70:	b	42de5c <ferror@plt+0x2c11c>
  42de74:	ldr	w1, [sp, #220]
  42de78:	cmp	w0, w1
  42de7c:	b.le	42dea0 <ferror@plt+0x2c160>
  42de80:	mov	w2, #0x5                   	// #5
  42de84:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42de88:	mov	x0, #0x0                   	// #0
  42de8c:	add	x1, x1, #0xf3b
  42de90:	bl	401c70 <dcgettext@plt>
  42de94:	mov	x2, x24
  42de98:	mov	w1, w23
  42de9c:	bl	401cc0 <printf@plt>
  42dea0:	mov	w2, #0x0                   	// #0
  42dea4:	str	w23, [sp, #220]
  42dea8:	b	42de58 <ferror@plt+0x2c118>
  42deac:	mov	w2, w20
  42deb0:	b	42de58 <ferror@plt+0x2c118>
  42deb4:	mov	w2, #0x0                   	// #0
  42deb8:	b	42de58 <ferror@plt+0x2c118>
  42debc:	mov	w0, #0x1                   	// #1
  42dec0:	str	w0, [x21, #1552]
  42dec4:	str	w20, [x21, #1556]
  42dec8:	b	42e0e8 <ferror@plt+0x2c3a8>
  42decc:	str	wzr, [x21, #1548]
  42ded0:	b	42e0e8 <ferror@plt+0x2c3a8>
  42ded4:	mov	x25, #0x0                   	// #0
  42ded8:	eor	w24, w2, #0x1
  42dedc:	ldrb	w0, [sp, #180]
  42dee0:	ldr	x27, [x26, #24]
  42dee4:	orr	w24, w24, w20
  42dee8:	str	x0, [sp, #264]
  42deec:	cbz	x27, 42def8 <ferror@plt+0x2c1b8>
  42def0:	ldr	x0, [x27]
  42def4:	cbnz	x0, 42df2c <ferror@plt+0x2c1ec>
  42def8:	cbz	x25, 42df1c <ferror@plt+0x2c1dc>
  42defc:	ldr	w2, [x25, #72]
  42df00:	ldr	w0, [x25, #80]
  42df04:	sub	w1, w2, w0
  42df08:	cmp	w1, #0x1
  42df0c:	b.eq	42dfd8 <ferror@plt+0x2c298>  // b.none
  42df10:	cmn	w1, #0x1
  42df14:	b.eq	42e018 <ferror@plt+0x2c2d8>  // b.none
  42df18:	cbnz	w1, 42e040 <ferror@plt+0x2c300>
  42df1c:	ldr	w0, [x26, #16]
  42df20:	cmp	w0, #0x0
  42df24:	cinc	w23, w23, ne  // ne = any
  42df28:	b	42dc3c <ferror@plt+0x2befc>
  42df2c:	ldr	w0, [sp, #256]
  42df30:	cbz	w0, 42df44 <ferror@plt+0x2c204>
  42df34:	ldr	x0, [sp, #192]
  42df38:	sub	x1, x22, x0
  42df3c:	ldr	x0, [sp, #272]
  42df40:	bl	401cc0 <printf@plt>
  42df44:	ldp	x10, x11, [x27]
  42df48:	ldr	x2, [x27, #16]
  42df4c:	cbnz	w24, 42df78 <ferror@plt+0x2c238>
  42df50:	mov	x0, x10
  42df54:	stp	x10, x11, [sp, #280]
  42df58:	str	x2, [sp, #296]
  42df5c:	bl	426018 <ferror@plt+0x242d8>
  42df60:	mov	x1, x0
  42df64:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42df68:	add	x0, x0, #0xff2
  42df6c:	bl	401cc0 <printf@plt>
  42df70:	ldp	x10, x11, [sp, #280]
  42df74:	ldr	x2, [sp, #296]
  42df78:	mov	w0, #0x20                  	// #32
  42df7c:	strb	w0, [sp, #48]
  42df80:	mov	x4, x22
  42df84:	ldp	x0, x3, [sp, #184]
  42df88:	stp	x0, x28, [sp, #32]
  42df8c:	ldr	w0, [sp, #208]
  42df90:	ldr	x6, [sp, #200]
  42df94:	str	w0, [sp, #8]
  42df98:	ldr	x7, [sp, #264]
  42df9c:	str	x25, [sp, #16]
  42dfa0:	ldr	x0, [sp, #248]
  42dfa4:	str	x0, [sp]
  42dfa8:	str	w24, [sp, #24]
  42dfac:	mov	x5, x19
  42dfb0:	str	w23, [sp, #56]
  42dfb4:	mov	x1, x11
  42dfb8:	mov	x0, x10
  42dfbc:	bl	42acb0 <ferror@plt+0x28f70>
  42dfc0:	mov	x22, x0
  42dfc4:	cbnz	w24, 42dfd0 <ferror@plt+0x2c290>
  42dfc8:	mov	w0, #0xa                   	// #10
  42dfcc:	bl	401cf0 <putchar@plt>
  42dfd0:	ldr	x27, [x27, #24]
  42dfd4:	b	42deec <ferror@plt+0x2c1ac>
  42dfd8:	ldr	x1, [x25, #56]
  42dfdc:	mov	x3, #0xffffffffffffffff    	// #-1
  42dfe0:	str	x3, [x1, w0, uxtw #3]
  42dfe4:	add	w0, w0, #0x1
  42dfe8:	str	w0, [x25, #80]
  42dfec:	cmp	w2, w0
  42dff0:	b.eq	42df1c <ferror@plt+0x2c1dc>  // b.none
  42dff4:	adrp	x3, 470000 <warn@@Base+0x36a24>
  42dff8:	add	x3, x3, #0xc08
  42dffc:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42e000:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42e004:	add	x3, x3, #0xa57
  42e008:	add	x1, x1, #0x24c
  42e00c:	add	x0, x0, #0xffc
  42e010:	mov	w2, #0xdd2                 	// #3538
  42e014:	b	42e138 <ferror@plt+0x2c3f8>
  42e018:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  42e01c:	add	x1, x1, #0x39
  42e020:	mov	w2, #0x5                   	// #5
  42e024:	mov	x0, #0x0                   	// #0
  42e028:	bl	401c70 <dcgettext@plt>
  42e02c:	bl	4395dc <warn@@Base>
  42e030:	ldr	w0, [x25, #80]
  42e034:	sub	w0, w0, #0x1
  42e038:	str	w0, [x25, #80]
  42e03c:	b	42df1c <ferror@plt+0x2c1dc>
  42e040:	adrp	x3, 470000 <warn@@Base+0x36a24>
  42e044:	add	x3, x3, #0xc08
  42e048:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42e04c:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  42e050:	add	x3, x3, #0xa57
  42e054:	add	x1, x1, #0x24c
  42e058:	add	x0, x0, #0xb7e
  42e05c:	mov	w2, #0xddf                 	// #3551
  42e060:	b	42e138 <ferror@plt+0x2c3f8>
  42e064:	adrp	x0, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  42e068:	add	x0, x0, #0x6a0
  42e06c:	ldr	w1, [sp, #212]
  42e070:	ldr	w4, [x0, #40]
  42e074:	orr	w4, w1, w4
  42e078:	cbnz	w4, 42e090 <ferror@plt+0x2c350>
  42e07c:	ldr	w1, [x0, #2584]
  42e080:	ldr	w2, [sp, #176]
  42e084:	cmp	w1, w2
  42e088:	csel	w1, w2, w1, cs  // cs = hs, nlast
  42e08c:	str	w1, [x0, #40]
  42e090:	cbnz	w20, 42d250 <ferror@plt+0x2b510>
  42e094:	b	42db34 <ferror@plt+0x2bdf4>
  42e098:	eor	w0, w20, #0x1
  42e09c:	ands	w0, w0, w2
  42e0a0:	str	w0, [sp, #256]
  42e0a4:	b.eq	42e0c8 <ferror@plt+0x2c388>  // b.none
  42e0a8:	ldr	x0, [x26, #8]
  42e0ac:	str	w2, [sp, #264]
  42e0b0:	bl	425f9c <ferror@plt+0x2425c>
  42e0b4:	mov	x1, x0
  42e0b8:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  42e0bc:	add	x0, x0, #0xdd0
  42e0c0:	bl	401cc0 <printf@plt>
  42e0c4:	ldr	w2, [sp, #264]
  42e0c8:	ldr	x0, [x26, #8]
  42e0cc:	cmp	x0, #0x11
  42e0d0:	b.eq	42debc <ferror@plt+0x2c17c>  // b.none
  42e0d4:	str	wzr, [x21, #1552]
  42e0d8:	cmp	x0, #0x2e
  42e0dc:	b.eq	42decc <ferror@plt+0x2c18c>  // b.none
  42e0e0:	cmp	x0, #0x3
  42e0e4:	b.eq	42decc <ferror@plt+0x2c18c>  // b.none
  42e0e8:	ldr	x25, [x21, #48]
  42e0ec:	cbz	x25, 42ded8 <ferror@plt+0x2c198>
  42e0f0:	ldr	w0, [x21, #2584]
  42e0f4:	ldr	w1, [sp, #216]
  42e0f8:	cmp	w0, w1
  42e0fc:	b.ls	42ded4 <ferror@plt+0x2c194>  // b.plast
  42e100:	ldr	x0, [sp, #240]
  42e104:	add	x25, x25, x0
  42e108:	ldr	w1, [x25, #72]
  42e10c:	ldr	w0, [x25, #80]
  42e110:	cmp	w1, w0
  42e114:	b.eq	42ded8 <ferror@plt+0x2c198>  // b.none
  42e118:	adrp	x3, 470000 <warn@@Base+0x36a24>
  42e11c:	add	x3, x3, #0xc08
  42e120:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42e124:	adrp	x0, 46b000 <warn@@Base+0x31a24>
  42e128:	add	x3, x3, #0xa57
  42e12c:	add	x1, x1, #0x24c
  42e130:	add	x0, x0, #0xf98
  42e134:	mov	w2, #0xdad                 	// #3501
  42e138:	bl	401cd0 <__assert_fail@plt>
  42e13c:	eor	w20, w20, #0x1
  42e140:	tst	w20, w2
  42e144:	b.eq	42e15c <ferror@plt+0x2c41c>  // b.none
  42e148:	mov	w0, #0xa                   	// #10
  42e14c:	bl	401cf0 <putchar@plt>
  42e150:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  42e154:	ldr	x0, [x0, #1040]
  42e158:	bl	401c30 <fflush@plt>
  42e15c:	mov	w2, #0x5                   	// #5
  42e160:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42e164:	mov	x0, #0x0                   	// #0
  42e168:	add	x1, x1, #0xf4c
  42e16c:	bl	401c70 <dcgettext@plt>
  42e170:	mov	x2, x25
  42e174:	mov	x1, x24
  42e178:	b	42d248 <ferror@plt+0x2b508>
  42e17c:	ldr	w2, [x0, #56]
  42e180:	mov	w4, #0x1                   	// #1
  42e184:	mov	w3, #0x0                   	// #0
  42e188:	b	42d034 <ferror@plt+0x2b2f4>
  42e18c:	b	42e17c <ferror@plt+0x2c43c>
  42e190:	ldr	w2, [x0, #56]
  42e194:	mov	w4, #0x0                   	// #0
  42e198:	mov	w3, #0x0                   	// #0
  42e19c:	b	42d034 <ferror@plt+0x2b2f4>
  42e1a0:	sub	sp, sp, #0x120
  42e1a4:	stp	x29, x30, [sp, #64]
  42e1a8:	add	x29, sp, #0x40
  42e1ac:	stp	x19, x20, [sp, #80]
  42e1b0:	mov	x19, x1
  42e1b4:	ldr	x1, [x0, #32]
  42e1b8:	str	x1, [sp, #160]
  42e1bc:	ldr	x1, [x0, #48]
  42e1c0:	stp	x21, x22, [sp, #96]
  42e1c4:	ldr	x2, [sp, #160]
  42e1c8:	stp	x23, x24, [sp, #112]
  42e1cc:	add	x1, x2, x1
  42e1d0:	stp	x25, x26, [sp, #128]
  42e1d4:	stp	x27, x28, [sp, #144]
  42e1d8:	str	x0, [sp, #176]
  42e1dc:	str	x1, [sp, #184]
  42e1e0:	bl	4267cc <ferror@plt+0x24a8c>
  42e1e4:	mov	x1, x19
  42e1e8:	mov	w0, #0xa                   	// #10
  42e1ec:	bl	425be4 <ferror@plt+0x23ea4>
  42e1f0:	adrp	x0, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  42e1f4:	add	x0, x0, #0x6a0
  42e1f8:	add	x0, x0, #0xa40
  42e1fc:	str	x0, [sp, #248]
  42e200:	ldr	x0, [sp, #160]
  42e204:	ldr	x1, [sp, #184]
  42e208:	cmp	x0, x1
  42e20c:	b.cc	42e218 <ferror@plt+0x2c4d8>  // b.lo, b.ul, b.last
  42e210:	mov	w0, #0x1                   	// #1
  42e214:	b	42e3d4 <ferror@plt+0x2c694>
  42e218:	ldr	x0, [sp, #160]
  42e21c:	add	x20, x0, #0x4
  42e220:	ldr	x0, [sp, #184]
  42e224:	cmp	x20, x0
  42e228:	b.cc	42e32c <ferror@plt+0x2c5ec>  // b.lo, b.ul, b.last
  42e22c:	ldr	x1, [sp, #160]
  42e230:	sub	x0, x0, x1
  42e234:	mov	w1, w0
  42e238:	sub	w0, w0, #0x1
  42e23c:	cmp	w0, #0x7
  42e240:	b.hi	42e33c <ferror@plt+0x2c5fc>  // b.pmore
  42e244:	adrp	x22, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42e248:	ldr	x0, [sp, #160]
  42e24c:	ldr	x2, [x22, #648]
  42e250:	blr	x2
  42e254:	mov	x21, x0
  42e258:	mov	x0, #0xffffffff            	// #4294967295
  42e25c:	cmp	x21, x0
  42e260:	b.ne	42e34c <ferror@plt+0x2c60c>  // b.any
  42e264:	ldr	x0, [sp, #160]
  42e268:	add	x19, x0, #0xc
  42e26c:	ldr	x0, [sp, #184]
  42e270:	cmp	x19, x0
  42e274:	b.cc	42e334 <ferror@plt+0x2c5f4>  // b.lo, b.ul, b.last
  42e278:	sub	x1, x0, x20
  42e27c:	cmp	x20, x0
  42e280:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  42e284:	sub	w0, w1, #0x1
  42e288:	cmp	w0, #0x7
  42e28c:	b.hi	42e354 <ferror@plt+0x2c614>  // b.pmore
  42e290:	ldr	x2, [x22, #648]
  42e294:	mov	x0, x20
  42e298:	mov	x20, x19
  42e29c:	blr	x2
  42e2a0:	mov	x21, x0
  42e2a4:	mov	w0, #0x8                   	// #8
  42e2a8:	str	w0, [sp, #172]
  42e2ac:	ldr	x0, [sp, #176]
  42e2b0:	add	x19, x20, x21
  42e2b4:	ldr	x0, [x0, #32]
  42e2b8:	sub	x0, x20, x0
  42e2bc:	adds	x0, x21, x0
  42e2c0:	cset	x24, cs  // cs = hs, nlast
  42e2c4:	b.cs	42e2d8 <ferror@plt+0x2c598>  // b.hs, b.nlast
  42e2c8:	ldr	x1, [sp, #176]
  42e2cc:	ldr	x1, [x1, #48]
  42e2d0:	cmp	x0, x1
  42e2d4:	b.ls	42e360 <ferror@plt+0x2c620>  // b.plast
  42e2d8:	mov	w2, #0x5                   	// #5
  42e2dc:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42e2e0:	mov	x0, #0x0                   	// #0
  42e2e4:	add	x1, x1, #0xd10
  42e2e8:	bl	401c70 <dcgettext@plt>
  42e2ec:	mov	x19, x0
  42e2f0:	ldr	x0, [sp, #176]
  42e2f4:	mov	x1, x21
  42e2f8:	ldr	x22, [x0, #16]
  42e2fc:	ldr	x20, [x0, #32]
  42e300:	ldr	x0, [sp, #160]
  42e304:	sub	x20, x0, x20
  42e308:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  42e30c:	add	x0, x0, #0xe5
  42e310:	bl	4242d8 <ferror@plt+0x22598>
  42e314:	mov	x2, x20
  42e318:	mov	x3, x0
  42e31c:	mov	x1, x22
  42e320:	mov	x0, x19
  42e324:	bl	4395dc <warn@@Base>
  42e328:	b	42e3d0 <ferror@plt+0x2c690>
  42e32c:	mov	w1, #0x4                   	// #4
  42e330:	b	42e244 <ferror@plt+0x2c504>
  42e334:	mov	w1, #0x8                   	// #8
  42e338:	b	42e284 <ferror@plt+0x2c544>
  42e33c:	mov	w0, #0x4                   	// #4
  42e340:	mov	x21, #0x0                   	// #0
  42e344:	str	w0, [sp, #172]
  42e348:	b	42e2ac <ferror@plt+0x2c56c>
  42e34c:	mov	w0, #0x4                   	// #4
  42e350:	b	42e2a8 <ferror@plt+0x2c568>
  42e354:	mov	x20, x19
  42e358:	mov	w0, #0x8                   	// #8
  42e35c:	b	42e340 <ferror@plt+0x2c600>
  42e360:	add	x23, x20, #0x2
  42e364:	cmp	x23, x19
  42e368:	b.cc	42e3f4 <ferror@plt+0x2c6b4>  // b.lo, b.ul, b.last
  42e36c:	cmp	x20, x19
  42e370:	csel	w1, w21, wzr, cc  // cc = lo, ul, last
  42e374:	sub	w0, w1, #0x1
  42e378:	cmp	w0, #0x7
  42e37c:	b.hi	42e3fc <ferror@plt+0x2c6bc>  // b.pmore
  42e380:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42e384:	ldr	x2, [x0, #648]
  42e388:	mov	x0, x20
  42e38c:	blr	x2
  42e390:	and	w22, w0, #0xffff
  42e394:	mov	w2, #0x5                   	// #5
  42e398:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  42e39c:	mov	x0, #0x0                   	// #0
  42e3a0:	add	x1, x1, #0xe7a
  42e3a4:	bl	401c70 <dcgettext@plt>
  42e3a8:	and	x1, x22, #0xffff
  42e3ac:	bl	401cc0 <printf@plt>
  42e3b0:	cmp	w22, #0x5
  42e3b4:	b.eq	42e404 <ferror@plt+0x2c6c4>  // b.none
  42e3b8:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  42e3bc:	add	x1, x1, #0x5b
  42e3c0:	mov	w2, #0x5                   	// #5
  42e3c4:	mov	x0, #0x0                   	// #0
  42e3c8:	bl	401c70 <dcgettext@plt>
  42e3cc:	bl	4395dc <warn@@Base>
  42e3d0:	mov	w0, #0x0                   	// #0
  42e3d4:	ldp	x29, x30, [sp, #64]
  42e3d8:	ldp	x19, x20, [sp, #80]
  42e3dc:	ldp	x21, x22, [sp, #96]
  42e3e0:	ldp	x23, x24, [sp, #112]
  42e3e4:	ldp	x25, x26, [sp, #128]
  42e3e8:	ldp	x27, x28, [sp, #144]
  42e3ec:	add	sp, sp, #0x120
  42e3f0:	ret
  42e3f4:	mov	w1, #0x2                   	// #2
  42e3f8:	b	42e374 <ferror@plt+0x2c634>
  42e3fc:	mov	w22, #0x0                   	// #0
  42e400:	b	42e394 <ferror@plt+0x2c654>
  42e404:	add	x22, x20, #0x4
  42e408:	cmp	x22, x19
  42e40c:	b.cc	42e7ec <ferror@plt+0x2caac>  // b.lo, b.ul, b.last
  42e410:	sub	x1, x21, #0x2
  42e414:	cmp	x23, x19
  42e418:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  42e41c:	sub	w0, w1, #0x1
  42e420:	cmp	w0, #0x7
  42e424:	b.hi	42e45c <ferror@plt+0x2c71c>  // b.pmore
  42e428:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42e42c:	ldr	x2, [x0, #648]
  42e430:	mov	x0, x23
  42e434:	blr	x2
  42e438:	ands	w21, w0, #0xffff
  42e43c:	b.eq	42e45c <ferror@plt+0x2c71c>  // b.none
  42e440:	mov	w2, #0x5                   	// #5
  42e444:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  42e448:	mov	x0, #0x0                   	// #0
  42e44c:	add	x1, x1, #0x96
  42e450:	bl	401c70 <dcgettext@plt>
  42e454:	mov	w1, w21
  42e458:	bl	4395dc <warn@@Base>
  42e45c:	add	x21, x20, #0x8
  42e460:	cmp	x21, x19
  42e464:	b.cc	42e7f4 <ferror@plt+0x2cab4>  // b.lo, b.ul, b.last
  42e468:	sub	x1, x19, x22
  42e46c:	cmp	x22, x19
  42e470:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  42e474:	sub	w0, w1, #0x1
  42e478:	cmp	w0, #0x7
  42e47c:	b.ls	42e7fc <ferror@plt+0x2cabc>  // b.plast
  42e480:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  42e484:	add	x1, x1, #0xcc
  42e488:	mov	w2, #0x5                   	// #5
  42e48c:	mov	x0, #0x0                   	// #0
  42e490:	bl	401c70 <dcgettext@plt>
  42e494:	bl	4395dc <warn@@Base>
  42e498:	str	wzr, [sp, #208]
  42e49c:	add	x22, x20, #0xc
  42e4a0:	cmp	x22, x19
  42e4a4:	b.cc	42e818 <ferror@plt+0x2cad8>  // b.lo, b.ul, b.last
  42e4a8:	sub	x1, x19, x21
  42e4ac:	cmp	x21, x19
  42e4b0:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  42e4b4:	sub	w0, w1, #0x1
  42e4b8:	cmp	w0, #0x7
  42e4bc:	b.hi	42e820 <ferror@plt+0x2cae0>  // b.pmore
  42e4c0:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42e4c4:	ldr	x2, [x0, #648]
  42e4c8:	mov	x0, x21
  42e4cc:	blr	x2
  42e4d0:	mov	w26, w0
  42e4d4:	add	x21, x20, #0x10
  42e4d8:	cmp	x21, x19
  42e4dc:	b.cc	42e828 <ferror@plt+0x2cae8>  // b.lo, b.ul, b.last
  42e4e0:	sub	x1, x19, x22
  42e4e4:	cmp	x22, x19
  42e4e8:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  42e4ec:	sub	w0, w1, #0x1
  42e4f0:	cmp	w0, #0x7
  42e4f4:	b.hi	42e830 <ferror@plt+0x2caf0>  // b.pmore
  42e4f8:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42e4fc:	ldr	x2, [x0, #648]
  42e500:	mov	x0, x22
  42e504:	blr	x2
  42e508:	mov	w23, w0
  42e50c:	add	x22, x20, #0x14
  42e510:	cmp	x22, x19
  42e514:	b.cc	42e838 <ferror@plt+0x2caf8>  // b.lo, b.ul, b.last
  42e518:	sub	x1, x19, x21
  42e51c:	cmp	x21, x19
  42e520:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  42e524:	sub	w0, w1, #0x1
  42e528:	cmp	w0, #0x7
  42e52c:	b.hi	42e840 <ferror@plt+0x2cb00>  // b.pmore
  42e530:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42e534:	ldr	x2, [x0, #648]
  42e538:	mov	x0, x21
  42e53c:	blr	x2
  42e540:	mov	w21, w0
  42e544:	add	x25, x20, #0x18
  42e548:	cmp	x25, x19
  42e54c:	b.cc	42e848 <ferror@plt+0x2cb08>  // b.lo, b.ul, b.last
  42e550:	sub	x1, x19, x22
  42e554:	cmp	x22, x19
  42e558:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  42e55c:	sub	w0, w1, #0x1
  42e560:	cmp	w0, #0x7
  42e564:	b.hi	42e850 <ferror@plt+0x2cb10>  // b.pmore
  42e568:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42e56c:	ldr	x2, [x0, #648]
  42e570:	mov	x0, x22
  42e574:	blr	x2
  42e578:	str	w0, [sp, #200]
  42e57c:	add	x22, x20, #0x1c
  42e580:	cmp	x22, x19
  42e584:	b.cc	42e858 <ferror@plt+0x2cb18>  // b.lo, b.ul, b.last
  42e588:	sub	x1, x19, x25
  42e58c:	cmp	x25, x19
  42e590:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  42e594:	sub	w0, w1, #0x1
  42e598:	cmp	w0, #0x7
  42e59c:	b.hi	42e860 <ferror@plt+0x2cb20>  // b.pmore
  42e5a0:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42e5a4:	ldr	x2, [x0, #648]
  42e5a8:	mov	x0, x25
  42e5ac:	blr	x2
  42e5b0:	str	w0, [sp, #216]
  42e5b4:	add	x25, x20, #0x20
  42e5b8:	cmp	x25, x19
  42e5bc:	b.cc	42e868 <ferror@plt+0x2cb28>  // b.lo, b.ul, b.last
  42e5c0:	sub	x1, x19, x22
  42e5c4:	cmp	x22, x19
  42e5c8:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  42e5cc:	sub	w0, w1, #0x1
  42e5d0:	cmp	w0, #0x7
  42e5d4:	b.hi	42e870 <ferror@plt+0x2cb30>  // b.pmore
  42e5d8:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42e5dc:	ldr	x2, [x0, #648]
  42e5e0:	mov	x0, x22
  42e5e4:	blr	x2
  42e5e8:	mov	x28, x0
  42e5ec:	mov	w22, w0
  42e5f0:	tst	x0, #0x3
  42e5f4:	b.eq	42e620 <ferror@plt+0x2c8e0>  // b.none
  42e5f8:	neg	w22, w28
  42e5fc:	mov	w2, #0x5                   	// #5
  42e600:	and	w22, w22, #0x3
  42e604:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  42e608:	add	w22, w22, w28
  42e60c:	add	x1, x1, #0x101
  42e610:	mov	x0, #0x0                   	// #0
  42e614:	bl	401c70 <dcgettext@plt>
  42e618:	mov	w1, w28
  42e61c:	bl	4395dc <warn@@Base>
  42e620:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  42e624:	add	x1, x1, #0x157
  42e628:	mov	w2, #0x5                   	// #5
  42e62c:	mov	x0, #0x0                   	// #0
  42e630:	bl	401c70 <dcgettext@plt>
  42e634:	mov	w27, #0x1                   	// #1
  42e638:	bl	401cc0 <printf@plt>
  42e63c:	mov	w28, #0x0                   	// #0
  42e640:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  42e644:	mov	x0, x25
  42e648:	add	x1, x1, #0xb98
  42e64c:	str	x1, [sp, #224]
  42e650:	adrp	x1, 474000 <warn@@Base+0x3aa24>
  42e654:	add	x1, x1, #0xcc4
  42e658:	str	x1, [sp, #232]
  42e65c:	cmp	w22, w28
  42e660:	b.ne	42e878 <ferror@plt+0x2cb38>  // b.any
  42e664:	add	x25, x25, w22, uxtw
  42e668:	cbz	w27, 42e6a0 <ferror@plt+0x2c960>
  42e66c:	add	x20, x20, #0x1f
  42e670:	mov	x28, #0x0                   	// #0
  42e674:	adrp	x0, 46c000 <warn@@Base+0x32a24>
  42e678:	add	x0, x0, #0x16c
  42e67c:	bl	401cc0 <printf@plt>
  42e680:	cmp	w22, w28
  42e684:	b.ls	42e694 <ferror@plt+0x2c954>  // b.plast
  42e688:	add	x28, x28, #0x1
  42e68c:	ldrb	w0, [x20, x28]
  42e690:	cbnz	w0, 42e8ec <ferror@plt+0x2cbac>
  42e694:	adrp	x0, 46c000 <warn@@Base+0x32a24>
  42e698:	add	x0, x0, #0x171
  42e69c:	bl	401cc0 <printf@plt>
  42e6a0:	mov	w0, #0xa                   	// #10
  42e6a4:	bl	401cf0 <putchar@plt>
  42e6a8:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  42e6ac:	add	x1, x1, #0x9f
  42e6b0:	mov	w2, #0x5                   	// #5
  42e6b4:	mov	x0, #0x0                   	// #0
  42e6b8:	bl	401c70 <dcgettext@plt>
  42e6bc:	adrp	x20, 46c000 <warn@@Base+0x32a24>
  42e6c0:	bl	401cc0 <printf@plt>
  42e6c4:	add	x27, x20, #0x174
  42e6c8:	ldr	w1, [sp, #172]
  42e6cc:	mov	x0, x25
  42e6d0:	mov	w22, #0x0                   	// #0
  42e6d4:	str	x1, [sp, #192]
  42e6d8:	ldr	w1, [sp, #208]
  42e6dc:	cmp	w22, w1
  42e6e0:	b.ne	42e8f4 <ferror@plt+0x2cbb4>  // b.any
  42e6e4:	ldr	w0, [sp, #172]
  42e6e8:	mov	w20, #0x0                   	// #0
  42e6ec:	umaddl	x25, w22, w0, x25
  42e6f0:	mov	w0, #0xa                   	// #10
  42e6f4:	bl	401cf0 <putchar@plt>
  42e6f8:	adrp	x22, 46c000 <warn@@Base+0x32a24>
  42e6fc:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  42e700:	add	x1, x1, #0xc0
  42e704:	mov	w2, #0x5                   	// #5
  42e708:	mov	x0, #0x0                   	// #0
  42e70c:	bl	401c70 <dcgettext@plt>
  42e710:	add	x22, x22, #0x174
  42e714:	bl	401cc0 <printf@plt>
  42e718:	mov	x0, x25
  42e71c:	cmp	w26, w20
  42e720:	b.ne	42e968 <ferror@plt+0x2cc28>  // b.any
  42e724:	ldr	w0, [sp, #172]
  42e728:	adrp	x22, 46c000 <warn@@Base+0x32a24>
  42e72c:	add	x22, x22, #0x194
  42e730:	mov	w20, #0x0                   	// #0
  42e734:	umaddl	x26, w0, w26, x25
  42e738:	mov	w0, #0xa                   	// #10
  42e73c:	bl	401cf0 <putchar@plt>
  42e740:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  42e744:	add	x1, x1, #0x181
  42e748:	mov	w2, #0x5                   	// #5
  42e74c:	mov	x0, #0x0                   	// #0
  42e750:	bl	401c70 <dcgettext@plt>
  42e754:	bl	401cc0 <printf@plt>
  42e758:	mov	x0, x26
  42e75c:	cmp	w23, w20
  42e760:	b.ne	42e9dc <ferror@plt+0x2cc9c>  // b.any
  42e764:	add	x26, x26, w23, uxtw #3
  42e768:	mov	w0, #0xa                   	// #10
  42e76c:	bl	401cf0 <putchar@plt>
  42e770:	ldr	w27, [sp, #200]
  42e774:	add	x0, x26, w21, uxtw #2
  42e778:	str	x0, [sp, #232]
  42e77c:	ldr	x0, [sp, #200]
  42e780:	add	x1, x26, w21, uxtw #2
  42e784:	mov	w23, w21
  42e788:	add	x0, x1, w0, uxtw #2
  42e78c:	str	x0, [sp, #208]
  42e790:	ldr	w0, [sp, #172]
  42e794:	mul	w20, w0, w27
  42e798:	ldr	x0, [sp, #208]
  42e79c:	add	x0, x0, w20, uxtw
  42e7a0:	str	x0, [sp, #224]
  42e7a4:	ldr	x0, [sp, #208]
  42e7a8:	add	x20, x0, w20, uxtw #1
  42e7ac:	ldr	w0, [sp, #216]
  42e7b0:	add	x22, x20, w0, uxtw
  42e7b4:	cmp	x19, x22
  42e7b8:	b.cs	42eb08 <ferror@plt+0x2cdc8>  // b.hs, b.nlast
  42e7bc:	mov	w2, #0x5                   	// #5
  42e7c0:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  42e7c4:	mov	x0, #0x0                   	// #0
  42e7c8:	add	x1, x1, #0x19b
  42e7cc:	bl	401c70 <dcgettext@plt>
  42e7d0:	ldr	x1, [sp, #176]
  42e7d4:	ldr	x2, [sp, #160]
  42e7d8:	ldr	x1, [x1, #32]
  42e7dc:	sub	x3, x2, x1
  42e7e0:	sub	x2, x19, x1
  42e7e4:	sub	x1, x22, x1
  42e7e8:	b	42e324 <ferror@plt+0x2c5e4>
  42e7ec:	mov	w1, #0x2                   	// #2
  42e7f0:	b	42e41c <ferror@plt+0x2c6dc>
  42e7f4:	mov	w1, #0x4                   	// #4
  42e7f8:	b	42e474 <ferror@plt+0x2c734>
  42e7fc:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42e800:	ldr	x2, [x0, #648]
  42e804:	mov	x0, x22
  42e808:	blr	x2
  42e80c:	str	w0, [sp, #208]
  42e810:	cbz	w0, 42e480 <ferror@plt+0x2c740>
  42e814:	b	42e49c <ferror@plt+0x2c75c>
  42e818:	mov	w1, #0x4                   	// #4
  42e81c:	b	42e4b4 <ferror@plt+0x2c774>
  42e820:	mov	w26, #0x0                   	// #0
  42e824:	b	42e4d4 <ferror@plt+0x2c794>
  42e828:	mov	w1, #0x4                   	// #4
  42e82c:	b	42e4ec <ferror@plt+0x2c7ac>
  42e830:	mov	w23, #0x0                   	// #0
  42e834:	b	42e50c <ferror@plt+0x2c7cc>
  42e838:	mov	w1, #0x4                   	// #4
  42e83c:	b	42e524 <ferror@plt+0x2c7e4>
  42e840:	mov	w21, #0x0                   	// #0
  42e844:	b	42e544 <ferror@plt+0x2c804>
  42e848:	mov	w1, #0x4                   	// #4
  42e84c:	b	42e55c <ferror@plt+0x2c81c>
  42e850:	str	wzr, [sp, #200]
  42e854:	b	42e57c <ferror@plt+0x2c83c>
  42e858:	mov	w1, #0x4                   	// #4
  42e85c:	b	42e594 <ferror@plt+0x2c854>
  42e860:	str	wzr, [sp, #216]
  42e864:	b	42e5b4 <ferror@plt+0x2c874>
  42e868:	mov	w1, #0x4                   	// #4
  42e86c:	b	42e5cc <ferror@plt+0x2c88c>
  42e870:	mov	w22, #0x0                   	// #0
  42e874:	b	42e620 <ferror@plt+0x2c8e0>
  42e878:	add	x1, x0, #0x1
  42e87c:	str	x1, [sp, #192]
  42e880:	cmp	x1, x19
  42e884:	b.cc	42e8dc <ferror@plt+0x2cb9c>  // b.lo, b.ul, b.last
  42e888:	subs	x1, x19, x0
  42e88c:	csel	w1, wzr, w1, ls  // ls = plast
  42e890:	sub	w4, w1, #0x1
  42e894:	cmp	w4, #0x7
  42e898:	b.hi	42e8e4 <ferror@plt+0x2cba4>  // b.pmore
  42e89c:	adrp	x4, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42e8a0:	ldr	x4, [x4, #648]
  42e8a4:	blr	x4
  42e8a8:	and	w1, w0, #0xff
  42e8ac:	ldr	x0, [sp, #224]
  42e8b0:	str	w1, [sp, #240]
  42e8b4:	bl	401cc0 <printf@plt>
  42e8b8:	ldr	w1, [sp, #240]
  42e8bc:	cbz	w1, 42e8d0 <ferror@plt+0x2cb90>
  42e8c0:	ldr	x0, [sp, #232]
  42e8c4:	ldrh	w0, [x0, w1, sxtw #1]
  42e8c8:	tst	x0, #0x10
  42e8cc:	csel	w27, w27, wzr, ne  // ne = any
  42e8d0:	add	w28, w28, #0x1
  42e8d4:	ldr	x0, [sp, #192]
  42e8d8:	b	42e65c <ferror@plt+0x2c91c>
  42e8dc:	mov	w1, #0x1                   	// #1
  42e8e0:	b	42e890 <ferror@plt+0x2cb50>
  42e8e4:	mov	w1, #0x0                   	// #0
  42e8e8:	b	42e8ac <ferror@plt+0x2cb6c>
  42e8ec:	bl	401cf0 <putchar@plt>
  42e8f0:	b	42e680 <ferror@plt+0x2c940>
  42e8f4:	ldr	x1, [sp, #192]
  42e8f8:	add	x20, x0, x1
  42e8fc:	cmp	x20, x19
  42e900:	b.cc	42e958 <ferror@plt+0x2cc18>  // b.lo, b.ul, b.last
  42e904:	sub	x2, x20, x1
  42e908:	sub	x1, x19, x0
  42e90c:	cmp	x19, x2
  42e910:	csel	w1, wzr, w1, ls  // ls = plast
  42e914:	sub	w2, w1, #0x1
  42e918:	cmp	w2, #0x7
  42e91c:	b.hi	42e960 <ferror@plt+0x2cc20>  // b.pmore
  42e920:	adrp	x2, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42e924:	ldr	x2, [x2, #648]
  42e928:	blr	x2
  42e92c:	mov	x28, x0
  42e930:	mov	x1, x27
  42e934:	mov	w2, #0x5                   	// #5
  42e938:	mov	x0, #0x0                   	// #0
  42e93c:	bl	401c70 <dcgettext@plt>
  42e940:	mov	w1, w22
  42e944:	mov	x2, x28
  42e948:	bl	401cc0 <printf@plt>
  42e94c:	add	w22, w22, #0x1
  42e950:	mov	x0, x20
  42e954:	b	42e6d8 <ferror@plt+0x2c998>
  42e958:	ldr	w1, [sp, #172]
  42e95c:	b	42e914 <ferror@plt+0x2cbd4>
  42e960:	mov	x28, #0x0                   	// #0
  42e964:	b	42e930 <ferror@plt+0x2cbf0>
  42e968:	ldr	x1, [sp, #192]
  42e96c:	add	x28, x0, x1
  42e970:	cmp	x28, x19
  42e974:	b.cc	42e9cc <ferror@plt+0x2cc8c>  // b.lo, b.ul, b.last
  42e978:	sub	x2, x28, x1
  42e97c:	sub	x1, x19, x0
  42e980:	cmp	x19, x2
  42e984:	csel	w1, wzr, w1, ls  // ls = plast
  42e988:	sub	w2, w1, #0x1
  42e98c:	cmp	w2, #0x7
  42e990:	b.hi	42e9d4 <ferror@plt+0x2cc94>  // b.pmore
  42e994:	adrp	x2, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42e998:	ldr	x2, [x2, #648]
  42e99c:	blr	x2
  42e9a0:	mov	x27, x0
  42e9a4:	mov	x1, x22
  42e9a8:	mov	w2, #0x5                   	// #5
  42e9ac:	mov	x0, #0x0                   	// #0
  42e9b0:	bl	401c70 <dcgettext@plt>
  42e9b4:	mov	w1, w20
  42e9b8:	mov	x2, x27
  42e9bc:	bl	401cc0 <printf@plt>
  42e9c0:	add	w20, w20, #0x1
  42e9c4:	mov	x0, x28
  42e9c8:	b	42e71c <ferror@plt+0x2c9dc>
  42e9cc:	ldr	w1, [sp, #172]
  42e9d0:	b	42e988 <ferror@plt+0x2cc48>
  42e9d4:	mov	x27, #0x0                   	// #0
  42e9d8:	b	42e9a4 <ferror@plt+0x2cc64>
  42e9dc:	add	x25, x0, #0x8
  42e9e0:	cmp	x25, x19
  42e9e4:	b.cc	42ea44 <ferror@plt+0x2cd04>  // b.lo, b.ul, b.last
  42e9e8:	subs	x1, x19, x0
  42e9ec:	csel	w1, wzr, w1, ls  // ls = plast
  42e9f0:	sub	w2, w1, #0x1
  42e9f4:	cmp	w2, #0x7
  42e9f8:	b.hi	42ea4c <ferror@plt+0x2cd0c>  // b.pmore
  42e9fc:	adrp	x2, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42ea00:	ldr	x2, [x2, #648]
  42ea04:	blr	x2
  42ea08:	mov	x27, x0
  42ea0c:	mov	w2, #0x5                   	// #5
  42ea10:	mov	x1, x22
  42ea14:	mov	x0, #0x0                   	// #0
  42ea18:	bl	401c70 <dcgettext@plt>
  42ea1c:	mov	w1, w20
  42ea20:	bl	401cc0 <printf@plt>
  42ea24:	mov	w1, #0x8                   	// #8
  42ea28:	mov	x0, x27
  42ea2c:	bl	42449c <ferror@plt+0x2275c>
  42ea30:	add	w20, w20, #0x1
  42ea34:	mov	w0, #0xa                   	// #10
  42ea38:	bl	401cf0 <putchar@plt>
  42ea3c:	mov	x0, x25
  42ea40:	b	42e75c <ferror@plt+0x2ca1c>
  42ea44:	mov	w1, #0x8                   	// #8
  42ea48:	b	42e9f0 <ferror@plt+0x2ccb0>
  42ea4c:	mov	x27, #0x0                   	// #0
  42ea50:	b	42ea0c <ferror@plt+0x2cccc>
  42ea54:	ldr	w1, [x26, x0, lsl #2]
  42ea58:	cbz	w1, 42ea60 <ferror@plt+0x2cd20>
  42ea5c:	add	x28, x28, #0x1
  42ea60:	add	x0, x0, #0x1
  42ea64:	cmp	x23, x0
  42ea68:	b.hi	42ea54 <ferror@plt+0x2cd14>  // b.pmore
  42ea6c:	mov	x3, x23
  42ea70:	mov	w4, #0x5                   	// #5
  42ea74:	adrp	x2, 46c000 <warn@@Base+0x32a24>
  42ea78:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  42ea7c:	add	x2, x2, #0x1f0
  42ea80:	add	x1, x1, #0x20a
  42ea84:	mov	x0, #0x0                   	// #0
  42ea88:	bl	401c20 <dcngettext@plt>
  42ea8c:	mov	x2, x23
  42ea90:	mov	x1, x28
  42ea94:	bl	401cc0 <printf@plt>
  42ea98:	mov	x25, #0x0                   	// #0
  42ea9c:	mov	x0, #0x0                   	// #0
  42eaa0:	mov	x1, #0x0                   	// #0
  42eaa4:	mov	x23, #0x0                   	// #0
  42eaa8:	mov	w2, #0x0                   	// #0
  42eaac:	cmp	x27, x0
  42eab0:	b.hi	42eb14 <ferror@plt+0x2cdd4>  // b.pmore
  42eab4:	mov	w2, #0x5                   	// #5
  42eab8:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  42eabc:	mov	x0, #0x0                   	// #0
  42eac0:	add	x1, x1, #0x223
  42eac4:	bl	401c70 <dcgettext@plt>
  42eac8:	add	x28, x28, x23
  42eacc:	mov	x3, x25
  42ead0:	mov	x2, x23
  42ead4:	mov	x1, x27
  42ead8:	bl	401cc0 <printf@plt>
  42eadc:	cmp	x27, x28
  42eae0:	b.eq	42eb5c <ferror@plt+0x2ce1c>  // b.none
  42eae4:	adrp	x3, 470000 <warn@@Base+0x36a24>
  42eae8:	add	x3, x3, #0xc08
  42eaec:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42eaf0:	adrp	x0, 46c000 <warn@@Base+0x32a24>
  42eaf4:	add	x3, x3, #0xa6a
  42eaf8:	add	x1, x1, #0x24c
  42eafc:	add	x0, x0, #0x26c
  42eb00:	mov	w2, #0x2308                	// #8968
  42eb04:	bl	401cd0 <__assert_fail@plt>
  42eb08:	mov	x0, #0x0                   	// #0
  42eb0c:	mov	x28, #0x0                   	// #0
  42eb10:	b	42ea64 <ferror@plt+0x2cd24>
  42eb14:	ldr	x3, [sp, #232]
  42eb18:	ldr	w3, [x3, x0, lsl #2]
  42eb1c:	cbz	x0, 42eb48 <ferror@plt+0x2ce08>
  42eb20:	udiv	w4, w2, w21
  42eb24:	msub	w2, w4, w21, w2
  42eb28:	udiv	w4, w3, w21
  42eb2c:	msub	w4, w4, w21, w3
  42eb30:	cmp	w2, w4
  42eb34:	b.ne	42eb54 <ferror@plt+0x2ce14>  // b.any
  42eb38:	add	x1, x1, #0x1
  42eb3c:	add	x23, x23, #0x1
  42eb40:	cmp	x25, x1
  42eb44:	csel	x25, x25, x1, cs  // cs = hs, nlast
  42eb48:	add	x0, x0, #0x1
  42eb4c:	mov	w2, w3
  42eb50:	b	42eaac <ferror@plt+0x2cd6c>
  42eb54:	mov	x1, #0x0                   	// #0
  42eb58:	b	42eb48 <ferror@plt+0x2ce08>
  42eb5c:	adrp	x26, 46c000 <warn@@Base+0x32a24>
  42eb60:	add	x26, x26, #0x2c9
  42eb64:	mov	x23, #0x0                   	// #0
  42eb68:	mov	x28, #0x0                   	// #0
  42eb6c:	mov	x27, #0x100                 	// #256
  42eb70:	mov	x0, x20
  42eb74:	add	x4, sp, #0x11c
  42eb78:	add	x3, sp, #0x118
  42eb7c:	mov	x1, x22
  42eb80:	mov	w2, #0x0                   	// #0
  42eb84:	bl	4275f0 <ferror@plt+0x258b0>
  42eb88:	mov	x25, x0
  42eb8c:	ldr	w0, [sp, #280]
  42eb90:	lsl	x21, x23, #4
  42eb94:	add	x20, x20, x0
  42eb98:	ldr	w0, [sp, #284]
  42eb9c:	bl	425cb8 <ferror@plt+0x23f78>
  42eba0:	cbz	x25, 42ecc8 <ferror@plt+0x2cf88>
  42eba4:	cmp	x23, x24
  42eba8:	b.ne	42ebc8 <ferror@plt+0x2ce88>  // b.any
  42ebac:	lsl	x24, x23, #1
  42ebb0:	mov	x0, x28
  42ebb4:	cmp	x24, #0x100
  42ebb8:	csel	x24, x24, x27, cs  // cs = hs, nlast
  42ebbc:	lsl	x1, x24, #4
  42ebc0:	bl	43cfc4 <warn@@Base+0x39e8>
  42ebc4:	mov	x28, x0
  42ebc8:	cmp	x23, x24
  42ebcc:	b.cs	42ec9c <ferror@plt+0x2cf5c>  // b.hs, b.nlast
  42ebd0:	add	x21, x28, x21
  42ebd4:	mov	x0, x28
  42ebd8:	cmp	x21, x0
  42ebdc:	b.ls	42ec14 <ferror@plt+0x2ced4>  // b.plast
  42ebe0:	ldr	x1, [x0]
  42ebe4:	cmp	x1, x25
  42ebe8:	b.ne	42ecc0 <ferror@plt+0x2cf80>  // b.any
  42ebec:	mov	x1, x26
  42ebf0:	mov	w2, #0x5                   	// #5
  42ebf4:	mov	x0, #0x0                   	// #0
  42ebf8:	bl	401c70 <dcgettext@plt>
  42ebfc:	ldr	x1, [sp, #176]
  42ec00:	ldr	x2, [x1, #32]
  42ec04:	ldr	x1, [sp, #160]
  42ec08:	sub	x2, x1, x2
  42ec0c:	mov	x1, x25
  42ec10:	bl	4395dc <warn@@Base>
  42ec14:	stp	x25, x20, [x21]
  42ec18:	mov	x0, x20
  42ec1c:	add	x3, sp, #0x11c
  42ec20:	mov	x1, x22
  42ec24:	mov	x4, #0x0                   	// #0
  42ec28:	mov	w2, #0x0                   	// #0
  42ec2c:	bl	4275f0 <ferror@plt+0x258b0>
  42ec30:	ldr	w0, [sp, #284]
  42ec34:	add	x23, x23, #0x1
  42ec38:	add	x20, x20, x0
  42ec3c:	add	x4, sp, #0x11c
  42ec40:	add	x3, sp, #0x118
  42ec44:	mov	x1, x22
  42ec48:	mov	w2, #0x0                   	// #0
  42ec4c:	mov	x0, x20
  42ec50:	bl	4275f0 <ferror@plt+0x258b0>
  42ec54:	mov	x21, x0
  42ec58:	ldr	w0, [sp, #280]
  42ec5c:	add	x20, x20, x0
  42ec60:	ldr	w0, [sp, #284]
  42ec64:	bl	425cb8 <ferror@plt+0x23f78>
  42ec68:	mov	x0, x20
  42ec6c:	add	x4, sp, #0x11c
  42ec70:	add	x3, sp, #0x118
  42ec74:	mov	x1, x22
  42ec78:	mov	w2, #0x0                   	// #0
  42ec7c:	bl	4275f0 <ferror@plt+0x258b0>
  42ec80:	orr	x21, x21, x0
  42ec84:	ldr	w0, [sp, #280]
  42ec88:	add	x20, x20, x0
  42ec8c:	ldr	w0, [sp, #284]
  42ec90:	bl	425cb8 <ferror@plt+0x23f78>
  42ec94:	cbnz	x21, 42ec3c <ferror@plt+0x2cefc>
  42ec98:	b	42eb70 <ferror@plt+0x2ce30>
  42ec9c:	adrp	x3, 470000 <warn@@Base+0x36a24>
  42eca0:	add	x3, x3, #0xc08
  42eca4:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  42eca8:	adrp	x0, 46c000 <warn@@Base+0x32a24>
  42ecac:	add	x3, x3, #0xa6a
  42ecb0:	add	x1, x1, #0x24c
  42ecb4:	add	x0, x0, #0x29c
  42ecb8:	mov	w2, #0x2323                	// #8995
  42ecbc:	b	42eb04 <ferror@plt+0x2cdc4>
  42ecc0:	add	x0, x0, #0x10
  42ecc4:	b	42ebd8 <ferror@plt+0x2ce98>
  42ecc8:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  42eccc:	add	x1, x1, #0xef
  42ecd0:	mov	w2, #0x5                   	// #5
  42ecd4:	mov	x0, #0x0                   	// #0
  42ecd8:	bl	401c70 <dcgettext@plt>
  42ecdc:	mov	x26, #0x0                   	// #0
  42ece0:	bl	401cc0 <printf@plt>
  42ece4:	mov	w27, #0x0                   	// #0
  42ece8:	add	x0, x28, x21
  42ecec:	str	x0, [sp, #256]
  42ecf0:	ldr	w0, [sp, #200]
  42ecf4:	mov	w20, w26
  42ecf8:	cmp	w0, w26
  42ecfc:	b.hi	42ed10 <ferror@plt+0x2cfd0>  // b.pmore
  42ed00:	mov	x0, x28
  42ed04:	bl	401bd0 <free@plt>
  42ed08:	str	x19, [sp, #160]
  42ed0c:	b	42e200 <ferror@plt+0x2c4c0>
  42ed10:	ldr	x0, [sp, #192]
  42ed14:	mov	w21, w27
  42ed18:	add	x24, x0, w27, uxtw
  42ed1c:	ldr	x0, [sp, #208]
  42ed20:	add	x0, x0, x24
  42ed24:	cmp	x19, x0
  42ed28:	b.hi	42eecc <ferror@plt+0x2d18c>  // b.pmore
  42ed2c:	ldr	x0, [sp, #208]
  42ed30:	add	x0, x0, x21
  42ed34:	sub	x1, x19, x0
  42ed38:	cmp	x0, x19
  42ed3c:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  42ed40:	sub	w0, w1, #0x1
  42ed44:	cmp	w0, #0x7
  42ed48:	b.hi	42eed4 <ferror@plt+0x2d194>  // b.pmore
  42ed4c:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42ed50:	ldr	x2, [x0, #648]
  42ed54:	ldr	x0, [sp, #208]
  42ed58:	add	x0, x0, x21
  42ed5c:	blr	x2
  42ed60:	mov	x23, x0
  42ed64:	ldr	x0, [sp, #224]
  42ed68:	add	x24, x0, x24
  42ed6c:	cmp	x19, x24
  42ed70:	b.hi	42eedc <ferror@plt+0x2d19c>  // b.pmore
  42ed74:	add	x0, x0, x21
  42ed78:	sub	x1, x19, x0
  42ed7c:	cmp	x0, x19
  42ed80:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  42ed84:	sub	w0, w1, #0x1
  42ed88:	cmp	w0, #0x7
  42ed8c:	b.hi	42eee4 <ferror@plt+0x2d1a4>  // b.pmore
  42ed90:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42ed94:	ldr	x2, [x0, #648]
  42ed98:	ldr	x0, [sp, #224]
  42ed9c:	add	x0, x0, x21
  42eda0:	blr	x2
  42eda4:	mov	x21, x0
  42eda8:	ldr	x0, [sp, #232]
  42edac:	ldr	w24, [x0, x26, lsl #2]
  42edb0:	mov	x0, x23
  42edb4:	bl	425e0c <ferror@plt+0x240cc>
  42edb8:	mov	x3, x0
  42edbc:	mov	w1, w20
  42edc0:	mov	w2, w24
  42edc4:	adrp	x0, 46c000 <warn@@Base+0x32a24>
  42edc8:	add	x0, x0, #0x30a
  42edcc:	bl	401cc0 <printf@plt>
  42edd0:	mov	w20, #0xfffffffe            	// #-2
  42edd4:	add	x0, x22, x21
  42edd8:	str	x0, [sp, #240]
  42eddc:	mov	x21, x0
  42ede0:	mov	x0, #0xffffffffffffffff    	// #-1
  42ede4:	str	x0, [sp, #216]
  42ede8:	ldr	x24, [sp, #216]
  42edec:	add	x4, sp, #0x11c
  42edf0:	add	x3, sp, #0x118
  42edf4:	mov	x1, x19
  42edf8:	mov	w2, #0x0                   	// #0
  42edfc:	mov	x0, x21
  42ee00:	str	x24, [sp, #216]
  42ee04:	bl	4275f0 <ferror@plt+0x258b0>
  42ee08:	mov	x24, x0
  42ee0c:	ldr	w0, [sp, #284]
  42ee10:	ldr	w23, [sp, #280]
  42ee14:	bl	425cb8 <ferror@plt+0x23f78>
  42ee18:	cmn	w20, #0x1
  42ee1c:	b.eq	42eeec <ferror@plt+0x2d1ac>  // b.none
  42ee20:	cbz	x24, 42ee94 <ferror@plt+0x2d154>
  42ee24:	cmp	w20, #0x0
  42ee28:	b.lt	42ee58 <ferror@plt+0x2d118>  // b.tstop
  42ee2c:	ldr	x2, [sp, #216]
  42ee30:	adrp	x0, 444000 <warn@@Base+0xaa24>
  42ee34:	add	x1, x0, #0xa95
  42ee38:	adrp	x0, 442000 <warn@@Base+0x8a24>
  42ee3c:	ccmp	x2, #0x0, #0x0, eq  // eq = none
  42ee40:	add	x0, x0, #0x6ac
  42ee44:	csel	x1, x0, x1, eq  // eq = none
  42ee48:	mov	x2, x24
  42ee4c:	adrp	x0, 46c000 <warn@@Base+0x32a24>
  42ee50:	add	x0, x0, #0x31a
  42ee54:	bl	401cc0 <printf@plt>
  42ee58:	mov	x0, x28
  42ee5c:	ldr	x1, [sp, #256]
  42ee60:	cmp	x1, x0
  42ee64:	b.hi	42eef8 <ferror@plt+0x2d1b8>  // b.pmore
  42ee68:	mov	w2, #0x5                   	// #5
  42ee6c:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  42ee70:	mov	x0, #0x0                   	// #0
  42ee74:	add	x1, x1, #0x322
  42ee78:	bl	401c70 <dcgettext@plt>
  42ee7c:	ldr	x1, [sp, #176]
  42ee80:	ldr	x2, [x1, #32]
  42ee84:	ldr	x1, [sp, #160]
  42ee88:	sub	x2, x1, x2
  42ee8c:	mov	x1, x24
  42ee90:	bl	4395dc <warn@@Base>
  42ee94:	cmp	w20, #0x0
  42ee98:	b.gt	42eeb4 <ferror@plt+0x2d174>
  42ee9c:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  42eea0:	add	x1, x1, #0x37a
  42eea4:	mov	w2, #0x5                   	// #5
  42eea8:	mov	x0, #0x0                   	// #0
  42eeac:	bl	401c70 <dcgettext@plt>
  42eeb0:	bl	401cc0 <printf@plt>
  42eeb4:	mov	w0, #0xa                   	// #10
  42eeb8:	bl	401cf0 <putchar@plt>
  42eebc:	ldr	w0, [sp, #172]
  42eec0:	add	x26, x26, #0x1
  42eec4:	add	w27, w27, w0
  42eec8:	b	42ecf0 <ferror@plt+0x2cfb0>
  42eecc:	ldr	w1, [sp, #172]
  42eed0:	b	42ed40 <ferror@plt+0x2d000>
  42eed4:	mov	x23, #0x0                   	// #0
  42eed8:	b	42ed64 <ferror@plt+0x2d024>
  42eedc:	ldr	w1, [sp, #172]
  42eee0:	b	42ed84 <ferror@plt+0x2d044>
  42eee4:	mov	x21, #0x0                   	// #0
  42eee8:	b	42eda8 <ferror@plt+0x2d068>
  42eeec:	mov	w20, #0x0                   	// #0
  42eef0:	ldr	x21, [sp, #240]
  42eef4:	b	42edec <ferror@plt+0x2d0ac>
  42eef8:	ldr	x1, [x0]
  42eefc:	cmp	x1, x24
  42ef00:	b.eq	42ef0c <ferror@plt+0x2d1cc>  // b.none
  42ef04:	add	x0, x0, #0x10
  42ef08:	b	42ee5c <ferror@plt+0x2d11c>
  42ef0c:	ldr	x24, [x0, #8]
  42ef10:	add	x4, sp, #0x11c
  42ef14:	add	x3, sp, #0x118
  42ef18:	mov	x1, x22
  42ef1c:	mov	x0, x24
  42ef20:	mov	w2, #0x0                   	// #0
  42ef24:	bl	4275f0 <ferror@plt+0x258b0>
  42ef28:	mov	x25, x0
  42ef2c:	ldr	w0, [sp, #280]
  42ef30:	add	x24, x24, x0
  42ef34:	ldr	w0, [sp, #284]
  42ef38:	bl	425cb8 <ferror@plt+0x23f78>
  42ef3c:	tbnz	w20, #31, 42ef58 <ferror@plt+0x2d218>
  42ef40:	mov	x0, x25
  42ef44:	bl	425f9c <ferror@plt+0x2425c>
  42ef48:	mov	x1, x0
  42ef4c:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  42ef50:	add	x0, x0, #0x68a
  42ef54:	bl	401cc0 <printf@plt>
  42ef58:	add	x21, x21, w23, uxtw
  42ef5c:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  42ef60:	add	x0, x0, #0x68a
  42ef64:	str	x0, [sp, #264]
  42ef68:	add	x4, sp, #0x11c
  42ef6c:	add	x3, sp, #0x118
  42ef70:	mov	x1, x22
  42ef74:	mov	w2, #0x0                   	// #0
  42ef78:	mov	x0, x24
  42ef7c:	bl	4275f0 <ferror@plt+0x258b0>
  42ef80:	mov	x23, x0
  42ef84:	ldr	w0, [sp, #280]
  42ef88:	add	x24, x24, x0
  42ef8c:	ldr	w0, [sp, #284]
  42ef90:	bl	425cb8 <ferror@plt+0x23f78>
  42ef94:	add	x4, sp, #0x11c
  42ef98:	add	x3, sp, #0x118
  42ef9c:	mov	x1, x22
  42efa0:	mov	x0, x24
  42efa4:	mov	w2, #0x0                   	// #0
  42efa8:	bl	4275f0 <ferror@plt+0x258b0>
  42efac:	mov	x25, x0
  42efb0:	ldr	w0, [sp, #280]
  42efb4:	add	x24, x24, x0
  42efb8:	ldr	w0, [sp, #284]
  42efbc:	bl	425cb8 <ferror@plt+0x23f78>
  42efc0:	orr	x0, x23, x25
  42efc4:	cbz	x0, 42f068 <ferror@plt+0x2d328>
  42efc8:	tbnz	w20, #31, 42f00c <ferror@plt+0x2d2cc>
  42efcc:	mov	w0, w23
  42efd0:	bl	43cce4 <warn@@Base+0x3708>
  42efd4:	mov	x1, x0
  42efd8:	cbnz	x0, 42f004 <ferror@plt+0x2d2c4>
  42efdc:	mov	w2, #0x5                   	// #5
  42efe0:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  42efe4:	add	x1, x1, #0x363
  42efe8:	bl	401c70 <dcgettext@plt>
  42efec:	mov	x2, x0
  42eff0:	mov	x1, #0x64                  	// #100
  42eff4:	ldr	x0, [sp, #248]
  42eff8:	mov	x3, x23
  42effc:	bl	4019e0 <snprintf@plt>
  42f000:	ldr	x1, [sp, #248]
  42f004:	ldr	x0, [sp, #264]
  42f008:	bl	401cc0 <printf@plt>
  42f00c:	mov	w0, #0xffffffff            	// #-1
  42f010:	str	w0, [sp, #56]
  42f014:	mov	w0, #0x3d                  	// #61
  42f018:	strb	w0, [sp, #48]
  42f01c:	lsr	w0, w20, #31
  42f020:	str	w0, [sp, #24]
  42f024:	mov	w0, #0x5                   	// #5
  42f028:	str	w0, [sp, #8]
  42f02c:	ldr	x3, [sp, #160]
  42f030:	str	xzr, [sp, #16]
  42f034:	ldr	x0, [sp, #192]
  42f038:	str	x0, [sp]
  42f03c:	stp	xzr, xzr, [sp, #32]
  42f040:	mov	x4, x21
  42f044:	mov	x5, x19
  42f048:	mov	x1, x25
  42f04c:	mov	x7, #0x0                   	// #0
  42f050:	mov	x6, #0x0                   	// #0
  42f054:	mov	x2, #0x0                   	// #0
  42f058:	mov	x0, #0x0                   	// #0
  42f05c:	bl	42acb0 <ferror@plt+0x28f70>
  42f060:	mov	x21, x0
  42f064:	b	42ef68 <ferror@plt+0x2d228>
  42f068:	add	w20, w20, #0x1
  42f06c:	b	42ede8 <ferror@plt+0x2d0a8>
  42f070:	sub	sp, sp, #0x900
  42f074:	stp	x29, x30, [sp, #64]
  42f078:	add	x29, sp, #0x40
  42f07c:	stp	x25, x26, [sp, #128]
  42f080:	mov	x25, x0
  42f084:	stp	x19, x20, [sp, #80]
  42f088:	mov	x19, x1
  42f08c:	ldr	x0, [x0, #32]
  42f090:	stp	x21, x22, [sp, #96]
  42f094:	adrp	x21, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42f098:	ldr	x20, [x25, #48]
  42f09c:	stp	x23, x24, [sp, #112]
  42f0a0:	add	x21, x21, #0x288
  42f0a4:	add	x20, x0, x20
  42f0a8:	stp	x27, x28, [sp, #144]
  42f0ac:	str	x0, [sp, #176]
  42f0b0:	mov	w0, #0xa                   	// #10
  42f0b4:	bl	425be4 <ferror@plt+0x23ea4>
  42f0b8:	mov	x1, x19
  42f0bc:	mov	w0, #0x4                   	// #4
  42f0c0:	bl	425be4 <ferror@plt+0x23ea4>
  42f0c4:	mov	x0, x25
  42f0c8:	bl	4267cc <ferror@plt+0x24a8c>
  42f0cc:	ldr	x19, [sp, #176]
  42f0d0:	cmp	x19, x20
  42f0d4:	b.cc	42f0e0 <ferror@plt+0x2d3a0>  // b.lo, b.ul, b.last
  42f0d8:	mov	w0, #0x1                   	// #1
  42f0dc:	b	42f128 <ferror@plt+0x2d3e8>
  42f0e0:	ldr	x0, [sp, #176]
  42f0e4:	add	x22, x19, #0x2
  42f0e8:	cmp	x22, x20
  42f0ec:	sub	x23, x19, x0
  42f0f0:	b.cc	42f148 <ferror@plt+0x2d408>  // b.lo, b.ul, b.last
  42f0f4:	sub	x0, x20, x19
  42f0f8:	mov	w1, w0
  42f0fc:	sub	w0, w0, #0x1
  42f100:	cmp	w0, #0x7
  42f104:	b.ls	42f14c <ferror@plt+0x2d40c>  // b.plast
  42f108:	mov	w2, #0x5                   	// #5
  42f10c:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  42f110:	mov	x0, #0x0                   	// #0
  42f114:	add	x1, x1, #0x388
  42f118:	bl	401c70 <dcgettext@plt>
  42f11c:	ldr	x1, [x25, #16]
  42f120:	bl	4390e8 <error@@Base>
  42f124:	mov	w0, #0x0                   	// #0
  42f128:	ldp	x29, x30, [sp, #64]
  42f12c:	ldp	x19, x20, [sp, #80]
  42f130:	ldp	x21, x22, [sp, #96]
  42f134:	ldp	x23, x24, [sp, #112]
  42f138:	ldp	x25, x26, [sp, #128]
  42f13c:	ldp	x27, x28, [sp, #144]
  42f140:	add	sp, sp, #0x900
  42f144:	ret
  42f148:	mov	w1, #0x2                   	// #2
  42f14c:	ldr	x2, [x21]
  42f150:	mov	x0, x19
  42f154:	blr	x2
  42f158:	str	x0, [sp, #192]
  42f15c:	ldr	w0, [sp, #192]
  42f160:	sub	w0, w0, #0x4
  42f164:	cmp	w0, #0x1
  42f168:	b.hi	42f108 <ferror@plt+0x2d3c8>  // b.pmore
  42f16c:	add	x26, x19, #0x3
  42f170:	cmp	x26, x20
  42f174:	b.cc	42f384 <ferror@plt+0x2d644>  // b.lo, b.ul, b.last
  42f178:	sub	x1, x20, x22
  42f17c:	cmp	x22, x20
  42f180:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  42f184:	sub	w0, w1, #0x1
  42f188:	cmp	w0, #0x7
  42f18c:	b.hi	42f38c <ferror@plt+0x2d64c>  // b.pmore
  42f190:	ldr	x2, [x21]
  42f194:	mov	x0, x22
  42f198:	mov	w22, #0x4                   	// #4
  42f19c:	blr	x2
  42f1a0:	tst	x0, #0x1
  42f1a4:	mov	w19, w0
  42f1a8:	mov	w0, #0x8                   	// #8
  42f1ac:	csel	w22, w22, w0, eq  // eq = none
  42f1b0:	mov	w2, #0x5                   	// #5
  42f1b4:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  42f1b8:	mov	x0, #0x0                   	// #0
  42f1bc:	add	x1, x1, #0x3ca
  42f1c0:	bl	401c70 <dcgettext@plt>
  42f1c4:	mov	x1, x23
  42f1c8:	bl	401cc0 <printf@plt>
  42f1cc:	mov	w2, #0x5                   	// #5
  42f1d0:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  42f1d4:	mov	x0, #0x0                   	// #0
  42f1d8:	add	x1, x1, #0x3f0
  42f1dc:	bl	401c70 <dcgettext@plt>
  42f1e0:	ldr	w1, [sp, #192]
  42f1e4:	bl	401cc0 <printf@plt>
  42f1e8:	mov	w2, #0x5                   	// #5
  42f1ec:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  42f1f0:	mov	x0, #0x0                   	// #0
  42f1f4:	add	x1, x1, #0x413
  42f1f8:	bl	401c70 <dcgettext@plt>
  42f1fc:	mov	w1, w22
  42f200:	bl	401cc0 <printf@plt>
  42f204:	and	w0, w19, #0x2
  42f208:	str	w0, [sp, #232]
  42f20c:	tbz	w19, #1, 42f3a8 <ferror@plt+0x2d668>
  42f210:	add	x24, x26, w22, uxtw
  42f214:	cmp	x24, x20
  42f218:	b.cc	42f398 <ferror@plt+0x2d658>  // b.lo, b.ul, b.last
  42f21c:	sub	x1, x20, x26
  42f220:	cmp	x26, x20
  42f224:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  42f228:	sub	w0, w1, #0x1
  42f22c:	cmp	w0, #0x7
  42f230:	b.hi	42f3a0 <ferror@plt+0x2d660>  // b.pmore
  42f234:	ldr	x2, [x21]
  42f238:	mov	x0, x26
  42f23c:	blr	x2
  42f240:	mov	x23, x0
  42f244:	mov	x26, x24
  42f248:	mov	w2, #0x5                   	// #5
  42f24c:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  42f250:	mov	x0, #0x0                   	// #0
  42f254:	add	x1, x1, #0x436
  42f258:	bl	401c70 <dcgettext@plt>
  42f25c:	mov	x1, x23
  42f260:	bl	401cc0 <printf@plt>
  42f264:	tbz	w19, #2, 42f4f4 <ferror@plt+0x2d7b4>
  42f268:	add	x24, x26, #0x1
  42f26c:	cmp	x24, x20
  42f270:	b.cc	42f3b0 <ferror@plt+0x2d670>  // b.lo, b.ul, b.last
  42f274:	sub	x1, x20, x26
  42f278:	cmp	x26, x20
  42f27c:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  42f280:	sub	w0, w1, #0x1
  42f284:	cmp	w0, #0x7
  42f288:	b.hi	42f3b8 <ferror@plt+0x2d678>  // b.pmore
  42f28c:	ldr	x2, [x21]
  42f290:	mov	x0, x26
  42f294:	blr	x2
  42f298:	mov	w19, w0
  42f29c:	add	x0, sp, #0x100
  42f2a0:	mov	x2, #0x800                 	// #2048
  42f2a4:	mov	w1, #0x0                   	// #0
  42f2a8:	bl	401a90 <memset@plt>
  42f2ac:	cbz	w19, 42f530 <ferror@plt+0x2d7f0>
  42f2b0:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  42f2b4:	add	x1, x1, #0x45c
  42f2b8:	mov	w2, #0x5                   	// #5
  42f2bc:	mov	x0, #0x0                   	// #0
  42f2c0:	mov	x26, x24
  42f2c4:	bl	401c70 <dcgettext@plt>
  42f2c8:	bl	401cc0 <printf@plt>
  42f2cc:	mov	w27, #0x0                   	// #0
  42f2d0:	adrp	x0, 46c000 <warn@@Base+0x32a24>
  42f2d4:	add	x0, x0, #0x49f
  42f2d8:	str	x0, [sp, #216]
  42f2dc:	add	x5, x26, #0x1
  42f2e0:	cmp	x5, x20
  42f2e4:	b.cc	42f3c0 <ferror@plt+0x2d680>  // b.lo, b.ul, b.last
  42f2e8:	subs	x1, x20, x26
  42f2ec:	csel	w1, wzr, w1, ls  // ls = plast
  42f2f0:	sub	w0, w1, #0x1
  42f2f4:	cmp	w0, #0x7
  42f2f8:	b.hi	42f3c8 <ferror@plt+0x2d688>  // b.pmore
  42f2fc:	ldr	x2, [x21]
  42f300:	mov	x0, x26
  42f304:	str	x5, [sp, #168]
  42f308:	blr	x2
  42f30c:	mov	w28, w0
  42f310:	ldr	x5, [sp, #168]
  42f314:	add	x0, sp, #0x100
  42f318:	mov	w2, #0x0                   	// #0
  42f31c:	add	x4, sp, #0xfc
  42f320:	add	x3, sp, #0xf8
  42f324:	mov	x1, x20
  42f328:	str	x5, [x0, w28, uxtw #3]
  42f32c:	mov	x0, x5
  42f330:	str	x5, [sp, #168]
  42f334:	bl	4275f0 <ferror@plt+0x258b0>
  42f338:	mov	x24, x0
  42f33c:	ldp	w3, w0, [sp, #248]
  42f340:	ldr	x5, [sp, #168]
  42f344:	add	x26, x5, x3
  42f348:	bl	425cb8 <ferror@plt+0x23f78>
  42f34c:	mov	w2, #0x5                   	// #5
  42f350:	cbnz	x24, 42f3d0 <ferror@plt+0x2d690>
  42f354:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  42f358:	mov	x0, #0x0                   	// #0
  42f35c:	add	x1, x1, #0x47b
  42f360:	bl	401c70 <dcgettext@plt>
  42f364:	mov	w1, w28
  42f368:	bl	401cc0 <printf@plt>
  42f36c:	add	w27, w27, #0x1
  42f370:	cmp	w19, w27
  42f374:	b.ne	42f2dc <ferror@plt+0x2d59c>  // b.any
  42f378:	add	x0, sp, #0x100
  42f37c:	str	x0, [sp, #168]
  42f380:	b	42f4f8 <ferror@plt+0x2d7b8>
  42f384:	mov	w1, #0x1                   	// #1
  42f388:	b	42f184 <ferror@plt+0x2d444>
  42f38c:	mov	w19, #0x0                   	// #0
  42f390:	mov	w22, #0x4                   	// #4
  42f394:	b	42f1b0 <ferror@plt+0x2d470>
  42f398:	mov	w1, w22
  42f39c:	b	42f228 <ferror@plt+0x2d4e8>
  42f3a0:	mov	x23, #0x0                   	// #0
  42f3a4:	b	42f244 <ferror@plt+0x2d504>
  42f3a8:	mov	x23, #0x0                   	// #0
  42f3ac:	b	42f264 <ferror@plt+0x2d524>
  42f3b0:	mov	w1, #0x1                   	// #1
  42f3b4:	b	42f280 <ferror@plt+0x2d540>
  42f3b8:	mov	w19, #0x0                   	// #0
  42f3bc:	b	42f29c <ferror@plt+0x2d55c>
  42f3c0:	mov	w1, #0x1                   	// #1
  42f3c4:	b	42f2f0 <ferror@plt+0x2d5b0>
  42f3c8:	mov	w28, #0x0                   	// #0
  42f3cc:	b	42f314 <ferror@plt+0x2d5d4>
  42f3d0:	ldr	x1, [sp, #216]
  42f3d4:	mov	x0, #0x0                   	// #0
  42f3d8:	bl	401c70 <dcgettext@plt>
  42f3dc:	mov	w1, w28
  42f3e0:	bl	401cc0 <printf@plt>
  42f3e4:	sub	x0, x24, #0x1
  42f3e8:	str	x0, [sp, #168]
  42f3ec:	adrp	x0, 442000 <warn@@Base+0x8a24>
  42f3f0:	add	x0, x0, #0x6d0
  42f3f4:	str	x0, [sp, #200]
  42f3f8:	adrp	x0, 468000 <warn@@Base+0x2ea24>
  42f3fc:	add	x0, x0, #0xc2d
  42f400:	mov	x28, #0x0                   	// #0
  42f404:	str	x0, [sp, #208]
  42f408:	adrp	x0, 43d000 <warn@@Base+0x3a24>
  42f40c:	add	x0, x0, #0xc19
  42f410:	str	x0, [sp, #184]
  42f414:	mov	x0, x26
  42f418:	add	x26, x26, #0x1
  42f41c:	cmp	x26, x20
  42f420:	b.cc	42f4a8 <ferror@plt+0x2d768>  // b.lo, b.ul, b.last
  42f424:	sub	x2, x26, #0x1
  42f428:	sub	x1, x20, x0
  42f42c:	cmp	x20, x2
  42f430:	csel	w1, wzr, w1, ls  // ls = plast
  42f434:	sub	w2, w1, #0x1
  42f438:	cmp	w2, #0x7
  42f43c:	b.hi	42f4b0 <ferror@plt+0x2d770>  // b.pmore
  42f440:	ldr	x2, [x21]
  42f444:	blr	x2
  42f448:	mov	w4, w0
  42f44c:	mov	w5, w4
  42f450:	str	x5, [sp, #224]
  42f454:	mov	x0, x5
  42f458:	str	w4, [sp, #236]
  42f45c:	bl	4260a0 <ferror@plt+0x24360>
  42f460:	ldr	x1, [sp, #168]
  42f464:	ldr	x2, [sp, #200]
  42f468:	cmp	x1, x28
  42f46c:	ldr	x1, [sp, #208]
  42f470:	csel	x2, x1, x2, eq  // eq = none
  42f474:	mov	x1, x0
  42f478:	ldr	x0, [sp, #184]
  42f47c:	bl	401cc0 <printf@plt>
  42f480:	ldr	w4, [sp, #236]
  42f484:	ldr	x5, [sp, #224]
  42f488:	cmp	w4, #0xf
  42f48c:	b.hi	42f4b8 <ferror@plt+0x2d778>  // b.pmore
  42f490:	cmp	w4, #0x2
  42f494:	b.ls	42f4c0 <ferror@plt+0x2d780>  // b.plast
  42f498:	add	x28, x28, #0x1
  42f49c:	cmp	x24, x28
  42f4a0:	b.ne	42f414 <ferror@plt+0x2d6d4>  // b.any
  42f4a4:	b	42f36c <ferror@plt+0x2d62c>
  42f4a8:	mov	w1, #0x1                   	// #1
  42f4ac:	b	42f434 <ferror@plt+0x2d6f4>
  42f4b0:	mov	w4, #0x0                   	// #0
  42f4b4:	b	42f44c <ferror@plt+0x2d70c>
  42f4b8:	cmp	w4, #0x17
  42f4bc:	b.eq	42f498 <ferror@plt+0x2d758>  // b.none
  42f4c0:	mov	w2, #0x5                   	// #5
  42f4c4:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  42f4c8:	mov	x0, #0x0                   	// #0
  42f4cc:	add	x1, x1, #0x4bd
  42f4d0:	str	x5, [sp, #168]
  42f4d4:	bl	401c70 <dcgettext@plt>
  42f4d8:	ldr	x5, [sp, #168]
  42f4dc:	mov	x19, x0
  42f4e0:	mov	x0, x5
  42f4e4:	bl	4260a0 <ferror@plt+0x24360>
  42f4e8:	mov	x1, x0
  42f4ec:	mov	x0, x19
  42f4f0:	b	42f120 <ferror@plt+0x2d3e0>
  42f4f4:	str	xzr, [sp, #168]
  42f4f8:	mov	w0, #0xa                   	// #10
  42f4fc:	bl	401cf0 <putchar@plt>
  42f500:	adrp	x0, 46c000 <warn@@Base+0x32a24>
  42f504:	add	x0, x0, #0x72b
  42f508:	str	x0, [sp, #208]
  42f50c:	cmp	x26, x20
  42f510:	b.cc	42f538 <ferror@plt+0x2d7f8>  // b.lo, b.ul, b.last
  42f514:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  42f518:	add	x1, x1, #0x4df
  42f51c:	mov	w2, #0x5                   	// #5
  42f520:	mov	x0, #0x0                   	// #0
  42f524:	bl	401c70 <dcgettext@plt>
  42f528:	bl	4390e8 <error@@Base>
  42f52c:	b	42f124 <ferror@plt+0x2d3e4>
  42f530:	mov	x26, x24
  42f534:	b	42f378 <ferror@plt+0x2d638>
  42f538:	add	x19, x26, #0x1
  42f53c:	cmp	x19, x20
  42f540:	b.cc	42f564 <ferror@plt+0x2d824>  // b.lo, b.ul, b.last
  42f544:	sub	x0, x20, x26
  42f548:	mov	w1, w0
  42f54c:	sub	w0, w0, #0x1
  42f550:	cmp	w0, #0x7
  42f554:	b.ls	42f568 <ferror@plt+0x2d828>  // b.plast
  42f558:	mov	w0, #0xa                   	// #10
  42f55c:	bl	401cf0 <putchar@plt>
  42f560:	b	42f0d0 <ferror@plt+0x2d390>
  42f564:	mov	w1, #0x1                   	// #1
  42f568:	ldr	x2, [x21]
  42f56c:	mov	x0, x26
  42f570:	blr	x2
  42f574:	mov	x28, x0
  42f578:	mov	w26, w0
  42f57c:	cbz	w0, 42f558 <ferror@plt+0x2d818>
  42f580:	sub	w1, w0, #0x1
  42f584:	cmp	w1, #0x9
  42f588:	b.hi	42fd9c <ferror@plt+0x2e05c>  // b.pmore
  42f58c:	adrp	x0, 46f000 <warn@@Base+0x35a24>
  42f590:	add	x0, x0, #0x97c
  42f594:	ldrh	w0, [x0, w1, uxtw #1]
  42f598:	adr	x1, 42f5a4 <ferror@plt+0x2d864>
  42f59c:	add	x0, x1, w0, sxth #2
  42f5a0:	br	x0
  42f5a4:	mov	x0, x19
  42f5a8:	add	x4, sp, #0xfc
  42f5ac:	add	x3, sp, #0xf8
  42f5b0:	mov	x1, x20
  42f5b4:	mov	w2, #0x0                   	// #0
  42f5b8:	bl	4275f0 <ferror@plt+0x258b0>
  42f5bc:	str	x0, [sp, #200]
  42f5c0:	ldr	w0, [sp, #248]
  42f5c4:	add	x19, x19, x0
  42f5c8:	ldr	x0, [sp, #200]
  42f5cc:	tst	x0, #0xffffffff00000000
  42f5d0:	b.eq	42f5e0 <ferror@plt+0x2d8a0>  // b.none
  42f5d4:	ldr	w0, [sp, #252]
  42f5d8:	orr	w0, w0, #0x2
  42f5dc:	str	w0, [sp, #252]
  42f5e0:	ldr	w0, [sp, #252]
  42f5e4:	bl	425cb8 <ferror@plt+0x23f78>
  42f5e8:	mov	x0, x19
  42f5ec:	add	x4, sp, #0xfc
  42f5f0:	add	x3, sp, #0xf8
  42f5f4:	mov	x1, x20
  42f5f8:	mov	w2, #0x0                   	// #0
  42f5fc:	bl	4275f0 <ferror@plt+0x258b0>
  42f600:	str	x0, [sp, #184]
  42f604:	ldr	w0, [sp, #248]
  42f608:	add	x19, x19, x0
  42f60c:	ldr	x0, [sp, #184]
  42f610:	and	x28, x0, #0xffffffff
  42f614:	tst	x0, #0xffffffff00000000
  42f618:	b.eq	42f628 <ferror@plt+0x2d8e8>  // b.none
  42f61c:	ldr	w0, [sp, #252]
  42f620:	orr	w0, w0, #0x2
  42f624:	str	w0, [sp, #252]
  42f628:	ldr	w0, [sp, #252]
  42f62c:	bl	425cb8 <ferror@plt+0x23f78>
  42f630:	ldr	w0, [sp, #232]
  42f634:	cbnz	w0, 42f678 <ferror@plt+0x2d938>
  42f638:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  42f63c:	add	x1, x1, #0x509
  42f640:	mov	w2, #0x5                   	// #5
  42f644:	mov	x0, #0x0                   	// #0
  42f648:	bl	401c70 <dcgettext@plt>
  42f64c:	bl	4390e8 <error@@Base>
  42f650:	mov	w2, #0x5                   	// #5
  42f654:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  42f658:	mov	x0, #0x0                   	// #0
  42f65c:	add	x1, x1, #0x548
  42f660:	bl	401c70 <dcgettext@plt>
  42f664:	ldr	w2, [sp, #184]
  42f668:	ldr	w1, [sp, #200]
  42f66c:	bl	401cc0 <printf@plt>
  42f670:	mov	x26, x19
  42f674:	b	42f50c <ferror@plt+0x2d7cc>
  42f678:	adrp	x3, 48a000 <warn@@Base+0x50a24>
  42f67c:	add	x3, x3, #0x120
  42f680:	ldr	x7, [x3, #480]
  42f684:	cbz	x7, 42f650 <ferror@plt+0x2d910>
  42f688:	ldr	x1, [x3, #496]
  42f68c:	cmp	x23, x1
  42f690:	b.cs	42f650 <ferror@plt+0x2d910>  // b.hs, b.nlast
  42f694:	cbz	x28, 42f650 <ferror@plt+0x2d910>
  42f698:	add	x26, x7, x23
  42f69c:	add	x27, x7, x1
  42f6a0:	add	x24, x26, #0x4
  42f6a4:	cmp	x27, x24
  42f6a8:	b.hi	42f838 <ferror@plt+0x2daf8>  // b.pmore
  42f6ac:	sub	x1, x1, x23
  42f6b0:	cmp	x26, x27
  42f6b4:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  42f6b8:	sub	w0, w1, #0x1
  42f6bc:	cmp	w0, #0x7
  42f6c0:	b.hi	42f848 <ferror@plt+0x2db08>  // b.pmore
  42f6c4:	ldr	x4, [x21]
  42f6c8:	mov	x0, x26
  42f6cc:	blr	x4
  42f6d0:	mov	x1, #0xffffffff            	// #4294967295
  42f6d4:	cmp	x0, x1
  42f6d8:	adrp	x1, 48a000 <warn@@Base+0x50a24>
  42f6dc:	add	x3, x1, #0x120
  42f6e0:	b.ne	42f84c <ferror@plt+0x2db0c>  // b.any
  42f6e4:	add	x26, x26, #0xc
  42f6e8:	cmp	x27, x26
  42f6ec:	b.hi	42f840 <ferror@plt+0x2db00>  // b.pmore
  42f6f0:	subs	x1, x27, x24
  42f6f4:	csel	w1, wzr, w1, ls  // ls = plast
  42f6f8:	sub	w0, w1, #0x1
  42f6fc:	cmp	w0, #0x7
  42f700:	b.hi	42f858 <ferror@plt+0x2db18>  // b.pmore
  42f704:	ldr	x4, [x21]
  42f708:	mov	x0, x24
  42f70c:	mov	x24, x26
  42f710:	mov	w26, #0x8                   	// #8
  42f714:	blr	x4
  42f718:	adrp	x2, 48a000 <warn@@Base+0x50a24>
  42f71c:	add	x3, x2, #0x120
  42f720:	mov	x1, #0xc                   	// #12
  42f724:	adds	x1, x1, x0
  42f728:	b.cs	42f650 <ferror@plt+0x2d910>  // b.hs, b.nlast
  42f72c:	ldr	x0, [x3, #496]
  42f730:	cmp	x1, x0
  42f734:	b.hi	42f650 <ferror@plt+0x2d910>  // b.pmore
  42f738:	add	x0, x24, #0x2
  42f73c:	cmp	x27, x0
  42f740:	b.hi	42f86c <ferror@plt+0x2db2c>  // b.pmore
  42f744:	subs	x1, x27, x24
  42f748:	csel	w1, wzr, w1, ls  // ls = plast
  42f74c:	sub	w0, w1, #0x1
  42f750:	cmp	w0, #0x7
  42f754:	b.hi	42f650 <ferror@plt+0x2d910>  // b.pmore
  42f758:	ldr	x3, [x21]
  42f75c:	mov	x0, x24
  42f760:	blr	x3
  42f764:	sub	w1, w0, #0x2
  42f768:	cmp	w1, #0x2
  42f76c:	b.hi	42f650 <ferror@plt+0x2d910>  // b.pmore
  42f770:	add	w2, w26, #0x1
  42f774:	cmp	w0, #0x4
  42f778:	add	x2, x2, #0x2
  42f77c:	add	x6, x24, x2
  42f780:	b.ne	42f788 <ferror@plt+0x2da48>  // b.any
  42f784:	add	x6, x6, #0x1
  42f788:	add	x24, x6, #0x4
  42f78c:	add	x0, x6, #0x3
  42f790:	cmp	x27, x24
  42f794:	b.hi	42f874 <ferror@plt+0x2db34>  // b.pmore
  42f798:	subs	x1, x27, x0
  42f79c:	csel	w1, wzr, w1, ls  // ls = plast
  42f7a0:	sub	w2, w1, #0x1
  42f7a4:	cmp	w2, #0x7
  42f7a8:	b.hi	42f650 <ferror@plt+0x2d910>  // b.pmore
  42f7ac:	ldr	x2, [x21]
  42f7b0:	blr	x2
  42f7b4:	cbz	w0, 42f650 <ferror@plt+0x2d910>
  42f7b8:	sub	w0, w0, #0x1
  42f7bc:	add	x24, x24, x0
  42f7c0:	cmp	x27, x24
  42f7c4:	b.ls	42f650 <ferror@plt+0x2d910>  // b.plast
  42f7c8:	mov	x26, x24
  42f7cc:	ldrb	w0, [x26]
  42f7d0:	cbnz	w0, 42f87c <ferror@plt+0x2db3c>
  42f7d4:	add	x26, x26, #0x1
  42f7d8:	cmp	x27, x26
  42f7dc:	b.ls	42f650 <ferror@plt+0x2d910>  // b.plast
  42f7e0:	ldrb	w0, [x26]
  42f7e4:	cbz	w0, 42f650 <ferror@plt+0x2d910>
  42f7e8:	mov	x0, x26
  42f7ec:	cmp	x28, #0x1
  42f7f0:	sub	x1, x27, x26
  42f7f4:	b.ne	42f89c <ferror@plt+0x2db5c>  // b.any
  42f7f8:	bl	401940 <strnlen@plt>
  42f7fc:	add	x0, x0, #0x1
  42f800:	add	x0, x26, x0
  42f804:	cmp	x27, x0
  42f808:	b.ls	42f650 <ferror@plt+0x2d910>  // b.plast
  42f80c:	add	x4, sp, #0xfc
  42f810:	add	x3, sp, #0xf8
  42f814:	mov	x1, x27
  42f818:	mov	w2, #0x0                   	// #0
  42f81c:	bl	4275f0 <ferror@plt+0x258b0>
  42f820:	mov	x28, x0
  42f824:	ldr	w0, [sp, #252]
  42f828:	bl	425cb8 <ferror@plt+0x23f78>
  42f82c:	cbnz	x28, 42f930 <ferror@plt+0x2dbf0>
  42f830:	mov	x24, #0x0                   	// #0
  42f834:	b	42f948 <ferror@plt+0x2dc08>
  42f838:	mov	w1, #0x4                   	// #4
  42f83c:	b	42f6b8 <ferror@plt+0x2d978>
  42f840:	mov	w1, #0x8                   	// #8
  42f844:	b	42f6f8 <ferror@plt+0x2d9b8>
  42f848:	mov	x0, #0x0                   	// #0
  42f84c:	mov	x1, #0x4                   	// #4
  42f850:	mov	w26, w1
  42f854:	b	42f724 <ferror@plt+0x2d9e4>
  42f858:	mov	x24, x26
  42f85c:	mov	x0, #0x0                   	// #0
  42f860:	mov	x1, #0xc                   	// #12
  42f864:	mov	w26, #0x8                   	// #8
  42f868:	b	42f724 <ferror@plt+0x2d9e4>
  42f86c:	mov	w1, #0x2                   	// #2
  42f870:	b	42f74c <ferror@plt+0x2da0c>
  42f874:	mov	w1, #0x1                   	// #1
  42f878:	b	42f7a0 <ferror@plt+0x2da60>
  42f87c:	sub	x1, x27, x26
  42f880:	mov	x0, x26
  42f884:	bl	401940 <strnlen@plt>
  42f888:	add	x0, x0, #0x1
  42f88c:	add	x26, x26, x0
  42f890:	cmp	x27, x26
  42f894:	b.hi	42f7cc <ferror@plt+0x2da8c>  // b.pmore
  42f898:	b	42f650 <ferror@plt+0x2d910>
  42f89c:	bl	401940 <strnlen@plt>
  42f8a0:	add	x14, x0, #0x1
  42f8a4:	add	x14, x26, x14
  42f8a8:	add	x3, sp, #0xfc
  42f8ac:	mov	x1, x27
  42f8b0:	mov	x0, x14
  42f8b4:	mov	x4, #0x0                   	// #0
  42f8b8:	mov	w2, #0x0                   	// #0
  42f8bc:	bl	4275f0 <ferror@plt+0x258b0>
  42f8c0:	sub	x28, x28, #0x1
  42f8c4:	ldr	w5, [sp, #252]
  42f8c8:	add	x3, sp, #0xfc
  42f8cc:	mov	x1, x27
  42f8d0:	mov	x4, #0x0                   	// #0
  42f8d4:	add	x14, x14, x5
  42f8d8:	mov	w2, #0x0                   	// #0
  42f8dc:	mov	x0, x14
  42f8e0:	bl	4275f0 <ferror@plt+0x258b0>
  42f8e4:	ldr	w5, [sp, #252]
  42f8e8:	add	x3, sp, #0xfc
  42f8ec:	mov	x1, x27
  42f8f0:	mov	x4, #0x0                   	// #0
  42f8f4:	add	x14, x14, x5
  42f8f8:	mov	w2, #0x0                   	// #0
  42f8fc:	mov	x0, x14
  42f900:	bl	4275f0 <ferror@plt+0x258b0>
  42f904:	ldr	w5, [sp, #252]
  42f908:	add	x26, x14, x5
  42f90c:	b	42f7d8 <ferror@plt+0x2da98>
  42f910:	sub	x1, x27, x24
  42f914:	mov	x0, x24
  42f918:	bl	401940 <strnlen@plt>
  42f91c:	add	x0, x0, #0x1
  42f920:	add	x24, x24, x0
  42f924:	sub	x28, x28, #0x1
  42f928:	cmp	x27, x24
  42f92c:	b.ls	42f650 <ferror@plt+0x2d910>  // b.plast
  42f930:	ldrb	w0, [x24]
  42f934:	cbz	w0, 42f650 <ferror@plt+0x2d910>
  42f938:	cmp	x28, #0x1
  42f93c:	b.ne	42f910 <ferror@plt+0x2dbd0>  // b.any
  42f940:	cmp	x27, x24
  42f944:	b.ls	42f650 <ferror@plt+0x2d910>  // b.plast
  42f948:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  42f94c:	mov	w2, #0x5                   	// #5
  42f950:	add	x1, x1, #0x73c
  42f954:	mov	x0, #0x0                   	// #0
  42f958:	bl	401c70 <dcgettext@plt>
  42f95c:	cbnz	x24, 42f970 <ferror@plt+0x2dc30>
  42f960:	adrp	x6, 444000 <warn@@Base+0xaa24>
  42f964:	add	x24, x6, #0xa97
  42f968:	mov	x4, x24
  42f96c:	b	42f978 <ferror@plt+0x2dc38>
  42f970:	adrp	x4, 447000 <warn@@Base+0xda24>
  42f974:	add	x4, x4, #0x4d0
  42f978:	ldr	w2, [sp, #184]
  42f97c:	mov	x5, x26
  42f980:	ldr	w1, [sp, #200]
  42f984:	mov	x3, x24
  42f988:	bl	401cc0 <printf@plt>
  42f98c:	b	42f670 <ferror@plt+0x2d930>
  42f990:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  42f994:	add	x1, x1, #0x577
  42f998:	mov	w2, #0x5                   	// #5
  42f99c:	mov	x0, #0x0                   	// #0
  42f9a0:	bl	401c70 <dcgettext@plt>
  42f9a4:	bl	401cc0 <printf@plt>
  42f9a8:	b	42f670 <ferror@plt+0x2d930>
  42f9ac:	add	x4, sp, #0xfc
  42f9b0:	add	x3, sp, #0xf8
  42f9b4:	mov	x1, x20
  42f9b8:	mov	x0, x19
  42f9bc:	mov	w2, #0x0                   	// #0
  42f9c0:	bl	4275f0 <ferror@plt+0x258b0>
  42f9c4:	ldr	w24, [sp, #248]
  42f9c8:	mov	x28, x0
  42f9cc:	tst	x0, #0xffffffff00000000
  42f9d0:	add	x24, x19, x24
  42f9d4:	b.eq	42f9e4 <ferror@plt+0x2dca4>  // b.none
  42f9d8:	ldr	w0, [sp, #252]
  42f9dc:	orr	w0, w0, #0x2
  42f9e0:	str	w0, [sp, #252]
  42f9e4:	ldr	w0, [sp, #252]
  42f9e8:	bl	425cb8 <ferror@plt+0x23f78>
  42f9ec:	sub	x1, x20, x24
  42f9f0:	mov	x0, x24
  42f9f4:	bl	401940 <strnlen@plt>
  42f9f8:	add	x19, x0, #0x1
  42f9fc:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  42fa00:	add	x19, x24, x19
  42fa04:	add	x1, x1, #0x58b
  42fa08:	mov	w2, #0x5                   	// #5
  42fa0c:	mov	x0, #0x0                   	// #0
  42fa10:	bl	401c70 <dcgettext@plt>
  42fa14:	mov	x2, x24
  42fa18:	mov	w1, w28
  42fa1c:	bl	401cc0 <printf@plt>
  42fa20:	b	42f670 <ferror@plt+0x2d930>
  42fa24:	add	x4, sp, #0xfc
  42fa28:	add	x3, sp, #0xf8
  42fa2c:	mov	x1, x20
  42fa30:	mov	x0, x19
  42fa34:	mov	w2, #0x0                   	// #0
  42fa38:	bl	4275f0 <ferror@plt+0x258b0>
  42fa3c:	ldr	w24, [sp, #248]
  42fa40:	mov	x28, x0
  42fa44:	tst	x0, #0xffffffff00000000
  42fa48:	add	x24, x19, x24
  42fa4c:	b.eq	42fa5c <ferror@plt+0x2dd1c>  // b.none
  42fa50:	ldr	w0, [sp, #252]
  42fa54:	orr	w0, w0, #0x2
  42fa58:	str	w0, [sp, #252]
  42fa5c:	ldr	w0, [sp, #252]
  42fa60:	bl	425cb8 <ferror@plt+0x23f78>
  42fa64:	sub	x1, x20, x24
  42fa68:	mov	x0, x24
  42fa6c:	bl	401940 <strnlen@plt>
  42fa70:	add	x19, x0, #0x1
  42fa74:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  42fa78:	add	x19, x24, x19
  42fa7c:	add	x1, x1, #0x5b6
  42fa80:	mov	w2, #0x5                   	// #5
  42fa84:	b	42fa0c <ferror@plt+0x2dccc>
  42fa88:	add	x4, sp, #0xfc
  42fa8c:	add	x3, sp, #0xf8
  42fa90:	mov	x1, x20
  42fa94:	mov	x0, x19
  42fa98:	mov	w2, #0x0                   	// #0
  42fa9c:	bl	4275f0 <ferror@plt+0x258b0>
  42faa0:	ldr	w28, [sp, #248]
  42faa4:	mov	x24, x0
  42faa8:	tst	x0, #0xffffffff00000000
  42faac:	add	x28, x19, x28
  42fab0:	b.eq	42fac0 <ferror@plt+0x2dd80>  // b.none
  42fab4:	ldr	w0, [sp, #252]
  42fab8:	orr	w0, w0, #0x2
  42fabc:	str	w0, [sp, #252]
  42fac0:	ldr	w0, [sp, #252]
  42fac4:	add	x19, x28, w22, uxtw
  42fac8:	bl	425cb8 <ferror@plt+0x23f78>
  42facc:	cmp	x19, x20
  42fad0:	b.cc	42fb1c <ferror@plt+0x2dddc>  // b.lo, b.ul, b.last
  42fad4:	subs	x1, x20, x28
  42fad8:	csel	w1, wzr, w1, ls  // ls = plast
  42fadc:	sub	w0, w1, #0x1
  42fae0:	cmp	w0, #0x7
  42fae4:	b.hi	42fb24 <ferror@plt+0x2dde4>  // b.pmore
  42fae8:	ldr	x2, [x21]
  42faec:	mov	x0, x28
  42faf0:	blr	x2
  42faf4:	bl	425e0c <ferror@plt+0x240cc>
  42faf8:	mov	x28, x0
  42fafc:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  42fb00:	add	x1, x1, #0x5e0
  42fb04:	mov	w2, #0x5                   	// #5
  42fb08:	mov	x0, #0x0                   	// #0
  42fb0c:	bl	401c70 <dcgettext@plt>
  42fb10:	mov	x2, x28
  42fb14:	mov	w1, w24
  42fb18:	b	42fa1c <ferror@plt+0x2dcdc>
  42fb1c:	mov	w1, w22
  42fb20:	b	42fadc <ferror@plt+0x2dd9c>
  42fb24:	mov	x0, #0x0                   	// #0
  42fb28:	b	42faf4 <ferror@plt+0x2ddb4>
  42fb2c:	add	x4, sp, #0xfc
  42fb30:	add	x3, sp, #0xf8
  42fb34:	mov	x1, x20
  42fb38:	mov	x0, x19
  42fb3c:	mov	w2, #0x0                   	// #0
  42fb40:	bl	4275f0 <ferror@plt+0x258b0>
  42fb44:	ldr	w28, [sp, #248]
  42fb48:	mov	x24, x0
  42fb4c:	tst	x0, #0xffffffff00000000
  42fb50:	add	x28, x19, x28
  42fb54:	b.eq	42fb64 <ferror@plt+0x2de24>  // b.none
  42fb58:	ldr	w0, [sp, #252]
  42fb5c:	orr	w0, w0, #0x2
  42fb60:	str	w0, [sp, #252]
  42fb64:	ldr	w0, [sp, #252]
  42fb68:	add	x19, x28, w22, uxtw
  42fb6c:	bl	425cb8 <ferror@plt+0x23f78>
  42fb70:	cmp	x19, x20
  42fb74:	b.cc	42fbb0 <ferror@plt+0x2de70>  // b.lo, b.ul, b.last
  42fb78:	subs	x1, x20, x28
  42fb7c:	csel	w1, wzr, w1, ls  // ls = plast
  42fb80:	sub	w0, w1, #0x1
  42fb84:	cmp	w0, #0x7
  42fb88:	b.hi	42fbb8 <ferror@plt+0x2de78>  // b.pmore
  42fb8c:	ldr	x2, [x21]
  42fb90:	mov	x0, x28
  42fb94:	blr	x2
  42fb98:	bl	425e0c <ferror@plt+0x240cc>
  42fb9c:	mov	x28, x0
  42fba0:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  42fba4:	mov	w2, #0x5                   	// #5
  42fba8:	add	x1, x1, #0x610
  42fbac:	b	42fb08 <ferror@plt+0x2ddc8>
  42fbb0:	mov	w1, w22
  42fbb4:	b	42fb80 <ferror@plt+0x2de40>
  42fbb8:	mov	x0, #0x0                   	// #0
  42fbbc:	b	42fb98 <ferror@plt+0x2de58>
  42fbc0:	add	x24, x19, w22, uxtw
  42fbc4:	cmp	x24, x20
  42fbc8:	b.cc	42fc18 <ferror@plt+0x2ded8>  // b.lo, b.ul, b.last
  42fbcc:	sub	x1, x20, x19
  42fbd0:	cmp	x19, x20
  42fbd4:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  42fbd8:	sub	w0, w1, #0x1
  42fbdc:	cmp	w0, #0x7
  42fbe0:	b.hi	42fc20 <ferror@plt+0x2dee0>  // b.pmore
  42fbe4:	ldr	x2, [x21]
  42fbe8:	mov	x0, x19
  42fbec:	blr	x2
  42fbf0:	mov	x19, x0
  42fbf4:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  42fbf8:	add	x1, x1, #0x63f
  42fbfc:	mov	w2, #0x5                   	// #5
  42fc00:	mov	x0, #0x0                   	// #0
  42fc04:	bl	401c70 <dcgettext@plt>
  42fc08:	mov	x1, x19
  42fc0c:	mov	x19, x24
  42fc10:	bl	401cc0 <printf@plt>
  42fc14:	b	42f670 <ferror@plt+0x2d930>
  42fc18:	mov	w1, w22
  42fc1c:	b	42fbd8 <ferror@plt+0x2de98>
  42fc20:	mov	x19, #0x0                   	// #0
  42fc24:	b	42fbf4 <ferror@plt+0x2deb4>
  42fc28:	add	x4, sp, #0xfc
  42fc2c:	add	x3, sp, #0xf8
  42fc30:	mov	x1, x20
  42fc34:	mov	x0, x19
  42fc38:	mov	w2, #0x0                   	// #0
  42fc3c:	bl	4275f0 <ferror@plt+0x258b0>
  42fc40:	ldr	w28, [sp, #248]
  42fc44:	mov	x24, x0
  42fc48:	tst	x0, #0xffffffff00000000
  42fc4c:	add	x28, x19, x28
  42fc50:	b.eq	42fc60 <ferror@plt+0x2df20>  // b.none
  42fc54:	ldr	w0, [sp, #252]
  42fc58:	orr	w0, w0, #0x2
  42fc5c:	str	w0, [sp, #252]
  42fc60:	ldr	w0, [sp, #252]
  42fc64:	add	x19, x28, w22, uxtw
  42fc68:	bl	425cb8 <ferror@plt+0x23f78>
  42fc6c:	cmp	x19, x20
  42fc70:	b.cc	42fca8 <ferror@plt+0x2df68>  // b.lo, b.ul, b.last
  42fc74:	subs	x1, x20, x28
  42fc78:	csel	w1, wzr, w1, ls  // ls = plast
  42fc7c:	sub	w0, w1, #0x1
  42fc80:	cmp	w0, #0x7
  42fc84:	b.hi	42fcb0 <ferror@plt+0x2df70>  // b.pmore
  42fc88:	ldr	x2, [x21]
  42fc8c:	mov	x0, x28
  42fc90:	blr	x2
  42fc94:	mov	x28, x0
  42fc98:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  42fc9c:	mov	w2, #0x5                   	// #5
  42fca0:	add	x1, x1, #0x662
  42fca4:	b	42fb08 <ferror@plt+0x2ddc8>
  42fca8:	mov	w1, w22
  42fcac:	b	42fc7c <ferror@plt+0x2df3c>
  42fcb0:	mov	x28, #0x0                   	// #0
  42fcb4:	b	42fc98 <ferror@plt+0x2df58>
  42fcb8:	add	x4, sp, #0xfc
  42fcbc:	add	x3, sp, #0xf8
  42fcc0:	mov	x1, x20
  42fcc4:	mov	x0, x19
  42fcc8:	mov	w2, #0x0                   	// #0
  42fccc:	bl	4275f0 <ferror@plt+0x258b0>
  42fcd0:	ldr	w28, [sp, #248]
  42fcd4:	mov	x24, x0
  42fcd8:	tst	x0, #0xffffffff00000000
  42fcdc:	add	x28, x19, x28
  42fce0:	b.eq	42fcf0 <ferror@plt+0x2dfb0>  // b.none
  42fce4:	ldr	w0, [sp, #252]
  42fce8:	orr	w0, w0, #0x2
  42fcec:	str	w0, [sp, #252]
  42fcf0:	ldr	w0, [sp, #252]
  42fcf4:	add	x19, x28, w22, uxtw
  42fcf8:	bl	425cb8 <ferror@plt+0x23f78>
  42fcfc:	cmp	x19, x20
  42fd00:	b.cc	42fd38 <ferror@plt+0x2dff8>  // b.lo, b.ul, b.last
  42fd04:	subs	x1, x20, x28
  42fd08:	csel	w1, wzr, w1, ls  // ls = plast
  42fd0c:	sub	w0, w1, #0x1
  42fd10:	cmp	w0, #0x7
  42fd14:	b.hi	42fd40 <ferror@plt+0x2e000>  // b.pmore
  42fd18:	ldr	x2, [x21]
  42fd1c:	mov	x0, x28
  42fd20:	blr	x2
  42fd24:	mov	x28, x0
  42fd28:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  42fd2c:	mov	w2, #0x5                   	// #5
  42fd30:	add	x1, x1, #0x69b
  42fd34:	b	42fb08 <ferror@plt+0x2ddc8>
  42fd38:	mov	w1, w22
  42fd3c:	b	42fd0c <ferror@plt+0x2dfcc>
  42fd40:	mov	x28, #0x0                   	// #0
  42fd44:	b	42fd28 <ferror@plt+0x2dfe8>
  42fd48:	add	x24, x19, w22, uxtw
  42fd4c:	cmp	x24, x20
  42fd50:	b.cc	42fd8c <ferror@plt+0x2e04c>  // b.lo, b.ul, b.last
  42fd54:	sub	x1, x20, x19
  42fd58:	cmp	x19, x20
  42fd5c:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  42fd60:	sub	w0, w1, #0x1
  42fd64:	cmp	w0, #0x7
  42fd68:	b.hi	42fd94 <ferror@plt+0x2e054>  // b.pmore
  42fd6c:	ldr	x2, [x21]
  42fd70:	mov	x0, x19
  42fd74:	blr	x2
  42fd78:	mov	x19, x0
  42fd7c:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  42fd80:	mov	w2, #0x5                   	// #5
  42fd84:	add	x1, x1, #0x6d3
  42fd88:	b	42fc00 <ferror@plt+0x2dec0>
  42fd8c:	mov	w1, w22
  42fd90:	b	42fd60 <ferror@plt+0x2e020>
  42fd94:	mov	x19, #0x0                   	// #0
  42fd98:	b	42fd7c <ferror@plt+0x2e03c>
  42fd9c:	ldr	x0, [sp, #168]
  42fda0:	cbz	x0, 42fdac <ferror@plt+0x2e06c>
  42fda4:	ldr	x24, [x0, w28, uxtw #3]
  42fda8:	cbnz	x24, 42fdcc <ferror@plt+0x2e08c>
  42fdac:	mov	w2, #0x5                   	// #5
  42fdb0:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  42fdb4:	mov	x0, #0x0                   	// #0
  42fdb8:	add	x1, x1, #0x6fa
  42fdbc:	bl	401c70 <dcgettext@plt>
  42fdc0:	mov	w1, w26
  42fdc4:	bl	4390e8 <error@@Base>
  42fdc8:	b	42f124 <ferror@plt+0x2d3e4>
  42fdcc:	add	x4, sp, #0xfc
  42fdd0:	add	x3, sp, #0xf8
  42fdd4:	mov	x1, x20
  42fdd8:	mov	w2, #0x0                   	// #0
  42fddc:	mov	x0, x24
  42fde0:	bl	4275f0 <ferror@plt+0x258b0>
  42fde4:	mov	x26, x0
  42fde8:	ldp	w1, w0, [sp, #248]
  42fdec:	str	w1, [sp, #184]
  42fdf0:	bl	425cb8 <ferror@plt+0x23f78>
  42fdf4:	ldr	w1, [sp, #184]
  42fdf8:	cbnz	x26, 42fe1c <ferror@plt+0x2e0dc>
  42fdfc:	mov	w2, #0x5                   	// #5
  42fe00:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  42fe04:	mov	x0, #0x0                   	// #0
  42fe08:	add	x1, x1, #0x71b
  42fe0c:	bl	401c70 <dcgettext@plt>
  42fe10:	mov	w1, w28
  42fe14:	bl	401cc0 <printf@plt>
  42fe18:	b	42f670 <ferror@plt+0x2d930>
  42fe1c:	add	x24, x24, w1, uxtw
  42fe20:	mov	w2, #0x5                   	// #5
  42fe24:	ldr	x1, [sp, #208]
  42fe28:	mov	x0, #0x0                   	// #0
  42fe2c:	bl	401c70 <dcgettext@plt>
  42fe30:	mov	w1, w28
  42fe34:	bl	401cc0 <printf@plt>
  42fe38:	sub	x0, x26, #0x1
  42fe3c:	mov	x28, #0x0                   	// #0
  42fe40:	mov	x27, x0
  42fe44:	mov	x0, x24
  42fe48:	add	x24, x24, #0x1
  42fe4c:	cmp	x24, x20
  42fe50:	b.cc	42fef4 <ferror@plt+0x2e1b4>  // b.lo, b.ul, b.last
  42fe54:	sub	x2, x24, #0x1
  42fe58:	sub	x1, x20, x0
  42fe5c:	cmp	x20, x2
  42fe60:	csel	w1, wzr, w1, ls  // ls = plast
  42fe64:	sub	w2, w1, #0x1
  42fe68:	cmp	w2, #0x7
  42fe6c:	b.hi	42fefc <ferror@plt+0x2e1bc>  // b.pmore
  42fe70:	ldr	x2, [x21]
  42fe74:	blr	x2
  42fe78:	mov	w1, #0xffffffff            	// #-1
  42fe7c:	str	w1, [sp, #56]
  42fe80:	mov	w1, #0x20                  	// #32
  42fe84:	strb	w1, [sp, #48]
  42fe88:	ldr	x3, [sp, #176]
  42fe8c:	str	xzr, [sp, #16]
  42fe90:	ldr	w1, [sp, #192]
  42fe94:	mov	x4, x19
  42fe98:	str	w1, [sp, #8]
  42fe9c:	mov	w1, w22
  42fea0:	str	x1, [sp]
  42fea4:	mov	x5, x20
  42fea8:	str	wzr, [sp, #24]
  42feac:	sxtw	x1, w0
  42feb0:	stp	xzr, xzr, [sp, #32]
  42feb4:	mov	x7, #0x0                   	// #0
  42feb8:	mov	x6, #0x0                   	// #0
  42febc:	mov	x2, #0x0                   	// #0
  42fec0:	mov	x0, #0x0                   	// #0
  42fec4:	bl	42acb0 <ferror@plt+0x28f70>
  42fec8:	mov	x19, x0
  42fecc:	cmp	x27, x28
  42fed0:	b.eq	42fedc <ferror@plt+0x2e19c>  // b.none
  42fed4:	mov	w0, #0x2c                  	// #44
  42fed8:	bl	401cf0 <putchar@plt>
  42fedc:	add	x28, x28, #0x1
  42fee0:	cmp	x26, x28
  42fee4:	b.ne	42fe44 <ferror@plt+0x2e104>  // b.any
  42fee8:	mov	w0, #0xa                   	// #10
  42feec:	bl	401cf0 <putchar@plt>
  42fef0:	b	42f670 <ferror@plt+0x2d930>
  42fef4:	mov	w1, #0x1                   	// #1
  42fef8:	b	42fe64 <ferror@plt+0x2e124>
  42fefc:	mov	w0, #0x0                   	// #0
  42ff00:	b	42fe78 <ferror@plt+0x2e138>
  42ff04:	sub	sp, sp, #0xf0
  42ff08:	stp	x29, x30, [sp, #64]
  42ff0c:	add	x29, sp, #0x40
  42ff10:	stp	x19, x20, [sp, #80]
  42ff14:	mov	x20, x2
  42ff18:	stp	x21, x22, [sp, #96]
  42ff1c:	mov	w21, w5
  42ff20:	stp	x23, x24, [sp, #112]
  42ff24:	add	x24, x0, #0x1
  42ff28:	cmp	x24, x2
  42ff2c:	stp	x25, x26, [sp, #128]
  42ff30:	mov	x26, x1
  42ff34:	stp	x27, x28, [sp, #144]
  42ff38:	stp	x3, x4, [sp, #176]
  42ff3c:	b.cc	42ffc0 <ferror@plt+0x2e280>  // b.lo, b.ul, b.last
  42ff40:	sub	x1, x2, x0
  42ff44:	cmp	x0, x2
  42ff48:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  42ff4c:	sub	w2, w1, #0x1
  42ff50:	cmp	w2, #0x7
  42ff54:	b.hi	430048 <ferror@plt+0x2e308>  // b.pmore
  42ff58:	adrp	x2, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  42ff5c:	mov	x19, x24
  42ff60:	ldr	x2, [x2, #648]
  42ff64:	blr	x2
  42ff68:	and	w22, w0, #0xff
  42ff6c:	mov	w14, #0x0                   	// #0
  42ff70:	cmp	w14, w22
  42ff74:	b.ne	42ffc8 <ferror@plt+0x2e288>  // b.any
  42ff78:	add	x4, sp, #0xec
  42ff7c:	add	x3, sp, #0xe8
  42ff80:	mov	x1, x20
  42ff84:	mov	x0, x19
  42ff88:	mov	w2, #0x0                   	// #0
  42ff8c:	bl	4275f0 <ferror@plt+0x258b0>
  42ff90:	str	x0, [sp, #168]
  42ff94:	ldr	w0, [sp, #232]
  42ff98:	add	x19, x19, x0
  42ff9c:	ldr	w0, [sp, #236]
  42ffa0:	bl	425cb8 <ferror@plt+0x23f78>
  42ffa4:	cmp	x20, x19
  42ffa8:	b.ne	430060 <ferror@plt+0x2e320>  // b.any
  42ffac:	mov	w2, #0x5                   	// #5
  42ffb0:	cbz	w21, 430054 <ferror@plt+0x2e314>
  42ffb4:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  42ffb8:	add	x1, x1, #0x7c8
  42ffbc:	b	430020 <ferror@plt+0x2e2e0>
  42ffc0:	mov	w1, #0x1                   	// #1
  42ffc4:	b	42ff4c <ferror@plt+0x2e20c>
  42ffc8:	add	x3, sp, #0xec
  42ffcc:	mov	x1, x20
  42ffd0:	mov	x0, x19
  42ffd4:	mov	x4, #0x0                   	// #0
  42ffd8:	mov	w2, #0x0                   	// #0
  42ffdc:	bl	4275f0 <ferror@plt+0x258b0>
  42ffe0:	ldr	w0, [sp, #236]
  42ffe4:	add	x3, sp, #0xec
  42ffe8:	mov	x1, x20
  42ffec:	mov	x4, #0x0                   	// #0
  42fff0:	add	x19, x19, x0
  42fff4:	mov	w2, #0x0                   	// #0
  42fff8:	mov	x0, x19
  42fffc:	bl	4275f0 <ferror@plt+0x258b0>
  430000:	ldr	w0, [sp, #236]
  430004:	add	x19, x19, x0
  430008:	cmp	x20, x19
  43000c:	b.ne	43003c <ferror@plt+0x2e2fc>  // b.any
  430010:	mov	w2, #0x5                   	// #5
  430014:	cbz	w21, 430030 <ferror@plt+0x2e2f0>
  430018:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  43001c:	add	x1, x1, #0x77c
  430020:	mov	x0, #0x0                   	// #0
  430024:	bl	401c70 <dcgettext@plt>
  430028:	bl	4395dc <warn@@Base>
  43002c:	b	430080 <ferror@plt+0x2e340>
  430030:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  430034:	add	x1, x1, #0x7a2
  430038:	b	430020 <ferror@plt+0x2e2e0>
  43003c:	add	w14, w14, #0x1
  430040:	and	w14, w14, #0xff
  430044:	b	42ff70 <ferror@plt+0x2e230>
  430048:	mov	x19, x24
  43004c:	mov	w22, #0x0                   	// #0
  430050:	b	42ff78 <ferror@plt+0x2e238>
  430054:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  430058:	add	x1, x1, #0x7e0
  43005c:	b	430020 <ferror@plt+0x2e2e0>
  430060:	ldr	x0, [sp, #168]
  430064:	cbnz	x0, 4300b4 <ferror@plt+0x2e374>
  430068:	mov	w2, #0x5                   	// #5
  43006c:	cbz	w21, 4300a4 <ferror@plt+0x2e364>
  430070:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  430074:	add	x1, x1, #0x7f8
  430078:	bl	401c70 <dcgettext@plt>
  43007c:	bl	401cc0 <printf@plt>
  430080:	mov	x0, x19
  430084:	ldp	x29, x30, [sp, #64]
  430088:	ldp	x19, x20, [sp, #80]
  43008c:	ldp	x21, x22, [sp, #96]
  430090:	ldp	x23, x24, [sp, #112]
  430094:	ldp	x25, x26, [sp, #128]
  430098:	ldp	x27, x28, [sp, #144]
  43009c:	add	sp, sp, #0xf0
  4300a0:	ret
  4300a4:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  4300a8:	mov	x0, #0x0                   	// #0
  4300ac:	add	x1, x1, #0x819
  4300b0:	b	430078 <ferror@plt+0x2e338>
  4300b4:	sub	x23, x19, x26
  4300b8:	mov	w2, #0x5                   	// #5
  4300bc:	cbz	w21, 430118 <ferror@plt+0x2e3d8>
  4300c0:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  4300c4:	add	x1, x1, #0x83a
  4300c8:	mov	x0, #0x0                   	// #0
  4300cc:	bl	401c70 <dcgettext@plt>
  4300d0:	mov	x1, x23
  4300d4:	bl	401cc0 <printf@plt>
  4300d8:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  4300dc:	add	x1, x1, #0x888
  4300e0:	mov	w2, #0x5                   	// #5
  4300e4:	mov	x0, #0x0                   	// #0
  4300e8:	bl	401c70 <dcgettext@plt>
  4300ec:	mov	w28, #0x2                   	// #2
  4300f0:	bl	401cc0 <printf@plt>
  4300f4:	adrp	x0, 446000 <warn@@Base+0xca24>
  4300f8:	add	x0, x0, #0x3a2
  4300fc:	str	x0, [sp, #200]
  430100:	sbfx	x0, x28, #0, #1
  430104:	mov	x23, x24
  430108:	and	w0, w0, #0x1
  43010c:	mov	w25, #0x0                   	// #0
  430110:	str	w0, [sp, #192]
  430114:	b	4301d0 <ferror@plt+0x2e490>
  430118:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  43011c:	add	x1, x1, #0x861
  430120:	b	4300c8 <ferror@plt+0x2e388>
  430124:	mov	x1, x20
  430128:	add	x4, sp, #0xec
  43012c:	add	x3, sp, #0xe8
  430130:	mov	x0, x23
  430134:	mov	w2, #0x0                   	// #0
  430138:	bl	4275f0 <ferror@plt+0x258b0>
  43013c:	mov	x27, x0
  430140:	ldr	w0, [sp, #232]
  430144:	add	x23, x23, x0
  430148:	ldr	w0, [sp, #236]
  43014c:	bl	425cb8 <ferror@plt+0x23f78>
  430150:	cmp	x27, #0x1
  430154:	ldr	w1, [sp, #192]
  430158:	cset	w0, ne  // ne = any
  43015c:	cmp	w0, w1
  430160:	b.eq	4301a8 <ferror@plt+0x2e468>  // b.none
  430164:	sub	x1, x27, #0x1
  430168:	cmp	x1, #0x4
  43016c:	b.hi	430218 <ferror@plt+0x2e4d8>  // b.pmore
  430170:	cmp	w1, #0x4
  430174:	b.hi	430218 <ferror@plt+0x2e4d8>  // b.pmore
  430178:	adrp	x0, 46f000 <warn@@Base+0x35a24>
  43017c:	mov	w2, #0x5                   	// #5
  430180:	add	x0, x0, #0x990
  430184:	ldrb	w0, [x0, w1, uxtw]
  430188:	adr	x1, 430194 <ferror@plt+0x2e454>
  43018c:	add	x0, x1, w0, sxtb #2
  430190:	br	x0
  430194:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  430198:	add	x1, x1, #0x890
  43019c:	mov	x0, #0x0                   	// #0
  4301a0:	bl	401c70 <dcgettext@plt>
  4301a4:	bl	401cc0 <printf@plt>
  4301a8:	mov	x0, x23
  4301ac:	add	x3, sp, #0xec
  4301b0:	mov	x1, x20
  4301b4:	mov	x4, #0x0                   	// #0
  4301b8:	mov	w2, #0x0                   	// #0
  4301bc:	bl	4275f0 <ferror@plt+0x258b0>
  4301c0:	ldr	w0, [sp, #236]
  4301c4:	add	w25, w25, #0x1
  4301c8:	and	w25, w25, #0xff
  4301cc:	add	x23, x23, x0
  4301d0:	cmp	w25, w22
  4301d4:	b.ne	430124 <ferror@plt+0x2e3e4>  // b.any
  4301d8:	cmp	w28, #0x1
  4301dc:	b.eq	430254 <ferror@plt+0x2e514>  // b.none
  4301e0:	mov	w28, #0x1                   	// #1
  4301e4:	b	430100 <ferror@plt+0x2e3c0>
  4301e8:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  4301ec:	add	x1, x1, #0x896
  4301f0:	b	43019c <ferror@plt+0x2e45c>
  4301f4:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  4301f8:	add	x1, x1, #0x89b
  4301fc:	b	43019c <ferror@plt+0x2e45c>
  430200:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  430204:	add	x1, x1, #0x8a1
  430208:	b	43019c <ferror@plt+0x2e45c>
  43020c:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  430210:	add	x1, x1, #0x8a7
  430214:	b	43019c <ferror@plt+0x2e45c>
  430218:	adrp	x0, 46c000 <warn@@Base+0x32a24>
  43021c:	mov	w2, #0x5                   	// #5
  430220:	add	x1, x0, #0x8ac
  430224:	mov	x0, #0x0                   	// #0
  430228:	bl	401c70 <dcgettext@plt>
  43022c:	mov	x2, x0
  430230:	ldr	x0, [sp, #200]
  430234:	mov	x1, x27
  430238:	str	x2, [sp, #208]
  43023c:	bl	4242d8 <ferror@plt+0x22598>
  430240:	mov	x1, x0
  430244:	ldr	x2, [sp, #208]
  430248:	mov	x0, x2
  43024c:	bl	401cc0 <printf@plt>
  430250:	b	4301a8 <ferror@plt+0x2e468>
  430254:	mov	w0, #0xa                   	// #10
  430258:	mov	x28, x19
  43025c:	bl	401cf0 <putchar@plt>
  430260:	mov	x23, #0x0                   	// #0
  430264:	adrp	x0, 46c000 <warn@@Base+0x32a24>
  430268:	add	x0, x0, #0x8ce
  43026c:	str	x0, [sp, #192]
  430270:	ldr	x0, [sp, #168]
  430274:	cmp	x23, x0
  430278:	b.eq	430080 <ferror@plt+0x2e340>  // b.none
  43027c:	ldr	x0, [sp, #192]
  430280:	mov	w1, w23
  430284:	bl	401cc0 <printf@plt>
  430288:	mov	w9, #0x2                   	// #2
  43028c:	sbfx	x0, x9, #0, #1
  430290:	mov	x25, x24
  430294:	and	w0, w0, #0x1
  430298:	mov	x19, x28
  43029c:	mov	w27, w0
  4302a0:	mov	w8, #0x0                   	// #0
  4302a4:	b	43038c <ferror@plt+0x2e64c>
  4302a8:	add	x4, sp, #0xec
  4302ac:	add	x3, sp, #0xe8
  4302b0:	mov	x1, x20
  4302b4:	mov	w2, #0x0                   	// #0
  4302b8:	mov	x0, x25
  4302bc:	stp	w8, w9, [sp, #216]
  4302c0:	bl	4275f0 <ferror@plt+0x258b0>
  4302c4:	mov	x5, x0
  4302c8:	ldr	w0, [sp, #232]
  4302cc:	str	x5, [sp, #208]
  4302d0:	add	x25, x25, x0
  4302d4:	ldr	w0, [sp, #236]
  4302d8:	bl	425cb8 <ferror@plt+0x23f78>
  4302dc:	add	x4, sp, #0xec
  4302e0:	add	x3, sp, #0xe8
  4302e4:	mov	w2, #0x0                   	// #0
  4302e8:	mov	x1, x20
  4302ec:	mov	x0, x25
  4302f0:	bl	4275f0 <ferror@plt+0x258b0>
  4302f4:	mov	x1, x0
  4302f8:	ldr	w0, [sp, #232]
  4302fc:	str	x1, [sp, #200]
  430300:	add	x25, x25, x0
  430304:	ldr	w0, [sp, #236]
  430308:	bl	425cb8 <ferror@plt+0x23f78>
  43030c:	str	xzr, [sp, #16]
  430310:	ldr	x5, [sp, #208]
  430314:	mov	w0, #0xffffffff            	// #-1
  430318:	str	w0, [sp, #56]
  43031c:	mov	w0, #0x9                   	// #9
  430320:	cmp	x5, #0x1
  430324:	strb	w0, [sp, #48]
  430328:	ldr	x0, [sp, #184]
  43032c:	str	x0, [sp, #32]
  430330:	cset	w0, eq  // eq = none
  430334:	str	xzr, [sp, #40]
  430338:	eor	w0, w0, w27
  43033c:	str	w0, [sp, #24]
  430340:	ldr	x0, [sp, #176]
  430344:	mov	x4, x19
  430348:	ldr	x1, [sp, #200]
  43034c:	mov	x3, x26
  430350:	ldrh	w0, [x0, #8]
  430354:	mov	x5, x20
  430358:	str	w0, [sp, #8]
  43035c:	mov	x7, #0x0                   	// #0
  430360:	ldr	x0, [sp, #176]
  430364:	mov	x6, #0x0                   	// #0
  430368:	mov	x2, #0x0                   	// #0
  43036c:	ldr	w0, [x0, #36]
  430370:	str	x0, [sp]
  430374:	mov	x0, #0x0                   	// #0
  430378:	bl	42acb0 <ferror@plt+0x28f70>
  43037c:	mov	x19, x0
  430380:	ldp	w8, w9, [sp, #216]
  430384:	add	w8, w8, #0x1
  430388:	and	w8, w8, #0xff
  43038c:	cmp	w8, w22
  430390:	b.ne	4302a8 <ferror@plt+0x2e568>  // b.any
  430394:	cmp	w9, #0x1
  430398:	b.eq	4303a4 <ferror@plt+0x2e664>  // b.none
  43039c:	mov	w9, #0x1                   	// #1
  4303a0:	b	43028c <ferror@plt+0x2e54c>
  4303a4:	cmp	x19, x20
  4303a8:	b.ne	4303cc <ferror@plt+0x2e68c>  // b.any
  4303ac:	mov	w2, #0x5                   	// #5
  4303b0:	cbz	w21, 4303c0 <ferror@plt+0x2e680>
  4303b4:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  4303b8:	add	x1, x1, #0x8d3
  4303bc:	b	430020 <ferror@plt+0x2e2e0>
  4303c0:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  4303c4:	add	x1, x1, #0x8f3
  4303c8:	b	430020 <ferror@plt+0x2e2e0>
  4303cc:	mov	w0, #0xa                   	// #10
  4303d0:	add	x23, x23, #0x1
  4303d4:	mov	x28, x19
  4303d8:	bl	401cf0 <putchar@plt>
  4303dc:	b	430270 <ferror@plt+0x2e530>
  4303e0:	sub	sp, sp, #0x140
  4303e4:	stp	x29, x30, [sp, #64]
  4303e8:	add	x29, sp, #0x40
  4303ec:	stp	x21, x22, [sp, #96]
  4303f0:	adrp	x22, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  4303f4:	stp	x19, x20, [sp, #80]
  4303f8:	stp	x23, x24, [sp, #112]
  4303fc:	mov	x23, x0
  430400:	stp	x27, x28, [sp, #144]
  430404:	ldr	x27, [x0, #32]
  430408:	stp	x25, x26, [sp, #128]
  43040c:	ldr	x19, [x0, #48]
  430410:	str	x22, [sp, #168]
  430414:	ldr	w0, [x22, #604]
  430418:	str	x1, [sp, #224]
  43041c:	add	x19, x27, x19
  430420:	cbnz	w0, 430470 <ferror@plt+0x2e730>
  430424:	mov	w0, #0x1                   	// #1
  430428:	str	w0, [x22, #604]
  43042c:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  430430:	mov	w2, #0x5                   	// #5
  430434:	ldr	w0, [x0, #580]
  430438:	cbz	w0, 430480 <ferror@plt+0x2e740>
  43043c:	ldr	x0, [x23, #24]
  430440:	cbz	x0, 430480 <ferror@plt+0x2e740>
  430444:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  430448:	mov	x0, #0x0                   	// #0
  43044c:	add	x1, x1, #0x913
  430450:	bl	401c70 <dcgettext@plt>
  430454:	ldp	x1, x2, [x23, #16]
  430458:	bl	401cc0 <printf@plt>
  43045c:	adrp	x24, 448000 <warn@@Base+0xea24>
  430460:	mov	x25, x27
  430464:	add	x0, x24, #0x126
  430468:	str	x0, [sp, #176]
  43046c:	b	4304cc <ferror@plt+0x2e78c>
  430470:	tbnz	w0, #0, 43042c <ferror@plt+0x2e6ec>
  430474:	mov	w0, #0x1                   	// #1
  430478:	str	w0, [sp, #192]
  43047c:	b	430550 <ferror@plt+0x2e810>
  430480:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  430484:	mov	x0, #0x0                   	// #0
  430488:	add	x1, x1, #0x950
  43048c:	bl	401c70 <dcgettext@plt>
  430490:	ldr	x1, [x23, #16]
  430494:	bl	401cc0 <printf@plt>
  430498:	b	43045c <ferror@plt+0x2e71c>
  43049c:	ldrb	w0, [sp, #306]
  4304a0:	mov	x21, #0x0                   	// #0
  4304a4:	bl	423ec4 <ferror@plt+0x22184>
  4304a8:	ldr	x0, [sp, #272]
  4304ac:	mov	w2, #0x5                   	// #5
  4304b0:	cmp	x0, x25
  4304b4:	b.hi	430b14 <ferror@plt+0x2edd4>  // b.pmore
  4304b8:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  4304bc:	add	x1, x1, #0xbd8
  4304c0:	mov	x0, #0x0                   	// #0
  4304c4:	bl	401c70 <dcgettext@plt>
  4304c8:	bl	401cc0 <printf@plt>
  4304cc:	cmp	x19, x25
  4304d0:	b.ls	430474 <ferror@plt+0x2e734>  // b.plast
  4304d4:	ldr	x1, [sp, #176]
  4304d8:	mov	x2, #0xc                   	// #12
  4304dc:	ldr	x20, [x23, #16]
  4304e0:	mov	x0, x20
  4304e4:	bl	401a50 <strncmp@plt>
  4304e8:	cbnz	w0, 43061c <ferror@plt+0x2e8dc>
  4304ec:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  4304f0:	mov	x0, x20
  4304f4:	add	x1, x1, #0x97c
  4304f8:	bl	401bb0 <strcmp@plt>
  4304fc:	cbz	w0, 43061c <ferror@plt+0x2e8dc>
  430500:	adrp	x0, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  430504:	add	x0, x0, #0x6a0
  430508:	add	x0, x0, #0xaa8
  43050c:	add	x1, sp, #0x200
  430510:	str	x19, [sp, #272]
  430514:	ldp	x2, x3, [x0]
  430518:	stp	x2, x3, [x1, #-232]
  43051c:	ldp	x2, x3, [x0, #16]
  430520:	stp	x2, x3, [x1, #-216]
  430524:	ldr	x0, [x0, #32]
  430528:	str	x0, [sp, #312]
  43052c:	tst	w0, #0xff
  430530:	b.ne	43049c <ferror@plt+0x2e75c>  // b.any
  430534:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  430538:	add	x1, x1, #0x98c
  43053c:	mov	w2, #0x5                   	// #5
  430540:	mov	x0, #0x0                   	// #0
  430544:	bl	401c70 <dcgettext@plt>
  430548:	bl	4395dc <warn@@Base>
  43054c:	str	wzr, [sp, #192]
  430550:	ldr	x0, [sp, #168]
  430554:	ldr	w0, [x0, #604]
  430558:	tbz	w0, #1, 431548 <ferror@plt+0x2f808>
  43055c:	mov	x0, x23
  430560:	mov	x28, x27
  430564:	bl	4267cc <ferror@plt+0x24a8c>
  430568:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  43056c:	add	x0, x0, #0x191
  430570:	str	x0, [sp, #200]
  430574:	cmp	x19, x28
  430578:	b.ls	431548 <ferror@plt+0x2f808>  // b.plast
  43057c:	ldr	x20, [x23, #16]
  430580:	adrp	x1, 448000 <warn@@Base+0xea24>
  430584:	mov	x2, #0xc                   	// #12
  430588:	add	x1, x1, #0x126
  43058c:	mov	x0, x20
  430590:	bl	401a50 <strncmp@plt>
  430594:	cbnz	w0, 431404 <ferror@plt+0x2f6c4>
  430598:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  43059c:	mov	x0, x20
  4305a0:	add	x1, x1, #0x97c
  4305a4:	bl	401bb0 <strcmp@plt>
  4305a8:	cbz	w0, 431404 <ferror@plt+0x2f6c4>
  4305ac:	adrp	x0, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  4305b0:	add	x0, x0, #0x6a0
  4305b4:	add	x0, x0, #0xad0
  4305b8:	add	x1, sp, #0x200
  4305bc:	str	x19, [sp, #272]
  4305c0:	ldp	x2, x3, [x0]
  4305c4:	stp	x2, x3, [x1, #-232]
  4305c8:	ldp	x2, x3, [x0, #16]
  4305cc:	stp	x2, x3, [x1, #-216]
  4305d0:	ldr	x0, [x0, #32]
  4305d4:	str	x0, [sp, #312]
  4305d8:	tst	w0, #0xff
  4305dc:	b.ne	4313b8 <ferror@plt+0x2f678>  // b.any
  4305e0:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  4305e4:	add	x1, x1, #0x98c
  4305e8:	mov	w2, #0x5                   	// #5
  4305ec:	mov	x0, #0x0                   	// #0
  4305f0:	bl	401c70 <dcgettext@plt>
  4305f4:	bl	4395dc <warn@@Base>
  4305f8:	mov	w0, #0x0                   	// #0
  4305fc:	ldp	x29, x30, [sp, #64]
  430600:	ldp	x19, x20, [sp, #80]
  430604:	ldp	x21, x22, [sp, #96]
  430608:	ldp	x23, x24, [sp, #112]
  43060c:	ldp	x25, x26, [sp, #128]
  430610:	ldp	x27, x28, [sp, #144]
  430614:	add	sp, sp, #0x140
  430618:	ret
  43061c:	add	x4, sp, #0x110
  430620:	add	x3, sp, #0x118
  430624:	mov	x2, x19
  430628:	mov	x1, x25
  43062c:	mov	x0, x23
  430630:	bl	4245d0 <ferror@plt+0x22890>
  430634:	mov	x21, x0
  430638:	cbz	x0, 43054c <ferror@plt+0x2e80c>
  43063c:	mov	w2, #0x5                   	// #5
  430640:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  430644:	mov	x0, #0x0                   	// #0
  430648:	add	x1, x1, #0x3ca
  43064c:	bl	401c70 <dcgettext@plt>
  430650:	sub	x1, x25, x27
  430654:	bl	401cc0 <printf@plt>
  430658:	mov	w2, #0x5                   	// #5
  43065c:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  430660:	mov	x0, #0x0                   	// #0
  430664:	add	x1, x1, #0x9df
  430668:	bl	401c70 <dcgettext@plt>
  43066c:	ldr	x1, [sp, #280]
  430670:	bl	401cc0 <printf@plt>
  430674:	mov	w2, #0x5                   	// #5
  430678:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  43067c:	mov	x0, #0x0                   	// #0
  430680:	add	x1, x1, #0xa03
  430684:	bl	401c70 <dcgettext@plt>
  430688:	ldrh	w1, [sp, #288]
  43068c:	bl	401cc0 <printf@plt>
  430690:	mov	w2, #0x5                   	// #5
  430694:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  430698:	mov	x0, #0x0                   	// #0
  43069c:	add	x1, x1, #0xa26
  4306a0:	bl	401c70 <dcgettext@plt>
  4306a4:	ldr	w1, [sp, #296]
  4306a8:	bl	401cc0 <printf@plt>
  4306ac:	mov	w2, #0x5                   	// #5
  4306b0:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  4306b4:	mov	x0, #0x0                   	// #0
  4306b8:	add	x1, x1, #0xa49
  4306bc:	bl	401c70 <dcgettext@plt>
  4306c0:	ldrb	w1, [sp, #304]
  4306c4:	bl	401cc0 <printf@plt>
  4306c8:	ldrh	w0, [sp, #288]
  4306cc:	cmp	w0, #0x3
  4306d0:	b.ls	4306f0 <ferror@plt+0x2e9b0>  // b.plast
  4306d4:	mov	w2, #0x5                   	// #5
  4306d8:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  4306dc:	mov	x0, #0x0                   	// #0
  4306e0:	add	x1, x1, #0xa6c
  4306e4:	bl	401c70 <dcgettext@plt>
  4306e8:	ldrb	w1, [sp, #305]
  4306ec:	bl	401cc0 <printf@plt>
  4306f0:	mov	w2, #0x5                   	// #5
  4306f4:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  4306f8:	mov	x0, #0x0                   	// #0
  4306fc:	add	x1, x1, #0xa8f
  430700:	bl	401c70 <dcgettext@plt>
  430704:	ldrb	w1, [sp, #306]
  430708:	bl	401cc0 <printf@plt>
  43070c:	mov	w2, #0x5                   	// #5
  430710:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  430714:	mov	x0, #0x0                   	// #0
  430718:	add	x1, x1, #0xab2
  43071c:	bl	401c70 <dcgettext@plt>
  430720:	ldr	w1, [sp, #308]
  430724:	bl	401cc0 <printf@plt>
  430728:	mov	w2, #0x5                   	// #5
  43072c:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  430730:	mov	x0, #0x0                   	// #0
  430734:	add	x1, x1, #0xad5
  430738:	bl	401c70 <dcgettext@plt>
  43073c:	ldrb	w1, [sp, #312]
  430740:	bl	401cc0 <printf@plt>
  430744:	mov	w2, #0x5                   	// #5
  430748:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  43074c:	mov	x0, #0x0                   	// #0
  430750:	add	x1, x1, #0xaf8
  430754:	bl	401c70 <dcgettext@plt>
  430758:	ldrb	w1, [sp, #313]
  43075c:	bl	401cc0 <printf@plt>
  430760:	ldrb	w0, [sp, #312]
  430764:	cbnz	w0, 430788 <ferror@plt+0x2ea48>
  430768:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  43076c:	add	x1, x1, #0xb1b
  430770:	mov	w2, #0x5                   	// #5
  430774:	mov	x0, #0x0                   	// #0
  430778:	bl	401c70 <dcgettext@plt>
  43077c:	bl	4395dc <warn@@Base>
  430780:	mov	w0, #0x1                   	// #1
  430784:	strb	w0, [sp, #312]
  430788:	ldrb	w0, [sp, #306]
  43078c:	bl	423ec4 <ferror@plt+0x22184>
  430790:	ldrb	w0, [sp, #313]
  430794:	mov	w2, #0x5                   	// #5
  430798:	add	x0, x21, x0
  43079c:	cmp	x19, x0
  4307a0:	b.hi	4307b0 <ferror@plt+0x2ea70>  // b.pmore
  4307a4:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  4307a8:	add	x1, x1, #0xb48
  4307ac:	b	430540 <ferror@plt+0x2e800>
  4307b0:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  4307b4:	adrp	x25, 46c000 <warn@@Base+0x32a24>
  4307b8:	add	x1, x1, #0xb71
  4307bc:	adrp	x26, 46c000 <warn@@Base+0x32a24>
  4307c0:	add	x25, x25, #0xb7d
  4307c4:	add	x26, x26, #0xb96
  4307c8:	mov	x20, #0x0                   	// #0
  4307cc:	mov	x0, #0x0                   	// #0
  4307d0:	bl	401c70 <dcgettext@plt>
  4307d4:	bl	401cc0 <printf@plt>
  4307d8:	ldrb	w0, [sp, #313]
  4307dc:	add	w28, w20, #0x1
  4307e0:	cmp	w28, w0
  4307e4:	b.lt	430878 <ferror@plt+0x2eb38>  // b.tstop
  4307e8:	ldrh	w1, [sp, #288]
  4307ec:	and	x0, x0, #0xff
  4307f0:	sub	x0, x0, #0x1
  4307f4:	add	x20, x21, x0
  4307f8:	cmp	w1, #0x4
  4307fc:	b.ls	4308a4 <ferror@plt+0x2eb64>  // b.plast
  430800:	ldr	x1, [sp, #224]
  430804:	mov	w0, #0xb                   	// #11
  430808:	bl	425be4 <ferror@plt+0x23ea4>
  43080c:	mov	x4, x23
  430810:	add	x3, sp, #0x118
  430814:	mov	x2, x19
  430818:	mov	x1, x27
  43081c:	mov	w5, #0x1                   	// #1
  430820:	mov	x0, x20
  430824:	bl	42ff04 <ferror@plt+0x2e1c4>
  430828:	mov	x4, x23
  43082c:	add	x3, sp, #0x118
  430830:	mov	x2, x19
  430834:	mov	x1, x27
  430838:	mov	w5, #0x0                   	// #0
  43083c:	bl	42ff04 <ferror@plt+0x2e1c4>
  430840:	mov	x25, x0
  430844:	mov	w0, #0xa                   	// #10
  430848:	bl	401cf0 <putchar@plt>
  43084c:	add	x1, sp, #0x200
  430850:	adrp	x0, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  430854:	add	x0, x0, #0x6a0
  430858:	add	x0, x0, #0xaa8
  43085c:	ldp	x2, x3, [x1, #-232]
  430860:	stp	x2, x3, [x0]
  430864:	ldp	x2, x3, [x1, #-216]
  430868:	stp	x2, x3, [x0, #16]
  43086c:	ldr	x1, [sp, #312]
  430870:	str	x1, [x0, #32]
  430874:	b	4304a8 <ferror@plt+0x2e768>
  430878:	ldrb	w3, [x21, x20]
  43087c:	mov	x2, x25
  430880:	mov	x1, x26
  430884:	mov	w4, #0x5                   	// #5
  430888:	mov	x0, #0x0                   	// #0
  43088c:	bl	401c20 <dcngettext@plt>
  430890:	ldrb	w2, [x21, x20]
  430894:	mov	w1, w28
  430898:	add	x20, x20, #0x1
  43089c:	bl	401cc0 <printf@plt>
  4308a0:	b	4307d8 <ferror@plt+0x2ea98>
  4308a4:	ldrb	w0, [x21, x0]
  4308a8:	mov	w2, #0x5                   	// #5
  4308ac:	cbnz	w0, 4308f0 <ferror@plt+0x2ebb0>
  4308b0:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  4308b4:	add	x1, x1, #0x7f8
  4308b8:	mov	x0, #0x0                   	// #0
  4308bc:	bl	401c70 <dcgettext@plt>
  4308c0:	bl	401cc0 <printf@plt>
  4308c4:	ldrb	w0, [x20, #1]
  4308c8:	add	x25, x20, #0x1
  4308cc:	mov	w2, #0x5                   	// #5
  4308d0:	cbnz	w0, 430968 <ferror@plt+0x2ec28>
  4308d4:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  4308d8:	add	x1, x1, #0x819
  4308dc:	mov	x0, #0x0                   	// #0
  4308e0:	bl	401c70 <dcgettext@plt>
  4308e4:	bl	401cc0 <printf@plt>
  4308e8:	add	x25, x25, #0x1
  4308ec:	b	430844 <ferror@plt+0x2eb04>
  4308f0:	adrp	x26, 46c000 <warn@@Base+0x32a24>
  4308f4:	add	x26, x26, #0xbae
  4308f8:	mov	w25, #0x0                   	// #0
  4308fc:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  430900:	mov	x0, #0x0                   	// #0
  430904:	add	x1, x1, #0x83a
  430908:	bl	401c70 <dcgettext@plt>
  43090c:	sub	x1, x20, x27
  430910:	bl	401cc0 <printf@plt>
  430914:	cmp	x19, x20
  430918:	b.ls	430924 <ferror@plt+0x2ebe4>  // b.plast
  43091c:	ldrb	w0, [x20]
  430920:	cbnz	w0, 430934 <ferror@plt+0x2ebf4>
  430924:	sub	x0, x19, #0x1
  430928:	cmp	x20, x0
  43092c:	b.cc	4308c4 <ferror@plt+0x2eb84>  // b.lo, b.ul, b.last
  430930:	b	430474 <ferror@plt+0x2e734>
  430934:	sub	x28, x19, x20
  430938:	mov	x3, x20
  43093c:	mov	w2, w28
  430940:	add	w25, w25, #0x1
  430944:	mov	w1, w25
  430948:	mov	x0, x26
  43094c:	bl	401cc0 <printf@plt>
  430950:	mov	x0, x20
  430954:	mov	x1, x28
  430958:	bl	401940 <strnlen@plt>
  43095c:	add	x0, x0, #0x1
  430960:	add	x20, x20, x0
  430964:	b	430914 <ferror@plt+0x2ebd4>
  430968:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  43096c:	mov	x0, #0x0                   	// #0
  430970:	add	x1, x1, #0x861
  430974:	bl	401c70 <dcgettext@plt>
  430978:	sub	x1, x25, x27
  43097c:	bl	401cc0 <printf@plt>
  430980:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  430984:	add	x1, x1, #0xbf3
  430988:	mov	w2, #0x5                   	// #5
  43098c:	mov	x0, #0x0                   	// #0
  430990:	bl	401c70 <dcgettext@plt>
  430994:	bl	401cc0 <printf@plt>
  430998:	adrp	x5, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  43099c:	adrp	x6, 46a000 <warn@@Base+0x30a24>
  4309a0:	add	x22, x5, #0x6a0
  4309a4:	add	x24, x6, #0xc10
  4309a8:	cmp	x19, x25
  4309ac:	b.ls	4308e8 <ferror@plt+0x2eba8>  // b.plast
  4309b0:	ldrb	w0, [x25]
  4309b4:	cbz	w0, 4308e8 <ferror@plt+0x2eba8>
  4309b8:	ldr	w1, [x22, #36]
  4309bc:	mov	x0, x24
  4309c0:	adrp	x28, 446000 <warn@@Base+0xca24>
  4309c4:	add	x28, x28, #0x3a2
  4309c8:	add	w1, w1, #0x1
  4309cc:	str	w1, [x22, #36]
  4309d0:	bl	401cc0 <printf@plt>
  4309d4:	sub	x7, x19, x25
  4309d8:	mov	x0, x25
  4309dc:	mov	x1, x7
  4309e0:	str	x7, [sp, #192]
  4309e4:	bl	401940 <strnlen@plt>
  4309e8:	add	x14, x0, #0x1
  4309ec:	add	x14, x25, x14
  4309f0:	add	x4, sp, #0x10c
  4309f4:	mov	x0, x14
  4309f8:	add	x3, sp, #0x108
  4309fc:	mov	w2, #0x0                   	// #0
  430a00:	mov	x1, x19
  430a04:	bl	4275f0 <ferror@plt+0x258b0>
  430a08:	mov	x26, x0
  430a0c:	ldr	w0, [sp, #268]
  430a10:	ldr	w20, [sp, #264]
  430a14:	add	x20, x14, x20
  430a18:	bl	425cb8 <ferror@plt+0x23f78>
  430a1c:	mov	x1, x26
  430a20:	mov	x0, x28
  430a24:	adrp	x26, 447000 <warn@@Base+0xda24>
  430a28:	bl	4242d8 <ferror@plt+0x22598>
  430a2c:	add	x26, x26, #0x7f6
  430a30:	mov	x1, x0
  430a34:	mov	x0, x26
  430a38:	bl	401cc0 <printf@plt>
  430a3c:	add	x4, sp, #0x10c
  430a40:	add	x3, sp, #0x108
  430a44:	mov	w2, #0x0                   	// #0
  430a48:	mov	x1, x19
  430a4c:	mov	x0, x20
  430a50:	bl	4275f0 <ferror@plt+0x258b0>
  430a54:	ldr	w14, [sp, #264]
  430a58:	mov	x1, x0
  430a5c:	ldr	w0, [sp, #268]
  430a60:	add	x20, x20, x14
  430a64:	str	x1, [sp, #184]
  430a68:	bl	425cb8 <ferror@plt+0x23f78>
  430a6c:	ldr	x1, [sp, #184]
  430a70:	mov	x0, x28
  430a74:	bl	4242d8 <ferror@plt+0x22598>
  430a78:	mov	x1, x0
  430a7c:	mov	x0, x26
  430a80:	bl	401cc0 <printf@plt>
  430a84:	add	x4, sp, #0x10c
  430a88:	add	x3, sp, #0x108
  430a8c:	mov	w2, #0x0                   	// #0
  430a90:	mov	x1, x19
  430a94:	mov	x0, x20
  430a98:	bl	4275f0 <ferror@plt+0x258b0>
  430a9c:	ldr	w14, [sp, #264]
  430aa0:	mov	x1, x0
  430aa4:	ldr	w0, [sp, #268]
  430aa8:	add	x20, x20, x14
  430aac:	str	x1, [sp, #184]
  430ab0:	bl	425cb8 <ferror@plt+0x23f78>
  430ab4:	ldr	x1, [sp, #184]
  430ab8:	mov	x0, x28
  430abc:	bl	4242d8 <ferror@plt+0x22598>
  430ac0:	mov	x1, x0
  430ac4:	mov	x0, x26
  430ac8:	bl	401cc0 <printf@plt>
  430acc:	ldr	x7, [sp, #192]
  430ad0:	mov	x2, x25
  430ad4:	adrp	x0, 46c000 <warn@@Base+0x32a24>
  430ad8:	add	x0, x0, #0xbb3
  430adc:	mov	w1, w7
  430ae0:	bl	401cc0 <printf@plt>
  430ae4:	cmp	x19, x20
  430ae8:	b.ne	430b0c <ferror@plt+0x2edcc>  // b.any
  430aec:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  430af0:	add	x1, x1, #0xbb9
  430af4:	mov	w2, #0x5                   	// #5
  430af8:	mov	x0, #0x0                   	// #0
  430afc:	mov	x25, x19
  430b00:	bl	401c70 <dcgettext@plt>
  430b04:	bl	4395dc <warn@@Base>
  430b08:	b	4308e8 <ferror@plt+0x2eba8>
  430b0c:	mov	x25, x20
  430b10:	b	4309a8 <ferror@plt+0x2ec68>
  430b14:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  430b18:	add	x1, x1, #0xbf5
  430b1c:	mov	x0, #0x0                   	// #0
  430b20:	bl	401c70 <dcgettext@plt>
  430b24:	bl	401cc0 <printf@plt>
  430b28:	ldr	x0, [sp, #272]
  430b2c:	cmp	x25, x0
  430b30:	b.cc	430b40 <ferror@plt+0x2ee00>  // b.lo, b.ul, b.last
  430b34:	mov	w0, #0xa                   	// #10
  430b38:	bl	401cf0 <putchar@plt>
  430b3c:	b	4304cc <ferror@plt+0x2e78c>
  430b40:	mov	x20, x25
  430b44:	sub	x1, x25, x27
  430b48:	adrp	x0, 46c000 <warn@@Base+0x32a24>
  430b4c:	add	x0, x0, #0xc0f
  430b50:	bl	401cc0 <printf@plt>
  430b54:	ldrb	w0, [sp, #313]
  430b58:	ldrb	w26, [x20], #1
  430b5c:	cmp	w26, w0
  430b60:	b.cc	430d4c <ferror@plt+0x2f00c>  // b.lo, b.ul, b.last
  430b64:	sub	w26, w26, w0
  430b68:	ldrb	w25, [sp, #312]
  430b6c:	and	w26, w26, #0xff
  430b70:	adrp	x3, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  430b74:	ldrb	w0, [sp, #305]
  430b78:	adrp	x7, 46d000 <warn@@Base+0x33a24>
  430b7c:	adrp	x4, 444000 <warn@@Base+0xaa24>
  430b80:	ldrb	w1, [sp, #304]
  430b84:	udiv	w25, w26, w25
  430b88:	add	x22, x3, #0x6a0
  430b8c:	ldr	x10, [x3, #1696]
  430b90:	cmp	w0, #0x1
  430b94:	add	x24, x7, #0xe5
  430b98:	add	x28, x4, #0xa97
  430b9c:	and	x9, x25, #0xff
  430ba0:	b.ne	430ca8 <ferror@plt+0x2ef68>  // b.any
  430ba4:	umull	x25, w25, w1
  430ba8:	add	x10, x25, x10
  430bac:	str	x10, [x3, #1696]
  430bb0:	cbz	x25, 430bb8 <ferror@plt+0x2ee78>
  430bb4:	str	wzr, [x22, #8]
  430bb8:	mov	w2, #0x5                   	// #5
  430bbc:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  430bc0:	mov	x0, #0x0                   	// #0
  430bc4:	add	x1, x1, #0xc1b
  430bc8:	bl	401c70 <dcgettext@plt>
  430bcc:	mov	x5, x0
  430bd0:	adrp	x0, 446000 <warn@@Base+0xca24>
  430bd4:	add	x8, x0, #0x3a2
  430bd8:	mov	x1, x25
  430bdc:	mov	x0, x8
  430be0:	str	x5, [sp, #184]
  430be4:	bl	4242d8 <ferror@plt+0x22598>
  430be8:	mov	x25, x0
  430bec:	adrp	x3, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  430bf0:	mov	x0, x24
  430bf4:	ldr	x1, [x3, #1696]
  430bf8:	bl	4242d8 <ferror@plt+0x22598>
  430bfc:	mov	x3, x0
  430c00:	ldr	x5, [sp, #184]
  430c04:	mov	x4, x28
  430c08:	mov	x2, x25
  430c0c:	mov	w1, w26
  430c10:	mov	x0, x5
  430c14:	bl	401cc0 <printf@plt>
  430c18:	ldrb	w1, [sp, #312]
  430c1c:	mov	w2, #0x5                   	// #5
  430c20:	udiv	w0, w26, w1
  430c24:	msub	w26, w0, w1, w26
  430c28:	ldr	w0, [sp, #308]
  430c2c:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  430c30:	add	x1, x1, #0xc89
  430c34:	add	w26, w0, w26, uxtb
  430c38:	ldr	w0, [x22, #16]
  430c3c:	add	w0, w0, w26
  430c40:	str	w0, [x22, #16]
  430c44:	mov	x0, #0x0                   	// #0
  430c48:	bl	401c70 <dcgettext@plt>
  430c4c:	sxtw	x1, w26
  430c50:	mov	x25, x0
  430c54:	adrp	x0, 46c000 <warn@@Base+0x32a24>
  430c58:	add	x0, x0, #0x8d1
  430c5c:	bl	4242d8 <ferror@plt+0x22598>
  430c60:	mov	x1, x0
  430c64:	ldr	w2, [x22, #16]
  430c68:	mov	x0, x25
  430c6c:	bl	401cc0 <printf@plt>
  430c70:	ldr	w25, [x22, #8]
  430c74:	cbz	w25, 430d40 <ferror@plt+0x2f000>
  430c78:	mov	w2, #0x5                   	// #5
  430c7c:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  430c80:	mov	x0, #0x0                   	// #0
  430c84:	add	x1, x1, #0xc9f
  430c88:	bl	401c70 <dcgettext@plt>
  430c8c:	mov	w1, w25
  430c90:	bl	401cc0 <printf@plt>
  430c94:	ldr	w0, [x22, #8]
  430c98:	add	w0, w0, #0x1
  430c9c:	str	w0, [x22, #8]
  430ca0:	mov	x25, x20
  430ca4:	b	430b28 <ferror@plt+0x2ede8>
  430ca8:	ldrb	w5, [x22, #32]
  430cac:	and	x0, x0, #0xff
  430cb0:	add	x5, x5, x9
  430cb4:	udiv	x2, x5, x0
  430cb8:	mul	w1, w1, w2
  430cbc:	msub	x0, x2, x0, x5
  430cc0:	add	x10, x1, x10
  430cc4:	str	x10, [x3, #1696]
  430cc8:	strb	w0, [x22, #32]
  430ccc:	cbz	w1, 430cd4 <ferror@plt+0x2ef94>
  430cd0:	str	wzr, [x22, #8]
  430cd4:	mov	w2, #0x5                   	// #5
  430cd8:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  430cdc:	mov	x0, #0x0                   	// #0
  430ce0:	add	x1, x1, #0xc50
  430ce4:	str	x9, [sp, #184]
  430ce8:	bl	401c70 <dcgettext@plt>
  430cec:	ldr	x9, [sp, #184]
  430cf0:	mov	x25, x0
  430cf4:	adrp	x0, 446000 <warn@@Base+0xca24>
  430cf8:	add	x8, x0, #0x3a2
  430cfc:	mov	x1, x9
  430d00:	mov	x0, x8
  430d04:	bl	4242d8 <ferror@plt+0x22598>
  430d08:	mov	x2, x0
  430d0c:	adrp	x3, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  430d10:	mov	x0, x24
  430d14:	str	x2, [sp, #184]
  430d18:	ldr	x1, [x3, #1696]
  430d1c:	bl	4242d8 <ferror@plt+0x22598>
  430d20:	mov	x3, x0
  430d24:	ldrb	w4, [x22, #32]
  430d28:	mov	x5, x28
  430d2c:	ldr	x2, [sp, #184]
  430d30:	mov	w1, w26
  430d34:	mov	x0, x25
  430d38:	bl	401cc0 <printf@plt>
  430d3c:	b	430c18 <ferror@plt+0x2eed8>
  430d40:	mov	w0, #0xa                   	// #10
  430d44:	bl	401cf0 <putchar@plt>
  430d48:	b	430c94 <ferror@plt+0x2ef54>
  430d4c:	cmp	w26, #0xc
  430d50:	b.hi	43130c <ferror@plt+0x2f5cc>  // b.pmore
  430d54:	adrp	x1, 46f000 <warn@@Base+0x35a24>
  430d58:	add	x1, x1, #0x998
  430d5c:	ldrh	w1, [x1, w26, uxtw #1]
  430d60:	adr	x2, 430d6c <ferror@plt+0x2f02c>
  430d64:	add	x1, x2, w1, sxth #2
  430d68:	br	x1
  430d6c:	ldrb	w1, [sp, #306]
  430d70:	mov	x0, x20
  430d74:	mov	x2, x19
  430d78:	bl	429a24 <ferror@plt+0x27ce4>
  430d7c:	add	x20, x20, x0
  430d80:	b	430ca0 <ferror@plt+0x2ef60>
  430d84:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  430d88:	adrp	x25, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  430d8c:	add	x1, x1, #0xcab
  430d90:	add	x25, x25, #0x6a0
  430d94:	mov	w2, #0x5                   	// #5
  430d98:	mov	x0, #0x0                   	// #0
  430d9c:	bl	401c70 <dcgettext@plt>
  430da0:	bl	401cc0 <printf@plt>
  430da4:	ldr	w26, [x25, #8]
  430da8:	cbz	w26, 430dd8 <ferror@plt+0x2f098>
  430dac:	mov	w2, #0x5                   	// #5
  430db0:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  430db4:	mov	x0, #0x0                   	// #0
  430db8:	add	x1, x1, #0xc9f
  430dbc:	bl	401c70 <dcgettext@plt>
  430dc0:	mov	w1, w26
  430dc4:	bl	401cc0 <printf@plt>
  430dc8:	ldr	w0, [x25, #8]
  430dcc:	add	w0, w0, #0x1
  430dd0:	str	w0, [x25, #8]
  430dd4:	b	430ca0 <ferror@plt+0x2ef60>
  430dd8:	mov	w0, #0xa                   	// #10
  430ddc:	bl	401cf0 <putchar@plt>
  430de0:	b	430dc8 <ferror@plt+0x2f088>
  430de4:	add	x3, sp, #0x108
  430de8:	add	x4, sp, #0x10c
  430dec:	mov	x1, x19
  430df0:	mov	x0, x20
  430df4:	mov	w2, #0x0                   	// #0
  430df8:	bl	4275f0 <ferror@plt+0x258b0>
  430dfc:	mov	x5, x0
  430e00:	ldr	w0, [sp, #264]
  430e04:	str	x5, [sp, #184]
  430e08:	adrp	x25, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  430e0c:	add	x20, x20, x0
  430e10:	ldr	w0, [sp, #268]
  430e14:	add	x26, x25, #0x6a0
  430e18:	bl	425cb8 <ferror@plt+0x23f78>
  430e1c:	ldrb	w0, [sp, #305]
  430e20:	adrp	x7, 446000 <warn@@Base+0xca24>
  430e24:	adrp	x6, 46d000 <warn@@Base+0x33a24>
  430e28:	adrp	x3, 444000 <warn@@Base+0xaa24>
  430e2c:	cmp	w0, #0x1
  430e30:	add	x22, x7, #0x3a2
  430e34:	add	x24, x6, #0xe5
  430e38:	add	x28, x3, #0xa97
  430e3c:	ldr	x5, [sp, #184]
  430e40:	b.ne	430eb4 <ferror@plt+0x2f174>  // b.any
  430e44:	ldrb	w0, [sp, #304]
  430e48:	mul	x5, x0, x5
  430e4c:	ldr	x0, [x25, #1696]
  430e50:	add	x0, x0, x5
  430e54:	str	x0, [x25, #1696]
  430e58:	cbz	x5, 430e60 <ferror@plt+0x2f120>
  430e5c:	str	wzr, [x26, #8]
  430e60:	mov	w2, #0x5                   	// #5
  430e64:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  430e68:	mov	x0, #0x0                   	// #0
  430e6c:	add	x1, x1, #0xcb2
  430e70:	str	x5, [sp, #184]
  430e74:	bl	401c70 <dcgettext@plt>
  430e78:	ldr	x5, [sp, #184]
  430e7c:	mov	x26, x0
  430e80:	mov	x0, x22
  430e84:	mov	x1, x5
  430e88:	bl	4242d8 <ferror@plt+0x22598>
  430e8c:	mov	x22, x0
  430e90:	ldr	x1, [x25, #1696]
  430e94:	mov	x0, x24
  430e98:	bl	4242d8 <ferror@plt+0x22598>
  430e9c:	mov	x2, x0
  430ea0:	mov	x3, x28
  430ea4:	mov	x1, x22
  430ea8:	mov	x0, x26
  430eac:	bl	401cc0 <printf@plt>
  430eb0:	b	430ca0 <ferror@plt+0x2ef60>
  430eb4:	ldrb	w4, [x26, #32]
  430eb8:	and	x0, x0, #0xff
  430ebc:	ldrb	w1, [sp, #304]
  430ec0:	add	x4, x4, x5
  430ec4:	ldr	x8, [x25, #1696]
  430ec8:	udiv	x2, x4, x0
  430ecc:	mul	w1, w1, w2
  430ed0:	msub	x0, x2, x0, x4
  430ed4:	strb	w0, [x26, #32]
  430ed8:	add	x8, x8, w1, uxtw
  430edc:	str	x8, [x25, #1696]
  430ee0:	cbz	w1, 430ee8 <ferror@plt+0x2f1a8>
  430ee4:	str	wzr, [x26, #8]
  430ee8:	mov	w2, #0x5                   	// #5
  430eec:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  430ef0:	mov	x0, #0x0                   	// #0
  430ef4:	add	x1, x1, #0xcd0
  430ef8:	str	x5, [sp, #184]
  430efc:	bl	401c70 <dcgettext@plt>
  430f00:	ldr	x5, [sp, #184]
  430f04:	mov	x8, x0
  430f08:	mov	x0, x22
  430f0c:	str	x8, [sp, #192]
  430f10:	mov	x1, x5
  430f14:	bl	4242d8 <ferror@plt+0x22598>
  430f18:	mov	x5, x0
  430f1c:	ldr	x1, [x25, #1696]
  430f20:	mov	x0, x24
  430f24:	str	x5, [sp, #184]
  430f28:	bl	4242d8 <ferror@plt+0x22598>
  430f2c:	mov	x2, x0
  430f30:	ldp	x5, x8, [sp, #184]
  430f34:	mov	x4, x28
  430f38:	ldrb	w3, [x26, #32]
  430f3c:	mov	x1, x5
  430f40:	mov	x0, x8
  430f44:	bl	401cc0 <printf@plt>
  430f48:	b	430ca0 <ferror@plt+0x2ef60>
  430f4c:	add	x4, sp, #0x10c
  430f50:	add	x3, sp, #0x108
  430f54:	mov	x1, x19
  430f58:	mov	w2, #0x1                   	// #1
  430f5c:	mov	x0, x20
  430f60:	bl	4275f0 <ferror@plt+0x258b0>
  430f64:	mov	x25, x0
  430f68:	ldr	w0, [sp, #264]
  430f6c:	adrp	x26, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  430f70:	add	x26, x26, #0x6a0
  430f74:	add	x20, x20, x0
  430f78:	ldr	w0, [sp, #268]
  430f7c:	bl	425cb8 <ferror@plt+0x23f78>
  430f80:	ldr	w0, [x26, #16]
  430f84:	mov	w2, #0x5                   	// #5
  430f88:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  430f8c:	add	x1, x1, #0xcf2
  430f90:	add	w0, w0, w25
  430f94:	str	w0, [x26, #16]
  430f98:	mov	x0, #0x0                   	// #0
  430f9c:	bl	401c70 <dcgettext@plt>
  430fa0:	mov	x3, x0
  430fa4:	mov	x1, x25
  430fa8:	adrp	x0, 46c000 <warn@@Base+0x32a24>
  430fac:	add	x0, x0, #0x8d1
  430fb0:	str	x3, [sp, #184]
  430fb4:	bl	4242d8 <ferror@plt+0x22598>
  430fb8:	mov	x1, x0
  430fbc:	ldr	w2, [x26, #16]
  430fc0:	ldr	x3, [sp, #184]
  430fc4:	mov	x0, x3
  430fc8:	bl	401cc0 <printf@plt>
  430fcc:	b	430ca0 <ferror@plt+0x2ef60>
  430fd0:	add	x4, sp, #0x10c
  430fd4:	add	x3, sp, #0x108
  430fd8:	mov	x1, x19
  430fdc:	mov	w2, #0x0                   	// #0
  430fe0:	mov	x0, x20
  430fe4:	bl	4275f0 <ferror@plt+0x258b0>
  430fe8:	mov	x25, x0
  430fec:	ldr	w0, [sp, #264]
  430ff0:	add	x20, x20, x0
  430ff4:	ldr	w0, [sp, #268]
  430ff8:	bl	425cb8 <ferror@plt+0x23f78>
  430ffc:	mov	w2, #0x5                   	// #5
  431000:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  431004:	mov	x0, #0x0                   	// #0
  431008:	add	x1, x1, #0xd0e
  43100c:	bl	401c70 <dcgettext@plt>
  431010:	mov	x26, x0
  431014:	mov	x1, x25
  431018:	adrp	x0, 446000 <warn@@Base+0xca24>
  43101c:	add	x0, x0, #0x3a2
  431020:	bl	4242d8 <ferror@plt+0x22598>
  431024:	mov	x1, x0
  431028:	mov	x0, x26
  43102c:	bl	401cc0 <printf@plt>
  431030:	adrp	x0, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  431034:	str	w25, [x0, #1708]
  431038:	b	430ca0 <ferror@plt+0x2ef60>
  43103c:	add	x4, sp, #0x10c
  431040:	add	x3, sp, #0x108
  431044:	mov	x1, x19
  431048:	mov	w2, #0x0                   	// #0
  43104c:	mov	x0, x20
  431050:	bl	4275f0 <ferror@plt+0x258b0>
  431054:	mov	x25, x0
  431058:	ldr	w0, [sp, #264]
  43105c:	add	x20, x20, x0
  431060:	ldr	w0, [sp, #268]
  431064:	bl	425cb8 <ferror@plt+0x23f78>
  431068:	mov	w2, #0x5                   	// #5
  43106c:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  431070:	mov	x0, #0x0                   	// #0
  431074:	add	x1, x1, #0xd42
  431078:	bl	401c70 <dcgettext@plt>
  43107c:	mov	x26, x0
  431080:	mov	x1, x25
  431084:	adrp	x0, 446000 <warn@@Base+0xca24>
  431088:	add	x0, x0, #0x3a2
  43108c:	bl	4242d8 <ferror@plt+0x22598>
  431090:	mov	x1, x0
  431094:	mov	x0, x26
  431098:	bl	401cc0 <printf@plt>
  43109c:	adrp	x0, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  4310a0:	str	w25, [x0, #1716]
  4310a4:	b	430ca0 <ferror@plt+0x2ef60>
  4310a8:	adrp	x26, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  4310ac:	add	x26, x26, #0x6a0
  4310b0:	mov	w2, #0x5                   	// #5
  4310b4:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  4310b8:	add	x1, x1, #0xd56
  4310bc:	ldr	w0, [x26, #24]
  4310c0:	cmp	w0, #0x0
  4310c4:	mov	x0, #0x0                   	// #0
  4310c8:	cset	w25, eq  // eq = none
  4310cc:	bl	401c70 <dcgettext@plt>
  4310d0:	mov	x2, x0
  4310d4:	and	x1, x25, #0x1
  4310d8:	adrp	x0, 46c000 <warn@@Base+0x32a24>
  4310dc:	add	x0, x0, #0x8d1
  4310e0:	str	x2, [sp, #184]
  4310e4:	bl	4242d8 <ferror@plt+0x22598>
  4310e8:	mov	x1, x0
  4310ec:	ldr	x2, [sp, #184]
  4310f0:	mov	x0, x2
  4310f4:	bl	401cc0 <printf@plt>
  4310f8:	str	w25, [x26, #24]
  4310fc:	b	430ca0 <ferror@plt+0x2ef60>
  431100:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  431104:	add	x1, x1, #0xd6b
  431108:	mov	w2, #0x5                   	// #5
  43110c:	mov	x0, #0x0                   	// #0
  431110:	bl	401c70 <dcgettext@plt>
  431114:	bl	401cc0 <printf@plt>
  431118:	adrp	x0, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  43111c:	mov	w1, #0x1                   	// #1
  431120:	str	w1, [x0, #1724]
  431124:	b	430ca0 <ferror@plt+0x2ef60>
  431128:	ldrb	w1, [sp, #305]
  43112c:	cbz	w1, 4311c0 <ferror@plt+0x2f480>
  431130:	mov	w26, #0xff                  	// #255
  431134:	sub	w26, w26, w0
  431138:	ldrb	w0, [sp, #312]
  43113c:	adrp	x25, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  431140:	add	x1, x25, #0x6a0
  431144:	udiv	w26, w26, w0
  431148:	ldrb	w0, [sp, #304]
  43114c:	smull	x26, w26, w0
  431150:	ldr	x0, [x25, #1696]
  431154:	add	x0, x0, x26
  431158:	str	x0, [x25, #1696]
  43115c:	cbz	x26, 431164 <ferror@plt+0x2f424>
  431160:	str	wzr, [x1, #8]
  431164:	mov	w2, #0x5                   	// #5
  431168:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  43116c:	mov	x0, #0x0                   	// #0
  431170:	add	x1, x1, #0xd7e
  431174:	bl	401c70 <dcgettext@plt>
  431178:	mov	x4, x0
  43117c:	mov	x1, x26
  431180:	adrp	x0, 446000 <warn@@Base+0xca24>
  431184:	add	x0, x0, #0x3a2
  431188:	str	x4, [sp, #184]
  43118c:	bl	4242d8 <ferror@plt+0x22598>
  431190:	mov	x26, x0
  431194:	ldr	x1, [x25, #1696]
  431198:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  43119c:	add	x0, x0, #0xe5
  4311a0:	bl	4242d8 <ferror@plt+0x22598>
  4311a4:	mov	x2, x0
  4311a8:	ldr	x4, [sp, #184]
  4311ac:	adrp	x3, 444000 <warn@@Base+0xaa24>
  4311b0:	mov	x1, x26
  4311b4:	add	x3, x3, #0xa97
  4311b8:	mov	x0, x4
  4311bc:	b	430eac <ferror@plt+0x2f16c>
  4311c0:	brk	#0x3e8
  4311c4:	add	x25, x25, #0x3
  4311c8:	cmp	x19, x25
  4311cc:	b.hi	43126c <ferror@plt+0x2f52c>  // b.pmore
  4311d0:	subs	x1, x19, x20
  4311d4:	csel	w1, wzr, w1, ls  // ls = plast
  4311d8:	sub	w0, w1, #0x1
  4311dc:	cmp	w0, #0x7
  4311e0:	b.hi	431274 <ferror@plt+0x2f534>  // b.pmore
  4311e4:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  4311e8:	ldr	x2, [x0, #648]
  4311ec:	mov	x0, x20
  4311f0:	blr	x2
  4311f4:	mov	x20, x0
  4311f8:	adrp	x26, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  4311fc:	add	x1, x26, #0x6a0
  431200:	mov	w2, #0x5                   	// #5
  431204:	ldr	x0, [x26, #1696]
  431208:	strb	wzr, [x1, #32]
  43120c:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  431210:	add	x1, x1, #0xda5
  431214:	add	x0, x0, x20
  431218:	str	x0, [x26, #1696]
  43121c:	mov	x0, #0x0                   	// #0
  431220:	bl	401c70 <dcgettext@plt>
  431224:	mov	x3, x0
  431228:	mov	x1, x20
  43122c:	adrp	x0, 446000 <warn@@Base+0xca24>
  431230:	add	x0, x0, #0x3a2
  431234:	str	x3, [sp, #184]
  431238:	bl	4242d8 <ferror@plt+0x22598>
  43123c:	mov	x20, x0
  431240:	ldr	x1, [x26, #1696]
  431244:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  431248:	add	x0, x0, #0xe5
  43124c:	bl	4242d8 <ferror@plt+0x22598>
  431250:	mov	x2, x0
  431254:	ldr	x3, [sp, #184]
  431258:	mov	x1, x20
  43125c:	mov	x20, x25
  431260:	mov	x0, x3
  431264:	bl	401cc0 <printf@plt>
  431268:	b	430ca0 <ferror@plt+0x2ef60>
  43126c:	mov	w1, #0x2                   	// #2
  431270:	b	4311d8 <ferror@plt+0x2f498>
  431274:	mov	x20, #0x0                   	// #0
  431278:	b	4311f8 <ferror@plt+0x2f4b8>
  43127c:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  431280:	add	x1, x1, #0xdd3
  431284:	mov	w2, #0x5                   	// #5
  431288:	mov	x0, #0x0                   	// #0
  43128c:	bl	401c70 <dcgettext@plt>
  431290:	bl	401cc0 <printf@plt>
  431294:	b	430ca0 <ferror@plt+0x2ef60>
  431298:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  43129c:	mov	w2, #0x5                   	// #5
  4312a0:	add	x1, x1, #0xdef
  4312a4:	b	431288 <ferror@plt+0x2f548>
  4312a8:	add	x4, sp, #0x10c
  4312ac:	add	x3, sp, #0x108
  4312b0:	mov	x1, x19
  4312b4:	mov	w2, #0x0                   	// #0
  4312b8:	mov	x0, x20
  4312bc:	bl	4275f0 <ferror@plt+0x258b0>
  4312c0:	mov	x26, x0
  4312c4:	ldr	w0, [sp, #264]
  4312c8:	add	x20, x20, x0
  4312cc:	ldr	w0, [sp, #268]
  4312d0:	bl	425cb8 <ferror@plt+0x23f78>
  4312d4:	mov	w2, #0x5                   	// #5
  4312d8:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  4312dc:	mov	x0, #0x0                   	// #0
  4312e0:	add	x1, x1, #0xe0d
  4312e4:	bl	401c70 <dcgettext@plt>
  4312e8:	mov	x25, x0
  4312ec:	mov	x1, x26
  4312f0:	adrp	x0, 446000 <warn@@Base+0xca24>
  4312f4:	add	x0, x0, #0x3a2
  4312f8:	bl	4242d8 <ferror@plt+0x22598>
  4312fc:	mov	x1, x0
  431300:	mov	x0, x25
  431304:	bl	401cc0 <printf@plt>
  431308:	b	430ca0 <ferror@plt+0x2ef60>
  43130c:	mov	w2, #0x5                   	// #5
  431310:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  431314:	mov	x0, #0x0                   	// #0
  431318:	add	x1, x1, #0xe1e
  43131c:	bl	401c70 <dcgettext@plt>
  431320:	mov	w1, w26
  431324:	bl	401cc0 <printf@plt>
  431328:	cbz	x21, 431344 <ferror@plt+0x2f604>
  43132c:	add	x26, x21, w26, uxtb
  431330:	adrp	x25, 46d000 <warn@@Base+0x33a24>
  431334:	add	x25, x25, #0xe5
  431338:	adrp	x22, 442000 <warn@@Base+0x8a24>
  43133c:	ldurb	w26, [x26, #-1]
  431340:	cbnz	w26, 431350 <ferror@plt+0x2f610>
  431344:	mov	w0, #0xa                   	// #10
  431348:	bl	401cf0 <putchar@plt>
  43134c:	b	430ca0 <ferror@plt+0x2ef60>
  431350:	add	x4, sp, #0x10c
  431354:	add	x3, sp, #0x108
  431358:	mov	w2, #0x0                   	// #0
  43135c:	mov	x1, x19
  431360:	mov	x0, x20
  431364:	bl	4275f0 <ferror@plt+0x258b0>
  431368:	mov	x1, x0
  43136c:	ldr	w0, [sp, #264]
  431370:	str	x1, [sp, #184]
  431374:	add	x20, x20, x0
  431378:	ldr	w0, [sp, #268]
  43137c:	bl	425cb8 <ferror@plt+0x23f78>
  431380:	ldr	x1, [sp, #184]
  431384:	mov	x0, x25
  431388:	bl	4242d8 <ferror@plt+0x22598>
  43138c:	cmp	w26, #0x1
  431390:	add	x1, x22, #0x6d0
  431394:	adrp	x2, 444000 <warn@@Base+0xaa24>
  431398:	add	x2, x2, #0xa97
  43139c:	csel	x2, x2, x1, eq  // eq = none
  4313a0:	sub	w26, w26, #0x1
  4313a4:	mov	x1, x0
  4313a8:	adrp	x0, 46c000 <warn@@Base+0x32a24>
  4313ac:	add	x0, x0, #0xc49
  4313b0:	bl	401cc0 <printf@plt>
  4313b4:	b	431340 <ferror@plt+0x2f600>
  4313b8:	ldrb	w0, [sp, #306]
  4313bc:	mov	x25, #0x0                   	// #0
  4313c0:	mov	x24, #0x0                   	// #0
  4313c4:	mov	w26, #0x0                   	// #0
  4313c8:	mov	x22, #0x0                   	// #0
  4313cc:	bl	423ec4 <ferror@plt+0x22184>
  4313d0:	str	xzr, [sp, #168]
  4313d4:	ldr	x1, [sp, #272]
  4313d8:	cmp	x28, x1
  4313dc:	b.cc	431f00 <ferror@plt+0x301c0>  // b.lo, b.ul, b.last
  4313e0:	cbz	x22, 4313ec <ferror@plt+0x2f6ac>
  4313e4:	mov	x0, x22
  4313e8:	bl	401bd0 <free@plt>
  4313ec:	cbz	x24, 4313f8 <ferror@plt+0x2f6b8>
  4313f0:	mov	x0, x24
  4313f4:	bl	401bd0 <free@plt>
  4313f8:	mov	w0, #0xa                   	// #10
  4313fc:	bl	401cf0 <putchar@plt>
  431400:	b	430574 <ferror@plt+0x2e834>
  431404:	add	x4, sp, #0x110
  431408:	add	x3, sp, #0x118
  43140c:	mov	x2, x19
  431410:	mov	x1, x28
  431414:	mov	x0, x23
  431418:	bl	4245d0 <ferror@plt+0x22890>
  43141c:	str	x0, [sp, #168]
  431420:	cbz	x0, 4305f8 <ferror@plt+0x2e8b8>
  431424:	ldrb	w0, [sp, #312]
  431428:	cbnz	w0, 43144c <ferror@plt+0x2f70c>
  43142c:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  431430:	add	x1, x1, #0xb1b
  431434:	mov	w2, #0x5                   	// #5
  431438:	mov	x0, #0x0                   	// #0
  43143c:	bl	401c70 <dcgettext@plt>
  431440:	bl	4395dc <warn@@Base>
  431444:	mov	w0, #0x1                   	// #1
  431448:	strb	w0, [sp, #312]
  43144c:	ldrb	w0, [sp, #306]
  431450:	bl	423ec4 <ferror@plt+0x22184>
  431454:	ldrb	w28, [sp, #313]
  431458:	ldr	x0, [sp, #168]
  43145c:	sub	x20, x28, #0x1
  431460:	add	x20, x0, x20
  431464:	cmp	x19, x20
  431468:	b.hi	43148c <ferror@plt+0x2f74c>  // b.pmore
  43146c:	mov	w2, #0x5                   	// #5
  431470:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  431474:	mov	x0, #0x0                   	// #0
  431478:	add	x1, x1, #0xe42
  43147c:	bl	401c70 <dcgettext@plt>
  431480:	ldrb	w1, [sp, #313]
  431484:	bl	4395dc <warn@@Base>
  431488:	b	4305f8 <ferror@plt+0x2e8b8>
  43148c:	ldrh	w0, [sp, #288]
  431490:	cmp	w0, #0x4
  431494:	b.ls	431c10 <ferror@plt+0x2fed0>  // b.plast
  431498:	ldr	x1, [sp, #224]
  43149c:	mov	w0, #0xb                   	// #11
  4314a0:	bl	425be4 <ferror@plt+0x23ea4>
  4314a4:	ldr	x0, [sp, #168]
  4314a8:	add	x28, x0, x28
  4314ac:	cmp	x19, x28
  4314b0:	b.hi	431550 <ferror@plt+0x2f810>  // b.pmore
  4314b4:	sub	x0, x19, x20
  4314b8:	sub	w2, w0, #0x1
  4314bc:	mov	w1, w0
  4314c0:	cmp	w2, #0x7
  4314c4:	mov	w0, #0x0                   	// #0
  4314c8:	b.hi	4314e0 <ferror@plt+0x2f7a0>  // b.pmore
  4314cc:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  4314d0:	ldr	x2, [x0, #648]
  4314d4:	mov	x0, x20
  4314d8:	blr	x2
  4314dc:	and	w0, w0, #0xff
  4314e0:	mov	x14, x28
  4314e4:	and	x0, x0, #0xff
  4314e8:	mov	x15, #0x0                   	// #0
  4314ec:	str	x0, [sp, #184]
  4314f0:	ldr	x0, [sp, #184]
  4314f4:	cmp	x15, x0
  4314f8:	b.cc	431558 <ferror@plt+0x2f818>  // b.lo, b.ul, b.last
  4314fc:	add	x4, sp, #0x10c
  431500:	add	x3, sp, #0x108
  431504:	mov	x1, x19
  431508:	mov	x0, x14
  43150c:	mov	w2, #0x0                   	// #0
  431510:	bl	4275f0 <ferror@plt+0x258b0>
  431514:	ldr	w8, [sp, #264]
  431518:	mov	x25, x0
  43151c:	ldr	w0, [sp, #268]
  431520:	add	x26, x14, x8
  431524:	bl	425cb8 <ferror@plt+0x23f78>
  431528:	cmp	x19, x26
  43152c:	b.ne	4315a0 <ferror@plt+0x2f860>  // b.any
  431530:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  431534:	add	x1, x1, #0xe73
  431538:	mov	w2, #0x5                   	// #5
  43153c:	mov	x0, #0x0                   	// #0
  431540:	bl	401c70 <dcgettext@plt>
  431544:	bl	4395dc <warn@@Base>
  431548:	ldr	w0, [sp, #192]
  43154c:	b	4305fc <ferror@plt+0x2e8bc>
  431550:	mov	w1, #0x1                   	// #1
  431554:	b	4314cc <ferror@plt+0x2f78c>
  431558:	add	x3, sp, #0x10c
  43155c:	mov	x1, x19
  431560:	mov	x0, x14
  431564:	mov	x4, #0x0                   	// #0
  431568:	mov	w2, #0x0                   	// #0
  43156c:	bl	4275f0 <ferror@plt+0x258b0>
  431570:	ldr	w8, [sp, #268]
  431574:	add	x3, sp, #0x10c
  431578:	mov	x1, x19
  43157c:	mov	x4, #0x0                   	// #0
  431580:	add	x14, x14, x8
  431584:	mov	w2, #0x0                   	// #0
  431588:	mov	x0, x14
  43158c:	bl	4275f0 <ferror@plt+0x258b0>
  431590:	add	x15, x15, #0x1
  431594:	ldr	w8, [sp, #268]
  431598:	add	x14, x14, x8
  43159c:	b	4314f0 <ferror@plt+0x2f7b0>
  4315a0:	lsl	x0, x25, #3
  4315a4:	bl	43cf40 <warn@@Base+0x3964>
  4315a8:	mov	x20, #0x0                   	// #0
  4315ac:	mov	x24, x0
  4315b0:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4315b4:	add	x0, x0, #0x1da
  4315b8:	str	x0, [sp, #208]
  4315bc:	cmp	x25, x20
  4315c0:	b.eq	431668 <ferror@plt+0x2f928>  // b.none
  4315c4:	mov	x21, x28
  4315c8:	str	xzr, [sp, #176]
  4315cc:	b	431794 <ferror@plt+0x2fa54>
  4315d0:	add	x4, sp, #0x10c
  4315d4:	add	x3, sp, #0x108
  4315d8:	mov	x1, x19
  4315dc:	mov	w2, #0x0                   	// #0
  4315e0:	mov	x0, x21
  4315e4:	bl	4275f0 <ferror@plt+0x258b0>
  4315e8:	mov	x5, x0
  4315ec:	ldr	w0, [sp, #264]
  4315f0:	str	x5, [sp, #216]
  4315f4:	add	x21, x21, x0
  4315f8:	ldr	w0, [sp, #268]
  4315fc:	bl	425cb8 <ferror@plt+0x23f78>
  431600:	add	x4, sp, #0x10c
  431604:	add	x3, sp, #0x108
  431608:	mov	x1, x19
  43160c:	mov	x0, x21
  431610:	mov	w2, #0x0                   	// #0
  431614:	bl	4275f0 <ferror@plt+0x258b0>
  431618:	mov	x22, x0
  43161c:	ldr	w0, [sp, #264]
  431620:	add	x21, x21, x0
  431624:	ldr	w0, [sp, #268]
  431628:	bl	425cb8 <ferror@plt+0x23f78>
  43162c:	cmp	x19, x26
  431630:	ldr	x5, [sp, #216]
  431634:	b.ne	431718 <ferror@plt+0x2f9d8>  // b.any
  431638:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  43163c:	add	x1, x1, #0xe73
  431640:	mov	w2, #0x5                   	// #5
  431644:	mov	x0, #0x0                   	// #0
  431648:	bl	401c70 <dcgettext@plt>
  43164c:	bl	4395dc <warn@@Base>
  431650:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  431654:	add	x1, x1, #0xe73
  431658:	mov	w2, #0x5                   	// #5
  43165c:	mov	x0, #0x0                   	// #0
  431660:	bl	401c70 <dcgettext@plt>
  431664:	bl	4395dc <warn@@Base>
  431668:	add	x0, x26, #0x1
  43166c:	str	x0, [sp, #208]
  431670:	cmp	x19, x0
  431674:	b.hi	431838 <ferror@plt+0x2faf8>  // b.pmore
  431678:	subs	x1, x19, x26
  43167c:	csel	w1, wzr, w1, ls  // ls = plast
  431680:	sub	w0, w1, #0x1
  431684:	cmp	w0, #0x7
  431688:	b.hi	431840 <ferror@plt+0x2fb00>  // b.pmore
  43168c:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  431690:	ldr	x2, [x0, #648]
  431694:	mov	x0, x26
  431698:	blr	x2
  43169c:	and	w0, w0, #0xff
  4316a0:	ldr	x28, [sp, #208]
  4316a4:	and	x0, x0, #0xff
  4316a8:	mov	x14, #0x0                   	// #0
  4316ac:	str	x0, [sp, #216]
  4316b0:	ldr	x0, [sp, #216]
  4316b4:	cmp	x14, x0
  4316b8:	b.cc	431848 <ferror@plt+0x2fb08>  // b.lo, b.ul, b.last
  4316bc:	mov	x1, x19
  4316c0:	mov	x0, x28
  4316c4:	add	x4, sp, #0x10c
  4316c8:	add	x3, sp, #0x108
  4316cc:	mov	w2, #0x0                   	// #0
  4316d0:	bl	4275f0 <ferror@plt+0x258b0>
  4316d4:	ldr	w1, [sp, #264]
  4316d8:	mov	w26, w0
  4316dc:	and	x21, x0, #0xffffffff
  4316e0:	tst	x0, #0xffffffff00000000
  4316e4:	add	x28, x28, x1
  4316e8:	b.eq	4316f8 <ferror@plt+0x2f9b8>  // b.none
  4316ec:	ldr	w0, [sp, #268]
  4316f0:	orr	w0, w0, #0x2
  4316f4:	str	w0, [sp, #268]
  4316f8:	ldr	w0, [sp, #268]
  4316fc:	bl	425cb8 <ferror@plt+0x23f78>
  431700:	cmp	x19, x28
  431704:	b.ne	431890 <ferror@plt+0x2fb50>  // b.any
  431708:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  43170c:	mov	w2, #0x5                   	// #5
  431710:	add	x1, x1, #0x7e0
  431714:	b	43153c <ferror@plt+0x2f7fc>
  431718:	cmp	x5, #0x1
  43171c:	b.ne	431730 <ferror@plt+0x2f9f0>  // b.any
  431720:	cmp	x22, #0x8
  431724:	b.eq	4317b0 <ferror@plt+0x2fa70>  // b.none
  431728:	cmp	x22, #0x1f
  43172c:	b.eq	4317b8 <ferror@plt+0x2fa78>  // b.none
  431730:	mov	w0, #0xffffffff            	// #-1
  431734:	str	w0, [sp, #56]
  431738:	mov	w0, #0x9                   	// #9
  43173c:	strb	w0, [sp, #48]
  431740:	mov	w0, #0x1                   	// #1
  431744:	str	w0, [sp, #24]
  431748:	ldrh	w0, [sp, #288]
  43174c:	mov	x4, x26
  431750:	str	w0, [sp, #8]
  431754:	mov	x5, x19
  431758:	ldr	w0, [sp, #316]
  43175c:	mov	x3, x27
  431760:	str	x0, [sp]
  431764:	mov	x1, x22
  431768:	str	xzr, [sp, #16]
  43176c:	mov	x7, #0x0                   	// #0
  431770:	stp	x23, xzr, [sp, #32]
  431774:	mov	x6, #0x0                   	// #0
  431778:	mov	x2, #0x0                   	// #0
  43177c:	mov	x0, #0x0                   	// #0
  431780:	bl	42acb0 <ferror@plt+0x28f70>
  431784:	mov	x26, x0
  431788:	ldr	x0, [sp, #176]
  43178c:	add	x0, x0, #0x1
  431790:	str	x0, [sp, #176]
  431794:	ldp	x1, x0, [sp, #176]
  431798:	cmp	x0, x1
  43179c:	b.hi	4315d0 <ferror@plt+0x2f890>  // b.pmore
  4317a0:	cmp	x19, x26
  4317a4:	b.eq	431650 <ferror@plt+0x2f910>  // b.none
  4317a8:	add	x20, x20, #0x1
  4317ac:	b	4315bc <ferror@plt+0x2f87c>
  4317b0:	str	x26, [x24, x20, lsl #3]
  4317b4:	b	431730 <ferror@plt+0x2f9f0>
  4317b8:	ldr	w5, [sp, #316]
  4317bc:	cmp	w5, #0x8
  4317c0:	b.ls	4317f0 <ferror@plt+0x2fab0>  // b.plast
  4317c4:	ldp	x2, x1, [sp, #200]
  4317c8:	mov	w3, w5
  4317cc:	mov	w4, #0x5                   	// #5
  4317d0:	mov	x0, #0x0                   	// #0
  4317d4:	str	w5, [sp, #216]
  4317d8:	bl	401c20 <dcngettext@plt>
  4317dc:	ldr	w5, [sp, #216]
  4317e0:	mov	w2, #0x8                   	// #8
  4317e4:	mov	w1, w5
  4317e8:	bl	4390e8 <error@@Base>
  4317ec:	mov	w5, #0x8                   	// #8
  4317f0:	add	x0, x26, w5, uxtw
  4317f4:	cmp	x19, x0
  4317f8:	b.hi	431804 <ferror@plt+0x2fac4>  // b.pmore
  4317fc:	subs	x5, x19, x26
  431800:	csel	w5, wzr, w5, ls  // ls = plast
  431804:	sub	w0, w5, #0x1
  431808:	cmp	w0, #0x7
  43180c:	b.hi	431830 <ferror@plt+0x2faf0>  // b.pmore
  431810:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  431814:	mov	w1, w5
  431818:	ldr	x2, [x0, #648]
  43181c:	mov	x0, x26
  431820:	blr	x2
  431824:	bl	425ed4 <ferror@plt+0x24194>
  431828:	str	x0, [x24, x20, lsl #3]
  43182c:	b	431730 <ferror@plt+0x2f9f0>
  431830:	mov	x0, #0x0                   	// #0
  431834:	b	431824 <ferror@plt+0x2fae4>
  431838:	mov	w1, #0x1                   	// #1
  43183c:	b	431680 <ferror@plt+0x2f940>
  431840:	mov	w0, #0x0                   	// #0
  431844:	b	4316a0 <ferror@plt+0x2f960>
  431848:	add	x3, sp, #0x10c
  43184c:	mov	x1, x19
  431850:	mov	x0, x28
  431854:	mov	x4, #0x0                   	// #0
  431858:	mov	w2, #0x0                   	// #0
  43185c:	bl	4275f0 <ferror@plt+0x258b0>
  431860:	ldr	w0, [sp, #268]
  431864:	add	x3, sp, #0x10c
  431868:	mov	x1, x19
  43186c:	mov	x4, #0x0                   	// #0
  431870:	add	x28, x28, x0
  431874:	mov	w2, #0x0                   	// #0
  431878:	mov	x0, x28
  43187c:	bl	4275f0 <ferror@plt+0x258b0>
  431880:	ldr	w0, [sp, #268]
  431884:	add	x14, x14, #0x1
  431888:	add	x28, x28, x0
  43188c:	b	4316b0 <ferror@plt+0x2f970>
  431890:	mov	x1, #0x18                  	// #24
  431894:	mov	x0, #0x1                   	// #1
  431898:	mul	x21, x21, x1
  43189c:	mov	x1, x21
  4318a0:	bl	43cf74 <warn@@Base+0x3998>
  4318a4:	mov	x22, x0
  4318a8:	mov	x20, x0
  4318ac:	add	x0, x21, x0
  4318b0:	str	x0, [sp, #232]
  4318b4:	adrp	x0, 469000 <warn@@Base+0x2fa24>
  4318b8:	add	x0, x0, #0x1da
  4318bc:	str	x0, [sp, #240]
  4318c0:	ldr	x0, [sp, #232]
  4318c4:	cmp	x0, x20
  4318c8:	b.eq	431980 <ferror@plt+0x2fc40>  // b.none
  4318cc:	ldr	x0, [sp, #208]
  4318d0:	stp	x0, xzr, [sp, #176]
  4318d4:	b	431a98 <ferror@plt+0x2fd58>
  4318d8:	ldr	x0, [sp, #176]
  4318dc:	add	x4, sp, #0x10c
  4318e0:	add	x3, sp, #0x108
  4318e4:	mov	w2, #0x0                   	// #0
  4318e8:	mov	x1, x19
  4318ec:	bl	4275f0 <ferror@plt+0x258b0>
  4318f0:	mov	x5, x0
  4318f4:	ldr	x1, [sp, #176]
  4318f8:	str	x5, [sp, #248]
  4318fc:	ldr	w0, [sp, #264]
  431900:	add	x0, x1, x0
  431904:	str	x0, [sp, #176]
  431908:	ldr	w0, [sp, #268]
  43190c:	bl	425cb8 <ferror@plt+0x23f78>
  431910:	ldr	x0, [sp, #176]
  431914:	add	x4, sp, #0x10c
  431918:	add	x3, sp, #0x108
  43191c:	mov	x1, x19
  431920:	mov	w2, #0x0                   	// #0
  431924:	bl	4275f0 <ferror@plt+0x258b0>
  431928:	mov	x21, x0
  43192c:	ldr	x1, [sp, #176]
  431930:	ldr	w0, [sp, #264]
  431934:	add	x0, x1, x0
  431938:	str	x0, [sp, #176]
  43193c:	ldr	w0, [sp, #268]
  431940:	bl	425cb8 <ferror@plt+0x23f78>
  431944:	cmp	x19, x28
  431948:	ldr	x5, [sp, #248]
  43194c:	b.ne	431a24 <ferror@plt+0x2fce4>  // b.any
  431950:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  431954:	add	x1, x1, #0x7e0
  431958:	mov	w2, #0x5                   	// #5
  43195c:	mov	x0, #0x0                   	// #0
  431960:	bl	401c70 <dcgettext@plt>
  431964:	bl	4395dc <warn@@Base>
  431968:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  43196c:	add	x1, x1, #0x7e0
  431970:	mov	w2, #0x5                   	// #5
  431974:	mov	x0, #0x0                   	// #0
  431978:	bl	401c70 <dcgettext@plt>
  43197c:	bl	4395dc <warn@@Base>
  431980:	ldr	w20, [x22, #8]
  431984:	cbz	w20, 431ee4 <ferror@plt+0x301a4>
  431988:	cbnz	x25, 431e88 <ferror@plt+0x30148>
  43198c:	adrp	x1, 445000 <warn@@Base+0xba24>
  431990:	add	x1, x1, #0x5f1
  431994:	mov	w2, #0x5                   	// #5
  431998:	mov	x0, #0x0                   	// #0
  43199c:	bl	401c70 <dcgettext@plt>
  4319a0:	mov	x20, x0
  4319a4:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  4319a8:	ldr	w0, [x0, #592]
  4319ac:	cbnz	w0, 4319c0 <ferror@plt+0x2fc80>
  4319b0:	mov	x0, x20
  4319b4:	bl	401900 <strlen@plt>
  4319b8:	cmp	x0, #0x4b
  4319bc:	b.hi	431ef0 <ferror@plt+0x301b0>  // b.pmore
  4319c0:	mov	w2, #0x5                   	// #5
  4319c4:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  4319c8:	mov	x0, #0x0                   	// #0
  4319cc:	add	x1, x1, #0xf06
  4319d0:	bl	401c70 <dcgettext@plt>
  4319d4:	ldr	x2, [x22]
  4319d8:	mov	x1, x20
  4319dc:	bl	401cc0 <printf@plt>
  4319e0:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  4319e4:	add	x1, x1, #0xf12
  4319e8:	mov	w2, #0x5                   	// #5
  4319ec:	mov	x0, #0x0                   	// #0
  4319f0:	bl	401c70 <dcgettext@plt>
  4319f4:	bl	401cc0 <printf@plt>
  4319f8:	add	x1, sp, #0x200
  4319fc:	adrp	x0, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  431a00:	add	x0, x0, #0x6a0
  431a04:	add	x0, x0, #0xad0
  431a08:	ldp	x2, x3, [x1, #-232]
  431a0c:	stp	x2, x3, [x0]
  431a10:	ldp	x2, x3, [x1, #-216]
  431a14:	stp	x2, x3, [x0, #16]
  431a18:	ldr	x1, [sp, #312]
  431a1c:	str	x1, [x0, #32]
  431a20:	b	4313d4 <ferror@plt+0x2f694>
  431a24:	cmp	x5, #0x1
  431a28:	b.eq	431ab8 <ferror@plt+0x2fd78>  // b.none
  431a2c:	cmp	x5, #0x2
  431a30:	b.eq	431b54 <ferror@plt+0x2fe14>  // b.none
  431a34:	mov	w0, #0xffffffff            	// #-1
  431a38:	str	w0, [sp, #56]
  431a3c:	mov	w0, #0x9                   	// #9
  431a40:	strb	w0, [sp, #48]
  431a44:	mov	w0, #0x1                   	// #1
  431a48:	str	w0, [sp, #24]
  431a4c:	ldrh	w0, [sp, #288]
  431a50:	mov	x4, x28
  431a54:	str	w0, [sp, #8]
  431a58:	mov	x5, x19
  431a5c:	ldr	w0, [sp, #316]
  431a60:	mov	x3, x27
  431a64:	str	x0, [sp]
  431a68:	mov	x1, x21
  431a6c:	str	xzr, [sp, #16]
  431a70:	mov	x7, #0x0                   	// #0
  431a74:	stp	x23, xzr, [sp, #32]
  431a78:	mov	x6, #0x0                   	// #0
  431a7c:	mov	x2, #0x0                   	// #0
  431a80:	mov	x0, #0x0                   	// #0
  431a84:	bl	42acb0 <ferror@plt+0x28f70>
  431a88:	mov	x28, x0
  431a8c:	ldr	x0, [sp, #184]
  431a90:	add	x0, x0, #0x1
  431a94:	str	x0, [sp, #184]
  431a98:	ldr	x1, [sp, #184]
  431a9c:	ldr	x0, [sp, #216]
  431aa0:	cmp	x0, x1
  431aa4:	b.hi	4318d8 <ferror@plt+0x2fb98>  // b.pmore
  431aa8:	add	x20, x20, #0x18
  431aac:	cmp	x19, x28
  431ab0:	b.ne	4318c0 <ferror@plt+0x2fb80>  // b.any
  431ab4:	b	431968 <ferror@plt+0x2fc28>
  431ab8:	cmp	x21, #0x8
  431abc:	b.eq	431b44 <ferror@plt+0x2fe04>  // b.none
  431ac0:	cmp	x21, #0x1f
  431ac4:	b.ne	431a34 <ferror@plt+0x2fcf4>  // b.any
  431ac8:	ldr	w5, [sp, #316]
  431acc:	cmp	w5, #0x8
  431ad0:	b.ls	431b04 <ferror@plt+0x2fdc4>  // b.plast
  431ad4:	ldr	x2, [sp, #200]
  431ad8:	mov	w3, w5
  431adc:	ldr	x1, [sp, #240]
  431ae0:	mov	w4, #0x5                   	// #5
  431ae4:	mov	x0, #0x0                   	// #0
  431ae8:	str	w5, [sp, #248]
  431aec:	bl	401c20 <dcngettext@plt>
  431af0:	ldr	w5, [sp, #248]
  431af4:	mov	w2, #0x8                   	// #8
  431af8:	mov	w1, w5
  431afc:	bl	4390e8 <error@@Base>
  431b00:	mov	w5, #0x8                   	// #8
  431b04:	add	x0, x28, w5, uxtw
  431b08:	cmp	x19, x0
  431b0c:	b.hi	431b18 <ferror@plt+0x2fdd8>  // b.pmore
  431b10:	subs	x5, x19, x28
  431b14:	csel	w5, wzr, w5, ls  // ls = plast
  431b18:	sub	w0, w5, #0x1
  431b1c:	cmp	w0, #0x7
  431b20:	b.hi	431b4c <ferror@plt+0x2fe0c>  // b.pmore
  431b24:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  431b28:	mov	w1, w5
  431b2c:	ldr	x2, [x0, #648]
  431b30:	mov	x0, x28
  431b34:	blr	x2
  431b38:	bl	425ed4 <ferror@plt+0x24194>
  431b3c:	str	x0, [x20]
  431b40:	b	431a34 <ferror@plt+0x2fcf4>
  431b44:	str	x28, [x20]
  431b48:	b	431a34 <ferror@plt+0x2fcf4>
  431b4c:	mov	x0, #0x0                   	// #0
  431b50:	b	431b38 <ferror@plt+0x2fdf8>
  431b54:	cmp	x21, #0xb
  431b58:	b.eq	431b84 <ferror@plt+0x2fe44>  // b.none
  431b5c:	cmp	x21, #0xf
  431b60:	b.eq	431bd4 <ferror@plt+0x2fe94>  // b.none
  431b64:	cmp	x21, #0x5
  431b68:	b.ne	431a34 <ferror@plt+0x2fcf4>  // b.any
  431b6c:	add	x0, x28, #0x2
  431b70:	cmp	x19, x0
  431b74:	b.hi	431bb4 <ferror@plt+0x2fe74>  // b.pmore
  431b78:	subs	x1, x19, x28
  431b7c:	csel	w1, wzr, w1, ls  // ls = plast
  431b80:	b	431b98 <ferror@plt+0x2fe58>
  431b84:	add	x0, x28, #0x1
  431b88:	cmp	x19, x0
  431b8c:	b.hi	431bac <ferror@plt+0x2fe6c>  // b.pmore
  431b90:	subs	x1, x19, x28
  431b94:	csel	w1, wzr, w1, ls  // ls = plast
  431b98:	sub	w0, w1, #0x1
  431b9c:	cmp	w0, #0x7
  431ba0:	b.ls	431bbc <ferror@plt+0x2fe7c>  // b.plast
  431ba4:	str	wzr, [x20, #8]
  431ba8:	b	431a34 <ferror@plt+0x2fcf4>
  431bac:	mov	w1, #0x1                   	// #1
  431bb0:	b	431b98 <ferror@plt+0x2fe58>
  431bb4:	mov	w1, w5
  431bb8:	b	431b98 <ferror@plt+0x2fe58>
  431bbc:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  431bc0:	ldr	x2, [x0, #648]
  431bc4:	mov	x0, x28
  431bc8:	blr	x2
  431bcc:	str	w0, [x20, #8]
  431bd0:	b	431a34 <ferror@plt+0x2fcf4>
  431bd4:	add	x4, sp, #0x10c
  431bd8:	add	x3, sp, #0x108
  431bdc:	mov	x1, x19
  431be0:	mov	x0, x28
  431be4:	mov	w2, #0x0                   	// #0
  431be8:	bl	4275f0 <ferror@plt+0x258b0>
  431bec:	str	w0, [x20, #8]
  431bf0:	tst	x0, #0xffffffff00000000
  431bf4:	b.eq	431c04 <ferror@plt+0x2fec4>  // b.none
  431bf8:	ldr	w0, [sp, #268]
  431bfc:	orr	w0, w0, #0x2
  431c00:	str	w0, [sp, #268]
  431c04:	ldr	w0, [sp, #268]
  431c08:	bl	425cb8 <ferror@plt+0x23f78>
  431c0c:	b	431a34 <ferror@plt+0x2fcf4>
  431c10:	ldrb	w0, [x20]
  431c14:	cbnz	w0, 431c70 <ferror@plt+0x2ff30>
  431c18:	mov	x25, #0x0                   	// #0
  431c1c:	mov	x24, #0x0                   	// #0
  431c20:	add	x28, x20, #0x1
  431c24:	cmp	x19, x28
  431c28:	b.ls	431c34 <ferror@plt+0x2fef4>  // b.plast
  431c2c:	ldrb	w0, [x20, #1]
  431c30:	cbnz	w0, 431d4c <ferror@plt+0x3000c>
  431c34:	mov	w26, #0x0                   	// #0
  431c38:	mov	x22, #0x0                   	// #0
  431c3c:	b	431d7c <ferror@plt+0x3003c>
  431c40:	sub	x1, x19, x21
  431c44:	mov	x0, x21
  431c48:	bl	401940 <strnlen@plt>
  431c4c:	add	x0, x0, #0x1
  431c50:	add	x21, x21, x0
  431c54:	add	x25, x25, #0x1
  431c58:	cmp	x19, x21
  431c5c:	b.hi	431c78 <ferror@plt+0x2ff38>  // b.pmore
  431c60:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  431c64:	mov	w2, #0x5                   	// #5
  431c68:	add	x1, x1, #0xe8d
  431c6c:	b	43153c <ferror@plt+0x2f7fc>
  431c70:	mov	x21, x20
  431c74:	mov	x25, #0x0                   	// #0
  431c78:	ldrb	w0, [x21]
  431c7c:	cbnz	w0, 431c40 <ferror@plt+0x2ff00>
  431c80:	lsl	x0, x25, #3
  431c84:	bl	43cf40 <warn@@Base+0x3964>
  431c88:	mov	x24, x0
  431c8c:	mov	x22, x0
  431c90:	ldrb	w0, [x20]
  431c94:	cbnz	w0, 431ca0 <ferror@plt+0x2ff60>
  431c98:	mov	x20, x21
  431c9c:	b	431c20 <ferror@plt+0x2fee0>
  431ca0:	str	x20, [x22], #8
  431ca4:	sub	x1, x20, x19
  431ca8:	mov	x0, x20
  431cac:	bl	401940 <strnlen@plt>
  431cb0:	add	x0, x0, #0x1
  431cb4:	add	x20, x20, x0
  431cb8:	b	431c90 <ferror@plt+0x2ff50>
  431cbc:	sub	x1, x19, x20
  431cc0:	mov	x0, x20
  431cc4:	bl	401940 <strnlen@plt>
  431cc8:	add	x0, x0, #0x1
  431ccc:	add	x20, x20, x0
  431cd0:	add	x3, sp, #0x10c
  431cd4:	mov	x1, x19
  431cd8:	mov	x0, x20
  431cdc:	mov	x4, #0x0                   	// #0
  431ce0:	mov	w2, #0x0                   	// #0
  431ce4:	bl	4275f0 <ferror@plt+0x258b0>
  431ce8:	add	w26, w26, #0x1
  431cec:	ldr	w14, [sp, #268]
  431cf0:	add	x3, sp, #0x10c
  431cf4:	mov	x1, x19
  431cf8:	mov	x4, #0x0                   	// #0
  431cfc:	add	x20, x20, x14
  431d00:	mov	w2, #0x0                   	// #0
  431d04:	mov	x0, x20
  431d08:	bl	4275f0 <ferror@plt+0x258b0>
  431d0c:	ldr	w14, [sp, #268]
  431d10:	add	x3, sp, #0x10c
  431d14:	mov	x1, x19
  431d18:	mov	x4, #0x0                   	// #0
  431d1c:	add	x14, x20, x14
  431d20:	mov	w2, #0x0                   	// #0
  431d24:	mov	x0, x14
  431d28:	bl	4275f0 <ferror@plt+0x258b0>
  431d2c:	ldr	w20, [sp, #268]
  431d30:	add	x20, x14, x20
  431d34:	cmp	x19, x20
  431d38:	b.hi	431d54 <ferror@plt+0x30014>  // b.pmore
  431d3c:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  431d40:	mov	w2, #0x5                   	// #5
  431d44:	add	x1, x1, #0xeb0
  431d48:	b	43153c <ferror@plt+0x2f7fc>
  431d4c:	mov	x20, x28
  431d50:	mov	w26, #0x0                   	// #0
  431d54:	ldrb	w0, [x20]
  431d58:	cbnz	w0, 431cbc <ferror@plt+0x2ff7c>
  431d5c:	mov	w0, #0x18                  	// #24
  431d60:	umull	x0, w26, w0
  431d64:	bl	43cf40 <warn@@Base+0x3964>
  431d68:	mov	x22, x0
  431d6c:	mov	x21, x0
  431d70:	ldrb	w0, [x28]
  431d74:	cbnz	w0, 431da8 <ferror@plt+0x30068>
  431d78:	mov	x28, x20
  431d7c:	add	x28, x28, #0x1
  431d80:	cbz	x22, 4319e0 <ferror@plt+0x2fca0>
  431d84:	cbnz	x24, 431980 <ferror@plt+0x2fc40>
  431d88:	mov	w2, #0x5                   	// #5
  431d8c:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  431d90:	mov	x0, #0x0                   	// #0
  431d94:	add	x1, x1, #0xece
  431d98:	bl	401c70 <dcgettext@plt>
  431d9c:	ldr	x1, [x22]
  431da0:	bl	401cc0 <printf@plt>
  431da4:	b	4319e0 <ferror@plt+0x2fca0>
  431da8:	str	x28, [x21]
  431dac:	sub	x1, x19, x28
  431db0:	mov	x0, x28
  431db4:	bl	401940 <strnlen@plt>
  431db8:	add	x0, x0, #0x1
  431dbc:	add	x28, x28, x0
  431dc0:	mov	x1, x19
  431dc4:	mov	x0, x28
  431dc8:	add	x4, sp, #0x10c
  431dcc:	add	x3, sp, #0x108
  431dd0:	mov	w2, #0x0                   	// #0
  431dd4:	bl	4275f0 <ferror@plt+0x258b0>
  431dd8:	str	w0, [x21, #8]
  431ddc:	ldr	w1, [sp, #264]
  431de0:	tst	x0, #0xffffffff00000000
  431de4:	add	x28, x28, x1
  431de8:	b.eq	431df8 <ferror@plt+0x300b8>  // b.none
  431dec:	ldr	w0, [sp, #268]
  431df0:	orr	w0, w0, #0x2
  431df4:	str	w0, [sp, #268]
  431df8:	ldr	w0, [sp, #268]
  431dfc:	bl	425cb8 <ferror@plt+0x23f78>
  431e00:	mov	x1, x19
  431e04:	mov	x0, x28
  431e08:	add	x4, sp, #0x10c
  431e0c:	add	x3, sp, #0x108
  431e10:	mov	w2, #0x0                   	// #0
  431e14:	bl	4275f0 <ferror@plt+0x258b0>
  431e18:	ldr	w1, [sp, #264]
  431e1c:	tst	x0, #0xffffffff00000000
  431e20:	str	w0, [x21, #12]
  431e24:	add	x28, x28, x1
  431e28:	b.eq	431e38 <ferror@plt+0x300f8>  // b.none
  431e2c:	ldr	w0, [sp, #268]
  431e30:	orr	w0, w0, #0x2
  431e34:	str	w0, [sp, #268]
  431e38:	ldr	w0, [sp, #268]
  431e3c:	bl	425cb8 <ferror@plt+0x23f78>
  431e40:	mov	x1, x19
  431e44:	mov	x0, x28
  431e48:	add	x4, sp, #0x10c
  431e4c:	add	x3, sp, #0x108
  431e50:	mov	w2, #0x0                   	// #0
  431e54:	bl	4275f0 <ferror@plt+0x258b0>
  431e58:	ldr	w1, [sp, #264]
  431e5c:	tst	x0, #0xffffffff00000000
  431e60:	str	w0, [x21, #16]
  431e64:	add	x28, x28, x1
  431e68:	b.eq	431e78 <ferror@plt+0x30138>  // b.none
  431e6c:	ldr	w0, [sp, #268]
  431e70:	orr	w0, w0, #0x2
  431e74:	str	w0, [sp, #268]
  431e78:	ldr	w0, [sp, #268]
  431e7c:	add	x21, x21, #0x18
  431e80:	bl	425cb8 <ferror@plt+0x23f78>
  431e84:	b	431d70 <ferror@plt+0x30030>
  431e88:	cmp	x25, w20, uxtw
  431e8c:	b.cs	431ed8 <ferror@plt+0x30198>  // b.hs, b.nlast
  431e90:	mov	w2, #0x5                   	// #5
  431e94:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  431e98:	mov	x0, #0x0                   	// #0
  431e9c:	add	x1, x1, #0xed7
  431ea0:	bl	401c70 <dcgettext@plt>
  431ea4:	mov	x21, x0
  431ea8:	mov	x1, x25
  431eac:	adrp	x0, 446000 <warn@@Base+0xca24>
  431eb0:	add	x0, x0, #0x3a2
  431eb4:	bl	4242d8 <ferror@plt+0x22598>
  431eb8:	mov	w1, w20
  431ebc:	mov	x2, x0
  431ec0:	mov	x0, x21
  431ec4:	bl	4395dc <warn@@Base>
  431ec8:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  431ecc:	mov	w2, #0x5                   	// #5
  431ed0:	add	x1, x1, #0xbce
  431ed4:	b	431998 <ferror@plt+0x2fc58>
  431ed8:	sub	w20, w20, #0x1
  431edc:	ldr	x20, [x24, x20, lsl #3]
  431ee0:	b	4319a4 <ferror@plt+0x2fc64>
  431ee4:	adrp	x20, 46b000 <warn@@Base+0x31a24>
  431ee8:	add	x20, x20, #0x999
  431eec:	b	4319a4 <ferror@plt+0x2fc64>
  431ef0:	adrp	x0, 448000 <warn@@Base+0xea24>
  431ef4:	add	x0, x0, #0x1e1
  431ef8:	ldr	x1, [x22]
  431efc:	b	431da0 <ferror@plt+0x30060>
  431f00:	mov	x20, x28
  431f04:	ldrb	w0, [sp, #313]
  431f08:	ldrb	w21, [x20], #1
  431f0c:	cmp	w21, w0
  431f10:	b.cc	432014 <ferror@plt+0x302d4>  // b.lo, b.ul, b.last
  431f14:	sub	w0, w21, w0
  431f18:	ldrb	w10, [sp, #312]
  431f1c:	and	w1, w0, #0xff
  431f20:	adrp	x7, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  431f24:	ldrb	w4, [sp, #305]
  431f28:	add	x2, x7, #0x6a0
  431f2c:	ldrb	w3, [sp, #304]
  431f30:	udiv	w0, w1, w10
  431f34:	cmp	w4, #0x1
  431f38:	ldr	x8, [x7, #1696]
  431f3c:	and	w9, w0, #0xff
  431f40:	and	x5, x0, #0xff
  431f44:	b.ne	431fe8 <ferror@plt+0x302a8>  // b.any
  431f48:	umull	x3, w9, w3
  431f4c:	add	x8, x3, x8
  431f50:	str	x8, [x7, #1696]
  431f54:	cbz	x3, 431f5c <ferror@plt+0x3021c>
  431f58:	str	wzr, [x2, #8]
  431f5c:	msub	w0, w0, w10, w1
  431f60:	ldr	w1, [sp, #308]
  431f64:	add	w0, w1, w0, uxtb
  431f68:	ldr	w1, [x2, #16]
  431f6c:	add	w0, w0, w1
  431f70:	str	w0, [x2, #16]
  431f74:	mov	w0, #0x1                   	// #1
  431f78:	cmn	w21, #0x1
  431f7c:	csinc	w0, w0, wzr, ne  // ne = any
  431f80:	cbnz	w0, 431f8c <ferror@plt+0x3024c>
  431f84:	cmp	w21, #0x1
  431f88:	b.ne	4328d0 <ferror@plt+0x30b90>  // b.any
  431f8c:	adrp	x0, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  431f90:	add	x28, x0, #0x6a0
  431f94:	cbz	x22, 4328d8 <ferror@plt+0x30b98>
  431f98:	ldr	w3, [x28, #12]
  431f9c:	sub	w3, w3, #0x1
  431fa0:	cmp	w3, w26
  431fa4:	b.cc	4327d8 <ferror@plt+0x30a98>  // b.lo, b.ul, b.last
  431fa8:	mov	w2, #0x5                   	// #5
  431fac:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  431fb0:	mov	x0, #0x0                   	// #0
  431fb4:	add	x1, x1, #0x63
  431fb8:	str	w3, [sp, #176]
  431fbc:	bl	401c70 <dcgettext@plt>
  431fc0:	ldr	w3, [sp, #176]
  431fc4:	mov	w1, w3
  431fc8:	bl	4395dc <warn@@Base>
  431fcc:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  431fd0:	add	x1, x1, #0xbce
  431fd4:	mov	w2, #0x5                   	// #5
  431fd8:	mov	x0, #0x0                   	// #0
  431fdc:	bl	401c70 <dcgettext@plt>
  431fe0:	mov	x1, x0
  431fe4:	b	4327e4 <ferror@plt+0x30aa4>
  431fe8:	ldrb	w6, [x2, #32]
  431fec:	and	x4, x4, #0xff
  431ff0:	add	x6, x6, x5
  431ff4:	udiv	x5, x6, x4
  431ff8:	mul	w9, w3, w5
  431ffc:	msub	x4, x5, x4, x6
  432000:	add	x8, x9, x8
  432004:	str	x8, [x7, #1696]
  432008:	strb	w4, [x2, #32]
  43200c:	cbnz	w9, 431f58 <ferror@plt+0x30218>
  432010:	b	431f5c <ferror@plt+0x3021c>
  432014:	cmp	w21, #0xc
  432018:	b.hi	432718 <ferror@plt+0x309d8>  // b.pmore
  43201c:	adrp	x2, 46f000 <warn@@Base+0x35a24>
  432020:	add	x2, x2, #0x9b4
  432024:	ldrh	w2, [x2, w21, uxtw #1]
  432028:	adr	x3, 432034 <ferror@plt+0x302f4>
  43202c:	add	x2, x3, w2, sxth #2
  432030:	br	x2
  432034:	add	x4, sp, #0x10c
  432038:	add	x3, sp, #0x108
  43203c:	mov	x0, x20
  432040:	mov	w2, #0x0                   	// #0
  432044:	bl	4275f0 <ferror@plt+0x258b0>
  432048:	ldr	w21, [sp, #264]
  43204c:	mov	x28, x0
  432050:	and	x1, x0, #0xffffffff
  432054:	tst	x0, #0xffffffff00000000
  432058:	b.eq	432068 <ferror@plt+0x30328>  // b.none
  43205c:	ldr	w0, [sp, #268]
  432060:	orr	w0, w0, #0x2
  432064:	str	w0, [sp, #268]
  432068:	ldr	w0, [sp, #268]
  43206c:	str	x1, [sp, #176]
  432070:	bl	425cb8 <ferror@plt+0x23f78>
  432074:	cbz	w28, 432094 <ferror@plt+0x30354>
  432078:	ldr	x1, [sp, #176]
  43207c:	add	x5, x20, w21, uxtw
  432080:	ldr	x2, [sp, #272]
  432084:	add	x28, x5, x1
  432088:	mov	w0, w21
  43208c:	cmp	x28, x2
  432090:	b.ls	4320b8 <ferror@plt+0x30378>  // b.plast
  432094:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  432098:	add	x1, x1, #0xb39
  43209c:	mov	w2, #0x5                   	// #5
  4320a0:	mov	x0, #0x0                   	// #0
  4320a4:	bl	401c70 <dcgettext@plt>
  4320a8:	mov	w21, #0x0                   	// #0
  4320ac:	bl	4395dc <warn@@Base>
  4320b0:	mov	w0, #0x0                   	// #0
  4320b4:	b	431f78 <ferror@plt+0x30238>
  4320b8:	ldrb	w3, [x20, x0]
  4320bc:	add	x5, x5, #0x1
  4320c0:	neg	w21, w3
  4320c4:	cmp	w3, #0x4
  4320c8:	b.hi	4320fc <ferror@plt+0x303bc>  // b.pmore
  4320cc:	cbz	w3, 4322cc <ferror@plt+0x3058c>
  4320d0:	sub	w3, w3, #0x2
  4320d4:	cmp	w3, #0x1
  4320d8:	b.hi	432104 <ferror@plt+0x303c4>  // b.pmore
  4320dc:	adrp	x0, 46f000 <warn@@Base+0x35a24>
  4320e0:	adrp	x7, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  4320e4:	add	x0, x0, #0x9d0
  4320e8:	add	x6, x7, #0x6a0
  4320ec:	ldrb	w0, [x0, w3, uxtw]
  4320f0:	adr	x2, 4320fc <ferror@plt+0x303bc>
  4320f4:	add	x0, x2, w0, sxtb #2
  4320f8:	br	x0
  4320fc:	cmp	w3, #0x16
  432100:	b.ne	4322cc <ferror@plt+0x3058c>  // b.any
  432104:	mov	x20, x28
  432108:	mov	w0, #0x0                   	// #0
  43210c:	b	431f78 <ferror@plt+0x30238>
  432110:	sub	x20, x1, #0x1
  432114:	cmp	w20, #0x8
  432118:	b.ls	43218c <ferror@plt+0x3044c>  // b.plast
  43211c:	ldr	x2, [sp, #200]
  432120:	mov	w3, w20
  432124:	mov	w4, #0x5                   	// #5
  432128:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  43212c:	mov	x0, #0x0                   	// #0
  432130:	add	x1, x1, #0x1da
  432134:	str	x5, [sp, #176]
  432138:	bl	401c20 <dcngettext@plt>
  43213c:	mov	w1, w20
  432140:	mov	w2, #0x8                   	// #8
  432144:	bl	4390e8 <error@@Base>
  432148:	ldr	x5, [sp, #176]
  43214c:	adrp	x0, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  432150:	add	x6, x0, #0x6a0
  432154:	mov	x7, x0
  432158:	mov	w1, #0x8                   	// #8
  43215c:	add	x0, x5, w1, uxtw
  432160:	cmp	x28, x0
  432164:	b.hi	432170 <ferror@plt+0x30430>  // b.pmore
  432168:	cmp	x28, x5
  43216c:	csel	w1, w20, wzr, hi  // hi = pmore
  432170:	sub	w0, w1, #0x1
  432174:	cmp	w0, #0x7
  432178:	b.ls	432194 <ferror@plt+0x30454>  // b.plast
  43217c:	str	xzr, [x7, #1696]
  432180:	str	wzr, [x6, #8]
  432184:	strb	wzr, [x6, #32]
  432188:	b	432104 <ferror@plt+0x303c4>
  43218c:	mov	w1, w20
  432190:	b	43215c <ferror@plt+0x3041c>
  432194:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  432198:	ldr	x2, [x0, #648]
  43219c:	mov	x0, x5
  4321a0:	blr	x2
  4321a4:	adrp	x7, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  4321a8:	add	x6, x7, #0x6a0
  4321ac:	str	x0, [x7, #1696]
  4321b0:	b	432180 <ferror@plt+0x30440>
  4321b4:	add	w0, w26, #0x1
  4321b8:	mov	w20, #0x18                  	// #24
  4321bc:	str	w0, [sp, #176]
  4321c0:	str	x5, [sp, #184]
  4321c4:	umull	x26, w26, w20
  4321c8:	umull	x1, w0, w20
  4321cc:	mov	x0, x22
  4321d0:	bl	43cfc4 <warn@@Base+0x39e8>
  4321d4:	mov	x22, x0
  4321d8:	adrp	x0, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  4321dc:	add	x6, x0, #0x6a0
  4321e0:	ldr	x5, [sp, #184]
  4321e4:	str	x5, [x22, x26]
  4321e8:	ldr	w0, [x6, #36]
  4321ec:	add	x20, x22, x26
  4321f0:	add	w0, w0, #0x1
  4321f4:	str	w0, [x6, #36]
  4321f8:	mov	x0, x5
  4321fc:	bl	401900 <strlen@plt>
  432200:	ldr	x5, [sp, #184]
  432204:	add	x26, x0, #0x1
  432208:	mov	x1, x28
  43220c:	add	x4, sp, #0x10c
  432210:	add	x26, x5, x26
  432214:	add	x3, sp, #0x108
  432218:	mov	x0, x26
  43221c:	mov	w2, #0x0                   	// #0
  432220:	bl	4275f0 <ferror@plt+0x258b0>
  432224:	tst	x0, #0xffffffff00000000
  432228:	ldr	w1, [sp, #264]
  43222c:	str	w0, [x20, #8]
  432230:	add	x26, x26, x1
  432234:	b.eq	432244 <ferror@plt+0x30504>  // b.none
  432238:	ldr	w0, [sp, #268]
  43223c:	orr	w0, w0, #0x2
  432240:	str	w0, [sp, #268]
  432244:	ldr	w0, [sp, #268]
  432248:	bl	425cb8 <ferror@plt+0x23f78>
  43224c:	mov	x1, x28
  432250:	mov	x0, x26
  432254:	add	x4, sp, #0x10c
  432258:	add	x3, sp, #0x108
  43225c:	mov	w2, #0x0                   	// #0
  432260:	bl	4275f0 <ferror@plt+0x258b0>
  432264:	ldr	w1, [sp, #264]
  432268:	tst	x0, #0xffffffff00000000
  43226c:	str	w0, [x20, #12]
  432270:	add	x26, x26, x1
  432274:	b.eq	432284 <ferror@plt+0x30544>  // b.none
  432278:	ldr	w0, [sp, #268]
  43227c:	orr	w0, w0, #0x2
  432280:	str	w0, [sp, #268]
  432284:	ldr	w0, [sp, #268]
  432288:	bl	425cb8 <ferror@plt+0x23f78>
  43228c:	add	x4, sp, #0x10c
  432290:	add	x3, sp, #0x108
  432294:	mov	x1, x28
  432298:	mov	x0, x26
  43229c:	mov	w2, #0x0                   	// #0
  4322a0:	bl	4275f0 <ferror@plt+0x258b0>
  4322a4:	str	w0, [x20, #16]
  4322a8:	tst	x0, #0xffffffff00000000
  4322ac:	b.eq	4322bc <ferror@plt+0x3057c>  // b.none
  4322b0:	ldr	w0, [sp, #268]
  4322b4:	orr	w0, w0, #0x2
  4322b8:	str	w0, [sp, #268]
  4322bc:	ldr	w0, [sp, #268]
  4322c0:	bl	425cb8 <ferror@plt+0x23f78>
  4322c4:	ldr	w26, [sp, #176]
  4322c8:	b	432104 <ferror@plt+0x303c4>
  4322cc:	mov	w2, #0x5                   	// #5
  4322d0:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  4322d4:	mov	x0, #0x0                   	// #0
  4322d8:	add	x1, x1, #0xf68
  4322dc:	str	x5, [sp, #176]
  4322e0:	str	w3, [sp, #184]
  4322e4:	bl	401c70 <dcgettext@plt>
  4322e8:	ldr	w3, [sp, #184]
  4322ec:	ldr	x5, [sp, #176]
  4322f0:	mov	w1, w3
  4322f4:	sub	x2, x5, x20
  4322f8:	bl	401cc0 <printf@plt>
  4322fc:	b	432104 <ferror@plt+0x303c4>
  432300:	add	x3, sp, #0x108
  432304:	mov	x1, x19
  432308:	mov	w2, #0x0                   	// #0
  43230c:	add	x4, sp, #0x10c
  432310:	mov	x0, x20
  432314:	bl	4275f0 <ferror@plt+0x258b0>
  432318:	mov	x21, x0
  43231c:	ldr	w0, [sp, #264]
  432320:	add	x20, x20, x0
  432324:	ldr	w0, [sp, #268]
  432328:	bl	425cb8 <ferror@plt+0x23f78>
  43232c:	ldrb	w1, [sp, #305]
  432330:	adrp	x2, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  432334:	add	x3, x2, #0x6a0
  432338:	cmp	w1, #0x1
  43233c:	b.ne	432360 <ferror@plt+0x30620>  // b.any
  432340:	ldrb	w0, [sp, #304]
  432344:	ldr	x1, [x2, #1696]
  432348:	mul	x0, x0, x21
  43234c:	add	x1, x1, x0
  432350:	str	x1, [x2, #1696]
  432354:	cbz	x0, 432390 <ferror@plt+0x30650>
  432358:	str	wzr, [x3, #8]
  43235c:	b	432390 <ferror@plt+0x30650>
  432360:	ldrb	w5, [x3, #32]
  432364:	and	x1, x1, #0xff
  432368:	ldrb	w4, [sp, #304]
  43236c:	add	x0, x5, x21
  432370:	ldr	x6, [x2, #1696]
  432374:	udiv	x5, x0, x1
  432378:	mul	w4, w4, w5
  43237c:	msub	x1, x5, x1, x0
  432380:	strb	w1, [x3, #32]
  432384:	add	x6, x6, w4, uxtw
  432388:	str	x6, [x2, #1696]
  43238c:	cbnz	w4, 432358 <ferror@plt+0x30618>
  432390:	mov	w0, #0x0                   	// #0
  432394:	mov	w21, #0x2                   	// #2
  432398:	b	431f78 <ferror@plt+0x30238>
  43239c:	mov	x0, x20
  4323a0:	add	x4, sp, #0x10c
  4323a4:	add	x3, sp, #0x108
  4323a8:	mov	x1, x19
  4323ac:	mov	w2, #0x1                   	// #1
  4323b0:	bl	4275f0 <ferror@plt+0x258b0>
  4323b4:	mov	x21, x0
  4323b8:	cmp	x0, w0, sxtw
  4323bc:	ldr	w0, [sp, #264]
  4323c0:	add	x20, x20, x0
  4323c4:	b.eq	4323d4 <ferror@plt+0x30694>  // b.none
  4323c8:	ldr	w0, [sp, #268]
  4323cc:	orr	w0, w0, #0x2
  4323d0:	str	w0, [sp, #268]
  4323d4:	ldr	w0, [sp, #268]
  4323d8:	bl	425cb8 <ferror@plt+0x23f78>
  4323dc:	adrp	x1, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  4323e0:	add	x1, x1, #0x6a0
  4323e4:	ldr	w0, [x1, #16]
  4323e8:	add	w21, w0, w21
  4323ec:	mov	w0, #0x0                   	// #0
  4323f0:	str	w21, [x1, #16]
  4323f4:	mov	w21, #0x3                   	// #3
  4323f8:	b	431f78 <ferror@plt+0x30238>
  4323fc:	add	x4, sp, #0x10c
  432400:	add	x3, sp, #0x108
  432404:	mov	x1, x19
  432408:	mov	x0, x20
  43240c:	mov	w2, #0x0                   	// #0
  432410:	bl	4275f0 <ferror@plt+0x258b0>
  432414:	mov	x28, x0
  432418:	sub	w21, w0, #0x1
  43241c:	ldr	w0, [sp, #264]
  432420:	add	x20, x20, x0
  432424:	ldr	w0, [sp, #268]
  432428:	bl	425cb8 <ferror@plt+0x23f78>
  43242c:	adrp	x0, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  432430:	cmp	x22, #0x0
  432434:	ccmp	w26, #0x0, #0x4, ne  // ne = any
  432438:	str	w28, [x0, #1708]
  43243c:	b.ne	432460 <ferror@plt+0x30720>  // b.any
  432440:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  432444:	add	x1, x1, #0xf82
  432448:	mov	w2, #0x5                   	// #5
  43244c:	mov	x0, #0x0                   	// #0
  432450:	bl	401c70 <dcgettext@plt>
  432454:	mov	w1, w21
  432458:	bl	401cc0 <printf@plt>
  43245c:	b	4324bc <ferror@plt+0x3077c>
  432460:	cmp	w26, w21
  432464:	b.hi	432498 <ferror@plt+0x30758>  // b.pmore
  432468:	mov	w2, #0x5                   	// #5
  43246c:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  432470:	mov	x0, #0x0                   	// #0
  432474:	add	x1, x1, #0xf9f
  432478:	bl	401c70 <dcgettext@plt>
  43247c:	mov	w2, w26
  432480:	mov	w1, w28
  432484:	bl	4395dc <warn@@Base>
  432488:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  43248c:	mov	w2, #0x5                   	// #5
  432490:	add	x1, x1, #0xfc3
  432494:	b	43244c <ferror@plt+0x3070c>
  432498:	mov	w0, #0x18                  	// #24
  43249c:	umull	x0, w21, w0
  4324a0:	add	x28, x22, x0
  4324a4:	ldr	w21, [x28, #8]
  4324a8:	cbnz	w21, 4324c8 <ferror@plt+0x30788>
  4324ac:	ldr	x1, [x22, x0]
  4324b0:	adrp	x0, 46c000 <warn@@Base+0x32a24>
  4324b4:	add	x0, x0, #0xfe6
  4324b8:	bl	401cc0 <printf@plt>
  4324bc:	mov	w0, #0x0                   	// #0
  4324c0:	mov	w21, #0x4                   	// #4
  4324c4:	b	431f78 <ferror@plt+0x30238>
  4324c8:	cmp	x24, #0x0
  4324cc:	ccmp	x25, #0x0, #0x4, ne  // ne = any
  4324d0:	b.ne	4324f8 <ferror@plt+0x307b8>  // b.any
  4324d4:	mov	w2, #0x5                   	// #5
  4324d8:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  4324dc:	mov	x0, #0x0                   	// #0
  4324e0:	add	x1, x1, #0xff2
  4324e4:	bl	401c70 <dcgettext@plt>
  4324e8:	ldr	x1, [x28]
  4324ec:	mov	w2, w21
  4324f0:	bl	401cc0 <printf@plt>
  4324f4:	b	4324bc <ferror@plt+0x3077c>
  4324f8:	cmp	x25, w21, uxtw
  4324fc:	b.cs	432548 <ferror@plt+0x30808>  // b.hs, b.nlast
  432500:	mov	w2, #0x5                   	// #5
  432504:	adrp	x1, 46c000 <warn@@Base+0x32a24>
  432508:	mov	x0, #0x0                   	// #0
  43250c:	add	x1, x1, #0xed7
  432510:	bl	401c70 <dcgettext@plt>
  432514:	mov	x28, x0
  432518:	mov	x1, x25
  43251c:	adrp	x0, 446000 <warn@@Base+0xca24>
  432520:	add	x0, x0, #0x3a2
  432524:	bl	4242d8 <ferror@plt+0x22598>
  432528:	mov	w1, w21
  43252c:	mov	x2, x0
  432530:	mov	x0, x28
  432534:	bl	4395dc <warn@@Base>
  432538:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  43253c:	mov	w2, #0x5                   	// #5
  432540:	add	x1, x1, #0x1f
  432544:	b	43244c <ferror@plt+0x3070c>
  432548:	sub	w21, w21, #0x1
  43254c:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  432550:	ldr	x2, [x28]
  432554:	add	x0, x0, #0x48
  432558:	ldr	x1, [x24, x21, lsl #3]
  43255c:	bl	401cc0 <printf@plt>
  432560:	b	4324bc <ferror@plt+0x3077c>
  432564:	add	x4, sp, #0x10c
  432568:	add	x3, sp, #0x108
  43256c:	mov	x1, x19
  432570:	mov	x0, x20
  432574:	mov	w2, #0x0                   	// #0
  432578:	bl	4275f0 <ferror@plt+0x258b0>
  43257c:	mov	x21, x0
  432580:	ldr	w0, [sp, #264]
  432584:	add	x20, x20, x0
  432588:	ldr	w0, [sp, #268]
  43258c:	bl	425cb8 <ferror@plt+0x23f78>
  432590:	adrp	x0, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  432594:	str	w21, [x0, #1716]
  432598:	mov	w0, #0x0                   	// #0
  43259c:	mov	w21, #0x5                   	// #5
  4325a0:	b	431f78 <ferror@plt+0x30238>
  4325a4:	adrp	x0, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  4325a8:	add	x0, x0, #0x6a0
  4325ac:	mov	w21, #0x6                   	// #6
  4325b0:	ldr	w1, [x0, #24]
  4325b4:	cmp	w1, #0x0
  4325b8:	cset	w1, eq  // eq = none
  4325bc:	str	w1, [x0, #24]
  4325c0:	mov	w0, #0x0                   	// #0
  4325c4:	b	431f78 <ferror@plt+0x30238>
  4325c8:	adrp	x0, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  4325cc:	mov	w1, #0x1                   	// #1
  4325d0:	mov	w21, #0x7                   	// #7
  4325d4:	str	w1, [x0, #1724]
  4325d8:	mov	w0, #0x0                   	// #0
  4325dc:	b	431f78 <ferror@plt+0x30238>
  4325e0:	mov	w2, #0xff                  	// #255
  4325e4:	sub	w0, w2, w0
  4325e8:	ldrb	w2, [sp, #312]
  4325ec:	adrp	x6, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  4325f0:	ldrb	w3, [sp, #305]
  4325f4:	add	x4, x6, #0x6a0
  4325f8:	ldr	x1, [x6, #1696]
  4325fc:	cmp	w3, #0x1
  432600:	udiv	w2, w0, w2
  432604:	ldrb	w0, [sp, #304]
  432608:	sxtw	x5, w2
  43260c:	b.ne	432628 <ferror@plt+0x308e8>  // b.any
  432610:	smull	x0, w0, w2
  432614:	add	x1, x1, x0
  432618:	str	x1, [x6, #1696]
  43261c:	cbz	x0, 432650 <ferror@plt+0x30910>
  432620:	str	wzr, [x4, #8]
  432624:	b	432650 <ferror@plt+0x30910>
  432628:	ldrb	w2, [x4, #32]
  43262c:	add	x5, x2, x5
  432630:	and	x2, x3, #0xff
  432634:	udiv	x3, x5, x2
  432638:	mul	w0, w0, w3
  43263c:	msub	x2, x3, x2, x5
  432640:	strb	w2, [x4, #32]
  432644:	add	x1, x1, w0, uxtw
  432648:	str	x1, [x6, #1696]
  43264c:	cbnz	w0, 432620 <ferror@plt+0x308e0>
  432650:	mov	w0, #0x0                   	// #0
  432654:	mov	w21, #0x8                   	// #8
  432658:	b	431f78 <ferror@plt+0x30238>
  43265c:	add	x28, x28, #0x3
  432660:	cmp	x19, x28
  432664:	b.hi	4326b4 <ferror@plt+0x30974>  // b.pmore
  432668:	subs	x1, x19, x20
  43266c:	csel	w1, wzr, w1, ls  // ls = plast
  432670:	sub	w0, w1, #0x1
  432674:	cmp	w0, #0x7
  432678:	b.hi	4326bc <ferror@plt+0x3097c>  // b.pmore
  43267c:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  432680:	ldr	x2, [x0, #648]
  432684:	mov	x0, x20
  432688:	blr	x2
  43268c:	adrp	x1, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  432690:	add	x3, x1, #0x6a0
  432694:	mov	x20, x28
  432698:	mov	w21, #0x9                   	// #9
  43269c:	ldr	x2, [x1, #1696]
  4326a0:	strb	wzr, [x3, #32]
  4326a4:	add	x0, x2, x0
  4326a8:	str	x0, [x1, #1696]
  4326ac:	mov	w0, #0x0                   	// #0
  4326b0:	b	431f78 <ferror@plt+0x30238>
  4326b4:	mov	w1, #0x2                   	// #2
  4326b8:	b	432670 <ferror@plt+0x30930>
  4326bc:	mov	x0, #0x0                   	// #0
  4326c0:	b	43268c <ferror@plt+0x3094c>
  4326c4:	add	x4, sp, #0x10c
  4326c8:	add	x3, sp, #0x108
  4326cc:	mov	x1, x19
  4326d0:	mov	w2, #0x0                   	// #0
  4326d4:	mov	x0, x20
  4326d8:	bl	4275f0 <ferror@plt+0x258b0>
  4326dc:	mov	x21, x0
  4326e0:	ldr	w0, [sp, #264]
  4326e4:	add	x20, x20, x0
  4326e8:	ldr	w0, [sp, #268]
  4326ec:	bl	425cb8 <ferror@plt+0x23f78>
  4326f0:	mov	w2, #0x5                   	// #5
  4326f4:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  4326f8:	mov	x0, #0x0                   	// #0
  4326fc:	add	x1, x1, #0x51
  432700:	bl	401c70 <dcgettext@plt>
  432704:	mov	x1, x21
  432708:	bl	401cc0 <printf@plt>
  43270c:	mov	w0, #0x0                   	// #0
  432710:	mov	w21, #0xc                   	// #12
  432714:	b	431f78 <ferror@plt+0x30238>
  432718:	mov	w2, #0x5                   	// #5
  43271c:	adrp	x0, 46c000 <warn@@Base+0x32a24>
  432720:	add	x1, x0, #0xe1e
  432724:	mov	x0, #0x0                   	// #0
  432728:	bl	401c70 <dcgettext@plt>
  43272c:	mov	w1, w21
  432730:	bl	401cc0 <printf@plt>
  432734:	ldr	x0, [sp, #168]
  432738:	cbz	x0, 432750 <ferror@plt+0x30a10>
  43273c:	add	x0, x0, w21, uxtb
  432740:	adrp	x28, 46d000 <warn@@Base+0x33a24>
  432744:	add	x28, x28, #0xe5
  432748:	ldurb	w5, [x0, #-1]
  43274c:	cbnz	w5, 43275c <ferror@plt+0x30a1c>
  432750:	mov	w0, #0xa                   	// #10
  432754:	bl	401cf0 <putchar@plt>
  432758:	b	432108 <ferror@plt+0x303c8>
  43275c:	add	x4, sp, #0x10c
  432760:	add	x3, sp, #0x108
  432764:	mov	w2, #0x0                   	// #0
  432768:	mov	x1, x19
  43276c:	mov	x0, x20
  432770:	str	w5, [sp, #184]
  432774:	bl	4275f0 <ferror@plt+0x258b0>
  432778:	mov	x1, x0
  43277c:	ldr	w0, [sp, #264]
  432780:	str	x1, [sp, #176]
  432784:	add	x20, x20, x0
  432788:	ldr	w0, [sp, #268]
  43278c:	bl	425cb8 <ferror@plt+0x23f78>
  432790:	ldr	x1, [sp, #176]
  432794:	mov	x0, x28
  432798:	bl	4242d8 <ferror@plt+0x22598>
  43279c:	ldr	w5, [sp, #184]
  4327a0:	adrp	x1, 442000 <warn@@Base+0x8a24>
  4327a4:	adrp	x2, 444000 <warn@@Base+0xaa24>
  4327a8:	add	x1, x1, #0x6d0
  4327ac:	cmp	w5, #0x1
  4327b0:	add	x2, x2, #0xa97
  4327b4:	csel	x2, x2, x1, eq  // eq = none
  4327b8:	mov	x1, x0
  4327bc:	adrp	x0, 46c000 <warn@@Base+0x32a24>
  4327c0:	add	x0, x0, #0xc49
  4327c4:	str	w5, [sp, #176]
  4327c8:	bl	401cc0 <printf@plt>
  4327cc:	ldr	w5, [sp, #176]
  4327d0:	sub	w5, w5, #0x1
  4327d4:	b	43274c <ferror@plt+0x30a0c>
  4327d8:	mov	w0, #0x18                  	// #24
  4327dc:	umull	x3, w3, w0
  4327e0:	ldr	x1, [x22, x3]
  4327e4:	mov	x0, x1
  4327e8:	str	x1, [sp, #176]
  4327ec:	bl	401900 <strlen@plt>
  4327f0:	str	x0, [sp, #184]
  4327f4:	cmp	x0, #0x23
  4327f8:	adrp	x4, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  4327fc:	ldr	x1, [sp, #176]
  432800:	b.ls	4328e8 <ferror@plt+0x30ba8>  // b.plast
  432804:	ldr	w0, [x4, #592]
  432808:	cbnz	w0, 4328e8 <ferror@plt+0x30ba8>
  43280c:	mov	x0, #0x24                  	// #36
  432810:	str	x1, [sp, #208]
  432814:	bl	43cf40 <warn@@Base+0x3964>
  432818:	str	x0, [sp, #176]
  43281c:	ldr	x1, [sp, #184]
  432820:	mov	x2, #0x24                  	// #36
  432824:	sub	x3, x1, #0x23
  432828:	ldr	x1, [sp, #208]
  43282c:	add	x1, x1, x3
  432830:	bl	401ca0 <strncpy@plt>
  432834:	adrp	x1, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  432838:	adrp	x4, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  43283c:	ldrb	w0, [sp, #305]
  432840:	ldr	x3, [x1, #1696]
  432844:	ldr	w1, [x4, #592]
  432848:	ldr	w2, [x28, #16]
  43284c:	cbz	w1, 43285c <ferror@plt+0x30b1c>
  432850:	ldr	x1, [sp, #184]
  432854:	cmp	x1, #0x23
  432858:	b.hi	432920 <ferror@plt+0x30be0>  // b.pmore
  43285c:	cmp	w0, #0x1
  432860:	b.ne	432908 <ferror@plt+0x30bc8>  // b.any
  432864:	ldr	x1, [sp, #176]
  432868:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  43286c:	add	x0, x0, #0x86
  432870:	bl	401cc0 <printf@plt>
  432874:	ldr	w1, [x28, #8]
  432878:	cbz	w1, 43294c <ferror@plt+0x30c0c>
  43287c:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  432880:	add	x0, x0, #0xd8
  432884:	bl	401cc0 <printf@plt>
  432888:	ldr	w0, [x28, #24]
  43288c:	cbz	w0, 43289c <ferror@plt+0x30b5c>
  432890:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  432894:	add	x0, x0, #0xde
  432898:	bl	401cc0 <printf@plt>
  43289c:	mov	w0, #0xa                   	// #10
  4328a0:	bl	401cf0 <putchar@plt>
  4328a4:	ldr	w0, [x28, #8]
  4328a8:	cmn	w21, #0x1
  4328ac:	add	w0, w0, #0x1
  4328b0:	str	w0, [x28, #8]
  4328b4:	b.ne	4328c8 <ferror@plt+0x30b88>  // b.any
  4328b8:	ldrb	w0, [sp, #306]
  4328bc:	bl	423ec4 <ferror@plt+0x22184>
  4328c0:	mov	w0, #0xa                   	// #10
  4328c4:	bl	401cf0 <putchar@plt>
  4328c8:	ldr	x0, [sp, #176]
  4328cc:	bl	401bd0 <free@plt>
  4328d0:	mov	x28, x20
  4328d4:	b	4313d4 <ferror@plt+0x2f694>
  4328d8:	adrp	x1, 445000 <warn@@Base+0xba24>
  4328dc:	mov	w2, #0x5                   	// #5
  4328e0:	add	x1, x1, #0x5f1
  4328e4:	b	431fd8 <ferror@plt+0x30298>
  4328e8:	ldr	x0, [sp, #184]
  4328ec:	add	x2, x0, #0x1
  4328f0:	stp	x2, x1, [sp, #208]
  4328f4:	mov	x0, x2
  4328f8:	bl	43cf40 <warn@@Base+0x3964>
  4328fc:	str	x0, [sp, #176]
  432900:	ldp	x2, x1, [sp, #208]
  432904:	b	432830 <ferror@plt+0x30af0>
  432908:	ldrb	w4, [x28, #32]
  43290c:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  432910:	ldr	x1, [sp, #176]
  432914:	add	x0, x0, #0x9a
  432918:	bl	401cc0 <printf@plt>
  43291c:	b	432874 <ferror@plt+0x30b34>
  432920:	cmp	w0, #0x1
  432924:	b.ne	432938 <ferror@plt+0x30bf8>  // b.any
  432928:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  43292c:	add	x0, x0, #0xb2
  432930:	ldr	x1, [sp, #176]
  432934:	b	432870 <ferror@plt+0x30b30>
  432938:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  43293c:	ldrb	w4, [x28, #32]
  432940:	add	x0, x0, #0xc3
  432944:	ldr	x1, [sp, #176]
  432948:	b	432918 <ferror@plt+0x30bd8>
  43294c:	adrp	x0, 444000 <warn@@Base+0xaa24>
  432950:	add	x0, x0, #0xf4
  432954:	bl	401cc0 <printf@plt>
  432958:	b	432888 <ferror@plt+0x30b48>
  43295c:	stp	x29, x30, [sp, #-48]!
  432960:	mov	x29, sp
  432964:	stp	x19, x20, [sp, #16]
  432968:	ldr	w20, [x0, #16]
  43296c:	str	x21, [sp, #32]
  432970:	cmp	w20, w1
  432974:	b.hi	432a58 <ferror@plt+0x30d18>  // b.pmore
  432978:	mov	x19, x0
  43297c:	adrp	x0, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  432980:	mov	w21, w1
  432984:	ldr	w0, [x0, #1776]
  432988:	cbz	w0, 4329a8 <ferror@plt+0x30c68>
  43298c:	cmp	w0, w1
  432990:	b.cs	4329a8 <ferror@plt+0x30c68>  // b.hs, b.nlast
  432994:	mov	w0, #0xffffffff            	// #-1
  432998:	ldp	x19, x20, [sp, #16]
  43299c:	ldr	x21, [sp, #32]
  4329a0:	ldp	x29, x30, [sp], #48
  4329a4:	ret
  4329a8:	add	w1, w21, #0x1
  4329ac:	str	w1, [x19, #16]
  4329b0:	cbz	w1, 432994 <ferror@plt+0x30c54>
  4329b4:	cmp	w1, #0x400
  4329b8:	b.ls	4329e4 <ferror@plt+0x30ca4>  // b.plast
  4329bc:	cbnz	w0, 4329e4 <ferror@plt+0x30ca4>
  4329c0:	mov	w2, #0x5                   	// #5
  4329c4:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  4329c8:	mov	x0, #0x0                   	// #0
  4329cc:	add	x1, x1, #0xe7
  4329d0:	bl	401c70 <dcgettext@plt>
  4329d4:	mov	w1, w21
  4329d8:	bl	4390e8 <error@@Base>
  4329dc:	str	wzr, [x19, #16]
  4329e0:	b	432994 <ferror@plt+0x30c54>
  4329e4:	ldr	x0, [x19, #24]
  4329e8:	mov	x2, #0x2                   	// #2
  4329ec:	bl	42ac5c <ferror@plt+0x28f1c>
  4329f0:	str	x0, [x19, #24]
  4329f4:	ldr	w1, [x19, #16]
  4329f8:	mov	x2, #0x4                   	// #4
  4329fc:	ldr	x0, [x19, #32]
  432a00:	bl	42ac5c <ferror@plt+0x28f1c>
  432a04:	str	x0, [x19, #32]
  432a08:	ldr	x1, [x19, #24]
  432a0c:	cbz	x1, 432a2c <ferror@plt+0x30cec>
  432a10:	cbz	x0, 432a2c <ferror@plt+0x30cec>
  432a14:	mov	w3, #0xffffffff            	// #-1
  432a18:	ldr	w2, [x19, #16]
  432a1c:	cmp	w2, w20
  432a20:	b.hi	432a48 <ferror@plt+0x30d08>  // b.pmore
  432a24:	mov	w0, #0x1                   	// #1
  432a28:	b	432998 <ferror@plt+0x30c58>
  432a2c:	mov	w2, #0x5                   	// #5
  432a30:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  432a34:	mov	x0, #0x0                   	// #0
  432a38:	add	x1, x1, #0x10d
  432a3c:	bl	401c70 <dcgettext@plt>
  432a40:	ldr	w1, [x19, #16]
  432a44:	b	4329d8 <ferror@plt+0x30c98>
  432a48:	strh	w3, [x1, w20, uxtw #1]
  432a4c:	str	wzr, [x0, w20, uxtw #2]
  432a50:	add	w20, w20, #0x1
  432a54:	b	432a18 <ferror@plt+0x30cd8>
  432a58:	mov	w0, #0x0                   	// #0
  432a5c:	b	432998 <ferror@plt+0x30c58>
  432a60:	stp	x29, x30, [sp, #-224]!
  432a64:	adrp	x1, 442000 <warn@@Base+0x8a24>
  432a68:	add	x1, x1, #0x5b
  432a6c:	mov	x29, sp
  432a70:	stp	x27, x28, [sp, #80]
  432a74:	mov	x27, x0
  432a78:	stp	x19, x20, [sp, #16]
  432a7c:	adrp	x19, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  432a80:	ldr	x0, [x0, #32]
  432a84:	str	x0, [sp, #128]
  432a88:	ldr	x20, [x27, #48]
  432a8c:	str	x0, [sp, #192]
  432a90:	stp	x21, x22, [sp, #32]
  432a94:	mov	x22, #0x0                   	// #0
  432a98:	add	x20, x0, x20
  432a9c:	ldr	x0, [x27, #16]
  432aa0:	stp	x23, x24, [sp, #48]
  432aa4:	stp	x25, x26, [sp, #64]
  432aa8:	bl	401bb0 <strcmp@plt>
  432aac:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  432ab0:	add	x1, x1, #0x148
  432ab4:	mov	w2, #0x5                   	// #5
  432ab8:	str	w0, [sp, #168]
  432abc:	mov	x0, #0x0                   	// #0
  432ac0:	str	wzr, [sp, #176]
  432ac4:	bl	401c70 <dcgettext@plt>
  432ac8:	mov	x25, x0
  432acc:	ldr	w0, [x19, #596]
  432ad0:	str	w0, [sp, #124]
  432ad4:	mov	x0, x27
  432ad8:	bl	4267cc <ferror@plt+0x24a8c>
  432adc:	stp	xzr, xzr, [sp, #104]
  432ae0:	adrp	x0, 46f000 <warn@@Base+0x35a24>
  432ae4:	add	x0, x0, #0x9d4
  432ae8:	stp	x19, x0, [sp, #144]
  432aec:	ldr	x0, [sp, #192]
  432af0:	str	x0, [sp, #96]
  432af4:	cmp	x0, x20
  432af8:	b.cs	432f2c <ferror@plt+0x311ec>  // b.hs, b.nlast
  432afc:	mov	w0, #0x1                   	// #1
  432b00:	str	w0, [sp, #180]
  432b04:	ldr	x0, [sp, #96]
  432b08:	stp	xzr, xzr, [sp, #208]
  432b0c:	add	x0, x0, #0x4
  432b10:	cmp	x20, x0
  432b14:	b.hi	432b90 <ferror@plt+0x30e50>  // b.pmore
  432b18:	ldr	x0, [sp, #96]
  432b1c:	mov	x23, #0x0                   	// #0
  432b20:	sub	x0, x20, x0
  432b24:	mov	w1, w0
  432b28:	sub	w0, w0, #0x1
  432b2c:	cmp	w0, #0x7
  432b30:	b.hi	432b48 <ferror@plt+0x30e08>  // b.pmore
  432b34:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  432b38:	ldr	x2, [x0, #648]
  432b3c:	ldr	x0, [sp, #96]
  432b40:	blr	x2
  432b44:	mov	x23, x0
  432b48:	ldr	x1, [sp, #192]
  432b4c:	add	x0, x1, #0x4
  432b50:	str	x0, [sp, #192]
  432b54:	cbnz	x23, 432b98 <ferror@plt+0x30e58>
  432b58:	ldr	x0, [sp, #96]
  432b5c:	ldr	x1, [sp, #128]
  432b60:	sub	x1, x0, x1
  432b64:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  432b68:	add	x0, x0, #0x157
  432b6c:	bl	401cc0 <printf@plt>
  432b70:	ldr	x0, [sp, #192]
  432b74:	cmp	x0, x20
  432b78:	b.cs	432aec <ferror@plt+0x30dac>  // b.hs, b.nlast
  432b7c:	ldrb	w1, [x0]
  432b80:	cbnz	w1, 432aec <ferror@plt+0x30dac>
  432b84:	add	x0, x0, #0x1
  432b88:	str	x0, [sp, #192]
  432b8c:	b	432b70 <ferror@plt+0x30e30>
  432b90:	mov	w1, #0x4                   	// #4
  432b94:	b	432b34 <ferror@plt+0x30df4>
  432b98:	mov	x2, #0xffffffff            	// #4294967295
  432b9c:	cmp	x23, x2
  432ba0:	b.ne	432e04 <ferror@plt+0x310c4>  // b.any
  432ba4:	add	x1, x1, #0xc
  432ba8:	cmp	x20, x1
  432bac:	b.hi	432df4 <ferror@plt+0x310b4>  // b.pmore
  432bb0:	sub	x1, x20, x0
  432bb4:	cmp	x0, x20
  432bb8:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  432bbc:	sub	w2, w1, #0x1
  432bc0:	cmp	w2, #0x7
  432bc4:	b.hi	432dfc <ferror@plt+0x310bc>  // b.pmore
  432bc8:	adrp	x2, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  432bcc:	ldr	x2, [x2, #648]
  432bd0:	blr	x2
  432bd4:	mov	x23, x0
  432bd8:	ldr	x0, [sp, #192]
  432bdc:	mov	w21, #0xc                   	// #12
  432be0:	mov	w28, #0x8                   	// #8
  432be4:	add	x0, x0, #0x8
  432be8:	str	x0, [sp, #192]
  432bec:	ldr	x0, [sp, #96]
  432bf0:	add	x21, x23, w21, uxtw
  432bf4:	add	x21, x0, x21
  432bf8:	ldr	x0, [sp, #192]
  432bfc:	cmp	x0, x21
  432c00:	ccmp	x20, x21, #0x0, ls  // ls = plast
  432c04:	b.cs	432c38 <ferror@plt+0x30ef8>  // b.hs, b.nlast
  432c08:	mov	w2, w28
  432c0c:	mov	x1, x23
  432c10:	mov	x0, #0x0                   	// #0
  432c14:	bl	424208 <ferror@plt+0x224c8>
  432c18:	ldr	x1, [sp, #96]
  432c1c:	mov	x21, x20
  432c20:	ldr	x2, [sp, #128]
  432c24:	sub	x2, x1, x2
  432c28:	mov	x1, x0
  432c2c:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  432c30:	add	x0, x0, #0x170
  432c34:	bl	4395dc <warn@@Base>
  432c38:	ldr	x0, [sp, #192]
  432c3c:	mov	w19, w28
  432c40:	add	x1, x0, w28, uxtw
  432c44:	cmp	x20, x1
  432c48:	b.hi	432e10 <ferror@plt+0x310d0>  // b.pmore
  432c4c:	sub	x1, x20, x0
  432c50:	cmp	x0, x20
  432c54:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  432c58:	sub	w2, w1, #0x1
  432c5c:	cmp	w2, #0x7
  432c60:	b.hi	432e18 <ferror@plt+0x310d8>  // b.pmore
  432c64:	adrp	x2, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  432c68:	ldr	x2, [x2, #648]
  432c6c:	blr	x2
  432c70:	str	x0, [sp, #136]
  432c74:	ldr	x0, [sp, #192]
  432c78:	ldr	w1, [sp, #168]
  432c7c:	add	x0, x0, x19
  432c80:	str	x0, [sp, #192]
  432c84:	cbnz	w1, 432e20 <ferror@plt+0x310e0>
  432c88:	ldr	x1, [sp, #136]
  432c8c:	cbnz	x1, 432f68 <ferror@plt+0x31228>
  432c90:	str	xzr, [sp, #200]
  432c94:	cmp	x0, x20
  432c98:	b.cs	432e70 <ferror@plt+0x31130>  // b.hs, b.nlast
  432c9c:	add	x5, sp, #0xd0
  432ca0:	add	x4, sp, #0xd8
  432ca4:	add	x3, sp, #0xbc
  432ca8:	add	x2, sp, #0xc8
  432cac:	mov	x1, x20
  432cb0:	bl	42a0ac <ferror@plt+0x2836c>
  432cb4:	ldr	x19, [sp, #200]
  432cb8:	str	x0, [sp, #192]
  432cbc:	cbz	x19, 432f24 <ferror@plt+0x311e4>
  432cc0:	ldr	x0, [sp, #104]
  432cc4:	str	x0, [x19]
  432cc8:	ldr	x0, [sp, #96]
  432ccc:	str	x0, [x19, #8]
  432cd0:	ldr	w0, [sp, #176]
  432cd4:	cmp	w0, #0x0
  432cd8:	cset	w1, ne  // ne = any
  432cdc:	sub	w0, w0, w1
  432ce0:	ldr	w1, [x19, #88]
  432ce4:	cmp	w1, w0
  432ce8:	csel	w1, w1, w0, cs  // cs = hs, nlast
  432cec:	mov	x0, x19
  432cf0:	bl	43295c <ferror@plt+0x30c1c>
  432cf4:	tbnz	w0, #31, 432f28 <ferror@plt+0x311e8>
  432cf8:	ldrb	w0, [x19, #92]
  432cfc:	cbz	w0, 432e78 <ferror@plt+0x31138>
  432d00:	bl	423e98 <ferror@plt+0x22158>
  432d04:	mov	w24, w0
  432d08:	ldr	x0, [sp, #96]
  432d0c:	ldr	x1, [sp, #128]
  432d10:	sub	x1, x0, x1
  432d14:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  432d18:	add	x0, x0, #0x196
  432d1c:	bl	401cc0 <printf@plt>
  432d20:	ldrb	w1, [x19, #94]
  432d24:	mov	x0, x23
  432d28:	bl	42449c <ferror@plt+0x2275c>
  432d2c:	ldr	x0, [sp, #136]
  432d30:	mov	w1, w28
  432d34:	bl	42449c <ferror@plt+0x2275c>
  432d38:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  432d3c:	ldr	w0, [x0, #624]
  432d40:	cbz	w0, 432e80 <ferror@plt+0x31140>
  432d44:	ldp	w2, w3, [x19, #48]
  432d48:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  432d4c:	ldr	w4, [x19, #88]
  432d50:	add	x0, x0, #0x19e
  432d54:	ldr	x1, [x19, #40]
  432d58:	bl	401cc0 <printf@plt>
  432d5c:	str	x19, [sp, #104]
  432d60:	ldr	x0, [sp, #192]
  432d64:	str	x0, [sp, #96]
  432d68:	ldr	x1, [sp, #192]
  432d6c:	cmp	x1, x21
  432d70:	b.cc	4336c0 <ferror@plt+0x31980>  // b.lo, b.ul, b.last
  432d74:	adrp	x23, 444000 <warn@@Base+0xaa24>
  432d78:	add	x23, x23, #0xa97
  432d7c:	ldr	x0, [sp, #96]
  432d80:	mov	w24, #0x1                   	// #1
  432d84:	str	x0, [sp, #192]
  432d88:	ldr	x1, [sp, #192]
  432d8c:	cmp	x1, x21
  432d90:	b.cc	433a74 <ferror@plt+0x31d34>  // b.lo, b.ul, b.last
  432d94:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  432d98:	ldr	w0, [x0, #624]
  432d9c:	cbz	w0, 432db4 <ferror@plt+0x31074>
  432da0:	cbnz	w24, 432db4 <ferror@plt+0x31074>
  432da4:	add	x2, sp, #0xb0
  432da8:	add	x1, sp, #0xb4
  432dac:	mov	x0, x19
  432db0:	bl	425998 <ferror@plt+0x23c58>
  432db4:	adrp	x19, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  432db8:	add	x19, x19, #0x6a0
  432dbc:	ldr	x0, [x19, #2832]
  432dc0:	cbz	x0, 432dcc <ferror@plt+0x3108c>
  432dc4:	bl	401bd0 <free@plt>
  432dc8:	str	xzr, [x19, #2832]
  432dcc:	ldr	x0, [x19, #2840]
  432dd0:	add	x19, x19, #0xaf8
  432dd4:	cbz	x0, 432de0 <ferror@plt+0x310a0>
  432dd8:	bl	401bd0 <free@plt>
  432ddc:	str	xzr, [x19, #32]
  432de0:	ldr	x0, [sp, #144]
  432de4:	str	x21, [sp, #192]
  432de8:	ldr	w1, [sp, #124]
  432dec:	str	w1, [x0, #596]
  432df0:	b	432aec <ferror@plt+0x30dac>
  432df4:	mov	w1, #0x8                   	// #8
  432df8:	b	432bbc <ferror@plt+0x30e7c>
  432dfc:	mov	x23, #0x0                   	// #0
  432e00:	b	432bd8 <ferror@plt+0x30e98>
  432e04:	mov	w21, #0x4                   	// #4
  432e08:	mov	w28, w21
  432e0c:	b	432bec <ferror@plt+0x30eac>
  432e10:	mov	w1, w28
  432e14:	b	432c58 <ferror@plt+0x30f18>
  432e18:	str	xzr, [sp, #136]
  432e1c:	b	432c74 <ferror@plt+0x30f34>
  432e20:	ldr	x2, [sp, #136]
  432e24:	cmp	w28, #0x4
  432e28:	mov	x1, #0xffffffff            	// #4294967295
  432e2c:	ccmp	x2, x1, #0x0, eq  // eq = none
  432e30:	b.eq	432c90 <ferror@plt+0x30f50>  // b.none
  432e34:	ldr	x1, [sp, #128]
  432e38:	cmp	w28, #0x8
  432e3c:	ccmn	x2, #0x1, #0x0, eq  // eq = none
  432e40:	add	x19, x1, x2
  432e44:	b.eq	432c90 <ferror@plt+0x30f50>  // b.none
  432e48:	ldr	x0, [sp, #96]
  432e4c:	cmp	x0, x19
  432e50:	b.cc	432fb8 <ferror@plt+0x31278>  // b.lo, b.ul, b.last
  432e54:	ldr	x0, [sp, #104]
  432e58:	mov	w1, #0x0                   	// #0
  432e5c:	str	x0, [sp, #200]
  432e60:	cbnz	x0, 432f90 <ferror@plt+0x31250>
  432e64:	cbz	w1, 432fa4 <ferror@plt+0x31264>
  432e68:	str	xzr, [sp, #200]
  432e6c:	b	432fa4 <ferror@plt+0x31264>
  432e70:	mov	x0, x20
  432e74:	b	432cb4 <ferror@plt+0x30f74>
  432e78:	ldr	w24, [sp, #124]
  432e7c:	b	432d08 <ferror@plt+0x30fc8>
  432e80:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  432e84:	add	x0, x0, #0x1ba
  432e88:	bl	401b70 <puts@plt>
  432e8c:	ldr	w1, [sp, #188]
  432e90:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  432e94:	add	x0, x0, #0x1be
  432e98:	bl	401cc0 <printf@plt>
  432e9c:	ldr	x1, [x19, #40]
  432ea0:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  432ea4:	add	x0, x0, #0x1db
  432ea8:	bl	401cc0 <printf@plt>
  432eac:	ldr	w0, [sp, #188]
  432eb0:	cmp	w0, #0x3
  432eb4:	b.le	432ed8 <ferror@plt+0x31198>
  432eb8:	ldrb	w1, [x19, #94]
  432ebc:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  432ec0:	add	x0, x0, #0x1fa
  432ec4:	bl	401cc0 <printf@plt>
  432ec8:	ldrb	w1, [x19, #95]
  432ecc:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  432ed0:	add	x0, x0, #0x217
  432ed4:	bl	401cc0 <printf@plt>
  432ed8:	ldr	w1, [x19, #48]
  432edc:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  432ee0:	add	x0, x0, #0x234
  432ee4:	bl	401cc0 <printf@plt>
  432ee8:	ldr	w1, [x19, #52]
  432eec:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  432ef0:	add	x0, x0, #0x251
  432ef4:	bl	401cc0 <printf@plt>
  432ef8:	ldr	w1, [x19, #88]
  432efc:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  432f00:	add	x0, x0, #0x26e
  432f04:	bl	401cc0 <printf@plt>
  432f08:	ldr	x1, [sp, #216]
  432f0c:	cbz	x1, 432f18 <ferror@plt+0x311d8>
  432f10:	ldr	x0, [sp, #208]
  432f14:	bl	4261cc <ferror@plt+0x2448c>
  432f18:	mov	w0, #0xa                   	// #10
  432f1c:	bl	401cf0 <putchar@plt>
  432f20:	b	432d5c <ferror@plt+0x3101c>
  432f24:	ldr	x19, [sp, #104]
  432f28:	str	x19, [sp, #104]
  432f2c:	mov	w0, #0xa                   	// #10
  432f30:	bl	401cf0 <putchar@plt>
  432f34:	cbnz	x22, 434f50 <ferror@plt+0x33210>
  432f38:	ldr	x0, [sp, #104]
  432f3c:	cbnz	x0, 434f74 <ferror@plt+0x33234>
  432f40:	ldr	x0, [sp, #112]
  432f44:	cbnz	x0, 434fa0 <ferror@plt+0x33260>
  432f48:	mov	w0, #0x1                   	// #1
  432f4c:	ldp	x19, x20, [sp, #16]
  432f50:	ldp	x21, x22, [sp, #32]
  432f54:	ldp	x23, x24, [sp, #48]
  432f58:	ldp	x25, x26, [sp, #64]
  432f5c:	ldp	x27, x28, [sp, #80]
  432f60:	ldp	x29, x30, [sp], #224
  432f64:	ret
  432f68:	lsl	w1, w28, #3
  432f6c:	ldr	x2, [sp, #136]
  432f70:	sub	w19, w1, #0x1
  432f74:	mov	x1, #0x1                   	// #1
  432f78:	lsl	x1, x1, x19
  432f7c:	sub	x19, x1, #0x4
  432f80:	eor	x1, x2, x1
  432f84:	sub	x1, x19, x1
  432f88:	add	x19, x0, x1
  432f8c:	b	432e48 <ferror@plt+0x31108>
  432f90:	ldr	x2, [x0, #8]
  432f94:	cmp	x2, x19
  432f98:	b.ne	432fac <ferror@plt+0x3126c>  // b.any
  432f9c:	cbz	w1, 432fa4 <ferror@plt+0x31264>
  432fa0:	str	x0, [sp, #200]
  432fa4:	ldr	w24, [sp, #124]
  432fa8:	b	4331cc <ferror@plt+0x3148c>
  432fac:	mov	w1, #0x1                   	// #1
  432fb0:	ldr	x0, [x0]
  432fb4:	b	432e60 <ferror@plt+0x31120>
  432fb8:	ldr	x0, [sp, #112]
  432fbc:	mov	w1, #0x0                   	// #0
  432fc0:	str	x0, [sp, #200]
  432fc4:	cbnz	x0, 432fe4 <ferror@plt+0x312a4>
  432fc8:	cbz	w1, 432fd0 <ferror@plt+0x31290>
  432fcc:	str	xzr, [sp, #200]
  432fd0:	add	x24, x19, #0x4
  432fd4:	cmp	x24, x20
  432fd8:	b.cs	432ffc <ferror@plt+0x312bc>  // b.hs, b.nlast
  432fdc:	mov	w1, #0x4                   	// #4
  432fe0:	b	433008 <ferror@plt+0x312c8>
  432fe4:	ldr	x2, [x0, #8]
  432fe8:	cmp	x2, x19
  432fec:	b.eq	432f9c <ferror@plt+0x3125c>  // b.none
  432ff0:	mov	w1, #0x1                   	// #1
  432ff4:	ldr	x0, [x0]
  432ff8:	b	432fc4 <ferror@plt+0x31284>
  432ffc:	sub	x1, x20, x19
  433000:	cmp	x19, x20
  433004:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  433008:	sub	w0, w1, #0x1
  43300c:	cmp	w0, #0x7
  433010:	b.hi	43327c <ferror@plt+0x3153c>  // b.pmore
  433014:	adrp	x26, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  433018:	mov	x0, x19
  43301c:	ldr	x2, [x26, #648]
  433020:	blr	x2
  433024:	mov	x23, x0
  433028:	mov	x0, #0xffffffff            	// #4294967295
  43302c:	cmp	x23, x0
  433030:	b.ne	4330f4 <ferror@plt+0x313b4>  // b.any
  433034:	add	x2, x19, #0xc
  433038:	cmp	x2, x20
  43303c:	b.cc	4330ec <ferror@plt+0x313ac>  // b.lo, b.ul, b.last
  433040:	sub	x1, x20, x24
  433044:	cmp	x24, x20
  433048:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  43304c:	str	x2, [sp, #160]
  433050:	sub	w0, w1, #0x1
  433054:	cmp	w0, #0x7
  433058:	b.hi	43327c <ferror@plt+0x3153c>  // b.pmore
  43305c:	ldr	x4, [x26, #648]
  433060:	mov	x0, x24
  433064:	blr	x4
  433068:	mov	x23, x0
  43306c:	ldr	x2, [sp, #160]
  433070:	mov	x24, x2
  433074:	mov	w2, #0x8                   	// #8
  433078:	cbz	x23, 432fa4 <ferror@plt+0x31264>
  43307c:	add	x6, x24, w2, uxtw
  433080:	cmp	x6, x20
  433084:	b.cc	4330fc <ferror@plt+0x313bc>  // b.lo, b.ul, b.last
  433088:	sub	x1, x20, x24
  43308c:	cmp	x24, x20
  433090:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  433094:	sub	w0, w1, #0x1
  433098:	cmp	w0, #0x7
  43309c:	b.hi	434fcc <ferror@plt+0x3328c>  // b.pmore
  4330a0:	ldr	x3, [x26, #648]
  4330a4:	mov	x0, x24
  4330a8:	str	x6, [sp, #160]
  4330ac:	str	w2, [sp, #172]
  4330b0:	blr	x3
  4330b4:	ldr	w1, [sp, #168]
  4330b8:	ldr	x6, [sp, #160]
  4330bc:	cbz	w1, 433108 <ferror@plt+0x313c8>
  4330c0:	ldr	w2, [sp, #172]
  4330c4:	mov	x3, #0xffffffff            	// #4294967295
  4330c8:	mov	w1, #0x1                   	// #1
  4330cc:	cmp	w2, #0x4
  4330d0:	ccmp	x0, x3, #0x0, eq  // eq = none
  4330d4:	b.eq	4330e4 <ferror@plt+0x313a4>  // b.none
  4330d8:	cmp	w2, #0x8
  4330dc:	ccmn	x0, #0x1, #0x0, eq  // eq = none
  4330e0:	cset	w1, eq  // eq = none
  4330e4:	mov	w0, w1
  4330e8:	b	433110 <ferror@plt+0x313d0>
  4330ec:	mov	w1, #0x8                   	// #8
  4330f0:	b	43304c <ferror@plt+0x3130c>
  4330f4:	mov	w2, #0x4                   	// #4
  4330f8:	b	433078 <ferror@plt+0x31338>
  4330fc:	mov	w1, w2
  433100:	b	433094 <ferror@plt+0x31354>
  433104:	mov	x0, #0x0                   	// #0
  433108:	cmp	x0, #0x0
  43310c:	cset	w0, eq  // eq = none
  433110:	cbz	w0, 432fa4 <ferror@plt+0x31264>
  433114:	str	xzr, [sp, #200]
  433118:	cmp	x6, x20
  43311c:	b.cs	43313c <ferror@plt+0x313fc>  // b.hs, b.nlast
  433120:	add	x5, sp, #0xd0
  433124:	add	x4, sp, #0xd8
  433128:	add	x3, sp, #0xbc
  43312c:	add	x2, sp, #0xc8
  433130:	mov	x1, x20
  433134:	mov	x0, x6
  433138:	bl	42a0ac <ferror@plt+0x2836c>
  43313c:	ldr	x26, [sp, #200]
  433140:	cbnz	x26, 433168 <ferror@plt+0x31428>
  433144:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  433148:	add	x1, x1, #0x28b
  43314c:	mov	w2, #0x5                   	// #5
  433150:	mov	x0, #0x0                   	// #0
  433154:	bl	401c70 <dcgettext@plt>
  433158:	bl	4395dc <warn@@Base>
  43315c:	ldr	x26, [sp, #112]
  433160:	str	x26, [sp, #112]
  433164:	b	432f2c <ferror@plt+0x311ec>
  433168:	ldr	x0, [sp, #112]
  43316c:	stp	x0, x19, [x26]
  433170:	ldr	w0, [sp, #176]
  433174:	cmp	w0, #0x0
  433178:	cset	w1, ne  // ne = any
  43317c:	sub	w0, w0, w1
  433180:	ldr	w1, [x26, #88]
  433184:	cmp	w1, w0
  433188:	csel	w1, w1, w0, cs  // cs = hs, nlast
  43318c:	mov	x0, x26
  433190:	bl	43295c <ferror@plt+0x30c1c>
  433194:	tbz	w0, #31, 4331b4 <ferror@plt+0x31474>
  433198:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  43319c:	add	x1, x1, #0x2ab
  4331a0:	mov	w2, #0x5                   	// #5
  4331a4:	mov	x0, #0x0                   	// #0
  4331a8:	bl	401c70 <dcgettext@plt>
  4331ac:	bl	4395dc <warn@@Base>
  4331b0:	b	433160 <ferror@plt+0x31420>
  4331b4:	ldr	x0, [sp, #200]
  4331b8:	ldrb	w0, [x0, #92]
  4331bc:	cbz	w0, 433274 <ferror@plt+0x31534>
  4331c0:	bl	423e98 <ferror@plt+0x22158>
  4331c4:	mov	w24, w0
  4331c8:	str	x26, [sp, #112]
  4331cc:	adrp	x19, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  4331d0:	add	x19, x19, #0x6a0
  4331d4:	add	x26, x19, #0xaf8
  4331d8:	ldr	x0, [sp, #200]
  4331dc:	stp	xzr, xzr, [x26]
  4331e0:	stp	xzr, xzr, [x26, #16]
  4331e4:	stp	xzr, xzr, [x26, #32]
  4331e8:	stp	xzr, xzr, [x26, #48]
  4331ec:	stp	xzr, xzr, [x26, #64]
  4331f0:	stp	xzr, xzr, [x26, #80]
  4331f4:	cbnz	x0, 4335c0 <ferror@plt+0x31880>
  4331f8:	ldr	x1, [sp, #136]
  4331fc:	mov	w2, w28
  433200:	bl	424208 <ferror@plt+0x224c8>
  433204:	ldr	x1, [sp, #96]
  433208:	ldr	x2, [sp, #128]
  43320c:	sub	x2, x1, x2
  433210:	mov	x1, x0
  433214:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  433218:	add	x0, x0, #0x2c1
  43321c:	bl	4395dc <warn@@Base>
  433220:	str	wzr, [x26, #16]
  433224:	mov	x0, #0x2                   	// #2
  433228:	bl	43cf40 <warn@@Base+0x3964>
  43322c:	str	x0, [x26, #24]
  433230:	mov	x0, #0x4                   	// #4
  433234:	bl	43cf40 <warn@@Base+0x3964>
  433238:	str	x0, [x26, #32]
  43323c:	ldr	w0, [sp, #176]
  433240:	cmp	w0, #0x0
  433244:	cset	w1, ne  // ne = any
  433248:	sub	w1, w0, w1
  43324c:	mov	x0, x26
  433250:	bl	43295c <ferror@plt+0x30c1c>
  433254:	tbz	w0, #31, 433288 <ferror@plt+0x31548>
  433258:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  43325c:	add	x1, x1, #0x2ab
  433260:	mov	w2, #0x5                   	// #5
  433264:	mov	x0, #0x0                   	// #0
  433268:	bl	401c70 <dcgettext@plt>
  43326c:	bl	4395dc <warn@@Base>
  433270:	b	432f2c <ferror@plt+0x311ec>
  433274:	ldr	w24, [sp, #124]
  433278:	b	4331c8 <ferror@plt+0x31488>
  43327c:	ldr	w24, [sp, #124]
  433280:	mov	x23, #0x0                   	// #0
  433284:	b	4331cc <ferror@plt+0x3148c>
  433288:	adrp	x0, 444000 <warn@@Base+0xaa24>
  43328c:	add	x0, x0, #0xa97
  433290:	str	x0, [x26, #40]
  433294:	ldr	x0, [sp, #144]
  433298:	strb	wzr, [x26, #92]
  43329c:	strb	wzr, [x26, #95]
  4332a0:	str	x26, [sp, #200]
  4332a4:	ldr	w0, [x0, #596]
  4332a8:	strb	w0, [x26, #94]
  4332ac:	ldrb	w0, [x19, #2900]
  4332b0:	cbz	w0, 4332bc <ferror@plt+0x3157c>
  4332b4:	bl	423e98 <ferror@plt+0x22158>
  4332b8:	mov	w24, w0
  4332bc:	add	x0, x19, #0xaf8
  4332c0:	mov	x26, x0
  4332c4:	ldrb	w0, [x19, #2903]
  4332c8:	cbz	w0, 43369c <ferror@plt+0x3195c>
  4332cc:	cmp	w0, #0x8
  4332d0:	b.ls	4332f8 <ferror@plt+0x315b8>  // b.plast
  4332d4:	mov	w2, #0x5                   	// #5
  4332d8:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  4332dc:	mov	x0, #0x0                   	// #0
  4332e0:	add	x1, x1, #0x2ec
  4332e4:	bl	401c70 <dcgettext@plt>
  4332e8:	ldrb	w1, [x26, #95]
  4332ec:	bl	4395dc <warn@@Base>
  4332f0:	mov	w0, #0x4                   	// #4
  4332f4:	strb	w0, [x26, #95]
  4332f8:	ldrb	w5, [x19, #2903]
  4332fc:	cmp	w5, #0x8
  433300:	b.ls	43333c <ferror@plt+0x315fc>  // b.plast
  433304:	and	x3, x5, #0xff
  433308:	mov	w4, #0x5                   	// #5
  43330c:	adrp	x2, 469000 <warn@@Base+0x2fa24>
  433310:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  433314:	add	x2, x2, #0x191
  433318:	add	x1, x1, #0x1da
  43331c:	mov	x0, #0x0                   	// #0
  433320:	str	w5, [sp, #160]
  433324:	bl	401c20 <dcngettext@plt>
  433328:	ldr	w5, [sp, #160]
  43332c:	mov	w2, #0x8                   	// #8
  433330:	mov	w1, w5
  433334:	bl	4390e8 <error@@Base>
  433338:	mov	w5, #0x8                   	// #8
  43333c:	ldr	x0, [sp, #192]
  433340:	add	x1, x0, w5, uxtw
  433344:	cmp	x20, x1
  433348:	b.hi	433358 <ferror@plt+0x31618>  // b.pmore
  43334c:	sub	x5, x20, x0
  433350:	cmp	x0, x20
  433354:	csel	w5, wzr, w5, cs  // cs = hs, nlast
  433358:	sub	w1, w5, #0x1
  43335c:	cmp	w1, #0x7
  433360:	b.hi	433694 <ferror@plt+0x31954>  // b.pmore
  433364:	adrp	x1, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  433368:	ldr	x2, [x1, #648]
  43336c:	mov	w1, w5
  433370:	blr	x2
  433374:	mov	x26, x0
  433378:	ldr	x0, [sp, #192]
  43337c:	ldrb	w1, [x19, #2903]
  433380:	add	x0, x0, x1
  433384:	str	x0, [sp, #192]
  433388:	ldrb	w1, [x19, #2900]
  43338c:	add	x4, x19, #0xaf8
  433390:	mov	x3, x20
  433394:	mov	x2, x27
  433398:	add	x0, sp, #0xc0
  43339c:	str	x4, [sp, #160]
  4333a0:	bl	4244c8 <ferror@plt+0x22788>
  4333a4:	ldr	x4, [sp, #160]
  4333a8:	cmp	w24, #0x8
  4333ac:	str	x0, [x4, #56]
  4333b0:	mov	w0, w24
  4333b4:	str	x0, [sp, #160]
  4333b8:	b.ls	4336a4 <ferror@plt+0x31964>  // b.plast
  4333bc:	mov	x3, x0
  4333c0:	mov	w4, #0x5                   	// #5
  4333c4:	adrp	x2, 469000 <warn@@Base+0x2fa24>
  4333c8:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  4333cc:	add	x2, x2, #0x191
  4333d0:	add	x1, x1, #0x1da
  4333d4:	mov	x0, #0x0                   	// #0
  4333d8:	bl	401c20 <dcngettext@plt>
  4333dc:	mov	w1, w24
  4333e0:	mov	w2, #0x8                   	// #8
  4333e4:	bl	4390e8 <error@@Base>
  4333e8:	mov	w1, #0x8                   	// #8
  4333ec:	ldr	x0, [sp, #192]
  4333f0:	add	x2, x0, w1, uxtw
  4333f4:	cmp	x20, x2
  4333f8:	b.hi	433408 <ferror@plt+0x316c8>  // b.pmore
  4333fc:	sub	x1, x20, x0
  433400:	cmp	x0, x20
  433404:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  433408:	sub	w2, w1, #0x1
  43340c:	cmp	w2, #0x7
  433410:	b.ls	4336ac <ferror@plt+0x3196c>  // b.plast
  433414:	str	xzr, [x19, #2872]
  433418:	ldr	x0, [sp, #192]
  43341c:	mov	w1, w24
  433420:	add	x0, x0, x1
  433424:	str	x0, [sp, #192]
  433428:	ldr	x1, [sp, #200]
  43342c:	ldr	x1, [x1, #40]
  433430:	ldrb	w1, [x1]
  433434:	cmp	w1, #0x7a
  433438:	b.ne	4334e0 <ferror@plt+0x317a0>  // b.any
  43343c:	add	x4, sp, #0xbc
  433440:	add	x3, sp, #0xb8
  433444:	mov	x1, x20
  433448:	mov	w2, #0x0                   	// #0
  43344c:	bl	4275f0 <ferror@plt+0x258b0>
  433450:	str	x0, [sp, #216]
  433454:	ldr	x1, [sp, #192]
  433458:	ldr	w2, [sp, #184]
  43345c:	ldr	w0, [sp, #188]
  433460:	add	x1, x1, x2
  433464:	str	x1, [sp, #192]
  433468:	bl	425cb8 <ferror@plt+0x23f78>
  43346c:	ldr	x0, [sp, #192]
  433470:	str	x0, [sp, #208]
  433474:	ldr	x1, [sp, #216]
  433478:	sub	x0, x20, x0
  43347c:	cmp	x0, x1
  433480:	b.cs	4334d0 <ferror@plt+0x31790>  // b.hs, b.nlast
  433484:	mov	w2, #0x5                   	// #5
  433488:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  43348c:	mov	x0, #0x0                   	// #0
  433490:	add	x1, x1, #0xec1
  433494:	bl	401c70 <dcgettext@plt>
  433498:	mov	x3, x0
  43349c:	ldr	x1, [sp, #216]
  4334a0:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  4334a4:	add	x0, x0, #0xe5
  4334a8:	str	x3, [sp, #160]
  4334ac:	bl	4242d8 <ferror@plt+0x22598>
  4334b0:	mov	x1, x0
  4334b4:	ldr	x3, [sp, #160]
  4334b8:	ldr	x2, [sp, #192]
  4334bc:	mov	x0, x3
  4334c0:	sub	x2, x20, x2
  4334c4:	bl	4395dc <warn@@Base>
  4334c8:	str	x20, [sp, #192]
  4334cc:	stp	xzr, xzr, [sp, #208]
  4334d0:	ldr	x0, [sp, #192]
  4334d4:	ldr	x1, [sp, #216]
  4334d8:	add	x0, x0, x1
  4334dc:	str	x0, [sp, #192]
  4334e0:	ldrb	w2, [x19, #2902]
  4334e4:	add	x5, x19, #0xaf8
  4334e8:	mov	x1, x23
  4334ec:	mov	x0, #0x0                   	// #0
  4334f0:	str	x5, [sp, #160]
  4334f4:	bl	424208 <ferror@plt+0x224c8>
  4334f8:	mov	x23, x0
  4334fc:	ldr	x1, [sp, #136]
  433500:	mov	w2, w28
  433504:	mov	x0, #0x0                   	// #0
  433508:	bl	424208 <ferror@plt+0x224c8>
  43350c:	mov	x3, x0
  433510:	ldr	x1, [sp, #200]
  433514:	mov	x2, x23
  433518:	ldr	x0, [sp, #96]
  43351c:	ldr	x4, [x1, #8]
  433520:	ldr	x1, [sp, #128]
  433524:	sub	x4, x4, x1
  433528:	sub	x1, x0, x1
  43352c:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  433530:	add	x0, x0, #0x321
  433534:	bl	401cc0 <printf@plt>
  433538:	ldr	x5, [sp, #160]
  43353c:	ldrb	w0, [x5, #95]
  433540:	cbz	w0, 433554 <ferror@plt+0x31814>
  433544:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  433548:	mov	x1, x26
  43354c:	add	x0, x0, #0x340
  433550:	bl	401cc0 <printf@plt>
  433554:	ldrb	w2, [x19, #2902]
  433558:	add	x23, x19, #0xaf8
  43355c:	ldr	x1, [x23, #56]
  433560:	mov	x0, #0x0                   	// #0
  433564:	bl	424208 <ferror@plt+0x224c8>
  433568:	mov	x19, x0
  43356c:	ldp	x1, x0, [x23, #56]
  433570:	ldrb	w2, [x23, #94]
  433574:	add	x1, x1, x0
  433578:	mov	x0, #0x0                   	// #0
  43357c:	bl	424208 <ferror@plt+0x224c8>
  433580:	mov	x2, x0
  433584:	mov	x1, x19
  433588:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  43358c:	add	x0, x0, #0x347
  433590:	bl	401cc0 <printf@plt>
  433594:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  433598:	ldr	w0, [x0, #624]
  43359c:	cbnz	w0, 4335b8 <ferror@plt+0x31878>
  4335a0:	ldr	x1, [sp, #216]
  4335a4:	cbz	x1, 4335b8 <ferror@plt+0x31878>
  4335a8:	ldr	x0, [sp, #208]
  4335ac:	bl	4261cc <ferror@plt+0x2448c>
  4335b0:	mov	w0, #0xa                   	// #10
  4335b4:	bl	401cf0 <putchar@plt>
  4335b8:	mov	x19, x23
  4335bc:	b	432d60 <ferror@plt+0x31020>
  4335c0:	ldr	w0, [x0, #16]
  4335c4:	mov	x1, #0x2                   	// #2
  4335c8:	str	w0, [x26, #16]
  4335cc:	mov	w0, w0
  4335d0:	bl	42abf8 <ferror@plt+0x28eb8>
  4335d4:	str	x0, [x26, #24]
  4335d8:	mov	x1, #0x4                   	// #4
  4335dc:	ldr	w0, [x26, #16]
  4335e0:	bl	42abf8 <ferror@plt+0x28eb8>
  4335e4:	str	x0, [x26, #32]
  4335e8:	ldr	x0, [sp, #200]
  4335ec:	ldr	w2, [x26, #16]
  4335f0:	ldr	x1, [x0, #24]
  4335f4:	lsl	x2, x2, #1
  4335f8:	ldr	x0, [x26, #24]
  4335fc:	bl	4018d0 <memcpy@plt>
  433600:	ldr	x0, [sp, #200]
  433604:	ldr	w2, [x26, #16]
  433608:	ldr	x1, [x0, #32]
  43360c:	lsl	x2, x2, #2
  433610:	ldr	x0, [x26, #32]
  433614:	bl	4018d0 <memcpy@plt>
  433618:	ldr	x0, [sp, #200]
  43361c:	ldr	x2, [sp, #144]
  433620:	ldr	x1, [x0, #40]
  433624:	str	x1, [x26, #40]
  433628:	ldrb	w1, [x0, #94]
  43362c:	strb	w1, [x26, #94]
  433630:	ldrb	w1, [x0, #94]
  433634:	str	w1, [x2, #596]
  433638:	ldrb	w1, [x0, #95]
  43363c:	strb	w1, [x26, #95]
  433640:	ldr	w1, [x0, #48]
  433644:	str	w1, [x26, #48]
  433648:	ldr	w1, [x0, #52]
  43364c:	str	w1, [x26, #52]
  433650:	ldr	w1, [x0, #72]
  433654:	str	w1, [x26, #72]
  433658:	ldr	x1, [x0, #80]
  43365c:	str	x1, [x26, #80]
  433660:	ldr	w0, [x0, #88]
  433664:	str	w0, [x26, #88]
  433668:	ldr	w0, [sp, #176]
  43366c:	cmp	w0, #0x0
  433670:	cset	w1, ne  // ne = any
  433674:	sub	w1, w0, w1
  433678:	mov	x0, x26
  43367c:	bl	43295c <ferror@plt+0x30c1c>
  433680:	tbnz	w0, #31, 433258 <ferror@plt+0x31518>
  433684:	ldr	x0, [sp, #200]
  433688:	ldrb	w0, [x0, #92]
  43368c:	strb	w0, [x26, #92]
  433690:	b	4332ac <ferror@plt+0x3156c>
  433694:	mov	x26, #0x0                   	// #0
  433698:	b	433378 <ferror@plt+0x31638>
  43369c:	mov	x26, #0x0                   	// #0
  4336a0:	b	433388 <ferror@plt+0x31648>
  4336a4:	mov	w1, w24
  4336a8:	b	4333ec <ferror@plt+0x316ac>
  4336ac:	adrp	x2, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  4336b0:	ldr	x2, [x2, #648]
  4336b4:	blr	x2
  4336b8:	str	x0, [x19, #2872]
  4336bc:	b	433418 <ferror@plt+0x316d8>
  4336c0:	add	x0, x1, #0x1
  4336c4:	str	x0, [sp, #192]
  4336c8:	ldrb	w2, [x1]
  4336cc:	and	w23, w2, #0x3f
  4336d0:	ands	w3, w2, #0xc0
  4336d4:	b.ne	434fe4 <ferror@plt+0x332a4>  // b.any
  4336d8:	cmp	w2, #0x2f
  4336dc:	b.hi	433710 <ferror@plt+0x319d0>  // b.pmore
  4336e0:	cbz	w2, 432d68 <ferror@plt+0x31028>
  4336e4:	sub	w2, w2, #0x1
  4336e8:	cmp	w2, #0x2e
  4336ec:	b.hi	432d68 <ferror@plt+0x31028>  // b.pmore
  4336f0:	ldr	x3, [sp, #152]
  4336f4:	ldrh	w2, [x3, w2, uxtw #1]
  4336f8:	adr	x3, 433704 <ferror@plt+0x319c4>
  4336fc:	add	x2, x3, w2, sxth #2
  433700:	br	x2
  433704:	cmp	w3, #0x80
  433708:	b.eq	43373c <ferror@plt+0x319fc>  // b.none
  43370c:	mov	w2, w3
  433710:	cmp	w2, #0xc0
  433714:	b.ne	432d68 <ferror@plt+0x31028>  // b.any
  433718:	mov	w1, w23
  43371c:	mov	x0, x19
  433720:	bl	43295c <ferror@plt+0x30c1c>
  433724:	tbnz	w0, #31, 432d68 <ferror@plt+0x31028>
  433728:	ldr	x0, [x19, #24]
  43372c:	ubfiz	x23, x23, #1, #6
  433730:	mov	w1, #0x7                   	// #7
  433734:	strh	w1, [x0, x23]
  433738:	b	432d68 <ferror@plt+0x31028>
  43373c:	mov	x1, x20
  433740:	add	x3, sp, #0xbc
  433744:	mov	x4, #0x0                   	// #0
  433748:	mov	w2, #0x0                   	// #0
  43374c:	bl	4275f0 <ferror@plt+0x258b0>
  433750:	ldr	x0, [sp, #192]
  433754:	ldr	w1, [sp, #188]
  433758:	add	x0, x0, x1
  43375c:	str	x0, [sp, #192]
  433760:	b	433718 <ferror@plt+0x319d8>
  433764:	add	x0, x0, w24, uxtw
  433768:	str	x0, [sp, #192]
  43376c:	b	432d68 <ferror@plt+0x31028>
  433770:	add	x1, x1, #0x2
  433774:	str	x1, [sp, #192]
  433778:	b	432d68 <ferror@plt+0x31028>
  43377c:	add	x1, x1, #0x3
  433780:	b	433774 <ferror@plt+0x31a34>
  433784:	add	x1, x1, #0x5
  433788:	b	433774 <ferror@plt+0x31a34>
  43378c:	mov	x1, x20
  433790:	add	x4, sp, #0xbc
  433794:	add	x3, sp, #0xb8
  433798:	mov	w2, #0x0                   	// #0
  43379c:	bl	4275f0 <ferror@plt+0x258b0>
  4337a0:	mov	x23, x0
  4337a4:	and	x28, x0, #0xffffffff
  4337a8:	tst	x0, #0xffffffff00000000
  4337ac:	ldr	x0, [sp, #192]
  4337b0:	ldr	w1, [sp, #184]
  4337b4:	add	x0, x0, x1
  4337b8:	str	x0, [sp, #192]
  4337bc:	b.eq	4337cc <ferror@plt+0x31a8c>  // b.none
  4337c0:	ldr	w0, [sp, #188]
  4337c4:	orr	w0, w0, #0x2
  4337c8:	str	w0, [sp, #188]
  4337cc:	ldr	w0, [sp, #188]
  4337d0:	bl	425cb8 <ferror@plt+0x23f78>
  4337d4:	mov	w1, w23
  4337d8:	mov	x0, x19
  4337dc:	bl	43295c <ferror@plt+0x30c1c>
  4337e0:	tbnz	w0, #31, 432d68 <ferror@plt+0x31028>
  4337e4:	ldr	x0, [x19, #24]
  4337e8:	mov	w1, #0x7                   	// #7
  4337ec:	strh	w1, [x0, x28, lsl #1]
  4337f0:	b	432d68 <ferror@plt+0x31028>
  4337f4:	mov	x1, x20
  4337f8:	add	x3, sp, #0xbc
  4337fc:	mov	x4, #0x0                   	// #0
  433800:	mov	w2, #0x0                   	// #0
  433804:	bl	4275f0 <ferror@plt+0x258b0>
  433808:	ldr	x0, [sp, #192]
  43380c:	ldr	w1, [sp, #188]
  433810:	add	x0, x0, x1
  433814:	str	x0, [sp, #192]
  433818:	add	x3, sp, #0xbc
  43381c:	mov	x4, #0x0                   	// #0
  433820:	mov	w2, #0x0                   	// #0
  433824:	b	4339fc <ferror@plt+0x31cbc>
  433828:	add	x4, sp, #0xbc
  43382c:	add	x3, sp, #0xb8
  433830:	mov	x1, x20
  433834:	mov	w2, #0x0                   	// #0
  433838:	bl	4275f0 <ferror@plt+0x258b0>
  43383c:	mov	x23, x0
  433840:	ldr	x0, [sp, #192]
  433844:	ldr	w1, [sp, #184]
  433848:	add	x0, x0, x1
  43384c:	str	x0, [sp, #192]
  433850:	ldr	w0, [sp, #188]
  433854:	bl	425cb8 <ferror@plt+0x23f78>
  433858:	ldr	x0, [sp, #192]
  43385c:	adds	x0, x0, x23
  433860:	b.cc	433768 <ferror@plt+0x31a28>  // b.lo, b.ul, b.last
  433864:	mov	w2, #0x5                   	// #5
  433868:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  43386c:	mov	x0, #0x0                   	// #0
  433870:	add	x1, x1, #0x34f
  433874:	bl	401c70 <dcgettext@plt>
  433878:	mov	x1, x23
  43387c:	bl	4395dc <warn@@Base>
  433880:	str	x21, [sp, #192]
  433884:	b	432d68 <ferror@plt+0x31028>
  433888:	mov	x1, x20
  43388c:	add	x4, sp, #0xbc
  433890:	add	x3, sp, #0xb8
  433894:	mov	w2, #0x0                   	// #0
  433898:	bl	4275f0 <ferror@plt+0x258b0>
  43389c:	mov	x28, x0
  4338a0:	and	x26, x0, #0xffffffff
  4338a4:	tst	x0, #0xffffffff00000000
  4338a8:	ldr	x0, [sp, #192]
  4338ac:	ldr	w1, [sp, #184]
  4338b0:	add	x0, x0, x1
  4338b4:	str	x0, [sp, #192]
  4338b8:	b.eq	4338c8 <ferror@plt+0x31b88>  // b.none
  4338bc:	ldr	w0, [sp, #188]
  4338c0:	orr	w0, w0, #0x2
  4338c4:	str	w0, [sp, #188]
  4338c8:	ldr	w0, [sp, #188]
  4338cc:	bl	425cb8 <ferror@plt+0x23f78>
  4338d0:	ldr	x0, [sp, #192]
  4338d4:	add	x4, sp, #0xbc
  4338d8:	add	x3, sp, #0xb8
  4338dc:	mov	x1, x20
  4338e0:	mov	w2, #0x0                   	// #0
  4338e4:	bl	4275f0 <ferror@plt+0x258b0>
  4338e8:	mov	x23, x0
  4338ec:	ldr	x0, [sp, #192]
  4338f0:	ldr	w1, [sp, #184]
  4338f4:	add	x0, x0, x1
  4338f8:	str	x0, [sp, #192]
  4338fc:	ldr	w0, [sp, #188]
  433900:	bl	425cb8 <ferror@plt+0x23f78>
  433904:	ldr	x0, [sp, #192]
  433908:	adds	x0, x0, x23
  43390c:	b.cc	433950 <ferror@plt+0x31c10>  // b.lo, b.ul, b.last
  433910:	mov	w2, #0x5                   	// #5
  433914:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  433918:	mov	x0, #0x0                   	// #0
  43391c:	add	x1, x1, #0x376
  433920:	bl	401c70 <dcgettext@plt>
  433924:	mov	x1, x23
  433928:	bl	4395dc <warn@@Base>
  43392c:	str	x21, [sp, #192]
  433930:	mov	w1, w28
  433934:	mov	x0, x19
  433938:	bl	43295c <ferror@plt+0x30c1c>
  43393c:	tbnz	w0, #31, 432d68 <ferror@plt+0x31028>
  433940:	ldr	x0, [x19, #24]
  433944:	mov	w1, #0x7                   	// #7
  433948:	strh	w1, [x0, x26, lsl #1]
  43394c:	b	432d68 <ferror@plt+0x31028>
  433950:	str	x0, [sp, #192]
  433954:	b	433930 <ferror@plt+0x31bf0>
  433958:	mov	x1, x20
  43395c:	add	x4, sp, #0xbc
  433960:	add	x3, sp, #0xb8
  433964:	mov	w2, #0x0                   	// #0
  433968:	bl	4275f0 <ferror@plt+0x258b0>
  43396c:	mov	x23, x0
  433970:	and	x28, x0, #0xffffffff
  433974:	tst	x0, #0xffffffff00000000
  433978:	ldr	x0, [sp, #192]
  43397c:	ldr	w1, [sp, #184]
  433980:	add	x0, x0, x1
  433984:	str	x0, [sp, #192]
  433988:	b.eq	433998 <ferror@plt+0x31c58>  // b.none
  43398c:	ldr	w0, [sp, #188]
  433990:	orr	w0, w0, #0x2
  433994:	str	w0, [sp, #188]
  433998:	ldr	w0, [sp, #188]
  43399c:	bl	425cb8 <ferror@plt+0x23f78>
  4339a0:	add	x3, sp, #0xbc
  4339a4:	mov	x4, #0x0                   	// #0
  4339a8:	mov	w2, #0x1                   	// #1
  4339ac:	ldr	x0, [sp, #192]
  4339b0:	mov	x1, x20
  4339b4:	bl	4275f0 <ferror@plt+0x258b0>
  4339b8:	ldr	x0, [sp, #192]
  4339bc:	ldr	w1, [sp, #188]
  4339c0:	add	x0, x0, x1
  4339c4:	str	x0, [sp, #192]
  4339c8:	b	4337d4 <ferror@plt+0x31a94>
  4339cc:	mov	x1, x20
  4339d0:	add	x3, sp, #0xbc
  4339d4:	mov	x4, #0x0                   	// #0
  4339d8:	mov	w2, #0x0                   	// #0
  4339dc:	bl	4275f0 <ferror@plt+0x258b0>
  4339e0:	ldr	x0, [sp, #192]
  4339e4:	ldr	w1, [sp, #188]
  4339e8:	add	x0, x0, x1
  4339ec:	str	x0, [sp, #192]
  4339f0:	add	x3, sp, #0xbc
  4339f4:	mov	x4, #0x0                   	// #0
  4339f8:	mov	w2, #0x1                   	// #1
  4339fc:	mov	x1, x20
  433a00:	bl	4275f0 <ferror@plt+0x258b0>
  433a04:	ldr	x0, [sp, #192]
  433a08:	ldr	w1, [sp, #188]
  433a0c:	add	x0, x0, x1
  433a10:	b	433768 <ferror@plt+0x31a28>
  433a14:	add	x1, x1, #0x9
  433a18:	b	433774 <ferror@plt+0x31a34>
  433a1c:	mov	x1, x20
  433a20:	add	x4, sp, #0xbc
  433a24:	add	x3, sp, #0xb8
  433a28:	mov	w2, #0x0                   	// #0
  433a2c:	bl	4275f0 <ferror@plt+0x258b0>
  433a30:	mov	x23, x0
  433a34:	and	x28, x0, #0xffffffff
  433a38:	tst	x0, #0xffffffff00000000
  433a3c:	ldr	x0, [sp, #192]
  433a40:	ldr	w1, [sp, #184]
  433a44:	add	x0, x0, x1
  433a48:	str	x0, [sp, #192]
  433a4c:	b.eq	433a5c <ferror@plt+0x31d1c>  // b.none
  433a50:	ldr	w0, [sp, #188]
  433a54:	orr	w0, w0, #0x2
  433a58:	str	w0, [sp, #188]
  433a5c:	ldr	w0, [sp, #188]
  433a60:	bl	425cb8 <ferror@plt+0x23f78>
  433a64:	add	x3, sp, #0xbc
  433a68:	mov	x4, #0x0                   	// #0
  433a6c:	mov	w2, #0x0                   	// #0
  433a70:	b	4339ac <ferror@plt+0x31c6c>
  433a74:	add	x0, x1, #0x1
  433a78:	str	x0, [sp, #192]
  433a7c:	ldrb	w3, [x1]
  433a80:	and	w28, w3, #0x3f
  433a84:	ands	w2, w3, #0xc0
  433a88:	b.ne	434ff4 <ferror@plt+0x332b4>  // b.any
  433a8c:	cbz	w3, 4346d0 <ferror@plt+0x32990>
  433a90:	sub	w4, w3, #0x1
  433a94:	cmp	w4, #0x3f
  433a98:	b.hi	433ac8 <ferror@plt+0x31d88>  // b.pmore
  433a9c:	adrp	x2, 46f000 <warn@@Base+0x35a24>
  433aa0:	add	x2, x2, #0xa34
  433aa4:	ldrh	w2, [x2, w4, uxtw #1]
  433aa8:	adr	x4, 433ab4 <ferror@plt+0x31d74>
  433aac:	add	x2, x4, w2, sxth #2
  433ab0:	br	x2
  433ab4:	cmp	w2, #0x80
  433ab8:	b.eq	433b6c <ferror@plt+0x31e2c>  // b.none
  433abc:	cmp	w2, #0xc0
  433ac0:	b.eq	433c18 <ferror@plt+0x31ed8>  // b.none
  433ac4:	mov	w3, w2
  433ac8:	str	w3, [sp, #96]
  433acc:	sub	w0, w3, #0x1c
  433ad0:	cmp	w0, #0x23
  433ad4:	mov	w2, #0x5                   	// #5
  433ad8:	b.hi	434f30 <ferror@plt+0x331f0>  // b.pmore
  433adc:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  433ae0:	mov	x0, #0x0                   	// #0
  433ae4:	add	x1, x1, #0x81d
  433ae8:	bl	401c70 <dcgettext@plt>
  433aec:	ldr	w3, [sp, #96]
  433af0:	mov	w1, w3
  433af4:	bl	401cc0 <printf@plt>
  433af8:	str	x21, [sp, #192]
  433afc:	b	433b30 <ferror@plt+0x31df0>
  433b00:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  433b04:	ldr	w0, [x0, #624]
  433b08:	cbz	w0, 433b38 <ferror@plt+0x31df8>
  433b0c:	add	x2, sp, #0xb0
  433b10:	add	x1, sp, #0xb4
  433b14:	mov	x0, x19
  433b18:	bl	425998 <ferror@plt+0x23c58>
  433b1c:	ldr	w0, [x19, #48]
  433b20:	mul	w0, w28, w0
  433b24:	ldr	x28, [x19, #56]
  433b28:	add	x28, x28, x0
  433b2c:	str	x28, [x19, #56]
  433b30:	mov	w24, #0x0                   	// #0
  433b34:	b	432d88 <ferror@plt+0x31048>
  433b38:	ldr	w24, [x19, #48]
  433b3c:	mov	x0, #0x0                   	// #0
  433b40:	ldrb	w2, [x19, #94]
  433b44:	ldr	x1, [x19, #56]
  433b48:	mul	w24, w28, w24
  433b4c:	add	x1, x1, w24, uxtw
  433b50:	bl	424208 <ferror@plt+0x224c8>
  433b54:	mov	w1, w24
  433b58:	mov	x2, x0
  433b5c:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  433b60:	add	x0, x0, #0x399
  433b64:	bl	401cc0 <printf@plt>
  433b68:	b	433b1c <ferror@plt+0x31ddc>
  433b6c:	add	x4, sp, #0xbc
  433b70:	add	x3, sp, #0xb8
  433b74:	mov	x1, x20
  433b78:	mov	w2, #0x0                   	// #0
  433b7c:	bl	4275f0 <ferror@plt+0x258b0>
  433b80:	mov	x26, x0
  433b84:	ldr	x0, [sp, #192]
  433b88:	ldr	w1, [sp, #184]
  433b8c:	add	x0, x0, x1
  433b90:	str	x0, [sp, #192]
  433b94:	ldr	w0, [sp, #188]
  433b98:	bl	425cb8 <ferror@plt+0x23f78>
  433b9c:	ldr	w0, [x19, #16]
  433ba0:	cmp	w0, w28
  433ba4:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  433ba8:	csel	x24, x23, x25, hi  // hi = pmore
  433bac:	ldr	w0, [x0, #624]
  433bb0:	cbz	w0, 433be4 <ferror@plt+0x31ea4>
  433bb4:	ldrb	w0, [x24]
  433bb8:	cbnz	w0, 433be4 <ferror@plt+0x31ea4>
  433bbc:	ldr	x1, [x19, #24]
  433bc0:	ubfiz	x0, x28, #1, #6
  433bc4:	mov	w2, #0x80                  	// #128
  433bc8:	ubfiz	x28, x28, #2, #6
  433bcc:	strh	w2, [x1, x0]
  433bd0:	ldrsw	x0, [x19, #52]
  433bd4:	ldr	x1, [x19, #32]
  433bd8:	mul	w24, w0, w26
  433bdc:	str	w24, [x1, x28]
  433be0:	b	433b30 <ferror@plt+0x31df0>
  433be4:	mov	w1, #0x0                   	// #0
  433be8:	mov	w0, w28
  433bec:	bl	425910 <ferror@plt+0x23bd0>
  433bf0:	mov	x2, x0
  433bf4:	ldrsw	x3, [x19, #52]
  433bf8:	mov	x1, x24
  433bfc:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  433c00:	add	x0, x0, #0x3b9
  433c04:	mul	x3, x3, x26
  433c08:	bl	401cc0 <printf@plt>
  433c0c:	ldrb	w0, [x24]
  433c10:	cbnz	w0, 433b30 <ferror@plt+0x31df0>
  433c14:	b	433bbc <ferror@plt+0x31e7c>
  433c18:	ldr	w0, [x19, #16]
  433c1c:	adrp	x6, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  433c20:	cmp	w0, w28
  433c24:	ldr	w0, [x6, #624]
  433c28:	csel	x24, x23, x25, hi  // hi = pmore
  433c2c:	cbz	w0, 433c80 <ferror@plt+0x31f40>
  433c30:	ldrb	w0, [x24]
  433c34:	cbnz	w0, 433c80 <ferror@plt+0x31f40>
  433c38:	ldr	x1, [sp, #200]
  433c3c:	mov	w0, w28
  433c40:	ubfiz	x2, x28, #1, #6
  433c44:	ldr	x4, [x19, #24]
  433c48:	ldr	w3, [x1, #16]
  433c4c:	cmp	w3, w28
  433c50:	ldr	x3, [x19, #32]
  433c54:	b.ls	433c70 <ferror@plt+0x31f30>  // b.plast
  433c58:	ldr	w6, [x6, #624]
  433c5c:	ldr	x5, [x1, #24]
  433c60:	ldrsh	w5, [x5, x2]
  433c64:	cbz	w6, 433cb0 <ferror@plt+0x31f70>
  433c68:	cmn	w5, #0x1
  433c6c:	b.ne	433cb0 <ferror@plt+0x31f70>  // b.any
  433c70:	mov	w1, #0x7                   	// #7
  433c74:	strh	w1, [x4, x2]
  433c78:	str	wzr, [x3, x0, lsl #2]
  433c7c:	b	433b30 <ferror@plt+0x31df0>
  433c80:	mov	w1, #0x0                   	// #0
  433c84:	mov	w0, w28
  433c88:	bl	425910 <ferror@plt+0x23bd0>
  433c8c:	mov	x2, x0
  433c90:	mov	x1, x24
  433c94:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  433c98:	add	x0, x0, #0x3db
  433c9c:	bl	401cc0 <printf@plt>
  433ca0:	ldrb	w0, [x24]
  433ca4:	adrp	x6, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  433ca8:	cbnz	w0, 433b30 <ferror@plt+0x31df0>
  433cac:	b	433c38 <ferror@plt+0x31ef8>
  433cb0:	ldr	x1, [x1, #32]
  433cb4:	lsl	x0, x0, #2
  433cb8:	strh	w5, [x4, x2]
  433cbc:	ldr	w1, [x1, x0]
  433cc0:	str	w1, [x3, x0]
  433cc4:	b	433b30 <ferror@plt+0x31df0>
  433cc8:	ldrb	w1, [x19, #92]
  433ccc:	mov	x3, x21
  433cd0:	mov	x2, x27
  433cd4:	add	x0, sp, #0xc0
  433cd8:	bl	4244c8 <ferror@plt+0x22788>
  433cdc:	mov	x24, x0
  433ce0:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  433ce4:	ldr	w0, [x0, #624]
  433ce8:	cbz	w0, 433d04 <ferror@plt+0x31fc4>
  433cec:	add	x2, sp, #0xb0
  433cf0:	add	x1, sp, #0xb4
  433cf4:	mov	x0, x19
  433cf8:	bl	425998 <ferror@plt+0x23c58>
  433cfc:	str	x24, [x19, #56]
  433d00:	b	433b30 <ferror@plt+0x31df0>
  433d04:	ldrb	w2, [x19, #94]
  433d08:	mov	x1, x24
  433d0c:	mov	x0, #0x0                   	// #0
  433d10:	bl	424208 <ferror@plt+0x224c8>
  433d14:	mov	x1, x0
  433d18:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  433d1c:	add	x0, x0, #0x3f3
  433d20:	bl	401cc0 <printf@plt>
  433d24:	b	433cfc <ferror@plt+0x31fbc>
  433d28:	add	x1, x1, #0x2
  433d2c:	cmp	x20, x1
  433d30:	b.hi	433d94 <ferror@plt+0x32054>  // b.pmore
  433d34:	sub	x1, x20, x0
  433d38:	cmp	x0, x20
  433d3c:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  433d40:	sub	w2, w1, #0x1
  433d44:	cmp	w2, #0x7
  433d48:	b.hi	433d9c <ferror@plt+0x3205c>  // b.pmore
  433d4c:	adrp	x2, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  433d50:	ldr	x2, [x2, #648]
  433d54:	blr	x2
  433d58:	mov	x24, x0
  433d5c:	ldr	x0, [sp, #192]
  433d60:	add	x0, x0, #0x1
  433d64:	str	x0, [sp, #192]
  433d68:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  433d6c:	ldr	w0, [x0, #624]
  433d70:	cbz	w0, 433da4 <ferror@plt+0x32064>
  433d74:	add	x2, sp, #0xb0
  433d78:	add	x1, sp, #0xb4
  433d7c:	mov	x0, x19
  433d80:	bl	425998 <ferror@plt+0x23c58>
  433d84:	ldr	w0, [x19, #48]
  433d88:	ldr	x1, [x19, #56]
  433d8c:	madd	x24, x0, x24, x1
  433d90:	b	433cfc <ferror@plt+0x31fbc>
  433d94:	mov	w1, #0x1                   	// #1
  433d98:	b	433d40 <ferror@plt+0x32000>
  433d9c:	mov	x24, #0x0                   	// #0
  433da0:	b	433d5c <ferror@plt+0x3201c>
  433da4:	ldr	w28, [x19, #48]
  433da8:	mov	x0, #0x0                   	// #0
  433dac:	ldrb	w2, [x19, #94]
  433db0:	ldr	x1, [x19, #56]
  433db4:	mul	x28, x28, x24
  433db8:	add	x1, x28, x1
  433dbc:	bl	424208 <ferror@plt+0x224c8>
  433dc0:	mov	x1, x28
  433dc4:	mov	x2, x0
  433dc8:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  433dcc:	add	x0, x0, #0x409
  433dd0:	bl	401cc0 <printf@plt>
  433dd4:	b	433d84 <ferror@plt+0x32044>
  433dd8:	add	x1, x1, #0x3
  433ddc:	cmp	x21, x1
  433de0:	b.hi	433e54 <ferror@plt+0x32114>  // b.pmore
  433de4:	sub	x1, x21, x0
  433de8:	cmp	x0, x21
  433dec:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  433df0:	sub	w2, w1, #0x1
  433df4:	cmp	w2, #0x7
  433df8:	b.hi	433e5c <ferror@plt+0x3211c>  // b.pmore
  433dfc:	adrp	x2, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  433e00:	ldr	x2, [x2, #648]
  433e04:	blr	x2
  433e08:	mov	x24, x0
  433e0c:	ldr	x0, [sp, #192]
  433e10:	add	x0, x0, #0x2
  433e14:	str	x0, [sp, #192]
  433e18:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  433e1c:	ldr	w0, [x0, #624]
  433e20:	cbnz	w0, 433d74 <ferror@plt+0x32034>
  433e24:	ldr	w28, [x19, #48]
  433e28:	mov	x0, #0x0                   	// #0
  433e2c:	ldrb	w2, [x19, #94]
  433e30:	ldr	x1, [x19, #56]
  433e34:	mul	x28, x28, x24
  433e38:	add	x1, x28, x1
  433e3c:	bl	424208 <ferror@plt+0x224c8>
  433e40:	mov	x1, x28
  433e44:	mov	x2, x0
  433e48:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  433e4c:	add	x0, x0, #0x42b
  433e50:	b	433dd0 <ferror@plt+0x32090>
  433e54:	mov	w1, #0x2                   	// #2
  433e58:	b	433df0 <ferror@plt+0x320b0>
  433e5c:	mov	x24, #0x0                   	// #0
  433e60:	b	433e0c <ferror@plt+0x320cc>
  433e64:	add	x1, x1, #0x5
  433e68:	cmp	x21, x1
  433e6c:	b.hi	433ee0 <ferror@plt+0x321a0>  // b.pmore
  433e70:	sub	x1, x21, x0
  433e74:	cmp	x0, x21
  433e78:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  433e7c:	sub	w2, w1, #0x1
  433e80:	cmp	w2, #0x7
  433e84:	b.hi	433ee8 <ferror@plt+0x321a8>  // b.pmore
  433e88:	adrp	x2, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  433e8c:	ldr	x2, [x2, #648]
  433e90:	blr	x2
  433e94:	mov	x24, x0
  433e98:	ldr	x0, [sp, #192]
  433e9c:	add	x0, x0, #0x4
  433ea0:	str	x0, [sp, #192]
  433ea4:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  433ea8:	ldr	w0, [x0, #624]
  433eac:	cbnz	w0, 433d74 <ferror@plt+0x32034>
  433eb0:	ldr	w28, [x19, #48]
  433eb4:	mov	x0, #0x0                   	// #0
  433eb8:	ldrb	w2, [x19, #94]
  433ebc:	ldr	x1, [x19, #56]
  433ec0:	mul	x28, x28, x24
  433ec4:	add	x1, x28, x1
  433ec8:	bl	424208 <ferror@plt+0x224c8>
  433ecc:	mov	x1, x28
  433ed0:	mov	x2, x0
  433ed4:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  433ed8:	add	x0, x0, #0x44d
  433edc:	b	433dd0 <ferror@plt+0x32090>
  433ee0:	mov	w1, #0x4                   	// #4
  433ee4:	b	433e7c <ferror@plt+0x3213c>
  433ee8:	mov	x24, #0x0                   	// #0
  433eec:	b	433e98 <ferror@plt+0x32158>
  433ef0:	mov	x1, x20
  433ef4:	add	x4, sp, #0xbc
  433ef8:	add	x3, sp, #0xb8
  433efc:	mov	w2, #0x0                   	// #0
  433f00:	bl	4275f0 <ferror@plt+0x258b0>
  433f04:	mov	x5, x0
  433f08:	and	x26, x0, #0xffffffff
  433f0c:	tst	x0, #0xffffffff00000000
  433f10:	ldr	x0, [sp, #192]
  433f14:	ldr	w1, [sp, #184]
  433f18:	add	x0, x0, x1
  433f1c:	str	x0, [sp, #192]
  433f20:	b.eq	433f30 <ferror@plt+0x321f0>  // b.none
  433f24:	ldr	w0, [sp, #188]
  433f28:	orr	w0, w0, #0x2
  433f2c:	str	w0, [sp, #188]
  433f30:	ldr	w0, [sp, #188]
  433f34:	str	x5, [sp, #96]
  433f38:	bl	425cb8 <ferror@plt+0x23f78>
  433f3c:	ldr	x0, [sp, #192]
  433f40:	add	x4, sp, #0xbc
  433f44:	add	x3, sp, #0xb8
  433f48:	mov	x1, x20
  433f4c:	mov	w2, #0x0                   	// #0
  433f50:	bl	4275f0 <ferror@plt+0x258b0>
  433f54:	mov	x28, x0
  433f58:	ldr	x0, [sp, #192]
  433f5c:	ldr	w1, [sp, #184]
  433f60:	add	x0, x0, x1
  433f64:	str	x0, [sp, #192]
  433f68:	ldr	w0, [sp, #188]
  433f6c:	bl	425cb8 <ferror@plt+0x23f78>
  433f70:	ldr	x5, [sp, #96]
  433f74:	ldr	w0, [x19, #16]
  433f78:	cmp	w0, w5
  433f7c:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  433f80:	csel	x24, x23, x25, hi  // hi = pmore
  433f84:	ldr	w0, [x0, #624]
  433f88:	cbz	w0, 433fb4 <ferror@plt+0x32274>
  433f8c:	ldrb	w0, [x24]
  433f90:	cbnz	w0, 433fb4 <ferror@plt+0x32274>
  433f94:	ldr	x0, [x19, #24]
  433f98:	mov	w1, #0x80                  	// #128
  433f9c:	strh	w1, [x0, x26, lsl #1]
  433fa0:	ldrsw	x0, [x19, #52]
  433fa4:	ldr	x1, [x19, #32]
  433fa8:	mul	w28, w0, w28
  433fac:	str	w28, [x1, x26, lsl #2]
  433fb0:	b	433b30 <ferror@plt+0x31df0>
  433fb4:	mov	w0, w5
  433fb8:	mov	w1, #0x0                   	// #0
  433fbc:	bl	425910 <ferror@plt+0x23bd0>
  433fc0:	mov	x2, x0
  433fc4:	ldrsw	x3, [x19, #52]
  433fc8:	mov	x1, x24
  433fcc:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  433fd0:	add	x0, x0, #0x46f
  433fd4:	mul	x3, x3, x28
  433fd8:	bl	401cc0 <printf@plt>
  433fdc:	ldrb	w0, [x24]
  433fe0:	cbnz	w0, 433b30 <ferror@plt+0x31df0>
  433fe4:	b	433f94 <ferror@plt+0x32254>
  433fe8:	mov	x1, x20
  433fec:	add	x4, sp, #0xbc
  433ff0:	add	x3, sp, #0xb8
  433ff4:	mov	w2, #0x0                   	// #0
  433ff8:	bl	4275f0 <ferror@plt+0x258b0>
  433ffc:	mov	x5, x0
  434000:	and	x26, x0, #0xffffffff
  434004:	tst	x0, #0xffffffff00000000
  434008:	ldr	x0, [sp, #192]
  43400c:	ldr	w1, [sp, #184]
  434010:	add	x0, x0, x1
  434014:	str	x0, [sp, #192]
  434018:	b.eq	434028 <ferror@plt+0x322e8>  // b.none
  43401c:	ldr	w0, [sp, #188]
  434020:	orr	w0, w0, #0x2
  434024:	str	w0, [sp, #188]
  434028:	ldr	w0, [sp, #188]
  43402c:	str	x5, [sp, #96]
  434030:	bl	425cb8 <ferror@plt+0x23f78>
  434034:	ldr	x0, [sp, #192]
  434038:	add	x4, sp, #0xbc
  43403c:	add	x3, sp, #0xb8
  434040:	mov	x1, x20
  434044:	mov	w2, #0x0                   	// #0
  434048:	bl	4275f0 <ferror@plt+0x258b0>
  43404c:	mov	x28, x0
  434050:	ldr	x0, [sp, #192]
  434054:	ldr	w1, [sp, #184]
  434058:	add	x0, x0, x1
  43405c:	str	x0, [sp, #192]
  434060:	ldr	w0, [sp, #188]
  434064:	bl	425cb8 <ferror@plt+0x23f78>
  434068:	ldr	x5, [sp, #96]
  43406c:	ldr	w0, [x19, #16]
  434070:	cmp	w0, w5
  434074:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  434078:	csel	x24, x23, x25, hi  // hi = pmore
  43407c:	ldr	w0, [x0, #624]
  434080:	cbz	w0, 434098 <ferror@plt+0x32358>
  434084:	ldrb	w0, [x24]
  434088:	cbnz	w0, 434098 <ferror@plt+0x32358>
  43408c:	mov	w1, #0x14                  	// #20
  434090:	ldr	x0, [x19, #24]
  434094:	b	433f9c <ferror@plt+0x3225c>
  434098:	mov	w0, w5
  43409c:	mov	w1, #0x0                   	// #0
  4340a0:	bl	425910 <ferror@plt+0x23bd0>
  4340a4:	mov	x2, x0
  4340a8:	ldrsw	x3, [x19, #52]
  4340ac:	mov	x1, x24
  4340b0:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  4340b4:	add	x0, x0, #0x49a
  4340b8:	mul	x3, x3, x28
  4340bc:	bl	401cc0 <printf@plt>
  4340c0:	ldrb	w0, [x24]
  4340c4:	cbnz	w0, 433b30 <ferror@plt+0x31df0>
  4340c8:	b	43408c <ferror@plt+0x3234c>
  4340cc:	mov	x1, x20
  4340d0:	add	x4, sp, #0xbc
  4340d4:	add	x3, sp, #0xb8
  4340d8:	mov	w2, #0x0                   	// #0
  4340dc:	bl	4275f0 <ferror@plt+0x258b0>
  4340e0:	mov	x28, x0
  4340e4:	and	x26, x0, #0xffffffff
  4340e8:	tst	x0, #0xffffffff00000000
  4340ec:	ldr	x0, [sp, #192]
  4340f0:	ldr	w1, [sp, #184]
  4340f4:	add	x0, x0, x1
  4340f8:	str	x0, [sp, #192]
  4340fc:	b.eq	43410c <ferror@plt+0x323cc>  // b.none
  434100:	ldr	w0, [sp, #188]
  434104:	orr	w0, w0, #0x2
  434108:	str	w0, [sp, #188]
  43410c:	ldr	w0, [sp, #188]
  434110:	bl	425cb8 <ferror@plt+0x23f78>
  434114:	ldr	w0, [x19, #16]
  434118:	cmp	w0, w28
  43411c:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  434120:	csel	x24, x23, x25, hi  // hi = pmore
  434124:	ldr	w0, [x0, #624]
  434128:	cbz	w0, 434168 <ferror@plt+0x32428>
  43412c:	ldrb	w0, [x24]
  434130:	cbnz	w0, 434168 <ferror@plt+0x32428>
  434134:	ldr	x0, [sp, #200]
  434138:	lsl	x1, x26, #1
  43413c:	lsl	x24, x26, #2
  434140:	ldp	x3, x2, [x19, #24]
  434144:	ldr	w4, [x0, #16]
  434148:	cmp	w4, w28
  43414c:	b.ls	434194 <ferror@plt+0x32454>  // b.plast
  434150:	ldp	x4, x0, [x0, #24]
  434154:	ldrsh	w4, [x4, x1]
  434158:	ldr	w0, [x0, x24]
  43415c:	strh	w4, [x3, x1]
  434160:	str	w0, [x2, x24]
  434164:	b	433b30 <ferror@plt+0x31df0>
  434168:	mov	w1, #0x0                   	// #0
  43416c:	mov	w0, w28
  434170:	bl	425910 <ferror@plt+0x23bd0>
  434174:	mov	x2, x0
  434178:	mov	x1, x24
  43417c:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  434180:	add	x0, x0, #0x4c0
  434184:	bl	401cc0 <printf@plt>
  434188:	ldrb	w0, [x24]
  43418c:	cbnz	w0, 433b30 <ferror@plt+0x31df0>
  434190:	b	434134 <ferror@plt+0x323f4>
  434194:	mov	w0, #0x7                   	// #7
  434198:	strh	w0, [x3, x1]
  43419c:	str	wzr, [x2, x24]
  4341a0:	b	433b30 <ferror@plt+0x31df0>
  4341a4:	mov	x1, x20
  4341a8:	add	x4, sp, #0xbc
  4341ac:	add	x3, sp, #0xb8
  4341b0:	mov	w2, #0x0                   	// #0
  4341b4:	bl	4275f0 <ferror@plt+0x258b0>
  4341b8:	mov	x28, x0
  4341bc:	and	x26, x0, #0xffffffff
  4341c0:	tst	x0, #0xffffffff00000000
  4341c4:	ldr	x0, [sp, #192]
  4341c8:	ldr	w1, [sp, #184]
  4341cc:	add	x0, x0, x1
  4341d0:	str	x0, [sp, #192]
  4341d4:	b.eq	4341e4 <ferror@plt+0x324a4>  // b.none
  4341d8:	ldr	w0, [sp, #188]
  4341dc:	orr	w0, w0, #0x2
  4341e0:	str	w0, [sp, #188]
  4341e4:	ldr	w0, [sp, #188]
  4341e8:	bl	425cb8 <ferror@plt+0x23f78>
  4341ec:	ldr	w0, [x19, #16]
  4341f0:	cmp	w0, w28
  4341f4:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  4341f8:	csel	x24, x23, x25, hi  // hi = pmore
  4341fc:	ldr	w0, [x0, #624]
  434200:	cbz	w0, 434224 <ferror@plt+0x324e4>
  434204:	ldrb	w0, [x24]
  434208:	cbnz	w0, 434224 <ferror@plt+0x324e4>
  43420c:	ldr	x0, [x19, #24]
  434210:	mov	w1, #0x7                   	// #7
  434214:	strh	w1, [x0, x26, lsl #1]
  434218:	ldr	x0, [x19, #32]
  43421c:	str	wzr, [x0, x26, lsl #2]
  434220:	b	433b30 <ferror@plt+0x31df0>
  434224:	mov	w1, #0x0                   	// #0
  434228:	mov	w0, w28
  43422c:	bl	425910 <ferror@plt+0x23bd0>
  434230:	mov	x2, x0
  434234:	mov	x1, x24
  434238:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  43423c:	add	x0, x0, #0x4e1
  434240:	bl	401cc0 <printf@plt>
  434244:	ldrb	w0, [x24]
  434248:	cbnz	w0, 433b30 <ferror@plt+0x31df0>
  43424c:	b	43420c <ferror@plt+0x324cc>
  434250:	mov	x1, x20
  434254:	add	x4, sp, #0xbc
  434258:	add	x3, sp, #0xb8
  43425c:	mov	w2, #0x0                   	// #0
  434260:	bl	4275f0 <ferror@plt+0x258b0>
  434264:	mov	x28, x0
  434268:	and	x26, x0, #0xffffffff
  43426c:	tst	x0, #0xffffffff00000000
  434270:	ldr	x0, [sp, #192]
  434274:	ldr	w1, [sp, #184]
  434278:	add	x0, x0, x1
  43427c:	str	x0, [sp, #192]
  434280:	b.eq	434290 <ferror@plt+0x32550>  // b.none
  434284:	ldr	w0, [sp, #188]
  434288:	orr	w0, w0, #0x2
  43428c:	str	w0, [sp, #188]
  434290:	ldr	w0, [sp, #188]
  434294:	bl	425cb8 <ferror@plt+0x23f78>
  434298:	ldr	w0, [x19, #16]
  43429c:	cmp	w0, w28
  4342a0:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  4342a4:	csel	x24, x23, x25, hi  // hi = pmore
  4342a8:	ldr	w0, [x0, #624]
  4342ac:	cbz	w0, 4342c4 <ferror@plt+0x32584>
  4342b0:	ldrb	w0, [x24]
  4342b4:	cbnz	w0, 4342c4 <ferror@plt+0x32584>
  4342b8:	mov	w1, #0x8                   	// #8
  4342bc:	ldr	x0, [x19, #24]
  4342c0:	b	434214 <ferror@plt+0x324d4>
  4342c4:	mov	w1, #0x0                   	// #0
  4342c8:	mov	w0, w28
  4342cc:	bl	425910 <ferror@plt+0x23bd0>
  4342d0:	mov	x2, x0
  4342d4:	mov	x1, x24
  4342d8:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  4342dc:	add	x0, x0, #0x4fb
  4342e0:	bl	401cc0 <printf@plt>
  4342e4:	ldrb	w0, [x24]
  4342e8:	cbnz	w0, 433b30 <ferror@plt+0x31df0>
  4342ec:	b	4342b8 <ferror@plt+0x32578>
  4342f0:	mov	x1, x20
  4342f4:	add	x4, sp, #0xbc
  4342f8:	add	x3, sp, #0xb8
  4342fc:	mov	w2, #0x0                   	// #0
  434300:	bl	4275f0 <ferror@plt+0x258b0>
  434304:	mov	x5, x0
  434308:	and	x26, x0, #0xffffffff
  43430c:	tst	x0, #0xffffffff00000000
  434310:	ldr	x0, [sp, #192]
  434314:	ldr	w1, [sp, #184]
  434318:	add	x0, x0, x1
  43431c:	str	x0, [sp, #192]
  434320:	b.eq	434330 <ferror@plt+0x325f0>  // b.none
  434324:	ldr	w0, [sp, #188]
  434328:	orr	w0, w0, #0x2
  43432c:	str	w0, [sp, #188]
  434330:	ldr	w0, [sp, #188]
  434334:	str	x5, [sp, #96]
  434338:	bl	425cb8 <ferror@plt+0x23f78>
  43433c:	ldr	x0, [sp, #192]
  434340:	add	x4, sp, #0xbc
  434344:	add	x3, sp, #0xb8
  434348:	mov	x1, x20
  43434c:	mov	w2, #0x0                   	// #0
  434350:	bl	4275f0 <ferror@plt+0x258b0>
  434354:	mov	x28, x0
  434358:	ldr	x0, [sp, #192]
  43435c:	ldr	w1, [sp, #184]
  434360:	add	x0, x0, x1
  434364:	str	x0, [sp, #192]
  434368:	ldr	w0, [sp, #188]
  43436c:	bl	425cb8 <ferror@plt+0x23f78>
  434370:	ldr	x5, [sp, #96]
  434374:	ldr	w0, [x19, #16]
  434378:	cmp	w0, w5
  43437c:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  434380:	csel	x24, x23, x25, hi  // hi = pmore
  434384:	ldr	w0, [x0, #624]
  434388:	cbz	w0, 4343ac <ferror@plt+0x3266c>
  43438c:	ldrb	w0, [x24]
  434390:	cbnz	w0, 4343ac <ferror@plt+0x3266c>
  434394:	ldr	x0, [x19, #24]
  434398:	mov	w1, #0x9                   	// #9
  43439c:	strh	w1, [x0, x26, lsl #1]
  4343a0:	ldr	x0, [x19, #32]
  4343a4:	str	w28, [x0, x26, lsl #2]
  4343a8:	b	433b30 <ferror@plt+0x31df0>
  4343ac:	mov	w0, w5
  4343b0:	mov	w1, #0x0                   	// #0
  4343b4:	bl	425910 <ferror@plt+0x23bd0>
  4343b8:	mov	x2, x0
  4343bc:	mov	x1, x24
  4343c0:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  4343c4:	add	x0, x0, #0x516
  4343c8:	bl	401cc0 <printf@plt>
  4343cc:	mov	w1, #0x0                   	// #0
  4343d0:	mov	w0, w28
  4343d4:	bl	425910 <ferror@plt+0x23bd0>
  4343d8:	bl	401b70 <puts@plt>
  4343dc:	ldrb	w0, [x24]
  4343e0:	cbnz	w0, 433b30 <ferror@plt+0x31df0>
  4343e4:	b	434394 <ferror@plt+0x32654>
  4343e8:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  4343ec:	ldr	w0, [x0, #624]
  4343f0:	cbnz	w0, 434400 <ferror@plt+0x326c0>
  4343f4:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  4343f8:	add	x0, x0, #0x532
  4343fc:	bl	401b70 <puts@plt>
  434400:	mov	x0, #0x60                  	// #96
  434404:	bl	43cf40 <warn@@Base+0x3964>
  434408:	mov	x24, x0
  43440c:	mov	x1, #0x2                   	// #2
  434410:	ldr	x0, [x19, #80]
  434414:	str	x0, [x24, #80]
  434418:	ldr	w0, [x19, #72]
  43441c:	str	w0, [x24, #72]
  434420:	ldr	w0, [x19, #88]
  434424:	str	w0, [x24, #88]
  434428:	ldrb	w0, [x19, #93]
  43442c:	strb	w0, [x24, #93]
  434430:	ldr	w0, [x19, #16]
  434434:	str	w0, [x24, #16]
  434438:	mov	w0, w0
  43443c:	bl	42abf8 <ferror@plt+0x28eb8>
  434440:	str	x0, [x24, #24]
  434444:	ldr	w0, [x24, #16]
  434448:	mov	x1, #0x4                   	// #4
  43444c:	bl	42abf8 <ferror@plt+0x28eb8>
  434450:	ldr	x1, [x19, #24]
  434454:	str	x0, [x24, #32]
  434458:	ldr	x0, [x24, #24]
  43445c:	ldr	w2, [x24, #16]
  434460:	lsl	x2, x2, #1
  434464:	bl	4018d0 <memcpy@plt>
  434468:	ldr	x1, [x19, #32]
  43446c:	ldr	x0, [x24, #32]
  434470:	ldr	w2, [x24, #16]
  434474:	lsl	x2, x2, #2
  434478:	bl	4018d0 <memcpy@plt>
  43447c:	str	x22, [x24]
  434480:	mov	x22, x24
  434484:	b	433b30 <ferror@plt+0x31df0>
  434488:	adrp	x24, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  43448c:	ldr	w0, [x24, #624]
  434490:	cbnz	w0, 434fdc <ferror@plt+0x3329c>
  434494:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  434498:	add	x0, x0, #0x54a
  43449c:	bl	401b70 <puts@plt>
  4344a0:	cbz	x22, 434540 <ferror@plt+0x32800>
  4344a4:	ldr	x0, [x22, #80]
  4344a8:	ldr	x24, [x22]
  4344ac:	str	x0, [x19, #80]
  4344b0:	ldr	w0, [x22, #72]
  4344b4:	str	w0, [x19, #72]
  4344b8:	ldr	w0, [x22, #88]
  4344bc:	str	w0, [x19, #88]
  4344c0:	ldrb	w0, [x22, #93]
  4344c4:	strb	w0, [x19, #93]
  4344c8:	mov	x0, x19
  4344cc:	ldr	w1, [x22, #16]
  4344d0:	sub	w1, w1, #0x1
  4344d4:	bl	43295c <ferror@plt+0x30c1c>
  4344d8:	tbz	w0, #31, 4344fc <ferror@plt+0x327bc>
  4344dc:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  4344e0:	add	x1, x1, #0x561
  4344e4:	mov	w2, #0x5                   	// #5
  4344e8:	mov	x0, #0x0                   	// #0
  4344ec:	bl	401c70 <dcgettext@plt>
  4344f0:	bl	4395dc <warn@@Base>
  4344f4:	str	wzr, [x19, #16]
  4344f8:	b	434480 <ferror@plt+0x32740>
  4344fc:	ldr	x1, [x22, #24]
  434500:	ldr	x0, [x19, #24]
  434504:	ldr	w2, [x22, #16]
  434508:	lsl	x2, x2, #1
  43450c:	bl	4018d0 <memcpy@plt>
  434510:	ldr	x1, [x22, #32]
  434514:	ldr	x0, [x19, #32]
  434518:	ldr	w2, [x22, #16]
  43451c:	lsl	x2, x2, #2
  434520:	bl	4018d0 <memcpy@plt>
  434524:	ldr	x0, [x22, #24]
  434528:	bl	401bd0 <free@plt>
  43452c:	ldr	x0, [x22, #32]
  434530:	bl	401bd0 <free@plt>
  434534:	mov	x0, x22
  434538:	bl	401bd0 <free@plt>
  43453c:	b	434480 <ferror@plt+0x32740>
  434540:	ldr	w24, [x24, #624]
  434544:	cbz	w24, 432d88 <ferror@plt+0x31048>
  434548:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  43454c:	mov	w24, #0x0                   	// #0
  434550:	add	x0, x0, #0x58d
  434554:	mov	x22, #0x0                   	// #0
  434558:	bl	401b70 <puts@plt>
  43455c:	b	432d88 <ferror@plt+0x31048>
  434560:	mov	x1, x20
  434564:	mov	w2, #0x0                   	// #0
  434568:	add	x4, sp, #0xbc
  43456c:	add	x3, sp, #0xb8
  434570:	bl	4275f0 <ferror@plt+0x258b0>
  434574:	tst	x0, #0xffffffff00000000
  434578:	ldr	x1, [sp, #192]
  43457c:	ldr	w2, [sp, #184]
  434580:	str	w0, [x19, #72]
  434584:	add	x1, x1, x2
  434588:	str	x1, [sp, #192]
  43458c:	b.eq	43459c <ferror@plt+0x3285c>  // b.none
  434590:	ldr	w0, [sp, #188]
  434594:	orr	w0, w0, #0x2
  434598:	str	w0, [sp, #188]
  43459c:	ldr	w0, [sp, #188]
  4345a0:	bl	425cb8 <ferror@plt+0x23f78>
  4345a4:	ldr	x0, [sp, #192]
  4345a8:	add	x4, sp, #0xbc
  4345ac:	add	x3, sp, #0xb8
  4345b0:	mov	x1, x20
  4345b4:	mov	w2, #0x0                   	// #0
  4345b8:	bl	4275f0 <ferror@plt+0x258b0>
  4345bc:	ldr	x1, [sp, #192]
  4345c0:	ldr	w2, [sp, #184]
  4345c4:	str	x0, [x19, #80]
  4345c8:	ldr	w0, [sp, #188]
  4345cc:	add	x1, x1, x2
  4345d0:	str	x1, [sp, #192]
  4345d4:	bl	425cb8 <ferror@plt+0x23f78>
  4345d8:	strb	wzr, [x19, #93]
  4345dc:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  4345e0:	ldr	w24, [x0, #624]
  4345e4:	cbnz	w24, 433b30 <ferror@plt+0x31df0>
  4345e8:	ldr	w0, [x19, #72]
  4345ec:	mov	w1, #0x0                   	// #0
  4345f0:	bl	425910 <ferror@plt+0x23bd0>
  4345f4:	mov	x1, x0
  4345f8:	ldr	w2, [x19, #80]
  4345fc:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  434600:	add	x0, x0, #0x5ad
  434604:	bl	401cc0 <printf@plt>
  434608:	b	432d88 <ferror@plt+0x31048>
  43460c:	mov	x1, x20
  434610:	mov	w2, #0x0                   	// #0
  434614:	add	x4, sp, #0xbc
  434618:	add	x3, sp, #0xb8
  43461c:	bl	4275f0 <ferror@plt+0x258b0>
  434620:	tst	x0, #0xffffffff00000000
  434624:	ldr	x1, [sp, #192]
  434628:	ldr	w2, [sp, #184]
  43462c:	str	w0, [x19, #72]
  434630:	add	x1, x1, x2
  434634:	str	x1, [sp, #192]
  434638:	b.eq	434648 <ferror@plt+0x32908>  // b.none
  43463c:	ldr	w0, [sp, #188]
  434640:	orr	w0, w0, #0x2
  434644:	str	w0, [sp, #188]
  434648:	ldr	w0, [sp, #188]
  43464c:	bl	425cb8 <ferror@plt+0x23f78>
  434650:	strb	wzr, [x19, #93]
  434654:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  434658:	ldr	w24, [x0, #624]
  43465c:	cbnz	w24, 433b30 <ferror@plt+0x31df0>
  434660:	ldr	w0, [x19, #72]
  434664:	mov	w1, #0x0                   	// #0
  434668:	bl	425910 <ferror@plt+0x23bd0>
  43466c:	mov	x1, x0
  434670:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  434674:	add	x0, x0, #0x5ca
  434678:	bl	401cc0 <printf@plt>
  43467c:	b	432d88 <ferror@plt+0x31048>
  434680:	add	x4, sp, #0xbc
  434684:	add	x3, sp, #0xb8
  434688:	mov	x1, x20
  43468c:	mov	w2, #0x0                   	// #0
  434690:	bl	4275f0 <ferror@plt+0x258b0>
  434694:	ldr	x1, [sp, #192]
  434698:	ldr	w2, [sp, #184]
  43469c:	str	x0, [x19, #80]
  4346a0:	ldr	w0, [sp, #188]
  4346a4:	add	x1, x1, x2
  4346a8:	str	x1, [sp, #192]
  4346ac:	bl	425cb8 <ferror@plt+0x23f78>
  4346b0:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  4346b4:	ldr	w24, [x0, #624]
  4346b8:	cbnz	w24, 433b30 <ferror@plt+0x31df0>
  4346bc:	ldr	w1, [x19, #80]
  4346c0:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  4346c4:	add	x0, x0, #0x5e9
  4346c8:	bl	401cc0 <printf@plt>
  4346cc:	b	432d88 <ferror@plt+0x31048>
  4346d0:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  4346d4:	ldr	w0, [x0, #624]
  4346d8:	cbnz	w0, 432d88 <ferror@plt+0x31048>
  4346dc:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  4346e0:	add	x0, x0, #0x606
  4346e4:	bl	401b70 <puts@plt>
  4346e8:	b	432d88 <ferror@plt+0x31048>
  4346ec:	add	x4, sp, #0xbc
  4346f0:	add	x3, sp, #0xb8
  4346f4:	mov	x1, x20
  4346f8:	mov	w2, #0x0                   	// #0
  4346fc:	bl	4275f0 <ferror@plt+0x258b0>
  434700:	mov	x24, x0
  434704:	ldr	x0, [sp, #192]
  434708:	ldr	w1, [sp, #184]
  43470c:	add	x0, x0, x1
  434710:	str	x0, [sp, #192]
  434714:	ldr	w0, [sp, #188]
  434718:	bl	425cb8 <ferror@plt+0x23f78>
  43471c:	ldr	x0, [sp, #192]
  434720:	cmp	x0, x21
  434724:	b.cs	434734 <ferror@plt+0x329f4>  // b.hs, b.nlast
  434728:	sub	x0, x21, x0
  43472c:	cmp	x0, x24
  434730:	b.cs	434754 <ferror@plt+0x32a14>  // b.hs, b.nlast
  434734:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  434738:	add	x1, x1, #0x613
  43473c:	mov	w2, #0x5                   	// #5
  434740:	mov	x0, #0x0                   	// #0
  434744:	bl	401c70 <dcgettext@plt>
  434748:	mov	x1, x24
  43474c:	bl	401cc0 <printf@plt>
  434750:	b	433b30 <ferror@plt+0x31df0>
  434754:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  434758:	ldr	w0, [x0, #624]
  43475c:	cbnz	w0, 43479c <ferror@plt+0x32a5c>
  434760:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  434764:	add	x0, x0, #0x643
  434768:	bl	401cc0 <printf@plt>
  43476c:	ldr	x0, [sp, #144]
  434770:	mov	x6, x27
  434774:	mov	x4, x24
  434778:	mov	x5, #0x0                   	// #0
  43477c:	mov	w3, #0xffffffff            	// #-1
  434780:	mov	w2, #0x0                   	// #0
  434784:	ldr	w1, [x0, #596]
  434788:	ldr	x0, [sp, #192]
  43478c:	bl	427a70 <ferror@plt+0x25d30>
  434790:	adrp	x0, 46c000 <warn@@Base+0x32a24>
  434794:	add	x0, x0, #0x172
  434798:	bl	401b70 <puts@plt>
  43479c:	mov	w0, #0x1                   	// #1
  4347a0:	strb	w0, [x19, #93]
  4347a4:	ldr	x0, [sp, #192]
  4347a8:	add	x24, x0, x24
  4347ac:	str	x24, [sp, #192]
  4347b0:	b	433b30 <ferror@plt+0x31df0>
  4347b4:	mov	x1, x20
  4347b8:	add	x4, sp, #0xbc
  4347bc:	add	x3, sp, #0xb8
  4347c0:	mov	w2, #0x0                   	// #0
  4347c4:	bl	4275f0 <ferror@plt+0x258b0>
  4347c8:	mov	x28, x0
  4347cc:	and	x26, x0, #0xffffffff
  4347d0:	tst	x0, #0xffffffff00000000
  4347d4:	ldr	x0, [sp, #192]
  4347d8:	ldr	w1, [sp, #184]
  4347dc:	add	x0, x0, x1
  4347e0:	str	x0, [sp, #192]
  4347e4:	b.eq	4347f4 <ferror@plt+0x32ab4>  // b.none
  4347e8:	ldr	w0, [sp, #188]
  4347ec:	orr	w0, w0, #0x2
  4347f0:	str	w0, [sp, #188]
  4347f4:	ldr	w0, [sp, #188]
  4347f8:	bl	425cb8 <ferror@plt+0x23f78>
  4347fc:	ldr	x0, [sp, #192]
  434800:	add	x4, sp, #0xbc
  434804:	add	x3, sp, #0xb8
  434808:	mov	x1, x20
  43480c:	mov	w2, #0x0                   	// #0
  434810:	bl	4275f0 <ferror@plt+0x258b0>
  434814:	mov	x24, x0
  434818:	ldr	x0, [sp, #192]
  43481c:	ldr	w1, [sp, #184]
  434820:	add	x0, x0, x1
  434824:	str	x0, [sp, #192]
  434828:	ldr	w0, [sp, #188]
  43482c:	bl	425cb8 <ferror@plt+0x23f78>
  434830:	ldr	w0, [x19, #16]
  434834:	cmp	w0, w28
  434838:	ldr	x0, [sp, #192]
  43483c:	csel	x8, x23, x25, hi  // hi = pmore
  434840:	cmp	x0, x21
  434844:	b.cs	43485c <ferror@plt+0x32b1c>  // b.hs, b.nlast
  434848:	add	x7, x0, x24
  43484c:	cmp	x21, x7
  434850:	b.cc	43485c <ferror@plt+0x32b1c>  // b.lo, b.ul, b.last
  434854:	cmp	x0, x7
  434858:	b.ls	43486c <ferror@plt+0x32b2c>  // b.plast
  43485c:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  434860:	mov	w2, #0x5                   	// #5
  434864:	add	x1, x1, #0x661
  434868:	b	434740 <ferror@plt+0x32a00>
  43486c:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  434870:	ldr	w0, [x0, #624]
  434874:	cbz	w0, 434890 <ferror@plt+0x32b50>
  434878:	ldrb	w0, [x8]
  43487c:	cbnz	w0, 434890 <ferror@plt+0x32b50>
  434880:	ldr	x0, [x19, #24]
  434884:	mov	w1, #0x10                  	// #16
  434888:	strh	w1, [x0, x26, lsl #1]
  43488c:	b	4348fc <ferror@plt+0x32bbc>
  434890:	mov	w1, #0x0                   	// #0
  434894:	mov	w0, w28
  434898:	str	x8, [sp, #96]
  43489c:	str	x7, [sp, #136]
  4348a0:	bl	425910 <ferror@plt+0x23bd0>
  4348a4:	ldr	x8, [sp, #96]
  4348a8:	mov	x2, x0
  4348ac:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  4348b0:	add	x0, x0, #0x689
  4348b4:	mov	x1, x8
  4348b8:	bl	401cc0 <printf@plt>
  4348bc:	ldr	x0, [sp, #144]
  4348c0:	mov	x6, x27
  4348c4:	mov	x4, x24
  4348c8:	mov	x5, #0x0                   	// #0
  4348cc:	mov	w3, #0xffffffff            	// #-1
  4348d0:	mov	w2, #0x0                   	// #0
  4348d4:	ldr	w1, [x0, #596]
  4348d8:	ldr	x0, [sp, #192]
  4348dc:	bl	427a70 <ferror@plt+0x25d30>
  4348e0:	adrp	x0, 46c000 <warn@@Base+0x32a24>
  4348e4:	add	x0, x0, #0x172
  4348e8:	bl	401b70 <puts@plt>
  4348ec:	ldr	x8, [sp, #96]
  4348f0:	ldr	x7, [sp, #136]
  4348f4:	ldrb	w0, [x8]
  4348f8:	cbz	w0, 434880 <ferror@plt+0x32b40>
  4348fc:	str	x7, [sp, #192]
  434900:	b	433b30 <ferror@plt+0x31df0>
  434904:	mov	x1, x20
  434908:	add	x4, sp, #0xbc
  43490c:	add	x3, sp, #0xb8
  434910:	mov	w2, #0x0                   	// #0
  434914:	bl	4275f0 <ferror@plt+0x258b0>
  434918:	mov	x28, x0
  43491c:	and	x26, x0, #0xffffffff
  434920:	tst	x0, #0xffffffff00000000
  434924:	ldr	x0, [sp, #192]
  434928:	ldr	w1, [sp, #184]
  43492c:	add	x0, x0, x1
  434930:	str	x0, [sp, #192]
  434934:	b.eq	434944 <ferror@plt+0x32c04>  // b.none
  434938:	ldr	w0, [sp, #188]
  43493c:	orr	w0, w0, #0x2
  434940:	str	w0, [sp, #188]
  434944:	ldr	w0, [sp, #188]
  434948:	bl	425cb8 <ferror@plt+0x23f78>
  43494c:	ldr	x0, [sp, #192]
  434950:	add	x4, sp, #0xbc
  434954:	add	x3, sp, #0xb8
  434958:	mov	x1, x20
  43495c:	mov	w2, #0x0                   	// #0
  434960:	bl	4275f0 <ferror@plt+0x258b0>
  434964:	mov	x4, x0
  434968:	ldr	x0, [sp, #192]
  43496c:	str	x4, [sp, #96]
  434970:	ldr	w1, [sp, #184]
  434974:	add	x0, x0, x1
  434978:	str	x0, [sp, #192]
  43497c:	ldr	w0, [sp, #188]
  434980:	bl	425cb8 <ferror@plt+0x23f78>
  434984:	ldr	w0, [x19, #16]
  434988:	ldr	x4, [sp, #96]
  43498c:	cmp	w0, w28
  434990:	ldr	x0, [sp, #192]
  434994:	csel	x24, x23, x25, hi  // hi = pmore
  434998:	cmp	x0, x21
  43499c:	b.cs	4349b4 <ferror@plt+0x32c74>  // b.hs, b.nlast
  4349a0:	add	x7, x0, x4
  4349a4:	cmp	x21, x7
  4349a8:	b.cc	4349b4 <ferror@plt+0x32c74>  // b.lo, b.ul, b.last
  4349ac:	cmp	x0, x7
  4349b0:	b.ls	4349c4 <ferror@plt+0x32c84>  // b.plast
  4349b4:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  4349b8:	mov	x1, x4
  4349bc:	add	x0, x0, #0x6a5
  4349c0:	b	43474c <ferror@plt+0x32a0c>
  4349c4:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  4349c8:	ldr	w0, [x0, #624]
  4349cc:	cbz	w0, 4349e4 <ferror@plt+0x32ca4>
  4349d0:	ldrb	w0, [x24]
  4349d4:	cbnz	w0, 4349e4 <ferror@plt+0x32ca4>
  4349d8:	mov	w1, #0x16                  	// #22
  4349dc:	ldr	x0, [x19, #24]
  4349e0:	b	434888 <ferror@plt+0x32b48>
  4349e4:	mov	w1, #0x0                   	// #0
  4349e8:	mov	w0, w28
  4349ec:	str	x4, [sp, #96]
  4349f0:	str	x7, [sp, #136]
  4349f4:	bl	425910 <ferror@plt+0x23bd0>
  4349f8:	mov	x1, x24
  4349fc:	mov	x2, x0
  434a00:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  434a04:	add	x0, x0, #0x6d1
  434a08:	bl	401cc0 <printf@plt>
  434a0c:	ldr	x0, [sp, #144]
  434a10:	mov	x6, x27
  434a14:	ldr	x4, [sp, #96]
  434a18:	mov	x5, #0x0                   	// #0
  434a1c:	ldr	w1, [x0, #596]
  434a20:	mov	w3, #0xffffffff            	// #-1
  434a24:	ldr	x0, [sp, #192]
  434a28:	mov	w2, #0x0                   	// #0
  434a2c:	bl	427a70 <ferror@plt+0x25d30>
  434a30:	adrp	x0, 46c000 <warn@@Base+0x32a24>
  434a34:	add	x0, x0, #0x172
  434a38:	bl	401b70 <puts@plt>
  434a3c:	ldrb	w0, [x24]
  434a40:	ldr	x7, [sp, #136]
  434a44:	cbnz	w0, 4348fc <ferror@plt+0x32bbc>
  434a48:	b	4349d8 <ferror@plt+0x32c98>
  434a4c:	mov	x1, x20
  434a50:	add	x4, sp, #0xbc
  434a54:	add	x3, sp, #0xb8
  434a58:	mov	w2, #0x0                   	// #0
  434a5c:	bl	4275f0 <ferror@plt+0x258b0>
  434a60:	mov	x28, x0
  434a64:	tst	x0, #0xffffffff00000000
  434a68:	ldr	w1, [sp, #184]
  434a6c:	ldr	x0, [sp, #192]
  434a70:	add	x0, x0, x1
  434a74:	str	x0, [sp, #192]
  434a78:	and	x0, x28, #0xffffffff
  434a7c:	str	x0, [sp, #96]
  434a80:	b.eq	434a90 <ferror@plt+0x32d50>  // b.none
  434a84:	ldr	w0, [sp, #188]
  434a88:	orr	w0, w0, #0x2
  434a8c:	str	w0, [sp, #188]
  434a90:	ldr	w0, [sp, #188]
  434a94:	bl	425cb8 <ferror@plt+0x23f78>
  434a98:	ldr	x0, [sp, #192]
  434a9c:	add	x4, sp, #0xbc
  434aa0:	add	x3, sp, #0xb8
  434aa4:	mov	w2, #0x1                   	// #1
  434aa8:	mov	x1, x20
  434aac:	bl	4275f0 <ferror@plt+0x258b0>
  434ab0:	mov	x26, x0
  434ab4:	ldr	x0, [sp, #192]
  434ab8:	ldr	w1, [sp, #184]
  434abc:	add	x0, x0, x1
  434ac0:	str	x0, [sp, #192]
  434ac4:	ldr	w0, [sp, #188]
  434ac8:	bl	425cb8 <ferror@plt+0x23f78>
  434acc:	mov	w1, w28
  434ad0:	mov	x0, x19
  434ad4:	bl	43295c <ferror@plt+0x30c1c>
  434ad8:	cmp	w0, #0x0
  434adc:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  434ae0:	csel	x24, x23, x25, ge  // ge = tcont
  434ae4:	ldr	w0, [x0, #624]
  434ae8:	cbz	w0, 434b18 <ferror@plt+0x32dd8>
  434aec:	ldrb	w0, [x24]
  434af0:	cbnz	w0, 434b18 <ferror@plt+0x32dd8>
  434af4:	ldr	x0, [x19, #24]
  434af8:	mov	w1, #0x80                  	// #128
  434afc:	ldr	x2, [sp, #96]
  434b00:	strh	w1, [x0, x2, lsl #1]
  434b04:	ldr	w0, [x19, #52]
  434b08:	ldr	x1, [x19, #32]
  434b0c:	mul	w28, w0, w26
  434b10:	str	w28, [x1, x2, lsl #2]
  434b14:	b	433b30 <ferror@plt+0x31df0>
  434b18:	mov	w1, #0x0                   	// #0
  434b1c:	mov	w0, w28
  434b20:	bl	425910 <ferror@plt+0x23bd0>
  434b24:	mov	x2, x0
  434b28:	ldrsw	x3, [x19, #52]
  434b2c:	mov	x1, x24
  434b30:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  434b34:	add	x0, x0, #0x6f1
  434b38:	mul	x3, x3, x26
  434b3c:	bl	401cc0 <printf@plt>
  434b40:	ldrb	w0, [x24]
  434b44:	cbnz	w0, 433b30 <ferror@plt+0x31df0>
  434b48:	b	434af4 <ferror@plt+0x32db4>
  434b4c:	mov	x1, x20
  434b50:	add	x4, sp, #0xbc
  434b54:	add	x3, sp, #0xb8
  434b58:	mov	w2, #0x0                   	// #0
  434b5c:	bl	4275f0 <ferror@plt+0x258b0>
  434b60:	mov	x28, x0
  434b64:	tst	x0, #0xffffffff00000000
  434b68:	ldr	w1, [sp, #184]
  434b6c:	ldr	x0, [sp, #192]
  434b70:	add	x0, x0, x1
  434b74:	str	x0, [sp, #192]
  434b78:	and	x0, x28, #0xffffffff
  434b7c:	str	x0, [sp, #96]
  434b80:	b.eq	434b90 <ferror@plt+0x32e50>  // b.none
  434b84:	ldr	w0, [sp, #188]
  434b88:	orr	w0, w0, #0x2
  434b8c:	str	w0, [sp, #188]
  434b90:	ldr	w0, [sp, #188]
  434b94:	bl	425cb8 <ferror@plt+0x23f78>
  434b98:	ldr	x0, [sp, #192]
  434b9c:	add	x4, sp, #0xbc
  434ba0:	add	x3, sp, #0xb8
  434ba4:	mov	w2, #0x1                   	// #1
  434ba8:	mov	x1, x20
  434bac:	bl	4275f0 <ferror@plt+0x258b0>
  434bb0:	mov	x26, x0
  434bb4:	ldr	x0, [sp, #192]
  434bb8:	ldr	w1, [sp, #184]
  434bbc:	add	x0, x0, x1
  434bc0:	str	x0, [sp, #192]
  434bc4:	ldr	w0, [sp, #188]
  434bc8:	bl	425cb8 <ferror@plt+0x23f78>
  434bcc:	mov	w1, w28
  434bd0:	mov	x0, x19
  434bd4:	bl	43295c <ferror@plt+0x30c1c>
  434bd8:	cmp	w0, #0x0
  434bdc:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  434be0:	csel	x24, x23, x25, ge  // ge = tcont
  434be4:	ldr	w0, [x0, #624]
  434be8:	cbz	w0, 434c00 <ferror@plt+0x32ec0>
  434bec:	ldrb	w0, [x24]
  434bf0:	cbnz	w0, 434c00 <ferror@plt+0x32ec0>
  434bf4:	mov	w1, #0x14                  	// #20
  434bf8:	ldr	x0, [x19, #24]
  434bfc:	b	434afc <ferror@plt+0x32dbc>
  434c00:	mov	w1, #0x0                   	// #0
  434c04:	mov	w0, w28
  434c08:	bl	425910 <ferror@plt+0x23bd0>
  434c0c:	mov	x2, x0
  434c10:	ldrsw	x3, [x19, #52]
  434c14:	mov	x1, x24
  434c18:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  434c1c:	add	x0, x0, #0x71f
  434c20:	mul	x3, x3, x26
  434c24:	bl	401cc0 <printf@plt>
  434c28:	ldrb	w0, [x24]
  434c2c:	cbnz	w0, 433b30 <ferror@plt+0x31df0>
  434c30:	b	434bf4 <ferror@plt+0x32eb4>
  434c34:	mov	x1, x20
  434c38:	mov	w2, #0x0                   	// #0
  434c3c:	add	x4, sp, #0xbc
  434c40:	add	x3, sp, #0xb8
  434c44:	bl	4275f0 <ferror@plt+0x258b0>
  434c48:	tst	x0, #0xffffffff00000000
  434c4c:	ldr	x1, [sp, #192]
  434c50:	ldr	w2, [sp, #184]
  434c54:	str	w0, [x19, #72]
  434c58:	add	x1, x1, x2
  434c5c:	str	x1, [sp, #192]
  434c60:	b.eq	434c70 <ferror@plt+0x32f30>  // b.none
  434c64:	ldr	w0, [sp, #188]
  434c68:	orr	w0, w0, #0x2
  434c6c:	str	w0, [sp, #188]
  434c70:	ldr	w0, [sp, #188]
  434c74:	bl	425cb8 <ferror@plt+0x23f78>
  434c78:	ldr	x0, [sp, #192]
  434c7c:	add	x4, sp, #0xbc
  434c80:	add	x3, sp, #0xb8
  434c84:	mov	x1, x20
  434c88:	mov	w2, #0x0                   	// #0
  434c8c:	bl	4275f0 <ferror@plt+0x258b0>
  434c90:	ldr	x1, [sp, #192]
  434c94:	ldr	w2, [sp, #184]
  434c98:	str	x0, [x19, #80]
  434c9c:	ldr	w0, [sp, #188]
  434ca0:	add	x1, x1, x2
  434ca4:	str	x1, [sp, #192]
  434ca8:	bl	425cb8 <ferror@plt+0x23f78>
  434cac:	strb	wzr, [x19, #93]
  434cb0:	ldrsw	x1, [x19, #52]
  434cb4:	ldr	x0, [x19, #80]
  434cb8:	mul	x0, x0, x1
  434cbc:	str	x0, [x19, #80]
  434cc0:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  434cc4:	ldr	w24, [x0, #624]
  434cc8:	cbnz	w24, 433b30 <ferror@plt+0x31df0>
  434ccc:	ldr	w0, [x19, #72]
  434cd0:	mov	w1, #0x0                   	// #0
  434cd4:	bl	425910 <ferror@plt+0x23bd0>
  434cd8:	mov	x1, x0
  434cdc:	ldr	w2, [x19, #80]
  434ce0:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  434ce4:	add	x0, x0, #0x748
  434ce8:	b	434604 <ferror@plt+0x328c4>
  434cec:	add	x4, sp, #0xbc
  434cf0:	add	x3, sp, #0xb8
  434cf4:	mov	x1, x20
  434cf8:	mov	w2, #0x0                   	// #0
  434cfc:	bl	4275f0 <ferror@plt+0x258b0>
  434d00:	ldr	x1, [sp, #192]
  434d04:	ldr	w2, [sp, #184]
  434d08:	str	x0, [x19, #80]
  434d0c:	ldr	w0, [sp, #188]
  434d10:	add	x1, x1, x2
  434d14:	str	x1, [sp, #192]
  434d18:	bl	425cb8 <ferror@plt+0x23f78>
  434d1c:	ldrsw	x1, [x19, #52]
  434d20:	ldr	x0, [x19, #80]
  434d24:	mul	x1, x1, x0
  434d28:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  434d2c:	str	x1, [x19, #80]
  434d30:	ldr	w24, [x0, #624]
  434d34:	cbnz	w24, 433b30 <ferror@plt+0x31df0>
  434d38:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  434d3c:	add	x0, x0, #0x768
  434d40:	b	4346c8 <ferror@plt+0x32988>
  434d44:	add	x1, x1, #0x9
  434d48:	cmp	x21, x1
  434d4c:	b.hi	434dc0 <ferror@plt+0x33080>  // b.pmore
  434d50:	sub	x1, x21, x0
  434d54:	cmp	x0, x21
  434d58:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  434d5c:	sub	w2, w1, #0x1
  434d60:	cmp	w2, #0x7
  434d64:	b.hi	434dc8 <ferror@plt+0x33088>  // b.pmore
  434d68:	adrp	x2, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  434d6c:	ldr	x2, [x2, #648]
  434d70:	blr	x2
  434d74:	mov	x24, x0
  434d78:	ldr	x0, [sp, #192]
  434d7c:	add	x0, x0, #0x8
  434d80:	str	x0, [sp, #192]
  434d84:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  434d88:	ldr	w0, [x0, #624]
  434d8c:	cbnz	w0, 433d74 <ferror@plt+0x32034>
  434d90:	ldr	w28, [x19, #48]
  434d94:	mov	x0, #0x0                   	// #0
  434d98:	ldrb	w2, [x19, #94]
  434d9c:	ldr	x1, [x19, #56]
  434da0:	mul	x28, x28, x24
  434da4:	add	x1, x28, x1
  434da8:	bl	424208 <ferror@plt+0x224c8>
  434dac:	mov	x1, x28
  434db0:	mov	x2, x0
  434db4:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  434db8:	add	x0, x0, #0x788
  434dbc:	b	433dd0 <ferror@plt+0x32090>
  434dc0:	mov	w1, #0x8                   	// #8
  434dc4:	b	434d5c <ferror@plt+0x3301c>
  434dc8:	mov	x24, #0x0                   	// #0
  434dcc:	b	434d78 <ferror@plt+0x33038>
  434dd0:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  434dd4:	ldr	w24, [x0, #624]
  434dd8:	cbnz	w24, 433b30 <ferror@plt+0x31df0>
  434ddc:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  434de0:	add	x0, x0, #0x7af
  434de4:	b	4346e4 <ferror@plt+0x329a4>
  434de8:	add	x4, sp, #0xbc
  434dec:	add	x3, sp, #0xb8
  434df0:	mov	x1, x20
  434df4:	mov	w2, #0x0                   	// #0
  434df8:	bl	4275f0 <ferror@plt+0x258b0>
  434dfc:	mov	x28, x0
  434e00:	ldr	x0, [sp, #192]
  434e04:	ldr	w1, [sp, #184]
  434e08:	add	x0, x0, x1
  434e0c:	str	x0, [sp, #192]
  434e10:	ldr	w0, [sp, #188]
  434e14:	bl	425cb8 <ferror@plt+0x23f78>
  434e18:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  434e1c:	ldr	w24, [x0, #624]
  434e20:	cbnz	w24, 433b30 <ferror@plt+0x31df0>
  434e24:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  434e28:	mov	x1, x28
  434e2c:	add	x0, x0, #0x7c8
  434e30:	b	434678 <ferror@plt+0x32938>
  434e34:	mov	x1, x20
  434e38:	add	x4, sp, #0xbc
  434e3c:	add	x3, sp, #0xb8
  434e40:	mov	w2, #0x0                   	// #0
  434e44:	bl	4275f0 <ferror@plt+0x258b0>
  434e48:	mov	x5, x0
  434e4c:	and	x26, x0, #0xffffffff
  434e50:	tst	x0, #0xffffffff00000000
  434e54:	ldr	x0, [sp, #192]
  434e58:	ldr	w1, [sp, #184]
  434e5c:	add	x0, x0, x1
  434e60:	str	x0, [sp, #192]
  434e64:	b.eq	434e74 <ferror@plt+0x33134>  // b.none
  434e68:	ldr	w0, [sp, #188]
  434e6c:	orr	w0, w0, #0x2
  434e70:	str	w0, [sp, #188]
  434e74:	ldr	w0, [sp, #188]
  434e78:	str	x5, [sp, #96]
  434e7c:	bl	425cb8 <ferror@plt+0x23f78>
  434e80:	ldr	x0, [sp, #192]
  434e84:	add	x4, sp, #0xbc
  434e88:	add	x3, sp, #0xb8
  434e8c:	mov	w2, #0x1                   	// #1
  434e90:	mov	x1, x20
  434e94:	bl	4275f0 <ferror@plt+0x258b0>
  434e98:	neg	x28, x0
  434e9c:	ldr	x0, [sp, #192]
  434ea0:	ldr	w1, [sp, #184]
  434ea4:	add	x0, x0, x1
  434ea8:	str	x0, [sp, #192]
  434eac:	ldr	w0, [sp, #188]
  434eb0:	bl	425cb8 <ferror@plt+0x23f78>
  434eb4:	ldr	x5, [sp, #96]
  434eb8:	mov	x0, x19
  434ebc:	mov	w1, w5
  434ec0:	bl	43295c <ferror@plt+0x30c1c>
  434ec4:	cmp	w0, #0x0
  434ec8:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  434ecc:	csel	x24, x23, x25, ge  // ge = tcont
  434ed0:	ldr	x5, [sp, #96]
  434ed4:	ldr	w0, [x0, #624]
  434ed8:	cbz	w0, 434efc <ferror@plt+0x331bc>
  434edc:	ldrb	w0, [x24]
  434ee0:	cbnz	w0, 434efc <ferror@plt+0x331bc>
  434ee4:	ldr	x0, [x19, #24]
  434ee8:	mov	w1, #0x80                  	// #128
  434eec:	strh	w1, [x0, x26, lsl #1]
  434ef0:	ldr	w0, [x19, #52]
  434ef4:	ldr	x1, [x19, #32]
  434ef8:	b	433fa8 <ferror@plt+0x32268>
  434efc:	mov	w0, w5
  434f00:	mov	w1, #0x0                   	// #0
  434f04:	bl	425910 <ferror@plt+0x23bd0>
  434f08:	mov	x2, x0
  434f0c:	ldrsw	x3, [x19, #52]
  434f10:	mov	x1, x24
  434f14:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  434f18:	add	x0, x0, #0x7e5
  434f1c:	mul	x3, x3, x28
  434f20:	bl	401cc0 <printf@plt>
  434f24:	ldrb	w0, [x24]
  434f28:	cbnz	w0, 433b30 <ferror@plt+0x31df0>
  434f2c:	b	434ee4 <ferror@plt+0x331a4>
  434f30:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  434f34:	mov	x0, #0x0                   	// #0
  434f38:	add	x1, x1, #0x84d
  434f3c:	bl	401c70 <dcgettext@plt>
  434f40:	ldr	w3, [sp, #96]
  434f44:	mov	w1, w3
  434f48:	bl	4395dc <warn@@Base>
  434f4c:	b	433af8 <ferror@plt+0x31db8>
  434f50:	ldr	x0, [x22, #24]
  434f54:	ldr	x19, [x22]
  434f58:	bl	401bd0 <free@plt>
  434f5c:	ldr	x0, [x22, #32]
  434f60:	bl	401bd0 <free@plt>
  434f64:	mov	x0, x22
  434f68:	mov	x22, x19
  434f6c:	bl	401bd0 <free@plt>
  434f70:	b	432f34 <ferror@plt+0x311f4>
  434f74:	ldr	x0, [sp, #104]
  434f78:	ldr	x19, [x0]
  434f7c:	ldr	x0, [x0, #24]
  434f80:	bl	401bd0 <free@plt>
  434f84:	ldr	x0, [sp, #104]
  434f88:	ldr	x0, [x0, #32]
  434f8c:	bl	401bd0 <free@plt>
  434f90:	ldr	x0, [sp, #104]
  434f94:	bl	401bd0 <free@plt>
  434f98:	str	x19, [sp, #104]
  434f9c:	b	432f38 <ferror@plt+0x311f8>
  434fa0:	ldr	x0, [sp, #112]
  434fa4:	ldr	x19, [x0]
  434fa8:	ldr	x0, [x0, #24]
  434fac:	bl	401bd0 <free@plt>
  434fb0:	ldr	x0, [sp, #112]
  434fb4:	ldr	x0, [x0, #32]
  434fb8:	bl	401bd0 <free@plt>
  434fbc:	ldr	x0, [sp, #112]
  434fc0:	bl	401bd0 <free@plt>
  434fc4:	str	x19, [sp, #112]
  434fc8:	b	432f40 <ferror@plt+0x31200>
  434fcc:	ldr	w0, [sp, #168]
  434fd0:	cbz	w0, 433104 <ferror@plt+0x313c4>
  434fd4:	mov	x0, #0x0                   	// #0
  434fd8:	b	4330d8 <ferror@plt+0x31398>
  434fdc:	cbnz	x22, 4344a4 <ferror@plt+0x32764>
  434fe0:	b	434548 <ferror@plt+0x32808>
  434fe4:	cmp	w3, #0x2f
  434fe8:	b.hi	433704 <ferror@plt+0x319c4>  // b.pmore
  434fec:	mov	w2, w3
  434ff0:	b	4336e4 <ferror@plt+0x319a4>
  434ff4:	cmp	w2, #0x40
  434ff8:	b.hi	433ab4 <ferror@plt+0x31d74>  // b.pmore
  434ffc:	mov	w3, w2
  435000:	b	433a90 <ferror@plt+0x31d50>
  435004:	mov	x2, #0xffffffffffffffff    	// #-1
  435008:	udiv	x2, x2, x1
  43500c:	cmp	x2, x0
  435010:	b.hi	435048 <ferror@plt+0x33308>  // b.pmore
  435014:	stp	x29, x30, [sp, #-32]!
  435018:	mov	w2, #0x5                   	// #5
  43501c:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  435020:	mov	x29, sp
  435024:	add	x1, x1, #0x88e
  435028:	str	x19, [sp, #16]
  43502c:	mov	x19, x0
  435030:	mov	x0, #0x0                   	// #0
  435034:	bl	401c70 <dcgettext@plt>
  435038:	mov	x1, x19
  43503c:	bl	4390e8 <error@@Base>
  435040:	mov	w0, #0x1                   	// #1
  435044:	bl	43ce5c <warn@@Base+0x3880>
  435048:	b	43cf74 <warn@@Base+0x3998>
  43504c:	stp	x29, x30, [sp, #-272]!
  435050:	mov	x29, sp
  435054:	stp	x21, x22, [sp, #32]
  435058:	ldr	x21, [x0, #32]
  43505c:	stp	x19, x20, [sp, #16]
  435060:	stp	x23, x24, [sp, #48]
  435064:	stp	x25, x26, [sp, #64]
  435068:	mov	x25, x0
  43506c:	stp	x27, x28, [sp, #80]
  435070:	ldr	x22, [x0, #48]
  435074:	cbnz	x21, 43509c <ferror@plt+0x3335c>
  435078:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  43507c:	add	x1, x1, #0x8df
  435080:	mov	w2, #0x5                   	// #5
  435084:	mov	x0, #0x0                   	// #0
  435088:	bl	401c70 <dcgettext@plt>
  43508c:	ldr	x1, [x25, #16]
  435090:	bl	4395dc <warn@@Base>
  435094:	mov	w20, #0x0                   	// #0
  435098:	b	435a0c <ferror@plt+0x33ccc>
  43509c:	cmp	x22, #0x17
  4350a0:	b.hi	4350b4 <ferror@plt+0x33374>  // b.pmore
  4350a4:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  4350a8:	mov	w2, #0x5                   	// #5
  4350ac:	add	x1, x1, #0x8f4
  4350b0:	b	435084 <ferror@plt+0x33344>
  4350b4:	add	x19, x21, x22
  4350b8:	add	x24, x21, #0x4
  4350bc:	mov	w20, w1
  4350c0:	cmp	x24, x19
  4350c4:	b.cc	435288 <ferror@plt+0x33548>  // b.lo, b.ul, b.last
  4350c8:	cmp	x21, x19
  4350cc:	csel	w1, w22, wzr, cc  // cc = lo, ul, last
  4350d0:	sub	w0, w1, #0x1
  4350d4:	cmp	w0, #0x7
  4350d8:	b.hi	435298 <ferror@plt+0x33558>  // b.pmore
  4350dc:	adrp	x23, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  4350e0:	mov	x0, x21
  4350e4:	ldr	x2, [x23, #648]
  4350e8:	blr	x2
  4350ec:	mov	w28, w0
  4350f0:	cmp	w0, #0x1
  4350f4:	b.ls	43529c <ferror@plt+0x3355c>  // b.plast
  4350f8:	add	x0, x21, #0x8
  4350fc:	cmp	x19, x0
  435100:	b.hi	435290 <ferror@plt+0x33550>  // b.pmore
  435104:	sub	x1, x22, #0x4
  435108:	cmp	x24, x19
  43510c:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  435110:	sub	w0, w1, #0x1
  435114:	cmp	w0, #0x7
  435118:	b.hi	43529c <ferror@plt+0x3355c>  // b.pmore
  43511c:	ldr	x2, [x23, #648]
  435120:	mov	x0, x24
  435124:	blr	x2
  435128:	mov	w24, w0
  43512c:	add	x23, x21, #0xc
  435130:	cmp	x23, x19
  435134:	b.cc	4352a4 <ferror@plt+0x33564>  // b.lo, b.ul, b.last
  435138:	add	x0, x21, #0x8
  43513c:	sub	x1, x22, #0x8
  435140:	cmp	x19, x0
  435144:	csel	w1, wzr, w1, ls  // ls = plast
  435148:	sub	w0, w1, #0x1
  43514c:	cmp	w0, #0x7
  435150:	b.hi	4352ac <ferror@plt+0x3356c>  // b.pmore
  435154:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  435158:	ldr	x2, [x0, #648]
  43515c:	add	x0, x21, #0x8
  435160:	blr	x2
  435164:	mov	w27, w0
  435168:	add	x21, x21, #0x10
  43516c:	cmp	x21, x19
  435170:	b.cc	4352b4 <ferror@plt+0x33574>  // b.lo, b.ul, b.last
  435174:	sub	x1, x22, #0xc
  435178:	cmp	x23, x19
  43517c:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  435180:	sub	w0, w1, #0x1
  435184:	cmp	w0, #0x7
  435188:	b.hi	4352bc <ferror@plt+0x3357c>  // b.pmore
  43518c:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  435190:	ldr	x2, [x0, #648]
  435194:	mov	x0, x23
  435198:	blr	x2
  43519c:	mov	w26, w0
  4351a0:	mov	w0, w26
  4351a4:	str	x0, [sp, #96]
  4351a8:	add	x23, x21, w26, uxtw #3
  4351ac:	cbz	w20, 435230 <ferror@plt+0x334f0>
  4351b0:	mov	x0, x25
  4351b4:	bl	4267cc <ferror@plt+0x24a8c>
  4351b8:	mov	w2, #0x5                   	// #5
  4351bc:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  4351c0:	mov	x0, #0x0                   	// #0
  4351c4:	add	x1, x1, #0x927
  4351c8:	bl	401c70 <dcgettext@plt>
  4351cc:	mov	w1, w28
  4351d0:	bl	401cc0 <printf@plt>
  4351d4:	cmp	w28, #0x1
  4351d8:	b.ls	4351f8 <ferror@plt+0x334b8>  // b.plast
  4351dc:	mov	w2, #0x5                   	// #5
  4351e0:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  4351e4:	mov	x0, #0x0                   	// #0
  4351e8:	add	x1, x1, #0x946
  4351ec:	bl	401c70 <dcgettext@plt>
  4351f0:	mov	w1, w24
  4351f4:	bl	401cc0 <printf@plt>
  4351f8:	mov	w2, #0x5                   	// #5
  4351fc:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  435200:	mov	x0, #0x0                   	// #0
  435204:	add	x1, x1, #0x965
  435208:	bl	401c70 <dcgettext@plt>
  43520c:	mov	w1, w27
  435210:	bl	401cc0 <printf@plt>
  435214:	mov	w2, #0x5                   	// #5
  435218:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  43521c:	mov	x0, #0x0                   	// #0
  435220:	add	x1, x1, #0x984
  435224:	bl	401c70 <dcgettext@plt>
  435228:	mov	w1, w26
  43522c:	bl	401cc0 <printf@plt>
  435230:	cmp	x21, x19
  435234:	b.hi	435258 <ferror@plt+0x33518>  // b.pmore
  435238:	cmp	x21, x23
  43523c:	ccmp	x19, x23, #0x0, ls  // ls = plast
  435240:	b.cc	435258 <ferror@plt+0x33518>  // b.lo, b.ul, b.last
  435244:	mov	w0, w26
  435248:	add	x22, x23, x0, lsl #2
  43524c:	cmp	x23, x22
  435250:	ccmp	x19, x22, #0x0, ls  // ls = plast
  435254:	b.cs	4352c4 <ferror@plt+0x33584>  // b.hs, b.nlast
  435258:	mov	w3, w26
  43525c:	mov	w4, #0x5                   	// #5
  435260:	adrp	x2, 46d000 <warn@@Base+0x33a24>
  435264:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  435268:	add	x2, x2, #0x9a4
  43526c:	add	x1, x1, #0x9ca
  435270:	mov	x0, #0x0                   	// #0
  435274:	bl	401c20 <dcngettext@plt>
  435278:	ldr	x1, [x25, #16]
  43527c:	mov	w2, w26
  435280:	bl	4395dc <warn@@Base>
  435284:	b	435094 <ferror@plt+0x33354>
  435288:	mov	w1, #0x4                   	// #4
  43528c:	b	4350d0 <ferror@plt+0x33390>
  435290:	mov	w1, #0x4                   	// #4
  435294:	b	435110 <ferror@plt+0x333d0>
  435298:	mov	w28, #0x0                   	// #0
  43529c:	mov	w24, #0x0                   	// #0
  4352a0:	b	43512c <ferror@plt+0x333ec>
  4352a4:	mov	w1, #0x4                   	// #4
  4352a8:	b	435148 <ferror@plt+0x33408>
  4352ac:	mov	w27, #0x0                   	// #0
  4352b0:	b	435168 <ferror@plt+0x33428>
  4352b4:	mov	w1, #0x4                   	// #4
  4352b8:	b	435180 <ferror@plt+0x33440>
  4352bc:	mov	w26, #0x0                   	// #0
  4352c0:	b	4351a0 <ferror@plt+0x33460>
  4352c4:	cmp	w28, #0x1
  4352c8:	b.ne	43552c <ferror@plt+0x337ec>  // b.any
  4352cc:	cbnz	w20, 435300 <ferror@plt+0x335c0>
  4352d0:	adrp	x24, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  4352d4:	add	x24, x24, #0x6a0
  4352d8:	sub	x3, x19, x22
  4352dc:	mov	x1, #0x4                   	// #4
  4352e0:	ldr	x0, [x24, #2920]
  4352e4:	sdiv	x3, x3, x1
  4352e8:	cbnz	x0, 43531c <ferror@plt+0x335dc>
  4352ec:	mov	w0, w3
  4352f0:	str	w3, [x24, #2928]
  4352f4:	str	wzr, [x24, #2932]
  4352f8:	bl	42abf8 <ferror@plt+0x28eb8>
  4352fc:	str	x0, [x24, #2920]
  435300:	adrp	x24, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  435304:	add	x24, x24, #0x6a0
  435308:	mov	w27, #0x0                   	// #0
  43530c:	cmp	w26, w27
  435310:	b.ne	435338 <ferror@plt+0x335f8>  // b.any
  435314:	cbz	w20, 435da0 <ferror@plt+0x34060>
  435318:	b	435dc4 <ferror@plt+0x34084>
  43531c:	ldr	w4, [x24, #2932]
  435320:	mov	x2, x1
  435324:	add	w3, w4, w3
  435328:	str	w3, [x24, #2928]
  43532c:	mov	w1, w3
  435330:	bl	42ac5c <ferror@plt+0x28f1c>
  435334:	b	4352fc <ferror@plt+0x335bc>
  435338:	add	x0, x21, #0x8
  43533c:	str	x0, [sp, #96]
  435340:	cmp	x0, x19
  435344:	add	x28, x23, #0x4
  435348:	b.hi	4353b4 <ferror@plt+0x33674>  // b.pmore
  43534c:	mov	x0, x21
  435350:	add	x2, sp, #0xc8
  435354:	add	x1, sp, #0xc0
  435358:	bl	439974 <warn@@Base+0x398>
  43535c:	ldr	x0, [sp, #192]
  435360:	cbz	x0, 4353c8 <ferror@plt+0x33688>
  435364:	cmp	x19, x28
  435368:	b.ls	4353d4 <ferror@plt+0x33694>  // b.plast
  43536c:	mov	w1, #0x4                   	// #4
  435370:	sub	w0, w1, #0x1
  435374:	cmp	w0, #0x7
  435378:	b.hi	4353e4 <ferror@plt+0x336a4>  // b.pmore
  43537c:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  435380:	ldr	x2, [x0, #648]
  435384:	mov	x0, x23
  435388:	blr	x2
  43538c:	lsl	w3, w0, #2
  435390:	adds	x3, x22, x3
  435394:	b.cc	4353ec <ferror@plt+0x336ac>  // b.lo, b.ul, b.last
  435398:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  43539c:	add	x1, x1, #0x9ef
  4353a0:	mov	w2, #0x5                   	// #5
  4353a4:	mov	x0, #0x0                   	// #0
  4353a8:	bl	401c70 <dcgettext@plt>
  4353ac:	bl	4395dc <warn@@Base>
  4353b0:	b	435094 <ferror@plt+0x33354>
  4353b4:	stp	xzr, xzr, [sp, #192]
  4353b8:	mov	x23, x28
  4353bc:	add	w27, w27, #0x1
  4353c0:	ldr	x21, [sp, #96]
  4353c4:	b	43530c <ferror@plt+0x335cc>
  4353c8:	ldr	x0, [sp, #200]
  4353cc:	cbnz	x0, 435364 <ferror@plt+0x33624>
  4353d0:	b	4353b8 <ferror@plt+0x33678>
  4353d4:	sub	x1, x19, x23
  4353d8:	cmp	x23, x19
  4353dc:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  4353e0:	b	435370 <ferror@plt+0x33630>
  4353e4:	mov	w0, #0x0                   	// #0
  4353e8:	b	43538c <ferror@plt+0x3364c>
  4353ec:	cbz	w20, 43542c <ferror@plt+0x336ec>
  4353f0:	mov	w2, #0x5                   	// #5
  4353f4:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  4353f8:	mov	x0, #0x0                   	// #0
  4353fc:	add	x1, x1, #0xa23
  435400:	str	x3, [sp, #104]
  435404:	bl	401c70 <dcgettext@plt>
  435408:	mov	x21, x0
  43540c:	add	x2, sp, #0xd0
  435410:	ldp	x0, x1, [sp, #192]
  435414:	bl	427350 <ferror@plt+0x25610>
  435418:	mov	x2, x0
  43541c:	mov	w1, w27
  435420:	mov	x0, x21
  435424:	bl	401cc0 <printf@plt>
  435428:	ldr	x3, [sp, #104]
  43542c:	adrp	x23, 46d000 <warn@@Base+0x33a24>
  435430:	add	x23, x23, #0xa6d
  435434:	cmp	x3, x19
  435438:	b.cc	43544c <ferror@plt+0x3370c>  // b.lo, b.ul, b.last
  43543c:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  435440:	mov	w2, #0x5                   	// #5
  435444:	add	x1, x1, #0xa48
  435448:	b	435084 <ferror@plt+0x33344>
  43544c:	add	x21, x3, #0x4
  435450:	cmp	x21, x19
  435454:	b.cc	43547c <ferror@plt+0x3373c>  // b.lo, b.ul, b.last
  435458:	sub	x0, x19, x3
  43545c:	mov	w1, w0
  435460:	sub	w0, w0, #0x1
  435464:	cmp	w0, #0x7
  435468:	b.ls	435480 <ferror@plt+0x33740>  // b.plast
  43546c:	cbz	w20, 4354ec <ferror@plt+0x337ac>
  435470:	mov	w0, #0xa                   	// #10
  435474:	bl	401cf0 <putchar@plt>
  435478:	b	4353b8 <ferror@plt+0x33678>
  43547c:	mov	w1, #0x4                   	// #4
  435480:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  435484:	ldr	x2, [x0, #648]
  435488:	mov	x0, x3
  43548c:	blr	x2
  435490:	mov	x1, x0
  435494:	cbz	w0, 43546c <ferror@plt+0x3372c>
  435498:	cbz	w20, 4354b0 <ferror@plt+0x33770>
  43549c:	adrp	x0, 46c000 <warn@@Base+0x32a24>
  4354a0:	add	x0, x0, #0x8cf
  4354a4:	bl	401cc0 <printf@plt>
  4354a8:	mov	x3, x21
  4354ac:	b	435434 <ferror@plt+0x336f4>
  4354b0:	ldr	w2, [x24, #2928]
  4354b4:	ldr	w0, [x24, #2932]
  4354b8:	cmp	w0, w2
  4354bc:	b.cc	4354d8 <ferror@plt+0x33798>  // b.lo, b.ul, b.last
  4354c0:	mov	x1, x23
  4354c4:	mov	w2, #0x5                   	// #5
  4354c8:	mov	x0, #0x0                   	// #0
  4354cc:	bl	401c70 <dcgettext@plt>
  4354d0:	bl	4390e8 <error@@Base>
  4354d4:	b	4354a8 <ferror@plt+0x33768>
  4354d8:	ldr	x2, [x24, #2920]
  4354dc:	add	w3, w0, #0x1
  4354e0:	str	w3, [x24, #2932]
  4354e4:	str	w1, [x2, w0, uxtw #2]
  4354e8:	b	4354a8 <ferror@plt+0x33768>
  4354ec:	ldr	w1, [x24, #2928]
  4354f0:	ldr	w0, [x24, #2932]
  4354f4:	cmp	w0, w1
  4354f8:	b.cc	435518 <ferror@plt+0x337d8>  // b.lo, b.ul, b.last
  4354fc:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  435500:	add	x1, x1, #0xa6d
  435504:	mov	w2, #0x5                   	// #5
  435508:	mov	x0, #0x0                   	// #0
  43550c:	bl	401c70 <dcgettext@plt>
  435510:	bl	4390e8 <error@@Base>
  435514:	b	4353b8 <ferror@plt+0x33678>
  435518:	ldr	x1, [x24, #2920]
  43551c:	add	w2, w0, #0x1
  435520:	str	w2, [x24, #2932]
  435524:	str	wzr, [x1, w0, uxtw #2]
  435528:	b	4353b8 <ferror@plt+0x33678>
  43552c:	cmp	w28, #0x2
  435530:	b.ne	435d9c <ferror@plt+0x3405c>  // b.any
  435534:	ubfiz	x1, x24, #2, #32
  435538:	mov	w2, w27
  43553c:	add	x0, x22, x1
  435540:	str	x0, [sp, #112]
  435544:	add	x3, x22, x1
  435548:	mul	x0, x1, x2
  43554c:	add	x3, x3, x0
  435550:	str	x3, [sp, #120]
  435554:	cbz	w24, 43559c <ferror@plt+0x3385c>
  435558:	udiv	x1, x0, x1
  43555c:	cmp	x2, x1
  435560:	b.ne	43558c <ferror@plt+0x3384c>  // b.any
  435564:	ldr	x1, [sp, #112]
  435568:	cmp	x22, x1
  43556c:	ccmp	x19, x1, #0x0, ls  // ls = plast
  435570:	b.cc	43558c <ferror@plt+0x3384c>  // b.lo, b.ul, b.last
  435574:	cmp	x1, x3
  435578:	ccmp	x19, x3, #0x0, ls  // ls = plast
  43557c:	b.cc	43558c <ferror@plt+0x3384c>  // b.lo, b.ul, b.last
  435580:	adds	x0, x3, x0
  435584:	ccmp	x19, x0, #0x0, cc  // cc = lo, ul, last
  435588:	b.cs	43559c <ferror@plt+0x3385c>  // b.hs, b.nlast
  43558c:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  435590:	mov	w2, #0x5                   	// #5
  435594:	add	x1, x1, #0xa9e
  435598:	b	435084 <ferror@plt+0x33344>
  43559c:	ldr	x0, [x25, #16]
  4355a0:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  4355a4:	add	x1, x1, #0xacf
  4355a8:	str	x2, [sp, #96]
  4355ac:	bl	401bb0 <strcmp@plt>
  4355b0:	str	w0, [sp, #136]
  4355b4:	ldr	x2, [sp, #96]
  4355b8:	cbz	w20, 435640 <ferror@plt+0x33900>
  4355bc:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  4355c0:	add	x1, x1, #0xadf
  4355c4:	mov	w2, #0x5                   	// #5
  4355c8:	mov	x0, #0x0                   	// #0
  4355cc:	bl	401c70 <dcgettext@plt>
  4355d0:	bl	401cc0 <printf@plt>
  4355d4:	ldr	w0, [sp, #136]
  4355d8:	mov	w2, #0x5                   	// #5
  4355dc:	cbnz	w0, 435634 <ferror@plt+0x338f4>
  4355e0:	adrp	x1, 472000 <warn@@Base+0x38a24>
  4355e4:	add	x1, x1, #0xe6f
  4355e8:	mov	x0, #0x0                   	// #0
  4355ec:	adrp	x28, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  4355f0:	bl	401c70 <dcgettext@plt>
  4355f4:	add	x28, x28, #0x6a0
  4355f8:	mov	x1, x0
  4355fc:	add	x28, x28, #0xb58
  435600:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  435604:	add	x0, x0, #0xaef
  435608:	bl	401cc0 <printf@plt>
  43560c:	mov	w25, #0x0                   	// #0
  435610:	adrp	x0, 46c000 <warn@@Base+0x32a24>
  435614:	add	x0, x0, #0x8d0
  435618:	str	x0, [sp, #96]
  43561c:	cmp	w24, w25
  435620:	b.ne	43582c <ferror@plt+0x33aec>  // b.any
  435624:	mov	w0, #0xa                   	// #10
  435628:	mov	x25, #0x0                   	// #0
  43562c:	bl	401cf0 <putchar@plt>
  435630:	b	435668 <ferror@plt+0x33928>
  435634:	adrp	x1, 473000 <warn@@Base+0x39a24>
  435638:	add	x1, x1, #0x679
  43563c:	b	4355e8 <ferror@plt+0x338a8>
  435640:	ldr	w0, [sp, #136]
  435644:	adrp	x28, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  435648:	add	x28, x28, #0x6a0
  43564c:	cbnz	w0, 435810 <ferror@plt+0x33ad0>
  435650:	mov	x0, x2
  435654:	mov	x1, #0x88                  	// #136
  435658:	str	w27, [x28, #2600]
  43565c:	bl	435004 <ferror@plt+0x332c4>
  435660:	mov	x25, x0
  435664:	str	x0, [x28, #2592]
  435668:	mov	x3, x23
  43566c:	mov	x4, x21
  435670:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  435674:	add	x0, x0, #0xbc8
  435678:	str	wzr, [sp, #96]
  43567c:	str	x0, [sp, #168]
  435680:	ldr	w0, [sp, #96]
  435684:	cmp	w26, w0
  435688:	b.ne	4358c8 <ferror@plt+0x33b88>  // b.any
  43568c:	cbz	w20, 4356dc <ferror@plt+0x3399c>
  435690:	mov	w0, #0xa                   	// #10
  435694:	bl	401cf0 <putchar@plt>
  435698:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  43569c:	add	x1, x1, #0xbf4
  4356a0:	mov	w2, #0x5                   	// #5
  4356a4:	mov	x0, #0x0                   	// #0
  4356a8:	bl	401c70 <dcgettext@plt>
  4356ac:	bl	401cc0 <printf@plt>
  4356b0:	ldr	w0, [sp, #136]
  4356b4:	mov	w2, #0x5                   	// #5
  4356b8:	cbnz	w0, 435be4 <ferror@plt+0x33ea4>
  4356bc:	adrp	x1, 472000 <warn@@Base+0x38a24>
  4356c0:	add	x1, x1, #0xe6f
  4356c4:	mov	x0, #0x0                   	// #0
  4356c8:	bl	401c70 <dcgettext@plt>
  4356cc:	mov	x1, x0
  4356d0:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  4356d4:	add	x0, x0, #0xaef
  4356d8:	bl	401cc0 <printf@plt>
  4356dc:	adrp	x28, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  4356e0:	add	x28, x28, #0x6a0
  4356e4:	add	x28, x28, #0xb58
  4356e8:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  4356ec:	mov	w27, #0x0                   	// #0
  4356f0:	add	x0, x0, #0xaff
  4356f4:	str	x0, [sp, #96]
  4356f8:	cmp	w24, w27
  4356fc:	b.ne	435bf0 <ferror@plt+0x33eb0>  // b.any
  435700:	cbz	w20, 43570c <ferror@plt+0x339cc>
  435704:	mov	w0, #0xa                   	// #10
  435708:	bl	401cf0 <putchar@plt>
  43570c:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  435710:	mov	w27, #0x0                   	// #0
  435714:	add	x0, x0, #0xbc8
  435718:	str	x0, [sp, #136]
  43571c:	cmp	w26, w27
  435720:	b.eq	435314 <ferror@plt+0x335d4>  // b.none
  435724:	add	x0, x21, #0x8
  435728:	str	x0, [sp, #96]
  43572c:	cmp	x0, x19
  435730:	b.hi	435c90 <ferror@plt+0x33f50>  // b.pmore
  435734:	add	x2, sp, #0xc8
  435738:	add	x1, sp, #0xc0
  43573c:	mov	x0, x21
  435740:	bl	439974 <warn@@Base+0x398>
  435744:	add	x0, x23, #0x4
  435748:	str	x0, [sp, #104]
  43574c:	cmp	x0, x19
  435750:	b.cc	435c98 <ferror@plt+0x33f58>  // b.lo, b.ul, b.last
  435754:	subs	x1, x19, x23
  435758:	csel	w1, wzr, w1, ls  // ls = plast
  43575c:	sub	w0, w1, #0x1
  435760:	cmp	w0, #0x7
  435764:	b.hi	435804 <ferror@plt+0x33ac4>  // b.pmore
  435768:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  43576c:	add	x21, x0, #0x288
  435770:	ldr	x2, [x0, #648]
  435774:	mov	x0, x23
  435778:	blr	x2
  43577c:	cbz	w0, 435804 <ferror@plt+0x33ac4>
  435780:	sub	w23, w0, #0x1
  435784:	ldr	x0, [sp, #120]
  435788:	mul	w28, w23, w24
  43578c:	lsl	w28, w28, #2
  435790:	add	x28, x0, x28
  435794:	cbz	w20, 4357d4 <ferror@plt+0x33a94>
  435798:	mov	w2, #0x5                   	// #5
  43579c:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  4357a0:	mov	x0, #0x0                   	// #0
  4357a4:	add	x1, x1, #0xbb6
  4357a8:	bl	401c70 <dcgettext@plt>
  4357ac:	mov	x3, x0
  4357b0:	ldp	x0, x1, [sp, #192]
  4357b4:	add	x2, sp, #0xd0
  4357b8:	str	x3, [sp, #112]
  4357bc:	bl	427350 <ferror@plt+0x25610>
  4357c0:	mov	x2, x0
  4357c4:	ldr	x3, [sp, #112]
  4357c8:	mov	w1, w27
  4357cc:	mov	x0, x3
  4357d0:	bl	401cc0 <printf@plt>
  4357d4:	mov	w0, #0x88                  	// #136
  4357d8:	umaddl	x0, w23, w0, x25
  4357dc:	mov	w23, #0x0                   	// #0
  4357e0:	str	x0, [sp, #112]
  4357e4:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  4357e8:	add	x0, x0, #0xbc3
  4357ec:	str	x0, [sp, #128]
  4357f0:	cmp	w24, w23
  4357f4:	b.ne	435ca0 <ferror@plt+0x33f60>  // b.any
  4357f8:	cbz	w20, 435804 <ferror@plt+0x33ac4>
  4357fc:	mov	w0, #0xa                   	// #10
  435800:	bl	401cf0 <putchar@plt>
  435804:	add	w27, w27, #0x1
  435808:	ldp	x21, x23, [sp, #96]
  43580c:	b	43571c <ferror@plt+0x339dc>
  435810:	mov	x0, x2
  435814:	mov	x1, #0x88                  	// #136
  435818:	str	w27, [x28, #2616]
  43581c:	bl	435004 <ferror@plt+0x332c4>
  435820:	mov	x25, x0
  435824:	str	x0, [x28, #2608]
  435828:	b	435668 <ferror@plt+0x33928>
  43582c:	lsl	w0, w25, #2
  435830:	add	x1, x0, #0x4
  435834:	add	x1, x22, x1
  435838:	cmp	x19, x1
  43583c:	b.hi	4358a0 <ferror@plt+0x33b60>  // b.pmore
  435840:	add	x2, x22, x0
  435844:	sub	x1, x19, x2
  435848:	cmp	x2, x19
  43584c:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  435850:	sub	w2, w1, #0x1
  435854:	cmp	w2, #0x7
  435858:	b.hi	4358a8 <ferror@plt+0x33b68>  // b.pmore
  43585c:	adrp	x2, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  435860:	add	x0, x22, x0
  435864:	ldr	x2, [x2, #648]
  435868:	blr	x2
  43586c:	mov	w3, w0
  435870:	sub	w1, w3, #0x1
  435874:	cmp	w1, #0x7
  435878:	b.hi	4358b0 <ferror@plt+0x33b70>  // b.pmore
  43587c:	adrp	x0, 470000 <warn@@Base+0x36a24>
  435880:	add	x0, x0, #0xc08
  435884:	add	x0, x0, #0xa80
  435888:	ldr	x1, [x0, w1, uxtw #3]
  43588c:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  435890:	add	w25, w25, #0x1
  435894:	add	x0, x0, #0xaff
  435898:	bl	401cc0 <printf@plt>
  43589c:	b	43561c <ferror@plt+0x338dc>
  4358a0:	mov	w1, #0x4                   	// #4
  4358a4:	b	435850 <ferror@plt+0x33b10>
  4358a8:	mov	w3, #0x0                   	// #0
  4358ac:	b	435870 <ferror@plt+0x33b30>
  4358b0:	ldr	x2, [sp, #96]
  4358b4:	mov	x1, #0x10                  	// #16
  4358b8:	mov	x0, x28
  4358bc:	bl	4019e0 <snprintf@plt>
  4358c0:	mov	x1, x28
  4358c4:	b	43588c <ferror@plt+0x33b4c>
  4358c8:	add	x28, x4, #0x8
  4358cc:	cmp	x28, x19
  4358d0:	b.hi	435970 <ferror@plt+0x33c30>  // b.pmore
  4358d4:	mov	x0, x4
  4358d8:	add	x2, sp, #0xc8
  4358dc:	add	x1, sp, #0xc0
  4358e0:	str	x4, [sp, #104]
  4358e4:	str	x3, [sp, #128]
  4358e8:	bl	439974 <warn@@Base+0x398>
  4358ec:	ldr	x4, [sp, #104]
  4358f0:	ldr	x3, [sp, #128]
  4358f4:	add	x0, x3, #0x4
  4358f8:	str	x0, [sp, #144]
  4358fc:	cmp	x0, x19
  435900:	b.cc	435978 <ferror@plt+0x33c38>  // b.lo, b.ul, b.last
  435904:	subs	x1, x19, x3
  435908:	csel	w1, wzr, w1, ls  // ls = plast
  43590c:	str	x4, [sp, #104]
  435910:	sub	w0, w1, #0x1
  435914:	cmp	w0, #0x7
  435918:	b.hi	435aa8 <ferror@plt+0x33d68>  // b.pmore
  43591c:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  435920:	ldr	x2, [x0, #648]
  435924:	mov	x0, x3
  435928:	blr	x2
  43592c:	mov	x3, x0
  435930:	mov	w5, w0
  435934:	cbz	w0, 435aa8 <ferror@plt+0x33d68>
  435938:	cmp	w27, w0
  43593c:	ldr	x4, [sp, #104]
  435940:	b.cs	435980 <ferror@plt+0x33c40>  // b.hs, b.nlast
  435944:	mov	w2, #0x5                   	// #5
  435948:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  43594c:	mov	x0, #0x0                   	// #0
  435950:	add	x1, x1, #0xb04
  435954:	str	x3, [sp, #96]
  435958:	bl	401c70 <dcgettext@plt>
  43595c:	ldr	x3, [sp, #96]
  435960:	mov	w2, w27
  435964:	mov	w1, w3
  435968:	bl	4395dc <warn@@Base>
  43596c:	b	435094 <ferror@plt+0x33354>
  435970:	stp	xzr, xzr, [sp, #192]
  435974:	b	4358f4 <ferror@plt+0x33bb4>
  435978:	mov	w1, #0x4                   	// #4
  43597c:	b	43590c <ferror@plt+0x33bcc>
  435980:	cbnz	w20, 4359a0 <ferror@plt+0x33c60>
  435984:	cmp	x28, x19
  435988:	b.cs	4359e8 <ferror@plt+0x33ca8>  // b.hs, b.nlast
  43598c:	sub	w0, w0, #0x1
  435990:	mov	w2, #0x88                  	// #136
  435994:	ldur	x1, [x28, #-8]
  435998:	umull	x0, w0, w2
  43599c:	str	x1, [x25, x0]
  4359a0:	sub	w3, w3, #0x1
  4359a4:	ldr	x1, [sp, #112]
  4359a8:	mul	w0, w3, w24
  4359ac:	lsl	w0, w0, #2
  4359b0:	adds	x0, x1, x0
  4359b4:	str	x0, [sp, #128]
  4359b8:	ccmp	x19, x0, #0x0, cc  // cc = lo, ul, last
  4359bc:	b.cs	435a2c <ferror@plt+0x33cec>  // b.hs, b.nlast
  4359c0:	mov	w2, #0x5                   	// #5
  4359c4:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  4359c8:	mov	x0, #0x0                   	// #0
  4359cc:	add	x1, x1, #0xb76
  4359d0:	str	w5, [sp, #96]
  4359d4:	bl	401c70 <dcgettext@plt>
  4359d8:	ldr	w5, [sp, #96]
  4359dc:	mov	w2, w24
  4359e0:	mov	w1, w5
  4359e4:	b	435968 <ferror@plt+0x33c28>
  4359e8:	mov	w2, #0x5                   	// #5
  4359ec:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  4359f0:	mov	x0, #0x0                   	// #0
  4359f4:	add	x1, x1, #0xb3f
  4359f8:	str	x4, [sp, #96]
  4359fc:	bl	401c70 <dcgettext@plt>
  435a00:	ldr	x4, [sp, #96]
  435a04:	mov	x1, x4
  435a08:	bl	4395dc <warn@@Base>
  435a0c:	mov	w0, w20
  435a10:	ldp	x19, x20, [sp, #16]
  435a14:	ldp	x21, x22, [sp, #32]
  435a18:	ldp	x23, x24, [sp, #48]
  435a1c:	ldp	x25, x26, [sp, #64]
  435a20:	ldp	x27, x28, [sp, #80]
  435a24:	ldp	x29, x30, [sp], #272
  435a28:	ret
  435a2c:	cbz	w20, 435a74 <ferror@plt+0x33d34>
  435a30:	mov	w2, #0x5                   	// #5
  435a34:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  435a38:	mov	x0, #0x0                   	// #0
  435a3c:	add	x1, x1, #0xbb6
  435a40:	str	w3, [sp, #152]
  435a44:	bl	401c70 <dcgettext@plt>
  435a48:	mov	x4, x0
  435a4c:	add	x2, sp, #0xd0
  435a50:	ldp	x0, x1, [sp, #192]
  435a54:	str	x4, [sp, #104]
  435a58:	bl	427350 <ferror@plt+0x25610>
  435a5c:	mov	x2, x0
  435a60:	ldr	w1, [sp, #96]
  435a64:	ldr	x4, [sp, #104]
  435a68:	mov	x0, x4
  435a6c:	bl	401cc0 <printf@plt>
  435a70:	ldr	w3, [sp, #152]
  435a74:	mov	w0, #0x88                  	// #136
  435a78:	str	wzr, [sp, #104]
  435a7c:	umaddl	x0, w3, w0, x25
  435a80:	str	x0, [sp, #152]
  435a84:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  435a88:	add	x0, x0, #0xbc3
  435a8c:	str	x0, [sp, #160]
  435a90:	ldr	w0, [sp, #104]
  435a94:	cmp	w24, w0
  435a98:	b.ne	435ac0 <ferror@plt+0x33d80>  // b.any
  435a9c:	cbz	w20, 435aa8 <ferror@plt+0x33d68>
  435aa0:	mov	w0, #0xa                   	// #10
  435aa4:	bl	401cf0 <putchar@plt>
  435aa8:	ldr	w0, [sp, #96]
  435aac:	mov	x4, x28
  435ab0:	ldr	x3, [sp, #144]
  435ab4:	add	w0, w0, #0x1
  435ab8:	str	w0, [sp, #96]
  435abc:	b	435680 <ferror@plt+0x33940>
  435ac0:	ldr	w0, [sp, #104]
  435ac4:	lsl	w3, w0, #2
  435ac8:	ldr	x0, [sp, #128]
  435acc:	add	x4, x3, #0x4
  435ad0:	add	x0, x0, x4
  435ad4:	cmp	x19, x0
  435ad8:	b.hi	435b40 <ferror@plt+0x33e00>  // b.pmore
  435adc:	ldr	x0, [sp, #128]
  435ae0:	add	x0, x0, x3
  435ae4:	sub	x1, x19, x0
  435ae8:	cmp	x0, x19
  435aec:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  435af0:	sub	w0, w1, #0x1
  435af4:	cmp	w0, #0x7
  435af8:	b.hi	435b48 <ferror@plt+0x33e08>  // b.pmore
  435afc:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  435b00:	add	x0, x0, #0x288
  435b04:	stp	x3, x4, [sp, #176]
  435b08:	ldr	x2, [x0]
  435b0c:	ldr	x0, [sp, #128]
  435b10:	add	x0, x0, x3
  435b14:	blr	x2
  435b18:	ldp	x3, x4, [sp, #176]
  435b1c:	mov	w2, w0
  435b20:	cbz	w20, 435b50 <ferror@plt+0x33e10>
  435b24:	ldr	x0, [sp, #160]
  435b28:	mov	w1, w2
  435b2c:	bl	401cc0 <printf@plt>
  435b30:	ldr	w0, [sp, #104]
  435b34:	add	w0, w0, #0x1
  435b38:	str	w0, [sp, #104]
  435b3c:	b	435a90 <ferror@plt+0x33d50>
  435b40:	mov	w1, #0x4                   	// #4
  435b44:	b	435af0 <ferror@plt+0x33db0>
  435b48:	mov	w2, #0x0                   	// #0
  435b4c:	b	435b20 <ferror@plt+0x33de0>
  435b50:	add	x4, x22, x4
  435b54:	cmp	x19, x4
  435b58:	b.hi	435bc4 <ferror@plt+0x33e84>  // b.pmore
  435b5c:	add	x0, x22, x3
  435b60:	sub	x1, x19, x0
  435b64:	cmp	x0, x19
  435b68:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  435b6c:	sub	w0, w1, #0x1
  435b70:	cmp	w0, #0x7
  435b74:	b.hi	435bcc <ferror@plt+0x33e8c>  // b.pmore
  435b78:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  435b7c:	add	x0, x0, #0x288
  435b80:	str	w2, [sp, #176]
  435b84:	ldr	x4, [x0]
  435b88:	add	x0, x22, x3
  435b8c:	blr	x4
  435b90:	mov	x3, x0
  435b94:	ldr	w2, [sp, #176]
  435b98:	cmp	w0, #0x7
  435b9c:	b.ls	435bd0 <ferror@plt+0x33e90>  // b.plast
  435ba0:	ldr	x1, [sp, #168]
  435ba4:	mov	w2, #0x5                   	// #5
  435ba8:	mov	x0, #0x0                   	// #0
  435bac:	str	x3, [sp, #176]
  435bb0:	bl	401c70 <dcgettext@plt>
  435bb4:	ldr	x3, [sp, #176]
  435bb8:	mov	w1, w3
  435bbc:	bl	4395dc <warn@@Base>
  435bc0:	b	435b30 <ferror@plt+0x33df0>
  435bc4:	mov	w1, #0x4                   	// #4
  435bc8:	b	435b6c <ferror@plt+0x33e2c>
  435bcc:	mov	w0, #0x0                   	// #0
  435bd0:	ldr	x1, [sp, #152]
  435bd4:	mov	w2, w2
  435bd8:	add	x0, x1, w0, uxtw #3
  435bdc:	str	x2, [x0, #8]
  435be0:	b	435b30 <ferror@plt+0x33df0>
  435be4:	adrp	x1, 473000 <warn@@Base+0x39a24>
  435be8:	add	x1, x1, #0x679
  435bec:	b	4356c4 <ferror@plt+0x33984>
  435bf0:	lsl	w0, w27, #2
  435bf4:	add	x1, x0, #0x4
  435bf8:	add	x1, x22, x1
  435bfc:	cmp	x19, x1
  435c00:	b.hi	435c64 <ferror@plt+0x33f24>  // b.pmore
  435c04:	add	x2, x22, x0
  435c08:	sub	x1, x19, x2
  435c0c:	cmp	x2, x19
  435c10:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  435c14:	sub	w2, w1, #0x1
  435c18:	cmp	w2, #0x7
  435c1c:	b.hi	435c6c <ferror@plt+0x33f2c>  // b.pmore
  435c20:	adrp	x2, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  435c24:	add	x0, x22, x0
  435c28:	ldr	x2, [x2, #648]
  435c2c:	blr	x2
  435c30:	mov	w3, w0
  435c34:	cbz	w20, 435c5c <ferror@plt+0x33f1c>
  435c38:	sub	w1, w3, #0x1
  435c3c:	cmp	w1, #0x7
  435c40:	b.hi	435c74 <ferror@plt+0x33f34>  // b.pmore
  435c44:	adrp	x0, 470000 <warn@@Base+0x36a24>
  435c48:	add	x0, x0, #0xc08
  435c4c:	add	x0, x0, #0xa80
  435c50:	ldr	x1, [x0, w1, uxtw #3]
  435c54:	ldr	x0, [sp, #96]
  435c58:	bl	401cc0 <printf@plt>
  435c5c:	add	w27, w27, #0x1
  435c60:	b	4356f8 <ferror@plt+0x339b8>
  435c64:	mov	w1, #0x4                   	// #4
  435c68:	b	435c14 <ferror@plt+0x33ed4>
  435c6c:	mov	w3, #0x0                   	// #0
  435c70:	b	435c34 <ferror@plt+0x33ef4>
  435c74:	mov	x1, #0x10                  	// #16
  435c78:	mov	x0, x28
  435c7c:	adrp	x2, 46c000 <warn@@Base+0x32a24>
  435c80:	add	x2, x2, #0x8d0
  435c84:	bl	4019e0 <snprintf@plt>
  435c88:	mov	x1, x28
  435c8c:	b	435c54 <ferror@plt+0x33f14>
  435c90:	stp	xzr, xzr, [sp, #192]
  435c94:	b	435744 <ferror@plt+0x33a04>
  435c98:	mov	w1, #0x4                   	// #4
  435c9c:	b	43575c <ferror@plt+0x33a1c>
  435ca0:	lsl	w3, w23, #2
  435ca4:	add	x4, x3, #0x4
  435ca8:	add	x0, x28, x4
  435cac:	cmp	x19, x0
  435cb0:	b.hi	435d00 <ferror@plt+0x33fc0>  // b.pmore
  435cb4:	add	x0, x28, x3
  435cb8:	sub	x1, x19, x0
  435cbc:	cmp	x0, x19
  435cc0:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  435cc4:	sub	w0, w1, #0x1
  435cc8:	cmp	w0, #0x7
  435ccc:	b.hi	435d08 <ferror@plt+0x33fc8>  // b.pmore
  435cd0:	ldr	x2, [x21]
  435cd4:	add	x0, x28, x3
  435cd8:	stp	x3, x4, [sp, #144]
  435cdc:	blr	x2
  435ce0:	mov	w2, w0
  435ce4:	ldp	x3, x4, [sp, #144]
  435ce8:	cbz	w20, 435d10 <ferror@plt+0x33fd0>
  435cec:	ldr	x0, [sp, #128]
  435cf0:	mov	w1, w2
  435cf4:	bl	401cc0 <printf@plt>
  435cf8:	add	w23, w23, #0x1
  435cfc:	b	4357f0 <ferror@plt+0x33ab0>
  435d00:	mov	w1, #0x4                   	// #4
  435d04:	b	435cc4 <ferror@plt+0x33f84>
  435d08:	mov	w2, #0x0                   	// #0
  435d0c:	b	435ce8 <ferror@plt+0x33fa8>
  435d10:	add	x4, x22, x4
  435d14:	cmp	x19, x4
  435d18:	b.hi	435d7c <ferror@plt+0x3403c>  // b.pmore
  435d1c:	add	x0, x22, x3
  435d20:	sub	x1, x19, x0
  435d24:	cmp	x0, x19
  435d28:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  435d2c:	sub	w0, w1, #0x1
  435d30:	cmp	w0, #0x7
  435d34:	b.hi	435d84 <ferror@plt+0x34044>  // b.pmore
  435d38:	ldr	x4, [x21]
  435d3c:	add	x0, x22, x3
  435d40:	str	w2, [sp, #144]
  435d44:	blr	x4
  435d48:	mov	x3, x0
  435d4c:	ldr	w2, [sp, #144]
  435d50:	cmp	w0, #0x7
  435d54:	b.ls	435d88 <ferror@plt+0x34048>  // b.plast
  435d58:	ldr	x1, [sp, #136]
  435d5c:	mov	w2, #0x5                   	// #5
  435d60:	mov	x0, #0x0                   	// #0
  435d64:	str	x3, [sp, #144]
  435d68:	bl	401c70 <dcgettext@plt>
  435d6c:	ldr	x3, [sp, #144]
  435d70:	mov	w1, w3
  435d74:	bl	4395dc <warn@@Base>
  435d78:	b	435cf8 <ferror@plt+0x33fb8>
  435d7c:	mov	w1, #0x4                   	// #4
  435d80:	b	435d2c <ferror@plt+0x33fec>
  435d84:	mov	w0, #0x0                   	// #0
  435d88:	ldr	x1, [sp, #112]
  435d8c:	mov	w2, w2
  435d90:	add	x0, x1, w0, uxtw #3
  435d94:	str	x2, [x0, #72]
  435d98:	b	435cf8 <ferror@plt+0x33fb8>
  435d9c:	cbnz	w20, 435da8 <ferror@plt+0x34068>
  435da0:	mov	w20, #0x1                   	// #1
  435da4:	b	435a0c <ferror@plt+0x33ccc>
  435da8:	mov	w2, #0x5                   	// #5
  435dac:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  435db0:	mov	x0, #0x0                   	// #0
  435db4:	add	x1, x1, #0xc02
  435db8:	bl	401c70 <dcgettext@plt>
  435dbc:	mov	w1, w28
  435dc0:	bl	401cc0 <printf@plt>
  435dc4:	mov	w0, #0xa                   	// #10
  435dc8:	bl	401cf0 <putchar@plt>
  435dcc:	b	435da0 <ferror@plt+0x34060>
  435dd0:	stp	x29, x30, [sp, #-32]!
  435dd4:	mov	x29, sp
  435dd8:	stp	x19, x20, [sp, #16]
  435ddc:	adrp	x19, 48a000 <warn@@Base+0x50a24>
  435de0:	add	x19, x19, #0x118
  435de4:	mov	x20, x0
  435de8:	ldr	w0, [x19, #4]
  435dec:	cmn	w0, #0x1
  435df0:	b.ne	435e4c <ferror@plt+0x3410c>  // b.any
  435df4:	mov	w0, #0x1                   	// #1
  435df8:	mov	x1, x20
  435dfc:	str	w0, [x19, #4]
  435e00:	mov	w0, #0x26                  	// #38
  435e04:	bl	425be4 <ferror@plt+0x23ea4>
  435e08:	cbz	w0, 435e24 <ferror@plt+0x340e4>
  435e0c:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  435e10:	mov	w1, #0x0                   	// #0
  435e14:	add	x0, x0, #0x1c0
  435e18:	bl	43504c <ferror@plt+0x3330c>
  435e1c:	cbnz	w0, 435e24 <ferror@plt+0x340e4>
  435e20:	str	wzr, [x19, #4]
  435e24:	mov	x1, x20
  435e28:	mov	w0, #0x27                  	// #39
  435e2c:	bl	425be4 <ferror@plt+0x23ea4>
  435e30:	cbz	w0, 435e4c <ferror@plt+0x3410c>
  435e34:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  435e38:	mov	w1, #0x0                   	// #0
  435e3c:	add	x0, x0, #0x230
  435e40:	bl	43504c <ferror@plt+0x3330c>
  435e44:	cbnz	w0, 435e4c <ferror@plt+0x3410c>
  435e48:	str	wzr, [x19, #4]
  435e4c:	ldr	w0, [x19, #4]
  435e50:	ldp	x19, x20, [sp, #16]
  435e54:	ldp	x29, x30, [sp], #32
  435e58:	ret
  435e5c:	stp	x29, x30, [sp, #-32]!
  435e60:	mov	x29, sp
  435e64:	str	x19, [sp, #16]
  435e68:	mov	w19, w1
  435e6c:	bl	435dd0 <ferror@plt+0x34090>
  435e70:	cbz	w0, 435e98 <ferror@plt+0x34158>
  435e74:	adrp	x0, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  435e78:	add	x0, x0, #0x6a0
  435e7c:	mov	x2, #0x0                   	// #0
  435e80:	ldr	x3, [x0, #2920]
  435e84:	ldr	w1, [x0, #2932]
  435e88:	sub	x4, x3, #0x4
  435e8c:	mov	w0, w2
  435e90:	cmp	w1, w2
  435e94:	b.hi	435ea0 <ferror@plt+0x34160>  // b.pmore
  435e98:	mov	x0, #0x0                   	// #0
  435e9c:	b	435ec4 <ferror@plt+0x34184>
  435ea0:	add	x2, x2, #0x1
  435ea4:	ldr	w5, [x4, x2, lsl #2]
  435ea8:	cmp	w5, w19
  435eac:	b.ne	435e8c <ferror@plt+0x3414c>  // b.any
  435eb0:	cbz	w0, 435ec0 <ferror@plt+0x34180>
  435eb4:	sub	w1, w0, #0x1
  435eb8:	ldr	w2, [x3, w1, uxtw #2]
  435ebc:	cbnz	w2, 435ed0 <ferror@plt+0x34190>
  435ec0:	add	x0, x3, w0, uxtw #2
  435ec4:	ldr	x19, [sp, #16]
  435ec8:	ldp	x29, x30, [sp], #32
  435ecc:	ret
  435ed0:	mov	w0, w1
  435ed4:	b	435eb0 <ferror@plt+0x34170>
  435ed8:	stp	x29, x30, [sp, #-48]!
  435edc:	mov	x29, sp
  435ee0:	stp	x19, x20, [sp, #16]
  435ee4:	adrp	x20, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  435ee8:	add	x20, x20, #0x6a0
  435eec:	str	x21, [sp, #32]
  435ef0:	ldr	w19, [x20, #40]
  435ef4:	cmn	w19, #0x1
  435ef8:	b.eq	435f8c <ferror@plt+0x3424c>  // b.none
  435efc:	cbnz	w19, 435f3c <ferror@plt+0x341fc>
  435f00:	mov	x21, x0
  435f04:	bl	435dd0 <ferror@plt+0x34090>
  435f08:	mov	x1, x21
  435f0c:	mov	w0, #0x3                   	// #3
  435f10:	bl	425be4 <ferror@plt+0x23ea4>
  435f14:	cbz	w0, 435f50 <ferror@plt+0x34210>
  435f18:	adrp	x0, 48a000 <warn@@Base+0x50a24>
  435f1c:	mov	x1, x21
  435f20:	add	x0, x0, #0x270
  435f24:	mov	w4, #0x0                   	// #0
  435f28:	mov	w3, #0x1                   	// #1
  435f2c:	mov	w2, #0x0                   	// #0
  435f30:	bl	42d034 <ferror@plt+0x2b2f4>
  435f34:	cbz	w0, 435f50 <ferror@plt+0x34210>
  435f38:	ldr	w19, [x20, #40]
  435f3c:	mov	w0, w19
  435f40:	ldp	x19, x20, [sp, #16]
  435f44:	ldr	x21, [sp, #32]
  435f48:	ldp	x29, x30, [sp], #48
  435f4c:	ret
  435f50:	mov	x1, x21
  435f54:	mov	w0, #0x1b                  	// #27
  435f58:	bl	425be4 <ferror@plt+0x23ea4>
  435f5c:	cbz	w0, 435f80 <ferror@plt+0x34240>
  435f60:	adrp	x0, 48a000 <warn@@Base+0x50a24>
  435f64:	mov	x1, x21
  435f68:	add	x0, x0, #0xcf0
  435f6c:	mov	w4, #0x0                   	// #0
  435f70:	mov	w3, #0x1                   	// #1
  435f74:	mov	w2, #0x1c                  	// #28
  435f78:	bl	42d034 <ferror@plt+0x2b2f4>
  435f7c:	cbnz	w0, 435f38 <ferror@plt+0x341f8>
  435f80:	mov	w0, #0xffffffff            	// #-1
  435f84:	str	w0, [x20, #40]
  435f88:	b	435f3c <ferror@plt+0x341fc>
  435f8c:	mov	w19, #0x0                   	// #0
  435f90:	b	435f3c <ferror@plt+0x341fc>
  435f94:	stp	x29, x30, [sp, #-112]!
  435f98:	mov	x29, sp
  435f9c:	stp	x19, x20, [sp, #16]
  435fa0:	mov	x20, x0
  435fa4:	mov	x0, x1
  435fa8:	stp	x21, x22, [sp, #32]
  435fac:	ldr	x1, [x20, #48]
  435fb0:	stp	x23, x24, [sp, #48]
  435fb4:	stp	x25, x26, [sp, #64]
  435fb8:	stp	x27, x28, [sp, #80]
  435fbc:	cbnz	x1, 435ffc <ferror@plt+0x342bc>
  435fc0:	mov	w2, #0x5                   	// #5
  435fc4:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  435fc8:	mov	x0, #0x0                   	// #0
  435fcc:	add	x1, x1, #0x9f5
  435fd0:	bl	401c70 <dcgettext@plt>
  435fd4:	ldr	x1, [x20, #16]
  435fd8:	bl	401cc0 <printf@plt>
  435fdc:	mov	w0, #0x0                   	// #0
  435fe0:	ldp	x19, x20, [sp, #16]
  435fe4:	ldp	x21, x22, [sp, #32]
  435fe8:	ldp	x23, x24, [sp, #48]
  435fec:	ldp	x25, x26, [sp, #64]
  435ff0:	ldp	x27, x28, [sp, #80]
  435ff4:	ldp	x29, x30, [sp], #112
  435ff8:	ret
  435ffc:	bl	435ed8 <ferror@plt+0x34198>
  436000:	cbnz	w0, 436024 <ferror@plt+0x342e4>
  436004:	mov	w2, #0x5                   	// #5
  436008:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  43600c:	mov	x0, #0x0                   	// #0
  436010:	add	x1, x1, #0xc1e
  436014:	bl	401c70 <dcgettext@plt>
  436018:	ldr	x1, [x20, #16]
  43601c:	bl	4395dc <warn@@Base>
  436020:	b	435fdc <ferror@plt+0x3429c>
  436024:	adrp	x22, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  436028:	add	x22, x22, #0x6a0
  43602c:	mov	x0, x20
  436030:	bl	4267cc <ferror@plt+0x24a8c>
  436034:	mov	x1, #0x8                   	// #8
  436038:	adrp	x25, 46d000 <warn@@Base+0x33a24>
  43603c:	ldr	w0, [x22, #40]
  436040:	add	x25, x25, #0xc71
  436044:	mov	w23, #0x0                   	// #0
  436048:	mov	w21, #0x0                   	// #0
  43604c:	add	w0, w0, #0x1
  436050:	bl	43cf74 <warn@@Base+0x3998>
  436054:	mov	x19, x0
  436058:	mov	w27, #0x68                  	// #104
  43605c:	mov	x28, #0xffffffff            	// #4294967295
  436060:	ldr	w1, [x22, #40]
  436064:	ubfiz	x0, x23, #3, #32
  436068:	mov	w24, w23
  43606c:	add	x26, x19, x0
  436070:	cmp	w21, w1
  436074:	b.cc	4360d8 <ferror@plt+0x34398>  // b.lo, b.ul, b.last
  436078:	mov	x0, #0x68                  	// #104
  43607c:	bl	43cf40 <warn@@Base+0x3964>
  436080:	ldr	x1, [x20, #48]
  436084:	str	x0, [x26]
  436088:	str	x1, [x0, #32]
  43608c:	adrp	x3, 423000 <ferror@plt+0x212c0>
  436090:	mov	x1, x24
  436094:	adrp	x25, 46d000 <warn@@Base+0x33a24>
  436098:	adrp	x24, 46d000 <warn@@Base+0x33a24>
  43609c:	add	x3, x3, #0xf8c
  4360a0:	add	x25, x25, #0xcdf
  4360a4:	add	x24, x24, #0xca7
  4360a8:	mov	x0, x19
  4360ac:	mov	x2, #0x8                   	// #8
  4360b0:	mov	x21, #0x0                   	// #0
  4360b4:	bl	4019b0 <qsort@plt>
  4360b8:	cmp	w21, w23
  4360bc:	b.cc	436128 <ferror@plt+0x343e8>  // b.lo, b.ul, b.last
  4360c0:	mov	w0, #0xa                   	// #10
  4360c4:	bl	401cf0 <putchar@plt>
  4360c8:	mov	x0, x19
  4360cc:	bl	401bd0 <free@plt>
  4360d0:	mov	w0, #0x1                   	// #1
  4360d4:	b	435fe0 <ferror@plt+0x342a0>
  4360d8:	ldr	x24, [x22, #48]
  4360dc:	umaddl	x24, w21, w27, x24
  4360e0:	ldr	x1, [x24, #32]
  4360e4:	cmp	x1, x28
  4360e8:	b.eq	436114 <ferror@plt+0x343d4>  // b.none
  4360ec:	ldr	x2, [x20, #48]
  4360f0:	cmp	x1, x2
  4360f4:	b.cc	43611c <ferror@plt+0x343dc>  // b.lo, b.ul, b.last
  4360f8:	mov	x1, x25
  4360fc:	mov	w2, #0x5                   	// #5
  436100:	mov	x0, #0x0                   	// #0
  436104:	bl	401c70 <dcgettext@plt>
  436108:	ldr	x1, [x24, #32]
  43610c:	mov	w2, w21
  436110:	bl	4395dc <warn@@Base>
  436114:	add	w21, w21, #0x1
  436118:	b	436060 <ferror@plt+0x34320>
  43611c:	add	w23, w23, #0x1
  436120:	str	x24, [x19, x0]
  436124:	b	436114 <ferror@plt+0x343d4>
  436128:	ldr	x0, [x19, x21, lsl #3]
  43612c:	mov	w2, #0x5                   	// #5
  436130:	mov	x1, x24
  436134:	mov	w28, #0x0                   	// #0
  436138:	ldr	w26, [x0]
  43613c:	mov	x0, #0x0                   	// #0
  436140:	bl	401c70 <dcgettext@plt>
  436144:	mov	x22, x0
  436148:	ldr	x0, [x19, x21, lsl #3]
  43614c:	ldr	x1, [x0, #16]
  436150:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  436154:	add	x0, x0, #0xe5
  436158:	bl	4242d8 <ferror@plt+0x22598>
  43615c:	mov	x1, x0
  436160:	mov	x0, x22
  436164:	bl	401cc0 <printf@plt>
  436168:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  43616c:	add	x1, x1, #0xccf
  436170:	mov	w2, #0x5                   	// #5
  436174:	mov	x0, #0x0                   	// #0
  436178:	bl	401c70 <dcgettext@plt>
  43617c:	bl	401cc0 <printf@plt>
  436180:	ldr	x1, [x19, x21, lsl #3]
  436184:	ldr	x0, [x20, #32]
  436188:	ldr	x22, [x1, #32]
  43618c:	add	w1, w21, #0x1
  436190:	add	x22, x0, x22
  436194:	ldr	x1, [x19, x1, lsl #3]
  436198:	ldr	x27, [x1, #32]
  43619c:	add	x27, x0, x27
  4361a0:	cmp	x27, x22
  4361a4:	adrp	x4, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  4361a8:	b.hi	4361b4 <ferror@plt+0x34474>  // b.pmore
  4361ac:	add	x21, x21, #0x1
  4361b0:	b	4360b8 <ferror@plt+0x34378>
  4361b4:	ldr	x2, [x4, #648]
  4361b8:	mov	w1, w26
  4361bc:	mov	x0, x22
  4361c0:	add	x22, x22, w26, uxtw
  4361c4:	blr	x2
  4361c8:	mov	x3, x0
  4361cc:	mov	w2, #0x5                   	// #5
  4361d0:	mov	x1, x25
  4361d4:	mov	x0, #0x0                   	// #0
  4361d8:	str	x3, [sp, #104]
  4361dc:	bl	401c70 <dcgettext@plt>
  4361e0:	mov	w1, w28
  4361e4:	bl	401cc0 <printf@plt>
  4361e8:	ldr	x3, [sp, #104]
  4361ec:	mov	w1, w26
  4361f0:	add	w28, w28, #0x1
  4361f4:	mov	x0, x3
  4361f8:	bl	42449c <ferror@plt+0x2275c>
  4361fc:	mov	w0, #0xa                   	// #10
  436200:	bl	401cf0 <putchar@plt>
  436204:	b	4361a0 <ferror@plt+0x34460>
  436208:	stp	x29, x30, [sp, #-160]!
  43620c:	mov	x29, sp
  436210:	stp	x23, x24, [sp, #48]
  436214:	ldr	x23, [x0, #48]
  436218:	stp	x21, x22, [sp, #32]
  43621c:	mov	x21, x0
  436220:	ldr	x22, [x0, #32]
  436224:	stp	x19, x20, [sp, #16]
  436228:	stp	x25, x26, [sp, #64]
  43622c:	add	x20, x22, x23
  436230:	stp	x27, x28, [sp, #80]
  436234:	cbnz	x23, 436274 <ferror@plt+0x34534>
  436238:	mov	w2, #0x5                   	// #5
  43623c:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  436240:	mov	x0, #0x0                   	// #0
  436244:	add	x1, x1, #0x9f5
  436248:	bl	401c70 <dcgettext@plt>
  43624c:	ldr	x1, [x21, #16]
  436250:	bl	401cc0 <printf@plt>
  436254:	mov	w0, w23
  436258:	ldp	x19, x20, [sp, #16]
  43625c:	ldp	x21, x22, [sp, #32]
  436260:	ldp	x23, x24, [sp, #48]
  436264:	ldp	x25, x26, [sp, #64]
  436268:	ldp	x27, x28, [sp, #80]
  43626c:	ldp	x29, x30, [sp], #160
  436270:	ret
  436274:	ldr	x0, [x0, #16]
  436278:	mov	x24, x1
  43627c:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  436280:	add	x1, x1, #0xa4f
  436284:	bl	401c60 <strstr@plt>
  436288:	str	x0, [sp, #112]
  43628c:	cbz	x0, 436508 <ferror@plt+0x347c8>
  436290:	add	x19, x22, #0x4
  436294:	cmp	x19, x20
  436298:	b.cc	43635c <ferror@plt+0x3461c>  // b.lo, b.ul, b.last
  43629c:	cmp	x22, x20
  4362a0:	csel	w1, w23, wzr, cc  // cc = lo, ul, last
  4362a4:	sub	w0, w1, #0x1
  4362a8:	cmp	w0, #0x7
  4362ac:	b.hi	43636c <ferror@plt+0x3462c>  // b.pmore
  4362b0:	adrp	x26, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  4362b4:	mov	x0, x22
  4362b8:	ldr	x2, [x26, #648]
  4362bc:	blr	x2
  4362c0:	mov	x25, x0
  4362c4:	mov	x0, #0xffffffff            	// #4294967295
  4362c8:	cmp	x25, x0
  4362cc:	b.ne	43637c <ferror@plt+0x3463c>  // b.any
  4362d0:	add	x27, x22, #0xc
  4362d4:	cmp	x27, x20
  4362d8:	b.cc	436364 <ferror@plt+0x34624>  // b.lo, b.ul, b.last
  4362dc:	sub	x1, x23, #0x4
  4362e0:	cmp	x19, x20
  4362e4:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  4362e8:	sub	w0, w1, #0x1
  4362ec:	cmp	w0, #0x7
  4362f0:	b.hi	436388 <ferror@plt+0x34648>  // b.pmore
  4362f4:	ldr	x2, [x26, #648]
  4362f8:	mov	x0, x19
  4362fc:	mov	x19, x27
  436300:	blr	x2
  436304:	mov	x25, x0
  436308:	mov	w1, #0xc                   	// #12
  43630c:	mov	w0, #0x8                   	// #8
  436310:	ldr	x2, [x21, #48]
  436314:	add	x1, x25, w1, uxtw
  436318:	cmp	x1, x2
  43631c:	b.ls	436398 <ferror@plt+0x34658>  // b.plast
  436320:	ldr	x1, [x21, #32]
  436324:	sub	x1, x19, x1
  436328:	sub	x1, x1, w0, uxtw
  43632c:	mov	x0, x21
  436330:	bl	41e708 <ferror@plt+0x1c9c8>
  436334:	mov	w23, w0
  436338:	cbnz	w0, 436398 <ferror@plt+0x34658>
  43633c:	mov	w2, #0x5                   	// #5
  436340:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  436344:	mov	x0, #0x0                   	// #0
  436348:	add	x1, x1, #0xce5
  43634c:	bl	401c70 <dcgettext@plt>
  436350:	mov	x1, x25
  436354:	bl	4395dc <warn@@Base>
  436358:	b	436254 <ferror@plt+0x34514>
  43635c:	mov	w1, #0x4                   	// #4
  436360:	b	4362a4 <ferror@plt+0x34564>
  436364:	mov	w1, #0x8                   	// #8
  436368:	b	4362e8 <ferror@plt+0x345a8>
  43636c:	mov	w0, #0x4                   	// #4
  436370:	mov	w1, w0
  436374:	mov	x25, #0x0                   	// #0
  436378:	b	436310 <ferror@plt+0x345d0>
  43637c:	mov	w0, #0x4                   	// #4
  436380:	mov	w1, w0
  436384:	b	436310 <ferror@plt+0x345d0>
  436388:	mov	x19, x27
  43638c:	mov	w0, #0x8                   	// #8
  436390:	mov	w1, #0xc                   	// #12
  436394:	b	436374 <ferror@plt+0x34634>
  436398:	add	x25, x19, #0x2
  43639c:	cmp	x25, x20
  4363a0:	b.cc	4363dc <ferror@plt+0x3469c>  // b.lo, b.ul, b.last
  4363a4:	sub	x1, x20, x19
  4363a8:	cmp	x19, x20
  4363ac:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  4363b0:	sub	w0, w1, #0x1
  4363b4:	cmp	w0, #0x7
  4363b8:	b.ls	4363e4 <ferror@plt+0x346a4>  // b.plast
  4363bc:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  4363c0:	add	x1, x1, #0xd40
  4363c4:	mov	w2, #0x5                   	// #5
  4363c8:	mov	x0, #0x0                   	// #0
  4363cc:	bl	401c70 <dcgettext@plt>
  4363d0:	bl	4395dc <warn@@Base>
  4363d4:	mov	w23, #0x0                   	// #0
  4363d8:	b	436254 <ferror@plt+0x34514>
  4363dc:	mov	w1, #0x2                   	// #2
  4363e0:	b	4363b0 <ferror@plt+0x34670>
  4363e4:	adrp	x23, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  4363e8:	mov	x0, x19
  4363ec:	ldr	x2, [x23, #648]
  4363f0:	blr	x2
  4363f4:	and	w0, w0, #0xffff
  4363f8:	cmp	w0, #0x5
  4363fc:	b.ne	4363bc <ferror@plt+0x3467c>  // b.any
  436400:	add	x26, x19, #0x3
  436404:	cmp	x26, x20
  436408:	b.cc	436494 <ferror@plt+0x34754>  // b.lo, b.ul, b.last
  43640c:	sub	x1, x20, x25
  436410:	cmp	x25, x20
  436414:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  436418:	sub	w0, w1, #0x1
  43641c:	cmp	w0, #0x7
  436420:	b.hi	43649c <ferror@plt+0x3475c>  // b.pmore
  436424:	ldr	x2, [x23, #648]
  436428:	mov	x0, x25
  43642c:	blr	x2
  436430:	and	w0, w0, #0xff
  436434:	str	w0, [sp, #152]
  436438:	add	x25, x19, #0x4
  43643c:	cmp	x25, x20
  436440:	b.cc	4364a4 <ferror@plt+0x34764>  // b.lo, b.ul, b.last
  436444:	sub	x1, x20, x26
  436448:	cmp	x26, x20
  43644c:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  436450:	sub	w0, w1, #0x1
  436454:	cmp	w0, #0x7
  436458:	b.hi	4364ac <ferror@plt+0x3476c>  // b.pmore
  43645c:	ldr	x2, [x23, #648]
  436460:	mov	x0, x26
  436464:	blr	x2
  436468:	ands	w26, w0, #0xff
  43646c:	b.eq	4364ac <ferror@plt+0x3476c>  // b.none
  436470:	mov	w2, #0x5                   	// #5
  436474:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  436478:	mov	x0, #0x0                   	// #0
  43647c:	add	x1, x1, #0x151
  436480:	bl	401c70 <dcgettext@plt>
  436484:	mov	w2, w26
  436488:	ldr	x1, [x21, #16]
  43648c:	bl	4395dc <warn@@Base>
  436490:	b	4363d4 <ferror@plt+0x34694>
  436494:	mov	w1, #0x1                   	// #1
  436498:	b	436418 <ferror@plt+0x346d8>
  43649c:	str	wzr, [sp, #152]
  4364a0:	b	436438 <ferror@plt+0x346f8>
  4364a4:	mov	w1, #0x1                   	// #1
  4364a8:	b	436450 <ferror@plt+0x34710>
  4364ac:	add	x19, x19, #0x8
  4364b0:	cmp	x19, x20
  4364b4:	b.cc	436500 <ferror@plt+0x347c0>  // b.lo, b.ul, b.last
  4364b8:	sub	x1, x20, x25
  4364bc:	cmp	x25, x20
  4364c0:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  4364c4:	sub	w0, w1, #0x1
  4364c8:	cmp	w0, #0x7
  4364cc:	b.hi	436510 <ferror@plt+0x347d0>  // b.pmore
  4364d0:	ldr	x2, [x23, #648]
  4364d4:	mov	x0, x25
  4364d8:	blr	x2
  4364dc:	mov	x23, x0
  4364e0:	cbz	w0, 436510 <ferror@plt+0x347d0>
  4364e4:	mov	w2, #0x5                   	// #5
  4364e8:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  4364ec:	mov	x0, #0x0                   	// #0
  4364f0:	add	x1, x1, #0xd82
  4364f4:	bl	401c70 <dcgettext@plt>
  4364f8:	mov	w2, w23
  4364fc:	b	436488 <ferror@plt+0x34748>
  436500:	mov	w1, #0x4                   	// #4
  436504:	b	4364c4 <ferror@plt+0x34784>
  436508:	mov	x19, x22
  43650c:	str	wzr, [sp, #152]
  436510:	mov	x0, x24
  436514:	bl	435ed8 <ferror@plt+0x34198>
  436518:	cbz	w0, 436568 <ferror@plt+0x34828>
  43651c:	adrp	x24, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  436520:	add	x24, x24, #0x6a0
  436524:	mov	x0, #0x0                   	// #0
  436528:	mov	w25, #0x0                   	// #0
  43652c:	mov	x3, #0x68                  	// #104
  436530:	ldr	x1, [x24, #48]
  436534:	ldr	w2, [x24, #40]
  436538:	add	x1, x1, #0x60
  43653c:	cmp	w2, w0
  436540:	b.hi	436588 <ferror@plt+0x34848>  // b.pmore
  436544:	cbnz	w25, 43659c <ferror@plt+0x3485c>
  436548:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  43654c:	add	x1, x1, #0xdbf
  436550:	mov	w2, #0x5                   	// #5
  436554:	mov	x0, #0x0                   	// #0
  436558:	bl	401c70 <dcgettext@plt>
  43655c:	bl	401cc0 <printf@plt>
  436560:	mov	w23, #0x1                   	// #1
  436564:	b	436254 <ferror@plt+0x34514>
  436568:	mov	w2, #0x5                   	// #5
  43656c:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  436570:	mov	x0, #0x0                   	// #0
  436574:	add	x1, x1, #0xc1e
  436578:	bl	401c70 <dcgettext@plt>
  43657c:	ldr	x1, [x21, #16]
  436580:	bl	4395dc <warn@@Base>
  436584:	b	4363d4 <ferror@plt+0x34694>
  436588:	mul	x4, x0, x3
  43658c:	add	x0, x0, #0x1
  436590:	ldr	w4, [x1, x4]
  436594:	add	w25, w25, w4
  436598:	b	43653c <ferror@plt+0x347fc>
  43659c:	ubfiz	x0, x25, #4, #32
  4365a0:	bl	43cf40 <warn@@Base+0x3964>
  4365a4:	ldr	w1, [x24, #40]
  4365a8:	mov	x23, x0
  4365ac:	mov	x6, x0
  4365b0:	mov	w26, w25
  4365b4:	ldr	x0, [x24, #48]
  4365b8:	mov	w5, #0x0                   	// #0
  4365bc:	cmp	w1, w5
  4365c0:	b.ne	4366f4 <ferror@plt+0x349b4>  // b.any
  4365c4:	mov	x0, x23
  4365c8:	mov	x1, x26
  4365cc:	adrp	x3, 423000 <ferror@plt+0x212c0>
  4365d0:	mov	x2, #0x10                  	// #16
  4365d4:	add	x3, x3, #0xfa4
  4365d8:	bl	4019b0 <qsort@plt>
  4365dc:	ldr	w0, [x24, #2936]
  4365e0:	cbz	w0, 43660c <ferror@plt+0x348cc>
  4365e4:	ldr	x0, [x23]
  4365e8:	cbz	x0, 43660c <ferror@plt+0x348cc>
  4365ec:	mov	w2, #0x5                   	// #5
  4365f0:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  4365f4:	mov	x0, #0x0                   	// #0
  4365f8:	add	x1, x1, #0xde7
  4365fc:	bl	401c70 <dcgettext@plt>
  436600:	ldr	x2, [x23]
  436604:	ldr	x1, [x21, #16]
  436608:	bl	4395dc <warn@@Base>
  43660c:	mov	x0, x21
  436610:	bl	4267cc <ferror@plt+0x24a8c>
  436614:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  436618:	add	x1, x1, #0xe11
  43661c:	mov	w2, #0x5                   	// #5
  436620:	mov	x0, #0x0                   	// #0
  436624:	bl	401c70 <dcgettext@plt>
  436628:	mov	w27, #0x0                   	// #0
  43662c:	bl	401cc0 <printf@plt>
  436630:	str	x23, [sp, #104]
  436634:	ldr	x0, [sp, #112]
  436638:	adrp	x1, 429000 <ferror@plt+0x272c0>
  43663c:	add	x1, x1, #0x224
  436640:	mov	x3, x22
  436644:	cmp	x0, #0x0
  436648:	adrp	x0, 427000 <ferror@plt+0x252c0>
  43664c:	add	x0, x0, #0x3e0
  436650:	csel	x0, x1, x0, ne  // ne = any
  436654:	str	x0, [sp, #120]
  436658:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  43665c:	add	x0, x0, #0xec3
  436660:	str	x0, [sp, #136]
  436664:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  436668:	add	x0, x0, #0xe93
  43666c:	str	x0, [sp, #144]
  436670:	ldp	x0, x1, [sp, #104]
  436674:	ldr	x0, [x0, #8]
  436678:	cbz	x1, 436734 <ferror@plt+0x349f4>
  43667c:	ldr	w6, [sp, #152]
  436680:	ldr	x1, [sp, #104]
  436684:	ldr	x26, [x1]
  436688:	sub	w1, w6, #0x2
  43668c:	cmp	w1, #0x6
  436690:	add	x28, x22, x26
  436694:	b.ls	43673c <ferror@plt+0x349fc>  // b.plast
  436698:	mov	w2, #0x5                   	// #5
  43669c:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  4366a0:	mov	x0, #0x0                   	// #0
  4366a4:	add	x1, x1, #0xe2c
  4366a8:	str	x3, [sp, #128]
  4366ac:	str	w6, [sp, #156]
  4366b0:	bl	401c70 <dcgettext@plt>
  4366b4:	ldr	w6, [sp, #156]
  4366b8:	mov	x2, x26
  4366bc:	mov	w1, w6
  4366c0:	bl	4395dc <warn@@Base>
  4366c4:	ldr	x3, [sp, #128]
  4366c8:	add	w27, w27, #0x1
  4366cc:	ldr	x0, [sp, #104]
  4366d0:	cmp	w25, w27
  4366d4:	add	x0, x0, #0x10
  4366d8:	str	x0, [sp, #104]
  4366dc:	b.ne	436670 <ferror@plt+0x34930>  // b.any
  4366e0:	mov	w0, #0xa                   	// #10
  4366e4:	bl	401cf0 <putchar@plt>
  4366e8:	mov	x0, x23
  4366ec:	bl	401bd0 <free@plt>
  4366f0:	b	436560 <ferror@plt+0x34820>
  4366f4:	ldr	w2, [x0, #96]
  4366f8:	mov	x4, x6
  4366fc:	mov	x3, #0x0                   	// #0
  436700:	cmp	w2, w3
  436704:	b.hi	43671c <ferror@plt+0x349dc>  // b.pmore
  436708:	ubfiz	x2, x2, #4, #32
  43670c:	add	w5, w5, #0x1
  436710:	add	x6, x6, x2
  436714:	add	x0, x0, #0x68
  436718:	b	4365bc <ferror@plt+0x3487c>
  43671c:	ldr	x7, [x0, #88]
  436720:	ldr	x7, [x7, x3, lsl #3]
  436724:	add	x3, x3, #0x1
  436728:	stp	x7, x0, [x4]
  43672c:	add	x4, x4, #0x10
  436730:	b	436700 <ferror@plt+0x349c0>
  436734:	ldr	w6, [x0]
  436738:	b	436680 <ferror@plt+0x34940>
  43673c:	cmp	x22, x28
  436740:	ccmp	x20, x28, #0x0, ls  // ls = plast
  436744:	b.hi	436770 <ferror@plt+0x34a30>  // b.pmore
  436748:	mov	w2, #0x5                   	// #5
  43674c:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  436750:	mov	x0, #0x0                   	// #0
  436754:	add	x1, x1, #0xe67
  436758:	str	x3, [sp, #128]
  43675c:	bl	401c70 <dcgettext@plt>
  436760:	mov	w2, w27
  436764:	mov	x1, x26
  436768:	bl	4395dc <warn@@Base>
  43676c:	b	4366c4 <ferror@plt+0x34984>
  436770:	ldr	x0, [x0, #24]
  436774:	str	x0, [sp, #128]
  436778:	ldr	w0, [x24, #2936]
  43677c:	cbz	w0, 4367b4 <ferror@plt+0x34a74>
  436780:	cbz	w27, 4367b4 <ferror@plt+0x34a74>
  436784:	cmp	x19, x28
  436788:	b.cs	4367d8 <ferror@plt+0x34a98>  // b.hs, b.nlast
  43678c:	ldr	x1, [sp, #144]
  436790:	mov	w2, #0x5                   	// #5
  436794:	str	w6, [sp, #156]
  436798:	mov	x0, #0x0                   	// #0
  43679c:	bl	401c70 <dcgettext@plt>
  4367a0:	ldr	x3, [x21, #16]
  4367a4:	mov	x2, x26
  4367a8:	sub	x1, x19, x22
  4367ac:	bl	4395dc <warn@@Base>
  4367b0:	ldr	w6, [sp, #156]
  4367b4:	ldp	x5, x4, [sp, #120]
  4367b8:	mov	x3, x26
  4367bc:	mov	w2, w6
  4367c0:	mov	x1, x20
  4367c4:	mov	x0, x28
  4367c8:	mov	x19, x28
  4367cc:	blr	x5
  4367d0:	mov	x3, x28
  4367d4:	b	4366c8 <ferror@plt+0x34988>
  4367d8:	b.ls	4367b4 <ferror@plt+0x34a74>  // b.plast
  4367dc:	str	w6, [sp, #156]
  4367e0:	cmp	x3, x28
  4367e4:	b.eq	4366c8 <ferror@plt+0x34988>  // b.none
  4367e8:	mov	w2, #0x5                   	// #5
  4367ec:	ldr	x1, [sp, #136]
  4367f0:	b	436798 <ferror@plt+0x34a58>
  4367f4:	stp	x29, x30, [sp, #-304]!
  4367f8:	mov	x29, sp
  4367fc:	stp	x19, x20, [sp, #16]
  436800:	mov	x20, x0
  436804:	ldr	x0, [x0, #32]
  436808:	stp	x21, x22, [sp, #32]
  43680c:	mov	x22, x1
  436810:	ldr	x19, [x20, #16]
  436814:	mov	w1, #0x2e                  	// #46
  436818:	stp	x23, x24, [sp, #48]
  43681c:	stp	x25, x26, [sp, #64]
  436820:	stp	x27, x28, [sp, #80]
  436824:	str	x0, [sp, #112]
  436828:	stp	x0, xzr, [sp, #288]
  43682c:	mov	x0, x19
  436830:	bl	401b10 <strrchr@plt>
  436834:	cbz	x0, 436894 <ferror@plt+0x34b54>
  436838:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  43683c:	add	x1, x1, #0xba8
  436840:	bl	401bb0 <strcmp@plt>
  436844:	cmp	w0, #0x0
  436848:	cset	w0, eq  // eq = none
  43684c:	str	w0, [sp, #192]
  436850:	ldr	x0, [x20, #48]
  436854:	str	x0, [sp, #160]
  436858:	cbnz	x0, 43689c <ferror@plt+0x34b5c>
  43685c:	mov	w2, #0x5                   	// #5
  436860:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  436864:	add	x1, x1, #0x9f5
  436868:	bl	401c70 <dcgettext@plt>
  43686c:	ldr	x1, [x20, #16]
  436870:	bl	401cc0 <printf@plt>
  436874:	mov	w0, #0x0                   	// #0
  436878:	ldp	x19, x20, [sp, #16]
  43687c:	ldp	x21, x22, [sp, #32]
  436880:	ldp	x23, x24, [sp, #48]
  436884:	ldp	x25, x26, [sp, #64]
  436888:	ldp	x27, x28, [sp, #80]
  43688c:	ldp	x29, x30, [sp], #304
  436890:	ret
  436894:	str	wzr, [sp, #192]
  436898:	b	436850 <ferror@plt+0x34b10>
  43689c:	mov	x0, x19
  4368a0:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  4368a4:	add	x1, x1, #0x9c7
  4368a8:	bl	401c60 <strstr@plt>
  4368ac:	str	x0, [sp, #208]
  4368b0:	cbz	x0, 436c84 <ferror@plt+0x34f44>
  4368b4:	ldr	x0, [sp, #112]
  4368b8:	ldr	x1, [sp, #160]
  4368bc:	add	x19, x0, #0x4
  4368c0:	add	x21, x0, x1
  4368c4:	cmp	x19, x21
  4368c8:	b.cc	4369a0 <ferror@plt+0x34c60>  // b.lo, b.ul, b.last
  4368cc:	cmp	x0, x21
  4368d0:	ldr	w0, [sp, #160]
  4368d4:	csel	w1, w0, wzr, cc  // cc = lo, ul, last
  4368d8:	sub	w0, w1, #0x1
  4368dc:	cmp	w0, #0x7
  4368e0:	b.hi	43693c <ferror@plt+0x34bfc>  // b.pmore
  4368e4:	adrp	x23, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  4368e8:	ldr	x0, [sp, #112]
  4368ec:	ldr	x2, [x23, #648]
  4368f0:	blr	x2
  4368f4:	mov	x1, #0xffffffff            	// #4294967295
  4368f8:	cmp	x0, x1
  4368fc:	b.ne	43693c <ferror@plt+0x34bfc>  // b.any
  436900:	ldr	x0, [sp, #112]
  436904:	add	x24, x0, #0xc
  436908:	cmp	x24, x21
  43690c:	b.cc	4369a8 <ferror@plt+0x34c68>  // b.lo, b.ul, b.last
  436910:	ldr	x0, [sp, #160]
  436914:	cmp	x19, x21
  436918:	sub	x1, x0, #0x4
  43691c:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  436920:	sub	w0, w1, #0x1
  436924:	cmp	w0, #0x7
  436928:	b.hi	436938 <ferror@plt+0x34bf8>  // b.pmore
  43692c:	ldr	x2, [x23, #648]
  436930:	mov	x0, x19
  436934:	blr	x2
  436938:	mov	x19, x24
  43693c:	add	x26, x19, #0x2
  436940:	cmp	x26, x21
  436944:	b.cc	4369b0 <ferror@plt+0x34c70>  // b.lo, b.ul, b.last
  436948:	sub	x1, x21, x19
  43694c:	cmp	x19, x21
  436950:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  436954:	sub	w0, w1, #0x1
  436958:	cmp	w0, #0x7
  43695c:	b.hi	4369b8 <ferror@plt+0x34c78>  // b.pmore
  436960:	adrp	x23, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  436964:	mov	x0, x19
  436968:	ldr	x2, [x23, #648]
  43696c:	blr	x2
  436970:	and	w24, w0, #0xffff
  436974:	cmp	w24, #0x5
  436978:	b.eq	4369c0 <ferror@plt+0x34c80>  // b.none
  43697c:	mov	w2, #0x5                   	// #5
  436980:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  436984:	mov	x0, #0x0                   	// #0
  436988:	add	x1, x1, #0xef7
  43698c:	bl	401c70 <dcgettext@plt>
  436990:	mov	w2, w24
  436994:	ldr	x1, [x20, #16]
  436998:	bl	4395dc <warn@@Base>
  43699c:	b	436874 <ferror@plt+0x34b34>
  4369a0:	mov	w1, #0x4                   	// #4
  4369a4:	b	4368d8 <ferror@plt+0x34b98>
  4369a8:	mov	w1, #0x8                   	// #8
  4369ac:	b	436920 <ferror@plt+0x34be0>
  4369b0:	mov	w1, #0x2                   	// #2
  4369b4:	b	436954 <ferror@plt+0x34c14>
  4369b8:	mov	w24, #0x0                   	// #0
  4369bc:	b	43697c <ferror@plt+0x34c3c>
  4369c0:	add	x25, x19, #0x3
  4369c4:	cmp	x25, x21
  4369c8:	b.cc	436a44 <ferror@plt+0x34d04>  // b.lo, b.ul, b.last
  4369cc:	sub	x1, x21, x26
  4369d0:	cmp	x26, x21
  4369d4:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  4369d8:	sub	w0, w1, #0x1
  4369dc:	cmp	w0, #0x7
  4369e0:	b.hi	4369f0 <ferror@plt+0x34cb0>  // b.pmore
  4369e4:	ldr	x2, [x23, #648]
  4369e8:	mov	x0, x26
  4369ec:	blr	x2
  4369f0:	add	x24, x19, #0x4
  4369f4:	cmp	x24, x21
  4369f8:	b.cc	436a4c <ferror@plt+0x34d0c>  // b.lo, b.ul, b.last
  4369fc:	sub	x1, x21, x25
  436a00:	cmp	x25, x21
  436a04:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  436a08:	sub	w0, w1, #0x1
  436a0c:	cmp	w0, #0x7
  436a10:	b.hi	436a54 <ferror@plt+0x34d14>  // b.pmore
  436a14:	ldr	x2, [x23, #648]
  436a18:	mov	x0, x25
  436a1c:	blr	x2
  436a20:	ands	w25, w0, #0xff
  436a24:	b.eq	436a54 <ferror@plt+0x34d14>  // b.none
  436a28:	mov	w2, #0x5                   	// #5
  436a2c:	adrp	x1, 469000 <warn@@Base+0x2fa24>
  436a30:	mov	x0, #0x0                   	// #0
  436a34:	add	x1, x1, #0x151
  436a38:	bl	401c70 <dcgettext@plt>
  436a3c:	mov	w2, w25
  436a40:	b	436994 <ferror@plt+0x34c54>
  436a44:	mov	w1, #0x1                   	// #1
  436a48:	b	4369d8 <ferror@plt+0x34c98>
  436a4c:	mov	w1, #0x1                   	// #1
  436a50:	b	436a08 <ferror@plt+0x34cc8>
  436a54:	add	x19, x19, #0x8
  436a58:	cmp	x19, x21
  436a5c:	b.cc	436aa8 <ferror@plt+0x34d68>  // b.lo, b.ul, b.last
  436a60:	sub	x1, x21, x24
  436a64:	cmp	x24, x21
  436a68:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  436a6c:	sub	w0, w1, #0x1
  436a70:	cmp	w0, #0x7
  436a74:	b.hi	436ab0 <ferror@plt+0x34d70>  // b.pmore
  436a78:	ldr	x2, [x23, #648]
  436a7c:	mov	x0, x24
  436a80:	blr	x2
  436a84:	mov	x21, x0
  436a88:	cbz	w0, 436ab0 <ferror@plt+0x34d70>
  436a8c:	mov	w2, #0x5                   	// #5
  436a90:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  436a94:	mov	x0, #0x0                   	// #0
  436a98:	add	x1, x1, #0xf3b
  436a9c:	bl	401c70 <dcgettext@plt>
  436aa0:	mov	w2, w21
  436aa4:	b	436994 <ferror@plt+0x34c54>
  436aa8:	mov	w1, #0x4                   	// #4
  436aac:	b	436a6c <ferror@plt+0x34d2c>
  436ab0:	ldr	x0, [sp, #112]
  436ab4:	sub	x19, x19, x0
  436ab8:	mov	x0, x22
  436abc:	bl	435ed8 <ferror@plt+0x34198>
  436ac0:	cbz	w0, 436c8c <ferror@plt+0x34f4c>
  436ac4:	adrp	x0, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  436ac8:	add	x0, x0, #0x6a0
  436acc:	str	x0, [sp, #96]
  436ad0:	mov	w1, #0x1                   	// #1
  436ad4:	mov	w2, #0x0                   	// #0
  436ad8:	mov	w27, #0x0                   	// #0
  436adc:	ldr	w9, [x0, #40]
  436ae0:	mov	x6, #0x0                   	// #0
  436ae4:	ldr	x0, [x0, #48]
  436ae8:	mov	x5, #0x0                   	// #0
  436aec:	mov	w22, #0x0                   	// #0
  436af0:	str	w1, [sp, #144]
  436af4:	add	x0, x0, #0x30
  436af8:	mov	w1, #0x0                   	// #0
  436afc:	cmp	w9, w2
  436b00:	b.ne	436cac <ferror@plt+0x34f6c>  // b.any
  436b04:	cbnz	w1, 436b20 <ferror@plt+0x34de0>
  436b08:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  436b0c:	add	x1, x1, #0xf78
  436b10:	mov	w2, #0x5                   	// #5
  436b14:	mov	x0, #0x0                   	// #0
  436b18:	bl	401c70 <dcgettext@plt>
  436b1c:	bl	4390e8 <error@@Base>
  436b20:	ldr	x0, [sp, #96]
  436b24:	mov	w21, #0x68                  	// #104
  436b28:	ldr	x0, [x0, #48]
  436b2c:	umaddl	x21, w27, w21, x0
  436b30:	ldr	w0, [x21, #72]
  436b34:	cbz	w0, 436b98 <ferror@plt+0x34e58>
  436b38:	ldr	x0, [x21, #48]
  436b3c:	ldr	x0, [x0]
  436b40:	cmp	x0, x19
  436b44:	b.eq	436b98 <ferror@plt+0x34e58>  // b.none
  436b48:	ldr	x0, [x21, #56]
  436b4c:	ldr	x0, [x0]
  436b50:	cmp	x0, x19
  436b54:	b.eq	436b98 <ferror@plt+0x34e58>  // b.none
  436b58:	mov	w2, #0x5                   	// #5
  436b5c:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  436b60:	mov	x0, #0x0                   	// #0
  436b64:	add	x1, x1, #0xfa3
  436b68:	bl	401c70 <dcgettext@plt>
  436b6c:	mov	x19, x0
  436b70:	ldr	x0, [x21, #48]
  436b74:	ldr	x23, [x20, #16]
  436b78:	ldr	x1, [x0]
  436b7c:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  436b80:	add	x0, x0, #0xe5
  436b84:	bl	4242d8 <ferror@plt+0x22598>
  436b88:	mov	x2, x0
  436b8c:	mov	x1, x23
  436b90:	mov	x0, x19
  436b94:	bl	4395dc <warn@@Base>
  436b98:	ldr	w0, [sp, #144]
  436b9c:	cbnz	w0, 436d50 <ferror@plt+0x35010>
  436ba0:	mov	w0, w22
  436ba4:	mov	x1, #0x4                   	// #4
  436ba8:	bl	42abf8 <ferror@plt+0x28eb8>
  436bac:	str	x0, [sp, #152]
  436bb0:	mov	x0, x20
  436bb4:	bl	4267cc <ferror@plt+0x24a8c>
  436bb8:	mov	x0, x20
  436bbc:	mov	x1, #0x0                   	// #0
  436bc0:	bl	41e708 <ferror@plt+0x1c9c8>
  436bc4:	cbz	w0, 436be0 <ferror@plt+0x34ea0>
  436bc8:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  436bcc:	add	x1, x1, #0xfcf
  436bd0:	mov	w2, #0x5                   	// #5
  436bd4:	mov	x0, #0x0                   	// #0
  436bd8:	bl	401c70 <dcgettext@plt>
  436bdc:	bl	401cc0 <printf@plt>
  436be0:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  436be4:	add	x1, x1, #0x23
  436be8:	mov	w2, #0x5                   	// #5
  436bec:	mov	x0, #0x0                   	// #0
  436bf0:	bl	401c70 <dcgettext@plt>
  436bf4:	bl	401cc0 <printf@plt>
  436bf8:	str	wzr, [sp, #240]
  436bfc:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  436c00:	add	x0, x0, #0x23d
  436c04:	str	x0, [sp, #200]
  436c08:	ldr	x0, [sp, #96]
  436c0c:	ldr	w0, [x0, #40]
  436c10:	cmp	w0, w27
  436c14:	b.hi	436d58 <ferror@plt+0x35018>  // b.pmore
  436c18:	ldr	x0, [x20, #32]
  436c1c:	ldr	x3, [x20, #48]
  436c20:	add	x0, x0, x3
  436c24:	ldr	x3, [sp, #288]
  436c28:	cmp	x0, x3
  436c2c:	b.ls	436c6c <ferror@plt+0x34f2c>  // b.plast
  436c30:	sub	x3, x0, x3
  436c34:	mov	w4, #0x5                   	// #5
  436c38:	adrp	x2, 46e000 <warn@@Base+0x34a24>
  436c3c:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  436c40:	add	x2, x2, #0x3a3
  436c44:	add	x1, x1, #0x3d8
  436c48:	mov	x0, #0x0                   	// #0
  436c4c:	bl	401c20 <dcngettext@plt>
  436c50:	ldr	x1, [x20, #32]
  436c54:	ldr	x2, [x20, #48]
  436c58:	ldr	x3, [sp, #288]
  436c5c:	add	x1, x1, x2
  436c60:	ldr	x2, [x20, #16]
  436c64:	sub	x1, x1, x3
  436c68:	bl	4395dc <warn@@Base>
  436c6c:	mov	w0, #0xa                   	// #10
  436c70:	bl	401cf0 <putchar@plt>
  436c74:	ldr	x0, [sp, #152]
  436c78:	bl	401bd0 <free@plt>
  436c7c:	mov	w0, #0x1                   	// #1
  436c80:	b	436878 <ferror@plt+0x34b38>
  436c84:	mov	x19, #0x0                   	// #0
  436c88:	b	436ab8 <ferror@plt+0x34d78>
  436c8c:	mov	w2, #0x5                   	// #5
  436c90:	adrp	x1, 46d000 <warn@@Base+0x33a24>
  436c94:	mov	x0, #0x0                   	// #0
  436c98:	add	x1, x1, #0xc1e
  436c9c:	bl	401c70 <dcgettext@plt>
  436ca0:	ldr	x1, [x20, #16]
  436ca4:	bl	4395dc <warn@@Base>
  436ca8:	b	436874 <ferror@plt+0x34b34>
  436cac:	ldr	w3, [x0, #24]
  436cb0:	ldr	w4, [sp, #144]
  436cb4:	cmp	w22, w3
  436cb8:	csel	w22, w22, w3, cs  // cs = hs, nlast
  436cbc:	cmp	w3, #0x0
  436cc0:	csel	w4, w4, wzr, ne  // ne = any
  436cc4:	cbz	w4, 436d30 <ferror@plt+0x34ff0>
  436cc8:	cbnz	w1, 436d3c <ferror@plt+0x34ffc>
  436ccc:	ldr	x1, [x0]
  436cd0:	mov	w27, w2
  436cd4:	ldr	x5, [x1]
  436cd8:	ldr	x1, [x0, #8]
  436cdc:	ldr	x6, [x1]
  436ce0:	mov	w1, #0x1                   	// #1
  436ce4:	ubfiz	x4, x1, #3, #32
  436ce8:	b	436d20 <ferror@plt+0x34fe0>
  436cec:	ldr	x7, [x0]
  436cf0:	ldr	x7, [x7, x4]
  436cf4:	cmp	x7, x5
  436cf8:	b.cc	436d44 <ferror@plt+0x35004>  // b.lo, b.ul, b.last
  436cfc:	ldr	x8, [x0, #8]
  436d00:	ldr	x8, [x8, x4]
  436d04:	b.ne	436d10 <ferror@plt+0x34fd0>  // b.any
  436d08:	cmp	x6, x8
  436d0c:	b.hi	436d44 <ferror@plt+0x35004>  // b.pmore
  436d10:	add	w1, w1, #0x1
  436d14:	add	x4, x4, #0x8
  436d18:	mov	x6, x8
  436d1c:	mov	x5, x7
  436d20:	cmp	w1, w3
  436d24:	b.cc	436cec <ferror@plt+0x34fac>  // b.lo, b.ul, b.last
  436d28:	mov	w1, #0x1                   	// #1
  436d2c:	str	w1, [sp, #144]
  436d30:	add	w2, w2, #0x1
  436d34:	add	x0, x0, #0x68
  436d38:	b	436afc <ferror@plt+0x34dbc>
  436d3c:	mov	w1, #0x0                   	// #0
  436d40:	b	436ce4 <ferror@plt+0x34fa4>
  436d44:	mov	w1, #0x1                   	// #1
  436d48:	str	wzr, [sp, #144]
  436d4c:	b	436d30 <ferror@plt+0x34ff0>
  436d50:	str	xzr, [sp, #152]
  436d54:	b	436bb0 <ferror@plt+0x34e70>
  436d58:	mov	w0, #0x68                  	// #104
  436d5c:	umull	x0, w27, w0
  436d60:	str	x0, [sp, #136]
  436d64:	ldr	w0, [sp, #144]
  436d68:	cbnz	w0, 436db8 <ferror@plt+0x35078>
  436d6c:	ldr	x0, [sp, #96]
  436d70:	mov	w2, #0x0                   	// #0
  436d74:	ldr	x1, [sp, #136]
  436d78:	ldr	x0, [x0, #48]
  436d7c:	add	x0, x0, x1
  436d80:	ldr	w1, [x0, #72]
  436d84:	cmp	w1, w2
  436d88:	b.hi	436dc8 <ferror@plt+0x35088>  // b.pmore
  436d8c:	ldr	x3, [sp, #96]
  436d90:	mov	w1, w1
  436d94:	ldp	x2, x0, [x0, #48]
  436d98:	str	x2, [x3, #56]
  436d9c:	mov	x2, x3
  436da0:	adrp	x3, 423000 <ferror@plt+0x212c0>
  436da4:	add	x3, x3, #0xf3c
  436da8:	str	x0, [x2, #64]
  436dac:	mov	x2, #0x4                   	// #4
  436db0:	ldr	x0, [sp, #152]
  436db4:	bl	4019b0 <qsort@plt>
  436db8:	mov	w0, #0x1                   	// #1
  436dbc:	str	wzr, [sp, #148]
  436dc0:	str	w0, [sp, #184]
  436dc4:	b	436f58 <ferror@plt+0x35218>
  436dc8:	ldr	x1, [sp, #152]
  436dcc:	str	w2, [x1, w2, uxtw #2]
  436dd0:	add	w2, w2, #0x1
  436dd4:	b	436d80 <ferror@plt+0x35040>
  436dd8:	ldr	w0, [sp, #144]
  436ddc:	cbnz	w0, 436f80 <ferror@plt+0x35240>
  436de0:	ldr	w1, [sp, #148]
  436de4:	ldr	x0, [sp, #152]
  436de8:	ldr	w0, [x0, w1, uxtw #2]
  436dec:	ldr	w1, [sp, #148]
  436df0:	mov	w0, w0
  436df4:	ldp	x4, x3, [x2, #48]
  436df8:	cbz	w1, 436e30 <ferror@plt+0x350f0>
  436dfc:	ldr	w5, [sp, #144]
  436e00:	sub	w1, w1, #0x1
  436e04:	cbz	w5, 436f88 <ferror@plt+0x35248>
  436e08:	lsl	x1, x1, #3
  436e0c:	lsl	x5, x0, #3
  436e10:	ldr	x7, [x4, x1]
  436e14:	ldr	x6, [x4, x5]
  436e18:	cmp	x7, x6
  436e1c:	b.ne	436e30 <ferror@plt+0x350f0>  // b.any
  436e20:	ldr	x6, [x3, x1]
  436e24:	ldr	x1, [x3, x5]
  436e28:	cmp	x6, x1
  436e2c:	b.eq	436f4c <ferror@plt+0x3520c>  // b.none
  436e30:	ldr	x1, [x2, #64]
  436e34:	ldr	w1, [x1, x0, lsl #2]
  436e38:	lsl	x0, x0, #3
  436e3c:	str	w1, [sp, #196]
  436e40:	ldr	x1, [sp, #112]
  436e44:	ldr	x21, [x4, x0]
  436e48:	ldr	x19, [x3, x0]
  436e4c:	add	x1, x1, x21
  436e50:	str	x1, [sp, #128]
  436e54:	cmn	x19, #0x1
  436e58:	b.eq	436f94 <ferror@plt+0x35254>  // b.none
  436e5c:	ldr	x0, [sp, #112]
  436e60:	add	x0, x0, x19
  436e64:	str	x0, [sp, #104]
  436e68:	ldr	x0, [x2, #24]
  436e6c:	str	x0, [sp, #120]
  436e70:	ldr	x0, [sp, #104]
  436e74:	ldr	x1, [sp, #128]
  436e78:	cmp	x0, #0x0
  436e7c:	cset	w0, ne  // ne = any
  436e80:	str	w0, [sp, #188]
  436e84:	cmp	w0, #0x0
  436e88:	ldr	x0, [sp, #104]
  436e8c:	ccmp	x0, x1, #0x2, ne  // ne = any
  436e90:	b.cs	436ec4 <ferror@plt+0x35184>  // b.hs, b.nlast
  436e94:	mov	x3, x1
  436e98:	mov	w2, w27
  436e9c:	add	x1, sp, #0x128
  436ea0:	str	x0, [sp, #296]
  436ea4:	mov	x0, x20
  436ea8:	bl	429668 <ferror@plt+0x27928>
  436eac:	ldr	x1, [sp, #104]
  436eb0:	ldr	x0, [sp, #288]
  436eb4:	cmp	x0, x1
  436eb8:	b.ne	436ec4 <ferror@plt+0x35184>  // b.any
  436ebc:	ldr	x0, [sp, #296]
  436ec0:	str	x0, [sp, #288]
  436ec4:	ldr	w1, [sp, #184]
  436ec8:	ldr	w0, [sp, #240]
  436ecc:	eor	w1, w1, #0x1
  436ed0:	eor	w0, w0, #0x1
  436ed4:	orr	w0, w0, w1
  436ed8:	cbnz	w0, 436fb0 <ferror@plt+0x35270>
  436edc:	ldr	x1, [sp, #128]
  436ee0:	ldr	x0, [sp, #288]
  436ee4:	cmp	x0, x1
  436ee8:	b.cs	436f9c <ferror@plt+0x3525c>  // b.hs, b.nlast
  436eec:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  436ef0:	add	x1, x1, #0x5e
  436ef4:	mov	w2, #0x5                   	// #5
  436ef8:	mov	x0, #0x0                   	// #0
  436efc:	bl	401c70 <dcgettext@plt>
  436f00:	ldr	x3, [sp, #112]
  436f04:	mov	x2, x21
  436f08:	ldr	x1, [sp, #288]
  436f0c:	sub	x1, x1, x3
  436f10:	bl	4395dc <warn@@Base>
  436f14:	ldr	x0, [sp, #128]
  436f18:	str	x0, [sp, #288]
  436f1c:	ldr	x0, [sp, #104]
  436f20:	str	x0, [sp, #296]
  436f24:	ldr	x0, [sp, #160]
  436f28:	cmp	x0, x21
  436f2c:	b.hi	436fbc <ferror@plt+0x3527c>  // b.pmore
  436f30:	mov	w2, #0x5                   	// #5
  436f34:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  436f38:	mov	x0, #0x0                   	// #0
  436f3c:	add	x1, x1, #0xd7
  436f40:	bl	401c70 <dcgettext@plt>
  436f44:	mov	x1, x21
  436f48:	bl	4395dc <warn@@Base>
  436f4c:	ldr	w0, [sp, #148]
  436f50:	add	w0, w0, #0x1
  436f54:	str	w0, [sp, #148]
  436f58:	ldr	x0, [sp, #96]
  436f5c:	ldr	w1, [sp, #148]
  436f60:	ldr	x2, [x0, #48]
  436f64:	ldr	x0, [sp, #136]
  436f68:	add	x2, x2, x0
  436f6c:	ldr	w0, [x2, #72]
  436f70:	cmp	w0, w1
  436f74:	b.hi	436dd8 <ferror@plt+0x35098>  // b.pmore
  436f78:	add	w27, w27, #0x1
  436f7c:	b	436c08 <ferror@plt+0x34ec8>
  436f80:	ldr	w0, [sp, #148]
  436f84:	b	436dec <ferror@plt+0x350ac>
  436f88:	ldr	x5, [sp, #152]
  436f8c:	ldr	w1, [x5, x1, lsl #2]
  436f90:	b	436e08 <ferror@plt+0x350c8>
  436f94:	str	xzr, [sp, #104]
  436f98:	b	436e68 <ferror@plt+0x35128>
  436f9c:	b.ls	436f14 <ferror@plt+0x351d4>  // b.plast
  436fa0:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  436fa4:	mov	w2, #0x5                   	// #5
  436fa8:	add	x1, x1, #0x96
  436fac:	b	436ef8 <ferror@plt+0x351b8>
  436fb0:	mov	w0, #0x1                   	// #1
  436fb4:	str	w0, [sp, #240]
  436fb8:	b	436f14 <ferror@plt+0x351d4>
  436fbc:	ldr	w0, [sp, #188]
  436fc0:	cmp	w0, #0x0
  436fc4:	ldr	x0, [sp, #160]
  436fc8:	ccmp	x0, x19, #0x2, ne  // ne = any
  436fcc:	b.hi	436fec <ferror@plt+0x352ac>  // b.pmore
  436fd0:	mov	w2, #0x5                   	// #5
  436fd4:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  436fd8:	mov	x0, #0x0                   	// #0
  436fdc:	add	x1, x1, #0xd2
  436fe0:	bl	401c70 <dcgettext@plt>
  436fe4:	mov	x1, x19
  436fe8:	b	436f48 <ferror@plt+0x35208>
  436fec:	ldr	x0, [sp, #208]
  436ff0:	cbnz	x0, 437a58 <ferror@plt+0x35d18>
  436ff4:	ldr	x19, [x20, #32]
  436ff8:	ldr	x0, [x20, #48]
  436ffc:	ldr	w1, [sp, #192]
  437000:	add	x19, x19, x0
  437004:	ldr	x0, [sp, #96]
  437008:	ldr	w0, [x0, #40]
  43700c:	cmp	w27, w0
  437010:	cbz	w1, 437610 <ferror@plt+0x358d0>
  437014:	b.cc	437038 <ferror@plt+0x352f8>  // b.lo, b.ul, b.last
  437018:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  43701c:	add	x1, x1, #0x10d
  437020:	mov	w2, #0x5                   	// #5
  437024:	mov	x0, #0x0                   	// #0
  437028:	bl	401c70 <dcgettext@plt>
  43702c:	mov	w1, w27
  437030:	bl	4395dc <warn@@Base>
  437034:	b	43722c <ferror@plt+0x354ec>
  437038:	ldr	x0, [sp, #96]
  43703c:	ldr	x2, [sp, #136]
  437040:	ldr	x1, [x0, #48]
  437044:	ldr	x0, [sp, #136]
  437048:	ldr	w26, [x1, x2]
  43704c:	add	x0, x1, x0
  437050:	sub	w1, w26, #0x2
  437054:	cmp	w1, #0x6
  437058:	b.hi	4370c0 <ferror@plt+0x35380>  // b.pmore
  43705c:	ldr	x1, [x0, #16]
  437060:	adrp	x24, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  437064:	ldr	x23, [sp, #104]
  437068:	add	x24, x24, #0x288
  43706c:	ldr	x22, [sp, #128]
  437070:	str	x1, [sp, #120]
  437074:	ldp	w1, w0, [x0, #4]
  437078:	str	w1, [sp, #168]
  43707c:	str	w0, [sp, #176]
  437080:	ldr	x0, [sp, #200]
  437084:	ldr	x1, [sp, #288]
  437088:	sub	x1, x22, x1
  43708c:	add	x1, x1, x21
  437090:	bl	401cc0 <printf@plt>
  437094:	cmp	x22, x19
  437098:	b.cc	4370e4 <ferror@plt+0x353a4>  // b.lo, b.ul, b.last
  43709c:	mov	w2, #0x5                   	// #5
  4370a0:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  4370a4:	mov	x0, #0x0                   	// #0
  4370a8:	add	x1, x1, #0x174
  4370ac:	bl	401c70 <dcgettext@plt>
  4370b0:	mov	x1, x21
  4370b4:	bl	4395dc <warn@@Base>
  4370b8:	str	x22, [sp, #288]
  4370bc:	b	43758c <ferror@plt+0x3584c>
  4370c0:	mov	w2, #0x5                   	// #5
  4370c4:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  4370c8:	mov	x0, #0x0                   	// #0
  4370cc:	add	x1, x1, #0x13e
  4370d0:	bl	401c70 <dcgettext@plt>
  4370d4:	mov	w2, w27
  4370d8:	mov	w1, w26
  4370dc:	bl	4395dc <warn@@Base>
  4370e0:	b	43722c <ferror@plt+0x354ec>
  4370e4:	add	x28, x22, #0x1
  4370e8:	cmp	x28, x19
  4370ec:	b.cc	437208 <ferror@plt+0x354c8>  // b.lo, b.ul, b.last
  4370f0:	sub	x0, x19, x22
  4370f4:	mov	w1, w0
  4370f8:	sub	w0, w0, #0x1
  4370fc:	cmp	w0, #0x7
  437100:	b.hi	437210 <ferror@plt+0x354d0>  // b.pmore
  437104:	ldr	x2, [x24]
  437108:	mov	x0, x22
  43710c:	blr	x2
  437110:	mov	x7, x0
  437114:	mov	w25, w0
  437118:	cbz	x23, 4371e8 <ferror@plt+0x354a8>
  43711c:	sub	w0, w0, #0x2
  437120:	cmp	w0, #0x2
  437124:	b.hi	4371e8 <ferror@plt+0x354a8>  // b.pmore
  437128:	ldr	x6, [sp, #288]
  43712c:	add	x4, sp, #0x11c
  437130:	add	x3, sp, #0x118
  437134:	mov	x1, x19
  437138:	sub	x6, x23, x6
  43713c:	mov	x0, x23
  437140:	add	x6, x6, x21
  437144:	mov	w2, #0x0                   	// #0
  437148:	stp	x6, x7, [sp, #224]
  43714c:	bl	4275f0 <ferror@plt+0x258b0>
  437150:	mov	x2, x0
  437154:	ldr	w0, [sp, #280]
  437158:	str	x2, [sp, #216]
  43715c:	add	x23, x23, x0
  437160:	ldr	w0, [sp, #284]
  437164:	bl	425cb8 <ferror@plt+0x23f78>
  437168:	ldr	x2, [sp, #216]
  43716c:	mov	w1, #0x8                   	// #8
  437170:	mov	x0, x2
  437174:	bl	4273bc <ferror@plt+0x2567c>
  437178:	add	x4, sp, #0x11c
  43717c:	add	x3, sp, #0x118
  437180:	mov	x1, x19
  437184:	mov	x0, x23
  437188:	mov	w2, #0x0                   	// #0
  43718c:	bl	4275f0 <ferror@plt+0x258b0>
  437190:	mov	x2, x0
  437194:	ldr	w0, [sp, #280]
  437198:	str	x2, [sp, #216]
  43719c:	add	x23, x23, x0
  4371a0:	ldr	w0, [sp, #284]
  4371a4:	bl	425cb8 <ferror@plt+0x23f78>
  4371a8:	ldr	x2, [sp, #216]
  4371ac:	mov	w1, #0x8                   	// #8
  4371b0:	mov	x0, x2
  4371b4:	bl	4273bc <ferror@plt+0x2567c>
  4371b8:	mov	w2, #0x5                   	// #5
  4371bc:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  4371c0:	mov	x0, #0x0                   	// #0
  4371c4:	add	x1, x1, #0x1af
  4371c8:	bl	401c70 <dcgettext@plt>
  4371cc:	ldr	x6, [sp, #224]
  4371d0:	adrp	x3, 444000 <warn@@Base+0xaa24>
  4371d4:	mov	w2, #0x8                   	// #8
  4371d8:	add	x3, x3, #0xa97
  4371dc:	mov	x1, x6
  4371e0:	bl	401cc0 <printf@plt>
  4371e4:	ldr	x7, [sp, #232]
  4371e8:	cmp	w7, #0x4
  4371ec:	b.hi	43756c <ferror@plt+0x3582c>  // b.pmore
  4371f0:	adrp	x0, 46f000 <warn@@Base+0x35a24>
  4371f4:	add	x0, x0, #0xab4
  4371f8:	ldrh	w0, [x0, w25, uxtw #1]
  4371fc:	adr	x1, 437208 <ferror@plt+0x354c8>
  437200:	add	x0, x1, w0, sxth #2
  437204:	br	x0
  437208:	mov	w1, #0x1                   	// #1
  43720c:	b	437104 <ferror@plt+0x353c4>
  437210:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  437214:	add	x1, x1, #0x249
  437218:	mov	w2, #0x5                   	// #5
  43721c:	mov	x0, #0x0                   	// #0
  437220:	stp	x28, x23, [sp, #288]
  437224:	bl	401c70 <dcgettext@plt>
  437228:	bl	401cc0 <printf@plt>
  43722c:	ldp	w1, w0, [sp, #184]
  437230:	tst	w0, w1
  437234:	b.eq	437f68 <ferror@plt+0x36228>  // b.none
  437238:	ldr	x1, [sp, #104]
  43723c:	ldr	x0, [sp, #288]
  437240:	cmp	x0, x1
  437244:	b.eq	437f74 <ferror@plt+0x36234>  // b.none
  437248:	ldr	x1, [sp, #128]
  43724c:	ldr	x0, [sp, #296]
  437250:	cmp	x0, x1
  437254:	b.eq	437f74 <ferror@plt+0x36234>  // b.none
  437258:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  43725c:	add	x1, x1, #0x35c
  437260:	mov	w2, #0x5                   	// #5
  437264:	mov	x0, #0x0                   	// #0
  437268:	bl	401c70 <dcgettext@plt>
  43726c:	bl	4395dc <warn@@Base>
  437270:	str	wzr, [sp, #184]
  437274:	ldr	x1, [sp, #104]
  437278:	ldr	x0, [sp, #288]
  43727c:	cmp	x0, x1
  437280:	b.ne	436f4c <ferror@plt+0x3520c>  // b.any
  437284:	ldr	x3, [sp, #296]
  437288:	mov	w2, w27
  43728c:	add	x1, sp, #0x120
  437290:	mov	x0, x20
  437294:	bl	429668 <ferror@plt+0x27928>
  437298:	b	436f4c <ferror@plt+0x3520c>
  43729c:	add	x4, sp, #0x11c
  4372a0:	add	x3, sp, #0x118
  4372a4:	mov	x1, x19
  4372a8:	mov	x0, x28
  4372ac:	mov	w2, #0x0                   	// #0
  4372b0:	bl	4275f0 <ferror@plt+0x258b0>
  4372b4:	ldr	w22, [sp, #280]
  4372b8:	mov	x25, x0
  4372bc:	tst	x0, #0xffffffff00000000
  4372c0:	add	x22, x28, x22
  4372c4:	b.eq	4372d4 <ferror@plt+0x35594>  // b.none
  4372c8:	ldr	w0, [sp, #284]
  4372cc:	orr	w0, w0, #0x2
  4372d0:	str	w0, [sp, #284]
  4372d4:	ldr	w0, [sp, #284]
  4372d8:	bl	425cb8 <ferror@plt+0x23f78>
  4372dc:	mov	w0, w25
  4372e0:	bl	426780 <ferror@plt+0x24a40>
  4372e4:	cmp	x23, #0x0
  4372e8:	mov	w0, #0x9                   	// #9
  4372ec:	adrp	x2, 444000 <warn@@Base+0xaa24>
  4372f0:	mov	w1, #0x15                  	// #21
  4372f4:	add	x2, x2, #0xa97
  4372f8:	csel	w1, w1, w0, ne  // ne = any
  4372fc:	adrp	x0, 443000 <warn@@Base+0x9a24>
  437300:	add	x0, x0, #0x2a7
  437304:	bl	401cc0 <printf@plt>
  437308:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  43730c:	add	x1, x1, #0x1cd
  437310:	mov	w2, #0x5                   	// #5
  437314:	mov	x0, #0x0                   	// #0
  437318:	bl	401c70 <dcgettext@plt>
  43731c:	bl	401cc0 <printf@plt>
  437320:	b	437080 <ferror@plt+0x35340>
  437324:	add	x4, sp, #0x11c
  437328:	add	x3, sp, #0x118
  43732c:	mov	x1, x19
  437330:	mov	x0, x28
  437334:	mov	w2, #0x0                   	// #0
  437338:	bl	4275f0 <ferror@plt+0x258b0>
  43733c:	ldr	w22, [sp, #280]
  437340:	mov	x25, x0
  437344:	tst	x0, #0xffffffff00000000
  437348:	add	x22, x28, x22
  43734c:	b.eq	43735c <ferror@plt+0x3561c>  // b.none
  437350:	ldr	w0, [sp, #284]
  437354:	orr	w0, w0, #0x2
  437358:	str	w0, [sp, #284]
  43735c:	ldr	w0, [sp, #284]
  437360:	bl	425cb8 <ferror@plt+0x23f78>
  437364:	mov	w0, w25
  437368:	bl	426780 <ferror@plt+0x24a40>
  43736c:	mov	x0, x22
  437370:	add	x4, sp, #0x11c
  437374:	add	x3, sp, #0x118
  437378:	mov	x1, x19
  43737c:	mov	w2, #0x0                   	// #0
  437380:	bl	4275f0 <ferror@plt+0x258b0>
  437384:	mov	x25, x0
  437388:	tst	x0, #0xffffffff00000000
  43738c:	ldr	w0, [sp, #280]
  437390:	add	x22, x22, x0
  437394:	b.eq	4373a4 <ferror@plt+0x35664>  // b.none
  437398:	ldr	w0, [sp, #284]
  43739c:	orr	w0, w0, #0x2
  4373a0:	str	w0, [sp, #284]
  4373a4:	ldr	w0, [sp, #284]
  4373a8:	bl	425cb8 <ferror@plt+0x23f78>
  4373ac:	mov	w0, w25
  4373b0:	bl	426780 <ferror@plt+0x24a40>
  4373b4:	add	x25, x22, #0x2
  4373b8:	cmp	x25, x19
  4373bc:	b.hi	43709c <ferror@plt+0x3535c>  // b.pmore
  4373c0:	b.ne	437594 <ferror@plt+0x35854>  // b.any
  4373c4:	sub	x1, x19, x22
  4373c8:	cmp	x22, x19
  4373cc:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  4373d0:	sub	w0, w1, #0x1
  4373d4:	cmp	w0, #0x7
  4373d8:	b.hi	43759c <ferror@plt+0x3585c>  // b.pmore
  4373dc:	ldr	x2, [x24]
  4373e0:	mov	x0, x22
  4373e4:	blr	x2
  4373e8:	and	w22, w0, #0xffff
  4373ec:	and	x4, x22, #0xffff
  4373f0:	add	x22, x25, w22, uxth
  4373f4:	cmp	x22, x19
  4373f8:	b.ls	4375a4 <ferror@plt+0x35864>  // b.plast
  4373fc:	mov	w2, #0x5                   	// #5
  437400:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  437404:	mov	x0, #0x0                   	// #0
  437408:	add	x1, x1, #0x174
  43740c:	bl	401c70 <dcgettext@plt>
  437410:	mov	x22, x25
  437414:	mov	x1, x21
  437418:	bl	4395dc <warn@@Base>
  43741c:	b	4370b8 <ferror@plt+0x35378>
  437420:	add	x4, sp, #0x11c
  437424:	add	x3, sp, #0x118
  437428:	mov	x1, x19
  43742c:	mov	x0, x28
  437430:	mov	w2, #0x0                   	// #0
  437434:	bl	4275f0 <ferror@plt+0x258b0>
  437438:	ldr	w25, [sp, #280]
  43743c:	mov	x22, x0
  437440:	tst	x0, #0xffffffff00000000
  437444:	add	x25, x28, x25
  437448:	b.eq	437458 <ferror@plt+0x35718>  // b.none
  43744c:	ldr	w0, [sp, #284]
  437450:	orr	w0, w0, #0x2
  437454:	str	w0, [sp, #284]
  437458:	ldr	w0, [sp, #284]
  43745c:	bl	425cb8 <ferror@plt+0x23f78>
  437460:	mov	w0, w22
  437464:	add	x22, x25, #0x4
  437468:	bl	426780 <ferror@plt+0x24a40>
  43746c:	cmp	x22, x19
  437470:	b.cc	4374ac <ferror@plt+0x3576c>  // b.lo, b.ul, b.last
  437474:	sub	x1, x19, x25
  437478:	cmp	x25, x19
  43747c:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  437480:	sub	w0, w1, #0x1
  437484:	cmp	w0, #0x7
  437488:	b.hi	4374b4 <ferror@plt+0x35774>  // b.pmore
  43748c:	ldr	x2, [x24]
  437490:	mov	x0, x25
  437494:	blr	x2
  437498:	mov	w1, w0
  43749c:	adrp	x0, 46e000 <warn@@Base+0x34a24>
  4374a0:	add	x0, x0, #0x1ed
  4374a4:	bl	401cc0 <printf@plt>
  4374a8:	b	4373b4 <ferror@plt+0x35674>
  4374ac:	mov	w1, #0x4                   	// #4
  4374b0:	b	437480 <ferror@plt+0x35740>
  4374b4:	mov	w1, #0x0                   	// #0
  4374b8:	b	43749c <ferror@plt+0x3575c>
  4374bc:	add	x2, x22, #0x5
  4374c0:	cmp	x2, x19
  4374c4:	b.cc	43754c <ferror@plt+0x3580c>  // b.lo, b.ul, b.last
  4374c8:	sub	x1, x19, x28
  4374cc:	cmp	x28, x19
  4374d0:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  4374d4:	sub	w0, w1, #0x1
  4374d8:	cmp	w0, #0x7
  4374dc:	b.hi	437554 <ferror@plt+0x35814>  // b.pmore
  4374e0:	ldr	x3, [x24]
  4374e4:	mov	x0, x28
  4374e8:	str	x2, [sp, #216]
  4374ec:	blr	x3
  4374f0:	mov	w1, w0
  4374f4:	ldr	x2, [sp, #216]
  4374f8:	adrp	x25, 46e000 <warn@@Base+0x34a24>
  4374fc:	add	x25, x25, #0x1ed
  437500:	add	x22, x22, #0x9
  437504:	mov	x0, x25
  437508:	str	x2, [sp, #216]
  43750c:	bl	401cc0 <printf@plt>
  437510:	cmp	x22, x19
  437514:	ldr	x2, [sp, #216]
  437518:	b.cc	43755c <ferror@plt+0x3581c>  // b.lo, b.ul, b.last
  43751c:	sub	x1, x19, x2
  437520:	cmp	x2, x19
  437524:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  437528:	sub	w0, w1, #0x1
  43752c:	cmp	w0, #0x7
  437530:	b.hi	437564 <ferror@plt+0x35824>  // b.pmore
  437534:	ldr	x3, [x24]
  437538:	mov	x0, x2
  43753c:	blr	x3
  437540:	mov	w1, w0
  437544:	mov	x0, x25
  437548:	b	4374a4 <ferror@plt+0x35764>
  43754c:	mov	w1, #0x4                   	// #4
  437550:	b	4374d4 <ferror@plt+0x35794>
  437554:	mov	w1, #0x0                   	// #0
  437558:	b	4374f8 <ferror@plt+0x357b8>
  43755c:	mov	w1, #0x4                   	// #4
  437560:	b	437528 <ferror@plt+0x357e8>
  437564:	mov	w1, #0x0                   	// #0
  437568:	b	437544 <ferror@plt+0x35804>
  43756c:	mov	w2, #0x5                   	// #5
  437570:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  437574:	mov	x0, #0x0                   	// #0
  437578:	add	x1, x1, #0x1f3
  43757c:	bl	401c70 <dcgettext@plt>
  437580:	mov	w1, w25
  437584:	bl	4395dc <warn@@Base>
  437588:	str	x28, [sp, #288]
  43758c:	str	x23, [sp, #296]
  437590:	b	43722c <ferror@plt+0x354ec>
  437594:	mov	w1, #0x2                   	// #2
  437598:	b	4373d0 <ferror@plt+0x35690>
  43759c:	mov	w22, #0x0                   	// #0
  4375a0:	b	4373ec <ferror@plt+0x356ac>
  4375a4:	mov	w0, #0x28                  	// #40
  4375a8:	str	x4, [sp, #216]
  4375ac:	bl	401cf0 <putchar@plt>
  4375b0:	ldr	w2, [sp, #168]
  4375b4:	mov	x6, x20
  4375b8:	ldr	w3, [sp, #176]
  4375bc:	mov	w1, w26
  4375c0:	ldr	x5, [sp, #120]
  4375c4:	mov	x0, x25
  4375c8:	ldr	x4, [sp, #216]
  4375cc:	bl	427a70 <ferror@plt+0x25d30>
  4375d0:	mov	w25, w0
  4375d4:	mov	w0, #0x29                  	// #41
  4375d8:	bl	401cf0 <putchar@plt>
  4375dc:	ldr	w0, [sp, #196]
  4375e0:	cmp	w25, #0x0
  4375e4:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  4375e8:	b.ne	437604 <ferror@plt+0x358c4>  // b.any
  4375ec:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  4375f0:	add	x1, x1, #0x9fe
  4375f4:	mov	w2, #0x5                   	// #5
  4375f8:	mov	x0, #0x0                   	// #0
  4375fc:	bl	401c70 <dcgettext@plt>
  437600:	bl	401cc0 <printf@plt>
  437604:	mov	w0, #0xa                   	// #10
  437608:	bl	401cf0 <putchar@plt>
  43760c:	b	437080 <ferror@plt+0x35340>
  437610:	b.cc	437624 <ferror@plt+0x358e4>  // b.lo, b.ul, b.last
  437614:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  437618:	mov	w2, #0x5                   	// #5
  43761c:	add	x1, x1, #0x21b
  437620:	b	437024 <ferror@plt+0x352e4>
  437624:	ldr	x0, [sp, #96]
  437628:	ldr	x2, [sp, #136]
  43762c:	ldr	x1, [x0, #48]
  437630:	ldr	x0, [sp, #136]
  437634:	ldr	w23, [x1, x2]
  437638:	add	x0, x1, x0
  43763c:	sub	w1, w23, #0x2
  437640:	cmp	w1, #0x6
  437644:	b.hi	4376d0 <ferror@plt+0x35990>  // b.pmore
  437648:	ldr	x1, [x0, #16]
  43764c:	str	x1, [sp, #224]
  437650:	ldp	w1, w0, [x0, #4]
  437654:	str	w0, [sp, #244]
  437658:	lsl	w0, w23, #1
  43765c:	str	x0, [sp, #248]
  437660:	lsl	w0, w23, #3
  437664:	str	w1, [sp, #232]
  437668:	sub	w1, w0, #0x1
  43766c:	mov	x0, #0xfffffffffffffffe    	// #-2
  437670:	ldr	x22, [sp, #128]
  437674:	lsl	x0, x0, x1
  437678:	mvn	x0, x0
  43767c:	str	x0, [sp, #216]
  437680:	ldr	x0, [sp, #104]
  437684:	str	x0, [sp, #168]
  437688:	adrp	x0, 46e000 <warn@@Base+0x34a24>
  43768c:	add	x0, x0, #0x266
  437690:	str	x0, [sp, #256]
  437694:	ldr	x0, [sp, #248]
  437698:	ldr	x26, [sp, #288]
  43769c:	add	x0, x22, x0
  4376a0:	cmp	x19, x0
  4376a4:	sub	x26, x22, x26
  4376a8:	add	x26, x26, x21
  4376ac:	b.cs	4376f0 <ferror@plt+0x359b0>  // b.hs, b.nlast
  4376b0:	mov	w2, #0x5                   	// #5
  4376b4:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  4376b8:	mov	x0, #0x0                   	// #0
  4376bc:	add	x1, x1, #0x174
  4376c0:	bl	401c70 <dcgettext@plt>
  4376c4:	mov	x1, x21
  4376c8:	bl	4395dc <warn@@Base>
  4376cc:	b	4377b0 <ferror@plt+0x35a70>
  4376d0:	mov	w2, #0x5                   	// #5
  4376d4:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  4376d8:	mov	x0, #0x0                   	// #0
  4376dc:	add	x1, x1, #0x13e
  4376e0:	bl	401c70 <dcgettext@plt>
  4376e4:	mov	w2, w27
  4376e8:	mov	w1, w23
  4376ec:	b	4370dc <ferror@plt+0x3539c>
  4376f0:	ldr	x0, [sp, #200]
  4376f4:	mov	x1, x26
  4376f8:	add	x24, x22, w23, uxtw
  4376fc:	mov	w28, w23
  437700:	bl	401cc0 <printf@plt>
  437704:	cmp	x24, x19
  437708:	b.cc	4377bc <ferror@plt+0x35a7c>  // b.lo, b.ul, b.last
  43770c:	sub	x1, x19, x22
  437710:	cmp	x22, x19
  437714:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  437718:	sub	w0, w1, #0x1
  43771c:	cmp	w0, #0x7
  437720:	b.hi	4377c4 <ferror@plt+0x35a84>  // b.pmore
  437724:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  437728:	ldr	x2, [x0, #648]
  43772c:	mov	x0, x22
  437730:	blr	x2
  437734:	mov	x25, x0
  437738:	add	x22, x24, x28
  43773c:	cmp	x22, x19
  437740:	b.cc	4377cc <ferror@plt+0x35a8c>  // b.lo, b.ul, b.last
  437744:	sub	x1, x19, x24
  437748:	cmp	x24, x19
  43774c:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  437750:	sub	w0, w1, #0x1
  437754:	cmp	w0, #0x7
  437758:	b.hi	4377d4 <ferror@plt+0x35a94>  // b.pmore
  43775c:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  437760:	ldr	x2, [x0, #648]
  437764:	mov	x0, x24
  437768:	blr	x2
  43776c:	mov	x24, x0
  437770:	orr	x0, x25, x24
  437774:	cbnz	x0, 4377dc <ferror@plt+0x35a9c>
  437778:	mov	x1, x26
  43777c:	mov	x0, x20
  437780:	bl	41e708 <ferror@plt+0x1c9c8>
  437784:	cbnz	w0, 4377dc <ferror@plt+0x35a9c>
  437788:	add	x1, x26, x28
  43778c:	mov	x0, x20
  437790:	bl	41e708 <ferror@plt+0x1c9c8>
  437794:	cbnz	w0, 4377dc <ferror@plt+0x35a9c>
  437798:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  43779c:	add	x1, x1, #0x249
  4377a0:	mov	w2, #0x5                   	// #5
  4377a4:	mov	x0, #0x0                   	// #0
  4377a8:	bl	401c70 <dcgettext@plt>
  4377ac:	bl	401cc0 <printf@plt>
  4377b0:	ldr	x0, [sp, #168]
  4377b4:	stp	x22, x0, [sp, #288]
  4377b8:	b	43722c <ferror@plt+0x354ec>
  4377bc:	mov	w1, w23
  4377c0:	b	437718 <ferror@plt+0x359d8>
  4377c4:	mov	x25, #0x0                   	// #0
  4377c8:	b	437738 <ferror@plt+0x359f8>
  4377cc:	mov	w1, w23
  4377d0:	b	437750 <ferror@plt+0x35a10>
  4377d4:	mov	x24, #0x0                   	// #0
  4377d8:	b	437770 <ferror@plt+0x35a30>
  4377dc:	ldr	x0, [sp, #216]
  4377e0:	bics	xzr, x0, x25
  4377e4:	b.ne	437828 <ferror@plt+0x35ae8>  // b.any
  4377e8:	bics	xzr, x0, x24
  4377ec:	b.eq	437828 <ferror@plt+0x35ae8>  // b.none
  4377f0:	mov	w1, w23
  4377f4:	mov	x0, x25
  4377f8:	bl	42449c <ferror@plt+0x2275c>
  4377fc:	mov	w1, w23
  437800:	mov	x0, x24
  437804:	bl	42449c <ferror@plt+0x2275c>
  437808:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  43780c:	add	x1, x1, #0xa1f
  437810:	mov	w2, #0x5                   	// #5
  437814:	mov	x0, #0x0                   	// #0
  437818:	bl	401c70 <dcgettext@plt>
  43781c:	bl	401cc0 <printf@plt>
  437820:	str	x24, [sp, #120]
  437824:	b	437694 <ferror@plt+0x35954>
  437828:	ldr	x0, [sp, #168]
  43782c:	cbz	x0, 437950 <ferror@plt+0x35c10>
  437830:	ldr	x5, [sp, #288]
  437834:	add	x4, sp, #0x11c
  437838:	add	x3, sp, #0x118
  43783c:	mov	w2, #0x0                   	// #0
  437840:	sub	x5, x0, x5
  437844:	mov	x1, x19
  437848:	add	x5, x5, x21
  43784c:	str	x5, [sp, #264]
  437850:	bl	4275f0 <ferror@plt+0x258b0>
  437854:	str	x0, [sp, #176]
  437858:	ldr	x0, [sp, #168]
  43785c:	ldr	w28, [sp, #280]
  437860:	add	x28, x0, x28
  437864:	ldr	w0, [sp, #284]
  437868:	bl	425cb8 <ferror@plt+0x23f78>
  43786c:	ldr	x0, [sp, #176]
  437870:	mov	w1, w23
  437874:	bl	4273bc <ferror@plt+0x2567c>
  437878:	add	x3, sp, #0x118
  43787c:	add	x4, sp, #0x11c
  437880:	mov	w2, #0x0                   	// #0
  437884:	mov	x1, x19
  437888:	mov	x0, x28
  43788c:	bl	4275f0 <ferror@plt+0x258b0>
  437890:	mov	x26, x0
  437894:	ldr	w0, [sp, #280]
  437898:	add	x0, x28, x0
  43789c:	str	x0, [sp, #168]
  4378a0:	ldr	w0, [sp, #284]
  4378a4:	bl	425cb8 <ferror@plt+0x23f78>
  4378a8:	mov	w1, w23
  4378ac:	mov	x0, x26
  4378b0:	bl	4273bc <ferror@plt+0x2567c>
  4378b4:	mov	w2, #0x5                   	// #5
  4378b8:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  4378bc:	mov	x0, #0x0                   	// #0
  4378c0:	add	x1, x1, #0x1af
  4378c4:	bl	401c70 <dcgettext@plt>
  4378c8:	ldr	x5, [sp, #264]
  4378cc:	adrp	x3, 444000 <warn@@Base+0xaa24>
  4378d0:	mov	w2, #0x8                   	// #8
  4378d4:	add	x3, x3, #0xa97
  4378d8:	mov	x1, x5
  4378dc:	bl	401cc0 <printf@plt>
  4378e0:	add	x28, x22, #0x2
  4378e4:	cmp	x28, x19
  4378e8:	b.hi	4376b0 <ferror@plt+0x35970>  // b.pmore
  4378ec:	b.ne	43795c <ferror@plt+0x35c1c>  // b.any
  4378f0:	sub	x1, x19, x22
  4378f4:	cmp	x22, x19
  4378f8:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  4378fc:	sub	w0, w1, #0x1
  437900:	cmp	w0, #0x7
  437904:	b.hi	437964 <ferror@plt+0x35c24>  // b.pmore
  437908:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  43790c:	ldr	x2, [x0, #648]
  437910:	mov	x0, x22
  437914:	blr	x2
  437918:	and	w22, w0, #0xffff
  43791c:	and	x4, x22, #0xffff
  437920:	add	x22, x28, w22, uxth
  437924:	cmp	x22, x19
  437928:	b.ls	43796c <ferror@plt+0x35c2c>  // b.plast
  43792c:	mov	w2, #0x5                   	// #5
  437930:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  437934:	mov	x0, #0x0                   	// #0
  437938:	add	x1, x1, #0x174
  43793c:	bl	401c70 <dcgettext@plt>
  437940:	mov	x22, x28
  437944:	mov	x1, x21
  437948:	bl	4395dc <warn@@Base>
  43794c:	b	4377b0 <ferror@plt+0x35a70>
  437950:	mov	x26, #0xffffffffffffffff    	// #-1
  437954:	str	x26, [sp, #176]
  437958:	b	4378e0 <ferror@plt+0x35ba0>
  43795c:	mov	w1, #0x2                   	// #2
  437960:	b	4378fc <ferror@plt+0x35bbc>
  437964:	mov	w22, #0x0                   	// #0
  437968:	b	43791c <ferror@plt+0x35bdc>
  43796c:	ldr	x0, [sp, #120]
  437970:	mov	w1, w23
  437974:	str	x4, [sp, #264]
  437978:	add	x0, x25, x0
  43797c:	bl	42449c <ferror@plt+0x2275c>
  437980:	ldr	x0, [sp, #120]
  437984:	mov	w1, w23
  437988:	add	x0, x24, x0
  43798c:	bl	42449c <ferror@plt+0x2275c>
  437990:	mov	w0, #0x28                  	// #40
  437994:	bl	401cf0 <putchar@plt>
  437998:	ldr	w2, [sp, #232]
  43799c:	mov	x6, x20
  4379a0:	ldr	w3, [sp, #244]
  4379a4:	mov	w1, w23
  4379a8:	ldr	x5, [sp, #224]
  4379ac:	mov	x0, x28
  4379b0:	ldr	x4, [sp, #264]
  4379b4:	bl	427a70 <ferror@plt+0x25d30>
  4379b8:	mov	w28, w0
  4379bc:	mov	w0, #0x29                  	// #41
  4379c0:	bl	401cf0 <putchar@plt>
  4379c4:	ldr	w0, [sp, #196]
  4379c8:	cmp	w28, #0x0
  4379cc:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  4379d0:	b.ne	4379ec <ferror@plt+0x35cac>  // b.any
  4379d4:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  4379d8:	add	x1, x1, #0x9fe
  4379dc:	mov	w2, #0x5                   	// #5
  4379e0:	mov	x0, #0x0                   	// #0
  4379e4:	bl	401c70 <dcgettext@plt>
  4379e8:	bl	401cc0 <printf@plt>
  4379ec:	cmp	x25, x24
  4379f0:	ldr	x1, [sp, #176]
  4379f4:	cset	w0, eq  // eq = none
  4379f8:	cmp	w0, #0x0
  4379fc:	ccmp	x1, x26, #0x0, ne  // ne = any
  437a00:	b.ne	437a34 <ferror@plt+0x35cf4>  // b.any
  437a04:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  437a08:	add	x1, x1, #0x256
  437a0c:	mov	w2, #0x5                   	// #5
  437a10:	mov	x0, #0x0                   	// #0
  437a14:	bl	401c70 <dcgettext@plt>
  437a18:	adrp	x1, 48b000 <warn@@Base+0x51a24>
  437a1c:	ldr	x1, [x1, #1040]
  437a20:	bl	401910 <fputs@plt>
  437a24:	mov	w0, #0xa                   	// #10
  437a28:	bl	401cf0 <putchar@plt>
  437a2c:	ldr	x24, [sp, #120]
  437a30:	b	437820 <ferror@plt+0x35ae0>
  437a34:	cmp	x25, x24
  437a38:	b.hi	437a4c <ferror@plt+0x35d0c>  // b.pmore
  437a3c:	cmp	w0, #0x0
  437a40:	ldr	x0, [sp, #176]
  437a44:	ccmp	x0, x26, #0x0, ne  // ne = any
  437a48:	b.ls	437a24 <ferror@plt+0x35ce4>  // b.plast
  437a4c:	mov	w2, #0x5                   	// #5
  437a50:	ldr	x1, [sp, #256]
  437a54:	b	437a10 <ferror@plt+0x35cd0>
  437a58:	ldr	w0, [sp, #192]
  437a5c:	cbz	w0, 437a7c <ferror@plt+0x35d3c>
  437a60:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  437a64:	add	x1, x1, #0x275
  437a68:	mov	w2, #0x5                   	// #5
  437a6c:	mov	x0, #0x0                   	// #0
  437a70:	bl	401c70 <dcgettext@plt>
  437a74:	bl	4395dc <warn@@Base>
  437a78:	b	43722c <ferror@plt+0x354ec>
  437a7c:	ldr	x0, [sp, #96]
  437a80:	ldr	w0, [x0, #40]
  437a84:	cmp	w27, w0
  437a88:	b.cc	437a9c <ferror@plt+0x35d5c>  // b.lo, b.ul, b.last
  437a8c:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  437a90:	mov	w2, #0x5                   	// #5
  437a94:	add	x1, x1, #0x290
  437a98:	b	437024 <ferror@plt+0x352e4>
  437a9c:	ldr	x0, [sp, #96]
  437aa0:	ldr	x2, [sp, #136]
  437aa4:	ldr	x1, [x0, #48]
  437aa8:	ldr	x0, [sp, #136]
  437aac:	ldr	w25, [x1, x2]
  437ab0:	add	x0, x1, x0
  437ab4:	sub	w1, w25, #0x2
  437ab8:	cmp	w1, #0x6
  437abc:	b.hi	437b34 <ferror@plt+0x35df4>  // b.pmore
  437ac0:	ldr	x22, [x20, #32]
  437ac4:	mov	x24, #0xffffffffffffffff    	// #-1
  437ac8:	ldr	x1, [x20, #48]
  437acc:	mov	x23, x24
  437ad0:	ldr	x26, [sp, #104]
  437ad4:	add	x22, x22, x1
  437ad8:	ldr	x1, [x0, #16]
  437adc:	str	x1, [sp, #224]
  437ae0:	ldp	w1, w0, [x0, #4]
  437ae4:	str	w1, [sp, #232]
  437ae8:	ldr	x19, [sp, #128]
  437aec:	str	w0, [sp, #244]
  437af0:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  437af4:	add	x0, x0, #0x288
  437af8:	str	x0, [sp, #216]
  437afc:	ldr	x1, [sp, #288]
  437b00:	add	x28, x19, #0x1
  437b04:	cmp	x22, x28
  437b08:	sub	x1, x19, x1
  437b0c:	add	x1, x1, x21
  437b10:	b.cs	437b54 <ferror@plt+0x35e14>  // b.hs, b.nlast
  437b14:	mov	w2, #0x5                   	// #5
  437b18:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  437b1c:	mov	x0, #0x0                   	// #0
  437b20:	add	x1, x1, #0x174
  437b24:	bl	401c70 <dcgettext@plt>
  437b28:	mov	x1, x21
  437b2c:	bl	4395dc <warn@@Base>
  437b30:	b	437dec <ferror@plt+0x360ac>
  437b34:	mov	w2, #0x5                   	// #5
  437b38:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  437b3c:	mov	x0, #0x0                   	// #0
  437b40:	add	x1, x1, #0x13e
  437b44:	bl	401c70 <dcgettext@plt>
  437b48:	mov	w2, w27
  437b4c:	mov	w1, w25
  437b50:	b	4370dc <ferror@plt+0x3539c>
  437b54:	ldr	x0, [sp, #200]
  437b58:	bl	401cc0 <printf@plt>
  437b5c:	cmp	x22, x28
  437b60:	b.ne	437da8 <ferror@plt+0x36068>  // b.any
  437b64:	subs	x1, x22, x19
  437b68:	csel	w1, wzr, w1, ls  // ls = plast
  437b6c:	sub	w0, w1, #0x1
  437b70:	cmp	w0, #0x7
  437b74:	b.hi	437dd0 <ferror@plt+0x36090>  // b.pmore
  437b78:	ldr	x0, [sp, #216]
  437b7c:	ldr	x2, [x0]
  437b80:	mov	x0, x19
  437b84:	blr	x2
  437b88:	mov	w19, w0
  437b8c:	cmp	x26, #0x0
  437b90:	ccmp	w0, #0x4, #0x0, ne  // ne = any
  437b94:	b.ne	437db0 <ferror@plt+0x36070>  // b.any
  437b98:	add	x4, sp, #0x11c
  437b9c:	add	x3, sp, #0x118
  437ba0:	mov	w2, #0x0                   	// #0
  437ba4:	mov	x1, x22
  437ba8:	mov	x0, x26
  437bac:	ldr	x19, [sp, #288]
  437bb0:	bl	4275f0 <ferror@plt+0x258b0>
  437bb4:	mov	x23, x0
  437bb8:	ldr	w0, [sp, #280]
  437bbc:	sub	x19, x26, x19
  437bc0:	add	x26, x26, x0
  437bc4:	ldr	w0, [sp, #284]
  437bc8:	add	x19, x19, x21
  437bcc:	bl	425cb8 <ferror@plt+0x23f78>
  437bd0:	mov	w1, w25
  437bd4:	mov	x0, x23
  437bd8:	bl	4273bc <ferror@plt+0x2567c>
  437bdc:	add	x3, sp, #0x118
  437be0:	add	x4, sp, #0x11c
  437be4:	mov	w2, #0x0                   	// #0
  437be8:	mov	x1, x22
  437bec:	mov	x0, x26
  437bf0:	bl	4275f0 <ferror@plt+0x258b0>
  437bf4:	mov	x24, x0
  437bf8:	ldr	w0, [sp, #280]
  437bfc:	add	x26, x26, x0
  437c00:	ldr	w0, [sp, #284]
  437c04:	bl	425cb8 <ferror@plt+0x23f78>
  437c08:	mov	w1, w25
  437c0c:	mov	x0, x24
  437c10:	bl	4273bc <ferror@plt+0x2567c>
  437c14:	mov	w2, #0x5                   	// #5
  437c18:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  437c1c:	mov	x0, #0x0                   	// #0
  437c20:	add	x1, x1, #0x1af
  437c24:	bl	401c70 <dcgettext@plt>
  437c28:	adrp	x3, 444000 <warn@@Base+0xaa24>
  437c2c:	mov	x1, x19
  437c30:	add	x3, x3, #0xa97
  437c34:	mov	w2, #0x8                   	// #8
  437c38:	bl	401cc0 <printf@plt>
  437c3c:	add	x4, sp, #0x11c
  437c40:	add	x3, sp, #0x118
  437c44:	mov	x1, x22
  437c48:	mov	w2, #0x0                   	// #0
  437c4c:	mov	x0, x28
  437c50:	bl	4275f0 <ferror@plt+0x258b0>
  437c54:	str	x0, [sp, #168]
  437c58:	ldr	w0, [sp, #284]
  437c5c:	ldr	w19, [sp, #280]
  437c60:	add	x19, x28, x19
  437c64:	bl	425cb8 <ferror@plt+0x23f78>
  437c68:	add	x4, sp, #0x11c
  437c6c:	add	x3, sp, #0x118
  437c70:	mov	x1, x22
  437c74:	mov	x0, x19
  437c78:	mov	w2, #0x0                   	// #0
  437c7c:	bl	4275f0 <ferror@plt+0x258b0>
  437c80:	mov	x28, x0
  437c84:	ldr	w0, [sp, #280]
  437c88:	add	x19, x19, x0
  437c8c:	ldr	w0, [sp, #284]
  437c90:	bl	425cb8 <ferror@plt+0x23f78>
  437c94:	add	x0, x19, #0x2
  437c98:	cmp	x22, x0
  437c9c:	b.cc	437b14 <ferror@plt+0x35dd4>  // b.lo, b.ul, b.last
  437ca0:	add	x4, sp, #0x11c
  437ca4:	add	x3, sp, #0x118
  437ca8:	mov	x1, x22
  437cac:	mov	w2, #0x0                   	// #0
  437cb0:	mov	x0, x19
  437cb4:	bl	4275f0 <ferror@plt+0x258b0>
  437cb8:	str	x0, [sp, #176]
  437cbc:	ldr	w0, [sp, #280]
  437cc0:	add	x19, x19, x0
  437cc4:	ldr	w0, [sp, #284]
  437cc8:	bl	425cb8 <ferror@plt+0x23f78>
  437ccc:	ldr	x2, [sp, #120]
  437cd0:	mov	w1, w25
  437cd4:	ldr	x0, [sp, #168]
  437cd8:	add	x0, x0, x2
  437cdc:	bl	42449c <ferror@plt+0x2275c>
  437ce0:	ldr	x0, [sp, #120]
  437ce4:	mov	w1, w25
  437ce8:	add	x0, x28, x0
  437cec:	bl	42449c <ferror@plt+0x2275c>
  437cf0:	mov	w0, #0x28                  	// #40
  437cf4:	bl	401cf0 <putchar@plt>
  437cf8:	ldr	w2, [sp, #232]
  437cfc:	mov	w1, w25
  437d00:	ldr	w3, [sp, #244]
  437d04:	mov	x6, x20
  437d08:	ldr	x4, [sp, #176]
  437d0c:	mov	x0, x19
  437d10:	ldr	x5, [sp, #224]
  437d14:	bl	427a70 <ferror@plt+0x25d30>
  437d18:	mov	w1, w0
  437d1c:	mov	w0, #0x29                  	// #41
  437d20:	str	w1, [sp, #248]
  437d24:	bl	401cf0 <putchar@plt>
  437d28:	ldr	w1, [sp, #248]
  437d2c:	ldr	w0, [sp, #196]
  437d30:	cmp	w1, #0x0
  437d34:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  437d38:	b.ne	437d54 <ferror@plt+0x36014>  // b.any
  437d3c:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  437d40:	add	x1, x1, #0x9fe
  437d44:	mov	w2, #0x5                   	// #5
  437d48:	mov	x0, #0x0                   	// #0
  437d4c:	bl	401c70 <dcgettext@plt>
  437d50:	bl	401cc0 <printf@plt>
  437d54:	ldr	x0, [sp, #168]
  437d58:	cmp	x0, x28
  437d5c:	cset	w0, eq  // eq = none
  437d60:	cmp	w0, #0x0
  437d64:	ccmp	x23, x24, #0x0, ne  // ne = any
  437d68:	b.ne	437f40 <ferror@plt+0x36200>  // b.any
  437d6c:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  437d70:	add	x1, x1, #0x256
  437d74:	mov	w2, #0x5                   	// #5
  437d78:	mov	x0, #0x0                   	// #0
  437d7c:	bl	401c70 <dcgettext@plt>
  437d80:	adrp	x1, 48b000 <warn@@Base+0x51a24>
  437d84:	ldr	x1, [x1, #1040]
  437d88:	bl	401910 <fputs@plt>
  437d8c:	mov	w0, #0xa                   	// #10
  437d90:	bl	401cf0 <putchar@plt>
  437d94:	ldr	x0, [sp, #176]
  437d98:	mov	x24, #0xffffffffffffffff    	// #-1
  437d9c:	mov	x23, x24
  437da0:	add	x19, x19, x0
  437da4:	b	437afc <ferror@plt+0x35dbc>
  437da8:	mov	w1, #0x1                   	// #1
  437dac:	b	437b6c <ferror@plt+0x35e2c>
  437db0:	cmp	w0, #0x9
  437db4:	b.hi	437f20 <ferror@plt+0x361e0>  // b.pmore
  437db8:	adrp	x0, 46f000 <warn@@Base+0x35a24>
  437dbc:	add	x0, x0, #0xac0
  437dc0:	ldrb	w0, [x0, w19, uxtw]
  437dc4:	adr	x1, 437dd0 <ferror@plt+0x36090>
  437dc8:	add	x0, x1, w0, sxtb #2
  437dcc:	br	x0
  437dd0:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  437dd4:	mov	x19, x28
  437dd8:	add	x1, x1, #0x249
  437ddc:	mov	w2, #0x5                   	// #5
  437de0:	mov	x0, #0x0                   	// #0
  437de4:	bl	401c70 <dcgettext@plt>
  437de8:	bl	401cc0 <printf@plt>
  437dec:	and	x0, x23, x24
  437df0:	cmn	x0, #0x1
  437df4:	b.eq	437e10 <ferror@plt+0x360d0>  // b.none
  437df8:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  437dfc:	add	x1, x1, #0x335
  437e00:	mov	w2, #0x5                   	// #5
  437e04:	mov	x0, #0x0                   	// #0
  437e08:	bl	401c70 <dcgettext@plt>
  437e0c:	bl	401cc0 <printf@plt>
  437e10:	stp	x19, x26, [sp, #288]
  437e14:	b	43722c <ferror@plt+0x354ec>
  437e18:	add	x19, x28, w25, uxtw
  437e1c:	cmp	x22, x19
  437e20:	b.hi	437e74 <ferror@plt+0x36134>  // b.pmore
  437e24:	subs	x1, x22, x28
  437e28:	csel	w1, wzr, w1, ls  // ls = plast
  437e2c:	sub	w0, w1, #0x1
  437e30:	cmp	w0, #0x7
  437e34:	b.hi	437e7c <ferror@plt+0x3613c>  // b.pmore
  437e38:	ldr	x0, [sp, #216]
  437e3c:	ldr	x2, [x0]
  437e40:	mov	x0, x28
  437e44:	blr	x2
  437e48:	str	x0, [sp, #120]
  437e4c:	ldr	x0, [sp, #120]
  437e50:	mov	w1, w25
  437e54:	bl	42449c <ferror@plt+0x2275c>
  437e58:	adrp	x1, 46a000 <warn@@Base+0x30a24>
  437e5c:	add	x1, x1, #0xa1f
  437e60:	mov	w2, #0x5                   	// #5
  437e64:	mov	x0, #0x0                   	// #0
  437e68:	bl	401c70 <dcgettext@plt>
  437e6c:	bl	401cc0 <printf@plt>
  437e70:	b	437afc <ferror@plt+0x35dbc>
  437e74:	mov	w1, w25
  437e78:	b	437e2c <ferror@plt+0x360ec>
  437e7c:	str	xzr, [sp, #120]
  437e80:	b	437e4c <ferror@plt+0x3610c>
  437e84:	cbz	x26, 437ea0 <ferror@plt+0x36160>
  437e88:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  437e8c:	add	x1, x1, #0x2d0
  437e90:	mov	w2, #0x5                   	// #5
  437e94:	mov	x0, #0x0                   	// #0
  437e98:	bl	401c70 <dcgettext@plt>
  437e9c:	bl	401cc0 <printf@plt>
  437ea0:	add	x4, sp, #0x11c
  437ea4:	add	x3, sp, #0x118
  437ea8:	mov	w2, #0x0                   	// #0
  437eac:	mov	x1, x22
  437eb0:	mov	x0, x28
  437eb4:	bl	4275f0 <ferror@plt+0x258b0>
  437eb8:	mov	x23, x0
  437ebc:	ldr	w0, [sp, #284]
  437ec0:	ldr	w19, [sp, #280]
  437ec4:	add	x19, x28, x19
  437ec8:	bl	425cb8 <ferror@plt+0x23f78>
  437ecc:	mov	w1, w25
  437ed0:	mov	x0, x23
  437ed4:	bl	4273bc <ferror@plt+0x2567c>
  437ed8:	mov	w2, #0x0                   	// #0
  437edc:	add	x4, sp, #0x11c
  437ee0:	add	x3, sp, #0x118
  437ee4:	mov	x1, x22
  437ee8:	mov	x0, x19
  437eec:	bl	4275f0 <ferror@plt+0x258b0>
  437ef0:	mov	x24, x0
  437ef4:	ldr	w0, [sp, #280]
  437ef8:	add	x19, x19, x0
  437efc:	ldr	w0, [sp, #284]
  437f00:	bl	425cb8 <ferror@plt+0x23f78>
  437f04:	mov	w1, w25
  437f08:	mov	x0, x24
  437f0c:	bl	4273bc <ferror@plt+0x2567c>
  437f10:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  437f14:	mov	w2, #0x5                   	// #5
  437f18:	add	x1, x1, #0x304
  437f1c:	b	437e64 <ferror@plt+0x36124>
  437f20:	mov	w2, #0x5                   	// #5
  437f24:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  437f28:	mov	x0, #0x0                   	// #0
  437f2c:	add	x1, x1, #0x310
  437f30:	bl	401c70 <dcgettext@plt>
  437f34:	mov	w1, w19
  437f38:	bl	4390e8 <error@@Base>
  437f3c:	b	43722c <ferror@plt+0x354ec>
  437f40:	ldr	x1, [sp, #168]
  437f44:	cmp	x1, x28
  437f48:	b.hi	437f58 <ferror@plt+0x36218>  // b.pmore
  437f4c:	cmp	w0, #0x0
  437f50:	ccmp	x23, x24, #0x0, ne  // ne = any
  437f54:	b.ls	437d8c <ferror@plt+0x3604c>  // b.plast
  437f58:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  437f5c:	mov	w2, #0x5                   	// #5
  437f60:	add	x1, x1, #0x266
  437f64:	b	437d78 <ferror@plt+0x36038>
  437f68:	ldr	x0, [sp, #104]
  437f6c:	cbz	x0, 436f4c <ferror@plt+0x3520c>
  437f70:	b	437274 <ferror@plt+0x35534>
  437f74:	mov	w0, #0x1                   	// #1
  437f78:	str	w0, [sp, #184]
  437f7c:	b	437274 <ferror@plt+0x35534>
  437f80:	stp	x29, x30, [sp, #-128]!
  437f84:	mov	x29, sp
  437f88:	stp	x21, x22, [sp, #32]
  437f8c:	mov	x22, x0
  437f90:	mov	x0, x1
  437f94:	stp	x19, x20, [sp, #16]
  437f98:	ldr	x21, [x22, #32]
  437f9c:	stp	x23, x24, [sp, #48]
  437fa0:	ldr	x19, [x22, #48]
  437fa4:	stp	x25, x26, [sp, #64]
  437fa8:	adrp	x25, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  437fac:	stp	x27, x28, [sp, #80]
  437fb0:	add	x19, x21, x19
  437fb4:	str	w2, [sp, #108]
  437fb8:	bl	435ed8 <ferror@plt+0x34198>
  437fbc:	mov	x0, x22
  437fc0:	bl	4267cc <ferror@plt+0x24a8c>
  437fc4:	adrp	x0, 46f000 <warn@@Base+0x35a24>
  437fc8:	add	x0, x0, #0xb08
  437fcc:	add	x0, x0, #0xa08
  437fd0:	str	x0, [sp, #120]
  437fd4:	cmp	x21, x19
  437fd8:	b.cs	4380d4 <ferror@plt+0x36394>  // b.hs, b.nlast
  437fdc:	add	x23, x21, #0x4
  437fe0:	cmp	x23, x19
  437fe4:	b.cc	43805c <ferror@plt+0x3631c>  // b.lo, b.ul, b.last
  437fe8:	sub	x0, x19, x21
  437fec:	mov	w1, w0
  437ff0:	sub	w0, w0, #0x1
  437ff4:	cmp	w0, #0x7
  437ff8:	b.hi	43806c <ferror@plt+0x3632c>  // b.pmore
  437ffc:	ldr	x2, [x25, #648]
  438000:	mov	x0, x21
  438004:	blr	x2
  438008:	mov	x20, x0
  43800c:	mov	x0, #0xffffffff            	// #4294967295
  438010:	cmp	x20, x0
  438014:	b.ne	438070 <ferror@plt+0x36330>  // b.any
  438018:	add	x21, x21, #0xc
  43801c:	cmp	x21, x19
  438020:	b.cc	438064 <ferror@plt+0x36324>  // b.lo, b.ul, b.last
  438024:	sub	x1, x19, x23
  438028:	cmp	x23, x19
  43802c:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  438030:	sub	w0, w1, #0x1
  438034:	cmp	w0, #0x7
  438038:	b.hi	4380fc <ferror@plt+0x363bc>  // b.pmore
  43803c:	ldr	x2, [x25, #648]
  438040:	mov	x0, x23
  438044:	mov	x23, x21
  438048:	blr	x2
  43804c:	mov	x20, x0
  438050:	mov	w26, #0xc                   	// #12
  438054:	mov	w24, #0x8                   	// #8
  438058:	b	438078 <ferror@plt+0x36338>
  43805c:	mov	w1, #0x4                   	// #4
  438060:	b	437ffc <ferror@plt+0x362bc>
  438064:	mov	w1, #0x8                   	// #8
  438068:	b	438030 <ferror@plt+0x362f0>
  43806c:	mov	x20, #0x0                   	// #0
  438070:	mov	w26, #0x4                   	// #4
  438074:	mov	w24, w26
  438078:	ldr	x21, [x22, #32]
  43807c:	sub	x21, x23, x21
  438080:	adds	x1, x21, x20
  438084:	cset	x0, cs  // cs = hs, nlast
  438088:	str	x0, [sp, #96]
  43808c:	b.cc	438108 <ferror@plt+0x363c8>  // b.lo, b.ul, b.last
  438090:	mov	w2, #0x5                   	// #5
  438094:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  438098:	mov	x0, #0x0                   	// #0
  43809c:	add	x1, x1, #0xd10
  4380a0:	bl	401c70 <dcgettext@plt>
  4380a4:	sub	x21, x21, w26, uxtw
  4380a8:	ldr	x22, [x22, #16]
  4380ac:	mov	x19, x0
  4380b0:	mov	x1, x20
  4380b4:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  4380b8:	add	x0, x0, #0xe5
  4380bc:	bl	4242d8 <ferror@plt+0x22598>
  4380c0:	mov	x2, x21
  4380c4:	mov	x3, x0
  4380c8:	mov	x1, x22
  4380cc:	mov	x0, x19
  4380d0:	bl	4395dc <warn@@Base>
  4380d4:	mov	w0, #0xa                   	// #10
  4380d8:	bl	401cf0 <putchar@plt>
  4380dc:	mov	w0, #0x1                   	// #1
  4380e0:	ldp	x19, x20, [sp, #16]
  4380e4:	ldp	x21, x22, [sp, #32]
  4380e8:	ldp	x23, x24, [sp, #48]
  4380ec:	ldp	x25, x26, [sp, #64]
  4380f0:	ldp	x27, x28, [sp, #80]
  4380f4:	ldp	x29, x30, [sp], #128
  4380f8:	ret
  4380fc:	mov	x23, x21
  438100:	mov	x20, #0x0                   	// #0
  438104:	b	438050 <ferror@plt+0x36310>
  438108:	ldr	x0, [x22, #48]
  43810c:	cmp	x1, x0
  438110:	b.hi	438090 <ferror@plt+0x36350>  // b.pmore
  438114:	add	x26, x23, #0x2
  438118:	add	x21, x23, x20
  43811c:	cmp	x26, x19
  438120:	b.cc	4382b4 <ferror@plt+0x36574>  // b.lo, b.ul, b.last
  438124:	sub	x1, x19, x23
  438128:	cmp	x23, x19
  43812c:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  438130:	sub	w0, w1, #0x1
  438134:	cmp	w0, #0x7
  438138:	b.hi	4382bc <ferror@plt+0x3657c>  // b.pmore
  43813c:	ldr	x2, [x25, #648]
  438140:	mov	x0, x23
  438144:	blr	x2
  438148:	and	w0, w0, #0xffff
  43814c:	str	w0, [sp, #104]
  438150:	mov	w0, w24
  438154:	str	x0, [sp, #112]
  438158:	add	x23, x26, w24, uxtw
  43815c:	cmp	x23, x19
  438160:	b.cc	4382c4 <ferror@plt+0x36584>  // b.lo, b.ul, b.last
  438164:	sub	x1, x19, x26
  438168:	cmp	x26, x19
  43816c:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  438170:	sub	w0, w1, #0x1
  438174:	cmp	w0, #0x7
  438178:	b.hi	4382cc <ferror@plt+0x3658c>  // b.pmore
  43817c:	ldr	x2, [x25, #648]
  438180:	mov	x0, x26
  438184:	blr	x2
  438188:	mov	x28, x0
  43818c:	adrp	x27, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  438190:	add	x27, x27, #0x6a0
  438194:	ldr	w0, [x27, #40]
  438198:	sub	w0, w0, #0x1
  43819c:	cmn	w0, #0x3
  4381a0:	b.hi	4381cc <ferror@plt+0x3648c>  // b.pmore
  4381a4:	mov	x0, x28
  4381a8:	bl	423ef0 <ferror@plt+0x221b0>
  4381ac:	cbnz	x0, 4381cc <ferror@plt+0x3648c>
  4381b0:	mov	w2, #0x5                   	// #5
  4381b4:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  4381b8:	add	x1, x1, #0x40b
  4381bc:	bl	401c70 <dcgettext@plt>
  4381c0:	ldr	x2, [x22, #16]
  4381c4:	mov	x1, x28
  4381c8:	bl	4395dc <warn@@Base>
  4381cc:	mov	w0, w24
  4381d0:	add	x26, x23, x0
  4381d4:	cmp	x26, x19
  4381d8:	b.cc	4382d4 <ferror@plt+0x36594>  // b.lo, b.ul, b.last
  4381dc:	sub	x1, x19, x23
  4381e0:	cmp	x23, x19
  4381e4:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  4381e8:	sub	w0, w1, #0x1
  4381ec:	cmp	w0, #0x7
  4381f0:	b.hi	438204 <ferror@plt+0x364c4>  // b.pmore
  4381f4:	ldr	x2, [x25, #648]
  4381f8:	mov	x0, x23
  4381fc:	blr	x2
  438200:	str	x0, [sp, #96]
  438204:	mov	w2, #0x5                   	// #5
  438208:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  43820c:	mov	x0, #0x0                   	// #0
  438210:	add	x1, x1, #0x455
  438214:	bl	401c70 <dcgettext@plt>
  438218:	mov	x1, x20
  43821c:	bl	401cc0 <printf@plt>
  438220:	mov	w2, #0x5                   	// #5
  438224:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  438228:	mov	x0, #0x0                   	// #0
  43822c:	add	x1, x1, #0x481
  438230:	bl	401c70 <dcgettext@plt>
  438234:	ldr	w1, [sp, #104]
  438238:	bl	401cc0 <printf@plt>
  43823c:	mov	w2, #0x5                   	// #5
  438240:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  438244:	mov	x0, #0x0                   	// #0
  438248:	add	x1, x1, #0x4ac
  43824c:	bl	401c70 <dcgettext@plt>
  438250:	mov	x1, x28
  438254:	bl	401cc0 <printf@plt>
  438258:	mov	w2, #0x5                   	// #5
  43825c:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  438260:	mov	x0, #0x0                   	// #0
  438264:	add	x1, x1, #0x4da
  438268:	bl	401c70 <dcgettext@plt>
  43826c:	ldr	x1, [sp, #96]
  438270:	bl	401cc0 <printf@plt>
  438274:	ldr	w0, [sp, #104]
  438278:	sub	w23, w0, #0x2
  43827c:	and	w23, w23, #0xffff
  438280:	cmp	w23, #0x1
  438284:	b.ls	4382dc <ferror@plt+0x3659c>  // b.plast
  438288:	ldr	w0, [x27, #2940]
  43828c:	cbnz	w0, 437fd4 <ferror@plt+0x36294>
  438290:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  438294:	add	x1, x1, #0x506
  438298:	mov	w2, #0x5                   	// #5
  43829c:	mov	x0, #0x0                   	// #0
  4382a0:	bl	401c70 <dcgettext@plt>
  4382a4:	bl	4395dc <warn@@Base>
  4382a8:	mov	w0, #0x1                   	// #1
  4382ac:	str	w0, [x27, #2940]
  4382b0:	b	437fd4 <ferror@plt+0x36294>
  4382b4:	mov	w1, #0x2                   	// #2
  4382b8:	b	438130 <ferror@plt+0x363f0>
  4382bc:	str	wzr, [sp, #104]
  4382c0:	b	438150 <ferror@plt+0x36410>
  4382c4:	mov	w1, w24
  4382c8:	b	438170 <ferror@plt+0x36430>
  4382cc:	mov	x28, #0x0                   	// #0
  4382d0:	b	43818c <ferror@plt+0x3644c>
  4382d4:	mov	w1, w24
  4382d8:	b	4381e8 <ferror@plt+0x364a8>
  4382dc:	ldr	w0, [sp, #108]
  4382e0:	mov	w2, #0x5                   	// #5
  4382e4:	cbz	w0, 438400 <ferror@plt+0x366c0>
  4382e8:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  4382ec:	add	x1, x1, #0x53b
  4382f0:	add	x27, x25, #0x288
  4382f4:	mov	x0, #0x0                   	// #0
  4382f8:	bl	401c70 <dcgettext@plt>
  4382fc:	bl	401cc0 <printf@plt>
  438300:	ldr	x0, [sp, #112]
  438304:	add	x28, x26, x0
  438308:	cmp	x28, x19
  43830c:	b.cc	43840c <ferror@plt+0x366cc>  // b.lo, b.ul, b.last
  438310:	sub	x1, x19, x26
  438314:	cmp	x26, x19
  438318:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  43831c:	sub	w0, w1, #0x1
  438320:	cmp	w0, #0x7
  438324:	b.hi	437fd4 <ferror@plt+0x36294>  // b.pmore
  438328:	ldr	x2, [x27]
  43832c:	mov	x0, x26
  438330:	blr	x2
  438334:	mov	x26, x0
  438338:	cbz	x0, 437fd4 <ferror@plt+0x36294>
  43833c:	cmp	x28, x19
  438340:	b.cs	437fd4 <ferror@plt+0x36294>  // b.hs, b.nlast
  438344:	ldr	w0, [sp, #108]
  438348:	sub	x20, x19, x28
  43834c:	cbz	w0, 438428 <ferror@plt+0x366e8>
  438350:	add	x23, x28, #0x1
  438354:	cmp	x23, x19
  438358:	b.cc	438414 <ferror@plt+0x366d4>  // b.lo, b.ul, b.last
  43835c:	sub	w1, w20, #0x1
  438360:	mov	w0, #0x0                   	// #0
  438364:	cmp	w1, #0x7
  438368:	b.hi	43837c <ferror@plt+0x3663c>  // b.pmore
  43836c:	mov	x1, x20
  438370:	ldr	x2, [x27]
  438374:	mov	x0, x28
  438378:	blr	x2
  43837c:	ldr	x1, [sp, #120]
  438380:	lsl	w3, w0, #24
  438384:	ubfx	x0, x0, #4, #3
  438388:	mov	w2, #0x5                   	// #5
  43838c:	str	w3, [sp, #104]
  438390:	sub	x20, x20, #0x2
  438394:	ldr	x1, [x1, x0, lsl #3]
  438398:	mov	x0, #0x0                   	// #0
  43839c:	bl	401c70 <dcgettext@plt>
  4383a0:	mov	x28, x0
  4383a4:	ldr	w3, [sp, #104]
  4383a8:	mov	w2, #0x5                   	// #5
  4383ac:	tbz	w3, #31, 43841c <ferror@plt+0x366dc>
  4383b0:	adrp	x1, 448000 <warn@@Base+0xea24>
  4383b4:	add	x1, x1, #0xa52
  4383b8:	mov	x0, #0x0                   	// #0
  4383bc:	bl	401c70 <dcgettext@plt>
  4383c0:	mov	x5, x23
  4383c4:	mov	x2, x0
  4383c8:	mov	w4, w20
  4383cc:	adrp	x0, 46e000 <warn@@Base+0x34a24>
  4383d0:	mov	x3, x28
  4383d4:	mov	x1, x26
  4383d8:	add	x0, x0, #0x56e
  4383dc:	bl	401cc0 <printf@plt>
  4383e0:	mov	x1, x20
  4383e4:	mov	x0, x23
  4383e8:	bl	401940 <strnlen@plt>
  4383ec:	add	x4, x0, #0x1
  4383f0:	add	x26, x23, x4
  4383f4:	cmp	x19, x26
  4383f8:	b.hi	438300 <ferror@plt+0x365c0>  // b.pmore
  4383fc:	b	437fd4 <ferror@plt+0x36294>
  438400:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  438404:	add	x1, x1, #0x55c
  438408:	b	4382f0 <ferror@plt+0x365b0>
  43840c:	mov	w1, w24
  438410:	b	43831c <ferror@plt+0x365dc>
  438414:	mov	x1, #0x1                   	// #1
  438418:	b	438370 <ferror@plt+0x36630>
  43841c:	adrp	x1, 445000 <warn@@Base+0xba24>
  438420:	add	x1, x1, #0x5a7
  438424:	b	4383b8 <ferror@plt+0x36678>
  438428:	sub	x20, x20, #0x1
  43842c:	mov	x3, x28
  438430:	mov	w2, w20
  438434:	mov	x1, x26
  438438:	adrp	x0, 46e000 <warn@@Base+0x34a24>
  43843c:	mov	x23, x28
  438440:	add	x0, x0, #0x589
  438444:	bl	401cc0 <printf@plt>
  438448:	b	4383e0 <ferror@plt+0x366a0>
  43844c:	mov	w2, #0x1                   	// #1
  438450:	b	437f80 <ferror@plt+0x36240>
  438454:	mov	w2, #0x0                   	// #0
  438458:	b	437f80 <ferror@plt+0x36240>
  43845c:	stp	x29, x30, [sp, #-112]!
  438460:	mov	x29, sp
  438464:	stp	x19, x20, [sp, #16]
  438468:	mov	x20, x1
  43846c:	stp	x23, x24, [sp, #48]
  438470:	adrp	x24, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  438474:	add	x24, x24, #0x288
  438478:	ldr	x23, [x0, #32]
  43847c:	stp	x21, x22, [sp, #32]
  438480:	ldr	x19, [x0, #48]
  438484:	stp	x25, x26, [sp, #64]
  438488:	mov	x25, x0
  43848c:	stp	x27, x28, [sp, #80]
  438490:	bl	4267cc <ferror@plt+0x24a8c>
  438494:	mov	x0, x20
  438498:	add	x19, x23, x19
  43849c:	bl	435ed8 <ferror@plt+0x34198>
  4384a0:	adrp	x0, 442000 <warn@@Base+0x8a24>
  4384a4:	add	x0, x0, #0x49f
  4384a8:	str	x0, [sp, #96]
  4384ac:	cmp	x23, x19
  4384b0:	b.cs	4385b0 <ferror@plt+0x36870>  // b.hs, b.nlast
  4384b4:	add	x20, x23, #0x4
  4384b8:	cmp	x20, x19
  4384bc:	b.cc	438534 <ferror@plt+0x367f4>  // b.lo, b.ul, b.last
  4384c0:	sub	x0, x19, x23
  4384c4:	mov	w1, w0
  4384c8:	sub	w0, w0, #0x1
  4384cc:	cmp	w0, #0x7
  4384d0:	b.hi	438544 <ferror@plt+0x36804>  // b.pmore
  4384d4:	ldr	x2, [x24]
  4384d8:	mov	x0, x23
  4384dc:	blr	x2
  4384e0:	mov	x22, x0
  4384e4:	mov	x0, #0xffffffff            	// #4294967295
  4384e8:	cmp	x22, x0
  4384ec:	b.ne	438548 <ferror@plt+0x36808>  // b.any
  4384f0:	add	x21, x23, #0xc
  4384f4:	cmp	x21, x19
  4384f8:	b.cc	43853c <ferror@plt+0x367fc>  // b.lo, b.ul, b.last
  4384fc:	sub	x1, x19, x20
  438500:	cmp	x20, x19
  438504:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  438508:	sub	w0, w1, #0x1
  43850c:	cmp	w0, #0x7
  438510:	b.hi	4385d8 <ferror@plt+0x36898>  // b.pmore
  438514:	ldr	x2, [x24]
  438518:	mov	x0, x20
  43851c:	mov	x20, x21
  438520:	blr	x2
  438524:	mov	x22, x0
  438528:	mov	w26, #0xc                   	// #12
  43852c:	mov	w21, #0x8                   	// #8
  438530:	b	438550 <ferror@plt+0x36810>
  438534:	mov	w1, #0x4                   	// #4
  438538:	b	4384d4 <ferror@plt+0x36794>
  43853c:	mov	w1, #0x8                   	// #8
  438540:	b	438508 <ferror@plt+0x367c8>
  438544:	mov	x22, #0x0                   	// #0
  438548:	mov	w26, #0x4                   	// #4
  43854c:	mov	w21, w26
  438550:	ldr	x27, [x25, #32]
  438554:	sub	x27, x20, x27
  438558:	adds	x1, x22, x27
  43855c:	b.cs	43856c <ferror@plt+0x3682c>  // b.hs, b.nlast
  438560:	ldr	x0, [x25, #48]
  438564:	cmp	x1, x0
  438568:	b.ls	4385e4 <ferror@plt+0x368a4>  // b.plast
  43856c:	mov	w2, #0x5                   	// #5
  438570:	adrp	x1, 46b000 <warn@@Base+0x31a24>
  438574:	mov	x0, #0x0                   	// #0
  438578:	add	x1, x1, #0xd10
  43857c:	bl	401c70 <dcgettext@plt>
  438580:	sub	x26, x27, w26, uxtw
  438584:	ldr	x20, [x25, #16]
  438588:	mov	x19, x0
  43858c:	mov	x1, x22
  438590:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  438594:	add	x0, x0, #0xe5
  438598:	bl	4242d8 <ferror@plt+0x22598>
  43859c:	mov	x2, x26
  4385a0:	mov	x3, x0
  4385a4:	mov	x1, x20
  4385a8:	mov	x0, x19
  4385ac:	bl	4395dc <warn@@Base>
  4385b0:	mov	w0, #0xa                   	// #10
  4385b4:	bl	401cf0 <putchar@plt>
  4385b8:	mov	w0, #0x1                   	// #1
  4385bc:	ldp	x19, x20, [sp, #16]
  4385c0:	ldp	x21, x22, [sp, #32]
  4385c4:	ldp	x23, x24, [sp, #48]
  4385c8:	ldp	x25, x26, [sp, #64]
  4385cc:	ldp	x27, x28, [sp, #80]
  4385d0:	ldp	x29, x30, [sp], #112
  4385d4:	ret
  4385d8:	mov	x20, x21
  4385dc:	mov	x22, #0x0                   	// #0
  4385e0:	b	438528 <ferror@plt+0x367e8>
  4385e4:	add	x27, x20, #0x2
  4385e8:	cmp	x27, x19
  4385ec:	b.cc	43872c <ferror@plt+0x369ec>  // b.lo, b.ul, b.last
  4385f0:	sub	x1, x19, x20
  4385f4:	cmp	x20, x19
  4385f8:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  4385fc:	sub	w0, w1, #0x1
  438600:	cmp	w0, #0x7
  438604:	b.hi	438734 <ferror@plt+0x369f4>  // b.pmore
  438608:	ldr	x2, [x24]
  43860c:	mov	x0, x20
  438610:	blr	x2
  438614:	and	w28, w0, #0xffff
  438618:	add	x20, x27, w21, uxtw
  43861c:	cmp	x20, x19
  438620:	b.cc	438630 <ferror@plt+0x368f0>  // b.lo, b.ul, b.last
  438624:	sub	x21, x19, x27
  438628:	cmp	x27, x19
  43862c:	csel	w21, wzr, w21, cs  // cs = hs, nlast
  438630:	sub	w0, w21, #0x1
  438634:	cmp	w0, #0x7
  438638:	b.hi	43873c <ferror@plt+0x369fc>  // b.pmore
  43863c:	ldr	x2, [x24]
  438640:	mov	x0, x27
  438644:	mov	w1, w21
  438648:	blr	x2
  43864c:	mov	x27, x0
  438650:	adrp	x0, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  438654:	ldr	w0, [x0, #1736]
  438658:	sub	w0, w0, #0x1
  43865c:	cmn	w0, #0x3
  438660:	b.hi	43868c <ferror@plt+0x3694c>  // b.pmore
  438664:	mov	x0, x27
  438668:	bl	423ef0 <ferror@plt+0x221b0>
  43866c:	cbnz	x0, 43868c <ferror@plt+0x3694c>
  438670:	mov	w2, #0x5                   	// #5
  438674:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  438678:	add	x1, x1, #0x40b
  43867c:	bl	401c70 <dcgettext@plt>
  438680:	ldr	x2, [x25, #16]
  438684:	mov	x1, x27
  438688:	bl	4395dc <warn@@Base>
  43868c:	add	x2, x20, #0x1
  438690:	cmp	x2, x19
  438694:	b.cc	438744 <ferror@plt+0x36a04>  // b.lo, b.ul, b.last
  438698:	sub	x1, x19, x20
  43869c:	cmp	x20, x19
  4386a0:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  4386a4:	sub	w0, w1, #0x1
  4386a8:	cmp	w0, #0x7
  4386ac:	b.hi	43874c <ferror@plt+0x36a0c>  // b.pmore
  4386b0:	ldr	x3, [x24]
  4386b4:	mov	x0, x20
  4386b8:	str	x2, [sp, #104]
  4386bc:	blr	x3
  4386c0:	and	w21, w0, #0xff
  4386c4:	ldr	x2, [sp, #104]
  4386c8:	add	x20, x20, #0x2
  4386cc:	cmp	x20, x19
  4386d0:	b.cc	438754 <ferror@plt+0x36a14>  // b.lo, b.ul, b.last
  4386d4:	sub	x1, x19, x2
  4386d8:	cmp	x2, x19
  4386dc:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  4386e0:	sub	w0, w1, #0x1
  4386e4:	cmp	w0, #0x7
  4386e8:	b.hi	43875c <ferror@plt+0x36a1c>  // b.pmore
  4386ec:	ldr	x3, [x24]
  4386f0:	mov	x0, x2
  4386f4:	blr	x3
  4386f8:	and	w3, w0, #0xff
  4386fc:	sub	w0, w28, #0x2
  438700:	and	w0, w0, #0xffff
  438704:	cmp	w0, #0x1
  438708:	b.ls	438764 <ferror@plt+0x36a24>  // b.plast
  43870c:	cbz	w28, 4385b0 <ferror@plt+0x36870>
  438710:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  438714:	add	x1, x1, #0x599
  438718:	mov	w2, #0x5                   	// #5
  43871c:	mov	x0, #0x0                   	// #0
  438720:	bl	401c70 <dcgettext@plt>
  438724:	bl	4395dc <warn@@Base>
  438728:	b	4385b0 <ferror@plt+0x36870>
  43872c:	mov	w1, #0x2                   	// #2
  438730:	b	4385fc <ferror@plt+0x368bc>
  438734:	mov	w28, #0x0                   	// #0
  438738:	b	438618 <ferror@plt+0x368d8>
  43873c:	mov	x27, #0x0                   	// #0
  438740:	b	438650 <ferror@plt+0x36910>
  438744:	mov	w1, #0x1                   	// #1
  438748:	b	4386a4 <ferror@plt+0x36964>
  43874c:	mov	w21, #0x0                   	// #0
  438750:	b	4386c8 <ferror@plt+0x36988>
  438754:	mov	w1, #0x1                   	// #1
  438758:	b	4386e0 <ferror@plt+0x369a0>
  43875c:	mov	w3, #0x0                   	// #0
  438760:	b	4386fc <ferror@plt+0x369bc>
  438764:	mov	w2, #0x5                   	// #5
  438768:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  43876c:	mov	x0, #0x0                   	// #0
  438770:	add	x1, x1, #0x5ce
  438774:	str	w3, [sp, #104]
  438778:	bl	401c70 <dcgettext@plt>
  43877c:	mov	x1, x22
  438780:	bl	401cc0 <printf@plt>
  438784:	mov	w2, #0x5                   	// #5
  438788:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  43878c:	mov	x0, #0x0                   	// #0
  438790:	add	x1, x1, #0x5ef
  438794:	bl	401c70 <dcgettext@plt>
  438798:	mov	w1, w28
  43879c:	bl	401cc0 <printf@plt>
  4387a0:	mov	w2, #0x5                   	// #5
  4387a4:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  4387a8:	mov	x0, #0x0                   	// #0
  4387ac:	add	x1, x1, #0x60f
  4387b0:	bl	401c70 <dcgettext@plt>
  4387b4:	mov	x1, x27
  4387b8:	bl	401cc0 <printf@plt>
  4387bc:	mov	w2, #0x5                   	// #5
  4387c0:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  4387c4:	mov	x0, #0x0                   	// #0
  4387c8:	add	x1, x1, #0x632
  4387cc:	bl	401c70 <dcgettext@plt>
  4387d0:	mov	w1, w21
  4387d4:	bl	401cc0 <printf@plt>
  4387d8:	mov	w2, #0x5                   	// #5
  4387dc:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  4387e0:	mov	x0, #0x0                   	// #0
  4387e4:	add	x1, x1, #0x652
  4387e8:	bl	401c70 <dcgettext@plt>
  4387ec:	ldr	w3, [sp, #104]
  4387f0:	str	w3, [sp, #104]
  4387f4:	mov	w1, w3
  4387f8:	bl	401cc0 <printf@plt>
  4387fc:	ldr	w3, [sp, #104]
  438800:	mov	w2, #0x5                   	// #5
  438804:	add	w21, w21, w3
  438808:	and	w21, w21, #0xff
  43880c:	sub	w0, w21, #0x1
  438810:	and	w1, w0, #0xff
  438814:	cmp	w1, #0x7
  438818:	b.ls	438838 <ferror@plt+0x36af8>  // b.plast
  43881c:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  438820:	mov	x0, #0x0                   	// #0
  438824:	add	x1, x1, #0x672
  438828:	bl	401c70 <dcgettext@plt>
  43882c:	ldr	x1, [x25, #16]
  438830:	bl	4390e8 <error@@Base>
  438834:	b	4385b0 <ferror@plt+0x36870>
  438838:	tst	w0, w21
  43883c:	b.eq	43884c <ferror@plt+0x36b0c>  // b.none
  438840:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  438844:	add	x1, x1, #0x697
  438848:	b	43871c <ferror@plt+0x369dc>
  43884c:	cmp	w21, #0x4
  438850:	b.ls	43893c <ferror@plt+0x36bfc>  // b.plast
  438854:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  438858:	add	x1, x1, #0x6cb
  43885c:	mov	x0, #0x0                   	// #0
  438860:	bl	401c70 <dcgettext@plt>
  438864:	bl	401cc0 <printf@plt>
  438868:	ubfiz	x27, x21, #1, #8
  43886c:	sub	x0, x20, x23
  438870:	lsl	w2, w21, #1
  438874:	mov	x1, x0
  438878:	sdiv	x0, x0, x27
  43887c:	msub	x0, x0, x27, x1
  438880:	cbz	x0, 43888c <ferror@plt+0x36b4c>
  438884:	sub	w0, w2, w0
  438888:	add	x20, x20, w0, sxtw
  43888c:	add	x22, x22, w26, uxtw
  438890:	and	x26, x21, #0xff
  438894:	add	x23, x23, x22
  438898:	add	x0, x20, x27
  43889c:	cmp	x23, x0
  4388a0:	b.cc	4384ac <ferror@plt+0x3676c>  // b.lo, b.ul, b.last
  4388a4:	add	x28, x20, x26
  4388a8:	cmp	x19, x28
  4388ac:	b.hi	438948 <ferror@plt+0x36c08>  // b.pmore
  4388b0:	sub	x1, x19, x20
  4388b4:	cmp	x20, x19
  4388b8:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  4388bc:	sub	w0, w1, #0x1
  4388c0:	cmp	w0, #0x7
  4388c4:	b.hi	438950 <ferror@plt+0x36c10>  // b.pmore
  4388c8:	ldr	x2, [x24]
  4388cc:	mov	x0, x20
  4388d0:	blr	x2
  4388d4:	mov	x22, x0
  4388d8:	add	x20, x20, w21, uxtw #1
  4388dc:	cmp	x19, x20
  4388e0:	b.hi	438958 <ferror@plt+0x36c18>  // b.pmore
  4388e4:	sub	x0, x20, x26
  4388e8:	sub	x1, x19, x28
  4388ec:	cmp	x19, x0
  4388f0:	csel	w1, wzr, w1, ls  // ls = plast
  4388f4:	sub	w0, w1, #0x1
  4388f8:	cmp	w0, #0x7
  4388fc:	b.hi	438960 <ferror@plt+0x36c20>  // b.pmore
  438900:	ldr	x2, [x24]
  438904:	mov	x0, x28
  438908:	blr	x2
  43890c:	mov	x28, x0
  438910:	ldr	x0, [sp, #96]
  438914:	bl	401cc0 <printf@plt>
  438918:	mov	w1, w21
  43891c:	mov	x0, x22
  438920:	bl	42449c <ferror@plt+0x2275c>
  438924:	mov	w1, w21
  438928:	mov	x0, x28
  43892c:	bl	42449c <ferror@plt+0x2275c>
  438930:	mov	w0, #0xa                   	// #10
  438934:	bl	401cf0 <putchar@plt>
  438938:	b	438898 <ferror@plt+0x36b58>
  43893c:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  438940:	add	x1, x1, #0x6eb
  438944:	b	43885c <ferror@plt+0x36b1c>
  438948:	mov	w1, w21
  43894c:	b	4388bc <ferror@plt+0x36b7c>
  438950:	mov	x22, #0x0                   	// #0
  438954:	b	4388d8 <ferror@plt+0x36b98>
  438958:	mov	w1, w21
  43895c:	b	4388f4 <ferror@plt+0x36bb4>
  438960:	mov	x28, #0x0                   	// #0
  438964:	b	438910 <ferror@plt+0x36bd0>
  438968:	mov	w1, #0x1                   	// #1
  43896c:	b	43504c <ferror@plt+0x3330c>
  438970:	stp	x29, x30, [sp, #-144]!
  438974:	mov	x29, sp
  438978:	stp	x21, x22, [sp, #32]
  43897c:	adrp	x21, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  438980:	stp	x25, x26, [sp, #64]
  438984:	adrp	x26, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  438988:	stp	x19, x20, [sp, #16]
  43898c:	mov	x19, x0
  438990:	ldr	w0, [x21, #580]
  438994:	stp	x23, x24, [sp, #48]
  438998:	mov	x23, x1
  43899c:	ldr	w1, [x26, #628]
  4389a0:	stp	x27, x28, [sp, #80]
  4389a4:	orr	w0, w0, w1
  4389a8:	cbnz	w0, 4389cc <ferror@plt+0x36c8c>
  4389ac:	mov	w0, #0x0                   	// #0
  4389b0:	ldp	x19, x20, [sp, #16]
  4389b4:	ldp	x21, x22, [sp, #32]
  4389b8:	ldp	x23, x24, [sp, #48]
  4389bc:	ldp	x25, x26, [sp, #64]
  4389c0:	ldp	x27, x28, [sp, #80]
  4389c4:	ldp	x29, x30, [sp], #144
  4389c8:	ret
  4389cc:	mov	x1, x19
  4389d0:	mov	w0, #0xa                   	// #10
  4389d4:	bl	41e79c <ferror@plt+0x1ca5c>
  4389d8:	cbnz	w0, 438a60 <ferror@plt+0x36d20>
  4389dc:	ldr	w0, [x21, #580]
  4389e0:	cbz	w0, 4389ac <ferror@plt+0x36c6c>
  4389e4:	mov	x1, x19
  4389e8:	mov	w0, #0x29                  	// #41
  4389ec:	bl	41e79c <ferror@plt+0x1ca5c>
  4389f0:	cbz	w0, 438a18 <ferror@plt+0x36cd8>
  4389f4:	adrp	x3, 424000 <ferror@plt+0x222c0>
  4389f8:	adrp	x2, 424000 <ferror@plt+0x222c0>
  4389fc:	adrp	x1, 48b000 <warn@@Base+0x51a24>
  438a00:	add	x4, sp, #0x88
  438a04:	add	x3, x3, #0x68
  438a08:	add	x2, x2, #0xf4
  438a0c:	add	x1, x1, #0x310
  438a10:	mov	x0, x23
  438a14:	bl	426210 <ferror@plt+0x244d0>
  438a18:	mov	x1, x19
  438a1c:	mov	w0, #0x28                  	// #40
  438a20:	bl	41e79c <ferror@plt+0x1ca5c>
  438a24:	cbz	w0, 438a4c <ferror@plt+0x36d0c>
  438a28:	adrp	x3, 426000 <ferror@plt+0x242c0>
  438a2c:	adrp	x2, 424000 <ferror@plt+0x222c0>
  438a30:	adrp	x1, 48b000 <warn@@Base+0x51a24>
  438a34:	add	x4, sp, #0x88
  438a38:	add	x3, x3, #0x65c
  438a3c:	add	x2, x2, #0x84
  438a40:	add	x1, x1, #0x2a0
  438a44:	mov	x0, x23
  438a48:	bl	426210 <ferror@plt+0x244d0>
  438a4c:	adrp	x0, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  438a50:	ldr	x0, [x0, #2920]
  438a54:	cbnz	x0, 438c90 <ferror@plt+0x36f50>
  438a58:	str	wzr, [x21, #580]
  438a5c:	b	4389b0 <ferror@plt+0x36c70>
  438a60:	mov	x1, x19
  438a64:	mov	w0, #0x0                   	// #0
  438a68:	bl	41e79c <ferror@plt+0x1ca5c>
  438a6c:	cbz	w0, 4389dc <ferror@plt+0x36c9c>
  438a70:	mov	x1, x19
  438a74:	mov	w0, #0x3                   	// #3
  438a78:	bl	41e79c <ferror@plt+0x1ca5c>
  438a7c:	cbz	w0, 4389dc <ferror@plt+0x36c9c>
  438a80:	bl	42416c <ferror@plt+0x2242c>
  438a84:	adrp	x0, 48a000 <warn@@Base+0x50a24>
  438a88:	mov	x1, x19
  438a8c:	add	x0, x0, #0x270
  438a90:	mov	w4, #0x0                   	// #0
  438a94:	mov	w3, #0x1                   	// #1
  438a98:	mov	w2, #0x0                   	// #0
  438a9c:	bl	42d034 <ferror@plt+0x2b2f4>
  438aa0:	cbz	w0, 4389dc <ferror@plt+0x36c9c>
  438aa4:	adrp	x24, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  438aa8:	add	x24, x24, #0x6a0
  438aac:	adrp	x0, 46e000 <warn@@Base+0x34a24>
  438ab0:	add	x0, x0, #0x7c9
  438ab4:	mov	x27, #0x0                   	// #0
  438ab8:	mov	x25, #0x0                   	// #0
  438abc:	ldr	x20, [x24, #88]
  438ac0:	mov	w28, #0x0                   	// #0
  438ac4:	str	x0, [sp, #104]
  438ac8:	adrp	x0, 447000 <warn@@Base+0xda24>
  438acc:	add	x0, x0, #0x4d0
  438ad0:	str	x0, [sp, #112]
  438ad4:	cbz	x20, 4389dc <ferror@plt+0x36c9c>
  438ad8:	ldr	w0, [x20]
  438adc:	cmp	w0, #0x1
  438ae0:	b.eq	438c68 <ferror@plt+0x36f28>  // b.none
  438ae4:	cmp	w0, #0x2
  438ae8:	b.eq	438c70 <ferror@plt+0x36f30>  // b.none
  438aec:	cbnz	w0, 438c78 <ferror@plt+0x36f38>
  438af0:	ldr	w0, [x26, #628]
  438af4:	cbz	w0, 438bb0 <ferror@plt+0x36e70>
  438af8:	cbnz	w28, 438b1c <ferror@plt+0x36ddc>
  438afc:	mov	w2, #0x5                   	// #5
  438b00:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  438b04:	mov	x0, #0x0                   	// #0
  438b08:	add	x1, x1, #0x703
  438b0c:	bl	401c70 <dcgettext@plt>
  438b10:	adrp	x1, 48a000 <warn@@Base+0x50a24>
  438b14:	ldr	x1, [x1, #624]
  438b18:	bl	401cc0 <printf@plt>
  438b1c:	mov	w2, #0x5                   	// #5
  438b20:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  438b24:	mov	x0, #0x0                   	// #0
  438b28:	add	x1, x1, #0x735
  438b2c:	bl	401c70 <dcgettext@plt>
  438b30:	ldr	x1, [x20, #8]
  438b34:	bl	401cc0 <printf@plt>
  438b38:	mov	w2, #0x5                   	// #5
  438b3c:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  438b40:	mov	x0, #0x0                   	// #0
  438b44:	add	x1, x1, #0x746
  438b48:	bl	401c70 <dcgettext@plt>
  438b4c:	mov	x22, x0
  438b50:	cbnz	x25, 438c04 <ferror@plt+0x36ec4>
  438b54:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  438b58:	add	x1, x1, #0x757
  438b5c:	mov	w2, #0x5                   	// #5
  438b60:	mov	x0, #0x0                   	// #0
  438b64:	bl	401c70 <dcgettext@plt>
  438b68:	mov	x1, x0
  438b6c:	mov	x0, x22
  438b70:	bl	401cc0 <printf@plt>
  438b74:	mov	w2, #0x5                   	// #5
  438b78:	cbz	x27, 438c0c <ferror@plt+0x36ecc>
  438b7c:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  438b80:	add	x1, x1, #0x763
  438b84:	mov	x0, #0x0                   	// #0
  438b88:	bl	401c70 <dcgettext@plt>
  438b8c:	bl	401cc0 <printf@plt>
  438b90:	sxtw	x0, w0
  438b94:	mov	x1, x27
  438b98:	mov	x2, #0x8                   	// #8
  438b9c:	bl	42610c <ferror@plt+0x243cc>
  438ba0:	mov	w28, #0x1                   	// #1
  438ba4:	adrp	x0, 468000 <warn@@Base+0x2ea24>
  438ba8:	add	x0, x0, #0xc2d
  438bac:	bl	401b70 <puts@plt>
  438bb0:	ldr	w0, [x21, #580]
  438bb4:	cbz	w0, 438bfc <ferror@plt+0x36ebc>
  438bb8:	ldr	x2, [x20, #8]
  438bbc:	mov	x3, #0x0                   	// #0
  438bc0:	ldr	x1, [sp, #112]
  438bc4:	mov	x0, x25
  438bc8:	bl	43aae4 <warn@@Base+0x1508>
  438bcc:	mov	x22, x0
  438bd0:	bl	422b94 <ferror@plt+0x20e54>
  438bd4:	mov	x3, x0
  438bd8:	cbnz	x0, 438c24 <ferror@plt+0x36ee4>
  438bdc:	mov	w2, #0x5                   	// #5
  438be0:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  438be4:	add	x1, x1, #0x781
  438be8:	bl	401c70 <dcgettext@plt>
  438bec:	mov	x1, x22
  438bf0:	bl	4395dc <warn@@Base>
  438bf4:	mov	x0, x22
  438bf8:	bl	401bd0 <free@plt>
  438bfc:	ldr	x20, [x20, #16]
  438c00:	b	438ad4 <ferror@plt+0x36d94>
  438c04:	mov	x1, x25
  438c08:	b	438b6c <ferror@plt+0x36e2c>
  438c0c:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  438c10:	add	x1, x1, #0x770
  438c14:	mov	x0, #0x0                   	// #0
  438c18:	bl	401c70 <dcgettext@plt>
  438c1c:	bl	401cc0 <printf@plt>
  438c20:	b	438ba0 <ferror@plt+0x36e60>
  438c24:	mov	w2, #0x5                   	// #5
  438c28:	adrp	x1, 46e000 <warn@@Base+0x34a24>
  438c2c:	mov	x0, #0x0                   	// #0
  438c30:	add	x1, x1, #0x79e
  438c34:	str	x3, [sp, #120]
  438c38:	bl	401c70 <dcgettext@plt>
  438c3c:	mov	x1, x23
  438c40:	mov	x2, x22
  438c44:	bl	401cc0 <printf@plt>
  438c48:	mov	x0, #0x18                  	// #24
  438c4c:	bl	43cf40 <warn@@Base+0x3964>
  438c50:	ldr	x3, [sp, #120]
  438c54:	stp	x3, x22, [x0]
  438c58:	ldr	x1, [x24, #1224]
  438c5c:	str	x1, [x0, #16]
  438c60:	str	x0, [x24, #1224]
  438c64:	b	438bfc <ferror@plt+0x36ebc>
  438c68:	ldr	x25, [x20, #8]
  438c6c:	b	438bfc <ferror@plt+0x36ebc>
  438c70:	ldr	x27, [x20, #8]
  438c74:	b	438bfc <ferror@plt+0x36ebc>
  438c78:	ldr	x1, [sp, #104]
  438c7c:	mov	w2, #0x5                   	// #5
  438c80:	mov	x0, #0x0                   	// #0
  438c84:	bl	401c70 <dcgettext@plt>
  438c88:	bl	4390e8 <error@@Base>
  438c8c:	b	438bfc <ferror@plt+0x36ebc>
  438c90:	mov	w0, #0x1                   	// #1
  438c94:	b	4389b0 <ferror@plt+0x36c70>
  438c98:	stp	x29, x30, [sp, #-64]!
  438c9c:	mov	x29, sp
  438ca0:	stp	x19, x20, [sp, #16]
  438ca4:	mov	w19, #0x0                   	// #0
  438ca8:	stp	x21, x22, [sp, #32]
  438cac:	str	x23, [sp, #48]
  438cb0:	bl	4241a8 <ferror@plt+0x22468>
  438cb4:	mov	w0, w19
  438cb8:	add	w19, w19, #0x1
  438cbc:	bl	41e74c <ferror@plt+0x1ca0c>
  438cc0:	cmp	w19, #0x2b
  438cc4:	b.ne	438cb4 <ferror@plt+0x36f74>  // b.any
  438cc8:	adrp	x19, 48d000 <stdout@@GLIBC_2.17+0x1bf0>
  438ccc:	add	x19, x19, #0x6a0
  438cd0:	ldr	x21, [x19, #48]
  438cd4:	cbz	x21, 438d08 <ferror@plt+0x36fc8>
  438cd8:	ldr	w23, [x19, #40]
  438cdc:	cmn	w23, #0x1
  438ce0:	b.eq	438cf4 <ferror@plt+0x36fb4>  // b.none
  438ce4:	add	x20, x21, #0x30
  438ce8:	mov	w22, #0x0                   	// #0
  438cec:	cmp	w23, w22
  438cf0:	b.ne	438d28 <ferror@plt+0x36fe8>  // b.any
  438cf4:	mov	x0, x21
  438cf8:	bl	401bd0 <free@plt>
  438cfc:	str	wzr, [x19, #40]
  438d00:	str	xzr, [x19, #48]
  438d04:	str	wzr, [x19, #2584]
  438d08:	ldr	x20, [x19, #1224]
  438d0c:	cbnz	x20, 438d5c <ferror@plt+0x3701c>
  438d10:	ldp	x21, x22, [sp, #32]
  438d14:	ldr	x23, [sp, #48]
  438d18:	str	xzr, [x19, #1224]
  438d1c:	ldp	x19, x20, [sp, #16]
  438d20:	ldp	x29, x30, [sp], #64
  438d24:	b	42416c <ferror@plt+0x2242c>
  438d28:	ldr	w0, [x20, #28]
  438d2c:	cbnz	w0, 438d40 <ferror@plt+0x37000>
  438d30:	ldr	x0, [x20]
  438d34:	bl	401bd0 <free@plt>
  438d38:	ldr	x0, [x20, #16]
  438d3c:	bl	401bd0 <free@plt>
  438d40:	ldr	w0, [x20, #52]
  438d44:	cbnz	w0, 438d50 <ferror@plt+0x37010>
  438d48:	ldr	x0, [x20, #40]
  438d4c:	bl	401bd0 <free@plt>
  438d50:	add	w22, w22, #0x1
  438d54:	add	x20, x20, #0x68
  438d58:	b	438cec <ferror@plt+0x36fac>
  438d5c:	ldr	x0, [x20]
  438d60:	bl	422b90 <ferror@plt+0x20e50>
  438d64:	ldr	x0, [x20, #8]
  438d68:	bl	401bd0 <free@plt>
  438d6c:	ldr	x21, [x20, #16]
  438d70:	mov	x0, x20
  438d74:	bl	401bd0 <free@plt>
  438d78:	mov	x20, x21
  438d7c:	b	438d0c <ferror@plt+0x36fcc>
  438d80:	stp	x29, x30, [sp, #-64]!
  438d84:	mov	x29, sp
  438d88:	stp	x19, x20, [sp, #16]
  438d8c:	mov	x19, x0
  438d90:	stp	x21, x22, [sp, #32]
  438d94:	adrp	x22, 46e000 <warn@@Base+0x34a24>
  438d98:	add	x22, x22, #0x7e2
  438d9c:	stp	x23, x24, [sp, #48]
  438da0:	adrp	x23, 470000 <warn@@Base+0x36a24>
  438da4:	add	x23, x23, #0xc08
  438da8:	ldrb	w0, [x19]
  438dac:	cbnz	w0, 438e74 <ferror@plt+0x37134>
  438db0:	ldp	x19, x20, [sp, #16]
  438db4:	ldp	x21, x22, [sp, #32]
  438db8:	ldp	x23, x24, [sp, #48]
  438dbc:	ldp	x29, x30, [sp], #64
  438dc0:	ret
  438dc4:	mov	x0, x24
  438dc8:	bl	401900 <strlen@plt>
  438dcc:	mov	x1, x24
  438dd0:	mov	x21, x0
  438dd4:	mov	x2, x0
  438dd8:	mov	x0, x19
  438ddc:	bl	401a50 <strncmp@plt>
  438de0:	cbnz	w0, 438e3c <ferror@plt+0x370fc>
  438de4:	ldrb	w1, [x19, x21]
  438de8:	add	x0, x19, x21
  438dec:	cmp	w1, #0x2c
  438df0:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  438df4:	b.ne	438e3c <ferror@plt+0x370fc>  // b.any
  438df8:	ldr	x2, [x20, #8]
  438dfc:	ldr	w3, [x20, #16]
  438e00:	ldr	w1, [x2]
  438e04:	orr	w1, w1, w3
  438e08:	str	w1, [x2]
  438e0c:	adrp	x1, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  438e10:	ldr	w1, [x1, #624]
  438e14:	cbz	w1, 438e24 <ferror@plt+0x370e4>
  438e18:	adrp	x1, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  438e1c:	mov	w2, #0x1                   	// #1
  438e20:	str	w2, [x1, #564]
  438e24:	ldrb	w1, [x0]
  438e28:	cmp	w1, #0x2c
  438e2c:	b.ne	438e34 <ferror@plt+0x370f4>  // b.any
  438e30:	add	x0, x0, #0x1
  438e34:	mov	x19, x0
  438e38:	b	438da8 <ferror@plt+0x37068>
  438e3c:	add	x20, x20, #0x18
  438e40:	ldr	x24, [x20]
  438e44:	cbnz	x24, 438dc4 <ferror@plt+0x37084>
  438e48:	mov	w2, #0x5                   	// #5
  438e4c:	mov	x1, x22
  438e50:	mov	x0, #0x0                   	// #0
  438e54:	bl	401c70 <dcgettext@plt>
  438e58:	mov	x1, x19
  438e5c:	bl	4395dc <warn@@Base>
  438e60:	mov	x0, x19
  438e64:	mov	w1, #0x2c                  	// #44
  438e68:	bl	401c00 <strchr@plt>
  438e6c:	cbnz	x0, 438e24 <ferror@plt+0x370e4>
  438e70:	b	438db0 <ferror@plt+0x37070>
  438e74:	add	x20, x23, #0xac0
  438e78:	b	438e40 <ferror@plt+0x37100>
  438e7c:	stp	x29, x30, [sp, #-48]!
  438e80:	mov	x29, sp
  438e84:	stp	x19, x20, [sp, #16]
  438e88:	mov	x19, x0
  438e8c:	mov	w20, #0x0                   	// #0
  438e90:	stp	x21, x22, [sp, #32]
  438e94:	adrp	x21, 46e000 <warn@@Base+0x34a24>
  438e98:	adrp	x22, 46f000 <warn@@Base+0x35a24>
  438e9c:	add	x21, x21, #0x7e2
  438ea0:	add	x22, x22, #0xacc
  438ea4:	ldrb	w1, [x19, w20, uxtw]
  438ea8:	cbnz	w1, 438ebc <ferror@plt+0x3717c>
  438eac:	ldp	x19, x20, [sp, #16]
  438eb0:	ldp	x21, x22, [sp, #32]
  438eb4:	ldp	x29, x30, [sp], #48
  438eb8:	ret
  438ebc:	sub	w1, w1, #0x41
  438ec0:	add	w20, w20, #0x1
  438ec4:	cmp	w1, #0x34
  438ec8:	b.hi	43902c <ferror@plt+0x372ec>  // b.pmore
  438ecc:	ldrb	w0, [x22, w1, uxtw]
  438ed0:	adr	x1, 438edc <ferror@plt+0x3719c>
  438ed4:	add	x0, x1, w0, sxtb #2
  438ed8:	br	x0
  438edc:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  438ee0:	mov	w1, #0x1                   	// #1
  438ee4:	str	w1, [x0, #584]
  438ee8:	b	438ea4 <ferror@plt+0x37164>
  438eec:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  438ef0:	mov	w1, #0x1                   	// #1
  438ef4:	str	w1, [x0, #576]
  438ef8:	b	438ea4 <ferror@plt+0x37164>
  438efc:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  438f00:	mov	w1, #0x1                   	// #1
  438f04:	str	w1, [x0, #636]
  438f08:	b	438ea4 <ferror@plt+0x37164>
  438f0c:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  438f10:	mov	w1, #0x1                   	// #1
  438f14:	str	w1, [x0, #624]
  438f18:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  438f1c:	mov	w1, #0x1                   	// #1
  438f20:	str	w1, [x0, #564]
  438f24:	b	438ea4 <ferror@plt+0x37164>
  438f28:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  438f2c:	mov	w1, #0x1                   	// #1
  438f30:	str	w1, [x0, #632]
  438f34:	b	438ea4 <ferror@plt+0x37164>
  438f38:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  438f3c:	mov	w1, #0x1                   	// #1
  438f40:	str	w1, [x0, #556]
  438f44:	b	438ea4 <ferror@plt+0x37164>
  438f48:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  438f4c:	mov	w1, #0x1                   	// #1
  438f50:	str	w1, [x0, #580]
  438f54:	b	438ea4 <ferror@plt+0x37164>
  438f58:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  438f5c:	mov	w1, #0x1                   	// #1
  438f60:	str	w1, [x0, #628]
  438f64:	b	438ea4 <ferror@plt+0x37164>
  438f68:	adrp	x1, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  438f6c:	ldr	w0, [x1, #604]
  438f70:	orr	w0, w0, #0x1
  438f74:	str	w0, [x1, #604]
  438f78:	b	438ea4 <ferror@plt+0x37164>
  438f7c:	adrp	x1, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  438f80:	ldr	w0, [x1, #604]
  438f84:	orr	w0, w0, #0x2
  438f88:	b	438f74 <ferror@plt+0x37234>
  438f8c:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  438f90:	mov	w1, #0x1                   	// #1
  438f94:	str	w1, [x0, #620]
  438f98:	b	438ea4 <ferror@plt+0x37164>
  438f9c:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  438fa0:	mov	w1, #0x1                   	// #1
  438fa4:	str	w1, [x0, #572]
  438fa8:	b	438ea4 <ferror@plt+0x37164>
  438fac:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  438fb0:	mov	w1, #0x1                   	// #1
  438fb4:	str	w1, [x0, #568]
  438fb8:	b	438ea4 <ferror@plt+0x37164>
  438fbc:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  438fc0:	mov	w1, #0x1                   	// #1
  438fc4:	str	w1, [x0, #608]
  438fc8:	b	438ea4 <ferror@plt+0x37164>
  438fcc:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  438fd0:	mov	w1, #0x1                   	// #1
  438fd4:	str	w1, [x0, #560]
  438fd8:	b	438ea4 <ferror@plt+0x37164>
  438fdc:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  438fe0:	mov	w1, #0x1                   	// #1
  438fe4:	str	w1, [x0, #552]
  438fe8:	b	438ea4 <ferror@plt+0x37164>
  438fec:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  438ff0:	mov	w1, #0x1                   	// #1
  438ff4:	str	w1, [x0, #588]
  438ff8:	b	438ea4 <ferror@plt+0x37164>
  438ffc:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  439000:	mov	w1, #0x1                   	// #1
  439004:	str	w1, [x0, #616]
  439008:	b	438ea4 <ferror@plt+0x37164>
  43900c:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  439010:	mov	w1, #0x1                   	// #1
  439014:	str	w1, [x0, #612]
  439018:	b	438ea4 <ferror@plt+0x37164>
  43901c:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  439020:	mov	w1, #0x1                   	// #1
  439024:	str	w1, [x0, #600]
  439028:	b	438ea4 <ferror@plt+0x37164>
  43902c:	mov	w2, #0x5                   	// #5
  439030:	mov	x1, x21
  439034:	mov	x0, #0x0                   	// #0
  439038:	bl	401c70 <dcgettext@plt>
  43903c:	mov	x1, x19
  439040:	bl	4395dc <warn@@Base>
  439044:	b	438ea4 <ferror@plt+0x37164>
  439048:	adrp	x1, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  43904c:	mov	w0, #0x1                   	// #1
  439050:	str	w0, [x1, #556]
  439054:	adrp	x1, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  439058:	str	w0, [x1, #576]
  43905c:	adrp	x1, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  439060:	str	w0, [x1, #604]
  439064:	adrp	x1, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  439068:	str	w0, [x1, #568]
  43906c:	adrp	x1, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  439070:	str	w0, [x1, #616]
  439074:	adrp	x1, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  439078:	str	w0, [x1, #560]
  43907c:	adrp	x1, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  439080:	str	w0, [x1, #608]
  439084:	adrp	x1, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  439088:	str	w0, [x1, #564]
  43908c:	adrp	x1, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  439090:	str	w0, [x1, #620]
  439094:	adrp	x1, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  439098:	str	w0, [x1, #552]
  43909c:	adrp	x1, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  4390a0:	str	w0, [x1, #572]
  4390a4:	adrp	x1, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  4390a8:	str	w0, [x1, #632]
  4390ac:	adrp	x1, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  4390b0:	str	w0, [x1, #612]
  4390b4:	adrp	x1, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  4390b8:	str	w0, [x1, #600]
  4390bc:	adrp	x1, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  4390c0:	str	w0, [x1, #588]
  4390c4:	adrp	x1, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  4390c8:	str	w0, [x1, #584]
  4390cc:	adrp	x1, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  4390d0:	str	w0, [x1, #636]
  4390d4:	adrp	x1, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  4390d8:	str	w0, [x1, #580]
  4390dc:	adrp	x1, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  4390e0:	str	w0, [x1, #628]
  4390e4:	ret

00000000004390e8 <error@@Base>:
  4390e8:	stp	x29, x30, [sp, #-304]!
  4390ec:	mov	x29, sp
  4390f0:	stp	x19, x20, [sp, #16]
  4390f4:	mov	x19, x0
  4390f8:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  4390fc:	str	x21, [sp, #32]
  439100:	adrp	x20, 48b000 <warn@@Base+0x51a24>
  439104:	ldr	x0, [x0, #1040]
  439108:	str	q0, [sp, #112]
  43910c:	str	q1, [sp, #128]
  439110:	str	q2, [sp, #144]
  439114:	str	q3, [sp, #160]
  439118:	str	q4, [sp, #176]
  43911c:	str	q5, [sp, #192]
  439120:	str	q6, [sp, #208]
  439124:	str	q7, [sp, #224]
  439128:	stp	x1, x2, [sp, #248]
  43912c:	stp	x3, x4, [sp, #264]
  439130:	stp	x5, x6, [sp, #280]
  439134:	str	x7, [sp, #296]
  439138:	bl	401c30 <fflush@plt>
  43913c:	add	x0, sp, #0x130
  439140:	stp	x0, x0, [sp, #80]
  439144:	add	x0, sp, #0xf0
  439148:	str	x0, [sp, #96]
  43914c:	mov	w0, #0xffffffc8            	// #-56
  439150:	str	w0, [sp, #104]
  439154:	mov	w0, #0xffffff80            	// #-128
  439158:	ldr	x21, [x20, #1016]
  43915c:	mov	w2, #0x5                   	// #5
  439160:	adrp	x1, 471000 <warn@@Base+0x37a24>
  439164:	add	x1, x1, #0x908
  439168:	str	w0, [sp, #108]
  43916c:	mov	x0, #0x0                   	// #0
  439170:	bl	401c70 <dcgettext@plt>
  439174:	adrp	x1, 489000 <warn@@Base+0x4fa24>
  439178:	ldr	x2, [x1, #2216]
  43917c:	mov	x1, x0
  439180:	mov	x0, x21
  439184:	bl	401d20 <fprintf@plt>
  439188:	ldp	x0, x1, [sp, #80]
  43918c:	stp	x0, x1, [sp, #48]
  439190:	add	x2, sp, #0x30
  439194:	ldp	x0, x1, [sp, #96]
  439198:	stp	x0, x1, [sp, #64]
  43919c:	ldr	x0, [x20, #1016]
  4391a0:	mov	x1, x19
  4391a4:	bl	401cb0 <vfprintf@plt>
  4391a8:	ldp	x19, x20, [sp, #16]
  4391ac:	ldr	x21, [sp, #32]
  4391b0:	ldp	x29, x30, [sp], #304
  4391b4:	ret
  4391b8:	sub	w2, w1, #0x1
  4391bc:	cmp	w2, #0x7
  4391c0:	b.hi	4392c8 <error@@Base+0x1e0>  // b.pmore
  4391c4:	adrp	x1, 471000 <warn@@Base+0x37a24>
  4391c8:	add	x1, x1, #0xddc
  4391cc:	ldrb	w1, [x1, w2, uxtw]
  4391d0:	adr	x2, 4391dc <error@@Base+0xf4>
  4391d4:	add	x1, x2, w1, sxtb #2
  4391d8:	br	x1
  4391dc:	ldrb	w0, [x0]
  4391e0:	ret
  4391e4:	ldrh	w0, [x0]
  4391e8:	rev16	w0, w0
  4391ec:	and	x0, x0, #0xffff
  4391f0:	ret
  4391f4:	ldrb	w2, [x0]
  4391f8:	ldrb	w1, [x0, #1]
  4391fc:	ldrb	w0, [x0, #2]
  439200:	lsl	x2, x2, #16
  439204:	orr	x1, x2, x1, lsl #8
  439208:	orr	x0, x1, x0
  43920c:	ret
  439210:	ldr	w0, [x0]
  439214:	rev	w0, w0
  439218:	ret
  43921c:	ldrb	w2, [x0, #2]
  439220:	ldrb	w1, [x0, #3]
  439224:	ldrb	w3, [x0]
  439228:	lsl	x2, x2, #16
  43922c:	orr	x1, x2, x1, lsl #8
  439230:	ldrb	w2, [x0, #1]
  439234:	lsl	x3, x3, #32
  439238:	ldrb	w0, [x0, #4]
  43923c:	orr	x2, x3, x2, lsl #24
  439240:	orr	x1, x1, x2
  439244:	b	439208 <error@@Base+0x120>
  439248:	ldrb	w2, [x0, #3]
  43924c:	ldrb	w1, [x0, #4]
  439250:	ldrb	w3, [x0, #1]
  439254:	lsl	x2, x2, #16
  439258:	orr	x1, x2, x1, lsl #8
  43925c:	ldrb	w2, [x0, #2]
  439260:	lsl	x3, x3, #32
  439264:	orr	x2, x3, x2, lsl #24
  439268:	orr	x1, x1, x2
  43926c:	ldrb	w2, [x0]
  439270:	ldrb	w0, [x0, #5]
  439274:	orr	x0, x0, x2, lsl #40
  439278:	b	439208 <error@@Base+0x120>
  43927c:	ldrb	w2, [x0, #4]
  439280:	ldrb	w1, [x0, #5]
  439284:	ldrb	w3, [x0, #2]
  439288:	lsl	x2, x2, #16
  43928c:	orr	x1, x2, x1, lsl #8
  439290:	ldrb	w2, [x0, #3]
  439294:	lsl	x3, x3, #32
  439298:	orr	x2, x3, x2, lsl #24
  43929c:	ldrb	w3, [x0]
  4392a0:	orr	x1, x1, x2
  4392a4:	ldrb	w2, [x0, #1]
  4392a8:	ldrb	w0, [x0, #6]
  4392ac:	lsl	x3, x3, #48
  4392b0:	orr	x2, x3, x2, lsl #40
  4392b4:	orr	x1, x1, x2
  4392b8:	b	439208 <error@@Base+0x120>
  4392bc:	ldr	x0, [x0]
  4392c0:	rev	x0, x0
  4392c4:	ret
  4392c8:	stp	x29, x30, [sp, #-32]!
  4392cc:	mov	w2, #0x5                   	// #5
  4392d0:	mov	x0, #0x0                   	// #0
  4392d4:	mov	x29, sp
  4392d8:	str	x19, [sp, #16]
  4392dc:	mov	w19, w1
  4392e0:	adrp	x1, 471000 <warn@@Base+0x37a24>
  4392e4:	add	x1, x1, #0x914
  4392e8:	bl	401c70 <dcgettext@plt>
  4392ec:	mov	w1, w19
  4392f0:	bl	4390e8 <error@@Base>
  4392f4:	bl	401b40 <abort@plt>
  4392f8:	stp	x29, x30, [sp, #-112]!
  4392fc:	mov	x29, sp
  439300:	stp	x19, x20, [sp, #16]
  439304:	mov	x19, x0
  439308:	add	x0, x0, #0x88
  43930c:	stp	x21, x22, [sp, #32]
  439310:	mov	w22, w1
  439314:	mov	w21, w2
  439318:	stp	x23, x24, [sp, #48]
  43931c:	mov	w2, #0xa                   	// #10
  439320:	mov	x1, #0x0                   	// #0
  439324:	stp	x25, x26, [sp, #64]
  439328:	str	x27, [sp, #80]
  43932c:	ldrb	w23, [x0, #10]
  439330:	strb	wzr, [x0, #10]
  439334:	bl	4018f0 <strtoul@plt>
  439338:	strb	w23, [x19, #146]
  43933c:	mov	x20, x0
  439340:	tbz	x0, #63, 43936c <error@@Base+0x284>
  439344:	mov	w2, #0x5                   	// #5
  439348:	adrp	x1, 471000 <warn@@Base+0x37a24>
  43934c:	mov	x0, #0x0                   	// #0
  439350:	add	x1, x1, #0x92f
  439354:	bl	401c70 <dcgettext@plt>
  439358:	ldr	x1, [x19]
  43935c:	mov	x2, x20
  439360:	bl	4390e8 <error@@Base>
  439364:	mov	w21, #0x0                   	// #0
  439368:	b	4393b8 <error@@Base+0x2d0>
  43936c:	add	x20, x0, #0x1
  439370:	ldr	x0, [x19, #72]
  439374:	and	x20, x20, #0xfffffffffffffffe
  439378:	add	x0, x0, #0x3c
  43937c:	add	x0, x0, x20
  439380:	str	x0, [x19, #72]
  439384:	cbnz	w21, 4393d8 <error@@Base+0x2f0>
  439388:	ldr	x0, [x19, #8]
  43938c:	mov	x1, x20
  439390:	mov	w2, #0x1                   	// #1
  439394:	bl	401b30 <fseek@plt>
  439398:	cbz	w0, 4395a4 <error@@Base+0x4bc>
  43939c:	mov	w2, #0x5                   	// #5
  4393a0:	adrp	x1, 471000 <warn@@Base+0x37a24>
  4393a4:	mov	x0, #0x0                   	// #0
  4393a8:	add	x1, x1, #0x955
  4393ac:	bl	401c70 <dcgettext@plt>
  4393b0:	ldr	x1, [x19]
  4393b4:	bl	4390e8 <error@@Base>
  4393b8:	mov	w0, w21
  4393bc:	ldp	x19, x20, [sp, #16]
  4393c0:	ldp	x21, x22, [sp, #32]
  4393c4:	ldp	x23, x24, [sp, #48]
  4393c8:	ldp	x25, x26, [sp, #64]
  4393cc:	ldr	x27, [sp, #80]
  4393d0:	ldp	x29, x30, [sp], #112
  4393d4:	ret
  4393d8:	mov	w23, w22
  4393dc:	cmp	x20, w22, uxtw
  4393e0:	b.cs	439404 <error@@Base+0x31c>  // b.hs, b.nlast
  4393e4:	adrp	x1, 471000 <warn@@Base+0x37a24>
  4393e8:	add	x1, x1, #0x97e
  4393ec:	mov	w2, #0x5                   	// #5
  4393f0:	mov	x0, #0x0                   	// #0
  4393f4:	bl	401c70 <dcgettext@plt>
  4393f8:	ldr	x1, [x19]
  4393fc:	bl	4390e8 <error@@Base>
  439400:	b	439364 <error@@Base+0x27c>
  439404:	ldr	x3, [x19, #8]
  439408:	mov	x2, x23
  43940c:	add	x0, sp, #0x68
  439410:	mov	x1, #0x1                   	// #1
  439414:	bl	401bc0 <fread@plt>
  439418:	cmp	x23, x0
  43941c:	b.eq	439430 <error@@Base+0x348>  // b.none
  439420:	adrp	x1, 471000 <warn@@Base+0x37a24>
  439424:	mov	w2, #0x5                   	// #5
  439428:	add	x1, x1, #0x99e
  43942c:	b	4393f0 <error@@Base+0x308>
  439430:	mov	w1, w22
  439434:	add	x0, sp, #0x68
  439438:	bl	4391b8 <error@@Base+0xd0>
  43943c:	mov	x24, x0
  439440:	mul	x0, x23, x0
  439444:	str	x24, [x19, #16]
  439448:	sub	x20, x20, x23
  43944c:	cmp	x0, x20
  439450:	b.hi	43945c <error@@Base+0x374>  // b.pmore
  439454:	cmp	x24, x20
  439458:	b.ls	439488 <error@@Base+0x3a0>  // b.plast
  43945c:	mov	w2, #0x5                   	// #5
  439460:	adrp	x1, 471000 <warn@@Base+0x37a24>
  439464:	mov	x0, #0x0                   	// #0
  439468:	add	x1, x1, #0x9c0
  43946c:	bl	401c70 <dcgettext@plt>
  439470:	ldr	x1, [x19]
  439474:	mov	x4, x20
  439478:	ldr	x2, [x19, #16]
  43947c:	mov	w3, w22
  439480:	bl	4390e8 <error@@Base>
  439484:	b	439364 <error@@Base+0x27c>
  439488:	bl	401a30 <malloc@plt>
  43948c:	mov	x21, x0
  439490:	cbnz	x0, 4394ac <error@@Base+0x3c4>
  439494:	adrp	x1, 471000 <warn@@Base+0x37a24>
  439498:	add	x1, x1, #0xa21
  43949c:	mov	w2, #0x5                   	// #5
  4394a0:	bl	401c70 <dcgettext@plt>
  4394a4:	bl	4390e8 <error@@Base>
  4394a8:	b	439364 <error@@Base+0x27c>
  4394ac:	ldr	x3, [x19, #8]
  4394b0:	mov	x1, x23
  4394b4:	mov	x2, x24
  4394b8:	bl	401bc0 <fread@plt>
  4394bc:	ldr	x1, [x19, #16]
  4394c0:	cmp	x1, x0
  4394c4:	b.eq	4394d4 <error@@Base+0x3ec>  // b.none
  4394c8:	mov	x0, x21
  4394cc:	bl	401bd0 <free@plt>
  4394d0:	b	439420 <error@@Base+0x338>
  4394d4:	msub	x20, x23, x1, x20
  4394d8:	lsl	x0, x1, #3
  4394dc:	bl	401a30 <malloc@plt>
  4394e0:	str	x0, [x19, #24]
  4394e4:	cbz	x0, 439518 <error@@Base+0x430>
  4394e8:	mov	x25, x21
  4394ec:	mov	x24, #0x0                   	// #0
  4394f0:	ldr	x0, [x19, #16]
  4394f4:	cmp	x0, x24
  4394f8:	b.hi	439534 <error@@Base+0x44c>  // b.pmore
  4394fc:	mov	x0, x21
  439500:	bl	401bd0 <free@plt>
  439504:	cbnz	x20, 439558 <error@@Base+0x470>
  439508:	adrp	x1, 471000 <warn@@Base+0x37a24>
  43950c:	mov	w2, #0x5                   	// #5
  439510:	add	x1, x1, #0xa9c
  439514:	b	4393f0 <error@@Base+0x308>
  439518:	mov	x0, x21
  43951c:	bl	401bd0 <free@plt>
  439520:	adrp	x1, 471000 <warn@@Base+0x37a24>
  439524:	mov	w2, #0x5                   	// #5
  439528:	add	x1, x1, #0xa5b
  43952c:	mov	x0, #0x0                   	// #0
  439530:	b	4394a0 <error@@Base+0x3b8>
  439534:	ldr	x27, [x19, #24]
  439538:	lsl	x26, x24, #3
  43953c:	mov	x0, x25
  439540:	mov	w1, w22
  439544:	add	x24, x24, #0x1
  439548:	bl	4391b8 <error@@Base+0xd0>
  43954c:	add	x25, x25, x23
  439550:	str	x0, [x27, x26]
  439554:	b	4394f0 <error@@Base+0x408>
  439558:	mov	x0, x20
  43955c:	bl	401a30 <malloc@plt>
  439560:	str	x0, [x19, #32]
  439564:	cbnz	x0, 439578 <error@@Base+0x490>
  439568:	adrp	x1, 471000 <warn@@Base+0x37a24>
  43956c:	mov	w2, #0x5                   	// #5
  439570:	add	x1, x1, #0xac9
  439574:	b	4394a0 <error@@Base+0x3b8>
  439578:	ldr	x3, [x19, #8]
  43957c:	str	x20, [x19, #40]
  439580:	mov	x2, x20
  439584:	mov	x1, #0x1                   	// #1
  439588:	bl	401bc0 <fread@plt>
  43958c:	cmp	x20, x0
  439590:	b.eq	4395a4 <error@@Base+0x4bc>  // b.none
  439594:	adrp	x1, 471000 <warn@@Base+0x37a24>
  439598:	mov	w2, #0x5                   	// #5
  43959c:	add	x1, x1, #0xb09
  4395a0:	b	4393f0 <error@@Base+0x308>
  4395a4:	ldr	x3, [x19, #8]
  4395a8:	add	x0, x19, #0x58
  4395ac:	mov	x2, #0x3c                  	// #60
  4395b0:	mov	x1, #0x1                   	// #1
  4395b4:	bl	401bc0 <fread@plt>
  4395b8:	cmp	x0, #0x3c
  4395bc:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4395c0:	b.eq	4395d4 <error@@Base+0x4ec>  // b.none
  4395c4:	adrp	x1, 471000 <warn@@Base+0x37a24>
  4395c8:	mov	w2, #0x5                   	// #5
  4395cc:	add	x1, x1, #0xb38
  4395d0:	b	4393f0 <error@@Base+0x308>
  4395d4:	mov	w21, #0x1                   	// #1
  4395d8:	b	4393b8 <error@@Base+0x2d0>

00000000004395dc <warn@@Base>:
  4395dc:	stp	x29, x30, [sp, #-304]!
  4395e0:	mov	x29, sp
  4395e4:	stp	x19, x20, [sp, #16]
  4395e8:	mov	x19, x0
  4395ec:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  4395f0:	str	x21, [sp, #32]
  4395f4:	adrp	x20, 48b000 <warn@@Base+0x51a24>
  4395f8:	ldr	x0, [x0, #1040]
  4395fc:	str	q0, [sp, #112]
  439600:	str	q1, [sp, #128]
  439604:	str	q2, [sp, #144]
  439608:	str	q3, [sp, #160]
  43960c:	str	q4, [sp, #176]
  439610:	str	q5, [sp, #192]
  439614:	str	q6, [sp, #208]
  439618:	str	q7, [sp, #224]
  43961c:	stp	x1, x2, [sp, #248]
  439620:	stp	x3, x4, [sp, #264]
  439624:	stp	x5, x6, [sp, #280]
  439628:	str	x7, [sp, #296]
  43962c:	bl	401c30 <fflush@plt>
  439630:	add	x0, sp, #0x130
  439634:	stp	x0, x0, [sp, #80]
  439638:	add	x0, sp, #0xf0
  43963c:	str	x0, [sp, #96]
  439640:	mov	w0, #0xffffffc8            	// #-56
  439644:	str	w0, [sp, #104]
  439648:	mov	w0, #0xffffff80            	// #-128
  43964c:	ldr	x21, [x20, #1016]
  439650:	mov	w2, #0x5                   	// #5
  439654:	adrp	x1, 471000 <warn@@Base+0x37a24>
  439658:	add	x1, x1, #0xb73
  43965c:	str	w0, [sp, #108]
  439660:	mov	x0, #0x0                   	// #0
  439664:	bl	401c70 <dcgettext@plt>
  439668:	adrp	x1, 489000 <warn@@Base+0x4fa24>
  43966c:	ldr	x2, [x1, #2216]
  439670:	mov	x1, x0
  439674:	mov	x0, x21
  439678:	bl	401d20 <fprintf@plt>
  43967c:	ldp	x0, x1, [sp, #80]
  439680:	stp	x0, x1, [sp, #48]
  439684:	add	x2, sp, #0x30
  439688:	ldp	x0, x1, [sp, #96]
  43968c:	stp	x0, x1, [sp, #64]
  439690:	ldr	x0, [x20, #1016]
  439694:	mov	x1, x19
  439698:	bl	401cb0 <vfprintf@plt>
  43969c:	ldp	x19, x20, [sp, #16]
  4396a0:	ldr	x21, [sp, #32]
  4396a4:	ldp	x29, x30, [sp], #304
  4396a8:	ret
  4396ac:	stp	x29, x30, [sp, #-32]!
  4396b0:	sub	w3, w2, #0x1
  4396b4:	cmp	w3, #0x7
  4396b8:	mov	x29, sp
  4396bc:	str	x19, [sp, #16]
  4396c0:	mov	w19, w2
  4396c4:	b.hi	439728 <warn@@Base+0x14c>  // b.pmore
  4396c8:	adrp	x2, 471000 <warn@@Base+0x37a24>
  4396cc:	add	x2, x2, #0xde4
  4396d0:	ldrb	w2, [x2, w3, uxtw]
  4396d4:	adr	x3, 4396e0 <warn@@Base+0x104>
  4396d8:	add	x2, x3, w2, sxtb #2
  4396dc:	br	x2
  4396e0:	lsr	x2, x1, #56
  4396e4:	strb	w2, [x0, #7]
  4396e8:	lsr	x2, x1, #48
  4396ec:	strb	w2, [x0, #6]
  4396f0:	lsr	x2, x1, #40
  4396f4:	strb	w2, [x0, #5]
  4396f8:	lsr	x2, x1, #32
  4396fc:	strb	w2, [x0, #4]
  439700:	lsr	x2, x1, #24
  439704:	strb	w2, [x0, #3]
  439708:	lsr	x2, x1, #16
  43970c:	strb	w2, [x0, #2]
  439710:	lsr	x2, x1, #8
  439714:	strb	w2, [x0, #1]
  439718:	strb	w1, [x0]
  43971c:	ldr	x19, [sp, #16]
  439720:	ldp	x29, x30, [sp], #32
  439724:	ret
  439728:	mov	w2, #0x5                   	// #5
  43972c:	adrp	x1, 471000 <warn@@Base+0x37a24>
  439730:	mov	x0, #0x0                   	// #0
  439734:	add	x1, x1, #0x914
  439738:	bl	401c70 <dcgettext@plt>
  43973c:	mov	w1, w19
  439740:	bl	4390e8 <error@@Base>
  439744:	bl	401b40 <abort@plt>
  439748:	stp	x29, x30, [sp, #-32]!
  43974c:	sub	w3, w2, #0x1
  439750:	cmp	w3, #0x7
  439754:	mov	x29, sp
  439758:	str	x19, [sp, #16]
  43975c:	mov	w19, w2
  439760:	b.hi	4397b0 <warn@@Base+0x1d4>  // b.pmore
  439764:	adrp	x2, 471000 <warn@@Base+0x37a24>
  439768:	add	x2, x2, #0xdec
  43976c:	ldrb	w2, [x2, w3, uxtw]
  439770:	adr	x3, 43977c <warn@@Base+0x1a0>
  439774:	add	x2, x3, w2, sxtb #2
  439778:	br	x2
  43977c:	rev	w2, w1
  439780:	lsr	x1, x1, #32
  439784:	str	w2, [x0, #4]
  439788:	strb	w1, [x0, #3]
  43978c:	lsr	x1, x1, #8
  439790:	strb	w1, [x0, #2]
  439794:	lsr	x1, x1, #8
  439798:	strb	w1, [x0, #1]
  43979c:	lsr	x1, x1, #8
  4397a0:	strb	w1, [x0]
  4397a4:	ldr	x19, [sp, #16]
  4397a8:	ldp	x29, x30, [sp], #32
  4397ac:	ret
  4397b0:	mov	w2, #0x5                   	// #5
  4397b4:	adrp	x1, 471000 <warn@@Base+0x37a24>
  4397b8:	mov	x0, #0x0                   	// #0
  4397bc:	add	x1, x1, #0x914
  4397c0:	bl	401c70 <dcgettext@plt>
  4397c4:	mov	w1, w19
  4397c8:	bl	4390e8 <error@@Base>
  4397cc:	bl	401b40 <abort@plt>
  4397d0:	sub	w2, w1, #0x1
  4397d4:	cmp	w2, #0x7
  4397d8:	b.hi	4398c4 <warn@@Base+0x2e8>  // b.pmore
  4397dc:	adrp	x1, 471000 <warn@@Base+0x37a24>
  4397e0:	add	x1, x1, #0xdf4
  4397e4:	ldrb	w1, [x1, w2, uxtw]
  4397e8:	adr	x2, 4397f4 <warn@@Base+0x218>
  4397ec:	add	x1, x2, w1, sxtb #2
  4397f0:	br	x1
  4397f4:	ldrb	w0, [x0]
  4397f8:	ret
  4397fc:	ldrh	w0, [x0]
  439800:	ret
  439804:	ldrb	w2, [x0, #2]
  439808:	ldrb	w1, [x0, #1]
  43980c:	lsl	x2, x2, #16
  439810:	orr	x1, x2, x1, lsl #8
  439814:	ldrb	w0, [x0]
  439818:	orr	x0, x1, x0
  43981c:	ret
  439820:	ldr	w0, [x0]
  439824:	ret
  439828:	ldrb	w2, [x0, #2]
  43982c:	ldrb	w1, [x0, #1]
  439830:	ldrb	w3, [x0, #4]
  439834:	lsl	x2, x2, #16
  439838:	orr	x1, x2, x1, lsl #8
  43983c:	ldrb	w2, [x0, #3]
  439840:	lsl	x3, x3, #32
  439844:	orr	x2, x3, x2, lsl #24
  439848:	orr	x1, x1, x2
  43984c:	b	439814 <warn@@Base+0x238>
  439850:	ldrb	w2, [x0, #2]
  439854:	ldrb	w1, [x0, #1]
  439858:	ldrb	w3, [x0, #4]
  43985c:	lsl	x2, x2, #16
  439860:	orr	x1, x2, x1, lsl #8
  439864:	ldrb	w2, [x0, #3]
  439868:	lsl	x3, x3, #32
  43986c:	orr	x2, x3, x2, lsl #24
  439870:	orr	x1, x1, x2
  439874:	ldrb	w2, [x0, #5]
  439878:	ldrb	w0, [x0]
  43987c:	orr	x0, x0, x2, lsl #40
  439880:	b	439818 <warn@@Base+0x23c>
  439884:	ldrb	w2, [x0, #2]
  439888:	ldrb	w1, [x0, #1]
  43988c:	ldrb	w3, [x0, #4]
  439890:	lsl	x2, x2, #16
  439894:	orr	x1, x2, x1, lsl #8
  439898:	ldrb	w2, [x0, #3]
  43989c:	lsl	x3, x3, #32
  4398a0:	orr	x2, x3, x2, lsl #24
  4398a4:	ldrb	w3, [x0, #6]
  4398a8:	orr	x1, x1, x2
  4398ac:	ldrb	w2, [x0, #5]
  4398b0:	lsl	x3, x3, #48
  4398b4:	orr	x2, x3, x2, lsl #40
  4398b8:	b	439848 <warn@@Base+0x26c>
  4398bc:	ldr	x0, [x0]
  4398c0:	ret
  4398c4:	stp	x29, x30, [sp, #-32]!
  4398c8:	mov	w2, #0x5                   	// #5
  4398cc:	mov	x0, #0x0                   	// #0
  4398d0:	mov	x29, sp
  4398d4:	str	x19, [sp, #16]
  4398d8:	mov	w19, w1
  4398dc:	adrp	x1, 471000 <warn@@Base+0x37a24>
  4398e0:	add	x1, x1, #0x914
  4398e4:	bl	401c70 <dcgettext@plt>
  4398e8:	mov	w1, w19
  4398ec:	bl	4390e8 <error@@Base>
  4398f0:	bl	401b40 <abort@plt>
  4398f4:	stp	x29, x30, [sp, #-32]!
  4398f8:	adrp	x2, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  4398fc:	mov	x29, sp
  439900:	ldr	x2, [x2, #648]
  439904:	str	x19, [sp, #16]
  439908:	mov	w19, w1
  43990c:	blr	x2
  439910:	sub	w1, w19, #0x1
  439914:	cmp	w1, #0x7
  439918:	b.hi	439970 <warn@@Base+0x394>  // b.pmore
  43991c:	adrp	x2, 471000 <warn@@Base+0x37a24>
  439920:	add	x2, x2, #0xdfc
  439924:	ldrb	w1, [x2, w1, uxtw]
  439928:	adr	x2, 439934 <warn@@Base+0x358>
  43992c:	add	x1, x2, w1, sxtb #2
  439930:	br	x1
  439934:	eor	x0, x0, #0x80
  439938:	sub	x0, x0, #0x80
  43993c:	ldr	x19, [sp, #16]
  439940:	ldp	x29, x30, [sp], #32
  439944:	ret
  439948:	eor	x0, x0, #0x8000
  43994c:	sub	x0, x0, #0x8, lsl #12
  439950:	b	43993c <warn@@Base+0x360>
  439954:	eor	x0, x0, #0x800000
  439958:	sub	x0, x0, #0x800, lsl #12
  43995c:	b	43993c <warn@@Base+0x360>
  439960:	eor	x0, x0, #0x80000000
  439964:	mov	x1, #0xffffffff80000000    	// #-2147483648
  439968:	add	x0, x0, x1
  43996c:	b	43993c <warn@@Base+0x360>
  439970:	bl	401b40 <abort@plt>
  439974:	stp	x29, x30, [sp, #-48]!
  439978:	mov	x29, sp
  43997c:	stp	x21, x22, [sp, #32]
  439980:	mov	x21, x1
  439984:	adrp	x1, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  439988:	stp	x19, x20, [sp, #16]
  43998c:	mov	x19, x2
  439990:	add	x22, x0, #0x4
  439994:	ldr	x2, [x1, #648]
  439998:	adrp	x1, 439000 <ferror@plt+0x372c0>
  43999c:	add	x1, x1, #0x1b8
  4399a0:	cmp	x2, x1
  4399a4:	b.ne	4399d4 <warn@@Base+0x3f8>  // b.any
  4399a8:	mov	w1, #0x4                   	// #4
  4399ac:	bl	4391b8 <error@@Base+0xd0>
  4399b0:	str	x0, [x21]
  4399b4:	mov	w1, #0x4                   	// #4
  4399b8:	mov	x0, x22
  4399bc:	bl	4391b8 <error@@Base+0xd0>
  4399c0:	ldp	x21, x22, [sp, #32]
  4399c4:	str	x0, [x19]
  4399c8:	ldp	x19, x20, [sp, #16]
  4399cc:	ldp	x29, x30, [sp], #48
  4399d0:	ret
  4399d4:	mov	x20, x0
  4399d8:	mov	w1, #0x4                   	// #4
  4399dc:	mov	x0, x22
  4399e0:	bl	4397d0 <warn@@Base+0x1f4>
  4399e4:	str	x0, [x21]
  4399e8:	mov	w1, #0x4                   	// #4
  4399ec:	mov	x0, x20
  4399f0:	bl	4397d0 <warn@@Base+0x1f4>
  4399f4:	b	4399c0 <warn@@Base+0x3e4>
  4399f8:	stp	x29, x30, [sp, #-64]!
  4399fc:	mov	x29, sp
  439a00:	stp	x21, x22, [sp, #32]
  439a04:	mov	x22, x1
  439a08:	stp	x19, x20, [sp, #16]
  439a0c:	mov	x20, x2
  439a10:	stp	x23, x24, [sp, #48]
  439a14:	mov	x23, x0
  439a18:	bl	43ce18 <warn@@Base+0x383c>
  439a1c:	ldrb	w1, [x22]
  439a20:	cmp	w1, #0x2f
  439a24:	b.eq	439a30 <warn@@Base+0x454>  // b.none
  439a28:	cmp	x23, x0
  439a2c:	b.ne	439a84 <warn@@Base+0x4a8>  // b.any
  439a30:	adds	x0, x20, #0x1
  439a34:	b.eq	439abc <warn@@Base+0x4e0>  // b.none
  439a38:	bl	401a30 <malloc@plt>
  439a3c:	mov	x19, x0
  439a40:	cbnz	x0, 439a5c <warn@@Base+0x480>
  439a44:	adrp	x1, 471000 <warn@@Base+0x37a24>
  439a48:	add	x1, x1, #0xb81
  439a4c:	mov	w2, #0x5                   	// #5
  439a50:	bl	401c70 <dcgettext@plt>
  439a54:	bl	4390e8 <error@@Base>
  439a58:	b	439a6c <warn@@Base+0x490>
  439a5c:	mov	x2, x20
  439a60:	mov	x1, x22
  439a64:	bl	4018d0 <memcpy@plt>
  439a68:	strb	wzr, [x19, x20]
  439a6c:	mov	x0, x19
  439a70:	ldp	x19, x20, [sp, #16]
  439a74:	ldp	x21, x22, [sp, #32]
  439a78:	ldp	x23, x24, [sp, #48]
  439a7c:	ldp	x29, x30, [sp], #64
  439a80:	ret
  439a84:	sub	x21, x0, x23
  439a88:	cmp	x21, x20
  439a8c:	add	x24, x21, x20
  439a90:	add	x0, x24, #0x1
  439a94:	csel	x1, x21, x20, cs  // cs = hs, nlast
  439a98:	cmp	x0, x1
  439a9c:	b.cs	439ac4 <warn@@Base+0x4e8>  // b.hs, b.nlast
  439aa0:	mov	w2, #0x5                   	// #5
  439aa4:	adrp	x1, 471000 <warn@@Base+0x37a24>
  439aa8:	mov	x0, #0x0                   	// #0
  439aac:	add	x1, x1, #0xb90
  439ab0:	bl	401c70 <dcgettext@plt>
  439ab4:	mov	x1, x20
  439ab8:	bl	4390e8 <error@@Base>
  439abc:	mov	x19, #0x0                   	// #0
  439ac0:	b	439a6c <warn@@Base+0x490>
  439ac4:	bl	401a30 <malloc@plt>
  439ac8:	mov	x19, x0
  439acc:	cbz	x0, 439a44 <warn@@Base+0x468>
  439ad0:	mov	x2, x21
  439ad4:	mov	x1, x23
  439ad8:	bl	4018d0 <memcpy@plt>
  439adc:	mov	x2, x20
  439ae0:	mov	x1, x22
  439ae4:	add	x0, x19, x21
  439ae8:	bl	4018d0 <memcpy@plt>
  439aec:	strb	wzr, [x19, x24]
  439af0:	b	439a6c <warn@@Base+0x490>
  439af4:	stp	x29, x30, [sp, #-80]!
  439af8:	mov	x29, sp
  439afc:	stp	x19, x20, [sp, #16]
  439b00:	mov	x19, x0
  439b04:	mov	w20, w3
  439b08:	mov	x0, x1
  439b0c:	stp	x21, x22, [sp, #32]
  439b10:	mov	x22, x2
  439b14:	mov	x21, x1
  439b18:	stp	x23, x24, [sp, #48]
  439b1c:	mov	w23, w4
  439b20:	str	x25, [sp, #64]
  439b24:	bl	401af0 <strdup@plt>
  439b28:	mov	x25, #0x8                   	// #8
  439b2c:	stp	x0, x22, [x19]
  439b30:	mov	x1, x25
  439b34:	stp	xzr, xzr, [x19, #16]
  439b38:	mov	x0, x22
  439b3c:	mov	w2, #0x0                   	// #0
  439b40:	stp	xzr, xzr, [x19, #32]
  439b44:	stp	xzr, xzr, [x19, #48]
  439b48:	stp	xzr, x25, [x19, #64]
  439b4c:	stp	w20, wzr, [x19, #80]
  439b50:	bl	401b30 <fseek@plt>
  439b54:	cbz	w0, 439b78 <warn@@Base+0x59c>
  439b58:	adrp	x1, 471000 <warn@@Base+0x37a24>
  439b5c:	add	x1, x1, #0xbc2
  439b60:	mov	w2, #0x5                   	// #5
  439b64:	mov	x0, #0x0                   	// #0
  439b68:	bl	401c70 <dcgettext@plt>
  439b6c:	mov	x1, x21
  439b70:	bl	4390e8 <error@@Base>
  439b74:	b	439bdc <warn@@Base+0x600>
  439b78:	add	x24, x19, #0x58
  439b7c:	mov	w20, w0
  439b80:	mov	x3, x22
  439b84:	mov	x0, x24
  439b88:	mov	x2, #0x3c                  	// #60
  439b8c:	mov	x1, #0x1                   	// #1
  439b90:	bl	401bc0 <fread@plt>
  439b94:	cmp	x0, #0x3c
  439b98:	b.eq	439bb0 <warn@@Base+0x5d4>  // b.none
  439b9c:	cbz	x0, 439be0 <warn@@Base+0x604>
  439ba0:	adrp	x1, 449000 <warn@@Base+0xfa24>
  439ba4:	mov	w2, #0x5                   	// #5
  439ba8:	add	x1, x1, #0x48d
  439bac:	b	439b64 <warn@@Base+0x588>
  439bb0:	adrp	x1, 471000 <warn@@Base+0x37a24>
  439bb4:	mov	x0, x24
  439bb8:	add	x1, x1, #0xbee
  439bbc:	mov	x2, #0x10                  	// #16
  439bc0:	bl	401a50 <strncmp@plt>
  439bc4:	cbnz	w0, 439bfc <warn@@Base+0x620>
  439bc8:	mov	w2, w23
  439bcc:	mov	w1, #0x4                   	// #4
  439bd0:	mov	x0, x19
  439bd4:	bl	4392f8 <error@@Base+0x210>
  439bd8:	cbnz	w0, 439c48 <warn@@Base+0x66c>
  439bdc:	mov	w20, #0x1                   	// #1
  439be0:	mov	w0, w20
  439be4:	ldp	x19, x20, [sp, #16]
  439be8:	ldp	x21, x22, [sp, #32]
  439bec:	ldp	x23, x24, [sp, #48]
  439bf0:	ldr	x25, [sp, #64]
  439bf4:	ldp	x29, x30, [sp], #80
  439bf8:	ret
  439bfc:	adrp	x1, 471000 <warn@@Base+0x37a24>
  439c00:	mov	x0, x24
  439c04:	add	x1, x1, #0xbff
  439c08:	mov	x2, #0x10                  	// #16
  439c0c:	bl	401a50 <strncmp@plt>
  439c10:	cbnz	w0, 439c28 <warn@@Base+0x64c>
  439c14:	mov	w0, #0x1                   	// #1
  439c18:	mov	w2, w23
  439c1c:	mov	w1, w25
  439c20:	str	w0, [x19, #84]
  439c24:	b	439bd0 <warn@@Base+0x5f4>
  439c28:	cbz	w23, 439c48 <warn@@Base+0x66c>
  439c2c:	mov	w2, #0x5                   	// #5
  439c30:	adrp	x1, 471000 <warn@@Base+0x37a24>
  439c34:	mov	x0, #0x0                   	// #0
  439c38:	add	x1, x1, #0xc10
  439c3c:	bl	401c70 <dcgettext@plt>
  439c40:	mov	x1, x21
  439c44:	bl	401cc0 <printf@plt>
  439c48:	adrp	x1, 471000 <warn@@Base+0x37a24>
  439c4c:	mov	x0, x24
  439c50:	add	x1, x1, #0xc29
  439c54:	mov	x2, #0x10                  	// #16
  439c58:	bl	401a50 <strncmp@plt>
  439c5c:	cbnz	w0, 439be0 <warn@@Base+0x604>
  439c60:	ldrb	w23, [x19, #146]
  439c64:	add	x0, x19, #0x88
  439c68:	strb	wzr, [x19, #146]
  439c6c:	mov	w2, #0xa                   	// #10
  439c70:	mov	x1, #0x0                   	// #0
  439c74:	bl	4018f0 <strtoul@plt>
  439c78:	str	x0, [x19, #56]
  439c7c:	strb	w23, [x19, #146]
  439c80:	mov	x20, x0
  439c84:	cmp	x0, #0x7
  439c88:	b.hi	439cb0 <warn@@Base+0x6d4>  // b.pmore
  439c8c:	adrp	x1, 471000 <warn@@Base+0x37a24>
  439c90:	add	x1, x1, #0xc3a
  439c94:	mov	w2, #0x5                   	// #5
  439c98:	mov	x0, #0x0                   	// #0
  439c9c:	bl	401c70 <dcgettext@plt>
  439ca0:	ldr	x2, [x19, #56]
  439ca4:	mov	x1, x21
  439ca8:	bl	4390e8 <error@@Base>
  439cac:	b	439bdc <warn@@Base+0x600>
  439cb0:	tbz	x0, #63, 439cc4 <warn@@Base+0x6e8>
  439cb4:	adrp	x1, 471000 <warn@@Base+0x37a24>
  439cb8:	mov	w2, #0x5                   	// #5
  439cbc:	add	x1, x1, #0xc6a
  439cc0:	b	439c98 <warn@@Base+0x6bc>
  439cc4:	ldr	x0, [x19, #72]
  439cc8:	add	x0, x0, #0x3c
  439ccc:	add	x0, x0, x20
  439cd0:	str	x0, [x19, #72]
  439cd4:	add	x0, x20, #0x1
  439cd8:	bl	401a30 <malloc@plt>
  439cdc:	str	x0, [x19, #48]
  439ce0:	cbnz	x0, 439cfc <warn@@Base+0x720>
  439ce4:	adrp	x1, 471000 <warn@@Base+0x37a24>
  439ce8:	add	x1, x1, #0xc9a
  439cec:	mov	w2, #0x5                   	// #5
  439cf0:	bl	401c70 <dcgettext@plt>
  439cf4:	bl	4390e8 <error@@Base>
  439cf8:	b	439bdc <warn@@Base+0x600>
  439cfc:	mov	x3, x22
  439d00:	mov	x1, x20
  439d04:	mov	x2, #0x1                   	// #1
  439d08:	bl	401bc0 <fread@plt>
  439d0c:	cmp	x0, #0x1
  439d10:	b.eq	439d30 <warn@@Base+0x754>  // b.none
  439d14:	ldr	x0, [x19, #48]
  439d18:	bl	401bd0 <free@plt>
  439d1c:	str	xzr, [x19, #48]
  439d20:	adrp	x1, 471000 <warn@@Base+0x37a24>
  439d24:	mov	w2, #0x5                   	// #5
  439d28:	add	x1, x1, #0xcce
  439d2c:	b	439b64 <warn@@Base+0x588>
  439d30:	ldr	x0, [x19, #56]
  439d34:	tbz	w0, #0, 439d40 <warn@@Base+0x764>
  439d38:	mov	x0, x22
  439d3c:	bl	401ae0 <getc@plt>
  439d40:	ldp	x1, x0, [x19, #48]
  439d44:	mov	w20, #0x0                   	// #0
  439d48:	strb	wzr, [x1, x0]
  439d4c:	b	439be0 <warn@@Base+0x604>
  439d50:	stp	x29, x30, [sp, #-32]!
  439d54:	mov	x29, sp
  439d58:	str	x19, [sp, #16]
  439d5c:	mov	x19, x0
  439d60:	ldr	x0, [x0]
  439d64:	cbz	x0, 439d6c <warn@@Base+0x790>
  439d68:	bl	401bd0 <free@plt>
  439d6c:	ldr	x0, [x19, #24]
  439d70:	cbz	x0, 439d78 <warn@@Base+0x79c>
  439d74:	bl	401bd0 <free@plt>
  439d78:	ldr	x0, [x19, #32]
  439d7c:	cbz	x0, 439d84 <warn@@Base+0x7a8>
  439d80:	bl	401bd0 <free@plt>
  439d84:	ldr	x0, [x19, #48]
  439d88:	cbz	x0, 439d98 <warn@@Base+0x7bc>
  439d8c:	ldr	x19, [sp, #16]
  439d90:	ldp	x29, x30, [sp], #32
  439d94:	b	401bd0 <free@plt>
  439d98:	ldr	x19, [sp, #16]
  439d9c:	ldp	x29, x30, [sp], #32
  439da0:	ret
  439da4:	stp	x29, x30, [sp, #-32]!
  439da8:	mov	x29, sp
  439dac:	stp	x19, x20, [sp, #16]
  439db0:	mov	x19, x0
  439db4:	mov	x20, x1
  439db8:	ldr	x0, [x0]
  439dbc:	cbz	x0, 439dc8 <warn@@Base+0x7ec>
  439dc0:	bl	401bb0 <strcmp@plt>
  439dc4:	cbz	w0, 439e14 <warn@@Base+0x838>
  439dc8:	ldr	x0, [x19, #8]
  439dcc:	cbz	x0, 439dd4 <warn@@Base+0x7f8>
  439dd0:	bl	401a10 <fclose@plt>
  439dd4:	mov	x0, x19
  439dd8:	bl	439d50 <warn@@Base+0x774>
  439ddc:	mov	x0, x20
  439de0:	adrp	x1, 468000 <warn@@Base+0x2ea24>
  439de4:	add	x1, x1, #0xc48
  439de8:	bl	401a20 <fopen@plt>
  439dec:	mov	x2, x0
  439df0:	cbz	x0, 439e10 <warn@@Base+0x834>
  439df4:	mov	x1, x20
  439df8:	mov	x0, x19
  439dfc:	ldp	x19, x20, [sp, #16]
  439e00:	mov	w4, #0x0                   	// #0
  439e04:	ldp	x29, x30, [sp], #32
  439e08:	mov	w3, #0x0                   	// #0
  439e0c:	b	439af4 <warn@@Base+0x518>
  439e10:	mov	w0, #0x1                   	// #1
  439e14:	ldp	x19, x20, [sp, #16]
  439e18:	ldp	x29, x30, [sp], #32
  439e1c:	ret
  439e20:	stp	x29, x30, [sp, #-32]!
  439e24:	mov	x29, sp
  439e28:	stp	x19, x20, [sp, #16]
  439e2c:	mov	x19, x0
  439e30:	mov	x20, x2
  439e34:	ldr	x0, [x0, #8]
  439e38:	mov	w2, #0x0                   	// #0
  439e3c:	bl	401b30 <fseek@plt>
  439e40:	cbz	w0, 439e70 <warn@@Base+0x894>
  439e44:	adrp	x1, 471000 <warn@@Base+0x37a24>
  439e48:	add	x1, x1, #0xd00
  439e4c:	mov	w2, #0x5                   	// #5
  439e50:	mov	x0, #0x0                   	// #0
  439e54:	bl	401c70 <dcgettext@plt>
  439e58:	ldr	x1, [x19]
  439e5c:	bl	4390e8 <error@@Base>
  439e60:	mov	x0, #0x0                   	// #0
  439e64:	ldp	x19, x20, [sp, #16]
  439e68:	ldp	x29, x30, [sp], #32
  439e6c:	ret
  439e70:	ldr	x3, [x19, #8]
  439e74:	add	x0, x19, #0x58
  439e78:	mov	x2, #0x3c                  	// #60
  439e7c:	mov	x1, #0x1                   	// #1
  439e80:	bl	401bc0 <fread@plt>
  439e84:	cmp	x0, #0x3c
  439e88:	b.eq	439e9c <warn@@Base+0x8c0>  // b.none
  439e8c:	adrp	x1, 449000 <warn@@Base+0xfa24>
  439e90:	mov	w2, #0x5                   	// #5
  439e94:	add	x1, x1, #0x48d
  439e98:	b	439e50 <warn@@Base+0x874>
  439e9c:	adrp	x1, 449000 <warn@@Base+0xfa24>
  439ea0:	add	x0, x19, #0x92
  439ea4:	add	x1, x1, #0x4b0
  439ea8:	mov	x2, #0x2                   	// #2
  439eac:	bl	401b80 <memcmp@plt>
  439eb0:	cbz	w0, 439ec4 <warn@@Base+0x8e8>
  439eb4:	adrp	x1, 449000 <warn@@Base+0xfa24>
  439eb8:	mov	w2, #0x5                   	// #5
  439ebc:	add	x1, x1, #0x4b3
  439ec0:	b	439e50 <warn@@Base+0x874>
  439ec4:	mov	x1, x20
  439ec8:	mov	x0, x19
  439ecc:	ldp	x19, x20, [sp, #16]
  439ed0:	ldp	x29, x30, [sp], #32
  439ed4:	b	439ed8 <warn@@Base+0x8fc>
  439ed8:	stp	x29, x30, [sp, #-64]!
  439edc:	mov	x29, sp
  439ee0:	stp	x19, x20, [sp, #16]
  439ee4:	mov	x19, x0
  439ee8:	stp	x21, x22, [sp, #32]
  439eec:	ldrb	w0, [x0, #88]
  439ef0:	cmp	w0, #0x2f
  439ef4:	b.ne	43a0ac <warn@@Base+0xad0>  // b.any
  439ef8:	ldr	x0, [x19, #48]
  439efc:	cbz	x0, 439f08 <warn@@Base+0x92c>
  439f00:	ldr	x0, [x19, #56]
  439f04:	cbnz	x0, 439f24 <warn@@Base+0x948>
  439f08:	adrp	x1, 471000 <warn@@Base+0x37a24>
  439f0c:	add	x1, x1, #0xd26
  439f10:	mov	w2, #0x5                   	// #5
  439f14:	mov	x0, #0x0                   	// #0
  439f18:	bl	401c70 <dcgettext@plt>
  439f1c:	bl	4390e8 <error@@Base>
  439f20:	b	43a000 <warn@@Base+0xa24>
  439f24:	ldrb	w22, [x19, #146]
  439f28:	mov	x20, x1
  439f2c:	str	xzr, [x19, #64]
  439f30:	add	x1, sp, #0x38
  439f34:	strb	wzr, [x19, #146]
  439f38:	add	x0, x19, #0x59
  439f3c:	mov	w2, #0xa                   	// #10
  439f40:	bl	4018f0 <strtoul@plt>
  439f44:	mov	x21, x0
  439f48:	ldr	w0, [x19, #80]
  439f4c:	cbz	w0, 439f78 <warn@@Base+0x99c>
  439f50:	ldr	x0, [sp, #56]
  439f54:	cbz	x0, 439f78 <warn@@Base+0x99c>
  439f58:	ldrb	w1, [x0]
  439f5c:	cmp	w1, #0x3a
  439f60:	b.ne	439f78 <warn@@Base+0x99c>  // b.any
  439f64:	add	x0, x0, #0x1
  439f68:	mov	w2, #0xa                   	// #10
  439f6c:	mov	x1, #0x0                   	// #0
  439f70:	bl	4018f0 <strtoul@plt>
  439f74:	str	x0, [x19, #64]
  439f78:	ldr	x0, [x19, #56]
  439f7c:	strb	w22, [x19, #146]
  439f80:	cmp	x21, x0
  439f84:	b.hi	439fe4 <warn@@Base+0xa08>  // b.pmore
  439f88:	ldr	x1, [x19, #48]
  439f8c:	mov	x2, x21
  439f90:	cmp	x0, x2
  439f94:	b.eq	439fa8 <warn@@Base+0x9cc>  // b.none
  439f98:	ldrb	w3, [x1, x2]
  439f9c:	cmp	w3, #0xa
  439fa0:	b.eq	439fa8 <warn@@Base+0x9cc>  // b.none
  439fa4:	cbnz	w3, 43a018 <warn@@Base+0xa3c>
  439fa8:	cbz	x2, 439fbc <warn@@Base+0x9e0>
  439fac:	sub	x3, x2, #0x1
  439fb0:	ldrb	w4, [x1, x3]
  439fb4:	cmp	w4, #0x2f
  439fb8:	csel	x2, x2, x3, ne  // ne = any
  439fbc:	cmp	x0, x2
  439fc0:	csel	x2, x0, x2, ls  // ls = plast
  439fc4:	strb	wzr, [x1, x2]
  439fc8:	ldr	w0, [x19, #80]
  439fcc:	cbz	w0, 439fd8 <warn@@Base+0x9fc>
  439fd0:	ldr	x0, [x19, #64]
  439fd4:	cbnz	x0, 43a020 <warn@@Base+0xa44>
  439fd8:	ldr	x20, [x19, #48]
  439fdc:	add	x20, x20, x21
  439fe0:	b	43a004 <warn@@Base+0xa28>
  439fe4:	mov	w2, #0x5                   	// #5
  439fe8:	adrp	x1, 471000 <warn@@Base+0x37a24>
  439fec:	mov	x0, #0x0                   	// #0
  439ff0:	add	x1, x1, #0xd63
  439ff4:	bl	401c70 <dcgettext@plt>
  439ff8:	mov	x1, x21
  439ffc:	bl	4390e8 <error@@Base>
  43a000:	mov	x20, #0x0                   	// #0
  43a004:	mov	x0, x20
  43a008:	ldp	x19, x20, [sp, #16]
  43a00c:	ldp	x21, x22, [sp, #32]
  43a010:	ldp	x29, x30, [sp], #64
  43a014:	ret
  43a018:	add	x2, x2, #0x1
  43a01c:	b	439f90 <warn@@Base+0x9b4>
  43a020:	cmp	x21, x2
  43a024:	b.cc	43a038 <warn@@Base+0xa5c>  // b.lo, b.ul, b.last
  43a028:	adrp	x1, 471000 <warn@@Base+0x37a24>
  43a02c:	mov	w2, #0x5                   	// #5
  43a030:	add	x1, x1, #0xd9e
  43a034:	b	439f14 <warn@@Base+0x938>
  43a038:	ldr	x0, [x19]
  43a03c:	sub	x2, x2, x21
  43a040:	ldr	x1, [x19, #48]
  43a044:	add	x1, x1, x21
  43a048:	bl	4399f8 <warn@@Base+0x41c>
  43a04c:	mov	x22, x0
  43a050:	cbz	x0, 43a088 <warn@@Base+0xaac>
  43a054:	mov	x1, x0
  43a058:	mov	x0, x20
  43a05c:	bl	439da4 <warn@@Base+0x7c8>
  43a060:	cbnz	w0, 43a088 <warn@@Base+0xaac>
  43a064:	ldr	x1, [x19, #64]
  43a068:	mov	x0, x20
  43a06c:	mov	x2, #0x0                   	// #0
  43a070:	bl	439e20 <warn@@Base+0x844>
  43a074:	mov	x20, x0
  43a078:	cbz	x0, 43a088 <warn@@Base+0xaac>
  43a07c:	mov	x0, x22
  43a080:	bl	401bd0 <free@plt>
  43a084:	b	43a004 <warn@@Base+0xa28>
  43a088:	mov	x0, x22
  43a08c:	bl	401bd0 <free@plt>
  43a090:	b	439fd8 <warn@@Base+0x9fc>
  43a094:	ldrb	w1, [x20, x0]
  43a098:	cmp	w1, #0x2f
  43a09c:	b.ne	43a0b4 <warn@@Base+0xad8>  // b.any
  43a0a0:	add	x0, x19, x0
  43a0a4:	strb	wzr, [x0, #88]
  43a0a8:	b	43a004 <warn@@Base+0xa28>
  43a0ac:	add	x20, x19, #0x58
  43a0b0:	mov	x0, #0x0                   	// #0
  43a0b4:	add	x0, x0, #0x1
  43a0b8:	cmp	x0, #0x10
  43a0bc:	b.ne	43a094 <warn@@Base+0xab8>  // b.any
  43a0c0:	mov	x0, #0x11                  	// #17
  43a0c4:	bl	43cf40 <warn@@Base+0x3964>
  43a0c8:	mov	x20, x0
  43a0cc:	ldp	x0, x1, [x19, #88]
  43a0d0:	stp	x0, x1, [x20]
  43a0d4:	strb	wzr, [x20, #16]
  43a0d8:	b	43a004 <warn@@Base+0xa28>
  43a0dc:	stp	x29, x30, [sp, #-80]!
  43a0e0:	mov	x29, sp
  43a0e4:	stp	x21, x22, [sp, #32]
  43a0e8:	mov	x21, x0
  43a0ec:	mov	x0, #0x0                   	// #0
  43a0f0:	stp	x19, x20, [sp, #16]
  43a0f4:	mov	x20, x2
  43a0f8:	mov	w2, #0x5                   	// #5
  43a0fc:	stp	x23, x24, [sp, #48]
  43a100:	mov	x24, x1
  43a104:	adrp	x1, 43d000 <warn@@Base+0x3a24>
  43a108:	add	x1, x1, #0xbce
  43a10c:	stp	x25, x26, [sp, #64]
  43a110:	bl	401c70 <dcgettext@plt>
  43a114:	ldr	x22, [x21]
  43a118:	mov	x23, x0
  43a11c:	mov	x0, x22
  43a120:	bl	401900 <strlen@plt>
  43a124:	mov	x19, x0
  43a128:	mov	x0, x20
  43a12c:	bl	401900 <strlen@plt>
  43a130:	ldr	w26, [x21, #80]
  43a134:	add	x2, x19, x0
  43a138:	add	x19, x2, #0x3
  43a13c:	cbz	w26, 43a15c <warn@@Base+0xb80>
  43a140:	ldr	x0, [x21, #64]
  43a144:	cbz	x0, 43a15c <warn@@Base+0xb80>
  43a148:	ldr	x0, [x24]
  43a14c:	add	x19, x2, #0x5
  43a150:	cbz	x0, 43a19c <warn@@Base+0xbc0>
  43a154:	bl	401900 <strlen@plt>
  43a158:	add	x19, x19, x0
  43a15c:	mov	x0, x19
  43a160:	bl	401a30 <malloc@plt>
  43a164:	mov	x25, x0
  43a168:	cbnz	x0, 43a1a4 <warn@@Base+0xbc8>
  43a16c:	adrp	x1, 471000 <warn@@Base+0x37a24>
  43a170:	add	x1, x1, #0xb81
  43a174:	mov	w2, #0x5                   	// #5
  43a178:	bl	401c70 <dcgettext@plt>
  43a17c:	bl	4390e8 <error@@Base>
  43a180:	mov	x0, x25
  43a184:	ldp	x19, x20, [sp, #16]
  43a188:	ldp	x21, x22, [sp, #32]
  43a18c:	ldp	x23, x24, [sp, #48]
  43a190:	ldp	x25, x26, [sp, #64]
  43a194:	ldp	x29, x30, [sp], #80
  43a198:	ret
  43a19c:	mov	x0, x23
  43a1a0:	b	43a154 <warn@@Base+0xb78>
  43a1a4:	cbz	w26, 43a1f8 <warn@@Base+0xc1c>
  43a1a8:	ldr	x1, [x21, #64]
  43a1ac:	cbz	x1, 43a1dc <warn@@Base+0xc00>
  43a1b0:	ldr	x4, [x24]
  43a1b4:	adrp	x2, 471000 <warn@@Base+0x37a24>
  43a1b8:	mov	x5, x20
  43a1bc:	add	x2, x2, #0xdc0
  43a1c0:	cbz	x4, 43a1d4 <warn@@Base+0xbf8>
  43a1c4:	mov	x3, x22
  43a1c8:	mov	x1, x19
  43a1cc:	bl	4019e0 <snprintf@plt>
  43a1d0:	b	43a180 <warn@@Base+0xba4>
  43a1d4:	mov	x4, x23
  43a1d8:	b	43a1c4 <warn@@Base+0xbe8>
  43a1dc:	adrp	x2, 471000 <warn@@Base+0x37a24>
  43a1e0:	mov	x4, x20
  43a1e4:	mov	x3, x22
  43a1e8:	add	x2, x2, #0xdcb
  43a1ec:	mov	x1, x19
  43a1f0:	bl	4019e0 <snprintf@plt>
  43a1f4:	b	43a180 <warn@@Base+0xba4>
  43a1f8:	adrp	x2, 471000 <warn@@Base+0x37a24>
  43a1fc:	mov	x4, x20
  43a200:	mov	x3, x22
  43a204:	add	x2, x2, #0xdd2
  43a208:	b	43a1ec <warn@@Base+0xc10>
  43a20c:	stp	x29, x30, [sp, #-48]!
  43a210:	mov	x29, sp
  43a214:	stp	x19, x20, [sp, #16]
  43a218:	mov	x19, x0
  43a21c:	str	x21, [sp, #32]
  43a220:	cbz	x0, 43a25c <warn@@Base+0xc80>
  43a224:	mov	x1, #0x0                   	// #0
  43a228:	ldr	x2, [x19, x1, lsl #3]
  43a22c:	add	w0, w1, #0x1
  43a230:	add	x1, x1, #0x1
  43a234:	cbnz	x2, 43a228 <warn@@Base+0xc4c>
  43a238:	sbfiz	x0, x0, #3, #32
  43a23c:	bl	43cf40 <warn@@Base+0x3964>
  43a240:	mov	x20, x0
  43a244:	mov	x21, #0x0                   	// #0
  43a248:	ldr	x0, [x19, x21]
  43a24c:	add	x1, x20, x21
  43a250:	cbnz	x0, 43a270 <warn@@Base+0xc94>
  43a254:	mov	x19, x20
  43a258:	str	xzr, [x1]
  43a25c:	mov	x0, x19
  43a260:	ldp	x19, x20, [sp, #16]
  43a264:	ldr	x21, [sp, #32]
  43a268:	ldp	x29, x30, [sp], #48
  43a26c:	ret
  43a270:	bl	43d008 <warn@@Base+0x3a2c>
  43a274:	str	x0, [x20, x21]
  43a278:	add	x21, x21, #0x8
  43a27c:	b	43a248 <warn@@Base+0xc6c>
  43a280:	cbnz	x0, 43a2a8 <warn@@Base+0xccc>
  43a284:	ret
  43a288:	add	x20, x20, #0x8
  43a28c:	bl	401bd0 <free@plt>
  43a290:	ldr	x0, [x20]
  43a294:	cbnz	x0, 43a288 <warn@@Base+0xcac>
  43a298:	mov	x0, x19
  43a29c:	ldp	x19, x20, [sp, #16]
  43a2a0:	ldp	x29, x30, [sp], #32
  43a2a4:	b	401bd0 <free@plt>
  43a2a8:	stp	x29, x30, [sp, #-32]!
  43a2ac:	mov	x29, sp
  43a2b0:	stp	x19, x20, [sp, #16]
  43a2b4:	mov	x19, x0
  43a2b8:	mov	x20, x0
  43a2bc:	b	43a290 <warn@@Base+0xcb4>
  43a2c0:	stp	x29, x30, [sp, #-112]!
  43a2c4:	mov	x29, sp
  43a2c8:	stp	x19, x20, [sp, #16]
  43a2cc:	mov	x19, x0
  43a2d0:	stp	x21, x22, [sp, #32]
  43a2d4:	stp	x23, x24, [sp, #48]
  43a2d8:	stp	x25, x26, [sp, #64]
  43a2dc:	stp	x27, x28, [sp, #80]
  43a2e0:	cbz	x0, 43a3b0 <warn@@Base+0xdd4>
  43a2e4:	adrp	x21, 488000 <warn@@Base+0x4ea24>
  43a2e8:	bl	401900 <strlen@plt>
  43a2ec:	add	x0, x0, #0x1
  43a2f0:	bl	43cf40 <warn@@Base+0x3964>
  43a2f4:	ldr	x23, [x21, #4032]
  43a2f8:	mov	x20, x0
  43a2fc:	mov	x28, #0x0                   	// #0
  43a300:	mov	x24, #0x0                   	// #0
  43a304:	mov	w22, #0x0                   	// #0
  43a308:	mov	w25, #0x0                   	// #0
  43a30c:	mov	w26, #0x0                   	// #0
  43a310:	mov	w27, #0x0                   	// #0
  43a314:	ldr	x1, [x21, #4032]
  43a318:	ldrb	w0, [x19]
  43a31c:	ldrh	w0, [x1, x0, lsl #1]
  43a320:	tbnz	w0, #6, 43a3d0 <warn@@Base+0xdf4>
  43a324:	cbz	w22, 43a334 <warn@@Base+0xd58>
  43a328:	sub	w0, w22, #0x1
  43a32c:	cmp	w0, w28
  43a330:	b.gt	43a34c <warn@@Base+0xd70>
  43a334:	cbnz	x24, 43a3d8 <warn@@Base+0xdfc>
  43a338:	mov	x0, #0x40                  	// #64
  43a33c:	bl	43cf40 <warn@@Base+0x3964>
  43a340:	mov	x24, x0
  43a344:	mov	w22, #0x8                   	// #8
  43a348:	str	xzr, [x24, x28, lsl #3]
  43a34c:	mov	w0, w25
  43a350:	mov	x1, x20
  43a354:	ldrb	w2, [x19]
  43a358:	cbnz	w2, 43a3f0 <warn@@Base+0xe14>
  43a35c:	mov	w25, w0
  43a360:	lsl	x2, x28, #3
  43a364:	strb	wzr, [x1]
  43a368:	add	x1, x24, x28, lsl #3
  43a36c:	mov	x0, x20
  43a370:	stp	x1, x2, [sp, #96]
  43a374:	bl	43d008 <warn@@Base+0x3a2c>
  43a378:	ldp	x1, x2, [sp, #96]
  43a37c:	str	x0, [x24, x2]
  43a380:	adrp	x0, 488000 <warn@@Base+0x4ea24>
  43a384:	str	xzr, [x1, #8]
  43a388:	ldr	x2, [x0, #4032]
  43a38c:	ldrb	w1, [x19]
  43a390:	ldrb	w0, [x19]
  43a394:	ldrh	w1, [x2, x1, lsl #1]
  43a398:	tbnz	w1, #6, 43a49c <warn@@Base+0xec0>
  43a39c:	add	x28, x28, #0x1
  43a3a0:	cbnz	w0, 43a314 <warn@@Base+0xd38>
  43a3a4:	mov	x19, x24
  43a3a8:	mov	x0, x20
  43a3ac:	bl	401bd0 <free@plt>
  43a3b0:	mov	x0, x19
  43a3b4:	ldp	x19, x20, [sp, #16]
  43a3b8:	ldp	x21, x22, [sp, #32]
  43a3bc:	ldp	x23, x24, [sp, #48]
  43a3c0:	ldp	x25, x26, [sp, #64]
  43a3c4:	ldp	x27, x28, [sp, #80]
  43a3c8:	ldp	x29, x30, [sp], #112
  43a3cc:	ret
  43a3d0:	add	x19, x19, #0x1
  43a3d4:	b	43a318 <warn@@Base+0xd3c>
  43a3d8:	lsl	w22, w22, #1
  43a3dc:	mov	x0, x24
  43a3e0:	sbfiz	x1, x22, #3, #32
  43a3e4:	bl	43cfc4 <warn@@Base+0x39e8>
  43a3e8:	mov	x24, x0
  43a3ec:	b	43a348 <warn@@Base+0xd6c>
  43a3f0:	ldrh	w4, [x23, w2, sxtw #1]
  43a3f4:	tbz	w4, #6, 43a404 <warn@@Base+0xe28>
  43a3f8:	orr	w25, w27, w26
  43a3fc:	orr	w25, w25, w0
  43a400:	cbz	w25, 43a490 <warn@@Base+0xeb4>
  43a404:	cbz	w0, 43a418 <warn@@Base+0xe3c>
  43a408:	mov	w0, #0x0                   	// #0
  43a40c:	strb	w2, [x1], #1
  43a410:	add	x19, x19, #0x1
  43a414:	b	43a354 <warn@@Base+0xd78>
  43a418:	cmp	w2, #0x5c
  43a41c:	b.eq	43a46c <warn@@Base+0xe90>  // b.none
  43a420:	cbz	w27, 43a434 <warn@@Base+0xe58>
  43a424:	cmp	w2, #0x27
  43a428:	b.eq	43a464 <warn@@Base+0xe88>  // b.none
  43a42c:	strb	w2, [x1], #1
  43a430:	b	43a410 <warn@@Base+0xe34>
  43a434:	cbz	w26, 43a44c <warn@@Base+0xe70>
  43a438:	cmp	w2, #0x22
  43a43c:	b.ne	43a408 <warn@@Base+0xe2c>  // b.any
  43a440:	mov	w0, w27
  43a444:	mov	w26, #0x0                   	// #0
  43a448:	b	43a410 <warn@@Base+0xe34>
  43a44c:	cmp	w2, #0x27
  43a450:	b.eq	43a474 <warn@@Base+0xe98>  // b.none
  43a454:	cmp	w2, #0x22
  43a458:	b.eq	43a480 <warn@@Base+0xea4>  // b.none
  43a45c:	mov	w0, w26
  43a460:	strb	w2, [x1], #1
  43a464:	mov	w27, #0x0                   	// #0
  43a468:	b	43a410 <warn@@Base+0xe34>
  43a46c:	mov	w0, #0x1                   	// #1
  43a470:	b	43a410 <warn@@Base+0xe34>
  43a474:	mov	w0, w26
  43a478:	mov	w27, #0x1                   	// #1
  43a47c:	b	43a410 <warn@@Base+0xe34>
  43a480:	mov	w0, w26
  43a484:	mov	w27, w26
  43a488:	mov	w26, #0x1                   	// #1
  43a48c:	b	43a410 <warn@@Base+0xe34>
  43a490:	mov	w26, #0x0                   	// #0
  43a494:	mov	w27, #0x0                   	// #0
  43a498:	b	43a360 <warn@@Base+0xd84>
  43a49c:	add	x19, x19, #0x1
  43a4a0:	b	43a38c <warn@@Base+0xdb0>
  43a4a4:	cbz	x1, 43a570 <warn@@Base+0xf94>
  43a4a8:	stp	x29, x30, [sp, #-64]!
  43a4ac:	mov	x29, sp
  43a4b0:	stp	x23, x24, [sp, #48]
  43a4b4:	adrp	x23, 488000 <warn@@Base+0x4ea24>
  43a4b8:	mov	x24, #0x21                  	// #33
  43a4bc:	ldr	x23, [x23, #4032]
  43a4c0:	stp	x19, x20, [sp, #16]
  43a4c4:	mov	x20, x0
  43a4c8:	mov	x19, x1
  43a4cc:	movk	x24, #0x400, lsl #48
  43a4d0:	stp	x21, x22, [sp, #32]
  43a4d4:	ldr	x21, [x20]
  43a4d8:	cbnz	x21, 43a54c <warn@@Base+0xf70>
  43a4dc:	mov	w0, #0x0                   	// #0
  43a4e0:	b	43a51c <warn@@Base+0xf40>
  43a4e4:	ldrh	w0, [x23, w22, sxtw #1]
  43a4e8:	tbnz	w0, #6, 43a530 <warn@@Base+0xf54>
  43a4ec:	sub	w1, w22, #0x22
  43a4f0:	and	w1, w1, #0xff
  43a4f4:	cmp	w1, #0x3a
  43a4f8:	b.hi	43a504 <warn@@Base+0xf28>  // b.pmore
  43a4fc:	lsr	x1, x24, x1
  43a500:	tbnz	w1, #0, 43a530 <warn@@Base+0xf54>
  43a504:	mov	x1, x19
  43a508:	mov	w0, w22
  43a50c:	bl	4019a0 <fputc@plt>
  43a510:	cmn	w0, #0x1
  43a514:	b.ne	43a548 <warn@@Base+0xf6c>  // b.any
  43a518:	mov	w0, #0x1                   	// #1
  43a51c:	ldp	x19, x20, [sp, #16]
  43a520:	ldp	x21, x22, [sp, #32]
  43a524:	ldp	x23, x24, [sp, #48]
  43a528:	ldp	x29, x30, [sp], #64
  43a52c:	ret
  43a530:	mov	x1, x19
  43a534:	mov	w0, #0x5c                  	// #92
  43a538:	bl	4019a0 <fputc@plt>
  43a53c:	cmn	w0, #0x1
  43a540:	b.ne	43a504 <warn@@Base+0xf28>  // b.any
  43a544:	b	43a518 <warn@@Base+0xf3c>
  43a548:	add	x21, x21, #0x1
  43a54c:	ldrb	w22, [x21]
  43a550:	cbnz	w22, 43a4e4 <warn@@Base+0xf08>
  43a554:	mov	x1, x19
  43a558:	mov	w0, #0xa                   	// #10
  43a55c:	bl	4019a0 <fputc@plt>
  43a560:	cmn	w0, #0x1
  43a564:	b.eq	43a518 <warn@@Base+0xf3c>  // b.none
  43a568:	add	x20, x20, #0x8
  43a56c:	b	43a4d4 <warn@@Base+0xef8>
  43a570:	mov	w0, #0x1                   	// #1
  43a574:	ret
  43a578:	stp	x29, x30, [sp, #-272]!
  43a57c:	mov	x29, sp
  43a580:	stp	x21, x22, [sp, #32]
  43a584:	mov	x21, x0
  43a588:	mov	w0, #0x7d0                 	// #2000
  43a58c:	str	w0, [sp, #108]
  43a590:	add	x0, sp, #0x90
  43a594:	str	x0, [sp, #120]
  43a598:	adrp	x0, 488000 <warn@@Base+0x4ea24>
  43a59c:	stp	x27, x28, [sp, #80]
  43a5a0:	ldr	x28, [x1]
  43a5a4:	stp	x19, x20, [sp, #16]
  43a5a8:	mov	x19, x1
  43a5ac:	ldr	x0, [x0, #4032]
  43a5b0:	stp	x23, x24, [sp, #48]
  43a5b4:	stp	x25, x26, [sp, #64]
  43a5b8:	mov	w26, #0x0                   	// #0
  43a5bc:	str	x0, [sp, #128]
  43a5c0:	ldr	w0, [x21]
  43a5c4:	add	w22, w26, #0x1
  43a5c8:	cmp	w0, w22
  43a5cc:	b.gt	43a5ec <warn@@Base+0x1010>
  43a5d0:	ldp	x19, x20, [sp, #16]
  43a5d4:	ldp	x21, x22, [sp, #32]
  43a5d8:	ldp	x23, x24, [sp, #48]
  43a5dc:	ldp	x25, x26, [sp, #64]
  43a5e0:	ldp	x27, x28, [sp, #80]
  43a5e4:	ldp	x29, x30, [sp], #272
  43a5e8:	ret
  43a5ec:	ldr	x0, [x19]
  43a5f0:	sbfiz	x25, x22, #3, #32
  43a5f4:	sxtw	x1, w22
  43a5f8:	str	x1, [sp, #112]
  43a5fc:	ldr	x20, [x0, x25]
  43a600:	ldrb	w1, [x20]
  43a604:	cmp	w1, #0x40
  43a608:	b.ne	43a7ec <warn@@Base+0x1210>  // b.any
  43a60c:	ldr	w1, [sp, #108]
  43a610:	subs	w1, w1, #0x1
  43a614:	str	w1, [sp, #108]
  43a618:	b.ne	43a640 <warn@@Base+0x1064>  // b.any
  43a61c:	ldr	x2, [x0]
  43a620:	adrp	x1, 471000 <warn@@Base+0x37a24>
  43a624:	add	x1, x1, #0xe04
  43a628:	adrp	x0, 488000 <warn@@Base+0x4ea24>
  43a62c:	ldr	x0, [x0, #4024]
  43a630:	ldr	x0, [x0]
  43a634:	bl	401d20 <fprintf@plt>
  43a638:	mov	w0, #0x1                   	// #1
  43a63c:	bl	43ce5c <warn@@Base+0x3880>
  43a640:	ldr	x1, [sp, #120]
  43a644:	add	x20, x20, #0x1
  43a648:	mov	x0, x20
  43a64c:	bl	43d0c8 <warn@@Base+0x3aec>
  43a650:	tbnz	w0, #31, 43a7ec <warn@@Base+0x1210>
  43a654:	ldr	w0, [sp, #160]
  43a658:	and	w0, w0, #0xf000
  43a65c:	cmp	w0, #0x4, lsl #12
  43a660:	b.ne	43a678 <warn@@Base+0x109c>  // b.any
  43a664:	ldr	x0, [x19]
  43a668:	adrp	x1, 471000 <warn@@Base+0x37a24>
  43a66c:	add	x1, x1, #0xe2d
  43a670:	ldr	x2, [x0]
  43a674:	b	43a628 <warn@@Base+0x104c>
  43a678:	adrp	x0, 445000 <warn@@Base+0xba24>
  43a67c:	add	x1, x0, #0xb7d
  43a680:	mov	x0, x20
  43a684:	bl	401a20 <fopen@plt>
  43a688:	mov	x20, x0
  43a68c:	cbz	x0, 43a7ec <warn@@Base+0x1210>
  43a690:	mov	w2, #0x2                   	// #2
  43a694:	mov	x1, #0x0                   	// #0
  43a698:	bl	401b30 <fseek@plt>
  43a69c:	cmn	w0, #0x1
  43a6a0:	b.eq	43a7e4 <warn@@Base+0x1208>  // b.none
  43a6a4:	mov	x0, x20
  43a6a8:	bl	401970 <ftell@plt>
  43a6ac:	mov	x24, x0
  43a6b0:	cmn	x0, #0x1
  43a6b4:	b.eq	43a7e4 <warn@@Base+0x1208>  // b.none
  43a6b8:	mov	x0, x20
  43a6bc:	mov	w2, #0x0                   	// #0
  43a6c0:	mov	x1, #0x0                   	// #0
  43a6c4:	bl	401b30 <fseek@plt>
  43a6c8:	cmn	w0, #0x1
  43a6cc:	b.eq	43a7e4 <warn@@Base+0x1208>  // b.none
  43a6d0:	add	x0, x24, #0x1
  43a6d4:	bl	43cf40 <warn@@Base+0x3964>
  43a6d8:	mov	x3, x20
  43a6dc:	mov	x23, x0
  43a6e0:	mov	x2, x24
  43a6e4:	mov	x1, #0x1                   	// #1
  43a6e8:	bl	401bc0 <fread@plt>
  43a6ec:	mov	x27, x0
  43a6f0:	cmp	x24, x0
  43a6f4:	b.ne	43a7d8 <warn@@Base+0x11fc>  // b.any
  43a6f8:	mov	x0, x23
  43a6fc:	strb	wzr, [x23, x27]
  43a700:	ldrb	w1, [x0]
  43a704:	cbz	w1, 43a804 <warn@@Base+0x1228>
  43a708:	ldr	x2, [sp, #128]
  43a70c:	ldrh	w1, [x2, w1, sxtw #1]
  43a710:	tbnz	w1, #6, 43a7f4 <warn@@Base+0x1218>
  43a714:	mov	x0, x23
  43a718:	bl	43a2c0 <warn@@Base+0xce4>
  43a71c:	mov	x24, x0
  43a720:	ldr	x0, [x19]
  43a724:	cmp	x0, x28
  43a728:	b.ne	43a738 <warn@@Base+0x115c>  // b.any
  43a72c:	mov	x0, x28
  43a730:	bl	43a20c <warn@@Base+0xc30>
  43a734:	str	x0, [x19]
  43a738:	mov	x27, #0x0                   	// #0
  43a73c:	ldr	x0, [x24, x27, lsl #3]
  43a740:	lsl	x4, x27, #3
  43a744:	cbnz	x0, 43a7fc <warn@@Base+0x1220>
  43a748:	ldr	x0, [x19]
  43a74c:	str	x4, [sp, #136]
  43a750:	ldr	x0, [x0, x25]
  43a754:	bl	401bd0 <free@plt>
  43a758:	ldrsw	x1, [x21]
  43a75c:	ldr	x0, [x19]
  43a760:	add	x1, x1, #0x1
  43a764:	add	x1, x1, x27
  43a768:	lsl	x1, x1, #3
  43a76c:	bl	43cfc4 <warn@@Base+0x39e8>
  43a770:	ldr	x3, [sp, #112]
  43a774:	add	x1, x25, #0x8
  43a778:	ldr	w2, [x21]
  43a77c:	add	x1, x0, x1
  43a780:	add	x5, x3, x27
  43a784:	str	x0, [x19]
  43a788:	sub	w2, w2, w22
  43a78c:	mov	w22, w26
  43a790:	add	x0, x0, x5, lsl #3
  43a794:	sbfiz	x2, x2, #3, #32
  43a798:	bl	4018e0 <memmove@plt>
  43a79c:	ldr	x4, [sp, #136]
  43a7a0:	mov	x1, x24
  43a7a4:	ldr	x0, [x19]
  43a7a8:	mov	x2, x4
  43a7ac:	add	x0, x0, x25
  43a7b0:	bl	4018d0 <memcpy@plt>
  43a7b4:	ldr	w0, [x21]
  43a7b8:	sub	w0, w0, #0x1
  43a7bc:	add	w3, w0, w27
  43a7c0:	str	w3, [x21]
  43a7c4:	mov	x0, x24
  43a7c8:	bl	401bd0 <free@plt>
  43a7cc:	mov	x0, x23
  43a7d0:	bl	401bd0 <free@plt>
  43a7d4:	b	43a7e4 <warn@@Base+0x1208>
  43a7d8:	mov	x0, x20
  43a7dc:	bl	401d40 <ferror@plt>
  43a7e0:	cbz	w0, 43a6f8 <warn@@Base+0x111c>
  43a7e4:	mov	x0, x20
  43a7e8:	bl	401a10 <fclose@plt>
  43a7ec:	mov	w26, w22
  43a7f0:	b	43a5c0 <warn@@Base+0xfe4>
  43a7f4:	add	x0, x0, #0x1
  43a7f8:	b	43a700 <warn@@Base+0x1124>
  43a7fc:	add	x27, x27, #0x1
  43a800:	b	43a73c <warn@@Base+0x1160>
  43a804:	mov	x0, #0x8                   	// #8
  43a808:	bl	43cf40 <warn@@Base+0x3964>
  43a80c:	mov	x24, x0
  43a810:	str	xzr, [x0]
  43a814:	b	43a720 <warn@@Base+0x1144>
  43a818:	cbz	x0, 43a838 <warn@@Base+0x125c>
  43a81c:	sub	x1, x0, #0x8
  43a820:	mov	x2, #0x0                   	// #0
  43a824:	mov	w0, w2
  43a828:	add	x2, x2, #0x1
  43a82c:	ldr	x3, [x1, x2, lsl #3]
  43a830:	cbnz	x3, 43a824 <warn@@Base+0x1248>
  43a834:	ret
  43a838:	mov	w0, #0x0                   	// #0
  43a83c:	b	43a834 <warn@@Base+0x1258>
  43a840:	stp	x29, x30, [sp, #-80]!
  43a844:	mov	x29, sp
  43a848:	stp	x19, x20, [sp, #16]
  43a84c:	mov	x19, x1
  43a850:	stp	x21, x22, [sp, #32]
  43a854:	mov	x22, x2
  43a858:	ldr	w21, [x2, #24]
  43a85c:	stp	x23, x24, [sp, #48]
  43a860:	mov	x23, x0
  43a864:	mov	x24, x0
  43a868:	ldr	x20, [x2]
  43a86c:	str	x25, [sp, #64]
  43a870:	cbnz	x19, 43a894 <warn@@Base+0x12b8>
  43a874:	strb	wzr, [x24]
  43a878:	mov	x0, x23
  43a87c:	ldp	x19, x20, [sp, #16]
  43a880:	ldp	x21, x22, [sp, #32]
  43a884:	ldp	x23, x24, [sp, #48]
  43a888:	ldr	x25, [sp, #64]
  43a88c:	ldp	x29, x30, [sp], #80
  43a890:	ret
  43a894:	mov	x0, x19
  43a898:	bl	401900 <strlen@plt>
  43a89c:	mov	x25, x0
  43a8a0:	mov	x2, x0
  43a8a4:	mov	x1, x19
  43a8a8:	mov	x0, x24
  43a8ac:	add	x24, x24, x25
  43a8b0:	bl	4018d0 <memcpy@plt>
  43a8b4:	tbnz	w21, #31, 43a8d4 <warn@@Base+0x12f8>
  43a8b8:	add	x3, x20, #0xf
  43a8bc:	mov	w0, w21
  43a8c0:	and	x3, x3, #0xfffffffffffffff8
  43a8c4:	mov	w21, w0
  43a8c8:	ldr	x19, [x20]
  43a8cc:	mov	x20, x3
  43a8d0:	b	43a870 <warn@@Base+0x1294>
  43a8d4:	add	w0, w21, #0x8
  43a8d8:	cmp	w0, #0x0
  43a8dc:	b.le	43a8ec <warn@@Base+0x1310>
  43a8e0:	add	x3, x20, #0xf
  43a8e4:	and	x3, x3, #0xfffffffffffffff8
  43a8e8:	b	43a8c4 <warn@@Base+0x12e8>
  43a8ec:	ldr	x1, [x22, #8]
  43a8f0:	mov	x3, x20
  43a8f4:	add	x20, x1, w21, sxtw
  43a8f8:	b	43a8c4 <warn@@Base+0x12e8>
  43a8fc:	stp	x29, x30, [sp, #-272]!
  43a900:	mov	x29, sp
  43a904:	stp	x19, x20, [sp, #16]
  43a908:	add	x20, sp, #0x110
  43a90c:	mov	w19, #0xffffffc8            	// #-56
  43a910:	stp	x1, x2, [sp, #216]
  43a914:	add	x1, sp, #0x110
  43a918:	stp	x21, x22, [sp, #32]
  43a91c:	mov	x22, x20
  43a920:	mov	x21, #0x0                   	// #0
  43a924:	stp	x1, x1, [sp, #48]
  43a928:	add	x1, sp, #0xd0
  43a92c:	str	x1, [sp, #64]
  43a930:	mov	w1, #0xffffff80            	// #-128
  43a934:	str	w19, [sp, #72]
  43a938:	str	w1, [sp, #76]
  43a93c:	str	q0, [sp, #80]
  43a940:	str	q1, [sp, #96]
  43a944:	str	q2, [sp, #112]
  43a948:	str	q3, [sp, #128]
  43a94c:	str	q4, [sp, #144]
  43a950:	str	q5, [sp, #160]
  43a954:	str	q6, [sp, #176]
  43a958:	str	q7, [sp, #192]
  43a95c:	stp	x3, x4, [sp, #232]
  43a960:	stp	x5, x6, [sp, #248]
  43a964:	str	x7, [sp, #264]
  43a968:	cbnz	x0, 43a980 <warn@@Base+0x13a4>
  43a96c:	mov	x0, x21
  43a970:	ldp	x19, x20, [sp, #16]
  43a974:	ldp	x21, x22, [sp, #32]
  43a978:	ldp	x29, x30, [sp], #272
  43a97c:	ret
  43a980:	bl	401900 <strlen@plt>
  43a984:	add	x21, x21, x0
  43a988:	tbnz	w19, #31, 43a9a8 <warn@@Base+0x13cc>
  43a98c:	add	x1, x20, #0xf
  43a990:	mov	w2, w19
  43a994:	and	x1, x1, #0xfffffffffffffff8
  43a998:	mov	w19, w2
  43a99c:	ldr	x0, [x20]
  43a9a0:	mov	x20, x1
  43a9a4:	b	43a968 <warn@@Base+0x138c>
  43a9a8:	add	w2, w19, #0x8
  43a9ac:	cmp	w2, #0x0
  43a9b0:	b.le	43a9c0 <warn@@Base+0x13e4>
  43a9b4:	add	x1, x20, #0xf
  43a9b8:	and	x1, x1, #0xfffffffffffffff8
  43a9bc:	b	43a998 <warn@@Base+0x13bc>
  43a9c0:	mov	x1, x20
  43a9c4:	add	x20, x22, w19, sxtw
  43a9c8:	b	43a998 <warn@@Base+0x13bc>
  43a9cc:	stp	x29, x30, [sp, #-272]!
  43a9d0:	mov	x29, sp
  43a9d4:	stp	x2, x3, [sp, #224]
  43a9d8:	add	x2, sp, #0x110
  43a9dc:	stp	x2, x2, [sp, #64]
  43a9e0:	add	x2, sp, #0xe0
  43a9e4:	str	x2, [sp, #80]
  43a9e8:	mov	w2, #0xffffffd0            	// #-48
  43a9ec:	str	w2, [sp, #88]
  43a9f0:	mov	w2, #0xffffff80            	// #-128
  43a9f4:	str	w2, [sp, #92]
  43a9f8:	ldp	x2, x3, [sp, #64]
  43a9fc:	stp	x2, x3, [sp, #32]
  43aa00:	ldp	x2, x3, [sp, #80]
  43aa04:	str	x19, [sp, #16]
  43aa08:	mov	x19, x0
  43aa0c:	stp	x2, x3, [sp, #48]
  43aa10:	add	x2, sp, #0x20
  43aa14:	str	q0, [sp, #96]
  43aa18:	str	q1, [sp, #112]
  43aa1c:	str	q2, [sp, #128]
  43aa20:	str	q3, [sp, #144]
  43aa24:	str	q4, [sp, #160]
  43aa28:	str	q5, [sp, #176]
  43aa2c:	str	q6, [sp, #192]
  43aa30:	str	q7, [sp, #208]
  43aa34:	stp	x4, x5, [sp, #240]
  43aa38:	stp	x6, x7, [sp, #256]
  43aa3c:	bl	43a840 <warn@@Base+0x1264>
  43aa40:	mov	x0, x19
  43aa44:	ldr	x19, [sp, #16]
  43aa48:	ldp	x29, x30, [sp], #272
  43aa4c:	ret
  43aa50:	stp	x29, x30, [sp, #-288]!
  43aa54:	mov	x29, sp
  43aa58:	stp	x1, x2, [sp, #232]
  43aa5c:	add	x1, sp, #0x120
  43aa60:	stp	x1, x1, [sp, #64]
  43aa64:	add	x1, sp, #0xe0
  43aa68:	str	x19, [sp, #16]
  43aa6c:	adrp	x19, 488000 <warn@@Base+0x4ea24>
  43aa70:	str	x1, [sp, #80]
  43aa74:	mov	w1, #0xffffffc8            	// #-56
  43aa78:	str	w1, [sp, #88]
  43aa7c:	mov	w1, #0xffffff80            	// #-128
  43aa80:	str	w1, [sp, #92]
  43aa84:	mov	x1, x0
  43aa88:	ldr	x19, [x19, #4040]
  43aa8c:	stp	x3, x4, [sp, #248]
  43aa90:	ldp	x2, x3, [sp, #64]
  43aa94:	stp	x2, x3, [sp, #32]
  43aa98:	ldp	x2, x3, [sp, #80]
  43aa9c:	stp	x2, x3, [sp, #48]
  43aaa0:	str	q0, [sp, #96]
  43aaa4:	add	x2, sp, #0x20
  43aaa8:	str	q1, [sp, #112]
  43aaac:	str	q2, [sp, #128]
  43aab0:	str	q3, [sp, #144]
  43aab4:	str	q4, [sp, #160]
  43aab8:	str	q5, [sp, #176]
  43aabc:	str	q6, [sp, #192]
  43aac0:	str	q7, [sp, #208]
  43aac4:	stp	x5, x6, [sp, #264]
  43aac8:	str	x7, [sp, #280]
  43aacc:	ldr	x0, [x19]
  43aad0:	bl	43a840 <warn@@Base+0x1264>
  43aad4:	ldr	x0, [x19]
  43aad8:	ldr	x19, [sp, #16]
  43aadc:	ldp	x29, x30, [sp], #288
  43aae0:	ret
  43aae4:	stp	x29, x30, [sp, #-320]!
  43aae8:	mov	x29, sp
  43aaec:	stp	x21, x22, [sp, #32]
  43aaf0:	mov	x21, x0
  43aaf4:	add	x0, sp, #0x140
  43aaf8:	stp	x19, x20, [sp, #16]
  43aafc:	add	x20, sp, #0x140
  43ab00:	add	x22, sp, #0x100
  43ab04:	stp	x0, x0, [sp, #96]
  43ab08:	mov	w0, #0xffffff80            	// #-128
  43ab0c:	mov	w19, #0xffffffc8            	// #-56
  43ab10:	stp	x23, x24, [sp, #48]
  43ab14:	mov	x24, x20
  43ab18:	mov	x23, #0x0                   	// #0
  43ab1c:	str	w0, [sp, #124]
  43ab20:	mov	x0, x21
  43ab24:	str	x22, [sp, #112]
  43ab28:	str	w19, [sp, #120]
  43ab2c:	str	q0, [sp, #128]
  43ab30:	str	q1, [sp, #144]
  43ab34:	str	q2, [sp, #160]
  43ab38:	str	q3, [sp, #176]
  43ab3c:	str	q4, [sp, #192]
  43ab40:	str	q5, [sp, #208]
  43ab44:	str	q6, [sp, #224]
  43ab48:	str	q7, [sp, #240]
  43ab4c:	stp	x1, x2, [sp, #264]
  43ab50:	stp	x3, x4, [sp, #280]
  43ab54:	stp	x5, x6, [sp, #296]
  43ab58:	str	x7, [sp, #312]
  43ab5c:	cbnz	x0, 43abbc <warn@@Base+0x15e0>
  43ab60:	add	x0, x23, #0x1
  43ab64:	bl	43cf40 <warn@@Base+0x3964>
  43ab68:	add	x1, sp, #0x140
  43ab6c:	stp	x1, x1, [sp, #96]
  43ab70:	mov	w1, #0xffffffc8            	// #-56
  43ab74:	str	x22, [sp, #112]
  43ab78:	mov	x19, x0
  43ab7c:	str	w1, [sp, #120]
  43ab80:	mov	w1, #0xffffff80            	// #-128
  43ab84:	str	w1, [sp, #124]
  43ab88:	mov	x1, x21
  43ab8c:	ldp	x2, x3, [sp, #96]
  43ab90:	stp	x2, x3, [sp, #64]
  43ab94:	ldp	x2, x3, [sp, #112]
  43ab98:	stp	x2, x3, [sp, #80]
  43ab9c:	add	x2, sp, #0x40
  43aba0:	bl	43a840 <warn@@Base+0x1264>
  43aba4:	mov	x0, x19
  43aba8:	ldp	x19, x20, [sp, #16]
  43abac:	ldp	x21, x22, [sp, #32]
  43abb0:	ldp	x23, x24, [sp, #48]
  43abb4:	ldp	x29, x30, [sp], #320
  43abb8:	ret
  43abbc:	bl	401900 <strlen@plt>
  43abc0:	add	x23, x23, x0
  43abc4:	tbnz	w19, #31, 43abe4 <warn@@Base+0x1608>
  43abc8:	add	x1, x20, #0xf
  43abcc:	mov	w2, w19
  43abd0:	and	x1, x1, #0xfffffffffffffff8
  43abd4:	mov	w19, w2
  43abd8:	ldr	x0, [x20]
  43abdc:	mov	x20, x1
  43abe0:	b	43ab5c <warn@@Base+0x1580>
  43abe4:	add	w2, w19, #0x8
  43abe8:	cmp	w2, #0x0
  43abec:	b.le	43abfc <warn@@Base+0x1620>
  43abf0:	add	x1, x20, #0xf
  43abf4:	and	x1, x1, #0xfffffffffffffff8
  43abf8:	b	43abd4 <warn@@Base+0x15f8>
  43abfc:	mov	x1, x20
  43ac00:	add	x20, x24, w19, sxtw
  43ac04:	b	43abd4 <warn@@Base+0x15f8>
  43ac08:	stp	x29, x30, [sp, #-320]!
  43ac0c:	mov	x29, sp
  43ac10:	stp	x21, x22, [sp, #32]
  43ac14:	mov	x21, x0
  43ac18:	add	x0, sp, #0x140
  43ac1c:	stp	x19, x20, [sp, #16]
  43ac20:	add	x20, sp, #0x140
  43ac24:	mov	x22, x1
  43ac28:	stp	x0, x0, [sp, #112]
  43ac2c:	mov	w0, #0xffffff80            	// #-128
  43ac30:	mov	w19, #0xffffffd0            	// #-48
  43ac34:	str	x25, [sp, #64]
  43ac38:	mov	x25, x20
  43ac3c:	str	w0, [sp, #140]
  43ac40:	mov	x0, x1
  43ac44:	stp	x23, x24, [sp, #48]
  43ac48:	add	x23, sp, #0x110
  43ac4c:	mov	x24, #0x0                   	// #0
  43ac50:	str	x23, [sp, #128]
  43ac54:	str	w19, [sp, #136]
  43ac58:	str	q0, [sp, #144]
  43ac5c:	str	q1, [sp, #160]
  43ac60:	str	q2, [sp, #176]
  43ac64:	str	q3, [sp, #192]
  43ac68:	str	q4, [sp, #208]
  43ac6c:	str	q5, [sp, #224]
  43ac70:	str	q6, [sp, #240]
  43ac74:	str	q7, [sp, #256]
  43ac78:	stp	x2, x3, [sp, #272]
  43ac7c:	stp	x4, x5, [sp, #288]
  43ac80:	stp	x6, x7, [sp, #304]
  43ac84:	cbnz	x0, 43acf4 <warn@@Base+0x1718>
  43ac88:	add	x0, x24, #0x1
  43ac8c:	bl	43cf40 <warn@@Base+0x3964>
  43ac90:	add	x1, sp, #0x140
  43ac94:	stp	x1, x1, [sp, #112]
  43ac98:	mov	w1, #0xffffffd0            	// #-48
  43ac9c:	str	x23, [sp, #128]
  43aca0:	mov	x19, x0
  43aca4:	str	w1, [sp, #136]
  43aca8:	mov	w1, #0xffffff80            	// #-128
  43acac:	str	w1, [sp, #140]
  43acb0:	mov	x1, x22
  43acb4:	ldp	x2, x3, [sp, #112]
  43acb8:	stp	x2, x3, [sp, #80]
  43acbc:	ldp	x2, x3, [sp, #128]
  43acc0:	stp	x2, x3, [sp, #96]
  43acc4:	add	x2, sp, #0x50
  43acc8:	bl	43a840 <warn@@Base+0x1264>
  43accc:	cbz	x21, 43acd8 <warn@@Base+0x16fc>
  43acd0:	mov	x0, x21
  43acd4:	bl	401bd0 <free@plt>
  43acd8:	mov	x0, x19
  43acdc:	ldp	x19, x20, [sp, #16]
  43ace0:	ldp	x21, x22, [sp, #32]
  43ace4:	ldp	x23, x24, [sp, #48]
  43ace8:	ldr	x25, [sp, #64]
  43acec:	ldp	x29, x30, [sp], #320
  43acf0:	ret
  43acf4:	bl	401900 <strlen@plt>
  43acf8:	add	x24, x24, x0
  43acfc:	tbnz	w19, #31, 43ad1c <warn@@Base+0x1740>
  43ad00:	add	x2, x20, #0xf
  43ad04:	mov	w1, w19
  43ad08:	and	x2, x2, #0xfffffffffffffff8
  43ad0c:	mov	w19, w1
  43ad10:	ldr	x0, [x20]
  43ad14:	mov	x20, x2
  43ad18:	b	43ac84 <warn@@Base+0x16a8>
  43ad1c:	add	w1, w19, #0x8
  43ad20:	cmp	w1, #0x0
  43ad24:	b.le	43ad34 <warn@@Base+0x1758>
  43ad28:	add	x2, x20, #0xf
  43ad2c:	and	x2, x2, #0xfffffffffffffff8
  43ad30:	b	43ad0c <warn@@Base+0x1730>
  43ad34:	mov	x2, x20
  43ad38:	add	x20, x25, w19, sxtw
  43ad3c:	b	43ad0c <warn@@Base+0x1730>
  43ad40:	mov	w1, w0
  43ad44:	cmp	w0, #0x4b
  43ad48:	b.ls	43adcc <warn@@Base+0x17f0>  // b.plast
  43ad4c:	mov	w0, #0x410a                	// #16650
  43ad50:	cmp	w1, w0
  43ad54:	b.hi	43ae04 <warn@@Base+0x1828>  // b.pmore
  43ad58:	mov	w0, #0x4100                	// #16640
  43ad5c:	cmp	w1, w0
  43ad60:	b.hi	43ad98 <warn@@Base+0x17bc>  // b.pmore
  43ad64:	mov	w0, #0x4091                	// #16529
  43ad68:	cmp	w1, w0
  43ad6c:	b.eq	43b1f4 <warn@@Base+0x1c18>  // b.none
  43ad70:	b.hi	43adf0 <warn@@Base+0x1814>  // b.pmore
  43ad74:	mov	w0, #0x4081                	// #16513
  43ad78:	cmp	w1, w0
  43ad7c:	b.eq	43b200 <warn@@Base+0x1c24>  // b.none
  43ad80:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43ad84:	mov	w2, #0x4090                	// #16528
  43ad88:	add	x0, x0, #0x3ee
  43ad8c:	cmp	w1, w2
  43ad90:	csel	x0, x0, xzr, eq  // eq = none
  43ad94:	b	43adc8 <warn@@Base+0x17ec>
  43ad98:	mov	w0, #0xffffbefe            	// #-16642
  43ad9c:	add	w1, w1, w0
  43ada0:	cmp	w1, #0x8
  43ada4:	b.hi	43adc0 <warn@@Base+0x17e4>  // b.pmore
  43ada8:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43adac:	add	x0, x0, #0x55c
  43adb0:	ldrh	w0, [x0, w1, uxtw #1]
  43adb4:	adr	x1, 43adc0 <warn@@Base+0x17e4>
  43adb8:	add	x0, x1, w0, sxth #2
  43adbc:	br	x0
  43adc0:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43adc4:	add	x0, x0, #0x409
  43adc8:	ret
  43adcc:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43add0:	add	x0, x0, #0x570
  43add4:	ldrh	w0, [x0, w1, uxtw #1]
  43add8:	adr	x1, 43ade4 <warn@@Base+0x1808>
  43addc:	add	x0, x1, w0, sxth #2
  43ade0:	br	x0
  43ade4:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43ade8:	add	x0, x0, #0x3dc
  43adec:	b	43adc8 <warn@@Base+0x17ec>
  43adf0:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43adf4:	mov	w2, #0x4092                	// #16530
  43adf8:	add	x0, x0, #0x538
  43adfc:	cmp	w1, w2
  43ae00:	b	43ad90 <warn@@Base+0x17b4>
  43ae04:	mov	w0, #0x8767                	// #34663
  43ae08:	cmp	w1, w0
  43ae0c:	b.eq	43b20c <warn@@Base+0x1c30>  // b.none
  43ae10:	b.hi	43ae34 <warn@@Base+0x1858>  // b.pmore
  43ae14:	mov	w0, #0x8765                	// #34661
  43ae18:	cmp	w1, w0
  43ae1c:	b.eq	43b218 <warn@@Base+0x1c3c>  // b.none
  43ae20:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43ae24:	mov	w2, #0x8766                	// #34662
  43ae28:	add	x0, x0, #0x552
  43ae2c:	cmp	w1, w2
  43ae30:	b	43ad90 <warn@@Base+0x17b4>
  43ae34:	cmp	w1, #0xa, lsl #12
  43ae38:	b.eq	43b224 <warn@@Base+0x1c48>  // b.none
  43ae3c:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43ae40:	mov	w2, #0xa020                	// #40992
  43ae44:	add	x0, x0, #0x57f
  43ae48:	cmp	w1, w2
  43ae4c:	b	43ad90 <warn@@Base+0x17b4>
  43ae50:	adrp	x0, 471000 <warn@@Base+0x37a24>
  43ae54:	add	x0, x0, #0xe65
  43ae58:	b	43adc8 <warn@@Base+0x17ec>
  43ae5c:	adrp	x0, 471000 <warn@@Base+0x37a24>
  43ae60:	add	x0, x0, #0xe77
  43ae64:	b	43adc8 <warn@@Base+0x17ec>
  43ae68:	adrp	x0, 471000 <warn@@Base+0x37a24>
  43ae6c:	add	x0, x0, #0xe8a
  43ae70:	b	43adc8 <warn@@Base+0x17ec>
  43ae74:	adrp	x0, 471000 <warn@@Base+0x37a24>
  43ae78:	add	x0, x0, #0xea2
  43ae7c:	b	43adc8 <warn@@Base+0x17ec>
  43ae80:	adrp	x0, 471000 <warn@@Base+0x37a24>
  43ae84:	add	x0, x0, #0xeba
  43ae88:	b	43adc8 <warn@@Base+0x17ec>
  43ae8c:	adrp	x0, 471000 <warn@@Base+0x37a24>
  43ae90:	add	x0, x0, #0xed6
  43ae94:	b	43adc8 <warn@@Base+0x17ec>
  43ae98:	adrp	x0, 471000 <warn@@Base+0x37a24>
  43ae9c:	add	x0, x0, #0xee3
  43aea0:	b	43adc8 <warn@@Base+0x17ec>
  43aea4:	adrp	x0, 471000 <warn@@Base+0x37a24>
  43aea8:	add	x0, x0, #0xef8
  43aeac:	b	43adc8 <warn@@Base+0x17ec>
  43aeb0:	adrp	x0, 471000 <warn@@Base+0x37a24>
  43aeb4:	add	x0, x0, #0xf06
  43aeb8:	b	43adc8 <warn@@Base+0x17ec>
  43aebc:	adrp	x0, 471000 <warn@@Base+0x37a24>
  43aec0:	add	x0, x0, #0xf1a
  43aec4:	b	43adc8 <warn@@Base+0x17ec>
  43aec8:	adrp	x0, 471000 <warn@@Base+0x37a24>
  43aecc:	add	x0, x0, #0xf30
  43aed0:	b	43adc8 <warn@@Base+0x17ec>
  43aed4:	adrp	x0, 471000 <warn@@Base+0x37a24>
  43aed8:	add	x0, x0, #0xf44
  43aedc:	b	43adc8 <warn@@Base+0x17ec>
  43aee0:	adrp	x0, 471000 <warn@@Base+0x37a24>
  43aee4:	add	x0, x0, #0xf57
  43aee8:	b	43adc8 <warn@@Base+0x17ec>
  43aeec:	adrp	x0, 471000 <warn@@Base+0x37a24>
  43aef0:	add	x0, x0, #0xf6d
  43aef4:	b	43adc8 <warn@@Base+0x17ec>
  43aef8:	adrp	x0, 471000 <warn@@Base+0x37a24>
  43aefc:	add	x0, x0, #0xf84
  43af00:	b	43adc8 <warn@@Base+0x17ec>
  43af04:	adrp	x0, 471000 <warn@@Base+0x37a24>
  43af08:	add	x0, x0, #0xf93
  43af0c:	b	43adc8 <warn@@Base+0x17ec>
  43af10:	adrp	x0, 471000 <warn@@Base+0x37a24>
  43af14:	add	x0, x0, #0xfa5
  43af18:	b	43adc8 <warn@@Base+0x17ec>
  43af1c:	adrp	x0, 471000 <warn@@Base+0x37a24>
  43af20:	add	x0, x0, #0xfc3
  43af24:	b	43adc8 <warn@@Base+0x17ec>
  43af28:	adrp	x0, 471000 <warn@@Base+0x37a24>
  43af2c:	add	x0, x0, #0xfd2
  43af30:	b	43adc8 <warn@@Base+0x17ec>
  43af34:	adrp	x0, 471000 <warn@@Base+0x37a24>
  43af38:	add	x0, x0, #0xfe6
  43af3c:	b	43adc8 <warn@@Base+0x17ec>
  43af40:	adrp	x0, 471000 <warn@@Base+0x37a24>
  43af44:	add	x0, x0, #0xffe
  43af48:	b	43adc8 <warn@@Base+0x17ec>
  43af4c:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43af50:	add	x0, x0, #0x11
  43af54:	b	43adc8 <warn@@Base+0x17ec>
  43af58:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43af5c:	add	x0, x0, #0x2b
  43af60:	b	43adc8 <warn@@Base+0x17ec>
  43af64:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43af68:	add	x0, x0, #0x39
  43af6c:	b	43adc8 <warn@@Base+0x17ec>
  43af70:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43af74:	add	x0, x0, #0x53
  43af78:	b	43adc8 <warn@@Base+0x17ec>
  43af7c:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43af80:	add	x0, x0, #0x63
  43af84:	b	43adc8 <warn@@Base+0x17ec>
  43af88:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43af8c:	add	x0, x0, #0x78
  43af90:	b	43adc8 <warn@@Base+0x17ec>
  43af94:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43af98:	add	x0, x0, #0x89
  43af9c:	b	43adc8 <warn@@Base+0x17ec>
  43afa0:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43afa4:	add	x0, x0, #0xa3
  43afa8:	b	43adc8 <warn@@Base+0x17ec>
  43afac:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43afb0:	add	x0, x0, #0xb4
  43afb4:	b	43adc8 <warn@@Base+0x17ec>
  43afb8:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43afbc:	add	x0, x0, #0xc7
  43afc0:	b	43adc8 <warn@@Base+0x17ec>
  43afc4:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43afc8:	add	x0, x0, #0xd9
  43afcc:	b	43adc8 <warn@@Base+0x17ec>
  43afd0:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43afd4:	add	x0, x0, #0xe9
  43afd8:	b	43adc8 <warn@@Base+0x17ec>
  43afdc:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43afe0:	add	x0, x0, #0xfb
  43afe4:	b	43adc8 <warn@@Base+0x17ec>
  43afe8:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43afec:	add	x0, x0, #0x10c
  43aff0:	b	43adc8 <warn@@Base+0x17ec>
  43aff4:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43aff8:	add	x0, x0, #0x11a
  43affc:	b	43adc8 <warn@@Base+0x17ec>
  43b000:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b004:	add	x0, x0, #0x12a
  43b008:	b	43adc8 <warn@@Base+0x17ec>
  43b00c:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b010:	add	x0, x0, #0x13f
  43b014:	b	43adc8 <warn@@Base+0x17ec>
  43b018:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b01c:	add	x0, x0, #0x152
  43b020:	b	43adc8 <warn@@Base+0x17ec>
  43b024:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b028:	add	x0, x0, #0x164
  43b02c:	b	43adc8 <warn@@Base+0x17ec>
  43b030:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b034:	add	x0, x0, #0x17f
  43b038:	b	43adc8 <warn@@Base+0x17ec>
  43b03c:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b040:	add	x0, x0, #0x19b
  43b044:	b	43adc8 <warn@@Base+0x17ec>
  43b048:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b04c:	add	x0, x0, #0x1ae
  43b050:	b	43adc8 <warn@@Base+0x17ec>
  43b054:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b058:	add	x0, x0, #0x1bf
  43b05c:	b	43adc8 <warn@@Base+0x17ec>
  43b060:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b064:	add	x0, x0, #0x1d3
  43b068:	b	43adc8 <warn@@Base+0x17ec>
  43b06c:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b070:	add	x0, x0, #0x1e3
  43b074:	b	43adc8 <warn@@Base+0x17ec>
  43b078:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b07c:	add	x0, x0, #0x1f8
  43b080:	b	43adc8 <warn@@Base+0x17ec>
  43b084:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b088:	add	x0, x0, #0x20f
  43b08c:	b	43adc8 <warn@@Base+0x17ec>
  43b090:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b094:	add	x0, x0, #0x224
  43b098:	b	43adc8 <warn@@Base+0x17ec>
  43b09c:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b0a0:	add	x0, x0, #0x23a
  43b0a4:	b	43adc8 <warn@@Base+0x17ec>
  43b0a8:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b0ac:	add	x0, x0, #0x24b
  43b0b0:	b	43adc8 <warn@@Base+0x17ec>
  43b0b4:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b0b8:	add	x0, x0, #0x262
  43b0bc:	b	43adc8 <warn@@Base+0x17ec>
  43b0c0:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b0c4:	add	x0, x0, #0x27a
  43b0c8:	b	43adc8 <warn@@Base+0x17ec>
  43b0cc:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b0d0:	add	x0, x0, #0x28e
  43b0d4:	b	43adc8 <warn@@Base+0x17ec>
  43b0d8:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b0dc:	add	x0, x0, #0x2a3
  43b0e0:	b	43adc8 <warn@@Base+0x17ec>
  43b0e4:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b0e8:	add	x0, x0, #0x2b4
  43b0ec:	b	43adc8 <warn@@Base+0x17ec>
  43b0f0:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b0f4:	add	x0, x0, #0x2c7
  43b0f8:	b	43adc8 <warn@@Base+0x17ec>
  43b0fc:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b100:	add	x0, x0, #0x2d8
  43b104:	b	43adc8 <warn@@Base+0x17ec>
  43b108:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b10c:	add	x0, x0, #0x2f5
  43b110:	b	43adc8 <warn@@Base+0x17ec>
  43b114:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b118:	add	x0, x0, #0x30b
  43b11c:	b	43adc8 <warn@@Base+0x17ec>
  43b120:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b124:	add	x0, x0, #0x31f
  43b128:	b	43adc8 <warn@@Base+0x17ec>
  43b12c:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b130:	add	x0, x0, #0x337
  43b134:	b	43adc8 <warn@@Base+0x17ec>
  43b138:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b13c:	add	x0, x0, #0x34b
  43b140:	b	43adc8 <warn@@Base+0x17ec>
  43b144:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b148:	add	x0, x0, #0x35e
  43b14c:	b	43adc8 <warn@@Base+0x17ec>
  43b150:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b154:	add	x0, x0, #0x36f
  43b158:	b	43adc8 <warn@@Base+0x17ec>
  43b15c:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b160:	add	x0, x0, #0x38a
  43b164:	b	43adc8 <warn@@Base+0x17ec>
  43b168:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b16c:	add	x0, x0, #0x39f
  43b170:	b	43adc8 <warn@@Base+0x17ec>
  43b174:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b178:	add	x0, x0, #0x436
  43b17c:	b	43adc8 <warn@@Base+0x17ec>
  43b180:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b184:	add	x0, x0, #0x44c
  43b188:	b	43adc8 <warn@@Base+0x17ec>
  43b18c:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b190:	add	x0, x0, #0x45d
  43b194:	b	43adc8 <warn@@Base+0x17ec>
  43b198:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b19c:	add	x0, x0, #0x46e
  43b1a0:	b	43adc8 <warn@@Base+0x17ec>
  43b1a4:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b1a8:	add	x0, x0, #0x491
  43b1ac:	b	43adc8 <warn@@Base+0x17ec>
  43b1b0:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b1b4:	add	x0, x0, #0x4b4
  43b1b8:	b	43adc8 <warn@@Base+0x17ec>
  43b1bc:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b1c0:	add	x0, x0, #0x4d5
  43b1c4:	b	43adc8 <warn@@Base+0x17ec>
  43b1c8:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b1cc:	add	x0, x0, #0x4ea
  43b1d0:	b	43adc8 <warn@@Base+0x17ec>
  43b1d4:	mov	x0, #0x0                   	// #0
  43b1d8:	b	43adc8 <warn@@Base+0x17ec>
  43b1dc:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b1e0:	add	x0, x0, #0x41d
  43b1e4:	b	43adc8 <warn@@Base+0x17ec>
  43b1e8:	adrp	x0, 471000 <warn@@Base+0x37a24>
  43b1ec:	add	x0, x0, #0xe56
  43b1f0:	b	43adc8 <warn@@Base+0x17ec>
  43b1f4:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b1f8:	add	x0, x0, #0x3b5
  43b1fc:	b	43adc8 <warn@@Base+0x17ec>
  43b200:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b204:	add	x0, x0, #0x3cb
  43b208:	b	43adc8 <warn@@Base+0x17ec>
  43b20c:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b210:	add	x0, x0, #0x509
  43b214:	b	43adc8 <warn@@Base+0x17ec>
  43b218:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b21c:	add	x0, x0, #0x521
  43b220:	b	43adc8 <warn@@Base+0x17ec>
  43b224:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b228:	add	x0, x0, #0x569
  43b22c:	b	43adc8 <warn@@Base+0x17ec>
  43b230:	mov	w1, w0
  43b234:	cmp	w0, #0x2c
  43b238:	b.hi	43b270 <warn@@Base+0x1c94>  // b.pmore
  43b23c:	cbz	w0, 43b4a4 <warn@@Base+0x1ec8>
  43b240:	sub	w1, w0, #0x1
  43b244:	cmp	w1, #0x2b
  43b248:	b.hi	43b4a4 <warn@@Base+0x1ec8>  // b.pmore
  43b24c:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43b250:	add	x0, x0, #0x608
  43b254:	ldrh	w0, [x0, w1, uxtw #1]
  43b258:	adr	x1, 43b264 <warn@@Base+0x1c88>
  43b25c:	add	x0, x1, w0, sxth #2
  43b260:	br	x0
  43b264:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b268:	add	x0, x0, #0x848
  43b26c:	ret
  43b270:	mov	w0, #0x1f20                	// #7968
  43b274:	cmp	w1, w0
  43b278:	b.eq	43b4b8 <warn@@Base+0x1edc>  // b.none
  43b27c:	b.hi	43b2a4 <warn@@Base+0x1cc8>  // b.pmore
  43b280:	mov	w0, #0x1f01                	// #7937
  43b284:	cmp	w1, w0
  43b288:	b.eq	43b4c4 <warn@@Base+0x1ee8>  // b.none
  43b28c:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b290:	mov	w2, #0x1f02                	// #7938
  43b294:	add	x0, x0, #0x857
  43b298:	cmp	w1, w2
  43b29c:	csel	x0, x0, xzr, eq  // eq = none
  43b2a0:	b	43b26c <warn@@Base+0x1c90>
  43b2a4:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b2a8:	mov	w2, #0x1f21                	// #7969
  43b2ac:	add	x0, x0, #0x86d
  43b2b0:	cmp	w1, w2
  43b2b4:	b	43b29c <warn@@Base+0x1cc0>
  43b2b8:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b2bc:	add	x0, x0, #0x5a7
  43b2c0:	b	43b26c <warn@@Base+0x1c90>
  43b2c4:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b2c8:	add	x0, x0, #0x5b6
  43b2cc:	b	43b26c <warn@@Base+0x1c90>
  43b2d0:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b2d4:	add	x0, x0, #0x5c4
  43b2d8:	b	43b26c <warn@@Base+0x1c90>
  43b2dc:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b2e0:	add	x0, x0, #0x5d2
  43b2e4:	b	43b26c <warn@@Base+0x1c90>
  43b2e8:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b2ec:	add	x0, x0, #0x5e0
  43b2f0:	b	43b26c <warn@@Base+0x1c90>
  43b2f4:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b2f8:	add	x0, x0, #0x5ef
  43b2fc:	b	43b26c <warn@@Base+0x1c90>
  43b300:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b304:	add	x0, x0, #0x5fd
  43b308:	b	43b26c <warn@@Base+0x1c90>
  43b30c:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b310:	add	x0, x0, #0x60c
  43b314:	b	43b26c <warn@@Base+0x1c90>
  43b318:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b31c:	add	x0, x0, #0x61a
  43b320:	b	43b26c <warn@@Base+0x1c90>
  43b324:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b328:	add	x0, x0, #0x627
  43b32c:	b	43b26c <warn@@Base+0x1c90>
  43b330:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b334:	add	x0, x0, #0x635
  43b338:	b	43b26c <warn@@Base+0x1c90>
  43b33c:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b340:	add	x0, x0, #0x642
  43b344:	b	43b26c <warn@@Base+0x1c90>
  43b348:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b34c:	add	x0, x0, #0x650
  43b350:	b	43b26c <warn@@Base+0x1c90>
  43b354:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b358:	add	x0, x0, #0x661
  43b35c:	b	43b26c <warn@@Base+0x1c90>
  43b360:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b364:	add	x0, x0, #0x66e
  43b368:	b	43b26c <warn@@Base+0x1c90>
  43b36c:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b370:	add	x0, x0, #0x67b
  43b374:	b	43b26c <warn@@Base+0x1c90>
  43b378:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b37c:	add	x0, x0, #0x688
  43b380:	b	43b26c <warn@@Base+0x1c90>
  43b384:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b388:	add	x0, x0, #0x695
  43b38c:	b	43b26c <warn@@Base+0x1c90>
  43b390:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b394:	add	x0, x0, #0x6a7
  43b398:	b	43b26c <warn@@Base+0x1c90>
  43b39c:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b3a0:	add	x0, x0, #0x6b8
  43b3a4:	b	43b26c <warn@@Base+0x1c90>
  43b3a8:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b3ac:	add	x0, x0, #0x6cb
  43b3b0:	b	43b26c <warn@@Base+0x1c90>
  43b3b4:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b3b8:	add	x0, x0, #0x6db
  43b3bc:	b	43b26c <warn@@Base+0x1c90>
  43b3c0:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b3c4:	add	x0, x0, #0x6f0
  43b3c8:	b	43b26c <warn@@Base+0x1c90>
  43b3cc:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b3d0:	add	x0, x0, #0x701
  43b3d4:	b	43b26c <warn@@Base+0x1c90>
  43b3d8:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b3dc:	add	x0, x0, #0x70e
  43b3e0:	b	43b26c <warn@@Base+0x1c90>
  43b3e4:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b3e8:	add	x0, x0, #0x71c
  43b3ec:	b	43b26c <warn@@Base+0x1c90>
  43b3f0:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b3f4:	add	x0, x0, #0x72d
  43b3f8:	b	43b26c <warn@@Base+0x1c90>
  43b3fc:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b400:	add	x0, x0, #0x73e
  43b404:	b	43b26c <warn@@Base+0x1c90>
  43b408:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b40c:	add	x0, x0, #0x74d
  43b410:	b	43b26c <warn@@Base+0x1c90>
  43b414:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b418:	add	x0, x0, #0x75f
  43b41c:	b	43b26c <warn@@Base+0x1c90>
  43b420:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b424:	add	x0, x0, #0x776
  43b428:	b	43b26c <warn@@Base+0x1c90>
  43b42c:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b430:	add	x0, x0, #0x787
  43b434:	b	43b26c <warn@@Base+0x1c90>
  43b438:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b43c:	add	x0, x0, #0x798
  43b440:	b	43b26c <warn@@Base+0x1c90>
  43b444:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b448:	add	x0, x0, #0x7a9
  43b44c:	b	43b26c <warn@@Base+0x1c90>
  43b450:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b454:	add	x0, x0, #0x7b7
  43b458:	b	43b26c <warn@@Base+0x1c90>
  43b45c:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b460:	add	x0, x0, #0x7c5
  43b464:	b	43b26c <warn@@Base+0x1c90>
  43b468:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b46c:	add	x0, x0, #0x7d3
  43b470:	b	43b26c <warn@@Base+0x1c90>
  43b474:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b478:	add	x0, x0, #0x7e1
  43b47c:	b	43b26c <warn@@Base+0x1c90>
  43b480:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b484:	add	x0, x0, #0x7f0
  43b488:	b	43b26c <warn@@Base+0x1c90>
  43b48c:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b490:	add	x0, x0, #0x7ff
  43b494:	b	43b26c <warn@@Base+0x1c90>
  43b498:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b49c:	add	x0, x0, #0x80e
  43b4a0:	b	43b26c <warn@@Base+0x1c90>
  43b4a4:	mov	x0, #0x0                   	// #0
  43b4a8:	b	43b26c <warn@@Base+0x1c90>
  43b4ac:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b4b0:	add	x0, x0, #0x59a
  43b4b4:	b	43b26c <warn@@Base+0x1c90>
  43b4b8:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b4bc:	add	x0, x0, #0x81d
  43b4c0:	b	43b26c <warn@@Base+0x1c90>
  43b4c4:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b4c8:	add	x0, x0, #0x831
  43b4cc:	b	43b26c <warn@@Base+0x1c90>
  43b4d0:	mov	w1, w0
  43b4d4:	cmp	w0, #0x8c
  43b4d8:	b.hi	43b5f0 <warn@@Base+0x2014>  // b.pmore
  43b4dc:	cbnz	w0, 43b5b8 <warn@@Base+0x1fdc>
  43b4e0:	mov	x0, #0x0                   	// #0
  43b4e4:	ret
  43b4e8:	mov	w3, #0xffffc01e            	// #-16354
  43b4ec:	add	w1, w1, w3
  43b4f0:	cmp	w1, #0xb
  43b4f4:	b.hi	43b510 <warn@@Base+0x1f34>  // b.pmore
  43b4f8:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43b4fc:	add	x0, x0, #0x660
  43b500:	ldrh	w0, [x0, w1, uxtw #1]
  43b504:	adr	x1, 43b510 <warn@@Base+0x1f34>
  43b508:	add	x0, x1, w0, sxth #2
  43b50c:	br	x0
  43b510:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43b514:	add	x0, x0, #0x71f
  43b518:	b	43b4e4 <warn@@Base+0x1f08>
  43b51c:	mov	w2, #0xffffdcfe            	// #-8962
  43b520:	add	w1, w1, w2
  43b524:	cmp	w1, #0x3
  43b528:	b.hi	43b544 <warn@@Base+0x1f68>  // b.pmore
  43b52c:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43b530:	add	x0, x0, #0x678
  43b534:	ldrh	w0, [x0, w1, uxtw #1]
  43b538:	adr	x1, 43b544 <warn@@Base+0x1f68>
  43b53c:	add	x0, x1, w0, sxth #2
  43b540:	br	x0
  43b544:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43b548:	add	x0, x0, #0x3f5
  43b54c:	b	43b4e4 <warn@@Base+0x1f08>
  43b550:	mov	w0, #0xffffdeff            	// #-8449
  43b554:	add	w1, w1, w0
  43b558:	cmp	w1, #0x37
  43b55c:	b.hi	43b584 <warn@@Base+0x1fa8>  // b.pmore
  43b560:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43b564:	add	x0, x0, #0x680
  43b568:	ldrh	w0, [x0, w1, uxtw #1]
  43b56c:	adr	x1, 43b578 <warn@@Base+0x1f9c>
  43b570:	add	x0, x1, w0, sxth #2
  43b574:	br	x0
  43b578:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43b57c:	add	x0, x0, #0x11c
  43b580:	b	43b4e4 <warn@@Base+0x1f08>
  43b584:	mov	x0, #0x0                   	// #0
  43b588:	b	43b4e4 <warn@@Base+0x1f08>
  43b58c:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43b590:	add	x0, x0, #0x6f0
  43b594:	ldrh	w0, [x0, w1, uxtw #1]
  43b598:	adr	x1, 43b5a4 <warn@@Base+0x1fc8>
  43b59c:	add	x0, x1, w0, sxth #2
  43b5a0:	br	x0
  43b5a4:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43b5a8:	add	x0, x0, #0x7e1
  43b5ac:	b	43b4e4 <warn@@Base+0x1f08>
  43b5b0:	mov	x0, #0x0                   	// #0
  43b5b4:	b	43b4e4 <warn@@Base+0x1f08>
  43b5b8:	sub	w1, w0, #0x1
  43b5bc:	cmp	w1, #0x8b
  43b5c0:	b.hi	43b5e8 <warn@@Base+0x200c>  // b.pmore
  43b5c4:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43b5c8:	add	x0, x0, #0x744
  43b5cc:	ldrh	w0, [x0, w1, uxtw #1]
  43b5d0:	adr	x1, 43b5dc <warn@@Base+0x2000>
  43b5d4:	add	x0, x1, w0, sxth #2
  43b5d8:	br	x0
  43b5dc:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43b5e0:	add	x0, x0, #0x710
  43b5e4:	b	43b4e4 <warn@@Base+0x1f08>
  43b5e8:	mov	x0, #0x0                   	// #0
  43b5ec:	b	43b4e4 <warn@@Base+0x1f08>
  43b5f0:	mov	w0, #0x2138                	// #8504
  43b5f4:	cmp	w1, w0
  43b5f8:	b.hi	43b61c <warn@@Base+0x2040>  // b.pmore
  43b5fc:	mov	w0, #0x2100                	// #8448
  43b600:	cmp	w1, w0
  43b604:	b.hi	43b550 <warn@@Base+0x1f74>  // b.pmore
  43b608:	sub	w1, w1, #0x2, lsl #12
  43b60c:	cmp	w1, #0x29
  43b610:	b.ls	43b58c <warn@@Base+0x1fb0>  // b.plast
  43b614:	mov	x0, #0x0                   	// #0
  43b618:	b	43b4e4 <warn@@Base+0x1f08>
  43b61c:	mov	w0, #0x3fed                	// #16365
  43b620:	cmp	w1, w0
  43b624:	b.hi	43c028 <warn@@Base+0x2a4c>  // b.pmore
  43b628:	mov	w0, #0x3fe0                	// #16352
  43b62c:	cmp	w1, w0
  43b630:	b.hi	43b4e8 <warn@@Base+0x1f0c>  // b.pmore
  43b634:	mov	w0, #0x2305                	// #8965
  43b638:	cmp	w1, w0
  43b63c:	b.hi	43b664 <warn@@Base+0x2088>  // b.pmore
  43b640:	mov	w0, #0x2300                	// #8960
  43b644:	cmp	w1, w0
  43b648:	b.hi	43b51c <warn@@Base+0x1f40>  // b.pmore
  43b64c:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43b650:	mov	w2, #0x2201                	// #8705
  43b654:	add	x0, x0, #0x7b5
  43b658:	cmp	w1, w2
  43b65c:	csel	x0, x0, xzr, eq  // eq = none
  43b660:	b	43b4e4 <warn@@Base+0x1f08>
  43b664:	mov	w0, #0x3a01                	// #14849
  43b668:	cmp	w1, w0
  43b66c:	b.eq	43c030 <warn@@Base+0x2a54>  // b.none
  43b670:	b.hi	43b698 <warn@@Base+0x20bc>  // b.pmore
  43b674:	mov	w0, #0x3210                	// #12816
  43b678:	cmp	w1, w0
  43b67c:	b.eq	43c03c <warn@@Base+0x2a60>  // b.none
  43b680:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43b684:	mov	w2, #0x3a00                	// #14848
  43b688:	add	x0, x0, #0x7d1
  43b68c:	cmp	w1, w2
  43b690:	csel	x0, x0, xzr, eq  // eq = none
  43b694:	b	43b4e4 <warn@@Base+0x1f08>
  43b698:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43b69c:	mov	w2, #0x3a02                	// #14850
  43b6a0:	add	x0, x0, #0x91d
  43b6a4:	cmp	w1, w2
  43b6a8:	csel	x0, x0, xzr, eq  // eq = none
  43b6ac:	b	43b4e4 <warn@@Base+0x1f08>
  43b6b0:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b6b4:	add	x0, x0, #0x890
  43b6b8:	b	43b4e4 <warn@@Base+0x1f08>
  43b6bc:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b6c0:	add	x0, x0, #0x89b
  43b6c4:	b	43b4e4 <warn@@Base+0x1f08>
  43b6c8:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b6cc:	add	x0, x0, #0x8aa
  43b6d0:	b	43b4e4 <warn@@Base+0x1f08>
  43b6d4:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b6d8:	add	x0, x0, #0x8bc
  43b6dc:	b	43b4e4 <warn@@Base+0x1f08>
  43b6e0:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b6e4:	add	x0, x0, #0x8cc
  43b6e8:	b	43b4e4 <warn@@Base+0x1f08>
  43b6ec:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b6f0:	add	x0, x0, #0x8dd
  43b6f4:	b	43b4e4 <warn@@Base+0x1f08>
  43b6f8:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b6fc:	add	x0, x0, #0x8ec
  43b700:	b	43b4e4 <warn@@Base+0x1f08>
  43b704:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b708:	add	x0, x0, #0x8ff
  43b70c:	b	43b4e4 <warn@@Base+0x1f08>
  43b710:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b714:	add	x0, x0, #0x90f
  43b718:	b	43b4e4 <warn@@Base+0x1f08>
  43b71c:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b720:	add	x0, x0, #0x91c
  43b724:	b	43b4e4 <warn@@Base+0x1f08>
  43b728:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b72c:	add	x0, x0, #0x92a
  43b730:	b	43b4e4 <warn@@Base+0x1f08>
  43b734:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b738:	add	x0, x0, #0x939
  43b73c:	b	43b4e4 <warn@@Base+0x1f08>
  43b740:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b744:	add	x0, x0, #0x946
  43b748:	b	43b4e4 <warn@@Base+0x1f08>
  43b74c:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b750:	add	x0, x0, #0x952
  43b754:	b	43b4e4 <warn@@Base+0x1f08>
  43b758:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b75c:	add	x0, x0, #0x964
  43b760:	b	43b4e4 <warn@@Base+0x1f08>
  43b764:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b768:	add	x0, x0, #0x975
  43b76c:	b	43b4e4 <warn@@Base+0x1f08>
  43b770:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b774:	add	x0, x0, #0x982
  43b778:	b	43b4e4 <warn@@Base+0x1f08>
  43b77c:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b780:	add	x0, x0, #0x996
  43b784:	b	43b4e4 <warn@@Base+0x1f08>
  43b788:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b78c:	add	x0, x0, #0x9ad
  43b790:	b	43b4e4 <warn@@Base+0x1f08>
  43b794:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b798:	add	x0, x0, #0x9bc
  43b79c:	b	43b4e4 <warn@@Base+0x1f08>
  43b7a0:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b7a4:	add	x0, x0, #0x9ce
  43b7a8:	b	43b4e4 <warn@@Base+0x1f08>
  43b7ac:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b7b0:	add	x0, x0, #0x9e4
  43b7b4:	b	43b4e4 <warn@@Base+0x1f08>
  43b7b8:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b7bc:	add	x0, x0, #0x9f8
  43b7c0:	b	43b4e4 <warn@@Base+0x1f08>
  43b7c4:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b7c8:	add	x0, x0, #0xa05
  43b7cc:	b	43b4e4 <warn@@Base+0x1f08>
  43b7d0:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b7d4:	add	x0, x0, #0xa17
  43b7d8:	b	43b4e4 <warn@@Base+0x1f08>
  43b7dc:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b7e0:	add	x0, x0, #0xa29
  43b7e4:	b	43b4e4 <warn@@Base+0x1f08>
  43b7e8:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b7ec:	add	x0, x0, #0xa38
  43b7f0:	b	43b4e4 <warn@@Base+0x1f08>
  43b7f4:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b7f8:	add	x0, x0, #0xa49
  43b7fc:	b	43b4e4 <warn@@Base+0x1f08>
  43b800:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b804:	add	x0, x0, #0xa5b
  43b808:	b	43b4e4 <warn@@Base+0x1f08>
  43b80c:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b810:	add	x0, x0, #0xa6d
  43b814:	b	43b4e4 <warn@@Base+0x1f08>
  43b818:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b81c:	add	x0, x0, #0xa7e
  43b820:	b	43b4e4 <warn@@Base+0x1f08>
  43b824:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b828:	add	x0, x0, #0xa90
  43b82c:	b	43b4e4 <warn@@Base+0x1f08>
  43b830:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b834:	add	x0, x0, #0xaa6
  43b838:	b	43b4e4 <warn@@Base+0x1f08>
  43b83c:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b840:	add	x0, x0, #0xaba
  43b844:	b	43b4e4 <warn@@Base+0x1f08>
  43b848:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b84c:	add	x0, x0, #0xace
  43b850:	b	43b4e4 <warn@@Base+0x1f08>
  43b854:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b858:	add	x0, x0, #0xadf
  43b85c:	b	43b4e4 <warn@@Base+0x1f08>
  43b860:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b864:	add	x0, x0, #0xaf0
  43b868:	b	43b4e4 <warn@@Base+0x1f08>
  43b86c:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b870:	add	x0, x0, #0xb09
  43b874:	b	43b4e4 <warn@@Base+0x1f08>
  43b878:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b87c:	add	x0, x0, #0xb15
  43b880:	b	43b4e4 <warn@@Base+0x1f08>
  43b884:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b888:	add	x0, x0, #0xb30
  43b88c:	b	43b4e4 <warn@@Base+0x1f08>
  43b890:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b894:	add	x0, x0, #0xb42
  43b898:	b	43b4e4 <warn@@Base+0x1f08>
  43b89c:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b8a0:	add	x0, x0, #0xb52
  43b8a4:	b	43b4e4 <warn@@Base+0x1f08>
  43b8a8:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b8ac:	add	x0, x0, #0xb62
  43b8b0:	b	43b4e4 <warn@@Base+0x1f08>
  43b8b4:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b8b8:	add	x0, x0, #0xb74
  43b8bc:	b	43b4e4 <warn@@Base+0x1f08>
  43b8c0:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b8c4:	add	x0, x0, #0xb85
  43b8c8:	b	43b4e4 <warn@@Base+0x1f08>
  43b8cc:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b8d0:	add	x0, x0, #0xb94
  43b8d4:	b	43b4e4 <warn@@Base+0x1f08>
  43b8d8:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b8dc:	add	x0, x0, #0xba3
  43b8e0:	b	43b4e4 <warn@@Base+0x1f08>
  43b8e4:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b8e8:	add	x0, x0, #0xbb4
  43b8ec:	b	43b4e4 <warn@@Base+0x1f08>
  43b8f0:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b8f4:	add	x0, x0, #0xbc1
  43b8f8:	b	43b4e4 <warn@@Base+0x1f08>
  43b8fc:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b900:	add	x0, x0, #0xbd7
  43b904:	b	43b4e4 <warn@@Base+0x1f08>
  43b908:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b90c:	add	x0, x0, #0xbe8
  43b910:	b	43b4e4 <warn@@Base+0x1f08>
  43b914:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b918:	add	x0, x0, #0xbfd
  43b91c:	b	43b4e4 <warn@@Base+0x1f08>
  43b920:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b924:	add	x0, x0, #0xc0c
  43b928:	b	43b4e4 <warn@@Base+0x1f08>
  43b92c:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b930:	add	x0, x0, #0xc1a
  43b934:	b	43b4e4 <warn@@Base+0x1f08>
  43b938:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b93c:	add	x0, x0, #0xc2e
  43b940:	b	43b4e4 <warn@@Base+0x1f08>
  43b944:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b948:	add	x0, x0, #0xc40
  43b94c:	b	43b4e4 <warn@@Base+0x1f08>
  43b950:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b954:	add	x0, x0, #0xc4b
  43b958:	b	43b4e4 <warn@@Base+0x1f08>
  43b95c:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b960:	add	x0, x0, #0xc5e
  43b964:	b	43b4e4 <warn@@Base+0x1f08>
  43b968:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b96c:	add	x0, x0, #0xc77
  43b970:	b	43b4e4 <warn@@Base+0x1f08>
  43b974:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b978:	add	x0, x0, #0xc88
  43b97c:	b	43b4e4 <warn@@Base+0x1f08>
  43b980:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b984:	add	x0, x0, #0xca3
  43b988:	b	43b4e4 <warn@@Base+0x1f08>
  43b98c:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b990:	add	x0, x0, #0xcb3
  43b994:	b	43b4e4 <warn@@Base+0x1f08>
  43b998:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b99c:	add	x0, x0, #0xcc4
  43b9a0:	b	43b4e4 <warn@@Base+0x1f08>
  43b9a4:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b9a8:	add	x0, x0, #0xcd8
  43b9ac:	b	43b4e4 <warn@@Base+0x1f08>
  43b9b0:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b9b4:	add	x0, x0, #0xcea
  43b9b8:	b	43b4e4 <warn@@Base+0x1f08>
  43b9bc:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b9c0:	add	x0, x0, #0xcf9
  43b9c4:	b	43b4e4 <warn@@Base+0x1f08>
  43b9c8:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b9cc:	add	x0, x0, #0xd08
  43b9d0:	b	43b4e4 <warn@@Base+0x1f08>
  43b9d4:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b9d8:	add	x0, x0, #0xd18
  43b9dc:	b	43b4e4 <warn@@Base+0x1f08>
  43b9e0:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b9e4:	add	x0, x0, #0xd25
  43b9e8:	b	43b4e4 <warn@@Base+0x1f08>
  43b9ec:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b9f0:	add	x0, x0, #0xd36
  43b9f4:	b	43b4e4 <warn@@Base+0x1f08>
  43b9f8:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43b9fc:	add	x0, x0, #0xd48
  43ba00:	b	43b4e4 <warn@@Base+0x1f08>
  43ba04:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43ba08:	add	x0, x0, #0xd58
  43ba0c:	b	43b4e4 <warn@@Base+0x1f08>
  43ba10:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43ba14:	add	x0, x0, #0xd68
  43ba18:	b	43b4e4 <warn@@Base+0x1f08>
  43ba1c:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43ba20:	add	x0, x0, #0xd7a
  43ba24:	b	43b4e4 <warn@@Base+0x1f08>
  43ba28:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43ba2c:	add	x0, x0, #0xd8d
  43ba30:	b	43b4e4 <warn@@Base+0x1f08>
  43ba34:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43ba38:	add	x0, x0, #0xda1
  43ba3c:	b	43b4e4 <warn@@Base+0x1f08>
  43ba40:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43ba44:	add	x0, x0, #0xdad
  43ba48:	b	43b4e4 <warn@@Base+0x1f08>
  43ba4c:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43ba50:	add	x0, x0, #0xdc0
  43ba54:	b	43b4e4 <warn@@Base+0x1f08>
  43ba58:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43ba5c:	add	x0, x0, #0xdd2
  43ba60:	b	43b4e4 <warn@@Base+0x1f08>
  43ba64:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43ba68:	add	x0, x0, #0xde7
  43ba6c:	b	43b4e4 <warn@@Base+0x1f08>
  43ba70:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43ba74:	add	x0, x0, #0xdf5
  43ba78:	b	43b4e4 <warn@@Base+0x1f08>
  43ba7c:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43ba80:	add	x0, x0, #0xe0a
  43ba84:	b	43b4e4 <warn@@Base+0x1f08>
  43ba88:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43ba8c:	add	x0, x0, #0xe19
  43ba90:	b	43b4e4 <warn@@Base+0x1f08>
  43ba94:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43ba98:	add	x0, x0, #0xe2e
  43ba9c:	b	43b4e4 <warn@@Base+0x1f08>
  43baa0:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43baa4:	add	x0, x0, #0xe3e
  43baa8:	b	43b4e4 <warn@@Base+0x1f08>
  43baac:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43bab0:	add	x0, x0, #0xe4e
  43bab4:	b	43b4e4 <warn@@Base+0x1f08>
  43bab8:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43babc:	add	x0, x0, #0xe59
  43bac0:	b	43b4e4 <warn@@Base+0x1f08>
  43bac4:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43bac8:	add	x0, x0, #0xe69
  43bacc:	b	43b4e4 <warn@@Base+0x1f08>
  43bad0:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43bad4:	add	x0, x0, #0xe79
  43bad8:	b	43b4e4 <warn@@Base+0x1f08>
  43badc:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43bae0:	add	x0, x0, #0xe8f
  43bae4:	b	43b4e4 <warn@@Base+0x1f08>
  43bae8:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43baec:	add	x0, x0, #0xea5
  43baf0:	b	43b4e4 <warn@@Base+0x1f08>
  43baf4:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43baf8:	add	x0, x0, #0xeb6
  43bafc:	b	43b4e4 <warn@@Base+0x1f08>
  43bb00:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43bb04:	add	x0, x0, #0xec7
  43bb08:	b	43b4e4 <warn@@Base+0x1f08>
  43bb0c:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43bb10:	add	x0, x0, #0xeda
  43bb14:	b	43b4e4 <warn@@Base+0x1f08>
  43bb18:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43bb1c:	add	x0, x0, #0xef7
  43bb20:	b	43b4e4 <warn@@Base+0x1f08>
  43bb24:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43bb28:	add	x0, x0, #0xf15
  43bb2c:	b	43b4e4 <warn@@Base+0x1f08>
  43bb30:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43bb34:	add	x0, x0, #0xf20
  43bb38:	b	43b4e4 <warn@@Base+0x1f08>
  43bb3c:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43bb40:	add	x0, x0, #0xf37
  43bb44:	b	43b4e4 <warn@@Base+0x1f08>
  43bb48:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43bb4c:	add	x0, x0, #0xf47
  43bb50:	b	43b4e4 <warn@@Base+0x1f08>
  43bb54:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43bb58:	add	x0, x0, #0xf5b
  43bb5c:	b	43b4e4 <warn@@Base+0x1f08>
  43bb60:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43bb64:	add	x0, x0, #0xf6a
  43bb68:	b	43b4e4 <warn@@Base+0x1f08>
  43bb6c:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43bb70:	add	x0, x0, #0xf7a
  43bb74:	b	43b4e4 <warn@@Base+0x1f08>
  43bb78:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43bb7c:	add	x0, x0, #0xf91
  43bb80:	b	43b4e4 <warn@@Base+0x1f08>
  43bb84:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43bb88:	add	x0, x0, #0xf9e
  43bb8c:	b	43b4e4 <warn@@Base+0x1f08>
  43bb90:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43bb94:	add	x0, x0, #0xfb3
  43bb98:	b	43b4e4 <warn@@Base+0x1f08>
  43bb9c:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43bba0:	add	x0, x0, #0xfcf
  43bba4:	b	43b4e4 <warn@@Base+0x1f08>
  43bba8:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43bbac:	add	x0, x0, #0xfe9
  43bbb0:	b	43b4e4 <warn@@Base+0x1f08>
  43bbb4:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43bbb8:	add	x0, x0, #0xffe
  43bbbc:	b	43b4e4 <warn@@Base+0x1f08>
  43bbc0:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bbc4:	add	x0, x0, #0xf
  43bbc8:	b	43b4e4 <warn@@Base+0x1f08>
  43bbcc:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bbd0:	add	x0, x0, #0x21
  43bbd4:	b	43b4e4 <warn@@Base+0x1f08>
  43bbd8:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bbdc:	add	x0, x0, #0x36
  43bbe0:	b	43b4e4 <warn@@Base+0x1f08>
  43bbe4:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bbe8:	add	x0, x0, #0x44
  43bbec:	b	43b4e4 <warn@@Base+0x1f08>
  43bbf0:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bbf4:	add	x0, x0, #0x59
  43bbf8:	b	43b4e4 <warn@@Base+0x1f08>
  43bbfc:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bc00:	add	x0, x0, #0x6b
  43bc04:	b	43b4e4 <warn@@Base+0x1f08>
  43bc08:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bc0c:	add	x0, x0, #0x87
  43bc10:	b	43b4e4 <warn@@Base+0x1f08>
  43bc14:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bc18:	add	x0, x0, #0xa0
  43bc1c:	b	43b4e4 <warn@@Base+0x1f08>
  43bc20:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bc24:	add	x0, x0, #0xb6
  43bc28:	b	43b4e4 <warn@@Base+0x1f08>
  43bc2c:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bc30:	add	x0, x0, #0xc5
  43bc34:	b	43b4e4 <warn@@Base+0x1f08>
  43bc38:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bc3c:	add	x0, x0, #0xd5
  43bc40:	b	43b4e4 <warn@@Base+0x1f08>
  43bc44:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bc48:	add	x0, x0, #0xea
  43bc4c:	b	43b4e4 <warn@@Base+0x1f08>
  43bc50:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bc54:	add	x0, x0, #0xf8
  43bc58:	b	43b4e4 <warn@@Base+0x1f08>
  43bc5c:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bc60:	add	x0, x0, #0x108
  43bc64:	b	43b4e4 <warn@@Base+0x1f08>
  43bc68:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bc6c:	add	x0, x0, #0x141
  43bc70:	b	43b4e4 <warn@@Base+0x1f08>
  43bc74:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bc78:	add	x0, x0, #0x15c
  43bc7c:	b	43b4e4 <warn@@Base+0x1f08>
  43bc80:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bc84:	add	x0, x0, #0x174
  43bc88:	b	43b4e4 <warn@@Base+0x1f08>
  43bc8c:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bc90:	add	x0, x0, #0x192
  43bc94:	b	43b4e4 <warn@@Base+0x1f08>
  43bc98:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bc9c:	add	x0, x0, #0x1b5
  43bca0:	b	43b4e4 <warn@@Base+0x1f08>
  43bca4:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bca8:	add	x0, x0, #0x1cd
  43bcac:	b	43b4e4 <warn@@Base+0x1f08>
  43bcb0:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bcb4:	add	x0, x0, #0x1df
  43bcb8:	b	43b4e4 <warn@@Base+0x1f08>
  43bcbc:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bcc0:	add	x0, x0, #0x1f8
  43bcc4:	b	43b4e4 <warn@@Base+0x1f08>
  43bcc8:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bccc:	add	x0, x0, #0x210
  43bcd0:	b	43b4e4 <warn@@Base+0x1f08>
  43bcd4:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bcd8:	add	x0, x0, #0x227
  43bcdc:	b	43b4e4 <warn@@Base+0x1f08>
  43bce0:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bce4:	add	x0, x0, #0x23c
  43bce8:	b	43b4e4 <warn@@Base+0x1f08>
  43bcec:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bcf0:	add	x0, x0, #0x257
  43bcf4:	b	43b4e4 <warn@@Base+0x1f08>
  43bcf8:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bcfc:	add	x0, x0, #0x271
  43bd00:	b	43b4e4 <warn@@Base+0x1f08>
  43bd04:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bd08:	add	x0, x0, #0x287
  43bd0c:	b	43b4e4 <warn@@Base+0x1f08>
  43bd10:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bd14:	add	x0, x0, #0x2a2
  43bd18:	b	43b4e4 <warn@@Base+0x1f08>
  43bd1c:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bd20:	add	x0, x0, #0x2b5
  43bd24:	b	43b4e4 <warn@@Base+0x1f08>
  43bd28:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bd2c:	add	x0, x0, #0x2ce
  43bd30:	b	43b4e4 <warn@@Base+0x1f08>
  43bd34:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bd38:	add	x0, x0, #0x2e1
  43bd3c:	b	43b4e4 <warn@@Base+0x1f08>
  43bd40:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bd44:	add	x0, x0, #0x2fd
  43bd48:	b	43b4e4 <warn@@Base+0x1f08>
  43bd4c:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bd50:	add	x0, x0, #0x31a
  43bd54:	b	43b4e4 <warn@@Base+0x1f08>
  43bd58:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bd5c:	add	x0, x0, #0x33c
  43bd60:	b	43b4e4 <warn@@Base+0x1f08>
  43bd64:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bd68:	add	x0, x0, #0x352
  43bd6c:	b	43b4e4 <warn@@Base+0x1f08>
  43bd70:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bd74:	add	x0, x0, #0x366
  43bd78:	b	43b4e4 <warn@@Base+0x1f08>
  43bd7c:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bd80:	add	x0, x0, #0x379
  43bd84:	b	43b4e4 <warn@@Base+0x1f08>
  43bd88:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bd8c:	add	x0, x0, #0x38c
  43bd90:	b	43b4e4 <warn@@Base+0x1f08>
  43bd94:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bd98:	add	x0, x0, #0x3a7
  43bd9c:	b	43b4e4 <warn@@Base+0x1f08>
  43bda0:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bda4:	add	x0, x0, #0x3c2
  43bda8:	b	43b4e4 <warn@@Base+0x1f08>
  43bdac:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bdb0:	add	x0, x0, #0x3dc
  43bdb4:	b	43b4e4 <warn@@Base+0x1f08>
  43bdb8:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bdbc:	add	x0, x0, #0x424
  43bdc0:	b	43b4e4 <warn@@Base+0x1f08>
  43bdc4:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bdc8:	add	x0, x0, #0x433
  43bdcc:	b	43b4e4 <warn@@Base+0x1f08>
  43bdd0:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bdd4:	add	x0, x0, #0x444
  43bdd8:	b	43b4e4 <warn@@Base+0x1f08>
  43bddc:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bde0:	add	x0, x0, #0x455
  43bde4:	b	43b4e4 <warn@@Base+0x1f08>
  43bde8:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bdec:	add	x0, x0, #0x464
  43bdf0:	b	43b4e4 <warn@@Base+0x1f08>
  43bdf4:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bdf8:	add	x0, x0, #0x475
  43bdfc:	b	43b4e4 <warn@@Base+0x1f08>
  43be00:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43be04:	add	x0, x0, #0x48a
  43be08:	b	43b4e4 <warn@@Base+0x1f08>
  43be0c:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43be10:	add	x0, x0, #0x4a2
  43be14:	b	43b4e4 <warn@@Base+0x1f08>
  43be18:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43be1c:	add	x0, x0, #0x4b4
  43be20:	b	43b4e4 <warn@@Base+0x1f08>
  43be24:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43be28:	add	x0, x0, #0x4c9
  43be2c:	b	43b4e4 <warn@@Base+0x1f08>
  43be30:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43be34:	add	x0, x0, #0x4e2
  43be38:	b	43b4e4 <warn@@Base+0x1f08>
  43be3c:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43be40:	add	x0, x0, #0x505
  43be44:	b	43b4e4 <warn@@Base+0x1f08>
  43be48:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43be4c:	add	x0, x0, #0x525
  43be50:	b	43b4e4 <warn@@Base+0x1f08>
  43be54:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43be58:	add	x0, x0, #0x53d
  43be5c:	b	43b4e4 <warn@@Base+0x1f08>
  43be60:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43be64:	add	x0, x0, #0x555
  43be68:	b	43b4e4 <warn@@Base+0x1f08>
  43be6c:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43be70:	add	x0, x0, #0x56f
  43be74:	b	43b4e4 <warn@@Base+0x1f08>
  43be78:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43be7c:	add	x0, x0, #0x58e
  43be80:	b	43b4e4 <warn@@Base+0x1f08>
  43be84:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43be88:	add	x0, x0, #0x5a9
  43be8c:	b	43b4e4 <warn@@Base+0x1f08>
  43be90:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43be94:	add	x0, x0, #0x5ce
  43be98:	b	43b4e4 <warn@@Base+0x1f08>
  43be9c:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bea0:	add	x0, x0, #0x5e2
  43bea4:	b	43b4e4 <warn@@Base+0x1f08>
  43bea8:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43beac:	add	x0, x0, #0x600
  43beb0:	b	43b4e4 <warn@@Base+0x1f08>
  43beb4:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43beb8:	add	x0, x0, #0x619
  43bebc:	b	43b4e4 <warn@@Base+0x1f08>
  43bec0:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bec4:	add	x0, x0, #0x639
  43bec8:	b	43b4e4 <warn@@Base+0x1f08>
  43becc:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bed0:	add	x0, x0, #0x64a
  43bed4:	b	43b4e4 <warn@@Base+0x1f08>
  43bed8:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bedc:	add	x0, x0, #0x65c
  43bee0:	b	43b4e4 <warn@@Base+0x1f08>
  43bee4:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bee8:	add	x0, x0, #0x66f
  43beec:	b	43b4e4 <warn@@Base+0x1f08>
  43bef0:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bef4:	add	x0, x0, #0x680
  43bef8:	b	43b4e4 <warn@@Base+0x1f08>
  43befc:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bf00:	add	x0, x0, #0x696
  43bf04:	b	43b4e4 <warn@@Base+0x1f08>
  43bf08:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bf0c:	add	x0, x0, #0x6aa
  43bf10:	b	43b4e4 <warn@@Base+0x1f08>
  43bf14:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bf18:	add	x0, x0, #0x6bd
  43bf1c:	b	43b4e4 <warn@@Base+0x1f08>
  43bf20:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bf24:	add	x0, x0, #0x6d0
  43bf28:	b	43b4e4 <warn@@Base+0x1f08>
  43bf2c:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bf30:	add	x0, x0, #0x6e8
  43bf34:	b	43b4e4 <warn@@Base+0x1f08>
  43bf38:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bf3c:	add	x0, x0, #0x6fb
  43bf40:	b	43b4e4 <warn@@Base+0x1f08>
  43bf44:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bf48:	add	x0, x0, #0x751
  43bf4c:	b	43b4e4 <warn@@Base+0x1f08>
  43bf50:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bf54:	add	x0, x0, #0x765
  43bf58:	b	43b4e4 <warn@@Base+0x1f08>
  43bf5c:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bf60:	add	x0, x0, #0x77b
  43bf64:	b	43b4e4 <warn@@Base+0x1f08>
  43bf68:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bf6c:	add	x0, x0, #0x802
  43bf70:	b	43b4e4 <warn@@Base+0x1f08>
  43bf74:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bf78:	add	x0, x0, #0x812
  43bf7c:	b	43b4e4 <warn@@Base+0x1f08>
  43bf80:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bf84:	add	x0, x0, #0x824
  43bf88:	b	43b4e4 <warn@@Base+0x1f08>
  43bf8c:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bf90:	add	x0, x0, #0x843
  43bf94:	b	43b4e4 <warn@@Base+0x1f08>
  43bf98:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bf9c:	add	x0, x0, #0x85d
  43bfa0:	b	43b4e4 <warn@@Base+0x1f08>
  43bfa4:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bfa8:	add	x0, x0, #0x878
  43bfac:	b	43b4e4 <warn@@Base+0x1f08>
  43bfb0:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bfb4:	add	x0, x0, #0x892
  43bfb8:	b	43b4e4 <warn@@Base+0x1f08>
  43bfbc:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bfc0:	add	x0, x0, #0x8ae
  43bfc4:	b	43b4e4 <warn@@Base+0x1f08>
  43bfc8:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bfcc:	add	x0, x0, #0x8ca
  43bfd0:	b	43b4e4 <warn@@Base+0x1f08>
  43bfd4:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bfd8:	add	x0, x0, #0x8e9
  43bfdc:	b	43b4e4 <warn@@Base+0x1f08>
  43bfe0:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bfe4:	add	x0, x0, #0x908
  43bfe8:	b	43b4e4 <warn@@Base+0x1f08>
  43bfec:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bff0:	add	x0, x0, #0x7f0
  43bff4:	b	43b4e4 <warn@@Base+0x1f08>
  43bff8:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43bffc:	add	x0, x0, #0x735
  43c000:	b	43b4e4 <warn@@Base+0x1f08>
  43c004:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c008:	add	x0, x0, #0x415
  43c00c:	b	43b4e4 <warn@@Base+0x1f08>
  43c010:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c014:	add	x0, x0, #0x12b
  43c018:	b	43b4e4 <warn@@Base+0x1f08>
  43c01c:	adrp	x0, 472000 <warn@@Base+0x38a24>
  43c020:	add	x0, x0, #0x882
  43c024:	b	43b4e4 <warn@@Base+0x1f08>
  43c028:	mov	x0, #0x0                   	// #0
  43c02c:	b	43b4e4 <warn@@Base+0x1f08>
  43c030:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c034:	add	x0, x0, #0x78a
  43c038:	b	43b4e4 <warn@@Base+0x1f08>
  43c03c:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c040:	add	x0, x0, #0x79c
  43c044:	b	43b4e4 <warn@@Base+0x1f08>
  43c048:	sub	w0, w0, #0x3
  43c04c:	cmp	w0, #0xfa
  43c050:	b.hi	43c918 <warn@@Base+0x333c>  // b.pmore
  43c054:	adrp	x1, 474000 <warn@@Base+0x3aa24>
  43c058:	add	x1, x1, #0x85c
  43c05c:	ldrh	w0, [x1, w0, uxtw #1]
  43c060:	adr	x1, 43c06c <warn@@Base+0x2a90>
  43c064:	add	x0, x1, w0, sxth #2
  43c068:	br	x0
  43c06c:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  43c070:	add	x0, x0, #0x40b
  43c074:	ret
  43c078:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c07c:	add	x0, x0, #0x93a
  43c080:	b	43c074 <warn@@Base+0x2a98>
  43c084:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c088:	add	x0, x0, #0x948
  43c08c:	b	43c074 <warn@@Base+0x2a98>
  43c090:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c094:	add	x0, x0, #0x956
  43c098:	b	43c074 <warn@@Base+0x2a98>
  43c09c:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c0a0:	add	x0, x0, #0x964
  43c0a4:	b	43c074 <warn@@Base+0x2a98>
  43c0a8:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c0ac:	add	x0, x0, #0x972
  43c0b0:	b	43c074 <warn@@Base+0x2a98>
  43c0b4:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c0b8:	add	x0, x0, #0x980
  43c0bc:	b	43c074 <warn@@Base+0x2a98>
  43c0c0:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c0c4:	add	x0, x0, #0x98e
  43c0c8:	b	43c074 <warn@@Base+0x2a98>
  43c0cc:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c0d0:	add	x0, x0, #0x99c
  43c0d4:	b	43c074 <warn@@Base+0x2a98>
  43c0d8:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c0dc:	add	x0, x0, #0x9aa
  43c0e0:	b	43c074 <warn@@Base+0x2a98>
  43c0e4:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c0e8:	add	x0, x0, #0x9b7
  43c0ec:	b	43c074 <warn@@Base+0x2a98>
  43c0f0:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  43c0f4:	add	x0, x0, #0x4d3
  43c0f8:	b	43c074 <warn@@Base+0x2a98>
  43c0fc:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  43c100:	add	x0, x0, #0x4dd
  43c104:	b	43c074 <warn@@Base+0x2a98>
  43c108:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  43c10c:	add	x0, x0, #0x4e8
  43c110:	b	43c074 <warn@@Base+0x2a98>
  43c114:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c118:	add	x0, x0, #0x9c4
  43c11c:	b	43c074 <warn@@Base+0x2a98>
  43c120:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  43c124:	add	x0, x0, #0x503
  43c128:	b	43c074 <warn@@Base+0x2a98>
  43c12c:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  43c130:	add	x0, x0, #0x50e
  43c134:	b	43c074 <warn@@Base+0x2a98>
  43c138:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  43c13c:	add	x0, x0, #0x518
  43c140:	b	43c074 <warn@@Base+0x2a98>
  43c144:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  43c148:	add	x0, x0, #0x525
  43c14c:	b	43c074 <warn@@Base+0x2a98>
  43c150:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  43c154:	add	x0, x0, #0x52f
  43c158:	b	43c074 <warn@@Base+0x2a98>
  43c15c:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  43c160:	add	x0, x0, #0x539
  43c164:	b	43c074 <warn@@Base+0x2a98>
  43c168:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  43c16c:	add	x0, x0, #0x543
  43c170:	b	43c074 <warn@@Base+0x2a98>
  43c174:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  43c178:	add	x0, x0, #0x54f
  43c17c:	b	43c074 <warn@@Base+0x2a98>
  43c180:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  43c184:	add	x0, x0, #0x559
  43c188:	b	43c074 <warn@@Base+0x2a98>
  43c18c:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  43c190:	add	x0, x0, #0x563
  43c194:	b	43c074 <warn@@Base+0x2a98>
  43c198:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  43c19c:	add	x0, x0, #0x56d
  43c1a0:	b	43c074 <warn@@Base+0x2a98>
  43c1a4:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  43c1a8:	add	x0, x0, #0x577
  43c1ac:	b	43c074 <warn@@Base+0x2a98>
  43c1b0:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  43c1b4:	add	x0, x0, #0x580
  43c1b8:	b	43c074 <warn@@Base+0x2a98>
  43c1bc:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c1c0:	add	x0, x0, #0x9cf
  43c1c4:	b	43c074 <warn@@Base+0x2a98>
  43c1c8:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  43c1cc:	add	x0, x0, #0x5a1
  43c1d0:	b	43c074 <warn@@Base+0x2a98>
  43c1d4:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  43c1d8:	add	x0, x0, #0x5ab
  43c1dc:	b	43c074 <warn@@Base+0x2a98>
  43c1e0:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  43c1e4:	add	x0, x0, #0x5b5
  43c1e8:	b	43c074 <warn@@Base+0x2a98>
  43c1ec:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  43c1f0:	add	x0, x0, #0x5c0
  43c1f4:	b	43c074 <warn@@Base+0x2a98>
  43c1f8:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c1fc:	add	x0, x0, #0x9e1
  43c200:	b	43c074 <warn@@Base+0x2a98>
  43c204:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  43c208:	add	x0, x0, #0x5d9
  43c20c:	b	43c074 <warn@@Base+0x2a98>
  43c210:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  43c214:	add	x0, x0, #0x5e2
  43c218:	b	43c074 <warn@@Base+0x2a98>
  43c21c:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  43c220:	add	x0, x0, #0x5eb
  43c224:	b	43c074 <warn@@Base+0x2a98>
  43c228:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  43c22c:	add	x0, x0, #0x5f4
  43c230:	b	43c074 <warn@@Base+0x2a98>
  43c234:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  43c238:	add	x0, x0, #0x5fd
  43c23c:	b	43c074 <warn@@Base+0x2a98>
  43c240:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  43c244:	add	x0, x0, #0x606
  43c248:	b	43c074 <warn@@Base+0x2a98>
  43c24c:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c250:	add	x0, x0, #0x9eb
  43c254:	b	43c074 <warn@@Base+0x2a98>
  43c258:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c25c:	add	x0, x0, #0x9f6
  43c260:	b	43c074 <warn@@Base+0x2a98>
  43c264:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c268:	add	x0, x0, #0xa01
  43c26c:	b	43c074 <warn@@Base+0x2a98>
  43c270:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c274:	add	x0, x0, #0xa0c
  43c278:	b	43c074 <warn@@Base+0x2a98>
  43c27c:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c280:	add	x0, x0, #0xa17
  43c284:	b	43c074 <warn@@Base+0x2a98>
  43c288:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c28c:	add	x0, x0, #0xa22
  43c290:	b	43c074 <warn@@Base+0x2a98>
  43c294:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c298:	add	x0, x0, #0xa2d
  43c29c:	b	43c074 <warn@@Base+0x2a98>
  43c2a0:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c2a4:	add	x0, x0, #0xa38
  43c2a8:	b	43c074 <warn@@Base+0x2a98>
  43c2ac:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c2b0:	add	x0, x0, #0xa43
  43c2b4:	b	43c074 <warn@@Base+0x2a98>
  43c2b8:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c2bc:	add	x0, x0, #0xa4e
  43c2c0:	b	43c074 <warn@@Base+0x2a98>
  43c2c4:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c2c8:	add	x0, x0, #0xa59
  43c2cc:	b	43c074 <warn@@Base+0x2a98>
  43c2d0:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c2d4:	add	x0, x0, #0xa64
  43c2d8:	b	43c074 <warn@@Base+0x2a98>
  43c2dc:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c2e0:	add	x0, x0, #0xa70
  43c2e4:	b	43c074 <warn@@Base+0x2a98>
  43c2e8:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c2ec:	add	x0, x0, #0xa7c
  43c2f0:	b	43c074 <warn@@Base+0x2a98>
  43c2f4:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c2f8:	add	x0, x0, #0xa88
  43c2fc:	b	43c074 <warn@@Base+0x2a98>
  43c300:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c304:	add	x0, x0, #0xa94
  43c308:	b	43c074 <warn@@Base+0x2a98>
  43c30c:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c310:	add	x0, x0, #0xaa0
  43c314:	b	43c074 <warn@@Base+0x2a98>
  43c318:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c31c:	add	x0, x0, #0xaac
  43c320:	b	43c074 <warn@@Base+0x2a98>
  43c324:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c328:	add	x0, x0, #0xab8
  43c32c:	b	43c074 <warn@@Base+0x2a98>
  43c330:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c334:	add	x0, x0, #0xac4
  43c338:	b	43c074 <warn@@Base+0x2a98>
  43c33c:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c340:	add	x0, x0, #0xad0
  43c344:	b	43c074 <warn@@Base+0x2a98>
  43c348:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c34c:	add	x0, x0, #0xadc
  43c350:	b	43c074 <warn@@Base+0x2a98>
  43c354:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c358:	add	x0, x0, #0xae8
  43c35c:	b	43c074 <warn@@Base+0x2a98>
  43c360:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c364:	add	x0, x0, #0xaf4
  43c368:	b	43c074 <warn@@Base+0x2a98>
  43c36c:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c370:	add	x0, x0, #0xb00
  43c374:	b	43c074 <warn@@Base+0x2a98>
  43c378:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c37c:	add	x0, x0, #0xb0c
  43c380:	b	43c074 <warn@@Base+0x2a98>
  43c384:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c388:	add	x0, x0, #0xb18
  43c38c:	b	43c074 <warn@@Base+0x2a98>
  43c390:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c394:	add	x0, x0, #0xb24
  43c398:	b	43c074 <warn@@Base+0x2a98>
  43c39c:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c3a0:	add	x0, x0, #0xb30
  43c3a4:	b	43c074 <warn@@Base+0x2a98>
  43c3a8:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c3ac:	add	x0, x0, #0xb3c
  43c3b0:	b	43c074 <warn@@Base+0x2a98>
  43c3b4:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c3b8:	add	x0, x0, #0xb48
  43c3bc:	b	43c074 <warn@@Base+0x2a98>
  43c3c0:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c3c4:	add	x0, x0, #0xb54
  43c3c8:	b	43c074 <warn@@Base+0x2a98>
  43c3cc:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c3d0:	add	x0, x0, #0xb60
  43c3d4:	b	43c074 <warn@@Base+0x2a98>
  43c3d8:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c3dc:	add	x0, x0, #0xb6c
  43c3e0:	b	43c074 <warn@@Base+0x2a98>
  43c3e4:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c3e8:	add	x0, x0, #0xb77
  43c3ec:	b	43c074 <warn@@Base+0x2a98>
  43c3f0:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c3f4:	add	x0, x0, #0xb82
  43c3f8:	b	43c074 <warn@@Base+0x2a98>
  43c3fc:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c400:	add	x0, x0, #0xb8d
  43c404:	b	43c074 <warn@@Base+0x2a98>
  43c408:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c40c:	add	x0, x0, #0xb98
  43c410:	b	43c074 <warn@@Base+0x2a98>
  43c414:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c418:	add	x0, x0, #0xba3
  43c41c:	b	43c074 <warn@@Base+0x2a98>
  43c420:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c424:	add	x0, x0, #0xbae
  43c428:	b	43c074 <warn@@Base+0x2a98>
  43c42c:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c430:	add	x0, x0, #0xbb9
  43c434:	b	43c074 <warn@@Base+0x2a98>
  43c438:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c43c:	add	x0, x0, #0xbc4
  43c440:	b	43c074 <warn@@Base+0x2a98>
  43c444:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c448:	add	x0, x0, #0xbcf
  43c44c:	b	43c074 <warn@@Base+0x2a98>
  43c450:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c454:	add	x0, x0, #0xbda
  43c458:	b	43c074 <warn@@Base+0x2a98>
  43c45c:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c460:	add	x0, x0, #0xbe6
  43c464:	b	43c074 <warn@@Base+0x2a98>
  43c468:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c46c:	add	x0, x0, #0xbf2
  43c470:	b	43c074 <warn@@Base+0x2a98>
  43c474:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c478:	add	x0, x0, #0xbfe
  43c47c:	b	43c074 <warn@@Base+0x2a98>
  43c480:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c484:	add	x0, x0, #0xc0a
  43c488:	b	43c074 <warn@@Base+0x2a98>
  43c48c:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c490:	add	x0, x0, #0xc16
  43c494:	b	43c074 <warn@@Base+0x2a98>
  43c498:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c49c:	add	x0, x0, #0xc22
  43c4a0:	b	43c074 <warn@@Base+0x2a98>
  43c4a4:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c4a8:	add	x0, x0, #0xc2e
  43c4ac:	b	43c074 <warn@@Base+0x2a98>
  43c4b0:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c4b4:	add	x0, x0, #0xc3a
  43c4b8:	b	43c074 <warn@@Base+0x2a98>
  43c4bc:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c4c0:	add	x0, x0, #0xc46
  43c4c4:	b	43c074 <warn@@Base+0x2a98>
  43c4c8:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c4cc:	add	x0, x0, #0xc52
  43c4d0:	b	43c074 <warn@@Base+0x2a98>
  43c4d4:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c4d8:	add	x0, x0, #0xc5e
  43c4dc:	b	43c074 <warn@@Base+0x2a98>
  43c4e0:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c4e4:	add	x0, x0, #0xc6a
  43c4e8:	b	43c074 <warn@@Base+0x2a98>
  43c4ec:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c4f0:	add	x0, x0, #0xc76
  43c4f4:	b	43c074 <warn@@Base+0x2a98>
  43c4f8:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c4fc:	add	x0, x0, #0xc82
  43c500:	b	43c074 <warn@@Base+0x2a98>
  43c504:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c508:	add	x0, x0, #0xc8e
  43c50c:	b	43c074 <warn@@Base+0x2a98>
  43c510:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c514:	add	x0, x0, #0xc9a
  43c518:	b	43c074 <warn@@Base+0x2a98>
  43c51c:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c520:	add	x0, x0, #0xca6
  43c524:	b	43c074 <warn@@Base+0x2a98>
  43c528:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c52c:	add	x0, x0, #0xcb2
  43c530:	b	43c074 <warn@@Base+0x2a98>
  43c534:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c538:	add	x0, x0, #0xcbe
  43c53c:	b	43c074 <warn@@Base+0x2a98>
  43c540:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c544:	add	x0, x0, #0xcca
  43c548:	b	43c074 <warn@@Base+0x2a98>
  43c54c:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c550:	add	x0, x0, #0xcd6
  43c554:	b	43c074 <warn@@Base+0x2a98>
  43c558:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c55c:	add	x0, x0, #0xce2
  43c560:	b	43c074 <warn@@Base+0x2a98>
  43c564:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c568:	add	x0, x0, #0xcee
  43c56c:	b	43c074 <warn@@Base+0x2a98>
  43c570:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c574:	add	x0, x0, #0xcfa
  43c578:	b	43c074 <warn@@Base+0x2a98>
  43c57c:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c580:	add	x0, x0, #0xd06
  43c584:	b	43c074 <warn@@Base+0x2a98>
  43c588:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c58c:	add	x0, x0, #0xd12
  43c590:	b	43c074 <warn@@Base+0x2a98>
  43c594:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c598:	add	x0, x0, #0xd1e
  43c59c:	b	43c074 <warn@@Base+0x2a98>
  43c5a0:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c5a4:	add	x0, x0, #0xd2a
  43c5a8:	b	43c074 <warn@@Base+0x2a98>
  43c5ac:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c5b0:	add	x0, x0, #0xd36
  43c5b4:	b	43c074 <warn@@Base+0x2a98>
  43c5b8:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c5bc:	add	x0, x0, #0xd42
  43c5c0:	b	43c074 <warn@@Base+0x2a98>
  43c5c4:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c5c8:	add	x0, x0, #0xd4e
  43c5cc:	b	43c074 <warn@@Base+0x2a98>
  43c5d0:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c5d4:	add	x0, x0, #0xd5a
  43c5d8:	b	43c074 <warn@@Base+0x2a98>
  43c5dc:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c5e0:	add	x0, x0, #0xd67
  43c5e4:	b	43c074 <warn@@Base+0x2a98>
  43c5e8:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c5ec:	add	x0, x0, #0xd74
  43c5f0:	b	43c074 <warn@@Base+0x2a98>
  43c5f4:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c5f8:	add	x0, x0, #0xd81
  43c5fc:	b	43c074 <warn@@Base+0x2a98>
  43c600:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c604:	add	x0, x0, #0xd8e
  43c608:	b	43c074 <warn@@Base+0x2a98>
  43c60c:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c610:	add	x0, x0, #0xd9b
  43c614:	b	43c074 <warn@@Base+0x2a98>
  43c618:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c61c:	add	x0, x0, #0xda8
  43c620:	b	43c074 <warn@@Base+0x2a98>
  43c624:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c628:	add	x0, x0, #0xdb5
  43c62c:	b	43c074 <warn@@Base+0x2a98>
  43c630:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c634:	add	x0, x0, #0xdc2
  43c638:	b	43c074 <warn@@Base+0x2a98>
  43c63c:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c640:	add	x0, x0, #0xdcf
  43c644:	b	43c074 <warn@@Base+0x2a98>
  43c648:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c64c:	add	x0, x0, #0xddc
  43c650:	b	43c074 <warn@@Base+0x2a98>
  43c654:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c658:	add	x0, x0, #0xde9
  43c65c:	b	43c074 <warn@@Base+0x2a98>
  43c660:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c664:	add	x0, x0, #0xdf6
  43c668:	b	43c074 <warn@@Base+0x2a98>
  43c66c:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c670:	add	x0, x0, #0xe03
  43c674:	b	43c074 <warn@@Base+0x2a98>
  43c678:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c67c:	add	x0, x0, #0xe10
  43c680:	b	43c074 <warn@@Base+0x2a98>
  43c684:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c688:	add	x0, x0, #0xe1d
  43c68c:	b	43c074 <warn@@Base+0x2a98>
  43c690:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c694:	add	x0, x0, #0xe2a
  43c698:	b	43c074 <warn@@Base+0x2a98>
  43c69c:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c6a0:	add	x0, x0, #0xe37
  43c6a4:	b	43c074 <warn@@Base+0x2a98>
  43c6a8:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c6ac:	add	x0, x0, #0xe44
  43c6b0:	b	43c074 <warn@@Base+0x2a98>
  43c6b4:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c6b8:	add	x0, x0, #0xe51
  43c6bc:	b	43c074 <warn@@Base+0x2a98>
  43c6c0:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c6c4:	add	x0, x0, #0xe5e
  43c6c8:	b	43c074 <warn@@Base+0x2a98>
  43c6cc:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c6d0:	add	x0, x0, #0xe6b
  43c6d4:	b	43c074 <warn@@Base+0x2a98>
  43c6d8:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c6dc:	add	x0, x0, #0xe78
  43c6e0:	b	43c074 <warn@@Base+0x2a98>
  43c6e4:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c6e8:	add	x0, x0, #0xe83
  43c6ec:	b	43c074 <warn@@Base+0x2a98>
  43c6f0:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c6f4:	add	x0, x0, #0xe8f
  43c6f8:	b	43c074 <warn@@Base+0x2a98>
  43c6fc:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c700:	add	x0, x0, #0xe9b
  43c704:	b	43c074 <warn@@Base+0x2a98>
  43c708:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c70c:	add	x0, x0, #0xea7
  43c710:	b	43c074 <warn@@Base+0x2a98>
  43c714:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c718:	add	x0, x0, #0xeb8
  43c71c:	b	43c074 <warn@@Base+0x2a98>
  43c720:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  43c724:	add	x0, x0, #0x6cb
  43c728:	b	43c074 <warn@@Base+0x2a98>
  43c72c:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  43c730:	add	x0, x0, #0x6d5
  43c734:	b	43c074 <warn@@Base+0x2a98>
  43c738:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c73c:	add	x0, x0, #0xeca
  43c740:	b	43c074 <warn@@Base+0x2a98>
  43c744:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c748:	add	x0, x0, #0xed6
  43c74c:	b	43c074 <warn@@Base+0x2a98>
  43c750:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c754:	add	x0, x0, #0xee2
  43c758:	b	43c074 <warn@@Base+0x2a98>
  43c75c:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  43c760:	add	x0, x0, #0x74d
  43c764:	b	43c074 <warn@@Base+0x2a98>
  43c768:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  43c76c:	add	x0, x0, #0x764
  43c770:	b	43c074 <warn@@Base+0x2a98>
  43c774:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c778:	add	x0, x0, #0xef1
  43c77c:	b	43c074 <warn@@Base+0x2a98>
  43c780:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  43c784:	add	x0, x0, #0x7b3
  43c788:	b	43c074 <warn@@Base+0x2a98>
  43c78c:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  43c790:	add	x0, x0, #0x7a1
  43c794:	b	43c074 <warn@@Base+0x2a98>
  43c798:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  43c79c:	add	x0, x0, #0x2e6
  43c7a0:	b	43c074 <warn@@Base+0x2a98>
  43c7a4:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c7a8:	add	x0, x0, #0xf01
  43c7ac:	b	43c074 <warn@@Base+0x2a98>
  43c7b0:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c7b4:	add	x0, x0, #0xf0d
  43c7b8:	b	43c074 <warn@@Base+0x2a98>
  43c7bc:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  43c7c0:	add	x0, x0, #0x318
  43c7c4:	b	43c074 <warn@@Base+0x2a98>
  43c7c8:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  43c7cc:	add	x0, x0, #0x340
  43c7d0:	b	43c074 <warn@@Base+0x2a98>
  43c7d4:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  43c7d8:	add	x0, x0, #0x366
  43c7dc:	b	43c074 <warn@@Base+0x2a98>
  43c7e0:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  43c7e4:	add	x0, x0, #0x38e
  43c7e8:	b	43c074 <warn@@Base+0x2a98>
  43c7ec:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c7f0:	add	x0, x0, #0xf1a
  43c7f4:	b	43c074 <warn@@Base+0x2a98>
  43c7f8:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  43c7fc:	add	x0, x0, #0x3b4
  43c800:	b	43c074 <warn@@Base+0x2a98>
  43c804:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  43c808:	add	x0, x0, #0x3d4
  43c80c:	b	43c074 <warn@@Base+0x2a98>
  43c810:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c814:	add	x0, x0, #0xf2c
  43c818:	b	43c074 <warn@@Base+0x2a98>
  43c81c:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  43c820:	add	x0, x0, #0x7f7
  43c824:	b	43c074 <warn@@Base+0x2a98>
  43c828:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c82c:	add	x0, x0, #0xf47
  43c830:	b	43c074 <warn@@Base+0x2a98>
  43c834:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  43c838:	add	x0, x0, #0x2fd
  43c83c:	b	43c074 <warn@@Base+0x2a98>
  43c840:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  43c844:	add	x0, x0, #0x32a
  43c848:	b	43c074 <warn@@Base+0x2a98>
  43c84c:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  43c850:	add	x0, x0, #0x351
  43c854:	b	43c074 <warn@@Base+0x2a98>
  43c858:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  43c85c:	add	x0, x0, #0x378
  43c860:	b	43c074 <warn@@Base+0x2a98>
  43c864:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  43c868:	add	x0, x0, #0x39f
  43c86c:	b	43c074 <warn@@Base+0x2a98>
  43c870:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  43c874:	add	x0, x0, #0x3c2
  43c878:	b	43c074 <warn@@Base+0x2a98>
  43c87c:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  43c880:	add	x0, x0, #0x3e6
  43c884:	b	43c074 <warn@@Base+0x2a98>
  43c888:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c88c:	add	x0, x0, #0xf5e
  43c890:	b	43c074 <warn@@Base+0x2a98>
  43c894:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c898:	add	x0, x0, #0xf76
  43c89c:	b	43c074 <warn@@Base+0x2a98>
  43c8a0:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c8a4:	add	x0, x0, #0xf8b
  43c8a8:	b	43c074 <warn@@Base+0x2a98>
  43c8ac:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c8b0:	add	x0, x0, #0xfa1
  43c8b4:	b	43c074 <warn@@Base+0x2a98>
  43c8b8:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  43c8bc:	add	x0, x0, #0x923
  43c8c0:	b	43c074 <warn@@Base+0x2a98>
  43c8c4:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  43c8c8:	add	x0, x0, #0x935
  43c8cc:	b	43c074 <warn@@Base+0x2a98>
  43c8d0:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  43c8d4:	add	x0, x0, #0x948
  43c8d8:	b	43c074 <warn@@Base+0x2a98>
  43c8dc:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  43c8e0:	add	x0, x0, #0x95b
  43c8e4:	b	43c074 <warn@@Base+0x2a98>
  43c8e8:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  43c8ec:	add	x0, x0, #0x96e
  43c8f0:	b	43c074 <warn@@Base+0x2a98>
  43c8f4:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  43c8f8:	add	x0, x0, #0x983
  43c8fc:	b	43c074 <warn@@Base+0x2a98>
  43c900:	adrp	x0, 46a000 <warn@@Base+0x30a24>
  43c904:	add	x0, x0, #0x990
  43c908:	b	43c074 <warn@@Base+0x2a98>
  43c90c:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c910:	add	x0, x0, #0xfba
  43c914:	b	43c074 <warn@@Base+0x2a98>
  43c918:	mov	x0, #0x0                   	// #0
  43c91c:	b	43c074 <warn@@Base+0x2a98>
  43c920:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c924:	add	x0, x0, #0x92f
  43c928:	b	43c074 <warn@@Base+0x2a98>
  43c92c:	cmp	w0, #0x12
  43c930:	b.ls	43c96c <warn@@Base+0x3390>  // b.plast
  43c934:	sub	w0, w0, #0x80
  43c938:	cmp	w0, #0x10
  43c93c:	b.ls	43c948 <warn@@Base+0x336c>  // b.plast
  43c940:	mov	x0, #0x0                   	// #0
  43c944:	b	43c968 <warn@@Base+0x338c>
  43c948:	adrp	x1, 474000 <warn@@Base+0x3aa24>
  43c94c:	add	x1, x1, #0xa54
  43c950:	ldrb	w0, [x1, w0, uxtw]
  43c954:	adr	x1, 43c960 <warn@@Base+0x3384>
  43c958:	add	x0, x1, w0, sxtb #2
  43c95c:	br	x0
  43c960:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43c964:	add	x0, x0, #0x108
  43c968:	ret
  43c96c:	sub	w0, w0, #0x1
  43c970:	cmp	w0, #0x11
  43c974:	b.hi	43cb1c <warn@@Base+0x3540>  // b.pmore
  43c978:	adrp	x1, 474000 <warn@@Base+0x3aa24>
  43c97c:	add	x1, x1, #0xa68
  43c980:	ldrb	w0, [x1, w0, uxtw]
  43c984:	adr	x1, 43c990 <warn@@Base+0x33b4>
  43c988:	add	x0, x1, w0, sxtb #2
  43c98c:	br	x0
  43c990:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43c994:	add	x0, x0, #0x288
  43c998:	b	43c968 <warn@@Base+0x338c>
  43c99c:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c9a0:	add	x0, x0, #0xfde
  43c9a4:	b	43c968 <warn@@Base+0x338c>
  43c9a8:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43c9ac:	add	x0, x0, #0xfed
  43c9b0:	b	43c968 <warn@@Base+0x338c>
  43c9b4:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43c9b8:	add	x0, x0, #0x2
  43c9bc:	b	43c968 <warn@@Base+0x338c>
  43c9c0:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43c9c4:	add	x0, x0, #0xf
  43c9c8:	b	43c968 <warn@@Base+0x338c>
  43c9cc:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43c9d0:	add	x0, x0, #0x1d
  43c9d4:	b	43c968 <warn@@Base+0x338c>
  43c9d8:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43c9dc:	add	x0, x0, #0x30
  43c9e0:	b	43c968 <warn@@Base+0x338c>
  43c9e4:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43c9e8:	add	x0, x0, #0x40
  43c9ec:	b	43c968 <warn@@Base+0x338c>
  43c9f0:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43c9f4:	add	x0, x0, #0x55
  43c9f8:	b	43c968 <warn@@Base+0x338c>
  43c9fc:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43ca00:	add	x0, x0, #0x6c
  43ca04:	b	43c968 <warn@@Base+0x338c>
  43ca08:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43ca0c:	add	x0, x0, #0x82
  43ca10:	b	43c968 <warn@@Base+0x338c>
  43ca14:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43ca18:	add	x0, x0, #0x98
  43ca1c:	b	43c968 <warn@@Base+0x338c>
  43ca20:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43ca24:	add	x0, x0, #0xa6
  43ca28:	b	43c968 <warn@@Base+0x338c>
  43ca2c:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43ca30:	add	x0, x0, #0xba
  43ca34:	b	43c968 <warn@@Base+0x338c>
  43ca38:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43ca3c:	add	x0, x0, #0xd0
  43ca40:	b	43c968 <warn@@Base+0x338c>
  43ca44:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43ca48:	add	x0, x0, #0xe5
  43ca4c:	b	43c968 <warn@@Base+0x338c>
  43ca50:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43ca54:	add	x0, x0, #0xf0
  43ca58:	b	43c968 <warn@@Base+0x338c>
  43ca5c:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43ca60:	add	x0, x0, #0xfb
  43ca64:	b	43c968 <warn@@Base+0x338c>
  43ca68:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43ca6c:	add	x0, x0, #0x134
  43ca70:	b	43c968 <warn@@Base+0x338c>
  43ca74:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43ca78:	add	x0, x0, #0x147
  43ca7c:	b	43c968 <warn@@Base+0x338c>
  43ca80:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43ca84:	add	x0, x0, #0x162
  43ca88:	b	43c968 <warn@@Base+0x338c>
  43ca8c:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43ca90:	add	x0, x0, #0x179
  43ca94:	b	43c968 <warn@@Base+0x338c>
  43ca98:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43ca9c:	add	x0, x0, #0x195
  43caa0:	b	43c968 <warn@@Base+0x338c>
  43caa4:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43caa8:	add	x0, x0, #0x1b2
  43caac:	b	43c968 <warn@@Base+0x338c>
  43cab0:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43cab4:	add	x0, x0, #0x1c6
  43cab8:	b	43c968 <warn@@Base+0x338c>
  43cabc:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43cac0:	add	x0, x0, #0x1dc
  43cac4:	b	43c968 <warn@@Base+0x338c>
  43cac8:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43cacc:	add	x0, x0, #0x1f5
  43cad0:	b	43c968 <warn@@Base+0x338c>
  43cad4:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43cad8:	add	x0, x0, #0x20d
  43cadc:	b	43c968 <warn@@Base+0x338c>
  43cae0:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43cae4:	add	x0, x0, #0x21e
  43cae8:	b	43c968 <warn@@Base+0x338c>
  43caec:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43caf0:	add	x0, x0, #0x235
  43caf4:	b	43c968 <warn@@Base+0x338c>
  43caf8:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43cafc:	add	x0, x0, #0x24e
  43cb00:	b	43c968 <warn@@Base+0x338c>
  43cb04:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43cb08:	add	x0, x0, #0x26a
  43cb0c:	b	43c968 <warn@@Base+0x338c>
  43cb10:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43cb14:	add	x0, x0, #0x11a
  43cb18:	b	43c968 <warn@@Base+0x338c>
  43cb1c:	adrp	x0, 473000 <warn@@Base+0x39a24>
  43cb20:	add	x0, x0, #0xfd2
  43cb24:	b	43c968 <warn@@Base+0x338c>
  43cb28:	mov	w1, w0
  43cb2c:	cmp	w0, #0x40
  43cb30:	b.hi	43cb58 <warn@@Base+0x357c>  // b.pmore
  43cb34:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43cb38:	add	x0, x0, #0xa7c
  43cb3c:	ldrb	w0, [x0, w1, uxtw]
  43cb40:	adr	x1, 43cb4c <warn@@Base+0x3570>
  43cb44:	add	x0, x1, w0, sxtb #2
  43cb48:	br	x0
  43cb4c:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43cb50:	add	x0, x0, #0x297
  43cb54:	ret
  43cb58:	cmp	w0, #0x80
  43cb5c:	b.eq	43ccd8 <warn@@Base+0x36fc>  // b.none
  43cb60:	cmp	w1, #0xc0
  43cb64:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43cb68:	add	x0, x0, #0x4c0
  43cb6c:	csel	x0, x0, xzr, eq  // eq = none
  43cb70:	b	43cb54 <warn@@Base+0x3578>
  43cb74:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43cb78:	add	x0, x0, #0x2b8
  43cb7c:	b	43cb54 <warn@@Base+0x3578>
  43cb80:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43cb84:	add	x0, x0, #0x2c7
  43cb88:	b	43cb54 <warn@@Base+0x3578>
  43cb8c:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43cb90:	add	x0, x0, #0x2db
  43cb94:	b	43cb54 <warn@@Base+0x3578>
  43cb98:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43cb9c:	add	x0, x0, #0x2ef
  43cba0:	b	43cb54 <warn@@Base+0x3578>
  43cba4:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43cba8:	add	x0, x0, #0x303
  43cbac:	b	43cb54 <warn@@Base+0x3578>
  43cbb0:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43cbb4:	add	x0, x0, #0x31a
  43cbb8:	b	43cb54 <warn@@Base+0x3578>
  43cbbc:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43cbc0:	add	x0, x0, #0x332
  43cbc4:	b	43cb54 <warn@@Base+0x3578>
  43cbc8:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43cbcc:	add	x0, x0, #0x343
  43cbd0:	b	43cb54 <warn@@Base+0x3578>
  43cbd4:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43cbd8:	add	x0, x0, #0x355
  43cbdc:	b	43cb54 <warn@@Base+0x3578>
  43cbe0:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  43cbe4:	add	x0, x0, #0x534
  43cbe8:	b	43cb54 <warn@@Base+0x3578>
  43cbec:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  43cbf0:	add	x0, x0, #0x54c
  43cbf4:	b	43cb54 <warn@@Base+0x3578>
  43cbf8:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43cbfc:	add	x0, x0, #0x365
  43cc00:	b	43cb54 <warn@@Base+0x3578>
  43cc04:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43cc08:	add	x0, x0, #0x374
  43cc0c:	b	43cb54 <warn@@Base+0x3578>
  43cc10:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43cc14:	add	x0, x0, #0x38c
  43cc18:	b	43cb54 <warn@@Base+0x3578>
  43cc1c:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43cc20:	add	x0, x0, #0x3a2
  43cc24:	b	43cb54 <warn@@Base+0x3578>
  43cc28:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43cc2c:	add	x0, x0, #0x3bc
  43cc30:	b	43cb54 <warn@@Base+0x3578>
  43cc34:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43cc38:	add	x0, x0, #0x3ce
  43cc3c:	b	43cb54 <warn@@Base+0x3578>
  43cc40:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43cc44:	add	x0, x0, #0x3e8
  43cc48:	b	43cb54 <warn@@Base+0x3578>
  43cc4c:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43cc50:	add	x0, x0, #0x3fa
  43cc54:	b	43cb54 <warn@@Base+0x3578>
  43cc58:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43cc5c:	add	x0, x0, #0x413
  43cc60:	b	43cb54 <warn@@Base+0x3578>
  43cc64:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43cc68:	add	x0, x0, #0x425
  43cc6c:	b	43cb54 <warn@@Base+0x3578>
  43cc70:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43cc74:	add	x0, x0, #0x43a
  43cc78:	b	43cb54 <warn@@Base+0x3578>
  43cc7c:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43cc80:	add	x0, x0, #0x450
  43cc84:	b	43cb54 <warn@@Base+0x3578>
  43cc88:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43cc8c:	add	x0, x0, #0x45f
  43cc90:	b	43cb54 <warn@@Base+0x3578>
  43cc94:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43cc98:	add	x0, x0, #0x46e
  43cc9c:	b	43cb54 <warn@@Base+0x3578>
  43cca0:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  43cca4:	add	x0, x0, #0x7b1
  43cca8:	b	43cb54 <warn@@Base+0x3578>
  43ccac:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43ccb0:	add	x0, x0, #0x487
  43ccb4:	b	43cb54 <warn@@Base+0x3578>
  43ccb8:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43ccbc:	add	x0, x0, #0x49c
  43ccc0:	b	43cb54 <warn@@Base+0x3578>
  43ccc4:	mov	x0, #0x0                   	// #0
  43ccc8:	b	43cb54 <warn@@Base+0x3578>
  43cccc:	adrp	x0, 46d000 <warn@@Base+0x33a24>
  43ccd0:	add	x0, x0, #0x608
  43ccd4:	b	43cb54 <warn@@Base+0x3578>
  43ccd8:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43ccdc:	add	x0, x0, #0x2aa
  43cce0:	b	43cb54 <warn@@Base+0x3578>
  43cce4:	mov	w1, w0
  43cce8:	cmp	w0, #0x5
  43ccec:	b.hi	43cd24 <warn@@Base+0x3748>  // b.pmore
  43ccf0:	cbz	w0, 43cd74 <warn@@Base+0x3798>
  43ccf4:	sub	w1, w0, #0x2
  43ccf8:	cmp	w1, #0x3
  43ccfc:	b.hi	43cd7c <warn@@Base+0x37a0>  // b.pmore
  43cd00:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43cd04:	add	x0, x0, #0xac0
  43cd08:	ldrb	w0, [x0, w1, uxtw]
  43cd0c:	adr	x1, 43cd18 <warn@@Base+0x373c>
  43cd10:	add	x0, x1, w0, sxtb #2
  43cd14:	br	x0
  43cd18:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43cd1c:	add	x0, x0, #0x537
  43cd20:	ret
  43cd24:	mov	w0, #0x2001                	// #8193
  43cd28:	cmp	w1, w0
  43cd2c:	b.eq	43cd88 <warn@@Base+0x37ac>  // b.none
  43cd30:	mov	w0, #0x3fff                	// #16383
  43cd34:	cmp	w1, w0
  43cd38:	b.eq	43cd94 <warn@@Base+0x37b8>  // b.none
  43cd3c:	cmp	w1, #0x2, lsl #12
  43cd40:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43cd44:	add	x0, x0, #0x548
  43cd48:	csel	x0, x0, xzr, eq  // eq = none
  43cd4c:	b	43cd20 <warn@@Base+0x3744>
  43cd50:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43cd54:	add	x0, x0, #0x4e3
  43cd58:	b	43cd20 <warn@@Base+0x3744>
  43cd5c:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43cd60:	add	x0, x0, #0x4f5
  43cd64:	b	43cd20 <warn@@Base+0x3744>
  43cd68:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43cd6c:	add	x0, x0, #0x503
  43cd70:	b	43cd20 <warn@@Base+0x3744>
  43cd74:	mov	x0, #0x0                   	// #0
  43cd78:	b	43cd20 <warn@@Base+0x3744>
  43cd7c:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43cd80:	add	x0, x0, #0x4cf
  43cd84:	b	43cd20 <warn@@Base+0x3744>
  43cd88:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43cd8c:	add	x0, x0, #0x514
  43cd90:	b	43cd20 <warn@@Base+0x3744>
  43cd94:	adrp	x0, 474000 <warn@@Base+0x3aa24>
  43cd98:	add	x0, x0, #0x528
  43cd9c:	b	43cd20 <warn@@Base+0x3744>
  43cda0:	mov	x1, x0
  43cda4:	ldrb	w2, [x1]
  43cda8:	cbnz	w2, 43cdb0 <warn@@Base+0x37d4>
  43cdac:	ret
  43cdb0:	add	x1, x1, #0x1
  43cdb4:	cmp	w2, #0x2f
  43cdb8:	csel	x0, x0, x1, ne  // ne = any
  43cdbc:	b	43cda4 <warn@@Base+0x37c8>
  43cdc0:	ldrb	w2, [x0]
  43cdc4:	mov	x1, x0
  43cdc8:	adrp	x0, 488000 <warn@@Base+0x4ea24>
  43cdcc:	ldr	x0, [x0, #4032]
  43cdd0:	ldrh	w0, [x0, x2, lsl #1]
  43cdd4:	mov	w2, #0x88                  	// #136
  43cdd8:	tst	w2, w0
  43cddc:	b.eq	43cdf0 <warn@@Base+0x3814>  // b.none
  43cde0:	ldrb	w0, [x1, #1]
  43cde4:	cmp	w0, #0x3a
  43cde8:	b.ne	43cdf0 <warn@@Base+0x3814>  // b.any
  43cdec:	add	x1, x1, #0x2
  43cdf0:	mov	x0, x1
  43cdf4:	mov	w3, #0x5c                  	// #92
  43cdf8:	ldrb	w2, [x1]
  43cdfc:	cbnz	w2, 43ce04 <warn@@Base+0x3828>
  43ce00:	ret
  43ce04:	cmp	w2, #0x2f
  43ce08:	add	x1, x1, #0x1
  43ce0c:	ccmp	w2, w3, #0x4, ne  // ne = any
  43ce10:	csel	x0, x0, x1, ne  // ne = any
  43ce14:	b	43cdf8 <warn@@Base+0x381c>
  43ce18:	b	43cda0 <warn@@Base+0x37c4>
  43ce1c:	mov	x12, #0x1020                	// #4128
  43ce20:	sub	sp, sp, x12
  43ce24:	add	x1, sp, #0x20
  43ce28:	stp	x29, x30, [sp]
  43ce2c:	mov	x29, sp
  43ce30:	str	x19, [sp, #16]
  43ce34:	mov	x19, x0
  43ce38:	bl	401c90 <realpath@plt>
  43ce3c:	cmp	x0, #0x0
  43ce40:	csel	x0, x0, x19, ne  // ne = any
  43ce44:	bl	401af0 <strdup@plt>
  43ce48:	mov	x12, #0x1020                	// #4128
  43ce4c:	ldp	x29, x30, [sp]
  43ce50:	ldr	x19, [sp, #16]
  43ce54:	add	sp, sp, x12
  43ce58:	ret
  43ce5c:	stp	x29, x30, [sp, #-32]!
  43ce60:	mov	x29, sp
  43ce64:	str	x19, [sp, #16]
  43ce68:	mov	w19, w0
  43ce6c:	adrp	x0, 488000 <warn@@Base+0x4ea24>
  43ce70:	ldr	x0, [x0, #4056]
  43ce74:	ldr	x0, [x0]
  43ce78:	cbz	x0, 43ce80 <warn@@Base+0x38a4>
  43ce7c:	blr	x0
  43ce80:	mov	w0, w19
  43ce84:	bl	401920 <exit@plt>
  43ce88:	stp	x29, x30, [sp, #-32]!
  43ce8c:	adrp	x1, 48b000 <warn@@Base+0x51a24>
  43ce90:	mov	x29, sp
  43ce94:	str	x19, [sp, #16]
  43ce98:	adrp	x19, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  43ce9c:	str	x0, [x1, #1008]
  43cea0:	ldr	x0, [x19, #544]
  43cea4:	cbnz	x0, 43ceb0 <warn@@Base+0x38d4>
  43cea8:	bl	401930 <sbrk@plt>
  43ceac:	str	x0, [x19, #544]
  43ceb0:	ldr	x19, [sp, #16]
  43ceb4:	ldp	x29, x30, [sp], #32
  43ceb8:	ret
  43cebc:	stp	x29, x30, [sp, #-32]!
  43cec0:	mov	x29, sp
  43cec4:	stp	x19, x20, [sp, #16]
  43cec8:	mov	x19, x0
  43cecc:	adrp	x0, 490000 <stdout@@GLIBC_2.17+0x4bf0>
  43ced0:	ldr	x20, [x0, #544]
  43ced4:	mov	x0, #0x0                   	// #0
  43ced8:	cbz	x20, 43cf2c <warn@@Base+0x3950>
  43cedc:	bl	401930 <sbrk@plt>
  43cee0:	sub	x5, x0, x20
  43cee4:	adrp	x0, 48b000 <warn@@Base+0x51a24>
  43cee8:	adrp	x3, 444000 <warn@@Base+0xaa24>
  43ceec:	adrp	x1, 447000 <warn@@Base+0xda24>
  43cef0:	add	x3, x3, #0xa97
  43cef4:	ldr	x2, [x0, #1008]
  43cef8:	add	x1, x1, #0x92b
  43cefc:	mov	x4, x19
  43cf00:	ldrb	w0, [x2]
  43cf04:	cmp	w0, #0x0
  43cf08:	adrp	x0, 488000 <warn@@Base+0x4ea24>
  43cf0c:	csel	x3, x1, x3, ne  // ne = any
  43cf10:	adrp	x1, 474000 <warn@@Base+0x3aa24>
  43cf14:	ldr	x0, [x0, #4024]
  43cf18:	add	x1, x1, #0xec4
  43cf1c:	ldr	x0, [x0]
  43cf20:	bl	401d20 <fprintf@plt>
  43cf24:	mov	w0, #0x1                   	// #1
  43cf28:	bl	43ce5c <warn@@Base+0x3880>
  43cf2c:	bl	401930 <sbrk@plt>
  43cf30:	adrp	x5, 488000 <warn@@Base+0x4ea24>
  43cf34:	ldr	x5, [x5, #4064]
  43cf38:	sub	x5, x0, x5
  43cf3c:	b	43cee4 <warn@@Base+0x3908>
  43cf40:	stp	x29, x30, [sp, #-32]!
  43cf44:	cmp	x0, #0x0
  43cf48:	mov	x29, sp
  43cf4c:	str	x19, [sp, #16]
  43cf50:	csinc	x19, x0, xzr, ne  // ne = any
  43cf54:	mov	x0, x19
  43cf58:	bl	401a30 <malloc@plt>
  43cf5c:	cbnz	x0, 43cf68 <warn@@Base+0x398c>
  43cf60:	mov	x0, x19
  43cf64:	bl	43cebc <warn@@Base+0x38e0>
  43cf68:	ldr	x19, [sp, #16]
  43cf6c:	ldp	x29, x30, [sp], #32
  43cf70:	ret
  43cf74:	stp	x29, x30, [sp, #-32]!
  43cf78:	cmp	x0, #0x0
  43cf7c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  43cf80:	mov	x29, sp
  43cf84:	stp	x19, x20, [sp, #16]
  43cf88:	b.ne	43cfac <warn@@Base+0x39d0>  // b.any
  43cf8c:	mov	x19, #0x1                   	// #1
  43cf90:	mov	x20, x19
  43cf94:	mov	x1, x19
  43cf98:	mov	x0, x20
  43cf9c:	bl	401aa0 <calloc@plt>
  43cfa0:	cbnz	x0, 43cfb8 <warn@@Base+0x39dc>
  43cfa4:	mul	x0, x20, x19
  43cfa8:	bl	43cebc <warn@@Base+0x38e0>
  43cfac:	mov	x20, x0
  43cfb0:	mov	x19, x1
  43cfb4:	b	43cf94 <warn@@Base+0x39b8>
  43cfb8:	ldp	x19, x20, [sp, #16]
  43cfbc:	ldp	x29, x30, [sp], #32
  43cfc0:	ret
  43cfc4:	stp	x29, x30, [sp, #-32]!
  43cfc8:	cmp	x1, #0x0
  43cfcc:	mov	x29, sp
  43cfd0:	str	x19, [sp, #16]
  43cfd4:	csinc	x19, x1, xzr, ne  // ne = any
  43cfd8:	cbnz	x0, 43cff0 <warn@@Base+0x3a14>
  43cfdc:	mov	x0, x19
  43cfe0:	bl	401a30 <malloc@plt>
  43cfe4:	cbnz	x0, 43cffc <warn@@Base+0x3a20>
  43cfe8:	mov	x0, x19
  43cfec:	bl	43cebc <warn@@Base+0x38e0>
  43cff0:	mov	x1, x19
  43cff4:	bl	401ac0 <realloc@plt>
  43cff8:	b	43cfe4 <warn@@Base+0x3a08>
  43cffc:	ldr	x19, [sp, #16]
  43d000:	ldp	x29, x30, [sp], #32
  43d004:	ret
  43d008:	stp	x29, x30, [sp, #-32]!
  43d00c:	mov	x29, sp
  43d010:	stp	x19, x20, [sp, #16]
  43d014:	mov	x20, x0
  43d018:	bl	401900 <strlen@plt>
  43d01c:	add	x19, x0, #0x1
  43d020:	mov	x0, x19
  43d024:	bl	43cf40 <warn@@Base+0x3964>
  43d028:	mov	x2, x19
  43d02c:	mov	x1, x20
  43d030:	ldp	x19, x20, [sp, #16]
  43d034:	ldp	x29, x30, [sp], #32
  43d038:	b	4018d0 <memcpy@plt>
  43d03c:	nop
  43d040:	stp	x29, x30, [sp, #-64]!
  43d044:	mov	x29, sp
  43d048:	stp	x19, x20, [sp, #16]
  43d04c:	adrp	x20, 488000 <warn@@Base+0x4ea24>
  43d050:	add	x20, x20, #0xd98
  43d054:	stp	x21, x22, [sp, #32]
  43d058:	adrp	x21, 488000 <warn@@Base+0x4ea24>
  43d05c:	add	x21, x21, #0xd90
  43d060:	sub	x20, x20, x21
  43d064:	mov	w22, w0
  43d068:	stp	x23, x24, [sp, #48]
  43d06c:	mov	x23, x1
  43d070:	mov	x24, x2
  43d074:	bl	401880 <mbrtowc@plt-0x40>
  43d078:	cmp	xzr, x20, asr #3
  43d07c:	b.eq	43d0a8 <warn@@Base+0x3acc>  // b.none
  43d080:	asr	x20, x20, #3
  43d084:	mov	x19, #0x0                   	// #0
  43d088:	ldr	x3, [x21, x19, lsl #3]
  43d08c:	mov	x2, x24
  43d090:	add	x19, x19, #0x1
  43d094:	mov	x1, x23
  43d098:	mov	w0, w22
  43d09c:	blr	x3
  43d0a0:	cmp	x20, x19
  43d0a4:	b.ne	43d088 <warn@@Base+0x3aac>  // b.any
  43d0a8:	ldp	x19, x20, [sp, #16]
  43d0ac:	ldp	x21, x22, [sp, #32]
  43d0b0:	ldp	x23, x24, [sp, #48]
  43d0b4:	ldp	x29, x30, [sp], #64
  43d0b8:	ret
  43d0bc:	nop
  43d0c0:	ret
  43d0c4:	nop
  43d0c8:	mov	x2, x1
  43d0cc:	mov	x1, x0
  43d0d0:	mov	w0, #0x0                   	// #0
  43d0d4:	b	401d00 <__xstat@plt>

Disassembly of section .fini:

000000000043d0d8 <.fini>:
  43d0d8:	stp	x29, x30, [sp, #-16]!
  43d0dc:	mov	x29, sp
  43d0e0:	ldp	x29, x30, [sp], #16
  43d0e4:	ret
