// Seed: 416409366
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  always disable id_7;
endmodule
module module_1;
  wire id_1, id_2;
  logic id_3;
  ;
  assign id_3 = 1 << id_2;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1,
      id_3,
      id_2
  );
  supply1 id_4 = -1;
endmodule
module module_2 #(
    parameter id_4 = 32'd18
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_3,
      id_2,
      id_1,
      id_5
  );
  output wire id_6;
  output wire id_5;
  input wire _id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire [id_4 : -1] id_8;
endmodule
