#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Mar 12 01:00:12 2024
# Process ID: 2646423
# Current directory: /home/AD.UCSD.EDU/jsliang/DP-HLS
# Command line: vivado
# Log file: /home/AD.UCSD.EDU/jsliang/DP-HLS/vivado.log
# Journal file: /home/AD.UCSD.EDU/jsliang/DP-HLS/vivado.jou
# Running On: raptor.ucsd.edu, OS: Linux, CPU Frequency: 800.020 MHz, CPU Physical cores: 32, Host memory: 404348 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /home/AD.UCSD.EDU/swalia/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /home/AD.UCSD.EDU/swalia/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /home/AD.UCSD.EDU/swalia/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /home/AD.UCSD.EDU/swalia/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /home/AD.UCSD.EDU/swalia/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /home/AD.UCSD.EDU/swalia/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/AD.UCSD.EDU/swalia/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /home/AD.UCSD.EDU/swalia/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /home/AD.UCSD.EDU/swalia/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /home/AD.UCSD.EDU/swalia/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /home/AD.UCSD.EDU/swalia/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /home/AD.UCSD.EDU/swalia/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/AD.UCSD.EDU/swalia/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/AD.UCSD.EDU/swalia/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/AD.UCSD.EDU/swalia/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/AD.UCSD.EDU/swalia/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/AD.UCSD.EDU/jsliang/Darwin-WGA/src/hdl/project_1/project_1.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/AD.UCSD.EDU/jsliang/Darwin-WGA/src/hdl/project_1/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/AD.UCSD.EDU/swalia/Xilinx/Vivado/2023.1/data/ip'.
update_compile_order -fileset sources_1
set_property top BSW_ArrayTop [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/AD.UCSD.EDU/jsliang/Darwin-WGA/src/hdl/project_1/project_1.srcs/utils_1/imports/synth_1/BSW_bank0.dcp with file /home/AD.UCSD.EDU/jsliang/Darwin-WGA/src/hdl/project_1/project_1.runs/synth_1/BSW_bank0.dcp
launch_runs synth_1 -jobs 32
WARNING: [HDL 9-3756] overwriting previous definition of module 'BSW_AXISlave' [/home/AD.UCSD.EDU/jsliang/Darwin-WGA/src/hdl/project_1/project_1.srcs/sources_1/imports/hdl/BSW/BSW_AXISlave.v:6]
WARNING: [HDL 9-3756] overwriting previous definition of module 'BSW_Array' [/home/AD.UCSD.EDU/jsliang/Darwin-WGA/src/hdl/project_1/project_1.srcs/sources_1/imports/hdl/BSW/BSW_Array.v:25]
WARNING: [HDL 9-3756] overwriting previous definition of module 'BSW_ArrayTop' [/home/AD.UCSD.EDU/jsliang/Darwin-WGA/src/hdl/project_1/project_1.srcs/sources_1/imports/hdl/BSW/BSW_ArrayTop.v:28]
WARNING: [HDL 9-3756] overwriting previous definition of module 'BSW_PE' [/home/AD.UCSD.EDU/jsliang/Darwin-WGA/src/hdl/project_1/project_1.srcs/sources_1/imports/hdl/BSW/BSW_PE.v:29]
WARNING: [HDL 9-3756] overwriting previous definition of module 'BSW_Kernel' [/home/AD.UCSD.EDU/jsliang/Darwin-WGA/src/hdl/project_1/project_1.srcs/sources_1/imports/hdl/BSW/BSW_Kernel.sv:26]
WARNING: [HDL 9-3756] overwriting previous definition of module 'BSW_KernelControl' [/home/AD.UCSD.EDU/jsliang/Darwin-WGA/src/hdl/project_1/project_1.srcs/sources_1/imports/hdl/BSW/BSW_KernelControl.sv:25]
WARNING: [filemgmt 20-736] The current top specification, "BSW_ArrayTop", does not uniquely identify a single design element. Using "BSW_ArrayTop" (Library: xil_defaultlib, File: /home/AD.UCSD.EDU/jsliang/Darwin-WGA/src/hdl/project_1/project_1.srcs/sources_1/imports/hdl/BSW/BSW_ArrayTop.v).
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'BSW_AXISlave()' found in library 'xil_defaultlib'
Duplicate found at line 6 of file /home/AD.UCSD.EDU/jsliang/Darwin-WGA/src/hdl/project_1/project_1.srcs/sources_1/imports/BSW/BSW_AXISlave.v
	(Active) Duplicate found at line 6 of file /home/AD.UCSD.EDU/jsliang/Darwin-WGA/src/hdl/project_1/project_1.srcs/sources_1/imports/hdl/BSW/BSW_AXISlave.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'BSW_Array()' found in library 'xil_defaultlib'
Duplicate found at line 25 of file /home/AD.UCSD.EDU/jsliang/Darwin-WGA/src/hdl/project_1/project_1.srcs/sources_1/imports/BSW/BSW_Array.v
	(Active) Duplicate found at line 25 of file /home/AD.UCSD.EDU/jsliang/Darwin-WGA/src/hdl/project_1/project_1.srcs/sources_1/imports/hdl/BSW/BSW_Array.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'BSW_ArrayTop()' found in library 'xil_defaultlib'
Duplicate found at line 28 of file /home/AD.UCSD.EDU/jsliang/Darwin-WGA/src/hdl/project_1/project_1.srcs/sources_1/imports/BSW/BSW_ArrayTop.v
	(Active) Duplicate found at line 28 of file /home/AD.UCSD.EDU/jsliang/Darwin-WGA/src/hdl/project_1/project_1.srcs/sources_1/imports/hdl/BSW/BSW_ArrayTop.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'BSW_PE()' found in library 'xil_defaultlib'
Duplicate found at line 29 of file /home/AD.UCSD.EDU/jsliang/Darwin-WGA/src/hdl/project_1/project_1.srcs/sources_1/imports/BSW/BSW_PE.v
	(Active) Duplicate found at line 29 of file /home/AD.UCSD.EDU/jsliang/Darwin-WGA/src/hdl/project_1/project_1.srcs/sources_1/imports/hdl/BSW/BSW_PE.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'BSW_Kernel()' found in library 'xil_defaultlib'
Duplicate found at line 26 of file /home/AD.UCSD.EDU/jsliang/Darwin-WGA/src/hdl/project_1/project_1.srcs/sources_1/imports/BSW/BSW_Kernel.sv
	(Active) Duplicate found at line 26 of file /home/AD.UCSD.EDU/jsliang/Darwin-WGA/src/hdl/project_1/project_1.srcs/sources_1/imports/hdl/BSW/BSW_Kernel.sv
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'BSW_KernelControl()' found in library 'xil_defaultlib'
Duplicate found at line 25 of file /home/AD.UCSD.EDU/jsliang/Darwin-WGA/src/hdl/project_1/project_1.srcs/sources_1/imports/BSW/BSW_KernelControl.sv
	(Active) Duplicate found at line 25 of file /home/AD.UCSD.EDU/jsliang/Darwin-WGA/src/hdl/project_1/project_1.srcs/sources_1/imports/hdl/BSW/BSW_KernelControl.sv
[Tue Mar 12 01:02:07 2024] Launched synth_1...
Run output will be captured here: /home/AD.UCSD.EDU/jsliang/Darwin-WGA/src/hdl/project_1/project_1.runs/synth_1/runme.log
