============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.19-s055_1
  Generated on:           Jan 01 2025  03:02:18 am
  Module:                 serv_synth_wrapper
  Operating conditions:   PVT_1P8V_25C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (3603 ps) Setup Check with Pin cpu_state_gen_csr.misalign_trap_sync_r_reg/CK->D
          Group: CLK
     Startpoint: (R) cpu_state_o_cnt_reg[2]/CK
          Clock: (R) CLK
       Endpoint: (R) cpu_state_gen_csr.misalign_trap_sync_r_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   28000            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=   28200          200     
                                              
             Setup:-    1320                  
       Uncertainty:-     300                  
     Required Time:=   26580                  
      Launch Clock:-     200                  
         Data Path:-   22776                  
             Slack:=    3603                  

#--------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags     Arc     Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  cpu_state_o_cnt_reg[2]/CK                    -       -         R     (arrival)    182     -     0     0     200    (-,-) 
  cpu_state_o_cnt_reg[2]/Q                     -       CK->Q     F     DFFX1          3 143.1  1364  4018    4218    (-,-) 
  drc_bufs15975/Y                              -       A->Y      R     INVX2          3 144.8   426  1238    5456    (-,-) 
  drc_bufs15974/Y                              -       A->Y      F     INVX2          1  55.7   147   288    5743    (-,-) 
  g15307__1705/Y                               -       B->Y      R     NAND2X2        3 149.0   324   542    6285    (-,-) 
  g15242__8246/Y                               -       B->Y      F     NOR2X2         3 143.9   268   470    6755    (-,-) 
  g15132__3680/Y                               -       B->Y      R     NAND2X2        8 404.2   758  1108    7863    (-,-) 
  g14844__3680/Y                               -       A->Y      F     NOR2X1         1  32.4   277   462    8325    (-,-) 
  g14835__1617/Y                               -       C->Y      R     AOI21X1        3 105.0   946  1414    9740    (-,-) 
  g14741__7410/Y                               -       B->Y      F     OAI21X1        4 194.5   982  1463   11203    (-,-) 
  g14712__6161/Y                               -       A->Y      R     XNOR2X1        1 126.3  1094  2110   13313    (-,-) 
  g14576__2802/COUT                            -       CIN->COUT R     ADDFX1         2 125.5   778  2494   15807    (-,-) 
  g14569__2346/Y                               -       A->Y      R     XOR2X1         1  62.5   627  1269   17076    (-,-) 
  g14557__1617/Y                               -       B->Y      R     XNOR2X1        1  36.8   485   970   18046    (-,-) 
  g14554__1666/Y                               -       B->Y      F     NAND2X1        1  32.7   257   464   18510    (-,-) 
  g14553__4733/Y                               -       C->Y      R     OAI21X1        3 126.9   988   882   19392    (-,-) 
  g14547__6131/Y                               -       B->Y      F     AOI21X1        1  32.7   358   560   19952    (-,-) 
  g14542__1705/Y                               -       C->Y      R     OAI21X1        2  73.0   627   744   20696    (-,-) 
  g14538__6783/Y                               -       C->Y      F     NAND3X1        1  32.7   422   638   21333    (-,-) 
  g14535__5526/Y                               -       C->Y      R     OAI21X1        1  55.5   504   721   22054    (-,-) 
  g14534__6260/Y                               -       A->Y      F     NAND2X2        1  32.7   179   296   22350    (-,-) 
  g14532__2398/Y                               -       B->Y      R     AOI21X1        1  33.0   531   627   22976    (-,-) 
  cpu_state_gen_csr.misalign_trap_sync_r_reg/D <<<     -         R     DFFX1          1     -     -     0   22976    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

