set_property IOSTANDARD LVCMOS18 [get_ports clk_100M]
set_property IOSTANDARD LVCMOS18 [get_ports rst_]
set_property IOSTANDARD LVCMOS18 [get_ports {AN[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AN[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AN[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AN[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AN[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AN[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AN[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AN[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Seg[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Seg[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Seg[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Seg[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Seg[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Seg[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Seg[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Seg[0]}]

set_property PACKAGE_PIN C9 [get_ports {AN[7]}]
set_property PACKAGE_PIN C10 [get_ports {AN[6]}]
set_property PACKAGE_PIN D10 [get_ports {AN[5]}]
set_property PACKAGE_PIN C11 [get_ports {AN[4]}]
set_property PACKAGE_PIN M17 [get_ports {AN[3]}]
set_property PACKAGE_PIN J14 [get_ports {AN[2]}]
set_property PACKAGE_PIN K13 [get_ports {AN[1]}]
set_property PACKAGE_PIN P14 [get_ports {AN[0]}]
set_property PACKAGE_PIN F14 [get_ports {Seg[7]}]
set_property PACKAGE_PIN N14 [get_ports {Seg[6]}]
set_property PACKAGE_PIN J13 [get_ports {Seg[5]}]
set_property PACKAGE_PIN G13 [get_ports {Seg[4]}]
set_property PACKAGE_PIN F13 [get_ports {Seg[3]}]
set_property PACKAGE_PIN G14 [get_ports {Seg[2]}]
set_property PACKAGE_PIN M13 [get_ports {Seg[1]}]
set_property PACKAGE_PIN H14 [get_ports {Seg[0]}]

set_property PACKAGE_PIN E3 [get_ports clk_100M]
set_property PACKAGE_PIN U8 [get_ports rst_]


set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets rst__IBUF]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets clk_DM_IBUF]

set_property IOSTANDARD LVCMOS18 [get_ports DM_Write]
set_property IOSTANDARD LVCMOS18 [get_ports SE_s]
set_property IOSTANDARD LVCMOS18 [get_ports clk_100Mhz]
set_property IOSTANDARD LVCMOS18 [get_ports clk_DM]
set_property IOSTANDARD LVCMOS18 [get_ports clr]
set_property IOSTANDARD LVCMOS18 [get_ports {siz[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {siz[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DM_Addr[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DM_Addr[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DM_Addr[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DM_Addr[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DM_Addr[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DM_Addr[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DM_Addr[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DM_Addr[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Data_selector[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Data_selector[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Data_selector[0]}]

set_property PACKAGE_PIN E3 [get_ports clk_100Mhz]
set_property PACKAGE_PIN V5 [get_ports {DM_Addr[7]}]
set_property PACKAGE_PIN T4 [get_ports {DM_Addr[6]}]
set_property PACKAGE_PIN V6 [get_ports {DM_Addr[5]}]
set_property PACKAGE_PIN T5 [get_ports {DM_Addr[4]}]
set_property PACKAGE_PIN T6 [get_ports {DM_Addr[3]}]
set_property PACKAGE_PIN V7 [get_ports {DM_Addr[2]}]
set_property PACKAGE_PIN R8 [get_ports {DM_Addr[1]}]
set_property PACKAGE_PIN V9 [get_ports {DM_Addr[0]}]
set_property PACKAGE_PIN T9 [get_ports DM_Write]
set_property PACKAGE_PIN V10 [get_ports SE_s]
set_property PACKAGE_PIN N17 [get_ports clk_DM]
set_property PACKAGE_PIN P18 [get_ports clr]
set_property PACKAGE_PIN R10 [get_ports {Data_selector[2]}]
set_property PACKAGE_PIN U11 [get_ports {Data_selector[1]}]
set_property PACKAGE_PIN R11 [get_ports {Data_selector[0]}]
set_property PACKAGE_PIN U12 [get_ports {siz[1]}]
set_property PACKAGE_PIN T13 [get_ports {siz[0]}]
