

================================================================
== Vivado HLS Report for 'indexGeneration'
================================================================
* Date:           Sat Jan 11 14:24:36 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        IP_latest_2020_Enero
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.404|        4.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    4|  6252501|    4|  6252501|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+---------+----------+-----------+-----------+----------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |  Loop Name  | min |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------+-----+---------+----------+-----------+-----------+----------+----------+
        |- Loop 1     |    3|  6252500| 3 ~ 2501 |          -|          -| 1 ~ 2500 |    no    |
        | + Loop 1.1  |    1|     2499|         1|          -|          -| 1 ~ 2499 |    no    |
        +-------------+-----+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    236|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    147|
|Register         |        -|      -|      98|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      98|    383|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Vi_idx_V_data_V_1_din      |     +    |      0|  0|  34|          27|           1|
    |Vi_idx_V_data_V_2_din      |     +    |      0|  0|  34|          27|           2|
    |Vi_idx_V_data_V_3_din      |     +    |      0|  0|  34|          27|           2|
    |block_V_fu_199_p2          |     +    |      0|  0|  12|          12|           1|
    |rowOffset_V_1_fu_251_p2    |     +    |      0|  0|  34|          27|           3|
    |Vi_idx_V_data_V_01_status  |    and   |      0|  0|   2|           1|           1|
    |Vj_idx_V_data_V_01_status  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2            |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3            |    and   |      0|  0|   2|           1|           1|
    |tmp_12_i_i_fu_164_p2       |   icmp   |      0|  0|  18|          28|          28|
    |tmp_18_i_i_fu_194_p2       |   icmp   |      0|  0|  18|          27|          27|
    |ap_block_state1            |    or    |      0|  0|   2|           1|           1|
    |tmp_data_1_V_2_fu_218_p2   |    or    |      0|  0|  14|          14|           1|
    |tmp_data_2_V_2_fu_229_p2   |    or    |      0|  0|  14|          14|           2|
    |tmp_data_3_V_2_fu_240_p2   |    or    |      0|  0|  14|          14|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 236|         222|          74|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |Vi_idx_V_data_V_0_blk_n          |   9|          2|    1|          2|
    |Vi_idx_V_data_V_1_blk_n          |   9|          2|    1|          2|
    |Vi_idx_V_data_V_2_blk_n          |   9|          2|    1|          2|
    |Vi_idx_V_data_V_3_blk_n          |   9|          2|    1|          2|
    |Vj_idx_V_data_V_0_blk_n          |   9|          2|    1|          2|
    |Vj_idx_V_data_V_1_blk_n          |   9|          2|    1|          2|
    |Vj_idx_V_data_V_2_blk_n          |   9|          2|    1|          2|
    |Vj_idx_V_data_V_3_blk_n          |   9|          2|    1|          2|
    |ap_NS_fsm                        |  21|          4|    1|          4|
    |ap_done                          |   9|          2|    1|          2|
    |simConfig_BLOCK_NUMBERS_V_blk_n  |   9|          2|    1|          2|
    |simConfig_rowBegin_V_blk_n       |   9|          2|    1|          2|
    |simConfig_rowEnd_V_blk_n         |   9|          2|    1|          2|
    |t_V_reg_145                      |   9|          2|   12|         24|
    |tmp_data_0_V_reg_134             |   9|          2|   27|         54|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 147|         32|   52|        106|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   3|   0|    3|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |simConfig_BLOCK_NUMB_reg_257  |  27|   0|   27|          0|
    |t_V_reg_145                   |  12|   0|   12|          0|
    |tmp_cast_i_i_reg_267          |  28|   0|   28|          0|
    |tmp_data_0_V_reg_134          |  27|   0|   27|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |  98|   0|   98|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+---------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+-----------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                             |  in |    1| ap_ctrl_hs |      indexGeneration      | return value |
|ap_rst                             |  in |    1| ap_ctrl_hs |      indexGeneration      | return value |
|ap_start                           |  in |    1| ap_ctrl_hs |      indexGeneration      | return value |
|ap_done                            | out |    1| ap_ctrl_hs |      indexGeneration      | return value |
|ap_continue                        |  in |    1| ap_ctrl_hs |      indexGeneration      | return value |
|ap_idle                            | out |    1| ap_ctrl_hs |      indexGeneration      | return value |
|ap_ready                           | out |    1| ap_ctrl_hs |      indexGeneration      | return value |
|simConfig_rowBegin_V_dout          |  in |   27|   ap_fifo  |    simConfig_rowBegin_V   |    pointer   |
|simConfig_rowBegin_V_empty_n       |  in |    1|   ap_fifo  |    simConfig_rowBegin_V   |    pointer   |
|simConfig_rowBegin_V_read          | out |    1|   ap_fifo  |    simConfig_rowBegin_V   |    pointer   |
|simConfig_rowEnd_V_dout            |  in |   27|   ap_fifo  |     simConfig_rowEnd_V    |    pointer   |
|simConfig_rowEnd_V_empty_n         |  in |    1|   ap_fifo  |     simConfig_rowEnd_V    |    pointer   |
|simConfig_rowEnd_V_read            | out |    1|   ap_fifo  |     simConfig_rowEnd_V    |    pointer   |
|simConfig_BLOCK_NUMBERS_V_dout     |  in |   27|   ap_fifo  | simConfig_BLOCK_NUMBERS_V |    pointer   |
|simConfig_BLOCK_NUMBERS_V_empty_n  |  in |    1|   ap_fifo  | simConfig_BLOCK_NUMBERS_V |    pointer   |
|simConfig_BLOCK_NUMBERS_V_read     | out |    1|   ap_fifo  | simConfig_BLOCK_NUMBERS_V |    pointer   |
|Vi_idx_V_data_V_0_din              | out |   27|   ap_fifo  |     Vi_idx_V_data_V_0     |    pointer   |
|Vi_idx_V_data_V_0_full_n           |  in |    1|   ap_fifo  |     Vi_idx_V_data_V_0     |    pointer   |
|Vi_idx_V_data_V_0_write            | out |    1|   ap_fifo  |     Vi_idx_V_data_V_0     |    pointer   |
|Vi_idx_V_data_V_1_din              | out |   27|   ap_fifo  |     Vi_idx_V_data_V_1     |    pointer   |
|Vi_idx_V_data_V_1_full_n           |  in |    1|   ap_fifo  |     Vi_idx_V_data_V_1     |    pointer   |
|Vi_idx_V_data_V_1_write            | out |    1|   ap_fifo  |     Vi_idx_V_data_V_1     |    pointer   |
|Vi_idx_V_data_V_2_din              | out |   27|   ap_fifo  |     Vi_idx_V_data_V_2     |    pointer   |
|Vi_idx_V_data_V_2_full_n           |  in |    1|   ap_fifo  |     Vi_idx_V_data_V_2     |    pointer   |
|Vi_idx_V_data_V_2_write            | out |    1|   ap_fifo  |     Vi_idx_V_data_V_2     |    pointer   |
|Vi_idx_V_data_V_3_din              | out |   27|   ap_fifo  |     Vi_idx_V_data_V_3     |    pointer   |
|Vi_idx_V_data_V_3_full_n           |  in |    1|   ap_fifo  |     Vi_idx_V_data_V_3     |    pointer   |
|Vi_idx_V_data_V_3_write            | out |    1|   ap_fifo  |     Vi_idx_V_data_V_3     |    pointer   |
|Vj_idx_V_data_V_0_din              | out |   27|   ap_fifo  |     Vj_idx_V_data_V_0     |    pointer   |
|Vj_idx_V_data_V_0_full_n           |  in |    1|   ap_fifo  |     Vj_idx_V_data_V_0     |    pointer   |
|Vj_idx_V_data_V_0_write            | out |    1|   ap_fifo  |     Vj_idx_V_data_V_0     |    pointer   |
|Vj_idx_V_data_V_1_din              | out |   27|   ap_fifo  |     Vj_idx_V_data_V_1     |    pointer   |
|Vj_idx_V_data_V_1_full_n           |  in |    1|   ap_fifo  |     Vj_idx_V_data_V_1     |    pointer   |
|Vj_idx_V_data_V_1_write            | out |    1|   ap_fifo  |     Vj_idx_V_data_V_1     |    pointer   |
|Vj_idx_V_data_V_2_din              | out |   27|   ap_fifo  |     Vj_idx_V_data_V_2     |    pointer   |
|Vj_idx_V_data_V_2_full_n           |  in |    1|   ap_fifo  |     Vj_idx_V_data_V_2     |    pointer   |
|Vj_idx_V_data_V_2_write            | out |    1|   ap_fifo  |     Vj_idx_V_data_V_2     |    pointer   |
|Vj_idx_V_data_V_3_din              | out |   27|   ap_fifo  |     Vj_idx_V_data_V_3     |    pointer   |
|Vj_idx_V_data_V_3_full_n           |  in |    1|   ap_fifo  |     Vj_idx_V_data_V_3     |    pointer   |
|Vj_idx_V_data_V_3_write            | out |    1|   ap_fifo  |     Vj_idx_V_data_V_3     |    pointer   |
+-----------------------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_12_i_i)
3 --> 
	3  / (tmp_18_i_i)
	2  / (!tmp_18_i_i)

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* @Vi_idx_V_data_V_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* @Vi_idx_V_data_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* @Vi_idx_V_data_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* @Vi_idx_V_data_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* @Vj_idx_V_data_V_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* @Vj_idx_V_data_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* @Vj_idx_V_data_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* @Vj_idx_V_data_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_BLOCK_NUMBERS_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowEnd_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowBegin_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (3.00ns)   --->   "%simConfig_rowEnd_V_r = call i27 @_ssdm_op_Read.ap_fifo.i27P(i27* %simConfig_rowEnd_V)"   --->   Operation 15 'read' 'simConfig_rowEnd_V_r' <Predicate = true> <Delay = 3.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (3.00ns)   --->   "%simConfig_BLOCK_NUMB = call i27 @_ssdm_op_Read.ap_fifo.i27P(i27* %simConfig_BLOCK_NUMBERS_V)"   --->   Operation 16 'read' 'simConfig_BLOCK_NUMB' <Predicate = true> <Delay = 3.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* @Vi_idx_V_data_V_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* @Vi_idx_V_data_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* @Vi_idx_V_data_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* @Vi_idx_V_data_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* @Vj_idx_V_data_V_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* @Vj_idx_V_data_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* @Vj_idx_V_data_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* @Vj_idx_V_data_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (3.00ns)   --->   "%rowOffset_V = call i27 @_ssdm_op_Read.ap_fifo.i27P(i27* %simConfig_rowBegin_V)" [modules/V_read/V_read.cpp:6]   --->   Operation 25 'read' 'rowOffset_V' <Predicate = true> <Delay = 3.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_cast_i_i = sext i27 %simConfig_rowEnd_V_r to i28" [modules/V_read/V_read.cpp:6]   --->   Operation 26 'sext' 'tmp_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.76ns)   --->   "br label %0" [modules/V_read/V_read.cpp:6]   --->   Operation 27 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.40>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_data_0_V = phi i27 [ %rowOffset_V, %entry ], [ %rowOffset_V_1, %3 ]"   --->   Operation 28 'phi' 'tmp_data_0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_cast_i_i_19 = zext i27 %tmp_data_0_V to i28" [modules/V_read/V_read.cpp:6]   --->   Operation 29 'zext' 'tmp_cast_i_i_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.45ns)   --->   "%tmp_12_i_i = icmp slt i28 %tmp_cast_i_i_19, %tmp_cast_i_i" [modules/V_read/V_read.cpp:6]   --->   Operation 30 'icmp' 'tmp_12_i_i' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %tmp_12_i_i, label %1, label %.exit" [modules/V_read/V_read.cpp:6]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_1_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str827)" [modules/V_read/V_read.cpp:7]   --->   Operation 32 'specregionbegin' 'tmp_1_i_i' <Predicate = (tmp_12_i_i)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 2500, i32 1250, [1 x i8]* @p_str423) nounwind" [modules/V_read/V_read.cpp:8]   --->   Operation 33 'speclooptripcount' <Predicate = (tmp_12_i_i)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (2.40ns)   --->   "%tmp_data_1_V = add i27 %tmp_data_0_V, 1" [modules/V_read/V_read.cpp:11]   --->   Operation 34 'add' 'tmp_data_1_V' <Predicate = (tmp_12_i_i)> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (2.40ns)   --->   "%tmp_data_2_V = add i27 %tmp_data_0_V, 2" [modules/V_read/V_read.cpp:12]   --->   Operation 35 'add' 'tmp_data_2_V' <Predicate = (tmp_12_i_i)> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (2.40ns)   --->   "%tmp_data_3_V = add i27 %tmp_data_0_V, 3" [modules/V_read/V_read.cpp:13]   --->   Operation 36 'add' 'tmp_data_3_V' <Predicate = (tmp_12_i_i)> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (3.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i27P.i27P.i27P.i27P(i27* @Vi_idx_V_data_V_0, i27* @Vi_idx_V_data_V_1, i27* @Vi_idx_V_data_V_2, i27* @Vi_idx_V_data_V_3, i27 %tmp_data_0_V, i27 %tmp_data_1_V, i27 %tmp_data_2_V, i27 %tmp_data_3_V)" [modules/V_read/V_read.cpp:14]   --->   Operation 37 'write' <Predicate = (tmp_12_i_i)> <Delay = 3.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_2 : Operation 38 [1/1] (1.76ns)   --->   "br label %.preheader.i.i" [modules/V_read/V_read.cpp:16]   --->   Operation 38 'br' <Predicate = (tmp_12_i_i)> <Delay = 1.76>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 39 'ret' <Predicate = (!tmp_12_i_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%t_V = phi i12 [ %block_V, %2 ], [ 0, %1 ]"   --->   Operation 40 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%t_V_cast_i_i = zext i12 %t_V to i27" [modules/V_read/V_read.cpp:17]   --->   Operation 41 'zext' 't_V_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (2.45ns)   --->   "%tmp_18_i_i = icmp slt i27 %t_V_cast_i_i, %simConfig_BLOCK_NUMB" [modules/V_read/V_read.cpp:17]   --->   Operation 42 'icmp' 'tmp_18_i_i' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 2499, i64 1250)"   --->   Operation 43 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.54ns)   --->   "%block_V = add i12 %t_V, 1" [modules/V_read/V_read.cpp:17]   --->   Operation 44 'add' 'block_V' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %tmp_18_i_i, label %2, label %3" [modules/V_read/V_read.cpp:17]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%column_V = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %t_V, i2 0)" [modules/V_read/V_read.cpp:19]   --->   Operation 46 'bitconcatenate' 'column_V' <Predicate = (tmp_18_i_i)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_data_0_V_3 = zext i14 %column_V to i27" [modules/V_read/V_read.cpp:19]   --->   Operation 47 'zext' 'tmp_data_0_V_3' <Predicate = (tmp_18_i_i)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_data_1_V_2 = or i14 %column_V, 1" [modules/V_read/V_read.cpp:22]   --->   Operation 48 'or' 'tmp_data_1_V_2' <Predicate = (tmp_18_i_i)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_data_1_V_3 = zext i14 %tmp_data_1_V_2 to i27" [modules/V_read/V_read.cpp:22]   --->   Operation 49 'zext' 'tmp_data_1_V_3' <Predicate = (tmp_18_i_i)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_data_2_V_2 = or i14 %column_V, 2" [modules/V_read/V_read.cpp:23]   --->   Operation 50 'or' 'tmp_data_2_V_2' <Predicate = (tmp_18_i_i)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_data_2_V_3 = zext i14 %tmp_data_2_V_2 to i27" [modules/V_read/V_read.cpp:23]   --->   Operation 51 'zext' 'tmp_data_2_V_3' <Predicate = (tmp_18_i_i)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_data_3_V_2 = or i14 %column_V, 3" [modules/V_read/V_read.cpp:24]   --->   Operation 52 'or' 'tmp_data_3_V_2' <Predicate = (tmp_18_i_i)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_data_3_V_3 = zext i14 %tmp_data_3_V_2 to i27" [modules/V_read/V_read.cpp:24]   --->   Operation 53 'zext' 'tmp_data_3_V_3' <Predicate = (tmp_18_i_i)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (3.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i27P.i27P.i27P.i27P(i27* @Vj_idx_V_data_V_0, i27* @Vj_idx_V_data_V_1, i27* @Vj_idx_V_data_V_2, i27* @Vj_idx_V_data_V_3, i27 %tmp_data_0_V_3, i27 %tmp_data_1_V_3, i27 %tmp_data_2_V_3, i27 %tmp_data_3_V_3)" [modules/V_read/V_read.cpp:25]   --->   Operation 54 'write' <Predicate = (tmp_18_i_i)> <Delay = 3.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "br label %.preheader.i.i" [modules/V_read/V_read.cpp:17]   --->   Operation 55 'br' <Predicate = (tmp_18_i_i)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str827, i32 %tmp_1_i_i)" [modules/V_read/V_read.cpp:27]   --->   Operation 56 'specregionend' 'empty' <Predicate = (!tmp_18_i_i)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (2.40ns)   --->   "%rowOffset_V_1 = add i27 %tmp_data_0_V, 4" [modules/V_read/V_read.cpp:7]   --->   Operation 57 'add' 'rowOffset_V_1' <Predicate = (!tmp_18_i_i)> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "br label %0" [modules/V_read/V_read.cpp:7]   --->   Operation 58 'br' <Predicate = (!tmp_18_i_i)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ simConfig_rowBegin_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ simConfig_rowEnd_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ simConfig_BLOCK_NUMBERS_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Vi_idx_V_data_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ Vi_idx_V_data_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ Vi_idx_V_data_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ Vi_idx_V_data_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ Vj_idx_V_data_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ Vj_idx_V_data_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ Vj_idx_V_data_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ Vj_idx_V_data_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_4           (specinterface    ) [ 0000]
StgValue_5           (specinterface    ) [ 0000]
StgValue_6           (specinterface    ) [ 0000]
StgValue_7           (specinterface    ) [ 0000]
StgValue_8           (specinterface    ) [ 0000]
StgValue_9           (specinterface    ) [ 0000]
StgValue_10          (specinterface    ) [ 0000]
StgValue_11          (specinterface    ) [ 0000]
StgValue_12          (specinterface    ) [ 0000]
StgValue_13          (specinterface    ) [ 0000]
StgValue_14          (specinterface    ) [ 0000]
simConfig_rowEnd_V_r (read             ) [ 0000]
simConfig_BLOCK_NUMB (read             ) [ 0011]
StgValue_17          (specinterface    ) [ 0000]
StgValue_18          (specinterface    ) [ 0000]
StgValue_19          (specinterface    ) [ 0000]
StgValue_20          (specinterface    ) [ 0000]
StgValue_21          (specinterface    ) [ 0000]
StgValue_22          (specinterface    ) [ 0000]
StgValue_23          (specinterface    ) [ 0000]
StgValue_24          (specinterface    ) [ 0000]
rowOffset_V          (read             ) [ 0111]
tmp_cast_i_i         (sext             ) [ 0011]
StgValue_27          (br               ) [ 0111]
tmp_data_0_V         (phi              ) [ 0011]
tmp_cast_i_i_19      (zext             ) [ 0000]
tmp_12_i_i           (icmp             ) [ 0011]
StgValue_31          (br               ) [ 0000]
tmp_1_i_i            (specregionbegin  ) [ 0001]
StgValue_33          (speclooptripcount) [ 0000]
tmp_data_1_V         (add              ) [ 0000]
tmp_data_2_V         (add              ) [ 0000]
tmp_data_3_V         (add              ) [ 0000]
StgValue_37          (write            ) [ 0000]
StgValue_38          (br               ) [ 0011]
StgValue_39          (ret              ) [ 0000]
t_V                  (phi              ) [ 0001]
t_V_cast_i_i         (zext             ) [ 0000]
tmp_18_i_i           (icmp             ) [ 0011]
StgValue_43          (speclooptripcount) [ 0000]
block_V              (add              ) [ 0011]
StgValue_45          (br               ) [ 0000]
column_V             (bitconcatenate   ) [ 0000]
tmp_data_0_V_3       (zext             ) [ 0000]
tmp_data_1_V_2       (or               ) [ 0000]
tmp_data_1_V_3       (zext             ) [ 0000]
tmp_data_2_V_2       (or               ) [ 0000]
tmp_data_2_V_3       (zext             ) [ 0000]
tmp_data_3_V_2       (or               ) [ 0000]
tmp_data_3_V_3       (zext             ) [ 0000]
StgValue_54          (write            ) [ 0000]
StgValue_55          (br               ) [ 0011]
empty                (specregionend    ) [ 0000]
rowOffset_V_1        (add              ) [ 0111]
StgValue_58          (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="simConfig_rowBegin_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_rowBegin_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="simConfig_rowEnd_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_rowEnd_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="simConfig_BLOCK_NUMBERS_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_BLOCK_NUMBERS_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Vi_idx_V_data_V_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vi_idx_V_data_V_0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Vi_idx_V_data_V_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vi_idx_V_data_V_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Vi_idx_V_data_V_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vi_idx_V_data_V_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="Vi_idx_V_data_V_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vi_idx_V_data_V_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="Vj_idx_V_data_V_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vj_idx_V_data_V_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="Vj_idx_V_data_V_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vj_idx_V_data_V_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="Vj_idx_V_data_V_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vj_idx_V_data_V_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="Vj_idx_V_data_V_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vj_idx_V_data_V_3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i27P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str827"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str423"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i27P.i27P.i27P.i27P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i12.i2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="simConfig_rowEnd_V_r_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="27" slack="0"/>
<pin id="86" dir="0" index="1" bw="27" slack="0"/>
<pin id="87" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="simConfig_rowEnd_V_r/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="simConfig_BLOCK_NUMB_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="27" slack="0"/>
<pin id="92" dir="0" index="1" bw="27" slack="0"/>
<pin id="93" dir="1" index="2" bw="27" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="simConfig_BLOCK_NUMB/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="rowOffset_V_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="27" slack="0"/>
<pin id="98" dir="0" index="1" bw="27" slack="0"/>
<pin id="99" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rowOffset_V/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="StgValue_37_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="27" slack="0"/>
<pin id="105" dir="0" index="2" bw="27" slack="0"/>
<pin id="106" dir="0" index="3" bw="27" slack="0"/>
<pin id="107" dir="0" index="4" bw="27" slack="0"/>
<pin id="108" dir="0" index="5" bw="27" slack="0"/>
<pin id="109" dir="0" index="6" bw="27" slack="0"/>
<pin id="110" dir="0" index="7" bw="27" slack="0"/>
<pin id="111" dir="0" index="8" bw="27" slack="0"/>
<pin id="112" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_37/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="StgValue_54_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="27" slack="0"/>
<pin id="121" dir="0" index="2" bw="27" slack="0"/>
<pin id="122" dir="0" index="3" bw="27" slack="0"/>
<pin id="123" dir="0" index="4" bw="27" slack="0"/>
<pin id="124" dir="0" index="5" bw="14" slack="0"/>
<pin id="125" dir="0" index="6" bw="14" slack="0"/>
<pin id="126" dir="0" index="7" bw="14" slack="0"/>
<pin id="127" dir="0" index="8" bw="14" slack="0"/>
<pin id="128" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_54/3 "/>
</bind>
</comp>

<comp id="134" class="1005" name="tmp_data_0_V_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="27" slack="1"/>
<pin id="136" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="tmp_data_0_V_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="27" slack="1"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="27" slack="1"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_0_V/2 "/>
</bind>
</comp>

<comp id="145" class="1005" name="t_V_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="12" slack="1"/>
<pin id="147" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="t_V_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="12" slack="0"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="1" slack="1"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_cast_i_i_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="27" slack="0"/>
<pin id="158" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast_i_i/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_cast_i_i_19_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="27" slack="0"/>
<pin id="162" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_i_i_19/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_12_i_i_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="27" slack="0"/>
<pin id="166" dir="0" index="1" bw="27" slack="1"/>
<pin id="167" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12_i_i/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_data_1_V_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="27" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_data_1_V/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_data_2_V_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="27" slack="0"/>
<pin id="178" dir="0" index="1" bw="3" slack="0"/>
<pin id="179" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_data_2_V/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_data_3_V_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="27" slack="0"/>
<pin id="185" dir="0" index="1" bw="3" slack="0"/>
<pin id="186" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_data_3_V/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="t_V_cast_i_i_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="12" slack="0"/>
<pin id="192" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_V_cast_i_i/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_18_i_i_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="27" slack="0"/>
<pin id="196" dir="0" index="1" bw="27" slack="2"/>
<pin id="197" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_18_i_i/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="block_V_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="12" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="block_V/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="column_V_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="14" slack="0"/>
<pin id="207" dir="0" index="1" bw="12" slack="0"/>
<pin id="208" dir="0" index="2" bw="1" slack="0"/>
<pin id="209" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="column_V/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_data_0_V_3_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="14" slack="0"/>
<pin id="215" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_data_0_V_3/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_data_1_V_2_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="14" slack="0"/>
<pin id="220" dir="0" index="1" bw="14" slack="0"/>
<pin id="221" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_data_1_V_2/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_data_1_V_3_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="14" slack="0"/>
<pin id="226" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_data_1_V_3/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_data_2_V_2_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="14" slack="0"/>
<pin id="231" dir="0" index="1" bw="14" slack="0"/>
<pin id="232" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_data_2_V_2/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_data_2_V_3_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="14" slack="0"/>
<pin id="237" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_data_2_V_3/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_data_3_V_2_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="14" slack="0"/>
<pin id="242" dir="0" index="1" bw="14" slack="0"/>
<pin id="243" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_data_3_V_2/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_data_3_V_3_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="14" slack="0"/>
<pin id="248" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_data_3_V_3/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="rowOffset_V_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="27" slack="1"/>
<pin id="253" dir="0" index="1" bw="4" slack="0"/>
<pin id="254" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rowOffset_V_1/3 "/>
</bind>
</comp>

<comp id="257" class="1005" name="simConfig_BLOCK_NUMB_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="27" slack="2"/>
<pin id="259" dir="1" index="1" bw="27" slack="2"/>
</pin_list>
<bind>
<opset="simConfig_BLOCK_NUMB "/>
</bind>
</comp>

<comp id="262" class="1005" name="rowOffset_V_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="27" slack="1"/>
<pin id="264" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="rowOffset_V "/>
</bind>
</comp>

<comp id="267" class="1005" name="tmp_cast_i_i_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="28" slack="1"/>
<pin id="269" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast_i_i "/>
</bind>
</comp>

<comp id="278" class="1005" name="block_V_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="12" slack="0"/>
<pin id="280" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="block_V "/>
</bind>
</comp>

<comp id="283" class="1005" name="rowOffset_V_1_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="27" slack="1"/>
<pin id="285" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="rowOffset_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="88"><net_src comp="36" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="36" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="36" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="113"><net_src comp="58" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="114"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="116"><net_src comp="10" pin="0"/><net_sink comp="102" pin=3"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="102" pin=4"/></net>

<net id="129"><net_src comp="58" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="130"><net_src comp="14" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="132"><net_src comp="18" pin="0"/><net_sink comp="118" pin=3"/></net>

<net id="133"><net_src comp="20" pin="0"/><net_sink comp="118" pin=4"/></net>

<net id="143"><net_src comp="137" pin="4"/><net_sink comp="102" pin=5"/></net>

<net id="144"><net_src comp="137" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="148"><net_src comp="60" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="159"><net_src comp="84" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="137" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="137" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="52" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="175"><net_src comp="169" pin="2"/><net_sink comp="102" pin=6"/></net>

<net id="180"><net_src comp="137" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="54" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="182"><net_src comp="176" pin="2"/><net_sink comp="102" pin=7"/></net>

<net id="187"><net_src comp="137" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="56" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="189"><net_src comp="183" pin="2"/><net_sink comp="102" pin=8"/></net>

<net id="193"><net_src comp="149" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="149" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="68" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="210"><net_src comp="70" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="149" pin="4"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="72" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="216"><net_src comp="205" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="118" pin=5"/></net>

<net id="222"><net_src comp="205" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="74" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="218" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="118" pin=6"/></net>

<net id="233"><net_src comp="205" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="76" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="238"><net_src comp="229" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="118" pin=7"/></net>

<net id="244"><net_src comp="205" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="78" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="249"><net_src comp="240" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="118" pin=8"/></net>

<net id="255"><net_src comp="134" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="82" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="90" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="265"><net_src comp="96" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="270"><net_src comp="156" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="281"><net_src comp="199" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="286"><net_src comp="251" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="137" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Vi_idx_V_data_V_0 | {2 }
	Port: Vi_idx_V_data_V_1 | {2 }
	Port: Vi_idx_V_data_V_2 | {2 }
	Port: Vi_idx_V_data_V_3 | {2 }
	Port: Vj_idx_V_data_V_0 | {3 }
	Port: Vj_idx_V_data_V_1 | {3 }
	Port: Vj_idx_V_data_V_2 | {3 }
	Port: Vj_idx_V_data_V_3 | {3 }
 - Input state : 
	Port: indexGeneration : simConfig_rowBegin_V | {1 }
	Port: indexGeneration : simConfig_rowEnd_V | {1 }
	Port: indexGeneration : simConfig_BLOCK_NUMBERS_V | {1 }
	Port: indexGeneration : Vi_idx_V_data_V_0 | {}
	Port: indexGeneration : Vi_idx_V_data_V_1 | {}
	Port: indexGeneration : Vi_idx_V_data_V_2 | {}
	Port: indexGeneration : Vi_idx_V_data_V_3 | {}
	Port: indexGeneration : Vj_idx_V_data_V_0 | {}
	Port: indexGeneration : Vj_idx_V_data_V_1 | {}
	Port: indexGeneration : Vj_idx_V_data_V_2 | {}
	Port: indexGeneration : Vj_idx_V_data_V_3 | {}
  - Chain level:
	State 1
	State 2
		tmp_cast_i_i_19 : 1
		tmp_12_i_i : 2
		StgValue_31 : 3
		tmp_data_1_V : 1
		tmp_data_2_V : 1
		tmp_data_3_V : 1
		StgValue_37 : 2
	State 3
		t_V_cast_i_i : 1
		tmp_18_i_i : 2
		block_V : 1
		StgValue_45 : 3
		column_V : 1
		tmp_data_0_V_3 : 2
		tmp_data_1_V_2 : 2
		tmp_data_1_V_3 : 2
		tmp_data_2_V_2 : 2
		tmp_data_2_V_3 : 2
		tmp_data_3_V_2 : 2
		tmp_data_3_V_3 : 2
		StgValue_54 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |       tmp_data_1_V_fu_169       |    0    |    34   |
|          |       tmp_data_2_V_fu_176       |    0    |    34   |
|    add   |       tmp_data_3_V_fu_183       |    0    |    34   |
|          |          block_V_fu_199         |    0    |    12   |
|          |       rowOffset_V_1_fu_251      |    0    |    34   |
|----------|---------------------------------|---------|---------|
|   icmp   |        tmp_12_i_i_fu_164        |    0    |    18   |
|          |        tmp_18_i_i_fu_194        |    0    |    18   |
|----------|---------------------------------|---------|---------|
|          | simConfig_rowEnd_V_r_read_fu_84 |    0    |    0    |
|   read   | simConfig_BLOCK_NUMB_read_fu_90 |    0    |    0    |
|          |      rowOffset_V_read_fu_96     |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   write  |     StgValue_37_write_fu_102    |    0    |    0    |
|          |     StgValue_54_write_fu_118    |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   sext   |       tmp_cast_i_i_fu_156       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |      tmp_cast_i_i_19_fu_160     |    0    |    0    |
|          |       t_V_cast_i_i_fu_190       |    0    |    0    |
|   zext   |      tmp_data_0_V_3_fu_213      |    0    |    0    |
|          |      tmp_data_1_V_3_fu_224      |    0    |    0    |
|          |      tmp_data_2_V_3_fu_235      |    0    |    0    |
|          |      tmp_data_3_V_3_fu_246      |    0    |    0    |
|----------|---------------------------------|---------|---------|
|bitconcatenate|         column_V_fu_205         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |      tmp_data_1_V_2_fu_218      |    0    |    0    |
|    or    |      tmp_data_2_V_2_fu_229      |    0    |    0    |
|          |      tmp_data_3_V_2_fu_240      |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   184   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|       block_V_reg_278      |   12   |
|    rowOffset_V_1_reg_283   |   27   |
|     rowOffset_V_reg_262    |   27   |
|simConfig_BLOCK_NUMB_reg_257|   27   |
|         t_V_reg_145        |   12   |
|    tmp_cast_i_i_reg_267    |   28   |
|    tmp_data_0_V_reg_134    |   27   |
+----------------------------+--------+
|            Total           |   160  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   184  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   160  |    -   |
+-----------+--------+--------+
|   Total   |   160  |   184  |
+-----------+--------+--------+
