// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "04/03/2019 19:54:54"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module snake (
	CLOCK_50,
	KEY,
	SW,
	HEX0,
	LEDR,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_R,
	VGA_G,
	VGA_B);
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[6:0] HEX0;
output 	[9:0] LEDR;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	[9:0] VGA_R;
output 	[9:0] VGA_G;
output 	[9:0] VGA_B;

// Design Ports Information
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[8]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[9]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[8]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[9]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[8]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[9]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("snake_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \VGA|mypll|altpll_component|pll~CLK1 ;
wire \VGA|mypll|altpll_component|pll~CLK2 ;
wire \VGA|mypll|altpll_component|pll~CLK3 ;
wire \VGA|mypll|altpll_component|pll~CLK4 ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \general_counter|cnt[0]~8_combout ;
wire \KEY[0]~input_o ;
wire \general_counter|cnt[3]~15 ;
wire \general_counter|cnt[4]~16_combout ;
wire \C0|Equal0~0_combout ;
wire \C0|current_state.S_INITIALIZE_TOP_BORDER~q ;
wire \C0|Selector4~0_combout ;
wire \C0|current_state.S_DRAW_TOP_BORDER~q ;
wire \C0|current_state~19_combout ;
wire \C0|current_state.S_INITIALIZE_LEFT_BORDER~q ;
wire \C0|Selector6~0_combout ;
wire \C0|current_state.S_DRAW_LEFT_BORDER~q ;
wire \C0|current_state~21_combout ;
wire \C0|current_state.S_INITIALIZE_RIGHT_BORDER~q ;
wire \C0|Selector7~0_combout ;
wire \C0|current_state.S_DRAW_RIGHT_BORDER~q ;
wire \C0|x~0_combout ;
wire \general_counter|cnt[4]~17 ;
wire \general_counter|cnt[5]~18_combout ;
wire \general_counter|cnt[5]~19 ;
wire \general_counter|cnt[6]~20_combout ;
wire \general_counter|cnt[6]~21 ;
wire \general_counter|cnt[7]~22_combout ;
wire \C0|Equal1~1_combout ;
wire \update_clock|counter[0]~28_combout ;
wire \update_clock|counter[0]~29 ;
wire \update_clock|counter[1]~30_combout ;
wire \update_clock|counter[1]~31 ;
wire \update_clock|counter[2]~32_combout ;
wire \update_clock|counter[2]~33 ;
wire \update_clock|counter[3]~34_combout ;
wire \update_clock|counter[3]~35 ;
wire \update_clock|counter[4]~36_combout ;
wire \update_clock|counter[4]~37 ;
wire \update_clock|counter[5]~38_combout ;
wire \update_clock|counter[5]~39 ;
wire \update_clock|counter[6]~40_combout ;
wire \update_clock|counter[6]~41 ;
wire \update_clock|counter[7]~42_combout ;
wire \update_clock|counter[7]~43 ;
wire \update_clock|counter[8]~44_combout ;
wire \update_clock|counter[8]~45 ;
wire \update_clock|counter[9]~46_combout ;
wire \update_clock|counter[9]~47 ;
wire \update_clock|counter[10]~48_combout ;
wire \update_clock|counter[10]~49 ;
wire \update_clock|counter[11]~50_combout ;
wire \update_clock|counter[11]~51 ;
wire \update_clock|counter[12]~52_combout ;
wire \update_clock|counter[12]~53 ;
wire \update_clock|counter[13]~54_combout ;
wire \update_clock|counter[13]~55 ;
wire \update_clock|counter[14]~56_combout ;
wire \update_clock|counter[14]~57 ;
wire \update_clock|counter[15]~58_combout ;
wire \update_clock|counter[15]~59 ;
wire \update_clock|counter[16]~60_combout ;
wire \update_clock|counter[16]~61 ;
wire \update_clock|counter[17]~62_combout ;
wire \update_clock|counter[17]~63 ;
wire \update_clock|counter[18]~64_combout ;
wire \update_clock|counter[18]~65 ;
wire \update_clock|counter[19]~66_combout ;
wire \update_clock|counter[19]~67 ;
wire \update_clock|counter[20]~68_combout ;
wire \update_clock|counter[20]~69 ;
wire \update_clock|counter[21]~70_combout ;
wire \update_clock|counter[21]~71 ;
wire \update_clock|counter[22]~72_combout ;
wire \update_clock|counter[22]~73 ;
wire \update_clock|counter[23]~74_combout ;
wire \update_clock|counter[23]~75 ;
wire \update_clock|counter[24]~76_combout ;
wire \update_clock|counter[24]~77 ;
wire \update_clock|counter[25]~78_combout ;
wire \update_clock|counter[25]~79 ;
wire \update_clock|counter[26]~80_combout ;
wire \update_clock|counter[26]~81 ;
wire \update_clock|counter[27]~82_combout ;
wire \update_clock|LessThan0~0_combout ;
wire \update_clock|LessThan0~9_combout ;
wire \update_clock|LessThan0~1_combout ;
wire \update_clock|LessThan0~6_combout ;
wire \update_clock|LessThan0~7_combout ;
wire \update_clock|LessThan0~2_combout ;
wire \update_clock|LessThan0~4_combout ;
wire \update_clock|LessThan0~3_combout ;
wire \update_clock|LessThan0~5_combout ;
wire \update_clock|LessThan0~8_combout ;
wire \update_clock|LessThan0~10_combout ;
wire \update_clock|clock_out~feeder_combout ;
wire \update_clock|clock_out~q ;
wire \KEY[1]~input_o ;
wire \C0|Selector10~0_combout ;
wire \C0|Selector10~1_combout ;
wire \C0|current_state.S_INITIALIZE_START~q ;
wire \C0|Selector11~0_combout ;
wire \C0|Equal1~0_combout ;
wire \C0|Selector11~1_combout ;
wire \C0|current_state.S_UPDATE_SNAKE_APPLE~q ;
wire \C0|Selector12~0_combout ;
wire \C0|Selector12~1_combout ;
wire \C0|current_state.S_DRAW_SNAKE_APPLE~q ;
wire \C0|WideOr9~combout ;
wire \general_counter|cnt[0]~9 ;
wire \general_counter|cnt[1]~10_combout ;
wire \general_counter|cnt[1]~11 ;
wire \general_counter|cnt[2]~12_combout ;
wire \general_counter|cnt[2]~13 ;
wire \general_counter|cnt[3]~14_combout ;
wire \C0|Equal0~1_combout ;
wire \C0|current_state~20_combout ;
wire \C0|current_state.S_INITIALIZE_BOTTOM_BORDER~q ;
wire \C0|Selector9~0_combout ;
wire \C0|current_state.S_DRAW_BOTTOM_BORDER~q ;
wire \C0|WideOr12~combout ;
wire \C0|WideOr11~0_combout ;
wire \C0|WideOr11~combout ;
wire \C0|WideOr8~combout ;
wire \C0|WideOr10~0_combout ;
wire \hex0|WideOr6~0_combout ;
wire \hex0|WideOr5~0_combout ;
wire \hex0|WideOr4~0_combout ;
wire \hex0|WideOr3~0_combout ;
wire \hex0|WideOr2~0_combout ;
wire \hex0|WideOr1~0_combout ;
wire \hex0|WideOr0~0_combout ;
wire \VGA|mypll|altpll_component|pll~FBOUT ;
wire \VGA|mypll|altpll_component|_clk0 ;
wire \VGA|mypll|altpll_component|_clk0~clkctrl_outclk ;
wire \VGA|controller|Add0~0_combout ;
wire \VGA|controller|Add0~1 ;
wire \VGA|controller|Add0~2_combout ;
wire \VGA|controller|Add0~3 ;
wire \VGA|controller|Add0~4_combout ;
wire \VGA|controller|Add0~5 ;
wire \VGA|controller|Add0~6_combout ;
wire \VGA|controller|Add0~7 ;
wire \VGA|controller|Add0~8_combout ;
wire \VGA|controller|Add0~9 ;
wire \VGA|controller|Add0~10_combout ;
wire \VGA|controller|xCounter~2_combout ;
wire \VGA|controller|Add0~11 ;
wire \VGA|controller|Add0~12_combout ;
wire \VGA|controller|Equal0~0_combout ;
wire \VGA|controller|Add0~13 ;
wire \VGA|controller|Add0~14_combout ;
wire \VGA|controller|Add0~15 ;
wire \VGA|controller|Add0~17 ;
wire \VGA|controller|Add0~18_combout ;
wire \VGA|controller|xCounter~0_combout ;
wire \VGA|controller|Equal0~1_combout ;
wire \VGA|controller|Equal0~2_combout ;
wire \VGA|controller|Add0~16_combout ;
wire \VGA|controller|xCounter~1_combout ;
wire \VGA|controller|VGA_HS1~0_combout ;
wire \VGA|controller|VGA_HS1~1_combout ;
wire \VGA|controller|VGA_HS1~2_combout ;
wire \VGA|controller|VGA_HS1~q ;
wire \VGA|controller|VGA_HS~q ;
wire \VGA|controller|Add1~0_combout ;
wire \VGA|controller|yCounter[0]~10_combout ;
wire \VGA|controller|Add1~1 ;
wire \VGA|controller|Add1~2_combout ;
wire \VGA|controller|yCounter[1]~9_combout ;
wire \VGA|controller|Add1~3 ;
wire \VGA|controller|Add1~4_combout ;
wire \VGA|controller|yCounter[2]~7_combout ;
wire \VGA|controller|Add1~5 ;
wire \VGA|controller|Add1~6_combout ;
wire \VGA|controller|yCounter[3]~6_combout ;
wire \VGA|controller|Add1~7 ;
wire \VGA|controller|Add1~8_combout ;
wire \VGA|controller|yCounter[4]~5_combout ;
wire \VGA|controller|Add1~9 ;
wire \VGA|controller|Add1~10_combout ;
wire \VGA|controller|yCounter[5]~4_combout ;
wire \VGA|controller|Add1~11 ;
wire \VGA|controller|Add1~12_combout ;
wire \VGA|controller|yCounter[6]~3_combout ;
wire \VGA|controller|Add1~13 ;
wire \VGA|controller|Add1~14_combout ;
wire \VGA|controller|yCounter[7]~2_combout ;
wire \VGA|controller|Add1~15 ;
wire \VGA|controller|Add1~16_combout ;
wire \VGA|controller|yCounter[8]~1_combout ;
wire \VGA|controller|always1~1_combout ;
wire \VGA|controller|always1~2_combout ;
wire \VGA|controller|always1~0_combout ;
wire \VGA|controller|yCounter[8]~0_combout ;
wire \VGA|controller|Add1~17 ;
wire \VGA|controller|Add1~18_combout ;
wire \VGA|controller|yCounter[9]~8_combout ;
wire \VGA|controller|VGA_VS1~0_combout ;
wire \VGA|controller|VGA_VS1~1_combout ;
wire \VGA|controller|VGA_VS1~2_combout ;
wire \VGA|controller|VGA_VS1~q ;
wire \VGA|controller|VGA_VS~feeder_combout ;
wire \VGA|controller|VGA_VS~q ;
wire \VGA|controller|VGA_BLANK1~0_combout ;
wire \VGA|controller|VGA_BLANK1~1_combout ;
wire \VGA|controller|VGA_BLANK1~q ;
wire \VGA|controller|VGA_BLANK~feeder_combout ;
wire \VGA|controller|VGA_BLANK~q ;
wire \VGA|controller|controller_translator|Add0~1 ;
wire \VGA|controller|controller_translator|Add0~3 ;
wire \VGA|controller|controller_translator|Add0~5 ;
wire \VGA|controller|controller_translator|Add0~7 ;
wire \VGA|controller|controller_translator|Add0~9 ;
wire \VGA|controller|controller_translator|Add0~11 ;
wire \VGA|controller|controller_translator|Add0~13 ;
wire \VGA|controller|controller_translator|Add0~14_combout ;
wire \VGA|controller|controller_translator|Add0~12_combout ;
wire \VGA|controller|controller_translator|Add0~10_combout ;
wire \VGA|controller|controller_translator|Add0~8_combout ;
wire \VGA|controller|controller_translator|Add0~6_combout ;
wire \VGA|controller|controller_translator|Add0~4_combout ;
wire \VGA|controller|controller_translator|Add0~2_combout ;
wire \VGA|controller|controller_translator|Add0~0_combout ;
wire \VGA|controller|controller_translator|mem_address[5]~1 ;
wire \VGA|controller|controller_translator|mem_address[6]~3 ;
wire \VGA|controller|controller_translator|mem_address[7]~5 ;
wire \VGA|controller|controller_translator|mem_address[8]~7 ;
wire \VGA|controller|controller_translator|mem_address[9]~9 ;
wire \VGA|controller|controller_translator|mem_address[10]~11 ;
wire \VGA|controller|controller_translator|mem_address[11]~13 ;
wire \VGA|controller|controller_translator|mem_address[12]~15 ;
wire \VGA|controller|controller_translator|mem_address[13]~17 ;
wire \VGA|controller|controller_translator|mem_address[14]~18_combout ;
wire \C0|x~1_combout ;
wire \C0|Selector16~7_combout ;
wire \C0|Selector26~0_combout ;
wire \C0|Selector16~4_combout ;
wire \update_clock|clock_out~clkctrl_outclk ;
wire \SW[0]~input_o ;
wire \SW[4]~input_o ;
wire \snakeX[0][7]~1_combout ;
wire \SW[1]~input_o ;
wire \SW[3]~input_o ;
wire \SW[2]~input_o ;
wire \snakeX[0][7]~2_combout ;
wire \Add4~0_combout ;
wire \snakeX[0][0]~feeder_combout ;
wire \C0|WideOr8~0_combout ;
wire \C0|started~combout ;
wire \snakeX[0][7]~0_combout ;
wire \snakeX[0][7]~3_combout ;
wire \snakeX[0][0]~q ;
wire \Add4~1 ;
wire \Add4~2_combout ;
wire \snakeX[0][1]~feeder_combout ;
wire \snakeX[0][1]~q ;
wire \Add4~3 ;
wire \Add4~4_combout ;
wire \snakeX[0][2]~q ;
wire \Add4~5 ;
wire \Add4~6_combout ;
wire \snakeX[0][3]~feeder_combout ;
wire \snakeX[0][3]~q ;
wire \Add4~7 ;
wire \Add4~8_combout ;
wire \snakeX[0][4]~q ;
wire \Add4~9 ;
wire \Add4~10_combout ;
wire \snakeX[0][5]~q ;
wire \C0|Selector26~1_combout ;
wire \C0|Selector26~2_combout ;
wire \C0|Selector26~3_combout ;
wire \C0|WideOr13~combout ;
wire \C0|WideOr13~clkctrl_outclk ;
wire \C0|Selector27~0_combout ;
wire \Mux17~0_combout ;
wire \C0|Selector23~0_combout ;
wire \Add4~11 ;
wire \Add4~12_combout ;
wire \snakeX[0][6]~q ;
wire \C0|Selector27~1_combout ;
wire \Add4~13 ;
wire \Add4~14_combout ;
wire \snakeX[0][7]~q ;
wire \C0|Selector29~0_combout ;
wire \C0|Selector29~1_combout ;
wire \C0|Selector18~1_combout ;
wire \Add3~0_combout ;
wire \snakeY[0][2]~0_combout ;
wire \snakeY[0][0]~q ;
wire \Add3~1 ;
wire \Add3~2_combout ;
wire \snakeY[0][1]~feeder_combout ;
wire \snakeY[0][1]~q ;
wire \Add3~3 ;
wire \Add3~4_combout ;
wire \snakeY[0][2]~q ;
wire \Add3~5 ;
wire \Add3~6_combout ;
wire \snakeY[0][3]~feeder_combout ;
wire \snakeY[0][3]~q ;
wire \Add3~7 ;
wire \Add3~8_combout ;
wire \snakeY[0][4]~q ;
wire \Add3~9 ;
wire \Add3~10_combout ;
wire \snakeY[0][5]~q ;
wire \C0|Selector18~0_combout ;
wire \C0|Selector18~2_combout ;
wire \C0|Selector16~5_combout ;
wire \C0|Selector16~6_combout ;
wire \C0|Selector17~1_combout ;
wire \C0|Selector17~0_combout ;
wire \C0|Selector17~2_combout ;
wire \C0|Selector19~0_combout ;
wire \Add3~11 ;
wire \Add3~12_combout ;
wire \snakeY[0][6]~q ;
wire \C0|Selector19~1_combout ;
wire \VGA|LessThan3~0_combout ;
wire \VGA|writeEn~0_combout ;
wire \C0|Selector15~0_combout ;
wire \C0|Selector15~1_combout ;
wire \C0|Selector14~1_combout ;
wire \C0|Selector14~0_combout ;
wire \C0|Selector14~2_combout ;
wire \C0|Selector13~0_combout ;
wire \C0|Selector13~1_combout ;
wire \VGA|user_input_translator|Add0~1 ;
wire \VGA|user_input_translator|Add0~3 ;
wire \VGA|user_input_translator|Add0~5 ;
wire \VGA|user_input_translator|Add0~7 ;
wire \VGA|user_input_translator|Add0~9 ;
wire \VGA|user_input_translator|Add0~11 ;
wire \VGA|user_input_translator|Add0~13 ;
wire \VGA|user_input_translator|Add0~14_combout ;
wire \VGA|user_input_translator|Add0~12_combout ;
wire \VGA|user_input_translator|Add0~10_combout ;
wire \VGA|user_input_translator|Add0~8_combout ;
wire \VGA|user_input_translator|Add0~6_combout ;
wire \VGA|user_input_translator|Add0~4_combout ;
wire \VGA|user_input_translator|Add0~2_combout ;
wire \VGA|user_input_translator|Add0~0_combout ;
wire \VGA|user_input_translator|mem_address[5]~1 ;
wire \VGA|user_input_translator|mem_address[6]~3 ;
wire \VGA|user_input_translator|mem_address[7]~5 ;
wire \VGA|user_input_translator|mem_address[8]~7 ;
wire \VGA|user_input_translator|mem_address[9]~9 ;
wire \VGA|user_input_translator|mem_address[10]~11 ;
wire \VGA|user_input_translator|mem_address[11]~13 ;
wire \VGA|user_input_translator|mem_address[12]~15 ;
wire \VGA|user_input_translator|mem_address[13]~17 ;
wire \VGA|user_input_translator|mem_address[14]~18_combout ;
wire \VGA|user_input_translator|mem_address[13]~16_combout ;
wire \VGA|controller|controller_translator|mem_address[13]~16_combout ;
wire \Mux16~0_combout ;
wire \C0|Selector2~0_combout ;
wire \C0|Selector21~0_combout ;
wire \C0|Selector21~1_combout ;
wire \C0|Selector22~1_combout ;
wire \C0|Selector22~0_combout ;
wire \C0|Selector22~2_combout ;
wire \C0|Selector23~1_combout ;
wire \C0|Selector23~2_combout ;
wire \C0|Selector24~0_combout ;
wire \C0|Selector1~0_combout ;
wire \C0|Selector24~1_combout ;
wire \C0|Selector25~1_combout ;
wire \C0|Selector25~0_combout ;
wire \C0|Selector25~2_combout ;
wire \VGA|user_input_translator|mem_address[5]~0_combout ;
wire \VGA|user_input_translator|mem_address[6]~2_combout ;
wire \VGA|user_input_translator|mem_address[7]~4_combout ;
wire \VGA|user_input_translator|mem_address[8]~6_combout ;
wire \VGA|user_input_translator|mem_address[9]~8_combout ;
wire \VGA|user_input_translator|mem_address[10]~10_combout ;
wire \VGA|user_input_translator|mem_address[11]~12_combout ;
wire \VGA|controller|controller_translator|mem_address[5]~0_combout ;
wire \VGA|controller|controller_translator|mem_address[6]~2_combout ;
wire \VGA|controller|controller_translator|mem_address[7]~4_combout ;
wire \VGA|controller|controller_translator|mem_address[8]~6_combout ;
wire \VGA|controller|controller_translator|mem_address[9]~8_combout ;
wire \VGA|controller|controller_translator|mem_address[10]~10_combout ;
wire \VGA|controller|controller_translator|mem_address[11]~12_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a8 ;
wire \VGA|user_input_translator|mem_address[12]~14_combout ;
wire \VGA|controller|controller_translator|mem_address[12]~14_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ;
wire \Mux17~1_combout ;
wire \C0|Selector3~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ;
wire [2:0] \C0|col ;
wire [7:0] \C0|x ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode126w ;
wire [7:0] \general_counter|cnt ;
wire [27:0] \update_clock|counter ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w ;
wire [1:0] \VGA|VideoMemory|auto_generated|address_reg_b ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode118w ;
wire [9:0] \VGA|controller|yCounter ;
wire [6:0] \C0|y ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w ;
wire [1:0] \VGA|VideoMemory|auto_generated|out_address_reg_b ;
wire [9:0] \VGA|controller|xCounter ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode105w ;

wire [4:0] \VGA|mypll|altpll_component|pll_CLK_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;

assign \VGA|mypll|altpll_component|_clk0  = \VGA|mypll|altpll_component|pll_CLK_bus [0];
assign \VGA|mypll|altpll_component|pll~CLK1  = \VGA|mypll|altpll_component|pll_CLK_bus [1];
assign \VGA|mypll|altpll_component|pll~CLK2  = \VGA|mypll|altpll_component|pll_CLK_bus [2];
assign \VGA|mypll|altpll_component|pll~CLK3  = \VGA|mypll|altpll_component|pll_CLK_bus [3];
assign \VGA|mypll|altpll_component|pll~CLK4  = \VGA|mypll|altpll_component|pll_CLK_bus [4];

assign \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a8  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(\hex0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(\hex0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(\hex0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\hex0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(\hex0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(\hex0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(!\hex0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LEDR[0]~output (
	.i(\update_clock|clock_out~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS~output (
	.i(\VGA|controller|VGA_HS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS~output (
	.i(\VGA|controller|VGA_VS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \VGA_BLANK_N~output (
	.i(\VGA|controller|VGA_BLANK~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N23
cycloneive_io_obuf \VGA_R[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[8]),
	.obar());
// synopsys translate_off
defparam \VGA_R[8]~output .bus_hold = "false";
defparam \VGA_R[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N16
cycloneive_io_obuf \VGA_R[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[9]),
	.obar());
// synopsys translate_off
defparam \VGA_R[9]~output .bus_hold = "false";
defparam \VGA_R[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N2
cycloneive_io_obuf \VGA_G[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[8]),
	.obar());
// synopsys translate_off
defparam \VGA_G[8]~output .bus_hold = "false";
defparam \VGA_G[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N9
cycloneive_io_obuf \VGA_G[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[9]),
	.obar());
// synopsys translate_off
defparam \VGA_G[9]~output .bus_hold = "false";
defparam \VGA_G[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N9
cycloneive_io_obuf \VGA_B[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[8]),
	.obar());
// synopsys translate_off
defparam \VGA_B[8]~output .bus_hold = "false";
defparam \VGA_B[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N23
cycloneive_io_obuf \VGA_B[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[9]),
	.obar());
// synopsys translate_off
defparam \VGA_B[9]~output .bus_hold = "false";
defparam \VGA_B[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X56_Y58_N10
cycloneive_lcell_comb \general_counter|cnt[0]~8 (
// Equation(s):
// \general_counter|cnt[0]~8_combout  = \general_counter|cnt [0] $ (VCC)
// \general_counter|cnt[0]~9  = CARRY(\general_counter|cnt [0])

	.dataa(gnd),
	.datab(\general_counter|cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\general_counter|cnt[0]~8_combout ),
	.cout(\general_counter|cnt[0]~9 ));
// synopsys translate_off
defparam \general_counter|cnt[0]~8 .lut_mask = 16'h33CC;
defparam \general_counter|cnt[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y58_N16
cycloneive_lcell_comb \general_counter|cnt[3]~14 (
// Equation(s):
// \general_counter|cnt[3]~14_combout  = (\general_counter|cnt [3] & (!\general_counter|cnt[2]~13 )) # (!\general_counter|cnt [3] & ((\general_counter|cnt[2]~13 ) # (GND)))
// \general_counter|cnt[3]~15  = CARRY((!\general_counter|cnt[2]~13 ) # (!\general_counter|cnt [3]))

	.dataa(gnd),
	.datab(\general_counter|cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\general_counter|cnt[2]~13 ),
	.combout(\general_counter|cnt[3]~14_combout ),
	.cout(\general_counter|cnt[3]~15 ));
// synopsys translate_off
defparam \general_counter|cnt[3]~14 .lut_mask = 16'h3C3F;
defparam \general_counter|cnt[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y58_N18
cycloneive_lcell_comb \general_counter|cnt[4]~16 (
// Equation(s):
// \general_counter|cnt[4]~16_combout  = (\general_counter|cnt [4] & (\general_counter|cnt[3]~15  $ (GND))) # (!\general_counter|cnt [4] & (!\general_counter|cnt[3]~15  & VCC))
// \general_counter|cnt[4]~17  = CARRY((\general_counter|cnt [4] & !\general_counter|cnt[3]~15 ))

	.dataa(\general_counter|cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\general_counter|cnt[3]~15 ),
	.combout(\general_counter|cnt[4]~16_combout ),
	.cout(\general_counter|cnt[4]~17 ));
// synopsys translate_off
defparam \general_counter|cnt[4]~16 .lut_mask = 16'hA50A;
defparam \general_counter|cnt[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y58_N19
dffeas \general_counter|cnt[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\general_counter|cnt[4]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C0|WideOr9~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_counter|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \general_counter|cnt[4] .is_wysiwyg = "true";
defparam \general_counter|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y58_N30
cycloneive_lcell_comb \C0|Equal0~0 (
// Equation(s):
// \C0|Equal0~0_combout  = (\general_counter|cnt [0] & (\general_counter|cnt [4] & (\general_counter|cnt [1] & \general_counter|cnt [2])))

	.dataa(\general_counter|cnt [0]),
	.datab(\general_counter|cnt [4]),
	.datac(\general_counter|cnt [1]),
	.datad(\general_counter|cnt [2]),
	.cin(gnd),
	.combout(\C0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Equal0~0 .lut_mask = 16'h8000;
defparam \C0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y58_N9
dffeas \C0|current_state.S_INITIALIZE_TOP_BORDER (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\KEY[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|current_state.S_INITIALIZE_TOP_BORDER~q ),
	.prn(vcc));
// synopsys translate_off
defparam \C0|current_state.S_INITIALIZE_TOP_BORDER .is_wysiwyg = "true";
defparam \C0|current_state.S_INITIALIZE_TOP_BORDER .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y58_N16
cycloneive_lcell_comb \C0|Selector4~0 (
// Equation(s):
// \C0|Selector4~0_combout  = ((\C0|current_state.S_DRAW_TOP_BORDER~q  & ((!\C0|Equal0~0_combout ) # (!\C0|Equal0~1_combout )))) # (!\C0|current_state.S_INITIALIZE_TOP_BORDER~q )

	.dataa(\C0|current_state.S_INITIALIZE_TOP_BORDER~q ),
	.datab(\C0|current_state.S_DRAW_TOP_BORDER~q ),
	.datac(\C0|Equal0~1_combout ),
	.datad(\C0|Equal0~0_combout ),
	.cin(gnd),
	.combout(\C0|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Selector4~0 .lut_mask = 16'h5DDD;
defparam \C0|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y58_N29
dffeas \C0|current_state.S_DRAW_TOP_BORDER (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\C0|Selector4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|current_state.S_DRAW_TOP_BORDER~q ),
	.prn(vcc));
// synopsys translate_off
defparam \C0|current_state.S_DRAW_TOP_BORDER .is_wysiwyg = "true";
defparam \C0|current_state.S_DRAW_TOP_BORDER .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y58_N10
cycloneive_lcell_comb \C0|current_state~19 (
// Equation(s):
// \C0|current_state~19_combout  = (\C0|Equal0~1_combout  & (\C0|current_state.S_DRAW_TOP_BORDER~q  & (\C0|Equal0~0_combout  & \KEY[0]~input_o )))

	.dataa(\C0|Equal0~1_combout ),
	.datab(\C0|current_state.S_DRAW_TOP_BORDER~q ),
	.datac(\C0|Equal0~0_combout ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\C0|current_state~19_combout ),
	.cout());
// synopsys translate_off
defparam \C0|current_state~19 .lut_mask = 16'h8000;
defparam \C0|current_state~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y58_N21
dffeas \C0|current_state.S_INITIALIZE_LEFT_BORDER (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\C0|current_state~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|current_state.S_INITIALIZE_LEFT_BORDER~q ),
	.prn(vcc));
// synopsys translate_off
defparam \C0|current_state.S_INITIALIZE_LEFT_BORDER .is_wysiwyg = "true";
defparam \C0|current_state.S_INITIALIZE_LEFT_BORDER .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y58_N6
cycloneive_lcell_comb \C0|Selector6~0 (
// Equation(s):
// \C0|Selector6~0_combout  = (\C0|current_state.S_INITIALIZE_LEFT_BORDER~q ) # ((\C0|current_state.S_DRAW_LEFT_BORDER~q  & ((!\C0|Equal0~0_combout ) # (!\C0|Equal0~1_combout ))))

	.dataa(\C0|current_state.S_DRAW_LEFT_BORDER~q ),
	.datab(\C0|Equal0~1_combout ),
	.datac(\C0|current_state.S_INITIALIZE_LEFT_BORDER~q ),
	.datad(\C0|Equal0~0_combout ),
	.cin(gnd),
	.combout(\C0|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Selector6~0 .lut_mask = 16'hF2FA;
defparam \C0|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y58_N17
dffeas \C0|current_state.S_DRAW_LEFT_BORDER (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\C0|Selector6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|current_state.S_DRAW_LEFT_BORDER~q ),
	.prn(vcc));
// synopsys translate_off
defparam \C0|current_state.S_DRAW_LEFT_BORDER .is_wysiwyg = "true";
defparam \C0|current_state.S_DRAW_LEFT_BORDER .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y58_N18
cycloneive_lcell_comb \C0|current_state~21 (
// Equation(s):
// \C0|current_state~21_combout  = (\KEY[0]~input_o  & (\C0|Equal0~1_combout  & (\C0|Equal0~0_combout  & \C0|current_state.S_DRAW_LEFT_BORDER~q )))

	.dataa(\KEY[0]~input_o ),
	.datab(\C0|Equal0~1_combout ),
	.datac(\C0|Equal0~0_combout ),
	.datad(\C0|current_state.S_DRAW_LEFT_BORDER~q ),
	.cin(gnd),
	.combout(\C0|current_state~21_combout ),
	.cout());
// synopsys translate_off
defparam \C0|current_state~21 .lut_mask = 16'h8000;
defparam \C0|current_state~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y58_N15
dffeas \C0|current_state.S_INITIALIZE_RIGHT_BORDER (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\C0|current_state~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|current_state.S_INITIALIZE_RIGHT_BORDER~q ),
	.prn(vcc));
// synopsys translate_off
defparam \C0|current_state.S_INITIALIZE_RIGHT_BORDER .is_wysiwyg = "true";
defparam \C0|current_state.S_INITIALIZE_RIGHT_BORDER .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y58_N4
cycloneive_lcell_comb \C0|Selector7~0 (
// Equation(s):
// \C0|Selector7~0_combout  = (\C0|current_state.S_INITIALIZE_RIGHT_BORDER~q ) # ((\C0|current_state.S_DRAW_RIGHT_BORDER~q  & ((!\C0|Equal0~0_combout ) # (!\C0|Equal0~1_combout ))))

	.dataa(\C0|current_state.S_DRAW_RIGHT_BORDER~q ),
	.datab(\C0|Equal0~1_combout ),
	.datac(\C0|current_state.S_INITIALIZE_RIGHT_BORDER~q ),
	.datad(\C0|Equal0~0_combout ),
	.cin(gnd),
	.combout(\C0|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Selector7~0 .lut_mask = 16'hF2FA;
defparam \C0|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y58_N27
dffeas \C0|current_state.S_DRAW_RIGHT_BORDER (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\C0|Selector7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|current_state.S_DRAW_RIGHT_BORDER~q ),
	.prn(vcc));
// synopsys translate_off
defparam \C0|current_state.S_DRAW_RIGHT_BORDER .is_wysiwyg = "true";
defparam \C0|current_state.S_DRAW_RIGHT_BORDER .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y58_N28
cycloneive_lcell_comb \C0|x~0 (
// Equation(s):
// \C0|x~0_combout  = (!\C0|current_state.S_DRAW_RIGHT_BORDER~q  & !\C0|current_state.S_DRAW_LEFT_BORDER~q )

	.dataa(\C0|current_state.S_DRAW_RIGHT_BORDER~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\C0|current_state.S_DRAW_LEFT_BORDER~q ),
	.cin(gnd),
	.combout(\C0|x~0_combout ),
	.cout());
// synopsys translate_off
defparam \C0|x~0 .lut_mask = 16'h0055;
defparam \C0|x~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y58_N20
cycloneive_lcell_comb \general_counter|cnt[5]~18 (
// Equation(s):
// \general_counter|cnt[5]~18_combout  = (\general_counter|cnt [5] & (!\general_counter|cnt[4]~17 )) # (!\general_counter|cnt [5] & ((\general_counter|cnt[4]~17 ) # (GND)))
// \general_counter|cnt[5]~19  = CARRY((!\general_counter|cnt[4]~17 ) # (!\general_counter|cnt [5]))

	.dataa(gnd),
	.datab(\general_counter|cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\general_counter|cnt[4]~17 ),
	.combout(\general_counter|cnt[5]~18_combout ),
	.cout(\general_counter|cnt[5]~19 ));
// synopsys translate_off
defparam \general_counter|cnt[5]~18 .lut_mask = 16'h3C3F;
defparam \general_counter|cnt[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y58_N21
dffeas \general_counter|cnt[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\general_counter|cnt[5]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C0|WideOr9~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_counter|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \general_counter|cnt[5] .is_wysiwyg = "true";
defparam \general_counter|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y58_N22
cycloneive_lcell_comb \general_counter|cnt[6]~20 (
// Equation(s):
// \general_counter|cnt[6]~20_combout  = (\general_counter|cnt [6] & (\general_counter|cnt[5]~19  $ (GND))) # (!\general_counter|cnt [6] & (!\general_counter|cnt[5]~19  & VCC))
// \general_counter|cnt[6]~21  = CARRY((\general_counter|cnt [6] & !\general_counter|cnt[5]~19 ))

	.dataa(\general_counter|cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\general_counter|cnt[5]~19 ),
	.combout(\general_counter|cnt[6]~20_combout ),
	.cout(\general_counter|cnt[6]~21 ));
// synopsys translate_off
defparam \general_counter|cnt[6]~20 .lut_mask = 16'hA50A;
defparam \general_counter|cnt[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y58_N23
dffeas \general_counter|cnt[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\general_counter|cnt[6]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C0|WideOr9~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_counter|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \general_counter|cnt[6] .is_wysiwyg = "true";
defparam \general_counter|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y58_N24
cycloneive_lcell_comb \general_counter|cnt[7]~22 (
// Equation(s):
// \general_counter|cnt[7]~22_combout  = \general_counter|cnt[6]~21  $ (\general_counter|cnt [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\general_counter|cnt [7]),
	.cin(\general_counter|cnt[6]~21 ),
	.combout(\general_counter|cnt[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \general_counter|cnt[7]~22 .lut_mask = 16'h0FF0;
defparam \general_counter|cnt[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y58_N25
dffeas \general_counter|cnt[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\general_counter|cnt[7]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C0|WideOr9~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_counter|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \general_counter|cnt[7] .is_wysiwyg = "true";
defparam \general_counter|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y58_N0
cycloneive_lcell_comb \C0|Equal1~1 (
// Equation(s):
// \C0|Equal1~1_combout  = (!\general_counter|cnt [3] & (!\general_counter|cnt [4] & (!\general_counter|cnt [6] & !\general_counter|cnt [7])))

	.dataa(\general_counter|cnt [3]),
	.datab(\general_counter|cnt [4]),
	.datac(\general_counter|cnt [6]),
	.datad(\general_counter|cnt [7]),
	.cin(gnd),
	.combout(\C0|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Equal1~1 .lut_mask = 16'h0001;
defparam \C0|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N4
cycloneive_lcell_comb \update_clock|counter[0]~28 (
// Equation(s):
// \update_clock|counter[0]~28_combout  = \update_clock|counter [0] $ (VCC)
// \update_clock|counter[0]~29  = CARRY(\update_clock|counter [0])

	.dataa(gnd),
	.datab(\update_clock|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\update_clock|counter[0]~28_combout ),
	.cout(\update_clock|counter[0]~29 ));
// synopsys translate_off
defparam \update_clock|counter[0]~28 .lut_mask = 16'h33CC;
defparam \update_clock|counter[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y70_N5
dffeas \update_clock|counter[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\update_clock|counter[0]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\update_clock|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\update_clock|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \update_clock|counter[0] .is_wysiwyg = "true";
defparam \update_clock|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N6
cycloneive_lcell_comb \update_clock|counter[1]~30 (
// Equation(s):
// \update_clock|counter[1]~30_combout  = (\update_clock|counter [1] & (!\update_clock|counter[0]~29 )) # (!\update_clock|counter [1] & ((\update_clock|counter[0]~29 ) # (GND)))
// \update_clock|counter[1]~31  = CARRY((!\update_clock|counter[0]~29 ) # (!\update_clock|counter [1]))

	.dataa(\update_clock|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\update_clock|counter[0]~29 ),
	.combout(\update_clock|counter[1]~30_combout ),
	.cout(\update_clock|counter[1]~31 ));
// synopsys translate_off
defparam \update_clock|counter[1]~30 .lut_mask = 16'h5A5F;
defparam \update_clock|counter[1]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y70_N7
dffeas \update_clock|counter[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\update_clock|counter[1]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\update_clock|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\update_clock|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \update_clock|counter[1] .is_wysiwyg = "true";
defparam \update_clock|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N8
cycloneive_lcell_comb \update_clock|counter[2]~32 (
// Equation(s):
// \update_clock|counter[2]~32_combout  = (\update_clock|counter [2] & (\update_clock|counter[1]~31  $ (GND))) # (!\update_clock|counter [2] & (!\update_clock|counter[1]~31  & VCC))
// \update_clock|counter[2]~33  = CARRY((\update_clock|counter [2] & !\update_clock|counter[1]~31 ))

	.dataa(gnd),
	.datab(\update_clock|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\update_clock|counter[1]~31 ),
	.combout(\update_clock|counter[2]~32_combout ),
	.cout(\update_clock|counter[2]~33 ));
// synopsys translate_off
defparam \update_clock|counter[2]~32 .lut_mask = 16'hC30C;
defparam \update_clock|counter[2]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y70_N9
dffeas \update_clock|counter[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\update_clock|counter[2]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\update_clock|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\update_clock|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \update_clock|counter[2] .is_wysiwyg = "true";
defparam \update_clock|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N10
cycloneive_lcell_comb \update_clock|counter[3]~34 (
// Equation(s):
// \update_clock|counter[3]~34_combout  = (\update_clock|counter [3] & (!\update_clock|counter[2]~33 )) # (!\update_clock|counter [3] & ((\update_clock|counter[2]~33 ) # (GND)))
// \update_clock|counter[3]~35  = CARRY((!\update_clock|counter[2]~33 ) # (!\update_clock|counter [3]))

	.dataa(\update_clock|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\update_clock|counter[2]~33 ),
	.combout(\update_clock|counter[3]~34_combout ),
	.cout(\update_clock|counter[3]~35 ));
// synopsys translate_off
defparam \update_clock|counter[3]~34 .lut_mask = 16'h5A5F;
defparam \update_clock|counter[3]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y70_N11
dffeas \update_clock|counter[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\update_clock|counter[3]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\update_clock|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\update_clock|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \update_clock|counter[3] .is_wysiwyg = "true";
defparam \update_clock|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N12
cycloneive_lcell_comb \update_clock|counter[4]~36 (
// Equation(s):
// \update_clock|counter[4]~36_combout  = (\update_clock|counter [4] & (\update_clock|counter[3]~35  $ (GND))) # (!\update_clock|counter [4] & (!\update_clock|counter[3]~35  & VCC))
// \update_clock|counter[4]~37  = CARRY((\update_clock|counter [4] & !\update_clock|counter[3]~35 ))

	.dataa(\update_clock|counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\update_clock|counter[3]~35 ),
	.combout(\update_clock|counter[4]~36_combout ),
	.cout(\update_clock|counter[4]~37 ));
// synopsys translate_off
defparam \update_clock|counter[4]~36 .lut_mask = 16'hA50A;
defparam \update_clock|counter[4]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y70_N13
dffeas \update_clock|counter[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\update_clock|counter[4]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\update_clock|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\update_clock|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \update_clock|counter[4] .is_wysiwyg = "true";
defparam \update_clock|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N14
cycloneive_lcell_comb \update_clock|counter[5]~38 (
// Equation(s):
// \update_clock|counter[5]~38_combout  = (\update_clock|counter [5] & (!\update_clock|counter[4]~37 )) # (!\update_clock|counter [5] & ((\update_clock|counter[4]~37 ) # (GND)))
// \update_clock|counter[5]~39  = CARRY((!\update_clock|counter[4]~37 ) # (!\update_clock|counter [5]))

	.dataa(gnd),
	.datab(\update_clock|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\update_clock|counter[4]~37 ),
	.combout(\update_clock|counter[5]~38_combout ),
	.cout(\update_clock|counter[5]~39 ));
// synopsys translate_off
defparam \update_clock|counter[5]~38 .lut_mask = 16'h3C3F;
defparam \update_clock|counter[5]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y70_N15
dffeas \update_clock|counter[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\update_clock|counter[5]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\update_clock|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\update_clock|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \update_clock|counter[5] .is_wysiwyg = "true";
defparam \update_clock|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N16
cycloneive_lcell_comb \update_clock|counter[6]~40 (
// Equation(s):
// \update_clock|counter[6]~40_combout  = (\update_clock|counter [6] & (\update_clock|counter[5]~39  $ (GND))) # (!\update_clock|counter [6] & (!\update_clock|counter[5]~39  & VCC))
// \update_clock|counter[6]~41  = CARRY((\update_clock|counter [6] & !\update_clock|counter[5]~39 ))

	.dataa(gnd),
	.datab(\update_clock|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\update_clock|counter[5]~39 ),
	.combout(\update_clock|counter[6]~40_combout ),
	.cout(\update_clock|counter[6]~41 ));
// synopsys translate_off
defparam \update_clock|counter[6]~40 .lut_mask = 16'hC30C;
defparam \update_clock|counter[6]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y70_N17
dffeas \update_clock|counter[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\update_clock|counter[6]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\update_clock|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\update_clock|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \update_clock|counter[6] .is_wysiwyg = "true";
defparam \update_clock|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N18
cycloneive_lcell_comb \update_clock|counter[7]~42 (
// Equation(s):
// \update_clock|counter[7]~42_combout  = (\update_clock|counter [7] & (!\update_clock|counter[6]~41 )) # (!\update_clock|counter [7] & ((\update_clock|counter[6]~41 ) # (GND)))
// \update_clock|counter[7]~43  = CARRY((!\update_clock|counter[6]~41 ) # (!\update_clock|counter [7]))

	.dataa(gnd),
	.datab(\update_clock|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\update_clock|counter[6]~41 ),
	.combout(\update_clock|counter[7]~42_combout ),
	.cout(\update_clock|counter[7]~43 ));
// synopsys translate_off
defparam \update_clock|counter[7]~42 .lut_mask = 16'h3C3F;
defparam \update_clock|counter[7]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y70_N19
dffeas \update_clock|counter[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\update_clock|counter[7]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\update_clock|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\update_clock|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \update_clock|counter[7] .is_wysiwyg = "true";
defparam \update_clock|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N20
cycloneive_lcell_comb \update_clock|counter[8]~44 (
// Equation(s):
// \update_clock|counter[8]~44_combout  = (\update_clock|counter [8] & (\update_clock|counter[7]~43  $ (GND))) # (!\update_clock|counter [8] & (!\update_clock|counter[7]~43  & VCC))
// \update_clock|counter[8]~45  = CARRY((\update_clock|counter [8] & !\update_clock|counter[7]~43 ))

	.dataa(gnd),
	.datab(\update_clock|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\update_clock|counter[7]~43 ),
	.combout(\update_clock|counter[8]~44_combout ),
	.cout(\update_clock|counter[8]~45 ));
// synopsys translate_off
defparam \update_clock|counter[8]~44 .lut_mask = 16'hC30C;
defparam \update_clock|counter[8]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y70_N21
dffeas \update_clock|counter[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\update_clock|counter[8]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\update_clock|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\update_clock|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \update_clock|counter[8] .is_wysiwyg = "true";
defparam \update_clock|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N22
cycloneive_lcell_comb \update_clock|counter[9]~46 (
// Equation(s):
// \update_clock|counter[9]~46_combout  = (\update_clock|counter [9] & (!\update_clock|counter[8]~45 )) # (!\update_clock|counter [9] & ((\update_clock|counter[8]~45 ) # (GND)))
// \update_clock|counter[9]~47  = CARRY((!\update_clock|counter[8]~45 ) # (!\update_clock|counter [9]))

	.dataa(\update_clock|counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\update_clock|counter[8]~45 ),
	.combout(\update_clock|counter[9]~46_combout ),
	.cout(\update_clock|counter[9]~47 ));
// synopsys translate_off
defparam \update_clock|counter[9]~46 .lut_mask = 16'h5A5F;
defparam \update_clock|counter[9]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y70_N23
dffeas \update_clock|counter[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\update_clock|counter[9]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\update_clock|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\update_clock|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \update_clock|counter[9] .is_wysiwyg = "true";
defparam \update_clock|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N24
cycloneive_lcell_comb \update_clock|counter[10]~48 (
// Equation(s):
// \update_clock|counter[10]~48_combout  = (\update_clock|counter [10] & (\update_clock|counter[9]~47  $ (GND))) # (!\update_clock|counter [10] & (!\update_clock|counter[9]~47  & VCC))
// \update_clock|counter[10]~49  = CARRY((\update_clock|counter [10] & !\update_clock|counter[9]~47 ))

	.dataa(gnd),
	.datab(\update_clock|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\update_clock|counter[9]~47 ),
	.combout(\update_clock|counter[10]~48_combout ),
	.cout(\update_clock|counter[10]~49 ));
// synopsys translate_off
defparam \update_clock|counter[10]~48 .lut_mask = 16'hC30C;
defparam \update_clock|counter[10]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y70_N25
dffeas \update_clock|counter[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\update_clock|counter[10]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\update_clock|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\update_clock|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \update_clock|counter[10] .is_wysiwyg = "true";
defparam \update_clock|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N26
cycloneive_lcell_comb \update_clock|counter[11]~50 (
// Equation(s):
// \update_clock|counter[11]~50_combout  = (\update_clock|counter [11] & (!\update_clock|counter[10]~49 )) # (!\update_clock|counter [11] & ((\update_clock|counter[10]~49 ) # (GND)))
// \update_clock|counter[11]~51  = CARRY((!\update_clock|counter[10]~49 ) # (!\update_clock|counter [11]))

	.dataa(\update_clock|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\update_clock|counter[10]~49 ),
	.combout(\update_clock|counter[11]~50_combout ),
	.cout(\update_clock|counter[11]~51 ));
// synopsys translate_off
defparam \update_clock|counter[11]~50 .lut_mask = 16'h5A5F;
defparam \update_clock|counter[11]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y70_N27
dffeas \update_clock|counter[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\update_clock|counter[11]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\update_clock|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\update_clock|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \update_clock|counter[11] .is_wysiwyg = "true";
defparam \update_clock|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N28
cycloneive_lcell_comb \update_clock|counter[12]~52 (
// Equation(s):
// \update_clock|counter[12]~52_combout  = (\update_clock|counter [12] & (\update_clock|counter[11]~51  $ (GND))) # (!\update_clock|counter [12] & (!\update_clock|counter[11]~51  & VCC))
// \update_clock|counter[12]~53  = CARRY((\update_clock|counter [12] & !\update_clock|counter[11]~51 ))

	.dataa(gnd),
	.datab(\update_clock|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\update_clock|counter[11]~51 ),
	.combout(\update_clock|counter[12]~52_combout ),
	.cout(\update_clock|counter[12]~53 ));
// synopsys translate_off
defparam \update_clock|counter[12]~52 .lut_mask = 16'hC30C;
defparam \update_clock|counter[12]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y70_N29
dffeas \update_clock|counter[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\update_clock|counter[12]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\update_clock|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\update_clock|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \update_clock|counter[12] .is_wysiwyg = "true";
defparam \update_clock|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N30
cycloneive_lcell_comb \update_clock|counter[13]~54 (
// Equation(s):
// \update_clock|counter[13]~54_combout  = (\update_clock|counter [13] & (!\update_clock|counter[12]~53 )) # (!\update_clock|counter [13] & ((\update_clock|counter[12]~53 ) # (GND)))
// \update_clock|counter[13]~55  = CARRY((!\update_clock|counter[12]~53 ) # (!\update_clock|counter [13]))

	.dataa(\update_clock|counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\update_clock|counter[12]~53 ),
	.combout(\update_clock|counter[13]~54_combout ),
	.cout(\update_clock|counter[13]~55 ));
// synopsys translate_off
defparam \update_clock|counter[13]~54 .lut_mask = 16'h5A5F;
defparam \update_clock|counter[13]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y70_N31
dffeas \update_clock|counter[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\update_clock|counter[13]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\update_clock|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\update_clock|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \update_clock|counter[13] .is_wysiwyg = "true";
defparam \update_clock|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N0
cycloneive_lcell_comb \update_clock|counter[14]~56 (
// Equation(s):
// \update_clock|counter[14]~56_combout  = (\update_clock|counter [14] & (\update_clock|counter[13]~55  $ (GND))) # (!\update_clock|counter [14] & (!\update_clock|counter[13]~55  & VCC))
// \update_clock|counter[14]~57  = CARRY((\update_clock|counter [14] & !\update_clock|counter[13]~55 ))

	.dataa(gnd),
	.datab(\update_clock|counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\update_clock|counter[13]~55 ),
	.combout(\update_clock|counter[14]~56_combout ),
	.cout(\update_clock|counter[14]~57 ));
// synopsys translate_off
defparam \update_clock|counter[14]~56 .lut_mask = 16'hC30C;
defparam \update_clock|counter[14]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y69_N1
dffeas \update_clock|counter[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\update_clock|counter[14]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\update_clock|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\update_clock|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \update_clock|counter[14] .is_wysiwyg = "true";
defparam \update_clock|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N2
cycloneive_lcell_comb \update_clock|counter[15]~58 (
// Equation(s):
// \update_clock|counter[15]~58_combout  = (\update_clock|counter [15] & (!\update_clock|counter[14]~57 )) # (!\update_clock|counter [15] & ((\update_clock|counter[14]~57 ) # (GND)))
// \update_clock|counter[15]~59  = CARRY((!\update_clock|counter[14]~57 ) # (!\update_clock|counter [15]))

	.dataa(gnd),
	.datab(\update_clock|counter [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\update_clock|counter[14]~57 ),
	.combout(\update_clock|counter[15]~58_combout ),
	.cout(\update_clock|counter[15]~59 ));
// synopsys translate_off
defparam \update_clock|counter[15]~58 .lut_mask = 16'h3C3F;
defparam \update_clock|counter[15]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y69_N3
dffeas \update_clock|counter[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\update_clock|counter[15]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\update_clock|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\update_clock|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \update_clock|counter[15] .is_wysiwyg = "true";
defparam \update_clock|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N4
cycloneive_lcell_comb \update_clock|counter[16]~60 (
// Equation(s):
// \update_clock|counter[16]~60_combout  = (\update_clock|counter [16] & (\update_clock|counter[15]~59  $ (GND))) # (!\update_clock|counter [16] & (!\update_clock|counter[15]~59  & VCC))
// \update_clock|counter[16]~61  = CARRY((\update_clock|counter [16] & !\update_clock|counter[15]~59 ))

	.dataa(gnd),
	.datab(\update_clock|counter [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\update_clock|counter[15]~59 ),
	.combout(\update_clock|counter[16]~60_combout ),
	.cout(\update_clock|counter[16]~61 ));
// synopsys translate_off
defparam \update_clock|counter[16]~60 .lut_mask = 16'hC30C;
defparam \update_clock|counter[16]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y69_N5
dffeas \update_clock|counter[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\update_clock|counter[16]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\update_clock|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\update_clock|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \update_clock|counter[16] .is_wysiwyg = "true";
defparam \update_clock|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N6
cycloneive_lcell_comb \update_clock|counter[17]~62 (
// Equation(s):
// \update_clock|counter[17]~62_combout  = (\update_clock|counter [17] & (!\update_clock|counter[16]~61 )) # (!\update_clock|counter [17] & ((\update_clock|counter[16]~61 ) # (GND)))
// \update_clock|counter[17]~63  = CARRY((!\update_clock|counter[16]~61 ) # (!\update_clock|counter [17]))

	.dataa(\update_clock|counter [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\update_clock|counter[16]~61 ),
	.combout(\update_clock|counter[17]~62_combout ),
	.cout(\update_clock|counter[17]~63 ));
// synopsys translate_off
defparam \update_clock|counter[17]~62 .lut_mask = 16'h5A5F;
defparam \update_clock|counter[17]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y69_N7
dffeas \update_clock|counter[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\update_clock|counter[17]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\update_clock|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\update_clock|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \update_clock|counter[17] .is_wysiwyg = "true";
defparam \update_clock|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N8
cycloneive_lcell_comb \update_clock|counter[18]~64 (
// Equation(s):
// \update_clock|counter[18]~64_combout  = (\update_clock|counter [18] & (\update_clock|counter[17]~63  $ (GND))) # (!\update_clock|counter [18] & (!\update_clock|counter[17]~63  & VCC))
// \update_clock|counter[18]~65  = CARRY((\update_clock|counter [18] & !\update_clock|counter[17]~63 ))

	.dataa(gnd),
	.datab(\update_clock|counter [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\update_clock|counter[17]~63 ),
	.combout(\update_clock|counter[18]~64_combout ),
	.cout(\update_clock|counter[18]~65 ));
// synopsys translate_off
defparam \update_clock|counter[18]~64 .lut_mask = 16'hC30C;
defparam \update_clock|counter[18]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y69_N9
dffeas \update_clock|counter[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\update_clock|counter[18]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\update_clock|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\update_clock|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \update_clock|counter[18] .is_wysiwyg = "true";
defparam \update_clock|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N10
cycloneive_lcell_comb \update_clock|counter[19]~66 (
// Equation(s):
// \update_clock|counter[19]~66_combout  = (\update_clock|counter [19] & (!\update_clock|counter[18]~65 )) # (!\update_clock|counter [19] & ((\update_clock|counter[18]~65 ) # (GND)))
// \update_clock|counter[19]~67  = CARRY((!\update_clock|counter[18]~65 ) # (!\update_clock|counter [19]))

	.dataa(\update_clock|counter [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\update_clock|counter[18]~65 ),
	.combout(\update_clock|counter[19]~66_combout ),
	.cout(\update_clock|counter[19]~67 ));
// synopsys translate_off
defparam \update_clock|counter[19]~66 .lut_mask = 16'h5A5F;
defparam \update_clock|counter[19]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y69_N11
dffeas \update_clock|counter[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\update_clock|counter[19]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\update_clock|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\update_clock|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \update_clock|counter[19] .is_wysiwyg = "true";
defparam \update_clock|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N12
cycloneive_lcell_comb \update_clock|counter[20]~68 (
// Equation(s):
// \update_clock|counter[20]~68_combout  = (\update_clock|counter [20] & (\update_clock|counter[19]~67  $ (GND))) # (!\update_clock|counter [20] & (!\update_clock|counter[19]~67  & VCC))
// \update_clock|counter[20]~69  = CARRY((\update_clock|counter [20] & !\update_clock|counter[19]~67 ))

	.dataa(\update_clock|counter [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\update_clock|counter[19]~67 ),
	.combout(\update_clock|counter[20]~68_combout ),
	.cout(\update_clock|counter[20]~69 ));
// synopsys translate_off
defparam \update_clock|counter[20]~68 .lut_mask = 16'hA50A;
defparam \update_clock|counter[20]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y69_N13
dffeas \update_clock|counter[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\update_clock|counter[20]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\update_clock|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\update_clock|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \update_clock|counter[20] .is_wysiwyg = "true";
defparam \update_clock|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N14
cycloneive_lcell_comb \update_clock|counter[21]~70 (
// Equation(s):
// \update_clock|counter[21]~70_combout  = (\update_clock|counter [21] & (!\update_clock|counter[20]~69 )) # (!\update_clock|counter [21] & ((\update_clock|counter[20]~69 ) # (GND)))
// \update_clock|counter[21]~71  = CARRY((!\update_clock|counter[20]~69 ) # (!\update_clock|counter [21]))

	.dataa(gnd),
	.datab(\update_clock|counter [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\update_clock|counter[20]~69 ),
	.combout(\update_clock|counter[21]~70_combout ),
	.cout(\update_clock|counter[21]~71 ));
// synopsys translate_off
defparam \update_clock|counter[21]~70 .lut_mask = 16'h3C3F;
defparam \update_clock|counter[21]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y69_N15
dffeas \update_clock|counter[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\update_clock|counter[21]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\update_clock|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\update_clock|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \update_clock|counter[21] .is_wysiwyg = "true";
defparam \update_clock|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N16
cycloneive_lcell_comb \update_clock|counter[22]~72 (
// Equation(s):
// \update_clock|counter[22]~72_combout  = (\update_clock|counter [22] & (\update_clock|counter[21]~71  $ (GND))) # (!\update_clock|counter [22] & (!\update_clock|counter[21]~71  & VCC))
// \update_clock|counter[22]~73  = CARRY((\update_clock|counter [22] & !\update_clock|counter[21]~71 ))

	.dataa(gnd),
	.datab(\update_clock|counter [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\update_clock|counter[21]~71 ),
	.combout(\update_clock|counter[22]~72_combout ),
	.cout(\update_clock|counter[22]~73 ));
// synopsys translate_off
defparam \update_clock|counter[22]~72 .lut_mask = 16'hC30C;
defparam \update_clock|counter[22]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y69_N17
dffeas \update_clock|counter[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\update_clock|counter[22]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\update_clock|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\update_clock|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \update_clock|counter[22] .is_wysiwyg = "true";
defparam \update_clock|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N18
cycloneive_lcell_comb \update_clock|counter[23]~74 (
// Equation(s):
// \update_clock|counter[23]~74_combout  = (\update_clock|counter [23] & (!\update_clock|counter[22]~73 )) # (!\update_clock|counter [23] & ((\update_clock|counter[22]~73 ) # (GND)))
// \update_clock|counter[23]~75  = CARRY((!\update_clock|counter[22]~73 ) # (!\update_clock|counter [23]))

	.dataa(gnd),
	.datab(\update_clock|counter [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\update_clock|counter[22]~73 ),
	.combout(\update_clock|counter[23]~74_combout ),
	.cout(\update_clock|counter[23]~75 ));
// synopsys translate_off
defparam \update_clock|counter[23]~74 .lut_mask = 16'h3C3F;
defparam \update_clock|counter[23]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y69_N19
dffeas \update_clock|counter[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\update_clock|counter[23]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\update_clock|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\update_clock|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \update_clock|counter[23] .is_wysiwyg = "true";
defparam \update_clock|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N20
cycloneive_lcell_comb \update_clock|counter[24]~76 (
// Equation(s):
// \update_clock|counter[24]~76_combout  = (\update_clock|counter [24] & (\update_clock|counter[23]~75  $ (GND))) # (!\update_clock|counter [24] & (!\update_clock|counter[23]~75  & VCC))
// \update_clock|counter[24]~77  = CARRY((\update_clock|counter [24] & !\update_clock|counter[23]~75 ))

	.dataa(gnd),
	.datab(\update_clock|counter [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\update_clock|counter[23]~75 ),
	.combout(\update_clock|counter[24]~76_combout ),
	.cout(\update_clock|counter[24]~77 ));
// synopsys translate_off
defparam \update_clock|counter[24]~76 .lut_mask = 16'hC30C;
defparam \update_clock|counter[24]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y69_N21
dffeas \update_clock|counter[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\update_clock|counter[24]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\update_clock|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\update_clock|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \update_clock|counter[24] .is_wysiwyg = "true";
defparam \update_clock|counter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N22
cycloneive_lcell_comb \update_clock|counter[25]~78 (
// Equation(s):
// \update_clock|counter[25]~78_combout  = (\update_clock|counter [25] & (!\update_clock|counter[24]~77 )) # (!\update_clock|counter [25] & ((\update_clock|counter[24]~77 ) # (GND)))
// \update_clock|counter[25]~79  = CARRY((!\update_clock|counter[24]~77 ) # (!\update_clock|counter [25]))

	.dataa(\update_clock|counter [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\update_clock|counter[24]~77 ),
	.combout(\update_clock|counter[25]~78_combout ),
	.cout(\update_clock|counter[25]~79 ));
// synopsys translate_off
defparam \update_clock|counter[25]~78 .lut_mask = 16'h5A5F;
defparam \update_clock|counter[25]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y69_N23
dffeas \update_clock|counter[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\update_clock|counter[25]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\update_clock|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\update_clock|counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \update_clock|counter[25] .is_wysiwyg = "true";
defparam \update_clock|counter[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N24
cycloneive_lcell_comb \update_clock|counter[26]~80 (
// Equation(s):
// \update_clock|counter[26]~80_combout  = (\update_clock|counter [26] & (\update_clock|counter[25]~79  $ (GND))) # (!\update_clock|counter [26] & (!\update_clock|counter[25]~79  & VCC))
// \update_clock|counter[26]~81  = CARRY((\update_clock|counter [26] & !\update_clock|counter[25]~79 ))

	.dataa(gnd),
	.datab(\update_clock|counter [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\update_clock|counter[25]~79 ),
	.combout(\update_clock|counter[26]~80_combout ),
	.cout(\update_clock|counter[26]~81 ));
// synopsys translate_off
defparam \update_clock|counter[26]~80 .lut_mask = 16'hC30C;
defparam \update_clock|counter[26]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y69_N25
dffeas \update_clock|counter[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\update_clock|counter[26]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\update_clock|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\update_clock|counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \update_clock|counter[26] .is_wysiwyg = "true";
defparam \update_clock|counter[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N26
cycloneive_lcell_comb \update_clock|counter[27]~82 (
// Equation(s):
// \update_clock|counter[27]~82_combout  = \update_clock|counter [27] $ (\update_clock|counter[26]~81 )

	.dataa(\update_clock|counter [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\update_clock|counter[26]~81 ),
	.combout(\update_clock|counter[27]~82_combout ),
	.cout());
// synopsys translate_off
defparam \update_clock|counter[27]~82 .lut_mask = 16'h5A5A;
defparam \update_clock|counter[27]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y69_N27
dffeas \update_clock|counter[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\update_clock|counter[27]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\update_clock|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\update_clock|counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \update_clock|counter[27] .is_wysiwyg = "true";
defparam \update_clock|counter[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N28
cycloneive_lcell_comb \update_clock|LessThan0~0 (
// Equation(s):
// \update_clock|LessThan0~0_combout  = (!\update_clock|counter [25] & (!\update_clock|counter [26] & (!\update_clock|counter [27] & !\update_clock|counter [24])))

	.dataa(\update_clock|counter [25]),
	.datab(\update_clock|counter [26]),
	.datac(\update_clock|counter [27]),
	.datad(\update_clock|counter [24]),
	.cin(gnd),
	.combout(\update_clock|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \update_clock|LessThan0~0 .lut_mask = 16'h0001;
defparam \update_clock|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N8
cycloneive_lcell_comb \update_clock|LessThan0~9 (
// Equation(s):
// \update_clock|LessThan0~9_combout  = (!\update_clock|counter [21] & (!\update_clock|counter [22] & ((!\update_clock|counter [19]) # (!\update_clock|counter [20]))))

	.dataa(\update_clock|counter [20]),
	.datab(\update_clock|counter [21]),
	.datac(\update_clock|counter [22]),
	.datad(\update_clock|counter [19]),
	.cin(gnd),
	.combout(\update_clock|LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \update_clock|LessThan0~9 .lut_mask = 16'h0103;
defparam \update_clock|LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N30
cycloneive_lcell_comb \update_clock|LessThan0~1 (
// Equation(s):
// \update_clock|LessThan0~1_combout  = (!\update_clock|counter [17] & (!\update_clock|counter [16] & (!\update_clock|counter [21] & !\update_clock|counter [22])))

	.dataa(\update_clock|counter [17]),
	.datab(\update_clock|counter [16]),
	.datac(\update_clock|counter [21]),
	.datad(\update_clock|counter [22]),
	.cin(gnd),
	.combout(\update_clock|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \update_clock|LessThan0~1 .lut_mask = 16'h0001;
defparam \update_clock|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N2
cycloneive_lcell_comb \update_clock|LessThan0~6 (
// Equation(s):
// \update_clock|LessThan0~6_combout  = (\update_clock|counter [12] & ((\update_clock|counter [11]) # ((\update_clock|counter [9] & \update_clock|counter [10]))))

	.dataa(\update_clock|counter [9]),
	.datab(\update_clock|counter [12]),
	.datac(\update_clock|counter [11]),
	.datad(\update_clock|counter [10]),
	.cin(gnd),
	.combout(\update_clock|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \update_clock|LessThan0~6 .lut_mask = 16'hC8C0;
defparam \update_clock|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N30
cycloneive_lcell_comb \update_clock|LessThan0~7 (
// Equation(s):
// \update_clock|LessThan0~7_combout  = ((!\update_clock|LessThan0~6_combout  & (!\update_clock|counter [13] & !\update_clock|counter [14]))) # (!\update_clock|counter [15])

	.dataa(\update_clock|LessThan0~6_combout ),
	.datab(\update_clock|counter [13]),
	.datac(\update_clock|counter [15]),
	.datad(\update_clock|counter [14]),
	.cin(gnd),
	.combout(\update_clock|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \update_clock|LessThan0~7 .lut_mask = 16'h0F1F;
defparam \update_clock|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N12
cycloneive_lcell_comb \update_clock|LessThan0~2 (
// Equation(s):
// \update_clock|LessThan0~2_combout  = (!\update_clock|counter [13] & (!\update_clock|counter [7] & (!\update_clock|counter [11] & !\update_clock|counter [14])))

	.dataa(\update_clock|counter [13]),
	.datab(\update_clock|counter [7]),
	.datac(\update_clock|counter [11]),
	.datad(\update_clock|counter [14]),
	.cin(gnd),
	.combout(\update_clock|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \update_clock|LessThan0~2 .lut_mask = 16'h0001;
defparam \update_clock|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N18
cycloneive_lcell_comb \update_clock|LessThan0~4 (
// Equation(s):
// \update_clock|LessThan0~4_combout  = ((!\update_clock|counter [5]) # (!\update_clock|counter [6])) # (!\update_clock|counter [4])

	.dataa(\update_clock|counter [4]),
	.datab(gnd),
	.datac(\update_clock|counter [6]),
	.datad(\update_clock|counter [5]),
	.cin(gnd),
	.combout(\update_clock|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \update_clock|LessThan0~4 .lut_mask = 16'h5FFF;
defparam \update_clock|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N0
cycloneive_lcell_comb \update_clock|LessThan0~3 (
// Equation(s):
// \update_clock|LessThan0~3_combout  = (((!\update_clock|counter [3]) # (!\update_clock|counter [2])) # (!\update_clock|counter [0])) # (!\update_clock|counter [1])

	.dataa(\update_clock|counter [1]),
	.datab(\update_clock|counter [0]),
	.datac(\update_clock|counter [2]),
	.datad(\update_clock|counter [3]),
	.cin(gnd),
	.combout(\update_clock|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \update_clock|LessThan0~3 .lut_mask = 16'h7FFF;
defparam \update_clock|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N0
cycloneive_lcell_comb \update_clock|LessThan0~5 (
// Equation(s):
// \update_clock|LessThan0~5_combout  = (\update_clock|LessThan0~2_combout  & (!\update_clock|counter [8] & ((\update_clock|LessThan0~4_combout ) # (\update_clock|LessThan0~3_combout ))))

	.dataa(\update_clock|LessThan0~2_combout ),
	.datab(\update_clock|LessThan0~4_combout ),
	.datac(\update_clock|LessThan0~3_combout ),
	.datad(\update_clock|counter [8]),
	.cin(gnd),
	.combout(\update_clock|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \update_clock|LessThan0~5 .lut_mask = 16'h00A8;
defparam \update_clock|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N18
cycloneive_lcell_comb \update_clock|LessThan0~8 (
// Equation(s):
// \update_clock|LessThan0~8_combout  = (!\update_clock|counter [18] & (\update_clock|LessThan0~1_combout  & ((\update_clock|LessThan0~7_combout ) # (\update_clock|LessThan0~5_combout ))))

	.dataa(\update_clock|counter [18]),
	.datab(\update_clock|LessThan0~1_combout ),
	.datac(\update_clock|LessThan0~7_combout ),
	.datad(\update_clock|LessThan0~5_combout ),
	.cin(gnd),
	.combout(\update_clock|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \update_clock|LessThan0~8 .lut_mask = 16'h4440;
defparam \update_clock|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N0
cycloneive_lcell_comb \update_clock|LessThan0~10 (
// Equation(s):
// \update_clock|LessThan0~10_combout  = ((\update_clock|counter [23] & (!\update_clock|LessThan0~9_combout  & !\update_clock|LessThan0~8_combout ))) # (!\update_clock|LessThan0~0_combout )

	.dataa(\update_clock|LessThan0~0_combout ),
	.datab(\update_clock|counter [23]),
	.datac(\update_clock|LessThan0~9_combout ),
	.datad(\update_clock|LessThan0~8_combout ),
	.cin(gnd),
	.combout(\update_clock|LessThan0~10_combout ),
	.cout());
// synopsys translate_off
defparam \update_clock|LessThan0~10 .lut_mask = 16'h555D;
defparam \update_clock|LessThan0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N14
cycloneive_lcell_comb \update_clock|clock_out~feeder (
// Equation(s):
// \update_clock|clock_out~feeder_combout  = \update_clock|LessThan0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\update_clock|LessThan0~10_combout ),
	.cin(gnd),
	.combout(\update_clock|clock_out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \update_clock|clock_out~feeder .lut_mask = 16'hFF00;
defparam \update_clock|clock_out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y69_N15
dffeas \update_clock|clock_out (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\update_clock|clock_out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\update_clock|clock_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \update_clock|clock_out .is_wysiwyg = "true";
defparam \update_clock|clock_out .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y58_N12
cycloneive_lcell_comb \C0|Selector10~0 (
// Equation(s):
// \C0|Selector10~0_combout  = (\KEY[1]~input_o  & \C0|current_state.S_INITIALIZE_START~q )

	.dataa(\KEY[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\C0|current_state.S_INITIALIZE_START~q ),
	.cin(gnd),
	.combout(\C0|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Selector10~0 .lut_mask = 16'hAA00;
defparam \C0|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y58_N26
cycloneive_lcell_comb \C0|Selector10~1 (
// Equation(s):
// \C0|Selector10~1_combout  = (\C0|Selector10~0_combout ) # ((\C0|current_state.S_DRAW_BOTTOM_BORDER~q  & (\C0|Equal0~1_combout  & \C0|Equal0~0_combout )))

	.dataa(\C0|current_state.S_DRAW_BOTTOM_BORDER~q ),
	.datab(\C0|Equal0~1_combout ),
	.datac(\C0|Selector10~0_combout ),
	.datad(\C0|Equal0~0_combout ),
	.cin(gnd),
	.combout(\C0|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Selector10~1 .lut_mask = 16'hF8F0;
defparam \C0|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y58_N29
dffeas \C0|current_state.S_INITIALIZE_START (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\C0|Selector10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|current_state.S_INITIALIZE_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \C0|current_state.S_INITIALIZE_START .is_wysiwyg = "true";
defparam \C0|current_state.S_INITIALIZE_START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y58_N10
cycloneive_lcell_comb \C0|Selector11~0 (
// Equation(s):
// \C0|Selector11~0_combout  = (\KEY[1]~input_o  & (\update_clock|clock_out~q  & (\C0|current_state.S_UPDATE_SNAKE_APPLE~q ))) # (!\KEY[1]~input_o  & ((\C0|current_state.S_INITIALIZE_START~q ) # ((\update_clock|clock_out~q  & 
// \C0|current_state.S_UPDATE_SNAKE_APPLE~q ))))

	.dataa(\KEY[1]~input_o ),
	.datab(\update_clock|clock_out~q ),
	.datac(\C0|current_state.S_UPDATE_SNAKE_APPLE~q ),
	.datad(\C0|current_state.S_INITIALIZE_START~q ),
	.cin(gnd),
	.combout(\C0|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Selector11~0 .lut_mask = 16'hD5C0;
defparam \C0|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y58_N0
cycloneive_lcell_comb \C0|Equal1~0 (
// Equation(s):
// \C0|Equal1~0_combout  = (!\general_counter|cnt [0] & (!\general_counter|cnt [5] & (!\general_counter|cnt [1] & \general_counter|cnt [2])))

	.dataa(\general_counter|cnt [0]),
	.datab(\general_counter|cnt [5]),
	.datac(\general_counter|cnt [1]),
	.datad(\general_counter|cnt [2]),
	.cin(gnd),
	.combout(\C0|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Equal1~0 .lut_mask = 16'h0100;
defparam \C0|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y58_N14
cycloneive_lcell_comb \C0|Selector11~1 (
// Equation(s):
// \C0|Selector11~1_combout  = (\C0|Selector11~0_combout ) # ((\C0|current_state.S_DRAW_SNAKE_APPLE~q  & (\C0|Equal1~1_combout  & \C0|Equal1~0_combout )))

	.dataa(\C0|current_state.S_DRAW_SNAKE_APPLE~q ),
	.datab(\C0|Equal1~1_combout ),
	.datac(\C0|Selector11~0_combout ),
	.datad(\C0|Equal1~0_combout ),
	.cin(gnd),
	.combout(\C0|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Selector11~1 .lut_mask = 16'hF8F0;
defparam \C0|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y58_N17
dffeas \C0|current_state.S_UPDATE_SNAKE_APPLE (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\C0|Selector11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|current_state.S_UPDATE_SNAKE_APPLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \C0|current_state.S_UPDATE_SNAKE_APPLE .is_wysiwyg = "true";
defparam \C0|current_state.S_UPDATE_SNAKE_APPLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N24
cycloneive_lcell_comb \C0|Selector12~0 (
// Equation(s):
// \C0|Selector12~0_combout  = (!\update_clock|clock_out~q  & \C0|current_state.S_UPDATE_SNAKE_APPLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\update_clock|clock_out~q ),
	.datad(\C0|current_state.S_UPDATE_SNAKE_APPLE~q ),
	.cin(gnd),
	.combout(\C0|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Selector12~0 .lut_mask = 16'h0F00;
defparam \C0|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N12
cycloneive_lcell_comb \C0|Selector12~1 (
// Equation(s):
// \C0|Selector12~1_combout  = (\C0|Selector12~0_combout ) # ((\C0|current_state.S_DRAW_SNAKE_APPLE~q  & ((!\C0|Equal1~0_combout ) # (!\C0|Equal1~1_combout ))))

	.dataa(\C0|Equal1~1_combout ),
	.datab(\C0|Selector12~0_combout ),
	.datac(\C0|Equal1~0_combout ),
	.datad(\C0|current_state.S_DRAW_SNAKE_APPLE~q ),
	.cin(gnd),
	.combout(\C0|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Selector12~1 .lut_mask = 16'hDFCC;
defparam \C0|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y58_N11
dffeas \C0|current_state.S_DRAW_SNAKE_APPLE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\C0|Selector12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|current_state.S_DRAW_SNAKE_APPLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \C0|current_state.S_DRAW_SNAKE_APPLE .is_wysiwyg = "true";
defparam \C0|current_state.S_DRAW_SNAKE_APPLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y58_N4
cycloneive_lcell_comb \C0|WideOr9 (
// Equation(s):
// \C0|WideOr9~combout  = (!\C0|current_state.S_DRAW_BOTTOM_BORDER~q  & (\C0|x~0_combout  & (!\C0|current_state.S_DRAW_SNAKE_APPLE~q  & !\C0|current_state.S_DRAW_TOP_BORDER~q )))

	.dataa(\C0|current_state.S_DRAW_BOTTOM_BORDER~q ),
	.datab(\C0|x~0_combout ),
	.datac(\C0|current_state.S_DRAW_SNAKE_APPLE~q ),
	.datad(\C0|current_state.S_DRAW_TOP_BORDER~q ),
	.cin(gnd),
	.combout(\C0|WideOr9~combout ),
	.cout());
// synopsys translate_off
defparam \C0|WideOr9 .lut_mask = 16'h0004;
defparam \C0|WideOr9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y58_N23
dffeas \general_counter|cnt[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\general_counter|cnt[0]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C0|WideOr9~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_counter|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \general_counter|cnt[0] .is_wysiwyg = "true";
defparam \general_counter|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y58_N12
cycloneive_lcell_comb \general_counter|cnt[1]~10 (
// Equation(s):
// \general_counter|cnt[1]~10_combout  = (\general_counter|cnt [1] & (!\general_counter|cnt[0]~9 )) # (!\general_counter|cnt [1] & ((\general_counter|cnt[0]~9 ) # (GND)))
// \general_counter|cnt[1]~11  = CARRY((!\general_counter|cnt[0]~9 ) # (!\general_counter|cnt [1]))

	.dataa(\general_counter|cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\general_counter|cnt[0]~9 ),
	.combout(\general_counter|cnt[1]~10_combout ),
	.cout(\general_counter|cnt[1]~11 ));
// synopsys translate_off
defparam \general_counter|cnt[1]~10 .lut_mask = 16'h5A5F;
defparam \general_counter|cnt[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y58_N5
dffeas \general_counter|cnt[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\general_counter|cnt[1]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C0|WideOr9~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_counter|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \general_counter|cnt[1] .is_wysiwyg = "true";
defparam \general_counter|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y58_N14
cycloneive_lcell_comb \general_counter|cnt[2]~12 (
// Equation(s):
// \general_counter|cnt[2]~12_combout  = (\general_counter|cnt [2] & (\general_counter|cnt[1]~11  $ (GND))) # (!\general_counter|cnt [2] & (!\general_counter|cnt[1]~11  & VCC))
// \general_counter|cnt[2]~13  = CARRY((\general_counter|cnt [2] & !\general_counter|cnt[1]~11 ))

	.dataa(gnd),
	.datab(\general_counter|cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\general_counter|cnt[1]~11 ),
	.combout(\general_counter|cnt[2]~12_combout ),
	.cout(\general_counter|cnt[2]~13 ));
// synopsys translate_off
defparam \general_counter|cnt[2]~12 .lut_mask = 16'hC30C;
defparam \general_counter|cnt[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y58_N17
dffeas \general_counter|cnt[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\general_counter|cnt[2]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C0|WideOr9~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_counter|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \general_counter|cnt[2] .is_wysiwyg = "true";
defparam \general_counter|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y58_N11
dffeas \general_counter|cnt[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\general_counter|cnt[3]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C0|WideOr9~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\general_counter|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \general_counter|cnt[3] .is_wysiwyg = "true";
defparam \general_counter|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y58_N12
cycloneive_lcell_comb \C0|Equal0~1 (
// Equation(s):
// \C0|Equal0~1_combout  = (!\general_counter|cnt [3] & (\general_counter|cnt [6] & (\general_counter|cnt [5] & !\general_counter|cnt [7])))

	.dataa(\general_counter|cnt [3]),
	.datab(\general_counter|cnt [6]),
	.datac(\general_counter|cnt [5]),
	.datad(\general_counter|cnt [7]),
	.cin(gnd),
	.combout(\C0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Equal0~1 .lut_mask = 16'h0040;
defparam \C0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y58_N8
cycloneive_lcell_comb \C0|current_state~20 (
// Equation(s):
// \C0|current_state~20_combout  = (\C0|Equal0~1_combout  & (\C0|Equal0~0_combout  & (\C0|current_state.S_DRAW_RIGHT_BORDER~q  & \KEY[0]~input_o )))

	.dataa(\C0|Equal0~1_combout ),
	.datab(\C0|Equal0~0_combout ),
	.datac(\C0|current_state.S_DRAW_RIGHT_BORDER~q ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\C0|current_state~20_combout ),
	.cout());
// synopsys translate_off
defparam \C0|current_state~20 .lut_mask = 16'h8000;
defparam \C0|current_state~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y58_N11
dffeas \C0|current_state.S_INITIALIZE_BOTTOM_BORDER (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\C0|current_state~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|current_state.S_INITIALIZE_BOTTOM_BORDER~q ),
	.prn(vcc));
// synopsys translate_off
defparam \C0|current_state.S_INITIALIZE_BOTTOM_BORDER .is_wysiwyg = "true";
defparam \C0|current_state.S_INITIALIZE_BOTTOM_BORDER .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y58_N22
cycloneive_lcell_comb \C0|Selector9~0 (
// Equation(s):
// \C0|Selector9~0_combout  = (\C0|current_state.S_INITIALIZE_BOTTOM_BORDER~q ) # ((\C0|current_state.S_DRAW_BOTTOM_BORDER~q  & ((!\C0|Equal0~0_combout ) # (!\C0|Equal0~1_combout ))))

	.dataa(\C0|current_state.S_DRAW_BOTTOM_BORDER~q ),
	.datab(\C0|current_state.S_INITIALIZE_BOTTOM_BORDER~q ),
	.datac(\C0|Equal0~1_combout ),
	.datad(\C0|Equal0~0_combout ),
	.cin(gnd),
	.combout(\C0|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Selector9~0 .lut_mask = 16'hCEEE;
defparam \C0|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y58_N23
dffeas \C0|current_state.S_DRAW_BOTTOM_BORDER (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\C0|Selector9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C0|current_state.S_DRAW_BOTTOM_BORDER~q ),
	.prn(vcc));
// synopsys translate_off
defparam \C0|current_state.S_DRAW_BOTTOM_BORDER .is_wysiwyg = "true";
defparam \C0|current_state.S_DRAW_BOTTOM_BORDER .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y58_N0
cycloneive_lcell_comb \C0|WideOr12 (
// Equation(s):
// \C0|WideOr12~combout  = (\C0|current_state.S_DRAW_BOTTOM_BORDER~q ) # (((\C0|current_state.S_UPDATE_SNAKE_APPLE~q ) # (\C0|current_state.S_DRAW_TOP_BORDER~q )) # (!\C0|x~0_combout ))

	.dataa(\C0|current_state.S_DRAW_BOTTOM_BORDER~q ),
	.datab(\C0|x~0_combout ),
	.datac(\C0|current_state.S_UPDATE_SNAKE_APPLE~q ),
	.datad(\C0|current_state.S_DRAW_TOP_BORDER~q ),
	.cin(gnd),
	.combout(\C0|WideOr12~combout ),
	.cout());
// synopsys translate_off
defparam \C0|WideOr12 .lut_mask = 16'hFFFB;
defparam \C0|WideOr12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N10
cycloneive_lcell_comb \C0|WideOr11~0 (
// Equation(s):
// \C0|WideOr11~0_combout  = (!\C0|current_state.S_INITIALIZE_BOTTOM_BORDER~q  & !\C0|current_state.S_INITIALIZE_LEFT_BORDER~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\C0|current_state.S_INITIALIZE_BOTTOM_BORDER~q ),
	.datad(\C0|current_state.S_INITIALIZE_LEFT_BORDER~q ),
	.cin(gnd),
	.combout(\C0|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \C0|WideOr11~0 .lut_mask = 16'h000F;
defparam \C0|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y58_N6
cycloneive_lcell_comb \C0|WideOr11 (
// Equation(s):
// \C0|WideOr11~combout  = (\C0|current_state.S_DRAW_LEFT_BORDER~q ) # ((\C0|current_state.S_DRAW_SNAKE_APPLE~q ) # ((\C0|current_state.S_DRAW_BOTTOM_BORDER~q ) # (!\C0|WideOr11~0_combout )))

	.dataa(\C0|current_state.S_DRAW_LEFT_BORDER~q ),
	.datab(\C0|current_state.S_DRAW_SNAKE_APPLE~q ),
	.datac(\C0|WideOr11~0_combout ),
	.datad(\C0|current_state.S_DRAW_BOTTOM_BORDER~q ),
	.cin(gnd),
	.combout(\C0|WideOr11~combout ),
	.cout());
// synopsys translate_off
defparam \C0|WideOr11 .lut_mask = 16'hFFEF;
defparam \C0|WideOr11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y58_N28
cycloneive_lcell_comb \C0|WideOr8 (
// Equation(s):
// \C0|WideOr8~combout  = (\C0|current_state.S_UPDATE_SNAKE_APPLE~q ) # ((\C0|current_state.S_INITIALIZE_START~q ) # (\C0|current_state.S_DRAW_SNAKE_APPLE~q ))

	.dataa(\C0|current_state.S_UPDATE_SNAKE_APPLE~q ),
	.datab(\C0|current_state.S_INITIALIZE_START~q ),
	.datac(\C0|current_state.S_DRAW_SNAKE_APPLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\C0|WideOr8~combout ),
	.cout());
// synopsys translate_off
defparam \C0|WideOr8 .lut_mask = 16'hFEFE;
defparam \C0|WideOr8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y58_N22
cycloneive_lcell_comb \C0|WideOr10~0 (
// Equation(s):
// \C0|WideOr10~0_combout  = (\C0|current_state.S_DRAW_RIGHT_BORDER~q ) # ((\C0|current_state.S_INITIALIZE_RIGHT_BORDER~q ) # ((\C0|current_state.S_DRAW_BOTTOM_BORDER~q ) # (\C0|current_state.S_INITIALIZE_BOTTOM_BORDER~q )))

	.dataa(\C0|current_state.S_DRAW_RIGHT_BORDER~q ),
	.datab(\C0|current_state.S_INITIALIZE_RIGHT_BORDER~q ),
	.datac(\C0|current_state.S_DRAW_BOTTOM_BORDER~q ),
	.datad(\C0|current_state.S_INITIALIZE_BOTTOM_BORDER~q ),
	.cin(gnd),
	.combout(\C0|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \C0|WideOr10~0 .lut_mask = 16'hFFFE;
defparam \C0|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y61_N16
cycloneive_lcell_comb \hex0|WideOr6~0 (
// Equation(s):
// \hex0|WideOr6~0_combout  = (\C0|WideOr8~combout  & (\C0|WideOr12~combout  & (\C0|WideOr11~combout  $ (\C0|WideOr10~0_combout )))) # (!\C0|WideOr8~combout  & (!\C0|WideOr11~combout  & (\C0|WideOr12~combout  $ (\C0|WideOr10~0_combout ))))

	.dataa(\C0|WideOr12~combout ),
	.datab(\C0|WideOr11~combout ),
	.datac(\C0|WideOr8~combout ),
	.datad(\C0|WideOr10~0_combout ),
	.cin(gnd),
	.combout(\hex0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|WideOr6~0 .lut_mask = 16'h2182;
defparam \hex0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y61_N6
cycloneive_lcell_comb \hex0|WideOr5~0 (
// Equation(s):
// \hex0|WideOr5~0_combout  = (\C0|WideOr12~combout  & ((\C0|WideOr11~combout  & (\C0|WideOr8~combout )) # (!\C0|WideOr11~combout  & (!\C0|WideOr8~combout  & \C0|WideOr10~0_combout )))) # (!\C0|WideOr12~combout  & (\C0|WideOr11~combout  & 
// ((\C0|WideOr10~0_combout ))))

	.dataa(\C0|WideOr12~combout ),
	.datab(\C0|WideOr11~combout ),
	.datac(\C0|WideOr8~combout ),
	.datad(\C0|WideOr10~0_combout ),
	.cin(gnd),
	.combout(\hex0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|WideOr5~0 .lut_mask = 16'hC680;
defparam \hex0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y61_N4
cycloneive_lcell_comb \hex0|WideOr4~0 (
// Equation(s):
// \hex0|WideOr4~0_combout  = (\C0|WideOr11~combout  & ((\C0|WideOr8~combout  & ((\C0|WideOr10~0_combout ))) # (!\C0|WideOr8~combout  & (!\C0|WideOr12~combout  & !\C0|WideOr10~0_combout ))))

	.dataa(\C0|WideOr12~combout ),
	.datab(\C0|WideOr11~combout ),
	.datac(\C0|WideOr8~combout ),
	.datad(\C0|WideOr10~0_combout ),
	.cin(gnd),
	.combout(\hex0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|WideOr4~0 .lut_mask = 16'hC004;
defparam \hex0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y61_N14
cycloneive_lcell_comb \hex0|WideOr3~0 (
// Equation(s):
// \hex0|WideOr3~0_combout  = (\C0|WideOr12~combout  & (\C0|WideOr11~combout  $ (((!\C0|WideOr10~0_combout ))))) # (!\C0|WideOr12~combout  & ((\C0|WideOr11~combout  & (\C0|WideOr8~combout  & !\C0|WideOr10~0_combout )) # (!\C0|WideOr11~combout  & 
// (!\C0|WideOr8~combout  & \C0|WideOr10~0_combout ))))

	.dataa(\C0|WideOr12~combout ),
	.datab(\C0|WideOr11~combout ),
	.datac(\C0|WideOr8~combout ),
	.datad(\C0|WideOr10~0_combout ),
	.cin(gnd),
	.combout(\hex0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|WideOr3~0 .lut_mask = 16'h8962;
defparam \hex0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y61_N12
cycloneive_lcell_comb \hex0|WideOr2~0 (
// Equation(s):
// \hex0|WideOr2~0_combout  = (\C0|WideOr11~combout  & (\C0|WideOr12~combout  & (!\C0|WideOr8~combout ))) # (!\C0|WideOr11~combout  & ((\C0|WideOr10~0_combout  & ((!\C0|WideOr8~combout ))) # (!\C0|WideOr10~0_combout  & (\C0|WideOr12~combout ))))

	.dataa(\C0|WideOr12~combout ),
	.datab(\C0|WideOr11~combout ),
	.datac(\C0|WideOr8~combout ),
	.datad(\C0|WideOr10~0_combout ),
	.cin(gnd),
	.combout(\hex0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|WideOr2~0 .lut_mask = 16'h0B2A;
defparam \hex0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y61_N18
cycloneive_lcell_comb \hex0|WideOr1~0 (
// Equation(s):
// \hex0|WideOr1~0_combout  = (\C0|WideOr12~combout  & (\C0|WideOr8~combout  $ (((\C0|WideOr11~combout ) # (!\C0|WideOr10~0_combout ))))) # (!\C0|WideOr12~combout  & (\C0|WideOr11~combout  & (!\C0|WideOr8~combout  & !\C0|WideOr10~0_combout )))

	.dataa(\C0|WideOr12~combout ),
	.datab(\C0|WideOr11~combout ),
	.datac(\C0|WideOr8~combout ),
	.datad(\C0|WideOr10~0_combout ),
	.cin(gnd),
	.combout(\hex0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|WideOr1~0 .lut_mask = 16'h280E;
defparam \hex0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y61_N24
cycloneive_lcell_comb \hex0|WideOr0~0 (
// Equation(s):
// \hex0|WideOr0~0_combout  = (\C0|WideOr8~combout ) # ((\C0|WideOr11~combout  & ((!\C0|WideOr10~0_combout ) # (!\C0|WideOr12~combout ))) # (!\C0|WideOr11~combout  & ((\C0|WideOr10~0_combout ))))

	.dataa(\C0|WideOr12~combout ),
	.datab(\C0|WideOr11~combout ),
	.datac(\C0|WideOr8~combout ),
	.datad(\C0|WideOr10~0_combout ),
	.cin(gnd),
	.combout(\hex0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|WideOr0~0 .lut_mask = 16'hF7FC;
defparam \hex0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \VGA|mypll|altpll_component|pll (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\VGA|mypll|altpll_component|pll~FBOUT ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\VGA|mypll|altpll_component|pll~FBOUT ),
	.clk(\VGA|mypll|altpll_component|pll_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|pll .auto_settings = "false";
defparam \VGA|mypll|altpll_component|pll .bandwidth_type = "medium";
defparam \VGA|mypll|altpll_component|pll .c0_high = 12;
defparam \VGA|mypll|altpll_component|pll .c0_initial = 1;
defparam \VGA|mypll|altpll_component|pll .c0_low = 12;
defparam \VGA|mypll|altpll_component|pll .c0_mode = "even";
defparam \VGA|mypll|altpll_component|pll .c0_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c1_high = 0;
defparam \VGA|mypll|altpll_component|pll .c1_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c1_low = 0;
defparam \VGA|mypll|altpll_component|pll .c1_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c1_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c1_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .c2_high = 0;
defparam \VGA|mypll|altpll_component|pll .c2_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c2_low = 0;
defparam \VGA|mypll|altpll_component|pll .c2_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c2_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c2_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .c3_high = 0;
defparam \VGA|mypll|altpll_component|pll .c3_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c3_low = 0;
defparam \VGA|mypll|altpll_component|pll .c3_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c3_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c3_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .c4_high = 0;
defparam \VGA|mypll|altpll_component|pll .c4_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c4_low = 0;
defparam \VGA|mypll|altpll_component|pll .c4_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c4_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c4_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .charge_pump_current_bits = 1;
defparam \VGA|mypll|altpll_component|pll .clk0_counter = "c0";
defparam \VGA|mypll|altpll_component|pll .clk0_divide_by = 2;
defparam \VGA|mypll|altpll_component|pll .clk0_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk0_multiply_by = 1;
defparam \VGA|mypll|altpll_component|pll .clk0_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk1_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk1_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk1_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk1_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk1_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk2_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk2_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk2_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk2_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk2_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk3_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk3_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk3_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk3_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk3_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk4_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk4_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk4_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk4_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk4_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .compensate_clock = "clock0";
defparam \VGA|mypll|altpll_component|pll .inclk0_input_frequency = 20000;
defparam \VGA|mypll|altpll_component|pll .inclk1_input_frequency = 0;
defparam \VGA|mypll|altpll_component|pll .loop_filter_c_bits = 0;
defparam \VGA|mypll|altpll_component|pll .loop_filter_r_bits = 27;
defparam \VGA|mypll|altpll_component|pll .m = 12;
defparam \VGA|mypll|altpll_component|pll .m_initial = 1;
defparam \VGA|mypll|altpll_component|pll .m_ph = 0;
defparam \VGA|mypll|altpll_component|pll .n = 1;
defparam \VGA|mypll|altpll_component|pll .operation_mode = "normal";
defparam \VGA|mypll|altpll_component|pll .pfd_max = 200000;
defparam \VGA|mypll|altpll_component|pll .pfd_min = 3076;
defparam \VGA|mypll|altpll_component|pll .self_reset_on_loss_lock = "off";
defparam \VGA|mypll|altpll_component|pll .simulation_type = "timing";
defparam \VGA|mypll|altpll_component|pll .switch_over_type = "manual";
defparam \VGA|mypll|altpll_component|pll .vco_center = 1538;
defparam \VGA|mypll|altpll_component|pll .vco_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .vco_frequency_control = "auto";
defparam \VGA|mypll|altpll_component|pll .vco_max = 3333;
defparam \VGA|mypll|altpll_component|pll .vco_min = 1538;
defparam \VGA|mypll|altpll_component|pll .vco_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .vco_phase_shift_step = 208;
defparam \VGA|mypll|altpll_component|pll .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \VGA|mypll|altpll_component|_clk0~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\VGA|mypll|altpll_component|_clk0 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|_clk0~clkctrl .clock_type = "global clock";
defparam \VGA|mypll|altpll_component|_clk0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N2
cycloneive_lcell_comb \VGA|controller|Add0~0 (
// Equation(s):
// \VGA|controller|Add0~0_combout  = \VGA|controller|xCounter [0] $ (VCC)
// \VGA|controller|Add0~1  = CARRY(\VGA|controller|xCounter [0])

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|Add0~0_combout ),
	.cout(\VGA|controller|Add0~1 ));
// synopsys translate_off
defparam \VGA|controller|Add0~0 .lut_mask = 16'h33CC;
defparam \VGA|controller|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y57_N3
dffeas \VGA|controller|xCounter[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N4
cycloneive_lcell_comb \VGA|controller|Add0~2 (
// Equation(s):
// \VGA|controller|Add0~2_combout  = (\VGA|controller|xCounter [1] & (!\VGA|controller|Add0~1 )) # (!\VGA|controller|xCounter [1] & ((\VGA|controller|Add0~1 ) # (GND)))
// \VGA|controller|Add0~3  = CARRY((!\VGA|controller|Add0~1 ) # (!\VGA|controller|xCounter [1]))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~1 ),
	.combout(\VGA|controller|Add0~2_combout ),
	.cout(\VGA|controller|Add0~3 ));
// synopsys translate_off
defparam \VGA|controller|Add0~2 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y57_N5
dffeas \VGA|controller|xCounter[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N6
cycloneive_lcell_comb \VGA|controller|Add0~4 (
// Equation(s):
// \VGA|controller|Add0~4_combout  = (\VGA|controller|xCounter [2] & (\VGA|controller|Add0~3  $ (GND))) # (!\VGA|controller|xCounter [2] & (!\VGA|controller|Add0~3  & VCC))
// \VGA|controller|Add0~5  = CARRY((\VGA|controller|xCounter [2] & !\VGA|controller|Add0~3 ))

	.dataa(\VGA|controller|xCounter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~3 ),
	.combout(\VGA|controller|Add0~4_combout ),
	.cout(\VGA|controller|Add0~5 ));
// synopsys translate_off
defparam \VGA|controller|Add0~4 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y57_N7
dffeas \VGA|controller|xCounter[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N8
cycloneive_lcell_comb \VGA|controller|Add0~6 (
// Equation(s):
// \VGA|controller|Add0~6_combout  = (\VGA|controller|xCounter [3] & (!\VGA|controller|Add0~5 )) # (!\VGA|controller|xCounter [3] & ((\VGA|controller|Add0~5 ) # (GND)))
// \VGA|controller|Add0~7  = CARRY((!\VGA|controller|Add0~5 ) # (!\VGA|controller|xCounter [3]))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~5 ),
	.combout(\VGA|controller|Add0~6_combout ),
	.cout(\VGA|controller|Add0~7 ));
// synopsys translate_off
defparam \VGA|controller|Add0~6 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y57_N9
dffeas \VGA|controller|xCounter[3] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N10
cycloneive_lcell_comb \VGA|controller|Add0~8 (
// Equation(s):
// \VGA|controller|Add0~8_combout  = (\VGA|controller|xCounter [4] & (\VGA|controller|Add0~7  $ (GND))) # (!\VGA|controller|xCounter [4] & (!\VGA|controller|Add0~7  & VCC))
// \VGA|controller|Add0~9  = CARRY((\VGA|controller|xCounter [4] & !\VGA|controller|Add0~7 ))

	.dataa(\VGA|controller|xCounter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~7 ),
	.combout(\VGA|controller|Add0~8_combout ),
	.cout(\VGA|controller|Add0~9 ));
// synopsys translate_off
defparam \VGA|controller|Add0~8 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y57_N11
dffeas \VGA|controller|xCounter[4] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N12
cycloneive_lcell_comb \VGA|controller|Add0~10 (
// Equation(s):
// \VGA|controller|Add0~10_combout  = (\VGA|controller|xCounter [5] & (!\VGA|controller|Add0~9 )) # (!\VGA|controller|xCounter [5] & ((\VGA|controller|Add0~9 ) # (GND)))
// \VGA|controller|Add0~11  = CARRY((!\VGA|controller|Add0~9 ) # (!\VGA|controller|xCounter [5]))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~9 ),
	.combout(\VGA|controller|Add0~10_combout ),
	.cout(\VGA|controller|Add0~11 ));
// synopsys translate_off
defparam \VGA|controller|Add0~10 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y57_N0
cycloneive_lcell_comb \VGA|controller|xCounter~2 (
// Equation(s):
// \VGA|controller|xCounter~2_combout  = (!\VGA|controller|Equal0~2_combout  & \VGA|controller|Add0~10_combout )

	.dataa(gnd),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(gnd),
	.datad(\VGA|controller|Add0~10_combout ),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~2 .lut_mask = 16'h3300;
defparam \VGA|controller|xCounter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y57_N1
dffeas \VGA|controller|xCounter[5] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|xCounter~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N14
cycloneive_lcell_comb \VGA|controller|Add0~12 (
// Equation(s):
// \VGA|controller|Add0~12_combout  = (\VGA|controller|xCounter [6] & (\VGA|controller|Add0~11  $ (GND))) # (!\VGA|controller|xCounter [6] & (!\VGA|controller|Add0~11  & VCC))
// \VGA|controller|Add0~13  = CARRY((\VGA|controller|xCounter [6] & !\VGA|controller|Add0~11 ))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~11 ),
	.combout(\VGA|controller|Add0~12_combout ),
	.cout(\VGA|controller|Add0~13 ));
// synopsys translate_off
defparam \VGA|controller|Add0~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y57_N15
dffeas \VGA|controller|xCounter[6] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N26
cycloneive_lcell_comb \VGA|controller|Equal0~0 (
// Equation(s):
// \VGA|controller|Equal0~0_combout  = (!\VGA|controller|xCounter [6] & (\VGA|controller|xCounter [1] & (!\VGA|controller|xCounter [5] & \VGA|controller|xCounter [0])))

	.dataa(\VGA|controller|xCounter [6]),
	.datab(\VGA|controller|xCounter [1]),
	.datac(\VGA|controller|xCounter [5]),
	.datad(\VGA|controller|xCounter [0]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~0 .lut_mask = 16'h0400;
defparam \VGA|controller|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N16
cycloneive_lcell_comb \VGA|controller|Add0~14 (
// Equation(s):
// \VGA|controller|Add0~14_combout  = (\VGA|controller|xCounter [7] & (!\VGA|controller|Add0~13 )) # (!\VGA|controller|xCounter [7] & ((\VGA|controller|Add0~13 ) # (GND)))
// \VGA|controller|Add0~15  = CARRY((!\VGA|controller|Add0~13 ) # (!\VGA|controller|xCounter [7]))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~13 ),
	.combout(\VGA|controller|Add0~14_combout ),
	.cout(\VGA|controller|Add0~15 ));
// synopsys translate_off
defparam \VGA|controller|Add0~14 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y57_N17
dffeas \VGA|controller|xCounter[7] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N18
cycloneive_lcell_comb \VGA|controller|Add0~16 (
// Equation(s):
// \VGA|controller|Add0~16_combout  = (\VGA|controller|xCounter [8] & (\VGA|controller|Add0~15  $ (GND))) # (!\VGA|controller|xCounter [8] & (!\VGA|controller|Add0~15  & VCC))
// \VGA|controller|Add0~17  = CARRY((\VGA|controller|xCounter [8] & !\VGA|controller|Add0~15 ))

	.dataa(\VGA|controller|xCounter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~15 ),
	.combout(\VGA|controller|Add0~16_combout ),
	.cout(\VGA|controller|Add0~17 ));
// synopsys translate_off
defparam \VGA|controller|Add0~16 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N20
cycloneive_lcell_comb \VGA|controller|Add0~18 (
// Equation(s):
// \VGA|controller|Add0~18_combout  = \VGA|controller|xCounter [9] $ (\VGA|controller|Add0~17 )

	.dataa(\VGA|controller|xCounter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA|controller|Add0~17 ),
	.combout(\VGA|controller|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Add0~18 .lut_mask = 16'h5A5A;
defparam \VGA|controller|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y57_N20
cycloneive_lcell_comb \VGA|controller|xCounter~0 (
// Equation(s):
// \VGA|controller|xCounter~0_combout  = (!\VGA|controller|Equal0~2_combout  & \VGA|controller|Add0~18_combout )

	.dataa(gnd),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(gnd),
	.datad(\VGA|controller|Add0~18_combout ),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~0 .lut_mask = 16'h3300;
defparam \VGA|controller|xCounter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y57_N21
dffeas \VGA|controller|xCounter[9] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|xCounter~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N0
cycloneive_lcell_comb \VGA|controller|Equal0~1 (
// Equation(s):
// \VGA|controller|Equal0~1_combout  = (\VGA|controller|xCounter [4] & (!\VGA|controller|xCounter [7] & (\VGA|controller|xCounter [9] & \VGA|controller|xCounter [8])))

	.dataa(\VGA|controller|xCounter [4]),
	.datab(\VGA|controller|xCounter [7]),
	.datac(\VGA|controller|xCounter [9]),
	.datad(\VGA|controller|xCounter [8]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~1 .lut_mask = 16'h2000;
defparam \VGA|controller|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N30
cycloneive_lcell_comb \VGA|controller|Equal0~2 (
// Equation(s):
// \VGA|controller|Equal0~2_combout  = (\VGA|controller|Equal0~0_combout  & (\VGA|controller|Equal0~1_combout  & (\VGA|controller|xCounter [3] & \VGA|controller|xCounter [2])))

	.dataa(\VGA|controller|Equal0~0_combout ),
	.datab(\VGA|controller|Equal0~1_combout ),
	.datac(\VGA|controller|xCounter [3]),
	.datad(\VGA|controller|xCounter [2]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~2 .lut_mask = 16'h8000;
defparam \VGA|controller|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y57_N2
cycloneive_lcell_comb \VGA|controller|xCounter~1 (
// Equation(s):
// \VGA|controller|xCounter~1_combout  = (!\VGA|controller|Equal0~2_combout  & \VGA|controller|Add0~16_combout )

	.dataa(gnd),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(gnd),
	.datad(\VGA|controller|Add0~16_combout ),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~1 .lut_mask = 16'h3300;
defparam \VGA|controller|xCounter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y57_N3
dffeas \VGA|controller|xCounter[8] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|xCounter~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N22
cycloneive_lcell_comb \VGA|controller|VGA_HS1~0 (
// Equation(s):
// \VGA|controller|VGA_HS1~0_combout  = (\VGA|controller|xCounter [2]) # ((\VGA|controller|xCounter [3]) # ((\VGA|controller|xCounter [1] & \VGA|controller|xCounter [0])))

	.dataa(\VGA|controller|xCounter [2]),
	.datab(\VGA|controller|xCounter [1]),
	.datac(\VGA|controller|xCounter [3]),
	.datad(\VGA|controller|xCounter [0]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~0 .lut_mask = 16'hFEFA;
defparam \VGA|controller|VGA_HS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N24
cycloneive_lcell_comb \VGA|controller|VGA_HS1~1 (
// Equation(s):
// \VGA|controller|VGA_HS1~1_combout  = (\VGA|controller|xCounter [5] & (\VGA|controller|VGA_HS1~0_combout  & (\VGA|controller|xCounter [6] & \VGA|controller|xCounter [4]))) # (!\VGA|controller|xCounter [5] & (!\VGA|controller|xCounter [6] & 
// ((!\VGA|controller|xCounter [4]) # (!\VGA|controller|VGA_HS1~0_combout ))))

	.dataa(\VGA|controller|VGA_HS1~0_combout ),
	.datab(\VGA|controller|xCounter [5]),
	.datac(\VGA|controller|xCounter [6]),
	.datad(\VGA|controller|xCounter [4]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~1 .lut_mask = 16'h8103;
defparam \VGA|controller|VGA_HS1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N28
cycloneive_lcell_comb \VGA|controller|VGA_HS1~2 (
// Equation(s):
// \VGA|controller|VGA_HS1~2_combout  = (\VGA|controller|xCounter [8]) # (((\VGA|controller|VGA_HS1~1_combout ) # (!\VGA|controller|xCounter [9])) # (!\VGA|controller|xCounter [7]))

	.dataa(\VGA|controller|xCounter [8]),
	.datab(\VGA|controller|xCounter [7]),
	.datac(\VGA|controller|xCounter [9]),
	.datad(\VGA|controller|VGA_HS1~1_combout ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~2 .lut_mask = 16'hFFBF;
defparam \VGA|controller|VGA_HS1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y57_N29
dffeas \VGA|controller|VGA_HS1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_HS1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS1 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y61_N13
dffeas \VGA|controller|VGA_HS (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|VGA_HS1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y56_N12
cycloneive_lcell_comb \VGA|controller|Add1~0 (
// Equation(s):
// \VGA|controller|Add1~0_combout  = \VGA|controller|yCounter [0] $ (VCC)
// \VGA|controller|Add1~1  = CARRY(\VGA|controller|yCounter [0])

	.dataa(\VGA|controller|yCounter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|Add1~0_combout ),
	.cout(\VGA|controller|Add1~1 ));
// synopsys translate_off
defparam \VGA|controller|Add1~0 .lut_mask = 16'h55AA;
defparam \VGA|controller|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y57_N8
cycloneive_lcell_comb \VGA|controller|yCounter[0]~10 (
// Equation(s):
// \VGA|controller|yCounter[0]~10_combout  = (\VGA|controller|yCounter[8]~0_combout  & (!\VGA|controller|Equal0~2_combout  & (\VGA|controller|yCounter [0]))) # (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~0_combout ) # 
// ((!\VGA|controller|Equal0~2_combout  & \VGA|controller|yCounter [0]))))

	.dataa(\VGA|controller|yCounter[8]~0_combout ),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|yCounter [0]),
	.datad(\VGA|controller|Add1~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[0]~10 .lut_mask = 16'h7530;
defparam \VGA|controller|yCounter[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y57_N9
dffeas \VGA|controller|yCounter[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[0]~10_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y56_N14
cycloneive_lcell_comb \VGA|controller|Add1~2 (
// Equation(s):
// \VGA|controller|Add1~2_combout  = (\VGA|controller|yCounter [1] & (!\VGA|controller|Add1~1 )) # (!\VGA|controller|yCounter [1] & ((\VGA|controller|Add1~1 ) # (GND)))
// \VGA|controller|Add1~3  = CARRY((!\VGA|controller|Add1~1 ) # (!\VGA|controller|yCounter [1]))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~1 ),
	.combout(\VGA|controller|Add1~2_combout ),
	.cout(\VGA|controller|Add1~3 ));
// synopsys translate_off
defparam \VGA|controller|Add1~2 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y57_N30
cycloneive_lcell_comb \VGA|controller|yCounter[1]~9 (
// Equation(s):
// \VGA|controller|yCounter[1]~9_combout  = (\VGA|controller|yCounter[8]~0_combout  & (!\VGA|controller|Equal0~2_combout  & (\VGA|controller|yCounter [1]))) # (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~2_combout ) # 
// ((!\VGA|controller|Equal0~2_combout  & \VGA|controller|yCounter [1]))))

	.dataa(\VGA|controller|yCounter[8]~0_combout ),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|yCounter [1]),
	.datad(\VGA|controller|Add1~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[1]~9 .lut_mask = 16'h7530;
defparam \VGA|controller|yCounter[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y57_N31
dffeas \VGA|controller|yCounter[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[1]~9_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y56_N16
cycloneive_lcell_comb \VGA|controller|Add1~4 (
// Equation(s):
// \VGA|controller|Add1~4_combout  = (\VGA|controller|yCounter [2] & (\VGA|controller|Add1~3  $ (GND))) # (!\VGA|controller|yCounter [2] & (!\VGA|controller|Add1~3  & VCC))
// \VGA|controller|Add1~5  = CARRY((\VGA|controller|yCounter [2] & !\VGA|controller|Add1~3 ))

	.dataa(\VGA|controller|yCounter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~3 ),
	.combout(\VGA|controller|Add1~4_combout ),
	.cout(\VGA|controller|Add1~5 ));
// synopsys translate_off
defparam \VGA|controller|Add1~4 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y56_N16
cycloneive_lcell_comb \VGA|controller|yCounter[2]~7 (
// Equation(s):
// \VGA|controller|yCounter[2]~7_combout  = (\VGA|controller|yCounter[8]~0_combout  & (((\VGA|controller|yCounter [2] & !\VGA|controller|Equal0~2_combout )))) # (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~4_combout ) # 
// ((\VGA|controller|yCounter [2] & !\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|yCounter[8]~0_combout ),
	.datab(\VGA|controller|Add1~4_combout ),
	.datac(\VGA|controller|yCounter [2]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[2]~7 .lut_mask = 16'h44F4;
defparam \VGA|controller|yCounter[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y56_N17
dffeas \VGA|controller|yCounter[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[2]~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y56_N18
cycloneive_lcell_comb \VGA|controller|Add1~6 (
// Equation(s):
// \VGA|controller|Add1~6_combout  = (\VGA|controller|yCounter [3] & (!\VGA|controller|Add1~5 )) # (!\VGA|controller|yCounter [3] & ((\VGA|controller|Add1~5 ) # (GND)))
// \VGA|controller|Add1~7  = CARRY((!\VGA|controller|Add1~5 ) # (!\VGA|controller|yCounter [3]))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~5 ),
	.combout(\VGA|controller|Add1~6_combout ),
	.cout(\VGA|controller|Add1~7 ));
// synopsys translate_off
defparam \VGA|controller|Add1~6 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y56_N4
cycloneive_lcell_comb \VGA|controller|yCounter[3]~6 (
// Equation(s):
// \VGA|controller|yCounter[3]~6_combout  = (\VGA|controller|yCounter[8]~0_combout  & (!\VGA|controller|Equal0~2_combout  & (\VGA|controller|yCounter [3]))) # (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~6_combout ) # 
// ((!\VGA|controller|Equal0~2_combout  & \VGA|controller|yCounter [3]))))

	.dataa(\VGA|controller|yCounter[8]~0_combout ),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|yCounter [3]),
	.datad(\VGA|controller|Add1~6_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[3]~6 .lut_mask = 16'h7530;
defparam \VGA|controller|yCounter[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y56_N5
dffeas \VGA|controller|yCounter[3] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[3]~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y56_N20
cycloneive_lcell_comb \VGA|controller|Add1~8 (
// Equation(s):
// \VGA|controller|Add1~8_combout  = (\VGA|controller|yCounter [4] & (\VGA|controller|Add1~7  $ (GND))) # (!\VGA|controller|yCounter [4] & (!\VGA|controller|Add1~7  & VCC))
// \VGA|controller|Add1~9  = CARRY((\VGA|controller|yCounter [4] & !\VGA|controller|Add1~7 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~7 ),
	.combout(\VGA|controller|Add1~8_combout ),
	.cout(\VGA|controller|Add1~9 ));
// synopsys translate_off
defparam \VGA|controller|Add1~8 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y56_N18
cycloneive_lcell_comb \VGA|controller|yCounter[4]~5 (
// Equation(s):
// \VGA|controller|yCounter[4]~5_combout  = (\VGA|controller|Add1~8_combout  & (((\VGA|controller|yCounter [4] & !\VGA|controller|Equal0~2_combout )) # (!\VGA|controller|yCounter[8]~0_combout ))) # (!\VGA|controller|Add1~8_combout  & 
// (((\VGA|controller|yCounter [4] & !\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|Add1~8_combout ),
	.datab(\VGA|controller|yCounter[8]~0_combout ),
	.datac(\VGA|controller|yCounter [4]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[4]~5 .lut_mask = 16'h22F2;
defparam \VGA|controller|yCounter[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y56_N19
dffeas \VGA|controller|yCounter[4] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[4]~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y56_N22
cycloneive_lcell_comb \VGA|controller|Add1~10 (
// Equation(s):
// \VGA|controller|Add1~10_combout  = (\VGA|controller|yCounter [5] & (!\VGA|controller|Add1~9 )) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|Add1~9 ) # (GND)))
// \VGA|controller|Add1~11  = CARRY((!\VGA|controller|Add1~9 ) # (!\VGA|controller|yCounter [5]))

	.dataa(\VGA|controller|yCounter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~9 ),
	.combout(\VGA|controller|Add1~10_combout ),
	.cout(\VGA|controller|Add1~11 ));
// synopsys translate_off
defparam \VGA|controller|Add1~10 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y56_N6
cycloneive_lcell_comb \VGA|controller|yCounter[5]~4 (
// Equation(s):
// \VGA|controller|yCounter[5]~4_combout  = (\VGA|controller|yCounter[8]~0_combout  & (!\VGA|controller|Equal0~2_combout  & (\VGA|controller|yCounter [5]))) # (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~10_combout ) # 
// ((!\VGA|controller|Equal0~2_combout  & \VGA|controller|yCounter [5]))))

	.dataa(\VGA|controller|yCounter[8]~0_combout ),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|yCounter [5]),
	.datad(\VGA|controller|Add1~10_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[5]~4 .lut_mask = 16'h7530;
defparam \VGA|controller|yCounter[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y56_N7
dffeas \VGA|controller|yCounter[5] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[5]~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y56_N24
cycloneive_lcell_comb \VGA|controller|Add1~12 (
// Equation(s):
// \VGA|controller|Add1~12_combout  = (\VGA|controller|yCounter [6] & (\VGA|controller|Add1~11  $ (GND))) # (!\VGA|controller|yCounter [6] & (!\VGA|controller|Add1~11  & VCC))
// \VGA|controller|Add1~13  = CARRY((\VGA|controller|yCounter [6] & !\VGA|controller|Add1~11 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~11 ),
	.combout(\VGA|controller|Add1~12_combout ),
	.cout(\VGA|controller|Add1~13 ));
// synopsys translate_off
defparam \VGA|controller|Add1~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y56_N8
cycloneive_lcell_comb \VGA|controller|yCounter[6]~3 (
// Equation(s):
// \VGA|controller|yCounter[6]~3_combout  = (\VGA|controller|yCounter[8]~0_combout  & (!\VGA|controller|Equal0~2_combout  & (\VGA|controller|yCounter [6]))) # (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~12_combout ) # 
// ((!\VGA|controller|Equal0~2_combout  & \VGA|controller|yCounter [6]))))

	.dataa(\VGA|controller|yCounter[8]~0_combout ),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|yCounter [6]),
	.datad(\VGA|controller|Add1~12_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[6]~3 .lut_mask = 16'h7530;
defparam \VGA|controller|yCounter[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y56_N9
dffeas \VGA|controller|yCounter[6] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[6]~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y56_N26
cycloneive_lcell_comb \VGA|controller|Add1~14 (
// Equation(s):
// \VGA|controller|Add1~14_combout  = (\VGA|controller|yCounter [7] & (!\VGA|controller|Add1~13 )) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|Add1~13 ) # (GND)))
// \VGA|controller|Add1~15  = CARRY((!\VGA|controller|Add1~13 ) # (!\VGA|controller|yCounter [7]))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~13 ),
	.combout(\VGA|controller|Add1~14_combout ),
	.cout(\VGA|controller|Add1~15 ));
// synopsys translate_off
defparam \VGA|controller|Add1~14 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y56_N2
cycloneive_lcell_comb \VGA|controller|yCounter[7]~2 (
// Equation(s):
// \VGA|controller|yCounter[7]~2_combout  = (\VGA|controller|yCounter[8]~0_combout  & (!\VGA|controller|Equal0~2_combout  & (\VGA|controller|yCounter [7]))) # (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~14_combout ) # 
// ((!\VGA|controller|Equal0~2_combout  & \VGA|controller|yCounter [7]))))

	.dataa(\VGA|controller|yCounter[8]~0_combout ),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|yCounter [7]),
	.datad(\VGA|controller|Add1~14_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[7]~2 .lut_mask = 16'h7530;
defparam \VGA|controller|yCounter[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y56_N3
dffeas \VGA|controller|yCounter[7] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[7]~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y56_N28
cycloneive_lcell_comb \VGA|controller|Add1~16 (
// Equation(s):
// \VGA|controller|Add1~16_combout  = (\VGA|controller|yCounter [8] & (\VGA|controller|Add1~15  $ (GND))) # (!\VGA|controller|yCounter [8] & (!\VGA|controller|Add1~15  & VCC))
// \VGA|controller|Add1~17  = CARRY((\VGA|controller|yCounter [8] & !\VGA|controller|Add1~15 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~15 ),
	.combout(\VGA|controller|Add1~16_combout ),
	.cout(\VGA|controller|Add1~17 ));
// synopsys translate_off
defparam \VGA|controller|Add1~16 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y56_N0
cycloneive_lcell_comb \VGA|controller|yCounter[8]~1 (
// Equation(s):
// \VGA|controller|yCounter[8]~1_combout  = (\VGA|controller|yCounter[8]~0_combout  & (!\VGA|controller|Equal0~2_combout  & (\VGA|controller|yCounter [8]))) # (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~16_combout ) # 
// ((!\VGA|controller|Equal0~2_combout  & \VGA|controller|yCounter [8]))))

	.dataa(\VGA|controller|yCounter[8]~0_combout ),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|yCounter [8]),
	.datad(\VGA|controller|Add1~16_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[8]~1 .lut_mask = 16'h7530;
defparam \VGA|controller|yCounter[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y56_N1
dffeas \VGA|controller|yCounter[8] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[8]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y56_N22
cycloneive_lcell_comb \VGA|controller|always1~1 (
// Equation(s):
// \VGA|controller|always1~1_combout  = (!\VGA|controller|yCounter [1] & (!\VGA|controller|yCounter [7] & (!\VGA|controller|yCounter [8] & !\VGA|controller|yCounter [0])))

	.dataa(\VGA|controller|yCounter [1]),
	.datab(\VGA|controller|yCounter [7]),
	.datac(\VGA|controller|yCounter [8]),
	.datad(\VGA|controller|yCounter [0]),
	.cin(gnd),
	.combout(\VGA|controller|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~1 .lut_mask = 16'h0001;
defparam \VGA|controller|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y56_N28
cycloneive_lcell_comb \VGA|controller|always1~2 (
// Equation(s):
// \VGA|controller|always1~2_combout  = (!\VGA|controller|yCounter [6] & !\VGA|controller|yCounter [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA|controller|yCounter [6]),
	.datad(\VGA|controller|yCounter [5]),
	.cin(gnd),
	.combout(\VGA|controller|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~2 .lut_mask = 16'h000F;
defparam \VGA|controller|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y56_N6
cycloneive_lcell_comb \VGA|controller|always1~0 (
// Equation(s):
// \VGA|controller|always1~0_combout  = (\VGA|controller|yCounter [9] & (\VGA|controller|yCounter [2] & (\VGA|controller|yCounter [3] & !\VGA|controller|yCounter [4])))

	.dataa(\VGA|controller|yCounter [9]),
	.datab(\VGA|controller|yCounter [2]),
	.datac(\VGA|controller|yCounter [3]),
	.datad(\VGA|controller|yCounter [4]),
	.cin(gnd),
	.combout(\VGA|controller|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~0 .lut_mask = 16'h0080;
defparam \VGA|controller|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y56_N26
cycloneive_lcell_comb \VGA|controller|yCounter[8]~0 (
// Equation(s):
// \VGA|controller|yCounter[8]~0_combout  = ((\VGA|controller|always1~1_combout  & (\VGA|controller|always1~2_combout  & \VGA|controller|always1~0_combout ))) # (!\VGA|controller|Equal0~2_combout )

	.dataa(\VGA|controller|always1~1_combout ),
	.datab(\VGA|controller|always1~2_combout ),
	.datac(\VGA|controller|always1~0_combout ),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[8]~0 .lut_mask = 16'h80FF;
defparam \VGA|controller|yCounter[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y56_N30
cycloneive_lcell_comb \VGA|controller|Add1~18 (
// Equation(s):
// \VGA|controller|Add1~18_combout  = \VGA|controller|Add1~17  $ (\VGA|controller|yCounter [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|yCounter [9]),
	.cin(\VGA|controller|Add1~17 ),
	.combout(\VGA|controller|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Add1~18 .lut_mask = 16'h0FF0;
defparam \VGA|controller|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y56_N10
cycloneive_lcell_comb \VGA|controller|yCounter[9]~8 (
// Equation(s):
// \VGA|controller|yCounter[9]~8_combout  = (\VGA|controller|yCounter[8]~0_combout  & (!\VGA|controller|Equal0~2_combout  & (\VGA|controller|yCounter [9]))) # (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~18_combout ) # 
// ((!\VGA|controller|Equal0~2_combout  & \VGA|controller|yCounter [9]))))

	.dataa(\VGA|controller|yCounter[8]~0_combout ),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|yCounter [9]),
	.datad(\VGA|controller|Add1~18_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[9]~8 .lut_mask = 16'h7530;
defparam \VGA|controller|yCounter[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y56_N11
dffeas \VGA|controller|yCounter[9] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[9]~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y56_N30
cycloneive_lcell_comb \VGA|controller|VGA_VS1~0 (
// Equation(s):
// \VGA|controller|VGA_VS1~0_combout  = (\VGA|controller|yCounter [9]) # (((\VGA|controller|yCounter [4]) # (!\VGA|controller|yCounter [3])) # (!\VGA|controller|yCounter [2]))

	.dataa(\VGA|controller|yCounter [9]),
	.datab(\VGA|controller|yCounter [2]),
	.datac(\VGA|controller|yCounter [3]),
	.datad(\VGA|controller|yCounter [4]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~0 .lut_mask = 16'hFFBF;
defparam \VGA|controller|VGA_VS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y56_N24
cycloneive_lcell_comb \VGA|controller|VGA_VS1~1 (
// Equation(s):
// \VGA|controller|VGA_VS1~1_combout  = (\VGA|controller|yCounter [6] & (\VGA|controller|yCounter [8] & (\VGA|controller|yCounter [7] & \VGA|controller|yCounter [5])))

	.dataa(\VGA|controller|yCounter [6]),
	.datab(\VGA|controller|yCounter [8]),
	.datac(\VGA|controller|yCounter [7]),
	.datad(\VGA|controller|yCounter [5]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~1 .lut_mask = 16'h8000;
defparam \VGA|controller|VGA_VS1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y56_N20
cycloneive_lcell_comb \VGA|controller|VGA_VS1~2 (
// Equation(s):
// \VGA|controller|VGA_VS1~2_combout  = (\VGA|controller|VGA_VS1~0_combout ) # ((\VGA|controller|yCounter [1] $ (!\VGA|controller|yCounter [0])) # (!\VGA|controller|VGA_VS1~1_combout ))

	.dataa(\VGA|controller|VGA_VS1~0_combout ),
	.datab(\VGA|controller|VGA_VS1~1_combout ),
	.datac(\VGA|controller|yCounter [1]),
	.datad(\VGA|controller|yCounter [0]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~2 .lut_mask = 16'hFBBF;
defparam \VGA|controller|VGA_VS1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y56_N21
dffeas \VGA|controller|VGA_VS1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_VS1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y64_N0
cycloneive_lcell_comb \VGA|controller|VGA_VS~feeder (
// Equation(s):
// \VGA|controller|VGA_VS~feeder_combout  = \VGA|controller|VGA_VS1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|VGA_VS1~q ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS~feeder .lut_mask = 16'hFF00;
defparam \VGA|controller|VGA_VS~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y64_N1
dffeas \VGA|controller|VGA_VS (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_VS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y56_N10
cycloneive_lcell_comb \VGA|controller|VGA_BLANK1~0 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~0_combout  = (!\VGA|controller|yCounter [9] & (((!\VGA|controller|xCounter [7] & !\VGA|controller|xCounter [8])) # (!\VGA|controller|xCounter [9])))

	.dataa(\VGA|controller|xCounter [7]),
	.datab(\VGA|controller|xCounter [9]),
	.datac(\VGA|controller|xCounter [8]),
	.datad(\VGA|controller|yCounter [9]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~0 .lut_mask = 16'h0037;
defparam \VGA|controller|VGA_BLANK1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y56_N4
cycloneive_lcell_comb \VGA|controller|VGA_BLANK1~1 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~1_combout  = (\VGA|controller|VGA_BLANK1~0_combout  & !\VGA|controller|VGA_VS1~1_combout )

	.dataa(\VGA|controller|VGA_BLANK1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|VGA_VS1~1_combout ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~1 .lut_mask = 16'h00AA;
defparam \VGA|controller|VGA_BLANK1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y56_N5
dffeas \VGA|controller|VGA_BLANK1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_BLANK1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y56_N4
cycloneive_lcell_comb \VGA|controller|VGA_BLANK~feeder (
// Equation(s):
// \VGA|controller|VGA_BLANK~feeder_combout  = \VGA|controller|VGA_BLANK1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|VGA_BLANK1~q ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK~feeder .lut_mask = 16'hFF00;
defparam \VGA|controller|VGA_BLANK~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y56_N5
dffeas \VGA|controller|VGA_BLANK (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_BLANK~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y56_N0
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~0 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~0_combout  = (\VGA|controller|yCounter [2] & (\VGA|controller|yCounter [4] $ (VCC))) # (!\VGA|controller|yCounter [2] & (\VGA|controller|yCounter [4] & VCC))
// \VGA|controller|controller_translator|Add0~1  = CARRY((\VGA|controller|yCounter [2] & \VGA|controller|yCounter [4]))

	.dataa(\VGA|controller|yCounter [2]),
	.datab(\VGA|controller|yCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|controller_translator|Add0~0_combout ),
	.cout(\VGA|controller|controller_translator|Add0~1 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~0 .lut_mask = 16'h6688;
defparam \VGA|controller|controller_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y56_N2
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~2 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~2_combout  = (\VGA|controller|yCounter [5] & ((\VGA|controller|yCounter [3] & (\VGA|controller|controller_translator|Add0~1  & VCC)) # (!\VGA|controller|yCounter [3] & 
// (!\VGA|controller|controller_translator|Add0~1 )))) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|yCounter [3] & (!\VGA|controller|controller_translator|Add0~1 )) # (!\VGA|controller|yCounter [3] & ((\VGA|controller|controller_translator|Add0~1 ) # 
// (GND)))))
// \VGA|controller|controller_translator|Add0~3  = CARRY((\VGA|controller|yCounter [5] & (!\VGA|controller|yCounter [3] & !\VGA|controller|controller_translator|Add0~1 )) # (!\VGA|controller|yCounter [5] & ((!\VGA|controller|controller_translator|Add0~1 ) # 
// (!\VGA|controller|yCounter [3]))))

	.dataa(\VGA|controller|yCounter [5]),
	.datab(\VGA|controller|yCounter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~1 ),
	.combout(\VGA|controller|controller_translator|Add0~2_combout ),
	.cout(\VGA|controller|controller_translator|Add0~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~2 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y56_N4
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~4 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~4_combout  = ((\VGA|controller|yCounter [4] $ (\VGA|controller|yCounter [6] $ (!\VGA|controller|controller_translator|Add0~3 )))) # (GND)
// \VGA|controller|controller_translator|Add0~5  = CARRY((\VGA|controller|yCounter [4] & ((\VGA|controller|yCounter [6]) # (!\VGA|controller|controller_translator|Add0~3 ))) # (!\VGA|controller|yCounter [4] & (\VGA|controller|yCounter [6] & 
// !\VGA|controller|controller_translator|Add0~3 )))

	.dataa(\VGA|controller|yCounter [4]),
	.datab(\VGA|controller|yCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~3 ),
	.combout(\VGA|controller|controller_translator|Add0~4_combout ),
	.cout(\VGA|controller|controller_translator|Add0~5 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~4 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y56_N6
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~6 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~6_combout  = (\VGA|controller|yCounter [5] & ((\VGA|controller|yCounter [7] & (\VGA|controller|controller_translator|Add0~5  & VCC)) # (!\VGA|controller|yCounter [7] & 
// (!\VGA|controller|controller_translator|Add0~5 )))) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|yCounter [7] & (!\VGA|controller|controller_translator|Add0~5 )) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|controller_translator|Add0~5 ) # 
// (GND)))))
// \VGA|controller|controller_translator|Add0~7  = CARRY((\VGA|controller|yCounter [5] & (!\VGA|controller|yCounter [7] & !\VGA|controller|controller_translator|Add0~5 )) # (!\VGA|controller|yCounter [5] & ((!\VGA|controller|controller_translator|Add0~5 ) # 
// (!\VGA|controller|yCounter [7]))))

	.dataa(\VGA|controller|yCounter [5]),
	.datab(\VGA|controller|yCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~5 ),
	.combout(\VGA|controller|controller_translator|Add0~6_combout ),
	.cout(\VGA|controller|controller_translator|Add0~7 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~6 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y56_N8
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~8 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~8_combout  = ((\VGA|controller|yCounter [6] $ (\VGA|controller|yCounter [8] $ (!\VGA|controller|controller_translator|Add0~7 )))) # (GND)
// \VGA|controller|controller_translator|Add0~9  = CARRY((\VGA|controller|yCounter [6] & ((\VGA|controller|yCounter [8]) # (!\VGA|controller|controller_translator|Add0~7 ))) # (!\VGA|controller|yCounter [6] & (\VGA|controller|yCounter [8] & 
// !\VGA|controller|controller_translator|Add0~7 )))

	.dataa(\VGA|controller|yCounter [6]),
	.datab(\VGA|controller|yCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~7 ),
	.combout(\VGA|controller|controller_translator|Add0~8_combout ),
	.cout(\VGA|controller|controller_translator|Add0~9 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~8 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y56_N10
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~10 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~10_combout  = (\VGA|controller|yCounter [7] & (!\VGA|controller|controller_translator|Add0~9 )) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|controller_translator|Add0~9 ) # (GND)))
// \VGA|controller|controller_translator|Add0~11  = CARRY((!\VGA|controller|controller_translator|Add0~9 ) # (!\VGA|controller|yCounter [7]))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~9 ),
	.combout(\VGA|controller|controller_translator|Add0~10_combout ),
	.cout(\VGA|controller|controller_translator|Add0~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~10 .lut_mask = 16'h3C3F;
defparam \VGA|controller|controller_translator|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y56_N12
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~12 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~12_combout  = (\VGA|controller|yCounter [8] & (\VGA|controller|controller_translator|Add0~11  $ (GND))) # (!\VGA|controller|yCounter [8] & (!\VGA|controller|controller_translator|Add0~11  & VCC))
// \VGA|controller|controller_translator|Add0~13  = CARRY((\VGA|controller|yCounter [8] & !\VGA|controller|controller_translator|Add0~11 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~11 ),
	.combout(\VGA|controller|controller_translator|Add0~12_combout ),
	.cout(\VGA|controller|controller_translator|Add0~13 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|controller_translator|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y56_N14
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~14 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~14_combout  = \VGA|controller|controller_translator|Add0~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA|controller|controller_translator|Add0~13 ),
	.combout(\VGA|controller|controller_translator|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~14 .lut_mask = 16'hF0F0;
defparam \VGA|controller|controller_translator|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y56_N12
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[5]~0 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[5]~0_combout  = (\VGA|controller|xCounter [7] & (\VGA|controller|yCounter [2] $ (VCC))) # (!\VGA|controller|xCounter [7] & (\VGA|controller|yCounter [2] & VCC))
// \VGA|controller|controller_translator|mem_address[5]~1  = CARRY((\VGA|controller|xCounter [7] & \VGA|controller|yCounter [2]))

	.dataa(\VGA|controller|xCounter [7]),
	.datab(\VGA|controller|yCounter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|controller_translator|mem_address[5]~0_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[5]~1 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[5]~0 .lut_mask = 16'h6688;
defparam \VGA|controller|controller_translator|mem_address[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y56_N14
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[6]~2 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[6]~2_combout  = (\VGA|controller|xCounter [8] & ((\VGA|controller|yCounter [3] & (\VGA|controller|controller_translator|mem_address[5]~1  & VCC)) # (!\VGA|controller|yCounter [3] & 
// (!\VGA|controller|controller_translator|mem_address[5]~1 )))) # (!\VGA|controller|xCounter [8] & ((\VGA|controller|yCounter [3] & (!\VGA|controller|controller_translator|mem_address[5]~1 )) # (!\VGA|controller|yCounter [3] & 
// ((\VGA|controller|controller_translator|mem_address[5]~1 ) # (GND)))))
// \VGA|controller|controller_translator|mem_address[6]~3  = CARRY((\VGA|controller|xCounter [8] & (!\VGA|controller|yCounter [3] & !\VGA|controller|controller_translator|mem_address[5]~1 )) # (!\VGA|controller|xCounter [8] & 
// ((!\VGA|controller|controller_translator|mem_address[5]~1 ) # (!\VGA|controller|yCounter [3]))))

	.dataa(\VGA|controller|xCounter [8]),
	.datab(\VGA|controller|yCounter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[5]~1 ),
	.combout(\VGA|controller|controller_translator|mem_address[6]~2_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[6]~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[6]~2 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|mem_address[6]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y56_N16
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[7]~4 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[7]~4_combout  = ((\VGA|controller|controller_translator|Add0~0_combout  $ (\VGA|controller|xCounter [9] $ (!\VGA|controller|controller_translator|mem_address[6]~3 )))) # (GND)
// \VGA|controller|controller_translator|mem_address[7]~5  = CARRY((\VGA|controller|controller_translator|Add0~0_combout  & ((\VGA|controller|xCounter [9]) # (!\VGA|controller|controller_translator|mem_address[6]~3 ))) # 
// (!\VGA|controller|controller_translator|Add0~0_combout  & (\VGA|controller|xCounter [9] & !\VGA|controller|controller_translator|mem_address[6]~3 )))

	.dataa(\VGA|controller|controller_translator|Add0~0_combout ),
	.datab(\VGA|controller|xCounter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[6]~3 ),
	.combout(\VGA|controller|controller_translator|mem_address[7]~4_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[7]~5 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[7]~4 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|mem_address[7]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y56_N18
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[8]~6 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[8]~6_combout  = (\VGA|controller|controller_translator|Add0~2_combout  & (!\VGA|controller|controller_translator|mem_address[7]~5 )) # (!\VGA|controller|controller_translator|Add0~2_combout  & 
// ((\VGA|controller|controller_translator|mem_address[7]~5 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[8]~7  = CARRY((!\VGA|controller|controller_translator|mem_address[7]~5 ) # (!\VGA|controller|controller_translator|Add0~2_combout ))

	.dataa(\VGA|controller|controller_translator|Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[7]~5 ),
	.combout(\VGA|controller|controller_translator|mem_address[8]~6_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[8]~7 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[8]~6 .lut_mask = 16'h5A5F;
defparam \VGA|controller|controller_translator|mem_address[8]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y56_N20
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[9]~8 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[9]~8_combout  = (\VGA|controller|controller_translator|Add0~4_combout  & (\VGA|controller|controller_translator|mem_address[8]~7  $ (GND))) # (!\VGA|controller|controller_translator|Add0~4_combout  & 
// (!\VGA|controller|controller_translator|mem_address[8]~7  & VCC))
// \VGA|controller|controller_translator|mem_address[9]~9  = CARRY((\VGA|controller|controller_translator|Add0~4_combout  & !\VGA|controller|controller_translator|mem_address[8]~7 ))

	.dataa(\VGA|controller|controller_translator|Add0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[8]~7 ),
	.combout(\VGA|controller|controller_translator|mem_address[9]~8_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[9]~9 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[9]~8 .lut_mask = 16'hA50A;
defparam \VGA|controller|controller_translator|mem_address[9]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y56_N22
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[10]~10 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[10]~10_combout  = (\VGA|controller|controller_translator|Add0~6_combout  & (!\VGA|controller|controller_translator|mem_address[9]~9 )) # (!\VGA|controller|controller_translator|Add0~6_combout  & 
// ((\VGA|controller|controller_translator|mem_address[9]~9 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[10]~11  = CARRY((!\VGA|controller|controller_translator|mem_address[9]~9 ) # (!\VGA|controller|controller_translator|Add0~6_combout ))

	.dataa(\VGA|controller|controller_translator|Add0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[9]~9 ),
	.combout(\VGA|controller|controller_translator|mem_address[10]~10_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[10]~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[10]~10 .lut_mask = 16'h5A5F;
defparam \VGA|controller|controller_translator|mem_address[10]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y56_N24
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[11]~12 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[11]~12_combout  = (\VGA|controller|controller_translator|Add0~8_combout  & (\VGA|controller|controller_translator|mem_address[10]~11  $ (GND))) # (!\VGA|controller|controller_translator|Add0~8_combout  & 
// (!\VGA|controller|controller_translator|mem_address[10]~11  & VCC))
// \VGA|controller|controller_translator|mem_address[11]~13  = CARRY((\VGA|controller|controller_translator|Add0~8_combout  & !\VGA|controller|controller_translator|mem_address[10]~11 ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[10]~11 ),
	.combout(\VGA|controller|controller_translator|mem_address[11]~12_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[11]~13 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[11]~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|controller_translator|mem_address[11]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y56_N26
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[12]~14 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[12]~14_combout  = (\VGA|controller|controller_translator|Add0~10_combout  & (!\VGA|controller|controller_translator|mem_address[11]~13 )) # (!\VGA|controller|controller_translator|Add0~10_combout  & 
// ((\VGA|controller|controller_translator|mem_address[11]~13 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[12]~15  = CARRY((!\VGA|controller|controller_translator|mem_address[11]~13 ) # (!\VGA|controller|controller_translator|Add0~10_combout ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[11]~13 ),
	.combout(\VGA|controller|controller_translator|mem_address[12]~14_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[12]~15 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[12]~14 .lut_mask = 16'h3C3F;
defparam \VGA|controller|controller_translator|mem_address[12]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y56_N28
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[13]~16 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[13]~16_combout  = (\VGA|controller|controller_translator|Add0~12_combout  & (\VGA|controller|controller_translator|mem_address[12]~15  $ (GND))) # (!\VGA|controller|controller_translator|Add0~12_combout  & 
// (!\VGA|controller|controller_translator|mem_address[12]~15  & VCC))
// \VGA|controller|controller_translator|mem_address[13]~17  = CARRY((\VGA|controller|controller_translator|Add0~12_combout  & !\VGA|controller|controller_translator|mem_address[12]~15 ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[12]~15 ),
	.combout(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[13]~17 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[13]~16 .lut_mask = 16'hC30C;
defparam \VGA|controller|controller_translator|mem_address[13]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y56_N30
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[14]~18 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[14]~18_combout  = \VGA|controller|controller_translator|Add0~14_combout  $ (\VGA|controller|controller_translator|mem_address[13]~17 )

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~14_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA|controller|controller_translator|mem_address[13]~17 ),
	.combout(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[14]~18 .lut_mask = 16'h3C3C;
defparam \VGA|controller|controller_translator|mem_address[14]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y56_N31
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y56_N1
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N24
cycloneive_lcell_comb \C0|x~1 (
// Equation(s):
// \C0|x~1_combout  = (\C0|current_state.S_INITIALIZE_START~q ) # (\C0|current_state.S_DRAW_SNAKE_APPLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\C0|current_state.S_INITIALIZE_START~q ),
	.datad(\C0|current_state.S_DRAW_SNAKE_APPLE~q ),
	.cin(gnd),
	.combout(\C0|x~1_combout ),
	.cout());
// synopsys translate_off
defparam \C0|x~1 .lut_mask = 16'hFFF0;
defparam \C0|x~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N0
cycloneive_lcell_comb \C0|Selector16~7 (
// Equation(s):
// \C0|Selector16~7_combout  = (!\general_counter|cnt [3] & (\C0|x~1_combout  & (!\general_counter|cnt [6] & !\general_counter|cnt [4])))

	.dataa(\general_counter|cnt [3]),
	.datab(\C0|x~1_combout ),
	.datac(\general_counter|cnt [6]),
	.datad(\general_counter|cnt [4]),
	.cin(gnd),
	.combout(\C0|Selector16~7_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Selector16~7 .lut_mask = 16'h0004;
defparam \C0|Selector16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y58_N24
cycloneive_lcell_comb \C0|Selector26~0 (
// Equation(s):
// \C0|Selector26~0_combout  = (!\general_counter|cnt [5] & ((\general_counter|cnt [0] & ((!\general_counter|cnt [1]) # (!\general_counter|cnt [2]))) # (!\general_counter|cnt [0] & ((\general_counter|cnt [2]) # (\general_counter|cnt [1])))))

	.dataa(\general_counter|cnt [0]),
	.datab(\general_counter|cnt [2]),
	.datac(\general_counter|cnt [1]),
	.datad(\general_counter|cnt [5]),
	.cin(gnd),
	.combout(\C0|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Selector26~0 .lut_mask = 16'h007E;
defparam \C0|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y58_N8
cycloneive_lcell_comb \C0|Selector16~4 (
// Equation(s):
// \C0|Selector16~4_combout  = (!\general_counter|cnt [0] & (!\general_counter|cnt [2] & (!\general_counter|cnt [1] & !\general_counter|cnt [5])))

	.dataa(\general_counter|cnt [0]),
	.datab(\general_counter|cnt [2]),
	.datac(\general_counter|cnt [1]),
	.datad(\general_counter|cnt [5]),
	.cin(gnd),
	.combout(\C0|Selector16~4_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Selector16~4 .lut_mask = 16'h0001;
defparam \C0|Selector16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneive_clkctrl \update_clock|clock_out~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\update_clock|clock_out~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\update_clock|clock_out~clkctrl_outclk ));
// synopsys translate_off
defparam \update_clock|clock_out~clkctrl .clock_type = "global clock";
defparam \update_clock|clock_out~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N16
cycloneive_lcell_comb \snakeX[0][7]~1 (
// Equation(s):
// \snakeX[0][7]~1_combout  = (!\SW[0]~input_o  & !\SW[4]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[0]~input_o ),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\snakeX[0][7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \snakeX[0][7]~1 .lut_mask = 16'h000F;
defparam \snakeX[0][7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N28
cycloneive_lcell_comb \snakeX[0][7]~2 (
// Equation(s):
// \snakeX[0][7]~2_combout  = ((\SW[1]~input_o ) # ((\SW[3]~input_o ) # (!\SW[2]~input_o ))) # (!\snakeX[0][7]~1_combout )

	.dataa(\snakeX[0][7]~1_combout ),
	.datab(\SW[1]~input_o ),
	.datac(\SW[3]~input_o ),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\snakeX[0][7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \snakeX[0][7]~2 .lut_mask = 16'hFDFF;
defparam \snakeX[0][7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N8
cycloneive_lcell_comb \Add4~0 (
// Equation(s):
// \Add4~0_combout  = \snakeX[0][0]~q  $ (VCC)
// \Add4~1  = CARRY(\snakeX[0][0]~q )

	.dataa(\snakeX[0][0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add4~0_combout ),
	.cout(\Add4~1 ));
// synopsys translate_off
defparam \Add4~0 .lut_mask = 16'h55AA;
defparam \Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N4
cycloneive_lcell_comb \snakeX[0][0]~feeder (
// Equation(s):
// \snakeX[0][0]~feeder_combout  = \Add4~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add4~0_combout ),
	.cin(gnd),
	.combout(\snakeX[0][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \snakeX[0][0]~feeder .lut_mask = 16'hFF00;
defparam \snakeX[0][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N28
cycloneive_lcell_comb \C0|WideOr8~0 (
// Equation(s):
// \C0|WideOr8~0_combout  = (!\C0|current_state.S_INITIALIZE_START~q  & !\C0|current_state.S_UPDATE_SNAKE_APPLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\C0|current_state.S_INITIALIZE_START~q ),
	.datad(\C0|current_state.S_UPDATE_SNAKE_APPLE~q ),
	.cin(gnd),
	.combout(\C0|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \C0|WideOr8~0 .lut_mask = 16'h000F;
defparam \C0|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N16
cycloneive_lcell_comb \C0|started (
// Equation(s):
// \C0|started~combout  = (\C0|WideOr8~0_combout  & (\C0|started~combout )) # (!\C0|WideOr8~0_combout  & ((\C0|current_state.S_UPDATE_SNAKE_APPLE~q )))

	.dataa(gnd),
	.datab(\C0|started~combout ),
	.datac(\C0|current_state.S_UPDATE_SNAKE_APPLE~q ),
	.datad(\C0|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\C0|started~combout ),
	.cout());
// synopsys translate_off
defparam \C0|started .lut_mask = 16'hCCF0;
defparam \C0|started .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N20
cycloneive_lcell_comb \snakeX[0][7]~0 (
// Equation(s):
// \snakeX[0][7]~0_combout  = \SW[1]~input_o  $ (\SW[3]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[1]~input_o ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\snakeX[0][7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \snakeX[0][7]~0 .lut_mask = 16'h0FF0;
defparam \snakeX[0][7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N26
cycloneive_lcell_comb \snakeX[0][7]~3 (
// Equation(s):
// \snakeX[0][7]~3_combout  = ((\SW[2]~input_o ) # ((!\snakeX[0][7]~0_combout ) # (!\C0|started~combout ))) # (!\snakeX[0][7]~1_combout )

	.dataa(\snakeX[0][7]~1_combout ),
	.datab(\SW[2]~input_o ),
	.datac(\C0|started~combout ),
	.datad(\snakeX[0][7]~0_combout ),
	.cin(gnd),
	.combout(\snakeX[0][7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \snakeX[0][7]~3 .lut_mask = 16'hDFFF;
defparam \snakeX[0][7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y58_N5
dffeas \snakeX[0][0] (
	.clk(\update_clock|clock_out~clkctrl_outclk ),
	.d(\snakeX[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\C0|started~combout ),
	.ena(\snakeX[0][7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\snakeX[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \snakeX[0][0] .is_wysiwyg = "true";
defparam \snakeX[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N10
cycloneive_lcell_comb \Add4~2 (
// Equation(s):
// \Add4~2_combout  = (\snakeX[0][1]~q  & ((\snakeX[0][7]~2_combout  & (!\Add4~1 )) # (!\snakeX[0][7]~2_combout  & (\Add4~1  & VCC)))) # (!\snakeX[0][1]~q  & ((\snakeX[0][7]~2_combout  & ((\Add4~1 ) # (GND))) # (!\snakeX[0][7]~2_combout  & (!\Add4~1 ))))
// \Add4~3  = CARRY((\snakeX[0][1]~q  & (\snakeX[0][7]~2_combout  & !\Add4~1 )) # (!\snakeX[0][1]~q  & ((\snakeX[0][7]~2_combout ) # (!\Add4~1 ))))

	.dataa(\snakeX[0][1]~q ),
	.datab(\snakeX[0][7]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~1 ),
	.combout(\Add4~2_combout ),
	.cout(\Add4~3 ));
// synopsys translate_off
defparam \Add4~2 .lut_mask = 16'h694D;
defparam \Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N30
cycloneive_lcell_comb \snakeX[0][1]~feeder (
// Equation(s):
// \snakeX[0][1]~feeder_combout  = \Add4~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add4~2_combout ),
	.cin(gnd),
	.combout(\snakeX[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \snakeX[0][1]~feeder .lut_mask = 16'hFF00;
defparam \snakeX[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y58_N31
dffeas \snakeX[0][1] (
	.clk(\update_clock|clock_out~clkctrl_outclk ),
	.d(\snakeX[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\C0|started~combout ),
	.ena(\snakeX[0][7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\snakeX[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \snakeX[0][1] .is_wysiwyg = "true";
defparam \snakeX[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N12
cycloneive_lcell_comb \Add4~4 (
// Equation(s):
// \Add4~4_combout  = ((\snakeX[0][2]~q  $ (\snakeX[0][7]~2_combout  $ (\Add4~3 )))) # (GND)
// \Add4~5  = CARRY((\snakeX[0][2]~q  & ((!\Add4~3 ) # (!\snakeX[0][7]~2_combout ))) # (!\snakeX[0][2]~q  & (!\snakeX[0][7]~2_combout  & !\Add4~3 )))

	.dataa(\snakeX[0][2]~q ),
	.datab(\snakeX[0][7]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~3 ),
	.combout(\Add4~4_combout ),
	.cout(\Add4~5 ));
// synopsys translate_off
defparam \Add4~4 .lut_mask = 16'h962B;
defparam \Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y58_N13
dffeas \snakeX[0][2] (
	.clk(\update_clock|clock_out~clkctrl_outclk ),
	.d(\Add4~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\C0|started~combout ),
	.sload(gnd),
	.ena(\snakeX[0][7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\snakeX[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \snakeX[0][2] .is_wysiwyg = "true";
defparam \snakeX[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N14
cycloneive_lcell_comb \Add4~6 (
// Equation(s):
// \Add4~6_combout  = (\snakeX[0][7]~2_combout  & ((\snakeX[0][3]~q  & (!\Add4~5 )) # (!\snakeX[0][3]~q  & ((\Add4~5 ) # (GND))))) # (!\snakeX[0][7]~2_combout  & ((\snakeX[0][3]~q  & (\Add4~5  & VCC)) # (!\snakeX[0][3]~q  & (!\Add4~5 ))))
// \Add4~7  = CARRY((\snakeX[0][7]~2_combout  & ((!\Add4~5 ) # (!\snakeX[0][3]~q ))) # (!\snakeX[0][7]~2_combout  & (!\snakeX[0][3]~q  & !\Add4~5 )))

	.dataa(\snakeX[0][7]~2_combout ),
	.datab(\snakeX[0][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~5 ),
	.combout(\Add4~6_combout ),
	.cout(\Add4~7 ));
// synopsys translate_off
defparam \Add4~6 .lut_mask = 16'h692B;
defparam \Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N16
cycloneive_lcell_comb \snakeX[0][3]~feeder (
// Equation(s):
// \snakeX[0][3]~feeder_combout  = \Add4~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add4~6_combout ),
	.cin(gnd),
	.combout(\snakeX[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \snakeX[0][3]~feeder .lut_mask = 16'hFF00;
defparam \snakeX[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y58_N17
dffeas \snakeX[0][3] (
	.clk(\update_clock|clock_out~clkctrl_outclk ),
	.d(\snakeX[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\C0|started~combout ),
	.ena(\snakeX[0][7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\snakeX[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \snakeX[0][3] .is_wysiwyg = "true";
defparam \snakeX[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N16
cycloneive_lcell_comb \Add4~8 (
// Equation(s):
// \Add4~8_combout  = ((\snakeX[0][7]~2_combout  $ (\snakeX[0][4]~q  $ (\Add4~7 )))) # (GND)
// \Add4~9  = CARRY((\snakeX[0][7]~2_combout  & (\snakeX[0][4]~q  & !\Add4~7 )) # (!\snakeX[0][7]~2_combout  & ((\snakeX[0][4]~q ) # (!\Add4~7 ))))

	.dataa(\snakeX[0][7]~2_combout ),
	.datab(\snakeX[0][4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~7 ),
	.combout(\Add4~8_combout ),
	.cout(\Add4~9 ));
// synopsys translate_off
defparam \Add4~8 .lut_mask = 16'h964D;
defparam \Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y58_N17
dffeas \snakeX[0][4] (
	.clk(\update_clock|clock_out~clkctrl_outclk ),
	.d(\Add4~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\C0|started~combout ),
	.sload(gnd),
	.ena(\snakeX[0][7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\snakeX[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \snakeX[0][4] .is_wysiwyg = "true";
defparam \snakeX[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N18
cycloneive_lcell_comb \Add4~10 (
// Equation(s):
// \Add4~10_combout  = (\snakeX[0][5]~q  & ((\snakeX[0][7]~2_combout  & (!\Add4~9 )) # (!\snakeX[0][7]~2_combout  & (\Add4~9  & VCC)))) # (!\snakeX[0][5]~q  & ((\snakeX[0][7]~2_combout  & ((\Add4~9 ) # (GND))) # (!\snakeX[0][7]~2_combout  & (!\Add4~9 ))))
// \Add4~11  = CARRY((\snakeX[0][5]~q  & (\snakeX[0][7]~2_combout  & !\Add4~9 )) # (!\snakeX[0][5]~q  & ((\snakeX[0][7]~2_combout ) # (!\Add4~9 ))))

	.dataa(\snakeX[0][5]~q ),
	.datab(\snakeX[0][7]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~9 ),
	.combout(\Add4~10_combout ),
	.cout(\Add4~11 ));
// synopsys translate_off
defparam \Add4~10 .lut_mask = 16'h694D;
defparam \Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y58_N19
dffeas \snakeX[0][5] (
	.clk(\update_clock|clock_out~clkctrl_outclk ),
	.d(\Add4~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\C0|started~combout ),
	.sload(gnd),
	.ena(\snakeX[0][7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\snakeX[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \snakeX[0][5] .is_wysiwyg = "true";
defparam \snakeX[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N4
cycloneive_lcell_comb \C0|Selector26~1 (
// Equation(s):
// \C0|Selector26~1_combout  = (\C0|Selector26~0_combout ) # ((\C0|Selector16~4_combout  & \snakeX[0][5]~q ))

	.dataa(gnd),
	.datab(\C0|Selector26~0_combout ),
	.datac(\C0|Selector16~4_combout ),
	.datad(\snakeX[0][5]~q ),
	.cin(gnd),
	.combout(\C0|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Selector26~1 .lut_mask = 16'hFCCC;
defparam \C0|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y58_N16
cycloneive_lcell_comb \C0|Selector26~2 (
// Equation(s):
// \C0|Selector26~2_combout  = (\C0|current_state.S_DRAW_RIGHT_BORDER~q ) # ((\general_counter|cnt [5] & !\C0|current_state.S_DRAW_LEFT_BORDER~q ))

	.dataa(\general_counter|cnt [5]),
	.datab(gnd),
	.datac(\C0|current_state.S_DRAW_LEFT_BORDER~q ),
	.datad(\C0|current_state.S_DRAW_RIGHT_BORDER~q ),
	.cin(gnd),
	.combout(\C0|Selector26~2_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Selector26~2 .lut_mask = 16'hFF0A;
defparam \C0|Selector26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N6
cycloneive_lcell_comb \C0|Selector26~3 (
// Equation(s):
// \C0|Selector26~3_combout  = (\C0|Selector16~7_combout  & ((\C0|Selector26~1_combout ) # ((\C0|Selector26~2_combout  & !\C0|x~1_combout )))) # (!\C0|Selector16~7_combout  & (((\C0|Selector26~2_combout  & !\C0|x~1_combout ))))

	.dataa(\C0|Selector16~7_combout ),
	.datab(\C0|Selector26~1_combout ),
	.datac(\C0|Selector26~2_combout ),
	.datad(\C0|x~1_combout ),
	.cin(gnd),
	.combout(\C0|Selector26~3_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Selector26~3 .lut_mask = 16'h88F8;
defparam \C0|Selector26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N8
cycloneive_lcell_comb \C0|WideOr13 (
// Equation(s):
// \C0|WideOr13~combout  = ((\C0|current_state.S_INITIALIZE_RIGHT_BORDER~q ) # ((\C0|current_state.S_UPDATE_SNAKE_APPLE~q ) # (!\C0|current_state.S_INITIALIZE_TOP_BORDER~q ))) # (!\C0|WideOr11~0_combout )

	.dataa(\C0|WideOr11~0_combout ),
	.datab(\C0|current_state.S_INITIALIZE_RIGHT_BORDER~q ),
	.datac(\C0|current_state.S_INITIALIZE_TOP_BORDER~q ),
	.datad(\C0|current_state.S_UPDATE_SNAKE_APPLE~q ),
	.cin(gnd),
	.combout(\C0|WideOr13~combout ),
	.cout());
// synopsys translate_off
defparam \C0|WideOr13 .lut_mask = 16'hFFDF;
defparam \C0|WideOr13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneive_clkctrl \C0|WideOr13~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\C0|WideOr13~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\C0|WideOr13~clkctrl_outclk ));
// synopsys translate_off
defparam \C0|WideOr13~clkctrl .clock_type = "global clock";
defparam \C0|WideOr13~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N2
cycloneive_lcell_comb \C0|x[5] (
// Equation(s):
// \C0|x [5] = (GLOBAL(\C0|WideOr13~clkctrl_outclk ) & (\C0|x [5])) # (!GLOBAL(\C0|WideOr13~clkctrl_outclk ) & ((\C0|Selector26~3_combout )))

	.dataa(gnd),
	.datab(\C0|x [5]),
	.datac(\C0|Selector26~3_combout ),
	.datad(\C0|WideOr13~clkctrl_outclk ),
	.cin(gnd),
	.combout(\C0|x [5]),
	.cout());
// synopsys translate_off
defparam \C0|x[5] .lut_mask = 16'hCCF0;
defparam \C0|x[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y58_N20
cycloneive_lcell_comb \C0|Selector27~0 (
// Equation(s):
// \C0|Selector27~0_combout  = (\C0|current_state.S_DRAW_RIGHT_BORDER~q ) # ((!\C0|current_state.S_DRAW_LEFT_BORDER~q  & \general_counter|cnt [6]))

	.dataa(gnd),
	.datab(\C0|current_state.S_DRAW_LEFT_BORDER~q ),
	.datac(\C0|current_state.S_DRAW_RIGHT_BORDER~q ),
	.datad(\general_counter|cnt [6]),
	.cin(gnd),
	.combout(\C0|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Selector27~0 .lut_mask = 16'hF3F0;
defparam \C0|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y58_N8
cycloneive_lcell_comb \Mux17~0 (
// Equation(s):
// \Mux17~0_combout  = (!\general_counter|cnt [6] & !\general_counter|cnt [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\general_counter|cnt [6]),
	.datad(\general_counter|cnt [4]),
	.cin(gnd),
	.combout(\Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~0 .lut_mask = 16'h000F;
defparam \Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y58_N30
cycloneive_lcell_comb \C0|Selector23~0 (
// Equation(s):
// \C0|Selector23~0_combout  = (\C0|x~1_combout  & (!\general_counter|cnt [3] & (\C0|Selector16~4_combout  & \Mux17~0_combout )))

	.dataa(\C0|x~1_combout ),
	.datab(\general_counter|cnt [3]),
	.datac(\C0|Selector16~4_combout ),
	.datad(\Mux17~0_combout ),
	.cin(gnd),
	.combout(\C0|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Selector23~0 .lut_mask = 16'h2000;
defparam \C0|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N20
cycloneive_lcell_comb \Add4~12 (
// Equation(s):
// \Add4~12_combout  = ((\snakeX[0][7]~2_combout  $ (\snakeX[0][6]~q  $ (\Add4~11 )))) # (GND)
// \Add4~13  = CARRY((\snakeX[0][7]~2_combout  & (\snakeX[0][6]~q  & !\Add4~11 )) # (!\snakeX[0][7]~2_combout  & ((\snakeX[0][6]~q ) # (!\Add4~11 ))))

	.dataa(\snakeX[0][7]~2_combout ),
	.datab(\snakeX[0][6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~11 ),
	.combout(\Add4~12_combout ),
	.cout(\Add4~13 ));
// synopsys translate_off
defparam \Add4~12 .lut_mask = 16'h964D;
defparam \Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y58_N21
dffeas \snakeX[0][6] (
	.clk(\update_clock|clock_out~clkctrl_outclk ),
	.d(\Add4~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\C0|started~combout ),
	.sload(gnd),
	.ena(\snakeX[0][7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\snakeX[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \snakeX[0][6] .is_wysiwyg = "true";
defparam \snakeX[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N4
cycloneive_lcell_comb \C0|Selector27~1 (
// Equation(s):
// \C0|Selector27~1_combout  = (\C0|Selector27~0_combout  & (((\C0|Selector23~0_combout  & \snakeX[0][6]~q )) # (!\C0|x~1_combout ))) # (!\C0|Selector27~0_combout  & (\C0|Selector23~0_combout  & ((\snakeX[0][6]~q ))))

	.dataa(\C0|Selector27~0_combout ),
	.datab(\C0|Selector23~0_combout ),
	.datac(\C0|x~1_combout ),
	.datad(\snakeX[0][6]~q ),
	.cin(gnd),
	.combout(\C0|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Selector27~1 .lut_mask = 16'hCE0A;
defparam \C0|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N24
cycloneive_lcell_comb \C0|x[6] (
// Equation(s):
// \C0|x [6] = (GLOBAL(\C0|WideOr13~clkctrl_outclk ) & ((\C0|x [6]))) # (!GLOBAL(\C0|WideOr13~clkctrl_outclk ) & (\C0|Selector27~1_combout ))

	.dataa(\C0|Selector27~1_combout ),
	.datab(\C0|x [6]),
	.datac(\C0|WideOr13~clkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(\C0|x [6]),
	.cout());
// synopsys translate_off
defparam \C0|x[6] .lut_mask = 16'hCACA;
defparam \C0|x[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N22
cycloneive_lcell_comb \Add4~14 (
// Equation(s):
// \Add4~14_combout  = \snakeX[0][7]~2_combout  $ (\Add4~13  $ (!\snakeX[0][7]~q ))

	.dataa(\snakeX[0][7]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\snakeX[0][7]~q ),
	.cin(\Add4~13 ),
	.combout(\Add4~14_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~14 .lut_mask = 16'h5AA5;
defparam \Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y58_N23
dffeas \snakeX[0][7] (
	.clk(\update_clock|clock_out~clkctrl_outclk ),
	.d(\Add4~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\C0|started~combout ),
	.sload(gnd),
	.ena(\snakeX[0][7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\snakeX[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \snakeX[0][7] .is_wysiwyg = "true";
defparam \snakeX[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N28
cycloneive_lcell_comb \C0|Selector29~0 (
// Equation(s):
// \C0|Selector29~0_combout  = (\snakeX[0][7]~q  & (!\general_counter|cnt [3] & (\C0|Selector16~4_combout  & \Mux17~0_combout )))

	.dataa(\snakeX[0][7]~q ),
	.datab(\general_counter|cnt [3]),
	.datac(\C0|Selector16~4_combout ),
	.datad(\Mux17~0_combout ),
	.cin(gnd),
	.combout(\C0|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Selector29~0 .lut_mask = 16'h2000;
defparam \C0|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N2
cycloneive_lcell_comb \C0|Selector29~1 (
// Equation(s):
// \C0|Selector29~1_combout  = (\C0|x~1_combout  & (((\C0|Selector29~0_combout )))) # (!\C0|x~1_combout  & (\general_counter|cnt [7] & (\C0|x~0_combout )))

	.dataa(\general_counter|cnt [7]),
	.datab(\C0|x~0_combout ),
	.datac(\C0|x~1_combout ),
	.datad(\C0|Selector29~0_combout ),
	.cin(gnd),
	.combout(\C0|Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Selector29~1 .lut_mask = 16'hF808;
defparam \C0|Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N26
cycloneive_lcell_comb \C0|x[7] (
// Equation(s):
// \C0|x [7] = (GLOBAL(\C0|WideOr13~clkctrl_outclk ) & ((\C0|x [7]))) # (!GLOBAL(\C0|WideOr13~clkctrl_outclk ) & (\C0|Selector29~1_combout ))

	.dataa(gnd),
	.datab(\C0|Selector29~1_combout ),
	.datac(\C0|x [7]),
	.datad(\C0|WideOr13~clkctrl_outclk ),
	.cin(gnd),
	.combout(\C0|x [7]),
	.cout());
// synopsys translate_off
defparam \C0|x[7] .lut_mask = 16'hF0CC;
defparam \C0|x[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y58_N28
cycloneive_lcell_comb \C0|Selector18~1 (
// Equation(s):
// \C0|Selector18~1_combout  = (\C0|current_state.S_DRAW_RIGHT_BORDER~q  & (\general_counter|cnt [5])) # (!\C0|current_state.S_DRAW_RIGHT_BORDER~q  & ((\C0|current_state.S_DRAW_LEFT_BORDER~q  & (\general_counter|cnt [5])) # 
// (!\C0|current_state.S_DRAW_LEFT_BORDER~q  & ((\C0|current_state.S_DRAW_BOTTOM_BORDER~q )))))

	.dataa(\C0|current_state.S_DRAW_RIGHT_BORDER~q ),
	.datab(\general_counter|cnt [5]),
	.datac(\C0|current_state.S_DRAW_LEFT_BORDER~q ),
	.datad(\C0|current_state.S_DRAW_BOTTOM_BORDER~q ),
	.cin(gnd),
	.combout(\C0|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Selector18~1 .lut_mask = 16'hCDC8;
defparam \C0|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N0
cycloneive_lcell_comb \Add3~0 (
// Equation(s):
// \Add3~0_combout  = \snakeY[0][0]~q  $ (VCC)
// \Add3~1  = CARRY(\snakeY[0][0]~q )

	.dataa(gnd),
	.datab(\snakeY[0][0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add3~0_combout ),
	.cout(\Add3~1 ));
// synopsys translate_off
defparam \Add3~0 .lut_mask = 16'h33CC;
defparam \Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N22
cycloneive_lcell_comb \snakeY[0][2]~0 (
// Equation(s):
// \snakeY[0][2]~0_combout  = ((\snakeX[0][7]~1_combout  & (!\SW[2]~input_o  & \snakeX[0][7]~0_combout ))) # (!\C0|started~combout )

	.dataa(\snakeX[0][7]~1_combout ),
	.datab(\SW[2]~input_o ),
	.datac(\C0|started~combout ),
	.datad(\snakeX[0][7]~0_combout ),
	.cin(gnd),
	.combout(\snakeY[0][2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \snakeY[0][2]~0 .lut_mask = 16'h2F0F;
defparam \snakeY[0][2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y58_N1
dffeas \snakeY[0][0] (
	.clk(\update_clock|clock_out~clkctrl_outclk ),
	.d(\Add3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\C0|started~combout ),
	.sload(gnd),
	.ena(\snakeY[0][2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\snakeY[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \snakeY[0][0] .is_wysiwyg = "true";
defparam \snakeY[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N2
cycloneive_lcell_comb \Add3~2 (
// Equation(s):
// \Add3~2_combout  = (\snakeY[0][1]~q  & ((\SW[3]~input_o  & (!\Add3~1 )) # (!\SW[3]~input_o  & (\Add3~1  & VCC)))) # (!\snakeY[0][1]~q  & ((\SW[3]~input_o  & ((\Add3~1 ) # (GND))) # (!\SW[3]~input_o  & (!\Add3~1 ))))
// \Add3~3  = CARRY((\snakeY[0][1]~q  & (\SW[3]~input_o  & !\Add3~1 )) # (!\snakeY[0][1]~q  & ((\SW[3]~input_o ) # (!\Add3~1 ))))

	.dataa(\snakeY[0][1]~q ),
	.datab(\SW[3]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~1 ),
	.combout(\Add3~2_combout ),
	.cout(\Add3~3 ));
// synopsys translate_off
defparam \Add3~2 .lut_mask = 16'h694D;
defparam \Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N2
cycloneive_lcell_comb \snakeY[0][1]~feeder (
// Equation(s):
// \snakeY[0][1]~feeder_combout  = \Add3~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add3~2_combout ),
	.cin(gnd),
	.combout(\snakeY[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \snakeY[0][1]~feeder .lut_mask = 16'hFF00;
defparam \snakeY[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y58_N3
dffeas \snakeY[0][1] (
	.clk(\update_clock|clock_out~clkctrl_outclk ),
	.d(\snakeY[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\C0|started~combout ),
	.ena(\snakeY[0][2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\snakeY[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \snakeY[0][1] .is_wysiwyg = "true";
defparam \snakeY[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N4
cycloneive_lcell_comb \Add3~4 (
// Equation(s):
// \Add3~4_combout  = ((\SW[3]~input_o  $ (\snakeY[0][2]~q  $ (\Add3~3 )))) # (GND)
// \Add3~5  = CARRY((\SW[3]~input_o  & (\snakeY[0][2]~q  & !\Add3~3 )) # (!\SW[3]~input_o  & ((\snakeY[0][2]~q ) # (!\Add3~3 ))))

	.dataa(\SW[3]~input_o ),
	.datab(\snakeY[0][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~3 ),
	.combout(\Add3~4_combout ),
	.cout(\Add3~5 ));
// synopsys translate_off
defparam \Add3~4 .lut_mask = 16'h964D;
defparam \Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y58_N5
dffeas \snakeY[0][2] (
	.clk(\update_clock|clock_out~clkctrl_outclk ),
	.d(\Add3~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\C0|started~combout ),
	.sload(gnd),
	.ena(\snakeY[0][2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\snakeY[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \snakeY[0][2] .is_wysiwyg = "true";
defparam \snakeY[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N6
cycloneive_lcell_comb \Add3~6 (
// Equation(s):
// \Add3~6_combout  = (\SW[3]~input_o  & ((\snakeY[0][3]~q  & (!\Add3~5 )) # (!\snakeY[0][3]~q  & ((\Add3~5 ) # (GND))))) # (!\SW[3]~input_o  & ((\snakeY[0][3]~q  & (\Add3~5  & VCC)) # (!\snakeY[0][3]~q  & (!\Add3~5 ))))
// \Add3~7  = CARRY((\SW[3]~input_o  & ((!\Add3~5 ) # (!\snakeY[0][3]~q ))) # (!\SW[3]~input_o  & (!\snakeY[0][3]~q  & !\Add3~5 )))

	.dataa(\SW[3]~input_o ),
	.datab(\snakeY[0][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~5 ),
	.combout(\Add3~6_combout ),
	.cout(\Add3~7 ));
// synopsys translate_off
defparam \Add3~6 .lut_mask = 16'h692B;
defparam \Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N24
cycloneive_lcell_comb \snakeY[0][3]~feeder (
// Equation(s):
// \snakeY[0][3]~feeder_combout  = \Add3~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add3~6_combout ),
	.cin(gnd),
	.combout(\snakeY[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \snakeY[0][3]~feeder .lut_mask = 16'hFF00;
defparam \snakeY[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y58_N25
dffeas \snakeY[0][3] (
	.clk(\update_clock|clock_out~clkctrl_outclk ),
	.d(\snakeY[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\C0|started~combout ),
	.ena(\snakeY[0][2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\snakeY[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \snakeY[0][3] .is_wysiwyg = "true";
defparam \snakeY[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N8
cycloneive_lcell_comb \Add3~8 (
// Equation(s):
// \Add3~8_combout  = ((\snakeY[0][4]~q  $ (\SW[3]~input_o  $ (\Add3~7 )))) # (GND)
// \Add3~9  = CARRY((\snakeY[0][4]~q  & ((!\Add3~7 ) # (!\SW[3]~input_o ))) # (!\snakeY[0][4]~q  & (!\SW[3]~input_o  & !\Add3~7 )))

	.dataa(\snakeY[0][4]~q ),
	.datab(\SW[3]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~7 ),
	.combout(\Add3~8_combout ),
	.cout(\Add3~9 ));
// synopsys translate_off
defparam \Add3~8 .lut_mask = 16'h962B;
defparam \Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y58_N9
dffeas \snakeY[0][4] (
	.clk(\update_clock|clock_out~clkctrl_outclk ),
	.d(\Add3~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\C0|started~combout ),
	.sload(gnd),
	.ena(\snakeY[0][2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\snakeY[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \snakeY[0][4] .is_wysiwyg = "true";
defparam \snakeY[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N10
cycloneive_lcell_comb \Add3~10 (
// Equation(s):
// \Add3~10_combout  = (\snakeY[0][5]~q  & ((\SW[3]~input_o  & (!\Add3~9 )) # (!\SW[3]~input_o  & (\Add3~9  & VCC)))) # (!\snakeY[0][5]~q  & ((\SW[3]~input_o  & ((\Add3~9 ) # (GND))) # (!\SW[3]~input_o  & (!\Add3~9 ))))
// \Add3~11  = CARRY((\snakeY[0][5]~q  & (\SW[3]~input_o  & !\Add3~9 )) # (!\snakeY[0][5]~q  & ((\SW[3]~input_o ) # (!\Add3~9 ))))

	.dataa(\snakeY[0][5]~q ),
	.datab(\SW[3]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~9 ),
	.combout(\Add3~10_combout ),
	.cout(\Add3~11 ));
// synopsys translate_off
defparam \Add3~10 .lut_mask = 16'h694D;
defparam \Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y58_N11
dffeas \snakeY[0][5] (
	.clk(\update_clock|clock_out~clkctrl_outclk ),
	.d(\Add3~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\C0|started~combout ),
	.sload(gnd),
	.ena(\snakeY[0][2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\snakeY[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \snakeY[0][5] .is_wysiwyg = "true";
defparam \snakeY[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N24
cycloneive_lcell_comb \C0|Selector18~0 (
// Equation(s):
// \C0|Selector18~0_combout  = (\C0|Selector26~0_combout ) # ((\snakeY[0][5]~q  & \C0|Selector16~4_combout ))

	.dataa(gnd),
	.datab(\snakeY[0][5]~q ),
	.datac(\C0|Selector16~4_combout ),
	.datad(\C0|Selector26~0_combout ),
	.cin(gnd),
	.combout(\C0|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Selector18~0 .lut_mask = 16'hFFC0;
defparam \C0|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N18
cycloneive_lcell_comb \C0|Selector18~2 (
// Equation(s):
// \C0|Selector18~2_combout  = (\C0|x~1_combout  & (\C0|Selector16~7_combout  & ((\C0|Selector18~0_combout )))) # (!\C0|x~1_combout  & ((\C0|Selector18~1_combout ) # ((\C0|Selector16~7_combout  & \C0|Selector18~0_combout ))))

	.dataa(\C0|x~1_combout ),
	.datab(\C0|Selector16~7_combout ),
	.datac(\C0|Selector18~1_combout ),
	.datad(\C0|Selector18~0_combout ),
	.cin(gnd),
	.combout(\C0|Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Selector18~2 .lut_mask = 16'hDC50;
defparam \C0|Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N8
cycloneive_lcell_comb \C0|y[5] (
// Equation(s):
// \C0|y [5] = (GLOBAL(\C0|WideOr13~clkctrl_outclk ) & (\C0|y [5])) # (!GLOBAL(\C0|WideOr13~clkctrl_outclk ) & ((\C0|Selector18~2_combout )))

	.dataa(gnd),
	.datab(\C0|y [5]),
	.datac(\C0|Selector18~2_combout ),
	.datad(\C0|WideOr13~clkctrl_outclk ),
	.cin(gnd),
	.combout(\C0|y [5]),
	.cout());
// synopsys translate_off
defparam \C0|y[5] .lut_mask = 16'hCCF0;
defparam \C0|y[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y58_N6
cycloneive_lcell_comb \C0|Selector16~5 (
// Equation(s):
// \C0|Selector16~5_combout  = (\general_counter|cnt [3] & ((\C0|current_state.S_DRAW_LEFT_BORDER~q ) # (\C0|current_state.S_DRAW_RIGHT_BORDER~q )))

	.dataa(\C0|current_state.S_DRAW_LEFT_BORDER~q ),
	.datab(gnd),
	.datac(\general_counter|cnt [3]),
	.datad(\C0|current_state.S_DRAW_RIGHT_BORDER~q ),
	.cin(gnd),
	.combout(\C0|Selector16~5_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Selector16~5 .lut_mask = 16'hF0A0;
defparam \C0|Selector16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N10
cycloneive_lcell_comb \C0|Selector16~6 (
// Equation(s):
// \C0|Selector16~6_combout  = (\C0|Selector16~5_combout ) # ((\C0|Selector16~4_combout  & (\C0|Selector16~7_combout  & \snakeY[0][3]~q )))

	.dataa(\C0|Selector16~4_combout ),
	.datab(\C0|Selector16~7_combout ),
	.datac(\snakeY[0][3]~q ),
	.datad(\C0|Selector16~5_combout ),
	.cin(gnd),
	.combout(\C0|Selector16~6_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Selector16~6 .lut_mask = 16'hFF80;
defparam \C0|Selector16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N2
cycloneive_lcell_comb \C0|y[3] (
// Equation(s):
// \C0|y [3] = (GLOBAL(\C0|WideOr13~clkctrl_outclk ) & ((\C0|y [3]))) # (!GLOBAL(\C0|WideOr13~clkctrl_outclk ) & (\C0|Selector16~6_combout ))

	.dataa(\C0|Selector16~6_combout ),
	.datab(gnd),
	.datac(\C0|y [3]),
	.datad(\C0|WideOr13~clkctrl_outclk ),
	.cin(gnd),
	.combout(\C0|y [3]),
	.cout());
// synopsys translate_off
defparam \C0|y[3] .lut_mask = 16'hF0AA;
defparam \C0|y[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y58_N24
cycloneive_lcell_comb \C0|Selector17~1 (
// Equation(s):
// \C0|Selector17~1_combout  = (\C0|current_state.S_DRAW_RIGHT_BORDER~q  & (((\general_counter|cnt [4])))) # (!\C0|current_state.S_DRAW_RIGHT_BORDER~q  & ((\C0|current_state.S_DRAW_LEFT_BORDER~q  & ((\general_counter|cnt [4]))) # 
// (!\C0|current_state.S_DRAW_LEFT_BORDER~q  & (\C0|current_state.S_DRAW_BOTTOM_BORDER~q ))))

	.dataa(\C0|current_state.S_DRAW_RIGHT_BORDER~q ),
	.datab(\C0|current_state.S_DRAW_LEFT_BORDER~q ),
	.datac(\C0|current_state.S_DRAW_BOTTOM_BORDER~q ),
	.datad(\general_counter|cnt [4]),
	.cin(gnd),
	.combout(\C0|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Selector17~1 .lut_mask = 16'hFE10;
defparam \C0|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N20
cycloneive_lcell_comb \C0|Selector17~0 (
// Equation(s):
// \C0|Selector17~0_combout  = (\C0|Selector26~0_combout ) # ((\C0|Selector16~4_combout  & \snakeY[0][4]~q ))

	.dataa(\C0|Selector16~4_combout ),
	.datab(gnd),
	.datac(\snakeY[0][4]~q ),
	.datad(\C0|Selector26~0_combout ),
	.cin(gnd),
	.combout(\C0|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Selector17~0 .lut_mask = 16'hFFA0;
defparam \C0|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N30
cycloneive_lcell_comb \C0|Selector17~2 (
// Equation(s):
// \C0|Selector17~2_combout  = (\C0|x~1_combout  & (\C0|Selector16~7_combout  & ((\C0|Selector17~0_combout )))) # (!\C0|x~1_combout  & ((\C0|Selector17~1_combout ) # ((\C0|Selector16~7_combout  & \C0|Selector17~0_combout ))))

	.dataa(\C0|x~1_combout ),
	.datab(\C0|Selector16~7_combout ),
	.datac(\C0|Selector17~1_combout ),
	.datad(\C0|Selector17~0_combout ),
	.cin(gnd),
	.combout(\C0|Selector17~2_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Selector17~2 .lut_mask = 16'hDC50;
defparam \C0|Selector17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N16
cycloneive_lcell_comb \C0|y[4] (
// Equation(s):
// \C0|y [4] = (GLOBAL(\C0|WideOr13~clkctrl_outclk ) & ((\C0|y [4]))) # (!GLOBAL(\C0|WideOr13~clkctrl_outclk ) & (\C0|Selector17~2_combout ))

	.dataa(gnd),
	.datab(\C0|Selector17~2_combout ),
	.datac(\C0|WideOr13~clkctrl_outclk ),
	.datad(\C0|y [4]),
	.cin(gnd),
	.combout(\C0|y [4]),
	.cout());
// synopsys translate_off
defparam \C0|y[4] .lut_mask = 16'hFC0C;
defparam \C0|y[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y58_N6
cycloneive_lcell_comb \C0|Selector19~0 (
// Equation(s):
// \C0|Selector19~0_combout  = (\C0|current_state.S_DRAW_RIGHT_BORDER~q  & (\general_counter|cnt [6])) # (!\C0|current_state.S_DRAW_RIGHT_BORDER~q  & ((\C0|current_state.S_DRAW_LEFT_BORDER~q  & (\general_counter|cnt [6])) # 
// (!\C0|current_state.S_DRAW_LEFT_BORDER~q  & ((\C0|current_state.S_DRAW_BOTTOM_BORDER~q )))))

	.dataa(\C0|current_state.S_DRAW_RIGHT_BORDER~q ),
	.datab(\general_counter|cnt [6]),
	.datac(\C0|current_state.S_DRAW_LEFT_BORDER~q ),
	.datad(\C0|current_state.S_DRAW_BOTTOM_BORDER~q ),
	.cin(gnd),
	.combout(\C0|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Selector19~0 .lut_mask = 16'hCDC8;
defparam \C0|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N12
cycloneive_lcell_comb \Add3~12 (
// Equation(s):
// \Add3~12_combout  = \SW[3]~input_o  $ (\Add3~11  $ (\snakeY[0][6]~q ))

	.dataa(gnd),
	.datab(\SW[3]~input_o ),
	.datac(gnd),
	.datad(\snakeY[0][6]~q ),
	.cin(\Add3~11 ),
	.combout(\Add3~12_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~12 .lut_mask = 16'hC33C;
defparam \Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y58_N13
dffeas \snakeY[0][6] (
	.clk(\update_clock|clock_out~clkctrl_outclk ),
	.d(\Add3~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\C0|started~combout ),
	.sload(gnd),
	.ena(\snakeY[0][2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\snakeY[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \snakeY[0][6] .is_wysiwyg = "true";
defparam \snakeY[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N26
cycloneive_lcell_comb \C0|Selector19~1 (
// Equation(s):
// \C0|Selector19~1_combout  = (\C0|Selector19~0_combout  & (((\snakeY[0][6]~q  & \C0|Selector23~0_combout )) # (!\C0|x~1_combout ))) # (!\C0|Selector19~0_combout  & (\snakeY[0][6]~q  & ((\C0|Selector23~0_combout ))))

	.dataa(\C0|Selector19~0_combout ),
	.datab(\snakeY[0][6]~q ),
	.datac(\C0|x~1_combout ),
	.datad(\C0|Selector23~0_combout ),
	.cin(gnd),
	.combout(\C0|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Selector19~1 .lut_mask = 16'hCE0A;
defparam \C0|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N6
cycloneive_lcell_comb \C0|y[6] (
// Equation(s):
// \C0|y [6] = (GLOBAL(\C0|WideOr13~clkctrl_outclk ) & (\C0|y [6])) # (!GLOBAL(\C0|WideOr13~clkctrl_outclk ) & ((\C0|Selector19~1_combout )))

	.dataa(\C0|y [6]),
	.datab(\C0|Selector19~1_combout ),
	.datac(gnd),
	.datad(\C0|WideOr13~clkctrl_outclk ),
	.cin(gnd),
	.combout(\C0|y [6]),
	.cout());
// synopsys translate_off
defparam \C0|y[6] .lut_mask = 16'hAACC;
defparam \C0|y[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N12
cycloneive_lcell_comb \VGA|LessThan3~0 (
// Equation(s):
// \VGA|LessThan3~0_combout  = (((!\C0|y [6]) # (!\C0|y [4])) # (!\C0|y [3])) # (!\C0|y [5])

	.dataa(\C0|y [5]),
	.datab(\C0|y [3]),
	.datac(\C0|y [4]),
	.datad(\C0|y [6]),
	.cin(gnd),
	.combout(\VGA|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|LessThan3~0 .lut_mask = 16'h7FFF;
defparam \VGA|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N6
cycloneive_lcell_comb \VGA|writeEn~0 (
// Equation(s):
// \VGA|writeEn~0_combout  = (\VGA|LessThan3~0_combout  & (((!\C0|x [5] & !\C0|x [6])) # (!\C0|x [7])))

	.dataa(\C0|x [5]),
	.datab(\C0|x [6]),
	.datac(\C0|x [7]),
	.datad(\VGA|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\VGA|writeEn~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|writeEn~0 .lut_mask = 16'h1F00;
defparam \VGA|writeEn~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y58_N2
cycloneive_lcell_comb \C0|Selector15~0 (
// Equation(s):
// \C0|Selector15~0_combout  = (\C0|current_state.S_DRAW_RIGHT_BORDER~q  & (((\general_counter|cnt [2])))) # (!\C0|current_state.S_DRAW_RIGHT_BORDER~q  & ((\C0|current_state.S_DRAW_LEFT_BORDER~q  & ((\general_counter|cnt [2]))) # 
// (!\C0|current_state.S_DRAW_LEFT_BORDER~q  & (\C0|current_state.S_DRAW_BOTTOM_BORDER~q ))))

	.dataa(\C0|current_state.S_DRAW_RIGHT_BORDER~q ),
	.datab(\C0|current_state.S_DRAW_LEFT_BORDER~q ),
	.datac(\C0|current_state.S_DRAW_BOTTOM_BORDER~q ),
	.datad(\general_counter|cnt [2]),
	.cin(gnd),
	.combout(\C0|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Selector15~0 .lut_mask = 16'hFE10;
defparam \C0|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N28
cycloneive_lcell_comb \C0|Selector15~1 (
// Equation(s):
// \C0|Selector15~1_combout  = (\C0|x~1_combout  & (\snakeY[0][2]~q  & (\C0|Selector23~0_combout ))) # (!\C0|x~1_combout  & ((\C0|Selector15~0_combout ) # ((\snakeY[0][2]~q  & \C0|Selector23~0_combout ))))

	.dataa(\C0|x~1_combout ),
	.datab(\snakeY[0][2]~q ),
	.datac(\C0|Selector23~0_combout ),
	.datad(\C0|Selector15~0_combout ),
	.cin(gnd),
	.combout(\C0|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Selector15~1 .lut_mask = 16'hD5C0;
defparam \C0|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N4
cycloneive_lcell_comb \C0|y[2] (
// Equation(s):
// \C0|y [2] = (GLOBAL(\C0|WideOr13~clkctrl_outclk ) & (\C0|y [2])) # (!GLOBAL(\C0|WideOr13~clkctrl_outclk ) & ((\C0|Selector15~1_combout )))

	.dataa(gnd),
	.datab(\C0|y [2]),
	.datac(\C0|WideOr13~clkctrl_outclk ),
	.datad(\C0|Selector15~1_combout ),
	.cin(gnd),
	.combout(\C0|y [2]),
	.cout());
// synopsys translate_off
defparam \C0|y[2] .lut_mask = 16'hCFC0;
defparam \C0|y[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y58_N30
cycloneive_lcell_comb \C0|Selector14~1 (
// Equation(s):
// \C0|Selector14~1_combout  = (\C0|current_state.S_DRAW_RIGHT_BORDER~q  & (\general_counter|cnt [1])) # (!\C0|current_state.S_DRAW_RIGHT_BORDER~q  & ((\C0|current_state.S_DRAW_LEFT_BORDER~q  & (\general_counter|cnt [1])) # 
// (!\C0|current_state.S_DRAW_LEFT_BORDER~q  & ((\C0|current_state.S_DRAW_BOTTOM_BORDER~q )))))

	.dataa(\C0|current_state.S_DRAW_RIGHT_BORDER~q ),
	.datab(\general_counter|cnt [1]),
	.datac(\C0|current_state.S_DRAW_LEFT_BORDER~q ),
	.datad(\C0|current_state.S_DRAW_BOTTOM_BORDER~q ),
	.cin(gnd),
	.combout(\C0|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Selector14~1 .lut_mask = 16'hCDC8;
defparam \C0|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N14
cycloneive_lcell_comb \C0|Selector14~0 (
// Equation(s):
// \C0|Selector14~0_combout  = (\C0|Selector26~0_combout ) # ((\snakeY[0][1]~q  & \C0|Selector16~4_combout ))

	.dataa(gnd),
	.datab(\snakeY[0][1]~q ),
	.datac(\C0|Selector16~4_combout ),
	.datad(\C0|Selector26~0_combout ),
	.cin(gnd),
	.combout(\C0|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Selector14~0 .lut_mask = 16'hFFC0;
defparam \C0|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N22
cycloneive_lcell_comb \C0|Selector14~2 (
// Equation(s):
// \C0|Selector14~2_combout  = (\C0|Selector16~7_combout  & ((\C0|Selector14~0_combout ) # ((!\C0|x~1_combout  & \C0|Selector14~1_combout )))) # (!\C0|Selector16~7_combout  & (!\C0|x~1_combout  & (\C0|Selector14~1_combout )))

	.dataa(\C0|Selector16~7_combout ),
	.datab(\C0|x~1_combout ),
	.datac(\C0|Selector14~1_combout ),
	.datad(\C0|Selector14~0_combout ),
	.cin(gnd),
	.combout(\C0|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Selector14~2 .lut_mask = 16'hBA30;
defparam \C0|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N14
cycloneive_lcell_comb \C0|y[1] (
// Equation(s):
// \C0|y [1] = (GLOBAL(\C0|WideOr13~clkctrl_outclk ) & ((\C0|y [1]))) # (!GLOBAL(\C0|WideOr13~clkctrl_outclk ) & (\C0|Selector14~2_combout ))

	.dataa(\C0|Selector14~2_combout ),
	.datab(gnd),
	.datac(\C0|y [1]),
	.datad(\C0|WideOr13~clkctrl_outclk ),
	.cin(gnd),
	.combout(\C0|y [1]),
	.cout());
// synopsys translate_off
defparam \C0|y[1] .lut_mask = 16'hF0AA;
defparam \C0|y[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y58_N20
cycloneive_lcell_comb \C0|Selector13~0 (
// Equation(s):
// \C0|Selector13~0_combout  = (\C0|current_state.S_DRAW_RIGHT_BORDER~q  & (((\general_counter|cnt [0])))) # (!\C0|current_state.S_DRAW_RIGHT_BORDER~q  & ((\C0|current_state.S_DRAW_LEFT_BORDER~q  & ((\general_counter|cnt [0]))) # 
// (!\C0|current_state.S_DRAW_LEFT_BORDER~q  & (\C0|current_state.S_DRAW_BOTTOM_BORDER~q ))))

	.dataa(\C0|current_state.S_DRAW_BOTTOM_BORDER~q ),
	.datab(\C0|current_state.S_DRAW_RIGHT_BORDER~q ),
	.datac(\general_counter|cnt [0]),
	.datad(\C0|current_state.S_DRAW_LEFT_BORDER~q ),
	.cin(gnd),
	.combout(\C0|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Selector13~0 .lut_mask = 16'hF0E2;
defparam \C0|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N0
cycloneive_lcell_comb \C0|Selector13~1 (
// Equation(s):
// \C0|Selector13~1_combout  = (\snakeY[0][0]~q  & ((\C0|Selector23~0_combout ) # ((!\C0|x~1_combout  & \C0|Selector13~0_combout )))) # (!\snakeY[0][0]~q  & (((!\C0|x~1_combout  & \C0|Selector13~0_combout ))))

	.dataa(\snakeY[0][0]~q ),
	.datab(\C0|Selector23~0_combout ),
	.datac(\C0|x~1_combout ),
	.datad(\C0|Selector13~0_combout ),
	.cin(gnd),
	.combout(\C0|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Selector13~1 .lut_mask = 16'h8F88;
defparam \C0|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N30
cycloneive_lcell_comb \C0|y[0] (
// Equation(s):
// \C0|y [0] = (GLOBAL(\C0|WideOr13~clkctrl_outclk ) & ((\C0|y [0]))) # (!GLOBAL(\C0|WideOr13~clkctrl_outclk ) & (\C0|Selector13~1_combout ))

	.dataa(\C0|Selector13~1_combout ),
	.datab(gnd),
	.datac(\C0|y [0]),
	.datad(\C0|WideOr13~clkctrl_outclk ),
	.cin(gnd),
	.combout(\C0|y [0]),
	.cout());
// synopsys translate_off
defparam \C0|y[0] .lut_mask = 16'hF0AA;
defparam \C0|y[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N14
cycloneive_lcell_comb \VGA|user_input_translator|Add0~0 (
// Equation(s):
// \VGA|user_input_translator|Add0~0_combout  = (\C0|y [0] & (\C0|y [2] $ (VCC))) # (!\C0|y [0] & (\C0|y [2] & VCC))
// \VGA|user_input_translator|Add0~1  = CARRY((\C0|y [0] & \C0|y [2]))

	.dataa(\C0|y [0]),
	.datab(\C0|y [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|user_input_translator|Add0~0_combout ),
	.cout(\VGA|user_input_translator|Add0~1 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~0 .lut_mask = 16'h6688;
defparam \VGA|user_input_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N16
cycloneive_lcell_comb \VGA|user_input_translator|Add0~2 (
// Equation(s):
// \VGA|user_input_translator|Add0~2_combout  = (\C0|y [1] & ((\C0|y [3] & (\VGA|user_input_translator|Add0~1  & VCC)) # (!\C0|y [3] & (!\VGA|user_input_translator|Add0~1 )))) # (!\C0|y [1] & ((\C0|y [3] & (!\VGA|user_input_translator|Add0~1 )) # (!\C0|y [3] 
// & ((\VGA|user_input_translator|Add0~1 ) # (GND)))))
// \VGA|user_input_translator|Add0~3  = CARRY((\C0|y [1] & (!\C0|y [3] & !\VGA|user_input_translator|Add0~1 )) # (!\C0|y [1] & ((!\VGA|user_input_translator|Add0~1 ) # (!\C0|y [3]))))

	.dataa(\C0|y [1]),
	.datab(\C0|y [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~1 ),
	.combout(\VGA|user_input_translator|Add0~2_combout ),
	.cout(\VGA|user_input_translator|Add0~3 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~2 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N18
cycloneive_lcell_comb \VGA|user_input_translator|Add0~4 (
// Equation(s):
// \VGA|user_input_translator|Add0~4_combout  = ((\C0|y [4] $ (\C0|y [2] $ (!\VGA|user_input_translator|Add0~3 )))) # (GND)
// \VGA|user_input_translator|Add0~5  = CARRY((\C0|y [4] & ((\C0|y [2]) # (!\VGA|user_input_translator|Add0~3 ))) # (!\C0|y [4] & (\C0|y [2] & !\VGA|user_input_translator|Add0~3 )))

	.dataa(\C0|y [4]),
	.datab(\C0|y [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~3 ),
	.combout(\VGA|user_input_translator|Add0~4_combout ),
	.cout(\VGA|user_input_translator|Add0~5 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~4 .lut_mask = 16'h698E;
defparam \VGA|user_input_translator|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N20
cycloneive_lcell_comb \VGA|user_input_translator|Add0~6 (
// Equation(s):
// \VGA|user_input_translator|Add0~6_combout  = (\C0|y [3] & ((\C0|y [5] & (\VGA|user_input_translator|Add0~5  & VCC)) # (!\C0|y [5] & (!\VGA|user_input_translator|Add0~5 )))) # (!\C0|y [3] & ((\C0|y [5] & (!\VGA|user_input_translator|Add0~5 )) # (!\C0|y [5] 
// & ((\VGA|user_input_translator|Add0~5 ) # (GND)))))
// \VGA|user_input_translator|Add0~7  = CARRY((\C0|y [3] & (!\C0|y [5] & !\VGA|user_input_translator|Add0~5 )) # (!\C0|y [3] & ((!\VGA|user_input_translator|Add0~5 ) # (!\C0|y [5]))))

	.dataa(\C0|y [3]),
	.datab(\C0|y [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~5 ),
	.combout(\VGA|user_input_translator|Add0~6_combout ),
	.cout(\VGA|user_input_translator|Add0~7 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~6 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N22
cycloneive_lcell_comb \VGA|user_input_translator|Add0~8 (
// Equation(s):
// \VGA|user_input_translator|Add0~8_combout  = ((\C0|y [4] $ (\C0|y [6] $ (!\VGA|user_input_translator|Add0~7 )))) # (GND)
// \VGA|user_input_translator|Add0~9  = CARRY((\C0|y [4] & ((\C0|y [6]) # (!\VGA|user_input_translator|Add0~7 ))) # (!\C0|y [4] & (\C0|y [6] & !\VGA|user_input_translator|Add0~7 )))

	.dataa(\C0|y [4]),
	.datab(\C0|y [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~7 ),
	.combout(\VGA|user_input_translator|Add0~8_combout ),
	.cout(\VGA|user_input_translator|Add0~9 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~8 .lut_mask = 16'h698E;
defparam \VGA|user_input_translator|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N24
cycloneive_lcell_comb \VGA|user_input_translator|Add0~10 (
// Equation(s):
// \VGA|user_input_translator|Add0~10_combout  = (\C0|y [5] & (!\VGA|user_input_translator|Add0~9 )) # (!\C0|y [5] & ((\VGA|user_input_translator|Add0~9 ) # (GND)))
// \VGA|user_input_translator|Add0~11  = CARRY((!\VGA|user_input_translator|Add0~9 ) # (!\C0|y [5]))

	.dataa(gnd),
	.datab(\C0|y [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~9 ),
	.combout(\VGA|user_input_translator|Add0~10_combout ),
	.cout(\VGA|user_input_translator|Add0~11 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~10 .lut_mask = 16'h3C3F;
defparam \VGA|user_input_translator|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N26
cycloneive_lcell_comb \VGA|user_input_translator|Add0~12 (
// Equation(s):
// \VGA|user_input_translator|Add0~12_combout  = (\C0|y [6] & (\VGA|user_input_translator|Add0~11  $ (GND))) # (!\C0|y [6] & (!\VGA|user_input_translator|Add0~11  & VCC))
// \VGA|user_input_translator|Add0~13  = CARRY((\C0|y [6] & !\VGA|user_input_translator|Add0~11 ))

	.dataa(\C0|y [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~11 ),
	.combout(\VGA|user_input_translator|Add0~12_combout ),
	.cout(\VGA|user_input_translator|Add0~13 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~12 .lut_mask = 16'hA50A;
defparam \VGA|user_input_translator|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N28
cycloneive_lcell_comb \VGA|user_input_translator|Add0~14 (
// Equation(s):
// \VGA|user_input_translator|Add0~14_combout  = \VGA|user_input_translator|Add0~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA|user_input_translator|Add0~13 ),
	.combout(\VGA|user_input_translator|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~14 .lut_mask = 16'hF0F0;
defparam \VGA|user_input_translator|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N12
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[5]~0 (
// Equation(s):
// \VGA|user_input_translator|mem_address[5]~0_combout  = (\C0|x [5] & (\C0|y [0] $ (VCC))) # (!\C0|x [5] & (\C0|y [0] & VCC))
// \VGA|user_input_translator|mem_address[5]~1  = CARRY((\C0|x [5] & \C0|y [0]))

	.dataa(\C0|x [5]),
	.datab(\C0|y [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|user_input_translator|mem_address[5]~0_combout ),
	.cout(\VGA|user_input_translator|mem_address[5]~1 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[5]~0 .lut_mask = 16'h6688;
defparam \VGA|user_input_translator|mem_address[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N14
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[6]~2 (
// Equation(s):
// \VGA|user_input_translator|mem_address[6]~2_combout  = (\C0|y [1] & ((\C0|x [6] & (\VGA|user_input_translator|mem_address[5]~1  & VCC)) # (!\C0|x [6] & (!\VGA|user_input_translator|mem_address[5]~1 )))) # (!\C0|y [1] & ((\C0|x [6] & 
// (!\VGA|user_input_translator|mem_address[5]~1 )) # (!\C0|x [6] & ((\VGA|user_input_translator|mem_address[5]~1 ) # (GND)))))
// \VGA|user_input_translator|mem_address[6]~3  = CARRY((\C0|y [1] & (!\C0|x [6] & !\VGA|user_input_translator|mem_address[5]~1 )) # (!\C0|y [1] & ((!\VGA|user_input_translator|mem_address[5]~1 ) # (!\C0|x [6]))))

	.dataa(\C0|y [1]),
	.datab(\C0|x [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[5]~1 ),
	.combout(\VGA|user_input_translator|mem_address[6]~2_combout ),
	.cout(\VGA|user_input_translator|mem_address[6]~3 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[6]~2 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|mem_address[6]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N16
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[7]~4 (
// Equation(s):
// \VGA|user_input_translator|mem_address[7]~4_combout  = ((\C0|x [7] $ (\VGA|user_input_translator|Add0~0_combout  $ (!\VGA|user_input_translator|mem_address[6]~3 )))) # (GND)
// \VGA|user_input_translator|mem_address[7]~5  = CARRY((\C0|x [7] & ((\VGA|user_input_translator|Add0~0_combout ) # (!\VGA|user_input_translator|mem_address[6]~3 ))) # (!\C0|x [7] & (\VGA|user_input_translator|Add0~0_combout  & 
// !\VGA|user_input_translator|mem_address[6]~3 )))

	.dataa(\C0|x [7]),
	.datab(\VGA|user_input_translator|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[6]~3 ),
	.combout(\VGA|user_input_translator|mem_address[7]~4_combout ),
	.cout(\VGA|user_input_translator|mem_address[7]~5 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[7]~4 .lut_mask = 16'h698E;
defparam \VGA|user_input_translator|mem_address[7]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N18
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[8]~6 (
// Equation(s):
// \VGA|user_input_translator|mem_address[8]~6_combout  = (\VGA|user_input_translator|Add0~2_combout  & (!\VGA|user_input_translator|mem_address[7]~5 )) # (!\VGA|user_input_translator|Add0~2_combout  & ((\VGA|user_input_translator|mem_address[7]~5 ) # 
// (GND)))
// \VGA|user_input_translator|mem_address[8]~7  = CARRY((!\VGA|user_input_translator|mem_address[7]~5 ) # (!\VGA|user_input_translator|Add0~2_combout ))

	.dataa(\VGA|user_input_translator|Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[7]~5 ),
	.combout(\VGA|user_input_translator|mem_address[8]~6_combout ),
	.cout(\VGA|user_input_translator|mem_address[8]~7 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[8]~6 .lut_mask = 16'h5A5F;
defparam \VGA|user_input_translator|mem_address[8]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N20
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[9]~8 (
// Equation(s):
// \VGA|user_input_translator|mem_address[9]~8_combout  = (\VGA|user_input_translator|Add0~4_combout  & (\VGA|user_input_translator|mem_address[8]~7  $ (GND))) # (!\VGA|user_input_translator|Add0~4_combout  & (!\VGA|user_input_translator|mem_address[8]~7  & 
// VCC))
// \VGA|user_input_translator|mem_address[9]~9  = CARRY((\VGA|user_input_translator|Add0~4_combout  & !\VGA|user_input_translator|mem_address[8]~7 ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[8]~7 ),
	.combout(\VGA|user_input_translator|mem_address[9]~8_combout ),
	.cout(\VGA|user_input_translator|mem_address[9]~9 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[9]~8 .lut_mask = 16'hC30C;
defparam \VGA|user_input_translator|mem_address[9]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N22
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[10]~10 (
// Equation(s):
// \VGA|user_input_translator|mem_address[10]~10_combout  = (\VGA|user_input_translator|Add0~6_combout  & (!\VGA|user_input_translator|mem_address[9]~9 )) # (!\VGA|user_input_translator|Add0~6_combout  & ((\VGA|user_input_translator|mem_address[9]~9 ) # 
// (GND)))
// \VGA|user_input_translator|mem_address[10]~11  = CARRY((!\VGA|user_input_translator|mem_address[9]~9 ) # (!\VGA|user_input_translator|Add0~6_combout ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[9]~9 ),
	.combout(\VGA|user_input_translator|mem_address[10]~10_combout ),
	.cout(\VGA|user_input_translator|mem_address[10]~11 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[10]~10 .lut_mask = 16'h3C3F;
defparam \VGA|user_input_translator|mem_address[10]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N24
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[11]~12 (
// Equation(s):
// \VGA|user_input_translator|mem_address[11]~12_combout  = (\VGA|user_input_translator|Add0~8_combout  & (\VGA|user_input_translator|mem_address[10]~11  $ (GND))) # (!\VGA|user_input_translator|Add0~8_combout  & 
// (!\VGA|user_input_translator|mem_address[10]~11  & VCC))
// \VGA|user_input_translator|mem_address[11]~13  = CARRY((\VGA|user_input_translator|Add0~8_combout  & !\VGA|user_input_translator|mem_address[10]~11 ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[10]~11 ),
	.combout(\VGA|user_input_translator|mem_address[11]~12_combout ),
	.cout(\VGA|user_input_translator|mem_address[11]~13 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[11]~12 .lut_mask = 16'hC30C;
defparam \VGA|user_input_translator|mem_address[11]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N26
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[12]~14 (
// Equation(s):
// \VGA|user_input_translator|mem_address[12]~14_combout  = (\VGA|user_input_translator|Add0~10_combout  & (!\VGA|user_input_translator|mem_address[11]~13 )) # (!\VGA|user_input_translator|Add0~10_combout  & ((\VGA|user_input_translator|mem_address[11]~13 ) 
// # (GND)))
// \VGA|user_input_translator|mem_address[12]~15  = CARRY((!\VGA|user_input_translator|mem_address[11]~13 ) # (!\VGA|user_input_translator|Add0~10_combout ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[11]~13 ),
	.combout(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.cout(\VGA|user_input_translator|mem_address[12]~15 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[12]~14 .lut_mask = 16'h3C3F;
defparam \VGA|user_input_translator|mem_address[12]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N28
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[13]~16 (
// Equation(s):
// \VGA|user_input_translator|mem_address[13]~16_combout  = (\VGA|user_input_translator|Add0~12_combout  & (\VGA|user_input_translator|mem_address[12]~15  $ (GND))) # (!\VGA|user_input_translator|Add0~12_combout  & 
// (!\VGA|user_input_translator|mem_address[12]~15  & VCC))
// \VGA|user_input_translator|mem_address[13]~17  = CARRY((\VGA|user_input_translator|Add0~12_combout  & !\VGA|user_input_translator|mem_address[12]~15 ))

	.dataa(\VGA|user_input_translator|Add0~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[12]~15 ),
	.combout(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.cout(\VGA|user_input_translator|mem_address[13]~17 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[13]~16 .lut_mask = 16'hA50A;
defparam \VGA|user_input_translator|mem_address[13]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N30
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[14]~18 (
// Equation(s):
// \VGA|user_input_translator|mem_address[14]~18_combout  = \VGA|user_input_translator|mem_address[13]~17  $ (\VGA|user_input_translator|Add0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|user_input_translator|Add0~14_combout ),
	.cin(\VGA|user_input_translator|mem_address[13]~17 ),
	.combout(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[14]~18 .lut_mask = 16'h0FF0;
defparam \VGA|user_input_translator|mem_address[14]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N4
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode126w [2] = (\VGA|writeEn~0_combout  & (!\C0|WideOr13~combout  & (\VGA|user_input_translator|mem_address[14]~18_combout  & !\VGA|user_input_translator|mem_address[13]~16_combout )))

	.dataa(\VGA|writeEn~0_combout ),
	.datab(\C0|WideOr13~combout ),
	.datac(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datad(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .lut_mask = 16'h0020;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y56_N8
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2] = (\VGA|controller|controller_translator|mem_address[14]~18_combout  & !\VGA|controller|controller_translator|mem_address[13]~16_combout )

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.datac(gnd),
	.datad(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .lut_mask = 16'h00CC;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y58_N22
cycloneive_lcell_comb \Mux16~0 (
// Equation(s):
// \Mux16~0_combout  = (!\general_counter|cnt [3] & ((\general_counter|cnt [1] & ((!\general_counter|cnt [2]) # (!\general_counter|cnt [0]))) # (!\general_counter|cnt [1] & ((\general_counter|cnt [0]) # (\general_counter|cnt [2])))))

	.dataa(\general_counter|cnt [1]),
	.datab(\general_counter|cnt [3]),
	.datac(\general_counter|cnt [0]),
	.datad(\general_counter|cnt [2]),
	.cin(gnd),
	.combout(\Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~0 .lut_mask = 16'h1332;
defparam \Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y58_N4
cycloneive_lcell_comb \C0|Selector2~0 (
// Equation(s):
// \C0|Selector2~0_combout  = (\Mux17~0_combout  & (\Mux16~0_combout  & (!\general_counter|cnt [5] & \C0|x~1_combout )))

	.dataa(\Mux17~0_combout ),
	.datab(\Mux16~0_combout ),
	.datac(\general_counter|cnt [5]),
	.datad(\C0|x~1_combout ),
	.cin(gnd),
	.combout(\C0|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Selector2~0 .lut_mask = 16'h0800;
defparam \C0|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y58_N0
cycloneive_lcell_comb \C0|col[1] (
// Equation(s):
// \C0|col [1] = (GLOBAL(\C0|WideOr13~clkctrl_outclk ) & ((\C0|col [1]))) # (!GLOBAL(\C0|WideOr13~clkctrl_outclk ) & (\C0|Selector2~0_combout ))

	.dataa(gnd),
	.datab(\C0|Selector2~0_combout ),
	.datac(\C0|WideOr13~clkctrl_outclk ),
	.datad(\C0|col [1]),
	.cin(gnd),
	.combout(\C0|col [1]),
	.cout());
// synopsys translate_off
defparam \C0|col[1] .lut_mask = 16'hFC0C;
defparam \C0|col[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y58_N4
cycloneive_lcell_comb \C0|Selector21~0 (
// Equation(s):
// \C0|Selector21~0_combout  = (\C0|current_state.S_DRAW_RIGHT_BORDER~q ) # ((\general_counter|cnt [0] & !\C0|current_state.S_DRAW_LEFT_BORDER~q ))

	.dataa(\general_counter|cnt [0]),
	.datab(\C0|current_state.S_DRAW_RIGHT_BORDER~q ),
	.datac(gnd),
	.datad(\C0|current_state.S_DRAW_LEFT_BORDER~q ),
	.cin(gnd),
	.combout(\C0|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Selector21~0 .lut_mask = 16'hCCEE;
defparam \C0|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y58_N2
cycloneive_lcell_comb \C0|Selector21~1 (
// Equation(s):
// \C0|Selector21~1_combout  = (\snakeX[0][0]~q  & ((\C0|Selector23~0_combout ) # ((\C0|Selector21~0_combout  & !\C0|x~1_combout )))) # (!\snakeX[0][0]~q  & (\C0|Selector21~0_combout  & (!\C0|x~1_combout )))

	.dataa(\snakeX[0][0]~q ),
	.datab(\C0|Selector21~0_combout ),
	.datac(\C0|x~1_combout ),
	.datad(\C0|Selector23~0_combout ),
	.cin(gnd),
	.combout(\C0|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Selector21~1 .lut_mask = 16'hAE0C;
defparam \C0|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y58_N28
cycloneive_lcell_comb \C0|x[0] (
// Equation(s):
// \C0|x [0] = (GLOBAL(\C0|WideOr13~clkctrl_outclk ) & (\C0|x [0])) # (!GLOBAL(\C0|WideOr13~clkctrl_outclk ) & ((\C0|Selector21~1_combout )))

	.dataa(gnd),
	.datab(\C0|x [0]),
	.datac(\C0|Selector21~1_combout ),
	.datad(\C0|WideOr13~clkctrl_outclk ),
	.cin(gnd),
	.combout(\C0|x [0]),
	.cout());
// synopsys translate_off
defparam \C0|x[0] .lut_mask = 16'hCCF0;
defparam \C0|x[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N10
cycloneive_lcell_comb \C0|Selector22~1 (
// Equation(s):
// \C0|Selector22~1_combout  = (\C0|current_state.S_DRAW_RIGHT_BORDER~q ) # ((\general_counter|cnt [1] & !\C0|current_state.S_DRAW_LEFT_BORDER~q ))

	.dataa(\C0|current_state.S_DRAW_RIGHT_BORDER~q ),
	.datab(\general_counter|cnt [1]),
	.datac(gnd),
	.datad(\C0|current_state.S_DRAW_LEFT_BORDER~q ),
	.cin(gnd),
	.combout(\C0|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Selector22~1 .lut_mask = 16'hAAEE;
defparam \C0|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y58_N12
cycloneive_lcell_comb \C0|Selector22~0 (
// Equation(s):
// \C0|Selector22~0_combout  = (\C0|Selector26~0_combout ) # ((\C0|Selector16~4_combout  & \snakeX[0][1]~q ))

	.dataa(gnd),
	.datab(\C0|Selector26~0_combout ),
	.datac(\C0|Selector16~4_combout ),
	.datad(\snakeX[0][1]~q ),
	.cin(gnd),
	.combout(\C0|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Selector22~0 .lut_mask = 16'hFCCC;
defparam \C0|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N18
cycloneive_lcell_comb \C0|Selector22~2 (
// Equation(s):
// \C0|Selector22~2_combout  = (\C0|Selector22~1_combout  & (((\C0|Selector16~7_combout  & \C0|Selector22~0_combout )) # (!\C0|x~1_combout ))) # (!\C0|Selector22~1_combout  & (((\C0|Selector16~7_combout  & \C0|Selector22~0_combout ))))

	.dataa(\C0|Selector22~1_combout ),
	.datab(\C0|x~1_combout ),
	.datac(\C0|Selector16~7_combout ),
	.datad(\C0|Selector22~0_combout ),
	.cin(gnd),
	.combout(\C0|Selector22~2_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Selector22~2 .lut_mask = 16'hF222;
defparam \C0|Selector22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N8
cycloneive_lcell_comb \C0|x[1] (
// Equation(s):
// \C0|x [1] = (GLOBAL(\C0|WideOr13~clkctrl_outclk ) & ((\C0|x [1]))) # (!GLOBAL(\C0|WideOr13~clkctrl_outclk ) & (\C0|Selector22~2_combout ))

	.dataa(gnd),
	.datab(\C0|Selector22~2_combout ),
	.datac(\C0|x [1]),
	.datad(\C0|WideOr13~clkctrl_outclk ),
	.cin(gnd),
	.combout(\C0|x [1]),
	.cout());
// synopsys translate_off
defparam \C0|x[1] .lut_mask = 16'hF0CC;
defparam \C0|x[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y58_N10
cycloneive_lcell_comb \C0|Selector23~1 (
// Equation(s):
// \C0|Selector23~1_combout  = (\C0|current_state.S_DRAW_RIGHT_BORDER~q ) # ((!\C0|current_state.S_DRAW_LEFT_BORDER~q  & \general_counter|cnt [2]))

	.dataa(\C0|current_state.S_DRAW_LEFT_BORDER~q ),
	.datab(\general_counter|cnt [2]),
	.datac(gnd),
	.datad(\C0|current_state.S_DRAW_RIGHT_BORDER~q ),
	.cin(gnd),
	.combout(\C0|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Selector23~1 .lut_mask = 16'hFF44;
defparam \C0|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y58_N26
cycloneive_lcell_comb \C0|Selector23~2 (
// Equation(s):
// \C0|Selector23~2_combout  = (\C0|Selector23~1_combout  & (((\snakeX[0][2]~q  & \C0|Selector23~0_combout )) # (!\C0|x~1_combout ))) # (!\C0|Selector23~1_combout  & (\snakeX[0][2]~q  & ((\C0|Selector23~0_combout ))))

	.dataa(\C0|Selector23~1_combout ),
	.datab(\snakeX[0][2]~q ),
	.datac(\C0|x~1_combout ),
	.datad(\C0|Selector23~0_combout ),
	.cin(gnd),
	.combout(\C0|Selector23~2_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Selector23~2 .lut_mask = 16'hCE0A;
defparam \C0|Selector23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y58_N18
cycloneive_lcell_comb \C0|x[2] (
// Equation(s):
// \C0|x [2] = (GLOBAL(\C0|WideOr13~clkctrl_outclk ) & (\C0|x [2])) # (!GLOBAL(\C0|WideOr13~clkctrl_outclk ) & ((\C0|Selector23~2_combout )))

	.dataa(gnd),
	.datab(\C0|x [2]),
	.datac(\C0|Selector23~2_combout ),
	.datad(\C0|WideOr13~clkctrl_outclk ),
	.cin(gnd),
	.combout(\C0|x [2]),
	.cout());
// synopsys translate_off
defparam \C0|x[2] .lut_mask = 16'hCCF0;
defparam \C0|x[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N20
cycloneive_lcell_comb \C0|Selector24~0 (
// Equation(s):
// \C0|Selector24~0_combout  = (\C0|x~1_combout  & (((\snakeX[0][3]~q )))) # (!\C0|x~1_combout  & (\general_counter|cnt [3] & (\C0|x~0_combout )))

	.dataa(\general_counter|cnt [3]),
	.datab(\C0|x~1_combout ),
	.datac(\C0|x~0_combout ),
	.datad(\snakeX[0][3]~q ),
	.cin(gnd),
	.combout(\C0|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Selector24~0 .lut_mask = 16'hEC20;
defparam \C0|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N26
cycloneive_lcell_comb \C0|Selector1~0 (
// Equation(s):
// \C0|Selector1~0_combout  = ((!\general_counter|cnt [3] & (\C0|Selector16~4_combout  & \Mux17~0_combout ))) # (!\C0|x~1_combout )

	.dataa(\general_counter|cnt [3]),
	.datab(\C0|x~1_combout ),
	.datac(\C0|Selector16~4_combout ),
	.datad(\Mux17~0_combout ),
	.cin(gnd),
	.combout(\C0|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Selector1~0 .lut_mask = 16'h7333;
defparam \C0|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N22
cycloneive_lcell_comb \C0|Selector24~1 (
// Equation(s):
// \C0|Selector24~1_combout  = (\C0|Selector24~0_combout  & \C0|Selector1~0_combout )

	.dataa(\C0|Selector24~0_combout ),
	.datab(\C0|Selector1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\C0|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Selector24~1 .lut_mask = 16'h8888;
defparam \C0|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N14
cycloneive_lcell_comb \C0|x[3] (
// Equation(s):
// \C0|x [3] = (GLOBAL(\C0|WideOr13~clkctrl_outclk ) & ((\C0|x [3]))) # (!GLOBAL(\C0|WideOr13~clkctrl_outclk ) & (\C0|Selector24~1_combout ))

	.dataa(\C0|Selector24~1_combout ),
	.datab(gnd),
	.datac(\C0|x [3]),
	.datad(\C0|WideOr13~clkctrl_outclk ),
	.cin(gnd),
	.combout(\C0|x [3]),
	.cout());
// synopsys translate_off
defparam \C0|x[3] .lut_mask = 16'hF0AA;
defparam \C0|x[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y58_N14
cycloneive_lcell_comb \C0|Selector25~1 (
// Equation(s):
// \C0|Selector25~1_combout  = (\C0|current_state.S_DRAW_RIGHT_BORDER~q ) # ((!\C0|current_state.S_DRAW_LEFT_BORDER~q  & \general_counter|cnt [4]))

	.dataa(gnd),
	.datab(\C0|current_state.S_DRAW_LEFT_BORDER~q ),
	.datac(\C0|current_state.S_DRAW_RIGHT_BORDER~q ),
	.datad(\general_counter|cnt [4]),
	.cin(gnd),
	.combout(\C0|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Selector25~1 .lut_mask = 16'hF3F0;
defparam \C0|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N6
cycloneive_lcell_comb \C0|Selector25~0 (
// Equation(s):
// \C0|Selector25~0_combout  = (\C0|Selector26~0_combout ) # ((\snakeX[0][4]~q  & \C0|Selector16~4_combout ))

	.dataa(\snakeX[0][4]~q ),
	.datab(gnd),
	.datac(\C0|Selector16~4_combout ),
	.datad(\C0|Selector26~0_combout ),
	.cin(gnd),
	.combout(\C0|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Selector25~0 .lut_mask = 16'hFFA0;
defparam \C0|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N0
cycloneive_lcell_comb \C0|Selector25~2 (
// Equation(s):
// \C0|Selector25~2_combout  = (\C0|Selector16~7_combout  & ((\C0|Selector25~0_combout ) # ((!\C0|x~1_combout  & \C0|Selector25~1_combout )))) # (!\C0|Selector16~7_combout  & (!\C0|x~1_combout  & (\C0|Selector25~1_combout )))

	.dataa(\C0|Selector16~7_combout ),
	.datab(\C0|x~1_combout ),
	.datac(\C0|Selector25~1_combout ),
	.datad(\C0|Selector25~0_combout ),
	.cin(gnd),
	.combout(\C0|Selector25~2_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Selector25~2 .lut_mask = 16'hBA30;
defparam \C0|Selector25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N30
cycloneive_lcell_comb \C0|x[4] (
// Equation(s):
// \C0|x [4] = (GLOBAL(\C0|WideOr13~clkctrl_outclk ) & ((\C0|x [4]))) # (!GLOBAL(\C0|WideOr13~clkctrl_outclk ) & (\C0|Selector25~2_combout ))

	.dataa(\C0|Selector25~2_combout ),
	.datab(gnd),
	.datac(\C0|WideOr13~clkctrl_outclk ),
	.datad(\C0|x [4]),
	.cin(gnd),
	.combout(\C0|x [4]),
	.cout());
// synopsys translate_off
defparam \C0|x[4] .lut_mask = 16'hFA0A;
defparam \C0|x[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N30
cycloneive_lcell_comb \C0|col[2] (
// Equation(s):
// \C0|col [2] = (GLOBAL(\C0|WideOr13~clkctrl_outclk ) & ((\C0|col [2]))) # (!GLOBAL(\C0|WideOr13~clkctrl_outclk ) & (\C0|Selector1~0_combout ))

	.dataa(gnd),
	.datab(\C0|Selector1~0_combout ),
	.datac(\C0|col [2]),
	.datad(\C0|WideOr13~clkctrl_outclk ),
	.cin(gnd),
	.combout(\C0|col [2]),
	.cout());
// synopsys translate_off
defparam \C0|col[2] .lut_mask = 16'hF0CC;
defparam \C0|col[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y58_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a7 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\C0|col [2],\C0|col [1]}),
	.portaaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\C0|x [4],\C0|x [3],\C0|x [2],\C0|x [1],\C0|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file = "snake8.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j2g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N0
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode118w [2] = (\VGA|writeEn~0_combout  & (!\C0|WideOr13~combout  & (!\VGA|user_input_translator|mem_address[14]~18_combout  & \VGA|user_input_translator|mem_address[13]~16_combout )))

	.dataa(\VGA|writeEn~0_combout ),
	.datab(\C0|WideOr13~combout ),
	.datac(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datad(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .lut_mask = 16'h0200;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y56_N2
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2] = (!\VGA|controller|controller_translator|mem_address[14]~18_combout  & \VGA|controller|controller_translator|mem_address[13]~16_combout )

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.datac(gnd),
	.datad(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .lut_mask = 16'h3300;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y55_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a5 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\C0|col [2]}),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\C0|x [4],\C0|x [3],\C0|x [2],\C0|x [1],\C0|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file = "snake8.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j2g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X65_Y56_N29
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y56_N17
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N2
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode105w [2] = (\VGA|writeEn~0_combout  & (!\C0|WideOr13~combout  & (!\VGA|user_input_translator|mem_address[14]~18_combout  & !\VGA|user_input_translator|mem_address[13]~16_combout )))

	.dataa(\VGA|writeEn~0_combout ),
	.datab(\C0|WideOr13~combout ),
	.datac(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datad(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .lut_mask = 16'h0002;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y56_N0
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2] = (!\VGA|controller|controller_translator|mem_address[14]~18_combout  & !\VGA|controller|controller_translator|mem_address[13]~16_combout )

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.datac(gnd),
	.datad(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .lut_mask = 16'h0033;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y59_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a2 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\C0|col [2]}),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\C0|x [4],\C0|x [3],\C0|x [2],\C0|x [1],\C0|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file = "snake8.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j2g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002EAEEE000000000000000000000000000000000002AA2800000000000000000000000000000000000E6A2E000000000000000000000000000000000002AA2200000000000000000000000000000000002EEEEE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N28
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout )) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout )))))

	.dataa(\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .lut_mask = 16'h00B8;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N26
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ) # ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA|VideoMemory|auto_generated|ram_block1a8 ))

	.dataa(gnd),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a8 ),
	.datad(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1 .lut_mask = 16'hFFC0;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y54_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a4 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\C0|col [1]}),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\C0|x [4],\C0|x [3],\C0|x [2],\C0|x [1],\C0|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file = "snake8.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j2g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y56_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a1 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\C0|col [1]}),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\C0|x [4],\C0|x [3],\C0|x [2],\C0|x [1],\C0|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file = "snake8.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j2g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N20
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout )) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout )))))

	.dataa(\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2 .lut_mask = 16'h00AC;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N2
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ) # ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ))

	.dataa(gnd),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3 .lut_mask = 16'hFFC0;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y58_N16
cycloneive_lcell_comb \Mux17~1 (
// Equation(s):
// \Mux17~1_combout  = (\general_counter|cnt [3]) # ((\general_counter|cnt [0] & (\general_counter|cnt [2] & \general_counter|cnt [1])))

	.dataa(\general_counter|cnt [0]),
	.datab(\general_counter|cnt [3]),
	.datac(\general_counter|cnt [2]),
	.datad(\general_counter|cnt [1]),
	.cin(gnd),
	.combout(\Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~1 .lut_mask = 16'hECCC;
defparam \Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y58_N26
cycloneive_lcell_comb \C0|Selector3~0 (
// Equation(s):
// \C0|Selector3~0_combout  = ((!\Mux17~1_combout  & (!\general_counter|cnt [5] & \Mux17~0_combout ))) # (!\C0|x~1_combout )

	.dataa(\Mux17~1_combout ),
	.datab(\general_counter|cnt [5]),
	.datac(\C0|x~1_combout ),
	.datad(\Mux17~0_combout ),
	.cin(gnd),
	.combout(\C0|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \C0|Selector3~0 .lut_mask = 16'h1F0F;
defparam \C0|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y58_N2
cycloneive_lcell_comb \C0|col[0] (
// Equation(s):
// \C0|col [0] = (GLOBAL(\C0|WideOr13~clkctrl_outclk ) & ((\C0|col [0]))) # (!GLOBAL(\C0|WideOr13~clkctrl_outclk ) & (\C0|Selector3~0_combout ))

	.dataa(\C0|Selector3~0_combout ),
	.datab(\C0|col [0]),
	.datac(gnd),
	.datad(\C0|WideOr13~clkctrl_outclk ),
	.cin(gnd),
	.combout(\C0|col [0]),
	.cout());
// synopsys translate_off
defparam \C0|col[0] .lut_mask = 16'hCCAA;
defparam \C0|col[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y61_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a6 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\C0|col [0]}),
	.portaaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\C0|x [4],\C0|x [3],\C0|x [2],\C0|x [1],\C0|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file = "snake8.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j2g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y57_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a3 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\C0|col [0]}),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\C0|x [4],\C0|x [3],\C0|x [2],\C0|x [1],\C0|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file = "snake8.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j2g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y60_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a0 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\C0|col [0]}),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\C0|x [4],\C0|x [3],\C0|x [2],\C0|x [1],\C0|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file = "snake8.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j2g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N16
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout )) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout )))))

	.dataa(\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4 .lut_mask = 16'h00B8;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N6
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ) # ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ))

	.dataa(gnd),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5 .lut_mask = 16'hFFC0;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
