{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "cell-0",
   "metadata": {},
   "source": [
    "<div style=\"background: linear-gradient(135deg, #1a1a2e 0%, #16213e 100%); color: white; padding: 40px; margin: -10px -10px 20px -10px; border-radius: 0 0 15px 15px;\">\n",
    "<h1 style=\"margin: 0; font-size: 2.5em;\">Electronics 101: What Makes Electronics Work?</h1>\n",
    "<p style=\"margin: 10px 0 0 0; font-size: 1.2em; opacity: 0.9;\">Week 1, Session 2 — Fab Futures</p>\n",
    "<p style=\"margin: 5px 0 0 0; font-size: 1em; opacity: 0.7;\">Jennifer Volk, Alexander Wynn, Andreas Olofsson</p>\n",
    "</div>"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-1",
   "metadata": {},
   "source": [
    "## Contents\n",
    "\n",
    "1. [Electrons & Wires: The Water Analogy](#1-electrons--wires-the-water-analogy)\n",
    "2. [Passive Components](#2-passive-components)\n",
    "3. [Active Components: Transistors](#3-active-components-transistors)\n",
    "4. [Binary Logic: 1s and 0s](#4-binary-logic-1s-and-0s)\n",
    "5. [Logic Gates & Truth Tables](#5-logic-gates--truth-tables)\n",
    "6. [Building Gates with Transistors](#6-building-gates-with-transistors)\n",
    "7. [Circuit Simulation with SPICE](#7-circuit-simulation-with-spice)\n",
    "8. [Clock Distribution](#8-clock-distribution)\n",
    "9. [Schmitt Trigger](#9-schmitt-trigger)\n",
    "10. [Additional Resources](#10-additional-resources)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-2",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Setup\n",
    "import matplotlib.pyplot as plt\n",
    "import matplotlib.patches as patches\n",
    "from matplotlib.patches import FancyBboxPatch, Circle, FancyArrowPatch, Arc, Rectangle, Polygon\n",
    "import numpy as np\n",
    "\n",
    "# For circuit-like drawings\n",
    "plt.rcParams['font.family'] = 'monospace'\n",
    "\n",
    "print(\"Setup complete.\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-3",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"1-electrons--wires-the-water-analogy\"></a>\n",
    "# 1. Electrons & Wires: The Water Analogy\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-4",
   "metadata": {},
   "source": [
    "### What Are Electrons?\n",
    "\n",
    "Every atom has **electrons** — tiny particles with negative charge that orbit the nucleus. In metals like copper, some electrons are loosely bound and can move freely between atoms.\n",
    "\n",
    "### Conductors vs Insulators\n",
    "\n",
    "| Material Type | Examples | Electron Behavior |\n",
    "|---------------|----------|-------------------|\n",
    "| **Conductors** | Copper, Gold, Aluminum | Electrons flow easily |\n",
    "| **Insulators** | Rubber, Glass, Plastic | Electrons don't flow |\n",
    "| **Semiconductors** | Silicon, Germanium | Flow can be controlled |\n",
    "\n",
    "### The Water Analogy\n",
    "\n",
    "Electronics is invisible, but **water in pipes** behaves the same way:\n",
    "\n",
    "| Electrical | Water Equivalent | What It Means |\n",
    "|------------|------------------|---------------|\n",
    "| **Voltage (V)** | Water pressure | The \"push\" that moves electrons |\n",
    "| **Current (I)** | Flow rate (gallons/min) | How many electrons flow per second |\n",
    "| **Resistance (R)** | Narrow pipe | How hard it is for electrons to flow |\n",
    "| **Wire** | Pipe | The path electrons travel |\n",
    "| **Ground** | Drain / reservoir | Where electrons return to |"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-5",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Water pipe analogy visualization\n",
    "fig, (ax1, ax2) = plt.subplots(1, 2, figsize=(14, 5))\n",
    "\n",
    "# Left: Water system\n",
    "ax1.set_xlim(0, 10)\n",
    "ax1.set_ylim(0, 8)\n",
    "ax1.set_aspect('equal')\n",
    "\n",
    "# Water tank (voltage source)\n",
    "tank = patches.Rectangle((0.5, 5), 2, 2.5, facecolor='#2196F3', edgecolor='black', linewidth=2)\n",
    "ax1.add_patch(tank)\n",
    "ax1.text(1.5, 6.25, 'TANK', ha='center', va='center', fontsize=10, fontweight='bold', color='white')\n",
    "ax1.text(1.5, 7.8, 'Pressure\\n(Voltage)', ha='center', va='bottom', fontsize=9)\n",
    "\n",
    "# Pipe (wire)\n",
    "pipe = patches.Rectangle((2.5, 5.5), 4, 0.5, facecolor='#90CAF9', edgecolor='black', linewidth=2)\n",
    "ax1.add_patch(pipe)\n",
    "\n",
    "# Narrow section (resistor)\n",
    "narrow = patches.Rectangle((4.5, 5.65), 1.5, 0.2, facecolor='#FF9800', edgecolor='black', linewidth=2)\n",
    "ax1.add_patch(narrow)\n",
    "ax1.text(5.25, 5.2, 'Narrow\\n(Resistor)', ha='center', va='top', fontsize=9)\n",
    "\n",
    "# Flow arrows\n",
    "for x in [3.2, 7.5]:\n",
    "    ax1.annotate('', xy=(x + 0.5, 5.75), xytext=(x, 5.75),\n",
    "                arrowprops=dict(arrowstyle='->', color='blue', lw=2))\n",
    "\n",
    "# Drain (ground)\n",
    "drain = patches.Rectangle((7, 4), 2, 1.5, facecolor='#4CAF50', edgecolor='black', linewidth=2)\n",
    "ax1.add_patch(drain)\n",
    "ax1.text(8, 4.75, 'DRAIN', ha='center', va='center', fontsize=10, fontweight='bold', color='white')\n",
    "ax1.text(8, 3.7, 'Ground', ha='center', va='top', fontsize=9)\n",
    "\n",
    "# Down pipe\n",
    "down_pipe = patches.Rectangle((7.75, 4.75), 0.5, 0.75, facecolor='#90CAF9', edgecolor='black', linewidth=2)\n",
    "ax1.add_patch(down_pipe)\n",
    "\n",
    "ax1.text(5, 7.5, 'Flow Rate = Current', ha='center', fontsize=11, \n",
    "         bbox=dict(boxstyle='round', facecolor='lightyellow', edgecolor='orange'))\n",
    "\n",
    "ax1.set_title('Water System', fontsize=14, fontweight='bold')\n",
    "ax1.axis('off')\n",
    "\n",
    "# Right: Electrical equivalent\n",
    "ax2.set_xlim(0, 10)\n",
    "ax2.set_ylim(0, 8)\n",
    "ax2.set_aspect('equal')\n",
    "\n",
    "# Battery (voltage source)\n",
    "ax2.plot([1.5, 1.5], [5, 6], 'k-', linewidth=4)  # Long line (positive)\n",
    "ax2.plot([1.5, 1.5], [4.5, 5], 'k-', linewidth=2)  # Short line (negative)\n",
    "ax2.plot([1.2, 1.8], [6, 6], 'k-', linewidth=4)\n",
    "ax2.plot([1.35, 1.65], [4.5, 4.5], 'k-', linewidth=2)\n",
    "ax2.text(1.5, 7, 'Battery\\n(Voltage)', ha='center', va='bottom', fontsize=9)\n",
    "ax2.text(0.8, 5.5, '+', fontsize=14, fontweight='bold', color='red')\n",
    "ax2.text(0.8, 4.3, '-', fontsize=14, fontweight='bold', color='blue')\n",
    "\n",
    "# Wire from positive\n",
    "ax2.plot([1.5, 1.5, 8, 8], [6, 6.5, 6.5, 6], 'k-', linewidth=2)\n",
    "\n",
    "# Resistor symbol\n",
    "zigzag_x = np.array([4, 4.3, 4.6, 4.9, 5.2, 5.5, 5.8, 6.1, 6.4])\n",
    "zigzag_y = np.array([6.5, 6.8, 6.2, 6.8, 6.2, 6.8, 6.2, 6.8, 6.5])\n",
    "ax2.plot(zigzag_x, zigzag_y, 'k-', linewidth=2)\n",
    "ax2.text(5.2, 5.7, 'Resistor', ha='center', va='top', fontsize=9)\n",
    "\n",
    "# Light bulb (load)\n",
    "bulb = Circle((8, 5), 0.5, facecolor='#FFEB3B', edgecolor='black', linewidth=2)\n",
    "ax2.add_patch(bulb)\n",
    "ax2.plot([7.65, 8.35], [4.65, 5.35], 'k-', linewidth=1)\n",
    "ax2.plot([7.65, 8.35], [5.35, 4.65], 'k-', linewidth=1)\n",
    "ax2.text(8, 4, 'Load', ha='center', va='top', fontsize=9)\n",
    "\n",
    "# Wire to ground\n",
    "ax2.plot([8, 8, 1.5, 1.5], [4.5, 3.5, 3.5, 4.5], 'k-', linewidth=2)\n",
    "\n",
    "# Ground symbol\n",
    "ax2.plot([4.5, 5.5], [3.5, 3.5], 'k-', linewidth=2)\n",
    "ax2.plot([4.7, 5.3], [3.3, 3.3], 'k-', linewidth=2)\n",
    "ax2.plot([4.9, 5.1], [3.1, 3.1], 'k-', linewidth=2)\n",
    "ax2.text(5, 2.7, 'Ground', ha='center', va='top', fontsize=9)\n",
    "\n",
    "# Current arrow\n",
    "ax2.annotate('', xy=(3.5, 6.5), xytext=(2.5, 6.5),\n",
    "            arrowprops=dict(arrowstyle='->', color='red', lw=2))\n",
    "ax2.text(3, 7, 'Current', ha='center', fontsize=9, color='red')\n",
    "\n",
    "ax2.set_title('Electrical Circuit', fontsize=14, fontweight='bold')\n",
    "ax2.axis('off')\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-6",
   "metadata": {},
   "source": [
    "### Ohm's Law: V = I × R\n",
    "\n",
    "The most important equation in electronics:\n",
    "\n",
    "| Symbol | Meaning | Unit | Water Analogy |\n",
    "|--------|---------|------|---------------|\n",
    "| **V** | Voltage | Volts (V) | Pressure |\n",
    "| **I** | Current | Amps (A) | Flow rate |\n",
    "| **R** | Resistance | Ohms (Ω) | Pipe narrowness |\n",
    "\n",
    "**Key insight**: Higher voltage (pressure) pushes more current (flow) through the same resistance (pipe)."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-7",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"2-passive-components\"></a>\n",
    "# 2. Passive Components\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-8",
   "metadata": {},
   "source": [
    "**Passive components** don't amplify signals — they just modify how current flows.\n",
    "\n",
    "### The Three Basic Passive Components\n",
    "\n",
    "| Component | Symbol | What It Does | Water Analogy |\n",
    "|-----------|--------|--------------|---------------|\n",
    "| **Resistor** | R | Slows down all electrons | Narrow pipe |\n",
    "| **Capacitor** | C | Blocks slow signals, passes fast ones | Flexible membrane |\n",
    "| **Inductor** | L | Blocks fast signals, passes slow ones | Heavy paddle wheel |\n",
    "\n",
    "### Think About It\n",
    "\n",
    "- **Resistor**: Like a kink in a hose — constant resistance regardless of flow speed\n",
    "- **Capacitor**: Like a rubber membrane across a pipe — quick pressure changes push through, but steady pressure just stretches the membrane\n",
    "- **Inductor**: Like a heavy paddle wheel — resists changes in flow, but once spinning, keeps going"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-9",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Passive components visualization\n",
    "fig, axes = plt.subplots(1, 3, figsize=(15, 5))\n",
    "\n",
    "# Resistor\n",
    "ax = axes[0]\n",
    "ax.set_xlim(0, 10)\n",
    "ax.set_ylim(0, 8)\n",
    "\n",
    "# Wire and resistor symbol\n",
    "ax.plot([1, 3], [4, 4], 'k-', linewidth=2)\n",
    "zigzag_x = np.array([3, 3.4, 3.8, 4.2, 4.6, 5.0, 5.4, 5.8, 6.2, 6.6, 7])\n",
    "zigzag_y = np.array([4, 4.5, 3.5, 4.5, 3.5, 4.5, 3.5, 4.5, 3.5, 4.5, 4])\n",
    "ax.plot(zigzag_x, zigzag_y, 'k-', linewidth=2)\n",
    "ax.plot([7, 9], [4, 4], 'k-', linewidth=2)\n",
    "\n",
    "# Labels\n",
    "ax.text(5, 5.5, 'RESISTOR', ha='center', fontsize=14, fontweight='bold')\n",
    "ax.text(5, 2, '\"Narrow pipe\"\\nSlows ALL electrons', ha='center', fontsize=11)\n",
    "ax.text(5, 0.5, 'R = resistance (Ohms, Ω)', ha='center', fontsize=10, style='italic')\n",
    "\n",
    "ax.set_aspect('equal')\n",
    "ax.axis('off')\n",
    "\n",
    "# Capacitor\n",
    "ax = axes[1]\n",
    "ax.set_xlim(0, 10)\n",
    "ax.set_ylim(0, 8)\n",
    "\n",
    "# Wire and capacitor symbol\n",
    "ax.plot([1, 4.5], [4, 4], 'k-', linewidth=2)\n",
    "ax.plot([4.5, 4.5], [2.5, 5.5], 'k-', linewidth=3)\n",
    "ax.plot([5.5, 5.5], [2.5, 5.5], 'k-', linewidth=3)\n",
    "ax.plot([5.5, 9], [4, 4], 'k-', linewidth=2)\n",
    "\n",
    "# Labels\n",
    "ax.text(5, 6.5, 'CAPACITOR', ha='center', fontsize=14, fontweight='bold')\n",
    "ax.text(5, 2, '\"Flexible membrane\"\\nBlocks SLOW, passes FAST', ha='center', fontsize=11)\n",
    "ax.text(5, 0.5, 'C = capacitance (Farads, F)', ha='center', fontsize=10, style='italic')\n",
    "\n",
    "ax.set_aspect('equal')\n",
    "ax.axis('off')\n",
    "\n",
    "# Inductor\n",
    "ax = axes[2]\n",
    "ax.set_xlim(0, 10)\n",
    "ax.set_ylim(0, 8)\n",
    "\n",
    "# Wire and inductor symbol (coil)\n",
    "ax.plot([1, 3], [4, 4], 'k-', linewidth=2)\n",
    "theta = np.linspace(0, 4 * np.pi, 100)\n",
    "coil_x = 3 + theta / (np.pi) + 0.3 * np.sin(theta)\n",
    "coil_y = 4 + 0.5 * np.sin(theta)\n",
    "# Simplified coil with humps\n",
    "for i in range(4):\n",
    "    arc_theta = np.linspace(0, np.pi, 30)\n",
    "    arc_x = 3.5 + i * 1 + 0.5 * np.cos(arc_theta)\n",
    "    arc_y = 4 + 0.5 * np.sin(arc_theta)\n",
    "    ax.plot(arc_x, arc_y, 'k-', linewidth=2)\n",
    "ax.plot([7, 9], [4, 4], 'k-', linewidth=2)\n",
    "\n",
    "# Labels\n",
    "ax.text(5, 5.5, 'INDUCTOR', ha='center', fontsize=14, fontweight='bold')\n",
    "ax.text(5, 2, '\"Heavy paddle wheel\"\\nBlocks FAST, passes SLOW', ha='center', fontsize=11)\n",
    "ax.text(5, 0.5, 'L = inductance (Henrys, H)', ha='center', fontsize=10, style='italic')\n",
    "\n",
    "ax.set_aspect('equal')\n",
    "ax.axis('off')\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-10",
   "metadata": {},
   "source": [
    "### Passive Components in Wires\n",
    "\n",
    "Every wire naturally has some resistance, capacitance, and inductance — even if you don't add components!\n",
    "\n",
    "| Wire Property | Physical Cause | Effect on Signals |\n",
    "|---------------|----------------|-------------------|\n",
    "| **Resistance** | Metal isn't perfect conductor | Voltage drop, heat |\n",
    "| **Capacitance** | Wires next to each other form parallel plates | Slows signal edges |\n",
    "| **Inductance** | Current creates magnetic field | Limits switching speed |\n",
    "\n",
    "### Why This Matters for Processors\n",
    "\n",
    "| Issue | Cause | Effect on Chip |\n",
    "|-------|-------|----------------|\n",
    "| RC delay | Wire R × C | Limits clock speed |\n",
    "| Signal integrity | L and C interact | Can cause ringing/overshoot |\n",
    "| Power loss | I²R heating | Wastes energy, generates heat |\n",
    "\n",
    "Modern chips use multiple metal layers with different thicknesses to manage these effects."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-11",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"3-active-components-transistors\"></a>\n",
    "# 3. Active Components: Transistors\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-12",
   "metadata": {},
   "source": [
    "### A Brief History\n",
    "\n",
    "The transistor was invented in **1947** at Bell Labs by:\n",
    "- **John Bardeen**\n",
    "- **William Shockley**  \n",
    "- **Walter Brattain**\n",
    "\n",
    "They received the Nobel Prize in Physics in 1956. The transistor replaced vacuum tubes and made modern electronics possible.\n",
    "\n",
    "### What's in a Name?\n",
    "\n",
    "**Transistor** = **Trans**fer + Re**sistor**\n",
    "\n",
    "A transistor is a variable resistor controlled by voltage. It can act as:\n",
    "- A **switch** (digital circuits) — ON or OFF\n",
    "- An **amplifier** (analog circuits) — small signal in, large signal out"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-13",
   "metadata": {},
   "source": [
    "### The Two Types: NMOS and PMOS\n",
    "\n",
    "Modern chips use **CMOS** technology (Complementary MOS), which combines two types of transistors:\n",
    "\n",
    "| Type | Turns ON when... | Connects to... | Think of it as... |\n",
    "|------|------------------|----------------|-------------------|\n",
    "| **NMOS** | Gate = HIGH (1) | Ground (GND) | Normally open faucet |\n",
    "| **PMOS** | Gate = LOW (0) | Power (VDD) | Normally closed faucet |\n",
    "\n",
    "### The Water Valve Analogy\n",
    "\n",
    "Think of transistors as **water valves**:\n",
    "\n",
    "- **NMOS**: Gate signal OPENS the valve (lets water flow)\n",
    "- **PMOS**: Gate signal CLOSES the valve (stops water flow)\n",
    "\n",
    "They're complementary — when one is ON, the other is OFF!"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-14",
   "metadata": {},
   "outputs": [],
   "source": [
    "# NMOS and PMOS switch diagrams\n",
    "fig, axes = plt.subplots(2, 2, figsize=(14, 10))\n",
    "\n",
    "def draw_transistor_switch(ax, is_nmos, gate_high, title):\n",
    "    ax.set_xlim(0, 10)\n",
    "    ax.set_ylim(0, 8)\n",
    "    \n",
    "    # Determine if ON or OFF\n",
    "    if is_nmos:\n",
    "        is_on = gate_high\n",
    "        top_label = 'Output'\n",
    "        bot_label = 'GND'\n",
    "    else:\n",
    "        is_on = not gate_high\n",
    "        top_label = 'VDD'\n",
    "        bot_label = 'Output'\n",
    "    \n",
    "    # Draw pipe/channel\n",
    "    pipe_color = '#2196F3' if is_on else '#BDBDBD'\n",
    "    ax.add_patch(patches.Rectangle((4, 2), 2, 4, \n",
    "                 facecolor=pipe_color, edgecolor='black', linewidth=2, alpha=0.5))\n",
    "    \n",
    "    # Draw valve (gate)\n",
    "    valve_y = 4 if is_on else 4  # Same position\n",
    "    if is_on:\n",
    "        # Open valve - horizontal line\n",
    "        ax.add_patch(patches.Rectangle((4.3, 3.8), 1.4, 0.4, \n",
    "                     facecolor='#4CAF50', edgecolor='black', linewidth=2))\n",
    "    else:\n",
    "        # Closed valve - vertical line blocking flow\n",
    "        ax.add_patch(patches.Rectangle((4.8, 2.5), 0.4, 3, \n",
    "                     facecolor='#f44336', edgecolor='black', linewidth=2))\n",
    "    \n",
    "    # Gate control\n",
    "    ax.plot([2, 4], [4, 4], 'k-', linewidth=2)\n",
    "    gate_color = '#f44336' if gate_high else '#2196F3'\n",
    "    ax.add_patch(Circle((1.5, 4), 0.5, facecolor=gate_color, edgecolor='black', linewidth=2))\n",
    "    ax.text(1.5, 4, '1' if gate_high else '0', ha='center', va='center', \n",
    "            fontsize=14, fontweight='bold', color='white')\n",
    "    ax.text(1.5, 3, 'Gate', ha='center', fontsize=10)\n",
    "    \n",
    "    # Labels\n",
    "    ax.text(5, 6.5, top_label, ha='center', fontsize=11, fontweight='bold')\n",
    "    ax.text(5, 1.5, bot_label, ha='center', fontsize=11, fontweight='bold')\n",
    "    \n",
    "    # Status\n",
    "    status = 'ON' if is_on else 'OFF'\n",
    "    status_color = '#4CAF50' if is_on else '#f44336'\n",
    "    ax.text(8, 4, status, ha='center', va='center', fontsize=20, fontweight='bold',\n",
    "            color='white', bbox=dict(boxstyle='round', facecolor=status_color, edgecolor='black'))\n",
    "    \n",
    "    # Flow arrows if ON\n",
    "    if is_on:\n",
    "        if is_nmos:\n",
    "            ax.annotate('', xy=(5, 2.5), xytext=(5, 5.5),\n",
    "                       arrowprops=dict(arrowstyle='->', color='blue', lw=3))\n",
    "        else:\n",
    "            ax.annotate('', xy=(5, 5.5), xytext=(5, 2.5),\n",
    "                       arrowprops=dict(arrowstyle='->', color='blue', lw=3))\n",
    "    \n",
    "    ax.set_title(title, fontsize=14, fontweight='bold')\n",
    "    ax.axis('off')\n",
    "\n",
    "# NMOS examples\n",
    "draw_transistor_switch(axes[0, 0], is_nmos=True, gate_high=False, 'NMOS: Gate = 0')\n",
    "draw_transistor_switch(axes[0, 1], is_nmos=True, gate_high=True, 'NMOS: Gate = 1')\n",
    "\n",
    "# PMOS examples\n",
    "draw_transistor_switch(axes[1, 0], is_nmos=False, gate_high=False, 'PMOS: Gate = 0')\n",
    "draw_transistor_switch(axes[1, 1], is_nmos=False, gate_high=True, 'PMOS: Gate = 1')\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()\n",
    "\n",
    "print(\"Key insight: NMOS and PMOS are complementary!\")\n",
    "print(\"- NMOS: Gate HIGH → ON (connects to GND)\")\n",
    "print(\"- PMOS: Gate LOW → ON (connects to VDD)\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-15",
   "metadata": {},
   "source": [
    "### Transistor Schematic Symbols\n",
    "\n",
    "```\n",
    "      NMOS                    PMOS\n",
    "        \n",
    "      Drain                  Source\n",
    "        │                      │\n",
    "        │                      │\n",
    "   ─────┤                 ─────┤\n",
    "  Gate  │                 Gate ○│   ← Circle means \"inverted\"\n",
    "   ─────┤                 ─────┤\n",
    "        │                      │\n",
    "        │                      │\n",
    "      Source                 Drain\n",
    "```\n",
    "\n",
    "The small circle (○) on PMOS indicates it's the \"opposite\" — it turns ON when gate is LOW."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-16",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"4-binary-logic-1s-and-0s\"></a>\n",
    "# 4. Binary Logic: 1s and 0s\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-17",
   "metadata": {},
   "source": [
    "### Voltage Levels Represent Logic\n",
    "\n",
    "In digital circuits, we use voltage to represent 1s and 0s:\n",
    "\n",
    "| Logic Level | Voltage (typical) | Meaning |\n",
    "|-------------|-------------------|----------|\n",
    "| **HIGH (1)** | Near VDD (power) | True, ON |\n",
    "| **LOW (0)** | Near GND (ground) | False, OFF |\n",
    "\n",
    "### Common Voltage Standards\n",
    "\n",
    "| Standard | HIGH | LOW | Where Used |\n",
    "|----------|------|-----|------------|\n",
    "| 5V TTL | ~5V | ~0V | Arduino, older chips |\n",
    "| 3.3V CMOS | ~3.3V | ~0V | Raspberry Pi, modern MCUs |\n",
    "| 1.8V CMOS | ~1.8V | ~0V | Modern processors |\n",
    "\n",
    "### Connection to Morse Code\n",
    "\n",
    "Digital logic is like **Morse code** — just ON and OFF signals!\n",
    "\n",
    "- Morse: Short (dot) and Long (dash) pulses\n",
    "- Digital: HIGH and LOW voltage levels\n",
    "\n",
    "Both represent information with just two states. Samuel Morse's telegraph (1837) was one of the first digital communication systems!"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-18",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"5-logic-gates--truth-tables\"></a>\n",
    "# 5. Logic Gates & Truth Tables\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-19",
   "metadata": {},
   "source": [
    "Logic gates are circuits that perform basic logical operations. Every computer is built from these!\n",
    "\n",
    "### AND Gate\n",
    "\n",
    "Output is 1 **only if BOTH** inputs are 1.\n",
    "\n",
    "| A | B | A AND B |\n",
    "|---|---|--------|\n",
    "| 0 | 0 | 0 |\n",
    "| 0 | 1 | 0 |\n",
    "| 1 | 0 | 0 |\n",
    "| 1 | 1 | **1** |\n",
    "\n",
    "*Think: \"Both must agree\"*\n",
    "\n",
    "### OR Gate\n",
    "\n",
    "Output is 1 **if EITHER** input is 1.\n",
    "\n",
    "| A | B | A OR B |\n",
    "|---|---|-------|\n",
    "| 0 | 0 | 0 |\n",
    "| 0 | 1 | **1** |\n",
    "| 1 | 0 | **1** |\n",
    "| 1 | 1 | **1** |\n",
    "\n",
    "*Think: \"Anyone says yes\"*\n",
    "\n",
    "### NOT Gate (Inverter)\n",
    "\n",
    "Output is the **opposite** of input.\n",
    "\n",
    "| A | NOT A |\n",
    "|---|-------|\n",
    "| 0 | **1** |\n",
    "| 1 | **0** |\n",
    "\n",
    "*Think: \"Flip it\"*"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-20",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Logic gate symbols\n",
    "fig, axes = plt.subplots(1, 3, figsize=(15, 4))\n",
    "\n",
    "# AND gate\n",
    "ax = axes[0]\n",
    "ax.set_xlim(0, 10)\n",
    "ax.set_ylim(0, 6)\n",
    "\n",
    "# AND gate shape (D shape)\n",
    "and_body = patches.FancyBboxPatch((3, 1.5), 2, 3, boxstyle=\"round,pad=0.1,rounding_size=1.5\",\n",
    "                                   facecolor='#E3F2FD', edgecolor='black', linewidth=2)\n",
    "ax.add_patch(and_body)\n",
    "ax.add_patch(patches.Rectangle((3, 1.5), 1, 3, facecolor='#E3F2FD', edgecolor='black', linewidth=2))\n",
    "\n",
    "# Input lines\n",
    "ax.plot([1, 3], [4, 4], 'k-', linewidth=2)\n",
    "ax.plot([1, 3], [2, 2], 'k-', linewidth=2)\n",
    "ax.text(0.8, 4, 'A', ha='right', va='center', fontsize=12)\n",
    "ax.text(0.8, 2, 'B', ha='right', va='center', fontsize=12)\n",
    "\n",
    "# Output line\n",
    "ax.plot([5.5, 8], [3, 3], 'k-', linewidth=2)\n",
    "ax.text(8.2, 3, 'Y', ha='left', va='center', fontsize=12)\n",
    "\n",
    "ax.text(5, 5.5, 'AND Gate', ha='center', fontsize=14, fontweight='bold')\n",
    "ax.text(5, 0.5, 'Y = A · B', ha='center', fontsize=12)\n",
    "ax.axis('off')\n",
    "ax.set_aspect('equal')\n",
    "\n",
    "# OR gate\n",
    "ax = axes[1]\n",
    "ax.set_xlim(0, 10)\n",
    "ax.set_ylim(0, 6)\n",
    "\n",
    "# OR gate shape (curved back, pointed front)\n",
    "or_verts = [(3, 1.5), (3.5, 2.5), (3.5, 3.5), (3, 4.5), (4.5, 4.5), (6, 3), (4.5, 1.5), (3, 1.5)]\n",
    "or_body = patches.Polygon(or_verts, facecolor='#E8F5E9', edgecolor='black', linewidth=2)\n",
    "ax.add_patch(or_body)\n",
    "\n",
    "# Input lines\n",
    "ax.plot([1, 3.3], [4, 4], 'k-', linewidth=2)\n",
    "ax.plot([1, 3.3], [2, 2], 'k-', linewidth=2)\n",
    "ax.text(0.8, 4, 'A', ha='right', va='center', fontsize=12)\n",
    "ax.text(0.8, 2, 'B', ha='right', va='center', fontsize=12)\n",
    "\n",
    "# Output line\n",
    "ax.plot([6, 8], [3, 3], 'k-', linewidth=2)\n",
    "ax.text(8.2, 3, 'Y', ha='left', va='center', fontsize=12)\n",
    "\n",
    "ax.text(5, 5.5, 'OR Gate', ha='center', fontsize=14, fontweight='bold')\n",
    "ax.text(5, 0.5, 'Y = A + B', ha='center', fontsize=12)\n",
    "ax.axis('off')\n",
    "ax.set_aspect('equal')\n",
    "\n",
    "# NOT gate (inverter)\n",
    "ax = axes[2]\n",
    "ax.set_xlim(0, 10)\n",
    "ax.set_ylim(0, 6)\n",
    "\n",
    "# NOT gate shape (triangle + circle)\n",
    "not_verts = [(3, 1.5), (3, 4.5), (5.5, 3)]\n",
    "not_body = patches.Polygon(not_verts, facecolor='#FFF3E0', edgecolor='black', linewidth=2)\n",
    "ax.add_patch(not_body)\n",
    "ax.add_patch(Circle((5.8, 3), 0.25, facecolor='#FFF3E0', edgecolor='black', linewidth=2))\n",
    "\n",
    "# Input line\n",
    "ax.plot([1, 3], [3, 3], 'k-', linewidth=2)\n",
    "ax.text(0.8, 3, 'A', ha='right', va='center', fontsize=12)\n",
    "\n",
    "# Output line\n",
    "ax.plot([6.05, 8], [3, 3], 'k-', linewidth=2)\n",
    "ax.text(8.2, 3, 'Y', ha='left', va='center', fontsize=12)\n",
    "\n",
    "ax.text(5, 5.5, 'NOT Gate', ha='center', fontsize=14, fontweight='bold')\n",
    "ax.text(5, 0.5, \"Y = A' (or Ā)\", ha='center', fontsize=12)\n",
    "ax.axis('off')\n",
    "ax.set_aspect('equal')\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-21",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"6-building-gates-with-transistors\"></a>\n",
    "# 6. Building Gates with Transistors\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-22",
   "metadata": {},
   "source": [
    "### CMOS Gate Structure\n",
    "\n",
    "Every CMOS logic gate has two parts:\n",
    "\n",
    "| Network | Transistor Type | Connects Output To | Active When |\n",
    "|---------|-----------------|-------------------|-------------|\n",
    "| **Pull-up** | PMOS | VDD (power) | Output should be HIGH |\n",
    "| **Pull-down** | NMOS | GND (ground) | Output should be LOW |\n",
    "\n",
    "### The Key Rule\n",
    "\n",
    "- **PMOS in parallel** = OR function for pull-up\n",
    "- **PMOS in series** = AND function for pull-up\n",
    "- **NMOS in parallel** = OR function for pull-down  \n",
    "- **NMOS in series** = AND function for pull-down\n",
    "\n",
    "### Building an AND Gate\n",
    "\n",
    "An AND gate is actually a **NAND gate + NOT gate (inverter)**.\n",
    "\n",
    "**NAND gate** (NOT-AND):\n",
    "- Pull-up: PMOS in **parallel** (either input LOW → output HIGH)\n",
    "- Pull-down: NMOS in **series** (both inputs HIGH → output LOW)\n",
    "\n",
    "Then we add an inverter to flip the output → AND gate!"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-23",
   "metadata": {},
   "outputs": [],
   "source": [
    "# AND gate from transistors - step by step\n",
    "fig, axes = plt.subplots(1, 2, figsize=(16, 8))\n",
    "\n",
    "# Left: NAND gate structure\n",
    "ax = axes[0]\n",
    "ax.set_xlim(0, 12)\n",
    "ax.set_ylim(0, 12)\n",
    "\n",
    "# VDD rail\n",
    "ax.plot([2, 10], [11, 11], 'r-', linewidth=3)\n",
    "ax.text(6, 11.3, 'VDD', ha='center', fontsize=12, fontweight='bold', color='red')\n",
    "\n",
    "# PMOS transistors in parallel (pull-up)\n",
    "# PMOS 1\n",
    "ax.add_patch(patches.Rectangle((3, 8), 1.5, 2, facecolor='#FFCDD2', edgecolor='black', linewidth=2))\n",
    "ax.text(3.75, 9, 'P1', ha='center', va='center', fontsize=10, fontweight='bold')\n",
    "ax.plot([3.75, 3.75], [10, 11], 'k-', linewidth=2)  # To VDD\n",
    "ax.plot([3.75, 3.75], [8, 7], 'k-', linewidth=2)    # To output\n",
    "ax.plot([1.5, 3], [9, 9], 'k-', linewidth=2)        # Gate\n",
    "ax.add_patch(Circle((3, 9), 0.15, facecolor='white', edgecolor='black'))  # Inversion bubble\n",
    "ax.text(1.3, 9, 'A', ha='right', va='center', fontsize=12)\n",
    "\n",
    "# PMOS 2  \n",
    "ax.add_patch(patches.Rectangle((7.5, 8), 1.5, 2, facecolor='#FFCDD2', edgecolor='black', linewidth=2))\n",
    "ax.text(8.25, 9, 'P2', ha='center', va='center', fontsize=10, fontweight='bold')\n",
    "ax.plot([8.25, 8.25], [10, 11], 'k-', linewidth=2)  # To VDD\n",
    "ax.plot([8.25, 8.25], [8, 7], 'k-', linewidth=2)    # To output\n",
    "ax.plot([1.5, 1.5, 7.5], [9, 8.5, 8.5], 'k-', linewidth=1.5)  # Gate connection\n",
    "ax.plot([7.5, 7.5], [8.5, 9], 'k-', linewidth=1.5)\n",
    "ax.plot([1.5, 7.35], [9, 9], 'k-', linewidth=2, alpha=0)  # Gate\n",
    "ax.add_patch(Circle((7.5, 9), 0.15, facecolor='white', edgecolor='black'))  # Inversion bubble\n",
    "\n",
    "# Connect PMOS outputs (parallel)\n",
    "ax.plot([3.75, 8.25], [7, 7], 'k-', linewidth=2)\n",
    "\n",
    "# NMOS transistors in series (pull-down)\n",
    "# NMOS 1 (top)\n",
    "ax.add_patch(patches.Rectangle((5.25, 4), 1.5, 2, facecolor='#BBDEFB', edgecolor='black', linewidth=2))\n",
    "ax.text(6, 5, 'N1', ha='center', va='center', fontsize=10, fontweight='bold')\n",
    "ax.plot([6, 6], [6, 7], 'k-', linewidth=2)   # To output node\n",
    "ax.plot([1.5, 5.25], [5, 5], 'k-', linewidth=2)  # Gate A\n",
    "ax.text(1.3, 5, 'A', ha='right', va='center', fontsize=12)\n",
    "\n",
    "# NMOS 2 (bottom)\n",
    "ax.add_patch(patches.Rectangle((5.25, 1.5), 1.5, 2, facecolor='#BBDEFB', edgecolor='black', linewidth=2))\n",
    "ax.text(6, 2.5, 'N2', ha='center', va='center', fontsize=10, fontweight='bold')\n",
    "ax.plot([6, 6], [3.5, 4], 'k-', linewidth=2)  # Connect to N1\n",
    "ax.plot([6, 6], [1.5, 0.5], 'k-', linewidth=2)  # To GND\n",
    "ax.plot([1.5, 5.25], [2.5, 2.5], 'k-', linewidth=2)  # Gate B\n",
    "ax.text(1.3, 2.5, 'B', ha='right', va='center', fontsize=12)\n",
    "\n",
    "# GND rail\n",
    "ax.plot([2, 10], [0.5, 0.5], 'b-', linewidth=3)\n",
    "ax.text(6, 0.1, 'GND', ha='center', fontsize=12, fontweight='bold', color='blue')\n",
    "\n",
    "# Output node\n",
    "ax.plot([6, 10], [7, 7], 'k-', linewidth=2)\n",
    "ax.add_patch(Circle((6, 7), 0.2, facecolor='yellow', edgecolor='black', linewidth=2))\n",
    "ax.text(10.2, 7, 'NAND\\noutput', ha='left', va='center', fontsize=11)\n",
    "\n",
    "# Labels\n",
    "ax.text(6, 10.5, 'PMOS: Parallel\\n(Pull-up network)', ha='center', fontsize=10, \n",
    "        bbox=dict(boxstyle='round', facecolor='#FFCDD2', alpha=0.7))\n",
    "ax.text(6, 3.2, 'NMOS: Series\\n(Pull-down network)', ha='center', fontsize=10,\n",
    "        bbox=dict(boxstyle='round', facecolor='#BBDEFB', alpha=0.7))\n",
    "\n",
    "ax.set_title('NAND Gate (Transistor Level)', fontsize=14, fontweight='bold')\n",
    "ax.axis('off')\n",
    "\n",
    "# Right: Complete AND gate (NAND + inverter)\n",
    "ax = axes[1]\n",
    "ax.set_xlim(0, 12)\n",
    "ax.set_ylim(0, 12)\n",
    "\n",
    "# NAND gate block\n",
    "nand = patches.FancyBboxPatch((1, 4), 3, 4, boxstyle=\"round,pad=0.1\",\n",
    "                               facecolor='#E3F2FD', edgecolor='black', linewidth=2)\n",
    "ax.add_patch(nand)\n",
    "ax.text(2.5, 6, 'NAND', ha='center', va='center', fontsize=14, fontweight='bold')\n",
    "\n",
    "# Inputs\n",
    "ax.plot([0, 1], [7, 7], 'k-', linewidth=2)\n",
    "ax.plot([0, 1], [5, 5], 'k-', linewidth=2)\n",
    "ax.text(-0.2, 7, 'A', ha='right', va='center', fontsize=14)\n",
    "ax.text(-0.2, 5, 'B', ha='right', va='center', fontsize=14)\n",
    "\n",
    "# NOT gate (inverter)\n",
    "not_verts = [(5.5, 4.5), (5.5, 7.5), (7.5, 6)]\n",
    "not_body = patches.Polygon(not_verts, facecolor='#FFF3E0', edgecolor='black', linewidth=2)\n",
    "ax.add_patch(not_body)\n",
    "ax.add_patch(Circle((7.8, 6), 0.2, facecolor='#FFF3E0', edgecolor='black', linewidth=2))\n",
    "ax.text(6.5, 6, 'NOT', ha='center', va='center', fontsize=10, fontweight='bold')\n",
    "\n",
    "# Connections\n",
    "ax.plot([4, 5.5], [6, 6], 'k-', linewidth=2)\n",
    "ax.plot([8, 10], [6, 6], 'k-', linewidth=2)\n",
    "ax.text(10.2, 6, 'Y', ha='left', va='center', fontsize=14)\n",
    "\n",
    "# Equation\n",
    "ax.text(5, 2, 'AND = NAND + NOT', ha='center', fontsize=14, \n",
    "        bbox=dict(boxstyle='round', facecolor='lightyellow', edgecolor='orange'))\n",
    "ax.text(5, 1, 'Y = (A · B)', ha='center', fontsize=12)\n",
    "\n",
    "ax.set_title('AND Gate = NAND + Inverter', fontsize=14, fontweight='bold')\n",
    "ax.axis('off')\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-24",
   "metadata": {},
   "source": [
    "### Walking Through Each Input Combination\n",
    "\n",
    "Let's trace what happens in the NAND gate for each input:\n",
    "\n",
    "| A | B | PMOS P1 | PMOS P2 | NMOS N1 | NMOS N2 | Output Path | NAND Out |\n",
    "|---|---|---------|---------|---------|---------|-------------|----------|\n",
    "| 0 | 0 | ON | ON | OFF | OFF | → VDD (pull-up) | **1** |\n",
    "| 0 | 1 | ON | OFF | OFF | ON | → VDD (P1 on) | **1** |\n",
    "| 1 | 0 | OFF | ON | ON | OFF | → VDD (P2 on) | **1** |\n",
    "| 1 | 1 | OFF | OFF | ON | ON | → GND (pull-down) | **0** |\n",
    "\n",
    "The inverter flips this, giving us the AND truth table!"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-25",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"7-circuit-simulation-with-spice\"></a>\n",
    "# 7. Circuit Simulation with SPICE\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-26",
   "metadata": {},
   "source": [
    "### What is SPICE?\n",
    "\n",
    "**SPICE** (Simulation Program with Integrated Circuit Emphasis) is software that simulates electronic circuits. You describe your circuit in a text file called a **netlist**, and SPICE calculates voltages and currents.\n",
    "\n",
    "### What is a Netlist?\n",
    "\n",
    "A netlist is a text description of your circuit — what components you have and how they're connected. Each line describes one component.\n",
    "\n",
    "### Basic Device Syntax\n",
    "\n",
    "| Component | Syntax | Example |\n",
    "|-----------|--------|--------|\n",
    "| Resistor | `Rx n1 n2 R=value` | `R1 in out R=1k` |\n",
    "| Capacitor | `Cx n1 n2 C=value` | `C1 out gnd C=1p` |\n",
    "| Inductor | `Lx n1 n2 L=value` | `L1 in out L=1n` |\n",
    "| MOSFET | `Mx drain gate source bulk model L=len W=wid` | `M1 out in vdd vdd pmos L=1u W=2u` |\n",
    "\n",
    "Where:\n",
    "- `n1`, `n2` are node names (connection points)\n",
    "- `k` = kilo (1000), `p` = pico (10⁻¹²), `n` = nano (10⁻⁹), `u` = micro (10⁻⁶)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-27",
   "metadata": {},
   "source": [
    "### Transistor Models\n",
    "\n",
    "SPICE needs to know how transistors behave. We define models:\n",
    "\n",
    "```spice\n",
    ".model nmos nmos (vth0=0.4)\n",
    ".model pmos pmos (vth0=-0.4)\n",
    "```\n",
    "\n",
    "Real PDKs (like Sky130) provide detailed models with hundreds of parameters.\n",
    "\n",
    "### Voltage Sources and Signals\n",
    "\n",
    "**DC voltage source:**\n",
    "```spice\n",
    "Vdd vdd gnd 1.8\n",
    "```\n",
    "\n",
    "**PWL (Piecewise Linear) — create test signals:**\n",
    "```spice\n",
    "Va a gnd PWL(0n 0 10n 0 11n 1.8 30n 1.8 31n 0 50n 0)\n",
    "```\n",
    "\n",
    "This creates a signal that:\n",
    "- 0-10ns: stays at 0V\n",
    "- 10-11ns: rises to 1.8V\n",
    "- 11-30ns: stays at 1.8V\n",
    "- 30-31ns: falls to 0V"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-28",
   "metadata": {},
   "source": [
    "### Complete AND Gate Netlist Example\n",
    "\n",
    "```spice\n",
    "* AND Gate using CMOS\n",
    "\n",
    "* Power supply\n",
    "Vdd vdd gnd 1.8\n",
    "\n",
    "* Input signals (PWL)\n",
    "Va a gnd PWL(0n 0 10n 0 11n 1.8 50n 1.8 51n 0 100n 0)\n",
    "Vb b gnd PWL(0n 0 25n 0 26n 1.8 75n 1.8 76n 0 100n 0)\n",
    "\n",
    "* NAND gate\n",
    "* PMOS pull-up (parallel)\n",
    "Mp1 nand_out a vdd vdd pmos L=1u W=2u\n",
    "Mp2 nand_out b vdd vdd pmos L=1u W=2u\n",
    "\n",
    "* NMOS pull-down (series)\n",
    "Mn1 nand_out a mid gnd nmos L=1u W=1u\n",
    "Mn2 mid b gnd gnd nmos L=1u W=1u\n",
    "\n",
    "* Inverter (to make AND from NAND)\n",
    "Mp3 out nand_out vdd vdd pmos L=1u W=2u\n",
    "Mn3 out nand_out gnd gnd nmos L=1u W=1u\n",
    "\n",
    "* Transistor models\n",
    ".model nmos nmos (vth0=0.4)\n",
    ".model pmos pmos (vth0=-0.4)\n",
    "\n",
    "* Simulation control\n",
    ".control\n",
    "tran 0.1n 100n\n",
    "plot v(a) v(b) v(out)\n",
    ".endc\n",
    "\n",
    ".end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-29",
   "metadata": {},
   "source": [
    "### Understanding the Simulation Commands\n",
    "\n",
    "| Command | Meaning |\n",
    "|---------|--------|\n",
    "| `.control` | Start of simulation commands |\n",
    "| `tran 0.1n 100n` | Transient analysis: 0.1ns steps, run for 100ns |\n",
    "| `plot v(a) v(b) v(out)` | Plot voltages at nodes a, b, and out |\n",
    "| `.endc` | End of control section |\n",
    "| `.end` | End of netlist |"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-30",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Simulated AND gate waveforms (what you'd see in SPICE)\n",
    "fig, axes = plt.subplots(3, 1, figsize=(12, 8), sharex=True)\n",
    "\n",
    "# Time axis (in nanoseconds)\n",
    "t = np.linspace(0, 100, 1000)\n",
    "\n",
    "# Signal A: LOW 0-10ns, HIGH 10-50ns, LOW 50-100ns\n",
    "a = np.zeros_like(t)\n",
    "a[(t >= 10) & (t <= 50)] = 1.8\n",
    "# Add transitions\n",
    "for i, ti in enumerate(t):\n",
    "    if 10 <= ti <= 11:\n",
    "        a[i] = 1.8 * (ti - 10) / 1\n",
    "    elif 50 <= ti <= 51:\n",
    "        a[i] = 1.8 * (1 - (ti - 50) / 1)\n",
    "\n",
    "# Signal B: LOW 0-25ns, HIGH 25-75ns, LOW 75-100ns  \n",
    "b = np.zeros_like(t)\n",
    "b[(t >= 25) & (t <= 75)] = 1.8\n",
    "for i, ti in enumerate(t):\n",
    "    if 25 <= ti <= 26:\n",
    "        b[i] = 1.8 * (ti - 25) / 1\n",
    "    elif 75 <= ti <= 76:\n",
    "        b[i] = 1.8 * (1 - (ti - 75) / 1)\n",
    "\n",
    "# Output: HIGH only when BOTH A and B are HIGH (25-50ns)\n",
    "out = np.zeros_like(t)\n",
    "out[(t >= 26) & (t <= 50)] = 1.8\n",
    "for i, ti in enumerate(t):\n",
    "    if 25 <= ti <= 27:\n",
    "        out[i] = 1.8 * max(0, (ti - 26) / 1)\n",
    "    elif 49 <= ti <= 51:\n",
    "        out[i] = 1.8 * max(0, 1 - (ti - 50) / 1)\n",
    "\n",
    "# Plot A\n",
    "axes[0].plot(t, a, 'b-', linewidth=2)\n",
    "axes[0].set_ylabel('V(A)', fontsize=12)\n",
    "axes[0].set_ylim(-0.2, 2.0)\n",
    "axes[0].axhline(y=0.9, color='gray', linestyle='--', alpha=0.5)\n",
    "axes[0].fill_between(t, 0, a, alpha=0.3)\n",
    "axes[0].grid(True, alpha=0.3)\n",
    "axes[0].set_title('AND Gate Simulation Waveforms', fontsize=14, fontweight='bold')\n",
    "\n",
    "# Plot B\n",
    "axes[1].plot(t, b, 'g-', linewidth=2)\n",
    "axes[1].set_ylabel('V(B)', fontsize=12)\n",
    "axes[1].set_ylim(-0.2, 2.0)\n",
    "axes[1].axhline(y=0.9, color='gray', linestyle='--', alpha=0.5)\n",
    "axes[1].fill_between(t, 0, b, alpha=0.3, color='green')\n",
    "axes[1].grid(True, alpha=0.3)\n",
    "\n",
    "# Plot Output\n",
    "axes[2].plot(t, out, 'r-', linewidth=2)\n",
    "axes[2].set_ylabel('V(OUT)', fontsize=12)\n",
    "axes[2].set_xlabel('Time (ns)', fontsize=12)\n",
    "axes[2].set_ylim(-0.2, 2.0)\n",
    "axes[2].axhline(y=0.9, color='gray', linestyle='--', alpha=0.5)\n",
    "axes[2].fill_between(t, 0, out, alpha=0.3, color='red')\n",
    "axes[2].grid(True, alpha=0.3)\n",
    "\n",
    "# Add annotation\n",
    "axes[2].annotate('A AND B = 1\\n(both HIGH)', xy=(37, 1.8), xytext=(60, 1.5),\n",
    "                fontsize=10, ha='center',\n",
    "                arrowprops=dict(arrowstyle='->', color='red'))\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()\n",
    "\n",
    "print(\"The output is HIGH (1.8V) only during 25-50ns when BOTH inputs are HIGH.\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-31",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"8-clock-distribution\"></a>\n",
    "# 8. Clock Distribution\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-32",
   "metadata": {},
   "source": [
    "### Why Synchronization Matters\n",
    "\n",
    "Digital circuits use a **clock signal** to coordinate operations. All flip-flops must receive the clock at (nearly) the same time.\n",
    "\n",
    "**Clock skew**: The difference in clock arrival time between two flip-flops.\n",
    "\n",
    "If skew is too large → timing failures → chip doesn't work!\n",
    "\n",
    "### Solutions\n",
    "\n",
    "| Approach | Description | Advantage |\n",
    "|----------|-------------|----------|\n",
    "| **H-tree** | Balanced binary tree structure | Equal path lengths |\n",
    "| **Clock mesh** | Grid of clock wires | Averages out variations |\n",
    "| **Clock buffers** | Amplify signals along the way | Maintains signal strength |"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-33",
   "metadata": {},
   "outputs": [],
   "source": [
    "# H-tree clock distribution\n",
    "fig, ax = plt.subplots(figsize=(10, 10))\n",
    "\n",
    "def draw_h_tree(ax, x, y, size, depth):\n",
    "    if depth == 0:\n",
    "        ax.plot(x, y, 'ro', markersize=8)  # Flip-flop\n",
    "        return\n",
    "    \n",
    "    # Horizontal line\n",
    "    ax.plot([x - size/2, x + size/2], [y, y], 'b-', linewidth=2)\n",
    "    \n",
    "    # Vertical lines at ends\n",
    "    ax.plot([x - size/2, x - size/2], [y - size/2, y + size/2], 'b-', linewidth=2)\n",
    "    ax.plot([x + size/2, x + size/2], [y - size/2, y + size/2], 'b-', linewidth=2)\n",
    "    \n",
    "    # Recurse\n",
    "    draw_h_tree(ax, x - size/2, y + size/2, size/2, depth - 1)\n",
    "    draw_h_tree(ax, x - size/2, y - size/2, size/2, depth - 1)\n",
    "    draw_h_tree(ax, x + size/2, y + size/2, size/2, depth - 1)\n",
    "    draw_h_tree(ax, x + size/2, y - size/2, size/2, depth - 1)\n",
    "\n",
    "# Draw from center\n",
    "ax.plot(0, 0, 'g^', markersize=15, label='Clock source')\n",
    "ax.plot([0, 0], [0, 2], 'b-', linewidth=3)\n",
    "draw_h_tree(ax, 0, 2, 2, 3)\n",
    "\n",
    "ax.set_xlim(-3, 3)\n",
    "ax.set_ylim(-1.5, 4.5)\n",
    "ax.set_aspect('equal')\n",
    "ax.set_title('H-Tree Clock Distribution', fontsize=14, fontweight='bold')\n",
    "ax.legend(loc='lower right', fontsize=10)\n",
    "ax.grid(True, alpha=0.3)\n",
    "\n",
    "# Add explanation\n",
    "ax.text(0, -1.2, 'Red dots = flip-flops (all equal distance from source)', \n",
    "        ha='center', fontsize=11,\n",
    "        bbox=dict(boxstyle='round', facecolor='lightyellow', edgecolor='orange'))\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()\n",
    "\n",
    "print(\"The H-tree ensures all flip-flops receive the clock signal\")\n",
    "print(\"after traveling the same wire length from the source.\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-34",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"9-schmitt-trigger\"></a>\n",
    "# 9. Schmitt Trigger\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-35",
   "metadata": {},
   "source": [
    "### The Problem: Noisy Inputs\n",
    "\n",
    "Real-world signals aren't perfect. A button press or sensor might produce:\n",
    "\n",
    "```\n",
    "Voltage  │\n",
    "         │    ╱╲  ╱╲\n",
    "   HIGH ─│───╱──╲╱──╲───────\n",
    "         │  ╱\n",
    "   LOW  ─│─╱────────────────\n",
    "         └──────────────────→ Time\n",
    "              \"Bouncing\"\n",
    "```\n",
    "\n",
    "A regular gate might see this as multiple transitions!\n",
    "\n",
    "### The Solution: Hysteresis\n",
    "\n",
    "A **Schmitt trigger** has two different thresholds:\n",
    "\n",
    "| Transition | Threshold | Must cross... |\n",
    "|------------|-----------|---------------|\n",
    "| LOW → HIGH | V_H (upper) | Higher voltage to turn ON |\n",
    "| HIGH → LOW | V_L (lower) | Lower voltage to turn OFF |\n",
    "\n",
    "This gap between thresholds is called **hysteresis**.\n",
    "\n",
    "### Why It Works\n",
    "\n",
    "Once the output switches, small noise won't cause it to switch back — the input must cross the *other* threshold."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-36",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Schmitt trigger visualization\n",
    "fig, (ax1, ax2) = plt.subplots(1, 2, figsize=(14, 5))\n",
    "\n",
    "# Left: Transfer characteristic with hysteresis\n",
    "ax1.set_xlim(0, 2)\n",
    "ax1.set_ylim(-0.2, 2)\n",
    "\n",
    "# Thresholds\n",
    "VL = 0.6  # Lower threshold\n",
    "VH = 1.2  # Upper threshold\n",
    "\n",
    "# Draw hysteresis curve\n",
    "# Rising input (output starts LOW)\n",
    "vin_rise = [0, VH, VH, 1.8]\n",
    "vout_rise = [0, 0, 1.8, 1.8]\n",
    "ax1.plot(vin_rise, vout_rise, 'b-', linewidth=3, label='Rising input')\n",
    "\n",
    "# Falling input (output starts HIGH)\n",
    "vin_fall = [1.8, VL, VL, 0]\n",
    "vout_fall = [1.8, 1.8, 0, 0]\n",
    "ax1.plot(vin_fall, vout_fall, 'r--', linewidth=3, label='Falling input')\n",
    "\n",
    "# Mark thresholds\n",
    "ax1.axvline(x=VL, color='red', linestyle=':', alpha=0.5)\n",
    "ax1.axvline(x=VH, color='blue', linestyle=':', alpha=0.5)\n",
    "ax1.text(VL, -0.15, f'V_L={VL}V', ha='center', fontsize=10, color='red')\n",
    "ax1.text(VH, -0.15, f'V_H={VH}V', ha='center', fontsize=10, color='blue')\n",
    "\n",
    "# Hysteresis region\n",
    "ax1.fill_between([VL, VH], [0, 0], [1.8, 1.8], alpha=0.1, color='purple')\n",
    "ax1.text((VL + VH) / 2, 0.9, 'Hysteresis\\nregion', ha='center', fontsize=10, color='purple')\n",
    "\n",
    "ax1.set_xlabel('Input Voltage (V)', fontsize=12)\n",
    "ax1.set_ylabel('Output Voltage (V)', fontsize=12)\n",
    "ax1.set_title('Schmitt Trigger Transfer Curve', fontsize=14, fontweight='bold')\n",
    "ax1.legend(loc='center right', fontsize=10)\n",
    "ax1.grid(True, alpha=0.3)\n",
    "\n",
    "# Right: Schmitt trigger symbol and use case\n",
    "ax2.set_xlim(0, 12)\n",
    "ax2.set_ylim(0, 8)\n",
    "\n",
    "# Schmitt trigger symbol (buffer with hysteresis symbol inside)\n",
    "triangle = Polygon([(3, 2), (3, 6), (7, 4)], facecolor='#E3F2FD', edgecolor='black', linewidth=2)\n",
    "ax2.add_patch(triangle)\n",
    "\n",
    "# Hysteresis symbol inside (small squiggle)\n",
    "hyst_x = [4, 4.3, 4.6, 5, 5.3, 5.6]\n",
    "hyst_y = [3.8, 4.2, 3.8, 4.2, 3.8, 4.2]\n",
    "ax2.plot(hyst_x, hyst_y, 'k-', linewidth=1.5)\n",
    "\n",
    "# Input\n",
    "ax2.plot([0.5, 3], [4, 4], 'k-', linewidth=2)\n",
    "ax2.text(0.3, 4, 'IN', ha='right', va='center', fontsize=12)\n",
    "\n",
    "# Output\n",
    "ax2.plot([7, 9.5], [4, 4], 'k-', linewidth=2)\n",
    "ax2.text(9.7, 4, 'OUT', ha='left', va='center', fontsize=12)\n",
    "\n",
    "# Labels\n",
    "ax2.text(5, 7, 'Schmitt Trigger Symbol', ha='center', fontsize=14, fontweight='bold')\n",
    "\n",
    "# Use cases\n",
    "ax2.text(5, 1, 'Uses: Button debouncing, sensor interfacing,\\nnoisy signal cleanup', \n",
    "         ha='center', fontsize=11, \n",
    "         bbox=dict(boxstyle='round', facecolor='lightyellow', edgecolor='orange'))\n",
    "\n",
    "ax2.axis('off')\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-37",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"10-additional-resources\"></a>\n",
    "# 10. Additional Resources\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-38",
   "metadata": {},
   "source": "### Online Tools for Learning\n\n| Tool | What It's For | Link |\n|------|---------------|------|\n| **TinkerCAD Circuits** | Breadboard simulation, beginner-friendly | [tinkercad.com](https://www.tinkercad.com) |\n| **Falstad Circuit Simulator** | Interactive circuit simulation in browser | [falstad.com/circuit](https://www.falstad.com/circuit/) |\n| **LTspice** | Free professional SPICE simulator with schematic capture | [analog.com/ltspice](https://www.analog.com/en/resources/design-tools-and-calculators/ltspice-simulator.html) |\n\n### Video Tutorials\n\n| Video | Description |\n|-------|-------------|\n| [TinkerCAD Breadboarding Tutorial](https://youtu.be/y5I76fLlupI) | Learn to simulate circuits without a physical breadboard |\n| [In-Depth Circuits Introduction](https://youtu.be/eLSoJn__gAc) | A more comprehensive circuits overview |\n\n### Recommended Reading\n\n- **\"Practical Electronics for Inventors\"** by Paul Scherz — Hands-on guide to building circuits ([PDF](http://instrumentacion.qi.fcen.uba.ar/libro/Scherz.pdf))"
  },
  {
   "cell_type": "markdown",
   "id": "cell-39",
   "metadata": {},
   "source": [
    "---\n",
    "<div style=\"background: linear-gradient(135deg, #1a1a2e 0%, #16213e 100%); color: white; padding: 30px; margin: 20px -10px -10px -10px; border-radius: 15px 15px 0 0; text-align: center;\">\n",
    "\n",
    "## Summary\n",
    "\n",
    "- **Electrons** flow through conductors like water through pipes\n",
    "- **Passive components** (R, L, C) modify current flow without amplification\n",
    "- **Transistors** (NMOS, PMOS) are voltage-controlled switches\n",
    "- **CMOS logic** uses complementary transistor pairs to build gates\n",
    "- **SPICE** simulates circuits from text netlists\n",
    "- **Clock distribution** (H-tree) ensures synchronized operation\n",
    "- **Schmitt triggers** clean up noisy signals with hysteresis\n",
    "\n",
    "### Homework\n",
    "\n",
    "1. **Modify the AND gate netlist** to create an OR gate instead\n",
    "   - Hint: Swap the series/parallel arrangement of transistors\n",
    "   \n",
    "2. **Schmitt trigger analysis**: Look up a CMOS Schmitt trigger schematic and identify which transistors set the upper vs lower threshold\n",
    "\n",
    "3. **Optional**: Build a simple circuit (LED + resistor + button) in TinkerCAD and observe current flow\n",
    "\n",
    "</div>"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "name": "python",
   "version": "3.9.0"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}