5125c96a9d87 ("drm/amdgpu/pm: rework i2c xfers on sienna cichlid (v4)")
0d2949317f6a ("drm/amd/pm: updated PM to I2C controller port on sienna cichlid")
d74a09c8af5f ("drm/amdgpu/swsmu: fix ARC build errors")
e098bc9612c2 ("drm/amd/pm: optimize the power related source code layout")
bc50ca291e5e ("drm/amdgpu/sienna_cichlid: add SMU i2c support (v2)")
1bc734759f28 ("drm/amdgpu/navi1x: add SMU i2c support (v2)")
6c339f37f1cd ("drm/amd/powerplay: unify swSMU index to asic specific index mapping")
3cd7e415aea4 ("drm/amd/powerplay: drop unused code around thermal range setting")
1e1964b777ce ("drm/amd/powerplay: maximum the code sharing on thermal irq setting")
0540ecedcba9 ("drm/amd/powerplay: sort the call flow on temperature ranges retrieving")
2b1f12a2da04 ("drm/amd/powerplay: correct Sienna Cichlid temperature limit settings")
cbf3f132fe5d ("drm/amd/powerplay: correct Navi1X temperature limit settings")
778f8e6afea6 ("drm/amd/powerplay: drop unnecessary wrapper around pcie parameters setting")
42f75c849f17 ("drm/amd/powerplay: drop unused APIs and parameters")
10e96d897329 ("drm/amd/powerplay: drop Sienna Cichlid specific set_soft_freq_limited_range")
b64d86889f1e ("drm/amd/powerplay: add new UMD pstate data structure")
ea8139d8d59b ("drm/amd/powerplay: add SMU mode1 reset")
4c8f126e0cd5 ("drm/amdgpu/powerplay: Target power profile mode should be the second parameter of renoir_set_power_profile_mode")
d8d3493a46f9 ("drm/amd/powerplay: put dpm frequency setting common code in smu_v11_0.c")
c98f31d17cc8 ("drm/amd/powerplay: revise calling chain on setting soft limit")
