module inv(a,y);
input a;
output reg y;
assign y=~a;
endmodule