Record=SubProject|ProjectPath=MAX1104_C\MAX1104_C.PRJEMB
Record=SheetSymbol|SourceDocument=MAX1104_TOP.SCHDOC|Designator=MAX1104_S|SchDesignator=MAX1104_S|FileName=MAX1104_CTRL.Vhd
Record=TopLevelDocument|FileName=MAX1104_TOP.SCHDOC
Record=NEXUS_CORE|ComponentDesignator=CPU1|BaseComponentDesignator=CPU1|DocumentName=MAX1104_TOP.SCHDOC|LibraryReference=TSK51A_D|SubProjectPath=MAX1104_C\MAX1104_C.PRJEMB|NEXUS_JTAG_INDEX=0|ComponentUniqueID=UROXRYRO|Description=TSK51A OCD Microprocessor|ChildCore1=M1|ChildModel1=RAM256x8_TSK51D|Comment=TSK51A_D|Component Kind=Standard|Core Revision=1.00.00|Library Name=FPGA Processors.IntLib|Library Reference=TSK51A_D|NEXUS_CORE=Processor_OCDS|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|Published=23/10/2003|Publisher=Altium Hobart Technology Centre
Record=NEXUS_CORE|ComponentDesignator=M1|BaseComponentDesignator=M1|DocumentName=MAX1104_TOP.SCHDOC|LibraryReference=RAM8x4K|SubProjectPath= |NEXUS_JTAG_INDEX=0|ComponentUniqueID=GBLLUQLG|Description=Single Port Random Access Memory 4096 x 8|Comment=RAM8x4K|Component Kind=Standard|Library Name=FPGA Memories.IntLib|Library Reference=RAM8x4K|Memory_ClockEdge=Rising|Memory_Depth=4096|Memory_Type=RAM_SinglePortBlock|Memory_Width=8|Nexus_Core=Memory_Program|Published=26/09/2003|Publisher=Altium Hobart Technology Center
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=CPU1|DocumentName=MAX1104_TOP.SCHDOC|LibraryReference=TSK51A_D|SubProjectPath=MAX1104_C\MAX1104_C.PRJEMB|Configuration= |Description=TSK51A OCD Microprocessor|SubPartUniqueId1=UROXRYRO|SubPartDocPath1=MAX1104_TOP.SCHDOC|ChildCore1=M1|ChildModel1=RAM256x8_TSK51D|Comment=TSK51A_D|Component Kind=Standard|Core Revision=1.00.00|Library Name=FPGA Processors.IntLib|Library Reference=TSK51A_D|NEXUS_CORE=Processor_OCDS|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|Published=23/10/2003|Publisher=Altium Hobart Technology Centre
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=M1|DocumentName=MAX1104_TOP.SCHDOC|LibraryReference=RAM8x4K|SubProjectPath= |Configuration= |Description=Single Port Random Access Memory 4096 x 8|SubPartUniqueId1=GBLLUQLG|SubPartDocPath1=MAX1104_TOP.SCHDOC|Comment=RAM8x4K|Component Kind=Standard|Library Name=FPGA Memories.IntLib|Library Reference=RAM8x4K|Memory_ClockEdge=Rising|Memory_Depth=4096|Memory_Type=RAM_SinglePortBlock|Memory_Width=8|Nexus_Core=Memory_Program|Published=26/09/2003|Publisher=Altium Hobart Technology Center
Record=Configuration|Name=Cyclone12_NB1|DeviceName=EP1C12Q240C6
Record=Configuration|Name=Spartan300E_NB1|DeviceName=XC2S300E-6PQ208C
