// Seed: 1103892018
module module_0 (
    id_1,
    id_2,
    module_0,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  assign module_1.id_0 = 0;
  inout wire id_1;
  logic [1 : -1 'b0] id_5;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input tri id_2,
    output uwire id_3,
    input tri0 id_4,
    input supply0 id_5,
    input tri1 id_6,
    output wand id_7,
    output uwire id_8,
    input wand id_9,
    output uwire id_10,
    input tri id_11,
    output tri1 id_12,
    input wand id_13
);
  logic [-1 'b0 : -1] id_15 = id_6;
  assign id_3  = 1;
  assign id_10 = -1 ? 1 == id_9 : -1 ** id_11;
  assign id_3  = -1;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15,
      id_15
  );
  assign id_12 = {id_0 + -1, -1, id_4};
endmodule
