
*** Running vivado
    with args -log top_level_wrapper.vds -m64 -tempDir /tmp -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level_wrapper.tcl


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top_level_wrapper.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2722.449 ; gain = 120.059 ; free physical = 42544 ; free virtual = 50293
Command: synth_design -top top_level_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30275
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2722.449 ; gain = 0.000 ; free physical = 41994 ; free virtual = 49743
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level_wrapper' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/hdl/top_level_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/synth/top_level.v:44]
INFO: [Synth 8-6157] synthesizing module 'top_level_axi_revision_0_0' [/tmp/.Xil_user/Vivado-30064-simtool5-3/realtime/top_level_axi_revision_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_axi_revision_0_0' (1#1) [/tmp/.Xil_user/Vivado-30064-simtool5-3/realtime/top_level_axi_revision_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_level_axil_slave_0_0' [/tmp/.Xil_user/Vivado-30064-simtool5-3/realtime/top_level_axil_slave_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_axil_slave_0_0' (2#1) [/tmp/.Xil_user/Vivado-30064-simtool5-3/realtime/top_level_axil_slave_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'source_100mhz_imp_MSWE0P' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/synth/top_level.v:12]
INFO: [Synth 8-6157] synthesizing module 'top_level_clk_wiz_0_0' [/tmp/.Xil_user/Vivado-30064-simtool5-3/realtime/top_level_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_level_clk_wiz_0_0' (3#1) [/tmp/.Xil_user/Vivado-30064-simtool5-3/realtime/top_level_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'top_level_proc_sys_reset_0_0' [/tmp/.Xil_user/Vivado-30064-simtool5-3/realtime/top_level_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_proc_sys_reset_0_0' (4#1) [/tmp/.Xil_user/Vivado-30064-simtool5-3/realtime/top_level_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'top_level_proc_sys_reset_0_0' is unconnected for instance 'system_reset' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/synth/top_level.v:34]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'top_level_proc_sys_reset_0_0' is unconnected for instance 'system_reset' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/synth/top_level.v:34]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'top_level_proc_sys_reset_0_0' is unconnected for instance 'system_reset' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/synth/top_level.v:34]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'top_level_proc_sys_reset_0_0' is unconnected for instance 'system_reset' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/synth/top_level.v:34]
WARNING: [Synth 8-7023] instance 'system_reset' of module 'top_level_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/synth/top_level.v:34]
INFO: [Synth 8-6155] done synthesizing module 'source_100mhz_imp_MSWE0P' (5#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/synth/top_level.v:12]
INFO: [Synth 8-6157] synthesizing module 'top_level_smartconnect_0_0' [/tmp/.Xil_user/Vivado-30064-simtool5-3/realtime/top_level_smartconnect_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_smartconnect_0_0' (6#1) [/tmp/.Xil_user/Vivado-30064-simtool5-3/realtime/top_level_smartconnect_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uart_axi_bridge_imp_1TNTD43' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/synth/top_level.v:253]
INFO: [Synth 8-6157] synthesizing module 'top_level_axi_uart_bridge_0_0' [/tmp/.Xil_user/Vivado-30064-simtool5-3/realtime/top_level_axi_uart_bridge_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_axi_uart_bridge_0_0' (7#1) [/tmp/.Xil_user/Vivado-30064-simtool5-3/realtime/top_level_axi_uart_bridge_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_level_axi_uartlite_0_0' [/tmp/.Xil_user/Vivado-30064-simtool5-3/realtime/top_level_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_axi_uartlite_0_0' (8#1) [/tmp/.Xil_user/Vivado-30064-simtool5-3/realtime/top_level_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uart_axi_bridge_imp_1TNTD43' (9#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/synth/top_level.v:253]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (10#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/synth/top_level.v:44]
INFO: [Synth 8-6155] done synthesizing module 'top_level_wrapper' (11#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/hdl/top_level_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2722.449 ; gain = 0.000 ; free physical = 41147 ; free virtual = 48897
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2722.449 ; gain = 0.000 ; free physical = 41142 ; free virtual = 48891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2722.449 ; gain = 0.000 ; free physical = 41142 ; free virtual = 48891
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2722.449 ; gain = 0.000 ; free physical = 41137 ; free virtual = 48886
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_clk_wiz_0_0/top_level_clk_wiz_0_0/top_level_clk_wiz_0_0_in_context.xdc] for cell 'top_level_i/source_100mhz/system_clock'
Finished Parsing XDC File [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_clk_wiz_0_0/top_level_clk_wiz_0_0/top_level_clk_wiz_0_0_in_context.xdc] for cell 'top_level_i/source_100mhz/system_clock'
Parsing XDC File [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_proc_sys_reset_0_0/top_level_proc_sys_reset_0_0/top_level_proc_sys_reset_0_0_in_context.xdc] for cell 'top_level_i/source_100mhz/system_reset'
Finished Parsing XDC File [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_proc_sys_reset_0_0/top_level_proc_sys_reset_0_0/top_level_proc_sys_reset_0_0_in_context.xdc] for cell 'top_level_i/source_100mhz/system_reset'
Parsing XDC File [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_axi_uart_bridge_0_0/top_level_axi_uart_bridge_0_0/top_level_axi_uart_bridge_0_0_in_context.xdc] for cell 'top_level_i/uart_axi_bridge/axi_uart_bridge'
Finished Parsing XDC File [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_axi_uart_bridge_0_0/top_level_axi_uart_bridge_0_0/top_level_axi_uart_bridge_0_0_in_context.xdc] for cell 'top_level_i/uart_axi_bridge/axi_uart_bridge'
Parsing XDC File [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_axi_uartlite_0_0/top_level_axi_uartlite_0_0/top_level_axi_uartlite_0_0_in_context.xdc] for cell 'top_level_i/uart_axi_bridge/axi_uartlite'
Finished Parsing XDC File [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_axi_uartlite_0_0/top_level_axi_uartlite_0_0/top_level_axi_uartlite_0_0_in_context.xdc] for cell 'top_level_i/uart_axi_bridge/axi_uartlite'
Parsing XDC File [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/top_level_smartconnect_0_0/top_level_smartconnect_0_0_in_context.xdc] for cell 'top_level_i/system_interconnect'
Finished Parsing XDC File [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/top_level_smartconnect_0_0/top_level_smartconnect_0_0_in_context.xdc] for cell 'top_level_i/system_interconnect'
Parsing XDC File [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_axi_revision_0_0/top_level_axi_revision_0_0/top_level_axi_revision_0_0_in_context.xdc] for cell 'top_level_i/axi_revision'
Finished Parsing XDC File [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_axi_revision_0_0/top_level_axi_revision_0_0/top_level_axi_revision_0_0_in_context.xdc] for cell 'top_level_i/axi_revision'
Parsing XDC File [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_axil_slave_0_0/top_level_axil_slave_0_0/top_level_axil_slave_0_0_in_context.xdc] for cell 'top_level_i/example_slave'
Finished Parsing XDC File [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_axil_slave_0_0/top_level_axil_slave_0_0/top_level_axil_slave_0_0_in_context.xdc] for cell 'top_level_i/example_slave'
Parsing XDC File [/home/user/Documents/Nexys/nexys_template/xdc/nexys_a7_100.xdc]
Finished Parsing XDC File [/home/user/Documents/Nexys/nexys_template/xdc/nexys_a7_100.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/user/Documents/Nexys/nexys_template/xdc/nexys_a7_100.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/tmp/.Xil_user/Vivado-30064-simtool5-3/top_level_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [/tmp/.Xil_user/Vivado-30064-simtool5-3/top_level_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/user/Documents/Nexys/nexys_template/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/user/Documents/Nexys/nexys_template/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2722.449 ; gain = 0.000 ; free physical = 41884 ; free virtual = 49634
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2722.449 ; gain = 0.000 ; free physical = 41884 ; free virtual = 49634
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2722.449 ; gain = 0.000 ; free physical = 41957 ; free virtual = 49707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2722.449 ; gain = 0.000 ; free physical = 41957 ; free virtual = 49707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  /home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_clk_wiz_0_0/top_level_clk_wiz_0_0/top_level_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  /home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_clk_wiz_0_0/top_level_clk_wiz_0_0/top_level_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for top_level_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_level_i/source_100mhz/system_clock. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_level_i/source_100mhz/system_reset. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_level_i/uart_axi_bridge/axi_uart_bridge. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_level_i/uart_axi_bridge/axi_uartlite. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_level_i/system_interconnect. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_level_i/axi_revision. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_level_i/example_slave. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2722.449 ; gain = 0.000 ; free physical = 41957 ; free virtual = 49707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2722.449 ; gain = 0.000 ; free physical = 41958 ; free virtual = 49709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2722.449 ; gain = 0.000 ; free physical = 41946 ; free virtual = 49701
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
Reading /tmp/.Xil_user/Vivado-30064-simtool5-3/realtime/top_level_wrapper_synth.xdc
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2722.449 ; gain = 0.000 ; free physical = 41829 ; free virtual = 49583
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2722.449 ; gain = 0.000 ; free physical = 41829 ; free virtual = 49583
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2722.449 ; gain = 0.000 ; free physical = 41827 ; free virtual = 49581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2722.449 ; gain = 0.000 ; free physical = 41824 ; free virtual = 49578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2722.449 ; gain = 0.000 ; free physical = 41824 ; free virtual = 49578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2722.449 ; gain = 0.000 ; free physical = 41824 ; free virtual = 49578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2722.449 ; gain = 0.000 ; free physical = 41824 ; free virtual = 49578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2722.449 ; gain = 0.000 ; free physical = 41824 ; free virtual = 49578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2722.449 ; gain = 0.000 ; free physical = 41824 ; free virtual = 49578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |top_level_axi_revision_0_0    |         1|
|2     |top_level_axil_slave_0_0      |         1|
|3     |top_level_smartconnect_0_0    |         1|
|4     |top_level_clk_wiz_0_0         |         1|
|5     |top_level_proc_sys_reset_0_0  |         1|
|6     |top_level_axi_uart_bridge_0_0 |         1|
|7     |top_level_axi_uartlite_0_0    |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |top_level_axi_revision_0    |     1|
|2     |top_level_axi_uart_bridge_0 |     1|
|3     |top_level_axi_uartlite_0    |     1|
|4     |top_level_axil_slave_0      |     1|
|5     |top_level_clk_wiz_0         |     1|
|6     |top_level_proc_sys_reset_0  |     1|
|7     |top_level_smartconnect_0    |     1|
|8     |IBUF                        |     2|
|9     |OBUF                        |     1|
+------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2722.449 ; gain = 0.000 ; free physical = 41824 ; free virtual = 49578
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2722.449 ; gain = 0.000 ; free physical = 41879 ; free virtual = 49633
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2722.449 ; gain = 0.000 ; free physical = 41879 ; free virtual = 49633
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2722.449 ; gain = 0.000 ; free physical = 41966 ; free virtual = 49720
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2722.449 ; gain = 0.000 ; free physical = 41907 ; free virtual = 49662
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 5000a108
INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2722.449 ; gain = 0.000 ; free physical = 42044 ; free virtual = 49799
INFO: [Common 17-1381] The checkpoint '/home/user/Documents/Nexys/nexys_template/project.runs/synth_1/top_level_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_wrapper_utilization_synth.rpt -pb top_level_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 25 13:09:06 2024...
