#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sun Apr 17 11:15:21 2022
# Process ID: 12372
# Current directory: D:/intelight/intelight_backup2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14872 D:\intelight\intelight_backup2\intelight.xpr
# Log file: D:/intelight/intelight_backup2/vivado.log
# Journal file: D:/intelight/intelight_backup2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/intelight/intelight_backup2/intelight.xpr
INFO: [Project 1-313] Project file moved from 'D:/intelight/intelight' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelight/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:53 ; elapsed = 00:00:38 . Memory (MB): peak = 1329.383 ; gain = 0.000
update_compile_order -fileset sources_1
update_module_reference {system_SD_0_3 testbench_SD_0_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelight/ip_repo'.
Reading block design file <D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:module_ref:PG:1.0 - PG_0
Adding component instance block -- xilinx.com:module_ref:QA:1.0 - QA_0
Adding component instance block -- xilinx.com:module_ref:CU:1.0 - CU_0
Adding component instance block -- xilinx.com:module_ref:SD:1.0 - SD_0
Adding component instance block -- xilinx.com:module_ref:RD:1.0 - RD_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - cnst_0_4bit
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - PL_RAM_2
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - PL_RAM_1
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_3
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - PL_RAM_3
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - PL_RAM_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:module_ref:bram_input_interface:1.0 - bram_input_interface_0
Adding component instance block -- xilinx.com:module_ref:bram_output_interface:1.0 - bram_output_interface_0
Adding component instance block -- xilinx.com:user:intelight_mem:1.0 - intelight_mem_0
Successfully read diagram <system> from block design file <D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd>
Upgrading 'D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_SD_0_3 from SD_v1_0 1.0 to SD_v1_0 1.0
Wrote  : <D:\intelight\intelight_backup2\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Reading block design file <D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/testbench/testbench.bd>...
Adding component instance block -- xilinx.com:module_ref:PG:1.0 - PG_0
Adding component instance block -- xilinx.com:module_ref:QA:1.0 - QA_0
Adding component instance block -- xilinx.com:module_ref:SD:1.0 - SD_0
Adding component instance block -- xilinx.com:module_ref:RD:1.0 - RD_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - cnst_0_4bit
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - PL_RAM_2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - PL_RAM_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_3
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - PL_RAM_3
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - PL_RAM_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_0
Adding component instance block -- xilinx.com:module_ref:CU:1.0 - CU_0
Adding component instance block -- xilinx.com:module_ref:bram_input_interface:1.0 - bram_input_interface_0
Adding component instance block -- xilinx.com:module_ref:bram_output_interface:1.0 - bram_output_interface_0
Successfully read diagram <testbench> from block design file <D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/testbench/testbench.bd>
Upgrading 'D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/testbench/testbench.bd'
INFO: [IP_Flow 19-1972] Upgraded testbench_SD_0_0 from SD_v1_0 1.0 to SD_v1_0 1.0
Wrote  : <D:\intelight\intelight_backup2\intelight.srcs\sources_1\bd\testbench\testbench.bd> 
Wrote  : <D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/testbench/ui/bd_4a1735fe.ui> 
upgrade_ip: Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1420.758 ; gain = 91.375
update_module_reference: Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 1420.758 ; gain = 91.375
update_module_reference {system_PG_0_3 testbench_PG_0_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelight/ip_repo'.
Upgrading 'D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_PG_0_3 from PG_v1_0 1.0 to PG_v1_0 1.0
Wrote  : <D:\intelight\intelight_backup2\intelight.srcs\sources_1\bd\system\system.bd> 
Upgrading 'D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/testbench/testbench.bd'
INFO: [IP_Flow 19-1972] Upgraded testbench_PG_0_0 from PG_v1_0 1.0 to PG_v1_0 1.0
Wrote  : <D:\intelight\intelight_backup2\intelight.srcs\sources_1\bd\testbench\testbench.bd> 
upgrade_ip: Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 1443.367 ; gain = 9.004
update_module_reference: Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1443.367 ; gain = 9.004
update_compile_order -fileset sources_1
make_wrapper -files [get_files D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd] -top
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /PS/axi_intc_0: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
Wrote  : <D:\intelight\intelight_backup2\intelight.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_2/PL_RAM_2/addrb'(32) to pin: '/RAM_Block/RAM_2/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_1/PL_RAM_1/addrb'(32) to pin: '/RAM_Block/RAM_1/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_3/PL_RAM_3/addrb'(32) to pin: '/RAM_Block/RAM_3/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_0/PL_RAM_0/addrb'(32) to pin: '/RAM_Block/RAM_0/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : d:/intelight/intelight_backup2/intelight.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_2/PL_RAM_2/addrb'(32) to pin: '/RAM_Block/RAM_2/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_1/PL_RAM_1/addrb'(32) to pin: '/RAM_Block/RAM_1/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_3/PL_RAM_3/addrb'(32) to pin: '/RAM_Block/RAM_3/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_0/PL_RAM_0/addrb'(32) to pin: '/RAM_Block/RAM_0/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : d:/intelight/intelight_backup2/intelight.gen/sources_1/bd/system/sim/system.v
VHDL Output written to : d:/intelight/intelight_backup2/intelight.gen/sources_1/bd/system/hdl/system_wrapper.v
make_wrapper: Time (s): cpu = 00:01:18 ; elapsed = 00:01:17 . Memory (MB): peak = 1664.453 ; gain = 221.086
generate_target all [get_files  D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\intelight\intelight_backup2\intelight.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_2/PL_RAM_2/addrb'(32) to pin: '/RAM_Block/RAM_2/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_1/PL_RAM_1/addrb'(32) to pin: '/RAM_Block/RAM_1/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_3/PL_RAM_3/addrb'(32) to pin: '/RAM_Block/RAM_3/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_0/PL_RAM_0/addrb'(32) to pin: '/RAM_Block/RAM_0/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : d:/intelight/intelight_backup2/intelight.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_2/PL_RAM_2/addrb'(32) to pin: '/RAM_Block/RAM_2/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_1/PL_RAM_1/addrb'(32) to pin: '/RAM_Block/RAM_1/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_3/PL_RAM_3/addrb'(32) to pin: '/RAM_Block/RAM_3/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_0/PL_RAM_0/addrb'(32) to pin: '/RAM_Block/RAM_0/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : d:/intelight/intelight_backup2/intelight.gen/sources_1/bd/system/sim/system.v
VHDL Output written to : d:/intelight/intelight_backup2/intelight.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS/processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS/rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS/ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AGENT/PG_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EV/SD_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RAM_Block/RAM_2/axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RAM_Block/RAM_1/axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RAM_Block/RAM_3/axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RAM_Block/RAM_0/axi_bram_ctrl_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelight/intelight_backup2/intelight.gen/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS/ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelight/intelight_backup2/intelight.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS/ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelight/intelight_backup2/intelight.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS/ps7_0_axi_periph/m05_couplers/auto_pc .
Exporting to file d:/intelight/intelight_backup2/intelight.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file d:/intelight/intelight_backup2/intelight.gen/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File d:/intelight/intelight_backup2/intelight.gen/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1719.324 ; gain = 51.133
catch { config_ip_cache -export [get_ips -all system_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all system_rst_ps7_0_50M_1] }
catch { config_ip_cache -export [get_ips -all system_xbar_0] }
catch { config_ip_cache -export [get_ips -all system_PG_0_3] }
catch { config_ip_cache -export [get_ips -all system_SD_0_3] }
catch { config_ip_cache -export [get_ips -all system_axi_bram_ctrl_0_2] }
catch { config_ip_cache -export [get_ips -all system_axi_bram_ctrl_0_1] }
catch { config_ip_cache -export [get_ips -all system_axi_bram_ctrl_0_3] }
catch { config_ip_cache -export [get_ips -all system_axi_bram_ctrl_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_2] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
export_ip_user_files -of_objects [get_files D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd]
launch_runs system_rst_ps7_0_50M_1_synth_1 system_xbar_0_synth_1 system_axi_bram_ctrl_0_2_synth_1 system_axi_bram_ctrl_0_1_synth_1 system_axi_bram_ctrl_0_3_synth_1 system_axi_bram_ctrl_0_0_synth_1 system_processing_system7_0_0_synth_1 system_PG_0_3_synth_1 system_SD_0_3_synth_1 system_auto_pc_2_synth_1 system_auto_pc_0_synth_1 system_auto_pc_1_synth_1 -jobs 8
[Sun Apr 17 11:31:00 2022] Launched system_rst_ps7_0_50M_1_synth_1, system_xbar_0_synth_1, system_axi_bram_ctrl_0_2_synth_1, system_axi_bram_ctrl_0_1_synth_1, system_axi_bram_ctrl_0_3_synth_1, system_axi_bram_ctrl_0_0_synth_1, system_processing_system7_0_0_synth_1, system_PG_0_3_synth_1, system_SD_0_3_synth_1, system_auto_pc_2_synth_1, system_auto_pc_0_synth_1, system_auto_pc_1_synth_1...
Run output will be captured here:
system_rst_ps7_0_50M_1_synth_1: D:/intelight/intelight_backup2/intelight.runs/system_rst_ps7_0_50M_1_synth_1/runme.log
system_xbar_0_synth_1: D:/intelight/intelight_backup2/intelight.runs/system_xbar_0_synth_1/runme.log
system_axi_bram_ctrl_0_2_synth_1: D:/intelight/intelight_backup2/intelight.runs/system_axi_bram_ctrl_0_2_synth_1/runme.log
system_axi_bram_ctrl_0_1_synth_1: D:/intelight/intelight_backup2/intelight.runs/system_axi_bram_ctrl_0_1_synth_1/runme.log
system_axi_bram_ctrl_0_3_synth_1: D:/intelight/intelight_backup2/intelight.runs/system_axi_bram_ctrl_0_3_synth_1/runme.log
system_axi_bram_ctrl_0_0_synth_1: D:/intelight/intelight_backup2/intelight.runs/system_axi_bram_ctrl_0_0_synth_1/runme.log
system_processing_system7_0_0_synth_1: D:/intelight/intelight_backup2/intelight.runs/system_processing_system7_0_0_synth_1/runme.log
system_PG_0_3_synth_1: D:/intelight/intelight_backup2/intelight.runs/system_PG_0_3_synth_1/runme.log
system_SD_0_3_synth_1: D:/intelight/intelight_backup2/intelight.runs/system_SD_0_3_synth_1/runme.log
system_auto_pc_2_synth_1: D:/intelight/intelight_backup2/intelight.runs/system_auto_pc_2_synth_1/runme.log
system_auto_pc_0_synth_1: D:/intelight/intelight_backup2/intelight.runs/system_auto_pc_0_synth_1/runme.log
system_auto_pc_1_synth_1: D:/intelight/intelight_backup2/intelight.runs/system_auto_pc_1_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 1719.324 ; gain = 0.000
export_simulation -of_objects [get_files D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd] -directory D:/intelight/intelight_backup2/intelight.ip_user_files/sim_scripts -ip_user_files_dir D:/intelight/intelight_backup2/intelight.ip_user_files -ipstatic_source_dir D:/intelight/intelight_backup2/intelight.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/modelsim} {questa=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/questa} {riviera=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/riviera} {activehdl=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Apr 17 11:39:08 2022] Launched synth_1...
Run output will be captured here: D:/intelight/intelight_backup2/intelight.runs/synth_1/runme.log
[Sun Apr 17 11:39:08 2022] Launched impl_1...
Run output will be captured here: D:/intelight/intelight_backup2/intelight.runs/impl_1/runme.log
current_bd_design [get_bd_designs system]
startgroup
create_bd_port -dir O start
connect_bd_net [get_bd_pins /intelight_mem_0/start] [get_bd_ports start]
endgroup
make_wrapper -files [get_files D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd] -top
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /PS/axi_intc_0: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
Wrote  : <D:\intelight\intelight_backup2\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_2/PL_RAM_2/addrb'(32) to pin: '/RAM_Block/RAM_2/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_1/PL_RAM_1/addrb'(32) to pin: '/RAM_Block/RAM_1/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_3/PL_RAM_3/addrb'(32) to pin: '/RAM_Block/RAM_3/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_0/PL_RAM_0/addrb'(32) to pin: '/RAM_Block/RAM_0/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : d:/intelight/intelight_backup2/intelight.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_2/PL_RAM_2/addrb'(32) to pin: '/RAM_Block/RAM_2/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_1/PL_RAM_1/addrb'(32) to pin: '/RAM_Block/RAM_1/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_3/PL_RAM_3/addrb'(32) to pin: '/RAM_Block/RAM_3/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_0/PL_RAM_0/addrb'(32) to pin: '/RAM_Block/RAM_0/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : d:/intelight/intelight_backup2/intelight.gen/sources_1/bd/system/sim/system.v
VHDL Output written to : d:/intelight/intelight_backup2/intelight.gen/sources_1/bd/system/hdl/system_wrapper.v
make_wrapper: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1792.680 ; gain = 0.000
generate_target all [get_files  D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\intelight\intelight_backup2\intelight.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_2/PL_RAM_2/addrb'(32) to pin: '/RAM_Block/RAM_2/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_1/PL_RAM_1/addrb'(32) to pin: '/RAM_Block/RAM_1/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_3/PL_RAM_3/addrb'(32) to pin: '/RAM_Block/RAM_3/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_0/PL_RAM_0/addrb'(32) to pin: '/RAM_Block/RAM_0/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : d:/intelight/intelight_backup2/intelight.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_2/PL_RAM_2/addrb'(32) to pin: '/RAM_Block/RAM_2/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_1/PL_RAM_1/addrb'(32) to pin: '/RAM_Block/RAM_1/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_3/PL_RAM_3/addrb'(32) to pin: '/RAM_Block/RAM_3/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_0/PL_RAM_0/addrb'(32) to pin: '/RAM_Block/RAM_0/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : d:/intelight/intelight_backup2/intelight.gen/sources_1/bd/system/sim/system.v
VHDL Output written to : d:/intelight/intelight_backup2/intelight.gen/sources_1/bd/system/hdl/system_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelight/intelight_backup2/intelight.gen/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS/ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelight/intelight_backup2/intelight.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS/ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelight/intelight_backup2/intelight.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS/ps7_0_axi_periph/m05_couplers/auto_pc .
Exporting to file d:/intelight/intelight_backup2/intelight.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file d:/intelight/intelight_backup2/intelight.gen/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File d:/intelight/intelight_backup2/intelight.gen/sources_1/bd/system/synth/system.hwdef
catch { config_ip_cache -export [get_ips -all system_auto_pc_2] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_2, cache-ID = 6a7dca7e41b28f00; cache size = 54.396 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 3396c62d0a6b23d4; cache size = 54.396 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 3396c62d0a6b23d4; cache size = 54.396 MB.
export_ip_user_files -of_objects [get_files D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd]
export_simulation -of_objects [get_files D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd] -directory D:/intelight/intelight_backup2/intelight.ip_user_files/sim_scripts -ip_user_files_dir D:/intelight/intelight_backup2/intelight.ip_user_files -ipstatic_source_dir D:/intelight/intelight_backup2/intelight.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/modelsim} {questa=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/questa} {riviera=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/riviera} {activehdl=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Apr 17 12:08:49 2022] Launched synth_1...
Run output will be captured here: D:/intelight/intelight_backup2/intelight.runs/synth_1/runme.log
[Sun Apr 17 12:08:49 2022] Launched impl_1...
Run output will be captured here: D:/intelight/intelight_backup2/intelight.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.382 . Memory (MB): peak = 1943.395 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 183 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.634 . Memory (MB): peak = 2703.691 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.635 . Memory (MB): peak = 2703.691 ; gain = 0.000
Generating merged BMM file for the design top 'system_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2703.691 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 2826.723 ; gain = 1023.656
open_bd_design {D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Apr 17 12:15:20 2022] Launched synth_1...
Run output will be captured here: D:/intelight/intelight_backup2/intelight.runs/synth_1/runme.log
[Sun Apr 17 12:15:20 2022] Launched impl_1...
Run output will be captured here: D:/intelight/intelight_backup2/intelight.runs/impl_1/runme.log
generate_target all [get_files  D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'system' - hence not re-generating.
export_ip_user_files -of_objects [get_files D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd]
export_simulation -of_objects [get_files D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd] -directory D:/intelight/intelight_backup2/intelight.ip_user_files/sim_scripts -ip_user_files_dir D:/intelight/intelight_backup2/intelight.ip_user_files -ipstatic_source_dir D:/intelight/intelight_backup2/intelight.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/modelsim} {questa=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/questa} {riviera=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/riviera} {activehdl=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property top testbench_wrapper [current_fileset]
update_compile_order -fileset sources_1
make_wrapper -files [get_files D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/testbench/testbench.bd] -top
Wrote  : <D:\intelight\intelight_backup2\intelight.srcs\sources_1\bd\testbench\testbench.bd> 
Wrote  : <D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/testbench/ui/bd_4a1735fe.ui> 
VHDL Output written to : d:/intelight/intelight_backup2/intelight.gen/sources_1/bd/testbench/synth/testbench.v
VHDL Output written to : d:/intelight/intelight_backup2/intelight.gen/sources_1/bd/testbench/sim/testbench.v
VHDL Output written to : d:/intelight/intelight_backup2/intelight.gen/sources_1/bd/testbench/hdl/testbench_wrapper.v
generate_target all [get_files  D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/testbench/testbench.bd]
INFO: [BD 41-1662] The design 'testbench.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\intelight\intelight_backup2\intelight.srcs\sources_1\bd\testbench\testbench.bd> 
Wrote  : <D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/testbench/ui/bd_4a1735fe.ui> 
VHDL Output written to : d:/intelight/intelight_backup2/intelight.gen/sources_1/bd/testbench/synth/testbench.v
VHDL Output written to : d:/intelight/intelight_backup2/intelight.gen/sources_1/bd/testbench/sim/testbench.v
VHDL Output written to : d:/intelight/intelight_backup2/intelight.gen/sources_1/bd/testbench/hdl/testbench_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block AGENT/PG_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EV/SD_0 .
Exporting to file d:/intelight/intelight_backup2/intelight.gen/sources_1/bd/testbench/hw_handoff/testbench.hwh
Generated Block Design Tcl file d:/intelight/intelight_backup2/intelight.gen/sources_1/bd/testbench/hw_handoff/testbench_bd.tcl
Generated Hardware Definition File d:/intelight/intelight_backup2/intelight.gen/sources_1/bd/testbench/synth/testbench.hwdef
catch { config_ip_cache -export [get_ips -all testbench_PG_0_0] }
catch { config_ip_cache -export [get_ips -all testbench_SD_0_0] }
export_ip_user_files -of_objects [get_files D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/testbench/testbench.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/testbench/testbench.bd]
launch_runs testbench_PG_0_0_synth_1 testbench_SD_0_0_synth_1 -jobs 8
[Sun Apr 17 12:26:12 2022] Launched testbench_PG_0_0_synth_1, testbench_SD_0_0_synth_1...
Run output will be captured here:
testbench_PG_0_0_synth_1: D:/intelight/intelight_backup2/intelight.runs/testbench_PG_0_0_synth_1/runme.log
testbench_SD_0_0_synth_1: D:/intelight/intelight_backup2/intelight.runs/testbench_SD_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 2926.105 ; gain = 0.000
export_simulation -of_objects [get_files D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/testbench/testbench.bd] -directory D:/intelight/intelight_backup2/intelight.ip_user_files/sim_scripts -ip_user_files_dir D:/intelight/intelight_backup2/intelight.ip_user_files -ipstatic_source_dir D:/intelight/intelight_backup2/intelight.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/modelsim} {questa=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/questa} {riviera=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/riviera} {activehdl=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Apr 17 12:28:16 2022] Launched synth_1...
Run output will be captured here: D:/intelight/intelight_backup2/intelight.runs/synth_1/runme.log
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'testbench_wrapper_tb'
INFO: [Vivado 12-12490] The selected simulation model for 'system_auto_pc_1' IP changed to 'rtl' from '', the simulation run directory will be deleted.
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/intelight/intelight_backup2/intelight.sim/sim_1/synth/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup2/intelight.gen/sources_1/bd/testbench/ip/testbench_CU_0_0/testbench_CU_0_0.dcp' for cell 'testbench_i/CU_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup2/intelight.gen/sources_1/bd/testbench/ip/testbench_bram_input_interface_0_0/testbench_bram_input_interface_0_0.dcp' for cell 'testbench_i/bram_input_interface_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup2/intelight.gen/sources_1/bd/testbench/ip/testbench_bram_output_interface_0_0/testbench_bram_output_interface_0_0.dcp' for cell 'testbench_i/bram_output_interface_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup2/intelight.gen/sources_1/bd/testbench/ip/testbench_PG_0_0/testbench_PG_0_0.dcp' for cell 'testbench_i/AGENT/PG_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup2/intelight.gen/sources_1/bd/testbench/ip/testbench_QA_0_0/testbench_QA_0_0.dcp' for cell 'testbench_i/AGENT/QA_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup2/intelight.gen/sources_1/bd/testbench/ip/testbench_RD_0_0/testbench_RD_0_0.dcp' for cell 'testbench_i/EV/RD_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup2/intelight.gen/sources_1/bd/testbench/ip/testbench_SD_0_0/testbench_SD_0_0.dcp' for cell 'testbench_i/EV/SD_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup2/intelight.gen/sources_1/bd/testbench/ip/testbench_Action_RAM_0_0/testbench_Action_RAM_0_0.dcp' for cell 'testbench_i/RAM_Block/RAM_0/Action_RAM_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup2/intelight.gen/sources_1/bd/testbench/ip/testbench_PL_RAM_0_0/testbench_PL_RAM_0_0.dcp' for cell 'testbench_i/RAM_Block/RAM_0/PL_RAM_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup2/intelight.gen/sources_1/bd/testbench/ip/testbench_Action_RAM_1_0/testbench_Action_RAM_1_0.dcp' for cell 'testbench_i/RAM_Block/RAM_1/Action_RAM_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup2/intelight.gen/sources_1/bd/testbench/ip/testbench_PL_RAM_1_0/testbench_PL_RAM_1_0.dcp' for cell 'testbench_i/RAM_Block/RAM_1/PL_RAM_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup2/intelight.gen/sources_1/bd/testbench/ip/testbench_Action_RAM_2_0/testbench_Action_RAM_2_0.dcp' for cell 'testbench_i/RAM_Block/RAM_2/Action_RAM_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup2/intelight.gen/sources_1/bd/testbench/ip/testbench_PL_RAM_2_0/testbench_PL_RAM_2_0.dcp' for cell 'testbench_i/RAM_Block/RAM_2/PL_RAM_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup2/intelight.gen/sources_1/bd/testbench/ip/testbench_Action_RAM_3_0/testbench_Action_RAM_3_0.dcp' for cell 'testbench_i/RAM_Block/RAM_3/Action_RAM_3'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelight/intelight_backup2/intelight.gen/sources_1/bd/testbench/ip/testbench_PL_RAM_3_0/testbench_PL_RAM_3_0.dcp' for cell 'testbench_i/RAM_Block/RAM_3/PL_RAM_3'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.229 . Memory (MB): peak = 2926.105 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 323 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/intelight/PYNQ-Z1_C.xdc]
WARNING: [Vivado 12-584] No ports matched 'mem_rst'. [D:/intelight/PYNQ-Z1_C.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/intelight/PYNQ-Z1_C.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rtl_rst'. [D:/intelight/PYNQ-Z1_C.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/intelight/PYNQ-Z1_C.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/intelight/PYNQ-Z1_C.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2999.184 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3079.965 ; gain = 153.859
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/intelight/intelight_backup2/intelight.sim/sim_1/synth/timing/xsim/testbench_wrapper_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/intelight/intelight_backup2/intelight.sim/sim_1/synth/timing/xsim/testbench_wrapper_tb_time_synth.sdf"
write_sdf: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3114.344 ; gain = 0.000
INFO: [SIM-utils-36] Netlist generated:D:/intelight/intelight_backup2/intelight.sim/sim_1/synth/timing/xsim/testbench_wrapper_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/intelight/intelight_backup2/intelight.sim/sim_1/synth/timing/xsim/testbench_wrapper_tb_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/intelight/intelight_backup2/intelight.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
WARNING: [Memdata 28-176] There are no bmm files or elf files. Therefore Vivado could not produce any .mem files. Check the design for the existence of processors and associated elf files.
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/intelight/intelight_backup2/intelight.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_10 -L processing_system7_vip_v1_0_12 -L xilinx_vip -prj testbench_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup2/intelight.sim/sim_1/synth/timing/xsim/testbench_wrapper_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGENT_imp_N4KR90
INFO: [VRFC 10-311] analyzing module EV_imp_1OQLYJF
INFO: [VRFC 10-311] analyzing module RAM_0_imp_1JHO79W
INFO: [VRFC 10-311] analyzing module RAM_1_imp_B5WGKQ
INFO: [VRFC 10-311] analyzing module RAM_2_imp_1I49MUH
INFO: [VRFC 10-311] analyzing module RAM_3_imp_CFDBYV
INFO: [VRFC 10-311] analyzing module RAM_Block_imp_QKQT90
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_0_0
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_1_0
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_2_0
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_3_0
INFO: [VRFC 10-311] analyzing module testbench_CU_0_0
INFO: [VRFC 10-311] analyzing module testbench_CU_0_0_CU
INFO: [VRFC 10-311] analyzing module testbench_PG_0_0
INFO: [VRFC 10-311] analyzing module testbench_PG_0_0_PG
INFO: [VRFC 10-311] analyzing module testbench_PG_0_0_max2to1_32bit
INFO: [VRFC 10-311] analyzing module testbench_PG_0_0_max2to1_32bit_0
INFO: [VRFC 10-311] analyzing module testbench_PG_0_0_max2to1_32bit_1
INFO: [VRFC 10-311] analyzing module testbench_PG_0_0_max4to1_32bit
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_0_0
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_1_0
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_2_0
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_3_0
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_QA
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_max2to1_32bit
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_max2to1_32bit_10
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_max2to1_32bit_11
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_max4to1_32bit
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_multiply
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_multiply_0
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_plus
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_plus_7
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_plus_8
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_plus_9
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_reg_32bit
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_reg_32bit_1
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_reg_32bit_2
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_reg_32bit_3
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_reg_32bit_4
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_reg_32bit_5
INFO: [VRFC 10-311] analyzing module testbench_QA_0_0_reg_32bit_6
INFO: [VRFC 10-311] analyzing module testbench_RD_0_0
INFO: [VRFC 10-311] analyzing module testbench_RD_0_0_RD
INFO: [VRFC 10-311] analyzing module testbench_RD_0_0_analyzer
INFO: [VRFC 10-311] analyzing module testbench_RD_0_0_enabler_32bit
INFO: [VRFC 10-311] analyzing module testbench_RD_0_0_reg_2bit
INFO: [VRFC 10-311] analyzing module testbench_RD_0_0_reg_2bit_0
INFO: [VRFC 10-311] analyzing module testbench_RD_0_0_reg_2bit_1
INFO: [VRFC 10-311] analyzing module testbench_RD_0_0_reg_32bit
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_SD
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_gsg
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_multiply
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_multiply_0
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_multiply_1
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_multiply_2
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_plus
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_plus_3
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_plus_4
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_plus_5
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_plus_6
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_plus_7
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_plus_8
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_plus_9
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_reg_32bit
INFO: [VRFC 10-311] analyzing module testbench_SD_0_0_reg_32bit_10
INFO: [VRFC 10-311] analyzing module testbench_bram_input_interface_0_0
INFO: [VRFC 10-311] analyzing module testbench_bram_input_interface_0_0_bram_input_interface
INFO: [VRFC 10-311] analyzing module testbench_bram_input_interface_0_0_en_decoder
INFO: [VRFC 10-311] analyzing module testbench_bram_input_interface_0_0_reg_2bit
INFO: [VRFC 10-311] analyzing module testbench_bram_input_interface_0_0_reg_2bit_2
INFO: [VRFC 10-311] analyzing module testbench_bram_input_interface_0_0_reg_32bit
INFO: [VRFC 10-311] analyzing module testbench_bram_input_interface_0_0_reg_32bit_0
INFO: [VRFC 10-311] analyzing module testbench_bram_input_interface_0_0_reg_32bit_1
INFO: [VRFC 10-311] analyzing module testbench_bram_output_interface_0_0
INFO: [VRFC 10-311] analyzing module testbench_bram_output_interface_0_0_bram_output_interface
INFO: [VRFC 10-311] analyzing module testbench_wrapper
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_0_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_0_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_0_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_0_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_0_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_0_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_0_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_0_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_1_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_1_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_1_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_1_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_1_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_1_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_1_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_1_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_2_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_2_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_2_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_2_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_2_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_2_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_2_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_2_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_3_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_3_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_3_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_3_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_3_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_3_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_3_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module testbench_Action_RAM_3_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_0_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_0_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_0_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_0_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_0_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_0_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_0_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_0_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_1_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_1_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_1_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_1_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_1_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_1_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_1_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_1_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_2_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_2_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_2_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_2_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_2_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_2_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_2_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_2_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_3_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_3_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_3_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_3_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_3_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_3_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_3_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module testbench_PL_RAM_3_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight_backup2/intelight.srcs/sim_1/new/testbench_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_wrapper_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3114.344 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/intelight/intelight_backup2/intelight.sim/sim_1/synth/timing/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L xilinx_vip -L simprims_ver -L secureip --snapshot testbench_wrapper_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.testbench_wrapper_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L xilinx_vip -L simprims_ver -L secureip --snapshot testbench_wrapper_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.testbench_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "testbench_wrapper_tb_time_synth.sdf", for root module "testbench_wrapper_tb/dut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "testbench_wrapper_tb_time_synth.sdf", for root module "testbench_wrapper_tb/dut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.GND
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.testbench_PG_0_0_max2to1_32bit
Compiling module xil_defaultlib.testbench_PG_0_0_max2to1_32bit_0
Compiling module xil_defaultlib.testbench_PG_0_0_max2to1_32bit_1
Compiling module xil_defaultlib.testbench_PG_0_0_max4to1_32bit
Compiling module xil_defaultlib.testbench_PG_0_0_PG
Compiling module xil_defaultlib.testbench_PG_0_0
Compiling module xil_defaultlib.testbench_QA_0_0_max2to1_32bit
Compiling module xil_defaultlib.testbench_QA_0_0_max2to1_32bit_1...
Compiling module xil_defaultlib.testbench_QA_0_0_max2to1_32bit_1...
Compiling module xil_defaultlib.testbench_QA_0_0_max4to1_32bit
Compiling module xil_defaultlib.testbench_QA_0_0_plus_8
Compiling module xil_defaultlib.testbench_QA_0_0_plus_9
Compiling module xil_defaultlib.testbench_QA_0_0_multiply
Compiling module xil_defaultlib.testbench_QA_0_0_plus
Compiling module xil_defaultlib.testbench_QA_0_0_plus_7
Compiling module xil_defaultlib.testbench_QA_0_0_multiply_0
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.testbench_QA_0_0_reg_32bit
Compiling module xil_defaultlib.testbench_QA_0_0_reg_32bit_1
Compiling module xil_defaultlib.testbench_QA_0_0_reg_32bit_2
Compiling module xil_defaultlib.testbench_QA_0_0_reg_32bit_3
Compiling module xil_defaultlib.testbench_QA_0_0_reg_32bit_4
Compiling module xil_defaultlib.testbench_QA_0_0_reg_32bit_5
Compiling module xil_defaultlib.testbench_QA_0_0_reg_32bit_6
Compiling module xil_defaultlib.testbench_QA_0_0_QA
Compiling module xil_defaultlib.testbench_QA_0_0
Compiling module xil_defaultlib.AGENT_imp_N4KR90
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.testbench_CU_0_0_CU
Compiling module xil_defaultlib.testbench_CU_0_0
Compiling module xil_defaultlib.testbench_RD_0_0_reg_2bit
Compiling module xil_defaultlib.testbench_RD_0_0_reg_2bit_0
Compiling module xil_defaultlib.testbench_RD_0_0_reg_32bit
Compiling module xil_defaultlib.testbench_RD_0_0_reg_2bit_1
Compiling module xil_defaultlib.testbench_RD_0_0_analyzer
Compiling module xil_defaultlib.testbench_RD_0_0_enabler_32bit
Compiling module xil_defaultlib.testbench_RD_0_0_RD
Compiling module xil_defaultlib.testbench_RD_0_0
Compiling module xil_defaultlib.testbench_SD_0_0_reg_32bit_10
Compiling module xil_defaultlib.testbench_SD_0_0_gsg
Compiling module xil_defaultlib.testbench_SD_0_0_plus_8
Compiling module xil_defaultlib.testbench_SD_0_0_plus_9
Compiling module xil_defaultlib.testbench_SD_0_0_multiply
Compiling module xil_defaultlib.testbench_SD_0_0_plus_6
Compiling module xil_defaultlib.testbench_SD_0_0_plus_7
Compiling module xil_defaultlib.testbench_SD_0_0_multiply_0
Compiling module xil_defaultlib.testbench_SD_0_0_plus_4
Compiling module xil_defaultlib.testbench_SD_0_0_plus_5
Compiling module xil_defaultlib.testbench_SD_0_0_multiply_1
Compiling module xil_defaultlib.testbench_SD_0_0_plus
Compiling module xil_defaultlib.testbench_SD_0_0_plus_3
Compiling module xil_defaultlib.testbench_SD_0_0_multiply_2
Compiling module xil_defaultlib.testbench_SD_0_0_reg_32bit
Compiling module xil_defaultlib.testbench_SD_0_0_SD
Compiling module xil_defaultlib.testbench_SD_0_0
Compiling module xil_defaultlib.EV_imp_1OQLYJF
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(READ_WIDTH_A=18,READ_WI...
Compiling module simprims_ver.SRL16E_default
Compiling module xil_defaultlib.testbench_Action_RAM_0_0
Compiling module xil_defaultlib.testbench_PL_RAM_0_0
Compiling module xil_defaultlib.RAM_0_imp_1JHO79W
Compiling module xil_defaultlib.testbench_Action_RAM_1_0
Compiling module xil_defaultlib.testbench_PL_RAM_1_0
Compiling module xil_defaultlib.RAM_1_imp_B5WGKQ
Compiling module xil_defaultlib.testbench_Action_RAM_2_0
Compiling module xil_defaultlib.testbench_PL_RAM_2_0
Compiling module xil_defaultlib.RAM_2_imp_1I49MUH
Compiling module xil_defaultlib.testbench_Action_RAM_3_0
Compiling module xil_defaultlib.testbench_PL_RAM_3_0
Compiling module xil_defaultlib.RAM_3_imp_CFDBYV
Compiling module xil_defaultlib.RAM_Block_imp_QKQT90
Compiling module xil_defaultlib.testbench_bram_input_interface_0...
Compiling module xil_defaultlib.testbench_bram_input_interface_0...
Compiling module xil_defaultlib.testbench_bram_input_interface_0...
Compiling module xil_defaultlib.testbench_bram_input_interface_0...
Compiling module xil_defaultlib.testbench_bram_input_interface_0...
Compiling module xil_defaultlib.testbench_bram_input_interface_0...
Compiling module xil_defaultlib.testbench_bram_input_interface_0...
Compiling module xil_defaultlib.testbench_bram_input_interface_0...
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module xil_defaultlib.testbench_bram_output_interface_...
Compiling module xil_defaultlib.testbench_bram_output_interface_...
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.testbench_wrapper
Compiling module xil_defaultlib.testbench_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_wrapper_tb_time_synth

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source D:/intelight/intelight_backup2/intelight.sim/sim_1/synth/timing/xsim/xsim.dir/testbench_wrapper_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 17 12:31:07 2022...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:01:23 . Memory (MB): peak = 3124.617 ; gain = 10.273
INFO: [USF-XSim-69] 'elaborate' step finished in '83' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/intelight/intelight_backup2/intelight.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_wrapper_tb_time_synth -key {Post-Synthesis:sim_1:Timing:testbench_wrapper_tb} -tclbatch {testbench_wrapper_tb.tcl} -protoinst "protoinst_files/testbench.protoinst" -protoinst "protoinst_files/system.protoinst" -view {D:/intelight/intelight_backup2/system_wrapper_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/testbench.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/system.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/system.protoinst for the following reason(s):
There are no instances of module "system" in the design.

Time resolution is 1 ps
open_wave_config D:/intelight/intelight_backup2/system_wrapper_tb_behav.wcfg
source testbench_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 141.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 141.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 141.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 141.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 161.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 161.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 161.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 161.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 181.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 181.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 181.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 181.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 201.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 201.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 201.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 201.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 221.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 221.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 221.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 221.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 241.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 241.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 241.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 241.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 261.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 261.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 261.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 261.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 281.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 281.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 281.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 281.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 301.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 301.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 301.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 301.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 321.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 321.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 321.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 321.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 341.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 341.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 341.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 341.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 361.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 361.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 361.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 361.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 381.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 381.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 381.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 381.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 401.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 401.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 401.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 401.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 421.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 421.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 421.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 421.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 441.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 441.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 441.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 441.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 461.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 461.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 461.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 461.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 481.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 481.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 481.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 481.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 501.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 501.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 501.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 501.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 521.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 521.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 521.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 521.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 541.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.Action_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 541.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 541.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : testbench_wrapper_tb.dut.testbench_i.RAM_Block.RAM_0.PL_RAM_0.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 541.555 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_wrapper_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:39 ; elapsed = 00:01:56 . Memory (MB): peak = 3201.402 ; gain = 275.297
run 10 s
run: Time (s): cpu = 00:00:49 ; elapsed = 00:00:38 . Memory (MB): peak = 3219.227 ; gain = 5.438
set_property top system_wrapper [current_fileset]
update_compile_order -fileset sources_1
make_wrapper -files [get_files D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd] -top
generate_target all [get_files  D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'system' - hence not re-generating.
export_ip_user_files -of_objects [get_files D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd]
export_simulation -of_objects [get_files D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd] -directory D:/intelight/intelight_backup2/intelight.ip_user_files/sim_scripts -ip_user_files_dir D:/intelight/intelight_backup2/intelight.ip_user_files -ipstatic_source_dir D:/intelight/intelight_backup2/intelight.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/modelsim} {questa=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/questa} {riviera=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/riviera} {activehdl=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/intelight/intelight_backup2/intelight.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Apr 17 12:44:53 2022] Launched synth_1...
Run output will be captured here: D:/intelight/intelight_backup2/intelight.runs/synth_1/runme.log
[Sun Apr 17 12:44:53 2022] Launched impl_1...
Run output will be captured here: D:/intelight/intelight_backup2/intelight.runs/impl_1/runme.log
generate_target all [get_files  D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'system' - hence not re-generating.
export_ip_user_files -of_objects [get_files D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd]
export_simulation -of_objects [get_files D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd] -directory D:/intelight/intelight_backup2/intelight.ip_user_files/sim_scripts -ip_user_files_dir D:/intelight/intelight_backup2/intelight.ip_user_files -ipstatic_source_dir D:/intelight/intelight_backup2/intelight.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/modelsim} {questa=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/questa} {riviera=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/riviera} {activehdl=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd] -top
generate_target all [get_files  D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'system' - hence not re-generating.
export_ip_user_files -of_objects [get_files D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd]
export_simulation -of_objects [get_files D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd] -directory D:/intelight/intelight_backup2/intelight.ip_user_files/sim_scripts -ip_user_files_dir D:/intelight/intelight_backup2/intelight.ip_user_files -ipstatic_source_dir D:/intelight/intelight_backup2/intelight.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/modelsim} {questa=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/questa} {riviera=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/riviera} {activehdl=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd}
update_module_reference {system_SD_0_3 testbench_SD_0_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelight/ip_repo'.
Upgrading 'D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/intelight/intelight_backup2/intelight.runs/system_SD_0_3_synth_1

INFO: [IP_Flow 19-1972] Upgraded system_SD_0_3 from SD_v1_0 1.0 to SD_v1_0 1.0
Wrote  : <D:\intelight\intelight_backup2\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Upgrading 'D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/testbench/testbench.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/intelight/intelight_backup2/intelight.runs/testbench_SD_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded testbench_SD_0_0 from SD_v1_0 1.0 to SD_v1_0 1.0
Wrote  : <D:\intelight\intelight_backup2\intelight.srcs\sources_1\bd\testbench\testbench.bd> 
Wrote  : <D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/testbench/ui/bd_4a1735fe.ui> 
update_module_reference {system_PG_0_3 testbench_PG_0_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelight/ip_repo'.
Upgrading 'D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/intelight/intelight_backup2/intelight.runs/system_PG_0_3_synth_1

INFO: [IP_Flow 19-1972] Upgraded system_PG_0_3 from PG_v1_0 1.0 to PG_v1_0 1.0
Wrote  : <D:\intelight\intelight_backup2\intelight.srcs\sources_1\bd\system\system.bd> 
Upgrading 'D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/testbench/testbench.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/intelight/intelight_backup2/intelight.runs/testbench_PG_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded testbench_PG_0_0 from PG_v1_0 1.0 to PG_v1_0 1.0
Wrote  : <D:\intelight\intelight_backup2\intelight.srcs\sources_1\bd\testbench\testbench.bd> 
upgrade_ip: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3324.906 ; gain = 42.344
update_module_reference: Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 3324.906 ; gain = 42.695
current_bd_design [get_bd_designs system]
make_wrapper -files [get_files D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd] -top
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /PS/axi_intc_0: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
Wrote  : <D:\intelight\intelight_backup2\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_2/PL_RAM_2/addrb'(32) to pin: '/RAM_Block/RAM_2/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_1/PL_RAM_1/addrb'(32) to pin: '/RAM_Block/RAM_1/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_3/PL_RAM_3/addrb'(32) to pin: '/RAM_Block/RAM_3/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_0/PL_RAM_0/addrb'(32) to pin: '/RAM_Block/RAM_0/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : d:/intelight/intelight_backup2/intelight.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_2/PL_RAM_2/addrb'(32) to pin: '/RAM_Block/RAM_2/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_1/PL_RAM_1/addrb'(32) to pin: '/RAM_Block/RAM_1/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_3/PL_RAM_3/addrb'(32) to pin: '/RAM_Block/RAM_3/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_0/PL_RAM_0/addrb'(32) to pin: '/RAM_Block/RAM_0/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : d:/intelight/intelight_backup2/intelight.gen/sources_1/bd/system/sim/system.v
VHDL Output written to : d:/intelight/intelight_backup2/intelight.gen/sources_1/bd/system/hdl/system_wrapper.v
make_wrapper: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 3324.906 ; gain = 0.000
generate_target all [get_files  D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\intelight\intelight_backup2\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_2/PL_RAM_2/addrb'(32) to pin: '/RAM_Block/RAM_2/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_1/PL_RAM_1/addrb'(32) to pin: '/RAM_Block/RAM_1/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_3/PL_RAM_3/addrb'(32) to pin: '/RAM_Block/RAM_3/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_0/PL_RAM_0/addrb'(32) to pin: '/RAM_Block/RAM_0/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : d:/intelight/intelight_backup2/intelight.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_2/PL_RAM_2/addrb'(32) to pin: '/RAM_Block/RAM_2/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_1/PL_RAM_1/addrb'(32) to pin: '/RAM_Block/RAM_1/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_3/PL_RAM_3/addrb'(32) to pin: '/RAM_Block/RAM_3/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/RAM_Block/RAM_0/PL_RAM_0/addrb'(32) to pin: '/RAM_Block/RAM_0/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : d:/intelight/intelight_backup2/intelight.gen/sources_1/bd/system/sim/system.v
VHDL Output written to : d:/intelight/intelight_backup2/intelight.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block AGENT/PG_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EV/SD_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelight/intelight_backup2/intelight.gen/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS/ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelight/intelight_backup2/intelight.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS/ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelight/intelight_backup2/intelight.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS/ps7_0_axi_periph/m05_couplers/auto_pc .
Exporting to file d:/intelight/intelight_backup2/intelight.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file d:/intelight/intelight_backup2/intelight.gen/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File d:/intelight/intelight_backup2/intelight.gen/sources_1/bd/system/synth/system.hwdef
catch { config_ip_cache -export [get_ips -all system_PG_0_3] }
catch { config_ip_cache -export [get_ips -all system_SD_0_3] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_2] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_2, cache-ID = 6a7dca7e41b28f00; cache size = 56.337 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 3396c62d0a6b23d4; cache size = 56.337 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 3396c62d0a6b23d4; cache size = 56.337 MB.
export_ip_user_files -of_objects [get_files D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd]
launch_runs system_PG_0_3_synth_1 system_SD_0_3_synth_1 -jobs 8
[Sun Apr 17 12:54:52 2022] Launched system_PG_0_3_synth_1, system_SD_0_3_synth_1...
Run output will be captured here:
system_PG_0_3_synth_1: D:/intelight/intelight_backup2/intelight.runs/system_PG_0_3_synth_1/runme.log
system_SD_0_3_synth_1: D:/intelight/intelight_backup2/intelight.runs/system_SD_0_3_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 3324.906 ; gain = 0.000
export_simulation -of_objects [get_files D:/intelight/intelight_backup2/intelight.srcs/sources_1/bd/system/system.bd] -directory D:/intelight/intelight_backup2/intelight.ip_user_files/sim_scripts -ip_user_files_dir D:/intelight/intelight_backup2/intelight.ip_user_files -ipstatic_source_dir D:/intelight/intelight_backup2/intelight.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/modelsim} {questa=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/questa} {riviera=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/riviera} {activehdl=D:/intelight/intelight_backup2/intelight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/intelight/intelight_backup2/intelight.runs/synth_1

reset_run system_PG_0_3_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/intelight/intelight_backup2/intelight.runs/system_PG_0_3_synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Apr 17 12:56:05 2022] Launched system_PG_0_3_synth_1, synth_1...
Run output will be captured here:
system_PG_0_3_synth_1: D:/intelight/intelight_backup2/intelight.runs/system_PG_0_3_synth_1/runme.log
synth_1: D:/intelight/intelight_backup2/intelight.runs/synth_1/runme.log
[Sun Apr 17 12:56:05 2022] Launched impl_1...
Run output will be captured here: D:/intelight/intelight_backup2/intelight.runs/impl_1/runme.log
save_wave_config {D:/intelight/intelight_backup2/system_wrapper_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 17 12:58:05 2022...
