#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jul 24 15:58:58 2019
# Process ID: 13852
# Current directory: D:/Project/16_proj_fwisc_uart/vivado_proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13644 D:\Project\16_proj_fwisc_uart\vivado_proj\fwrisc_uart.xpr
# Log file: D:/Project/16_proj_fwisc_uart/vivado_proj/vivado.log
# Journal file: D:/Project/16_proj_fwisc_uart/vivado_proj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Project/16_proj_fwisc_uart/vivado_proj/fwrisc_uart.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 757.391 ; gain = 181.156
update_compile_order -fileset sources_1
reset_run synth_3
launch_runs impl_3 -to_step write_bitstream -jobs 6
[Wed Jul 24 16:00:03 2019] Launched synth_3...
Run output will be captured here: D:/Project/16_proj_fwisc_uart/vivado_proj/fwrisc_uart.runs/synth_3/runme.log
[Wed Jul 24 16:00:03 2019] Launched impl_3...
Run output will be captured here: D:/Project/16_proj_fwisc_uart/vivado_proj/fwrisc_uart.runs/impl_3/runme.log
open_run impl_3
INFO: [Netlist 29-17] Analyzing 78 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.208 . Memory (MB): peak = 1656.133 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.208 . Memory (MB): peak = 1656.133 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1656.133 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1767.289 ; gain = 901.570
reset_run synth_3
launch_runs impl_3 -to_step write_bitstream -jobs 6
[Wed Jul 24 20:41:31 2019] Launched synth_3...
Run output will be captured here: D:/Project/16_proj_fwisc_uart/vivado_proj/fwrisc_uart.runs/synth_3/runme.log
[Wed Jul 24 20:41:31 2019] Launched impl_3...
Run output will be captured here: D:/Project/16_proj_fwisc_uart/vivado_proj/fwrisc_uart.runs/impl_3/runme.log
reset_run synth_3
launch_runs impl_3 -to_step write_bitstream -jobs 6
[Wed Jul 24 22:06:37 2019] Launched synth_3...
Run output will be captured here: D:/Project/16_proj_fwisc_uart/vivado_proj/fwrisc_uart.runs/synth_3/runme.log
[Wed Jul 24 22:06:37 2019] Launched impl_3...
Run output will be captured here: D:/Project/16_proj_fwisc_uart/vivado_proj/fwrisc_uart.runs/impl_3/runme.log
reset_run impl_3 -prev_step 
launch_runs impl_3 -to_step write_bitstream -jobs 6
[Wed Jul 24 22:13:29 2019] Launched impl_3...
Run output will be captured here: D:/Project/16_proj_fwisc_uart/vivado_proj/fwrisc_uart.runs/impl_3/runme.log
set_property AUTO_INCREMENTAL_CHECKPOINT 1 [get_runs impl_3]
close_design
launch_simulation -install_path C:/modeltech64_10.6d/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Project/16_proj_fwisc_uart/vivado_proj/fwrisc_uart.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'C:/modeltech64_10.6d/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/Project/modelsim10.6d_vivado2018.3_lib/modelsim.ini' copied to run dir:'D:/Project/16_proj_fwisc_uart/vivado_proj/fwrisc_uart.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fwrisc_uart_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Project/16_proj_fwisc_uart/vivado_proj/fwrisc_uart.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.6d/tcl/vsim/pref.tcl

# 10.6d

# do {fwrisc_uart_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 22:31:29 on Jul 24,2019
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../../fwrisc_uart/rtl" "+incdir+../../../../../fwrisc_uart/rtl/uart/vsim/csrc" "+incdir+../../../../fwrisc_uart.srcs/sources_1/ip/clk_wiz_0" ../../../../fwrisc_uart.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v ../../../../fwrisc_uart.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v 
# -- Skipping module clk_wiz_0_clk_wiz
# -- Skipping module clk_wiz_0
# 
# Top level modules:
# 	clk_wiz_0
# End time: 22:31:30 on Jul 24,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 22:31:30 on Jul 24,2019
# vlog -64 -incr -sv -work xil_defaultlib "+incdir+../../../../../fwrisc_uart/rtl" "+incdir+../../../../../fwrisc_uart/rtl/uart/vsim/csrc" "+incdir+../../../../fwrisc_uart.srcs/sources_1/ip/clk_wiz_0" ../../../../../fwrisc_uart/rtl/IF_fifo.sv ../../../../../fwrisc_uart/rtl/UART_Registers.sv ../../../../../fwrisc_uart/rtl/UART_baudrate_gen.sv ../../../../../fwrisc_uart/rtl/UART_rx_fsm.sv ../../../../../fwrisc_uart/rtl/UART_tx_fsm.sv ../../../../../fwrisc_uart/rtl/fwrisc.sv ../../../../../fwrisc_uart/rtl/fwrisc_alu.sv ../../../../../fwrisc_uart/rtl/fwrisc_comparator.sv ../../../../../fwrisc_uart/rtl/fwrisc_dbus_if.sv ../../../../../fwrisc_uart/rtl/fwrisc_fpga_top.sv ../../../../../fwrisc_uart/rtl/fwrisc_regfile.sv ../../../../../fwrisc_uart/fpga/fwrisc_uart_wraper.sv ../../../../../fwrisc_uart/rtl/mux2to1.sv ../../../../../fwrisc_uart/rtl/my_fifo.sv ../../../../../fwrisc_uart/rtl/my_ram.sv ../../../../../fwrisc_uart/rtl/uart/op_uart.sv ../../../../../fwrisc_uart/rtl/uart.sv ../../../../../fwrisc_uart/rtl/uart/uart_transceiver.sv ../../../../../fwrisc_uart/rtl/fwrisc_uart_tb.sv 
# -- Compiling module IF_fifo
# -- Compiling module UART_Registers
# -- Skipping module UART_baudrate_gen
# -- Skipping module UART_rx_fsm
# -- Skipping module UART_tx_fsm
# -- Compiling module fwrisc
# -- Compiling module fwrisc_alu
# -- Skipping module fwrisc_comparator
# -- Compiling module fwrisc_dbus_if
# -- Compiling module fwrisc_fpga_top
# -- Skipping module fwrisc_regfile
# -- Skipping module fwrisc_uart_wraper
# -- Skipping module mux2to1
# -- Skipping module my_fifo
# -- Skipping module my_ram
# -- Skipping module op_uart
# -- Skipping module uart
# -- Skipping module uart_transceiver
# -- Skipping module fwrisc_uart_tb
# 
# Top level modules:
# 	fwrisc_uart_tb
# End time: 22:31:30 on Jul 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 22:31:30 on Jul 24,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 22:31:30 on Jul 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1858.582 ; gain = 0.000
INFO: [USF-ModelSim-69] 'compile' step finished in '5' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Project/16_proj_fwisc_uart/vivado_proj/fwrisc_uart.sim/sim_1/behav/modelsim'
Program launched (PID=14980)
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1858.582 ; gain = 0.000
reset_run synth_3
INFO: [Project 1-973] Auto Incremental Compile:: New reference dcp wns is greater than threshold, current reference dcp will be replaced
INFO: [Project 1-954] Importing D:/Project/16_proj_fwisc_uart/vivado_proj/fwrisc_uart.runs/impl_3/fwrisc_uart_wraper_routed.dcp file to utils Fileset.
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Project/16_proj_fwisc_uart/vivado_proj/fwrisc_uart.runs/synth_3

launch_runs impl_3 -to_step write_bitstream -jobs 6
[Wed Jul 24 22:34:58 2019] Launched synth_3...
Run output will be captured here: D:/Project/16_proj_fwisc_uart/vivado_proj/fwrisc_uart.runs/synth_3/runme.log
[Wed Jul 24 22:34:58 2019] Launched impl_3...
Run output will be captured here: D:/Project/16_proj_fwisc_uart/vivado_proj/fwrisc_uart.runs/impl_3/runme.log
launch_simulation -install_path C:/modeltech64_10.6d/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Project/16_proj_fwisc_uart/vivado_proj/fwrisc_uart.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'C:/modeltech64_10.6d/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/Project/modelsim10.6d_vivado2018.3_lib/modelsim.ini' copied to run dir:'D:/Project/16_proj_fwisc_uart/vivado_proj/fwrisc_uart.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fwrisc_uart_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Project/16_proj_fwisc_uart/vivado_proj/fwrisc_uart.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.6d/tcl/vsim/pref.tcl

# 10.6d

# do {fwrisc_uart_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 22:35:59 on Jul 24,2019
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../../fwrisc_uart/rtl" "+incdir+../../../../../fwrisc_uart/rtl/uart/vsim/csrc" "+incdir+../../../../fwrisc_uart.srcs/sources_1/ip/clk_wiz_0" ../../../../fwrisc_uart.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v ../../../../fwrisc_uart.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v 
# -- Skipping module clk_wiz_0_clk_wiz
# -- Skipping module clk_wiz_0
# 
# Top level modules:
# 	clk_wiz_0
# End time: 22:35:59 on Jul 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 22:36:00 on Jul 24,2019
# vlog -64 -incr -sv -work xil_defaultlib "+incdir+../../../../../fwrisc_uart/rtl" "+incdir+../../../../../fwrisc_uart/rtl/uart/vsim/csrc" "+incdir+../../../../fwrisc_uart.srcs/sources_1/ip/clk_wiz_0" ../../../../../fwrisc_uart/rtl/IF_fifo.sv ../../../../../fwrisc_uart/rtl/UART_Registers.sv ../../../../../fwrisc_uart/rtl/UART_baudrate_gen.sv ../../../../../fwrisc_uart/rtl/UART_rx_fsm.sv ../../../../../fwrisc_uart/rtl/UART_tx_fsm.sv ../../../../../fwrisc_uart/rtl/fwrisc.sv ../../../../../fwrisc_uart/rtl/fwrisc_alu.sv ../../../../../fwrisc_uart/rtl/fwrisc_comparator.sv ../../../../../fwrisc_uart/rtl/fwrisc_dbus_if.sv ../../../../../fwrisc_uart/rtl/fwrisc_fpga_top.sv ../../../../../fwrisc_uart/rtl/fwrisc_regfile.sv ../../../../../fwrisc_uart/fpga/fwrisc_uart_wraper.sv ../../../../../fwrisc_uart/rtl/mux2to1.sv ../../../../../fwrisc_uart/rtl/my_fifo.sv ../../../../../fwrisc_uart/rtl/my_ram.sv ../../../../../fwrisc_uart/rtl/uart/op_uart.sv ../../../../../fwrisc_uart/rtl/uart.sv ../../../../../fwrisc_uart/rtl/uart/uart_transceiver.sv ../../../../../fwrisc_uart/rtl/fwrisc_uart_tb.sv 
# -- Skipping module IF_fifo
# -- Skipping module UART_Registers
# -- Skipping module UART_baudrate_gen
# -- Skipping module UART_rx_fsm
# -- Skipping module UART_tx_fsm
# -- Skipping module fwrisc
# -- Skipping module fwrisc_alu
# -- Skipping module fwrisc_comparator
# -- Compiling module fwrisc_dbus_if
# -- Skipping module fwrisc_fpga_top
# -- Skipping module fwrisc_regfile
# -- Skipping module fwrisc_uart_wraper
# -- Skipping module mux2to1
# -- Skipping module my_fifo
# -- Skipping module my_ram
# -- Skipping module op_uart
# -- Skipping module uart
# -- Skipping module uart_transceiver
# -- Skipping module fwrisc_uart_tb
# 
# Top level modules:
# 	fwrisc_uart_tb
# End time: 22:36:00 on Jul 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 22:36:00 on Jul 24,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 22:36:00 on Jul 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Project/16_proj_fwisc_uart/vivado_proj/fwrisc_uart.sim/sim_1/behav/modelsim'
Program launched (PID=1308)
