Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Thu Dec 29 09:44:30 2016
| Host         : pedro-nvme running 64-bit Ubuntu 16.10
| Command      : report_timing_summary -file ./results/post_route_timing_summary.rpt
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.586        0.000                      0                49210        0.022        0.000                      0                49210        1.520        0.000                       0                 31185  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
clk_fpga_0                    {0.000 5.000}        10.000          100.000         
instance_name/inst/clk_in100  {0.000 5.000}        10.000          100.000         
  clk_out200_clk_wiz_0        {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                          1.656        0.000                      0                 3322        0.041        0.000                      0                 3322        4.020        0.000                       0                  1611  
instance_name/inst/clk_in100                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out200_clk_wiz_0              0.691        0.000                      0                44800        0.022        0.000                      0                44800        1.520        0.000                       0                 29570  
  clkfbout_clk_wiz_0                                                                                                                                                            7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0            clk_out200_clk_wiz_0        0.586        0.000                      0                 1120        0.035        0.000                      0                 1120  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.656ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.656ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.477ns  (logic 0.456ns (6.099%)  route 7.021ns (93.901%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1612, routed)        1.845     3.139    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X35Y102        FDRE                                         r  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=178, routed)         7.021    10.616    system_i/axi_gpio_1/U0/gpio_core_1/SR[0]
    SLICE_X87Y97         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1612, routed)        1.547    12.726    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X87Y97         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
                         clock pessimism              0.129    12.855    
                         clock uncertainty           -0.154    12.701    
    SLICE_X87Y97         FDRE (Setup_fdre_C_R)       -0.429    12.272    system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]
  -------------------------------------------------------------------
                         required time                         12.272    
                         arrival time                         -10.616    
  -------------------------------------------------------------------
                         slack                                  1.656    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.594%)  route 0.182ns (56.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1612, routed)        0.659     0.995    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y102        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/Q
                         net (fo=2, routed)           0.182     1.318    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/in[0]
    SLICE_X30Y99         SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1612, routed)        0.845     1.211    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.278    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         10.000      6.000      XADC_X0Y0     system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y92  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  instance_name/inst/clk_in100
  To Clock:  instance_name/inst/clk_in100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         instance_name/inst/clk_in100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/clk_in100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out200_clk_wiz_0
  To Clock:  clk_out200_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.691ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.691ns  (required time - arrival time)
  Source:                 gen_code_label[30].heater_inst/ff_dout_reg[7][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gen_code_label[30].heater_inst/lfsr_check_inst/error_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out200_clk_wiz_0 rise@5.000ns - clk_out200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 1.847ns (44.525%)  route 2.301ns (55.475%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 6.716 - 5.000 ) 
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1612, routed)        1.980     1.980    instance_name/inst/clk_in100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    instance_name/inst/clk_out200_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=29568, routed)       1.970     1.970    gen_code_label[30].heater_inst/clk_out200
    SLICE_X102Y115       FDRE                                         r  gen_code_label[30].heater_inst/ff_dout_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y115       FDRE (Prop_fdre_C_Q)         0.518     2.488 r  gen_code_label[30].heater_inst/ff_dout_reg[7][3]/Q
                         net (fo=2, routed)           0.985     3.473    gen_code_label[30].heater_inst/lfsr_check_inst/D[0]
    SLICE_X105Y115       LUT6 (Prop_lut6_I1_O)        0.124     3.597 r  gen_code_label[30].heater_inst/lfsr_check_inst/error1_carry_i_3__29/O
                         net (fo=1, routed)           0.000     3.597    gen_code_label[30].heater_inst/lfsr_check_inst/error1_carry_i_3__29_n_0
    SLICE_X105Y115       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.147 r  gen_code_label[30].heater_inst/lfsr_check_inst/error1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.147    gen_code_label[30].heater_inst/lfsr_check_inst/error1_carry_n_0
    SLICE_X105Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.261 r  gen_code_label[30].heater_inst/lfsr_check_inst/error1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.261    gen_code_label[30].heater_inst/lfsr_check_inst/error1_carry__0_n_0
    SLICE_X105Y117       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.489 r  gen_code_label[30].heater_inst/lfsr_check_inst/error1_carry__1/CO[2]
                         net (fo=1, routed)           1.317     5.805    gen_code_label[30].heater_inst/lfsr_check_inst/error1_carry__1_n_1
    SLICE_X81Y111        LUT4 (Prop_lut4_I1_O)        0.313     6.118 r  gen_code_label[30].heater_inst/lfsr_check_inst/error_i_1__29/O
                         net (fo=1, routed)           0.000     6.118    gen_code_label[30].heater_inst/lfsr_check_inst/error_i_1__29_n_0
    SLICE_X81Y111        FDRE                                         r  gen_code_label[30].heater_inst/lfsr_check_inst/error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     5.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1612, routed)        1.770     6.770    instance_name/inst/clk_in100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     2.897 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.909    instance_name/inst/clk_out200_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=29568, routed)       1.716     6.716    gen_code_label[30].heater_inst/lfsr_check_inst/clk_out200
    SLICE_X81Y111        FDRE                                         r  gen_code_label[30].heater_inst/lfsr_check_inst/error_reg/C
                         clock pessimism              0.132     6.848    
                         clock uncertainty           -0.067     6.781    
    SLICE_X81Y111        FDRE (Setup_fdre_C_D)        0.029     6.810    gen_code_label[30].heater_inst/lfsr_check_inst/error_reg
  -------------------------------------------------------------------
                         required time                          6.810    
                         arrival time                          -6.118    
  -------------------------------------------------------------------
                         slack                                  0.691    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 gen_code_label[6].heater_inst/srl32_2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gen_code_label[6].heater_inst/srl32_2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out200_clk_wiz_0 rise@0.000ns - clk_out200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.376%)  route 0.177ns (55.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1612, routed)        0.672     0.672    instance_name/inst/clk_in100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    instance_name/inst/clk_out200_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=29568, routed)       0.639     0.639    gen_code_label[6].heater_inst/srl32_2/U0/i_synth/i_bb_inst/clk
    SLICE_X47Y100        FDRE                                         r  gen_code_label[6].heater_inst/srl32_2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.141     0.780 r  gen_code_label[6].heater_inst/srl32_2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[0][10]/Q
                         net (fo=1, routed)           0.177     0.957    gen_code_label[6].heater_inst/srl32_2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg_n_0_[0][10]
    SLICE_X46Y98         SRLC32E                                      r  gen_code_label[6].heater_inst/srl32_2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1612, routed)        0.945     0.945    instance_name/inst/clk_in100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    instance_name/inst/clk_out200_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=29568, routed)       0.825     0.825    gen_code_label[6].heater_inst/srl32_2/U0/i_synth/i_bb_inst/clk
    SLICE_X46Y98         SRLC32E                                      r  gen_code_label[6].heater_inst/srl32_2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][10]_srl32/CLK
                         clock pessimism             -0.005     0.820    
    SLICE_X46Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     0.935    gen_code_label[6].heater_inst/srl32_2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][10]_srl32
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.022    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out200_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y0      gen_code_label[22].heater_inst/sp_bram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X42Y89     gen_code_label[6].heater_inst/srl32_4/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[62][1]_srl30/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X104Y0     gen_code_label[20].heater_inst/ff_dout_reg[6][0]_srl7/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   instance_name/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out200_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.586ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.586ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_code_label[3].heater_inst/lfsr_check_inst/lfsr_latch_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out200_clk_wiz_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.580ns (22.823%)  route 1.961ns (77.177%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 6.609 - 5.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1612, routed)        1.719     3.013    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X84Y59         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y59         FDRE (Prop_fdre_C_Q)         0.456     3.469 f  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=2, routed)           0.638     4.107    gen_code_label[3].heater_inst/lfsr_check_inst/GPIO1_out_tri_o[0]
    SLICE_X85Y59         LUT1 (Prop_lut1_I0_O)        0.124     4.231 r  gen_code_label[3].heater_inst/lfsr_check_inst/lfsr_latch[31]_i_1__27/O
                         net (fo=33, routed)          1.323     5.554    gen_code_label[3].heater_inst/lfsr_check_inst/lfsr_latch[31]_i_1__27_n_0
    SLICE_X105Y55        FDRE                                         r  gen_code_label[3].heater_inst/lfsr_check_inst/lfsr_latch_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     5.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1612, routed)        1.770     6.770    instance_name/inst/clk_in100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     2.897 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.909    instance_name/inst/clk_out200_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=29568, routed)       1.609     6.609    gen_code_label[3].heater_inst/lfsr_check_inst/clk_out200
    SLICE_X105Y55        FDRE                                         r  gen_code_label[3].heater_inst/lfsr_check_inst/lfsr_latch_reg[11]/C
                         clock pessimism              0.000     6.609    
                         clock uncertainty           -0.263     6.346    
    SLICE_X105Y55        FDRE (Setup_fdre_C_CE)      -0.205     6.141    gen_code_label[3].heater_inst/lfsr_check_inst/lfsr_latch_reg[11]
  -------------------------------------------------------------------
                         required time                          6.141    
                         arrival time                          -5.554    
  -------------------------------------------------------------------
                         slack                                  0.586    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_code_label[26].heater_inst/lfsr_check_inst/error_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out200_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.488%)  route 0.138ns (42.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1612, routed)        0.584     0.920    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X87Y97         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y97         FDRE (Prop_fdre_C_Q)         0.141     1.061 f  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/Q
                         net (fo=2, routed)           0.138     1.198    gen_code_label[26].heater_inst/lfsr_check_inst/GPIO1_out_tri_o[0]
    SLICE_X89Y98         LUT4 (Prop_lut4_I3_O)        0.045     1.243 r  gen_code_label[26].heater_inst/lfsr_check_inst/error_i_1__25/O
                         net (fo=1, routed)           0.000     1.243    gen_code_label[26].heater_inst/lfsr_check_inst/error_i_1__25_n_0
    SLICE_X89Y98         FDRE                                         r  gen_code_label[26].heater_inst/lfsr_check_inst/error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1612, routed)        0.945     0.945    instance_name/inst/clk_in100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    instance_name/inst/clk_out200_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=29568, routed)       0.854     0.854    gen_code_label[26].heater_inst/lfsr_check_inst/clk_out200
    SLICE_X89Y98         FDRE                                         r  gen_code_label[26].heater_inst/lfsr_check_inst/error_reg/C
                         clock pessimism              0.000     0.854    
                         clock uncertainty            0.263     1.117    
    SLICE_X89Y98         FDRE (Hold_fdre_C_D)         0.091     1.208    gen_code_label[26].heater_inst/lfsr_check_inst/error_reg
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.035    





