-- VHDL for IBM SMS ALD page 13.12.12.1
-- Title: OP MODIFIER DECODE
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 7/20/2020 4:34:17 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_13_12_12_1_OP_MODIFIER_DECODE is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_4_DOT_2_DOT_NOT_1_OP_MOD:	 in STD_LOGIC;
		PS_B_DOT_A_DOT_NOT_8_OP_MOD:	 in STD_LOGIC;
		PS_4_DOT_NOT_2_DOT_NOT_1_OP_MOD:	 in STD_LOGIC;
		PS_B_DOT_A_DOT_8_OP_MOD:	 in STD_LOGIC;
		PS_OP_MOD_REG_C_BIT:	 in STD_LOGIC;
		PS_NOT_4_DOT_NOT_2_DOT_NOT_1_OP_MOD:	 in STD_LOGIC;
		PS_B_DOT_NOT_A_DOT_8_OP_MOD:	 in STD_LOGIC;
		PS_F_SYMBOL_OP_MODIFIER:	 out STD_LOGIC;
		PS_LOZ_SYMBOL_OP_MODIFIER:	 out STD_LOGIC;
		MS_LOZ_SYMBOL_OP_MODIFIER:	 out STD_LOGIC;
		MS_Q_SYMBOL_OP_MODIFIER:	 out STD_LOGIC;
		PS_Q_SYMBOL_OP_MODIFIER:	 out STD_LOGIC);
end ALD_13_12_12_1_OP_MODIFIER_DECODE;

architecture behavioral of ALD_13_12_12_1_OP_MODIFIER_DECODE is 

	signal OUT_4A_NoPin: STD_LOGIC;
	signal OUT_3A_R: STD_LOGIC;
	signal OUT_4C_H: STD_LOGIC;
	signal OUT_3C_A: STD_LOGIC;
	signal OUT_4G_H: STD_LOGIC;
	signal OUT_3G_A: STD_LOGIC;
	signal OUT_1G_K: STD_LOGIC;

begin

	OUT_4A_NoPin <= NOT(PS_OP_MOD_REG_C_BIT AND PS_4_DOT_2_DOT_NOT_1_OP_MOD AND PS_B_DOT_A_DOT_NOT_8_OP_MOD );
	OUT_3A_R <= NOT OUT_4A_NoPin;
	OUT_4C_H <= NOT(PS_OP_MOD_REG_C_BIT AND PS_4_DOT_NOT_2_DOT_NOT_1_OP_MOD AND PS_B_DOT_A_DOT_8_OP_MOD );
	OUT_3C_A <= NOT OUT_4C_H;
	OUT_4G_H <= NOT(PS_NOT_4_DOT_NOT_2_DOT_NOT_1_OP_MOD AND PS_OP_MOD_REG_C_BIT AND PS_B_DOT_NOT_A_DOT_8_OP_MOD );
	OUT_3G_A <= NOT OUT_4G_H;
	OUT_1G_K <= OUT_4G_H;

	PS_F_SYMBOL_OP_MODIFIER <= OUT_3A_R;
	MS_LOZ_SYMBOL_OP_MODIFIER <= OUT_4C_H;
	PS_LOZ_SYMBOL_OP_MODIFIER <= OUT_3C_A;
	PS_Q_SYMBOL_OP_MODIFIER <= OUT_3G_A;
	MS_Q_SYMBOL_OP_MODIFIER <= OUT_1G_K;


end;
