# compile verilog/system verilog design source files
verilog xil_defaultlib  "lab1_tb_time_synth.v"
verilog xil_defaultlib  "D:/FPGA tech/zynq_test/1-zynq_experiment/1-FPGA Design Flow using Vivado/2016_2_zynq_sources/lab1/lab1_tb.v"

# Do not sort compile order
nosort
