// Seed: 1974515630
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd50,
    parameter id_4 = 32'd55
) (
    _id_1,
    id_2
);
  output reg id_2;
  input wire _id_1;
  assign id_2 = -1;
  always $unsigned(38);
  ;
  assign id_2 = (1);
  wire [-1  &  -1 : id_1] id_3, _id_4;
  assign id_2 = -1;
  wire  id_5;
  logic id_6;
  always id_2 <= id_3;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5
  );
  logic [-1 : id_4] id_7;
endmodule
