{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1644610874658 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644610874659 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 11 13:21:14 2022 " "Processing started: Fri Feb 11 13:21:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644610874659 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644610874659 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IT_LAB_4-5 -c IT_LAB_4-5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off IT_LAB_4-5 -c IT_LAB_4-5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644610874659 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1644610875443 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1644610875443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/idtti/onedrive/desktop/ecen_3763/lab_wk_4-5/source/tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/idtti/onedrive/desktop/ecen_3763/lab_wk_4-5/source/tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "../source/tb.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/tb.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644610888834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644610888834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/idtti/onedrive/desktop/ecen_3763/lab_wk_4-5/source/pixelgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/idtti/onedrive/desktop/ecen_3763/lab_wk_4-5/source/pixelgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pixelgen " "Found entity 1: pixelgen" {  } { { "../source/pixelgen.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/pixelgen.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644610888834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644610888834 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \";\" params.svh(2) " "Verilog HDL syntax error at params.svh(2) near text: \".\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../source/params.svh" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/params.svh" 2 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1644610888840 ""}
{ "Error" "EVRFX_VERI_BAD_MACRO_PARAMS" "ifdef macro_name params.svh(13) " "Verilog HDL Compiler Directive error at params.svh(13): incorrect use of predefined text macro \"ifdef\" -- expected macro field \"macro_name\"" {  } { { "../source/params.svh" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/params.svh" 13 0 0 } }  } 0 10096 "Verilog HDL Compiler Directive error at %3!s!: incorrect use of predefined text macro \"%1!s!\" -- expected macro field \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644610888840 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"1080\";  expecting \".\", or \"(\" params.svh(13) " "Verilog HDL syntax error at params.svh(13) near text: \"1080\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../source/params.svh" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/params.svh" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1644610888840 ""}
{ "Error" "EVRFX_VERI_ENDIF_DIRECTIVE_ERROR" "params.svh(15) " "Verilog HDL Compiler Directive error at params.svh(15): must use `ifdef directive with `endif directive" {  } { { "../source/params.svh" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/params.svh" 15 0 0 } }  } 0 10067 "Verilog HDL Compiler Directive error at %1!s!: must use `ifdef directive with `endif directive" 0 0 "Analysis & Synthesis" 0 -1 1644610888840 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "top top.sv(10) " "Ignored design unit \"top\" at top.sv(10) due to previous errors" {  } { { "../source/top.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/top.sv" 10 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1644610888840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/idtti/onedrive/desktop/ecen_3763/lab_wk_4-5/source/top.sv 0 0 " "Found 0 design units, including 0 entities, in source file /users/idtti/onedrive/desktop/ecen_3763/lab_wk_4-5/source/top.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644610888840 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" timer.sv(25) " "Verilog HDL syntax error at timer.sv(25) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../source/timer.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/timer.sv" 25 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1644610888844 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "timer timer.sv(10) " "Ignored design unit \"timer\" at timer.sv(10) due to previous errors" {  } { { "../source/timer.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/timer.sv" 10 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1644610888844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/idtti/onedrive/desktop/ecen_3763/lab_wk_4-5/source/timer.sv 0 0 " "Found 0 design units, including 0 entities, in source file /users/idtti/onedrive/desktop/ecen_3763/lab_wk_4-5/source/timer.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644610888844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/idtti/onedrive/desktop/ecen_3763/lab_wk_4-5/source/reset.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/idtti/onedrive/desktop/ecen_3763/lab_wk_4-5/source/reset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reset " "Found entity 1: reset" {  } { { "../source/reset.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/reset.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644610888844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644610888844 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \";\" IT_LAB_4-5.v(6) " "Verilog HDL syntax error at IT_LAB_4-5.v(6) near text: \"-\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../source/IT_LAB_4-5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4-5.v" 6 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1644610888844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/idtti/onedrive/desktop/ecen_3763/lab_wk_4-5/source/it_lab_4-5.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/idtti/onedrive/desktop/ecen_3763/lab_wk_4-5/source/it_lab_4-5.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644610888844 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"input\";  expecting \")\" counter.sv(12) " "Verilog HDL syntax error at counter.sv(12) near text: \"input\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../source/counter.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/counter.sv" 12 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1644610888844 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counter.sv(19) " "Verilog HDL information at counter.sv(19): always construct contains both blocking and non-blocking assignments" {  } { { "../source/counter.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/counter.sv" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1644610888844 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "counter counter.sv(10) " "Ignored design unit \"counter\" at counter.sv(10) due to previous errors" {  } { { "../source/counter.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/counter.sv" 10 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1644610888844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/idtti/onedrive/desktop/ecen_3763/lab_wk_4-5/source/counter.sv 0 0 " "Found 0 design units, including 0 entities, in source file /users/idtti/onedrive/desktop/ecen_3763/lab_wk_4-5/source/counter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644610888844 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endmodule\";  expecting \";\" clock.sv(18) " "Verilog HDL syntax error at clock.sv(18) near text: \"endmodule\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../source/clock.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/clock.sv" 18 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1644610888854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/idtti/onedrive/desktop/ecen_3763/lab_wk_4-5/source/clock.sv 0 0 " "Found 0 design units, including 0 entities, in source file /users/idtti/onedrive/desktop/ecen_3763/lab_wk_4-5/source/clock.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644610888854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/idtti/onedrive/desktop/ecen_3763/lab_wk_4-5/source/pll_quartus_files/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/idtti/onedrive/desktop/ecen_3763/lab_wk_4-5/source/pll_quartus_files/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "../source/PLL_quartus_files/PLL.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/PLL_quartus_files/PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644610888857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644610888857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/idtti/onedrive/desktop/ecen_3763/lab_wk_4-5/source/pll_quartus_files/pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/idtti/onedrive/desktop/ecen_3763/lab_wk_4-5/source/pll_quartus_files/pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_0002 " "Found entity 1: PLL_0002" {  } { { "../source/PLL_quartus_files/PLL/PLL_0002.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/PLL_quartus_files/PLL/PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644610888857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644610888857 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4-5.map.smsg " "Generated suppressed messages file C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4-5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644610888895 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 11 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644610889247 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 11 13:21:29 2022 " "Processing ended: Fri Feb 11 13:21:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644610889247 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644610889247 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644610889247 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1644610889247 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 13 s 1  " "Quartus Prime Full Compilation was unsuccessful. 13 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1644610890148 ""}
