

================================================================
== Vivado HLS Report for 'dense'
================================================================
* Date:           Mon Jul  1 13:29:07 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dense_out
* Solution:       flat_puf_2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.393|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1363|  1363|  1363|  1363|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+------+------+----------+-----------+-----------+------+----------+
        |                   |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+------+------+----------+-----------+-----------+------+----------+
        |- Dense_Loop       |  1290|  1290|       129|          -|          -|    10|    no    |
        | + Flat_Loop       |   122|   122|        11|          8|          1|    15|    yes   |
        |- Sum_Loop         |    45|    45|        10|          4|          1|    10|    yes   |
        |- Prediction_Loop  |    23|    23|        15|          1|          1|    10|    yes   |
        +-------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 11
  * Pipeline-1: initiation interval (II) = 4, depth = 10
  * Pipeline-2: initiation interval (II) = 1, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 45
* Pipeline : 3
  Pipeline-0 : II = 8, D = 11, States = { 3 4 5 6 7 8 9 10 11 12 13 }
  Pipeline-1 : II = 4, D = 10, States = { 19 20 21 22 23 24 25 26 27 28 }
  Pipeline-2 : II = 1, D = 15, States = { 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 19 
3 --> 14 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 3 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 2 
19 --> 29 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 19 
29 --> 30 
30 --> 45 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 30 
45 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([30 x float]* %fully_connected) nounwind, !map !7"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %prediction) nounwind, !map !13"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @dense_str) nounwind"   --->   Operation 48 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%dense_array = alloca [10 x float], align 16" [dense_out/dense_out.cpp:13]   --->   Operation 49 'alloca' 'dense_array' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 50 [1/1] (1.76ns)   --->   "br label %1" [dense_out/dense_out.cpp:16]   --->   Operation 50 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%d_0 = phi i4 [ 0, %0 ], [ %d, %Dense_Loop_end ]"   --->   Operation 51 'phi' 'd_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.30ns)   --->   "%icmp_ln16 = icmp eq i4 %d_0, -6" [dense_out/dense_out.cpp:16]   --->   Operation 52 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 53 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.73ns)   --->   "%d = add i4 %d_0, 1" [dense_out/dense_out.cpp:16]   --->   Operation 54 'add' 'd' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %.preheader1.preheader, label %Dense_Loop_begin" [dense_out/dense_out.cpp:16]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str) nounwind" [dense_out/dense_out.cpp:17]   --->   Operation 56 'specloopname' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str) nounwind" [dense_out/dense_out.cpp:17]   --->   Operation 57 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i4 %d_0 to i64" [dense_out/dense_out.cpp:23]   --->   Operation 58 'zext' 'zext_ln23' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i4 %d_0 to i9" [dense_out/dense_out.cpp:21]   --->   Operation 59 'zext' 'zext_ln21' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.76ns)   --->   "br label %2" [dense_out/dense_out.cpp:21]   --->   Operation 60 'br' <Predicate = (!icmp_ln16)> <Delay = 1.76>
ST_2 : Operation 61 [1/1] (1.76ns)   --->   "br label %.preheader1" [dense_out/dense_out.cpp:31]   --->   Operation 61 'br' <Predicate = (icmp_ln16)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 6.95>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%f_0_0 = phi i5 [ 0, %Dense_Loop_begin ], [ %add_ln21, %Flat_Loop ]" [dense_out/dense_out.cpp:21]   --->   Operation 62 'phi' 'f_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%w_sum_0_0 = phi float [ 0.000000e+00, %Dense_Loop_begin ], [ %w_sum_1, %Flat_Loop ]" [dense_out/dense_out.cpp:23]   --->   Operation 63 'phi' 'w_sum_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 15, i64 15, i64 15) nounwind"   --->   Operation 64 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.36ns)   --->   "%icmp_ln21 = icmp eq i5 %f_0_0, -2" [dense_out/dense_out.cpp:21]   --->   Operation 65 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %Dense_Loop_end, label %Flat_Loop" [dense_out/dense_out.cpp:21]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i5 %f_0_0 to i64" [dense_out/dense_out.cpp:23]   --->   Operation 67 'zext' 'zext_ln23_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %f_0_0, i3 0)" [dense_out/dense_out.cpp:23]   --->   Operation 68 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln23_3 = zext i8 %tmp_8 to i9" [dense_out/dense_out.cpp:23]   --->   Operation 69 'zext' 'zext_ln23_3' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_9 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %f_0_0, i1 false)" [dense_out/dense_out.cpp:23]   --->   Operation 70 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln23_4 = zext i6 %tmp_9 to i9" [dense_out/dense_out.cpp:23]   --->   Operation 71 'zext' 'zext_ln23_4' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln23 = add i9 %zext_ln23_4, %zext_ln23_3" [dense_out/dense_out.cpp:23]   --->   Operation 72 'add' 'add_ln23' <Predicate = (!icmp_ln21)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 73 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln23_1 = add i9 %add_ln23, %zext_ln21" [dense_out/dense_out.cpp:23]   --->   Operation 73 'add' 'add_ln23_1' <Predicate = (!icmp_ln21)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln23_5 = zext i9 %add_ln23_1 to i64" [dense_out/dense_out.cpp:23]   --->   Operation 74 'zext' 'zext_ln23_5' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%dense_out_weights_ad = getelementptr [300 x float]* @dense_out_weights, i64 0, i64 %zext_ln23_5" [dense_out/dense_out.cpp:23]   --->   Operation 75 'getelementptr' 'dense_out_weights_ad' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 76 [2/2] (3.25ns)   --->   "%dense_out_weights_lo = load float* %dense_out_weights_ad, align 4" [dense_out/dense_out.cpp:23]   --->   Operation 76 'load' 'dense_out_weights_lo' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%fully_connected_addr = getelementptr [30 x float]* %fully_connected, i64 0, i64 %zext_ln23_1" [dense_out/dense_out.cpp:23]   --->   Operation 77 'getelementptr' 'fully_connected_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 78 [2/2] (2.32ns)   --->   "%fully_connected_load = load float* %fully_connected_addr, align 4" [dense_out/dense_out.cpp:23]   --->   Operation 78 'load' 'fully_connected_load' <Predicate = (!icmp_ln21)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%or_ln21 = or i5 %f_0_0, 1" [dense_out/dense_out.cpp:21]   --->   Operation 79 'or' 'or_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i5 %or_ln21 to i64" [dense_out/dense_out.cpp:23]   --->   Operation 80 'zext' 'zext_ln23_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%fully_connected_addr_1 = getelementptr [30 x float]* %fully_connected, i64 0, i64 %zext_ln23_2" [dense_out/dense_out.cpp:23]   --->   Operation 81 'getelementptr' 'fully_connected_addr_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 82 [2/2] (2.32ns)   --->   "%fully_connected_load_1 = load float* %fully_connected_addr_1, align 4" [dense_out/dense_out.cpp:23]   --->   Operation 82 'load' 'fully_connected_load_1' <Predicate = (!icmp_ln21)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 4 <SV = 3> <Delay = 15.6>
ST_4 : Operation 83 [1/2] (3.25ns)   --->   "%dense_out_weights_lo = load float* %dense_out_weights_ad, align 4" [dense_out/dense_out.cpp:23]   --->   Operation 83 'load' 'dense_out_weights_lo' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_4 : Operation 84 [1/2] (2.32ns)   --->   "%fully_connected_load = load float* %fully_connected_addr, align 4" [dense_out/dense_out.cpp:23]   --->   Operation 84 'load' 'fully_connected_load' <Predicate = (!icmp_ln21)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 85 [2/2] (12.3ns)   --->   "%tmp_s = fmul float %dense_out_weights_lo, %fully_connected_load" [dense_out/dense_out.cpp:23]   --->   Operation 85 'fmul' 'tmp_s' <Predicate = (!icmp_ln21)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %or_ln21, i3 0)" [dense_out/dense_out.cpp:23]   --->   Operation 86 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln23_6 = zext i8 %tmp_10 to i9" [dense_out/dense_out.cpp:23]   --->   Operation 87 'zext' 'zext_ln23_6' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_11 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %or_ln21, i1 false)" [dense_out/dense_out.cpp:23]   --->   Operation 88 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln23_7 = zext i6 %tmp_11 to i9" [dense_out/dense_out.cpp:23]   --->   Operation 89 'zext' 'zext_ln23_7' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln23_2 = add i9 %zext_ln23_7, %zext_ln23_6" [dense_out/dense_out.cpp:23]   --->   Operation 90 'add' 'add_ln23_2' <Predicate = (!icmp_ln21)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 91 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln23_3 = add i9 %add_ln23_2, %zext_ln21" [dense_out/dense_out.cpp:23]   --->   Operation 91 'add' 'add_ln23_3' <Predicate = (!icmp_ln21)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln23_8 = zext i9 %add_ln23_3 to i64" [dense_out/dense_out.cpp:23]   --->   Operation 92 'zext' 'zext_ln23_8' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%dense_out_weights_ad_1 = getelementptr [300 x float]* @dense_out_weights, i64 0, i64 %zext_ln23_8" [dense_out/dense_out.cpp:23]   --->   Operation 93 'getelementptr' 'dense_out_weights_ad_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 94 [2/2] (3.25ns)   --->   "%dense_out_weights_lo_1 = load float* %dense_out_weights_ad_1, align 4" [dense_out/dense_out.cpp:23]   --->   Operation 94 'load' 'dense_out_weights_lo_1' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_4 : Operation 95 [1/2] (2.32ns)   --->   "%fully_connected_load_1 = load float* %fully_connected_addr_1, align 4" [dense_out/dense_out.cpp:23]   --->   Operation 95 'load' 'fully_connected_load_1' <Predicate = (!icmp_ln21)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 5 <SV = 4> <Delay = 15.6>
ST_5 : Operation 96 [1/2] (12.3ns)   --->   "%tmp_s = fmul float %dense_out_weights_lo, %fully_connected_load" [dense_out/dense_out.cpp:23]   --->   Operation 96 'fmul' 'tmp_s' <Predicate = (!icmp_ln21)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/2] (3.25ns)   --->   "%dense_out_weights_lo_1 = load float* %dense_out_weights_ad_1, align 4" [dense_out/dense_out.cpp:23]   --->   Operation 97 'load' 'dense_out_weights_lo_1' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_5 : Operation 98 [2/2] (12.3ns)   --->   "%tmp_3_1 = fmul float %dense_out_weights_lo_1, %fully_connected_load_1" [dense_out/dense_out.cpp:23]   --->   Operation 98 'fmul' 'tmp_3_1' <Predicate = (!icmp_ln21)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 12.3>
ST_6 : Operation 99 [4/4] (10.5ns)   --->   "%w_sum_s = fadd float %w_sum_0_0, %tmp_s" [dense_out/dense_out.cpp:23]   --->   Operation 99 'fadd' 'w_sum_s' <Predicate = (!icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/2] (12.3ns)   --->   "%tmp_3_1 = fmul float %dense_out_weights_lo_1, %fully_connected_load_1" [dense_out/dense_out.cpp:23]   --->   Operation 100 'fmul' 'tmp_3_1' <Predicate = (!icmp_ln21)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 10.5>
ST_7 : Operation 101 [3/4] (10.5ns)   --->   "%w_sum_s = fadd float %w_sum_0_0, %tmp_s" [dense_out/dense_out.cpp:23]   --->   Operation 101 'fadd' 'w_sum_s' <Predicate = (!icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 10.5>
ST_8 : Operation 102 [2/4] (10.5ns)   --->   "%w_sum_s = fadd float %w_sum_0_0, %tmp_s" [dense_out/dense_out.cpp:23]   --->   Operation 102 'fadd' 'w_sum_s' <Predicate = (!icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 10.5>
ST_9 : Operation 103 [1/4] (10.5ns)   --->   "%w_sum_s = fadd float %w_sum_0_0, %tmp_s" [dense_out/dense_out.cpp:23]   --->   Operation 103 'fadd' 'w_sum_s' <Predicate = (!icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 10.5>
ST_10 : Operation 104 [4/4] (10.5ns)   --->   "%w_sum_1 = fadd float %w_sum_s, %tmp_3_1" [dense_out/dense_out.cpp:23]   --->   Operation 104 'fadd' 'w_sum_1' <Predicate = (!icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 105 [1/1] (1.78ns)   --->   "%add_ln21 = add i5 %f_0_0, 2" [dense_out/dense_out.cpp:21]   --->   Operation 105 'add' 'add_ln21' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 10.5>
ST_11 : Operation 106 [3/4] (10.5ns)   --->   "%w_sum_1 = fadd float %w_sum_s, %tmp_3_1" [dense_out/dense_out.cpp:23]   --->   Operation 106 'fadd' 'w_sum_1' <Predicate = (!icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 10.5>
ST_12 : Operation 107 [2/4] (10.5ns)   --->   "%w_sum_1 = fadd float %w_sum_s, %tmp_3_1" [dense_out/dense_out.cpp:23]   --->   Operation 107 'fadd' 'w_sum_1' <Predicate = (!icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 10.5>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str1) nounwind" [dense_out/dense_out.cpp:22]   --->   Operation 108 'specloopname' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str1) nounwind" [dense_out/dense_out.cpp:22]   --->   Operation 109 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [dense_out/dense_out.cpp:23]   --->   Operation 110 'specpipeline' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str1, i32 %tmp_7) nounwind" [dense_out/dense_out.cpp:25]   --->   Operation 111 'specregionend' 'empty_4' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_13 : Operation 112 [1/4] (10.5ns)   --->   "%w_sum_1 = fadd float %w_sum_s, %tmp_3_1" [dense_out/dense_out.cpp:23]   --->   Operation 112 'fadd' 'w_sum_1' <Predicate = (!icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "br label %2" [dense_out/dense_out.cpp:21]   --->   Operation 113 'br' <Predicate = (!icmp_ln21)> <Delay = 0.00>

State 14 <SV = 3> <Delay = 3.25>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%dense_out_bias_addr = getelementptr inbounds [10 x float]* @dense_out_bias, i64 0, i64 %zext_ln23" [dense_out/dense_out.cpp:26]   --->   Operation 114 'getelementptr' 'dense_out_bias_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 115 [2/2] (3.25ns)   --->   "%dense_out_bias_load = load float* %dense_out_bias_addr, align 4" [dense_out/dense_out.cpp:26]   --->   Operation 115 'load' 'dense_out_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 15 <SV = 4> <Delay = 13.7>
ST_15 : Operation 116 [1/2] (3.25ns)   --->   "%dense_out_bias_load = load float* %dense_out_bias_addr, align 4" [dense_out/dense_out.cpp:26]   --->   Operation 116 'load' 'dense_out_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_15 : Operation 117 [4/4] (10.5ns)   --->   "%tmp_2 = fadd float %w_sum_0_0, %dense_out_bias_load" [dense_out/dense_out.cpp:26]   --->   Operation 117 'fadd' 'tmp_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 5> <Delay = 10.5>
ST_16 : Operation 118 [3/4] (10.5ns)   --->   "%tmp_2 = fadd float %w_sum_0_0, %dense_out_bias_load" [dense_out/dense_out.cpp:26]   --->   Operation 118 'fadd' 'tmp_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 6> <Delay = 10.5>
ST_17 : Operation 119 [2/4] (10.5ns)   --->   "%tmp_2 = fadd float %w_sum_0_0, %dense_out_bias_load" [dense_out/dense_out.cpp:26]   --->   Operation 119 'fadd' 'tmp_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 7> <Delay = 12.8>
ST_18 : Operation 120 [1/4] (10.5ns)   --->   "%tmp_2 = fadd float %w_sum_0_0, %dense_out_bias_load" [dense_out/dense_out.cpp:26]   --->   Operation 120 'fadd' 'tmp_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 121 [1/1] (0.00ns)   --->   "%dense_array_addr_1 = getelementptr inbounds [10 x float]* %dense_array, i64 0, i64 %zext_ln23" [dense_out/dense_out.cpp:26]   --->   Operation 121 'getelementptr' 'dense_array_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 122 [1/1] (2.32ns)   --->   "store float %tmp_2, float* %dense_array_addr_1, align 4" [dense_out/dense_out.cpp:26]   --->   Operation 122 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_18 : Operation 123 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str, i32 %tmp_1) nounwind" [dense_out/dense_out.cpp:27]   --->   Operation 123 'specregionend' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 124 [1/1] (0.00ns)   --->   "br label %1" [dense_out/dense_out.cpp:16]   --->   Operation 124 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 2> <Delay = 2.32>
ST_19 : Operation 125 [1/1] (0.00ns)   --->   "%sum_0 = phi float [ %sum, %Sum_Loop ], [ 0.000000e+00, %.preheader1.preheader ]"   --->   Operation 125 'phi' 'sum_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 126 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ %i, %Sum_Loop ], [ 0, %.preheader1.preheader ]"   --->   Operation 126 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 127 [1/1] (1.30ns)   --->   "%icmp_ln31 = icmp eq i4 %i_0, -6" [dense_out/dense_out.cpp:31]   --->   Operation 127 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 128 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 128 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 129 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [dense_out/dense_out.cpp:31]   --->   Operation 129 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 130 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %.preheader.preheader, label %Sum_Loop" [dense_out/dense_out.cpp:31]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i4 %i_0 to i64" [dense_out/dense_out.cpp:33]   --->   Operation 131 'zext' 'zext_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_19 : Operation 132 [1/1] (0.00ns)   --->   "%dense_array_addr = getelementptr inbounds [10 x float]* %dense_array, i64 0, i64 %zext_ln33" [dense_out/dense_out.cpp:33]   --->   Operation 132 'getelementptr' 'dense_array_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_19 : Operation 133 [2/2] (2.32ns)   --->   "%dense_array_load = load float* %dense_array_addr, align 4" [dense_out/dense_out.cpp:33]   --->   Operation 133 'load' 'dense_array_load' <Predicate = (!icmp_ln31)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 20 <SV = 3> <Delay = 17.3>
ST_20 : Operation 134 [1/2] (2.32ns)   --->   "%dense_array_load = load float* %dense_array_addr, align 4" [dense_out/dense_out.cpp:33]   --->   Operation 134 'load' 'dense_array_load' <Predicate = (!icmp_ln31)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_20 : Operation 135 [5/5] (15.0ns)   --->   "%tmp = call float @llvm.exp.f32(float %dense_array_load)" [dense_out/dense_out.cpp:33]   --->   Operation 135 'fexp' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 15.0> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 4> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 4> <Delay = 15.0>
ST_21 : Operation 136 [4/5] (15.0ns)   --->   "%tmp = call float @llvm.exp.f32(float %dense_array_load)" [dense_out/dense_out.cpp:33]   --->   Operation 136 'fexp' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 15.0> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 4> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 5> <Delay = 15.0>
ST_22 : Operation 137 [3/5] (15.0ns)   --->   "%tmp = call float @llvm.exp.f32(float %dense_array_load)" [dense_out/dense_out.cpp:33]   --->   Operation 137 'fexp' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 15.0> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 4> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 6> <Delay = 15.0>
ST_23 : Operation 138 [2/5] (15.0ns)   --->   "%tmp = call float @llvm.exp.f32(float %dense_array_load)" [dense_out/dense_out.cpp:33]   --->   Operation 138 'fexp' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 15.0> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 4> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 7> <Delay = 15.0>
ST_24 : Operation 139 [1/5] (15.0ns)   --->   "%tmp = call float @llvm.exp.f32(float %dense_array_load)" [dense_out/dense_out.cpp:33]   --->   Operation 139 'fexp' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 15.0> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 4> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 8> <Delay = 10.5>
ST_25 : Operation 140 [4/4] (10.5ns)   --->   "%sum = fadd float %sum_0, %tmp" [dense_out/dense_out.cpp:33]   --->   Operation 140 'fadd' 'sum' <Predicate = (!icmp_ln31)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 9> <Delay = 10.5>
ST_26 : Operation 141 [3/4] (10.5ns)   --->   "%sum = fadd float %sum_0, %tmp" [dense_out/dense_out.cpp:33]   --->   Operation 141 'fadd' 'sum' <Predicate = (!icmp_ln31)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 10> <Delay = 10.5>
ST_27 : Operation 142 [2/4] (10.5ns)   --->   "%sum = fadd float %sum_0, %tmp" [dense_out/dense_out.cpp:33]   --->   Operation 142 'fadd' 'sum' <Predicate = (!icmp_ln31)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 11> <Delay = 10.5>
ST_28 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [dense_out/dense_out.cpp:32]   --->   Operation 143 'specloopname' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_28 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [dense_out/dense_out.cpp:32]   --->   Operation 144 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_28 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [dense_out/dense_out.cpp:33]   --->   Operation 145 'specpipeline' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_28 : Operation 146 [1/4] (10.5ns)   --->   "%sum = fadd float %sum_0, %tmp" [dense_out/dense_out.cpp:33]   --->   Operation 146 'fadd' 'sum' <Predicate = (!icmp_ln31)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 147 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_3) nounwind" [dense_out/dense_out.cpp:34]   --->   Operation 147 'specregionend' 'empty_7' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_28 : Operation 148 [1/1] (0.00ns)   --->   "br label %.preheader1" [dense_out/dense_out.cpp:31]   --->   Operation 148 'br' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 29 <SV = 3> <Delay = 1.76>
ST_29 : Operation 149 [1/1] (1.76ns)   --->   "br label %.preheader" [dense_out/dense_out.cpp:37]   --->   Operation 149 'br' <Predicate = true> <Delay = 1.76>

State 30 <SV = 4> <Delay = 2.32>
ST_30 : Operation 150 [1/1] (0.00ns)   --->   "%j_0 = phi i4 [ %j, %Prediction_Loop ], [ 0, %.preheader.preheader ]"   --->   Operation 150 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 151 [1/1] (1.30ns)   --->   "%icmp_ln37 = icmp eq i4 %j_0, -6" [dense_out/dense_out.cpp:37]   --->   Operation 151 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 152 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 152 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 153 [1/1] (1.73ns)   --->   "%j = add i4 %j_0, 1" [dense_out/dense_out.cpp:37]   --->   Operation 153 'add' 'j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 154 [1/1] (0.00ns)   --->   "br i1 %icmp_ln37, label %3, label %Prediction_Loop" [dense_out/dense_out.cpp:37]   --->   Operation 154 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i4 %j_0 to i64" [dense_out/dense_out.cpp:39]   --->   Operation 155 'zext' 'zext_ln39' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_30 : Operation 156 [1/1] (0.00ns)   --->   "%dense_array_addr_2 = getelementptr inbounds [10 x float]* %dense_array, i64 0, i64 %zext_ln39" [dense_out/dense_out.cpp:39]   --->   Operation 156 'getelementptr' 'dense_array_addr_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_30 : Operation 157 [2/2] (2.32ns)   --->   "%dense_array_load_1 = load float* %dense_array_addr_2, align 4" [dense_out/dense_out.cpp:39]   --->   Operation 157 'load' 'dense_array_load_1' <Predicate = (!icmp_ln37)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 31 <SV = 5> <Delay = 17.3>
ST_31 : Operation 158 [1/2] (2.32ns)   --->   "%dense_array_load_1 = load float* %dense_array_addr_2, align 4" [dense_out/dense_out.cpp:39]   --->   Operation 158 'load' 'dense_array_load_1' <Predicate = (!icmp_ln37)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_31 : Operation 159 [5/5] (15.0ns)   --->   "%tmp_5 = call float @llvm.exp.f32(float %dense_array_load_1)" [dense_out/dense_out.cpp:39]   --->   Operation 159 'fexp' 'tmp_5' <Predicate = (!icmp_ln37)> <Delay = 15.0> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 4> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 6> <Delay = 15.0>
ST_32 : Operation 160 [4/5] (15.0ns)   --->   "%tmp_5 = call float @llvm.exp.f32(float %dense_array_load_1)" [dense_out/dense_out.cpp:39]   --->   Operation 160 'fexp' 'tmp_5' <Predicate = (!icmp_ln37)> <Delay = 15.0> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 4> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 7> <Delay = 15.0>
ST_33 : Operation 161 [3/5] (15.0ns)   --->   "%tmp_5 = call float @llvm.exp.f32(float %dense_array_load_1)" [dense_out/dense_out.cpp:39]   --->   Operation 161 'fexp' 'tmp_5' <Predicate = (!icmp_ln37)> <Delay = 15.0> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 4> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 8> <Delay = 15.0>
ST_34 : Operation 162 [2/5] (15.0ns)   --->   "%tmp_5 = call float @llvm.exp.f32(float %dense_array_load_1)" [dense_out/dense_out.cpp:39]   --->   Operation 162 'fexp' 'tmp_5' <Predicate = (!icmp_ln37)> <Delay = 15.0> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 4> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 9> <Delay = 15.0>
ST_35 : Operation 163 [1/5] (15.0ns)   --->   "%tmp_5 = call float @llvm.exp.f32(float %dense_array_load_1)" [dense_out/dense_out.cpp:39]   --->   Operation 163 'fexp' 'tmp_5' <Predicate = (!icmp_ln37)> <Delay = 15.0> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 4> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 10> <Delay = 16.6>
ST_36 : Operation 164 [8/8] (16.6ns)   --->   "%tmp_6 = fdiv float %tmp_5, %sum_0" [dense_out/dense_out.cpp:39]   --->   Operation 164 'fdiv' 'tmp_6' <Predicate = (!icmp_ln37)> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 11> <Delay = 16.6>
ST_37 : Operation 165 [7/8] (16.6ns)   --->   "%tmp_6 = fdiv float %tmp_5, %sum_0" [dense_out/dense_out.cpp:39]   --->   Operation 165 'fdiv' 'tmp_6' <Predicate = (!icmp_ln37)> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 12> <Delay = 16.6>
ST_38 : Operation 166 [6/8] (16.6ns)   --->   "%tmp_6 = fdiv float %tmp_5, %sum_0" [dense_out/dense_out.cpp:39]   --->   Operation 166 'fdiv' 'tmp_6' <Predicate = (!icmp_ln37)> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 13> <Delay = 16.6>
ST_39 : Operation 167 [5/8] (16.6ns)   --->   "%tmp_6 = fdiv float %tmp_5, %sum_0" [dense_out/dense_out.cpp:39]   --->   Operation 167 'fdiv' 'tmp_6' <Predicate = (!icmp_ln37)> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 14> <Delay = 16.6>
ST_40 : Operation 168 [4/8] (16.6ns)   --->   "%tmp_6 = fdiv float %tmp_5, %sum_0" [dense_out/dense_out.cpp:39]   --->   Operation 168 'fdiv' 'tmp_6' <Predicate = (!icmp_ln37)> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 15> <Delay = 16.6>
ST_41 : Operation 169 [3/8] (16.6ns)   --->   "%tmp_6 = fdiv float %tmp_5, %sum_0" [dense_out/dense_out.cpp:39]   --->   Operation 169 'fdiv' 'tmp_6' <Predicate = (!icmp_ln37)> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 16> <Delay = 16.6>
ST_42 : Operation 170 [2/8] (16.6ns)   --->   "%tmp_6 = fdiv float %tmp_5, %sum_0" [dense_out/dense_out.cpp:39]   --->   Operation 170 'fdiv' 'tmp_6' <Predicate = (!icmp_ln37)> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 17> <Delay = 16.6>
ST_43 : Operation 171 [1/8] (16.6ns)   --->   "%tmp_6 = fdiv float %tmp_5, %sum_0" [dense_out/dense_out.cpp:39]   --->   Operation 171 'fdiv' 'tmp_6' <Predicate = (!icmp_ln37)> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 18> <Delay = 2.32>
ST_44 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str4) nounwind" [dense_out/dense_out.cpp:38]   --->   Operation 172 'specloopname' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_44 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str4) nounwind" [dense_out/dense_out.cpp:38]   --->   Operation 173 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_44 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [dense_out/dense_out.cpp:39]   --->   Operation 174 'specpipeline' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_44 : Operation 175 [1/1] (0.00ns)   --->   "%prediction_addr = getelementptr [10 x float]* %prediction, i64 0, i64 %zext_ln39" [dense_out/dense_out.cpp:39]   --->   Operation 175 'getelementptr' 'prediction_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_44 : Operation 176 [1/1] (2.32ns)   --->   "store float %tmp_6, float* %prediction_addr, align 4" [dense_out/dense_out.cpp:39]   --->   Operation 176 'store' <Predicate = (!icmp_ln37)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_44 : Operation 177 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str4, i32 %tmp_4) nounwind" [dense_out/dense_out.cpp:40]   --->   Operation 177 'specregionend' 'empty_9' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_44 : Operation 178 [1/1] (0.00ns)   --->   "br label %.preheader" [dense_out/dense_out.cpp:37]   --->   Operation 178 'br' <Predicate = (!icmp_ln37)> <Delay = 0.00>

State 45 <SV = 5> <Delay = 0.00>
ST_45 : Operation 179 [1/1] (0.00ns)   --->   "ret void" [dense_out/dense_out.cpp:41]   --->   Operation 179 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('d') with incoming values : ('d', dense_out/dense_out.cpp:16) [11]  (1.77 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('f_0_0', dense_out/dense_out.cpp:21) with incoming values : ('add_ln21', dense_out/dense_out.cpp:21) [23]  (1.77 ns)

 <State 3>: 6.95ns
The critical path consists of the following:
	'phi' operation ('f_0_0', dense_out/dense_out.cpp:21) with incoming values : ('add_ln21', dense_out/dense_out.cpp:21) [23]  (0 ns)
	'add' operation ('add_ln23', dense_out/dense_out.cpp:23) [37]  (0 ns)
	'add' operation ('add_ln23_1', dense_out/dense_out.cpp:23) [38]  (3.7 ns)
	'getelementptr' operation ('dense_out_weights_ad', dense_out/dense_out.cpp:23) [40]  (0 ns)
	'load' operation ('dense_out_weights_lo', dense_out/dense_out.cpp:23) on array 'dense_out_weights' [41]  (3.25 ns)

 <State 4>: 15.6ns
The critical path consists of the following:
	'load' operation ('dense_out_weights_lo', dense_out/dense_out.cpp:23) on array 'dense_out_weights' [41]  (3.25 ns)
	'fmul' operation ('tmp_s', dense_out/dense_out.cpp:23) [44]  (12.4 ns)

 <State 5>: 15.6ns
The critical path consists of the following:
	'load' operation ('dense_out_weights_lo_1', dense_out/dense_out.cpp:23) on array 'dense_out_weights' [57]  (3.25 ns)
	'fmul' operation ('tmp_3_1', dense_out/dense_out.cpp:23) [60]  (12.4 ns)

 <State 6>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_3_1', dense_out/dense_out.cpp:23) [60]  (12.4 ns)

 <State 7>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_s', dense_out/dense_out.cpp:23) [45]  (10.5 ns)

 <State 8>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_s', dense_out/dense_out.cpp:23) [45]  (10.5 ns)

 <State 9>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_s', dense_out/dense_out.cpp:23) [45]  (10.5 ns)

 <State 10>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1', dense_out/dense_out.cpp:23) [61]  (10.5 ns)

 <State 11>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1', dense_out/dense_out.cpp:23) [61]  (10.5 ns)

 <State 12>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1', dense_out/dense_out.cpp:23) [61]  (10.5 ns)

 <State 13>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1', dense_out/dense_out.cpp:23) [61]  (10.5 ns)

 <State 14>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dense_out_bias_addr', dense_out/dense_out.cpp:26) [65]  (0 ns)
	'load' operation ('dense_out_bias_load', dense_out/dense_out.cpp:26) on array 'dense_out_bias' [66]  (3.25 ns)

 <State 15>: 13.8ns
The critical path consists of the following:
	'load' operation ('dense_out_bias_load', dense_out/dense_out.cpp:26) on array 'dense_out_bias' [66]  (3.25 ns)
	'fadd' operation ('tmp_2', dense_out/dense_out.cpp:26) [67]  (10.5 ns)

 <State 16>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_2', dense_out/dense_out.cpp:26) [67]  (10.5 ns)

 <State 17>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_2', dense_out/dense_out.cpp:26) [67]  (10.5 ns)

 <State 18>: 12.9ns
The critical path consists of the following:
	'fadd' operation ('tmp_2', dense_out/dense_out.cpp:26) [67]  (10.5 ns)
	'store' operation ('store_ln26', dense_out/dense_out.cpp:26) of variable 'tmp_2', dense_out/dense_out.cpp:26 on array 'dense_array', dense_out/dense_out.cpp:13 [69]  (2.32 ns)

 <State 19>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', dense_out/dense_out.cpp:31) [76]  (0 ns)
	'getelementptr' operation ('dense_array_addr', dense_out/dense_out.cpp:33) [86]  (0 ns)
	'load' operation ('dense_array_load', dense_out/dense_out.cpp:33) on array 'dense_array', dense_out/dense_out.cpp:13 [87]  (2.32 ns)

 <State 20>: 17.4ns
The critical path consists of the following:
	'load' operation ('dense_array_load', dense_out/dense_out.cpp:33) on array 'dense_array', dense_out/dense_out.cpp:13 [87]  (2.32 ns)
	'fexp' operation ('tmp', dense_out/dense_out.cpp:33) [88]  (15.1 ns)

 <State 21>: 15.1ns
The critical path consists of the following:
	'fexp' operation ('tmp', dense_out/dense_out.cpp:33) [88]  (15.1 ns)

 <State 22>: 15.1ns
The critical path consists of the following:
	'fexp' operation ('tmp', dense_out/dense_out.cpp:33) [88]  (15.1 ns)

 <State 23>: 15.1ns
The critical path consists of the following:
	'fexp' operation ('tmp', dense_out/dense_out.cpp:33) [88]  (15.1 ns)

 <State 24>: 15.1ns
The critical path consists of the following:
	'fexp' operation ('tmp', dense_out/dense_out.cpp:33) [88]  (15.1 ns)

 <State 25>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum', dense_out/dense_out.cpp:33) [89]  (10.5 ns)

 <State 26>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum', dense_out/dense_out.cpp:33) [89]  (10.5 ns)

 <State 27>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum', dense_out/dense_out.cpp:33) [89]  (10.5 ns)

 <State 28>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum', dense_out/dense_out.cpp:33) [89]  (10.5 ns)

 <State 29>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', dense_out/dense_out.cpp:37) [95]  (1.77 ns)

 <State 30>: 2.32ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', dense_out/dense_out.cpp:37) [95]  (0 ns)
	'getelementptr' operation ('dense_array_addr_2', dense_out/dense_out.cpp:39) [105]  (0 ns)
	'load' operation ('dense_array_load_1', dense_out/dense_out.cpp:39) on array 'dense_array', dense_out/dense_out.cpp:13 [106]  (2.32 ns)

 <State 31>: 17.4ns
The critical path consists of the following:
	'load' operation ('dense_array_load_1', dense_out/dense_out.cpp:39) on array 'dense_array', dense_out/dense_out.cpp:13 [106]  (2.32 ns)
	'fexp' operation ('tmp_5', dense_out/dense_out.cpp:39) [107]  (15.1 ns)

 <State 32>: 15.1ns
The critical path consists of the following:
	'fexp' operation ('tmp_5', dense_out/dense_out.cpp:39) [107]  (15.1 ns)

 <State 33>: 15.1ns
The critical path consists of the following:
	'fexp' operation ('tmp_5', dense_out/dense_out.cpp:39) [107]  (15.1 ns)

 <State 34>: 15.1ns
The critical path consists of the following:
	'fexp' operation ('tmp_5', dense_out/dense_out.cpp:39) [107]  (15.1 ns)

 <State 35>: 15.1ns
The critical path consists of the following:
	'fexp' operation ('tmp_5', dense_out/dense_out.cpp:39) [107]  (15.1 ns)

 <State 36>: 16.6ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6', dense_out/dense_out.cpp:39) [108]  (16.6 ns)

 <State 37>: 16.6ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6', dense_out/dense_out.cpp:39) [108]  (16.6 ns)

 <State 38>: 16.6ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6', dense_out/dense_out.cpp:39) [108]  (16.6 ns)

 <State 39>: 16.6ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6', dense_out/dense_out.cpp:39) [108]  (16.6 ns)

 <State 40>: 16.6ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6', dense_out/dense_out.cpp:39) [108]  (16.6 ns)

 <State 41>: 16.6ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6', dense_out/dense_out.cpp:39) [108]  (16.6 ns)

 <State 42>: 16.6ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6', dense_out/dense_out.cpp:39) [108]  (16.6 ns)

 <State 43>: 16.6ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6', dense_out/dense_out.cpp:39) [108]  (16.6 ns)

 <State 44>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('prediction_addr', dense_out/dense_out.cpp:39) [109]  (0 ns)
	'store' operation ('store_ln39', dense_out/dense_out.cpp:39) of variable 'tmp_6', dense_out/dense_out.cpp:39 on array 'prediction' [110]  (2.32 ns)

 <State 45>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
