高速Baugh-Wooley乘法器電路使用歪斜容忍技術
Skew-Tolerant Domino Techniques for High-Speed Baugh-Wooley Multiplier Circuit Design
動態電路、靜態電路、骨牌式動態電路、歪斜容忍動態電路
隨著高速的數位電子系統持續的成長，電路系統的操作頻率是亦隨之提高，而循序的操作時間將會增加數位電路的工作週期。採用常見的骨牌式電路(domino circuit)方法，在數位系統能消耗25%或更多的時間週期，設計者能隱藏更多的覆蓋時間透過較好的設計技巧。歪斜容忍設計（Skew-tolerant ）正可以提供時脈邊緣(clock edge)時，資料必須到達所需的設定時間(setup time)，還有時脈邊緣後，資料要一定的持續時間(hold time)的最大容忍度。歪斜容忍設計可以使用多的時間的覆蓋而省去拴鎖電路(lathes) 、邊緣觸發、循序操作的覆蓋。本論文利用歪斜容忍電路設計，對於常見的骨牌電路的架構利用覆蓋時間的方式提供了時間的歪斜還有邏輯設計路徑的不均勻，增加了電路的效率。這篇論文利用了歪斜容忍骨牌式電路設計了高速的Baugh-Wooley乘法器電路。我們也提供了一些原理在設計這個電路時所需要的考慮方法,從模擬的結果證實了效能的提昇。
Most digital system has been an increased growth. To increase the frequency of operation is considered. Timing in high-performance digital systems shrink faster than simple process improvement allows, sequencing overhead consumes an increasing timing of the clock period.The overhead of conventional domino circuit can consume 25% or more of the cycle time in digital systems. The designer can hide much of this overhead through better design techniques. The Skew-tolerant design is avoiding hard edges in which data must setup before a clock edge but will not continue propagating until after the clock edge. Skew-tolerant domino circuits use multiple overlapping clocks to eliminate latches, removing hard edges and hiding the sequencing overhead.This thesis presents skew-tolerant circuit design, the conventional architecture suffers significant timing overhead due to system clock skew and logic path unbalance, which in turn decreases the performance of a circuit. This paper presents a design of high-speed Baugh-Wooley multiplier based on skew-tolerant domino.And we also provide some principles which should be considered in this design. From simulation results, it is demonstrated that the performance is improved.
