
*** Running vivado
    with args -log metastable_ro_wrapper.vds -m64 -mode batch -messageDb vivado.pb -source metastable_ro_wrapper.tcl


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source metastable_ro_wrapper.tcl
# set_param gui.test TreeTableDev
# set_param xicom.use_bs_reader 1
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# set_msg_config -id {HDL-1065} -limit 10000
# set_msg_config -id {Synth 8-256} -limit 10000
# set_msg_config -id {Synth 8-638} -limit 10000
# create_project -in_memory -part xc7z020clg484-1
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.cache/wt [current_project]
# set_property parent.project_path /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# set_property board_part em.avnet.com:zed:part0:1.2 [current_project]
# set_property ip_repo_paths /home/srihari/Hardware_securiy/Ips [current_project]
# add_files /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/metastable_ro.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/srihari/Hardware_securiy/Ips'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
# set_property used_in_implementation false [get_files -all /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/metastable_ro_processing_system7_0_0.xdc]
# set_property used_in_implementation false [get_files -all /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_rst_processing_system7_0_100M_0/metastable_ro_rst_processing_system7_0_100M_0_board.xdc]
# set_property used_in_implementation false [get_files -all /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_rst_processing_system7_0_100M_0/metastable_ro_rst_processing_system7_0_100M_0.xdc]
# set_property used_in_implementation false [get_files -all /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_rst_processing_system7_0_100M_0/metastable_ro_rst_processing_system7_0_100M_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_clk_wiz_0_0/metastable_ro_clk_wiz_0_0_board.xdc]
# set_property used_in_implementation false [get_files -all /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_clk_wiz_0_0/metastable_ro_clk_wiz_0_0.xdc]
# set_property used_in_implementation false [get_files -all /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_clk_wiz_0_0/metastable_ro_clk_wiz_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_1_0/metastable_ro_axi_gpio_1_0_board.xdc]
# set_property used_in_implementation false [get_files -all /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_1_0/metastable_ro_axi_gpio_1_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_1_0/metastable_ro_axi_gpio_1_0.xdc]
# set_property used_in_implementation false [get_files -all /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_0_0/metastable_ro_axi_gpio_0_0_board.xdc]
# set_property used_in_implementation false [get_files -all /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_0_0/metastable_ro_axi_gpio_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_0_0/metastable_ro_axi_gpio_0_0.xdc]
# set_property used_in_implementation false [get_files -all /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_xbar_0/metastable_ro_xbar_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_0_2/metastable_ro_axi_gpio_0_2_board.xdc]
# set_property used_in_implementation false [get_files -all /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_0_2/metastable_ro_axi_gpio_0_2_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_0_2/metastable_ro_axi_gpio_0_2.xdc]
# set_property used_in_implementation false [get_files -all /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_blk_mem_gen_0_0/metastable_ro_blk_mem_gen_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_bram_ctrl_0_0/metastable_ro_axi_bram_ctrl_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_1_1/metastable_ro_axi_gpio_1_1_board.xdc]
# set_property used_in_implementation false [get_files -all /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_1_1/metastable_ro_axi_gpio_1_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_1_1/metastable_ro_axi_gpio_1_1.xdc]
# set_property used_in_implementation false [get_files -all /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_c_shift_ram_0_0/metastable_ro_c_shift_ram_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_auto_pc_0/metastable_ro_auto_pc_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_auto_pc_1/metastable_ro_auto_pc_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_auto_pc_2/metastable_ro_auto_pc_2_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_auto_pc_3/metastable_ro_auto_pc_3_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_auto_pc_4/metastable_ro_auto_pc_4_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/metastable_ro_ooc.xdc]
# set_property is_locked true [get_files /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/metastable_ro.bd]
# read_verilog -library xil_defaultlib /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/imports/hdl/metastable_ro_wrapper.v
# read_xdc /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/constrs_1/new/meta.xdc
# set_property used_in_implementation false [get_files /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/constrs_1/new/meta.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# catch { write_hwdef -file metastable_ro_wrapper.hwdef }
# synth_design -top metastable_ro_wrapper -part xc7z020clg484-1
Command: synth_design -top metastable_ro_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2014.11' and will expire in -518 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
WARNING: [Synth 8-1935] empty port in module declaration [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/user.org/bram_control_v1_0/f0e333dd/src/bram_control.sv:28]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 959.000 ; gain = 200.551 ; free physical = 410 ; free virtual = 10199
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'metastable_ro_wrapper' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/imports/hdl/metastable_ro_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'metastable_ro' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/hdl/metastable_ro.v:1362]
INFO: [Synth 8-638] synthesizing module 'metastable_ro_util_vector_logic_1_5' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_util_vector_logic_1_5/synth/metastable_ro_util_vector_logic_1_5.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at '/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_util_vector_logic_1_5/synth/metastable_ro_util_vector_logic_1_5.vhd:89]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized0' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized0' (1#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'metastable_ro_util_vector_logic_1_5' (2#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_util_vector_logic_1_5/synth/metastable_ro_util_vector_logic_1_5.vhd:67]
INFO: [Synth 8-638] synthesizing module 'metastable_ro_not_s_equals0_0' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_not_s_equals0_0/synth/metastable_ro_not_s_equals0_0.vhd:66]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at '/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_not_s_equals0_0/synth/metastable_ro_not_s_equals0_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized2' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized2' (2#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'metastable_ro_not_s_equals0_0' (3#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_not_s_equals0_0/synth/metastable_ro_not_s_equals0_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'metastable_ro_util_vector_logic_1_4' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_util_vector_logic_1_4/synth/metastable_ro_util_vector_logic_1_4.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at '/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_util_vector_logic_1_4/synth/metastable_ro_util_vector_logic_1_4.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'metastable_ro_util_vector_logic_1_4' (4#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_util_vector_logic_1_4/synth/metastable_ro_util_vector_logic_1_4.vhd:67]
INFO: [Synth 8-638] synthesizing module 'GND' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3852]
INFO: [Synth 8-256] done synthesizing module 'GND' (5#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3852]
INFO: [Synth 8-638] synthesizing module 'metastable_ro_util_vector_logic_1_6' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_util_vector_logic_1_6/synth/metastable_ro_util_vector_logic_1_6.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at '/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_util_vector_logic_1_6/synth/metastable_ro_util_vector_logic_1_6.vhd:89]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized4' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized4' (5#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'metastable_ro_util_vector_logic_1_6' (6#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_util_vector_logic_1_6/synth/metastable_ro_util_vector_logic_1_6.vhd:67]
INFO: [Synth 8-638] synthesizing module 'metastable_ro_MUX_SELECT_OR_0' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_MUX_SELECT_OR_0/synth/metastable_ro_MUX_SELECT_OR_0.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at '/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_MUX_SELECT_OR_0/synth/metastable_ro_MUX_SELECT_OR_0.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'metastable_ro_MUX_SELECT_OR_0' (7#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_MUX_SELECT_OR_0/synth/metastable_ro_MUX_SELECT_OR_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'metastable_ro_util_vector_logic_1_2' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_util_vector_logic_1_2/synth/metastable_ro_util_vector_logic_1_2.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at '/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_util_vector_logic_1_2/synth/metastable_ro_util_vector_logic_1_2.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'metastable_ro_util_vector_logic_1_2' (8#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_util_vector_logic_1_2/synth/metastable_ro_util_vector_logic_1_2.vhd:67]
INFO: [Synth 8-638] synthesizing module 'metastable_ro_util_vector_logic_1_3' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_util_vector_logic_1_3/synth/metastable_ro_util_vector_logic_1_3.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at '/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_util_vector_logic_1_3/synth/metastable_ro_util_vector_logic_1_3.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'metastable_ro_util_vector_logic_1_3' (9#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_util_vector_logic_1_3/synth/metastable_ro_util_vector_logic_1_3.vhd:67]
INFO: [Synth 8-638] synthesizing module 'metastable_ro_PI_controller_0_0' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_PI_controller_0_0/synth/metastable_ro_PI_controller_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'PI_controller' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/user.org/PI_controller_v1_0/55e751c6/src/PI_controller.sv:3]
INFO: [Synth 8-4472] Detected and applied attribute dont_touch = yes [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/user.org/PI_controller_v1_0/55e751c6/src/PI_controller.sv:28]
INFO: [Synth 8-4472] Detected and applied attribute dont_touch = yes [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/user.org/PI_controller_v1_0/55e751c6/src/PI_controller.sv:35]
INFO: [Synth 8-4472] Detected and applied attribute dont_touch = yes [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/user.org/PI_controller_v1_0/55e751c6/src/PI_controller.sv:36]
INFO: [Synth 8-4472] Detected and applied attribute dont_touch = yes [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/user.org/PI_controller_v1_0/55e751c6/src/PI_controller.sv:37]
INFO: [Synth 8-4472] Detected and applied attribute dont_touch = yes [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/user.org/PI_controller_v1_0/55e751c6/src/PI_controller.sv:38]
INFO: [Synth 8-4472] Detected and applied attribute dont_touch = yes [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/user.org/PI_controller_v1_0/55e751c6/src/PI_controller.sv:43]
INFO: [Synth 8-4472] Detected and applied attribute dont_touch = yes [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/user.org/PI_controller_v1_0/55e751c6/src/PI_controller.sv:44]
INFO: [Synth 8-4472] Detected and applied attribute dont_touch = yes [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/user.org/PI_controller_v1_0/55e751c6/src/PI_controller.sv:45]
INFO: [Synth 8-4472] Detected and applied attribute dont_touch = yes [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/user.org/PI_controller_v1_0/55e751c6/src/PI_controller.sv:46]
INFO: [Synth 8-4472] Detected and applied attribute dont_touch = yes [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/user.org/PI_controller_v1_0/55e751c6/src/PI_controller.sv:49]
WARNING: [Synth 8-639] system function call 'floor' not supported [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/user.org/PI_controller_v1_0/55e751c6/src/PI_controller.sv:74]
WARNING: [Synth 8-639] system function call 'floor' not supported [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/user.org/PI_controller_v1_0/55e751c6/src/PI_controller.sv:74]
WARNING: [Synth 8-639] system function call 'floor' not supported [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/user.org/PI_controller_v1_0/55e751c6/src/PI_controller.sv:83]
WARNING: [Synth 8-639] system function call 'floor' not supported [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/user.org/PI_controller_v1_0/55e751c6/src/PI_controller.sv:83]
INFO: [Synth 8-256] done synthesizing module 'PI_controller' (10#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/user.org/PI_controller_v1_0/55e751c6/src/PI_controller.sv:3]
INFO: [Synth 8-256] done synthesizing module 'metastable_ro_PI_controller_0_0' (11#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_PI_controller_0_0/synth/metastable_ro_PI_controller_0_0.v:56]
WARNING: [Synth 8-350] instance 'PI_controller_0' of module 'metastable_ro_PI_controller_0_0' requires 7 connections, but only 5 given [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/hdl/metastable_ro.v:1685]
INFO: [Synth 8-638] synthesizing module 'metastable_ro_xlconcat_1_1' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_xlconcat_1_1/synth/metastable_ro_xlconcat_1_1.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/21a398c4/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (12#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/21a398c4/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'metastable_ro_xlconcat_1_1' (13#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_xlconcat_1_1/synth/metastable_ro_xlconcat_1_1.v:57]
INFO: [Synth 8-638] synthesizing module 'metastable_ro_xlconcat_1_0' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_xlconcat_1_0/synth/metastable_ro_xlconcat_1_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'metastable_ro_xlconcat_1_0' (14#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_xlconcat_1_0/synth/metastable_ro_xlconcat_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'VCC' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35476]
INFO: [Synth 8-256] done synthesizing module 'VCC' (15#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35476]
INFO: [Synth 8-638] synthesizing module 'metastable_ro_xlconstant_3_0' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_xlconstant_3_0/sim/metastable_ro_xlconstant_3_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (16#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'metastable_ro_xlconstant_3_0' (17#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_xlconstant_3_0/sim/metastable_ro_xlconstant_3_0.v:56]
INFO: [Synth 8-638] synthesizing module 'metastable_ro_axi_bram_ctrl_0_0' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_bram_ctrl_0_0/synth/metastable_ro_axi_bram_ctrl_0_0.vhd:104]
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at '/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/axi_bram_ctrl.vhd:123' bound to instance 'U0' of component 'axi_bram_ctrl' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_bram_ctrl_0_0/synth/metastable_ro_axi_bram_ctrl_0_0.vhd:247]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl__parameterized0' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/axi_bram_ctrl.vhd:292]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/axi_bram_ctrl_top.vhd:397]
INFO: [Synth 8-638] synthesizing module 'full_axi' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/full_axi.vhd:381]
INFO: [Synth 8-3919] null assignment ignored [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/full_axi.vhd:626]
INFO: [Synth 8-638] synthesizing module 'sng_port_arb' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/sng_port_arb.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'sng_port_arb' (18#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/sng_port_arb.vhd:189]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/wr_chnl.vhd:403]
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/wr_chnl.vhd:370]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/wrap_brst.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (19#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/wrap_brst.vhd:208]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:133]
INFO: [Synth 8-3491] module 'FDR' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3001' bound to instance 'Data_Exists_DFF' of component 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:230]
INFO: [Synth 8-638] synthesizing module 'FDR' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3001]
INFO: [Synth 8-256] done synthesizing module 'FDR' (20#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3001]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:247]
INFO: [Synth 8-638] synthesizing module 'MUXCY_L' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667]
INFO: [Synth 8-256] done synthesizing module 'MUXCY_L' (21#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674' bound to instance 'XORCY_I' of component 'XORCY' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:254]
INFO: [Synth 8-638] synthesizing module 'XORCY' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (22#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:260]
INFO: [Synth 8-638] synthesizing module 'FDRE' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (23#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674' bound to instance 'XORCY_I' of component 'XORCY' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674' bound to instance 'XORCY_I' of component 'XORCY' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674' bound to instance 'XORCY_I' of component 'XORCY' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:260]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (24#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (25#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (26#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/wr_chnl.vhd:403]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/rd_chnl.vhd:323]
INFO: [Synth 8-4512] found unpartitioned construct node [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/rd_chnl.vhd:2795]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (27#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/rd_chnl.vhd:323]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (28#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/full_axi.vhd:381]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (29#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/axi_bram_ctrl_top.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl__parameterized0' (30#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/axi_bram_ctrl.vhd:292]
INFO: [Synth 8-256] done synthesizing module 'metastable_ro_axi_bram_ctrl_0_0' (31#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_bram_ctrl_0_0/synth/metastable_ro_axi_bram_ctrl_0_0.vhd:104]
INFO: [Synth 8-638] synthesizing module 'metastable_ro_axi_gpio_0_2' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_0_2/synth/metastable_ro_axi_gpio_0_2.vhd:84]
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:189' bound to instance 'U0' of component 'axi_gpio' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_0_2/synth/metastable_ro_axi_gpio_0_2.vhd:163]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized0' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 10000 [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:219]
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 10000 [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:220]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (32#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (32#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (32#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (32#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (33#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:445]
INFO: [Synth 8-4512] found unpartitioned construct node [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:416]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (34#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (35#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-226] default block is never used [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/gpio_core.vhd:346]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:739]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:756]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (36#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (37#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized0' (38#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'metastable_ro_axi_gpio_0_2' (39#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_0_2/synth/metastable_ro_axi_gpio_0_2.vhd:84]
INFO: [Synth 8-638] synthesizing module 'metastable_ro_axi_gpio_1_1' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_1_1/synth/metastable_ro_axi_gpio_1_1.vhd:86]
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:189' bound to instance 'U0' of component 'axi_gpio' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_1_1/synth/metastable_ro_axi_gpio_1_1.vhd:167]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized2' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (39#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (39#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (39#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (39#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (39#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (39#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (39#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (39#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (39#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (39#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (39#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (39#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (39#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (39#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized17' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized17' (39#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized18' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized18' (39#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized19' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized19' (39#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized20' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized20' (39#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (39#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:445]
INFO: [Synth 8-4512] found unpartitioned construct node [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:416]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (39#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (39#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/interrupt_control_v3_1/61569263/hdl/src/vhdl/interrupt_control.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (40#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/interrupt_control_v3_1/61569263/hdl/src/vhdl/interrupt_control.vhd:259]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized0' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-226] default block is never used [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/gpio_core.vhd:579]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized0' (40#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized2' (40#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'metastable_ro_axi_gpio_1_1' (41#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_1_1/synth/metastable_ro_axi_gpio_1_1.vhd:86]
INFO: [Synth 8-638] synthesizing module 'metastable_ro_blk_mem_gen_0_0' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_blk_mem_gen_0_0/synth/metastable_ro_blk_mem_gen_0_0.vhd:78]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at '/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'U0' of component 'blk_mem_gen_v8_2' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_blk_mem_gen_0_0/synth/metastable_ro_blk_mem_gen_0_0.vhd:236]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized0' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (42#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12506]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper' (43#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (44#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized0' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12506]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' (44#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized0' (44#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (45#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (46#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (47#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth' (48#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized0' (49#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'metastable_ro_blk_mem_gen_0_0' (50#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_blk_mem_gen_0_0/synth/metastable_ro_blk_mem_gen_0_0.vhd:78]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (32) of module 'metastable_ro_blk_mem_gen_0_0' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/hdl/metastable_ro.v:1791]
INFO: [Synth 8-638] synthesizing module 'metastable_ro_bram_control_0_0' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_bram_control_0_0/synth/metastable_ro_bram_control_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'bram_control' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/user.org/bram_control_v1_0/f0e333dd/src/bram_control.sv:14]
WARNING: [Synth 8-308] ignoring empty port [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/user.org/bram_control_v1_0/f0e333dd/src/bram_control.sv:29]
INFO: [Synth 8-256] done synthesizing module 'bram_control' (51#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/user.org/bram_control_v1_0/f0e333dd/src/bram_control.sv:14]
INFO: [Synth 8-256] done synthesizing module 'metastable_ro_bram_control_0_0' (52#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_bram_control_0_0/synth/metastable_ro_bram_control_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'metastable_ro_c_shift_ram_0_0' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_c_shift_ram_0_0/synth/metastable_ro_c_shift_ram_0_0.vhd:67]
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0' declared at '/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0.vhd:109' bound to instance 'U0' of component 'c_shift_ram_v12_0' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_c_shift_ram_0_0/synth/metastable_ro_c_shift_ram_0_0.vhd:118]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0__parameterized0' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0.vhd:148]
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_viv' declared at '/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2485' bound to instance 'i_synth' of component 'c_shift_ram_v12_0_viv' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0.vhd:166]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized0' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'output_regs' of component 'c_reg_fd_v12_0_viv' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1956]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized0' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized0' (53#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy' (54#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized0' (55#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0__parameterized0' (56#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'metastable_ro_c_shift_ram_0_0' (57#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_c_shift_ram_0_0/synth/metastable_ro_c_shift_ram_0_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'metastable_ro_clk_wiz_0_0' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_clk_wiz_0_0/metastable_ro_clk_wiz_0_0.v:70]
INFO: [Synth 8-638] synthesizing module 'metastable_ro_clk_wiz_0_0_clk_wiz' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_clk_wiz_0_0/metastable_ro_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:10250]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (58#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:10250]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15990]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (59#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15990]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (60#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'metastable_ro_clk_wiz_0_0_clk_wiz' (61#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_clk_wiz_0_0/metastable_ro_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-256] done synthesizing module 'metastable_ro_clk_wiz_0_0' (62#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_clk_wiz_0_0/metastable_ro_clk_wiz_0_0.v:70]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'metastable_ro_clk_wiz_0_0' requires 5 connections, but only 4 given [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/hdl/metastable_ro.v:1821]
INFO: [Synth 8-638] synthesizing module 'metastable_ro_axi_gpio_0_0' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_0_0/synth/metastable_ro_axi_gpio_0_0.vhd:85]
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:189' bound to instance 'U0' of component 'axi_gpio' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_0_0/synth/metastable_ro_axi_gpio_0_0.vhd:165]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized4' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized1' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-226] default block is never used [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/gpio_core.vhd:579]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (62#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized1' (62#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized4' (62#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'metastable_ro_axi_gpio_0_0' (63#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_0_0/synth/metastable_ro_axi_gpio_0_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'metastable_ro_xlconstant_0_0' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_xlconstant_0_0/sim/metastable_ro_xlconstant_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized0' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized0' (63#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'metastable_ro_xlconstant_0_0' (64#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_xlconstant_0_0/sim/metastable_ro_xlconstant_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'metastable_ro_delay_top_0_1' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_delay_top_0_1/synth/metastable_ro_delay_top_0_1.v:56]
INFO: [Synth 8-638] synthesizing module 'delay_top' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/Xilinx/delay_top_v1_0/94a34374/metastability.srcs/sources_1/new/delay_top.v:22]
INFO: [Synth 8-4472] Detected and applied attribute dont_touch = yes [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/Xilinx/delay_top_v1_0/94a34374/metastability.srcs/sources_1/new/delay_top.v:34]
INFO: [Synth 8-4472] Detected and applied attribute dont_touch = yes [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/Xilinx/delay_top_v1_0/94a34374/metastability.srcs/sources_1/new/delay_top.v:35]
INFO: [Synth 8-4472] Detected and applied attribute dont_touch = yes [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/Xilinx/delay_top_v1_0/94a34374/metastability.srcs/sources_1/new/delay_top.v:36]
INFO: [Synth 8-4472] Detected and applied attribute dont_touch = yes [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/Xilinx/delay_top_v1_0/94a34374/metastability.srcs/sources_1/new/delay_top.v:37]
INFO: [Synth 8-4472] Detected and applied attribute dont_touch = yes [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/Xilinx/delay_top_v1_0/94a34374/metastability.srcs/sources_1/new/delay_top.v:52]
INFO: [Synth 8-4472] Detected and applied attribute dont_touch = yes [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/Xilinx/delay_top_v1_0/94a34374/metastability.srcs/sources_1/new/delay_top.v:53]
INFO: [Synth 8-4472] Detected and applied attribute dont_touch = yes [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/Xilinx/delay_top_v1_0/94a34374/metastability.srcs/sources_1/new/delay_top.v:55]
INFO: [Synth 8-4472] Detected and applied attribute dont_touch = yes [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/Xilinx/delay_top_v1_0/94a34374/metastability.srcs/sources_1/new/delay_top.v:56]
INFO: [Synth 8-638] synthesizing module 'coarse_delay_element' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/Xilinx/delay_top_v1_0/94a34374/metastability.srcs/sources_1/new/delay_top.v:104]
INFO: [Synth 8-638] synthesizing module 'lut_coarse_delay_element' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/Xilinx/delay_top_v1_0/94a34374/metastability.srcs/sources_1/new/delay_top.v:185]
INFO: [Synth 8-638] synthesizing module 'LUT6' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910]
INFO: [Synth 8-256] done synthesizing module 'LUT6' (65#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910]
INFO: [Synth 8-256] done synthesizing module 'lut_coarse_delay_element' (66#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/Xilinx/delay_top_v1_0/94a34374/metastability.srcs/sources_1/new/delay_top.v:185]
INFO: [Synth 8-256] done synthesizing module 'coarse_delay_element' (67#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/Xilinx/delay_top_v1_0/94a34374/metastability.srcs/sources_1/new/delay_top.v:104]
INFO: [Synth 8-4472] Detected and applied attribute dont_touch = yes [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/Xilinx/delay_top_v1_0/94a34374/metastability.srcs/sources_1/new/delay_top.v:65]
INFO: [Synth 8-256] done synthesizing module 'delay_top' (68#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/Xilinx/delay_top_v1_0/94a34374/metastability.srcs/sources_1/new/delay_top.v:22]
INFO: [Synth 8-256] done synthesizing module 'metastable_ro_delay_top_0_1' (69#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_delay_top_0_1/synth/metastable_ro_delay_top_0_1.v:56]
WARNING: [Synth 8-689] width (32) of port connection 'clk_coarse_delay_control_bits' does not match port width (64) of module 'metastable_ro_delay_top_0_1' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/hdl/metastable_ro.v:1851]
WARNING: [Synth 8-689] width (32) of port connection 'data_coarse_delay_control_bits' does not match port width (64) of module 'metastable_ro_delay_top_0_1' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/hdl/metastable_ro.v:1853]
INFO: [Synth 8-638] synthesizing module 'metastable_ro_axi_gpio_1_0' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_1_0/synth/metastable_ro_axi_gpio_1_0.vhd:85]
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:189' bound to instance 'U0' of component 'axi_gpio' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_1_0/synth/metastable_ro_axi_gpio_1_0.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'metastable_ro_axi_gpio_1_0' (70#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_1_0/synth/metastable_ro_axi_gpio_1_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'metastable_ro_lfsr_filter_0_0' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_lfsr_filter_0_0/synth/metastable_ro_lfsr_filter_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'lfsr_filter' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/user.org/lfsr_filter_v1_0/ba32908e/src/lfsr_filter.v:21]
INFO: [Synth 8-638] synthesizing module 'load_en_dff' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/user.org/lfsr_filter_v1_0/ba32908e/src/load_en_dff.v:21]
INFO: [Synth 8-256] done synthesizing module 'load_en_dff' (71#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/user.org/lfsr_filter_v1_0/ba32908e/src/load_en_dff.v:21]
INFO: [Synth 8-256] done synthesizing module 'lfsr_filter' (72#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/user.org/lfsr_filter_v1_0/ba32908e/src/lfsr_filter.v:21]
INFO: [Synth 8-256] done synthesizing module 'metastable_ro_lfsr_filter_0_0' (73#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_lfsr_filter_0_0/synth/metastable_ro_lfsr_filter_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'metastable_ro_util_vector_logic_2_0' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_util_vector_logic_2_0/synth/metastable_ro_util_vector_logic_2_0.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at '/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_util_vector_logic_2_0/synth/metastable_ro_util_vector_logic_2_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized6' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized6' (73#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'metastable_ro_util_vector_logic_2_0' (74#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_util_vector_logic_2_0/synth/metastable_ro_util_vector_logic_2_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'metastable_ro_util_vector_logic_1_0' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_util_vector_logic_1_0/synth/metastable_ro_util_vector_logic_1_0.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at '/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_util_vector_logic_1_0/synth/metastable_ro_util_vector_logic_1_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized8' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized8' (74#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'metastable_ro_util_vector_logic_1_0' (75#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_util_vector_logic_1_0/synth/metastable_ro_util_vector_logic_1_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'metastable_ro_mux_s0_0' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_mux_s0_0/synth/metastable_ro_mux_s0_0.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at '/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_mux_s0_0/synth/metastable_ro_mux_s0_0.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'metastable_ro_mux_s0_0' (76#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_mux_s0_0/synth/metastable_ro_mux_s0_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'metastable_ro_util_vector_logic_1_1' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_util_vector_logic_1_1/synth/metastable_ro_util_vector_logic_1_1.vhd:66]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at '/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_util_vector_logic_1_1/synth/metastable_ro_util_vector_logic_1_1.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'metastable_ro_util_vector_logic_1_1' (77#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_util_vector_logic_1_1/synth/metastable_ro_util_vector_logic_1_1.vhd:66]
INFO: [Synth 8-638] synthesizing module 'metastable_ro_processing_system7_0_0' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/synth/metastable_ro_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:154]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2232]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (78#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2233]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2234]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2236]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2237]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2238]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2239]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2240]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2241]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2242]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2243]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2244]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2245]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
INFO: [Common 17-14] Message 'Synth 8-4446' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'PS7' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:26452]
INFO: [Synth 8-256] done synthesizing module 'PS7' (79#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:26452]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:215]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:216]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:232]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:246]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:247]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:261]
WARNING: [Synth 8-3848] Net PJTAG_TDO in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:298]
WARNING: [Synth 8-3848] Net TRACE_CTL_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1304]
WARNING: [Synth 8-3848] Net TRACE_DATA_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1305]
WARNING: [Synth 8-3848] Net TRACE_CLK_OUT in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:407]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1050]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1051]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1054]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1052]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1053]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1059]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1060]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1063]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1061]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1062]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1072]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1070]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1071]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (80#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:154]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/synth/metastable_ro_processing_system7_0_0.v:343]
INFO: [Synth 8-256] done synthesizing module 'metastable_ro_processing_system7_0_0' (81#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/synth/metastable_ro_processing_system7_0_0.v:57]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'metastable_ro_processing_system7_0_0' requires 80 connections, but only 65 given [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/hdl/metastable_ro.v:1904]
INFO: [Synth 8-638] synthesizing module 'metastable_ro_processing_system7_0_axi_periph_1' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/hdl/metastable_ro.v:2230]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1H25F89' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/hdl/metastable_ro.v:12]
INFO: [Synth 8-638] synthesizing module 'metastable_ro_auto_pc_0' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_auto_pc_0/synth/metastable_ro_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector' (82#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice' (83#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' (83#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' (83#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' (83#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi' (84#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice' (85#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' (86#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' (87#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' (88#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' (89#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' (90#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' (91#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' (91#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' (92#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' (93#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' (94#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' (94#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' (94#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' (95#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' (95#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' (95#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' (95#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' (95#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' (95#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' (95#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' (95#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s' (96#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' (97#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'metastable_ro_auto_pc_0' (98#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_auto_pc_0/synth/metastable_ro_auto_pc_0.v:57]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'metastable_ro_auto_pc_0' requires 56 connections, but only 54 given [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/hdl/metastable_ro.v:235]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1H25F89' (99#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/hdl/metastable_ro.v:12]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_A2FVRH' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/hdl/metastable_ro.v:292]
INFO: [Synth 8-638] synthesizing module 'metastable_ro_auto_pc_1' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_auto_pc_1/synth/metastable_ro_auto_pc_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'metastable_ro_auto_pc_1' (100#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_auto_pc_1/synth/metastable_ro_auto_pc_1.v:57]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'metastable_ro_auto_pc_1' requires 56 connections, but only 54 given [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/hdl/metastable_ro.v:515]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_A2FVRH' (101#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/hdl/metastable_ro.v:292]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_MXURW0' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/hdl/metastable_ro.v:572]
INFO: [Synth 8-638] synthesizing module 'metastable_ro_auto_pc_2' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_auto_pc_2/synth/metastable_ro_auto_pc_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'metastable_ro_auto_pc_2' (102#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_auto_pc_2/synth/metastable_ro_auto_pc_2.v:57]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'metastable_ro_auto_pc_2' requires 56 connections, but only 54 given [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/hdl/metastable_ro.v:795]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_MXURW0' (103#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/hdl/metastable_ro.v:572]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1K0EGKK' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/hdl/metastable_ro.v:852]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1K0EGKK' (104#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/hdl/metastable_ro.v:852]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_1H3W43U' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/hdl/metastable_ro.v:1082]
INFO: [Synth 8-638] synthesizing module 'metastable_ro_auto_pc_3' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_auto_pc_3/synth/metastable_ro_auto_pc_3.v:57]
INFO: [Synth 8-256] done synthesizing module 'metastable_ro_auto_pc_3' (105#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_auto_pc_3/synth/metastable_ro_auto_pc_3.v:57]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'metastable_ro_auto_pc_3' requires 56 connections, but only 54 given [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/hdl/metastable_ro.v:1305]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_1H3W43U' (106#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/hdl/metastable_ro.v:1082]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_18O249Y' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/hdl/metastable_ro.v:3501]
INFO: [Synth 8-638] synthesizing module 'metastable_ro_auto_pc_4' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_auto_pc_4/synth/metastable_ro_auto_pc_4.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' (106#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'metastable_ro_auto_pc_4' (107#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_auto_pc_4/synth/metastable_ro_auto_pc_4.v:57]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'metastable_ro_auto_pc_4' requires 79 connections, but only 77 given [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/hdl/metastable_ro.v:3816]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_18O249Y' (108#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/hdl/metastable_ro.v:3501]
INFO: [Synth 8-638] synthesizing module 'metastable_ro_xbar_0' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_xbar_0/synth/metastable_ro_xbar_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar_sasd' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter_sasd' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter_sasd' (109#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_carry_and' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_carry_and' (110#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static' (111#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' (111#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' (111#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' (111#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized3' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized3' (111#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder' (112#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter' (113#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter__parameterized0' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter__parameterized0' (113#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc' (114#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' (114#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' (114#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' (114#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' (114#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:195]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave' (115#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar_sasd' (116#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar' (117#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'metastable_ro_xbar_0' (118#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_xbar_0/synth/metastable_ro_xbar_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'metastable_ro_processing_system7_0_axi_periph_1' (119#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/hdl/metastable_ro.v:2230]
INFO: [Synth 8-638] synthesizing module 'metastable_ro_util_vector_logic_0_1' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_util_vector_logic_0_1/synth/metastable_ro_util_vector_logic_0_1.vhd:66]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at '/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_util_vector_logic_0_1/synth/metastable_ro_util_vector_logic_0_1.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'metastable_ro_util_vector_logic_0_1' (120#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_util_vector_logic_0_1/synth/metastable_ro_util_vector_logic_0_1.vhd:66]
INFO: [Synth 8-638] synthesizing module 'metastable_ro_util_vector_logic_0_2' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_util_vector_logic_0_2/synth/metastable_ro_util_vector_logic_0_2.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at '/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_util_vector_logic_0_2/synth/metastable_ro_util_vector_logic_0_2.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'metastable_ro_util_vector_logic_0_2' (121#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_util_vector_logic_0_2/synth/metastable_ro_util_vector_logic_0_2.vhd:67]
INFO: [Synth 8-638] synthesizing module 'metastable_ro_rst_processing_system7_0_100M_0' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_rst_processing_system7_0_100M_0/synth/metastable_ro_rst_processing_system7_0_100M_0.vhd:74]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_rst_processing_system7_0_100M_0/synth/metastable_ro_rst_processing_system7_0_100M_0.vhd:120]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized0' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34504' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34504]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (122#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34504]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (122#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (123#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (124#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence' (125#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized0' (126#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'metastable_ro_rst_processing_system7_0_100M_0' (127#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_rst_processing_system7_0_100M_0/synth/metastable_ro_rst_processing_system7_0_100M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_processing_system7_0_100M' of module 'metastable_ro_rst_processing_system7_0_100M_0' requires 10 connections, but only 7 given [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/hdl/metastable_ro.v:2129]
INFO: [Synth 8-638] synthesizing module 'metastable_ro_trng_control_0_0' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_trng_control_0_0/synth/metastable_ro_trng_control_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'trng_control' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/user.org/trng_control_v1_0/df9b37d1/src/trng_control.sv:15]
INFO: [Synth 8-256] done synthesizing module 'trng_control' (128#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/user.org/trng_control_v1_0/df9b37d1/src/trng_control.sv:15]
INFO: [Synth 8-256] done synthesizing module 'metastable_ro_trng_control_0_0' (129#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_trng_control_0_0/synth/metastable_ro_trng_control_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'metastable_ro_util_vector_logic_0_0' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_util_vector_logic_0_0/synth/metastable_ro_util_vector_logic_0_0.vhd:66]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at '/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_util_vector_logic_0_0/synth/metastable_ro_util_vector_logic_0_0.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'metastable_ro_util_vector_logic_0_0' (130#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_util_vector_logic_0_0/synth/metastable_ro_util_vector_logic_0_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'metastable_ro_util_vector_logic_0_3' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_util_vector_logic_0_3/synth/metastable_ro_util_vector_logic_0_3.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at '/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_util_vector_logic_0_3/synth/metastable_ro_util_vector_logic_0_3.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'metastable_ro_util_vector_logic_0_3' (131#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_util_vector_logic_0_3/synth/metastable_ro_util_vector_logic_0_3.vhd:67]
INFO: [Synth 8-638] synthesizing module 'metastable_ro_xlconcat_0_0' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_xlconcat_0_0/synth/metastable_ro_xlconcat_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconcat__parameterized0' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/21a398c4/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat__parameterized0' (131#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/21a398c4/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'metastable_ro_xlconcat_0_0' (132#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_xlconcat_0_0/synth/metastable_ro_xlconcat_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'metastable_ro_xlconcat_1_2' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_xlconcat_1_2/synth/metastable_ro_xlconcat_1_2.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconcat__parameterized1' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/21a398c4/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat__parameterized1' (132#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/21a398c4/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'metastable_ro_xlconcat_1_2' (133#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_xlconcat_1_2/synth/metastable_ro_xlconcat_1_2.v:57]
INFO: [Synth 8-638] synthesizing module 'metastable_ro_xlconcat_1_3' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_xlconcat_1_3/synth/metastable_ro_xlconcat_1_3.v:57]
INFO: [Synth 8-256] done synthesizing module 'metastable_ro_xlconcat_1_3' (134#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_xlconcat_1_3/synth/metastable_ro_xlconcat_1_3.v:57]
INFO: [Synth 8-638] synthesizing module 'metastable_ro_xlconstant_1_0' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_xlconstant_1_0/sim/metastable_ro_xlconstant_1_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized1' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized1' (134#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'metastable_ro_xlconstant_1_0' (135#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_xlconstant_1_0/sim/metastable_ro_xlconstant_1_0.v:56]
INFO: [Synth 8-638] synthesizing module 'metastable_ro_xlconstant_1_1' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_xlconstant_1_1/sim/metastable_ro_xlconstant_1_1.v:56]
INFO: [Synth 8-256] done synthesizing module 'metastable_ro_xlconstant_1_1' (136#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_xlconstant_1_1/sim/metastable_ro_xlconstant_1_1.v:56]
INFO: [Synth 8-256] done synthesizing module 'metastable_ro' (137#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/hdl/metastable_ro.v:1362]
INFO: [Synth 8-256] done synthesizing module 'metastable_ro_wrapper' (138#1) [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/imports/hdl/metastable_ro_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:00 ; elapsed = 00:02:00 . Memory (MB): peak = 1188.027 ; gain = 429.578 ; free physical = 194 ; free virtual = 10006
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:01 ; elapsed = 00:02:01 . Memory (MB): peak = 1188.027 ; gain = 429.578 ; free physical = 211 ; free virtual = 10024
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 812 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'metastable_ro_i/clk_wiz_0/inst/clkin1_ibufg' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_clk_wiz_0_0/metastable_ro_clk_wiz_0_0_clk_wiz.v:81]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/metastable_ro_processing_system7_0_0.xdc] for cell 'metastable_ro_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/metastable_ro_processing_system7_0_0.xdc] for cell 'metastable_ro_i/processing_system7_0/inst'
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/metastable_ro_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/metastable_ro_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/metastable_ro_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_rst_processing_system7_0_100M_0/metastable_ro_rst_processing_system7_0_100M_0_board.xdc] for cell 'metastable_ro_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_rst_processing_system7_0_100M_0/metastable_ro_rst_processing_system7_0_100M_0_board.xdc] for cell 'metastable_ro_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_rst_processing_system7_0_100M_0/metastable_ro_rst_processing_system7_0_100M_0.xdc] for cell 'metastable_ro_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_rst_processing_system7_0_100M_0/metastable_ro_rst_processing_system7_0_100M_0.xdc] for cell 'metastable_ro_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_clk_wiz_0_0/metastable_ro_clk_wiz_0_0_board.xdc] for cell 'metastable_ro_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_clk_wiz_0_0/metastable_ro_clk_wiz_0_0_board.xdc] for cell 'metastable_ro_i/clk_wiz_0/inst'
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_clk_wiz_0_0/metastable_ro_clk_wiz_0_0.xdc] for cell 'metastable_ro_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_clk_wiz_0_0/metastable_ro_clk_wiz_0_0.xdc] for cell 'metastable_ro_i/clk_wiz_0/inst'
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_clk_wiz_0_0/metastable_ro_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/metastable_ro_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/metastable_ro_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_1_0/metastable_ro_axi_gpio_1_0_board.xdc] for cell 'metastable_ro_i/fine_delay_ctrl/U0'
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_1_0/metastable_ro_axi_gpio_1_0_board.xdc] for cell 'metastable_ro_i/fine_delay_ctrl/U0'
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_1_0/metastable_ro_axi_gpio_1_0.xdc] for cell 'metastable_ro_i/fine_delay_ctrl/U0'
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_1_0/metastable_ro_axi_gpio_1_0.xdc] for cell 'metastable_ro_i/fine_delay_ctrl/U0'
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_0_0/metastable_ro_axi_gpio_0_0_board.xdc] for cell 'metastable_ro_i/coarse_delay_ctrl/U0'
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_0_0/metastable_ro_axi_gpio_0_0_board.xdc] for cell 'metastable_ro_i/coarse_delay_ctrl/U0'
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_0_0/metastable_ro_axi_gpio_0_0.xdc] for cell 'metastable_ro_i/coarse_delay_ctrl/U0'
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_0_0/metastable_ro_axi_gpio_0_0.xdc] for cell 'metastable_ro_i/coarse_delay_ctrl/U0'
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_0_2/metastable_ro_axi_gpio_0_2_board.xdc] for cell 'metastable_ro_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_0_2/metastable_ro_axi_gpio_0_2_board.xdc] for cell 'metastable_ro_i/axi_gpio_0/U0'
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_0_2/metastable_ro_axi_gpio_0_2.xdc] for cell 'metastable_ro_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_0_2/metastable_ro_axi_gpio_0_2.xdc] for cell 'metastable_ro_i/axi_gpio_0/U0'
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_1_1/metastable_ro_axi_gpio_1_1_board.xdc] for cell 'metastable_ro_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_1_1/metastable_ro_axi_gpio_1_1_board.xdc] for cell 'metastable_ro_i/axi_gpio_1/U0'
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_1_1/metastable_ro_axi_gpio_1_1.xdc] for cell 'metastable_ro_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_1_1/metastable_ro_axi_gpio_1_1.xdc] for cell 'metastable_ro_i/axi_gpio_1/U0'
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/constrs_1/new/meta.xdc]
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/constrs_1/new/meta.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/constrs_1/new/meta.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/metastable_ro_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/metastable_ro_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc]
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/metastable_ro_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/metastable_ro_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 804 instances were transformed.
  FDR => FDRE: 799 instances
  MUXCY_L => MUXCY: 4 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1399.039 ; gain = 0.000 ; free physical = 136 ; free virtual = 9943
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:15 ; elapsed = 00:02:14 . Memory (MB): peak = 1399.039 ; gain = 640.590 ; free physical = 147 ; free virtual = 9955
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:15 ; elapsed = 00:02:14 . Memory (MB): peak = 1399.039 ; gain = 640.590 ; free physical = 147 ; free virtual = 9955
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for metastable_ro_i. (constraint file  /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc, line 7).
Applied set_property DONT_TOUCH = true for metastable_ro_i/processing_system7_0. (constraint file  /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc, line 10).
Applied set_property DONT_TOUCH = true for metastable_ro_i/rst_processing_system7_0_100M. (constraint file  /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc, line 13).
Applied set_property DONT_TOUCH = true for metastable_ro_i/clk_wiz_0. (constraint file  /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc, line 16).
Applied set_property DONT_TOUCH = true for metastable_ro_i/processing_system7_0_axi_periph. (constraint file  /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc, line 19).
Applied set_property DONT_TOUCH = true for metastable_ro_i/fine_delay_ctrl. (constraint file  /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc, line 22).
Applied set_property DONT_TOUCH = true for metastable_ro_i/coarse_delay_ctrl. (constraint file  /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc, line 25).
Applied set_property DONT_TOUCH = true for metastable_ro_i/processing_system7_0_axi_periph/xbar. (constraint file  /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc, line 28).
Applied set_property DONT_TOUCH = true for metastable_ro_i/axi_gpio_0. (constraint file  /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc, line 31).
Applied set_property DONT_TOUCH = true for metastable_ro_i/trng_control_0. (constraint file  /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc, line 34).
Applied set_property DONT_TOUCH = true for metastable_ro_i/lfsr_filter_0. (constraint file  /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc, line 37).
Applied set_property DONT_TOUCH = true for metastable_ro_i/xlconcat_0. (constraint file  /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc, line 40).
Applied set_property DONT_TOUCH = true for metastable_ro_i/constant_1023. (constraint file  /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc, line 43).
Applied set_property DONT_TOUCH = true for metastable_ro_i/bram_control_0. (constraint file  /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc, line 46).
Applied set_property DONT_TOUCH = true for metastable_ro_i/blk_mem_gen_0. (constraint file  /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc, line 49).
Applied set_property DONT_TOUCH = true for metastable_ro_i/axi_bram_ctrl_0. (constraint file  /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc, line 52).
Applied set_property DONT_TOUCH = true for metastable_ro_i/axi_gpio_1. (constraint file  /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc, line 55).
Applied set_property DONT_TOUCH = true for metastable_ro_i/uart_tranf_complete_inv. (constraint file  /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc, line 58).
Applied set_property DONT_TOUCH = true for metastable_ro_i/delay_top_0. (constraint file  /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc, line 61).
Applied set_property DONT_TOUCH = true for metastable_ro_i/rst_inv. (constraint file  /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc, line 64).
Applied set_property DONT_TOUCH = true for metastable_ro_i/rst_or_uart_complete. (constraint file  /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc, line 67).
Applied set_property DONT_TOUCH = true for metastable_ro_i/util_vector_logic_0. (constraint file  /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc, line 70).
Applied set_property DONT_TOUCH = true for metastable_ro_i/mux_s0_select_LFSR. (constraint file  /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc, line 73).
Applied set_property DONT_TOUCH = true for metastable_ro_i/mux_s1_SELECT_RAW. (constraint file  /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc, line 76).
Applied set_property DONT_TOUCH = true for metastable_ro_i/not_s_equals0. (constraint file  /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc, line 79).
Applied set_property DONT_TOUCH = true for metastable_ro_i/lfsr_or_raw_mux. (constraint file  /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc, line 82).
Applied set_property DONT_TOUCH = true for metastable_ro_i/xlconstant_1. (constraint file  /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc, line 85).
Applied set_property DONT_TOUCH = true for metastable_ro_i/Pi_clk_delay. (constraint file  /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc, line 88).
Applied set_property DONT_TOUCH = true for metastable_ro_i/xlconstant_2. (constraint file  /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc, line 91).
Applied set_property DONT_TOUCH = true for metastable_ro_i/PI_data_delay. (constraint file  /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc, line 94).
Applied set_property DONT_TOUCH = true for metastable_ro_i/PI_CLK_CTRL. (constraint file  /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc, line 97).
Applied set_property DONT_TOUCH = true for metastable_ro_i/PI_DATA_CTRL. (constraint file  /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc, line 100).
Applied set_property DONT_TOUCH = true for metastable_ro_i/ARM_DATA_CTRL. (constraint file  /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc, line 103).
Applied set_property DONT_TOUCH = true for metastable_ro_i/ARM_CLK_CTRL. (constraint file  /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc, line 106).
Applied set_property DONT_TOUCH = true for metastable_ro_i/ARM_CORE_SELECT. (constraint file  /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc, line 109).
Applied set_property DONT_TOUCH = true for metastable_ro_i/MUX_CLKDELAY_SELECT_OR. (constraint file  /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc, line 112).
Applied set_property DONT_TOUCH = true for metastable_ro_i/MUX_DATADELAY_SELECT_OR. (constraint file  /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc, line 115).
Applied set_property DONT_TOUCH = true for metastable_ro_i/ZERo. (constraint file  /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc, line 118).
Applied set_property DONT_TOUCH = true for metastable_ro_i/xlconcat_1. (constraint file  /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc, line 121).
Applied set_property DONT_TOUCH = true for metastable_ro_i/xlconcat_2. (constraint file  /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc, line 124).
Applied set_property DONT_TOUCH = true for metastable_ro_i/PI_controller_0. (constraint file  /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc, line 127).
Applied set_property DONT_TOUCH = true for metastable_ro_i/c_shift_ram_0. (constraint file  /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc, line 130).
Applied set_property DONT_TOUCH = true for metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc. (constraint file  /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc, line 133).
Applied set_property DONT_TOUCH = true for metastable_ro_i/processing_system7_0_axi_periph/m01_couplers/auto_pc. (constraint file  /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc, line 136).
Applied set_property DONT_TOUCH = true for metastable_ro_i/processing_system7_0_axi_periph/m02_couplers/auto_pc. (constraint file  /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc, line 139).
Applied set_property DONT_TOUCH = true for metastable_ro_i/processing_system7_0_axi_periph/m04_couplers/auto_pc. (constraint file  /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc, line 142).
Applied set_property DONT_TOUCH = true for metastable_ro_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc, line 145).
Applied set_property DONT_TOUCH = true for metastable_ro_i/processing_system7_0/inst. (constraint file  /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc, line 148).
Applied set_property DONT_TOUCH = true for metastable_ro_i/clk_wiz_0/inst. (constraint file  /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc, line 159).
Applied set_property DONT_TOUCH = true for metastable_ro_i/fine_delay_ctrl/U0. (constraint file  /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc, line 167).
Applied set_property DONT_TOUCH = true for metastable_ro_i/coarse_delay_ctrl/U0. (constraint file  /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc, line 175).
Applied set_property DONT_TOUCH = true for metastable_ro_i/axi_gpio_0/U0. (constraint file  /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc, line 185).
Applied set_property DONT_TOUCH = true for metastable_ro_i/axi_gpio_1/U0. (constraint file  /home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.runs/no_false_path/dont_touch.xdc, line 197).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:17 ; elapsed = 00:02:17 . Memory (MB): peak = 1399.039 ; gain = 640.590 ; free physical = 144 ; free virtual = 9952
---------------------------------------------------------------------------------
ROM "max_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "max_wrap_burst" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "max_wrap_burst" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
INFO: [Synth 8-802] inferred FSM for state register 'rlast_sm_cs_reg' in module 'rd_chnl'
ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "axi_rd_burst_two" won't be mapped to RAM because it is too sparse.
ROM "set_last_bram_addr" won't be mapped to RAM because it is too sparse.
ROM "rlast_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in5" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in5" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in5" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "read_cs" won't be mapped to RAM because it is too sparse.
ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:222]
INFO: [Synth 8-3354] encoded FSM with state register 'rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:215]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:216]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:232]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:246]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:247]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:261]
WARNING: [Synth 8-3848] Net PJTAG_TDO in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:298]
WARNING: [Synth 8-3848] Net TRACE_CTL_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1304]
WARNING: [Synth 8-3848] Net TRACE_DATA_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1305]
WARNING: [Synth 8-3848] Net TRACE_CLK_OUT in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:407]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1050]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1051]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1054]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1052]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1053]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1059]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1060]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1063]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1061]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1062]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1072]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1070]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1071]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:21 ; elapsed = 00:02:21 . Memory (MB): peak = 1399.039 ; gain = 640.590 ; free physical = 126 ; free virtual = 9933
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:02:21 ; elapsed = 00:02:21 . Memory (MB): peak = 1399.039 ; gain = 640.590 ; free physical = 126 ; free virtual = 9934
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
ROM "U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_two" won't be mapped to RAM because it is too sparse.
ROM "U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/set_last_bram_addr" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' into 'bus2ip_reset_reg' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:390]
INFO: [Synth 8-4471] merging register 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' into 'bus2ip_reset_reg' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:390]
INFO: [Synth 8-4471] merging register 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' into 'bus2ip_reset_reg' [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:390]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
ROM "inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
ROM "inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/read_cs" won't be mapped to RAM because it is too sparse.
ROM "inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:02:23 ; elapsed = 00:02:23 . Memory (MB): peak = 1399.039 ; gain = 640.590 ; free physical = 121 ; free virtual = 9928
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:02:23 ; elapsed = 00:02:23 . Memory (MB): peak = 1399.039 ; gain = 640.590 ; free physical = 121 ; free virtual = 9928

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:02:29 ; elapsed = 00:02:29 . Memory (MB): peak = 1399.043 ; gain = 640.594 ; free physical = 125 ; free virtual = 9911
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:02:29 ; elapsed = 00:02:29 . Memory (MB): peak = 1399.043 ; gain = 640.594 ; free physical = 125 ; free virtual = 9911
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:02:29 ; elapsed = 00:02:29 . Memory (MB): peak = 1399.043 ; gain = 640.594 ; free physical = 125 ; free virtual = 9911

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:02:29 ; elapsed = 00:02:29 . Memory (MB): peak = 1399.043 ; gain = 640.594 ; free physical = 125 ; free virtual = 9911
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:41 ; elapsed = 00:02:41 . Memory (MB): peak = 1531.035 ; gain = 772.586 ; free physical = 167 ; free virtual = 9721
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:42 ; elapsed = 00:02:42 . Memory (MB): peak = 1548.043 ; gain = 789.594 ; free physical = 149 ; free virtual = 9704
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Data_Exists_DFF ) is unused and will be removed from module metastable_ro_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[0].FDRE_I ) is unused and will be removed from module metastable_ro_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[1].FDRE_I ) is unused and will be removed from module metastable_ro_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[2].FDRE_I ) is unused and will be removed from module metastable_ro_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[3].FDRE_I ) is unused and will be removed from module metastable_ro_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bid_gets_fifo_load_d1_reg ) is unused and will be removed from module metastable_ro_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_temp_reg[0] ) is unused and will be removed from module metastable_ro_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[1] ) is unused and will be removed from module metastable_ro_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[0] ) is unused and will be removed from module metastable_ro_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_b2b_brst_reg ) is unused and will be removed from module metastable_ro_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RRESP.axi_rresp_int_reg[1] ) is unused and will be removed from module metastable_ro_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RRESP.axi_rresp_int_reg[0] ) is unused and will be removed from module metastable_ro_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[0] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[1] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[2] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[3] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[4] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[5] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[6] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[7] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[8] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[9] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[10] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[11] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[12] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[13] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[14] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[15] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[16] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[17] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[18] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[19] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[20] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[21] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[22] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[23] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[24] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[25] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[26] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[27] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[28] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[29] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[30] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio__parameterized2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio__parameterized2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio__parameterized2.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio__parameterized2.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] ) is unused and will be removed from module axi_gpio__parameterized2.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] ) is unused and will be removed from module axi_gpio__parameterized2.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[1] ) is unused and will be removed from module axi_gpio__parameterized2.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[2] ) is unused and will be removed from module axi_gpio__parameterized2.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[3] ) is unused and will be removed from module axi_gpio__parameterized2.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[4] ) is unused and will be removed from module axi_gpio__parameterized2.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[5] ) is unused and will be removed from module axi_gpio__parameterized2.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[6] ) is unused and will be removed from module axi_gpio__parameterized2.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[7] ) is unused and will be removed from module axi_gpio__parameterized2.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[8] ) is unused and will be removed from module axi_gpio__parameterized2.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[9] ) is unused and will be removed from module axi_gpio__parameterized2.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:49 ; elapsed = 00:02:49 . Memory (MB): peak = 1563.051 ; gain = 804.602 ; free physical = 133 ; free virtual = 9688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 17 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 16 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 48 to 8 by creating 6 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 30 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 31 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 29 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 30 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__4 . Fanout reduced from 12 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 27 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__3 . Fanout reduced from 17 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__3 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_rep . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 17 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 16 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 48 to 8 by creating 6 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 30 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 31 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 29 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 30 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__4 . Fanout reduced from 12 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 27 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__3 . Fanout reduced from 17 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__3 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_rep . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 17 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 16 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 48 to 8 by creating 6 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 30 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 31 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 29 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 30 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__4 . Fanout reduced from 12 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 27 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__3 . Fanout reduced from 17 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__3 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_rep . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 17 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 16 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 48 to 8 by creating 6 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 30 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 31 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 29 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 30 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__4 . Fanout reduced from 12 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 27 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__3 . Fanout reduced from 17 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__3 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_rep . Fanout reduced from 11 to 6 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin \inst/pd_out_inferred :in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin \inst/fine_data_out_inferred :in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin \inst/fine_clk_out_inferred :in0 to constant 0
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/srihari/Hardware_securiy/Metastability_final_with-PI/metastable_ro/metastable_ro.srcs/sources_1/ipshared/Xilinx/delay_top_v1_0/94a34374/metastability.srcs/sources_1/new/delay_top.v:95]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:51 ; elapsed = 00:02:51 . Memory (MB): peak = 1563.051 ; gain = 804.602 ; free physical = 134 ; free virtual = 9688
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:51 ; elapsed = 00:02:51 . Memory (MB): peak = 1563.051 ; gain = 804.602 ; free physical = 134 ; free virtual = 9688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:52 ; elapsed = 00:02:52 . Memory (MB): peak = 1563.051 ; gain = 804.602 ; free physical = 133 ; free virtual = 9688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     5|
|3     |CARRY4     |   104|
|4     |GND        |     1|
|5     |INV        |     2|
|6     |LUT1       |   281|
|7     |LUT2       |   380|
|8     |LUT3       |   967|
|9     |LUT4       |   365|
|10    |LUT5       |   665|
|11    |LUT6       |  1531|
|12    |MMCME2_ADV |     1|
|13    |MUXCY_L    |   117|
|14    |PS7        |     1|
|15    |RAMB36E1   |     2|
|16    |SRL16      |     1|
|17    |SRL16E     |    40|
|18    |SRLC32E    |   140|
|19    |VCC        |     1|
|20    |XORCY      |   126|
|21    |FDCE       |   128|
|22    |FDR        |   532|
|23    |FDRE       |  2980|
|24    |FDSE       |   468|
|25    |IBUF       |     9|
|26    |OBUF       |     4|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:52 ; elapsed = 00:02:53 . Memory (MB): peak = 1563.051 ; gain = 804.602 ; free physical = 133 ; free virtual = 9688
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 27 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:37 ; elapsed = 00:02:37 . Memory (MB): peak = 1563.051 ; gain = 451.012 ; free physical = 133 ; free virtual = 9687
Synthesis Optimization Complete : Time (s): cpu = 00:02:53 ; elapsed = 00:02:53 . Memory (MB): peak = 1563.051 ; gain = 804.602 ; free physical = 133 ; free virtual = 9687
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 892 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. metastable_ro_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 38 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 566 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 32 instances
  FDR => FDRE: 532 instances
  INV => LUT1: 1 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
807 Infos, 171 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:52 ; elapsed = 00:02:52 . Memory (MB): peak = 1586.051 ; gain = 686.035 ; free physical = 149 ; free virtual = 9664
# write_checkpoint -noxdef metastable_ro_wrapper.dcp
# catch { report_utilization -file metastable_ro_wrapper_utilization_synth.rpt -pb metastable_ro_wrapper_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.42 . Memory (MB): peak = 1586.055 ; gain = 0.000 ; free physical = 148 ; free virtual = 9665
INFO: [Common 17-206] Exiting Vivado at Sun May  1 18:44:06 2016...
