# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab4_4.srcs/sources_1/new/binary_up_2digit_counter.v" \
"../../../../lab4_4.srcs/sources_1/new/display_7seg.v" \
"../../../../lab4_4.srcs/sources_1/new/extract.v" \
"../../../../lab4_4.srcs/sources_1/new/frequency_divider.v" \
"../../../../lab4_4.srcs/sources_1/new/lab4_4.v" \
"../../../../lab4_4.srcs/sources_1/new/segment7.v" \
"../../../../lab4_4.srcs/sources_1/new/segment7_frequency_divider.v" \
"../../../../lab4_4.srcs/sim_1/new/lab4_4_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
