<dec f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='61' type='const MCPhysReg * llvm::SIRegisterInfo::getCalleeSavedRegs(const llvm::MachineFunction * MF) const'/>
<def f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterInfo.cpp' l='52' ll='66' type='const MCPhysReg * llvm::SIRegisterInfo::getCalleeSavedRegs(const llvm::MachineFunction * MF) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterInfo.cpp' l='51'>// Forced to be here by one .inc</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNNSAReassign.cpp' l='237' u='c' c='_ZN12_GLOBAL__N_114GCNNSAReassign20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='743' u='c' c='_ZN12_GLOBAL__N_118GCNRegBankReassign20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='533' u='c' c='_ZL32findScratchNonCalleeSaveRegisterRN4llvm15MachineFunctionERNS_12LivePhysRegsERKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='253' u='c' c='_ZN4llvm21SIMachineFunctionInfo23allocateSGPRSpillToVGPRERNS_15MachineFunctionEi'/>
