

================================================================
== Vitis HLS Report for 'READ_TRAINING_DATA_proc'
================================================================
* Date:           Tue Dec 17 15:07:14 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.983 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1121|     1121|  11.210 us|  11.210 us|  1121|  1121|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- READ_TRAINING_DATA         |     1120|     1120|        35|          -|          -|    32|        no|
        | + READ_TRAINING_DATA_INNER  |       32|       32|         1|          -|          -|    32|        no|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 4 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %data, void @empty_10, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln280_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %trunc_ln280"   --->   Operation 7 'read' 'trunc_ln280_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond.i9.i.i"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.98>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i_3 = load i6 %i" [sgd.cpp:107]   --->   Operation 10 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.61ns)   --->   "%icmp_ln104 = icmp_eq  i6 %i_3, i6 32" [sgd.cpp:104]   --->   Operation 11 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.70ns)   --->   "%add_ln104 = add i6 %i_3, i6 1" [sgd.cpp:104]   --->   Operation 13 'add' 'add_ln104' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %for.body.i11.i.i, void %READ_TRAINING_DATA_proc.exit" [sgd.cpp:104]   --->   Operation 14 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln107 = trunc i6 %i_3" [sgd.cpp:107]   --->   Operation 15 'trunc' 'trunc_ln107' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i13.i5, i13 %trunc_ln280_read, i5 %trunc_ln107" [sgd.cpp:107]   --->   Operation 16 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i18 %or_ln" [sgd.cpp:107]   --->   Operation 17 'zext' 'zext_ln107' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i512 %data, i64 0, i64 %zext_ln107" [sgd.cpp:107]   --->   Operation 18 'getelementptr' 'data_addr' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (2.98ns)   --->   "%tmp_data_V = load i18 %data_addr" [sgd.cpp:107]   --->   Operation 19 'load' 'tmp_data_V' <Predicate = (!icmp_ln104)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 144000> <RAM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 20 'ret' 'ret_ln0' <Predicate = (icmp_ln104)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.98>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln107 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [sgd.cpp:107]   --->   Operation 21 'specloopname' 'specloopname_ln107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/2] (2.98ns)   --->   "%tmp_data_V = load i18 %data_addr" [sgd.cpp:107]   --->   Operation 22 'load' 'tmp_data_V' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 144000> <RAM>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln107, i5 0" [sgd.cpp:107]   --->   Operation 23 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.38ns)   --->   "%br_ln108 = br void %for.body4.i31.i.i" [sgd.cpp:108]   --->   Operation 24 'br' 'br_ln108' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 2.62>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%j = phi i6 0, void %for.body.i11.i.i, i6 %add_ln108, void %for.body4.i31.split.i.i" [sgd.cpp:108]   --->   Operation 25 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i6 %j" [sgd.cpp:108]   --->   Operation 26 'zext' 'zext_ln108' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.61ns)   --->   "%icmp_ln108 = icmp_eq  i6 %j, i6 32" [sgd.cpp:108]   --->   Operation 27 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%empty_120 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 28 'speclooptripcount' 'empty_120' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.70ns)   --->   "%add_ln108 = add i6 %j, i6 1" [sgd.cpp:108]   --->   Operation 29 'add' 'add_ln108' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %icmp_ln108, void %for.body4.i31.split.i.i, void %for.cond.cleanup3.i15.i.i" [sgd.cpp:108]   --->   Operation 30 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [sgd.cpp:108]   --->   Operation 31 'specloopname' 'specloopname_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.72ns)   --->   "%add_ln109 = add i10 %tmp_7, i10 %zext_ln108" [sgd.cpp:109]   --->   Operation 32 'add' 'add_ln109' <Predicate = (!icmp_ln108)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln628 = zext i10 %add_ln109"   --->   Operation 33 'zext' 'zext_ln628' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln628 = trunc i6 %j"   --->   Operation 34 'trunc' 'trunc_ln628' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln628, i4 0"   --->   Operation 35 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln628_3 = zext i9 %shl_ln"   --->   Operation 36 'zext' 'zext_ln628_3' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.44ns)   --->   "%lshr_ln628 = lshr i512 %tmp_data_V, i512 %zext_ln628_3"   --->   Operation 37 'lshr' 'lshr_ln628' <Predicate = (!icmp_ln108)> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln628_1 = trunc i512 %lshr_ln628"   --->   Operation 38 'trunc' 'trunc_ln628_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%training_instance_V_addr = getelementptr i16 %training_instance_V, i64 0, i64 %zext_ln628"   --->   Operation 39 'getelementptr' 'training_instance_V_addr' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.17ns)   --->   "%store_ln294 = store i16 %trunc_ln628_1, i10 %training_instance_V_addr"   --->   Operation 40 'store' 'store_ln294' <Predicate = (!icmp_ln108)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln108 = br void %for.body4.i31.i.i" [sgd.cpp:108]   --->   Operation 41 'br' 'br_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln104 = store i6 %add_ln104, i6 %i" [sgd.cpp:104]   --->   Operation 42 'store' 'store_ln104' <Predicate = (icmp_ln108)> <Delay = 0.38>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln104 = br void %for.cond.i9.i.i" [sgd.cpp:104]   --->   Operation 43 'br' 'br_ln104' <Predicate = (icmp_ln108)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'i' [7]  (0.387 ns)

 <State 2>: 2.98ns
The critical path consists of the following:
	'load' operation ('i', sgd.cpp:107) on local variable 'i' [10]  (0 ns)
	'getelementptr' operation ('data_addr', sgd.cpp:107) [20]  (0 ns)
	'load' operation ('tmp_data.V', sgd.cpp:107) on array 'data' [21]  (2.98 ns)

 <State 3>: 2.98ns
The critical path consists of the following:
	'load' operation ('tmp_data.V', sgd.cpp:107) on array 'data' [21]  (2.98 ns)

 <State 4>: 2.62ns
The critical path consists of the following:
	'phi' operation ('j', sgd.cpp:108) with incoming values : ('add_ln108', sgd.cpp:108) [25]  (0 ns)
	'lshr' operation ('lshr_ln628') [38]  (1.44 ns)
	'store' operation ('store_ln294') of variable 'trunc_ln628_1' on array 'training_instance_V' [41]  (1.18 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
