$date
	Thu Oct 29 21:16:40 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 4 ! Q [3:0] $end
$var reg 4 " D [3:0] $end
$var reg 1 # clk $end
$var reg 1 $ load $end
$var reg 1 % reset $end
$var reg 1 & set $end
$scope module u_reg $end
$var wire 4 ' D [3:0] $end
$var wire 4 ( Q [3:0] $end
$var wire 1 # clk $end
$var wire 1 $ load $end
$var wire 1 % reset $end
$var wire 1 & set $end
$var reg 4 ) Q_reg [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
bx (
b0 '
0&
0%
0$
0#
b0 "
bx !
$end
#1
b0 !
b0 (
b0 )
1%
1#
#2
0#
#3
1#
0%
#4
0#
#5
b1111 !
b1111 (
b1111 )
1#
1&
#6
0#
#7
1#
0&
#8
0#
#9
1#
b1010 "
b1010 '
#10
0#
#11
1#
b110 "
b110 '
#12
0#
#13
b110 !
b110 (
b110 )
1#
1$
#14
0#
#15
b111 !
b111 (
b111 )
1#
b111 "
b111 '
#16
0#
#17
1#
0$
#18
0#
#19
1#
