Analysis & Synthesis report for uart_led_btn
Sun Jan 25 19:47:00 2026
Quartus Prime Version 25.1std.0 Build 1129 10/21/2025 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |design_top|uart_com:uart_com_inst|uart_tx_fsm
  9. State Machine - |design_top|uart_com:uart_com_inst|uart_rx_fsm
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (No Restructuring Performed)
 14. Parameter Settings for User Entity Instance: Top-level Entity: |design_top
 15. Parameter Settings for User Entity Instance: reset_sync:reset_sync_inst
 16. Parameter Settings for User Entity Instance: debounce:debounce_btn_inst
 17. Parameter Settings for User Entity Instance: uart_com:uart_com_inst
 18. Post-Synthesis Netlist Statistics for Top Partition
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages
 21. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+------------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                             ;
+------------------------------------+-----------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jan 25 19:47:00 2026               ;
; Quartus Prime Version              ; 25.1std.0 Build 1129 10/21/2025 SC Standard Edition ;
; Revision Name                      ; uart_led_btn                                        ;
; Top-level Entity Name              ; design_top                                          ;
; Family                             ; Cyclone IV E                                        ;
; Total logic elements               ; 235                                                 ;
;     Total combinational functions  ; 212                                                 ;
;     Dedicated logic registers      ; 124                                                 ;
; Total registers                    ; 124                                                 ;
; Total pins                         ; 13                                                  ;
; Total virtual pins                 ; 0                                                   ;
; Total memory bits                  ; 0                                                   ;
; Embedded Multiplier 9-bit elements ; 0                                                   ;
; Total PLLs                         ; 0                                                   ;
+------------------------------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; design_top         ; uart_led_btn       ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Restructure Multiplexers                                         ; Off                ; Auto               ;
; Intel FPGA IP Evaluation Mode                                    ; Disable            ; Enable             ;
; VHDL Show LMF Mapping Messages                                   ; Off                ;                    ;
; Verilog Show LMF Mapping Messages                                ; Off                ;                    ;
; Verilog Version                                                  ; SystemVerilog_2005 ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-14        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                  ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                              ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------+
; ../hdl/design_top.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/MonkPC/workspaces/FPGA/Altera/CycloneIV/DE0-NANO/terasic-de0-nano-lushay-labs/ex2/uart_led_btn/hdl/design_top.sv ;         ;
; ../hdl/debounce.sv               ; yes             ; User SystemVerilog HDL File  ; C:/Users/MonkPC/workspaces/FPGA/Altera/CycloneIV/DE0-NANO/terasic-de0-nano-lushay-labs/ex2/uart_led_btn/hdl/debounce.sv   ;         ;
; ../hdl/reset_sync.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/MonkPC/workspaces/FPGA/Altera/CycloneIV/DE0-NANO/terasic-de0-nano-lushay-labs/ex2/uart_led_btn/hdl/reset_sync.sv ;         ;
; ../hdl/uart_com.sv               ; yes             ; User SystemVerilog HDL File  ; C:/Users/MonkPC/workspaces/FPGA/Altera/CycloneIV/DE0-NANO/terasic-de0-nano-lushay-labs/ex2/uart_led_btn/hdl/uart_com.sv   ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 235            ;
;                                             ;                ;
; Total combinational functions               ; 212            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 93             ;
;     -- 3 input functions                    ; 19             ;
;     -- <=2 input functions                  ; 100            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 143            ;
;     -- arithmetic mode                      ; 69             ;
;                                             ;                ;
; Total registers                             ; 124            ;
;     -- Dedicated logic registers            ; 124            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 13             ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; EXTCLK_i~input ;
; Maximum fan-out                             ; 124            ;
; Total fan-out                               ; 1112           ;
; Average fan-out                             ; 3.07           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                              ;
+---------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------+-------------+--------------+
; Compilation Hierarchy Node      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                    ; Entity Name ; Library Name ;
+---------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------+-------------+--------------+
; |design_top                     ; 212 (16)            ; 124 (17)                  ; 0           ; 0            ; 0       ; 0         ; 13   ; 0            ; |design_top                            ; design_top  ; work         ;
;    |debounce:debounce_btn_inst| ; 29 (29)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design_top|debounce:debounce_btn_inst ; debounce    ; work         ;
;    |uart_com:uart_com_inst|     ; 167 (167)           ; 85 (85)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design_top|uart_com:uart_com_inst     ; uart_com    ; work         ;
+---------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |design_top|uart_com:uart_com_inst|uart_tx_fsm                                                                                                                                                         ;
+-------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------------------------+--------------------------------+
; Name                                ; uart_tx_fsm.UART_TX_STATE_STOP_BIT ; uart_tx_fsm.UART_TX_STATE_WRITE_BIT ; uart_tx_fsm.UART_TX_STATE_START_BIT ; uart_tx_fsm.UART_TX_STATE_IDLE ; uart_tx_fsm.UART_TX_STATE_DONE ;
+-------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------------------------+--------------------------------+
; uart_tx_fsm.UART_TX_STATE_IDLE      ; 0                                  ; 0                                   ; 0                                   ; 0                              ; 0                              ;
; uart_tx_fsm.UART_TX_STATE_START_BIT ; 0                                  ; 0                                   ; 1                                   ; 1                              ; 0                              ;
; uart_tx_fsm.UART_TX_STATE_WRITE_BIT ; 0                                  ; 1                                   ; 0                                   ; 1                              ; 0                              ;
; uart_tx_fsm.UART_TX_STATE_STOP_BIT  ; 1                                  ; 0                                   ; 0                                   ; 1                              ; 0                              ;
; uart_tx_fsm.UART_TX_STATE_DONE      ; 0                                  ; 0                                   ; 0                                   ; 1                              ; 1                              ;
+-------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------------------------+--------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |design_top|uart_com:uart_com_inst|uart_rx_fsm                                                                                                                                                        ;
+-------------------------------------+------------------------------------+--------------------------------+-------------------------------------+--------------------------------+------------------------------------+
; Name                                ; uart_rx_fsm.UART_RX_STATE_READ_BIT ; uart_rx_fsm.UART_RX_STATE_WAIT ; uart_rx_fsm.UART_RX_STATE_START_BIT ; uart_rx_fsm.UART_RX_STATE_IDLE ; uart_rx_fsm.UART_RX_STATE_STOP_BIT ;
+-------------------------------------+------------------------------------+--------------------------------+-------------------------------------+--------------------------------+------------------------------------+
; uart_rx_fsm.UART_RX_STATE_IDLE      ; 0                                  ; 0                              ; 0                                   ; 0                              ; 0                                  ;
; uart_rx_fsm.UART_RX_STATE_START_BIT ; 0                                  ; 0                              ; 1                                   ; 1                              ; 0                                  ;
; uart_rx_fsm.UART_RX_STATE_WAIT      ; 0                                  ; 1                              ; 0                                   ; 1                              ; 0                                  ;
; uart_rx_fsm.UART_RX_STATE_READ_BIT  ; 1                                  ; 0                              ; 0                                   ; 1                              ; 0                                  ;
; uart_rx_fsm.UART_RX_STATE_STOP_BIT  ; 0                                  ; 0                              ; 0                                   ; 1                              ; 1                                  ;
+-------------------------------------+------------------------------------+--------------------------------+-------------------------------------+--------------------------------+------------------------------------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; uart_com:uart_com_inst|uart_tx_fsm~9  ; Lost fanout        ;
; uart_com:uart_com_inst|uart_tx_fsm~10 ; Lost fanout        ;
; uart_com:uart_com_inst|uart_rx_fsm~9  ; Lost fanout        ;
; uart_com:uart_com_inst|uart_rx_fsm~10 ; Lost fanout        ;
; Total Number of Removed Registers = 4 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 124   ;
; Number of registers using Synchronous Clear  ; 31    ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 124   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 67    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; uart_com:uart_com_inst|uart_tx_o       ; 2       ;
; uart_tx_data[6]                        ; 3       ;
; uart_tx_data[0]                        ; 4       ;
; debounce:debounce_btn_inst|deb_o       ; 2       ;
; debounce:debounce_btn_inst|deb_sync_1  ; 3       ;
; Total number of inverted registers = 5 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |design_top|debounce:debounce_btn_inst|deb_counter[15] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |design_top|uart_com:uart_com_inst|rx_bit_counter[7]   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |design_top|uart_com:uart_com_inst|tx_bit_counter[2]   ;
; 7:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |design_top|uart_com:uart_com_inst|tx_clk_counter[15]  ;
; 9:1                ; 16 bits   ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; Yes        ; |design_top|uart_com:uart_com_inst|rx_clk_counter[9]   ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |design_top|uart_com:uart_com_inst|Selector49          ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |design_top|uart_com:uart_com_inst|Selector50          ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |design_top|uart_com:uart_com_inst|Selector18          ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |design_top|uart_com:uart_com_inst|Selector21          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |design_top ;
+-------------------+----------+---------------------------------------------+
; Parameter Name    ; Value    ; Type                                        ;
+-------------------+----------+---------------------------------------------+
; EXT_CLK_FREQ_HZ   ; 50000000 ; Signed Integer                              ;
; EXT_CLK_PERIOD_NS ; 20       ; Signed Integer                              ;
; LEDG_WIDTH        ; 8        ; Signed Integer                              ;
; KEY_WIDTH         ; 2        ; Signed Integer                              ;
; UART_BAUDRATE_BPS ; 115200   ; Signed Integer                              ;
+-------------------+----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reset_sync:reset_sync_inst ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; RESET_POLARITY ; 0     ; Unsigned Binary                                ;
; SYNC_STAGES    ; 2     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:debounce_btn_inst ;
+----------------+----------+---------------------------------------------+
; Parameter Name ; Value    ; Type                                        ;
+----------------+----------+---------------------------------------------+
; CLK_FREQ       ; 50000000 ; Signed Integer                              ;
; DEBOUNCE_TIME  ; 10       ; Signed Integer                              ;
; DEBOUNCE_INIT  ; 1        ; Unsigned Binary                             ;
+----------------+----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_com:uart_com_inst ;
+----------------+----------+-----------------------------------------+
; Parameter Name ; Value    ; Type                                    ;
+----------------+----------+-----------------------------------------+
; CLK_FREQ       ; 50000000 ; Signed Integer                          ;
; UART_BAUDRATE  ; 115200   ; Signed Integer                          ;
; UART_DATA_BITS ; 8        ; Signed Integer                          ;
+----------------+----------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 13                          ;
; cycloneiii_ff         ; 124                         ;
;     CLR               ; 56                          ;
;     CLR SLD           ; 1                           ;
;     ENA CLR           ; 36                          ;
;     ENA CLR SCLR      ; 31                          ;
; cycloneiii_lcell_comb ; 213                         ;
;     arith             ; 69                          ;
;         2 data inputs ; 69                          ;
;     normal            ; 144                         ;
;         1 data inputs ; 12                          ;
;         2 data inputs ; 20                          ;
;         3 data inputs ; 19                          ;
;         4 data inputs ; 93                          ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.90                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 25.1std.0 Build 1129 10/21/2025 SC Standard Edition
    Info: Processing started: Sun Jan 25 19:46:53 2026
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off uart_led_btn -c uart_led_btn
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/monkpc/workspaces/fpga/altera/cycloneiv/de0-nano/terasic-de0-nano-lushay-labs/ex2/uart_led_btn/hdl/design_top.sv
    Info (12023): Found entity 1: design_top File: C:/Users/MonkPC/workspaces/FPGA/Altera/CycloneIV/DE0-NANO/terasic-de0-nano-lushay-labs/ex2/uart_led_btn/hdl/design_top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/monkpc/workspaces/fpga/altera/cycloneiv/de0-nano/terasic-de0-nano-lushay-labs/ex2/uart_led_btn/hdl/debounce.sv
    Info (12023): Found entity 1: debounce File: C:/Users/MonkPC/workspaces/FPGA/Altera/CycloneIV/DE0-NANO/terasic-de0-nano-lushay-labs/ex2/uart_led_btn/hdl/debounce.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/monkpc/workspaces/fpga/altera/cycloneiv/de0-nano/terasic-de0-nano-lushay-labs/ex2/uart_led_btn/hdl/reset_sync.sv
    Info (12023): Found entity 1: reset_sync File: C:/Users/MonkPC/workspaces/FPGA/Altera/CycloneIV/DE0-NANO/terasic-de0-nano-lushay-labs/ex2/uart_led_btn/hdl/reset_sync.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/monkpc/workspaces/fpga/altera/cycloneiv/de0-nano/terasic-de0-nano-lushay-labs/ex2/uart_led_btn/hdl/uart_com.sv
    Info (12023): Found entity 1: uart_com File: C:/Users/MonkPC/workspaces/FPGA/Altera/CycloneIV/DE0-NANO/terasic-de0-nano-lushay-labs/ex2/uart_led_btn/hdl/uart_com.sv Line: 3
Info (12127): Elaborating entity "design_top" for the top level hierarchy
Info (12128): Elaborating entity "reset_sync" for hierarchy "reset_sync:reset_sync_inst" File: C:/Users/MonkPC/workspaces/FPGA/Altera/CycloneIV/DE0-NANO/terasic-de0-nano-lushay-labs/ex2/uart_led_btn/hdl/design_top.sv Line: 33
Info (12128): Elaborating entity "debounce" for hierarchy "debounce:debounce_btn_inst" File: C:/Users/MonkPC/workspaces/FPGA/Altera/CycloneIV/DE0-NANO/terasic-de0-nano-lushay-labs/ex2/uart_led_btn/hdl/design_top.sv Line: 45
Info (12128): Elaborating entity "uart_com" for hierarchy "uart_com:uart_com_inst" File: C:/Users/MonkPC/workspaces/FPGA/Altera/CycloneIV/DE0-NANO/terasic-de0-nano-lushay-labs/ex2/uart_led_btn/hdl/design_top.sv Line: 62
Info (13000): Registers with preset signals will power-up high File: C:/Users/MonkPC/workspaces/FPGA/Altera/CycloneIV/DE0-NANO/terasic-de0-nano-lushay-labs/ex2/uart_led_btn/hdl/uart_com.sv Line: 19
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (128000): Starting physical synthesis optimizations for speed
Info (332104): Reading SDC File: '../constraints/timing_de0nano_brd.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000     EXTCLK_i
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:00
Info (144001): Generated suppressed messages file C:/Users/MonkPC/workspaces/FPGA/Altera/CycloneIV/DE0-NANO/terasic-de0-nano-lushay-labs/ex2/uart_led_btn/quartus/output_files/uart_led_btn.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 250 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 9 output pins
    Info (21061): Implemented 237 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4911 megabytes
    Info: Processing ended: Sun Jan 25 19:47:00 2026
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/MonkPC/workspaces/FPGA/Altera/CycloneIV/DE0-NANO/terasic-de0-nano-lushay-labs/ex2/uart_led_btn/quartus/output_files/uart_led_btn.map.smsg.


