AArch64 WW+FW+RR+cachesyncisb+dmb.sy+addr
"CacheSyncIsbdWW Iffe DMB.SYdRW Rfe DpAddrdR Fre"
Cycle=Rfe DpAddrdR Fre CacheSyncIsbdWW Iffe DMB.SYdRW
Relax=Iffe
Safe=Rfe Fre DMB.SYdRW CacheSyncIsbdWW DpAddrd*
Generator=diy7 (version 7.52+10(dev))
Com=Iff Rf Fr
Orig=CacheSyncIsbdWW Iffe DMB.SYdRW Rfe DpAddrdR Fre
{
0:X0=0x1; 0:X1=x; 0:X2=0x14000001; 0:X3=P1:Lself02;
1:X1=0x1; 1:X2=y;
2:X1=y; 2:X4=x;
}
 P0          | P1          | P2                  ;
 STR W0,[X1] | Lself02:    | LDR W0,[X1]         ;
 DC CVAU,X3  | B L00       | EOR W2,W0,W0        ;
 DSB ISH     | MOV W0,#2   | LDR W3,[X4,W2,SXTW] ;
 IC IVAU,X3  | B L01       |                     ;
 DSB ISH     | L00:        |                     ;
 ISB         | MOV W0,#1   |                     ;
 STR W2,[X3] | L01:        |                     ;
             | DMB SY      |                     ;
             | STR W1,[X2] |                     ;
exists
(1:X0=0x2 /\ 2:X0=0x1 /\ 2:X3=0x0)
