$date
	Sun Oct 23 01:37:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#72533
b110 !
1"
#72534
b110 &
b110 %
1$
#72535
0"
#72538
b11 &
b11 %
#72542
b1010 &
b1010 %
#72546
b101 &
b101 %
#72550
b10000 &
b10000 %
#72554
b1000 &
b1000 %
#72558
b100 &
b100 %
#72562
b10 &
b10 %
#72566
b1 &
1#
b1 %
#72570
b0 &
b0 %
0#
0$
#1095841
b11010 !
1"
#1095842
b11010 &
b11010 %
1$
#1095843
0"
#1095846
b1101 &
b1101 %
#1095850
b101000 &
b101000 %
#1095854
b10100 &
b10100 %
#1095858
b1010 &
b1010 %
#1095862
b101 &
b101 %
#1095866
b10000 &
b10000 %
#1095870
b1000 &
b1000 %
#1095874
b100 &
b100 %
#1095878
b10 &
b10 %
#1095882
b1 &
b1 %
1#
#1095886
b0 &
0#
b0 %
0$
#2111275
b1011 !
1"
#2111278
b1011 &
b1011 %
1$
#2111279
0"
#2111282
b100010 &
b100010 %
#2111286
b10001 &
b10001 %
#2111290
b110100 &
b110100 %
#2111294
b11010 &
b11010 %
#2111298
b1101 &
b1101 %
#2111302
b101000 &
b101000 %
#2111306
b10100 &
b10100 %
#2111310
b1010 &
b1010 %
#2111314
b101 &
b101 %
#2111318
b10000 &
b10000 %
#2111322
b1000 &
b1000 %
#2111326
b100 &
b100 %
#2111330
b10 &
b10 %
#2111334
b1 &
1#
b1 %
#2111338
b0 &
b0 %
0#
0$
#4500012
