<cxl>
    <host_bridge>
        <rp>pmem</rp>
        <rp>vmem</rp>
        <rp>
            <switch>
                <!--pmem/vmem/ram/mixed/mixed-dcd/dcd-->
                <dsp id="0">pmem</dsp>
                <dsp id="1">pmem</dsp>
                <dsp id="2">vmem</dsp>
                <dsp id="3">vmem</dsp>
            </switch>
        </rp>
        <rp>
            <switch>
                <dsp id="0">pmem</dsp>
                <dsp id="1">pmem</dsp>
                <dsp id="2">vmem</dsp>
                <dsp id="3">vmem</dsp>
            </switch>
        </rp>
    </host_bridge>
    <!--fmw definition must after all host bridge-->
    <!--one fmw includes all cxl HB-->
    <fmw size="4G" ig="8K"> </fmw>
</cxl>
