<?xml version="1.0" encoding="UTF-8"?>
<!--
//                                                                        //
// Author : John Eaton  Ouabache Designworks                              //
//                                                                        //
//   Copyright (C) 2010 Authors and OPENCORES.ORG			  //
//  									  //
//   This source file may be used and distributed without		  //
//   restriction provided that this copyright statement is not		  //
//   removed from the file and that any derivative work contains	  //
//   the original copyright notice and the associated disclaimer.	  //
//  									  //
//   This source file is free software; you can redistribute it		  //
//   and/or modify it under the terms of the GNU Lesser General		  //
//   Public License as published by the Free Software Foundation;	  //
//   either version 2.1 of the License, or (at your option) any		  //
//   later version.							  //
//  									  //
//   This source is distributed in the hope that it will be		  //
//   useful, but WITHOUT ANY WARRANTY; without even the implied		  //
//   warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR		  //
//   PURPOSE. See the GNU Lesser General Public License for more	  //
//   details.								  //
//  									  //
//   You should have received a copy of the GNU Lesser General		  //
//   Public License along with this source; if not, download it		  //
//   from http://www.opencores.org/lgpl.shtml				  //
//  									  //
-->
<ipxact:design 
xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
xmlns:socgen="http://opencores.org"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014
http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">

<ipxact:vendor>opencores.org</ipxact:vendor>
<ipxact:library>logic</ipxact:library>
<ipxact:name>micro_bus</ipxact:name>
<ipxact:version>bfm.design</ipxact:version>  


<ipxact:vendorExtensions><socgen:nodes>

<socgen:node><ipxact:name>reg_mb_addr</ipxact:name>
<ipxact:typeName>wire</ipxact:typeName>
<ipxact:wire><ipxact:vector><ipxact:left>15</ipxact:left><ipxact:right>0</ipxact:right></ipxact:vector></ipxact:wire>
</socgen:node>



</socgen:nodes></ipxact:vendorExtensions>


<ipxact:interconnections>

      <ipxact:interconnection>
      <ipxact:name>reg_mb</ipxact:name>
      <ipxact:activeInterface ipxact:componentRef="bus" ipxact:busRef="mb"></ipxact:activeInterface>
      </ipxact:interconnection>

</ipxact:interconnections>


  



 <ipxact:adHocConnections>
    <ipxact:adHocConnection>
      <ipxact:name>clk</ipxact:name>
      <ipxact:externalPortReference ipxact:portRef="clk"/>
      <ipxact:internalPortReference ipxact:componentRef="bus" ipxact:portRef="clk"/>
    </ipxact:adHocConnection>


    <ipxact:adHocConnection>
      <ipxact:name>reset</ipxact:name>
      <ipxact:externalPortReference ipxact:portRef="reset"/>
      <ipxact:internalPortReference ipxact:componentRef="bus" ipxact:portRef="reset"/>
    </ipxact:adHocConnection>

    <ipxact:adHocConnection>
      <ipxact:name>reg_mb_rdata</ipxact:name>
      <ipxact:externalPortReference ipxact:portRef="reg_mb_rdata" ipxact:left="7"  ipxact:right="0"  />
      <ipxact:internalPortReference ipxact:componentRef="bus" ipxact:portRef="rdata"  />
    </ipxact:adHocConnection>


 </ipxact:adHocConnections>



<ipxact:componentInstances>




<ipxact:componentInstance>
<ipxact:instanceName>bus</ipxact:instanceName>
<ipxact:componentRef vendor="opencores.org" library="Testbench" name="micro_bus_model" version="def"   />
<ipxact:configurableElementValues>
<ipxact:configurableElementValue ipxact:referenceId="addr_width">addr_width</ipxact:configurableElementValue>
</ipxact:configurableElementValues>
</ipxact:componentInstance>



</ipxact:componentInstances>
		









</ipxact:design>





