
<!DOCTYPE html>

<html>
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" />
    <title>chipsec.hal.cpu &#8212; CHIPSEC  documentation</title>
    <link rel="stylesheet" href="../../../_static/pygments.css" type="text/css" />
    <link rel="stylesheet" href="../../../_static/classic.css" type="text/css" />
    
    <script id="documentation_options" data-url_root="../../../" src="../../../_static/documentation_options.js"></script>
    <script src="../../../_static/jquery.js"></script>
    <script src="../../../_static/underscore.js"></script>
    <script src="../../../_static/doctools.js"></script>
    
    <link rel="index" title="Index" href="../../../genindex.html" />
    <link rel="search" title="Search" href="../../../search.html" /> 
  </head><body>
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../../../genindex.html" title="General Index"
             accesskey="I">index</a></li>
        <li class="right" >
          <a href="../../../py-modindex.html" title="Python Module Index"
             >modules</a> |</li>
        <li class="nav-item nav-item-0"><a href="../../../index.html">CHIPSEC  documentation</a> &#187;</li>
          <li class="nav-item nav-item-1"><a href="../../index.html" accesskey="U">Module code</a> &#187;</li>
        <li class="nav-item nav-item-this"><a href="">chipsec.hal.cpu</a></li> 
      </ul>
    </div>  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          <div class="body" role="main">
            
  <h1>Source code for chipsec.hal.cpu</h1><div class="highlight"><pre>
<span></span><span class="ch">#!/usr/bin/python</span>
<span class="c1">#CHIPSEC: Platform Security Assessment Framework</span>
<span class="c1">#Copyright (c) 2010-2020, Intel Corporation</span>
<span class="c1">#</span>
<span class="c1">#This program is free software; you can redistribute it and/or</span>
<span class="c1">#modify it under the terms of the GNU General Public License</span>
<span class="c1">#as published by the Free Software Foundation; Version 2.</span>
<span class="c1">#</span>
<span class="c1">#This program is distributed in the hope that it will be useful,</span>
<span class="c1">#but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="c1">#MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="c1">#GNU General Public License for more details.</span>
<span class="c1">#</span>
<span class="c1">#You should have received a copy of the GNU General Public License</span>
<span class="c1">#along with this program; if not, write to the Free Software</span>
<span class="c1">#Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.</span>
<span class="c1">#</span>
<span class="c1">#Contact information:</span>
<span class="c1">#chipsec@intel.com</span>
<span class="c1">#</span>


<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">CPU related functionality</span>

<span class="sd">&quot;&quot;&quot;</span>

<span class="kn">from</span> <span class="nn">chipsec.hal</span> <span class="kn">import</span> <span class="n">acpi</span><span class="p">,</span> <span class="n">hal_base</span><span class="p">,</span> <span class="n">paging</span>
<span class="kn">from</span> <span class="nn">chipsec.logger</span> <span class="kn">import</span> <span class="n">logger</span>

<span class="n">VMM_NONE</span>    <span class="o">=</span> <span class="mi">0</span>
<span class="n">VMM_XEN</span>     <span class="o">=</span> <span class="mh">0x1</span>
<span class="n">VMM_HYPER_V</span> <span class="o">=</span> <span class="mh">0x2</span>
<span class="n">VMM_VMWARE</span>  <span class="o">=</span> <span class="mh">0x3</span>
<span class="n">VMM_KVM</span>     <span class="o">=</span> <span class="mh">0x4</span>


<div class="viewcode-block" id="CPURuntimeError"><a class="viewcode-back" href="../../../modules/chipsec.hal.cpu.html#chipsec.hal.cpu.CPURuntimeError">[docs]</a><span class="k">class</span> <span class="nc">CPURuntimeError</span> <span class="p">(</span><span class="ne">RuntimeError</span><span class="p">):</span>
    <span class="k">pass</span></div>

<span class="c1">########################################################################################################</span>
<span class="c1">#</span>
<span class="c1"># CORES HAL Component</span>
<span class="c1">#</span>
<span class="c1">########################################################################################################</span>

<div class="viewcode-block" id="CPU"><a class="viewcode-back" href="../../../modules/chipsec.hal.cpu.html#chipsec.hal.cpu.CPU">[docs]</a><span class="k">class</span> <span class="nc">CPU</span><span class="p">(</span><span class="n">hal_base</span><span class="o">.</span><span class="n">HALBase</span><span class="p">):</span>
    <span class="k">def</span> <span class="fm">__init__</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">cs</span><span class="p">):</span>
        <span class="nb">super</span><span class="p">(</span><span class="n">CPU</span><span class="p">,</span> <span class="bp">self</span><span class="p">)</span><span class="o">.</span><span class="fm">__init__</span><span class="p">(</span><span class="n">cs</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">helper</span> <span class="o">=</span> <span class="n">cs</span><span class="o">.</span><span class="n">helper</span>

<div class="viewcode-block" id="CPU.read_cr"><a class="viewcode-back" href="../../../modules/chipsec.hal.cpu.html#chipsec.hal.cpu.CPU.read_cr">[docs]</a>    <span class="k">def</span> <span class="nf">read_cr</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">cpu_thread_id</span><span class="p">,</span> <span class="n">cr_number</span> <span class="p">):</span>
        <span class="n">value</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">helper</span><span class="o">.</span><span class="n">read_cr</span><span class="p">(</span> <span class="n">cpu_thread_id</span><span class="p">,</span> <span class="n">cr_number</span> <span class="p">)</span>
        <span class="k">if</span> <span class="n">logger</span><span class="p">()</span><span class="o">.</span><span class="n">HAL</span><span class="p">:</span> <span class="n">logger</span><span class="p">()</span><span class="o">.</span><span class="n">log</span><span class="p">(</span> <span class="s2">&quot;[cpu</span><span class="si">{:d}</span><span class="s2">] read CR</span><span class="si">{:d}</span><span class="s2">: value = 0x</span><span class="si">{:08X}</span><span class="s2">&quot;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span><span class="n">cpu_thread_id</span><span class="p">,</span> <span class="n">cr_number</span><span class="p">,</span> <span class="n">value</span><span class="p">)</span> <span class="p">)</span>
        <span class="k">return</span> <span class="n">value</span></div>

<div class="viewcode-block" id="CPU.write_cr"><a class="viewcode-back" href="../../../modules/chipsec.hal.cpu.html#chipsec.hal.cpu.CPU.write_cr">[docs]</a>    <span class="k">def</span> <span class="nf">write_cr</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">cpu_thread_id</span><span class="p">,</span> <span class="n">cr_number</span><span class="p">,</span> <span class="n">value</span> <span class="p">):</span>
        <span class="k">if</span> <span class="n">logger</span><span class="p">()</span><span class="o">.</span><span class="n">HAL</span><span class="p">:</span> <span class="n">logger</span><span class="p">()</span><span class="o">.</span><span class="n">log</span><span class="p">(</span> <span class="s2">&quot;[cpu</span><span class="si">{:d}</span><span class="s2">] write CR</span><span class="si">{:d}</span><span class="s2">: value = 0x</span><span class="si">{:08X}</span><span class="s2">&quot;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span><span class="n">cpu_thread_id</span><span class="p">,</span> <span class="n">cr_number</span><span class="p">,</span> <span class="n">value</span><span class="p">)</span> <span class="p">)</span>
        <span class="n">status</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">helper</span><span class="o">.</span><span class="n">write_cr</span><span class="p">(</span> <span class="n">cpu_thread_id</span><span class="p">,</span> <span class="n">cr_number</span><span class="p">,</span> <span class="n">value</span> <span class="p">)</span>
        <span class="k">return</span> <span class="n">status</span></div>

<div class="viewcode-block" id="CPU.cpuid"><a class="viewcode-back" href="../../../modules/chipsec.hal.cpu.html#chipsec.hal.cpu.CPU.cpuid">[docs]</a>    <span class="k">def</span> <span class="nf">cpuid</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">eax</span><span class="p">,</span> <span class="n">ecx</span> <span class="p">):</span>
        <span class="k">if</span> <span class="n">logger</span><span class="p">()</span><span class="o">.</span><span class="n">HAL</span><span class="p">:</span> <span class="n">logger</span><span class="p">()</span><span class="o">.</span><span class="n">log</span><span class="p">(</span> <span class="s2">&quot;[cpu] CPUID in : EAX=0x</span><span class="si">{:08X}</span><span class="s2">, ECX=0x</span><span class="si">{:08X}</span><span class="s2">&quot;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span><span class="n">eax</span><span class="p">,</span> <span class="n">ecx</span><span class="p">)</span> <span class="p">)</span>
        <span class="p">(</span><span class="n">eax</span><span class="p">,</span> <span class="n">ebx</span><span class="p">,</span> <span class="n">ecx</span><span class="p">,</span> <span class="n">edx</span><span class="p">)</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">helper</span><span class="o">.</span><span class="n">cpuid</span><span class="p">(</span> <span class="n">eax</span><span class="p">,</span> <span class="n">ecx</span> <span class="p">)</span>
        <span class="k">if</span> <span class="n">logger</span><span class="p">()</span><span class="o">.</span><span class="n">HAL</span><span class="p">:</span> <span class="n">logger</span><span class="p">()</span><span class="o">.</span><span class="n">log</span><span class="p">(</span> <span class="s2">&quot;[cpu] CPUID out: EAX=0x</span><span class="si">{:08X}</span><span class="s2">, EBX=0x</span><span class="si">{:08X}</span><span class="s2">, ECX=0x</span><span class="si">{:08X}</span><span class="s2">, EDX=0x</span><span class="si">{:08X}</span><span class="s2">&quot;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span><span class="n">eax</span><span class="p">,</span> <span class="n">ebx</span><span class="p">,</span> <span class="n">ecx</span><span class="p">,</span> <span class="n">edx</span><span class="p">)</span> <span class="p">)</span>
        <span class="k">return</span> <span class="p">(</span><span class="n">eax</span><span class="p">,</span> <span class="n">ebx</span><span class="p">,</span> <span class="n">ecx</span><span class="p">,</span> <span class="n">edx</span><span class="p">)</span></div>

    <span class="c1"># Using cpuid check if running under vmm control</span>
<div class="viewcode-block" id="CPU.check_vmm"><a class="viewcode-back" href="../../../modules/chipsec.hal.cpu.html#chipsec.hal.cpu.CPU.check_vmm">[docs]</a>    <span class="k">def</span> <span class="nf">check_vmm</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="c1"># check Hypervisor Present</span>
        <span class="p">(</span><span class="n">eax</span><span class="p">,</span> <span class="n">ebx</span><span class="p">,</span> <span class="n">ecx</span><span class="p">,</span> <span class="n">edx</span><span class="p">)</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cpuid</span><span class="p">(</span> <span class="mh">0x01</span><span class="p">,</span> <span class="mi">0</span> <span class="p">)</span>
        <span class="k">if</span> <span class="p">(</span><span class="n">ecx</span> <span class="o">&amp;</span> <span class="mh">0x80000000</span><span class="p">):</span>
            <span class="p">(</span><span class="n">eax</span><span class="p">,</span> <span class="n">ebx</span><span class="p">,</span> <span class="n">ecx</span><span class="p">,</span> <span class="n">edx</span><span class="p">)</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cpuid</span><span class="p">(</span> <span class="mh">0x40000000</span><span class="p">,</span> <span class="mi">0</span> <span class="p">)</span>
            <span class="n">is_xen</span> <span class="o">=</span> <span class="p">((</span><span class="n">ebx</span> <span class="o">==</span> <span class="mh">0x566e6558</span><span class="p">)</span> <span class="ow">and</span> <span class="p">(</span><span class="n">ecx</span> <span class="o">==</span> <span class="mh">0x65584d4d</span><span class="p">)</span> <span class="ow">and</span> <span class="p">(</span><span class="n">edx</span> <span class="o">==</span> <span class="mh">0x4d4d566e</span><span class="p">))</span>
            <span class="k">if</span> <span class="n">is_xen</span><span class="p">:</span> <span class="k">return</span> <span class="n">VMM_XEN</span>
            <span class="n">is_hyperv</span> <span class="o">=</span> <span class="p">((</span><span class="n">ebx</span> <span class="o">==</span> <span class="mh">0x7263694D</span><span class="p">)</span> <span class="ow">and</span> <span class="p">(</span><span class="n">ecx</span> <span class="o">==</span> <span class="mh">0x666F736F</span><span class="p">)</span> <span class="ow">and</span> <span class="p">(</span><span class="n">edx</span> <span class="o">==</span> <span class="mh">0x76482074</span><span class="p">))</span>
            <span class="k">if</span> <span class="n">is_hyperv</span><span class="p">:</span> <span class="k">return</span> <span class="n">VMM_HYPER_V</span>
            <span class="n">is_vmware</span> <span class="o">=</span> <span class="p">((</span><span class="n">ebx</span> <span class="o">==</span> <span class="mh">0x61774d56</span><span class="p">)</span> <span class="ow">and</span> <span class="p">(</span><span class="n">ecx</span> <span class="o">==</span> <span class="mh">0x4d566572</span><span class="p">)</span> <span class="ow">and</span> <span class="p">(</span><span class="n">edx</span> <span class="o">==</span> <span class="mh">0x65726177</span><span class="p">))</span>
            <span class="k">if</span> <span class="n">is_vmware</span><span class="p">:</span> <span class="k">return</span> <span class="n">VMM_VMWARE</span>
            <span class="n">is_kvm</span> <span class="o">=</span> <span class="p">((</span><span class="n">ebx</span> <span class="o">==</span> <span class="mh">0x4b4d564b</span><span class="p">)</span> <span class="ow">and</span> <span class="p">(</span><span class="n">ecx</span> <span class="o">==</span> <span class="mh">0x564b4d56</span><span class="p">)</span> <span class="ow">and</span> <span class="p">(</span><span class="n">edx</span> <span class="o">==</span> <span class="mh">0x0000004d</span><span class="p">))</span>
            <span class="k">if</span> <span class="n">is_kvm</span><span class="p">:</span> <span class="k">return</span> <span class="n">VMM_KVM</span>
        <span class="k">return</span> <span class="n">VMM_NONE</span></div>

    <span class="c1"># Using CPUID we can determine if Hyper-Threading is enabled in the CPU</span>
<div class="viewcode-block" id="CPU.is_HT_active"><a class="viewcode-back" href="../../../modules/chipsec.hal.cpu.html#chipsec.hal.cpu.CPU.is_HT_active">[docs]</a>    <span class="k">def</span> <span class="nf">is_HT_active</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="n">logical_processor_per_core</span><span class="o">=</span><span class="bp">self</span><span class="o">.</span><span class="n">get_number_logical_processor_per_core</span><span class="p">()</span>
        <span class="k">return</span> <span class="p">(</span><span class="kc">True</span> <span class="k">if</span> <span class="p">(</span><span class="n">logical_processor_per_core</span><span class="o">&gt;</span><span class="mi">1</span><span class="p">)</span> <span class="k">else</span> <span class="kc">False</span><span class="p">)</span></div>

    <span class="c1"># Using the CPUID we determine the number of logical processors per core</span>
<div class="viewcode-block" id="CPU.get_number_logical_processor_per_core"><a class="viewcode-back" href="../../../modules/chipsec.hal.cpu.html#chipsec.hal.cpu.CPU.get_number_logical_processor_per_core">[docs]</a>    <span class="k">def</span> <span class="nf">get_number_logical_processor_per_core</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="p">(</span><span class="n">eax</span><span class="p">,</span> <span class="n">ebx</span><span class="p">,</span> <span class="n">ecx</span><span class="p">,</span> <span class="n">edx</span><span class="p">)</span><span class="o">=</span><span class="bp">self</span><span class="o">.</span><span class="n">cpuid</span><span class="p">(</span> <span class="mh">0x0b</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">)</span>
        <span class="k">return</span> <span class="n">ebx</span></div>

    <span class="c1"># Using CPUID we can determine the number of logical processors per package</span>
<div class="viewcode-block" id="CPU.get_number_logical_processor_per_package"><a class="viewcode-back" href="../../../modules/chipsec.hal.cpu.html#chipsec.hal.cpu.CPU.get_number_logical_processor_per_package">[docs]</a>    <span class="k">def</span> <span class="nf">get_number_logical_processor_per_package</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="p">(</span><span class="n">eax</span><span class="p">,</span> <span class="n">ebx</span><span class="p">,</span> <span class="n">ecx</span><span class="p">,</span> <span class="n">edx</span><span class="p">)</span><span class="o">=</span><span class="bp">self</span><span class="o">.</span><span class="n">cpuid</span><span class="p">(</span> <span class="mh">0x0b</span><span class="p">,</span> <span class="mh">0x1</span> <span class="p">)</span>
        <span class="k">return</span> <span class="n">ebx</span></div>

    <span class="c1"># Using CPUID we can determine the number of physical processors per package</span>
<div class="viewcode-block" id="CPU.get_number_physical_processor_per_package"><a class="viewcode-back" href="../../../modules/chipsec.hal.cpu.html#chipsec.hal.cpu.CPU.get_number_physical_processor_per_package">[docs]</a>    <span class="k">def</span> <span class="nf">get_number_physical_processor_per_package</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="n">logical_processor_per_core</span><span class="o">=</span><span class="bp">self</span><span class="o">.</span><span class="n">get_number_logical_processor_per_core</span><span class="p">()</span>
        <span class="n">logical_processor_per_package</span><span class="o">=</span><span class="bp">self</span><span class="o">.</span><span class="n">get_number_logical_processor_per_package</span><span class="p">()</span>
        <span class="k">return</span> <span class="p">(</span><span class="n">logical_processor_per_package</span> <span class="o">//</span><span class="n">logical_processor_per_core</span><span class="p">)</span></div>

    <span class="c1"># determine number of logical processors in the core</span>
<div class="viewcode-block" id="CPU.get_number_threads_from_APIC_table"><a class="viewcode-back" href="../../../modules/chipsec.hal.cpu.html#chipsec.hal.cpu.CPU.get_number_threads_from_APIC_table">[docs]</a>    <span class="k">def</span> <span class="nf">get_number_threads_from_APIC_table</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="n">_acpi</span> <span class="o">=</span> <span class="n">acpi</span><span class="o">.</span><span class="n">ACPI</span><span class="p">(</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span> <span class="p">)</span>
        <span class="n">dACPIID</span> <span class="o">=</span> <span class="p">{}</span>
        <span class="k">for</span> <span class="n">apic</span> <span class="ow">in</span> <span class="n">_acpi</span><span class="o">.</span><span class="n">get_parse_ACPI_table</span><span class="p">(</span> <span class="n">acpi</span><span class="o">.</span><span class="n">ACPI_TABLE_SIG_APIC</span> <span class="p">):</span>
            <span class="n">table_header</span><span class="p">,</span> <span class="n">APIC_object</span><span class="p">,</span> <span class="n">table_header_blob</span><span class="p">,</span> <span class="n">table_blob</span> <span class="o">=</span> <span class="n">apic</span>
            <span class="k">for</span> <span class="n">structure</span> <span class="ow">in</span> <span class="n">APIC_object</span><span class="o">.</span><span class="n">apic_structs</span><span class="p">:</span>
                <span class="k">if</span> <span class="mh">0x00</span> <span class="o">==</span> <span class="n">structure</span><span class="o">.</span><span class="n">Type</span><span class="p">:</span>
                    <span class="k">if</span> <span class="ow">not</span> <span class="n">structure</span><span class="o">.</span><span class="n">ACICID</span> <span class="ow">in</span> <span class="n">dACPIID</span><span class="p">:</span>
                        <span class="k">if</span> <span class="mi">1</span> <span class="o">==</span> <span class="n">structure</span><span class="o">.</span><span class="n">Flags</span><span class="p">:</span>
                            <span class="n">dACPIID</span><span class="p">[</span> <span class="n">structure</span><span class="o">.</span><span class="n">APICID</span> <span class="p">]</span> <span class="o">=</span> <span class="n">structure</span><span class="o">.</span><span class="n">ACPIProcID</span>
        <span class="k">return</span> <span class="nb">len</span><span class="p">(</span> <span class="n">dACPIID</span> <span class="p">)</span></div>

    <span class="c1">#determine the cpu threads location within a package/core</span>
<div class="viewcode-block" id="CPU.get_cpu_topology"><a class="viewcode-back" href="../../../modules/chipsec.hal.cpu.html#chipsec.hal.cpu.CPU.get_cpu_topology">[docs]</a>    <span class="k">def</span> <span class="nf">get_cpu_topology</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="n">num_threads</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">helper</span><span class="o">.</span><span class="n">get_threads_count</span><span class="p">()</span>
        <span class="n">packages</span> <span class="o">=</span> <span class="p">{}</span>
        <span class="n">cores</span> <span class="o">=</span> <span class="p">{}</span>
        <span class="k">for</span> <span class="n">thread</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="n">num_threads</span><span class="p">):</span>
            <span class="k">if</span> <span class="n">logger</span><span class="p">()</span><span class="o">.</span><span class="n">HAL</span><span class="p">:</span> <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="s2">&quot;Setting affinity to: </span><span class="si">{:d}</span><span class="s2">&quot;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span><span class="n">thread</span><span class="p">))</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">helper</span><span class="o">.</span><span class="n">set_affinity</span><span class="p">(</span><span class="n">thread</span><span class="p">)</span>
            <span class="n">eax</span> <span class="o">=</span> <span class="mh">0xb</span>   <span class="c1"># cpuid leaf 0B contains x2apic info</span>
            <span class="n">ecx</span> <span class="o">=</span> <span class="mi">1</span>     <span class="c1"># ecx 1 will get us pkg_id in edx after shifting right by _eax</span>
            <span class="p">(</span><span class="n">_eax</span><span class="p">,</span> <span class="n">_ebx</span><span class="p">,</span> <span class="n">_ecx</span><span class="p">,</span> <span class="n">_edx</span><span class="p">)</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">cpu</span><span class="o">.</span><span class="n">cpuid</span><span class="p">(</span><span class="n">eax</span><span class="p">,</span> <span class="n">ecx</span><span class="p">)</span>
            <span class="n">pkg_id</span> <span class="o">=</span> <span class="n">_edx</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">_eax</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">)</span>
            <span class="k">if</span> <span class="n">pkg_id</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">packages</span><span class="p">:</span>
                <span class="n">packages</span><span class="p">[</span><span class="n">pkg_id</span><span class="p">]</span> <span class="o">=</span> <span class="p">[]</span>
            <span class="n">packages</span><span class="p">[</span><span class="n">pkg_id</span><span class="p">]</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">thread</span><span class="p">)</span>

            <span class="n">ecx</span> <span class="o">=</span> <span class="mi">0</span>     <span class="c1"># ecx 0 will get us the core_id in edx after shifting right by _eax</span>
            <span class="p">(</span><span class="n">_eax</span><span class="p">,</span> <span class="n">_ebx</span><span class="p">,</span> <span class="n">_ecx</span><span class="p">,</span> <span class="n">_edx</span><span class="p">)</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">cpu</span><span class="o">.</span><span class="n">cpuid</span><span class="p">(</span><span class="n">eax</span><span class="p">,</span> <span class="n">ecx</span><span class="p">)</span>
            <span class="n">core_id</span> <span class="o">=</span> <span class="n">_edx</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">_eax</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">)</span>
            <span class="k">if</span> <span class="n">core_id</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">cores</span><span class="p">:</span>
                <span class="n">cores</span><span class="p">[</span><span class="n">core_id</span><span class="p">]</span> <span class="o">=</span> <span class="p">[]</span>
            <span class="n">cores</span><span class="p">[</span><span class="n">core_id</span><span class="p">]</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">thread</span><span class="p">)</span>
            <span class="k">if</span> <span class="n">logger</span><span class="p">()</span><span class="o">.</span><span class="n">HAL</span><span class="p">:</span> <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="s2">&quot;pkg id is </span><span class="si">{:x}</span><span class="s2">&quot;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span><span class="n">pkg_id</span><span class="p">))</span>
            <span class="k">if</span> <span class="n">logger</span><span class="p">()</span><span class="o">.</span><span class="n">HAL</span><span class="p">:</span> <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="s2">&quot;core id is </span><span class="si">{:x}</span><span class="s2">&quot;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span><span class="n">core_id</span><span class="p">))</span>
        <span class="n">topology</span> <span class="o">=</span> <span class="p">{</span><span class="s1">&#39;packages&#39;</span><span class="p">:</span> <span class="n">packages</span><span class="p">,</span> <span class="s1">&#39;cores&#39;</span><span class="p">:</span><span class="n">cores</span><span class="p">}</span>
        <span class="k">return</span> <span class="n">topology</span></div>

    <span class="c1"># determine number of physical sockets using the CPUID and APIC ACPI table</span>
<div class="viewcode-block" id="CPU.get_number_sockets_from_APIC_table"><a class="viewcode-back" href="../../../modules/chipsec.hal.cpu.html#chipsec.hal.cpu.CPU.get_number_sockets_from_APIC_table">[docs]</a>    <span class="k">def</span> <span class="nf">get_number_sockets_from_APIC_table</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="n">number_threads</span><span class="o">=</span><span class="bp">self</span><span class="o">.</span><span class="n">get_number_threads_from_APIC_table</span><span class="p">()</span>
        <span class="n">logical_processor_per_package</span><span class="o">=</span><span class="bp">self</span><span class="o">.</span><span class="n">get_number_logical_processor_per_package</span><span class="p">()</span>
        <span class="k">return</span> <span class="p">(</span><span class="n">number_threads</span> <span class="o">//</span><span class="n">logical_processor_per_package</span><span class="p">)</span></div>

    <span class="c1">#</span>
    <span class="c1"># Return SMRR MSR physical base and mask</span>
    <span class="c1">#</span>
<div class="viewcode-block" id="CPU.get_SMRR"><a class="viewcode-back" href="../../../modules/chipsec.hal.cpu.html#chipsec.hal.cpu.CPU.get_SMRR">[docs]</a>    <span class="k">def</span> <span class="nf">get_SMRR</span><span class="p">(</span> <span class="bp">self</span> <span class="p">):</span>
        <span class="n">smrambase</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">read_register_field</span><span class="p">(</span> <span class="s1">&#39;IA32_SMRR_PHYSBASE&#39;</span><span class="p">,</span> <span class="s1">&#39;PhysBase&#39;</span><span class="p">,</span> <span class="kc">True</span> <span class="p">)</span>
        <span class="n">smrrmask</span>  <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">read_register_field</span><span class="p">(</span> <span class="s1">&#39;IA32_SMRR_PHYSMASK&#39;</span><span class="p">,</span> <span class="s1">&#39;PhysMask&#39;</span><span class="p">,</span> <span class="kc">True</span> <span class="p">)</span>
        <span class="k">return</span> <span class="p">(</span><span class="n">smrambase</span><span class="p">,</span> <span class="n">smrrmask</span><span class="p">)</span></div>

    <span class="c1">#</span>
    <span class="c1"># Return SMRAM region base, limit and size as defined by SMRR</span>
    <span class="c1">#</span>
<div class="viewcode-block" id="CPU.get_SMRR_SMRAM"><a class="viewcode-back" href="../../../modules/chipsec.hal.cpu.html#chipsec.hal.cpu.CPU.get_SMRR_SMRAM">[docs]</a>    <span class="k">def</span> <span class="nf">get_SMRR_SMRAM</span><span class="p">(</span> <span class="bp">self</span> <span class="p">):</span>
        <span class="p">(</span><span class="n">smram_base</span><span class="p">,</span> <span class="n">smrrmask</span><span class="p">)</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">get_SMRR</span><span class="p">()</span>
        <span class="n">smram_base</span> <span class="o">&amp;=</span> <span class="n">smrrmask</span>
        <span class="n">smram_size</span> <span class="o">=</span> <span class="p">((</span><span class="o">~</span><span class="n">smrrmask</span><span class="p">)</span><span class="o">&amp;</span><span class="mh">0xFFFFFFFF</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span>
        <span class="n">smram_limit</span> <span class="o">=</span> <span class="n">smram_base</span> <span class="o">+</span> <span class="n">smram_size</span> <span class="o">-</span> <span class="mi">1</span>
        <span class="k">return</span> <span class="p">(</span><span class="n">smram_base</span><span class="p">,</span> <span class="n">smram_limit</span><span class="p">,</span> <span class="n">smram_size</span><span class="p">)</span></div>

    <span class="c1">#</span>
    <span class="c1"># Returns TSEG base, limit and size</span>
    <span class="c1">#</span>
<div class="viewcode-block" id="CPU.get_TSEG"><a class="viewcode-back" href="../../../modules/chipsec.hal.cpu.html#chipsec.hal.cpu.CPU.get_TSEG">[docs]</a>    <span class="k">def</span> <span class="nf">get_TSEG</span><span class="p">(</span> <span class="bp">self</span> <span class="p">):</span>
        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">is_server</span><span class="p">():</span>
            <span class="c1"># tseg register has base and limit</span>
            <span class="n">tseg_base</span>  <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">read_register_field</span><span class="p">(</span> <span class="s1">&#39;TSEG_BASE&#39;</span><span class="p">,</span>  <span class="s1">&#39;base&#39;</span><span class="p">,</span>  <span class="n">preserve_field_position</span><span class="o">=</span><span class="kc">True</span> <span class="p">)</span>
            <span class="n">tseg_limit</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">read_register_field</span><span class="p">(</span> <span class="s1">&#39;TSEG_LIMIT&#39;</span><span class="p">,</span> <span class="s1">&#39;limit&#39;</span><span class="p">,</span> <span class="n">preserve_field_position</span><span class="o">=</span><span class="kc">True</span> <span class="p">)</span>
            <span class="n">tseg_limit</span> <span class="o">+=</span> <span class="mh">0xFFFFF</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="c1"># TSEG base is in TSEGMB, TSEG limit is BGSM - 1</span>
            <span class="n">tseg_base</span>  <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">read_register_field</span><span class="p">(</span> <span class="s1">&#39;PCI0.0.0_TSEGMB&#39;</span><span class="p">,</span> <span class="s1">&#39;TSEGMB&#39;</span><span class="p">,</span> <span class="n">preserve_field_position</span><span class="o">=</span><span class="kc">True</span> <span class="p">)</span>
            <span class="n">bgsm</span>       <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">read_register_field</span><span class="p">(</span> <span class="s1">&#39;PCI0.0.0_BGSM&#39;</span><span class="p">,</span> <span class="s1">&#39;BGSM&#39;</span><span class="p">,</span> <span class="n">preserve_field_position</span><span class="o">=</span><span class="kc">True</span> <span class="p">)</span>
            <span class="n">tseg_limit</span> <span class="o">=</span>  <span class="n">bgsm</span> <span class="o">-</span> <span class="mi">1</span>

        <span class="n">tseg_size</span> <span class="o">=</span> <span class="n">tseg_limit</span> <span class="o">-</span> <span class="n">tseg_base</span> <span class="o">+</span> <span class="mi">1</span>
        <span class="k">return</span> <span class="p">(</span><span class="n">tseg_base</span><span class="p">,</span> <span class="n">tseg_limit</span><span class="p">,</span> <span class="n">tseg_size</span><span class="p">)</span></div>

    <span class="c1">#</span>
    <span class="c1"># Returns SMRAM base from either SMRR MSR or TSEG PCIe config register</span>
    <span class="c1">#</span>
<div class="viewcode-block" id="CPU.get_SMRAM"><a class="viewcode-back" href="../../../modules/chipsec.hal.cpu.html#chipsec.hal.cpu.CPU.get_SMRAM">[docs]</a>    <span class="k">def</span> <span class="nf">get_SMRAM</span><span class="p">(</span> <span class="bp">self</span> <span class="p">):</span>
        <span class="n">smram_base</span>  <span class="o">=</span> <span class="kc">None</span>
        <span class="n">smram_limit</span> <span class="o">=</span> <span class="kc">None</span>
        <span class="n">smram_size</span>  <span class="o">=</span> <span class="mi">0</span>
        <span class="k">try</span><span class="p">:</span>
            <span class="k">if</span> <span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">check_SMRR_supported</span><span class="p">()):</span>
                <span class="p">(</span><span class="n">smram_base</span><span class="p">,</span> <span class="n">smram_limit</span><span class="p">,</span> <span class="n">smram_size</span><span class="p">)</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">get_SMRR_SMRAM</span><span class="p">()</span>
        <span class="k">except</span><span class="p">:</span>
            <span class="k">pass</span>

        <span class="k">if</span> <span class="n">smram_base</span> <span class="ow">is</span> <span class="kc">None</span><span class="p">:</span>
            <span class="k">try</span><span class="p">:</span>
                <span class="p">(</span><span class="n">smram_base</span><span class="p">,</span> <span class="n">smram_limit</span><span class="p">,</span> <span class="n">smram_size</span><span class="p">)</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">get_TSEG</span><span class="p">()</span>
            <span class="k">except</span><span class="p">:</span>
                <span class="k">pass</span>
        <span class="k">return</span> <span class="p">(</span><span class="n">smram_base</span><span class="p">,</span> <span class="n">smram_limit</span><span class="p">,</span> <span class="n">smram_size</span><span class="p">)</span></div>

    <span class="c1">#</span>
    <span class="c1"># Check that SMRR is supported by CPU in IA32_MTRRCAP_MSR[SMRR]</span>
    <span class="c1">#</span>
<div class="viewcode-block" id="CPU.check_SMRR_supported"><a class="viewcode-back" href="../../../modules/chipsec.hal.cpu.html#chipsec.hal.cpu.CPU.check_SMRR_supported">[docs]</a>    <span class="k">def</span> <span class="nf">check_SMRR_supported</span><span class="p">(</span> <span class="bp">self</span> <span class="p">):</span>
        <span class="n">mtrrcap_msr_reg</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">read_register</span><span class="p">(</span> <span class="s1">&#39;MTRRCAP&#39;</span> <span class="p">)</span>
        <span class="k">if</span> <span class="n">logger</span><span class="p">()</span><span class="o">.</span><span class="n">HAL</span><span class="p">:</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">print_register</span><span class="p">(</span> <span class="s1">&#39;MTRRCAP&#39;</span><span class="p">,</span> <span class="n">mtrrcap_msr_reg</span> <span class="p">)</span>
        <span class="n">smrr</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">get_register_field</span><span class="p">(</span> <span class="s1">&#39;MTRRCAP&#39;</span><span class="p">,</span> <span class="n">mtrrcap_msr_reg</span><span class="p">,</span> <span class="s1">&#39;SMRR&#39;</span> <span class="p">)</span>
        <span class="k">return</span> <span class="p">(</span><span class="mi">1</span> <span class="o">==</span> <span class="n">smrr</span><span class="p">)</span></div>

    <span class="c1">#</span>
    <span class="c1"># Dump CPU page tables at specified physical base of paging-directory hierarchy (CR3)</span>
    <span class="c1">#</span>
<div class="viewcode-block" id="CPU.dump_page_tables"><a class="viewcode-back" href="../../../modules/chipsec.hal.cpu.html#chipsec.hal.cpu.CPU.dump_page_tables">[docs]</a>    <span class="k">def</span> <span class="nf">dump_page_tables</span><span class="p">(</span> <span class="bp">self</span><span class="p">,</span> <span class="n">cr3</span><span class="p">,</span> <span class="n">pt_fname</span><span class="o">=</span><span class="kc">None</span> <span class="p">):</span>
        <span class="n">_orig_logname</span> <span class="o">=</span> <span class="n">logger</span><span class="p">()</span><span class="o">.</span><span class="n">LOG_FILE_NAME</span>
        <span class="n">hpt</span> <span class="o">=</span> <span class="n">paging</span><span class="o">.</span><span class="n">c_ia32e_page_tables</span><span class="p">(</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span> <span class="p">)</span>
        <span class="k">if</span> <span class="n">logger</span><span class="p">()</span><span class="o">.</span><span class="n">HAL</span><span class="p">:</span> <span class="n">logger</span><span class="p">()</span><span class="o">.</span><span class="n">log</span><span class="p">(</span> <span class="s1">&#39;[cpu] dumping paging hierarchy at physical base (CR3) = 0x</span><span class="si">{:08X}</span><span class="s1">...&#39;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span><span class="n">cr3</span><span class="p">)</span> <span class="p">)</span>
        <span class="k">if</span> <span class="n">pt_fname</span> <span class="ow">is</span> <span class="kc">None</span><span class="p">:</span> <span class="n">pt_fname</span> <span class="o">=</span> <span class="p">(</span><span class="s1">&#39;pt_</span><span class="si">{:08X}</span><span class="s1">&#39;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span><span class="n">cr3</span><span class="p">))</span>
        <span class="n">logger</span><span class="p">()</span><span class="o">.</span><span class="n">set_log_file</span><span class="p">(</span> <span class="n">pt_fname</span> <span class="p">)</span>
        <span class="n">hpt</span><span class="o">.</span><span class="n">read_pt_and_show_status</span><span class="p">(</span> <span class="n">pt_fname</span><span class="p">,</span> <span class="s1">&#39;PT&#39;</span><span class="p">,</span> <span class="n">cr3</span> <span class="p">)</span>
        <span class="n">logger</span><span class="p">()</span><span class="o">.</span><span class="n">set_log_file</span><span class="p">(</span> <span class="n">_orig_logname</span> <span class="p">)</span>
        <span class="k">if</span> <span class="n">hpt</span><span class="o">.</span><span class="n">failure</span><span class="p">:</span> <span class="n">logger</span><span class="p">()</span><span class="o">.</span><span class="n">error</span><span class="p">(</span> <span class="s1">&#39;could not dump page tables&#39;</span> <span class="p">)</span></div>

<div class="viewcode-block" id="CPU.dump_page_tables_all"><a class="viewcode-back" href="../../../modules/chipsec.hal.cpu.html#chipsec.hal.cpu.CPU.dump_page_tables_all">[docs]</a>    <span class="k">def</span> <span class="nf">dump_page_tables_all</span><span class="p">(</span> <span class="bp">self</span> <span class="p">):</span>
        <span class="k">for</span> <span class="n">tid</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">msr</span><span class="o">.</span><span class="n">get_cpu_thread_count</span><span class="p">()):</span>
            <span class="n">cr3</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">read_cr</span><span class="p">(</span> <span class="n">tid</span><span class="p">,</span> <span class="mi">3</span> <span class="p">)</span>
            <span class="k">if</span> <span class="n">logger</span><span class="p">()</span><span class="o">.</span><span class="n">HAL</span><span class="p">:</span> <span class="n">logger</span><span class="p">()</span><span class="o">.</span><span class="n">log</span><span class="p">(</span> <span class="s1">&#39;[cpu</span><span class="si">{:d}</span><span class="s1">] found paging hierarchy base (CR3): 0x</span><span class="si">{:08X}</span><span class="s1">&#39;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span><span class="n">tid</span><span class="p">,</span> <span class="n">cr3</span><span class="p">)</span> <span class="p">)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">dump_page_tables</span><span class="p">(</span> <span class="n">cr3</span> <span class="p">)</span></div></div>
</pre></div>

            <div class="clearer"></div>
          </div>
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
            <p class="logo"><a href="../../../index.html">
              <img class="logo" src="../../../_static/chipsec_logo_transparent.png" alt="Logo"/>
            </a></p>
<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../../../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" />
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>$('#searchbox').show(0);</script>
        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../../../genindex.html" title="General Index"
             >index</a></li>
        <li class="right" >
          <a href="../../../py-modindex.html" title="Python Module Index"
             >modules</a> |</li>
        <li class="nav-item nav-item-0"><a href="../../../index.html">CHIPSEC  documentation</a> &#187;</li>
          <li class="nav-item nav-item-1"><a href="../../index.html" >Module code</a> &#187;</li>
        <li class="nav-item nav-item-this"><a href="">chipsec.hal.cpu</a></li> 
      </ul>
    </div>
    <div class="footer" role="contentinfo">
      Last updated on May 07, 2021.
      Created using <a href="https://www.sphinx-doc.org/">Sphinx</a> 3.4.3.
    </div>
  </body>
</html>