<?xml version='1.0' encoding='UTF-8'?>
<DOC><DOCNO>  ZF108-605-054  </DOCNO><DOCID>08 605 054.andO;</DOCID><JOURNAL>IEEE Micro  June 1990 v10 n3 p36(12).andM;</JOURNAL><TITLE>The TMS390C602A floating-point coprocessor for Sparc systems.andO;(includes related article on dataflow through the floating-pointunit; Scalable Processor Architecture) (technical)</TITLE><AUTHOR>Darley, Merrick; Kronlage, Bill; Bural, David; Churchill, Bob;Pulling, David; Wang, Paul; Iwamoto, Rick; Yang, Larry.andM;</AUTHOR><TEXT><ABSTRACT>Sun Microsystems Inc's Sparc architecture uses reducedinstruction-set computer (RISC) techniques to improve thecomputational capability of workstations.andP;  The company licensesSparc to semiconductor manufacturers, and those companies addtheir own features and process technology.andP;  Texas Instrumentsprovides a Sparc processor that is a two-chip configuration: theTMS390C601 integer unit and the TMS390C602A floating-point unit,which is a highly innovative coprocessor that permits theprocessor to execute single- or double-precision floating-pointinstructions concurrently with integer unit operations.andP;  Staffmembers of both companies worked together to allow the chipdesigners to understand where the circuit realities impacted thesystem performance.andP;  This working together helped both companiesachieve the goal of optimizing system performance for givencircuit and technology limits while reducing system cost.andM;</ABSTRACT></TEXT><DESCRIPT>Company:   Sun Microsystems Inc. (products)Texas Instruments Inc. (products).andO;Topic:     Integrated CircuitsScalable Processor ArchitectureReduced-Instruction-Set ComputersFloating-Point Arithmetic.andO;Feature:   illustrationtablechart.andO;Caption:   Clock cycles per instruction. (table)Clock cycles for each floating-point operation. (table)Data path of the multiplier unit. (chart)andM;</DESCRIPT></DOC>