Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Dec 20 18:34:09 2023
| Host         : DESKTOP-LB2P0KI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file zyNet_timing_summary_routed.rpt -pb zyNet_timing_summary_routed.pb -rpx zyNet_timing_summary_routed.rpx -warn_on_violation
| Design       : zyNet
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  204         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (204)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (606)
5. checking no_input_delay (44)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (204)
--------------------------
 There are 204 register/latch pins with no clock driven by root clock pin: s_axi_aclk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (606)
--------------------------------------------------
 There are 606 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (44)
-------------------------------
 There are 44 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  643          inf        0.000                      0                  643           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           643 Endpoints
Min Delay           643 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_aresetn
                            (input port)
  Destination:            alw/axi_rdata_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.368ns  (logic 1.084ns (14.711%)  route 6.284ns (85.289%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E19                                               0.000     0.000 f  s_axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aresetn
    E19                  IBUF (Prop_ibuf_I_O)         0.960     0.960 f  s_axi_aresetn_IBUF_inst/O
                         net (fo=1, routed)           0.858     1.817    alw/s_axi_aresetn_IBUF
    SLICE_X0Y42          LUT1 (Prop_lut1_I0_O)        0.124     1.941 r  alw/axi_wready_i_1/O
                         net (fo=204, routed)         5.427     7.368    alw/axi_wready_i_1_n_16
    SLICE_X2Y16          FDRE                                         r  alw/axi_rdata_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_axi_aresetn
                            (input port)
  Destination:            alw/axi_rdata_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.368ns  (logic 1.084ns (14.711%)  route 6.284ns (85.289%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E19                                               0.000     0.000 f  s_axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aresetn
    E19                  IBUF (Prop_ibuf_I_O)         0.960     0.960 f  s_axi_aresetn_IBUF_inst/O
                         net (fo=1, routed)           0.858     1.817    alw/s_axi_aresetn_IBUF
    SLICE_X0Y42          LUT1 (Prop_lut1_I0_O)        0.124     1.941 r  alw/axi_wready_i_1/O
                         net (fo=204, routed)         5.427     7.368    alw/axi_wready_i_1_n_16
    SLICE_X2Y16          FDRE                                         r  alw/axi_rdata_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_axi_aresetn
                            (input port)
  Destination:            alw/biasReg_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.368ns  (logic 1.084ns (14.711%)  route 6.284ns (85.289%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E19                                               0.000     0.000 f  s_axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aresetn
    E19                  IBUF (Prop_ibuf_I_O)         0.960     0.960 f  s_axi_aresetn_IBUF_inst/O
                         net (fo=1, routed)           0.858     1.817    alw/s_axi_aresetn_IBUF
    SLICE_X0Y42          LUT1 (Prop_lut1_I0_O)        0.124     1.941 r  alw/axi_wready_i_1/O
                         net (fo=204, routed)         5.427     7.368    alw/axi_wready_i_1_n_16
    SLICE_X3Y16          FDRE                                         r  alw/biasReg_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_axi_aresetn
                            (input port)
  Destination:            alw/biasReg_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.368ns  (logic 1.084ns (14.711%)  route 6.284ns (85.289%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E19                                               0.000     0.000 f  s_axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aresetn
    E19                  IBUF (Prop_ibuf_I_O)         0.960     0.960 f  s_axi_aresetn_IBUF_inst/O
                         net (fo=1, routed)           0.858     1.817    alw/s_axi_aresetn_IBUF
    SLICE_X0Y42          LUT1 (Prop_lut1_I0_O)        0.124     1.941 r  alw/axi_wready_i_1/O
                         net (fo=204, routed)         5.427     7.368    alw/axi_wready_i_1_n_16
    SLICE_X3Y16          FDRE                                         r  alw/biasReg_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_axi_aresetn
                            (input port)
  Destination:            alw/controlReg_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.201ns  (logic 1.084ns (15.052%)  route 6.117ns (84.948%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E19                                               0.000     0.000 f  s_axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aresetn
    E19                  IBUF (Prop_ibuf_I_O)         0.960     0.960 f  s_axi_aresetn_IBUF_inst/O
                         net (fo=1, routed)           0.858     1.817    alw/s_axi_aresetn_IBUF
    SLICE_X0Y42          LUT1 (Prop_lut1_I0_O)        0.124     1.941 r  alw/axi_wready_i_1/O
                         net (fo=204, routed)         5.260     7.201    alw/axi_wready_i_1_n_16
    SLICE_X2Y15          FDRE                                         r  alw/controlReg_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_axi_aresetn
                            (input port)
  Destination:            alw/controlReg_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.201ns  (logic 1.084ns (15.052%)  route 6.117ns (84.948%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E19                                               0.000     0.000 f  s_axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aresetn
    E19                  IBUF (Prop_ibuf_I_O)         0.960     0.960 f  s_axi_aresetn_IBUF_inst/O
                         net (fo=1, routed)           0.858     1.817    alw/s_axi_aresetn_IBUF
    SLICE_X0Y42          LUT1 (Prop_lut1_I0_O)        0.124     1.941 r  alw/axi_wready_i_1/O
                         net (fo=204, routed)         5.260     7.201    alw/axi_wready_i_1_n_16
    SLICE_X2Y15          FDRE                                         r  alw/controlReg_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_axi_aresetn
                            (input port)
  Destination:            alw/layerReg_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.074ns  (logic 1.084ns (15.322%)  route 5.990ns (84.678%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E19                                               0.000     0.000 f  s_axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aresetn
    E19                  IBUF (Prop_ibuf_I_O)         0.960     0.960 f  s_axi_aresetn_IBUF_inst/O
                         net (fo=1, routed)           0.858     1.817    alw/s_axi_aresetn_IBUF
    SLICE_X0Y42          LUT1 (Prop_lut1_I0_O)        0.124     1.941 r  alw/axi_wready_i_1/O
                         net (fo=204, routed)         5.133     7.074    alw/axi_wready_i_1_n_16
    SLICE_X1Y16          FDRE                                         r  alw/layerReg_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_axi_aresetn
                            (input port)
  Destination:            alw/layerReg_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.074ns  (logic 1.084ns (15.322%)  route 5.990ns (84.678%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E19                                               0.000     0.000 f  s_axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aresetn
    E19                  IBUF (Prop_ibuf_I_O)         0.960     0.960 f  s_axi_aresetn_IBUF_inst/O
                         net (fo=1, routed)           0.858     1.817    alw/s_axi_aresetn_IBUF
    SLICE_X0Y42          LUT1 (Prop_lut1_I0_O)        0.124     1.941 r  alw/axi_wready_i_1/O
                         net (fo=204, routed)         5.133     7.074    alw/axi_wready_i_1_n_16
    SLICE_X1Y16          FDRE                                         r  alw/layerReg_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_axi_aresetn
                            (input port)
  Destination:            alw/layerReg_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.906ns  (logic 1.084ns (15.696%)  route 5.822ns (84.304%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E19                                               0.000     0.000 f  s_axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aresetn
    E19                  IBUF (Prop_ibuf_I_O)         0.960     0.960 f  s_axi_aresetn_IBUF_inst/O
                         net (fo=1, routed)           0.858     1.817    alw/s_axi_aresetn_IBUF
    SLICE_X0Y42          LUT1 (Prop_lut1_I0_O)        0.124     1.941 r  alw/axi_wready_i_1/O
                         net (fo=204, routed)         4.964     6.906    alw/axi_wready_i_1_n_16
    SLICE_X1Y18          FDRE                                         r  alw/layerReg_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_axi_aresetn
                            (input port)
  Destination:            alw/axi_rdata_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.746ns  (logic 1.084ns (16.067%)  route 5.662ns (83.933%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E19                                               0.000     0.000 f  s_axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aresetn
    E19                  IBUF (Prop_ibuf_I_O)         0.960     0.960 f  s_axi_aresetn_IBUF_inst/O
                         net (fo=1, routed)           0.858     1.817    alw/s_axi_aresetn_IBUF
    SLICE_X0Y42          LUT1 (Prop_lut1_I0_O)        0.124     1.941 r  alw/axi_wready_i_1/O
                         net (fo=204, routed)         4.805     6.746    alw/axi_wready_i_1_n_16
    SLICE_X0Y19          FDRE                                         r  alw/axi_rdata_reg[0]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alw/controlReg_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alw/axi_rdata_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE                         0.000     0.000 r  alw/controlReg_reg[10]/C
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  alw/controlReg_reg[10]/Q
                         net (fo=1, routed)           0.087     0.228    alw/controlReg_reg_n_16_[10]
    SLICE_X2Y25          LUT6 (Prop_lut6_I0_O)        0.045     0.273 r  alw/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     0.273    alw/reg_data_out[10]
    SLICE_X2Y25          FDRE                                         r  alw/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alw/controlReg_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alw/axi_rdata_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE                         0.000     0.000 r  alw/controlReg_reg[11]/C
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  alw/controlReg_reg[11]/Q
                         net (fo=1, routed)           0.087     0.228    alw/controlReg_reg_n_16_[11]
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.045     0.273 r  alw/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000     0.273    alw/reg_data_out[11]
    SLICE_X2Y28          FDRE                                         r  alw/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alw/neuronReg_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alw/axi_rdata_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE                         0.000     0.000 r  alw/neuronReg_reg[22]/C
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  alw/neuronReg_reg[22]/Q
                         net (fo=1, routed)           0.087     0.228    alw/neuronReg_reg_n_16_[22]
    SLICE_X2Y35          LUT6 (Prop_lut6_I2_O)        0.045     0.273 r  alw/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000     0.273    alw/reg_data_out[22]
    SLICE_X2Y35          FDRE                                         r  alw/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alw/neuronReg_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alw/axi_rdata_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.186ns (66.187%)  route 0.095ns (33.813%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE                         0.000     0.000 r  alw/neuronReg_reg[28]/C
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  alw/neuronReg_reg[28]/Q
                         net (fo=1, routed)           0.095     0.236    alw/neuronReg_reg_n_16_[28]
    SLICE_X4Y34          LUT6 (Prop_lut6_I2_O)        0.045     0.281 r  alw/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000     0.281    alw/reg_data_out[28]
    SLICE_X4Y34          FDRE                                         r  alw/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alw/neuronReg_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alw/axi_rdata_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE                         0.000     0.000 r  alw/neuronReg_reg[16]/C
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  alw/neuronReg_reg[16]/Q
                         net (fo=1, routed)           0.097     0.238    alw/neuronReg_reg_n_16_[16]
    SLICE_X4Y34          LUT6 (Prop_lut6_I2_O)        0.045     0.283 r  alw/axi_rdata[16]_i_1/O
                         net (fo=1, routed)           0.000     0.283    alw/reg_data_out[16]
    SLICE_X4Y34          FDRE                                         r  alw/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alw/controlReg_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alw/axi_rdata_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE                         0.000     0.000 r  alw/controlReg_reg[19]/C
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  alw/controlReg_reg[19]/Q
                         net (fo=1, routed)           0.097     0.238    alw/controlReg_reg_n_16_[19]
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.045     0.283 r  alw/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.000     0.283    alw/reg_data_out[19]
    SLICE_X0Y32          FDRE                                         r  alw/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alw/neuronReg_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alw/axi_rdata_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE                         0.000     0.000 r  alw/neuronReg_reg[24]/C
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  alw/neuronReg_reg[24]/Q
                         net (fo=1, routed)           0.097     0.238    alw/neuronReg_reg_n_16_[24]
    SLICE_X4Y35          LUT6 (Prop_lut6_I2_O)        0.045     0.283 r  alw/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000     0.283    alw/reg_data_out[24]
    SLICE_X4Y35          FDRE                                         r  alw/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alw/neuronReg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alw/axi_rdata_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE                         0.000     0.000 r  alw/neuronReg_reg[5]/C
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  alw/neuronReg_reg[5]/Q
                         net (fo=1, routed)           0.097     0.238    alw/neuronReg_reg_n_16_[5]
    SLICE_X4Y21          LUT6 (Prop_lut6_I2_O)        0.045     0.283 r  alw/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     0.283    alw/reg_data_out[5]
    SLICE_X4Y21          FDRE                                         r  alw/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alw/neuronReg_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alw/axi_rdata_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE                         0.000     0.000 r  alw/neuronReg_reg[27]/C
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  alw/neuronReg_reg[27]/Q
                         net (fo=1, routed)           0.100     0.241    alw/neuronReg_reg_n_16_[27]
    SLICE_X2Y35          LUT6 (Prop_lut6_I2_O)        0.045     0.286 r  alw/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     0.286    alw/reg_data_out[27]
    SLICE_X2Y35          FDRE                                         r  alw/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alw/neuronReg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alw/axi_rdata_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.186ns (64.545%)  route 0.102ns (35.455%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE                         0.000     0.000 r  alw/neuronReg_reg[6]/C
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  alw/neuronReg_reg[6]/Q
                         net (fo=1, routed)           0.102     0.243    alw/neuronReg_reg_n_16_[6]
    SLICE_X2Y22          LUT6 (Prop_lut6_I2_O)        0.045     0.288 r  alw/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     0.288    alw/reg_data_out[6]
    SLICE_X2Y22          FDRE                                         r  alw/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------





