$date
  Fri Feb  3 23:38:29 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module testbench3 $end
$var reg 1 ! x1 $end
$var reg 1 " g $end
$scope module dut_instance $end
$var reg 1 # x $end
$var reg 1 $ y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
0#
1$
#1
1!
0"
1#
0$
#2
0!
1"
0#
1$
#3
1!
0"
1#
0$
#4
0!
1"
0#
1$
#5
1!
0"
1#
0$
#6
0!
1"
0#
1$
#7
1!
0"
1#
0$
#8
0!
1"
0#
1$
#9
1!
0"
1#
0$
#10
0!
1"
0#
1$
