{"sha": "b80afde960b6ba3f4283f5126e3b51d5bd73408f", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YjgwYWZkZTk2MGI2YmEzZjQyODNmNTEyNmUzYjUxZDViZDczNDA4Zg==", "commit": {"author": {"name": "Bill Schmidt", "email": "wschmidt@linux.vnet.ibm.com", "date": "2014-02-03T01:24:31Z"}, "committer": {"name": "William Schmidt", "email": "wschmidt@gcc.gnu.org", "date": "2014-02-03T01:24:31Z"}, "message": "altivec.md (UNSPEC_VSUMSWS_DIRECT): New unspec.\n\ngcc:\n\n2014-02-02  Bill Schmidt  <wschmidt@linux.vnet.ibm.com>\n\n\t* config/rs6000/altivec.md (UNSPEC_VSUMSWS_DIRECT): New unspec.\n\t(altivec_vsumsws): Add handling for -maltivec=be with a little\n\tendian target.\n\t(altivec_vsumsws_direct): New.\n\t(reduc_splus_<mode>): Call gen_altivec_vsumsws_direct instead of\n\tgen_altivec_vsumsws.\n\ngcc/testsuite:\n\n2014-02-02  Bill Schmidt  <wschmidt@linux.vnet.ibm.com>\n\n\t* gcc.dg/vmx/vsums.c: New.\n\t* gcc.dg/vmx/vsums-be-order.c: New.\n\nFrom-SVN: r207414", "tree": {"sha": "55a470858b59f5d226845b47c3acd7f8a0807469", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/55a470858b59f5d226845b47c3acd7f8a0807469"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/b80afde960b6ba3f4283f5126e3b51d5bd73408f", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b80afde960b6ba3f4283f5126e3b51d5bd73408f", "html_url": "https://github.com/Rust-GCC/gccrs/commit/b80afde960b6ba3f4283f5126e3b51d5bd73408f", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b80afde960b6ba3f4283f5126e3b51d5bd73408f/comments", "author": {"login": "wschmidt-ibm", "id": 5520937, "node_id": "MDQ6VXNlcjU1MjA5Mzc=", "avatar_url": "https://avatars.githubusercontent.com/u/5520937?v=4", "gravatar_id": "", "url": "https://api.github.com/users/wschmidt-ibm", "html_url": "https://github.com/wschmidt-ibm", "followers_url": "https://api.github.com/users/wschmidt-ibm/followers", "following_url": "https://api.github.com/users/wschmidt-ibm/following{/other_user}", "gists_url": "https://api.github.com/users/wschmidt-ibm/gists{/gist_id}", "starred_url": "https://api.github.com/users/wschmidt-ibm/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/wschmidt-ibm/subscriptions", "organizations_url": "https://api.github.com/users/wschmidt-ibm/orgs", "repos_url": "https://api.github.com/users/wschmidt-ibm/repos", "events_url": "https://api.github.com/users/wschmidt-ibm/events{/privacy}", "received_events_url": "https://api.github.com/users/wschmidt-ibm/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "390675c87ddc147b6d1982824b329e119ae5148b", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/390675c87ddc147b6d1982824b329e119ae5148b", "html_url": "https://github.com/Rust-GCC/gccrs/commit/390675c87ddc147b6d1982824b329e119ae5148b"}], "stats": {"total": 69, "additions": 68, "deletions": 1}, "files": [{"sha": "ce28d7ce3ef5523619640e2e82b8bdef5238f952", "filename": "gcc/ChangeLog", "status": "modified", "additions": 9, "deletions": 0, "changes": 9, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b80afde960b6ba3f4283f5126e3b51d5bd73408f/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b80afde960b6ba3f4283f5126e3b51d5bd73408f/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=b80afde960b6ba3f4283f5126e3b51d5bd73408f", "patch": "@@ -1,3 +1,12 @@\n+2014-02-02  Bill Schmidt  <wschmidt@linux.vnet.ibm.com>\n+\n+\t* config/rs6000/altivec.md (UNSPEC_VSUMSWS_DIRECT): New unspec.\n+\t(altivec_vsumsws): Add handling for -maltivec=be with a little\n+\tendian target.\n+\t(altivec_vsumsws_direct): New.\n+\t(reduc_splus_<mode>): Call gen_altivec_vsumsws_direct instead of\n+\tgen_altivec_vsumsws.\n+\n 2014-02-02  Jan Hubicka  <jh@suse.cz>\n \n \t* ipa-devirt.c (subbinfo_with_vtable_at_offset,"}, {"sha": "ac69ac2d635c2bfd88261fb6e82275d53fce0b08", "filename": "gcc/config/rs6000/altivec.md", "status": "modified", "additions": 23, "deletions": 1, "changes": 24, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b80afde960b6ba3f4283f5126e3b51d5bd73408f/gcc%2Fconfig%2Frs6000%2Faltivec.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b80afde960b6ba3f4283f5126e3b51d5bd73408f/gcc%2Fconfig%2Frs6000%2Faltivec.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Faltivec.md?ref=b80afde960b6ba3f4283f5126e3b51d5bd73408f", "patch": "@@ -132,6 +132,7 @@\n    UNSPEC_VMRGH_DIRECT\n    UNSPEC_VMRGL_DIRECT\n    UNSPEC_VSPLT_DIRECT\n+   UNSPEC_VSUMSWS_DIRECT\n ])\n \n (define_c_enum \"unspecv\"\n@@ -1601,6 +1602,27 @@\n         (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n                       (match_operand:V4SI 2 \"register_operand\" \"v\")]\n \t\t     UNSPEC_VSUMSWS))\n+   (set (reg:SI 110) (unspec:SI [(const_int 0)] UNSPEC_SET_VSCR))\n+   (clobber (match_scratch:V4SI 3 \"=v\"))]\n+  \"TARGET_ALTIVEC\"\n+{\n+  if (BYTES_BIG_ENDIAN || VECTOR_ELT_ORDER_BIG)\n+    return \"vsumsws %0,%1,%2\";\n+  else\n+    return \"vspltw %3,%2,0\\n\\tvsumsws %3,%1,%3\\n\\tvspltw %0,%3,3\";\n+}\n+  [(set_attr \"type\" \"veccomplex\")\n+   (set (attr \"length\")\n+     (if_then_else\n+       (match_test \"(BYTES_BIG_ENDIAN || VECTOR_ELT_ORDER_BIG)\")\n+       (const_string \"4\")\n+       (const_string \"12\")))])\n+\n+(define_insn \"altivec_vsumsws_direct\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n+                      (match_operand:V4SI 2 \"register_operand\" \"v\")]\n+\t\t     UNSPEC_VSUMSWS_DIRECT))\n    (set (reg:SI 110) (unspec:SI [(const_int 0)] UNSPEC_SET_VSCR))]\n   \"TARGET_ALTIVEC\"\n   \"vsumsws %0,%1,%2\"\n@@ -2337,7 +2359,7 @@\n \n   emit_insn (gen_altivec_vspltisw (vzero, const0_rtx));\n   emit_insn (gen_altivec_vsum4s<VI_char>s (vtmp1, operands[1], vzero));\n-  emit_insn (gen_altivec_vsumsws (dest, vtmp1, vzero));\n+  emit_insn (gen_altivec_vsumsws_direct (dest, vtmp1, vzero));\n   DONE;\n })\n "}, {"sha": "73452b3c7eb3dfd6413696ea9474faa0cc4be25f", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b80afde960b6ba3f4283f5126e3b51d5bd73408f/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b80afde960b6ba3f4283f5126e3b51d5bd73408f/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=b80afde960b6ba3f4283f5126e3b51d5bd73408f", "patch": "@@ -1,3 +1,8 @@\n+2014-02-02  Bill Schmidt  <wschmidt@linux.vnet.ibm.com>\n+\n+\t* gcc.dg/vmx/vsums.c: New.\n+\t* gcc.dg/vmx/vsums-be-order.c: New.\n+\n 2014-02-02  Jan Hubicka  <hubicka@ucw.cz>\n \n \t* g++.dg/ipa/devirt-23.C: New testcase."}, {"sha": "69fe3b64aafb315859cca559067576f83473b47a", "filename": "gcc/testsuite/gcc.dg/vmx/vsums-be-order.c", "status": "added", "additions": 19, "deletions": 0, "changes": 19, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b80afde960b6ba3f4283f5126e3b51d5bd73408f/gcc%2Ftestsuite%2Fgcc.dg%2Fvmx%2Fvsums-be-order.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b80afde960b6ba3f4283f5126e3b51d5bd73408f/gcc%2Ftestsuite%2Fgcc.dg%2Fvmx%2Fvsums-be-order.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.dg%2Fvmx%2Fvsums-be-order.c?ref=b80afde960b6ba3f4283f5126e3b51d5bd73408f", "patch": "@@ -0,0 +1,19 @@\n+/* { dg-options \"-maltivec=be -mabi=altivec -std=gnu99 -mno-vsx\" } */\n+\n+#include \"harness.h\"\n+\n+static void test()\n+{\n+  vector signed int va = {-7,11,-13,17};\n+\n+#if __BYTE_ORDER__ == __ORDER_LITTLE_ENDIAN__\n+  vector signed int vb = {128,0,0,0};\n+#else\n+  vector signed int vb = {0,0,0,128};\n+#endif\n+\n+  vector signed int vd = vec_sums (va, vb);\n+  signed int r = vec_extract (vd, 3);\n+\n+  check (r == 136, \"sums\");\n+}"}, {"sha": "dfbb1cc6ddcd0070dd27205ba9a3dcb17552aeab", "filename": "gcc/testsuite/gcc.dg/vmx/vsums.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b80afde960b6ba3f4283f5126e3b51d5bd73408f/gcc%2Ftestsuite%2Fgcc.dg%2Fvmx%2Fvsums.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b80afde960b6ba3f4283f5126e3b51d5bd73408f/gcc%2Ftestsuite%2Fgcc.dg%2Fvmx%2Fvsums.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.dg%2Fvmx%2Fvsums.c?ref=b80afde960b6ba3f4283f5126e3b51d5bd73408f", "patch": "@@ -0,0 +1,12 @@\n+#include \"harness.h\"\n+\n+static void test()\n+{\n+  vector signed int va = {-7,11,-13,17};\n+  vector signed int vb = {0,0,0,128};\n+\n+  vector signed int vd = vec_sums (va, vb);\n+  signed int r = vec_extract (vd, 3);\n+\n+  check (r == 136, \"sums\");\n+}"}]}