Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Mar  1 21:59:59 2023
| Host         : yusux running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OExp01_muxctrl_wrapper_timing_summary_routed.rpt -pb OExp01_muxctrl_wrapper_timing_summary_routed.pb -rpx OExp01_muxctrl_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : OExp01_muxctrl_wrapper
| Device       : 7k160t-fbg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s1
                            (input port)
  Destination:            o_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.322ns  (logic 4.313ns (41.789%)  route 6.008ns (58.211%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA13                                              0.000     0.000 r  s1 (IN)
                         net (fo=0)                   0.000     0.000    s1
    AA13                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  s1_IBUF_inst/O
                         net (fo=4, routed)           1.109     1.837    OExp01_muxctrl_i/MUX2T1_5_0/inst/s
    SLICE_X108Y59        LUT3 (Prop_lut3_I2_O)        0.043     1.880 r  OExp01_muxctrl_i/MUX2T1_5_0/inst/o[2]_INST_0/O
                         net (fo=2, routed)           0.456     2.336    OExp01_muxctrl_i/MUX8T1_8_0/inst/I1[2]
    SLICE_X108Y60        LUT4 (Prop_lut4_I1_O)        0.043     2.379 r  OExp01_muxctrl_i/MUX8T1_8_0/inst/o[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.379    OExp01_muxctrl_i/MUX8T1_8_0/inst/o[2]_INST_0_i_1_n_0
    SLICE_X108Y60        MUXF7 (Prop_muxf7_I0_O)      0.101     2.480 r  OExp01_muxctrl_i/MUX8T1_8_0/inst/o[2]_INST_0/O
                         net (fo=1, routed)           0.434     2.914    OExp01_muxctrl_i/MUX4T1_5_0/inst/I0[2]
    SLICE_X108Y59        LUT4 (Prop_lut4_I1_O)        0.123     3.037 r  OExp01_muxctrl_i/MUX4T1_5_0/inst/o[2]_INST_0/O
                         net (fo=1, routed)           4.010     7.047    o_0_OBUF[2]
    Y25                  OBUF (Prop_obuf_I_O)         3.275    10.322 r  o_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.322    o_0[2]
    Y25                                                               r  o_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I1[0]
                            (input port)
  Destination:            o_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.269ns  (logic 4.324ns (42.108%)  route 5.945ns (57.892%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE8                                               0.000     0.000 r  I1[0] (IN)
                         net (fo=0)                   0.000     0.000    I1[0]
    AE8                  IBUF (Prop_ibuf_I_O)         0.749     0.749 r  I1_IBUF[0]_inst/O
                         net (fo=4, routed)           0.959     1.708    OExp01_muxctrl_i/MUX2T1_5_0/inst/I1[0]
    SLICE_X109Y59        LUT3 (Prop_lut3_I0_O)        0.043     1.751 r  OExp01_muxctrl_i/MUX2T1_5_0/inst/o[0]_INST_0/O
                         net (fo=3, routed)           0.537     2.288    OExp01_muxctrl_i/MUX8T1_8_0/inst/I0[4]
    SLICE_X108Y59        LUT4 (Prop_lut4_I3_O)        0.043     2.331 r  OExp01_muxctrl_i/MUX8T1_8_0/inst/o[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.331    OExp01_muxctrl_i/MUX8T1_8_0/inst/o[4]_INST_0_i_1_n_0
    SLICE_X108Y59        MUXF7 (Prop_muxf7_I0_O)      0.101     2.432 r  OExp01_muxctrl_i/MUX8T1_8_0/inst/o[4]_INST_0/O
                         net (fo=1, routed)           0.336     2.768    OExp01_muxctrl_i/MUX4T1_5_0/inst/I0[4]
    SLICE_X108Y57        LUT4 (Prop_lut4_I1_O)        0.123     2.891 r  OExp01_muxctrl_i/MUX4T1_5_0/inst/o[4]_INST_0/O
                         net (fo=1, routed)           4.113     7.004    o_0_OBUF[4]
    Y23                  OBUF (Prop_obuf_I_O)         3.265    10.269 r  o_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.269    o_0[4]
    Y23                                                               r  o_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1
                            (input port)
  Destination:            o_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.882ns  (logic 4.312ns (43.629%)  route 5.571ns (56.371%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA13                                              0.000     0.000 r  s1 (IN)
                         net (fo=0)                   0.000     0.000    s1
    AA13                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  s1_IBUF_inst/O
                         net (fo=4, routed)           0.995     1.724    OExp01_muxctrl_i/MUX2T1_5_0/inst/s
    SLICE_X108Y57        LUT3 (Prop_lut3_I2_O)        0.043     1.767 r  OExp01_muxctrl_i/MUX2T1_5_0/inst/o[3]_INST_0/O
                         net (fo=2, routed)           0.456     2.222    OExp01_muxctrl_i/MUX8T1_8_0/inst/I1[3]
    SLICE_X108Y58        LUT4 (Prop_lut4_I1_O)        0.043     2.265 r  OExp01_muxctrl_i/MUX8T1_8_0/inst/o[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.265    OExp01_muxctrl_i/MUX8T1_8_0/inst/o[3]_INST_0_i_1_n_0
    SLICE_X108Y58        MUXF7 (Prop_muxf7_I0_O)      0.101     2.366 r  OExp01_muxctrl_i/MUX8T1_8_0/inst/o[3]_INST_0/O
                         net (fo=1, routed)           0.185     2.551    OExp01_muxctrl_i/MUX4T1_5_0/inst/I0[3]
    SLICE_X108Y57        LUT4 (Prop_lut4_I1_O)        0.123     2.674 r  OExp01_muxctrl_i/MUX4T1_5_0/inst/o[3]_INST_0/O
                         net (fo=1, routed)           3.935     6.609    o_0_OBUF[3]
    AA23                 OBUF (Prop_obuf_I_O)         3.273     9.882 r  o_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.882    o_0[3]
    AA23                                                              r  o_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I1[0]
                            (input port)
  Destination:            o_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.859ns  (logic 4.333ns (43.944%)  route 5.527ns (56.056%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE8                                               0.000     0.000 r  I1[0] (IN)
                         net (fo=0)                   0.000     0.000    I1[0]
    AE8                  IBUF (Prop_ibuf_I_O)         0.749     0.749 r  I1_IBUF[0]_inst/O
                         net (fo=4, routed)           0.959     1.708    OExp01_muxctrl_i/MUX2T1_5_0/inst/I1[0]
    SLICE_X109Y59        LUT3 (Prop_lut3_I0_O)        0.043     1.751 r  OExp01_muxctrl_i/MUX2T1_5_0/inst/o[0]_INST_0/O
                         net (fo=3, routed)           0.348     2.099    OExp01_muxctrl_i/MUX8T1_8_0/inst/I1[0]
    SLICE_X108Y58        LUT4 (Prop_lut4_I1_O)        0.043     2.142 r  OExp01_muxctrl_i/MUX8T1_8_0/inst/o[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.142    OExp01_muxctrl_i/MUX8T1_8_0/inst/o[0]_INST_0_i_1_n_0
    SLICE_X108Y58        MUXF7 (Prop_muxf7_I0_O)      0.115     2.257 r  OExp01_muxctrl_i/MUX8T1_8_0/inst/o[0]_INST_0/O
                         net (fo=1, routed)           0.327     2.585    OExp01_muxctrl_i/MUX4T1_5_0/inst/I0[0]
    SLICE_X108Y57        LUT4 (Prop_lut4_I1_O)        0.122     2.707 r  OExp01_muxctrl_i/MUX4T1_5_0/inst/o[0]_INST_0/O
                         net (fo=1, routed)           3.892     6.599    o_0_OBUF[0]
    W23                  OBUF (Prop_obuf_I_O)         3.261     9.859 r  o_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.859    o_0[0]
    W23                                                               r  o_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I1[1]
                            (input port)
  Destination:            o_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.786ns  (logic 4.355ns (44.506%)  route 5.431ns (55.494%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF8                                               0.000     0.000 r  I1[1] (IN)
                         net (fo=0)                   0.000     0.000    I1[1]
    AF8                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  I1_IBUF[1]_inst/O
                         net (fo=2, routed)           0.936     1.684    OExp01_muxctrl_i/MUX2T1_5_0/inst/I1[1]
    SLICE_X109Y58        LUT3 (Prop_lut3_I0_O)        0.043     1.727 r  OExp01_muxctrl_i/MUX2T1_5_0/inst/o[1]_INST_0/O
                         net (fo=2, routed)           0.363     2.090    OExp01_muxctrl_i/MUX8T1_8_0/inst/I1[1]
    SLICE_X109Y58        LUT4 (Prop_lut4_I1_O)        0.043     2.133 r  OExp01_muxctrl_i/MUX8T1_8_0/inst/o[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.133    OExp01_muxctrl_i/MUX8T1_8_0/inst/o[1]_INST_0_i_1_n_0
    SLICE_X109Y58        MUXF7 (Prop_muxf7_I0_O)      0.107     2.240 r  OExp01_muxctrl_i/MUX8T1_8_0/inst/o[1]_INST_0/O
                         net (fo=1, routed)           0.234     2.473    OExp01_muxctrl_i/MUX4T1_5_0/inst/I0[1]
    SLICE_X109Y58        LUT4 (Prop_lut4_I1_O)        0.124     2.597 r  OExp01_muxctrl_i/MUX4T1_5_0/inst/o[1]_INST_0/O
                         net (fo=1, routed)           3.898     6.495    o_0_OBUF[1]
    AB26                 OBUF (Prop_obuf_I_O)         3.291     9.786 r  o_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.786    o_0[1]
    AB26                                                              r  o_0[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I0[2]
                            (input port)
  Destination:            o_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.012ns  (logic 1.551ns (38.658%)  route 2.461ns (61.342%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE10                                              0.000     0.000 r  I0[2] (IN)
                         net (fo=0)                   0.000     0.000    I0[2]
    AE10                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  I0_IBUF[2]_inst/O
                         net (fo=1, routed)           0.327     0.439    OExp01_muxctrl_i/MUX2T1_5_0/inst/I0[2]
    SLICE_X108Y59        LUT3 (Prop_lut3_I1_O)        0.028     0.467 r  OExp01_muxctrl_i/MUX2T1_5_0/inst/o[2]_INST_0/O
                         net (fo=2, routed)           0.089     0.555    OExp01_muxctrl_i/MUX4T1_5_0/inst/I1[2]
    SLICE_X108Y59        LUT4 (Prop_lut4_I0_O)        0.028     0.583 r  OExp01_muxctrl_i/MUX4T1_5_0/inst/o[2]_INST_0/O
                         net (fo=1, routed)           2.046     2.629    o_0_OBUF[2]
    Y25                  OBUF (Prop_obuf_I_O)         1.383     4.012 r  o_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.012    o_0[2]
    Y25                                                               r  o_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I0[1]
                            (input port)
  Destination:            o_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.021ns  (logic 1.562ns (38.838%)  route 2.460ns (61.162%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD10                                              0.000     0.000 r  I0[1] (IN)
                         net (fo=0)                   0.000     0.000    I0[1]
    AD10                 IBUF (Prop_ibuf_I_O)         0.107     0.107 r  I0_IBUF[1]_inst/O
                         net (fo=1, routed)           0.397     0.504    OExp01_muxctrl_i/MUX2T1_5_0/inst/I0[1]
    SLICE_X109Y58        LUT3 (Prop_lut3_I1_O)        0.028     0.532 r  OExp01_muxctrl_i/MUX2T1_5_0/inst/o[1]_INST_0/O
                         net (fo=2, routed)           0.083     0.615    OExp01_muxctrl_i/MUX4T1_5_0/inst/I1[1]
    SLICE_X109Y58        LUT4 (Prop_lut4_I0_O)        0.028     0.643 r  OExp01_muxctrl_i/MUX4T1_5_0/inst/o[1]_INST_0/O
                         net (fo=1, routed)           1.980     2.623    o_0_OBUF[1]
    AB26                 OBUF (Prop_obuf_I_O)         1.398     4.021 r  o_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.021    o_0[1]
    AB26                                                              r  o_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s2[2]
                            (input port)
  Destination:            o_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.094ns  (logic 1.622ns (39.623%)  route 2.472ns (60.377%))
  Logic Levels:           4  (IBUF=1 LUT4=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 f  s2[2] (IN)
                         net (fo=0)                   0.000     0.000    s2[2]
    Y12                  IBUF (Prop_ibuf_I_O)         0.098     0.098 f  s2_IBUF[2]_inst/O
                         net (fo=5, routed)           0.374     0.472    OExp01_muxctrl_i/MUX8T1_8_0/inst/s[2]
    SLICE_X108Y58        MUXF7 (Prop_muxf7_S_O)       0.075     0.547 r  OExp01_muxctrl_i/MUX8T1_8_0/inst/o[3]_INST_0/O
                         net (fo=1, routed)           0.093     0.640    OExp01_muxctrl_i/MUX4T1_5_0/inst/I0[3]
    SLICE_X108Y57        LUT4 (Prop_lut4_I1_O)        0.068     0.708 r  OExp01_muxctrl_i/MUX4T1_5_0/inst/o[3]_INST_0/O
                         net (fo=1, routed)           2.005     2.713    o_0_OBUF[3]
    AA23                 OBUF (Prop_obuf_I_O)         1.381     4.094 r  o_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.094    o_0[3]
    AA23                                                              r  o_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I1[0]
                            (input port)
  Destination:            o_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.094ns  (logic 1.532ns (37.421%)  route 2.562ns (62.579%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE8                                               0.000     0.000 r  I1[0] (IN)
                         net (fo=0)                   0.000     0.000    I1[0]
    AE8                  IBUF (Prop_ibuf_I_O)         0.131     0.131 r  I1_IBUF[0]_inst/O
                         net (fo=4, routed)           0.464     0.595    OExp01_muxctrl_i/MUX4T1_5_0/inst/I1[4]
    SLICE_X108Y57        LUT4 (Prop_lut4_I0_O)        0.028     0.623 r  OExp01_muxctrl_i/MUX4T1_5_0/inst/o[4]_INST_0/O
                         net (fo=1, routed)           2.098     2.721    o_0_OBUF[4]
    Y23                  OBUF (Prop_obuf_I_O)         1.373     4.094 r  o_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.094    o_0[4]
    Y23                                                               r  o_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s[1]
                            (input port)
  Destination:            o_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.137ns  (logic 1.500ns (36.246%)  route 2.638ns (63.754%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  s[1] (IN)
                         net (fo=0)                   0.000     0.000    s[1]
    AB10                 IBUF (Prop_ibuf_I_O)         0.103     0.103 r  s_IBUF[1]_inst/O
                         net (fo=5, routed)           0.676     0.778    OExp01_muxctrl_i/MUX4T1_5_0/inst/s[1]
    SLICE_X108Y57        LUT4 (Prop_lut4_I2_O)        0.028     0.806 r  OExp01_muxctrl_i/MUX4T1_5_0/inst/o[0]_INST_0/O
                         net (fo=1, routed)           1.962     2.768    o_0_OBUF[0]
    W23                  OBUF (Prop_obuf_I_O)         1.369     4.137 r  o_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.137    o_0[0]
    W23                                                               r  o_0[0] (OUT)
  -------------------------------------------------------------------    -------------------





