$comment
	File created using the following command:
		vcd file Aula2Atividade.msim.vcd -direction
$end
$date
	Wed Sep 21 11:26:52 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula2atividade_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " HEX0 [6] $end
$var wire 1 # HEX0 [5] $end
$var wire 1 $ HEX0 [4] $end
$var wire 1 % HEX0 [3] $end
$var wire 1 & HEX0 [2] $end
$var wire 1 ' HEX0 [1] $end
$var wire 1 ( HEX0 [0] $end
$var wire 1 ) HEX1 [6] $end
$var wire 1 * HEX1 [5] $end
$var wire 1 + HEX1 [4] $end
$var wire 1 , HEX1 [3] $end
$var wire 1 - HEX1 [2] $end
$var wire 1 . HEX1 [1] $end
$var wire 1 / HEX1 [0] $end
$var wire 1 0 HEX2 [6] $end
$var wire 1 1 HEX2 [5] $end
$var wire 1 2 HEX2 [4] $end
$var wire 1 3 HEX2 [3] $end
$var wire 1 4 HEX2 [2] $end
$var wire 1 5 HEX2 [1] $end
$var wire 1 6 HEX2 [0] $end
$var wire 1 7 HEX3 [6] $end
$var wire 1 8 HEX3 [5] $end
$var wire 1 9 HEX3 [4] $end
$var wire 1 : HEX3 [3] $end
$var wire 1 ; HEX3 [2] $end
$var wire 1 < HEX3 [1] $end
$var wire 1 = HEX3 [0] $end
$var wire 1 > HEX4 [6] $end
$var wire 1 ? HEX4 [5] $end
$var wire 1 @ HEX4 [4] $end
$var wire 1 A HEX4 [3] $end
$var wire 1 B HEX4 [2] $end
$var wire 1 C HEX4 [1] $end
$var wire 1 D HEX4 [0] $end
$var wire 1 E HEX5 [6] $end
$var wire 1 F HEX5 [5] $end
$var wire 1 G HEX5 [4] $end
$var wire 1 H HEX5 [3] $end
$var wire 1 I HEX5 [2] $end
$var wire 1 J HEX5 [1] $end
$var wire 1 K HEX5 [0] $end
$var wire 1 L KEY [3] $end
$var wire 1 M KEY [2] $end
$var wire 1 N KEY [1] $end
$var wire 1 O KEY [0] $end
$var wire 1 P LEDR [9] $end
$var wire 1 Q LEDR [8] $end
$var wire 1 R LEDR [7] $end
$var wire 1 S LEDR [6] $end
$var wire 1 T LEDR [5] $end
$var wire 1 U LEDR [4] $end
$var wire 1 V LEDR [3] $end
$var wire 1 W LEDR [2] $end
$var wire 1 X LEDR [1] $end
$var wire 1 Y LEDR [0] $end
$var wire 1 Z PC_OUT [8] $end
$var wire 1 [ PC_OUT [7] $end
$var wire 1 \ PC_OUT [6] $end
$var wire 1 ] PC_OUT [5] $end
$var wire 1 ^ PC_OUT [4] $end
$var wire 1 _ PC_OUT [3] $end
$var wire 1 ` PC_OUT [2] $end
$var wire 1 a PC_OUT [1] $end
$var wire 1 b PC_OUT [0] $end
$var wire 1 c SW [9] $end
$var wire 1 d SW [8] $end
$var wire 1 e SW [7] $end
$var wire 1 f SW [6] $end
$var wire 1 g SW [5] $end
$var wire 1 h SW [4] $end
$var wire 1 i SW [3] $end
$var wire 1 j SW [2] $end
$var wire 1 k SW [1] $end
$var wire 1 l SW [0] $end

$scope module i1 $end
$var wire 1 m gnd $end
$var wire 1 n vcc $end
$var wire 1 o unknown $end
$var wire 1 p devoe $end
$var wire 1 q devclrn $end
$var wire 1 r devpor $end
$var wire 1 s ww_devoe $end
$var wire 1 t ww_devclrn $end
$var wire 1 u ww_devpor $end
$var wire 1 v ww_CLOCK_50 $end
$var wire 1 w ww_KEY [3] $end
$var wire 1 x ww_KEY [2] $end
$var wire 1 y ww_KEY [1] $end
$var wire 1 z ww_KEY [0] $end
$var wire 1 { ww_SW [9] $end
$var wire 1 | ww_SW [8] $end
$var wire 1 } ww_SW [7] $end
$var wire 1 ~ ww_SW [6] $end
$var wire 1 !! ww_SW [5] $end
$var wire 1 "! ww_SW [4] $end
$var wire 1 #! ww_SW [3] $end
$var wire 1 $! ww_SW [2] $end
$var wire 1 %! ww_SW [1] $end
$var wire 1 &! ww_SW [0] $end
$var wire 1 '! ww_PC_OUT [8] $end
$var wire 1 (! ww_PC_OUT [7] $end
$var wire 1 )! ww_PC_OUT [6] $end
$var wire 1 *! ww_PC_OUT [5] $end
$var wire 1 +! ww_PC_OUT [4] $end
$var wire 1 ,! ww_PC_OUT [3] $end
$var wire 1 -! ww_PC_OUT [2] $end
$var wire 1 .! ww_PC_OUT [1] $end
$var wire 1 /! ww_PC_OUT [0] $end
$var wire 1 0! ww_LEDR [9] $end
$var wire 1 1! ww_LEDR [8] $end
$var wire 1 2! ww_LEDR [7] $end
$var wire 1 3! ww_LEDR [6] $end
$var wire 1 4! ww_LEDR [5] $end
$var wire 1 5! ww_LEDR [4] $end
$var wire 1 6! ww_LEDR [3] $end
$var wire 1 7! ww_LEDR [2] $end
$var wire 1 8! ww_LEDR [1] $end
$var wire 1 9! ww_LEDR [0] $end
$var wire 1 :! ww_HEX0 [6] $end
$var wire 1 ;! ww_HEX0 [5] $end
$var wire 1 <! ww_HEX0 [4] $end
$var wire 1 =! ww_HEX0 [3] $end
$var wire 1 >! ww_HEX0 [2] $end
$var wire 1 ?! ww_HEX0 [1] $end
$var wire 1 @! ww_HEX0 [0] $end
$var wire 1 A! ww_HEX1 [6] $end
$var wire 1 B! ww_HEX1 [5] $end
$var wire 1 C! ww_HEX1 [4] $end
$var wire 1 D! ww_HEX1 [3] $end
$var wire 1 E! ww_HEX1 [2] $end
$var wire 1 F! ww_HEX1 [1] $end
$var wire 1 G! ww_HEX1 [0] $end
$var wire 1 H! ww_HEX2 [6] $end
$var wire 1 I! ww_HEX2 [5] $end
$var wire 1 J! ww_HEX2 [4] $end
$var wire 1 K! ww_HEX2 [3] $end
$var wire 1 L! ww_HEX2 [2] $end
$var wire 1 M! ww_HEX2 [1] $end
$var wire 1 N! ww_HEX2 [0] $end
$var wire 1 O! ww_HEX3 [6] $end
$var wire 1 P! ww_HEX3 [5] $end
$var wire 1 Q! ww_HEX3 [4] $end
$var wire 1 R! ww_HEX3 [3] $end
$var wire 1 S! ww_HEX3 [2] $end
$var wire 1 T! ww_HEX3 [1] $end
$var wire 1 U! ww_HEX3 [0] $end
$var wire 1 V! ww_HEX4 [6] $end
$var wire 1 W! ww_HEX4 [5] $end
$var wire 1 X! ww_HEX4 [4] $end
$var wire 1 Y! ww_HEX4 [3] $end
$var wire 1 Z! ww_HEX4 [2] $end
$var wire 1 [! ww_HEX4 [1] $end
$var wire 1 \! ww_HEX4 [0] $end
$var wire 1 ]! ww_HEX5 [6] $end
$var wire 1 ^! ww_HEX5 [5] $end
$var wire 1 _! ww_HEX5 [4] $end
$var wire 1 `! ww_HEX5 [3] $end
$var wire 1 a! ww_HEX5 [2] $end
$var wire 1 b! ww_HEX5 [1] $end
$var wire 1 c! ww_HEX5 [0] $end
$var wire 1 d! \CLOCK_50~input_o\ $end
$var wire 1 e! \KEY[1]~input_o\ $end
$var wire 1 f! \KEY[2]~input_o\ $end
$var wire 1 g! \KEY[3]~input_o\ $end
$var wire 1 h! \SW[0]~input_o\ $end
$var wire 1 i! \SW[1]~input_o\ $end
$var wire 1 j! \SW[2]~input_o\ $end
$var wire 1 k! \SW[3]~input_o\ $end
$var wire 1 l! \SW[4]~input_o\ $end
$var wire 1 m! \SW[5]~input_o\ $end
$var wire 1 n! \SW[6]~input_o\ $end
$var wire 1 o! \SW[7]~input_o\ $end
$var wire 1 p! \SW[8]~input_o\ $end
$var wire 1 q! \SW[9]~input_o\ $end
$var wire 1 r! \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 s! \KEY[0]~input_o\ $end
$var wire 1 t! \KEY[0]~inputCLKENA0_outclk\ $end
$var wire 1 u! \ROM1|memROM~5_combout\ $end
$var wire 1 v! \incrementaPC|Add0~2\ $end
$var wire 1 w! \incrementaPC|Add0~5_sumout\ $end
$var wire 1 x! \ROM1|memROM~3_combout\ $end
$var wire 1 y! \ROM1|memROM~0_combout\ $end
$var wire 1 z! \ROM1|memROM~4_combout\ $end
$var wire 1 {! \decoderInstru|saida~3_combout\ $end
$var wire 1 |! \incrementaPC|Add0~22\ $end
$var wire 1 }! \incrementaPC|Add0~25_sumout\ $end
$var wire 1 ~! \MUX2|saida_MUX[5]~5_combout\ $end
$var wire 1 !" \MUX2|saida_MUX[6]~8_combout\ $end
$var wire 1 "" \ROM1|memROM~15_combout\ $end
$var wire 1 #" \ROM1|memROM~9_combout\ $end
$var wire 1 $" \MUX2|saida_MUX[1]~1_combout\ $end
$var wire 1 %" \incrementaPC|Add0~6\ $end
$var wire 1 &" \incrementaPC|Add0~10\ $end
$var wire 1 '" \incrementaPC|Add0~13_sumout\ $end
$var wire 1 (" \ROM1|memROM~11_combout\ $end
$var wire 1 )" \MUX2|saida_MUX[3]~3_combout\ $end
$var wire 1 *" \incrementaPC|Add0~14\ $end
$var wire 1 +" \incrementaPC|Add0~18\ $end
$var wire 1 ," \incrementaPC|Add0~21_sumout\ $end
$var wire 1 -" \MUX2|saida_MUX[5]~7_combout\ $end
$var wire 1 ." \ROM1|memROM~6_combout\ $end
$var wire 1 /" \RAM1|process_0~0_combout\ $end
$var wire 1 0" \MUX2|Equal1~0_combout\ $end
$var wire 1 1" \incrementaPC|Add0~9_sumout\ $end
$var wire 1 2" \ROM1|memROM~10_combout\ $end
$var wire 1 3" \MUX2|saida_MUX[2]~2_combout\ $end
$var wire 1 4" \ROM1|memROM~2_combout\ $end
$var wire 1 5" \decoderInstru|Equal4~0_combout\ $end
$var wire 1 6" \incrementaPC|Add0~17_sumout\ $end
$var wire 1 7" \MUX2|saida_MUX[4]~6_combout\ $end
$var wire 1 8" \ROM1|memROM~1_combout\ $end
$var wire 1 9" \decoderInstru|saida~2_combout\ $end
$var wire 1 :" \MUX2|saida_MUX[4]~4_combout\ $end
$var wire 1 ;" \incrementaPC|Add0~26\ $end
$var wire 1 <" \incrementaPC|Add0~29_sumout\ $end
$var wire 1 =" \MUX2|saida_MUX[7]~9_combout\ $end
$var wire 1 >" \incrementaPC|Add0~30\ $end
$var wire 1 ?" \incrementaPC|Add0~33_sumout\ $end
$var wire 1 @" \ROM1|memROM~12_combout\ $end
$var wire 1 A" \MUX2|saida_MUX[8]~10_combout\ $end
$var wire 1 B" \ROM1|memROM~7_combout\ $end
$var wire 1 C" \decoderInstru|saida[4]~1_combout\ $end
$var wire 1 D" \decoderInstru|saida[5]~4_combout\ $end
$var wire 1 E" \ROM1|memROM~14_combout\ $end
$var wire 1 F" \ROM1|memROM~8_combout\ $end
$var wire 1 G" \RAM1|process_0~1_combout\ $end
$var wire 1 H" \RAM1|ram~157_combout\ $end
$var wire 1 I" \RAM1|ram~33_q\ $end
$var wire 1 J" \RAM1|ram~160_combout\ $end
$var wire 1 K" \RAM1|ram~25_q\ $end
$var wire 1 L" \RAM1|ram~158_combout\ $end
$var wire 1 M" \RAM1|ram~41_q\ $end
$var wire 1 N" \RAM1|ram~159_combout\ $end
$var wire 1 O" \RAM1|ram~17_q\ $end
$var wire 1 P" \RAM1|ram~145_combout\ $end
$var wire 1 Q" \RAM1|ram~146_combout\ $end
$var wire 1 R" \MUX1|saida_MUX[0]~0_combout\ $end
$var wire 1 S" \decoderInstru|saida[3]~5_combout\ $end
$var wire 1 T" \ROM1|memROM~13_combout\ $end
$var wire 1 U" \ULA1|Add0~34_cout\ $end
$var wire 1 V" \ULA1|Add0~1_sumout\ $end
$var wire 1 W" \ULA1|saida[0]~0_combout\ $end
$var wire 1 X" \decoderInstru|saida[3]~0_combout\ $end
$var wire 1 Y" \ULA1|saida[7]~1_combout\ $end
$var wire 1 Z" \flagIgual|DOUT~0_combout\ $end
$var wire 1 [" \flagIgual|DOUT~q\ $end
$var wire 1 \" \MUX2|Equal2~0_combout\ $end
$var wire 1 ]" \incrementaPC|Add0~1_sumout\ $end
$var wire 1 ^" \MUX2|saida_MUX[0]~0_combout\ $end
$var wire 1 _" \RAM1|ram~34_q\ $end
$var wire 1 `" \RAM1|ram~147_combout\ $end
$var wire 1 a" \RAM1|ram~26_q\ $end
$var wire 1 b" \RAM1|ram~150_combout\ $end
$var wire 1 c" \RAM1|ram~42_q\ $end
$var wire 1 d" \RAM1|ram~148_combout\ $end
$var wire 1 e" \RAM1|ram~18_q\ $end
$var wire 1 f" \RAM1|ram~149_combout\ $end
$var wire 1 g" \MUX1|saida_MUX[1]~7_combout\ $end
$var wire 1 h" \ULA1|Add0~2\ $end
$var wire 1 i" \ULA1|Add0~5_sumout\ $end
$var wire 1 j" \ULA1|saida[1]~2_combout\ $end
$var wire 1 k" \RAM1|ram~35_q\ $end
$var wire 1 l" \RAM1|ram~43_q\ $end
$var wire 1 m" \RAM1|ram~19_q\ $end
$var wire 1 n" \RAM1|ram~27_q\ $end
$var wire 1 o" \RAM1|ram~151_combout\ $end
$var wire 1 p" \MUX1|saida_MUX[2]~3_combout\ $end
$var wire 1 q" \ULA1|Add0~6\ $end
$var wire 1 r" \ULA1|Add0~9_sumout\ $end
$var wire 1 s" \ULA1|saida[2]~3_combout\ $end
$var wire 1 t" \RAM1|ram~20_q\ $end
$var wire 1 u" \RAM1|ram~154_combout\ $end
$var wire 1 v" \RAM1|ram~44_q\ $end
$var wire 1 w" \RAM1|ram~153_combout\ $end
$var wire 1 x" \RAM1|ram~36_q\ $end
$var wire 1 y" \RAM1|ram~152_combout\ $end
$var wire 1 z" \RAM1|ram~28_q\ $end
$var wire 1 {" \RAM1|ram~155_combout\ $end
$var wire 1 |" \RAM1|ram~156_combout\ $end
$var wire 1 }" \MUX1|saida_MUX[3]~1_combout\ $end
$var wire 1 ~" \ULA1|Add0~10\ $end
$var wire 1 !# \ULA1|Add0~13_sumout\ $end
$var wire 1 "# \ULA1|saida[3]~4_combout\ $end
$var wire 1 ## \RAM1|ram~45_q\ $end
$var wire 1 $# \RAM1|ram~37_q\ $end
$var wire 1 %# \RAM1|ram~21_q\ $end
$var wire 1 &# \RAM1|ram~29_q\ $end
$var wire 1 '# \RAM1|ram~161_combout\ $end
$var wire 1 (# \RAM1|ram~162_combout\ $end
$var wire 1 )# \MUX1|saida_MUX[4]~2_combout\ $end
$var wire 1 *# \ULA1|Add0~14\ $end
$var wire 1 +# \ULA1|Add0~17_sumout\ $end
$var wire 1 ,# \ULA1|saida[4]~5_combout\ $end
$var wire 1 -# \RAM1|ram~22_q\ $end
$var wire 1 .# \RAM1|ram~165_combout\ $end
$var wire 1 /# \RAM1|ram~38_q\ $end
$var wire 1 0# \RAM1|ram~163_combout\ $end
$var wire 1 1# \RAM1|ram~46_q\ $end
$var wire 1 2# \RAM1|ram~164_combout\ $end
$var wire 1 3# \RAM1|ram~30_q\ $end
$var wire 1 4# \RAM1|ram~166_combout\ $end
$var wire 1 5# \RAM1|ram~167_combout\ $end
$var wire 1 6# \ULA1|Add0~18\ $end
$var wire 1 7# \ULA1|Add0~21_sumout\ $end
$var wire 1 8# \ULA1|saida[5]~6_combout\ $end
$var wire 1 9# \RAM1|ram~47_q\ $end
$var wire 1 :# \RAM1|ram~39_q\ $end
$var wire 1 ;# \RAM1|ram~23_q\ $end
$var wire 1 <# \RAM1|ram~31_q\ $end
$var wire 1 =# \RAM1|ram~168_combout\ $end
$var wire 1 ># \RAM1|ram~169_combout\ $end
$var wire 1 ?# \ULA1|Add0~22\ $end
$var wire 1 @# \ULA1|Add0~25_sumout\ $end
$var wire 1 A# \ULA1|saida[6]~7_combout\ $end
$var wire 1 B# \RAM1|ram~32_q\ $end
$var wire 1 C# \RAM1|ram~173_combout\ $end
$var wire 1 D# \RAM1|ram~40_q\ $end
$var wire 1 E# \RAM1|ram~170_combout\ $end
$var wire 1 F# \RAM1|ram~48_q\ $end
$var wire 1 G# \RAM1|ram~171_combout\ $end
$var wire 1 H# \RAM1|ram~24_q\ $end
$var wire 1 I# \RAM1|ram~172_combout\ $end
$var wire 1 J# \RAM1|ram~174_combout\ $end
$var wire 1 K# \ULA1|Add0~26\ $end
$var wire 1 L# \ULA1|Add0~29_sumout\ $end
$var wire 1 M# \ULA1|saida[7]~8_combout\ $end
$var wire 1 N# \PC|DOUT\ [8] $end
$var wire 1 O# \PC|DOUT\ [7] $end
$var wire 1 P# \PC|DOUT\ [6] $end
$var wire 1 Q# \PC|DOUT\ [5] $end
$var wire 1 R# \PC|DOUT\ [4] $end
$var wire 1 S# \PC|DOUT\ [3] $end
$var wire 1 T# \PC|DOUT\ [2] $end
$var wire 1 U# \PC|DOUT\ [1] $end
$var wire 1 V# \PC|DOUT\ [0] $end
$var wire 1 W# \REGA|DOUT\ [7] $end
$var wire 1 X# \REGA|DOUT\ [6] $end
$var wire 1 Y# \REGA|DOUT\ [5] $end
$var wire 1 Z# \REGA|DOUT\ [4] $end
$var wire 1 [# \REGA|DOUT\ [3] $end
$var wire 1 \# \REGA|DOUT\ [2] $end
$var wire 1 ]# \REGA|DOUT\ [1] $end
$var wire 1 ^# \REGA|DOUT\ [0] $end
$var wire 1 _# \enderecoDeRetorno|DOUT\ [8] $end
$var wire 1 `# \enderecoDeRetorno|DOUT\ [7] $end
$var wire 1 a# \enderecoDeRetorno|DOUT\ [6] $end
$var wire 1 b# \enderecoDeRetorno|DOUT\ [5] $end
$var wire 1 c# \enderecoDeRetorno|DOUT\ [4] $end
$var wire 1 d# \enderecoDeRetorno|DOUT\ [3] $end
$var wire 1 e# \enderecoDeRetorno|DOUT\ [2] $end
$var wire 1 f# \enderecoDeRetorno|DOUT\ [1] $end
$var wire 1 g# \enderecoDeRetorno|DOUT\ [0] $end
$var wire 1 h# \ULA1|saida\ [7] $end
$var wire 1 i# \ULA1|saida\ [6] $end
$var wire 1 j# \ULA1|saida\ [5] $end
$var wire 1 k# \ULA1|saida\ [4] $end
$var wire 1 l# \ULA1|saida\ [3] $end
$var wire 1 m# \ULA1|saida\ [2] $end
$var wire 1 n# \ULA1|saida\ [1] $end
$var wire 1 o# \ULA1|saida\ [0] $end
$var wire 1 p# \MUX2|ALT_INV_saida_MUX[4]~4_combout\ $end
$var wire 1 q# \enderecoDeRetorno|ALT_INV_DOUT\ [8] $end
$var wire 1 r# \enderecoDeRetorno|ALT_INV_DOUT\ [7] $end
$var wire 1 s# \enderecoDeRetorno|ALT_INV_DOUT\ [6] $end
$var wire 1 t# \enderecoDeRetorno|ALT_INV_DOUT\ [5] $end
$var wire 1 u# \enderecoDeRetorno|ALT_INV_DOUT\ [4] $end
$var wire 1 v# \enderecoDeRetorno|ALT_INV_DOUT\ [3] $end
$var wire 1 w# \enderecoDeRetorno|ALT_INV_DOUT\ [2] $end
$var wire 1 x# \enderecoDeRetorno|ALT_INV_DOUT\ [1] $end
$var wire 1 y# \enderecoDeRetorno|ALT_INV_DOUT\ [0] $end
$var wire 1 z# \decoderInstru|ALT_INV_Equal4~0_combout\ $end
$var wire 1 {# \ROM1|ALT_INV_memROM~11_combout\ $end
$var wire 1 |# \ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 }# \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 ~# \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 !$ \MUX2|ALT_INV_Equal1~0_combout\ $end
$var wire 1 "$ \MUX2|ALT_INV_Equal2~0_combout\ $end
$var wire 1 #$ \flagIgual|ALT_INV_DOUT~q\ $end
$var wire 1 $$ \decoderInstru|ALT_INV_saida~2_combout\ $end
$var wire 1 %$ \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 &$ \RAM1|ALT_INV_process_0~0_combout\ $end
$var wire 1 '$ \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 ($ \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 )$ \decoderInstru|ALT_INV_saida[4]~1_combout\ $end
$var wire 1 *$ \decoderInstru|ALT_INV_saida[3]~0_combout\ $end
$var wire 1 +$ \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 ,$ \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 -$ \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 .$ \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 /$ \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 0$ \REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 1$ \REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 2$ \REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 3$ \REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 4$ \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 5$ \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 6$ \REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 7$ \REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 8$ \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 9$ \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 :$ \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 ;$ \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 <$ \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 =$ \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 >$ \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 ?$ \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 @$ \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 A$ \MUX1|ALT_INV_saida_MUX[1]~7_combout\ $end
$var wire 1 B$ \MUX1|ALT_INV_saida_MUX[2]~3_combout\ $end
$var wire 1 C$ \ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 D$ \ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 E$ \ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 F$ \ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 G$ \ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 H$ \ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 I$ \ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 J$ \ULA1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 K$ \incrementaPC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 L$ \incrementaPC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 M$ \incrementaPC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 N$ \incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 O$ \incrementaPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 P$ \incrementaPC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 Q$ \incrementaPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 R$ \incrementaPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 S$ \incrementaPC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 T$ \ULA1|ALT_INV_saida\ [7] $end
$var wire 1 U$ \ULA1|ALT_INV_saida\ [6] $end
$var wire 1 V$ \ULA1|ALT_INV_saida\ [5] $end
$var wire 1 W$ \ULA1|ALT_INV_saida\ [4] $end
$var wire 1 X$ \ULA1|ALT_INV_saida\ [3] $end
$var wire 1 Y$ \ULA1|ALT_INV_saida\ [2] $end
$var wire 1 Z$ \ULA1|ALT_INV_saida\ [1] $end
$var wire 1 [$ \ULA1|ALT_INV_saida\ [0] $end
$var wire 1 \$ \RAM1|ALT_INV_process_0~1_combout\ $end
$var wire 1 ]$ \ROM1|ALT_INV_memROM~15_combout\ $end
$var wire 1 ^$ \ROM1|ALT_INV_memROM~14_combout\ $end
$var wire 1 _$ \ROM1|ALT_INV_memROM~13_combout\ $end
$var wire 1 `$ \RAM1|ALT_INV_ram~174_combout\ $end
$var wire 1 a$ \RAM1|ALT_INV_ram~173_combout\ $end
$var wire 1 b$ \RAM1|ALT_INV_ram~32_q\ $end
$var wire 1 c$ \RAM1|ALT_INV_ram~172_combout\ $end
$var wire 1 d$ \RAM1|ALT_INV_ram~24_q\ $end
$var wire 1 e$ \RAM1|ALT_INV_ram~171_combout\ $end
$var wire 1 f$ \RAM1|ALT_INV_ram~48_q\ $end
$var wire 1 g$ \RAM1|ALT_INV_ram~170_combout\ $end
$var wire 1 h$ \RAM1|ALT_INV_ram~40_q\ $end
$var wire 1 i$ \RAM1|ALT_INV_ram~169_combout\ $end
$var wire 1 j$ \RAM1|ALT_INV_ram~168_combout\ $end
$var wire 1 k$ \RAM1|ALT_INV_ram~31_q\ $end
$var wire 1 l$ \RAM1|ALT_INV_ram~23_q\ $end
$var wire 1 m$ \RAM1|ALT_INV_ram~47_q\ $end
$var wire 1 n$ \RAM1|ALT_INV_ram~39_q\ $end
$var wire 1 o$ \RAM1|ALT_INV_ram~167_combout\ $end
$var wire 1 p$ \RAM1|ALT_INV_ram~166_combout\ $end
$var wire 1 q$ \RAM1|ALT_INV_ram~30_q\ $end
$var wire 1 r$ \RAM1|ALT_INV_ram~165_combout\ $end
$var wire 1 s$ \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 t$ \RAM1|ALT_INV_ram~164_combout\ $end
$var wire 1 u$ \RAM1|ALT_INV_ram~46_q\ $end
$var wire 1 v$ \RAM1|ALT_INV_ram~163_combout\ $end
$var wire 1 w$ \RAM1|ALT_INV_ram~38_q\ $end
$var wire 1 x$ \MUX1|ALT_INV_saida_MUX[4]~2_combout\ $end
$var wire 1 y$ \RAM1|ALT_INV_ram~162_combout\ $end
$var wire 1 z$ \RAM1|ALT_INV_ram~161_combout\ $end
$var wire 1 {$ \RAM1|ALT_INV_ram~29_q\ $end
$var wire 1 |$ \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 }$ \RAM1|ALT_INV_ram~45_q\ $end
$var wire 1 ~$ \RAM1|ALT_INV_ram~37_q\ $end
$var wire 1 !% \decoderInstru|ALT_INV_saida[3]~5_combout\ $end
$var wire 1 "% \ULA1|ALT_INV_saida[7]~8_combout\ $end
$var wire 1 #% \ULA1|ALT_INV_saida[6]~7_combout\ $end
$var wire 1 $% \ULA1|ALT_INV_saida[5]~6_combout\ $end
$var wire 1 %% \ULA1|ALT_INV_saida[4]~5_combout\ $end
$var wire 1 &% \ULA1|ALT_INV_saida[3]~4_combout\ $end
$var wire 1 '% \MUX1|ALT_INV_saida_MUX[3]~1_combout\ $end
$var wire 1 (% \RAM1|ALT_INV_ram~156_combout\ $end
$var wire 1 )% \RAM1|ALT_INV_ram~155_combout\ $end
$var wire 1 *% \RAM1|ALT_INV_ram~28_q\ $end
$var wire 1 +% \RAM1|ALT_INV_ram~154_combout\ $end
$var wire 1 ,% \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 -% \RAM1|ALT_INV_ram~153_combout\ $end
$var wire 1 .% \RAM1|ALT_INV_ram~44_q\ $end
$var wire 1 /% \RAM1|ALT_INV_ram~152_combout\ $end
$var wire 1 0% \RAM1|ALT_INV_ram~36_q\ $end
$var wire 1 1% \ULA1|ALT_INV_saida[2]~3_combout\ $end
$var wire 1 2% \RAM1|ALT_INV_ram~151_combout\ $end
$var wire 1 3% \RAM1|ALT_INV_ram~27_q\ $end
$var wire 1 4% \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 5% \RAM1|ALT_INV_ram~43_q\ $end
$var wire 1 6% \RAM1|ALT_INV_ram~35_q\ $end
$var wire 1 7% \ULA1|ALT_INV_saida[1]~2_combout\ $end
$var wire 1 8% \RAM1|ALT_INV_ram~150_combout\ $end
$var wire 1 9% \RAM1|ALT_INV_ram~26_q\ $end
$var wire 1 :% \RAM1|ALT_INV_ram~149_combout\ $end
$var wire 1 ;% \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 <% \RAM1|ALT_INV_ram~148_combout\ $end
$var wire 1 =% \RAM1|ALT_INV_ram~42_q\ $end
$var wire 1 >% \RAM1|ALT_INV_ram~147_combout\ $end
$var wire 1 ?% \RAM1|ALT_INV_ram~34_q\ $end
$var wire 1 @% \ULA1|ALT_INV_saida[7]~1_combout\ $end
$var wire 1 A% \ULA1|ALT_INV_saida[0]~0_combout\ $end
$var wire 1 B% \MUX1|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 C% \RAM1|ALT_INV_ram~146_combout\ $end
$var wire 1 D% \RAM1|ALT_INV_ram~145_combout\ $end
$var wire 1 E% \RAM1|ALT_INV_ram~25_q\ $end
$var wire 1 F% \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 G% \RAM1|ALT_INV_ram~41_q\ $end
$var wire 1 H% \RAM1|ALT_INV_ram~33_q\ $end
$var wire 1 I% \decoderInstru|ALT_INV_saida[5]~4_combout\ $end
$var wire 1 J% \ROM1|ALT_INV_memROM~12_combout\ $end
$var wire 1 K% \MUX2|ALT_INV_saida_MUX[5]~5_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
xc
xd
xe
xf
xg
xh
xi
xj
xk
xl
0m
1n
xo
1p
1q
1r
1s
1t
1u
xv
xd!
xe!
xf!
xg!
xh!
xi!
xj!
xk!
xl!
xm!
xn!
xo!
xp!
xq!
xr!
0s!
0t!
1u!
0v!
0w!
1x!
0y!
0z!
1{!
0|!
0}!
1~!
0!"
1""
0#"
1$"
0%"
0&"
0'"
0("
1)"
0*"
0+"
0,"
0-"
1."
1/"
10"
01"
02"
13"
14"
05"
06"
07"
18"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
1S"
1T"
1U"
0V"
0W"
0X"
1Y"
0Z"
0["
1\"
1]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
1h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
1q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
1~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
1*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
16#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
1?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
1K#
0L#
0M#
1p#
1z#
1{#
1|#
1}#
1~#
0!$
0"$
1#$
1$$
1%$
0&$
0'$
0($
1)$
1*$
1+$
0,$
0-$
0.$
1/$
1A$
1B$
1C$
1D$
1E$
1F$
1G$
1H$
1I$
1J$
1K$
1L$
1M$
1N$
1O$
1P$
1Q$
1R$
0S$
1\$
0]$
1^$
0_$
1`$
1a$
1b$
1c$
1d$
1e$
1f$
1g$
1h$
1i$
1j$
1k$
1l$
1m$
1n$
1o$
1p$
1q$
1r$
1s$
1t$
1u$
1v$
1w$
1x$
1y$
1z$
1{$
1|$
1}$
1~$
0!%
1"%
1#%
1$%
1%%
1&%
1'%
1(%
1)%
1*%
1+%
1,%
1-%
1.%
1/%
10%
11%
12%
13%
14%
15%
16%
17%
18%
19%
1:%
1;%
1<%
1=%
1>%
1?%
0@%
1A%
1B%
1C%
1D%
1E%
1F%
1G%
1H%
1I%
1J%
0K%
xL
xM
xN
0O
xw
xx
xy
0z
x{
x|
x}
x~
x!!
x"!
x#!
x$!
x%!
x&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
1q#
1r#
1s#
1t#
1u#
1v#
1w#
1x#
1y#
10$
11$
12$
13$
14$
15$
16$
17$
18$
19$
1:$
1;$
1<$
1=$
1>$
1?$
1@$
1T$
1U$
1V$
1W$
1X$
1Y$
1Z$
1[$
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
$end
#10000
1O
1z
1s!
1t!
1U#
1S#
1T#
1g#
0y#
0>$
0=$
0?$
1w!
1'"
0x!
0""
11"
1("
12"
04"
1-$
0|#
0{#
0Q$
1]$
1,$
0P$
0R$
1-!
1,!
1.!
0/"
1#"
0)"
03"
0u!
0{!
1a
1`
1_
1($
0}#
1&$
0$"
0~!
00"
0\"
1"$
1!$
1K%
1$"
1)"
13"
1^"
#20000
0O
0z
0s!
0t!
#30000
1O
1z
1s!
1t!
1V#
0@$
0]"
1v!
1y!
14"
0-$
0/$
1S$
1/!
0w!
1%"
0^"
1B"
1u!
1R$
1b
01"
1&"
0($
0%$
0$"
1Q$
1~!
1:"
1\"
0'"
1*"
03"
1P$
0"$
0p#
0K%
16"
1^"
0)"
0O$
#40000
0O
0z
0s!
0t!
#50000
1O
1z
1s!
1t!
0U#
0S#
0T#
1>$
1=$
1?$
1w!
0%"
1'"
0*"
1z!
11"
0&"
02"
04"
1E"
0^$
1-$
1|#
0Q$
0+$
0P$
0R$
0-!
0,!
0.!
0'"
06"
01"
19"
0T"
0u!
15"
1F"
1Q$
1O$
1P$
0a
0`
0_
0~#
0z#
1($
1_$
0$$
0~!
10"
0:"
1p#
0!$
1K%
13"
#60000
0O
0z
0s!
0t!
#70000
1O
1z
1s!
1t!
1T#
0>$
0y!
11"
0Q$
1/$
1-!
05"
0B"
1C"
1D"
1`
0I%
0)$
1%$
1z#
00"
0\"
1R"
1p"
0B$
0B%
1"$
1!$
10!
1$"
0^"
1V"
0h"
1W"
1r"
0~"
1s"
1P
01%
0H$
0A%
0J$
1!#
0*#
1i"
0q"
1o#
1m#
0I$
0G$
0r"
1+#
06#
0Y$
0[$
0F$
1H$
17#
0?#
0E$
1@#
0K#
0D$
1L#
0C$
#80000
0O
0z
0s!
0t!
#90000
1O
1z
1s!
1t!
1U#
1^#
0V#
1\#
05$
1@$
07$
0?$
0w!
1%"
0V"
1h"
1]"
0v!
1x!
12"
1@"
0E"
1G"
1r"
0H$
0\$
1^$
0J%
0|#
0,$
0S$
1J$
1R$
17!
0/!
19!
1.!
1w!
0%"
0i"
1q"
01"
1&"
0$"
1^"
1/"
0C"
0D"
0p"
0F"
1J"
1Q$
1I$
0R$
1Y
1W
0b
1a
1'"
0r"
1~"
11"
0&"
1~#
1B$
1I%
1)$
0&$
1$"
03"
0Q$
1H$
0P$
0W"
1"#
1,#
18#
1A#
1M#
1r"
0J"
1N"
0R"
0'"
0!#
1*#
1)"
0s"
13"
1G$
1P$
1B%
0H$
0"%
0#%
0$%
0%%
0&%
1A%
00!
0+#
16#
11%
0o#
1l#
1k#
1j#
1i#
1h#
1s"
1V"
0)"
0"#
1F$
0P
0m#
07#
1?#
1&%
0J$
01%
0T$
0U$
0V$
0W$
0X$
1[$
0,#
1E$
1Y$
1m#
1W"
0l#
0@#
1K#
1%%
08#
1D$
1X$
0A%
0Y$
0k#
0L#
1$%
1o#
0A#
1C$
1W$
0j#
1#%
0[$
0M#
1V$
0i#
1"%
1U$
0h#
1T$
#100000
0O
0z
0s!
0t!
#110000
1O
1z
1s!
1t!
1O"
1V#
1m"
04%
0@$
0F%
1P"
0]"
1v!
0x!
0z!
14"
0G"
1o"
02%
1\$
0-$
1+$
1,$
1S$
0D%
1/!
0w!
1%"
1Q"
0^"
0/"
09"
1T"
1u!
1C"
1D"
0S"
1X"
0N"
1p"
1R$
1b
01"
1&"
0B$
0*$
1!%
0I%
0)$
0($
0_$
1$$
1&$
0C%
0$"
1Q$
1Z"
0W"
0p"
0Y"
0r"
1'"
03"
0P$
1H$
1@%
1B$
1A%
11!
10!
1r"
0s"
1)"
1Q
1P
11%
0H$
#120000
0O
0z
0s!
0t!
#130000
1O
1z
1s!
1t!
0U#
1S#
0T#
1["
0V#
1@$
0#$
1>$
0=$
1?$
1w!
0%"
0'"
1*"
11"
0&"
1]"
0v!
1y!
1z!
1""
04"
0@"
1J%
1-$
0]$
0+$
0/$
0S$
0Q$
1P$
0R$
0/!
0-!
1,!
0.!
0w!
1'"
0*"
16"
01"
1$"
0)"
13"
1^"
1B"
19"
0T"
0#"
0u!
15"
0C"
0D"
1S"
0X"
1Q$
0O$
0P$
1R$
0b
0a
0`
1_
06"
1*$
0!%
1I%
1)$
0z#
1($
1}#
1_$
0$$
0%$
0$"
1)"
17"
03"
1O$
0P"
0o"
10"
1\"
07"
1W"
1s"
1R"
1p"
1Y"
0@%
0B$
0B%
01%
0A%
0"$
0!$
12%
1D%
01!
00!
0Q"
0p"
1$"
0)"
0^"
0V"
0r"
0Q
0P
1H$
1J$
1B$
1C%
0R"
1r"
0W"
0s"
11%
1A%
0H$
1B%
1V"
1s"
0o#
0m#
1Y$
1[$
01%
0J$
1W"
1m#
0Y$
0A%
1o#
0[$
#140000
0O
0z
0s!
0t!
#150000
1O
1z
1s!
1t!
1U#
0S#
1=$
0?$
1w!
1x!
0""
0'"
0("
1E"
0^$
1{#
1P$
1]$
0,$
0R$
0,!
1.!
1/"
05"
0S"
1#"
1)"
1F"
1a
0_
0~#
0}#
1!%
1z#
0&$
1~!
0$"
1^"
0K%
#160000
0O
0z
0s!
0t!
#170000
1O
1z
1s!
1t!
0U#
1S#
1V#
0@$
0=$
1?$
0w!
1'"
0]"
1v!
0x!
0y!
0z!
1("
0E"
1^$
0{#
1+$
1/$
1,$
1S$
0P$
1R$
1/!
1,!
0.!
1w!
0/"
0B"
1S"
09"
1T"
0)"
0F"
0R$
1b
0a
1_
1~#
0_$
1$$
0!%
1%$
1&$
0~!
00"
0\"
1P"
0^"
1o"
02%
0D%
1"$
1!$
1K%
1$"
1)"
1Q"
1p"
0B$
0C%
1R"
0r"
1H$
0B%
0V"
0s"
11%
1J$
0W"
0m#
1Y$
1A%
0o#
1[$
#180000
0O
0z
0s!
0t!
#190000
1O
1z
1s!
1t!
1U#
0V#
1@$
0?$
0w!
1%"
1]"
0v!
1z!
02"
1|#
0+$
0S$
1R$
0/!
1.!
1w!
0%"
11"
0$"
1^"
19"
1C"
1D"
0T"
0Q"
0p"
0Q$
0R$
0b
1a
01"
1B$
1C%
1_$
0I%
0)$
0$$
1$"
13"
1Q$
1W"
1p"
0R"
1r"
03"
0H$
1B%
0B$
0A%
10!
1o#
0r"
1V"
0W"
1s"
1P
01%
1A%
0J$
1H$
0[$
0o#
1m#
0Y$
1[$
#200000
0O
0z
0s!
0t!
#210000
1O
1z
1s!
1t!
0^#
1V#
0@$
17$
0V"
0]"
1v!
0z!
12"
14"
1@"
0J%
0-$
0|#
1+$
1S$
1J$
1/!
09!
0w!
1%"
0^"
09"
1T"
1Q"
0p"
1u!
0S"
1X"
1R$
1b
0Y
11"
0*$
1!%
0($
1B$
0C%
0_$
1$$
0$"
0Q$
0s"
0Z"
1r"
0Y"
13"
1@%
0H$
11%
11!
1Q
#220000
0O
0z
0s!
0t!
#230000
1O
1z
1s!
1t!
0U#
1T#
0["
0V#
1@$
1#$
0>$
1?$
1w!
0%"
01"
1&"
1]"
0v!
1x!
1y!
1z!
1""
04"
0@"
1E"
0^$
1J%
1-$
0]$
0+$
0/$
0,$
0S$
1Q$
0R$
0/!
1-!
0.!
0w!
0'"
1*"
11"
0&"
1$"
03"
1^"
1/"
1B"
19"
0T"
0#"
0u!
0C"
0D"
0X"
1F"
0Q$
1P$
1R$
0b
0a
1`
1'"
0*"
16"
0~#
1*$
1I%
1)$
1($
1}#
1_$
0$$
0%$
0&$
0$"
0)"
13"
0O$
0P$
1s"
1p"
1Y"
0P"
1R"
0o"
06"
1)"
17"
1O$
12%
0B%
1D%
0@%
0B$
01%
01!
00!
0r"
0Q"
1V"
0h"
0p"
07"
0Q
0P
1B$
0J$
1C%
1H$
1i"
0q"
0R"
1W"
1r"
0s"
0I$
0r"
11%
0H$
0A%
1B%
1j"
1H$
0V"
1h"
1o#
1s"
0m#
07%
0s"
1Y$
01%
0[$
1J$
1n#
0i"
1q"
11%
0W"
1m#
1I$
0Z$
0m#
1r"
0Y$
1A%
0j"
0H$
1Y$
0o#
17%
1s"
1[$
0n#
01%
1Z$
1m#
0Y$
#240000
0O
0z
0s!
0t!
#250000
1O
1z
1s!
1t!
1V#
0@$
0]"
1v!
0x!
0""
0("
02"
1|#
1{#
1]$
1,$
1S$
1/!
1w!
0^"
0/"
15"
1S"
1#"
0R$
1b
0}#
0!%
0z#
1&$
1$"
10"
1\"
0"$
0!$
0$"
1^"
#260000
0O
0z
0s!
0t!
#270000
1O
1z
1s!
1t!
#280000
0O
0z
0s!
0t!
#290000
1O
1z
1s!
1t!
#300000
0O
0z
0s!
0t!
#310000
1O
1z
1s!
1t!
#320000
0O
0z
0s!
0t!
#330000
1O
1z
1s!
1t!
#340000
0O
0z
0s!
0t!
#350000
1O
1z
1s!
1t!
#360000
0O
0z
0s!
0t!
#370000
1O
1z
1s!
1t!
#380000
0O
0z
0s!
0t!
#390000
1O
1z
1s!
1t!
#400000
0O
0z
0s!
0t!
#410000
1O
1z
1s!
1t!
#420000
0O
0z
0s!
0t!
#430000
1O
1z
1s!
1t!
#440000
0O
0z
0s!
0t!
#450000
1O
1z
1s!
1t!
#460000
0O
0z
0s!
0t!
#470000
1O
1z
1s!
1t!
#480000
0O
0z
0s!
0t!
#490000
1O
1z
1s!
1t!
#500000
0O
0z
0s!
0t!
#510000
1O
1z
1s!
1t!
#520000
0O
0z
0s!
0t!
#530000
1O
1z
1s!
1t!
#540000
0O
0z
0s!
0t!
#550000
1O
1z
1s!
1t!
#560000
0O
0z
0s!
0t!
#570000
1O
1z
1s!
1t!
#580000
0O
0z
0s!
0t!
#590000
1O
1z
1s!
1t!
#600000
0O
0z
0s!
0t!
#610000
1O
1z
1s!
1t!
#620000
0O
0z
0s!
0t!
#630000
1O
1z
1s!
1t!
#640000
0O
0z
0s!
0t!
#650000
1O
1z
1s!
1t!
#660000
0O
0z
0s!
0t!
#670000
1O
1z
1s!
1t!
#680000
0O
0z
0s!
0t!
#690000
1O
1z
1s!
1t!
#700000
0O
0z
0s!
0t!
#710000
1O
1z
1s!
1t!
#720000
0O
0z
0s!
0t!
#730000
1O
1z
1s!
1t!
#740000
0O
0z
0s!
0t!
#750000
1O
1z
1s!
1t!
#760000
0O
0z
0s!
0t!
#770000
1O
1z
1s!
1t!
#780000
0O
0z
0s!
0t!
#790000
1O
1z
1s!
1t!
#800000
0O
0z
0s!
0t!
#810000
1O
1z
1s!
1t!
#820000
0O
0z
0s!
0t!
#830000
1O
1z
1s!
1t!
#840000
0O
0z
0s!
0t!
#850000
1O
1z
1s!
1t!
#860000
0O
0z
0s!
0t!
#870000
1O
1z
1s!
1t!
#880000
0O
0z
0s!
0t!
#890000
1O
1z
1s!
1t!
#900000
0O
0z
0s!
0t!
#910000
1O
1z
1s!
1t!
#920000
0O
0z
0s!
0t!
#930000
1O
1z
1s!
1t!
#940000
0O
0z
0s!
0t!
#950000
1O
1z
1s!
1t!
#960000
0O
0z
0s!
0t!
#970000
1O
1z
1s!
1t!
#980000
0O
0z
0s!
0t!
#990000
1O
1z
1s!
1t!
#1000000
