{
	"design__io": 10,
	"design__die__area": 1e+06,
	"design__core__area": 917627,
	"design__instance__count": 12585,
	"design__instance__area": 158878,
	"design__instance__count__stdcell": 12585,
	"design__instance__area__stdcell": 158878,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__count__padcells": 0,
	"design__instance__area__padcells": 0,
	"design__instance__count__cover": 0,
	"design__instance__area__cover": 0,
	"design__instance__utilization": 0.17314,
	"design__instance__utilization__stdcell": 0.17314,
	"design__rows": 253,
	"design__rows:CoreSite": 253,
	"design__sites": 505747,
	"design__sites:CoreSite": 505747,
	"design__instance__count__class:buffer": 4,
	"design__instance__area__class:buffer": 29.0304,
	"design__instance__count__class:inverter": 397,
	"design__instance__area__class:inverter": 2160.95,
	"design__instance__count__class:sequential_cell": 804,
	"design__instance__area__class:sequential_cell": 39387,
	"design__instance__count__class:multi_input_combinational_cell": 11380,
	"design__instance__area__class:multi_input_combinational_cell": 117301,
	"design__instance__count": 12585,
	"design__instance__area": 158878,
	"design__io": 10,
	"design__die__area": 1e+06,
	"design__core__area": 917627,
	"design__instance__count": 12585,
	"design__instance__area": 158878,
	"design__instance__count__stdcell": 12585,
	"design__instance__area__stdcell": 158878,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__count__padcells": 0,
	"design__instance__area__padcells": 0,
	"design__instance__count__cover": 0,
	"design__instance__area__cover": 0,
	"design__instance__utilization": 0.17314,
	"design__instance__utilization__stdcell": 0.17314,
	"design__rows": 253,
	"design__rows:CoreSite": 253,
	"design__sites": 505747,
	"design__sites:CoreSite": 505747,
	"flow__warnings__count": 0,
	"flow__errors__count": 0,
	"flow__warnings__type_count": 0
}