
const { MongoClient, ServerApiVersion } = require('mongodb');

require('dotenv').config();

const uri = process.env.uri;


// Create a MongoClient with a MongoClientOptions object to set the Stable API version
const client = new MongoClient(uri, {
  serverApi: {
    version: ServerApiVersion.v1,
    strict: true,
    deprecationErrors: true,
  }
});


// try keeping as excel and jsut iterate to insert
async function run() {
  try {
    // Connect the client to the server	(optional starting in v4.7)
    await client.connect();

    const db = client.db('NVMS');

    db.createCollection('Emerging');
    db.createCollection('Established');


    const emerging = db.collection('Emerging');
    const established = db.collection('Established');

    const emergingDocuments = [
      {
        name: "PCM",
        publicationyear: "IEDM 2001",
        pcmmaterial: "GST",
        _2d3dgeometry: "2D",
        structure: "Mushroom",
        cellareanm2: "??",
        heaterpitchnm: "F = 180",
        filmthicknessnm: "??",
        resetpulsewidthns: 30,
        setpulsewidthns: 50,
        thresholdvoltagev: 1,
        resetcurrentuaorvoltage: "??",
        setcurrentuaorvoltage: "??",
        hrslrsratiominimum: 60,
        rhigh: "2x105 ",
        rlow: "7x103",
        endurance: "1.25x1012",
        retention: "100s@ 177℃",
        retentionextrapolation: "10y@ 120℃",
        resetenergypj: "??",
        year: 2001,
        citation: "Lai, S.; Lowrey, T., \"OUM - A 180 nm nonvolatile memory cell element technology for stand alone and embedded applications,\" Electron Devices Meeting, 2001. IEDM '01. Technical Digest. International , vol., no., pp.36.5.1,36.5.4, 2-5 Dec. 2001",
        title: "OUM - A 180 nm Nonvolatile Memory Cell Element Technology For Stand Alone and Embedded Applications",
        comments: "first paper, volume = 0.02F^3",
        doi: " 10.1109/IEDM.2001.979636",
        highlights: "x",
        header: "PCM Feasibility IEDM 2001 [1]",
        counter: 1,
        citationheader: "[1] Lai, S.; Lowrey, T., \"OUM - A 180 nm nonvolatile memory cell element technology for stand alone and embedded applications,\" Electron Devices Meeting, 2001. IEDM '01. Technical Digest. International , vol., no., pp.36.5.1,36.5.4, 2-5 Dec. 2001_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "ISSCC 2002",
        pcmmaterial: "GST",
        _2d3dgeometry: "2D",
        structure: "??",
        cellareanm2: "??",
        heaterpitchnm: "F = 180",
        filmthicknessnm: "??",
        resetpulsewidthns: 30,
        setpulsewidthns: 50,
        thresholdvoltagev: 0.6,
        resetcurrentuaorvoltage: "V = 0.7 V",
        setcurrentuaorvoltage: "V = 0.7 V",
        hrslrsratiominimum: 20,
        rhigh: "8.5x104",
        rlow: "2x104",
        endurance: "1012",
        retention: "??",
        retentionextrapolation: "??",
        resetenergypj: "??",
        year: 2002,
        citation: "Gill, M.; Lowrey, T.; Park, J., \"Ovonic unified memory - a high-performance nonvolatile memory technology for stand-alone memory and embedded applications,\" Solid-State Circuits Conference, 2002. Digest of Technical Papers. ISSCC. 2002 IEEE International , vol.1, no., pp.202,459 vol.1, 7-7 Feb. 2002",
        title: "Ovonic unified memory - a high-performance nonvolatile memory technology for stand-alone memory and embedded applications",
        comments: "Intel, Ovonyx, Azalea 180 nm PCM circuit",
        doi: " 10.1109/ISSCC.2002.993006",
        highlights: "x",
        header: "180 nm Intel ISSCC 2002 [2]",
        counter: 2,
        citationheader: "[2] Gill, M.; Lowrey, T.; Park, J., \"Ovonic unified memory - a high-performance nonvolatile memory technology for stand-alone memory and embedded applications,\" Solid-State Circuits Conference, 2002. Digest of Technical Papers. ISSCC. 2002 IEEE International , vol.1, no., pp.202,459 vol.1, 7-7 Feb. 2002_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "VLSIT 2003",
        pcmmaterial: "GST  (7% N-doped)",
        _2d3dgeometry: "2D",
        structure: "Mushroom",
        cellareanm2: "??",
        heaterpitchnm: 80,
        filmthicknessnm: 100,
        resetpulsewidthns: 50,
        setpulsewidthns: 100,
        thresholdvoltagev: 0.6,
        resetcurrentuaorvoltage: 600,
        setcurrentuaorvoltage: 200,
        hrslrsratiominimum: 6,
        rhigh: "??",
        rlow: "??",
        endurance: "2x107",
        retention: "??",
        retentionextrapolation: "??",
        resetenergypj: "??",
        year: 2003,
        citation: "Horii, H.; Yi, J.H.; Park, J.-H.; Ha, Y.H.; Baek, I.G.; Park, S.O.; Hwang, Y.N.; Lee, S.H.; Kim, Y.T.; Lee, K.H.; U-In Chung; Moon, J.T., \"A novel cell technology using N-doped GeSbTe films for phase change RAM,\" VLSI Technology, 2003. Digest of Technical Papers. 2003 Symposium on , vol., no., pp.177,178, 10-12 June 2003",
        title: "A novel cell technology using N-doped GeSbTe films for phase change RAM",
        comments: "Nitrogen doped GST",
        doi: " 10.1109/VLSIT.2003.1221143",
        highlights: "x",
        header: "N Doping VLSIT 2003 [3]",
        counter: 3,
        citationheader: "[3] Horii, H.; Yi, J.H.; Park, J.-H.; Ha, Y.H.; Baek, I.G.; Park, S.O.; Hwang, Y.N.; Lee, S.H.; Kim, Y.T.; Lee, K.H.; U-In Chung; Moon, J.T., \"A novel cell technology using N-doped GeSbTe films for phase change RAM,\" VLSI Technology, 2003. Digest of Technical Papers. 2003 Symposium on , vol., no., pp.177,178, 10-12 June 2003_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "VLSIT 2003",
        pcmmaterial: "GST 225",
        _2d3dgeometry: "2D",
        structure: "Edge Contact",
        cellareanm2: "??",
        heaterpitchnm: 20,
        filmthicknessnm: 200,
        resetpulsewidthns: 30,
        setpulsewidthns: 30,
        thresholdvoltagev: 1,
        resetcurrentuaorvoltage: 200,
        setcurrentuaorvoltage: 130,
        hrslrsratiominimum: 20,
        rhigh: "2x105",
        rlow: "4x103",
        endurance: "105",
        retention: "??",
        retentionextrapolation: "??",
        resetenergypj: "??",
        year: 2003,
        citation: "Ha, Y.H.; Yi, J.H.; Horii, H.; Park, J.H.; Joo, S.H.; Park, S.O.; U-In Chung; Moon, J.T., \"An edge contact type cell for Phase Change RAM featuring very low power consumption,\" VLSI Technology, 2003. Digest of Technical Papers. 2003 Symposium on , vol., no., pp.175,176, 10-12 June 2003",
        title: "An edge contact type cell for Phase Change RAM featuring very low power consumption",
        comments: "edge contact cell",
        doi: " 10.1109/VLSIT.2003.1221142",
        highlights: "x",
        header: "Edge Contact cell VLSIT 2003 [4]",
        counter: 4,
        citationheader: "[4] Ha, Y.H.; Yi, J.H.; Horii, H.; Park, J.H.; Joo, S.H.; Park, S.O.; U-In Chung; Moon, J.T., \"An edge contact type cell for Phase Change RAM featuring very low power consumption,\" VLSI Technology, 2003. Digest of Technical Papers. 2003 Symposium on , vol., no., pp.175,176, 10-12 June 2003_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "VLSIT 2003",
        pcmmaterial: "GST 225",
        _2d3dgeometry: "2D",
        structure: "Mushroom",
        cellareanm2: 102400,
        heaterpitchnm: 320,
        filmthicknessnm: 1000,
        resetpulsewidthns: 100,
        setpulsewidthns: 100,
        thresholdvoltagev: 1.1,
        resetcurrentuaorvoltage: 2000,
        setcurrentuaorvoltage: 1600,
        hrslrsratiominimum: "??",
        rhigh: "??",
        rlow: "??",
        endurance: "1.58x109",
        retention: "100h@ 125℃",
        retentionextrapolation: "2y@ 85℃",
        resetenergypj: "??",
        year: 2003,
        citation: "Hwang, Y.N.; Hong, J.S.; Lee, S.H.; Ahn, S.J.; Jeong, G.T.; Koh, G.H.; Oh, J.H.; Kim, H.-J.; Jeong, W.C.; Lee, S.Y.; Park, J.H.; Ryoo, K.C.; Horii, H.; Ha, Y.H.; Yi, J.H.; Cho, W.Y.; Kim, Y.T.; Lee, K. -H; Joo, S.H.; Park, S.O.; Chung, U.I.; Jeong, H.S.; Kinam Kim, \"Full integration and reliability evaluation of phase-change RAM based on 0.24 /spl mu/m-CMOS technologies,\" VLSI Technology, 2003. Digest of Technical Papers. 2003 Symposium on , vol., no., pp.173,174, 10-12 June 2003",
        title: "Full integration and reliability evaluation of phase-change RAM based on 0.24 /spl mu/m-CMOS technologies",
        comments: " reliability study",
        doi: " 10.1109/VLSIT.2003.1221141",
        header: "240nm Samsung Circuit VLSIT 2003 [5]",
        counter: 5,
        citationheader: "[5] Hwang, Y.N.; Hong, J.S.; Lee, S.H.; Ahn, S.J.; Jeong, G.T.; Koh, G.H.; Oh, J.H.; Kim, H.-J.; Jeong, W.C.; Lee, S.Y.; Park, J.H.; Ryoo, K.C.; Horii, H.; Ha, Y.H.; Yi, J.H.; Cho, W.Y.; Kim, Y.T.; Lee, K. -H; Joo, S.H.; Park, S.O.; Chung, U.I.; Jeong, H.S.; Kinam Kim, \"Full integration and reliability evaluation of phase-change RAM based on 0.24 /spl mu/m-CMOS technologies,\" VLSI Technology, 2003. Digest of Technical Papers. 2003 Symposium on , vol., no., pp.173,174, 10-12 June 2003_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "IEDM 2003",
        pcmmaterial: "GST",
        _2d3dgeometry: "2D",
        structure: "ATE",
        cellareanm2: "??",
        heaterpitchnm: 70,
        filmthicknessnm: 100,
        resetpulsewidthns: 30,
        setpulsewidthns: 50,
        thresholdvoltagev: 0.55,
        resetcurrentuaorvoltage: 1300,
        setcurrentuaorvoltage: 600,
        hrslrsratiominimum: 30,
        rhigh: "2x105",
        rlow: "6x103",
        endurance: "107",
        retention: "??",
        retentionextrapolation: "??",
        resetenergypj: "??",
        year: 2003,
        citation: "Yi, J.H.; Ha, Y.H.; Park, J.H.; Kuh, B.J.; Horii, H.; Kim, Y.T.; Park, S.O.; Hwang, Y.N.; Lee, S.H.; Ahn, S.J.; Lee, S.Y.; Hong, J.S.; Lee, K.H.; Lee, N.I.; Kang, H.K.; U-In Chung; Moon, J.T., \"Novel cell structure of PRAM with thin metal layer inserted GeSbTe,\" Electron Devices Meeting, 2003. IEDM '03 Technical Digest. IEEE International , vol., no., pp.37.3.1,37.3.4, 8-10 Dec. 2003",
        title: "Novel cell structure of PRAM with thin metal layer inserted GeSbTe",
        comments: "thin metal layer (7.5 nm TiN) in the middle of GST",
        doi: " 10.1109/IEDM.2003.1269424",
        highlights: "x",
        header: "ATE IEDM 2003 [6]",
        counter: 6,
        citationheader: "[6] Yi, J.H.; Ha, Y.H.; Park, J.H.; Kuh, B.J.; Horii, H.; Kim, Y.T.; Park, S.O.; Hwang, Y.N.; Lee, S.H.; Ahn, S.J.; Lee, S.Y.; Hong, J.S.; Lee, K.H.; Lee, N.I.; Kang, H.K.; U-In Chung; Moon, J.T., \"Novel cell structure of PRAM with thin metal layer inserted GeSbTe,\" Electron Devices Meeting, 2003. IEDM '03 Technical Digest. IEEE International , vol., no., pp.37.3.1,37.3.4, 8-10 Dec. 2003_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "IEDM 2003",
        pcmmaterial: "GST",
        _2d3dgeometry: "2D",
        structure: "Mushroom",
        cellareanm2: "??",
        heaterpitchnm: 400,
        filmthicknessnm: "??",
        resetpulsewidthns: 15,
        setpulsewidthns: 1250,
        thresholdvoltagev: 2.5,
        resetcurrentuaorvoltage: "V = 2.8",
        setcurrentuaorvoltage: "V = 1.3 V",
        hrslrsratiominimum: 20,
        rhigh: "2x106",
        rlow: "3x104",
        endurance: "106",
        retention: "??",
        retentionextrapolation: "??",
        resetenergypj: "??",
        year: 2003,
        citation: "Takaura, N.; Terao, M.; Kurotsuchi, K.; Yamauchi, T.; Tonomura, O.; Hanaoka, Y.; Takemura, R.; Osada, K.; Kawahara, T.; Matsuoka, H., \"A GeSbTe phase-change memory cell featuring a tungsten heater electrode for low-power, highly stable, and short-read-cycle operations,\" Electron Devices Meeting, 2003. IEDM '03 Technical Digest. IEEE International , vol., no., pp.37.2.1,37.2.4, 8-10 Dec. 2003",
        title: "A GeSbTe phase-change memory cell featuring a tungsten heater electrode for low-power, highly stable, and short-read-cycle operations",
        comments: "W heater",
        doi: " 10.1109/IEDM.2003.1269423",
        highlights: "x",
        header: "W Heater IEDM 2003 [7]",
        counter: 7,
        citationheader: "[7] Takaura, N.; Terao, M.; Kurotsuchi, K.; Yamauchi, T.; Tonomura, O.; Hanaoka, Y.; Takemura, R.; Osada, K.; Kawahara, T.; Matsuoka, H., \"A GeSbTe phase-change memory cell featuring a tungsten heater electrode for low-power, highly stable, and short-read-cycle operations,\" Electron Devices Meeting, 2003. IEDM '03 Technical Digest. IEEE International , vol., no., pp.37.2.1,37.2.4, 8-10 Dec. 2003_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "IEDM 2003",
        pcmmaterial: "GST 225  (N-doped)",
        _2d3dgeometry: "2D",
        structure: "Confined",
        cellareanm2: 640000,
        heaterpitchnm: 40,
        filmthicknessnm: 200,
        resetpulsewidthns: "??",
        setpulsewidthns: "??",
        thresholdvoltagev: 1.1,
        resetcurrentuaorvoltage: 700,
        setcurrentuaorvoltage: "??",
        hrslrsratiominimum: "??",
        rhigh: "106",
        rlow: "103",
        endurance: "??",
        retention: "??",
        retentionextrapolation: "??",
        resetenergypj: "??",
        year: 2003,
        citation: "Hwang, Y.N.; Lee, S.H.; Ahn, S.J.; Lee, S.Y.; Ryoo, K.C.; Hong, H.S.; Koo, H.C.; Yeung, F.; Oh, J.H.; Kim, H.J.; Jeong, W.C.; Park, J.H.; Horii, H.; Ha, Y.H.; Yi, J.H.; Koh, G.H.; Jeong, G.T.; Jeong, H.S.; Kinam Kim, \"Writing current reduction for high-density phase-change RAM,\" Electron Devices Meeting, 2003. IEDM '03 Technical Digest. IEEE International , vol., no., pp.37.1.1,37.1.4, 8-10 Dec. 2003",
        title: "Writing current reduction for high-density phase-change RAM",
        doi: " 10.1109/IEDM.2003.1269422",
        header: "N Doping2 IEDM 2003 [8]",
        counter: 8,
        citationheader: "[8] Hwang, Y.N.; Lee, S.H.; Ahn, S.J.; Lee, S.Y.; Ryoo, K.C.; Hong, H.S.; Koo, H.C.; Yeung, F.; Oh, J.H.; Kim, H.J.; Jeong, W.C.; Park, J.H.; Horii, H.; Ha, Y.H.; Yi, J.H.; Koh, G.H.; Jeong, G.T.; Jeong, H.S.; Kinam Kim, \"Writing current reduction for high-density phase-change RAM,\" Electron Devices Meeting, 2003. IEDM '03 Technical Digest. IEEE International , vol., no., pp.37.1.1,37.1.4, 8-10 Dec. 2003_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "IEDM 2003",
        pcmmaterial: "GST",
        _2d3dgeometry: "2D",
        structure: "Edge Contact",
        cellareanm2: "??",
        heaterpitchnm: "??",
        filmthicknessnm: "??",
        resetpulsewidthns: 30,
        setpulsewidthns: 50,
        thresholdvoltagev: 1.1,
        resetcurrentuaorvoltage: "??",
        setcurrentuaorvoltage: "??",
        hrslrsratiominimum: 20,
        rhigh: "2x105",
        rlow: "8x103",
        endurance: "??",
        retention: "??",
        retentionextrapolation: "10y@ 120℃",
        resetenergypj: "??",
        year: 2003,
        citation: "Lai, S., \"Current status of the phase change memory and its future,\" Electron Devices Meeting, 2003. IEDM '03 Technical Digest. IEEE International , vol., no., pp.10.1.1,10.1.4, 8-10 Dec. 2003",
        title: "Current status of the phase change memory and its future",
        comments: "Review + edge contact",
        doi: " 10.1109/IEDM.2003.1269271",
        header: "Edge Contact IEDM 2003 [9]",
        counter: 9,
        citationheader: "[9] Lai, S., \"Current status of the phase change memory and its future,\" Electron Devices Meeting, 2003. IEDM '03 Technical Digest. IEEE International , vol., no., pp.10.1.1,10.1.4, 8-10 Dec. 2003_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "IEDM 2003",
        pcmmaterial: "GST 225",
        _2d3dgeometry: "2D",
        structure: "Mushroom",
        cellareanm2: 250,
        heaterpitchnm: "F = 180",
        filmthicknessnm: "??",
        resetpulsewidthns: 100,
        setpulsewidthns: 100,
        thresholdvoltagev: "??",
        resetcurrentuaorvoltage: 50,
        setcurrentuaorvoltage: "??",
        hrslrsratiominimum: 20,
        rhigh: "3x105",
        rlow: "104",
        endurance: "109",
        retention: "100s@ 210℃",
        retentionextrapolation: "10y@ 110℃",
        resetenergypj: "??",
        year: 2003,
        citation: "Pirovano, A.; Lacaita, A.L.; Benvenuti, A.; Pellizzer, F.; Hudgens, S.; Bez, R., \"Scaling analysis of phase-change memory technology,\" Electron Devices Meeting, 2003. IEDM '03 Technical Digest. IEEE International , vol., no., pp.29.6.1,29.6.4, 8-10 Dec. 2003",
        title: "Scaling analysis of phase-change memory technology",
        doi: " 10.1109/IEDM.2003.1269376",
        highlights: "x",
        header: "Scaling Review IEDM 2003 [10]",
        counter: 10,
        citationheader: "[10] Pirovano, A.; Lacaita, A.L.; Benvenuti, A.; Pellizzer, F.; Hudgens, S.; Bez, R., \"Scaling analysis of phase-change memory technology,\" Electron Devices Meeting, 2003. IEDM '03 Technical Digest. IEEE International , vol., no., pp.29.6.1,29.6.4, 8-10 Dec. 2003_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "ISSCC 2004",
        pcmmaterial: "GST 225",
        _2d3dgeometry: "2D",
        structure: "??",
        cellareanm2: 504000,
        heaterpitchnm: "F = 180",
        filmthicknessnm: "??",
        resetpulsewidthns: "20 (dev), 50 (cct)",
        setpulsewidthns: "80 (dev), 120 (cct)",
        thresholdvoltagev: 0.5,
        resetcurrentuaorvoltage: "Vcircuit = 3 V",
        setcurrentuaorvoltage: "Vcircuit = 3 V",
        hrslrsratiominimum: 10,
        rhigh: "2x105",
        rlow: "2x103",
        endurance: "??",
        retention: "??",
        retentionextrapolation: "??",
        resetenergypj: "??",
        year: 2004,
        citation: "Woo Yeong Cho; Beak-Hyung Cho; Byung-Gil Choi; Hyung-Rok Oh; Sang-beom Kang; Kim, Ki-Sung; Kyung-Hee Kim; Du-Eung Kim; Choong-Keun Kwak; Hyun-Geun Byun; Young-nam Hwang; Su-jin Ahn; Gi-tae Jung; Hong-sik Jung; Kim, Kinam, \"A 0.18 μm 3.0 V 64 Mb non-volatile phase-transition random-access memory (PRAM),\" Solid-State Circuits Conference, 2004. Digest of Technical Papers. ISSCC. 2004 IEEE International , vol., no., pp.40,512 Vol.1, 15-19 Feb. 2004",
        title: "A 0.18 μm 3.0 V 64 Mb non-volatile phase-transition random-access memory (PRAM)",
        comments: "Samsung 180 nm PCM circuit",
        doi: " 10.1109/ISSCC.2004.1332583",
        highlights: "x",
        header: "180 nm Samsung ISSCC 2004 [11]",
        counter: 11,
        citationheader: "[11] Woo Yeong Cho; Beak-Hyung Cho; Byung-Gil Choi; Hyung-Rok Oh; Sang-beom Kang; Kim, Ki-Sung; Kyung-Hee Kim; Du-Eung Kim; Choong-Keun Kwak; Hyun-Geun Byun; Young-nam Hwang; Su-jin Ahn; Gi-tae Jung; Hong-sik Jung; Kim, Kinam, \"A 0.18 μm 3.0 V 64 Mb non-volatile phase-transition random-access memory (PRAM),\" Solid-State Circuits Conference, 2004. Digest of Technical Papers. ISSCC. 2004 IEEE International , vol., no., pp.40,512 Vol.1, 15-19 Feb. 2004_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "VLSIT 2004",
        pcmmaterial: "GST 225",
        _2d3dgeometry: "2D",
        structure: "μtrench",
        cellareanm2: 320000,
        heaterpitchnm: "F = 180",
        filmthicknessnm: 50,
        resetpulsewidthns: 40,
        setpulsewidthns: 100,
        thresholdvoltagev: 1.6,
        resetcurrentuaorvoltage: 600,
        setcurrentuaorvoltage: "V = 0.3 V",
        hrslrsratiominimum: 100,
        rhigh: "106",
        rlow: "104",
        endurance: "1011",
        retention: "100s@ 200℃",
        retentionextrapolation: "10y@ 110℃",
        resetenergypj: 36,
        year: 2004,
        citation: "Pellizzer, F.; Pirovano, A.; Ottogalli, F.; Magistretti, M.; Scaravaggi, M.; Zuliani, P.; Tosi, M.; Benvenuti, A.; Besana, P.; Cadeo, S.; Marangon, T.; Morandi, R.; Piva, R.; Spandre, A.; Zonca, R.; Modelli, A.; Varesi, E.; Lowrey, T.; Lacaita, A.; Casagrande, G.; Cappelletti, P.; Bez, R., \"Novel μtrench phase-change memory cell for embedded and stand-alone non-volatile memory applications,\" VLSI Technology, 2004. Digest of Technical Papers. 2004 Symposium on , vol., no., pp.18,19, 15-17 June 2004",
        title: "Novel μtrench phase-change memory cell for embedded and stand-alone non-volatile memory applications",
        doi: " 10.1109/VLSIT.2004.1345368",
        highlights: "x",
        header: "μtrench Cell VLSIT 2004 [12]",
        counter: 12,
        citationheader: "[12] Pellizzer, F.; Pirovano, A.; Ottogalli, F.; Magistretti, M.; Scaravaggi, M.; Zuliani, P.; Tosi, M.; Benvenuti, A.; Besana, P.; Cadeo, S.; Marangon, T.; Morandi, R.; Piva, R.; Spandre, A.; Zonca, R.; Modelli, A.; Varesi, E.; Lowrey, T.; Lacaita, A.; Casagrande, G.; Cappelletti, P.; Bez, R., \"Novel μtrench phase-change memory cell for embedded and stand-alone non-volatile memory applications,\" VLSI Technology, 2004. Digest of Technical Papers. 2004 Symposium on , vol., no., pp.18,19, 15-17 June 2004_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "VLSIT 2004",
        pcmmaterial: "GST 225",
        _2d3dgeometry: "2D",
        structure: "Mushroom",
        cellareanm2: 504000,
        heaterpitchnm: "F = 180",
        filmthicknessnm: 400,
        resetpulsewidthns: "??",
        setpulsewidthns: "??",
        thresholdvoltagev: 0.45,
        resetcurrentuaorvoltage: 1000,
        setcurrentuaorvoltage: 500,
        hrslrsratiominimum: "??",
        rhigh: "106",
        rlow: "2x104",
        endurance: "??",
        retention: "??",
        retentionextrapolation: "??",
        resetenergypj: "??",
        year: 2004,
        citation: "Lee, S.-H.; Hwang, Y.N.; Lee, S.Y.; Ryoo, K.C.; Ahn, S.J.; Koo, H.C.; Jeong, C.W.; Kim, Kinam; Koh, G.H.; Jeong, G.T.; Jeong, H.S.; Kinam Kim, \"Full integration and cell characteristics for 64Mb nonvolatile PRAM,\" VLSI Technology, 2004. Digest of Technical Papers. 2004 Symposium on , vol., no., pp.20,21, 15-17 June 2004",
        title: "Full integration and cell characteristics for 64Mb nonvolatile PRAM",
        doi: " 10.1109/VLSIT.2004.1345369",
        header: "180nm Samsung Circuit VLSIT 2004 [13]",
        counter: 13,
        citationheader: "[13] Lee, S.-H.; Hwang, Y.N.; Lee, S.Y.; Ryoo, K.C.; Ahn, S.J.; Koo, H.C.; Jeong, C.W.; Kim, Kinam; Koh, G.H.; Jeong, G.T.; Jeong, H.S.; Kinam Kim, \"Full integration and cell characteristics for 64Mb nonvolatile PRAM,\" VLSI Technology, 2004. Digest of Technical Papers. 2004 Symposium on , vol., no., pp.20,21, 15-17 June 2004_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "VLSIC 2004",
        pcmmaterial: "GST 225",
        _2d3dgeometry: "2D",
        structure: "Mushroom",
        cellareanm2: 320000,
        heaterpitchnm: "F = 180",
        filmthicknessnm: "??",
        resetpulsewidthns: 40,
        setpulsewidthns: 150,
        thresholdvoltagev: "??",
        resetcurrentuaorvoltage: 300,
        setcurrentuaorvoltage: "V = 2.7 V",
        hrslrsratiominimum: 20,
        rhigh: "4x105",
        rlow: "2x104",
        endurance: "5x106",
        retention: "??",
        retentionextrapolation: "??",
        resetenergypj: 32.7,
        year: 2004,
        citation: "Bedeschi, F.; Resta, C.; Khouri, O.; Buda, E.; Costa, L.; Ferraro, M.; Pellizzer, F.; Ottogalli, F.; Pirovano, A.; Tosi, M.; Bez, R.; Gastaldi, R.; Casagrande, G., \"An 8Mb demonstrator for high-density 1.8V Phase-Change Memories,\" VLSI Circuits, 2004. Digest of Technical Papers. 2004 Symposium on , vol., no., pp.442,445, 17-19 June 2004",
        title: "An 8Mb demonstrator for high-density 1.8V Phase-Change Memories",
        comments: "STMicroelectronics circuit, including BJT transistor",
        doi: " 10.1109/VLSIC.2004.1346644",
        header: "2004 BJT Selector VLSIC 2004 [14]",
        counter: 14,
        citationheader: "[14] Bedeschi, F.; Resta, C.; Khouri, O.; Buda, E.; Costa, L.; Ferraro, M.; Pellizzer, F.; Ottogalli, F.; Pirovano, A.; Tosi, M.; Bez, R.; Gastaldi, R.; Casagrande, G., \"An 8Mb demonstrator for high-density 1.8V Phase-Change Memories,\" VLSI Circuits, 2004. Digest of Technical Papers. 2004 Symposium on , vol., no., pp.442,445, 17-19 June 2004_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "IEDM 2004",
        pcmmaterial: "GST 225  (N-doped)",
        _2d3dgeometry: "2D",
        structure: "Mushroom",
        cellareanm2: 290000,
        heaterpitchnm: "F = 120",
        filmthicknessnm: "??",
        resetpulsewidthns: 10,
        setpulsewidthns: 150,
        thresholdvoltagev: 0.6,
        resetcurrentuaorvoltage: "??",
        setcurrentuaorvoltage: 600,
        hrslrsratiominimum: 30,
        rhigh: "2x106",
        rlow: "6x103",
        endurance: "109",
        retention: "??",
        retentionextrapolation: "10y@ 85℃",
        resetenergypj: "??",
        year: 2004,
        citation: "Ahn, S.J.; Song, Y.J.; Jeong, C.W.; Shin, J.M.; Fai, Y.; Hwang, Y.N.; Lee, S.H.; Ryoo, K.C.; Lee, S.Y.; Park, J.-H.; Horii, H.; Ha, Y.H.; Yi, J.H.; Kuh, B.J.; Koh, G.H.; Jeong, G.T.; Jeong, H.S.; Kim, Kinam; Ryu, B.-I., \"Highly manufacturable high density phase change memory of 64Mb and beyond,\" Electron Devices Meeting, 2004. IEDM Technical Digest. IEEE International , vol., no., pp.907,910, 13-15 Dec. 2004",
        title: "Highly manufacturable high density phase change memory of 64Mb and beyond",
        comments: "nitrogen doping of GST",
        doi: " 10.1109/IEDM.2004.1419329",
        highlights: "x",
        header: "N Doped Circuit IEDM 2004 [15]",
        counter: 15,
        citationheader: "[15] Ahn, S.J.; Song, Y.J.; Jeong, C.W.; Shin, J.M.; Fai, Y.; Hwang, Y.N.; Lee, S.H.; Ryoo, K.C.; Lee, S.Y.; Park, J.-H.; Horii, H.; Ha, Y.H.; Yi, J.H.; Kuh, B.J.; Koh, G.H.; Jeong, G.T.; Jeong, H.S.; Kim, Kinam; Ryu, B.-I., \"Highly manufacturable high density phase change memory of 64Mb and beyond,\" Electron Devices Meeting, 2004. IEDM Technical Digest. IEEE International , vol., no., pp.907,910, 13-15 Dec. 2004_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "ISSCC 2005",
        pcmmaterial: "GST 225",
        _2d3dgeometry: "2D",
        structure: "??",
        cellareanm2: 504000,
        heaterpitchnm: "F = 180",
        filmthicknessnm: "??",
        resetpulsewidthns: 40,
        setpulsewidthns: 180,
        thresholdvoltagev: 0.5,
        resetcurrentuaorvoltage: 600,
        setcurrentuaorvoltage: 200,
        hrslrsratiominimum: 10,
        rhigh: "105",
        rlow: "1.2x103",
        endurance: "??",
        retention: "??",
        retentionextrapolation: "??",
        resetenergypj: 64.8,
        year: 2005,
        citation: "Hyung-rok On; Beak-Hyung Cho; Woo Yeong Cho; Sangbeom Kang; Byung-Gil Choi; Kim, Ki-Sung; Ki-sung Kim; Du-Eung Kim; Choong-Keun Kwak; Hyun-Geun Byun; Jeong, Gi-Tae; Hong-Sik Jeong; Kim, Kinam, \"Enhanced write performance of a 64 Mb phase-change random access memory,\" Solid-State Circuits Conference, 2005. Digest of Technical Papers. ISSCC. 2005 IEEE International , vol., no., pp.48,584 Vol. 1, 10-10 Feb. 2005",
        title: "Enhanced write performance of a 64 Mb phase-change random access memory",
        comments: "improved circuitry on 180 nm Samsung technology",
        doi: " 10.1109/ISSCC.2005.1493862",
        header: "Improved circuits of 180 nm Samsung ISSCC 2005 [16]",
        counter: 16,
        citationheader: "[16] Hyung-rok On; Beak-Hyung Cho; Woo Yeong Cho; Sangbeom Kang; Byung-Gil Choi; Kim, Ki-Sung; Ki-sung Kim; Du-Eung Kim; Choong-Keun Kwak; Hyun-Geun Byun; Jeong, Gi-Tae; Hong-Sik Jeong; Kim, Kinam, \"Enhanced write performance of a 64 Mb phase-change random access memory,\" Solid-State Circuits Conference, 2005. Digest of Technical Papers. ISSCC. 2005 IEEE International , vol., no., pp.48,584 Vol. 1, 10-10 Feb. 2005_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "ISSCC 2006",
        pcmmaterial: "GST",
        _2d3dgeometry: "2D",
        structure: "??",
        cellareanm2: 166000,
        heaterpitchnm: "F = 100",
        filmthicknessnm: "??",
        resetpulsewidthns: 500,
        setpulsewidthns: 500,
        thresholdvoltagev: "??",
        resetcurrentuaorvoltage: 600,
        setcurrentuaorvoltage: "??",
        hrslrsratiominimum: 10,
        rhigh: "105",
        rlow: "1.5x103",
        endurance: "??",
        retention: "??",
        retentionextrapolation: "??",
        resetenergypj: "??",
        year: 2006,
        citation: "Sangbeom Kang; WooYeong Cho; Beak-Hyung Cho; Kwang-Jin Lee; Chang-Soo Lee; Hyung-Rock Oh; Byung-Gil Choi; Qi Wang; Hye-Jin Kim; Mu-Hui Park; Yu-Hwan Ro; Suyeon Kim; Du-Eung Kim; Kang-Sik Cho; Choong-Duk Ha; Youngran Kim; Ki-Sung Kim; Choong-Ryeol Hwang; Choong-Keun Kwak; Hyun-Geun Byun; Yun Sueng Shin, \"A 0.1/spl mu/m 1.8V 256Mb 66MHz Synchronous Burst PRAM,\" Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International , vol., no., pp.487,496, 6-9 Feb. 2006",
        title: "A 0.1/spl mu/m 1.8V 256Mb 66MHz Synchronous Burst PRAM",
        comments: "Samsung 100 nm PCM circuit",
        doi: " 10.1109/ISSCC.2006.1696081",
        header: "100 nm Samsung ISSCC 2006 [17]",
        counter: 17,
        citationheader: "[17] Sangbeom Kang; WooYeong Cho; Beak-Hyung Cho; Kwang-Jin Lee; Chang-Soo Lee; Hyung-Rock Oh; Byung-Gil Choi; Qi Wang; Hye-Jin Kim; Mu-Hui Park; Yu-Hwan Ro; Suyeon Kim; Du-Eung Kim; Kang-Sik Cho; Choong-Duk Ha; Youngran Kim; Ki-Sung Kim; Choong-Ryeol Hwang; Choong-Keun Kwak; Hyun-Geun Byun; Yun Sueng Shin, \"A 0.1/spl mu/m 1.8V 256Mb 66MHz Synchronous Burst PRAM,\" Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International , vol., no., pp.487,496, 6-9 Feb. 2006_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "VLSIT 2006",
        pcmmaterial: "GST  (N-doped)",
        _2d3dgeometry: "2D",
        structure: "Confined",
        cellareanm2: "??",
        heaterpitchnm: " D = 75, F = 180",
        filmthicknessnm: 50,
        resetpulsewidthns: "??",
        setpulsewidthns: "??",
        thresholdvoltagev: 1.1,
        resetcurrentuaorvoltage: 900,
        setcurrentuaorvoltage: "??",
        hrslrsratiominimum: 100,
        rhigh: "107",
        rlow: "105",
        endurance: "106",
        retention: "??",
        retentionextrapolation: "??",
        resetenergypj: "??",
        year: 2006,
        citation: "Happ, T.D.; Breitwisch, M.; Schrott, A.; Philipp, J.B.; Lee, M-H; Cheek, R.; Nirschl, T.; Lamorey, M.; Ho, C.H.; Chen, S.-H.; Chen, C.F.; Joseph, E.; Zaidi, S.; Burr, G.W.; Yee, B.; Chen, Y.C.; Raoux, S.; Lung, H. -L; Bergmann, R.; Lam, C., \"Novel One-Mask Self-Heating Pillar Phase Change Memory,\" VLSI Technology, 2006. Digest of Technical Papers. 2006 Symposium on , vol., no., pp.120,121, 0-0 0",
        title: "Novel One-Mask Self-Heating Pillar Phase Change Memory",
        doi: " 10.1109/VLSIT.2006.1705246",
        header: "IBM Confined VLSIT 2006 [18]",
        counter: 18,
        citationheader: "[18] Happ, T.D.; Breitwisch, M.; Schrott, A.; Philipp, J.B.; Lee, M-H; Cheek, R.; Nirschl, T.; Lamorey, M.; Ho, C.H.; Chen, S.-H.; Chen, C.F.; Joseph, E.; Zaidi, S.; Burr, G.W.; Yee, B.; Chen, Y.C.; Raoux, S.; Lung, H. -L; Bergmann, R.; Lam, C., \"Novel One-Mask Self-Heating Pillar Phase Change Memory,\" VLSI Technology, 2006. Digest of Technical Papers. 2006 Symposium on , vol., no., pp.120,121, 0-0 0_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "VLSIT 2006",
        pcmmaterial: "GST 225",
        _2d3dgeometry: "2D",
        structure: "μtrench",
        cellareanm2: 96800,
        heaterpitchnm: "F = 90",
        filmthicknessnm: "??",
        resetpulsewidthns: "??",
        setpulsewidthns: "??",
        thresholdvoltagev: "??",
        resetcurrentuaorvoltage: 400,
        setcurrentuaorvoltage: "??",
        hrslrsratiominimum: 80,
        rhigh: "4x105",
        rlow: "4x103",
        endurance: "108",
        retention: "??",
        retentionextrapolation: "10y@ 110℃",
        resetenergypj: "??",
        year: 2006,
        citation: "Pellizzer, F.; Benvenuti, A.; Gleixner, B.; Kim, Y.; Johnson, B.; Magistretti, M.; Marangon, T.; Pirovano, A.; Bez, R.; Atwood, G., \"A 90nm Phase Change Memory Technology for Stand-Alone Non-Volatile Memory Applications,\" VLSI Technology, 2006. Digest of Technical Papers. 2006 Symposium on , vol., no., pp.122,123, 0-0 0",
        title: "A 90nm Phase Change Memory Technology for Stand-Alone Non-Volatile Memory Applications",
        comments: "cell area = 12F2, 2 types in this paper, has BJT integrated",
        doi: " 10.1109/VLSIT.2006.1705247",
        highlights: "x",
        header: "90 nm µtrench and Lance Cell VLSIT 2006 [19]",
        counter: 19,
        citationheader: "[19] Pellizzer, F.; Benvenuti, A.; Gleixner, B.; Kim, Y.; Johnson, B.; Magistretti, M.; Marangon, T.; Pirovano, A.; Bez, R.; Atwood, G., \"A 90nm Phase Change Memory Technology for Stand-Alone Non-Volatile Memory Applications,\" VLSI Technology, 2006. Digest of Technical Papers. 2006 Symposium on , vol., no., pp.122,123, 0-0 0_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "VLSIT 2006",
        pcmmaterial: "GST 225",
        _2d3dgeometry: "2D",
        structure: "Lance",
        cellareanm2: 96800,
        heaterpitchnm: "F = 90",
        filmthicknessnm: "??",
        resetpulsewidthns: "??",
        setpulsewidthns: "??",
        thresholdvoltagev: "??",
        resetcurrentuaorvoltage: 700,
        setcurrentuaorvoltage: "??",
        hrslrsratiominimum: 80,
        rhigh: "3x105",
        rlow: "3x103",
        endurance: "108",
        retention: "??",
        retentionextrapolation: "10y@ 115℃",
        resetenergypj: "??",
        year: 2006,
        citation: "Pellizzer, F.; Benvenuti, A.; Gleixner, B.; Kim, Y.; Johnson, B.; Magistretti, M.; Marangon, T.; Pirovano, A.; Bez, R.; Atwood, G., \"A 90nm Phase Change Memory Technology for Stand-Alone Non-Volatile Memory Applications,\" VLSI Technology, 2006. Digest of Technical Papers. 2006 Symposium on , vol., no., pp.122,123, 0-0 0",
        title: "A 90nm Phase Change Memory Technology for Stand-Alone Non-Volatile Memory Applications",
        doi: " 10.1109/VLSIT.2006.1705247",
        highlights: "x",
        header: "90 nm µtrench and Lance Cell2 VLSIT 2006 [20]",
        counter: 20,
        citationheader: "[20] Pellizzer, F.; Benvenuti, A.; Gleixner, B.; Kim, Y.; Johnson, B.; Magistretti, M.; Marangon, T.; Pirovano, A.; Bez, R.; Atwood, G., \"A 90nm Phase Change Memory Technology for Stand-Alone Non-Volatile Memory Applications,\" VLSI Technology, 2006. Digest of Technical Papers. 2006 Symposium on , vol., no., pp.122,123, 0-0 0_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "IEDM 2006",
        pcmmaterial: "GST  (O-doped)",
        _2d3dgeometry: "2D",
        structure: "Mushroom",
        cellareanm2: 707000,
        heaterpitchnm: 180,
        filmthicknessnm: 100,
        resetpulsewidthns: 100,
        setpulsewidthns: 300,
        thresholdvoltagev: 1.1,
        resetcurrentuaorvoltage: 100,
        setcurrentuaorvoltage: 100,
        hrslrsratiominimum: 100,
        rhigh: "6x106",
        rlow: "5x103",
        endurance: "106",
        retention: "100s@ 170℃",
        retentionextrapolation: "10y@ 110℃",
        resetenergypj: 15,
        year: 2006,
        citation: "Matsui, Y.; Kurotsuchi, K.; Tonomura, O.; Morikawa, T.; Kinoshita, M.; Fujisaki, Y.; Matsuzaki, N.; Hanzawa, S.; Terao, M.; Takaura, N.; Moriya, H.; Iwasaki, T.; Moniwa, M.; Koga, T., \"Ta2O5 Interfacial Layer between GST and W Plug enabling Low Power Operation of Phase Change Memories,\" Electron Devices Meeting, 2006. IEDM '06. International , vol., no., pp.1,4, 11-13 Dec. 2006",
        title: "Ta2O5 Interfacial Layer between GST and W Plug enabling Low Power Operation of Phase Change Memories",
        doi: " 10.1109/IEDM.2006.346908",
        highlights: "x",
        header: "Ta2O5 Thermal Barrier IEDM 2006 [21]",
        counter: 21,
        citationheader: "[21] Matsui, Y.; Kurotsuchi, K.; Tonomura, O.; Morikawa, T.; Kinoshita, M.; Fujisaki, Y.; Matsuzaki, N.; Hanzawa, S.; Terao, M.; Takaura, N.; Moriya, H.; Iwasaki, T.; Moniwa, M.; Koga, T., \"Ta2O5 Interfacial Layer between GST and W Plug enabling Low Power Operation of Phase Change Memories,\" Electron Devices Meeting, 2006. IEDM '06. International , vol., no., pp.1,4, 11-13 Dec. 2006_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "IEDM 2006",
        pcmmaterial: "Doped GeSb",
        _2d3dgeometry: "2D",
        structure: "Bridge Cell",
        cellareanm2: "??",
        heaterpitchnm: "??",
        filmthicknessnm: 3,
        resetpulsewidthns: 70,
        setpulsewidthns: 100,
        thresholdvoltagev: 1,
        resetcurrentuaorvoltage: 100,
        setcurrentuaorvoltage: 60,
        hrslrsratiominimum: 50,
        rhigh: "3x106",
        rlow: "4x104",
        endurance: "104",
        retention: "??",
        retentionextrapolation: "??",
        resetenergypj: "??",
        year: 2006,
        citation: "Chen, Y.C.; Rettner, C.T.; Raoux, S.; Burr, G.W.; Chen, S.-H.; Shelby, R.M.; Salinga, M.; Risk, W.P.; Happ, T.D.; McClelland, G.M.; Breitwisch, M.; Schrott, A.; Philipp, J.B.; Lee, M-H; Cheek, R.; Nirschl, T.; Lamorey, M.; Chen, C.F.; Joseph, E.; Zaidi, S.; Yee, B.; Lung, H. -L; Bergmann, R.; Lam, C., \"Ultra-Thin Phase-Change Bridge Memory Device Using GeSb,\" Electron Devices Meeting, 2006. IEDM '06. International , vol., no., pp.1,4, 11-13 Dec. 2006",
        title: "Ultra-Thin Phase-Change Bridge Memory Device Using GeSb",
        doi: " 10.1109/IEDM.2006.346910",
        highlights: "x",
        header: "GeSb Bridge IEDM 2006 [22]",
        counter: 22,
        citationheader: "[22] Chen, Y.C.; Rettner, C.T.; Raoux, S.; Burr, G.W.; Chen, S.-H.; Shelby, R.M.; Salinga, M.; Risk, W.P.; Happ, T.D.; McClelland, G.M.; Breitwisch, M.; Schrott, A.; Philipp, J.B.; Lee, M-H; Cheek, R.; Nirschl, T.; Lamorey, M.; Chen, C.F.; Joseph, E.; Zaidi, S.; Yee, B.; Lung, H. -L; Bergmann, R.; Lam, C., \"Ultra-Thin Phase-Change Bridge Memory Device Using GeSb,\" Electron Devices Meeting, 2006. IEDM '06. International , vol., no., pp.1,4, 11-13 Dec. 2006_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "ISSCC 2007",
        pcmmaterial: "GST  (O-doped)",
        _2d3dgeometry: "2D",
        structure: "Mushroom",
        cellareanm2: 707000,
        heaterpitchnm: "D = 180, F = 130",
        filmthicknessnm: 100,
        resetpulsewidthns: 100,
        setpulsewidthns: 300,
        thresholdvoltagev: 1.1,
        resetcurrentuaorvoltage: 100,
        setcurrentuaorvoltage: 100,
        hrslrsratiominimum: 100,
        rhigh: "6x106",
        rlow: "5x103",
        endurance: "106",
        retention: "100s@ 170℃",
        retentionextrapolation: "10y@ 110℃",
        resetenergypj: "??",
        year: 2007,
        citation: "Hanzawa, Satoru; Kitai, N.; Osada, K.; Kotabe, A.; Matsui, Y.; Matsuzaki, N.; Takaura, N.; Moniwa, M.; Kawahara, T., \"A 512kB Embedded Phase Change Memory with 416kB/s Write Throughput at 100μA Cell Write Current,\" Solid-State Circuits Conference, 2007. ISSCC 2007. Digest of Technical Papers. IEEE International , vol., no., pp.474,616, 11-15 Feb. 2007",
        title: "A 512kB Embedded Phase Change Memory with 416kB/s Write Throughput at 100μA Cell Write Current",
        comments: "Hitachi, based on Ta2O5 interface material",
        doi: " 10.1109/ISSCC.2007.373500",
        header: "180 nm Hitachi, Ta2O5 Interface ISSCC 2007 [23]",
        counter: 23,
        citationheader: "[23] Hanzawa, Satoru; Kitai, N.; Osada, K.; Kotabe, A.; Matsui, Y.; Matsuzaki, N.; Takaura, N.; Moniwa, M.; Kawahara, T., \"A 512kB Embedded Phase Change Memory with 416kB/s Write Throughput at 100μA Cell Write Current,\" Solid-State Circuits Conference, 2007. ISSCC 2007. Digest of Technical Papers. IEEE International , vol., no., pp.474,616, 11-15 Feb. 2007_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "ISSCC 2007",
        pcmmaterial: "GST 225",
        _2d3dgeometry: "2D",
        structure: "Mushroom",
        cellareanm2: 46700,
        heaterpitchnm: "F = 90",
        filmthicknessnm: "??",
        resetpulsewidthns: 50,
        setpulsewidthns: 400,
        thresholdvoltagev: 1,
        resetcurrentuaorvoltage: "??",
        setcurrentuaorvoltage: "??",
        hrslrsratiominimum: "??",
        rhigh: "8x105",
        rlow: "2x103",
        endurance: "??",
        retention: "??",
        retentionextrapolation: "??",
        resetenergypj: "??",
        year: 2007,
        citation: "Kwang-Jin Lee; Beak-Hyung Cho; Woo-Yeong Cho; Sangbeom Kang; Byung-Gil Choi; Hyung-Rok Oh; Chang-Soo Lee; Hye-Jin Kim; Joon-min Park; Qi Wang; Mu-Hui Park; Yu-Hwan Ro; Joon-Yong Choi; Kim, Ki-Sung; Young-Ran Kim; In-Cheol Shin; Ki-won Lim; Ho-Keun Cho; Chang-Han Choi; Won-ryul Chung; Du-Eung Kim; Kwang-Suk Yu; Jeong, Gi-Tae; Hong-Sik Jeong; Choong-Keun Kwak; Chang-Hyun Kim; Kim, Kinam, \"A 90nm 1.8V 512Mb Diode-Switch PRAM with 266MB/s Read Throughput,\" Solid-State Circuits Conference, 2007. ISSCC 2007. Digest of Technical Papers. IEEE International , vol., no., pp.472,616, 11-15 Feb. 2007",
        title: "A 90nm 1.8V 512Mb Diode-Switch PRAM with 266MB/s Read Throughput",
        comments: "Samsung 90 nm PCM circuit",
        doi: " 10.1109/ISSCC.2007.373499",
        header: "90 nm Samsung ISSCC 2007 [24]",
        counter: 24,
        citationheader: "[24] Kwang-Jin Lee; Beak-Hyung Cho; Woo-Yeong Cho; Sangbeom Kang; Byung-Gil Choi; Hyung-Rok Oh; Chang-Soo Lee; Hye-Jin Kim; Joon-min Park; Qi Wang; Mu-Hui Park; Yu-Hwan Ro; Joon-Yong Choi; Kim, Ki-Sung; Young-Ran Kim; In-Cheol Shin; Ki-won Lim; Ho-Keun Cho; Chang-Han Choi; Won-ryul Chung; Du-Eung Kim; Kwang-Suk Yu; Jeong, Gi-Tae; Hong-Sik Jeong; Choong-Keun Kwak; Chang-Hyun Kim; Kim, Kinam, \"A 90nm 1.8V 512Mb Diode-Switch PRAM with 266MB/s Read Throughput,\" Solid-State Circuits Conference, 2007. ISSCC 2007. Digest of Technical Papers. IEEE International , vol., no., pp.472,616, 11-15 Feb. 2007_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "VLSIT 2007",
        pcmmaterial: "GST",
        _2d3dgeometry: "2D",
        structure: "Pore",
        cellareanm2: "??",
        heaterpitchnm: "D = 43, F = 180",
        filmthicknessnm: "??",
        resetpulsewidthns: 50,
        setpulsewidthns: 80,
        thresholdvoltagev: "??",
        resetcurrentuaorvoltage: 250,
        setcurrentuaorvoltage: "??",
        hrslrsratiominimum: 100,
        rhigh: "107",
        rlow: "104",
        endurance: "105",
        retention: "??",
        retentionextrapolation: "??",
        resetenergypj: "??",
        year: 2007,
        citation: "Breitwisch, M.; Nirschl, T.; Chen, C.F.; Zhu, Y.; Lee, M-H; Lamorey, M.; Burr, G.W.; Joseph, E.; Schrott, A.; Philipp, J.B.; Cheek, R.; Happ, T.D.; Chen, S.-H.; Zaidi, S.; Flaitz, P.; Bruley, J.; Dasaka, R.; Rajendran, B.; Rossnage, S.; Yang, M.; Chen, Y.C.; Bergmann, R.; Lung, H. -L; Lam, C., \"Novel Lithography-Independent Pore Phase Change Memory,\" VLSI Technology, 2007 IEEE Symposium on , vol., no., pp.100,101, 12-14 June 2007",
        title: "Novel Lithography-Independent Pore Phase Change Memory",
        doi: " 10.1109/VLSIT.2007.4339743",
        header: "Pore Cell VLSIT 2007 [25]",
        counter: 25,
        citationheader: "[25] Breitwisch, M.; Nirschl, T.; Chen, C.F.; Zhu, Y.; Lee, M-H; Lamorey, M.; Burr, G.W.; Joseph, E.; Schrott, A.; Philipp, J.B.; Cheek, R.; Happ, T.D.; Chen, S.-H.; Zaidi, S.; Flaitz, P.; Bruley, J.; Dasaka, R.; Rajendran, B.; Rossnage, S.; Yang, M.; Chen, Y.C.; Bergmann, R.; Lung, H. -L; Lam, C., \"Novel Lithography-Independent Pore Phase Change Memory,\" VLSI Technology, 2007 IEEE Symposium on , vol., no., pp.100,101, 12-14 June 2007_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "VLSIT 2007",
        pcmmaterial: "GST 225",
        _2d3dgeometry: "2D",
        structure: "Confined",
        cellareanm2: "??",
        heaterpitchnm: 50,
        filmthicknessnm: "??",
        resetpulsewidthns: "??",
        setpulsewidthns: "??",
        thresholdvoltagev: "??",
        resetcurrentuaorvoltage: 260,
        setcurrentuaorvoltage: "??",
        hrslrsratiominimum: 100,
        rhigh: "106",
        rlow: "6.7x103",
        endurance: "108",
        retention: "48h@ 140℃",
        retentionextrapolation: "??",
        resetenergypj: "??",
        year: 2007,
        citation: "Lee, J.I.; Park, H.; Cho, S.L.; Park, Y.L.; Bae, B.J.; Park, J.H.; Park, J.S.; An, H.G.; Bae, J.S.; Ahn, D.H.; Kim, Y.T.; Horii, H.; Song, S.A.; Shin, J.C.; Park, S.O.; Kim, H.S.; Chung, U-in; Moon, J.T.; Ryu, B.-I., \"Highly Scalable Phase Change Memory with CVD GeSbTe for Sub 50nm Generation,\" VLSI Technology, 2007 IEEE Symposium on , vol., no., pp.102,103, 12-14 June 2007",
        title: "Highly Scalable Phase Change Memory with CVD GeSbTe for Sub 50nm Generation",
        doi: " 10.1109/VLSIT.2007.4339744",
        header: "Samsung 50 nm Confined Cell VLSIT 2007 [26]",
        counter: 26,
        citationheader: "[26] Lee, J.I.; Park, H.; Cho, S.L.; Park, Y.L.; Bae, B.J.; Park, J.H.; Park, J.S.; An, H.G.; Bae, J.S.; Ahn, D.H.; Kim, Y.T.; Horii, H.; Song, S.A.; Shin, J.C.; Park, S.O.; Kim, H.S.; Chung, U-in; Moon, J.T.; Ryu, B.-I., \"Highly Scalable Phase Change Memory with CVD GeSbTe for Sub 50nm Generation,\" VLSI Technology, 2007 IEEE Symposium on , vol., no., pp.102,103, 12-14 June 2007_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "IEDM 2007",
        pcmmaterial: "GST 225",
        _2d3dgeometry: "2D",
        structure: "μtrench",
        cellareanm2: 320000,
        heaterpitchnm: "F = 180",
        filmthicknessnm: 50,
        resetpulsewidthns: 40,
        setpulsewidthns: 100,
        thresholdvoltagev: 1.6,
        resetcurrentuaorvoltage: 700,
        setcurrentuaorvoltage: 400,
        hrslrsratiominimum: 100,
        rhigh: "106",
        rlow: "104",
        endurance: "1011",
        retention: "100s@ 200℃",
        retentionextrapolation: "10y@ 110℃",
        resetenergypj: "??",
        year: 2007,
        citation: "Mantegazza, D.; Ielmini, D.; Varesi, E.; Pirovano, A.; Lacaita, A.L., \"Statistical analysis and modeling of programming and retention in PCM arrays,\" Electron Devices Meeting, 2007. IEDM 2007. IEEE International , vol., no., pp.311,314, 10-12 Dec. 2007",
        title: "Statistical analysis and modeling of programming and retention in PCM arrays",
        doi: " 10.1109/IEDM.2007.4418933",
        header: "μtrench IEDM 2007 [27]",
        counter: 27,
        citationheader: "[27] Mantegazza, D.; Ielmini, D.; Varesi, E.; Pirovano, A.; Lacaita, A.L., \"Statistical analysis and modeling of programming and retention in PCM arrays,\" Electron Devices Meeting, 2007. IEDM 2007. IEEE International , vol., no., pp.311,314, 10-12 Dec. 2007_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "IEDM 2007",
        pcmmaterial: "GST",
        _2d3dgeometry: "2D",
        structure: "Cross-spacer",
        cellareanm2: "??",
        heaterpitchnm: "F = 180",
        filmthicknessnm: 40,
        resetpulsewidthns: 50,
        setpulsewidthns: 100,
        thresholdvoltagev: "??",
        resetcurrentuaorvoltage: 350,
        setcurrentuaorvoltage: 150,
        hrslrsratiominimum: 15,
        rhigh: "2x105",
        rlow: "104",
        endurance: "106",
        retention: "??",
        retentionextrapolation: "10y@ 85℃",
        resetenergypj: "??",
        year: 2007,
        citation: "Chen, W-S; Lee, C.; Chao, D-S; Chen, Y-C; Chen, F.; Chen, C.W.; Yen, R.; Chen, M-J; Wang, W.H.; Hsiao, T.C.; Yeh, J.T.; Chiou, S.H.; Liu, M.Y.; Wang, T.C.; Chein, L.L.; Huang, C.; Shih, N.T.; Tu, L.S.; Huang, D.; Yu, T.H.; Kao, M.J.; Tsai, M., \"A Novel Cross-Spacer Phase Change Memory with Ultra-Small Lithography Independent Contact Area,\" Electron Devices Meeting, 2007. IEDM 2007. IEEE International , vol., no., pp.319,322, 10-12 Dec. 2007",
        title: "A Novel Cross-Spacer Phase Change Memory with Ultra-Small Lithography Independent Contact Area",
        comments: "cross-spacer, 2 bit per cell",
        doi: " 10.1109/IEDM.2007.4418935",
        highlights: "x",
        header: "Cross-Spacer IEDM 2007 [28]",
        counter: 28,
        citationheader: "[28] Chen, W-S; Lee, C.; Chao, D-S; Chen, Y-C; Chen, F.; Chen, C.W.; Yen, R.; Chen, M-J; Wang, W.H.; Hsiao, T.C.; Yeh, J.T.; Chiou, S.H.; Liu, M.Y.; Wang, T.C.; Chein, L.L.; Huang, C.; Shih, N.T.; Tu, L.S.; Huang, D.; Yu, T.H.; Kao, M.J.; Tsai, M., \"A Novel Cross-Spacer Phase Change Memory with Ultra-Small Lithography Independent Contact Area,\" Electron Devices Meeting, 2007. IEDM 2007. IEEE International , vol., no., pp.319,322, 10-12 Dec. 2007_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "ISSCC 2008",
        pcmmaterial: "GST 225",
        _2d3dgeometry: "2D (2 bits / cell)",
        structure: "μtrench",
        cellareanm2: 97000,
        heaterpitchnm: "F = 90",
        filmthicknessnm: "??",
        resetpulsewidthns: "??",
        setpulsewidthns: "??",
        thresholdvoltagev: 0.9,
        resetcurrentuaorvoltage: 300,
        setcurrentuaorvoltage: 300,
        hrslrsratiominimum: "4 states  ~20 range total",
        rhigh: "106",
        rlow: "104",
        endurance: "105",
        retention: "1000h@ 125℃",
        retentionextrapolation: "10y@ 85℃",
        resetenergypj: "??",
        year: 2008,
        citation: "Bedeschi, F.; Fackenthal, R.; Resta, C.; Donze, E.M.; Jagasivamani, M.; Buda\, E.; Pellizzer, F.; Chow, D.; Cabrini, A.; Calvi, G.; Faravelli, R.; Fantini, A.; Torelli, G.; Mills, D.; Gastaldi, R.; Casagrande, G., \"A Multi-Level-Cell Bipolar-Selected Phase-Change Memory,\" Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International , vol., no., pp.428,625, 3-7 Feb. 2008",
        title: "A Multi-Level-Cell Bipolar-Selected Phase-Change Memory",
        comments: "Intel/STmicroelectronics 90nm 2 bit/cell PCM",
        doi: " 10.1109/ISSCC.2008.4523240",
        header: "Intel/STmicroelectronics 90nm 2 bit/cell PCM  ISSCC 2008 [29]",
        counter: 29,
        citationheader: "[29] Bedeschi, F.; Fackenthal, R.; Resta, C.; Donze, E.M.; Jagasivamani, M.; Buda\, E.; Pellizzer, F.; Chow, D.; Cabrini, A.; Calvi, G.; Faravelli, R.; Fantini, A.; Torelli, G.; Mills, D.; Gastaldi, R.; Casagrande, G., \"A Multi-Level-Cell Bipolar-Selected Phase-Change Memory,\" Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International , vol., no., pp.428,625, 3-7 Feb. 2008_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "IEDM 2008",
        pcmmaterial: "??",
        _2d3dgeometry: "2D",
        structure: "Dash Confined",
        cellareanm2: 10000,
        heaterpitchnm: 7.5,
        filmthicknessnm: "??",
        resetpulsewidthns: "??",
        setpulsewidthns: 50,
        thresholdvoltagev: 0.65,
        resetcurrentuaorvoltage: 160,
        setcurrentuaorvoltage: "??",
        hrslrsratiominimum: 10,
        rhigh: "??",
        rlow: "??",
        endurance: "2x1010",
        retention: "??",
        retentionextrapolation: "10y@ 125℃",
        resetenergypj: "??",
        year: 2008,
        citation: "Im, D.H.; Lee, J.I.; Cho, S.L.; An, H.G.; Kim, D.H.; Kim, I.S.; Park, H.; Ahn, D.H.; Horii, H.; Park, S.O.; Chung, U-in; Moon, J.T., \"A unified 7.5nm dash-type confined cell for high performance PRAM device,\" Electron Devices Meeting, 2008. IEDM 2008. IEEE International , vol., no., pp.1,4, 15-17 Dec. 2008",
        title: "A unified 7.5nm dash-type confined cell for high performance PRAM device",
        comments: "Confined cell, 7.5 nm",
        doi: " 10.1109/IEDM.2008.4796654",
        highlights: "x",
        header: "7.5 nm Dash Cell IEDM 2008 [30]",
        counter: 30,
        citationheader: "[30] Im, D.H.; Lee, J.I.; Cho, S.L.; An, H.G.; Kim, D.H.; Kim, I.S.; Park, H.; Ahn, D.H.; Horii, H.; Park, S.O.; Chung, U-in; Moon, J.T., \"A unified 7.5nm dash-type confined cell for high performance PRAM device,\" Electron Devices Meeting, 2008. IEDM 2008. IEEE International , vol., no., pp.1,4, 15-17 Dec. 2008_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "IEDM 2008",
        pcmmaterial: "GST 225",
        _2d3dgeometry: "2D",
        structure: "Mushroom",
        cellareanm2: "??",
        heaterpitchnm: "F = 180",
        filmthicknessnm: "??",
        resetpulsewidthns: "??",
        setpulsewidthns: "??",
        thresholdvoltagev: 1.1,
        resetcurrentuaorvoltage: "??",
        setcurrentuaorvoltage: "??",
        hrslrsratiominimum: 200,
        rhigh: "3x106",
        rlow: "104",
        endurance: "105",
        retention: "10h@ 130℃",
        retentionextrapolation: "10y@ 80℃",
        resetenergypj: "??",
        year: 2008,
        citation: "Shih, Y-H; Wu, J.Y.; Rajendran, B.; Lee, M.H.; Cheek, R.; Lamorey, M.; Breitwisch, M.; Zhu, Y.; Lai, E.K.; Chen, C.F.; Stinzianni, E.; Schrott, A.; Joseph, E.; Dasaka, R.; Raoux, S.; Lung, H. -L; Lam, C., \"Mechanisms of retention loss in Ge2Sb2Te5-based Phase-Change Memory,\" Electron Devices Meeting, 2008. IEDM 2008. IEEE International , vol., no., pp.1,4, 15-17 Dec. 2008",
        title: "Mechanisms of retention loss in Ge2Sb2Te5-based Phase-Change Memory",
        comments: "Retention/Annealing Thermal study, anneal @ 150C",
        doi: " 10.1109/IEDM.2008.4796653",
        header: "Memory Loss IEDM 2008 [31]",
        counter: 31,
        citationheader: "[31] Shih, Y-H; Wu, J.Y.; Rajendran, B.; Lee, M.H.; Cheek, R.; Lamorey, M.; Breitwisch, M.; Zhu, Y.; Lai, E.K.; Chen, C.F.; Stinzianni, E.; Schrott, A.; Joseph, E.; Dasaka, R.; Raoux, S.; Lung, H. -L; Lam, C., \"Mechanisms of retention loss in Ge2Sb2Te5-based Phase-Change Memory,\" Electron Devices Meeting, 2008. IEDM 2008. IEEE International , vol., no., pp.1,4, 15-17 Dec. 2008_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "VLSIT 2009",
        pcmmaterial: "??",
        _2d3dgeometry: "2D",
        structure: "Multi-confined",
        cellareanm2: 250,
        heaterpitchnm: "4.5, 8, 9.5",
        filmthicknessnm: "??",
        resetpulsewidthns: 100,
        setpulsewidthns: 200,
        thresholdvoltagev: "??",
        resetcurrentuaorvoltage: 650,
        setcurrentuaorvoltage: 650,
        hrslrsratiominimum: 50,
        rhigh: "5x105",
        rlow: "104",
        endurance: "2x105",
        retention: "??",
        retentionextrapolation: "??",
        resetenergypj: "??",
        year: 2009,
        citation: "Oh, G.H.; Park, Y.L.; Lee, J.I.; Im, D.H.; Bae, J.S.; Kim, D.H.; Ahn, D.H.; Horii, H.; Park, S.O.; Yoon, H.S.; Park, I.S.; Ko, Y.S.; Chung, U-in; Moon, J.T., \"Parallel multi-confined (PMC) cell technology for high density MLC PRAM,\" VLSI Technology, 2009 Symposium on , vol., no., pp.220,221, 16-18 June 2009",
        title: "Parallel multi-confined (PMC) cell technology for high density MLC PRAM",
        comments: "Three Dash cells for each device, 4 states available",
        highlights: "x",
        header: "Multi-confined Cell VLSIT 2009 [32]",
        counter: 32,
        citationheader: "[32] Oh, G.H.; Park, Y.L.; Lee, J.I.; Im, D.H.; Bae, J.S.; Kim, D.H.; Ahn, D.H.; Horii, H.; Park, S.O.; Yoon, H.S.; Park, I.S.; Ko, Y.S.; Chung, U-in; Moon, J.T., \"Parallel multi-confined (PMC) cell technology for high density MLC PRAM,\" VLSI Technology, 2009 Symposium on , vol., no., pp.220,221, 16-18 June 2009_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "IEDM 2009",
        pcmmaterial: "GST 225",
        _2d3dgeometry: "2D",
        structure: "Confined",
        cellareanm2: 290000,
        heaterpitchnm: "F = 90",
        filmthicknessnm: "??",
        resetpulsewidthns: 100,
        setpulsewidthns: 300,
        thresholdvoltagev: "??",
        resetcurrentuaorvoltage: 400,
        setcurrentuaorvoltage: "??",
        hrslrsratiominimum: 500,
        rhigh: "4x106",
        rlow: "7x103",
        endurance: "106",
        retention: "??",
        retentionextrapolation: "10y@ 85℃",
        resetenergypj: "??",
        year: 2009,
        citation: "Annunziata, R.; Zuliani, P.; Borghi, M.; De Sandre, G.; Scotti, L.; Prelini, C.; Tosi, M.; Tortorelli, I.; Pellizzer, F., \"Phase Change Memory technology for embedded non volatile memory applications for 90nm and beyond,\" Electron Devices Meeting (IEDM), 2009 IEEE International , vol., no., pp.1,4, 7-9 Dec. 2009",
        title: "Phase Change Memory technology for embedded non volatile memory applications for 90nm and beyond",
        comments: "Embedded PRAM, Mbit array, MOSFET selector",
        doi: " 10.1109/IEDM.2009.5424413",
        header: "Embedded PRAM IEDM 2009 [33]",
        counter: 33,
        citationheader: "[33] Annunziata, R.; Zuliani, P.; Borghi, M.; De Sandre, G.; Scotti, L.; Prelini, C.; Tosi, M.; Tortorelli, I.; Pellizzer, F., \"Phase Change Memory technology for embedded non volatile memory applications for 90nm and beyond,\" Electron Devices Meeting (IEDM), 2009 IEEE International , vol., no., pp.1,4, 7-9 Dec. 2009_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "IEDM 2009",
        pcmmaterial: "GST 225",
        _2d3dgeometry: "2D",
        structure: "Confined",
        cellareanm2: 15000,
        heaterpitchnm: "F = 45",
        filmthicknessnm: "??",
        resetpulsewidthns: "??",
        setpulsewidthns: "??",
        thresholdvoltagev: "??",
        resetcurrentuaorvoltage: 200,
        setcurrentuaorvoltage: 100,
        hrslrsratiominimum: 40,
        rhigh: "8x105",
        rlow: "2x104",
        endurance: "108",
        retention: "1h@ 160℃",
        retentionextrapolation: "10y@ 85℃",
        resetenergypj: "??",
        year: 2009,
        citation: "Servalli, G., \"A 45nm generation Phase Change Memory technology,\" Electron Devices Meeting (IEDM), 2009 IEEE International , vol., no., pp.1,4, 7-9 Dec. 2009",
        title: "A 45nm generation Phase Change Memory technology",
        comments: "1Gb array, BJT selector",
        doi: " 10.1109/IEDM.2009.5424409",
        header: "1Gb array, BJT Selector IEDM 2009 [34]",
        counter: 34,
        citationheader: "[34] Servalli, G., \"A 45nm generation Phase Change Memory technology,\" Electron Devices Meeting (IEDM), 2009 IEEE International , vol., no., pp.1,4, 7-9 Dec. 2009_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "ISSCC 2010",
        pcmmaterial: "GST",
        _2d3dgeometry: "2D",
        structure: "??",
        cellareanm2: 290000,
        heaterpitchnm: "F = 90",
        filmthicknessnm: "??",
        resetpulsewidthns: 100,
        setpulsewidthns: 300,
        thresholdvoltagev: "??",
        resetcurrentuaorvoltage: "V = 2.8 V",
        setcurrentuaorvoltage: "V = 2.8 V",
        hrslrsratiominimum: 20,
        rhigh: "106",
        rlow: "5x104",
        endurance: "106",
        retention: "??",
        retentionextrapolation: "10y@ 100℃",
        resetenergypj: "??",
        year: 2010,
        citation: "De Sandre, G.; Bettini, L.; Pirola, A.; Marmonier, L.; Pasotti, M.; Borghi, M.; Mattavelli, P.; Zuliani, P.; Scotti, L.; Mastracchio, G.; Bedeschi, F.; Gastaldi, R.; Bez, R., \"A 90nm 4Mb embedded phase-change memory with 1.2V 12ns read access time and 1MB/s write throughput,\" Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2010 IEEE International , vol., no., pp.268,269, 7-11 Feb. 2010",
        title: "A 90nm 4Mb embedded phase-change memory with 1.2V 12ns read access time and 1MB/s write throughput",
        comments: "36F^2 for computational memory",
        doi: " 10.1109/ISSCC.2010.5433911",
        header: "Computational Memory ISSCC 2010 [35]",
        counter: 35,
        citationheader: "[35] De Sandre, G.; Bettini, L.; Pirola, A.; Marmonier, L.; Pasotti, M.; Borghi, M.; Mattavelli, P.; Zuliani, P.; Scotti, L.; Mastracchio, G.; Bedeschi, F.; Gastaldi, R.; Bez, R., \"A 90nm 4Mb embedded phase-change memory with 1.2V 12ns read access time and 1MB/s write throughput,\" Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2010 IEEE International , vol., no., pp.268,269, 7-11 Feb. 2010_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "VLSIT 2010",
        pcmmaterial: "GST (Higher Sb content)",
        _2d3dgeometry: "2D",
        structure: "Dash Confined",
        cellareanm2: 1160,
        heaterpitchnm: "D = 17 x 7.5, F = 20",
        filmthicknessnm: 0.9,
        resetpulsewidthns: 30,
        setpulsewidthns: 30,
        thresholdvoltagev: "??",
        resetcurrentuaorvoltage: "??",
        setcurrentuaorvoltage: "??",
        hrslrsratiominimum: 50,
        rhigh: "??",
        rlow: "??",
        endurance: "2x1011",
        retention: "??",
        retentionextrapolation: "4.5y@ 85℃",
        resetenergypj: 45,
        year: 2010,
        citation: "Kim, I.S.; Cho, S.L.; Im, D.H.; Cho, E.H.; Kim, D.H.; Oh, G.H.; Ahn, D.H.; Park, S.O.; Nam, S.W.; Moon, J.T.; Chung, C.H., \"High performance PRAM cell scalable to sub-20nm technology with below 4F2 cell size, extendable to DRAM applications,\" VLSI Technology (VLSIT), 2010 Symposium on , vol., no., pp.203,204, 15-17 June 2010",
        title: "High performance PRAM cell scalable to sub-20nm technology with below 4F2 cell size, extendable to DRAM applications",
        comments: "4.5E-11J switching power",
        doi: " 10.1109/VLSIT.2010.5556228",
        highlights: "x",
        header: "Samsung 7.5 x 17 nm Dash Confined Cell VLSIT 2010 [36]",
        counter: 36,
        citationheader: "[36] Kim, I.S.; Cho, S.L.; Im, D.H.; Cho, E.H.; Kim, D.H.; Oh, G.H.; Ahn, D.H.; Park, S.O.; Nam, S.W.; Moon, J.T.; Chung, C.H., \"High performance PRAM cell scalable to sub-20nm technology with below 4F2 cell size, extendable to DRAM applications,\" VLSI Technology (VLSIT), 2010 Symposium on , vol., no., pp.203,204, 15-17 June 2010_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "IEDM 2010",
        pcmmaterial: "GeTe  (N-doped)",
        _2d3dgeometry: "2D",
        structure: "Mushroom",
        cellareanm2: "??",
        heaterpitchnm: 300,
        filmthicknessnm: 100,
        resetpulsewidthns: 100,
        setpulsewidthns: 100,
        thresholdvoltagev: 1,
        resetcurrentuaorvoltage: 20000,
        setcurrentuaorvoltage: 10000,
        hrslrsratiominimum: 200,
        rhigh: "105",
        rlow: "4x102",
        endurance: "??",
        retention: "100000s@ 200℃",
        retentionextrapolation: "10y@ 154℃",
        resetenergypj: "??",
        year: 2010,
        citation: "Fantini, A.; Sousa, V.; Perniola, L.; Gourvest, E.; Bastien, J. -C; Maitrejean, S.; Braga, S.; Pashkov, N.; Bastard, A.; Hyot, B.; Roule, A.; Persico, A.; Feldis, H.; Jahan, C.; Nodin, J-F; Blachier, D.; Toffoli, A.; Reimbold, G.; Fillot, F.; Pierre, F.; Annunziata, R.; Benshael, D.; Mazoyer, P.; Vallée, C.; Billon, T.; Hazart, J.; De Salvo, B.; Boulanger, F., \"N-doped GeTe as performance booster for embedded Phase-Change Memories,\" Electron Devices Meeting (IEDM), 2010 IEEE International , vol., no., pp.29.1.1,29.1.4, 6-8 Dec. 2010",
        title: "N-doped GeTe as performance booster for embedded Phase-Change Memories",
        doi: " 10.1109/IEDM.2010.5703441",
        header: "N-doped GeTe IEDM 2010 [37]",
        counter: 37,
        citationheader: "[37] Fantini, A.; Sousa, V.; Perniola, L.; Gourvest, E.; Bastien, J. -C; Maitrejean, S.; Braga, S.; Pashkov, N.; Bastard, A.; Hyot, B.; Roule, A.; Persico, A.; Feldis, H.; Jahan, C.; Nodin, J-F; Blachier, D.; Toffoli, A.; Reimbold, G.; Fillot, F.; Pierre, F.; Annunziata, R.; Benshael, D.; Mazoyer, P.; Vallée, C.; Billon, T.; Hazart, J.; De Salvo, B.; Boulanger, F., \"N-doped GeTe as performance booster for embedded Phase-Change Memories,\" Electron Devices Meeting (IEDM), 2010 IEEE International , vol., no., pp.29.1.1,29.1.4, 6-8 Dec. 2010_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "IEDM 2010",
        pcmmaterial: "Doped Sb2Te",
        _2d3dgeometry: "2D",
        structure: "Line",
        cellareanm2: 200000,
        heaterpitchnm: "F = 65",
        filmthicknessnm: "??",
        resetpulsewidthns: "??",
        setpulsewidthns: "??",
        thresholdvoltagev: 1.5,
        resetcurrentuaorvoltage: 400,
        setcurrentuaorvoltage: "??",
        hrslrsratiominimum: 100,
        rhigh: "106",
        rlow: "104",
        endurance: "109",
        retention: "??",
        retentionextrapolation: "10y@ 55℃",
        resetenergypj: "??",
        year: 2010,
        citation: "Attenborough, K.; Hurkx, G.A.M.; Delhougne, R.; Perez, J.; Wang, M.T.; Ong, T.C.; Luan Tran; Roy, D.; Gravesteijn, D.J.; van Duuren, M.J., \"Phase change memory line concept for embedded memory applications,\" Electron Devices Meeting (IEDM), 2010 IEEE International , vol., no., pp.29.2.1,29.2.4, 6-8 Dec. 2010",
        title: "Phase change memory line concept for embedded memory applications",
        comments: "embedded w/ CMOS",
        doi: " 10.1109/IEDM.2010.5703442",
        highlights: "x",
        header: "Embedded w/ CMOS IEDM 2010 [38]",
        counter: 38,
        citationheader: "[38] Attenborough, K.; Hurkx, G.A.M.; Delhougne, R.; Perez, J.; Wang, M.T.; Ong, T.C.; Luan Tran; Roy, D.; Gravesteijn, D.J.; van Duuren, M.J., \"Phase change memory line concept for embedded memory applications,\" Electron Devices Meeting (IEDM), 2010 IEEE International , vol., no., pp.29.2.1,29.2.4, 6-8 Dec. 2010_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "VLSIT 2011",
        pcmmaterial: "??",
        _2d3dgeometry: "2D",
        structure: "Transistor Chain",
        cellareanm2: "??",
        heaterpitchnm: "40 (gate pitch)",
        filmthicknessnm: "??",
        resetpulsewidthns: 30,
        setpulsewidthns: "??",
        thresholdvoltagev: "??",
        resetcurrentuaorvoltage: 45,
        setcurrentuaorvoltage: "??",
        hrslrsratiominimum: "??",
        rhigh: "??",
        rlow: "??",
        endurance: 100,
        retention: "24h@ 110℃",
        retentionextrapolation: "??",
        resetenergypj: "??",
        year: 2011,
        citation: "Sasago, Y.; Kinoshita, M.; Minemura, H.; Anzai, Y.; Tai, M.; Kurotsuchi, K.; Morita, S.; Takahashi, T.; Takahama, T.; Morimoto, T.; Mine, T.; Shima, A.; Kobayashi, T., \"Phase-change memory driven by poly-Si MOS transistor with low cost and high-programming gigabyte-per-second throughput,\" VLSI Technology (VLSIT), 2011 Symposium on , vol., no., pp.96,97, 14-16 June 2011",
        title: "Phase-change memory driven by poly-Si MOS transistor with low cost and high-programming gigabyte-per-second throughput",
        highlights: "x",
        header: "Si Transistor Selector VLSIT 2011 [39]",
        counter: 39,
        citationheader: "[39] Sasago, Y.; Kinoshita, M.; Minemura, H.; Anzai, Y.; Tai, M.; Kurotsuchi, K.; Morita, S.; Takahashi, T.; Takahama, T.; Morimoto, T.; Mine, T.; Shima, A.; Kobayashi, T., \"Phase-change memory driven by poly-Si MOS transistor with low cost and high-programming gigabyte-per-second throughput,\" VLSI Technology (VLSIT), 2011 Symposium on , vol., no., pp.96,97, 14-16 June 2011_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "VLSIT 2011",
        pcmmaterial: "Doped  GST 225",
        _2d3dgeometry: "2D",
        structure: "Mushroom",
        cellareanm2: "??",
        heaterpitchnm: " D = 30-50, F = 90",
        filmthicknessnm: "??",
        resetpulsewidthns: "??",
        setpulsewidthns: 10000,
        thresholdvoltagev: "??",
        resetcurrentuaorvoltage: "300-1000",
        setcurrentuaorvoltage: "??",
        hrslrsratiominimum: 20,
        rhigh: "106",
        rlow: "104",
        endurance: "107",
        retention: "??",
        retentionextrapolation: "??",
        resetenergypj: "??",
        year: 2011,
        citation: "Lung, H. -L; Breitwisch, M.; Wu, J.Y.; Pei-Ying Du; Zhu, Y.; Lee, M-H; Shih, Y-H; Lai, E.K.; Dasaka, R.; Wang, T.Y.; Chen, C.F.; Cheek, R.; Schrott, A.; Joseph, E.; Cheng, H.Y.; Raoux, S.; Lam, C., \"A method to maintain phase-change memory pre-coding data retention after high temperature solder bonding process in embedded systems,\" VLSI Technology (VLSIT), 2011 Symposium on , vol., no., pp.98,99, 14-16 June 2011",
        title: "A method to maintain phase-change memory pre-coding data retention after high temperature solder bonding process in embedded systems",
        header: "IBM High Temperature Stable Data VLSIT 2011 [40]",
        counter: 40,
        citationheader: "[40] Lung, H. -L; Breitwisch, M.; Wu, J.Y.; Pei-Ying Du; Zhu, Y.; Lee, M-H; Shih, Y-H; Lai, E.K.; Dasaka, R.; Wang, T.Y.; Chen, C.F.; Cheek, R.; Schrott, A.; Joseph, E.; Cheng, H.Y.; Raoux, S.; Lam, C., \"A method to maintain phase-change memory pre-coding data retention after high temperature solder bonding process in embedded systems,\" VLSI Technology (VLSIT), 2011 Symposium on , vol., no., pp.98,99, 14-16 June 2011_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "VLSIT 2011",
        pcmmaterial: "GST 225",
        _2d3dgeometry: "2D",
        structure: "Cross-point",
        cellareanm2: 100,
        heaterpitchnm: 1.2,
        filmthicknessnm: 10,
        resetpulsewidthns: 50,
        setpulsewidthns: "??",
        thresholdvoltagev: 12,
        resetcurrentuaorvoltage: 1.4,
        setcurrentuaorvoltage: 0.45,
        hrslrsratiominimum: 10,
        rhigh: "2x107",
        rlow: "1.5x106",
        endurance: 100,
        retention: "??",
        retentionextrapolation: "??",
        resetenergypj: 1.2,
        year: 2011,
        citation: "Jiale Liang; Jeyasingh, R.G.D.; Hong-Yu Chen; Wong, H.-S.P., \"A 1.4µA reset current phase change memory cell with integrated carbon nanotube electrodes for cross-point memory application,\" VLSI Technology (VLSIT), 2011 Symposium on , vol., no., pp.100,101, 14-16 June 2011",
        title: "A 1.4µA reset current phase change memory cell with integrated carbon nanotube electrodes for cross-point memory application",
        comments: "cell area = 4F2",
        highlights: "x",
        header: "CNT Cross-point VLSIT 2011 [41]",
        counter: 41,
        citationheader: "[41] Jiale Liang; Jeyasingh, R.G.D.; Hong-Yu Chen; Wong, H.-S.P., \"A 1.4µA reset current phase change memory cell with integrated carbon nanotube electrodes for cross-point memory application,\" VLSI Technology (VLSIT), 2011 Symposium on , vol., no., pp.100,101, 14-16 June 2011_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "VLSIC 2011",
        pcmmaterial: "GST 225",
        _2d3dgeometry: "2D",
        structure: "Mushroom",
        cellareanm2: 8750000,
        heaterpitchnm: "F = 90",
        filmthicknessnm: "??",
        resetpulsewidthns: 20,
        setpulsewidthns: 200,
        thresholdvoltagev: "??",
        resetcurrentuaorvoltage: "V = 2.5 V",
        setcurrentuaorvoltage: "V = 3 V",
        hrslrsratiominimum: 30,
        rhigh: "3x106",
        rlow: "105",
        endurance: "107",
        retention: "??",
        retentionextrapolation: "??",
        resetenergypj: "??",
        year: 2011,
        citation: "Wen, C.-Y.; Li, J.; Kim, S.; Breitwisch, M.; Lam, C.; Paramesh, J.; Pileggi, L.T., \"A non-volatile look-up table design using PCM (phase-change memory) cells,\" VLSI Circuits (VLSIC), 2011 Symposium on , vol., no., pp.302,303, 15-17 June 2011",
        title: "A non-volatile look-up table design using PCM (phase-change memory) cells",
        comments: "Lookup table based on PCM w/ 90nm IBM tech",
        header: " 90 nm IBM VLSIC 2011 [42]",
        counter: 42,
        citationheader: "[42] Wen, C.-Y.; Li, J.; Kim, S.; Breitwisch, M.; Lam, C.; Paramesh, J.; Pileggi, L.T., \"A non-volatile look-up table design using PCM (phase-change memory) cells,\" VLSI Circuits (VLSIC), 2011 Symposium on , vol., no., pp.302,303, 15-17 June 2011_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "IEDM 2011",
        pcmmaterial: "GST",
        _2d3dgeometry: "2D",
        structure: "Dash Confined",
        cellareanm2: 7000,
        heaterpitchnm: 84,
        filmthicknessnm: "??",
        resetpulsewidthns: 30,
        setpulsewidthns: 30,
        thresholdvoltagev: 1.9,
        resetcurrentuaorvoltage: 200,
        setcurrentuaorvoltage: 80,
        hrslrsratiominimum: 100,
        rhigh: "3x106",
        rlow: "6x104",
        endurance: "108",
        retention: "2000s@ 260℃",
        retentionextrapolation: "10y@ 203℃",
        resetenergypj: "??",
        year: 2011,
        citation: "Lee, S.H.; Park, H.C.; Kim, M.S.; Kim, H.W.; Choi, M.R.; Lee, H.G.; Seo, J.W.; Kim, S.C.; Kim, S.G.; Hong, S.B.; Lee, S.Y.; Lee, J.U.; Kim, Y.S.; Kim, K.S.; Kim, J.I.; Lee, M.Y.; Shin, H.S.; Chae, S.J.; Song, J.H.; Yoon, H.S.; Oh, J.M.; Min, S.K.; Lee, H.M.; Hong, K.R.; Cheong, J.T.; Park, S.N.; Ku, J.C.; Shin, H.S.; Sohn, Y.S.; Park, S.K.; Kim, T.S.; Kim, Y.K.; Park, K.W.; Han, C.S.; Kim, H.W.; Kim, W.; Kim, H.J.; Choi, K.S.; Lee, J.H.; Hong, S.J., \"Highly productive PCRAM technology platform and full chip operation: Based on 4F2 (84nm pitch) cell scheme for 1 Gb and beyond,\" Electron Devices Meeting (IEDM), 2011 IEEE International , vol., no., pp.3.3.1,3.3.4, 5-7 Dec. 2011",
        title: "Highly productive PCRAM technology platform and full chip operation: Based on 4F2 (84nm pitch) cell scheme for 1 Gb and beyond",
        doi: " 10.1109/IEDM.2011.6131480",
        header: "Hynix 4F2 Circuit IEDM 2011 [43]",
        counter: 43,
        citationheader: "[43] Lee, S.H.; Park, H.C.; Kim, M.S.; Kim, H.W.; Choi, M.R.; Lee, H.G.; Seo, J.W.; Kim, S.C.; Kim, S.G.; Hong, S.B.; Lee, S.Y.; Lee, J.U.; Kim, Y.S.; Kim, K.S.; Kim, J.I.; Lee, M.Y.; Shin, H.S.; Chae, S.J.; Song, J.H.; Yoon, H.S.; Oh, J.M.; Min, S.K.; Lee, H.M.; Hong, K.R.; Cheong, J.T.; Park, S.N.; Ku, J.C.; Shin, H.S.; Sohn, Y.S.; Park, S.K.; Kim, T.S.; Kim, Y.K.; Park, K.W.; Han, C.S.; Kim, H.W.; Kim, W.; Kim, H.J.; Choi, K.S.; Lee, J.H.; Hong, S.J., \"Highly productive PCRAM technology platform and full chip operation: Based on 4F2 (84nm pitch) cell scheme for 1 Gb and beyond,\" Electron Devices Meeting (IEDM), 2011 IEEE International , vol., no., pp.3.3.1,3.3.4, 5-7 Dec. 2011_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "IEDM 2011",
        pcmmaterial: "GST (Higher Ge content)",
        _2d3dgeometry: "2D",
        structure: "Mushroom",
        cellareanm2: "??",
        heaterpitchnm: 47,
        filmthicknessnm: 100,
        resetpulsewidthns: 40,
        setpulsewidthns: 300,
        thresholdvoltagev: "??",
        resetcurrentuaorvoltage: 500,
        setcurrentuaorvoltage: "??",
        hrslrsratiominimum: 50,
        rhigh: "3x106",
        rlow: "2x104",
        endurance: "2x107",
        retention: "1h@ 190℃",
        retentionextrapolation: "10y@ 120℃",
        resetenergypj: "??",
        year: 2011,
        citation: "Cheng, H.Y.; Hsu, T.H.; Raoux, S.; Wu, J.Y.; Du, P.Y.; Breitwisch, M.; Zhu, Y.; Lai, E.K.; Joseph, E.; Mittal, S.; Cheek, R.; Schrott, A.; Lai, S. -C; Lung, H. -L; Lam, C., \"A high performance phase change memory with fast switching speed and high temperature retention by engineering the GexSbyTez phase change material,\" Electron Devices Meeting (IEDM), 2011 IEEE International , vol., no., pp.3.4.1,3.4.4, 5-7 Dec. 2011",
        title: "A high performance phase change memory with fast switching speed and high temperature retention by engineering the GexSbyTez phase change material",
        doi: " 10.1109/IEDM.2011.6131481",
        header: "GST Higher Ge Content IEDM 2011 [44]",
        counter: 44,
        citationheader: "[44] Cheng, H.Y.; Hsu, T.H.; Raoux, S.; Wu, J.Y.; Du, P.Y.; Breitwisch, M.; Zhu, Y.; Lai, E.K.; Joseph, E.; Mittal, S.; Cheek, R.; Schrott, A.; Lai, S. -C; Lung, H. -L; Lam, C., \"A high performance phase change memory with fast switching speed and high temperature retention by engineering the GexSbyTez phase change material,\" Electron Devices Meeting (IEDM), 2011 IEEE International , vol., no., pp.3.4.1,3.4.4, 5-7 Dec. 2011_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "Science 2011",
        pcmmaterial: "GST",
        _2d3dgeometry: "2D",
        structure: "nanowire",
        cellareanm2: "??",
        heaterpitchnm: "1 to 6",
        filmthicknessnm: 10,
        resetpulsewidthns: 50,
        setpulsewidthns: 150,
        thresholdvoltagev: 3.5,
        resetcurrentuaorvoltage: 1,
        setcurrentuaorvoltage: 5,
        hrslrsratiominimum: 25,
        rhigh: "5x107",
        rlow: "2x106",
        endurance: "200",
        retention: "??",
        retentionextrapolation: "??",
        resetenergypj: 2.5,
        year: 2011,
        citation: "Xiong, F.; Liao, A.D.;Estrada, D.; Pop, E., \"Low-Power Switching of Phase-Change Materials with Carbon Nanotube Electrodes\", Science 29 April 2011: 332 (6029), 568-570.",
        title: "Low-Power Switching of Phase-Change Materials with Carbon Nanotube Electrodes",
        comments: "CNT Contacts",
        doi: " 10.1126/science.1201938",
        highlights: "x",
        header: "CNT Electrode Science 2011 [45]",
        counter: 45,
        citationheader: "[45] Xiong, F.; Liao, A.D.;Estrada, D.; Pop, E., \"Low-Power Switching of Phase-Change Materials with Carbon Nanotube Electrodes\", Science 29 April 2011: 332 (6029), 568-570._x000D_",
    },
    {
        name: "PCM",
        publicationyear: "VLSIT 2012",
        pcmmaterial: "??",
        _2d3dgeometry: "3D",
        structure: "Transistor Chain",
        cellareanm2: "??",
        filmthicknessnm: 2,
        resetpulsewidthns: "??",
        setpulsewidthns: "??",
        thresholdvoltagev: "??",
        resetcurrentuaorvoltage: "??",
        setcurrentuaorvoltage: "??",
        hrslrsratiominimum: 10,
        rhigh: "??",
        rlow: "??",
        endurance: "106",
        retention: "??",
        retentionextrapolation: "??",
        resetenergypj: "??",
        year: 2012,
        citation: "Kinoshita, M.; Sasago, Y.; Minemura, H.; Anzai, Y.; Tai, M.; Fujisaki, Y.; Kusaba, S.; Morimoto, T.; Takahama, T.; Mine, T.; Shima, A.; Yonamoto, Y.; Kobayashi, T., \"Scalable 3-D vertical chain-cell-type phase-change memory with 4F2 poly-Si diodes,\" VLSI Technology (VLSIT), 2012 Symposium on , vol., no., pp.35,36, 12-14 June 2012",
        title: "Scalable 3-D vertical chain-cell-type phase-change memory with 4F2 poly-Si diodes",
        doi: " 10.1109/VLSIT.2012.6242448",
        highlights: "x",
        header: "3D PCM VLSIT 2012 [46]",
        counter: 46,
        citationheader: "[46] Kinoshita, M.; Sasago, Y.; Minemura, H.; Anzai, Y.; Tai, M.; Fujisaki, Y.; Kusaba, S.; Morimoto, T.; Takahama, T.; Mine, T.; Shima, A.; Yonamoto, Y.; Kobayashi, T., \"Scalable 3-D vertical chain-cell-type phase-change memory with 4F2 poly-Si diodes,\" VLSI Technology (VLSIT), 2012 Symposium on , vol., no., pp.35,36, 12-14 June 2012_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "VLSIT 2012",
        pcmmaterial: "GST",
        _2d3dgeometry: "2D",
        structure: "Mushroom",
        cellareanm2: "??",
        heaterpitchnm: 40,
        filmthicknessnm: 100,
        resetpulsewidthns: 20,
        setpulsewidthns: 200,
        thresholdvoltagev: "1 - 1.2",
        resetcurrentuaorvoltage: "??",
        setcurrentuaorvoltage: "??",
        hrslrsratiominimum: 100,
        rhigh: "106",
        rlow: "2x104",
        endurance: "??",
        retention: "??",
        retentionextrapolation: "??",
        resetenergypj: "??",
        year: 2012,
        citation: "Lin, Y.Y.; Chen, Y.C.; Lee, F.M.; BrightSky, M.; Lung, H. -L; Lam, C., \"A simple new write scheme for low latency operation of phase change memory,\" VLSI Technology (VLSIT), 2012 Symposium on , vol., no., pp.51,52, 12-14 June 2012",
        title: "A simple new write scheme for low latency operation of phase change memory",
        doi: " 10.1109/VLSIT.2012.6242456",
        header: "Drift Acceleration VLSIT 2012 [47]",
        counter: 47,
        citationheader: "[47] Lin, Y.Y.; Chen, Y.C.; Lee, F.M.; BrightSky, M.; Lung, H. -L; Lam, C., \"A simple new write scheme for low latency operation of phase change memory,\" VLSI Technology (VLSIT), 2012 Symposium on , vol., no., pp.51,52, 12-14 June 2012_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "VLSIT 2012",
        pcmmaterial: "GST",
        _2d3dgeometry: "2D",
        structure: "Pore",
        cellareanm2: "??",
        heaterpitchnm: 35,
        filmthicknessnm: "??",
        resetpulsewidthns: "??",
        setpulsewidthns: 5000,
        thresholdvoltagev: "??",
        resetcurrentuaorvoltage: 200,
        setcurrentuaorvoltage: 90,
        hrslrsratiominimum: "??",
        rhigh: "??",
        rlow: "??",
        endurance: "105",
        retention: "??",
        retentionextrapolation: "??",
        resetenergypj: "??",
        year: 2012,
        citation: "Burr, G.W.; Virwani, K.; Shenoy, R.S.; Padilla, A.; BrightSky, M.; Joseph, E.A.; Lofaro, M.; Kellock, A.J.; King, R.S.; Nguyen, K.; Bowers, A.N.; Jurich, M.; Rettner, C.T.; Jackson, B.; Bethune, D.S.; Shelby, R.M.; Topuria, T.; Arellano, N.; Rice, P.M.; Kurdi, B.N.; Gopalakrishnan, K., \"Large-scale (512kbit) integration of multilayer-ready access-devices based on mixed-ionic-electronic-conduction (MIEC) at 100% yield,\" VLSI Technology (VLSIT), 2012 Symposium on , vol., no., pp.41,42, 12-14 June 2012",
        title: "Large-scale (512kbit) integration of multilayer-ready access-devices based on mixed-ionic-electronic-conduction (MIEC) at 100% yield",
        doi: " 10.1109/VLSIT.2012.6242451",
        header: "IBM BEOL Stable Circuit VLSIT 2012 [48]",
        counter: 48,
        citationheader: "[48] Burr, G.W.; Virwani, K.; Shenoy, R.S.; Padilla, A.; BrightSky, M.; Joseph, E.A.; Lofaro, M.; Kellock, A.J.; King, R.S.; Nguyen, K.; Bowers, A.N.; Jurich, M.; Rettner, C.T.; Jackson, B.; Bethune, D.S.; Shelby, R.M.; Topuria, T.; Arellano, N.; Rice, P.M.; Kurdi, B.N.; Gopalakrishnan, K., \"Large-scale (512kbit) integration of multilayer-ready access-devices based on mixed-ionic-electronic-conduction (MIEC) at 100% yield,\" VLSI Technology (VLSIT), 2012 Symposium on , vol., no., pp.41,42, 12-14 June 2012_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "IEDM 2012",
        pcmmaterial: "GST  (C-doped)",
        _2d3dgeometry: "2D",
        structure: "Mushroom",
        cellareanm2: "??",
        heaterpitchnm: 200,
        filmthicknessnm: 100,
        resetpulsewidthns: "??",
        setpulsewidthns: 10000,
        thresholdvoltagev: "??",
        resetcurrentuaorvoltage: 15000,
        setcurrentuaorvoltage: "V = 2.5 V",
        hrslrsratiominimum: 50,
        rhigh: "105",
        rlow: "103",
        endurance: "108",
        retention: "??",
        retentionextrapolation: "??",
        resetenergypj: "??",
        year: 2012,
        citation: "Perniola, L.; Noe, P.; Hubert, Q.; Souiki, S.; Ghezzi, G.; Navarro, G.; Cabrini, A.; Persico, A.; Delaye, V.; Blachier, D.; Barnes, J.-P.; Henaff, E.; Tessaire, M.; Souchier, E.; Roule, A.; Fillot, F.; Ferrand, J.; Fargeix, A.; Hippert, F.; Raty, J.-Y.; Jahan, C.; Sousa, V.; Torelli, G.; Maitrejean, S.; De Salvo, B.; Reimbold, G., \"Ti impact in C-doped phase-change memories compliant to Pb-free soldering reflow,\" Electron Devices Meeting (IEDM), 2012 IEEE International , vol., no., pp.18.7.1,18.7.4, 10-13 Dec. 2012",
        title: "Ti impact in C-doped phase-change memories compliant to Pb-free soldering reflow",
        comments: "C doped, Ti TE",
        doi: " 10.1109/IEDM.2012.6479069",
        header: "BEOL Stable IEDM 2012 [49]",
        counter: 49,
        citationheader: "[49] Perniola, L.; Noe, P.; Hubert, Q.; Souiki, S.; Ghezzi, G.; Navarro, G.; Cabrini, A.; Persico, A.; Delaye, V.; Blachier, D.; Barnes, J.-P.; Henaff, E.; Tessaire, M.; Souchier, E.; Roule, A.; Fillot, F.; Ferrand, J.; Fargeix, A.; Hippert, F.; Raty, J.-Y.; Jahan, C.; Sousa, V.; Torelli, G.; Maitrejean, S.; De Salvo, B.; Reimbold, G., \"Ti impact in C-doped phase-change memories compliant to Pb-free soldering reflow,\" Electron Devices Meeting (IEDM), 2012 IEEE International , vol., no., pp.18.7.1,18.7.4, 10-13 Dec. 2012_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "IEDM 2012",
        pcmmaterial: "GST (Ge & N-doped)",
        _2d3dgeometry: "2D",
        structure: "Mushroom",
        cellareanm2: "??",
        heaterpitchnm: 30,
        filmthicknessnm: 100,
        resetpulsewidthns: "??",
        setpulsewidthns: 160,
        thresholdvoltagev: "??",
        resetcurrentuaorvoltage: 50,
        setcurrentuaorvoltage: "??",
        hrslrsratiominimum: 6,
        rhigh: "4x106",
        rlow: "2x105",
        endurance: "2x107",
        retention: "16h@ 160℃",
        retentionextrapolation: "10y@ 120℃",
        resetenergypj: "??",
        year: 2012,
        citation: "Cheng, H.Y.; Wu, J.Y.; Cheek, R.; Raoux, S.; BrightSky, M.; Garbin, D.; Kim, S.; Hsu, T.H.; Zhu, Y.; Lai, E.K.; Joseph, E.; Schrott, A.; Lai, S.C.; Ray, A.; Lung, H.L.; Lam, C., \"A thermally robust phase change memory by engineering the Ge/N concentration in (Ge, N)xSbyTe z phase change material,\" Electron Devices Meeting (IEDM), 2012 IEEE International , vol., no., pp.31.1.1,31.1.4, 10-13 Dec. 2012",
        title: "A thermally robust phase change memory by engineering the Ge/N concentration in (Ge, N)xSbyTe zphase change material",
        doi: " 10.1109/IEDM.2012.6479141",
        header: "GST Ge and N Doping IEDM 2012 [50]",
        counter: 50,
        citationheader: "[50] Cheng, H.Y.; Wu, J.Y.; Cheek, R.; Raoux, S.; BrightSky, M.; Garbin, D.; Kim, S.; Hsu, T.H.; Zhu, Y.; Lai, E.K.; Joseph, E.; Schrott, A.; Lai, S.C.; Ray, A.; Lung, H.L.; Lam, C., \"A thermally robust phase change memory by engineering the Ge/N concentration in (Ge, N)xSbyTe z phase change material,\" Electron Devices Meeting (IEDM), 2012 IEEE International , vol., no., pp.31.1.1,31.1.4, 10-13 Dec. 2012_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "IEDM 2012",
        pcmmaterial: "GST",
        _2d3dgeometry: "2D",
        structure: "Confined",
        cellareanm2: "??",
        filmthicknessnm: 40,
        resetpulsewidthns: 6,
        setpulsewidthns: 100,
        thresholdvoltagev: 0.5,
        resetcurrentuaorvoltage: "V = 1.7 V",
        setcurrentuaorvoltage: "V = 0.8 V",
        hrslrsratiominimum: 10,
        rhigh: "105",
        rlow: "104",
        endurance: "107",
        retention: "100s@ 190℃",
        retentionextrapolation: "10y@ 100℃",
        resetenergypj: "??",
        year: 2012,
        citation: "Wang, W.J.; Loke, D.; Law, L.T.; Shi, L.P.; Zhao, R.; Li, M.H.; Chen, L.L.; Yang, H.X.; Yeo, Y.C.; Adeyeye, A.O.; Chong, T.C.; Lacaita, A.L., \"Engineering grains of Ge2Sb2Te5 for realizing fast-speed, low-power, and low-drift phase-change memories with further multilevel capabilities,\"Electron Devices Meeting (IEDM), 2012 IEEE International , vol., no., pp.31.3.1,31.3.4, 10-13 Dec. 2012",
        title: "Engineering grains of Ge2Sb2Te5 for realizing fast-speed, low-power, and low-drift phase-change memories with further multilevel capabilities",
        comments: "10 nm grain sizes",
        doi: " 10.1109/IEDM.2012.6479143",
        header: "Grain Size IEDM 2012 [51]",
        counter: 51,
        citationheader: "[51] Wang, W.J.; Loke, D.; Law, L.T.; Shi, L.P.; Zhao, R.; Li, M.H.; Chen, L.L.; Yang, H.X.; Yeo, Y.C.; Adeyeye, A.O.; Chong, T.C.; Lacaita, A.L., \"Engineering grains of Ge2Sb2Te5 for realizing fast-speed, low-power, and low-drift phase-change memories with further multilevel capabilities,\"Electron Devices Meeting (IEDM), 2012 IEEE International , vol., no., pp.31.3.1,31.3.4, 10-13 Dec. 2012_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "IEDM 2012",
        pcmmaterial: "nanocrystal GST",
        _2d3dgeometry: "2D",
        structure: "Mushroom",
        cellareanm2: "??",
        heaterpitchnm: 60,
        filmthicknessnm: 50,
        resetpulsewidthns: 20,
        setpulsewidthns: "??",
        thresholdvoltagev: 2,
        resetcurrentuaorvoltage: 220,
        setcurrentuaorvoltage: "V = 2 V",
        hrslrsratiominimum: 50,
        rhigh: "3x106",
        rlow: "2x104",
        endurance: "107",
        retention: "??",
        retentionextrapolation: "??",
        resetenergypj: "??",
        year: 2012,
        citation: "Morikawa, T.; Akita, K.; Ohyanagi, T.; Kitamura, M.; Kinoshita, M.; Tai, M.; Takaura, N., \"A low power phase change memory using low thermal conductive doped-Ge2Sb2Te 5 with nano-crystalline structure,\" Electron Devices Meeting (IEDM), 2012 IEEE International , vol., no., pp.31.4.1,31.4.4, 10-13 Dec. 2012",
        title: "A low power phase change memory using low thermal conductive doped-Ge2Sb2Te 5 with nano-crystalline structure",
        comments: "nanocrystalline doped GST",
        doi: " 10.1109/IEDM.2012.6479144",
        header: "Nanocrystalline GST IEDM 2012 [52]",
        counter: 52,
        citationheader: "[52] Morikawa, T.; Akita, K.; Ohyanagi, T.; Kitamura, M.; Kinoshita, M.; Tai, M.; Takaura, N., \"A low power phase change memory using low thermal conductive doped-Ge2Sb2Te 5 with nano-crystalline structure,\" Electron Devices Meeting (IEDM), 2012 IEEE International , vol., no., pp.31.4.1,31.4.4, 10-13 Dec. 2012_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "VLSIT 2013",
        pcmmaterial: "GeTe/Sb2Te3  SuperLattice",
        _2d3dgeometry: "2D",
        structure: "Mushroom",
        cellareanm2: "??",
        heaterpitchnm: "??",
        filmthicknessnm: "??",
        resetpulsewidthns: "??",
        setpulsewidthns: "??",
        thresholdvoltagev: "??",
        resetcurrentuaorvoltage: "3.3MA/cm2, 0.46V",
        setcurrentuaorvoltage: "??",
        hrslrsratiominimum: 100,
        rhigh: "105",
        rlow: "103",
        endurance: "106",
        retention: "??",
        retentionextrapolation: "??",
        resetenergypj: "??",
        year: 2013,
        citation: "Takaura, N.; Ohyanagi, T.; Kitamura, M.; Tai, M.; Kinoshita, M.; Akita, K.; Morikawa, T.; Kato, S.; Araidai, M.; Kamiya, K.; Yamamoto, T.; Shiraishi, K., \"Charge injection Super-lattice Phase Change Memory for low power and high density storage device applications,\" VLSI Technology (VLSIT), 2013 Symposium on , vol., no., pp.T130,T131, 11-13 June 2013",
        title: "Charge injection Super-lattice Phase Change Memory for low power and high density storage device applications",
        highlights: "x",
        header: "Superlattice VLSIT 2013 [53]",
        counter: 53,
        citationheader: "[53] Takaura, N.; Ohyanagi, T.; Kitamura, M.; Tai, M.; Kinoshita, M.; Akita, K.; Morikawa, T.; Kato, S.; Araidai, M.; Kamiya, K.; Yamamoto, T.; Shiraishi, K., \"Charge injection Super-lattice Phase Change Memory for low power and high density storage device applications,\" VLSI Technology (VLSIT), 2013 Symposium on , vol., no., pp.T130,T131, 11-13 June 2013_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "VLSIT 2013",
        pcmmaterial: "PVD GST",
        _2d3dgeometry: "2D",
        structure: "Confined",
        cellareanm2: 800,
        heaterpitchnm: "??",
        filmthicknessnm: 15,
        resetpulsewidthns: "??",
        setpulsewidthns: 200,
        thresholdvoltagev: "??",
        resetcurrentuaorvoltage: 100,
        setcurrentuaorvoltage: "??",
        hrslrsratiominimum: 10,
        rhigh: "106",
        rlow: "5x104",
        endurance: "108",
        retention: "??",
        retentionextrapolation: "??",
        resetenergypj: "??",
        year: 2013,
        citation: "Lai, S.C.; Kim, S.; BrightSky, M.; Zhu, Y.; Joseph, E.; Bruce, R.; Cheng, H.Y.; Ray, A.; Raoux, S.; Wu, J.Y.; Wang, T.Y.; Cortes, N.S.; Lin, C.M.; Lin, Y.Y.; Cheek, R.; Lai, E.K.; Lee, M.H.; Lung, H.L.; Lam, C., \"A scalable volume-confined phase change memory using physical vapor deposition,\" VLSI Technology (VLSIT), 2013 Symposium on , vol., no., pp.T132,T133, 11-13 June 2013",
        title: "A scalable volume-confined phase change memory using physical vapor deposition",
        header: "PVD GST VLSIT 2013 [54]",
        counter: 54,
        citationheader: "[54] Lai, S.C.; Kim, S.; BrightSky, M.; Zhu, Y.; Joseph, E.; Bruce, R.; Cheng, H.Y.; Ray, A.; Raoux, S.; Wu, J.Y.; Wang, T.Y.; Cortes, N.S.; Lin, C.M.; Lin, Y.Y.; Cheek, R.; Lai, E.K.; Lee, M.H.; Lung, H.L.; Lam, C., \"A scalable volume-confined phase change memory using physical vapor deposition,\" VLSI Technology (VLSIT), 2013 Symposium on , vol., no., pp.T132,T133, 11-13 June 2013_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "IEDM 2013",
        pcmmaterial: "Sputtered GST",
        _2d3dgeometry: "2D",
        structure: "Mushroom",
        cellareanm2: "??",
        heaterpitchnm: 40,
        filmthicknessnm: 80,
        resetpulsewidthns: 20,
        setpulsewidthns: 20,
        thresholdvoltagev: "??",
        resetcurrentuaorvoltage: 150,
        setcurrentuaorvoltage: "V = 1 V",
        hrslrsratiominimum: 20,
        rhigh: "3x107",
        rlow: "2x105",
        endurance: "109",
        retention: "??",
        retentionextrapolation: "20y@ 55℃",
        resetenergypj: "??",
        year: 2013,
        citation: "Cheng, H.Y.; BrightSky, M.; Raoux, S.; Chen, C.F.; Du, P.Y.; Wu, J.Y.; Lin, Y.Y.; Hsu, T.H.; Zhu, Y.; Kim, S.; Lin, C.M.; Ray, A.; Lung, H.L.; Lam, C., \"Atomic-level engineering of phase change material for novel fast-switching and high-endurance PCM for storage class memory application,\" Electron Devices Meeting (IEDM), 2013 IEEE International , vol., no., pp.30.6.1,30.6.4, 9-11 Dec. 2013",
        title: "Atomic-level engineering of phase change material for novel fast-switching and high-endurance PCM for storage class memory application",
        comments: "SCM new material with better SCM performance",
        doi: " 10.1109/IEDM.2013.6724726",
        header: "Reactive Sputtering + Doping IEDM 2013 [55]",
        counter: 55,
        citationheader: "[55] Cheng, H.Y.; BrightSky, M.; Raoux, S.; Chen, C.F.; Du, P.Y.; Wu, J.Y.; Lin, Y.Y.; Hsu, T.H.; Zhu, Y.; Kim, S.; Lin, C.M.; Ray, A.; Lung, H.L.; Lam, C., \"Atomic-level engineering of phase change material for novel fast-switching and high-endurance PCM for storage class memory application,\" Electron Devices Meeting (IEDM), 2013 IEEE International , vol., no., pp.30.6.1,30.6.4, 9-11 Dec. 2013_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "IEDM 2013",
        pcmmaterial: "GeTe/Sb2Te3  SuperLattice",
        _2d3dgeometry: "2D",
        structure: "Mushroom",
        cellareanm2: "??",
        heaterpitchnm: 50,
        filmthicknessnm: 40,
        resetpulsewidthns: "??",
        setpulsewidthns: 10,
        thresholdvoltagev: "??",
        resetcurrentuaorvoltage: "70 (@on/off=10)",
        setcurrentuaorvoltage: "V = 1.25 V",
        hrslrsratiominimum: 100,
        rhigh: "2x106",
        rlow: "3x103",
        endurance: "108",
        retention: "??",
        retentionextrapolation: "??",
        resetenergypj: "??",
        year: 2013,
        citation: "Ohyanagi, T.; Takaura, N.; Tai, M.; Kitamura, M.; Kinoshita, M.; Akita, K.; Morikawa, T.; Kato, S.; Araidai, M.; Kamiya, K.; Yamamoto, T.; Shiraishi, K., \"Charge-injection phase change memory with high-quality GeTe/Sb2Te3 superlattice featuring 70-μA RESET, 10-ns SET and 100M endurance cycles operations,\" Electron Devices Meeting (IEDM), 2013 IEEE International , vol., no., pp.30.5.1,30.5.4, 9-11 Dec. 2013",
        title: "Charge-injection phase change memory with high-quality GeTe/Sb2Te3 superlattice featuring 70-μA RESET, 10-ns SET and 100M endurance cycles operations",
        comments: "GeTe/Sb2Te3 [1nm/4nm] Superlattice sample HQ2",
        doi: " 10.1109/IEDM.2013.6724725",
        highlights: "x",
        header: "Superlattice2 IEDM 2013 [56]",
        counter: 56,
        citationheader: "[56] Ohyanagi, T.; Takaura, N.; Tai, M.; Kitamura, M.; Kinoshita, M.; Akita, K.; Morikawa, T.; Kato, S.; Araidai, M.; Kamiya, K.; Yamamoto, T.; Shiraishi, K., \"Charge-injection phase change memory with high-quality GeTe/Sb2Te3 superlattice featuring 70-μA RESET, 10-ns SET and 100M endurance cycles operations,\" Electron Devices Meeting (IEDM), 2013 IEEE International , vol., no., pp.30.5.1,30.5.4, 9-11 Dec. 2013_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "Nanoletters 2013",
        pcmmaterial: "GST 225",
        _2d3dgeometry: "2D",
        structure: "nanowire",
        cellareanm2: 2.3,
        heaterpitchnm: 1.7,
        filmthicknessnm: 10,
        resetpulsewidthns: 30,
        setpulsewidthns: 30,
        thresholdvoltagev: 3.2,
        resetcurrentuaorvoltage: 1.6,
        setcurrentuaorvoltage: 0.1,
        hrslrsratiominimum: 1000,
        rhigh: "2.5x109",
        rlow: "1.3x106",
        endurance: "105",
        retention: "??",
        retentionextrapolation: "??",
        resetenergypj: 0.08,
        year: 2013,
        citation: "Xiong, F.; Bae, M.-H.; Dai, Y.; Liao, A.D.; Behnam, A.; Carrion, E.A.; Hong, S.; Ielmini, D.; Pop, E., \"Self-Aligned Nanotube–Nanowire Phase Change Memory,\" Nano Letters 2013 13 (2), 464-469.",
        title: "Self-Aligned Nanotube–Nanowire Phase Change Memory",
        comments: "Sel aligned CNT + GST nanowire",
        doi: " 10.1021/nl3038097",
        highlights: "x",
        header: "Nanotube-Nanowire Nanoletters 2013 [57]",
        counter: 57,
        citationheader: "[57] Xiong, F.; Bae, M.-H.; Dai, Y.; Liao, A.D.; Behnam, A.; Carrion, E.A.; Hong, S.; Ielmini, D.; Pop, E., \"Self-Aligned Nanotube–Nanowire Phase Change Memory,\" Nano Letters 2013 13 (2), 464-469._x000D_",
    },
    {
        name: "PCM",
        publicationyear: "VLSIT 2014",
        pcmmaterial: "Doped  GST 225",
        _2d3dgeometry: "2D",
        structure: "Mushroom",
        cellareanm2: "??",
        heaterpitchnm: "F = 90",
        filmthicknessnm: "??",
        resetpulsewidthns: "??",
        setpulsewidthns: "20-30",
        thresholdvoltagev: "??",
        resetcurrentuaorvoltage: "??",
        setcurrentuaorvoltage: 60,
        hrslrsratiominimum: 100,
        rhigh: "107",
        rlow: "105",
        endurance: "109",
        retention: "0.5h@ 150℃",
        retentionextrapolation: "1000h@ 85℃",
        resetenergypj: "??",
        year: 2014,
        citation: "Lung, H.L.; BrightSky, M.; Chien, W.C.; Wu, J.Y.; Kim, S.; Kim, W.; Cheng, H.Y.; Zhu, Y.; Wang, T.Y.; Cheek, R.; Bruce, R.; Lam, C., \"Towards the integration of both ROM and RAM functions phase change memory cells on a single die for system-on-chip (SOC) applications,\" VLSI Technology (VLSI-Technology): Digest of Technical Papers, 2014 Symposium on , vol., no., pp.1,2, 9-12 June 2014",
        title: "Towards the integration of both ROM and RAM functions phase change memory cells on a single die for system-on-chip (SOC) applications",
        doi: " 10.1109/VLSIT.2014.6894383",
        header: "Integration of ROM and RAM with PCM VLSIT 2014 [58]",
        counter: 58,
        citationheader: "[58] Lung, H.L.; BrightSky, M.; Chien, W.C.; Wu, J.Y.; Kim, S.; Kim, W.; Cheng, H.Y.; Zhu, Y.; Wang, T.Y.; Cheek, R.; Bruce, R.; Lam, C., \"Towards the integration of both ROM and RAM functions phase change memory cells on a single die for system-on-chip (SOC) applications,\" VLSI Technology (VLSI-Technology): Digest of Technical Papers, 2014 Symposium on , vol., no., pp.1,2, 9-12 June 2014_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "VLSIT 2014",
        pcmmaterial: "GST 225",
        _2d3dgeometry: "2D",
        structure: "Cross-point",
        cellareanm2: 100,
        heaterpitchnm: "??",
        filmthicknessnm: 10,
        resetpulsewidthns: 50,
        setpulsewidthns: "??",
        thresholdvoltagev: 6,
        resetcurrentuaorvoltage: 1,
        setcurrentuaorvoltage: "V = 3.7",
        hrslrsratiominimum: 100,
        rhigh: "108",
        rlow: "2x103",
        endurance: 100,
        retention: "??",
        retentionextrapolation: "??",
        resetenergypj: "??",
        year: 2014,
        citation: "Chiyui Ahn; Zizhen Jiang; Chi-Shuen Lee; Hong-Yu Chen; Jiale Liang; Liyanage, L.S.; Wong, H.-S.P., \"A 1TnR array architecture using a one-dimensional selection device,\" VLSI Technology (VLSI-Technology): Digest of Technical Papers, 2014 Symposium on , vol., no., pp.1,2, 9-12 June 2014",
        title: "A 1TnR array architecture using a one-dimensional selection device",
        comments: "cell area = 4F2",
        doi: " 10.1109/VLSIT.2014.6894404",
        highlights: "x",
        header: "CNT Arrays VLSIT 2014 [59]",
        counter: 59,
        citationheader: "[59] Chiyui Ahn; Zizhen Jiang; Chi-Shuen Lee; Hong-Yu Chen; Jiale Liang; Liyanage, L.S.; Wong, H.-S.P., \"A 1TnR array architecture using a one-dimensional selection device,\" VLSI Technology (VLSI-Technology): Digest of Technical Papers, 2014 Symposium on , vol., no., pp.1,2, 9-12 June 2014_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "VLSIT 2014",
        pcmmaterial: "GeTe/Sb2Te3  SuperLattice",
        _2d3dgeometry: "2D",
        structure: "Pillar",
        cellareanm2: "??",
        heaterpitchnm: 100,
        filmthicknessnm: 40,
        resetpulsewidthns: 100,
        setpulsewidthns: 100,
        thresholdvoltagev: "??",
        resetcurrentuaorvoltage: "??",
        setcurrentuaorvoltage: "??",
        hrslrsratiominimum: 100,
        rhigh: "106",
        rlow: "103",
        endurance: "??",
        retention: "1000s@ 200℃",
        retentionextrapolation: "??",
        resetenergypj: "??",
        year: 2014,
        citation: "Tai, M.; Ohyanagi, T.; Kinoshita, M.; Morikawa, T.; Akita, K.; Kato, S.; Shirakawa, H.; Araidai, M.; Shiraishi, K.; Takaura, N., \"1T-1R pillar-type topological-switching random access memory (TRAM) and data retention of GeTe/Sb2Te3 super-lattice films,\" VLSI Technology (VLSI-Technology): Digest of Technical Papers, 2014 Symposium on , vol., no., pp.1,2, 9-12 June 2014",
        title: "1T-1R pillar-type topological-switching random access memory (TRAM) and data retention of GeTe/Sb2Te3 super-lattice films",
        doi: " 10.1109/VLSIT.2014.6894436",
        highlights: "x",
        header: "Superlattice Pillar Cell VLSIT 2014 [60]",
        counter: 60,
        citationheader: "[60] Tai, M.; Ohyanagi, T.; Kinoshita, M.; Morikawa, T.; Akita, K.; Kato, S.; Shirakawa, H.; Araidai, M.; Shiraishi, K.; Takaura, N., \"1T-1R pillar-type topological-switching random access memory (TRAM) and data retention of GeTe/Sb2Te3 super-lattice films,\" VLSI Technology (VLSI-Technology): Digest of Technical Papers, 2014 Symposium on , vol., no., pp.1,2, 9-12 June 2014_x000D_",
    },
    {
        name: "PCM",
        publicationyear: "IEDM 2014",
        pcmmaterial: "GST 225",
        _2d3dgeometry: "2D",
        structure: "Self-Heating Wall",
        cellareanm2: 540,
        heaterpitchnm: "D = 9 x 60",
        filmthicknessnm: 60,
        resetpulsewidthns: "??",
        setpulsewidthns: "??",
        thresholdvoltagev: "??",
        resetcurrentuaorvoltage: 750,
        setcurrentuaorvoltage: "??",
        hrslrsratiominimum: "??",
        rhigh: "2x107",
        rlow: "4x103",
        endurance: "??",
        retention: "??",
        retentionextrapolation: "??",
        resetenergypj: "??",
        year: 2014,
        citation: "M. Boniardi et al., \"Optimization metrics for Phase Change Memory (PCM) cell architectures,\" 2014 IEEE International Electron Devices Meeting, San Francisco, CA, 2014, pp. 29.1.1-29.1.4.",
        title: "Optimization metrics for Phase Change Memory (PCM) cell architectures",
        comments: "Comparison of GST wall, pillar, electrode wall, and line cells",
        doi: " 10.1109/IEDM.2014.7047131",
    },
    {
        name: "PCM",
        publicationyear: "IEDM 2014",
        pcmmaterial: "GST225",
        _2d3dgeometry: "2D",
        structure: "Self-heating Pillar",
        cellareanm2: 1960,
        heaterpitchnm: 50,
        filmthicknessnm: 60,
        resetpulsewidthns: "??",
        setpulsewidthns: "??",
        thresholdvoltagev: "??",
        resetcurrentuaorvoltage: 3000,
        setcurrentuaorvoltage: "??",
        hrslrsratiominimum: "??",
        rhigh: "1x106",
        rlow: "2x103",
        endurance: "??",
        retention: "??",
        retentionextrapolation: "??",
        resetenergypj: "??",
        year: 2014,
        citation: "M. Boniardi et al., \"Optimization metrics for Phase Change Memory (PCM) cell architectures,\" 2014 IEEE International Electron Devices Meeting, San Francisco, CA, 2014, pp. 29.1.1-29.1.4.",
        title: "Optimization metrics for Phase Change Memory (PCM) cell architectures",
        comments: "Comparison of GST wall, pillar, electrode wall, and line cells",
        doi: " 10.1109/IEDM.2014.7047131",
    },
    {
        name: "PCM",
        publicationyear: "IEDM 2014",
        pcmmaterial: "GST225",
        _2d3dgeometry: "2D",
        structure: "Wall",
        cellareanm2: 150,
        heaterpitchnm: "D = 5 x 30",
        filmthicknessnm: "??",
        resetpulsewidthns: "??",
        setpulsewidthns: "??",
        thresholdvoltagev: "??",
        resetcurrentuaorvoltage: 80,
        setcurrentuaorvoltage: "??",
        hrslrsratiominimum: "??",
        rhigh: "2x106",
        rlow: "2x104",
        endurance: "??",
        retention: "??",
        retentionextrapolation: "??",
        resetenergypj: "??",
        year: 2014,
        citation: "M. Boniardi et al., \"Optimization metrics for Phase Change Memory (PCM) cell architectures,\" 2014 IEEE International Electron Devices Meeting, San Francisco, CA, 2014, pp. 29.1.1-29.1.4.",
        title: "Optimization metrics for Phase Change Memory (PCM) cell architectures",
        comments: "Comparison of GST wall, pillar, electrode wall, and line cells",
        doi: " 10.1109/IEDM.2014.7047131",
    },
    {
        name: "PCM",
        publicationyear: "IEDM 2014",
        pcmmaterial: "GST225",
        _2d3dgeometry: "2D",
        structure: "Line",
        cellareanm2: 1400,
        heaterpitchnm: "D = 70 x 400",
        filmthicknessnm: 20,
        resetpulsewidthns: "??",
        setpulsewidthns: "??",
        thresholdvoltagev: "??",
        resetcurrentuaorvoltage: 300,
        setcurrentuaorvoltage: "??",
        hrslrsratiominimum: "??",
        rhigh: "5x107",
        rlow: "1x104",
        endurance: "??",
        retention: "??",
        retentionextrapolation: "??",
        resetenergypj: "??",
        year: 2014,
        citation: "M. Boniardi et al., \"Optimization metrics for Phase Change Memory (PCM) cell architectures,\" 2014 IEEE International Electron Devices Meeting, San Francisco, CA, 2014, pp. 29.1.1-29.1.4.",
        title: "Optimization metrics for Phase Change Memory (PCM) cell architectures",
        comments: "Comparison of GST wall, pillar, electrode wall, and line cells",
        doi: " 10.1109/IEDM.2014.7047131",
    },
    {
        name: "PCM",
        publicationyear: "IEDM 2014",
        pcmmaterial: "GST",
        _2d3dgeometry: "2D",
        structure: "Mushroom",
        cellareanm2: 15000,
        heaterpitchnm: "F = 45",
        filmthicknessnm: "??",
        resetpulsewidthns: 160,
        setpulsewidthns: 500,
        thresholdvoltagev: 1.1,
        resetcurrentuaorvoltage: "V = 0.75 V",
        setcurrentuaorvoltage: "V = 0.85 V",
        hrslrsratiominimum: 40,
        rhigh: "8x105",
        rlow: "2x104",
        endurance: "108",
        retention: "1h@ 160℃",
        retentionextrapolation: "10y@ 85℃",
        resetenergypj: "??",
        year: 2014,
        citation: "M. Rizzi, N. Ciocchini, S. Caravati, M. Bernasconi, P. Fantini and D. Ielmini, \"Statistics of set transition in phase change memory (PCM) arrays,\" 2014 IEEE International Electron Devices Meeting, San Francisco, CA, 2014, pp. 29.6.1-29.6.4.",
        title: "Statistics of set transition in phase change memory (PCM) arrays",
        comments: "Statistics of the Set process",
        doi: " 10.1109/IEDM.2014.7047136",
    },
    {
        name: "PCM",
        publicationyear: "IEDM 2014",
        pcmmaterial: "doped GST",
        _2d3dgeometry: "2D",
        structure: "Mushroom",
        cellareanm2: 707,
        heaterpitchnm: 30,
        filmthicknessnm: "~60",
        resetpulsewidthns: 50,
        setpulsewidthns: "??",
        thresholdvoltagev: "??",
        resetcurrentuaorvoltage: 120,
        setcurrentuaorvoltage: "??",
        hrslrsratiominimum: 50,
        rhigh: "1x106",
        rlow: "1x104",
        endurance: ">8x108",
        retention: "??",
        retentionextrapolation: "??",
        resetenergypj: "??",
        year: 2014,
        citation: "W. S. Khwa et al., \"A novel inspection and annealing procedure to rejuvenate phase change memory from cycling-induced degradations for storage class memory applications,\" 2014 IEEE International Electron Devices Meeting, San Francisco, CA, 2014, pp. 29.8.1-29.8.4.",
        title: "A novel inspection and annealing procedure to rejuvenate phase change memory from cycling-induced degradations for storage class memory applications",
        comments: "Method to recover degrading cells",
        doi: " 10.1109/IEDM.2014.7047138",
    },
    {
        name: "PCM",
        publicationyear: "IEDM 2014",
        pcmmaterial: "GexTe1-x/Sb2Te3",
        _2d3dgeometry: "2D",
        structure: "Mushroom",
        cellareanm2: 1960,
        heaterpitchnm: 50,
        filmthicknessnm: 40,
        resetpulsewidthns: 75,
        setpulsewidthns: 120,
        thresholdvoltagev: 0.8,
        resetcurrentuaorvoltage: 55,
        setcurrentuaorvoltage: 55,
        hrslrsratiominimum: 200,
        rhigh: "2x106",
        rlow: "2x103",
        endurance: "108",
        retention: "200C for 2000s",
        retentionextrapolation: "??",
        resetenergypj: 5.8,
        year: 2014,
        citation: "N. Takaura et al., \"55-µA GexTe1−x/Sb2Te3 superlattice topological-switching random access memory (TRAM) and study of atomic arrangement in Ge-Te and Sb-Te structures,\" 2014 IEEE International Electron Devices Meeting, San Francisco, CA, 2014, pp. 29.2.1-29.2.4.",
        title: "55-µA GexTe1−x/Sb2Te3 superlattice topological-switching random access memory (TRAM) and study of atomic arrangement in Ge-Te and Sb-Te structures",
        comments: "SL PCM shows significant reduction in power consumption x = 0.5 showed best performance.",
        doi: " 10.1109/IEDM.2014.7047132",
    },
    {
        name: "PCM",
        publicationyear: "VLSIT 2015",
        pcmmaterial: "GST",
        _2d3dgeometry: "3D",
        structure: "VCC",
        cellareanm2: 800,
        heaterpitchnm: 32,
        filmthicknessnm: "??",
        resetpulsewidthns: 10,
        setpulsewidthns: 50,
        thresholdvoltagev: "??",
        resetcurrentuaorvoltage: "??",
        setcurrentuaorvoltage: "V = 6.25 V",
        hrslrsratiominimum: 100,
        rhigh: "??",
        rlow: "??",
        endurance: "??",
        retention: "??",
        retentionextrapolation: "??",
        resetenergypj: "??",
        year: 2015,
        citation: "K. Kurotsuchi et al., \"2.8-GB/s-write and 670-MB/s-erase operations of a 3D vertical chain-cell-type phase-change-memory array,\" VLSI Technology (VLSI Technology), 2015 Symposium on, Kyoto, 2015, pp. T92-T93.",
        title: "2.8-GB/s-write and 670-MB/s-erase operations of a 3D vertical chain-cell-type phase-change-memory array",
        comments: "3D VCC, block erase, poly-Si MOSFET selector",
        doi: " 10.1109/VLSIT.2015.7223705",
    },
    {
        name: "PCM",
        publicationyear: "VLSIT 2015",
        pcmmaterial: "GeTe/SbTe Superlattice",
        _2d3dgeometry: "2D",
        structure: "Mushroom",
        cellareanm2: 2000,
        heaterpitchnm: 50,
        filmthicknessnm: 50,
        resetpulsewidthns: "??",
        setpulsewidthns: "??",
        thresholdvoltagev: 1,
        resetcurrentuaorvoltage: "V = 1 V",
        setcurrentuaorvoltage: "V = 0.4 V",
        hrslrsratiominimum: 1000,
        rhigh: "3x105",
        rlow: "3x102",
        endurance: "106",
        retention: "??",
        retentionextrapolation: "??",
        resetenergypj: "??",
        year: 2015,
        citation: "M. Tai et al., \"A 50-nm 1.2-V GexTe1−x/Sb2Te3 superlattice topological-switching random-access memory (TRAM),\" VLSI Technology (VLSI Technology), 2015 Symposium on, Kyoto, 2015, pp. T96-T97.",
        title: "A 50-nm 1.2-V GexTe1−x/Sb2Te3 superlattice topological-switching random-access memory (TRAM)",
        comments: "Superlattice",
        doi: " 10.1109/VLSIT.2015.7223707",
    },
    {
        name: "PCM",
        publicationyear: "VLSIT 2015",
        pcmmaterial: "Ge Rich GST",
        _2d3dgeometry: "2D",
        structure: "Mushroom",
        cellareanm2: "??",
        heaterpitchnm: "??",
        filmthicknessnm: "??",
        resetpulsewidthns: "??",
        setpulsewidthns: 700,
        thresholdvoltagev: "??",
        resetcurrentuaorvoltage: "??",
        setcurrentuaorvoltage: 220,
        hrslrsratiominimum: 200,
        rhigh: "2x106",
        rlow: "1x104",
        endurance: "108",
        retention: "1h@ 240℃",
        resetenergypj: "??",
        year: 2015,
        citation: "V. Sousa et al., \"Operation fundamentals in 12Mb Phase Change Memory based on innovative Ge-rich GST materials featuring high reliability performance,\" VLSI Technology (VLSI Technology), 2015 Symposium on, Kyoto, 2015, pp. T98-T99.",
        title: "Operation fundamentals in 12Mb Phase Change Memory based on innovative Ge-rich GST materials featuring high reliability performance",
        comments: "Increased temperature stability",
        doi: " 10.1109/VLSIT.2015.7223708",
    },
    {
        name: "PCM",
        publicationyear: "VLSIT 2015",
        pcmmaterial: "Doped GST",
        _2d3dgeometry: "2D",
        structure: "Mushroom",
        cellareanm2: "??",
        heaterpitchnm: "??",
        filmthicknessnm: "??",
        resetpulsewidthns: 40,
        setpulsewidthns: 160,
        thresholdvoltagev: "??",
        resetcurrentuaorvoltage: "Var",
        setcurrentuaorvoltage: 40,
        hrslrsratiominimum: 10,
        rhigh: "??",
        rlow: "??",
        endurance: "??",
        retention: "??",
        retentionextrapolation: "1y@ 70℃",
        resetenergypj: "??",
        year: 2015,
        citation: "W. C. Chien et al., \"A novel self-converging write scheme for 2-bits/cell phase change memory for Storage Class Memory (SCM) application,\" VLSI Technology (VLSI Technology), 2015 Symposium on, Kyoto, 2015, pp. T100-T101.",
        title: "A novel self-converging write scheme for 2-bits/cell phase change memory for Storage Class Memory (SCM) application",
        comments: "2 bit MLC",
        doi: " 10.1109/VLSIT.2015.7223709",
    },
    {
        name: "PCM",
        publicationyear: "IEDM 2015",
        pcmmaterial: "GST",
        _2d3dgeometry: "2D",
        structure: "Pore",
        cellareanm2: "??",
        heaterpitchnm: 33,
        filmthicknessnm: "??",
        resetpulsewidthns: "??",
        setpulsewidthns: 80,
        thresholdvoltagev: "??",
        resetcurrentuaorvoltage: "??",
        setcurrentuaorvoltage: "??",
        hrslrsratiominimum: "??",
        rhigh: "5x106",
        rlow: "5x105",
        endurance: "2.8x1010",
        retention: "??",
        retentionextrapolation: "??",
        resetenergypj: "??",
        year: 2015,
        citation: "M. B. Sky et al., \"Crystalline-as-deposited ALD phase change material confined PCM cell for high density storage class memory,\" 2015 IEEE International Electron Devices Meeting (IEDM), Washington, DC, 2015, pp. 3.6.1-3.6.4.",
        title: "Crystalline-as-deposited ALD phase change material confined PCM cell for high density storage class memory",
        comments: "ALD depostion",
        doi: " 10.1109/IEDM.2015.7409621",
    },
    {
        name: "PCM",
        publicationyear: "IEDM 2015",
        pcmmaterial: "GaSbGe",
        _2d3dgeometry: "2D",
        structure: "Mushroom",
        cellareanm2: "??",
        heaterpitchnm: 20,
        filmthicknessnm: "??",
        resetpulsewidthns: 80,
        setpulsewidthns: "??",
        thresholdvoltagev: "??",
        resetcurrentuaorvoltage: "??",
        setcurrentuaorvoltage: "??",
        hrslrsratiominimum: 20,
        rhigh: "2x105",
        rlow: "1x104",
        endurance: "109",
        retention: "1h@ 285℃",
        retentionextrapolation: "10y@ 220℃",
        resetenergypj: "??",
        year: 2015,
        citation: "H. Y. Cheng et al., \"Novel fast-switching and high-data retention phase-change memory based on new Ga-Sb-Ge material,\" 2015 IEEE International Electron Devices Meeting (IEDM), Washington, DC, 2015, pp. 3.5.1-3.5.4.",
        title: "Novel fast-switching and high-data retention phase-change memory based on new Ga-Sb-Ge material",
        comments: "High T, GaSbGe",
        doi: " 10.1109/IEDM.2015.7409620",
    },
    {
        name: "PCM",
        publicationyear: "Nanoletters 2015",
        pcmmaterial: "GST 225",
        _2d3dgeometry: "2D",
        structure: "Mushroom",
        cellareanm2: 2500,
        heaterpitchnm: 50,
        filmthicknessnm: 10,
        resetpulsewidthns: 50,
        setpulsewidthns: 100,
        thresholdvoltagev: 5,
        resetcurrentuaorvoltage: 1200,
        setcurrentuaorvoltage: "??",
        hrslrsratiominimum: 30,
        rhigh: "2x106",
        rlow: "7x104",
        endurance: "105",
        retention: "??",
        retentionextrapolation: "??",
        resetenergypj: "??",
        year: 2015,
        citation: "Chiyui Ahn, et al., \"Energy-Efficient Phase-Change Memory with Graphene as a Thermal Barrier,\" Nano Letters 2015 15 (10), 6809-6814",
        title: "Energy-Efficient Phase-Change Memory with Graphene as a Thermal Barrier",
        comments: "Graphene PCM",
        doi: " 10.1021/acs.nanolett.5b02661",
    },
    {
        name: "PCM",
        publicationyear: "ISSCC 2016",
        pcmmaterial: "Doped GST",
        _2d3dgeometry: "2D",
        structure: "Mushroom",
        cellareanm2: "??",
        heaterpitchnm: "F = 90 nm",
        filmthicknessnm: "??",
        resetpulsewidthns: "??",
        setpulsewidthns: "??",
        thresholdvoltagev: "??",
        resetcurrentuaorvoltage: "??",
        setcurrentuaorvoltage: "??",
        hrslrsratiominimum: 20,
        rhigh: "??",
        rlow: "??",
        endurance: "??",
        retention: "50h@ 85℃",
        retentionextrapolation: "??",
        resetenergypj: 27,
        year: 2016,
        citation: "W. S. Khwa et al., \"7.3 A resistance-drift compensation scheme to reduce MLC PCM raw BER by over 100x for storage-class memory applications,\" 2016 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, 2016, pp. 134-135.",
        title: "7.3 A resistance-drift compensation scheme to reduce MLC PCM raw BER by over 100x for storage-class memory applications",
        comments: "IBM system level chip which accounts for Resistance Drift. power = 27pJ/cell, latency - 545ns",
        doi: " 10.1109/ISSCC.2016.7417943",
    },
    {
        name: "PCM",
        publicationyear: "VLSIT 2016",
        pcmmaterial: "PVD GST w/ nanocrystalline grains created by doping",
        _2d3dgeometry: "2D",
        structure: "Mushroom",
        cellareanm2: "D = 35 nm",
        heaterpitchnm: "D = 35 nm",
        filmthicknessnm: 1.5,
        resetpulsewidthns: "??",
        setpulsewidthns: 80,
        thresholdvoltagev: "??",
        resetcurrentuaorvoltage: 20,
        setcurrentuaorvoltage: "??",
        hrslrsratiominimum: 10,
        rhigh: "2x108",
        rlow: "1x106",
        endurance: "1011",
        retention: "8000s@ 120℃",
        retentionextrapolation: "8y@ 70℃",
        resetenergypj: "??",
        year: 2016,
        citation: "H. L. Lung, et al., \"A Novel Low Power Phase Change Memory Using Inter-Granular Switching,\" VLSI Technology (VLSI Technology), 2016 Symposium on, Honolulu, HI, 2016, pp. 128-129.",
        title: "A Novel Low Power Phase Change Memory Using Inter-Granular Switching",
        comments: "switch grains boundaries to localize heating and reduce power",
    },
    {
        name: "PCM",
        publicationyear: "IEDM 2016",
        pcmmaterial: "Sb rich GST225",
        _2d3dgeometry: "2D",
        structure: "Confined PCM with metallic liner",
        cellareanm2: 160,
        mlclevels: 2,
        setpulsewidthns: 80,
        resetcurrentuaorvoltage: 600,
        hrslrsratiominimum: 10,
        rhigh: "2e5",
        rlow: "2e4",
        endurance: 2000000000000,
        year: 2016,
        citation: "W. Kim et al., \"ALD-based confined PCM with a metallic liner toward unlimited endurance,\" IEDM 2016",
        comments: "Record endurance claimed with metallic liner confined cell",
        doi: "10.1109/IEDM.2016.7838343",
    },
    {
        name: "PCM",
        publicationyear: "IEDM 2016",
        pcmmaterial: "Doped Ga-Sb-Ge",
        _2d3dgeometry: "2D ",
        structure: "Mushroom Cell with confined BE",
        cellareanm2: "approx <50nm (electrode)",
        arrayinformationkb: "128 Mb",
        mlclevels: 2,
        resetpulsewidthns: 40,
        setpulsewidthns: 480,
        resetcurrentuaorvoltage: 400,
        setcurrentuaorvoltage: 400,
        hrslrsratiominimum: 10,
        rhigh: "250e3",
        rlow: "20e3",
        endurance: "> 100000",
        retention: "10y @210C",
        year: 2016,
        citation: "W. C. Chien et al., \"Reliability study of a 128Mb phase change memory chip implemented with doped Ga-Sb-Ge with extraordinary thermal stability,\" IEDM 2016",
        comments: "Showed scalability by reducing BE effective thickness using TaN sidewall",
        doi: "10.1109/IEDM.2016.7838463",
    },
    {
        name: "PCM",
        publicationyear: "IEDM 2018",
        pcmmaterial: "GexSbyTez",
        _2d3dgeometry: "2D",
        structure: "Mushroom Cell",
        cellareanm2: 0.036,
        arrayinformationkb: "16MB",
        mlclevels: 2,
        thresholdvoltagev: 1,
        hrslrsratiominimum: 100,
        rhigh: "1e6",
        rlow: "1e4",
        endurance: ">1e6",
        retention: "10 yr @ 150C",
        year: 2018,
        citation: "F. Arnaud et al., \"Truly Innovative 28nm FDSOI Technology for Automotive Micro-Controller Applications embedding 16MB Phase Change Memory,\" IEDM 2018",
        comments: "ST Microelectronics",
        doi: "10.1109/IEDM.2018.8614595",
    },
    {
        name: "PCM",
        publicationyear: "IEDM 2018",
        pcmmaterial: "C-doped GST225",
        _2d3dgeometry: "2D",
        cellareanm2: "50F2 (40nm node)",
        arrayinformationkb: "128 Mb",
        mlclevels: 2,
        resetpulsewidthns: 50,
        setpulsewidthns: 500,
        thresholdvoltagev: 1.08,
        resetcurrentuaorvoltage: 640,
        setcurrentuaorvoltage: 400,
        hrslrsratiominimum: 100,
        rhigh: "1e3-1e4 Kohm",
        rlow: "31-100 KOhm",
        endurance: ">1e8",
        retention: "10yr @ 128C",
        year: 2018,
        citation: "Z. T. Song et al., \"High Endurance Phase Change Memory Chip Implemented based on Carbon-doped Ge2Sb2Te5 in 40 nm Node for Embedded Application,\" IEDM 2018",
        comments: "Chinese Academy of Sciences",
        doi: "10.1109/IEDM.2018.8614538",
    },
    {
        name: "PCM",
        publicationyear: "IEDM 2018",
        pcmmaterial: "Undisclosed",
        _2d3dgeometry: "2D",
        structure: "1S1R mushroom cell in two decks",
        cellareanm2: "4F2 (two deck)",
        arrayinformationkb: "128 Gb",
        mlclevels: 2,
        resetpulsewidthns: "<30 (latency)",
        setpulsewidthns: "<300 (latency)",
        endurance: 10000000,
        retention: "10k hrs @85C",
        year: 2018,
        citation: "T. Kim et al., \"High-performance, cost-effective 2z nm two-deck cross-point memory integrated by self-align scheme for 128 Gb SCM,\" IEDM 2018",
        comments: "SK Hynix",
        doi: "10.1109/IEDM.2018.8614680",
    },
    {
        name: "PCM",
        publicationyear: "IEDM 2018",
        pcmmaterial: "N dopde GST225",
        _2d3dgeometry: "2D",
        structure: "1T1R PCM test chip",
        cellareanm2: "40nm (BE)",
        arrayinformationkb: "1Mb",
        mlclevels: 2,
        setpulsewidthns: 100,
        resetcurrentuaorvoltage: 300,
        hrslrsratiominimum: 100,
        rhigh: "2MOhm",
        rlow: "20KOhm",
        endurance: 200000,
        retention: "10yrs @120C",
        year: 2018,
        citation: "J. Y. Wu et al., \"A 40nm Low-Power Logic Compatible Phase Change Memory Technology,\" IEDM 2018",
        comments: "TSMC",
        doi: "10.1109/IEDM.2018.8614513",
    },
    {
        name: "PCM",
        publicationyear: "VLSI 2019",
        pcmmaterial: "doped GST",
        _2d3dgeometry: "2D",
        structure: "Confined PCM with metallic liner",
        cellarea: "27nm pore diameter",
        mlclevels: "1000 (claimed)",
        filmthicknessnm: 143,
        setpulsewidthns: 100,
        hrslrsratiominimum: 100,
        rhigh: "1MOhm",
        rlow: "10KOhm",
        endurance: ">1e11",
        year: 2019,
        citation: "W. Kim et al., \"Confined PCM-based Analog Synaptic Devices offering Low Resistance-drift and 1000 Programmable States for Deep Learning\", VLSI 2019",
        comments: "IBM",
        doi: "10.23919/VLSIT.2019.8776551",
    },
    {
        name: "PCM",
        publicationyear: "Science 2019",
        pcmmaterial: "TiTe2/Sb2Te3 superlattice",
        _2d3dgeometry: "2D",
        structure: "Mushroom Cell",
        mlclevels: 9,
        heaterpitchnm: 80,
        filmthicknessnm: 69,
        resetpulsewidthns: 100,
        setpulsewidthns: 100,
        thresholdvoltagev: 0.9,
        resetcurrentuaorvoltage: 300,
        setcurrentuaorvoltage: "1.0V",
        hrslrsratiominimum: 200,
        rhigh: "1MOhm",
        rlow: "5KOhm",
        endurance: ">1e8",
        year: 2019,
        citation: "K. Ding et al., \"Phase-change heterostructure enables ultralow noise and drift for memory operation\", Science 2019",
        comments: " Johns Hopkins University, claim low resistance drift and noise",
        doi: "10.1126/science.aay0291",
    },
    {
        name: "PCM",
        publicationyear: "IEDM 2020",
        pcmmaterial: "Ge-rich GST",
        _2d3dgeometry: "2D",
        structure: "Self-aligned wall heater, 1BJT-1PCM",
        cellarea: "0.019um^2",
        arrayinformation: "16MB",
        mlclevels: 2,
        thresholdvoltagev: 1.5,
        hrslrsratiominimum: "~100",
        rhigh: "1e6",
        rlow: "1e4",
        endurance: 10000000,
        retention: "265°C/~210s",
        year: 2020,
        citation: "F.Arnaud et al. \"High Density Embedded PCM Cell in 28nm FDSOI Technology for Automotive Micro-Controller Applications\", IEDM 2020",
        comments: "ST Microelectronics",
        doi: "10.1109/IEDM13553.2020.9371934",
    },
    {
        name: "PCM",
        publicationyear: "VLSI 2021",
        pcmmaterial: "Ge-rich GST",
        _2d3dgeometry: "2D",
        structure: "1BJT-1PCM",
        cellarea: "0.015um^2",
        mlclevels: 2,
        hrslrsratiominimum: "~100",
        rhigh: "~1e6",
        rlow: "~1e4",
        endurance: 10000000,
        retention: "240°C 1h",
        year: 2021,
        citation: "O. Weber et al., \"A New BJT Selector for sub-0.02µm2 High Density Embedded PCM Memory in FDSOI CMOS Technology\", VLSI 2021",
        comments: "ST Microelectronics",
        doi: "https://ieeexplore.ieee.org/document/9508720",
    },
    {
        name: "PCM",
        publicationyear: "Adv Mat 2022",
        pcmmaterial: "Doped GST",
        _2d3dgeometry: "2D",
        cellarea: "283 nm^2",
        mlclevels: 2,
        filmthicknessnm: 80,
        resetcurrentuaorvoltage: "220 µA",
        hrslrsratiominimum: 75,
        rhigh: "1.5e7",
        rlow: "2e5",
        year: 2022,
        citation: "S.G. Sarwat et al., \"Mechanism and Impact of Bipolar Current Voltage Asymmetry in Computational Phase-Change Memory,\" Adv. Mat. 2022",
        comments: "IBM",
        doi: "10.1002/adma.202201238",
    },
    {
        name: "PCM",
        hrslrsratiominimum: ".",
    },
    {
        name: "Other",
        publicationyear: "IEDM 2005",
        _2d3dgeometry: "2D Planar With Gate",
        structure: "1R",
        tematerialbe: "Cu/Cu2S/Pt",
        celldimension: "3×10μm2",
        speedns: "N/A ",
        dcpeakvoltagev: ">0.2",
        dcpeakcurrentua: "<100 ",
        hrslrsratio: "~103 ",
        rhigh: "105",
        rlow: "200-300",
        endurance: ">40 ",
        retention: "40d@ RT",
        citation: "T. Sakamoto, et al. Three Terminal Solid-Electrolyte Nanometer Switch. IEDM 2005, pp. 475-478.",
        doi: "doi: 10.1109/IEDM.2005.1609383",
        citationheader: "[doi: 10.1109/IEDM.2005.1609383] 200-300_x000D_",
        energyj: "N/A ",
    },
    {
        name: "Other",
        publicationyear: " IEDM 2005",
        _2d3dgeometry: "2D Planar",
        structure: "1R",
        tematerialbe: "Ag/GeSe/W",
        celldimension: "~20nmϕ",
        speedns: "N/A ",
        dcpeakvoltagev: "~0.25",
        dcpeakcurrentua: "~2",
        hrslrsratio: ">105 ",
        rhigh: "108~1011",
        rlow: "103~106",
        endurance: "106",
        retention: "10y@ 70℃ ",
        citation: "M. Kund, et al. Conductive bridging RAM (CBRAM): an emerging non-volatile memory technology scalable to sub 20nm. IEDM 2005, pp. 754-757.",
        comments: "2Mb chip",
        doi: "doi: 10.1109/IEDM.2005.1609463",
        citationheader: "[doi: 10.1109/IEDM.2005.1609463] 103~106_x000D_",
        energyj: "N/A ",
    },
    {
        name: "Other",
        publicationyear: "VLSI 2006",
        _2d3dgeometry: "2D Planar",
        structure: "1T1CBJ",
        tematerialbe: "Ag/GeSe/W ",
        celldimension: "0.0648μm2  (8F2)",
        speedns: "<50 (chip)",
        dcpeakvoltagev: ">0.6",
        dcpeakcurrentua: "~10",
        hrslrsratio: "~107 ",
        rhigh: "1011",
        rlow: "104",
        endurance: "106",
        retention: "10y@ 70℃ ",
        citation: "H. Hönigschmid, et al. A Non-Volatile 2Mbit CBRAM Memory Core Featuring Advanced Read and Program Control. VLSI Circuits 2006, pp. 110-111.",
        doi: "doi 10.1109/VLSIC.2006.1705334",
        citationheader: "[doi 10.1109/VLSIC.2006.1705334] 104_x000D_",
        energyj: 3e-13,
    },
    {
        name: "Other",
        publicationyear: "IEDM 2007",
        _2d3dgeometry: "2D Planar",
        structure: "1T1R",
        tematerialbe: "TE/CuTe/GdOx/W",
        celldimension: "~40nmϕ",
        speedns: 5,
        dcpeakvoltagev: "~1",
        dcpeakcurrentua: "~110",
        hrslrsratio: "~103 ",
        rhigh: "107",
        rlow: "104",
        endurance: "105",
        retention: "100h@ 100℃(~10y) ",
        citation: "K. Aratani, et al. A Novel Resistance Memory with High Scalability and Nanosecond Switching. IEDM 2007, pp. 783-786.",
        doi: "doi: 10.1109/IEDM.2007.4419064",
        citationheader: "[doi: 10.1109/IEDM.2007.4419064] 104_x000D_",
        energyj: 5.5e-13,
    },
    {
        name: "Other",
        publicationyear: "VLSI 2007",
        _2d3dgeometry: "2D Planar",
        structure: "1T1CBJ",
        tematerialbe: "Ag/GeSe/W ",
        celldimension: "4F2",
        speedns: 1350,
        dcpeakvoltagev: "N/A ",
        dcpeakcurrentua: "N/A ",
        hrslrsratio: "N/A ",
        rhigh: "4×106~109",
        rlow: "104~7×105",
        endurance: "N/A ",
        retention: "N/A ",
        citation: "P. Schrögmeier, et al. Time Discrete Voltage Sensing and Iterative Programming Control for a 4F2 Multilevel CBRAM. VLSI Circuits 2007, pp. 186-187.",
        comments: "4Mb chip",
        doi: "doi: 10.1109/VLSIC.2007.4342708",
        citationheader: "[doi: 10.1109/VLSIC.2007.4342708] 104~7×105_x000D_",
        energyj: "N/A ",
    },
    {
        name: "Other",
        publicationyear: "VLSI 2007",
        _2d3dgeometry: "2D Planar",
        structure: "1R",
        tematerialbe: "Cu/Ta2O5/Pt",
        celldimension: "4F2",
        speedns: 100000,
        dcpeakvoltagev: "~3",
        dcpeakcurrentua: 100,
        hrslrsratio: "~106 ",
        rlow: "<100",
        endurance: ">104 ",
        retention: "10y@ RT ",
        citation: "T. Sakamoto, et al. A Ta2O5 solid-electrolyte switch with improved reliability. VLSI Tech. 2007, pp. 38-39.",
        doi: "doi: 10.1109/VLSIT.2007.4339718",
        citationheader: "[doi: 10.1109/VLSIT.2007.4339718] <100_x000D_",
        energyj: 3e-08,
    },
    {
        name: "Other",
        publicationyear: "VLSI 2009",
        _2d3dgeometry: "2D Planar",
        structure: "1T1R",
        tematerialbe: "Cu/Ta2O5/TaSiO/Ru ",
        celldimension: "N/A  (0.13um Tech)",
        speedns: "N/A ",
        dcpeakvoltagev: "<7",
        dcpeakcurrentua: 5000,
        hrslrsratio: ">109 ",
        rhigh: "1010",
        rlow: "100",
        endurance: 500,
        retention: "10y@ RT ",
        citation: "T. Sakamoto, et al. Nonvolatile solid-electrolyte switch embedded into Cu interconnect. VLSI Tech. 2009, pp. 130-131.",
        doi: "doi not available",
        citationheader: "[doi not available] 100_x000D_",
        energyj: "N/A ",
    },
    {
        name: "Other",
        publicationyear: "VLSI 2010",
        _2d3dgeometry: "2D Planar",
        structure: "1R",
        tematerialbe: "Cu/TiTex/Cu-GST/ TiTex/SiO2/W",
        celldimension: "0.2umϕ",
        speedns: 50,
        dcpeakvoltagev: 2,
        dcpeakcurrentua: 20,
        hrslrsratio: "103 ",
        rhigh: "107",
        rlow: "2×104",
        endurance: ">2×105 ",
        retention: "200h@ 150℃ ",
        citation: "Y. Lin, et al. A Novel TiTe Buffered Cu-GeSbTe/SiO2 Electrochemical Resistive Memory (ReRAM). VLSI Tech. 2010, pp. 91-92. ",
        doi: "doi: 10.1109/VLSIT.2010.5556183",
        citationheader: "[doi: 10.1109/VLSIT.2010.5556183] 2×104_x000D_",
        energyj: 2e-12,
    },
    {
        name: "Other",
        publicationyear: "VLSI 2010",
        _2d3dgeometry: "2D Planar",
        structure: "1R",
        tematerialbe: "Cu/TaSiO/Ru ",
        celldimension: "4F2",
        speedns: "N/A ",
        dcpeakvoltagev: "<4",
        dcpeakcurrentua: 420,
        hrslrsratio: ">106 ",
        rhigh: "109",
        rlow: "800",
        endurance: "N/A ",
        retention: "10y@ 150℃ ",
        citation: "N. Banno, et al. Reliable solid-electrolyte crossbar switch for programmable logic device. VLSI Tech. 2010, pp. 115-116.",
        doi: "doi: 10.1109/VLSIT.2010.5556192",
        citationheader: "[doi: 10.1109/VLSIT.2010.5556192] 800_x000D_",
        energyj: "N/A ",
    },
    {
        name: "Other",
        publicationyear: "APL 2010",
        _2d3dgeometry: "2D Planar",
        structure: "1R",
        tematerialbe: "Cu/CuS2/Ru",
        celldimension: "Tens of μm2  (>40μm2)",
        speedns: "N/A ",
        dcpeakvoltagev: "<0.2",
        dcpeakcurrentua: ">25",
        hrslrsratio: "~104 ",
        rhigh: "106",
        rlow: "<100",
        endurance: ">100 ",
        retention: "N/A ",
        citation: "T. Sakamoto, et al. Nonvolatile triode switch using electrochemical reaction in copper sulfide. APL 96, 252104 (2010). ",
        doi: "doi not available",
        citationheader: "[doi not available] <100_x000D_",
        energyj: "N/A ",
    },
    {
        name: "Other",
        publicationyear: "IEDM 2011",
        _2d3dgeometry: "2D Planar",
        structure: "1R",
        tematerialbe: "Cu/HfO2/Pt",
        celldimension: "sub 5nm",
        speedns: "N/A ",
        dcpeakvoltagev: "<2",
        dcpeakcurrentua: "<2",
        hrslrsratio: "~103 ",
        rhigh: "1010",
        rlow: "106~107",
        endurance: "N/A ",
        retention: "N/A ",
        citation: "J. Park, et al. Quantized Conductive Filament Formed by Limited Cu Source in Sub-5nm Era. IEDM 2011, pp. 3.7.1-3.7.4. ",
        doi: "doi: 10.1109/IEDM.2011.6131484",
        citationheader: "[doi: 10.1109/IEDM.2011.6131484] 106~107_x000D_",
        energyj: "N/A ",
    },
    {
        name: "Other",
        publicationyear: "IEDM 2011",
        _2d3dgeometry: "2D Planar",
        structure: "1T1R",
        tematerialbe: "Cu/TiO2/PSE/Ru",
        celldimension: "N/A  (~200nm)",
        speedns: "N/A ",
        dcpeakvoltagev: "~3",
        dcpeakcurrentua: ">400",
        hrslrsratio: "~105 ",
        rhigh: "108",
        rlow: "400",
        endurance: "N/A ",
        retention: "10y@ 105℃ ",
        citation: "K. Okamoto, et al. Conducting Mechanism of Atom Switch with Polymer Solid-electrolyte. IEDM 2011, pp. 12.2.1-12.2.4. ",
        comments: "polymer",
        doi: "doi: 10.1109/IEDM.2011.6131538",
        citationheader: "[doi: 10.1109/IEDM.2011.6131538] 400_x000D_",
        energyj: "N/A ",
    },
    {
        name: "Other",
        publicationyear: "ISSCC 2011",
        _2d3dgeometry: "2D Planar",
        structure: "1T1R",
        tematerialbe: "TE/CuTe/GdOx/W3",
        celldimension: "2.24μm2",
        speedns: 5,
        dcpeakvoltagev: "N/A ",
        dcpeakcurrentua: "N/A ",
        hrslrsratio: "N/A ",
        rhigh: ">105",
        rlow: "104",
        endurance: "N/A ",
        retention: "N/A ",
        citation: "W. Otsuka, et al. A 4Mb Conductive-Bridge Resistive Memory with 2.3GB/s Read-Throughput and 216MB/s Program-Throughput. ISSCC 2011, pp. 210-211. ",
        comments: "4Mb chip",
        doi: "doi: 10.1109/ISSCC.2011.5746286",
        citationheader: "[doi: 10.1109/ISSCC.2011.5746286] 104_x000D_",
        energyj: "N/A ",
    },
    {
        name: "Other",
        publicationyear: "IEDM 2012",
        _2d3dgeometry: "2D Planar",
        structure: "1T1R",
        tematerialbe: "Ag/GeS2/W",
        celldimension: "N/A ",
        speedns: "N/A ",
        dcpeakvoltagev: "<0.4",
        dcpeakcurrentua: "<1.5",
        hrslrsratio: "~103 ",
        rhigh: "106",
        rlow: "103",
        endurance: 400,
        retention: "N/A ",
        citation: "M. Suri, et al. CBRAM Devices as Binary Synapses for Low-Power Stochastic Neuromorphic Systems: Auditory (Cochlea) and Visual (Retina) Cognitive Processing Applications. IEDM 2012, pp. 10.3.1-10.3.4. ",
        doi: "doi: 10.1109/IEDM.2012.6479017",
        citationheader: "[doi: 10.1109/IEDM.2012.6479017] 103_x000D_",
        energyj: "N/A ",
    },
    {
        name: "Other",
        publicationyear: "IEDM 2012",
        _2d3dgeometry: "2D Planar",
        structure: "1T1R",
        tematerialbe: "Ag/Sb-GeS2/W",
        celldimension: "0.04μm2  (0.2um)",
        speedns: 30,
        dcpeakvoltagev: ">0.3",
        dcpeakcurrentua: 100,
        hrslrsratio: "~103 ",
        rhigh: "107",
        rlow: "<104",
        endurance: ">105 ",
        retention: "10y@ 125℃ ",
        citation: "E. Vianello, et al. Sb-doped GeS2 as performance and reliability booster in Conductive Bridge RAM. IEDM 2012, pp. 31.5.1-31.5.4.",
        doi: "doi: 10.1109/IEDM.2012.6479145",
        citationheader: "[doi: 10.1109/IEDM.2012.6479145] <104_x000D_",
        energyj: 9e-13,
    },
    {
        name: "Other",
        publicationyear: "VLSI 2012",
        _2d3dgeometry: "2D Planar",
        structure: "1T1R",
        tematerialbe: "W/Al2O3/Ti/ Cu0.6Te0.4/Pt",
        celldimension: "0.00636μm2  (0.09um)",
        speedns: 100,
        dcpeakvoltagev: "~3",
        dcpeakcurrentua: 100,
        hrslrsratio: "~106 ",
        rhigh: "> 1010",
        rlow: "105",
        endurance: "~103 ",
        retention: "~28h@ 85℃ ",
        citation: "L. Goux, et al. Field-driven ultrafast sub-ns programming in W\Al2O3\Ti\CuTe-based 1T1R CBRAM system. VLSI Tech. 2012, pp. 69-70. ",
        doi: "doi: 10.1109/VLSIT.2012.6242465",
        citationheader: "[doi: 10.1109/VLSIT.2012.6242465] 105_x000D_",
        energyj: 3e-11,
    },
    {
        name: "Other",
        publicationyear: "VLSI 2012",
        _2d3dgeometry: "2D Planar",
        structure: "1R",
        tematerialbe: "W/HfO2/SiO2/Cu-GST",
        speedns: 1000,
        dcpeakvoltagev: "<3",
        dcpeakcurrentua: 0.1,
        hrslrsratio: "~105",
        rhigh: "1010",
        rlow: "105",
        endurance: "N/A ",
        retention: "N/A ",
        citation: "F. Lee, et al. A Novel Cross Point One-Resistor (0T1R) Conductive Bridge Random Access Memory (CBRAM) with Ultra Low Set/Reset Operation Current. VLSI Tech. 2012, pp. 67-68. ",
        doi: "doi: 10.1109/VLSIT.2012.6242464",
        citationheader: "[doi: 10.1109/VLSIT.2012.6242464] 105_x000D_",
        energyj: 3e-13,
    },
    {
        name: "Other",
        publicationyear: "IEDM 2013",
        _2d3dgeometry: "2D Planar Trenched",
        structure: "1R",
        tematerialbe: " TiN/Al2O3 /CuTeGe ",
        celldimension: "0.0005μm2 (10nm×50nm)",
        speedns: 70,
        dcpeakvoltagev: "~2.8",
        dcpeakcurrentua: 100,
        hrslrsratio: ">100 ",
        rhigh: "105",
        rlow: "103",
        endurance: "N/A ",
        retention: "28h@ 130℃ ",
        citation: "J. Guy, et al. Investigation of the physical mechanisms governing data-retention in down to 10nm Nano-trench Al2O3/CuTeGe Conductive Bridge RAM (CBRAM). IEDM 2013, pp. 30.2.1-30.2.4. ",
        doi: "doi: 10.1109/IEDM.2013.6724722",
        citationheader: "[doi: 10.1109/IEDM.2013.6724722] 103_x000D_",
        energyj: 1.96e-11,
    },
    {
        name: "Other",
        publicationyear: "VLSI 2013",
        _2d3dgeometry: "2D Planar",
        structure: "1R",
        tematerialbe: "Cu-GST/CuOx/SiO2/W",
        speedns: 10000,
        dcpeakvoltagev: "~1",
        dcpeakcurrentua: 100,
        hrslrsratio: ">107 ",
        rhigh: "1011",
        rlow: "104",
        endurance: "104",
        retention: "10y@ 70℃ ",
        citation: "F. Lee, et al. A Novel Conducting Bridge Resistive Memory Using a Semiconducting Dynamic E-field Moderating Layer. VLSI Tech. 2013, pp. T104-T105.",
        doi: "doi not available",
        citationheader: "[doi not available] 104_x000D_",
        energyj: 1e-09,
    },
    {
        name: "Other",
        publicationyear: "IEDM 2014",
        _2d3dgeometry: "2D Planar",
        structure: "1T1R",
        tematerialbe: "Cu-based/ Mox(Hf or Al doped) ",
        speedns: 1000,
        dcpeakvoltagev: "<2",
        dcpeakcurrentua: 100,
        hrslrsratio: "<100 ",
        rhigh: "106",
        rlow: "104",
        endurance: "103",
        retention: "~28h@ 130℃ ",
        citation: "G. Molas, et al. Controlling oxygen vacancies in doped oxide based CBRAM for improved memory Performances. IEDM 2014, pp. 6.1.1-6.1.4. ",
        doi: "doi: 10.1109/IEDM.2014.7046993",
        citationheader: "[doi: 10.1109/IEDM.2014.7046993] 104_x000D_",
        energyj: 2e-10,
    },
    {
        name: "Other",
        publicationyear: "IEDM 2014",
        _2d3dgeometry: "2D Planar",
        structure: "1T1R",
        tematerialbe: "Ag/GeS2/HfO2/W",
        celldimension: "N/A  (28nm Tech)",
        speedns: 10000,
        dcpeakvoltagev: ">0.4",
        dcpeakcurrentua: 100,
        hrslrsratio: ">105 ",
        rhigh: "108~1010",
        rlow: "104",
        endurance: "103",
        retention: "N/A ",
        citation: "E. Vianello, et al. Resistive Memories for Ultra-Low-Power embedded computing design. IEDM 2014, pp. 6.3.1-6.3.4. ",
        doi: "doi: 10.1109/IEDM.2014.7046995",
        citationheader: "[doi: 10.1109/IEDM.2014.7046995] 104_x000D_",
        energyj: 4e-10,
    },
    {
        name: "Other",
        publicationyear: "ISSCC 2014 ",
        _2d3dgeometry: "2D Planar",
        structure: "1S1R",
        tematerialbe: "N/A ",
        celldimension: "0.004374μm2  (27 nm Tech)",
        speedns: "2000 (chip) ",
        dcpeakvoltagev: "<6.5",
        dcpeakcurrentua: "N/A ",
        hrslrsratio: "N/A ",
        rhigh: "N/A ",
        rlow: "N/A ",
        endurance: "N/A ",
        retention: "N/A ",
        citation: "R. Fackenthal, et al. A 16Gb ReRAM with 200MB/s Write and 1GB/s Read in 27nm Technology. ISSCC 2014, pp. 338-340. ",
        doi: "doi: 10.1109/ISSCC.2014.6757460",
        citationheader: "[doi: 10.1109/ISSCC.2014.6757460] N/A _x000D_",
        energyj: "N/A ",
    },
    {
        name: "Other",
        publicationyear: "VLSI 2014",
        _2d3dgeometry: "2D Planar",
        structure: "1R",
        tematerialbe: "TE/CuTe/GdOx/W",
        celldimension: "0.000729μm2  (27nm)",
        speedns: 300,
        dcpeakvoltagev: "~2",
        dcpeakcurrentua: "<50",
        hrslrsratio: "~103 ",
        rlow: "104~106",
        endurance: ">106 ",
        retention: "10y@ 70℃ ",
        citation: "S. Sills, et al. A Copper ReRAM Cell for Storage Class Memory Applications. VLSI Tech. 2014. ",
        doi: "doi: 10.1109/VLSIT.2014.6894368",
        citationheader: "[doi: 10.1109/VLSIT.2014.6894368] 104~106_x000D_",
        energyj: 3e-11,
    },
    {
        name: "Other",
        publicationyear: "VLSI 2014",
        _2d3dgeometry: "2D Planar",
        structure: "1R",
        tematerialbe: "Cu/Al0.5Ti0.5Ox/ PSE/Ru ",
        celldimension: "N/A  (65nm Tech)",
        speedns: "10 (chip) ",
        dcpeakvoltagev: "<2",
        dcpeakcurrentua: "<1000",
        hrslrsratio: "~103 ",
        rhigh: "106~108",
        rlow: "103",
        endurance: ">103 ",
        retention: ">3000h@ 150℃ ",
        citation: "N. Banno, et al. A Fast and Low-Voltage Cu Complementary-Atom-Switch 1Mb Array with High-Temperature Retention. VLSI Tech. 2014.",
        doi: "doi: 10.1109/VLSIT.2014.6894437",
        citationheader: "[doi: 10.1109/VLSIT.2014.6894437] 103_x000D_",
        energyj: 2e-11,
    },
    {
        name: "Other",
        publicationyear: "IEDM 2017",
        _2d3dgeometry: "2D Planar",
        structure: "1R",
        tematerialbe: "Co/HfO2/Pt",
        celldimension: "300 nm x 300 nm",
        speedns: "25",
        dcpeakvoltagev: "< 2.5",
        dcpeakcurrentua: "> 1000",
        hrslrsratio: ">100",
        rhigh: "~108",
        rlow: "103",
        citation: "B. Chen, et al., Efficient in-memory computing architecture based on crossbar arrays. IEDM 2015, pp. 17.5.1 - 17.5.4.",
        doi: "doi: 10.1109/IEDM.2015.7409720",
        citationheader: "[doi: 10.1109/IEDM.2015.7409720] 103_x000D_",
        writeenergyj: 1.5e-10,
        energyj: 1.5e-10,
    },
    {
        name: "Other",
        publicationyear: "IEDM 2017",
        _2d3dgeometry: "2D Planar",
        structure: "1R",
        tematerialbe: "Au/Ti/h-BN/Cu",
        celldimension: "10 um x 10 um",
        dcpeakvoltagev: "Bias on Cu: > 2 Bias on Ti: ~ 1 ",
        dcpeakcurrentua: "Bias on Cu: ~ 10000 Bias on Ti: ~ 2000",
        hrslrsratio: "Bias on Cu: > 104 Bias on Ti: ~ 10 ",
        rhigh: "Bias on Cu: ~ 106  Bias on Ti: ~  500",
        rlow: "Bias on Cu: > ~50 Bias on Ti: ~ 1 ",
        citation: "S. Sills, et al., Challenges for high-density 16Gb ReRAM with 27nm technology. VLSI 2015, pp. T108 -T109.",
        doi: "doi: 10.1109/VLSIT.2015.7223639",
        citationheader: "[doi: 10.1109/VLSIT.2015.7223639] Bias on Cu: > ~50 Bias on Ti: ~ 1 _x000D_",
        writeenergyj: 4e-10,
        energyj: 4e-10,
    },
    {
        name: "Other",
        publicationyear: "VLSI 2019",
        _2d3dgeometry: "2D Planar",
        structure: "1R",
        tematerialbe: "Ag/MoS2/Ag",
        dcpeakvoltagev: 0.18,
        dcpeakcurrentua: 200,
        hrslrsratio: "> 107",
        rhigh: "> 1010",
        rlow: "103",
        retention: "4x104 s",
        citation: "A. Redolfi, et al., A novel CBRAM integration using subtractive dry-etching process of Cu enabling high-performance memory scaling down to 10nm node. VLSI 2015, pp. T134 - T135",
        doi: "doi: 10.1109/VSLIT.2015.7223718",
        citationheader: "[doi: 10.1109/VSLIT.2015.7223718] 103_x000D_",
        writeenergyj: 1e-10,
        energyj: 1e-10,
    },
    {
        name: "Other",
        publicationyear: "IEDM 2019",
        _2d3dgeometry: "2D Planar",
        structure: "1T1R",
        tematerialbe: "Co/Al2O3/TiN Co/LaSiO/TiN Co/Ta/GeSe/TiN",
        celldimension: "~ 65 nm ϕ",
        speedns: "Co/Al2O3/TiN: 5000 Co/LaSiO/TiN: 100 Co/Ta/GeSe/TiN: 1000",
        dcpeakvoltagev: "Co/Al2O3/TiN: > 2 Co/LaSiO/TiN: > 1",
        dcpeakcurrentua: "Co/Al2O3/TiN: 50 Co/LaSiO/TiN: 50 Co/Ta/GeSe/TiN: 50",
        hrslrsratio: "Co/Al2O3/TiN: >103 Co/LaSiO/TiN: >100 Co/Ta/GeSe/TiN: >600",
        rhigh: "Co/Al2O3/TiN: > 107  Co/LaSiO/TiN: 107 Co/Ta/GeSe/TiN: 1010",
        rlow: "Co/Al2O3/TiN: 2x104 Co/LaSiO/TiN: >104 Co/Ta/GeSe/TiN: > 105",
        endurance: "Co/Al2O3/TiN: 107 Co/LaSiO/TiN: 107 Co/Ta/GeSe/TiN:108",
        retention: "Co/Al2O3/TiN: 1d@85 ℃ 25% Co/LaSiO/TiN:1hr@85 ℃ Co/Ta/GeSe/TiN:5d@85 ℃",
        citation: "L. Goux, et al., Retention, disturb and variability improvements enabled by local chemical-potential tuning and controlled Hour-Glass filament shape in a novel W\WO3\Al2O3\Cu CBRAM. VLSI 2016, pp. T126 - T127.",
        doi: "doi not available",
        citationheader: "[doi not available] Co/Al2O3/TiN: 2x104 Co/LaSiO/TiN: >104 Co/Ta/GeSe/TiN: > 105_x000D_",
        writeenergyj: 3e-10,
        energyj: 3e-10,
    },
    {
        name: "Other",
        publicationyear: "IEDM 2015",
        _2d3dgeometry: "2D Planar",
        structure: "1R",
        tematerialbe: "Cu/ Al2O3/ poly-Si",
        celldimension: "4 μm2",
        speedns: "5 x 105",
        dcpeakvoltagev: "< 3",
        dcpeakcurrentua: "< 0.1",
        hrslrsratio: ">103 ",
        rhigh: "1010",
        rlow: "107",
        retention: "3h@ 85 ℃ ",
        citation: "B. Chen, et al., Efficient in-memory computing architecture based on crossbar arrays. IEDM 2015, pp. 17.5.1 - 17.5.4.",
        doi: "doi: 10.1109/IEDM.2015.7409720",
        citationheader: "[doi: 10.1109/IEDM.2015.7409720] 107_x000D_",
        writeenergyj: 1.5e-10,
        energyj: 1.5e-10,
    },
    {
        name: "Other",
        publicationyear: "VLSI 2015",
        _2d3dgeometry: "2D Planar",
        structure: "2T1R",
        celldimension: "0.0044 μm2 (10 nm×50 nm)",
        speedns: 5000,
        dcpeakvoltagev: "~ 2",
        dcpeakcurrentua: "~ 40",
        hrslrsratio: "> 100",
        endurance: "104",
        retention: "1y@ 55 ℃ ",
        citation: "S. Sills, et al., Challenges for high-density 16Gb ReRAM with 27nm technology. VLSI 2015, pp. T108 -T109.",
        doi: "doi: 10.1109/VLSIT.2015.7223639",
        citationheader: "[doi: 10.1109/VLSIT.2015.7223639] N/A_x000D_",
        writeenergyj: 4e-10,
        energyj: 4e-10,
    },
    {
        name: "Other",
        publicationyear: "VLSI 2015",
        _2d3dgeometry: "2D Planar",
        structure: "1T1R",
        tematerialbe: "TiN/Al2O3/ Ta/ Cu/ Ta",
        celldimension: "~ 30 nm ϕ",
        speedns: "103 ",
        dcpeakvoltagev: "< 2",
        dcpeakcurrentua: "~ 50",
        hrslrsratio: "> 100",
        rhigh: "106~109",
        rlow: "104~106",
        endurance: ">106 ",
        retention: "5d@ 150 ℃ (10 y @ RT)",
        citation: "A. Redolfi, et al., A novel CBRAM integration using subtractive dry-etching process of Cu enabling high-performance memory scaling down to 10nm node. VLSI 2015, pp. T134 - T135",
        doi: "doi: 10.1109/VSLIT.2015.7223718",
        citationheader: "[doi: 10.1109/VSLIT.2015.7223718] 104~106_x000D_",
        writeenergyj: 1e-10,
        energyj: 1e-10,
    },
    {
        name: "Other",
        publicationyear: "VLSI 2016",
        _2d3dgeometry: "2D Planar",
        structure: "1T1R",
        tematerialbe: "W/WO3/  Al2O3/ IL/ Cu",
        celldimension: "~ 90 nm ϕ",
        speedns: "104",
        dcpeakvoltagev: "~ 3",
        dcpeakcurrentua: 10,
        hrslrsratio: "> 100",
        rhigh: "108~109",
        rlow: "105~106",
        endurance: "106",
        retention: "5d@ 150 ℃",
        citation: "L. Goux, et al., Retention, disturb and variability improvements enabled by local chemical-potential tuning and controlled Hour-Glass filament shape in a novel W\WO3\Al2O3\Cu CBRAM. VLSI 2016, pp. T126 - T127.",
        doi: "doi not available",
        citationheader: "[doi not available] 105~106_x000D_",
        writeenergyj: 3e-10,
        energyj: 3e-10,
    },
    {
        name: "Other",
        publicationyear: "VLSI 2016",
        _2d3dgeometry: "2D Planar",
        structure: "1T1R",
        tematerialbe: "Ru/PSE/Cu",
        celldimension: "~ 50 nm ϕ",
        speedns: "103 ",
        dcpeakvoltagev: "~ 2",
        dcpeakcurrentua: 500,
        hrslrsratio: "~ 105 ",
        rhigh: "108",
        rlow: "103 ",
        retention: "1000h@ 150 ℃",
        citation: "K. Okamoto, et al., Robust Cu atom switch with over 400C thermally tolerant polymer-solid electrolyte (TT-PSE) for nonvolatile programmable logic. VLSI 2016, pp. T124 - T125.",
        doi: "doi not available",
        citationheader: "[doi not available] 103 _x000D_",
        writeenergyj: 1e-09,
        energyj: 1e-09,
    },
    {
        name: "Other",
        publicationyear: "VLSI 2006",
        _2d3dgeometry: "2D Planar",
        structure: "1T1CBJ",
        tematerialbe: "Ag/GeSe/W ",
        celldimension: "0.0648μm2  (8F2)",
        speedns: "<50 (chip)",
        dcpeakvoltagev: ">0.6",
        dcpeakcurrentua: "~10",
        hrslrsratio: "~107 ",
        rhigh: "1011",
        rlow: "104",
        endurance: "106",
        retention: "10y@ 70℃ ",
        citation: "H. Hönigschmid, et al. A Non-Volatile 2Mbit CBRAM Memory Core Featuring Advanced Read and Program Control. VLSI Circuits 2006, pp. 110-111.",
        doi: "doi 10.1109/VLSIC.2006.1705334",
        citationheader: "[doi 10.1109/VLSIC.2006.1705334] 104_x000D_",
    },
    {
        name: "Other",
        publicationyear: "IEDM 2007",
        _2d3dgeometry: "2D Planar",
        structure: "1T1R",
        tematerialbe: "TE/CuTe/GdOx/W",
        celldimension: "~40nmϕ",
        speedns: 5,
        dcpeakvoltagev: "~1",
        dcpeakcurrentua: "~110",
        hrslrsratio: "~103 ",
        rhigh: "107",
        rlow: "104",
        endurance: "105",
        retention: "100h@ 100℃(~10y) ",
        citation: "K. Aratani, et al. A Novel Resistance Memory with High Scalability and Nanosecond Switching. IEDM 2007, pp. 783-786.",
        doi: "doi: 10.1109/IEDM.2007.4419064",
        citationheader: "[doi: 10.1109/IEDM.2007.4419064] 104_x000D_",
    },
    {
        name: "Other",
        publicationyear: "VLSI 2007",
        _2d3dgeometry: "2D Planar",
        structure: "1R",
        tematerialbe: "Cu/Ta2O5/Pt",
        celldimension: "4F2",
        speedns: 100000,
        dcpeakvoltagev: "~3",
        dcpeakcurrentua: 100,
        hrslrsratio: "~106 ",
        rlow: "<100",
        endurance: ">104 ",
        retention: "10y@ RT ",
        citation: "T. Sakamoto, et al. A Ta2O5 solid-electrolyte switch with improved reliability. VLSI Tech. 2007, pp. 38-39.",
        doi: "doi: 10.1109/VLSIT.2007.4339718",
        citationheader: "[doi: 10.1109/VLSIT.2007.4339718] <100_x000D_",
    },
    {
        name: "Other",
        publicationyear: "VLSI 2009",
        _2d3dgeometry: "2D Planar",
        structure: "1T1R",
        tematerialbe: "Cu/Ta2O5/TaSiO/Ru ",
        celldimension: "N/A  (0.13um Tech)",
        speedns: "N/A ",
        dcpeakvoltagev: "<7",
        dcpeakcurrentua: 5000,
        hrslrsratio: ">109 ",
        rhigh: "1010",
        rlow: "100",
        endurance: 500,
        retention: "10y@ RT ",
        citation: "T. Sakamoto, et al. Nonvolatile solid-electrolyte switch embedded into Cu interconnect. VLSI Tech. 2009, pp. 130-131.",
        doi: "doi not available",
        citationheader: "[doi not available] 100_x000D_",
    },
    {
        name: "Other",
        publicationyear: "VLSI 2010",
        _2d3dgeometry: "2D Planar",
        structure: "1R",
        tematerialbe: "Cu/TaSiO/Ru ",
        celldimension: "4F2",
        speedns: "N/A ",
        dcpeakvoltagev: "<4",
        dcpeakcurrentua: 420,
        hrslrsratio: ">106 ",
        rhigh: "109",
        rlow: "800",
        endurance: "N/A ",
        retention: "10y@ 150℃ ",
        citation: "N. Banno, et al. Reliable solid-electrolyte crossbar switch for programmable logic device. VLSI Tech. 2010, pp. 115-116.",
        doi: "doi: 10.1109/VLSIT.2010.5556192",
        citationheader: "[doi: 10.1109/VLSIT.2010.5556192] 800_x000D_",
    },
    {
        name: "Other",
        publicationyear: "APL 2010",
        _2d3dgeometry: "2D Planar",
        structure: "1R",
        tematerialbe: "Cu/CuS2/Ru",
        celldimension: "Tens of μm2  (>40μm2)",
        speedns: "N/A ",
        dcpeakvoltagev: "<0.2",
        dcpeakcurrentua: ">25",
        hrslrsratio: "~104 ",
        rhigh: "106",
        rlow: "<100",
        endurance: ">100 ",
        retention: "N/A ",
        citation: "T. Sakamoto, et al. Nonvolatile triode switch using electrochemical reaction in copper sulfide. APL 96, 252104 (2010). ",
        doi: "doi not available",
        citationheader: "[doi not available] <100_x000D_",
    },
    {
        name: "Other",
        publicationyear: "IEDM 2011",
        _2d3dgeometry: "2D Planar",
        structure: "1R",
        tematerialbe: "Cu/HfO2/Pt",
        celldimension: "sub 5nm",
        speedns: "N/A ",
        dcpeakvoltagev: "<2",
        dcpeakcurrentua: "<2",
        hrslrsratio: "~103 ",
        rhigh: "1010",
        rlow: "106~107",
        endurance: "N/A ",
        retention: "N/A ",
        citation: "J. Park, et al. Quantized Conductive Filament Formed by Limited Cu Source in Sub-5nm Era. IEDM 2011, pp. 3.7.1-3.7.4. ",
        doi: "doi: 10.1109/IEDM.2011.6131484",
        citationheader: "[doi: 10.1109/IEDM.2011.6131484] 106~107_x000D_",
    },
    {
        name: "Other",
        publicationyear: "IEDM 2011",
        _2d3dgeometry: "2D Planar",
        structure: "1T1R",
        tematerialbe: "Cu/TiO2/PSE/Ru",
        celldimension: "N/A  (~200nm)",
        speedns: "N/A ",
        dcpeakvoltagev: "~3",
        dcpeakcurrentua: ">400",
        hrslrsratio: "~105 ",
        rhigh: "108",
        rlow: "400",
        endurance: "N/A ",
        retention: "10y@ 105℃ ",
        citation: "K. Okamoto, et al. Conducting Mechanism of Atom Switch with Polymer Solid-electrolyte. IEDM 2011, pp. 12.2.1-12.2.4. ",
        comments: "polymer",
        doi: "doi: 10.1109/IEDM.2011.6131538",
        citationheader: "[doi: 10.1109/IEDM.2011.6131538] 400_x000D_",
    },
    {
        name: "Other",
        publicationyear: "ISSCC 2011",
        _2d3dgeometry: "2D Planar",
        structure: "1T1R",
        tematerialbe: "TE/CuTe/GdOx/W3",
        celldimension: "2.24μm2",
        speedns: 5,
        dcpeakvoltagev: "N/A ",
        dcpeakcurrentua: "N/A ",
        hrslrsratio: "N/A ",
        rhigh: ">105",
        rlow: "104",
        endurance: "N/A ",
        retention: "N/A ",
        citation: "W. Otsuka, et al. A 4Mb Conductive-Bridge Resistive Memory with 2.3GB/s Read-Throughput and 216MB/s Program-Throughput. ISSCC 2011, pp. 210-211. ",
        comments: "4Mb chip",
        doi: "doi: 10.1109/ISSCC.2011.5746286",
        citationheader: "[doi: 10.1109/ISSCC.2011.5746286] 104_x000D_",
    },
    {
        name: "Other",
        publicationyear: "IEDM 2012",
        _2d3dgeometry: "2D Planar",
        structure: "1T1R",
        tematerialbe: "Ag/GeS2/W",
        celldimension: "N/A ",
        speedns: "N/A ",
        dcpeakvoltagev: "<0.4",
        dcpeakcurrentua: "<1.5",
        hrslrsratio: "~103 ",
        rhigh: "106",
        rlow: "103",
        endurance: 400,
        retention: "N/A ",
        citation: "M. Suri, et al. CBRAM Devices as Binary Synapses for Low-Power Stochastic Neuromorphic Systems: Auditory (Cochlea) and Visual (Retina) Cognitive Processing Applications. IEDM 2012, pp. 10.3.1-10.3.4. ",
        doi: "doi: 10.1109/IEDM.2012.6479017",
    },
    {
        name: "Other",
        publicationyear: "VLSI 2012",
        _2d3dgeometry: "2D Planar",
        structure: "1R",
        tematerialbe: "W/HfO2/SiO2/ Cu-GST",
        speedns: 1000,
        dcpeakvoltagev: "<3",
        dcpeakcurrentua: 0.1,
        hrslrsratio: "~105",
        rhigh: "1010",
        rlow: "105",
        endurance: "N/A ",
        retention: "N/A ",
        citation: "F. Lee, et al. A Novel Cross Point One-Resistor (0T1R) Conductive Bridge Random Access Memory (CBRAM) with Ultra Low Set/Reset Operation Current. VLSI Tech. 2012, pp. 67-68. ",
        doi: "doi: 10.1109/VLSIT.2012.6242464",
    },
    {
        name: "Other",
        publicationyear: "VLSI 2013",
        _2d3dgeometry: "2D Planar",
        structure: "1R",
        tematerialbe: "Cu-GST/CuOx/ SiO2/W",
        speedns: 10000,
        dcpeakvoltagev: "~1",
        dcpeakcurrentua: 100,
        hrslrsratio: ">107 ",
        rhigh: "1011",
        rlow: "104",
        endurance: "104",
        retention: "10y@ 70℃ ",
        citation: "F. Lee, et al. A Novel Conducting Bridge Resistive Memory Using a Semiconducting Dynamic E-field Moderating Layer. VLSI Tech. 2013, pp. T104-T105.",
        doi: "doi not available",
    },
    {
        name: "Other",
        publicationyear: "VLSI 2014",
        _2d3dgeometry: "2D Planar",
        structure: "1R",
        tematerialbe: "Cu/Al0.5Ti0.5Ox/ PSE/Ru ",
        celldimension: "N/A  (65nm Tech)",
        speedns: "10 (chip) ",
        dcpeakvoltagev: "<2",
        dcpeakcurrentua: "<1000",
        hrslrsratio: "~103 ",
        rhigh: "106~108",
        rlow: "103",
        endurance: ">103 ",
        retention: ">3000h@ 150℃ ",
        citation: "N. Banno, et al. A Fast and Low-Voltage Cu Complementary-Atom-Switch 1Mb Array with High-Temperature Retention. VLSI Tech. 2014.",
        doi: "doi: 10.1109/VLSIT.2014.6894437",
    },
    {
        name: "Other",
        publicationyear: "IEDM 2015",
        _2d3dgeometry: "2D Planar",
        structure: "1R",
        tematerialbe: "Cu/Al2O3/poly-Si",
        celldimension: "4 μm2",
        speedns: "5 x 105",
        dcpeakvoltagev: "< 3",
        dcpeakcurrentua: "< 0.1",
        hrslrsratio: ">103 ",
        rhigh: "1010",
        rlow: "107",
        retention: "3h@ 85 ℃ ",
        citation: "B. Chen, et al., Efficient in-memory computing architecture based on crossbar arrays. IEDM 2015, pp. 17.5.1 - 17.5.4.",
        doi: "doi: 10.1109/IEDM.2015.7409720",
    },
    {
        name: "STT-MRAM",
        publicationyear: "IEDM Tech. Dig. 2005",
        switchingmechanism: "STT",
        orientationsofmagnetization: "IMA",
        mtjdiameternmforpmaortotalcellareaum2forima: 0.017825,
        pulsewidthns: 2,
        writecurrentdensityforparallelwriteam2: "3.39x1010",
        writecurrentforparallelwriteua: 700,
        rpohms: "1.12x103",
        rainparallelstateohmsum2: 20,
        writeenergycalculatedfrommeasuredivrandtj: "1.10x10-12",
        tmr: 100,
        endurance: ">1012",
        citation: "M. Hosomi et al., A Novel Nonvolatile Memory with Spin Torque Transfer Magnetization Switching: Spin-RAM, IEDM Tech. Dig., 2005",
        comments: "1T1MTJ.",
        doi: "doi: 10.1109/LMAG.2016.2539256",
        highlights: "x",
        header: "CoFeB/MgO/CoFeB/Ru/CoFe IEDM Tech. Dig. 2005 [1]",
        counter: 1,
        citationheader: "[1] M. Hosomi et al., A Novel Nonvolatile Memory with Spin Torque Transfer Magnetization Switching: Spin-RAM, IEDM Tech. Dig., 2005_x000D_",
    },
    {
        name: "STT-MRAM",
        publicationyear: " APL 2010 ",
        switchingmechanism: "STT",
        orientationsofmagnetization: "IMA",
        mtjdiameternmforpmaortotalcellareaum2forima: 0.010799999999999999,
        pulsewidthns: 0.5,
        writevoltagev: 0.7,
        writeenergycalculatedfrommeasuredivrandtj: "4.50x10-13",
        tmr: ">100",
        thermalstabilityfactorrtdelta: 40,
        citation: "H. Liu et al., Ultrafast switching in magnetic tunnel junction based orthogonal spin transfer devices, Appl. Phys. Lett. 97, 242510, 2010",
        comments: "1MTJ. Calculated by Xin.",
        doi: "doi: 10.1109/LMAG.2016.2539256",
        highlights: "x",
        header: "CoFeB/MgO/Co/FeB/Ru/CoFe/PtMn  APL 2010  [2]",
        counter: 2,
        citationheader: "[2] H. Liu et al., Ultrafast switching in magnetic tunnel junction based orthogonal spin transfer devices, Appl. Phys. Lett. 97, 242510, 2010_x000D_",
    },
    {
        name: "STT-MRAM",
        publicationyear: "J. Appl. Phys. 2011",
        switchingmechanism: "STT",
        orientationsofmagnetization: "IMA",
        mtjdiameternmforpmaortotalcellareaum2forima: 0.008775000000000002,
        pulsewidthns: 0.6,
        writevoltagev: 0.83,
        rpohms: "5.58x102",
        rainparallelstateohmsum2: 4.9,
        writeenergycalculatedfrommeasuredivrandtj: "7.40x10-13",
        tmr: ">140",
        thermalstabilityfactorrtdelta: 90,
        citation: "Z.M. Zeng et al., Effect of resistance-area product on spin-transfer switching in MgO-based magnetic tunnel junction memory cells, J. Appl. Phys. 98, 072512,2011",
        comments: "1MTJ.",
        doi: "doi: 10.1109/LMAG.2016.2539256",
        highlights: "x",
        header: "PtMn/CoFe/Ru/CoFeB/MgO J. Appl. Phys. 2011 [3]",
        counter: 3,
        citationheader: "[3] Z.M. Zeng et al., Effect of resistance-area product on spin-transfer switching in MgO-based magnetic tunnel junction memory cells, J. Appl. Phys. 98, 072512,2011_x000D_",
    },
    {
        name: "STT-MRAM",
        publicationyear: "Appl. Phys. 2011",
        switchingmechanism: "STT",
        orientationsofmagnetization: "IMA",
        pulsewidthns: 2,
        writevoltagev: 0.46,
        rainparallelstateohmsum2: 4.9,
        writeenergycalculatedfrommeasuredivrandtj: "6.10x10-13",
        tmr: ">140",
        thermalstabilityfactorrtdelta: 90,
        citation: "Z.M. Zeng et al., Effect of resistance-area product on spin-transfer switching in MgO-based magnetic tunnel junction memory cells, J. Appl. Phys. 98, 072512,2011",
        comments: "1MTJ. Calculated by Xin.",
        doi: "doi: 10.1109/LMAG.2016.2539256",
        highlights: "x",
        header: "PtMn/CoFe/Ru/CoFeB/MgO Appl. Phys. 2011 [4]",
        counter: 4,
        citationheader: "[4] Z.M. Zeng et al., Effect of resistance-area product on spin-transfer switching in MgO-based magnetic tunnel junction memory cells, J. Appl. Phys. 98, 072512,2011_x000D_",
    },
    {
        name: "STT-MRAM",
        publicationyear: "Appl. Phys. 2011",
        switchingmechanism: "STT",
        orientationsofmagnetization: "IMA",
        pulsewidthns: 1.2,
        writevoltagev: 0.56,
        rainparallelstateohmsum2: 4.9,
        writeenergycalculatedfrommeasuredivrandtj: "5.20x10-13",
        tmr: ">140",
        thermalstabilityfactorrtdelta: 90,
        citation: "Z.M. Zeng et al., Effect of resistance-area product on spin-transfer switching in MgO-based magnetic tunnel junction memory cells, J. Appl. Phys. 98, 072512,2011",
        comments: "1MTJ. Calculated by Xin.",
        doi: "doi: 10.1109/LMAG.2016.2539256",
        highlights: "x",
        header: "PtMn/CoFe/Ru/CoFeB/MgO Appl. Phys. 2011 [5]",
        counter: 5,
        citationheader: "[5] Z.M. Zeng et al., Effect of resistance-area product on spin-transfer switching in MgO-based magnetic tunnel junction memory cells, J. Appl. Phys. 98, 072512,2011_x000D_",
    },
    {
        name: "STT-MRAM",
        publicationyear: "Appl. Phys. 2011",
        switchingmechanism: "STT",
        orientationsofmagnetization: "IMA",
        pulsewidthns: 1,
        writevoltagev: 0.65,
        rainparallelstateohmsum2: 4.9,
        writeenergycalculatedfrommeasuredivrandtj: "5.80x10-13",
        tmr: ">140",
        thermalstabilityfactorrtdelta: 90,
        citation: "Z.M. Zeng et al., Effect of resistance-area product on spin-transfer switching in MgO-based magnetic tunnel junction memory cells, J. Appl. Phys. 98, 072512,2011",
        comments: "1MTJ. Calculated by Xin.",
        doi: "doi: 10.1109/LMAG.2016.2539256",
        highlights: "x",
        header: "PtMn/CoFe/Ru/CoFeB/MgO Appl. Phys. 2011 [6]",
        counter: 6,
        citationheader: "[6] Z.M. Zeng et al., Effect of resistance-area product on spin-transfer switching in MgO-based magnetic tunnel junction memory cells, J. Appl. Phys. 98, 072512,2011_x000D_",
    },
    {
        name: "STT-MRAM",
        publicationyear: "Appl. Phys. 2011",
        switchingmechanism: "STT",
        orientationsofmagnetization: "IMA",
        pulsewidthns: 0.7,
        writevoltagev: 0.74,
        rainparallelstateohmsum2: 4.9,
        writeenergycalculatedfrommeasuredivrandtj: "5.40x10-13",
        tmr: ">140",
        thermalstabilityfactorrtdelta: 90,
        citation: "Z.M. Zeng et al., Effect of resistance-area product on spin-transfer switching in MgO-based magnetic tunnel junction memory cells, J. Appl. Phys. 98, 072512,2011",
        comments: "1MTJ. Calculated by Xin.",
        doi: "doi: 10.1109/LMAG.2016.2539256",
        highlights: "x",
        header: "PtMn/CoFe/Ru/CoFeB/MgO Appl. Phys. 2011 [7]",
        counter: 7,
        citationheader: "[7] Z.M. Zeng et al., Effect of resistance-area product on spin-transfer switching in MgO-based magnetic tunnel junction memory cells, J. Appl. Phys. 98, 072512,2011_x000D_",
    },
    {
        name: "STT-MRAM",
        publicationyear: "Appl. Phys. 2011",
        switchingmechanism: "STT",
        orientationsofmagnetization: "IMA",
        pulsewidthns: 0.6,
        writevoltagev: 0.83,
        rainparallelstateohmsum2: 4.9,
        writeenergycalculatedfrommeasuredivrandtj: "6.10x10-13",
        tmr: ">140",
        thermalstabilityfactorrtdelta: 90,
        citation: "Z.M. Zeng et al., Effect of resistance-area product on spin-transfer switching in MgO-based magnetic tunnel junction memory cells, J. Appl. Phys. 98, 072512,2011",
        comments: "1MTJ. Calculated by Xin.",
        doi: "doi: 10.1109/LMAG.2016.2539256",
        highlights: "x",
        header: "PtMn/CoFe/Ru/CoFeB/MgO Appl. Phys. 2011 [8]",
        counter: 8,
        citationheader: "[8] Z.M. Zeng et al., Effect of resistance-area product on spin-transfer switching in MgO-based magnetic tunnel junction memory cells, J. Appl. Phys. 98, 072512,2011_x000D_",
    },
    {
        name: "STT-MRAM",
        publicationyear: "APL 2011 ",
        switchingmechanism: "STT",
        orientationsofmagnetization: "PMA",
        mtjdiameternmforpmaortotalcellareaum2forima: 110,
        pulsewidthns: 50,
        writevoltagev: 0.29,
        rpohms: "1.50x103",
        rainparallelstateohmsum2: 14.24775,
        writeenergycalculatedfrommeasuredivrandtj: "2.80x10-12",
        tmr: 46,
        thermalstabilityfactorrtdelta: 45,
        citation: "D. C. Worledge et al., Spin torque switching of perpendicular Ta ∣ CoFeB ∣ MgO -based magnetic tunnel Junctions, Appl. Phys.  Lett. 98, 02250, 2011",
        comments: "1MTJ. No resistance or current given, so cannot calculate energy",
        doi: "doi: 10.1109/LMAG.2016.2539256",
        highlights: "x",
        header: "Ta/CoFeB/MgO/Fe/CoFeB/Ta APL 2011  [4]",
        counter: 4,
        citationheader: "[4] D. C. Worledge et al., Spin torque switching of perpendicular Ta ∣ CoFeB ∣ MgO -based magnetic tunnel Junctions, Appl. Phys.  Lett. 98, 02250, 2011_x000D_",
    },
    {
        name: "STT-MRAM",
        publicationyear: "J. Appl. Phys. 2012",
        switchingmechanism: "STT",
        orientationsofmagnetization: "PMA",
        mtjdiameternmforpmaortotalcellareaum2forima: 30,
        pulsewidthns: 20,
        writecurrentforparallelwriteua: 48,
        rpohms: "1.42x103",
        rainparallelstateohmsum2: 10,
        writeenergycalculatedfrommeasuredivrandtj: "6.54x10-14",
        tmr: 50,
        thermalstabilityfactorrtdelta: 25,
        citation: "M.Gajek et al., Spin torque switching of 20 nm magnetic tunnel junctions with perpendicular anisotropy, J. Appl. Phys. 100, 132408 , 2012",
        comments: "1MTJ.",
        doi: "doi: 10.1109/LMAG.2016.2539256",
        highlights: "x",
        header: "Ta-based seed/ CoFeB/MgO/Fe/CoFeB  J. Appl. Phys. 2012 [5]",
        counter: 5,
        citationheader: "[5] M.Gajek et al., Spin torque switching of 20 nm magnetic tunnel junctions with perpendicular anisotropy, J. Appl. Phys. 100, 132408 , 2012_x000D_",
    },
    {
        name: "STT-MRAM",
        publicationyear: "J. Appl. Phys. 2012",
        switchingmechanism: "STT",
        orientationsofmagnetization: "PMA",
        mtjdiameternmforpmaortotalcellareaum2forima: 30,
        pulsewidthns: 30,
        writecurrentforparallelwriteua: 46,
        rpohms: "1.42x103",
        rainparallelstateohmsum2: 10,
        writeenergycalculatedfrommeasuredivrandtj: "9.01x10-14",
        tmr: 50,
        thermalstabilityfactorrtdelta: 25,
        citation: "M.Gajek et al., Spin torque switching of 20 nm magnetic tunnel junctions with perpendicular anisotropy, J. Appl. Phys. 100, 132408 , 2012",
        comments: "1MTJ. Calculated by Xin and Jean Anne (same result).",
        doi: "doi: 10.1109/LMAG.2016.2539256",
        highlights: "x",
        header: "Ta-based seed/ CoFeB/MgO/Fe/CoFeB  J. Appl. Phys. 2012 [6]",
        counter: 6,
        citationheader: "[6] M.Gajek et al., Spin torque switching of 20 nm magnetic tunnel junctions with perpendicular anisotropy, J. Appl. Phys. 100, 132408 , 2012_x000D_",
    },
    {
        name: "STT-MRAM",
        publicationyear: "J. Appl. Phys. 2012",
        switchingmechanism: "STT",
        orientationsofmagnetization: "PMA",
        mtjdiameternmforpmaortotalcellareaum2forima: 30,
        pulsewidthns: 50,
        writecurrentforparallelwriteua: 44,
        rpohms: "1.42x103",
        rainparallelstateohmsum2: 10,
        writeenergycalculatedfrommeasuredivrandtj: "1.37x10-13",
        tmr: 50,
        thermalstabilityfactorrtdelta: 25,
        citation: "M.Gajek et al., Spin torque switching of 20 nm magnetic tunnel junctions with perpendicular anisotropy, J. Appl. Phys. 100, 132408 , 2012",
        comments: "1MTJ. Calculated by Xin and Jean Anne (same result).",
        doi: "doi: 10.1109/LMAG.2016.2539256",
        highlights: "x",
        header: "Ta-based seed/ CoFeB/MgO/Fe/CoFeB  J. Appl. Phys. 2012 [7]",
        counter: 7,
        citationheader: "[7] M.Gajek et al., Spin torque switching of 20 nm magnetic tunnel junctions with perpendicular anisotropy, J. Appl. Phys. 100, 132408 , 2012_x000D_",
    },
    {
        name: "STT-MRAM",
        publicationyear: "IEDM 2012",
        switchingmechanism: "STT",
        orientationsofmagnetization: "PMA",
        mtjdiameternmforpmaortotalcellareaum2forima: 53,
        pulsewidthns: 100,
        writevoltagev: 0.34,
        rainparallelstateohmsum2: 7,
        writeenergycalculatedfrommeasuredivrandtj: "1.17x10-12",
        tmr: 60,
        thermalstabilityfactorrtdelta: 52,
        citation: "K. Tsunoda et al., A Novel MTJ for STT-MRAM with a Dummy Free Layer and Dual Tunnel Junctions, IEDM 2012",
        comments: "1MTJ. Calculated by Xin.",
        doi: "doi: 10.1109/LMAG.2016.2539256",
        highlights: "x",
        header: "Dummy free/ MgO/Stacked free/ MgO/SAF pinned IEDM 2012 [8]",
        counter: 8,
        citationheader: "[8] K. Tsunoda et al., A Novel MTJ for STT-MRAM with a Dummy Free Layer and Dual Tunnel Junctions, IEDM 2012_x000D_",
    },
    {
        name: "STT-MRAM",
        publicationyear: "IEDM 2012",
        switchingmechanism: "STT",
        orientationsofmagnetization: "PMA",
        mtjdiameternmforpmaortotalcellareaum2forima: 80,
        pulsewidthns: 20,
        writevoltagev: 1.6,
        rpohms: "2.59x104",
        rainparallelstateohmsum2: 130,
        writeenergycalculatedfrommeasuredivrandtj: "1.98x10-12",
        tmr: 80,
        thermalstabilityfactorrtdelta: 33.4,
        citation: "Y.H. Wang, Impact of Stray Field on the Switching Properties of Perpendicular MTJ for Scaled MRAM, IEDM 2012",
        comments: "1MTJ.",
        doi: "doi: 10.1109/LMAG.2016.2539256",
        highlights: "x",
        header: "Ta/Ru/Ta/CoFeB/MgO/CoFeB/Ta/Ru IEDM 2012 [9]",
        counter: 9,
        citationheader: "[9] Y.H. Wang, Impact of Stray Field on the Switching Properties of Perpendicular MTJ for Scaled MRAM, IEDM 2012_x000D_",
    },
    {
        name: "STT-MRAM",
        publicationyear: "IEDM 2012 ",
        switchingmechanism: "STT",
        orientationsofmagnetization: "PMA",
        mtjdiameternmforpmaortotalcellareaum2forima: 30,
        pulsewidthns: 3,
        writevoltagev: 0.6,
        writecurrentforparallelwriteua: 50,
        writeenergycalculatedfrommeasuredivrandtj: "9.00x10-14",
        tmr: 73,
        thermalstabilityfactorrtdelta: 61,
        citation: "E. Kitagawa et al., Impact of ultra low power and fast write operation of advanced perpendicular MTJ on power reduction for high-performance mobile CPU, IEDM 2012",
        comments: "1T1MTJ.",
        doi: "doi: 10.1109/LMAG.2016.2539256",
        highlights: "x",
        header: "Reference layer /MgO/Storage layer IEDM 2012  [10]",
        counter: 10,
        citationheader: "[10] E. Kitagawa et al., Impact of ultra low power and fast write operation of advanced perpendicular MTJ on power reduction for high-performance mobile CPU, IEDM 2012_x000D_",
    },
    {
        name: "STT-MRAM",
        publicationyear: "APE 2012 ",
        switchingmechanism: "STT",
        orientationsofmagnetization: "PMA",
        mtjdiameternmforpmaortotalcellareaum2forima: 37,
        pulsewidthns: 50,
        writevoltagev: 0.3,
        writecurrentforparallelwriteua: 50,
        rpohms: "6.14x103",
        rainparallelstateohmsum2: 6.6,
        writeenergycalculatedfrommeasuredivrandtj: "7.50x10-13",
        tmr: 102,
        thermalstabilityfactorrtdelta: 74,
        citation: "G. Jan et al., High Spin Torque Efficiency of Magnetic Tunnel Junctions with MgO/CoFeB/MgO Free Layer, Applied Physics Express 5 093008, 2012",
        comments: "1T1MTJ.",
        doi: "doi: 10.1109/LMAG.2016.2539256",
        highlights: "x",
        header: "MgO/CoFeB/MgO APE 2012  [11]",
        counter: 11,
        citationheader: "[11] G. Jan et al., High Spin Torque Efficiency of Magnetic Tunnel Junctions with MgO/CoFeB/MgO Free Layer, Applied Physics Express 5 093008, 2012_x000D_",
    },
    {
        name: "STT-MRAM",
        publicationyear: "J. Appl. Phys. 2012 ",
        switchingmechanism: "STT",
        orientationsofmagnetization: "IMA",
        mtjdiameternmforpmaortotalcellareaum2forima: 0.0075,
        pulsewidthns: 0.2,
        writevoltagev: 1.89,
        writeenergycalculatedfrommeasuredivrandtj: "2.10x10-13",
        tmr: 100,
        endurance: "103~104",
        thermalstabilityfactorrtdelta: 65,
        citation: "H. Zhao et al., Sub-200 ps spin transfer torque switching in in-plane magnetic tunnel junctions with interface perpendicular anisotropy ,J. Phys. D: Appl. Phys. 45, 025001 , 2012",
        comments: "1MTJ. Calculated by Xin.",
        doi: "doi: 10.1109/LMAG.2016.2539256",
        highlights: "x",
        header: "PtMn/CoFe/Ru/CoFeB/MgO/CoFeB J. Appl. Phys. 2012  [12]",
        counter: 12,
        citationheader: "[12] H. Zhao et al., Sub-200 ps spin transfer torque switching in in-plane magnetic tunnel junctions with interface perpendicular anisotropy ,J. Phys. D: Appl. Phys. 45, 025001 , 2012_x000D_",
    },
    {
        name: "STT-MRAM",
        publicationyear: "J. Appl. Phys. 2014",
        switchingmechanism: "STT",
        orientationsofmagnetization: "PMA",
        mtjdiameternmforpmaortotalcellareaum2forima: 45,
        pulsewidthns: 2,
        writecurrentforparallelwriteua: 250,
        rpohms: "7.55x103",
        rainparallelstateohmsum2: 12,
        writeenergycalculatedfrommeasuredivrandtj: "9.44x10-13",
        tmr: 150,
        thermalstabilityfactorrtdelta: 120,
        citation: "L. Thomas et al., Perpendicular spin transfer torque magnetic random access memories with high spin torque efficiency and thermal stability for embedded applications (invited), J. Appl. Phys. 115, 172615, 2014",
        comments: "1T1MTJ.",
        doi: "doi: 10.1109/LMAG.2016.2539256",
        highlights: "x",
        header: "CoFeB/MgO/CoFeB J. Appl. Phys. 2014 [13]",
        counter: 13,
        citationheader: "[13] L. Thomas et al., Perpendicular spin transfer torque magnetic random access memories with high spin torque efficiency and thermal stability for embedded applications (invited), J. Appl. Phys. 115, 172615, 2014_x000D_",
    },
    {
        name: "STT-MRAM",
        publicationyear: "J. Appl. Phys. 2014",
        switchingmechanism: "STT",
        orientationsofmagnetization: "PMA",
        mtjdiameternmforpmaortotalcellareaum2forima: 45,
        pulsewidthns: 3,
        writecurrentforparallelwriteua: 184,
        rpohms: "7.55x103",
        rainparallelstateohmsum2: 12,
        writeenergycalculatedfrommeasuredivrandtj: "7.66x10-13",
        tmr: 150,
        thermalstabilityfactorrtdelta: 120,
        citation: "L. Thomas et al., Perpendicular spin transfer torque magnetic random access memories with high spin torque efficiency and thermal stability for embedded applications (invited), J. Appl. Phys. 115, 172615, 2014",
        comments: "1T1MTJ. Calculated by Xin.",
        doi: "doi: 10.1109/LMAG.2016.2539256",
        highlights: "x",
        header: "CoFeB/MgO/CoFeB J. Appl. Phys. 2014 [14]",
        counter: 14,
        citationheader: "[14] L. Thomas et al., Perpendicular spin transfer torque magnetic random access memories with high spin torque efficiency and thermal stability for embedded applications (invited), J. Appl. Phys. 115, 172615, 2014_x000D_",
    },
    {
        name: "STT-MRAM",
        publicationyear: "J. Appl. Phys. 2014",
        switchingmechanism: "STT",
        orientationsofmagnetization: "PMA",
        mtjdiameternmforpmaortotalcellareaum2forima: 45,
        pulsewidthns: 4,
        writecurrentforparallelwriteua: 145,
        rpohms: "7.55x103",
        rainparallelstateohmsum2: 12,
        writeenergycalculatedfrommeasuredivrandtj: "6.34x10-13",
        tmr: 150,
        thermalstabilityfactorrtdelta: 120,
        citation: "L. Thomas et al., Perpendicular spin transfer torque magnetic random access memories with high spin torque efficiency and thermal stability for embedded applications (invited), J. Appl. Phys. 115, 172615, 2014",
        comments: "1T1MTJ. Calculated by Xin.",
        doi: "doi: 10.1109/LMAG.2016.2539256",
        highlights: "x",
        header: "CoFeB/MgO/CoFeB J. Appl. Phys. 2014 [15]",
        counter: 15,
        citationheader: "[15] L. Thomas et al., Perpendicular spin transfer torque magnetic random access memories with high spin torque efficiency and thermal stability for embedded applications (invited), J. Appl. Phys. 115, 172615, 2014_x000D_",
    },
    {
        name: "STT-MRAM",
        publicationyear: "J. Appl. Phys. 2014",
        switchingmechanism: "STT",
        orientationsofmagnetization: "PMA",
        mtjdiameternmforpmaortotalcellareaum2forima: 45,
        pulsewidthns: 5,
        writecurrentforparallelwriteua: 125,
        rpohms: "7.55x103",
        rainparallelstateohmsum2: 12,
        writeenergycalculatedfrommeasuredivrandtj: "5.89x10-13",
        tmr: 150,
        thermalstabilityfactorrtdelta: 120,
        citation: "L. Thomas et al., Perpendicular spin transfer torque magnetic random access memories with high spin torque efficiency and thermal stability for embedded applications (invited), J. Appl. Phys. 115, 172615, 2014",
        comments: "1T1MTJ. Calculated by Xin.",
        doi: "doi: 10.1109/LMAG.2016.2539256",
        highlights: "x",
        header: "CoFeB/MgO/CoFeB J. Appl. Phys. 2014 [16]",
        counter: 16,
        citationheader: "[16] L. Thomas et al., Perpendicular spin transfer torque magnetic random access memories with high spin torque efficiency and thermal stability for embedded applications (invited), J. Appl. Phys. 115, 172615, 2014_x000D_",
    },
    {
        name: "STT-MRAM",
        publicationyear: "J. Appl. Phys. 2014",
        switchingmechanism: "STT",
        orientationsofmagnetization: "PMA",
        mtjdiameternmforpmaortotalcellareaum2forima: 45,
        pulsewidthns: 10,
        writecurrentforparallelwriteua: 66,
        rpohms: "7.55x103",
        rainparallelstateohmsum2: 12,
        writeenergycalculatedfrommeasuredivrandtj: "3.29x10-13",
        tmr: 150,
        thermalstabilityfactorrtdelta: 120,
        citation: "L. Thomas et al., Perpendicular spin transfer torque magnetic random access memories with high spin torque efficiency and thermal stability for embedded applications (invited), J. Appl. Phys. 115, 172615, 2014",
        comments: "1T1MTJ. Calculated by Xin.",
        doi: "doi: 10.1109/LMAG.2016.2539256",
        highlights: "x",
        header: "CoFeB/MgO/CoFeB J. Appl. Phys. 2014 [17]",
        counter: 17,
        citationheader: "[17] L. Thomas et al., Perpendicular spin transfer torque magnetic random access memories with high spin torque efficiency and thermal stability for embedded applications (invited), J. Appl. Phys. 115, 172615, 2014_x000D_",
    },
    {
        name: "STT-MRAM",
        publicationyear: "ISSCC 2015",
        switchingmechanism: "STT",
        orientationsofmagnetization: "PMA",
        mtjdiameternm: 47,
        pulsewidthns: 1,
        writevoltagev: 2.4,
        readvoltagev: 1.2,
        writecurrentdensityforparallelwriteam2: "4.50x1010",
        writecurrentdensityforparallelwriteandshortesttimepulseam2: 44981012822.472046,
        writecurrentforparallelwriteua: 78,
        writeenergycalculatedfrommeasuredivrandtj: "1.87x10-13",
        citation: "Noguchi, H. et al, 2015, 2015 IEEE International Solid-State Circuits Conference-(ISSCC) Digest of Technical Papers, 7.5 A 3.3 ns-access-time 71.2μW/MHz 1Mb embedded STT-MRAM using physically eliminated read-disturb scheme and normally-off memory architecture. pp. 1-3",
        doi: "doi:  10.1109/IEDM.2014.7047131",
        highlights: "x",
        header: "CMOS integrated ISSCC 2015 [1]",
        counter: 1,
        citationheader: "[1] Noguchi, H. et al, 2015, 2015 IEEE International Solid-State Circuits Conference-(ISSCC) Digest of Technical Papers, 7.5 A 3.3 ns-access-time 71.2μW/MHz 1Mb embedded STT-MRAM using physically eliminated read-disturb scheme and normally-off memory architecture. pp. 1-3_x000D_",
    },
    {
        name: "STT-MRAM",
        publicationyear: "IEEE CICC 2015",
        switchingmechanism: "STT",
        orientationsofmagnetization: "PMA (?)",
        mtjdiameternm: 90,
        totalcellareaum2: 0.40499999999999997,
        pulsewidthns: 4.5,
        writevoltagev: 0.6,
        readvoltagev: 0.135,
        rpohms: "5.0x103",
        rainparallelstateohmsum2: 12.723479999999999,
        writeenergycalculatedfrommeasuredivrandtj: "8.1x10-13",
        tmr: 120,
        citation: "DeBrosse, J. et al, 2015, Custom Integrated Circuits Conference (CICC), 2015 IEEE, A fully-functional 90nm 8Mb STT MRAM demonstrator featuring trimmed, reference cell-based sensing. pp. 1-3",
        doi: "doi: 10.1109/CICC.2015.7338359",
        highlights: "x",
        header: "CMOS integrated IEEE CICC 2015 [2]",
        counter: 2,
        citationheader: "[2] DeBrosse, J. et al, 2015, Custom Integrated Circuits Conference (CICC), 2015 IEEE, A fully-functional 90nm 8Mb STT MRAM demonstrator featuring trimmed, reference cell-based sensing. pp. 1-3_x000D_",
    },
    {
        name: "STT-MRAM",
        publicationyear: "IEDM 2015",
        switchingmechanism: "STT",
        orientationsofmagnetization: "PMA",
        mtjdiameternm: 50,
        totalcellareaum2: 0.017,
        pulsewidthns: 10,
        writevoltagev: 0.5,
        rpohms: "5.0x103",
        rainparallelstateohmsum2: 10.5,
        writeenergycalculatedfrommeasuredivrandtj: "5.0x10-13",
        tmr: 150,
        endurance: ">1012",
        thermalstabilityfactorrtdelta: "85",
        citation: "Park, C. et al, 2015, 2015 IEEE International Electron Devices Meeting (IEDM), Systematic optimization of 1 Gbit perpendicular magnetic tunnel junction arrays for 28 nm embedded STT-MRAM and beyond. pp. 26-2",
        doi: "doi: 10.1109/IEDM.2015.2015.7409771",
        highlights: "x",
        header: "CMOS integrated IEDM 2015 [3]",
        counter: 3,
        citationheader: "[3] Park, C. et al, 2015, 2015 IEEE International Electron Devices Meeting (IEDM), Systematic optimization of 1 Gbit perpendicular magnetic tunnel junction arrays for 28 nm embedded STT-MRAM and beyond. pp. 26-2_x000D_",
    },
    {
        name: "STT-MRAM",
        publicationyear: "IEDM 2015",
        switchingmechanism: "STT",
        orientationsofmagnetization: "PMA",
        mtjdiameternm: 50,
        totalcellareaum2: 0.017,
        pulsewidthns: 35,
        writevoltagev: 0.5,
        writecurrentforparallelwriteua: 94,
        rpohms: "5.0x103",
        rainparallelstateohmsum2: 10.5,
        writeenergycalculatedfrommeasuredivrandtj: "1.75x10-12",
        tmr: 150,
        endurance: ">1012",
        thermalstabilityfactorrtdelta: "85",
        citation: "Park, C. et al, 2015, 2015 IEEE International Electron Devices Meeting (IEDM), Systematic optimization of 1 Gbit perpendicular magnetic tunnel junction arrays for 28 nm embedded STT-MRAM and beyond. pp. 26-2",
        doi: "doi: 10.1109/IEDM.2015.2015.7409771",
        highlights: "x",
        header: "CMOS integrated IEDM 2015 [3]",
        counter: 4,
        citationheader: "[4] Park, C. et al, 2015, 2015 IEEE International Electron Devices Meeting (IEDM), Systematic optimization of 1 Gbit perpendicular magnetic tunnel junction arrays for 28 nm embedded STT-MRAM and beyond. pp. 26-2_x000D_",
    },
    {
        name: "STT-MRAM",
        publicationyear: "VLSI 2015",
        switchingmechanism: "STT",
        orientationsofmagnetization: "PMA",
        mtjdiameternm: 10,
        rainparallelstateohmsum2: 8,
        tmr: 120,
        citation: "Honjo, H. et al, 2015, VLSI Technology (VLSI Technology), 2015 Symposium on, 10 nmf perpendicular-anisotropy CoFeB-MgO magnetic tunnel junction with over 400° C high thermal tolerance by boron diffusion control. pp. T160-1",
        comments: "Not integrated, just single devices, but very small. No switching time given, so hard to calculate energy",
        doi: "doi: 10.1109/VLSIT.2015.7223661",
        header: " VLSI 2015 [5]",
        counter: 5,
        citationheader: "[5] Honjo, H. et al, 2015, VLSI Technology (VLSI Technology), 2015 Symposium on, 10 nmf perpendicular-anisotropy CoFeB-MgO magnetic tunnel junction with over 400° C high thermal tolerance by boron diffusion control. pp. T160-1_x000D_",
    },
    {
        name: "STT-MRAM",
        publicationyear: "Intermag 2015",
        switchingmechanism: "STT",
        orientationsofmagnetization: "PMA",
        mtjdiameternm: 55,
        writevoltagev: 0.5,
        writecurrentdensityforparallelwriteam2: "25.00x109",
        writecurrentdensityforparallelwriteandshortesttimepulseam2: 25000000000,
        writecurrentforparallelwriteua: 59.36562500000001,
        rpohms: "4.20x103",
        rainparallelstateohmsum2: 10,
        tmr: 150,
        endurance: "1015",
        citation: "Huai, Y. et al, 2015, 2015 IEEE Magnetics Conference (INTERMAG), PMTJ driven STT MRAM with 300mm process. pp. 1-",
        comments: "Also does not include switching time to convert to switching energy",
        doi: "doi: 10.1109/INTMAG.2015.7156502",
        highlights: "x",
        header: "300 mm Process Intermag 2015 [6]",
        counter: 6,
        citationheader: "[6] Huai, Y. et al, 2015, 2015 IEEE Magnetics Conference (INTERMAG), PMTJ driven STT MRAM with 300mm process. pp. 1-_x000D_",
    },
    {
        name: "STT-MRAM",
        publicationyear: "IEDM 2015",
        switchingmechanism: "STT",
        orientationsofmagnetization: "PMA",
        mtjdiameternm: 45,
        pulsewidthns: 10,
        writevoltagev: 0.6,
        rpohms: "1.40x104",
        rainparallelstateohmsum2: 20,
        writeenergycalculatedfrommeasuredivrandtj: "2.57x10-13",
        tmr: 100,
        citation: "Hu, G. et al, 2015, 2015 IEEE International Electron Devices Meeting (IEDM), STT-MRAM with double magnetic tunnel junctions. pp. 26-3",
        comments: "2 reference layers set antiparallel to each other to have addition of spin torque on free layer. Not integrated with CMOS.",
        doi: "doi: 10.1109/IEDM.2015.7409772",
        highlights: "x",
        header: "Double MTJs IEDM 2015 [7]",
        counter: 7,
        citationheader: "[7] Hu, G. et al, 2015, 2015 IEEE International Electron Devices Meeting (IEDM), STT-MRAM with double magnetic tunnel junctions. pp. 26-3_x000D_",
    },
    {
        name: "STT-MRAM",
        publicationyear: "IEDM 2015",
        switchingmechanism: "STT",
        orientationsofmagnetization: "PMA",
        mtjdiameternm: 45,
        pulsewidthns: 104,
        writevoltagev: 0.27,
        rpohms: "1.40x104",
        rainparallelstateohmsum2: 20,
        writeenergycalculatedfrommeasuredivrandtj: "2.42x10-13",
        tmr: 100,
        citation: "Hu, G. et al, 2015, 2015 IEEE International Electron Devices Meeting (IEDM), STT-MRAM with double magnetic tunnel junctions. pp. 26-3",
        comments: "2 reference layers set antiparallel to each other to have addition of spin torque on free layer. Not integrated with CMOS.",
        doi: "doi: 10.1109/IEDM.2015.7409772",
        highlights: "x",
        header: "Double MTJs IEDM 2015 [8]",
        counter: 8,
        citationheader: "[8] Hu, G. et al, 2015, 2015 IEEE International Electron Devices Meeting (IEDM), STT-MRAM with double magnetic tunnel junctions. pp. 26-3_x000D_",
    },
    {
        name: "STT-MRAM",
        publicationyear: "IEEE Trans. on VLSI Systems 2016",
        switchingmechanism: "STT",
        orientationsofmagnetization: "PMA",
        pulsewidthns: 0.62,
        citation: "Patel, R., et al., 2016, Reducing Switching Latency and Energy in STT-MRAM Caches With Field-Assisted Writing, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 24(1), pp. 129-38",
        comments: "Field-assisted writing to reduce switching time (called switching latency in the paper). But modeling only.",
        doi: "doi: 10.1109/TVLSI.2015.2401577",
        header: " IEEE Trans. on VLSI Systems 2016 [9]",
        counter: 9,
        citationheader: "[9] Patel, R., et al., 2016, Reducing Switching Latency and Energy in STT-MRAM Caches With Field-Assisted Writing, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 24(1), pp. 129-38_x000D_",
    },
    {
        name: "STT-MRAM",
        publicationyear: "IEEE Magnetics Letters 2016",
        switchingmechanism: "STT",
        orientationsofmagnetization: "PMA",
        mtjdiameternm: 11,
        writecurrentdensityforparallelwriteam2: "78.96x109",
        writecurrentforparallelwriteua: 7.5,
        rpohms: "1.0x105",
        rainparallelstateohmsum2: 9.498499999999998,
        tmr: 53,
        citation: "Nowak, J. J., Robertazzi, R. P., Sun, J. Z., Hu, G., et al. Dependence of Voltage and Size on Write Error Rates in Spin-Transfer Torque Magnetic Random-Access Memory. IEEE Magnetics Letters 7, 1-4 (2016).",
        comments: "Not integrated, single devices, but very small.",
        doi: "doi: 10.1109/LMAG.2016.2539256",
        highlights: "x",
        header: " IEEE Magnetics Letters 2016 [10]",
        counter: 10,
        citationheader: "[10] Nowak, J. J., Robertazzi, R. P., Sun, J. Z., Hu, G., et al. Dependence of Voltage and Size on Write Error Rates in Spin-Transfer Torque Magnetic Random-Access Memory. IEEE Magnetics Letters 7, 1-4 (2016)._x000D_",
    },
    {
        name: "STT-MRAM",
        publicationyear: "APL 2016",
        switchingmechanism: "Electric field",
        orientationsofmagnetization: "PMA",
        mtjdiameternm: 50,
        pulsewidthns: 0.5,
        writevoltagev: 2.1,
        writecurrentdensityforparallelwriteam2: "3.10x109",
        writecurrentforparallelwriteua: 6,
        rpohms: "3.20x105",
        rainparallelstateohmsum2: 628.3200000000002,
        writeenergycalculatedfrommeasuredivrandtj: "6.89x10-15",
        tmr: 52,
        thermalstabilityfactorrtdelta: 30,
        citation: "Grezes, C., Ebrahimi, F., Alzate, J. G., Cai, X., et al. Ultra-low switching energy and scaling in electric-field-controlled nanoscale magnetic tunnel junctions with high resistance-area product. Appl. Phys. Lett. 108, 012403 (2016).",
        comments: "Voltage-controlled MTJs. Energy numbers do not include necessary external applied field of 60 mT.",
        doi: "doi: 10.1109/LMAG.2016.2539256",
        highlights: "x",
        header: "voltage-controlled APL 2016 [11]",
        counter: 11,
        citationheader: "[11] Grezes, C., Ebrahimi, F., Alzate, J. G., Cai, X., et al. Ultra-low switching energy and scaling in electric-field-controlled nanoscale magnetic tunnel junctions with high resistance-area product. Appl. Phys. Lett. 108, 012403 (2016)._x000D_",
    },
    {
        name: "STT-MRAM",
        publicationyear: "APL 2016",
        switchingmechanism: "Electric field",
        orientationsofmagnetization: "PMA",
        mtjdiameternm: 50,
        pulsewidthns: 0.52,
        writevoltagev: 1.96,
        rpohms: "3.20x105",
        rainparallelstateohmsum2: 628.3200000000002,
        writeenergycalculatedfrommeasuredivrandtj: "6.24x10-15",
        tmr: 52,
        thermalstabilityfactorrtdelta: 30,
        citation: "Grezes, C., Ebrahimi, F., Alzate, J. G., Cai, X., et al. Ultra-low switching energy and scaling in electric-field-controlled nanoscale magnetic tunnel junctions with high resistance-area product. Appl. Phys. Lett. 108, 012403 (2016).",
        comments: "Voltage-controlled MTJs. Energy numbers do not include necessary external applied field of 60 mT.",
        doi: "doi: 10.1109/LMAG.2016.2539256",
        highlights: "x",
        header: "voltage-controlled APL 2016 [12]",
        counter: 12,
        citationheader: "[12] Grezes, C., Ebrahimi, F., Alzate, J. G., Cai, X., et al. Ultra-low switching energy and scaling in electric-field-controlled nanoscale magnetic tunnel junctions with high resistance-area product. Appl. Phys. Lett. 108, 012403 (2016)._x000D_",
    },
    {
        name: "STT-MRAM",
        publicationyear: "IEEE Trans. On Magnetics 2015",
        switchingmechanism: "STT",
        orientationsofmagnetization: "PMA",
        mtjdiameternm: 20,
        pulsewidthns: 50,
        writecurrentdensityforparallelwriteam2: "5.73x1010",
        writecurrentforparallelwriteua: 18,
        rpohms: "2.75x104",
        rainparallelstateohmsum2: 8.63374512,
        tmr: 160,
        thermalstabilityfactorrtdelta: 50,
        citation: "Xue, L., Kontos, A., Lazik, C., Liang, S. & Pakala, M. Scalability of Magnetic Tunnel Junctions Patterned by a Novel Plasma Ribbon Beam Etching Process on 300 mm Wafers. IEEE Trans. Magn. 51, 1-3 (2015)",
        comments: "Voltage-controlled MTJs. Energy numbers do not include necessary external applied field of 60 mT.",
        doi: "doi: 10.1109/LMAG.2016.2539256",
        highlights: "x",
        header: "Straight sidewalls IEEE Trans. On Magnetics 2015 [13]",
        counter: 13,
        citationheader: "[13] Xue, L., Kontos, A., Lazik, C., Liang, S. & Pakala, M. Scalability of Magnetic Tunnel Junctions Patterned by a Novel Plasma Ribbon Beam Etching Process on 300 mm Wafers. IEEE Trans. Magn. 51, 1-3 (2015)_x000D_",
    },
    {
        name: "STT-MRAM",
        publicationyear: "IEEE Trans. On Magnetics 2015",
        switchingmechanism: "STT",
        orientationsofmagnetization: "PMA",
        mtjdiameternm: 55,
        pulsewidthns: 50,
        writevoltagev: 0.55,
        writecurrentdensityforparallelwriteam2: "3.16x1010",
        writecurrentforparallelwriteua: 75,
        rpohms: "5.00x103",
        rainparallelstateohmsum2: 11.879175,
        writeenergycalculatedfrommeasuredivrandtj: "3.03x10-12",
        tmr: 140,
        thermalstabilityfactorrtdelta: 65,
        citation: "Xue, L., Kontos, A., Lazik, C., Liang, S. & Pakala, M. Scalability of Magnetic Tunnel Junctions Patterned by a Novel Plasma Ribbon Beam Etching Process on 300 mm Wafers. IEEE Trans. Magn. 51, 1-3 (2015)",
        comments: "New process for near-virtical sidewalls at small dimensions. Current switching was field-assisted. ",
        doi: "doi: 10.1109/LMAG.2016.2539256",
        highlights: "x",
        header: "Straight sidewalls IEEE Trans. On Magnetics 2015 [14]",
        counter: 14,
        citationheader: "[14] Xue, L., Kontos, A., Lazik, C., Liang, S. & Pakala, M. Scalability of Magnetic Tunnel Junctions Patterned by a Novel Plasma Ribbon Beam Etching Process on 300 mm Wafers. IEEE Trans. Magn. 51, 1-3 (2015)_x000D_",
    },
    {
        name: "STT-MRAM",
        publicationyear: "IEDM 2016",
        switchingmechanism: "STT",
        devicestructure: "MgO/CoFeB",
        mtjdiameternm: "38-45",
        totalcellareaum2: 0.0364,
        arrayinformation: "8Mb",
        pulsewidthns: 50,
        writevoltagev: 1.05,
        tmr: 180,
        endurance: "> 1e8",
        retention: "10yr @85C",
        citation: "Y. J. Song et al., \"Highly functional and reliable 8Mb STT-MRAM embedded in 28nm logic\" IEDM 2016",
        doi: "doi:  10.1109/IEDM.2016.7838491",
        highlights: "x",
        header: "8Mb STT-MRAM in 28nm logic IEDM 2016 [1]",
        counter: 1,
        citationheader: "[1] Y. J. Song et al., \"Highly functional and reliable 8Mb STT-MRAM embedded in 28nm logic\" IEDM 2016_x000D_",
    },
    {
        name: "STT-MRAM",
        publicationyear: "IEDM 2016",
        switchingmechanism: "STT",
        devicestructure: "CoFeB/MgO/CoFeB",
        mtjdiameternm: "50-250",
        arrayinformation: "4Kb",
        pulsewidthns: 5000,
        writevoltagev: 0.4,
        writecurrentforparallelwriteua: 1800,
        rpohms: 825,
        rainparallelstateohmsum2: 5.5,
        tmr: 80,
        thermalstabilityfactorrtdelta: 47.4,
        citation: "L. Tillie et al., \"Data retention extraction methodology for perpendicular STT-MRAM,\" IEDM 2016 ",
        doi: "10.1109/IEDM.2016.7838492",
        highlights: "x",
        header: "Data Retention Extraction Method Comparison IEDM 2016 [2]",
        counter: 2,
        citationheader: "[2] L. Tillie et al., \"Data retention extraction methodology for perpendicular STT-MRAM,\" IEDM 2016 _x000D_",
    },
    {
        name: "STT-MRAM",
        publicationyear: "IEDM 2018",
        switchingmechanism: "STT",
        devicestructure: "dual MgO MTJ with CoFeB-based free layer",
        mtjdiameternm: "60-80",
        totalcellareaum2: 0.0486,
        arrayinformation: "7.2 Mb",
        pulsewidthns: 20,
        rainparallelstateohmsum2: 9,
        tmr: 180,
        endurance: "> 1e6",
        retention: "10yr @ 200C",
        citation: "O. Golonzka et al., \"MRAM as Embedded Non-Volatile Memory Solution for 22FFL FinFET Technology,\" IEDM 2018",
        comments: "Intel's report",
        doi: "10.1109/IEDM.2018.8614620",
        highlights: "x",
        header: "Embedded MRAM for 22FFL FinFET Technology IEDM 2018 [3]",
        counter: 3,
        citationheader: "[3] O. Golonzka et al., \"MRAM as Embedded Non-Volatile Memory Solution for 22FFL FinFET Technology,\" IEDM 2018_x000D_",
    },
    {
        name: "STT-MRAM",
        publicationyear: "IEDM 2018",
        switchingmechanism: "STT",
        mtjdiameternm: "40-60",
        arrayinformation: "8Mb -> 128Mb (projected)",
        tmr: 220,
        endurance: "1e6 shown -> 1e10",
        retention: "10yr @ 85C",
        citation: "Y. J. Song et al., \"Demonstration of Highly Manufacturable STT-MRAM Embedded in 28nm Logic,\" IEDM 2018",
        comments: "Samsung's report",
        doi: "10.1109/IEDM.2018.8614635",
        highlights: "x",
        header: "CMOS integrated IEDM 2015 [3]",
        counter: 4,
        citationheader: "[4] Y. J. Song et al., \"Demonstration of Highly Manufacturable STT-MRAM Embedded in 28nm Logic,\" IEDM 2018_x000D_",
    },
    {
        name: "STT-MRAM",
        publicationyear: "IEDM 2018",
        switchingmechanism: "STT",
        devicestructure: "pMTJ with MgO layers and magnetic CoFeB multilayers",
        mtjdiameternm: "35 with 90nm pitch",
        arrayinformation: "1Mb",
        pulsewidthns: 5,
        writevoltagev: 0.8,
        writecurrentdensityforparallelwriteam2: "7.7M",
        writecurrentforparallelwriteua: 55,
        rpohms: 3840,
        rainparallelstateohmsum2: 4.04,
        writeenergycalculatedfrommeasuredivrandtj: 2.2e-13,
        tmr: 150,
        thermalstabilityfactorrtdelta: 61,
        citation: "S. Sakhare et al., \"Enablement of STT-MRAM as last level cache for the high performance computing domain at the 5nm node,\" IEDM 2018",
        comments: "IMEC Report",
        doi: "10.1109/IEDM.2018.8614637",
        header: "STT-MRAM replacing last level cache at 5nm node for HPC IEDM 2018 [5]",
        counter: 5,
        citationheader: "[5] S. Sakhare et al., \"Enablement of STT-MRAM as last level cache for the high performance computing domain at the 5nm node,\" IEDM 2018_x000D_",
    },
    {
        name: "STT-MRAM",
        publicationyear: "IEDM 2018",
        switchingmechanism: "STT",
        devicestructure: "CoFeB/MgO based p-MTJs",
        mtjdiameternm: "37nm at 40nm node",
        arrayinformation: "128Mb",
        pulsewidthns: 14,
        writevoltagev: 1.2,
        endurance: "> 1e10",
        retention: "10yr @ 85C",
        citation: "H. Sato et al., \"14ns write speed 128Mb density Embedded STT-MRAM with endurance>1010 and 10yrs retention@85°C using novel low damage MTJ integration process,\" IEDM 2018",
        comments: "Tohoku Univ",
        doi: "10.1109/IEDM.2018.8614606",
        highlights: "x",
        header: "Novel Damage control integration of Embedded STT-MRAM IEDM 2018 [6]",
        counter: 6,
        citationheader: "[6] H. Sato et al., \"14ns write speed 128Mb density Embedded STT-MRAM with endurance>1010 and 10yrs retention@85°C using novel low damage MTJ integration process,\" IEDM 2018_x000D_",
    },
    {
        name: "STT-MRAM",
        publicationyear: "IEDM 2018",
        switchingmechanism: "STT",
        devicestructure: "Optimized low damping and low moment FL along with MoG TB and SAF PL",
        mtjdiameternm: 30,
        pulsewidthns: "<10",
        writecurrentforparallelwriteua: "<50",
        rpohms: 4500,
        rainparallelstateohmsum2: 4,
        tmr: 180,
        thermalstabilityfactorrtdelta: 59,
        citation: "L. Thomas et al., \"STT-MRAM devices with low damping and moment optimized for LLC applications at Ox nodes,\" IEDM 2018",
        comments: "TDK-Headway",
        doi: "10.1109/IEDM.2018.8614700",
        highlights: "x",
        header: "low Gilbert Damping and low magnetic moments shown as primary factors of efficient writing at ns time scales for last level cache  IEDM 2018 [7]",
        counter: 7,
        citationheader: "[7] L. Thomas et al., \"STT-MRAM devices with low damping and moment optimized for LLC applications at Ox nodes,\" IEDM 2018_x000D_",
    },
    {
        name: "STT-MRAM",
        publicationyear: "IEDM 2018",
        switchingmechanism: "SOT",
        devicestructure: "Bi2Sb2Te3(6nm)/Mo(2nm)/CoFeB(1.02nm)",
        writecurrentdensityforparallelwriteam2: "3e9 A/m2",
        writecurrentforparallelwriteua: 4500,
        citation: "Q. Shao et al., \"Room Temperature Highly Efficient Topological Insulator/Mo/CoFeB Spin-Orbit Torque Memory with Perpendicular Magnetic Anisotropy,\" IEDM 2018",
        comments: "UCLA",
        doi: " 10.1109/IEDM.2018.8614499",
        highlights: "x",
        header: "RT Topological Insulator for SOT MRAM with perpendicular magnetic anisotropy IEDM 2018 [8]",
        counter: 8,
        citationheader: "[8] Q. Shao et al., \"Room Temperature Highly Efficient Topological Insulator/Mo/CoFeB Spin-Orbit Torque Memory with Perpendicular Magnetic Anisotropy,\" IEDM 2018_x000D_",
    },
    {
        name: "STT-MRAM",
        publicationyear: "IEDM 2019",
        switchingmechanism: "STT",
        devicestructure: "28nm node pMTJ MgOx tunnel barrier",
        arrayinformation: "1Gb",
        writevoltagev: "1.2V VDD/VDDQ, 2.5 VPP (DDR4)",
        endurance: 200000000000,
        retention: "10yr @85C",
        citation: "S. Aggarwal et al., \"Demonstration of a Reliable 1 Gb Standalone Spin-Transfer Torque MRAM For Industrial Applications,\" IEDM 2019",
        comments: "Everspin Tech ",
        doi: "10.1109/IEDM19573.2019.8993516",
        header: "Demo of 1Gb standalone STT MRAM IEDM 2019 [9]",
        counter: 9,
        citationheader: "[9] S. Aggarwal et al., \"Demonstration of a Reliable 1 Gb Standalone Spin-Transfer Torque MRAM For Industrial Applications,\" IEDM 2019_x000D_",
    },
    {
        name: "STT-MRAM",
        publicationyear: "IEDM 2019",
        switchingmechanism: "STT",
        devicestructure: "1T-1MTJ on 28nm FDSOI + pMTJ based on MgO/CoFeB",
        totalcellareaum2: 0.036,
        arrayinformation: "1Gb",
        pulsewidthns: 50,
        writevoltagev: "1V (Core V)",
        tmr: ">200",
        endurance: ">1e6",
        retention: "10yr @105C",
        citation: "K. Lee et al., \"1Gbit High Density Embedded STT-MRAM in 28nm FDSOI Technology,\" IEDM 2019",
        comments: "Samsung",
        doi: "10.1109/IEDM19573.2019.8993551",
        highlights: "x",
        header: "1Gb e-STT-MRAM on 28nm FDSOI tech IEDM 2019 [10]",
        counter: 10,
        citationheader: "[10] K. Lee et al., \"1Gbit High Density Embedded STT-MRAM in 28nm FDSOI Technology,\" IEDM 2019_x000D_",
    },
    {
        name: "STT-MRAM",
        publicationyear: "IEDM 2019",
        switchingmechanism: "STT",
        devicestructure: "2MB array level demo of L4 cache",
        mtjdiameternm: "<55",
        arrayinformation: "2MB (macro size) ~1Gb (Full Array)",
        pulsewidthns: "20 (write), 4(read)",
        endurance: 1000000000000,
        retention: "1s @110C",
        citation: "J. G. Alzate et al., \"2 MB Array-Level Demonstration of STT-MRAM Process and Performance Towards L4 Cache Applications,\"",
        comments: "Intel",
        doi: "10.1109/IEDM19573.2019.8993474",
        highlights: "x",
        header: "STT-MRAM as L4 Cache IEDM 2019 [11]",
        counter: 11,
        citationheader: "[11] J. G. Alzate et al., \"2 MB Array-Level Demonstration of STT-MRAM Process and Performance Towards L4 Cache Applications,\"_x000D_",
    },
    {
        name: "STT-MRAM",
        publicationyear: "IEDM 2019",
        switchingmechanism: "STT",
        devicestructure: "Novel integration scheme for on-chip hybrid memory",
        arrayinformation: "8Mb",
        pulsewidthns: 10,
        retention: ">10yr @220C",
        citation: "J. -. Park et al., \"A novel integration of STT-MRAM for on-chip hybrid memory by utilizing non-volatility modulation,\" IEDM 2019",
        comments: "Samsung",
        doi: "10.1109/IEDM19573.2019.8993614",
        highlights: "x",
        header: "Novel Integration of STT-MRAM for on-chip hybrid memory IEDM 2019 [12]",
        counter: 12,
        citationheader: "[12] J. -. Park et al., \"A novel integration of STT-MRAM for on-chip hybrid memory by utilizing non-volatility modulation,\" IEDM 2019_x000D_",
    },
    {
        name: "STT-MRAM",
        publicationyear: "IEDM 2019",
        switchingmechanism: "STT",
        devicestructure: "New designs of free layer pMTJ",
        mtjdiameternm: "35-49",
        arrayinformation: "4Kb",
        pulsewidthns: 2,
        writecurrentforparallelwriteua: 110,
        citation: "G. Hu et al., \"Spin-transfer torque MRAM with reliable 2 ns writing for last level cache applications,\" IEDM 2019",
        comments: "IBM",
        doi: "10.1109/IEDM19573.2019.8993604",
        highlights: "x",
        header: "STT-MRAM 2ns writing for last level cache IEDM 2019 [13]",
        counter: 13,
        citationheader: "[13] G. Hu et al., \"Spin-transfer torque MRAM with reliable 2 ns writing for last level cache applications,\" IEDM 2019_x000D_",
    },
    {
        name: "STT-MRAM",
        publicationyear: "IEDM 2019",
        switchingmechanism: "STT",
        devicestructure: "22nm ULL CMOS technology",
        totalcellareaum2: 0.046,
        arrayinformation: "32Mb",
        pulsewidthns: 30,
        writevoltagev: "1.25 (bit-line)",
        endurance: 1000000000000,
        retention: ">10yr @150C",
        citation: "W. J. Gallagher et al., \"22nm STT-MRAM for Reflow and Automotive Uses with High Yield, Reliability, and Magnetic Immunity and with Performance and Shielding Options,\" IEDM2019",
        comments: "TSMC",
        doi: "10.1109/IEDM19573.2019.8993469",
        highlights: "x",
        header: "22nm STT-MRAM IEDM 2019 [14]",
        counter: 14,
        citationheader: "[14] W. J. Gallagher et al., \"22nm STT-MRAM for Reflow and Automotive Uses with High Yield, Reliability, and Magnetic Immunity and with Performance and Shielding Options,\" IEDM2019_x000D_",
    },
    {
        name: "STT-MRAM",
        publicationyear: "IEDM 2019",
        switchingmechanism: "SOT",
        devicestructure: "Canted SOT cell structure having BE/W channel/ CoFeB FL/MgO TB/CoFeB & Co based synthetic ferrimagnetic RL/TE : 2T-1SOT",
        mtjdiameternm: 88,
        pulsewidthns: 0.35,
        writevoltagev: 0.675,
        writecurrentdensityforparallelwriteam2: "23.6 MA/cm2",
        rpohms: "20k",
        tmr: 167,
        thermalstabilityfactorrtdelta: 70,
        citation: ". Honjo et al., \"First demonstration of field-free SOT-MRAM with 0.35 ns write speed and 70 thermal stability under 400°C thermal tolerance by canted SOT structure and its advanced patterning/SOT channel technology,\" IEDM 2019",
        comments: "Tohoku U.",
        doi: "10.1109/IEDM19573.2019.8993443",
    },
    {
        name: "STT-MRAM",
        publicationyear: "IEDM 2019",
        switchingmechanism: "SOT",
        devicestructure: " IrMn/CoFeB/MgO based p-MTJ with voltage gated SOT switching",
        arrayinformation: "Device Level",
        writevoltagev: "0.6V (Gate Voltage)",
        writecurrentdensityforparallelwriteam2: "6.2 MA/cm2",
        writeenergycalculatedfrommeasuredivrandtj: "6.2 fJ/bit",
        retention: "10 yr",
        thermalstabilityfactorrtdelta: 50,
        citation: "S. Z. Peng et al., \"Field-Free Switching of Perpendicular Magnetization through Voltage-Gated Spin-Orbit Torque,\" IEDM 2019",
        comments: "Beihang U",
        doi: "10.1109/IEDM19573.2019.8993513",
    },
    {
        name: "STT-MRAM",
        publicationyear: "IEDM 2020",
        switchingmechanism: "STT",
        cellareaum2: 0.0763,
        arrayinformation: "8Mb",
        accesslatencyns: "30 to 50",
        endurance: ">1e10",
        retention: ">few min. @ 85°C",
        citation: "S. H. Han et al., \"28-nm 0.08 mm2/Mb Embedded MRAM for Frame Buffer Memory,\" 2020 IEEE International Electron Devices Meeting (IEDM), 2020, pp. 11.2.1-11.2.4",
        comments: "0.08 mm2/Mb",
        doi: "doi: 10.1109/IEDM13553.2020.9372040",
    },
    {
        name: "STT-MRAM",
        publicationyear: "IEDM 2020",
        switchingmechanism: "STT",
        cellareaum2: 0.047,
        arrayinformation: "40Mb",
        accesslatencyns: "19 to 200",
        endurance: ">1e5 to 1e6",
        retention: ">20 years @ 0.1 PPM",
        thermalstabilityfactor: "57.1 @ ~250 °C",
        citation: "V. B. Naik et al., \"JEDEC-Qualified Highly Reliable 22nm FD-SOI Embedded MRAM For Low-Power Industrial-Grade, and Extended Performance Towards Automotive-Grade-1 Applications,\" 2020 IEEE International Electron Devices Meeting (IEDM), 2020, pp. 11.3.1-11.3.4",
        doi: "doi: 10.1109/IEDM13553.2020.9371935",
    },
    {
        name: "STT-MRAM",
        publicationyear: "IEDM 2020",
        switchingmechanism: "STT",
        cellareaum2: 0.033,
        arrayinformation: "10Mb",
        accesslatencyns: "9 to 50",
        endurance: ">1e5",
        citation: "Y. -C. Shih et al., \"A Reflow-capable, Embedded 8Mb STT-MRAM Macro with 9nS Read Access Time in 16nm FinFET Logic CMOS Process,\" 2020 IEEE International Electron Devices Meeting (IEDM), 2020, pp. 11.4.1-11.4.4",
        doi: "doi: 10.1109/IEDM13553.2020.9372115",
    },
    {
        name: "STT-MRAM",
        publicationyear: "IEDM 2020",
        switchingmechanism: "STT",
        mtjdiameternm: 43,
        cellareaum2: 0.0273,
        arrayinformation: "2Mb",
        accesslatencyns: 4,
        rpohms: "~8k",
        tmr: "~125 to ~140",
        endurance: ">1e10 (cell)",
        retention: ">few min. @ 85°C",
        citation: "D. Edelstein et al., \"A 14 nm Embedded STT-MRAM CMOS Technology,\" 2020 IEEE International Electron Devices Meeting (IEDM), 2020, pp. 11.5.1-11.5.4",
        doi: "doi: 10.1109/IEDM13553.2020.9371922",
    },
    {
        name: "STT-MRAM",
        publicationyear: "IEDM 2020",
        switchingmechanism: "STT",
        arrayinformation: "40Mb",
        accesslatencyns: 10,
        endurance: ">1e12",
        retention: ">1 month @ 125°C",
        citation: "T. Y. Lee et al., \"Advanced MTJ Stack Engineering of STT-MRAM to Realize High Speed Applications,\" 2020 IEEE International Electron Devices Meeting (IEDM), 2020, pp. 11.6.1-11.6.4",
        doi: "doi: 10.1109/IEDM13553.2020.9372015",
    },
    {
        name: "STT-MRAM",
        publicationyear: "IEDM 2020",
        switchingmechanism: "STT",
        mtjdiameternm: 40,
        arrayinformation: "4kb",
        accesslatencyns: 3,
        citation: "E. R. J. Edwards et al., \"Demonstration of narrow switching distributions in STTMRAM arrays for LLC applications at 1x nm node,\" 2020 IEEE International Electron Devices Meeting (IEDM), 2020, pp. 24.4.1-24.4.4",
        doi: "doi: 10.1109/IEDM13553.2020.9371985",
    },
    {
        name: "STT-MRAM",
        publicationyear: "IEDM 2020",
        switchingmechanism: "STT",
        devicestructure: "CoFeB/MgO/CoFeB",
        mtjdiameternm: 3.5,
        accesslatencyns: 10,
        writevoltagev: "< 1",
        rpohms: "~400k",
        raohmsum2: "5 and 2",
        tmr: 97,
        thermalstabilityfactor: ">100",
        citation: "B. Jinnai et al., \"High-Performance Shape-Anisotropy Magnetic Tunnel Junctions down to 2.3 nm,\" 2020 IEEE International Electron Devices Meeting (IEDM), 2020, pp. 24.6.1-24.6.4",
        doi: "doi: 10.1109/IEDM13553.2020.9371972",
    },
    {
        name: "STT-MRAM",
        publicationyear: "IMW 2020",
        switchingmechanism: "SOT/VCMA",
        devicestructure: "IrMn pinning-layer/ CoFeB and CoFe based SAF reference-layer/ MgO tunnel-barrier/ CoFeB storage-layer/ Ta or W bottom-electrode",
        accesslatencyns: 2,
        writecurrentua: "~50",
        raohmsum2: 200,
        tmr: 220,
        endurance: ">1e13",
        thermalstabilityfactor: "40 to 60",
        citation: "H. Yoda, Y. Ohsawa, Y. Kato and T. Yoda, \"Proposal of A Nonvolatile XNOR Logic-Gate Using Voltage-Control Spintronics Memory Cells For In-Memory Computing,\" 2020 IEEE International Memory Workshop (IMW), 2020, pp. 1-4",
        doi: "doi: 10.1109/IMW48823.2020.9108120",
    },
    {
        name: "STT-MRAM",
        publicationyear: "IEDM 2021",
        switchingmechanism: "STT",
        cellareaum2: 0.06860966305080934,
        arrayinformation: "176Mb",
        accesslatencyns: "< 50",
        endurance: ">1e10",
        retention: ">1 sec. @ 85°C",
        citation: "K. Lee et al., \"28nm CIS-Compatible Embedded STT-MRAM for Frame Buffer Memory,\" 2021 IEEE International Electron Devices Meeting (IEDM), 2021, pp. 2.1.1-2.1.4",
        comments: "13.9 Mb/mm2",
        doi: "doi: 10.1109/IEDM19574.2021.9720537",
    },
    {
        name: "STT-MRAM",
        publicationyear: "IEDM 2021",
        switchingmechanism: "STT",
        cellareaum2: 0.033,
        arrayinformation: "20Mb",
        accesslatencyns: 50,
        citation: "T. Ito et al., \"A 20Mb Embedded STT-MRAM Array Achieving 72&#x0025; Write Energy Reduction with Self-termination Write Schemes in 16nm FinFET Logic Process,\" 2021 IEEE International Electron Devices Meeting (IEDM), 2021, pp. 2.2.1-2.2.4",
        doi: "doi: 10.1109/IEDM19574.2021.9720523",
    },
    {
        name: "STT-MRAM",
        publicationyear: "IEDM 2021",
        switchingmechanism: "STT",
        mtjdiameternm: 40,
        arrayinformation: "80Mb",
        endurance: "up to 1e13",
        retention: ">several seconds",
        citation: "H. Wu et al., \"First Experimental Demonstration of MRAM Data Scrubbing: 80 Mb MRAM with 40 nm junctions for Last Level Cache Applications,\" 2021 IEEE International Electron Devices Meeting (IEDM), 2021, pp. 2.3.1-2.3.4",
        doi: "doi: 10.1109/IEDM19574.2021.9720539",
    },
    {
        name: "STT-MRAM",
        publicationyear: "IEDM 2021",
        switchingmechanism: "STT",
        mtjdiameternm: "37 to 55",
        accesslatencyns: "2 to 10",
        writevoltagev: 0.202,
        writecurrentua: 39,
        tmr: "~100 to ~125",
        citation: "G. Hu et al., \"2X reduction of STT-MRAM switching current using double spin-torque magnetic tunnel junction,\" 2021 IEEE International Electron Devices Meeting (IEDM), 2021, pp. 2.5.1-2.5.4",
        doi: "doi: 10.1109/IEDM19574.2021.9720691",
    },
    {
        name: "STT-MRAM",
        publicationyear: "IEDM 2021",
        switchingmechanism: "SOT + Exchange Bias",
        devicestructure: "composite IrMn/CoFeB free layer",
        mtjdiameternm: 700,
        accesslatencyns: 10,
        writecurrentdensitymacm2: "56 to 170",
        rpohms: "8k",
        tmr: 101.3,
        endurance: ">1e10",
        citation: "D. Q. Zhu et al., \"First demonstration of three terminal MRAM devices with immunity to magnetic fields and 10 ns field free switching by electrical manipulation of exchange bias,\" 2021 IEEE International Electron Devices Meeting (IEDM), 2021, pp. 17.5.1-17.5.4",
        doi: "doi: 10.1109/IEDM19574.2021.9720599",
    },
    {
        name: "STT-MRAM",
        publicationyear: "IEDM 2021",
        switchingmechanism: "VCMA",
        mtjdiameternm: 100,
        accesslatencyns: "< 1",
        tmr: 180,
        endurance: ">1e8",
        thermalstabilityfactor: ">40",
        citation: "R. Carpenter et al., \"Demonstration of a Free-layer Developed With Atomistic Simulations Enabling BEOL Compatible VCMA-MRAM with a Coefficient &#x2265;100fJ/Vm,\" 2021 IEEE International Electron Devices Meeting (IEDM), 2021, pp. 17.6.1-17.6.4",
        doi: "doi: 10.1109/IEDM19574.2021.9720579",
    },
    {
        name: "STT-MRAM",
        publicationyear: "IMW 2021",
        switchingmechanism: "STT",
        arrayinformation: "1Gb",
        accesslatencyns: "< 10",
        endurance: ">1e10",
        retention: "20 years @ 105°C",
        citation: "J. J. Sun et al., \"Commercialization of 1Gb Standalone Spin-Transfer Torque MRAM,\" 2021 IEEE International Memory Workshop (IMW), 2021, pp. 1-4",
        doi: "doi: 10.1109/IMW51353.2021.9439616",
    },
    {
        name: "STT-MRAM",
        publicationyear: "IMW 2021",
        switchingmechanism: "STT",
        arrayinformation: "1kb",
        accesslatencyns: 5,
        tmr: 140,
        endurance: ">1e8",
        retention: "10 years",
        thermalstabilityfactor: 75,
        citation: "S. Rao et al., \"STT-MRAM array performance improvement through optimization of Ion Beam Etch and MTJ for Last-Level Cache application,\" 2021 IEEE International Memory Workshop (IMW), 2021, pp. 1-4",
        doi: "doi: 10.1109/IMW51353.2021.9439592",
    },
    {
        name: "STT-MRAM",
        publicationyear: "IMW 2021",
        switchingmechanism: "STT",
        devicestructure: "SiO2/Pt (25)/SAF/Ta (0.3)/FeCoB (1.1)/MgO ( 1.2)/FeCoB (1.4)/W (0.2)/FM (t)/Ta (1)/Ru (10)/Ta (150) (thickness in nm)",
        mtjdiameternm: 5,
        tmr: "~8",
        citation: "S. Lequeux et al., \"PSA-STT-MRAM solution for extended temperature stability,\" 2021 IEEE International Memory Workshop (IMW), 2021, pp. 1-4",
        doi: "doi: 10.1109/IMW51353.2021.9439609",
    },
    {
        name: "STT-MRAM",
        publicationyear: "VLSI-TSA 2021",
        switchingmechanism: "SOT",
        mtjdiameternm: "840 x 240",
        arrayinformation: "8kb",
        writecurrentdensitymacm2: "81",
        tmr: 85,
        citation: "G. -L. Chen et al., \"An 8kb spin-orbit-torque magnetic random-access memory,\" 2021 International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA), 2021, pp. 1-2",
        doi: "doi: 10.1109/VLSI-TSA51926.2021.9440096",
    },
    {
        name: "STT-MRAM",
        publicationyear: "IMW 2022",
        switchingmechanism: "STT",
        arrayinformation: "48Mb",
        citation: "J. Müller et al., \"From Emergence to Prevalence: 22FDX&#x00AE; Embedded STT-MRAM,\" 2022 IEEE International Memory Workshop (IMW), 2022, pp. 1-4",
        doi: "doi: 10.1109/IMW52921.2022.9779310",
    },
    {
        name: "STT-MRAM",
        publicationyear: "IMW 2022",
        switchingmechanism: "STT",
        arrayinformation: "64Mb",
        accesslatencyns: 5,
        endurance: ">10 year use",
        retention: "10 years @ 85°C",
        citation: "S. M. Alam et al., \"Persistent xSPI STT-MRAM with up to 400MB/s Read and Write Throughput,\" 2022 IEEE International Memory Workshop (IMW), 2022, pp. 1-4",
        doi: "doi: 10.1109/IMW52921.2022.9779276",
    },
    {
        name: "STT-MRAM",
        publicationyear: "VLSI-TSA 2022",
        switchingmechanism: "SOT",
        devicestructure: "Ta/CoFeB/MgO/Ta",
        rpohms: "~45k",
        tmr: "~151 to ~164",
        citation: "S. Z. Rahaman et al., \"Development of Highly Manufacturable, Reliable, and Energy-Efficient Spin-Orbit Torque Magnetic Random Access Memory (SOT-MRAM),\" 2022 International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA), 2022, pp. 1-2",
        doi: "doi: 10.1109/VLSI-TSA54299.2022.9771005",
    },
    {
        name: "STT-MRAM",
        publicationyear: "VLSI-TSA 2022",
        switchingmechanism: "SOT",
        mtjdiameternm: "~50 x ~125",
        writecurrentua: "~90",
        rpohms: "~175k",
        thermalstabilityfactor: "~50 to ~120",
        citation: "H. Yoda, K. Yakushiji and A. Fukushima, \"Proposal & Demonstration of Low Current SOT-MRAM based on Brand New Mechanism for Retention Energy of Strain-Induced Magnetic Anisotropy,\" 2022 International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA), 2022, pp. 1-2",
        doi: "doi: 10.1109/VLSI-TSA54299.2022.9771010",
    },
    {
        name: "STT-MRAM",
        publicationyear: "VLSI-TSA 2022",
        switchingmechanism: "STT",
        arrayinformation: "3Mb",
        accesslatencyns: 10,
        endurance: ">1e14",
        retention: "10 years @ 125°C",
        citation: "C. -J. Liu, C. -H. Lin, K. -Y. Chen and L. -C. Chen, \"Novel Bit-by-bit Repair to Demonstrate STT-MRAM as NV-RAM,\" 2022 International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA), 2022, pp. 1-2",
        doi: "doi: 10.1109/VLSI-TSA54299.2022.9770971",
    },
    {
        name: "STT-MRAM",
        publicationyear: "VLSI-TSA 2022",
        switchingmechanism: "SOT",
        writecurrentdensitymacm2: "~80 to ~105",
        rpohms: "~30k to ~70k",
        tmr: "~85 to ~135",
        citation: "Y. -J. Chang et al., \"The thermal stability improvement of spin-orbit-torque (SOT) devices with a thin PtMn insertion,\" 2022 International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA), 2022, pp. 1-2",
        doi: "doi: 10.1109/VLSI-TSA54299.2022.9771020",
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2004",
        _2d3dgeometry: "2D Planar",
        switchtype: "Uni ",
        structure: "1T-1R ",
        tematerialbe: "TE(possibly Poly-Si)/TMO/BE(possibly Poly-Si)",
        cellaream2: "~0.2 ",
        speedns: "~5000",
        dcpeakvoltagev: "<3",
        dcpeakcurrentua: "~2000",
        hrslrsratio: ">10 ",
        rhigh: "105",
        rlow: "102",
        endurance: "106",
        retention: "300h@ 150℃ ",
        citation: "I. G. Baek, et al. Highly scalable nonvolatile resistive memory using simple binary oxide driven by asymmetric unipolar voltage pulses, IEDM 2004. p.587",
        doi: "doi: 10.1109/IEDM.2004.1419228",
        citationheader: "[doi: 10.1109/IEDM.2004.1419228] 100_x000D_",
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2006",
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi ",
        structure: "1R ",
        tematerialbe: "Pt/Cu:MoOx/Cu",
        cellaream2: "~25 ",
        speedns: "~10",
        dcpeakvoltagev: "<2",
        dcpeakcurrentua: "~500",
        hrslrsratio: ">10 ",
        rhigh: "106",
        rlow: "5x103",
        endurance: "106",
        retention: "28h@ 85℃ ",
        citation: "D. Lee, et al. IEDM 2006, p.1             ",
        doi: "doi: 10.1109/IEDM.2006.346733",
        citationheader: "[doi: 10.1109/IEDM.2006.346733] 5000_x000D_",
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2007",
        _2d3dgeometry: "2D Planar",
        switchtype: "Uni ",
        structure: "1T-1R ",
        tematerialbe: "Pt/Ti:NiO/Pt",
        cellaream2: "~0.49 ",
        speedns: "~5",
        dcpeakvoltagev: "<3",
        dcpeakcurrentua: "~100",
        hrslrsratio: ">90 ",
        rhigh: "106",
        rlow: "5x103",
        endurance: "100",
        retention: "1000h@ 150℃ ",
        citation: "K. Tsunoda, et al. Low power and high speed switching of Ti-doped NiO ReRAM under the unipolar voltage source of less than 3 V, IEDM 2007, p.767 ",
        doi: "doi: 10.1109/IEDM.2007.4419060",
        citationheader: "[doi: 10.1109/IEDM.2007.4419060] 5000_x000D_",
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2008",
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi ",
        structure: "1T-1R ",
        tematerialbe: "Pt/TaOx/Pt",
        cellaream2: "~0.25 ",
        speedns: "~10",
        dcpeakvoltagev: "<2",
        dcpeakcurrentua: "~17",
        hrslrsratio: ">10 ",
        rhigh: "5x104",
        rlow: "2x103",
        endurance: "109",
        retention: "3000h@ 150℃ ",
        citation: "Z. Wei, et al. Highly reliable TaOx ReRAM and direct evidence of redox reaction mechanism, IEDM 2008, p.293        ",
        doi: "doi: 10.1109/IEDM.2008.4796676",
        citationheader: "[doi: 10.1109/IEDM.2008.4796676] 2000_x000D_",
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2008",
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi ",
        structure: "1T-1R ",
        tematerialbe: "TiN/Ti/HfOx/TiN",
        cellaream2: "~0.1 ",
        speedns: "~5",
        dcpeakvoltagev: "<1.5",
        dcpeakcurrentua: "~25",
        hrslrsratio: ">1,000 ",
        rhigh: "107",
        rlow: "103",
        endurance: "106",
        retention: "10h@ 200℃ ",
        citation: "H. Y. Lee, et al. Ti buffer layer in robust HfO2 based RRAM, IEDM 2008, p.297 ",
        doi: "doi: 10.1109/IEDM.2008.4796677",
        citationheader: "[doi: 10.1109/IEDM.2008.4796677] 1000_x000D_",
    },
    {
        name: "RRAM",
        publicationyear: "VLSI 2009",
        _2d3dgeometry: "2D Planar",
        switchtype: "Uni ",
        structure: "1R ",
        tematerialbe: "Pt/Ti/NiO/Pt",
        cellaream2: "0.0023 (48nm) ",
        speedns: 180,
        dcpeakvoltagev: "<2",
        dcpeakcurrentua: "~90",
        hrslrsratio: ">25 ",
        rhigh: "105",
        rlow: "3x103",
        endurance: "7x103 ",
        retention: "N/A ",
        citation: "B. Lee et al. NiO resistance change memory with a novel structure for 3D integration and improved confinement of conduction path, VLSI 2009, p. 28",
        doi: "doi not available",
        citationheader: "[doi not available] 3000_x000D_",
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2009",
        _2d3dgeometry: "2D Planar",
        switchtype: "Uni ",
        structure: "1T-1R ",
        tematerialbe: "W/TiN/TiON/SiO2/Si",
        cellaream2: 0.19,
        speedns: "~10000",
        dcpeakvoltagev: "<4",
        dcpeakcurrentua: "~150",
        hrslrsratio: ">20 ",
        rhigh: "2x106",
        rlow: "8x104",
        endurance: "106",
        retention: "1000h@ 150℃ ",
        citation: "Y. H. Tseng, et al. High Density and Ultra Small Cell Size of Contact ReRAM (CR-RAM) in 90nm CMOS Logic Technology and Circuits, IEDM 2009, pp. 99-102.",
        doi: "doi: 10.1109/IEDM.2009.5424408",
        citationheader: "[doi: 10.1109/IEDM.2009.5424408] 80000_x000D_",
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2010",
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi ",
        structure: "1R",
        tematerialbe: "TiON/WOx/W",
        cellaream2: "0.000081 (9nm) ",
        speedns: "~1000",
        dcpeakvoltagev: "<4",
        dcpeakcurrentua: "~1",
        hrslrsratio: ">10 ",
        rhigh: "5x108",
        rlow: "5x107",
        endurance: 200,
        retention: "280h  T=N/A ",
        citation: "C. Ho, et al. 9nm Half-Pitch Functional Resistive Memory Cell with <1uA Programming Current Using Thermally Oxidized Sub-Stoichiometric WOx Film, IEDM 2010, pp.436-439",
        doi: "doi: 10.1109/IEDM.2010.5703389",
        citationheader: "[doi: 10.1109/IEDM.2010.5703389] 50000000_x000D_",
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2010",
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi ",
        structure: "1T-1R ",
        tematerialbe: "TiN/WO3/WO3-n",
        cellaream2: "0.0036 (60nm) ",
        speedns: "~50",
        dcpeakvoltagev: "<3",
        dcpeakcurrentua: "~1000",
        hrslrsratio: ">10 ",
        rhigh: "105",
        rlow: "104",
        endurance: "106",
        retention: "2000h@ 150℃ ",
        citation: "W. C. Chien, et al. A forming-free WOx resistive memory using a novel self-aligned field enhancement feature with excellent reliability and scalability, IEDM 2010, pp. 440–443",
        doi: "doi: 10.1109/IEDM.2010.5703390",
        citationheader: "[doi: 10.1109/IEDM.2010.5703390] 10000_x000D_",
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2010",
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi ",
        structure: "1R ",
        tematerialbe: "Ni/GeO/HfON/TaN",
        cellaream2: 11300,
        speedns: "~20",
        dcpeakvoltagev: "<3",
        dcpeakcurrentua: "~0.1",
        hrslrsratio: ">700 ",
        rhigh: "1011",
        rlow: "108",
        endurance: "106",
        retention: "3h@ 125℃ ",
        citation: "C.-H. Chang, et al. High Performance Ultra-Low Energy RRAM with Good Retention and Endurance, IEDM 2010, pp. 448-451",
        doi: "doi: 10.1109/IEDM.2010.5703392",
        citationheader: "[doi: 10.1109/IEDM.2010.5703392] 100000000_x000D_",
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2010",
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi ",
        structure: "1R ",
        tematerialbe: "Pt/ZrOx/HfOx/HfO2/TiN",
        cellaream2: "0.0025 (50nm) ",
        speedns: "~40",
        dcpeakvoltagev: "<2",
        dcpeakcurrentua: "~50",
        hrslrsratio: ">10 ",
        rhigh: "104",
        rlow: "103",
        endurance: "106",
        retention: "28h@ 125℃ ",
        citation: "J. Lee, et al. Diode-less nano-scale ZrOx/HfOx RRAM device with excellent switching uniformity and reliability for high-density cross-point memory applications, IEDM 2010, pp. 452–455",
        doi: "doi: 10.1109/IEDM.2010.5703393",
        citationheader: "[doi: 10.1109/IEDM.2010.5703393] 1000_x000D_",
    },
    {
        name: "RRAM",
        publicationyear: "VLSI 2011",
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi ",
        structure: "1T-1R ",
        tematerialbe: "Ti/Al/N-doped AlOx/Al",
        cellaream2: 1,
        speedns: "N/A ",
        dcpeakvoltagev: "<2",
        dcpeakcurrentua: "~0.05",
        hrslrsratio: ">100 ",
        rhigh: "109",
        rlow: "107",
        endurance: "105",
        retention: "28h@ 125℃ ",
        citation: "W. Kim, et al. Forming-free nitrogen-doped AlOx RRAM with sub-uA programming current, VLSI 2011, pp. 22–23",
        doi: "doi not available",
        citationheader: "[doi not available] 10000000_x000D_",
    },
    {
        name: "RRAM",
        publicationyear: "VLSI 2011",
        _2d3dgeometry: "2D Planar",
        switchtype: "Uni ",
        structure: "1R ",
        tematerialbe: "Ni/HfOx/AlOy/p-Si",
        cellaream2: "~6000 ",
        speedns: "~30",
        dcpeakvoltagev: "<2.5",
        dcpeakcurrentua: "~1000",
        hrslrsratio: ">1000 ",
        rhigh: "108",
        rlow: "103",
        endurance: "106",
        retention: "28h@ 150℃ ",
        citation: "X.A. Tran, et al. High Performance Unipolar AlOy/HfOx/Ni based RRAM Compatible with Si Diodes for 3D Application, VLSI 2011, pp. 44-45",
        doi: "doi not available",
        citationheader: "[doi not available] 1000_x000D_",
    },
    {
        name: "RRAM",
        publicationyear: "VLSI 2011",
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi ",
        structure: "1R ",
        tematerialbe: "Pt/Ta2O5/TaOx/Pt",
        cellaream2: "~9000 ",
        speedns: "~10",
        dcpeakvoltagev: "<2.5",
        dcpeakcurrentua: "~30",
        hrslrsratio: ">100 ",
        rhigh: "107",
        rlow: "3x104",
        endurance: "1012",
        retention: "3h@ 200℃ ",
        citation: "Y.-B. Kim, Bi-layered RRAM with unlimited endurance and extremely uniform switching, VLSI 2011, pp. 52–53",
        doi: "doi not available",
        citationheader: "[doi not available] 30000_x000D_",
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2011",
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi ",
        structure: "1T-1R ",
        tematerialbe: "TiN/Hf/HfOx/TiN",
        cellaream2: "0.0001 (10nm) ",
        speedns: "~10",
        dcpeakvoltagev: "<1.5",
        dcpeakcurrentua: "~50",
        hrslrsratio: ">10 ",
        rhigh: "107",
        rlow: "106",
        endurance: "5x107 ",
        retention: "30h@ 250℃",
        citation: "B. Govoreanu, 10x 10 nm2 Hf/HfOx crossbar resistive RAM with excellent performance, reliability and low-energy operation, IEDM 2011, pp. 729–732.",
        doi: "doi: 10.1109/IEDM.2011.6131652",
        citationheader: "[doi: 10.1109/IEDM.2011.6131652] 1000000_x000D_",
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2011",
        _2d3dgeometry: "3D Vertical",
        switchtype: "Bi ",
        structure: "1R ",
        tematerialbe: "TiN/TaOx/W",
        cellaream2: "~30nm (height) ",
        speedns: "~1000",
        dcpeakvoltagev: "<5",
        dcpeakcurrentua: "~80",
        hrslrsratio: "N/A ",
        rhigh: "8x105",
        rlow: "105",
        endurance: "100",
        retention: "N/A ",
        citation: "I. G. Baek, et al. Realization of Vertical Resistive Memory (VRRAM) using cost effective 3D Process, IEDM 2011",
        doi: "doi: 10.1109/IEDM.2011.6131654",
        citationheader: "[doi: 10.1109/IEDM.2011.6131654] 100000_x000D_",
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2012",
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi ",
        structure: "1T-1R ",
        tematerialbe: "TiN/Graphene/HfOx/Pt",
        cellaream2: 1,
        speedns: "N/A ",
        dcpeakvoltagev: "<2.5",
        dcpeakcurrentua: "~200",
        hrslrsratio: ">10 ",
        rhigh: "108",
        rlow: "106",
        endurance: "N/A ",
        retention: "27h@ 100℃ ",
        citation: "H. Y. Chen, et al. Electrode/Oxide Interface Engineering by Inserting Single-Layer Graphene: Application for HfOx–Based Resistive Random Access Memory, IEDM 2012",
        doi: "doi: 10.1109/IEDM.2012.6479081",
        citationheader: "[doi: 10.1109/IEDM.2012.6479081] 1000000_x000D_",
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2012",
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi ",
        structure: "1T-1R ",
        tematerialbe: "TiN/Ni/HfO2/n+-Si",
        cellaream2: 0.0014,
        speedns: "~50",
        dcpeakvoltagev: "<4.5",
        dcpeakcurrentua: "~0.0002",
        hrslrsratio: ">10 ",
        rhigh: "109",
        rlow: "107",
        endurance: "105",
        retention: "10y@ 85℃ ",
        citation: "X. P. Wang, et al. Highly Compact 1T-1R Architecture (4F2 Footprint) Involving Fully CMOS Compatible Vertical GAA Nano-Pillar Transistors and Oxide-Based RRAM Cells Exhibiting Excellent NVM Properties and Ultra-Low Power Operation, IEDM 2012",
        doi: "doi: 10.1109/IEDM.2012.6479082",
        citationheader: "[doi: 10.1109/IEDM.2012.6479082] 10000000_x000D_",
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2012",
        _2d3dgeometry: "2D Planar",
        switchtype: "Uni ",
        structure: "1T-1R ",
        tematerialbe: "W/TiOxNy/SiO2/n+Si",
        cellaream2: 0.0308,
        speedns: "~100000",
        dcpeakvoltagev: "<2.5",
        dcpeakcurrentua: "~60",
        hrslrsratio: ">100 ",
        rhigh: "106",
        rlow: "2x104",
        endurance: "106",
        retention: "400h@ 150℃ ",
        citation: "W. C. Shen, et al. High-K Metal Gate Contact RRAM (CRRAM) in Pure 28nm CMOS Logic Process, IEDM 2012",
        doi: "doi: 10.1109/IEDM.2012.6479146",
        citationheader: "[doi: 10.1109/IEDM.2012.6479146] 20000_x000D_",
    },
    {
        name: "RRAM",
        publicationyear: "VLSI 2012",
        _2d3dgeometry: "3D Vertical",
        switchtype: "Bi ",
        structure: "1R ",
        tematerialbe: "TiN/Wox/W",
        cellaream2: 0.001,
        speedns: "~50",
        dcpeakvoltagev: "<3",
        dcpeakcurrentua: "~400",
        hrslrsratio: ">10 ",
        rhigh: "2x105",
        rlow: "2x104",
        endurance: "6x102 ",
        retention: "N/A ",
        citation: "W. C. Chien, et al. Multi-Layer Sidewall WOx Resistive Memory Suitable for 3D ReRAM, VLSI 2012",
        doi: "doi: 10.1109/VLSIT.2012.6242507",
        citationheader: "[doi: 10.1109/VLSIT.2012.6242507] 20000_x000D_",
    },
    {
        name: "RRAM",
        publicationyear: "VLSI 2012",
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi ",
        structure: "1S-1R ",
        tematerialbe: "W/Wox/Nb2O5-x/Pt",
        cellaream2: 0.0225,
        speedns: "~10000",
        dcpeakvoltagev: "<2",
        dcpeakcurrentua: "~800",
        hrslrsratio: ">10 ",
        rhigh: "104",
        rlow: "103",
        endurance: "106",
        retention: "N/A ",
        citation: "S. Kim, et al. Ultrathin (<10nm) Nb2O5/NbO2 Hybrid Memory with Both Memory and Selector Characteristics for High Density 3D Vertically Stackable RRAM Applications, VLSI 2012",
        doi: "doi: 10.1109/VLSIT.2012.6242508",
        citationheader: "[doi: 10.1109/VLSIT.2012.6242508] 1000_x000D_",
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2012 ",
        _2d3dgeometry: "3D Vertical",
        switchtype: "Bi ",
        structure: "1R ",
        tematerialbe: "TiN/HfOx/Pt",
        cellaream2: "~4 ",
        speedns: "~100",
        dcpeakvoltagev: "<3.5",
        dcpeakcurrentua: "~50",
        hrslrsratio: ">10 ",
        rhigh: "107",
        rlow: "105",
        endurance: "108",
        retention: "28h@ 125℃ ",
        citation: "H. Y. Chen, et al. HfOx Based Vertical Resistive Random Access Memory for Cost-Effective 3D Cross-Point Architecture without Cell Selector, IEDM 2012",
        doi: "doi: 20.2209/IEDM.2012.6479083",
        citationheader: "[doi: 20.2209/IEDM.2012.6479083] 100000_x000D_",
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2013",
        _2d3dgeometry: "2D Planar",
        switchtype: "Uni ",
        structure: "1R ",
        tematerialbe: "Cu/Ta/TaN/TaON/Cu",
        cellaream2: "0.0009 (30nm) ",
        speedns: "N/A ",
        dcpeakvoltagev: "<5",
        dcpeakcurrentua: "~800",
        hrslrsratio: ">100 ",
        rhigh: "5x108",
        rlow: "5x105",
        endurance: 15,
        retention: "300h@ 300℃ ",
        citation: "M.-C. Hsieh, et al. Ultra High Density 3D Via RRAM in Pure 28nm CMOS Process, IEDM 2013",
        doi: "doi: 10.1109/IEDM.2013.6724600",
        citationheader: "[doi: 10.1109/IEDM.2013.6724600] 500000_x000D_",
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2013",
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi ",
        structure: "1R ",
        tematerialbe: "TiN/TiOx/HfOx/Pt",
        cellaream2: ".00011(12nm Via) ",
        speedns: 100,
        dcpeakvoltagev: "<2.5",
        dcpeakcurrentua: "~1000",
        hrslrsratio: ">10 ",
        rhigh: "106",
        rlow: "104",
        endurance: "107",
        retention: "12h@ 125℃ ",
        citation: "Y.  Wu, et al. First Demonstration of RRAM Patterned by Block Copolymer Self-Assembly, IEDM 2013",
        doi: "doi: 10.1109/IEDM.2013.6724673",
        citationheader: "[doi: 10.1109/IEDM.2013.6724673] 10000_x000D_",
    },
    {
        name: "RRAM",
        publicationyear: "VLSI 2014",
        _2d3dgeometry: "3D Vertical",
        switchtype: "Bi ",
        structure: "1R ",
        tematerialbe: "TiN/HfO2/TiN",
        cellaream2: 3e-06,
        speedns: 50,
        dcpeakvoltagev: "<3",
        dcpeakcurrentua: "~500",
        hrslrsratio: 100,
        rhigh: "106",
        rlow: "104",
        endurance: "104",
        retention: "20000h@ 250℃",
        citation: "K.-S. Li, et al. Utilizing Sub-5 nm sidewall electrode technology for atomic-scale resistive memory fabrication, VLSI 2014",
        doi: "doi: 10.1109/VLSIT.2014.6894402",
        citationheader: "[doi: 10.1109/VLSIT.2014.6894402] 10000_x000D_",
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2014",
        _2d3dgeometry: "3D Vertical",
        switchtype: "Bi ",
        structure: "1R ",
        tematerialbe: "TiN/HfOx/Greaphene",
        cellaream2: 0.03,
        speedns: "N/A ",
        dcpeakvoltagev: "<4",
        dcpeakcurrentua: "<20",
        hrslrsratio: ">100 ",
        rhigh: "109",
        rlow: "106",
        endurance: "N/A ",
        retention: "300min@ RT ",
        citation: "J. Sohn, et al. Atomically Thin Graphene Plane Electrode for 3D RRAM, IEDM 2014",
        doi: "doi: 10.1109/IEDM.2014.7046988",
        citationheader: "[doi: 10.1109/IEDM.2014.7046988] 1000000_x000D_",
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2014",
        _2d3dgeometry: "3D Planar",
        switchtype: "Bi ",
        structure: "1S-1R ",
        tematerialbe: "TE/MS/BE",
        cellaream2: 0.0015,
        speedns: "50 (chip) ",
        dcpeakvoltagev: "<2",
        dcpeakcurrentua: "~100",
        hrslrsratio: 100,
        rhigh: "1.4x109",
        rlow: "1.4x105",
        endurance: "108",
        retention: "N/A ",
        citation: "Sung Hyun Jo, et al. 3D-stackable Crossbar Resistive Memory based on Field Assisted Superlinear Threshold (FAST) Selector, IEDM 2014",
        doi: "doi: 10.1109/IEDM.2014.7046999",
        citationheader: "[doi: 10.1109/IEDM.2014.7046999] 140000_x000D_",
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2015",
        _2d3dgeometry: "3D Vertical",
        switchtype: "Bi",
        structure: "1R(self-selective)",
        tematerialbe: "W/CuGeS/HfO2/TiN",
        cellaream2: "60nm(electrode)",
        speedns: 500,
        dcpeakvoltagev: 4,
        dcpeakcurrentua: "<0.001",
        hrslrsratio: 100,
        rhigh: "1012",
        rlow: "1010",
        endurance: ">107",
        retention: "104s@ RT",
        citation: "Luo, Qing, et al. Demonstration of 3D vertical RRAM with ultra low-leakage, high-selectivity and self-compliance memory cells, IEDM 2015",
        comments: "ultra low-leakage, high selectivity, self-compliance, 4-layer array",
        doi: "doi: 10.1109/IEDM.2015.7409667",
        citationheader: "[doi: 10.1109/IEDM.2015.7409667] 10000000000_x000D_",
    },
    {
        name: "RRAM",
        publicationyear: "VLSI 2016",
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi",
        structure: "1T-1R",
        tematerialbe: "TiN/Ti/HfO2/TiN",
        cellaream2: "~0.11",
        speedns: 100,
        hrslrsratio: 10,
        rhigh: "106",
        rlow: "3x103",
        endurance: "105",
        retention: "10yr @ 85℃",
        citation: "C. Ho, et al. Random Soft Error Suppression by Stoichiometric Engineering: CMOS Compatible and Reliable 1Mb HfO2-ReRAM with 2 Extra Masks for Embedded IoT Systems, VLSI 2016",
        comments: "12” 90nm CMOS 1Mb RRAM chip",
        doi: "doi not available",
        citationheader: "[doi not available] 3000_x000D_",
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2004",
        _2d3dgeometry: "2D Planar",
        switchtype: "Uni ",
        structure: "1T-1R ",
        cellaream2: "~0.2 ",
        speedns: "~5000",
        dcpeakvoltagev: "<3",
        dcpeakcurrentua: "~2000",
        hrslrsratio: ">10 ",
        rhigh: "105",
        rlow: "102",
        endurance: "106",
        retention: "300h@ 150℃ ",
        citation: "I. G. Baek, et al. Highly scalable nonvolatile resistive memory using simple binary oxide driven by asymmetric unipolar voltage pulses, IEDM 2004. p.587",
        doi: "doi: 10.1109/IEDM.2004.1419228",
        citationheader: "[doi: 10.1109/IEDM.2004.1419228] 100_x000D_",
        energyj: 3e-08,
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2005",
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi ",
        structure: "1T-1R ",
        tematerialbe: "Ti/TiN/CuxO/Cu",
        cellaream2: "~0.03 ",
        speedns: "~50",
        dcpeakvoltagev: "<3",
        dcpeakcurrentua: "~45",
        hrslrsratio: ">10 ",
        rhigh: "109",
        rlow: "105",
        endurance: 600,
        retention: "30h@ 90℃ ",
        citation: "A. Chen, et al. Non-volatile resistive switching for advanced memory applications, IEDM 2005, p.746",
        doi: "doi: 10.1109/IEDM.2005.1609461",
        citationheader: "[doi: 10.1109/IEDM.2005.1609461] 100000_x000D_",
        energyj: 6.75e-12,
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2006",
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi ",
        structure: "1R ",
        tematerialbe: "Pt/Cu:MoOx/Cu",
        cellaream2: "~25 ",
        speedns: "~10",
        dcpeakvoltagev: "<2",
        dcpeakcurrentua: "~500",
        hrslrsratio: ">10 ",
        rhigh: "106",
        rlow: "5x103",
        endurance: "106",
        retention: "28h@ 85℃ ",
        citation: "D. Lee, et al. IEDM 2006, p.1             ",
        doi: "doi: 10.1109/IEDM.2006.346733",
        citationheader: "[doi: 10.1109/IEDM.2006.346733] 5000_x000D_",
        energyj: 1e-11,
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2007",
        _2d3dgeometry: "2D Planar",
        switchtype: "Uni ",
        structure: "1T-1R ",
        tematerialbe: "Pt/Ti:NiO/Pt",
        cellaream2: "~0.49 ",
        speedns: "~5",
        dcpeakvoltagev: "<3",
        dcpeakcurrentua: "~100",
        hrslrsratio: ">90 ",
        rhigh: "106",
        rlow: "5x103",
        endurance: 100,
        retention: "1000h@ 150℃ ",
        citation: "K. Tsunoda, et al. Low power and high speed switching of Ti-doped NiO ReRAM under the unipolar voltage source of less than 3 V, IEDM 2007, p.767 ",
        doi: "doi: 10.1109/IEDM.2007.4419060",
        citationheader: "[doi: 10.1109/IEDM.2007.4419060] 5000_x000D_",
        energyj: 1.5e-12,
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2008",
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi ",
        structure: "1T-1R ",
        tematerialbe: "Pt/TaOx/Pt",
        cellaream2: "~0.25 ",
        speedns: "~10",
        dcpeakvoltagev: "<2",
        dcpeakcurrentua: "~17",
        hrslrsratio: ">10 ",
        rhigh: "5x104",
        rlow: "2x103",
        endurance: "109",
        retention: "3000h@ 150℃ ",
        citation: "Z. Wei, et al. Highly reliable TaOx ReRAM and direct evidence of redox reaction mechanism, IEDM 2008, p.293        ",
        doi: "doi: 10.1109/IEDM.2008.4796676",
        citationheader: "[doi: 10.1109/IEDM.2008.4796676] 2000_x000D_",
        energyj: 3.4e-13,
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2008",
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi ",
        structure: "1T-1R ",
        tematerialbe: "TiN/Ti/HfOX/TiN ",
        cellaream2: "~0.1 ",
        speedns: "~5",
        dcpeakvoltagev: "<1.5",
        dcpeakcurrentua: "~25",
        hrslrsratio: ">1,000 ",
        rhigh: "107",
        rlow: "103",
        endurance: "106",
        retention: "10h@ 200℃ ",
        citation: "H. Y. Lee, et al. Ti buffer layer in robust HfO2 based RRAM, IEDM 2008, p.297 ",
        doi: "doi: 10.1109/IEDM.2008.4796677",
        citationheader: "[doi: 10.1109/IEDM.2008.4796677] 1000_x000D_",
        energyj: 1.875e-13,
    },
    {
        name: "RRAM",
        publicationyear: "VLSI 2009",
        _2d3dgeometry: "2D Planar",
        switchtype: "Uni ",
        structure: "1R ",
        tematerialbe: "Pt/NiO/Pt",
        cellaream2: "0.0023 (48nm) ",
        speedns: 180,
        dcpeakvoltagev: "<2",
        dcpeakcurrentua: "~90",
        hrslrsratio: ">25 ",
        rhigh: "105",
        rlow: "3x103",
        endurance: "7x103 ",
        retention: "N/A ",
        citation: "B. Lee et al. NiO resistance change memory with a novel structure for 3D integration and improved confinement of conduction path, VLSI 2009, p. 28",
        doi: "doi not available",
        citationheader: "[doi not available] 3000_x000D_",
        energyj: 3.24e-11,
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2009",
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi ",
        structure: "1T-1R ",
        tematerialbe: "TiN/TiOx/HfOx/TiN ",
        cellaream2: "0.0009 (30nm) ",
        speedns: 40,
        dcpeakvoltagev: "<1.5",
        dcpeakcurrentua: "~200",
        hrslrsratio: ">100",
        rhigh: "105",
        rlow: "103",
        endurance: "106",
        retention: "28h@ 150℃ ",
        citation: "Y. S. Chen, et al. Highly Scalable Hafnium Oxide Memory with Improvements of Resistive Distribution and Read Disturb Immunity, IEDM 2009,  pp. 95-98.",
        doi: "doi: 10.1109/IEDM.2009.5424411",
        citationheader: "[doi: 10.1109/IEDM.2009.5424411] 1000_x000D_",
        energyj: 1.2e-11,
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2009",
        _2d3dgeometry: "2D Planar",
        switchtype: "Uni ",
        structure: "1T-1R ",
        tematerialbe: "TiN/TiON/SiO2",
        cellaream2: 0.19,
        speedns: "~10000",
        dcpeakvoltagev: "<4",
        dcpeakcurrentua: "~150",
        hrslrsratio: ">20 ",
        rhigh: "2x106",
        rlow: "8x104",
        endurance: "106",
        retention: "1000h@ 150℃ ",
        citation: "Y. H. Tseng, et al. High Density and Ultra Small Cell Size of Contact ReRAM (CR-RAM) in 90nm CMOS Logic Technology and Circuits, IEDM 2009, pp. 99-102.",
        doi: "doi: 10.1109/IEDM.2009.5424408",
        citationheader: "[doi: 10.1109/IEDM.2009.5424408] 80000_x000D_",
        energyj: 6e-09,
    },
    {
        name: "RRAM",
        publicationyear: "VLSI 2010",
        _2d3dgeometry: "2D Planar",
        switchtype: "Uni ",
        structure: "1T-1R ",
        tematerialbe: "Ru/Ta2O5/TiO2/Ru ",
        cellaream2: "~3 ",
        speedns: "~1000",
        dcpeakvoltagev: "<3",
        dcpeakcurrentua: "~200",
        hrslrsratio: ">100 ",
        rhigh: "105",
        rlow: "103",
        endurance: "105",
        retention: "120h@ 100℃ ",
        citation: "Y. Sakotsubo, et al. A New Approach for Improving Operating Margin of Unipolar ReRAM using Local Minimu m of Reset Voltage. VLSI 2010.",
        doi: "doi: 10.1109/VLSIT.2010.5556181",
        citationheader: "[doi: 10.1109/VLSIT.2010.5556181] 1000_x000D_",
        energyj: 6e-10,
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2010",
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi ",
        structure: "1R ",
        speedns: 0.3,
        hrslrsratio: 100,
        rhigh: "106",
        rlow: "104",
        endurance: "1010",
        citation: "H. Y. Lee, et. al. Evidence and solution of Over-RESET Problem for HfOX Based Resistive Memory with Sub-ns Switching Speed and High Endurance, IEDM 2010",
        doi: "doi: 10.1109/IEDM.2010.5703395",
        citationheader: "[doi: 10.1109/IEDM.2010.5703395] 10000_x000D_",
        energyj: "N/A ",
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2010",
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi ",
        structure: "1R",
        tematerialbe: "TiN/W/WOx/SiO2 ",
        cellaream2: "0.000081 (9nm) ",
        speedns: "~1000",
        dcpeakvoltagev: "<4",
        dcpeakcurrentua: "~1",
        hrslrsratio: ">10 ",
        rhigh: "5x108",
        rlow: "5x107",
        endurance: 200,
        retention: "280h  T=N/A ",
        citation: "C. Ho, et al. 9nm Half-Pitch Functional Resistive Memory Cell with <1uA Programming Current Using Thermally Oxidized Sub-Stoichiometric WOx Film, IEDM 2010, pp.436-439",
        doi: "doi: 10.1109/IEDM.2010.5703389",
        citationheader: "[doi: 10.1109/IEDM.2010.5703389] 50000000_x000D_",
        energyj: 4e-12,
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2010",
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi ",
        structure: "1T-1R ",
        tematerialbe: "TiN/ Wox/TiN",
        cellaream2: "0.0036 (60nm) ",
        speedns: "~50",
        dcpeakvoltagev: "<3",
        dcpeakcurrentua: "~1000",
        hrslrsratio: ">10 ",
        rhigh: "105",
        rlow: "104",
        endurance: "106",
        retention: "2000h@ 150℃ ",
        citation: "W. C. Chien, et al. A forming-free WOx resistive memory using a novel self-aligned field enhancement feature with excellent reliability and scalability, IEDM 2010, pp. 440–443",
        doi: "doi: 10.1109/IEDM.2010.5703390",
        citationheader: "[doi: 10.1109/IEDM.2010.5703390] 10000_x000D_",
        energyj: 1.5e-10,
    },
    {
        name: "RRAM",
        publicationyear: "VLSI 2010",
        _2d3dgeometry: "2D Planar",
        switchtype: "1T1R",
        structure: "TaN/CuxSiyO/Cu",
        cellaream2: "0.0004 (20 nm)",
        speedns: 10000,
        dcpeakvoltagev: "~2",
        dcpeakcurrentua: 100,
        hrslrsratio: "~103",
        rhigh: "107",
        rlow: "103",
        endurance: "106",
        retention: "10y@150℃",
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2010",
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi ",
        structure: "1R ",
        tematerialbe: "Ni/GeO/HfON/TaN ",
        speedns: "~20",
        dcpeakvoltagev: "<3",
        dcpeakcurrentua: "~0.1",
        hrslrsratio: ">700 ",
        rhigh: "1011",
        rlow: "108",
        endurance: "106",
        retention: "3h@ 125℃ ",
        citation: "C.-H. Cheng, et al. High Performance Ultra-Low Energy RRAM with Good Retention and Endurance, IEDM 2010, pp. 448-451",
        doi: "doi: 10.1109/IEDM.2010.5703392",
        citationheader: "[doi: 10.1109/IEDM.2010.5703392] 100000000_x000D_",
        energyj: 6e-15,
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2010",
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi ",
        structure: "1R ",
        tematerialbe: "Pt/ZrOx/HfOx/TiN",
        cellaream2: "0.0025 (50nm) ",
        speedns: "~40",
        dcpeakvoltagev: "<2",
        dcpeakcurrentua: "~50",
        hrslrsratio: ">10 ",
        rhigh: "104",
        rlow: "103",
        endurance: "106",
        retention: "28h@ 125℃ ",
        citation: "J. Lee, et al. Diode-less nano-scale ZrOx/HfOx RRAM device with excellent switching uniformity and reliability for high-density cross-point memory applications, IEDM 2010, pp. 452–455",
        doi: "doi: 10.1109/IEDM.2010.5703393",
        citationheader: "[doi: 10.1109/IEDM.2010.5703393] 1000_x000D_",
        energyj: 4e-12,
    },
    {
        name: "RRAM",
        publicationyear: "VLSI 2011",
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi ",
        structure: "1T-1R ",
        tematerialbe: "TiN/Al/N:AlOx/SiO2",
        cellaream2: 1,
        speedns: "N/A ",
        dcpeakvoltagev: "<2",
        dcpeakcurrentua: "~0.05",
        hrslrsratio: ">100 ",
        rhigh: "109",
        rlow: "107",
        endurance: "105",
        retention: "28h@ 125℃ ",
        citation: "W. Kim, et al. Forming-free nitrogen-doped AlOx RRAM with sub-uA programming current, VLSI 2011, pp. 22–23",
        doi: "doi not available",
        citationheader: "[doi not available] 10000000_x000D_",
        energyj: "N/A ",
    },
    {
        name: "RRAM",
        publicationyear: "VLSI 2011",
        _2d3dgeometry: "2D Planar",
        switchtype: "Uni ",
        structure: "1R ",
        tematerialbe: "Ni/HfOx/AlOy/p+-Si",
        cellaream2: "N/A ",
        speedns: "~30",
        dcpeakvoltagev: "<2.5",
        dcpeakcurrentua: "~1000",
        hrslrsratio: ">1000 ",
        rhigh: "108",
        rlow: "103",
        endurance: "106",
        retention: "28h@ 150℃ ",
        citation: "X.A. Tran, et al. High Performance Unipolar AlOy/HfOx/Ni based RRAM Compatible with Si Diodes for 3D Application, VLSI 2011, pp. 44-45",
        doi: "doi not available",
        citationheader: "[doi not available] 1000_x000D_",
        energyj: 7.5e-11,
    },
    {
        name: "RRAM",
        publicationyear: "VLSI 2011",
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi ",
        structure: "1T-1R ",
        tematerialbe: "TiN/TiO2/Al2O3/TiN",
        cellaream2: "0.0029 (54nm) ",
        speedns: "~10",
        dcpeakvoltagev: "<3",
        dcpeakcurrentua: "~20",
        hrslrsratio: ">10 ",
        rhigh: "104",
        rlow: "103",
        endurance: "N/A ",
        retention: "100h@ 150℃ ",
        citation: "J. Yi, et al. Highly Reliable and Fast Nonvolatile Hybrid Switching ReRAM Memory Using Thin Al2O3 Demonstrated at 54nm memory Array, VLSI 2011, pp. 48-49",
        doi: "doi not available",
        citationheader: "[doi not available] 1000_x000D_",
        energyj: 6e-13,
    },
    {
        name: "RRAM",
        publicationyear: "VLSI 2011",
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi ",
        structure: "1R ",
        tematerialbe: "Pt/TaOx/Ta2O5/Pt ",
        cellaream2: 900,
        speedns: "~10",
        dcpeakvoltagev: "<2.5",
        dcpeakcurrentua: "~30",
        hrslrsratio: ">100 ",
        rhigh: "107",
        rlow: "3x104",
        endurance: "1012",
        retention: "3h@ 200℃ ",
        citation: "Y.-B. Kim, Bi-layered RRAM with unlimited endurance and extremely uniform switching, VLSI 2011, pp. 52–53",
        doi: "doi not available",
        citationheader: "[doi not available] 30000_x000D_",
        energyj: 7.5e-13,
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2011",
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi ",
        structure: "1T-1R ",
        tematerialbe: "TiN/Hf/HfO2/TiN ",
        cellaream2: "0.0001 (10nm) ",
        speedns: "~10",
        dcpeakvoltagev: "<1.5",
        dcpeakcurrentua: "~50",
        hrslrsratio: ">10 ",
        rhigh: "107",
        rlow: "106",
        endurance: "5x107 ",
        retention: "30h@ 250℃",
        citation: "B. Govoreanu, 10x 10 nm2 Hf/HfOx crossbar resistive RAM with excellent performance, reliability and low-energy operation, IEDM 2011, pp. 729–732.",
        doi: "doi: 10.1109/IEDM.2011.6131652",
        citationheader: "[doi: 10.1109/IEDM.2011.6131652] 1000000_x000D_",
        energyj: 7.5e-13,
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2011",
        _2d3dgeometry: "3D Vertical",
        switchtype: "Bi ",
        structure: "1R ",
        tematerialbe: "TiN/TaOx/TiN",
        cellaream2: "~30nm (height) ",
        speedns: "~1000",
        dcpeakvoltagev: "<5",
        dcpeakcurrentua: "~80",
        hrslrsratio: "N/A ",
        rhigh: "8x105",
        rlow: "105",
        endurance: "100",
        retention: "N/A ",
        citation: "I. G. Baek, et al. Realization of Vertical Resistive Memory (VRRAM) using cost effective 3D Process, IEDM 2011",
        doi: "doi: 10.1109/IEDM.2011.6131654",
        citationheader: "[doi: 10.1109/IEDM.2011.6131654] 100000_x000D_",
        energyj: 4e-10,
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2012",
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi",
        structure: "1T-1R ",
        tematerialbe: "TiN/Hf/HfO2 /TiN",
        cellaream2: "0.0016 (40nm) ",
        speedns: "~10",
        dcpeakvoltagev: "<1.5",
        dcpeakcurrentua: "~25",
        hrslrsratio: ">10 ",
        rhigh: "2x105",
        rlow: "2x104",
        endurance: "107",
        retention: "3h@ 200℃ ",
        citation: "Y. Y. Chen, et al. Understanding of the Endurance Failure in Scaled HfO2-based 1T1R RRAM through Vacancy Mobility Degradation, IEDM 2012",
        doi: "doi: 10.1109/IEDM.2012.6479079",
        citationheader: "[doi: 10.1109/IEDM.2012.6479079] 20000_x000D_",
        energyj: 3.75e-13,
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2012",
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi ",
        structure: "1T-1R ",
        tematerialbe: "TiN/Ti/SLG/HfO2/Pt",
        cellaream2: 1,
        speedns: "N/A ",
        dcpeakvoltagev: "<2.5",
        dcpeakcurrentua: "~200",
        hrslrsratio: ">10 ",
        rhigh: "108",
        rlow: "106",
        endurance: "N/A ",
        retention: "27h@ 100℃ ",
        citation: "H. Y. Chen, et al. Electrode/Oxide Interface Engineering by Inserting Single-Layer Graphene: Application for HfOx–Based Resistive Random Access Memory, IEDM 2012",
        doi: "doi: 10.1109/IEDM.2012.6479081",
        citationheader: "[doi: 10.1109/IEDM.2012.6479081] 1000000_x000D_",
        energyj: "N/A ",
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2012",
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi ",
        structure: "1T-1R ",
        tematerialbe: "TiN/Ni/HfO2/Si",
        cellaream2: 0.0014,
        speedns: "~50",
        dcpeakvoltagev: "<4.5",
        dcpeakcurrentua: "~0.0002",
        hrslrsratio: ">10 ",
        rhigh: "109",
        rlow: "107",
        endurance: "105",
        retention: "10y@ 85℃ ",
        citation: "X. P. Wang, et al. Highly Compact 1T-1R Architecture (4F2 Footprint) Involving Fully CMOS Compatible Vertical GAA Nano-Pillar Transistors and Oxide-Based RRAM Cells Exhibiting Excellent NVM Properties and Ultra-Low Power Operation, IEDM 2012",
        doi: "doi: 10.1109/IEDM.2012.6479082",
        citationheader: "[doi: 10.1109/IEDM.2012.6479082] 10000000_x000D_",
        energyj: 4.5e-17,
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2012",
        _2d3dgeometry: "2D Planar",
        switchtype: "Uni ",
        structure: "1T-1R ",
        tematerialbe: "W/TiON /SiO2/n+Si ",
        cellaream2: 0.0308,
        speedns: "~100000",
        dcpeakvoltagev: "<2.5",
        dcpeakcurrentua: "~60",
        hrslrsratio: ">100 ",
        rhigh: "106",
        rlow: "2x104",
        endurance: "106",
        retention: "400h@ 150℃ ",
        citation: "W. C. Shen, et al. High-K Metal Gate Contact RRAM (CRRAM) in Pure 28nm CMOS Logic Process, IEDM 2012",
        doi: "doi: 10.1109/VLSIT.2012.6479146",
        citationheader: "[doi: 10.1109/VLSIT.2012.6479146] 20000_x000D_",
        energyj: 1.5e-08,
    },
    {
        name: "RRAM",
        publicationyear: "VLSI 2012",
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi ",
        structure: "1T-1R ",
        tematerialbe: "Ir/Ta2O5-δ/TaOx/TaN ",
        cellaream2: 0.0324,
        speedns: "N/A ",
        dcpeakvoltagev: "<3",
        dcpeakcurrentua: "~80",
        hrslrsratio: 20,
        rhigh: "107",
        rlow: "5x105",
        endurance: "N/A ",
        retention: "100h@ 150℃ ",
        citation: "T. Ninomiya, et al. Conductive Filament Scaling of TaOx Bipolar ReRAM for Long Retention with Low Current Operation, VLSI, 2012",
        doi: "doi: 10.1109/VLSIT.2012.6242467",
        citationheader: "[doi: 10.1109/VLSIT.2012.6242467] 500000_x000D_",
        energyj: "N/A ",
    },
    {
        name: "RRAM",
        publicationyear: "VLSI 2012",
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi ",
        structure: "1R ",
        tematerialbe: "TiN/TiOx/Ta2O5/TiN",
        cellaream2: 0.0029,
        speedns: "~10",
        dcpeakvoltagev: "<4",
        dcpeakcurrentua: "~50",
        hrslrsratio: ">10 ",
        rhigh: "5x106",
        rlow: "5x105",
        endurance: "N/A ",
        retention: "20@ 150℃ ",
        citation: "H. D. Lee, et al. Integration of 4F2 Selector-less Crossbar Array 2Mb ReRAM Based on Transition Metal Oxides for High Density Memory Applications, VLSI, 2012",
        doi: "doi: 10.1109/VLSIT.2012.6242506",
        citationheader: "[doi: 10.1109/VLSIT.2012.6242506] 500000_x000D_",
        energyj: 2e-12,
    },
    {
        name: "RRAM",
        publicationyear: "VLSI 2012",
        _2d3dgeometry: "3D Vertical",
        switchtype: "Bi ",
        structure: "1R ",
        tematerialbe: "W/Wox/SP-TiNOx/TiN ",
        cellaream2: 0.001,
        speedns: "~50",
        dcpeakvoltagev: "<3",
        dcpeakcurrentua: "~400",
        hrslrsratio: ">10 ",
        rhigh: "2x105",
        rlow: "2x104",
        endurance: "6x102 ",
        retention: "N/A ",
        citation: "W. C. Chien, et al. Multi-Layer Sidewall WOx Resistive Memory Suitable for 3D ReRAM, VLSI 2012",
        doi: "doi: 10.1109/VLSIT.2012.6242507",
        citationheader: "[doi: 10.1109/VLSIT.2012.6242507] 20000_x000D_",
        energyj: 6e-11,
    },
    {
        name: "RRAM",
        publicationyear: "VLSI 2012",
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi ",
        structure: "1T-1R ",
        tematerialbe: "TiN/Al2O3/HfO2/Hf/TiN ",
        cellaream2: 0.0035,
        speedns: "~10",
        dcpeakvoltagev: "<2",
        dcpeakcurrentua: "~0.5",
        hrslrsratio: ">10 ",
        rhigh: "106",
        rlow: "105",
        endurance: "107",
        retention: "3h@ 250℃ ",
        citation: "L. Goux, et al. Ultralow sub-500nA operating current high-performance TiN\Al2O3\HfO2\Hf\TiN bipolar RRAM achieved through understanding-based stack-engineering, VLSI, 2012",
        doi: "doi: 10.1109/VLSIT.2012.6242510",
        citationheader: "[doi: 10.1109/VLSIT.2012.6242510] 100000_x000D_",
        energyj: 1e-14,
    },
    {
        name: "RRAM",
        publicationyear: "VLSI 2012",
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi ",
        structure: "1S-1R ",
        tematerialbe: "W/NbOx/Pt ",
        cellaream2: 0.0225,
        speedns: "~10000",
        dcpeakvoltagev: "<2",
        dcpeakcurrentua: "~800",
        hrslrsratio: ">10 ",
        rhigh: "104",
        rlow: "103",
        endurance: "106",
        retention: "N/A ",
        citation: "S. Kim, et al. Ultrathin (<10nm) Nb2O5/NbO2 Hybrid Memory with Both Memory and Selector Characteristics for High Density 3D Vertically Stackable RRAM Applications, VLSI 2012",
        doi: "doi: 10.1109/VLSIT.2012.6242508",
        citationheader: "[doi: 10.1109/VLSIT.2012.6242508] 1000_x000D_",
        energyj: 1.6e-08,
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2011",
        _2d3dgeometry: "3D Vertical",
        switchtype: "Bi ",
        structure: "1R ",
        tematerialbe: "N/A ",
        cellaream2: "N/A ",
        speedns: "~1000",
        dcpeakvoltagev: "<3.5",
        dcpeakcurrentua: "~1",
        hrslrsratio: ">20 ",
        rhigh: "1010",
        rlow: "107",
        endurance: "107",
        retention: "2.8h@ 85℃ ",
        citation: "S. G. Park, et al. A Non-Linear ReRAM Cell with sub-1μA Ultralow Operating Current for High Density Vertical Resistive Memory (VRRAM), IEDM 2012",
        doi: "doi: 10.1109/IEDM.2012.6479084",
        citationheader: "[doi: 10.1109/IEDM.2012.6479084] 10000000_x000D_",
        energyj: 3.5e-12,
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2012 ",
        _2d3dgeometry: "3D Vertical",
        switchtype: "Bi ",
        structure: "1R ",
        tematerialbe: "Pt/HfOx/TiN",
        cellaream2: "~4 ",
        speedns: "~100",
        dcpeakvoltagev: "<3.5",
        dcpeakcurrentua: "~50",
        hrslrsratio: ">10 ",
        rhigh: "107",
        rlow: "105",
        endurance: "108",
        retention: "28h@ 125℃ ",
        citation: "H. Y. Chen, et al. HfOx Based Vertical Resistive Random Access Memory for Cost-Effective 3D Cross-Point Architecture without Cell Selector, IEDM 2012",
        doi: "doi: 10.1109/IEDM.2012.6479083",
        citationheader: "[doi: 10.1109/IEDM.2012.6479083] 100000_x000D_",
        energyj: 1.75e-11,
    },
    {
        name: "RRAM",
        publicationyear: "ISSCC 2013",
        _2d3dgeometry: "3D Planar",
        switchtype: "N/A ",
        structure: "1S-1R ",
        tematerialbe: "N/A ",
        cellaream2: "0.000576 (24 nm) ",
        speedns: "230000 (chip) ",
        dcpeakvoltagev: "N/A ",
        dcpeakcurrentua: "N/A ",
        hrslrsratio: "N/A ",
        rhigh: "N/A ",
        rlow: "N/A ",
        endurance: "N/A ",
        retention: "N/A ",
        citation: "T.-Y. Liu, et al.  A 130.7mm2 2-Layer 32Gb ReRAM Memory Device in 24nm Technology, ISSCC 2013",
        doi: "doi: 10.1109/JSSC.2013.2280296",
        citationheader: "[doi: 10.1109/JSSC.2013.2280296] N/A _x000D_",
        energyj: "N/A ",
    },
    {
        name: "RRAM",
        publicationyear: "VLSI 2013",
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi ",
        structure: "1T-1R ",
        tematerialbe: "Al/AlOx/WOx/W",
        cellaream2: "0.0324 (.18um) ",
        speedns: 100,
        dcpeakvoltagev: "N/A ",
        dcpeakcurrentua: "N/A ",
        hrslrsratio: ">10 ",
        rhigh: "5x106",
        rlow: "104",
        endurance: "107",
        retention: "10y@ 85℃ ",
        citation: "T. L. Song Reliability Significant Improvement of Resistive Switching Memory by Dynamic Self-adaptive Write Method, VLSI 2013",
        doi: "doi not available",
        citationheader: "[doi not available] 10000_x000D_",
        energyj: "N/A ",
    },
    {
        name: "RRAM",
        publicationyear: "VLSI 2013",
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi ",
        structure: "1D-1R ",
        tematerialbe: "Ta/TaOx/TiO2/Ti",
        cellaream2: 10000,
        speedns: 50,
        dcpeakvoltagev: "<6.5",
        dcpeakcurrentua: "~100",
        hrslrsratio: ">105 ",
        rhigh: "2x1010",
        rlow: "2x105",
        endurance: "1012",
        retention: "0.27h@ RT ",
        citation: "C. -W. Hsu Self-Rectifying Bipolar TaOx/TiO2 RRAM with Superior Endurance over 1012 Cycles for 3D High-Density Storage-Class Memory, VLSI 2013",
        doi: "doi not available",
        citationheader: "[doi not available] 200000_x000D_",
        energyj: 3.25e-11,
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2013",
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi ",
        structure: "1R ",
        tematerialbe: "TiN/Al2O3/TiO2/TiN",
        cellaream2: "0.0016 (40nm) ",
        speedns: 10,
        dcpeakvoltagev: "<2",
        dcpeakcurrentua: "~1",
        hrslrsratio: ">10",
        rhigh: "109",
        rlow: "107",
        endurance: "N/A ",
        retention: "168h@ 125℃ ",
        citation: "B. Govoreanu, et al. Vacancy-Modulated Conductive Oxide Resistive RAM (VMCO-RRAM): An Area-Scalable Switching Current, Self-Compliant, Highly Nonlinear and Wide On/Off-Window Resistive Switching Cell, IEDM 2013",
        doi: "doi: 10.1109/IEDM.2013.6724599",
        citationheader: "[doi: 10.1109/IEDM.2013.6724599] 10000000_x000D_",
        energyj: 2e-14,
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2013",
        _2d3dgeometry: "2D Planar",
        switchtype: "Uni ",
        structure: "1R ",
        tematerialbe: "Cu/Ta/TaN/TaON/Cu",
        cellaream2: "0.0009 (30nm) ",
        speedns: "N/A ",
        dcpeakvoltagev: "<5",
        dcpeakcurrentua: "~800",
        hrslrsratio: ">100 ",
        rhigh: "5x108",
        rlow: "5x105",
        endurance: 15,
        retention: "300h@ 300℃ ",
        citation: "M.-C. Hsieh, et al. Ultra High Density 3D Via RRAM in Pure 28nm CMOS Process, IEDM 2013",
        doi: "doi: 10.1109/IEDM.2013.6724600",
        citationheader: "[doi: 10.1109/IEDM.2013.6724600] 500000_x000D_",
        energyj: "N/A ",
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2013",
        _2d3dgeometry: "3D Vertical",
        switchtype: "Bi ",
        structure: "1R ",
        tematerialbe: "Ta/TaOx/TiO2/Ti",
        cellaream2: 0.2,
        speedns: "~1000",
        dcpeakvoltagev: "<6",
        dcpeakcurrentua: "~0.1",
        hrslrsratio: ">10 ",
        rhigh: "109",
        rlow: "108",
        endurance: "1010",
        retention: "2.8h@ RT ",
        citation: "C. -W. Hsu, et al. 3D Vertical TaOxTiO2 RRAM with over 103 Self-Rectifying Ratio and Sub-μA Operating Current, IEDM 2013",
        doi: "doi not available",
        citationheader: "[doi not available] 100000000_x000D_",
        energyj: 6e-13,
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2013",
        _2d3dgeometry: "3D Vertical",
        switchtype: "Bi ",
        structure: "1R ",
        tematerialbe: "Ta/Ta2O5/TiN",
        cellaream2: "~0.008 ",
        speedns: "N/A ",
        dcpeakvoltagev: "<1",
        dcpeakcurrentua: "~100",
        hrslrsratio: 8,
        rhigh: "105",
        rlow: "104",
        endurance: "106",
        retention: "2.8h@ 85℃ ",
        citation: "E.  Cha, et al. Nanoscale (~10nm) 3D vertical ReRAM and NbO2 threshold selector with TiN electrode, IEDM 2013",
        doi: "doi: 10.1109/IEDM.2013.6724602",
        citationheader: "[doi: 10.1109/IEDM.2013.6724602] 10000_x000D_",
        energyj: "N/A ",
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2013",
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi ",
        structure: "1R ",
        tematerialbe: "TiN/TiOx/HfOx/Pt",
        cellaream2: ".00011(12nm Via) ",
        speedns: 100,
        dcpeakvoltagev: "<2.5",
        dcpeakcurrentua: "~1000",
        hrslrsratio: 100,
        rhigh: "106",
        rlow: "104",
        endurance: "107",
        retention: "12h@ 125℃ ",
        citation: "Y.  Wu, et al. First Demonstration of RRAM Patterned by Block Copolymer Self-Assembly, IEDM 2013",
        doi: "doi: 10.1109/IEDM.2013.6724673",
        citationheader: "[doi: 10.1109/IEDM.2013.6724673] 10000_x000D_",
        energyj: 2.5e-10,
    },
    {
        name: "RRAM",
        publicationyear: "ISSCC 2014",
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi ",
        structure: "1S-1R ",
        tematerialbe: "TE/CuTe/Insulator/BE",
        cellaream2: "0.004374(27nm) ",
        speedns: "2000 (chip) ",
        dcpeakvoltagev: "<6.5",
        dcpeakcurrentua: "N/A ",
        hrslrsratio: "N/A ",
        endurance: "N/A ",
        retention: "N/A ",
        citation: "R. Fackenthal, et al. A 16Gb ReRAM with 200MB/s and Write and 1GB/s Read in 27nm Technology, ISSCC 2014",
        doi: "doi: 10.1109/ISSCC.2014.6757460",
        citationheader: "[doi: 10.1109/ISSCC.2014.6757460] N/A _x000D_",
        energyj: "N/A ",
    },
    {
        name: "RRAM",
        publicationyear: "VLSI 2014",
        _2d3dgeometry: "2D Planar ",
        switchtype: "Bi ",
        structure: "1T-1R ",
        tematerialbe: "Al/AlOx/WOx/W",
        cellaream2: "0.0324 (.18um) ",
        speedns: "~1000",
        dcpeakvoltagev: "N/A ",
        dcpeakcurrentua: "N/A ",
        hrslrsratio: ">180 ",
        rhigh: "3x107",
        rlow: "3x104",
        endurance: "109",
        retention: "10y@ 85℃ ",
        citation: "Y. Meng, et al. Fast step-down set algorithm of resistive switching memory with low programming energy and significant reliability improvement, VLSI 2014",
        doi: "doi: 10.1109/VLSIT.2014.6894435",
        citationheader: "[doi: 10.1109/VLSIT.2014.6894435] 30000_x000D_",
        energyj: "N/A ",
    },
    {
        name: "RRAM",
        publicationyear: "VLSI 2014",
        _2d3dgeometry: "3D Vertical",
        switchtype: "Bi ",
        structure: "1R ",
        tematerialbe: "TiN/HfOx/TiN",
        cellaream2: 3e-06,
        speedns: 50,
        dcpeakvoltagev: "<3",
        dcpeakcurrentua: "~500",
        hrslrsratio: ">10",
        rhigh: "106",
        rlow: "104",
        endurance: "104",
        retention: "20000h@ 250℃",
        citation: "K.-S. Li, et al. Utilizing Sub-5 nm sidewall electrode technology for atomic-scale resistive memory fabrication, VLSI 2014",
        doi: "doi: 10.1109/VLSIT.2014.6894402",
        citationheader: "[doi: 10.1109/VLSIT.2014.6894402] 10000_x000D_",
        energyj: 7.5e-11,
    },
    {
        name: "RRAM",
        publicationyear: "VLSI 2014",
        _2d3dgeometry: "2D Planar ",
        switchtype: "Bi ",
        structure: "1S-1R ",
        tematerialbe: "TiN/NbO2/TiOx/ TaOx/TiN",
        cellaream2: "(5Xnm) ",
        speedns: "N/A ",
        dcpeakvoltagev: "< 2",
        dcpeakcurrentua: "~30",
        hrslrsratio: 7.9,
        rhigh: "3.5x104",
        rlow: "1.4x103",
        endurance: "103",
        retention: "N/A ",
        citation: "W. –G. Kim, et al. NbO2-based low power and cost effective 1S1R switching for high density cross point ReRAM Application, VLSI 2014",
        doi: "doi: 10.1109/VLSIT.2014.6894405",
        citationheader: "[doi: 10.1109/VLSIT.2014.6894405] 1400_x000D_",
        energyj: "N/A ",
    },
    {
        name: "RRAM",
        publicationyear: "VLSI 2014",
        _2d3dgeometry: "2D Planar ",
        switchtype: "Bi ",
        structure: "1T-1R ",
        tematerialbe: "Ta/Ta2O5/TiN",
        cellaream2: "(20nm)",
        speedns: 5,
        dcpeakvoltagev: 1.2,
        dcpeakcurrentua: "~50",
        hrslrsratio: 10,
        rhigh: "2x105",
        rlow: "2x104",
        endurance: "109",
        retention: "50d@ 250℃",
        citation: "L. Goux, et al. Role of the Ta scavenger electrode in the excellent switching control and reliability of a scalable low-current operated TiNTa2O5Ta RRAM device, VLSI    2014",
        doi: "doi: 10.1109/VLSIT.2014.6894401",
        citationheader: "[doi: 10.1109/VLSIT.2014.6894401] 20000_x000D_",
        energyj: 3e-13,
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2014",
        _2d3dgeometry: "3D Vertical",
        switchtype: "Bi ",
        structure: "1R ",
        tematerialbe: "TiN/HfOx/Graphene",
        cellaream2: 0.03,
        speedns: "N/A ",
        dcpeakvoltagev: "<4",
        dcpeakcurrentua: "<20",
        hrslrsratio: ">100 ",
        rhigh: "109",
        rlow: "106",
        endurance: "N/A ",
        retention: "300min@ RT ",
        citation: "J. Sohn, et al. Atomically Thin Graphene Plane Electrode for 3D RRAM, IEDM 2014",
        doi: "doi: 10.1109/IEDM.2014.7046988",
        citationheader: "[doi: 10.1109/IEDM.2014.7046988] 1000000_x000D_",
        energyj: "N/A ",
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2014",
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi ",
        structure: "1T-1R ",
        tematerialbe: "TiN/Ti/HfO2/TiN",
        cellaream2: "0.01 (100nm) ",
        speedns: 40,
        dcpeakvoltagev: "<3",
        dcpeakcurrentua: "~60",
        hrslrsratio: 10,
        rhigh: "2x105",
        rlow: "2x104",
        endurance: "103",
        retention: "10y@ 70℃ ",
        citation: "D. C. Sekar, et al. Technology and Circuit Optimization of Resistive RAM for Low-Power, Reproducible Operation, IEDM 2014",
        doi: "doi: 10.1109/IEDM.2014.7047125",
        citationheader: "[doi: 10.1109/IEDM.2014.7047125] 20000_x000D_",
        energyj: 7.2e-12,
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2014",
        _2d3dgeometry: "3D Planar",
        switchtype: "Bi ",
        structure: "1S-1R ",
        tematerialbe: "N/A ",
        cellaream2: 0.0015,
        speedns: "50 (chip) ",
        dcpeakvoltagev: "<2",
        dcpeakcurrentua: "~100",
        hrslrsratio: 100,
        rhigh: "1.4x109",
        rlow: "1.4x105",
        endurance: "108",
        retention: "N/A ",
        citation: "Sung Hyun Jo, et al. 3D-stackable Crossbar Resistive Memory based on Field Assisted Superlinear Threshold (FAST) Selector, IEDM 2014",
        doi: "doi: 10.1109/IEDM.2014.7046999",
        citationheader: "[doi: 10.1109/IEDM.2014.7046999] 140000_x000D_",
        energyj: 1e-11,
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2014",
        _2d3dgeometry: "3D Vertical",
        switchtype: "Bi ",
        structure: "1R ",
        tematerialbe: "Pt/HfOx/TiN",
        cellaream2: "1 (15nm)",
        speedns: 20,
        dcpeakvoltagev: "<2.5",
        dcpeakcurrentua: "~100",
        hrslrsratio: 100,
        rhigh: "3x107",
        rlow: "3x104",
        endurance: "108",
        retention: "10y@ RT ",
        citation: "L.  Zhao, et al. Ultrathin (~2nm) HfOx as the Fundamental Resistive Switching Element: Thickness Scaling Limit, Stack Engineering and 3D Integration, IEDM 2014",
        doi: "doi: 10.1109/IEDM.2014.7046998",
        citationheader: "[doi: 10.1109/IEDM.2014.7046998] 30000_x000D_",
        energyj: 5e-12,
    },
    {
        name: "RRAM",
        publicationyear: "VLSI 2015",
        insulatorthicknessnm: "4/20",
        _2d3dgeometry: "2D Planar",
        structure: "1T-1R",
        tematerialbe: "Ir/Ta2O5/TaOx/TaN",
        cellaream2: "0.0016(40nm)",
        hrslrsratio: 10,
        rhigh: "5x104",
        rlow: "4x103",
        endurance: ">105",
        retention: "10y @ 85℃ ",
        citation: "Hayakawa, Y., et al. Highly reliable TaO x ReRAM with centralized filament for 28-nm embedded application, VLSI 2015",
        comments: "placing the filament at the cell center",
        doi: "doi: 10.1109/VLSIT.2015.7223684",
        counter: 1,
        citationheader: "[1] >105_x000D_",
        writeenergyj: "x",
    },
    {
        name: "RRAM",
        publicationyear: "VLSI 2015",
        insulatorthicknessnm: 3,
        _2d3dgeometry: "2D Planar",
        structure: "1R",
        tematerialbe: "W/metal cap/ Ta2O5/Ru",
        cellaream2: 0.01,
        hrslrsratio: 5,
        rhigh: "5x105",
        rlow: "104",
        retention: "40m @ 200℃ ",
        citation: "Ueki, M., et al. Low-power embedded ReRAM technology for IoT applications, VLSI 2015",
        comments: "90nm low-power and high-speed 2Mb ReRAM ",
        doi: "doi: 10.1109/VLSIC.2015.7231367",
        counter: 2,
        citationheader: "[2] N/A_x000D_",
        writeenergyj: "x",
    },
    {
        name: "RRAM",
        publicationyear: "VLSI 2015",
        insulatorthicknessnm: "8/8",
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi",
        structure: "1R",
        tematerialbe: "TiN/TiO2/a-Si/TiN",
        cellaream2: 0.0013,
        speedns: 10,
        dcpeakvoltagev: 6.5,
        dcpeakcurrentua: 5,
        hrslrsratio: 10,
        rhigh: "108",
        rlow: "107",
        endurance: "106",
        retention: "3y @ 55℃ ",
        citation: "Govoreanu, Bogdan, et al. A-VMCO: A novel forming-free, self-rectifying, analog memory cell with low-current operation, nonfilamentary switching and excellent variability.VLSI 2015",
        comments: "self-rectifying, Non-filamentary RRAM",
        doi: "doi: 10.1109/VLSIT.2015.7223717",
        counter: 3,
        citationheader: "[3] 106_x000D_",
        writeenergyj: 3.25e-13,
        energyj: 3.25e-13,
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2015",
        insulatorthicknessnm: "5/30",
        _2d3dgeometry: "3D Vertical",
        switchtype: "Bi",
        structure: "1R(self-selective)",
        tematerialbe: "TiN/HfO2/CuGeS/W",
        cellaream2: "60nm(electrode)",
        speedns: 500,
        dcpeakvoltagev: 4,
        dcpeakcurrentua: "<0.001",
        hrslrsratio: 100,
        rhigh: "1012",
        rlow: "1010",
        endurance: ">107",
        retention: "104s@ RT",
        citation: "Luo, Qing, et al. Demonstration of 3D vertical RRAM with ultra low-leakage, high-selectivity and self-compliance memory cells, IEDM 2015",
        comments: "ultra low-leakage, high selectivity, self-compliance, 4-layer array",
        doi: "doi: 10.1109/IEDM.2015.7409667",
        counter: 4,
        citationheader: "[4] >107_x000D_",
        writeenergyj: 2e-15,
        energyj: 2e-15,
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2015",
        _2d3dgeometry: "3D Vertical",
        switchtype: "Uni",
        structure: "1T-1R",
        tematerialbe: "TiN/HfO2/SiO2",
        cellaream2: 0.07632,
        speedns: 106,
        dcpeakvoltagev: 2.3,
        dcpeakcurrentua: 35,
        hrslrsratio: 5,
        rhigh: "2x106",
        rlow: "2x105",
        endurance: ">105",
        retention: "1008h @ 150℃ ",
        citation: "Pan, Hsin Wei, et al. 1Kbit FinFET Dielectric (FIND) RRAM in pure 16nm FinFET CMOS logic process, IEDM 2015",
        comments: "16nm 1Kbit FINFET Dielectric RRAM",
        doi: "doi: 10.1109/IEDM.2015.7409670",
        counter: 5,
        citationheader: "[5] >105_x000D_",
        writeenergyj: 8.53e-12,
        energyj: 8.533e-12,
    },
    {
        name: "RRAM",
        publicationyear: "VLSI 2016",
        insulatorthicknessnm: 5,
        _2d3dgeometry: "3D Vertical",
        switchtype: "Bi",
        structure: "Vertical 1T-4R",
        tematerialbe: "TiN/Ti/HfOx/TiN",
        cellaream2: "~0.04",
        speedns: 60,
        dcpeakvoltagev: 1.5,
        dcpeakcurrentua: 100,
        hrslrsratio: ">10",
        rhigh: "3x105",
        rlow: "104",
        endurance: "106",
        retention: "3h @ 125℃",
        citation: "H. Li, et al. Four-layer 3D vertical RRAM integrated with FinFET as a versatile computing unit for brain-inspired cognitive information processing, VLSI 2016",
        comments: "3D VRRAM is integrated with FinFET select transistor",
        doi: "doi: 10.1109/VLSIT.2016.7573431",
        counter: 6,
        citationheader: "[6] 106_x000D_",
        writeenergyj: 9e-12,
        energyj: 9e-12,
    },
    {
        name: "RRAM",
        publicationyear: "VLSI 2016",
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi",
        structure: "1T-1R",
        tematerialbe: "TiN/HfOx/TiOx/TiN",
        cellaream2: "~0.11",
        speedns: 100,
        hrslrsratio: 10,
        endurance: "105",
        retention: "10yr @ 85℃",
        citation: "C. Ho, et al. Random Soft Error Suppression by Stoichiometric Engineering: CMOS Compatible and Reliable 1Mb HfO2-ReRAM with 2 Extra Masks for Embedded IoT Systems, VLSI 2016",
        comments: "12” 90nm CMOS 1Mb RRAM chip",
        doi: "doi: 10.1109/VLSIT.2016.7573366",
        counter: 7,
        citationheader: "[7] 105_x000D_",
        writeenergyj: "x",
    },
    {
        name: "RRAM",
        publicationyear: "VLSI 2016",
        insulatorthicknessnm: 16,
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi",
        structure: "1R",
        tematerialbe: "TiN/a-Si/TiO2/TiN",
        cellaream2: 0.0016,
        speedns: 10,
        dcpeakvoltagev: 6,
        dcpeakcurrentua: "~8",
        hrslrsratio: 100,
        endurance: "106",
        retention: "10yr @ 55℃",
        citation: "B. Govoreanu, et al. Advanced a-VMCO resistive switching memory through inner interface engineering with wide (>102) on/off window, tunable μA-range switching current and excellent variability, VLSI 2016",
        comments: "Non-filamentary RRAM",
        doi: "doi: 10.1109/VLSIT.2016.7573387",
        counter: 8,
        citationheader: "[8] 106_x000D_",
        writeenergyj: 4.8e-13,
        energyj: 4.8e-13,
    },
    {
        name: "RRAM",
        publicationyear: "VLSI 2016",
        insulatorthicknessnm: 15,
        _2d3dgeometry: "3D Vertical",
        switchtype: "Bi",
        structure: "1R",
        tematerialbe: "TiN/TiOx/HfO2/Ru",
        speedns: 100,
        dcpeakvoltagev: 3,
        dcpeakcurrentua: "~1",
        hrslrsratio: ">50",
        rhigh: "1010",
        rlow: "108",
        endurance: "106",
        retention: "3h @ 85℃ ",
        citation: "X. Xu, et al. Fully CMOS Compatible 3D Vertical RRAM with Self-aligned Self-selective Cell Enabling Sub-5nm Scaling, VLSI 2016",
        comments: "With self selectivity",
        doi: "doi: 10.1109/VLSIT.2016.7573388",
        counter: 9,
        citationheader: "[9] 106_x000D_",
        writeenergyj: 3e-13,
        energyj: 3e-13,
    },
    {
        name: "RRAM",
        publicationyear: "VLSI 2016",
        _2d3dgeometry: "3D Planar (stacked)",
        switchtype: "Bi",
        structure: "1S-1R",
        tematerialbe: "TE/HfOx/BE",
        dcpeakvoltagev: 3,
        dcpeakcurrentua: 10,
        hrslrsratio: 10,
        citation: "S. Lee, et al. Full Chip Integration of 3-D Cross-Point ReRAM with Leakage-Compensating Write Driver and Disturbance-Aware Sense Amplifier, VLSI 2016",
        comments: "Lacking many device specs in paper",
        doi: "doi: 10.1109/VLSIC.2016.7573503",
        counter: 10,
        citationheader: "[10] N/A_x000D_",
        writeenergyj: "x",
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2016",
        insulatorthicknessnm: 3,
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi",
        structure: "1S-1R",
        tematerialbe: "Ti/SiOx/C",
        speedns: "5000",
        dcpeakvoltagev: 4.5,
        dcpeakcurrentua: 70,
        hrslrsratio: 10000,
        rhigh: 100000000,
        rlow: 10000,
        endurance: 10000000,
        retention: "1 h @260℃ ",
        citation: "Bricalli, Alessandro, et al. \"SiOx-based resistive switching memory (RRAM) for crossbar storage/select elements with high on/off ratio.\" IEDM 2016",
        comments: "high on-off ratio",
        doi: "10.1109/IEDM.2016.7838344",
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2016",
        insulatorthicknessnm: 7,
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi",
        structure: "1R",
        tematerialbe: "Pt/Ta/Ta2O5/Pt",
        cellaream2: "0.0064(80nm)",
        speedns: "1000",
        dcpeakvoltagev: 2,
        dcpeakcurrentua: 300,
        hrslrsratio: 200,
        rhigh: 200000,
        rlow: 1000,
        endurance: 1000000,
        retention: "1e4 s @125℃ ",
        citation: "Kim, Wonjoo, et al. \"Forming-free metal-oxide ReRAM by oxygen ion implantation process.\" IEDM, 2016.",
        comments: "Forming-Free, Oxygen Ion Implantation",
        doi: "https://doi.org/10.1109/IEDM.2016.7838345",
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2016",
        insulatorthicknessnm: 5,
        _2d3dgeometry: "2D Vertical",
        switchtype: "Bi",
        structure: "1R",
        tematerialbe: "TiN/HfOx/Pt",
        cellaream2: "0.0625(250nm)",
        speedns: "100",
        dcpeakvoltagev: 2.3,
        dcpeakcurrentua: 500,
        hrslrsratio: 100,
        rhigh: 100000,
        rlow: 1000,
        retention: ">3.6 e4 s @125℃",
        citation: "Jiang, Zizhen, et al. \"Microsecond transient thermal behavior of HfOx-based resistive random access memory using a micro thermal stage (MTS).\"IEDM, 2016.",
        comments: "Micro-Thermal stage",
        doi: "https://doi.org/10.1109/IEDM.2016.7838465",
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2016",
        insulatorthicknessnm: 5,
        _2d3dgeometry: "3D Vertical",
        switchtype: "Bi",
        structure: "Vertical 1T-4R",
        tematerialbe: "TiN/Ti/HfOx/TiN",
        cellaream2: "~0.04",
        speedns: 60,
        dcpeakvoltagev: 1.5,
        dcpeakcurrentua: 100,
        hrslrsratio: ">10",
        rhigh: "3x105",
        rlow: "104",
        endurance: "106",
        retention: "3h @ 125℃",
        citation: "Li, Haitong, et al. \"Hyperdimensional computing with 3D VRRAM in-memory kernels: Device-architecture co-design for energy-efficient, error-resilient language recognition.\" IEDM, 2016.",
        comments: "3D VRRAM integrated with FinFET select transistor",
        doi: "https://doi.org/10.1109/IEDM.2016.7838428",
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2017",
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi",
        structure: "1T1R",
        speedns: 100,
        dcpeakvoltagev: 2,
        dcpeakcurrentua: 100,
        hrslrsratio: 100,
        rhigh: 1000000,
        rlow: 10000,
        retention: "1h @ 150℃",
        citation: "Lv, Hangbing, et al. \"BEOL Based RRAM with one extra-mask for low cost, highly reliable embedded application in 28 nm node and beyond.\" IEDM, 2017.",
        comments: "One Extra-mask",
        doi: "https://doi.org/10.1109/IEDM.2017.8268312",
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2017",
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi",
        structure: "1T1R",
        tematerialbe: "TiN/HfO2/Ti/TiN",
        speedns: "100",
        dcpeakvoltagev: 1.5,
        endurance: 200000,
        retention: "1000h @ 150℃",
        citation: "Ho, ChiaHua, et al. \"Integrated HfO 2-RRAM to achieve highly reliable, greener, faster, cost-effective, and scaled devices.\" IEDM, 2017.",
        comments: "512 Kb array",
        doi: "https://doi.org/10.1109/IEDM.2017.8268314",
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2017",
        insulatorthicknessnm: 5,
        _2d3dgeometry: "3D Vertical",
        switchtype: "Bi",
        structure: "Vertical 8R",
        tematerialbe: "TiN/HfO2/TaOx/Ti/TiN/W",
        cellaream2: "4/n F^2",
        speedns: "1000",
        dcpeakvoltagev: 8,
        dcpeakcurrentua: 1,
        hrslrsratio: 100,
        rhigh: 50000000000,
        rlow: 500000000,
        endurance: 10000000,
        retention: "1e4 s @125℃",
        citation: "Luo, Qing, et al. \"8-Layers 3D vertical RRAM with excellent scalability towards storage class memory applications.\" IEDM, 2017.",
        comments: "8-layer 3D vertical ",
        doi: "https://doi.org/10.1109/IEDM.2017.8268315",
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2018",
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi",
        structure: "1T1R",
        dcpeakvoltagev: 1.5,
        dcpeakcurrentua: 100,
        hrslrsratio: 100,
        rhigh: 1000000,
        rlow: 10000,
        retention: "250 h @ 150℃",
        citation: "Xu, Xiaoxin, et al. \"40× retention improvement by eliminating resistance relaxation with high temperature forming in 28 nm RRAM chip.\" IEDM, 2018.",
        comments: "Array-Level retention Improvement by high temprature forming",
        doi: "https://doi.org/10.1109/IEDM.2018.8614593",
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2018",
        insulatorthicknessnm: 5,
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi",
        structure: "1T1R",
        tematerialbe: "TiN/HfOx/Pt",
        speedns: "100",
        dcpeakvoltagev: 2.5,
        dcpeakcurrentua: 200,
        hrslrsratio: 10000,
        rhigh: 100000000,
        rlow: 10000,
        retention: "12h @ RT",
        citation: "Zheng, Xin, et al. \"Error-Resilient Analog Image Storage and Compression with Analog-Valued RRAM Arrays: An Adaptive Joint Source-Channel Coding Approach.\" IEDM, 2018.",
        comments: "Array-level Analog Programming through DD-ISPP",
        doi: "https://doi.org/10.1109/IEDM.2018.8614612",
    },
    {
        name: "RRAM",
        publicationyear: "VLSI 2019",
        insulatorthicknessnm: "6/4",
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi",
        structure: "1S1R",
        tematerialbe: "AgTe/Ti/Al2O3/TiO2/Pt",
        cellaream2: "~0.05(250nm hole)",
        speedns: "1000000",
        dcpeakvoltagev: 4.5,
        hrslrsratio: ">600",
        rhigh: 1000000000,
        rlow: 100000,
        endurance: 1000000,
        retention: "1e5 s @125℃",
        citation: "Sung, Changhyuck, et al. \"Ultra-thin< 10nm) Dual-oxide (Al 2 O 3/TiO 2) Hybrid Device (Memory/Selector) with Extremely Low I off< 1nA) and I reset< 1nA) for 3D Storage Class Memory.\" VLSI, 2019.",
        comments: "Hybrid Device",
        doi: "https://doi.org/10.23919/VLSIT.2019.8776527",
    },
    {
        name: "RRAM",
        publicationyear: "VLSI 2019",
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi",
        structure: "1T1R",
        tematerialbe: "Ta-based OEL/TaOx",
        cellaream2: 0.0486,
        hrslrsratio: "~10",
        rhigh: ">3e4",
        rlow: "3e3-7e3",
        endurance: 10000,
        retention: "10 y @ 85℃",
        citation: "Golonzka, Oleg, et al. \"Non-volatile RRAM embedded into 22FFL FinFET technology.\"VLSI, 2019.",
        comments: "RRAM-FinFET array",
        doi: "https://doi.org/10.23919/VLSIT.2019.8776570",
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2019",
        insulatorthicknessnm: 10,
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi",
        structure: "1S1R",
        tematerialbe: "TiN/HfO2/Ti",
        dcpeakvoltagev: 2.5,
        dcpeakcurrentua: 100,
        hrslrsratio: 1000,
        endurance: 5000000,
        citation: "Robayo, D. Alfaro, et al. \"Reliability and Variability of 1S1R OxRAM-OTS for High Density Crossbar Integration.\" IEDM, 2019.",
        comments: "High selectivity and on/off ratio",
        doi: "https://doi.org/10.1109/IEDM19573.2019.8993439",
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2019",
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi",
        structure: "1T4R",
        hrslrsratio: 285,
        rhigh: 10000000,
        rlow: 50000,
        endurance: 1000000,
        retention: "10 y @ 120℃",
        citation: "Hsieh, E. R., et al. \"High-Density Multiple Bits-per-Cell 1T4R RRAM Array with Gradual SET/RESET and its Effectiveness for Deep Learning.\" IEDM, 2019.",
        comments: "High Density 1T4R array",
        doi: "https://doi.org/10.1109/IEDM19573.2019.8993514",
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2020",
        insulatorthicknessnm: 5,
        _2d3dgeometry: "2D Planar",
        switchtype: "Bi",
        structure: "0.5T0.5R",
        tematerialbe: "Au/Ti/hBN/graphene edge",
        cellaream2: "12 (0.5T0.5R)",
        speedns: 10,
        dcpeakvoltagev: -2,
        dcpeakcurrentua: 100000000,
        hrslrsratio: 10000,
        rhigh: ">1E8",
        rlow: 10000,
        endurance: 1000,
        retention: ">1E6 @RT",
        citation: "C. -H. Yeh, et al. \"0.5T0.5R - Introducing an Ultra-Compact Memory Cell Enabled by Shared Graphene Edge-Contact and h-BN Insulator,\" IEDM, 2020, ",
        comments: "2D material-based transistor and RRAM",
        doi: "https://doi.org/10.1109/IEDM13553.2020.9371902",
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2020",
        insulatorthicknessnm: 10,
        _2d3dgeometry: "3D vertical",
        switchtype: "Bi",
        structure: "8-layer vertical RRAM",
        tematerialbe: "TiN/HfOx/TiOx/TiN",
        speedns: "5000/1000",
        dcpeakvoltagev: 4,
        dcpeakcurrentua: 1000000,
        hrslrsratio: "~10",
        rhigh: 100000000,
        rlow: 10000000,
        endurance: 10000000,
        citation: "J. Yang et al., \"A Machine-Learning-Resistant 3D PUF with 8-layer Stacking Vertical RRAM and 0.014% Bit Error Rate Using In-Cell Stabilization Scheme for IoT Security Applications,\" IEDM, 2020. ",
        comments: "3D RRAM based PUF",
        doi: "https://doi.org/10.1109/IEDM13553.2020.9372107",
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2020",
        insulatorthicknessnm: 55,
        _2d3dgeometry: "2D planar",
        switchtype: "Bi",
        structure: "1T1R",
        tematerialbe: "Al/TiN/WOx/HfO2/TiN",
        dcpeakvoltagev: 2,
        dcpeakcurrentua: 1000000000,
        hrslrsratio: ">100",
        rhigh: 1000000,
        rlow: "~5E3",
        endurance: 100000,
        retention: "100 hr @115 °C",
        citation: "J. Yang et al., \"A Novel PUF Using Stochastic Short-Term Memory Time of Oxide-Based RRAM for Embedded Applications,\" IEDM, 2020.  ",
        comments: "oxide-based RRAM based PUF",
        doi: "https://doi.org/10.1109/IEDM13553.2020.9372050",
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2020",
        insulatorthicknessnm: 5,
        _2d3dgeometry: "3D vertical",
        switchtype: "Bi",
        structure: "1T1R",
        tematerialbe: "TiN/Ti/HfO2/TiN",
        hrslrsratio: 20,
        rhigh: 1000000,
        rlow: 10000,
        endurance: 10000,
        citation: "S. Barraud et al., \"3D RRAMs with Gate-All-Around Stacked Nanosheet Transistors for In-Memory-Computing,\" IEDM, 2020. ",
        comments: "RRAM- GAA stacked nanosheet transistor",
        doi: "http://doi.org/10.1109/IEDM13553.2020.9371982",
    },
    {
        name: "RRAM",
        publicationyear: "VLSI 2020",
        insulatorthicknessnm: 8,
        _2d3dgeometry: "3D vertical",
        switchtype: "Bi",
        structure: "1T1R",
        tematerialbe: "TiN/Ti/HfO2/TiN",
        dcpeakvoltagev: -1.5,
        dcpeakcurrentua: 200000000,
        hrslrsratio: 10,
        rhigh: "~2E4",
        rlow: "~2E3",
        endurance: 100000,
        retention: "1E5 @RT",
        citation: "J. Wu, et al. \"A Monolithic 3D Integration of RRAM Array with Oxide Semiconductor FET for In-Memory Computing in Quantized Neural Network AI Applications,\" VLSI, 2020. ",
        comments: "3 layer 1T1R",
        doi: "http://doi.org/10.1109/VLSITechnology18217.2020.9265062",
    },
    {
        name: "RRAM",
        publicationyear: "IEDM 2021",
        insulatorthicknessnm: 30,
        _2d3dgeometry: "2D planar",
        switchtype: "Bi",
        structure: "1S1R",
        tematerialbe: "V/VOx/HfWOx/Pt",
        cellaream2: 0.1,
        speedns: "30",
        dcpeakvoltagev: 2,
        dcpeakcurrentua: 1000000000,
        hrslrsratio: ">1000",
        rhigh: ">10000000",
        rlow: 1000,
        endurance: 10000000000,
        retention: "1E4 @RT",
        citation: "Y. Fu et al., \"Forming-free and Annealing-free V/VOx/HfWOx/Pt Device Exhibiting Reconfigurable Threshold and Resistive switching with high speed (<30ns) and high endurance (>1012/>1010),\" IEDM, 2021",
        comments: "Forming-free, annealing-free",
        doi: "http://doi.org/10.1109/IEDM19574.2021.9720551",
    },
    {
        name: "Other",
        devicetype: "3D-FeFET",
        structure: "poly-Si/Si:HfO2 9.5nm/ poly-Si",
        thermalbudgetc: 900,
        retention: "3.6E5 @ 85C (10 year)",
        endurance: 10000,
        writingspeed: "100ns",
        operatingefieldmvcm: "10V",
        doi: "10.1109/IEDM.2018.8614710",
        institution: "IMEC",
    },
    {
        name: "Other",
        devicetype: "Fe FinFET",
        structure: "Si/IL/HZO/TiN/ TaN/TiN/W",
        thermalbudgetc: 600,
        retention: "1E4 @ 185C (10 year)",
        endurance: 100000,
        writingspeed: "20 ns",
        operatingefieldmvcm: "6V",
        doi: "10.1109/IEDM.2018.8614650",
        institution: "Chinese Academy of Sciences",
    },
    {
        name: "Other",
        devicetype: "1C (MIS)",
        structure: "TiN/HZO (10nm)/ SiGe",
        pruccm2: "28-33",
        retention: "1E4 at 85°C (10 yrs)",
        endurance: 1000000000,
        operatingefieldmvcm: "4 MV/cm",
        cyclingspeed: "100 kHz",
        doi: "10.1109/VLSIT.2018.8510643",
        institution: "National Tsing Hua University",
    },
    {
        name: "Other",
        devicetype: "FeFET (Ge NW)",
        structure: "Al2O3/HZO 10nm/ Al2O3/GeOI",
        thermalbudgetc: 500,
        writingspeed: "100 ps (accumulated), 3.6ns (single)",
        operatingefieldmvcm: "10V",
        doi: "10.1109/VLSIT.2018.8510652",
        institution: "Purdue",
    },
    {
        name: "Other",
        devicetype: "FeMFET, 1T1C(gate)",
        structure: "W/HZO 10nm/ W/ HfO2 10nm /Si",
        thermalbudgetc: 600,
        retention: "bad",
        endurance: 10000000000,
        operatingefieldmvcm: "1.8V",
        power: "0.1 pJ",
        doi: "10.1109/IEDM.2018.8614496",
        institution: "Notre Dame",
    },
    {
        name: "Other",
        devicetype: "FTJ",
        structure: "Ni/HZO (9nm)/ IL/ TiN",
        pruccm2: 25,
        wakeup: "Free",
        thermalbudgetc: 500,
        retention: "1E4 at RT (10 yrs)",
        endurance: 10000000,
        writingspeed: "50 ns",
        operatingefieldmvcm: "3 MV/cm",
        ionioffftj: "10-100",
        doi: "10.1109/IEDM19573.2019.8993565",
        institution: "National Chiao Tung University",
    },
    {
        name: "Other",
        devicetype: "2D-FeRAM",
        structure: "PVD-TiN/ PEALD-TiN/ HZO (10nm)/ PEALD -TiN/ PVD-TiN",
        pruccm2: "20-32",
        wakeup: "Free",
        thermalbudgetc: 500,
        retention: "5E4 at 105°C (10 yrs)",
        endurance: 10000000000,
        writingspeed: "400 ns",
        operatingefieldmvcm: "2.5 MV/cm",
        cyclingspeed: "625 kHZ",
        power: "-",
        doi: "10.1109/IEDM19573.2019.8993504",
        institution: "National Tsing Hua University",
    },
    {
        name: "Other",
        devicetype: "3D-FeRAM",
        structure: "PVD-TiN/ PEALD-TiN/ HZO (10nm)/ PEALD-TiN/ PVD-TiN",
        pruccm2: "18-20",
        wakeup: "Free",
        thermalbudgetc: 500,
        retention: "5E4 at 85°C (10 yrs)",
        endurance: 1000000000,
        writingspeed: "1.6 us",
        operatingefieldmvcm: "2.5 MV/cm",
        cyclingspeed: "625 kHZ",
        power: "-",
        doi: "10.1109/IEDM19573.2019.8993504",
        institution: "National Tsing Hua University",
    },
    {
        name: "Other",
        devicetype: "MIM",
        structure: "W/HZO (15nm)/ W",
        pruccm2: 10,
        wakeup: "-",
        thermalbudgetc: 500,
        retention: "-",
        endurance: "-",
        writingspeed: "925 ps",
        operatingefieldmvcm: "6.6 MV/cm",
        power: "-",
        doi: "10.1109/IEDM19573.2019.8993509",
        institution: "Purdue",
    },
    {
        name: "Other",
        devicetype: "1T1C (130nm CMOS)",
        structure: "TiN/HZO (10nm)/ TiN",
        arrayinformation: "16kbit",
        pruccm2: 20,
        wakeup: "-",
        thermalbudgetc: 450,
        retention: "1E4 at 85°C (10 yrs)",
        endurance: 100000000000,
        writingspeed: "100 ns",
        operatingefieldmvcm: "4 MV/cm",
        cyclingspeed: "100 kHZ",
        power: "10 fJ/bit",
        doi: "10.1109/IEDM19573.2019.8993485",
        institution: "NamLab",
    },
    {
        name: "Other",
        devicetype: "FeFET",
        structure: "TiN/ HZO 15nm/ IGZO 8nm",
        pruccm2: "~ 25",
        thermalbudgetc: 500,
        operatingefieldmvcm: "-3V/ +2.5V",
        doi: "10.23919/VLSIT.2019.8776553",
        institution: "The University of Tokyo,",
    },
    {
        name: "Other",
        devicetype: "FTJ",
        structure: "TiN/HZO 6nm/Ge",
        pruccm2: 23.77,
        thermalbudgetc: 550,
        retention: " 10 yrs (at 85°C)",
        endurance: 1000000,
        operatingefieldmvcm: "3.2~4 MV/cm",
        ionioffftj: "~20",
        doi: "10.1109/LED.2020.3001639",
        institution: "KAIST",
    },
    {
        name: "Other",
        devicetype: "(3d but no demo)FeFET",
        structure: "TiN 30nm/HZO 15nm/IGZO 8nm/Ti 10nm",
        pruccm2: "~ 20",
        wakeup: "Free",
        thermalbudgetc: 500,
        retention: "1 yr",
        endurance: 100000000,
        operatingefieldmvcm: "-3V/ +2.5V",
        doi: "10.1109/JEDS.2020.3008789",
        institution: "The University of Tokyo,",
    },
    {
        name: "Other",
        devicetype: "(3D integration)FeFET",
        structure: "Pd/ HfO2 5nm/ IWO 3nm/ HZO 10 nm/W",
        pruccm2: 20,
        thermalbudgetc: "<400",
        retention: 1000,
        endurance: 100000000,
        writingspeed: "100ns",
        operatingefieldmvcm: "-5V/ +5V",
        power: "70 TOPS/W",
        doi: "10.1109/IEDM13553.2020.9371974",
        institution: "GaTech",
    },
    {
        name: "Other",
        devicetype: "FeFET",
        pruccm2: 5,
        endurance: 1000000000000,
        writingspeed: "10ns",
        operatingefieldmvcm: "-1.8V/ +1.8V",
        doi: "10.1109/IEDM13553.2020.9371940",
        institution: "Intel",
    },
    {
        name: "Other",
        devicetype: "FeRAM",
        structure: "TiN 10nm/HZO 11nm/TiN 10nm",
        arrayinformation: "64 kbit",
        pruccm2: 20,
        thermalbudgetc: 500,
        retention: " 10 yrs (at 85°C)",
        endurance: 100000000000,
        writingspeed: "14ns",
        operatingefieldmvcm: "2.5V",
        cyclingspeed: "100 kHz",
        doi: "10.1109/VLSITechnology18217.2020.9265063",
        institution: "Sony&NamLab",
    },
    {
        name: "Other",
        devicetype: "FTJ",
        structure: "Ni/HZO 3nm/Al2O3 1.5nm/TiN",
        pruccm2: 5,
        thermalbudgetc: 500,
        retention: 10000,
        endurance: 1000000,
        writingspeed: "500ns",
        operatingefieldmvcm: "<3 MV/cm",
        ionioffftj: ">3",
        doi: " 10.1109/VLSI-TSA51926.2021.9440107",
        institution: "National Chiao Tung University",
    },
    {
        name: "Other",
        devicetype: "ML-FeFET 2-Bit",
        structure: "TaN/HZO/AL2O3/HZO/IL/Si 5/0.5/10",
        pruccm2: 20,
        retention: 10000,
        endurance: 100000,
        operatingefieldmvcm: "5V",
        doi: "10.1109/LED.2021.3060589",
        institution: "National Taiwan Normal University",
    },
    {
        name: "Other",
        devicetype: "FeRAM",
        structure: "10nm HfO2:Si",
        arrayinformation: "16kbit",
        pruccm2: 17.5,
        wakeup: 1000,
        thermalbudgetc: "<500",
        retention: "1e4 at 125C no bitfail",
        endurance: 10000000,
        writingspeed: "4ns",
        operatingefieldmvcm: "2 MV/cm",
        doi: "10.1109/IEDM19574.2021.9720640",
        institution: "Toulon University",
    },
    {
        name: "Other",
        devicetype: "Fe-FinFET 3-bit",
        structure: "TiN/HZO 10nm/Si",
        arrayinformation: "2x2",
        retention: "10yr extrapolated",
        endurance: 100000000000,
        writingspeed: "100ns",
        operatingefieldmvcm: "3.5V",
        ionioffftj: 1000000,
        doi: "Ultra-Low Power Robust 3bit/cell Hf0.5Zr0.5O2 Ferroelectric FinFET with High Endurance for Advanced Computing-In-Memory Technology",
        institution: "National Cheng Kung University",
    },
    {
        name: "Other",
        devicetype: "Fe-FinFET",
        structure: "TiN/HZO/AlON/Si",
        retention: 10000,
        endurance: 100000,
        writingspeed: "100ns",
        operatingefieldmvcm: "5V",
        doi: "10.1109/LED.2021.3097777",
        institution: "National Tsing Hua University",
    },
    {
        name: "Other",
        devicetype: "FeFET",
        structure: "TiN/HfO2 6nm/IL/Si",
        pruccm2: 12.5,
        retention: ">1e4",
        endurance: 50000,
        doi: "10.1109/LED.2021.3092787",
        institution: "National Yang Ming Chiao Tung University",
    }

    ]

    const establishedDocuments = [
        {
            name: "SRAM",
            cell_area: 100, //F2
            year: 2016, 
            voltage: 1, // V
            read_time: 1,// ns
            write_time: 1, //ns
            endurence: 1E16,
            write_energy: 0.001, // pJ
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

             
        },
        {
            name: "DRAM",
            cell_area: 6, //F2
            year: 2016, 
            voltage: 1, // V
            read_time: 10,// ns
            write_time: 10, //ns
            retention: 0.00000000203,
            endurence: 1E16,
            write_energy: 0.01, // pJ
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

             
        }, 
        {
            name: "Flash",
            year: 2005,
            storage_capacity: 100, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        }, 
        {
            name: "Flash",
            year: 2005,
            storage_capacity: 1000, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        }, 
        {
            name: "Flash",
            year: 2005,
            storage_capacity: 1000, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        }, 
        {
            name: "Flash",
            year: 2006,
            storage_capacity: 1000, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        }, 
        {
            name: "Flash",
            year: 2006,
            storage_capacity: 10000, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        }, 
        {
            name: "Flash",
            year: 2007,
            storage_capacity: 1000, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        }, 
        {
            name: "Flash",
            year: 2008,
            storage_capacity: 1000, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        }, 
        {
            name: "Flash",
            year: 2008,
            storage_capacity: 10000, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        }, 
        {
            name: "Flash",
            year: 2009,
            storage_capacity: 10000, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        }, 
        {
            name: "Flash",
            year: 2009,
            storage_capacity: 100000, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        }, 
        {
            name: "Flash",
            year: 2010,
            storage_capacity: 128000, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        }, 
        {
            name: "Flash",
            year: 2011,
            storage_capacity: 128000, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        }, 
        {
            name: "Flash",
            year: 2012,
            storage_capacity: 128000, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        }, 
        {
            name: "Flash",
            year: 2013,
            storage_capacity: 128000, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        }, 
        {
            name: "Flash",
            year: 2014,
            storage_capacity: 128000, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        }, 
        {
            name: "NAND",
            year: 2014,
            storage_capacity: 128000, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        }, 
        {
            name: "NAND",
            year: 2015,
            storage_capacity: 128000, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        }, 

        {
            name: "NAND",
            year: 2008,
            read_bandwidth: 200, // Mb
            write_bandwidth: 100,
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'


        }, 

        {
            name: "NAND",
            year: 2012,
            read_bandwidth: 250, // Mb
            write_bandwidth: 30,
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        }, 

        {
            name: "NAND",
            year: 2011,
            read_bandwidth: 250, // Mb
            write_bandwidth: 20,
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        }, 

        {
            name: "NAND",
            year: 2010,
            read_bandwidth: 200, // Mb
            write_bandwidth: 10,
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        }, 
        {
            name: 'DRAM',
            capacity: 16384,
            chip_area: 35,
            density: 0,
            source: 'K. Itoh, K. Shimohigashi, K. Chiba, K. Taniguchi and Y. Kawamoto, "A high-speed 16K-bit NMOS RAM," 1976 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, Philadelphia, PA, USA, 1976, pp. 140-141.'
          },
          {
            name: 'DRAM',
            capacity: 16384,
            chip_area: 21.8902788,
            density: 0,
            source: 'C. Ahlquist, J. Breivogel, J. Koo, J. McCollum, W. Oldham and A. Renninger, "A 16K dynamic RAM," 1976 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, Philadelphia, PA, USA, 1976, pp. 128-129.'
          },
          {
            name: 'DRAM',
            capacity: 16384,
            chip_area: 17.870932,
            density: 0,
            source: 'P. Schroeder and R. Proebsting, "A 16K × 1 bit dynamic RAM," 1977 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, Philadelphia, PA, USA, 1977, pp. 12-13.'
          },
          {
            name: 'DRAM',
            capacity: 16384,
            chip_area: 16.77416,
            density: 0,
            source: 'P. Quinn, J. Early, W. Sander and T. Longo, "A 16K × 1 I3L dynamic RAM," 1978 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, San Francisco, CA, USA, 1978, pp. 154-155.'
          },
          {
            name: 'DRAM',
            capacity: 65536,
            chip_area: 24,
            density: 0,
            source: 'Ilbok Lee, R. Yu, F. Smith, S. Wong and M. Embrathiry, "A 64Kb MOS dynamic RAM," 1979 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, Philadelphia, PA, USA, 1979, pp. 146-147.'
          },
          {
            name: 'DRAM',
            capacity: 65536,
            chip_area: 40.42,
            density: 0,
            source: 'R. Cenker, D. Clemons, W. Huber, J. Petrizzi, F. Procyk and G. Trout, "A fault-tolerant 64K dynamic RAM," 1979 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, Philadelphia, PA, USA, 1979, pp. 150-151.'
          },
          {
            name: 'DRAM',
            capacity: 262144,
            chip_area: 41.58,
            density: 0,
            source: 'S. Matsue et al., "A 256 K dynamic RAM," 1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, San Francisco, CA, USA, 1980, pp. 232-233.'
          },
          {
            name: 'DRAM',
            capacity: 65536,
            chip_area: 22.27673,
            density: 0,
            source: 'S. Eaton, D. Wooten, W. Slemmer and J. Brady, "A 100ns 64K dynamic RAM using redundancy techniques," 1981 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, New York, NY, USA, 1981, pp. 84-85.'
          },
          {
            name: 'DRAM',
            capacity: 262144,
            chip_area: 46.8,
            density: 0,
            source: 'M. Ishihara, T. Matsumoto, S. Shimizu, K. Mitsusada, K. Shimohigashi and T. Mano, "A 256K dynamic MOS RAM with alpha immune and redundancy," 1982 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, San Francisco, CA, USA, 1982, pp. 74-75.'
          },
          {
            name: 'DRAM',
            capacity: 294912,
            chip_area: 59,
            density: 0,
            source: 'B. Fitzgerald and E. Thoma, "A 288Kb dynamic RAM," 1982 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, San Francisco, CA, USA, 1982, pp. 68-69.'
          },
          {
            name: 'DRAM',
            capacity: 262144,
            chip_area: 34.1,
            density: 0,
            source: 'T. Nakano, T. Yabu, E. Noguchi, K. Shirai and K. Miyasaka, "A sub 100ns 256Kb DRAM," 1983 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, New York, NY, USA, 1983, pp. 224-225.'
          },
          {
            name: 'DRAM',
            capacity: 1048576,
            chip_area: 75.858,
            density: 0,
            source: 'S. Suzuki, M. Nakao, T. Takeshima, M. Yoshida, M. Kikuchi and K. Nakamura, "A 128K word × 8b DRAM," 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, San Francisco, CA, USA, 1984, pp. 106-107.'
          },
          {
            name: 'DRAM',
            capacity: 1048576,
            chip_area: 69.6,
            density: 0,
            source: 'H. Kirsch et al., "A 1Mb CMOS DRAM," 1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, New York, NY, USA, 1985, pp. 256-257.'
          },
          {
            name: 'DRAM',
            capacity: 1048576,
            chip_area: 54.7008,
            density: 0,
            source: 'Y. Takemae et al., "A 1Mb DRAM with 3-dimensional stacked capacitor cells," 1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, New York, NY, USA, 1985, pp. 250-251.'
          },
          {
            name: 'DRAM',
            capacity: 1048576,
            chip_area: 63.2394,
            density: 0,
            source: 'F. Horiguchi, Y. Itoh, H. Iizuka, M. Ogura and F. Masuoka, "A 1Mb DRAM with a folded capacitor cell structure," 1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, New York, NY, USA, 1985, pp. 244-245.'
          },
          {
            name: 'DRAM',
            capacity: 4194304,
            chip_area: 99.96,
            density: 0,
            source: 'A. Shah et al., "A 4Mb DRAM with cross point trench transistor cell," 1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, Anaheim, CA, USA, 1986, pp. 268-269.'
          },
          {
            name: 'DRAM',
            capacity: 4194304,
            chip_area: 67.1,
            density: 0,
            source: 'T. Sumi et al., "A 60ns 4Mb DRAM in a 300mil DIP," 1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, New York, NY, USA, 1987, pp. 282-283.'
          },
          {
            name: 'DRAM',
            capacity: 16777216,
            chip_area: 141.86,
            density: 0,
            source: 'Aoki et al., "An Experimental 16mb Dram with Transposed Data-Line Structure," 1988 IEEE International Solid-State Circuits Conference, 1988 ISSCC. Digest of Technical Papers, San Francisco, CA, USA, 1988, pp. 250-.'
          },
          {
            name: 'DRAM',
            capacity: 16777216,
            chip_area: 93.85,
            density: 0,
            source: 'Inoue et al., "A 16mb Dram with an Open Bit-Line Architecture," 1988 IEEE International Solid-State Circuits Conference, 1988 ISSCC. Digest of Technical Papers, San Francisco, CA, USA, 1988, pp. 246-.'
          },
          {
            name: 'DRAM',
            capacity: 16777216,
            chip_area: 136.9,
            density: 0,
            source: 'S. Fujii et al., "A 45 ns 16 Mb DRAM with triple-well structure," IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers, New York, NY, USA, 1989, pp. 248-249.'
          },
          {
            name: 'DRAM',
            capacity: 16777216,
            chip_area: 140.86,
            density: 0,
            source: 'H. Kalter et al., "A 50 ns 16 Mb DRAM with a 10 ns data rate," 1990 37th IEEE International Conference on Solid-State Circuits, San Francisco, CA, USA, 1990, pp. 232-233.'
          },
          {
            name: 'DRAM',
            capacity: 67108864,
            chip_area: 176.4,
            density: 0,
            source: 'Y. Oowaki et al., "A 33ns 64Mb DRAM," 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, San Francisco, CA, USA, 1991, pp. 114-299.'
          },
          {
            name: 'DRAM',
            capacity: 67108864,
            chip_area: 224.7238,
            density: 0,
            source: 'M. Taguchi et al., "A 40ns 64Mb DRAM With Current-sensing Data-bus Amplifier," 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, San Francisco, CA, USA, 1991, pp. 112-299.'
          },
          {
            name: 'DRAM',
            capacity: 67108864,
            chip_area: 186.034,
            density: 0,
            source: 'H. Koike et al., "A 30 ns 64 Mb DRAM with built-in self-test and repair function," 1992 IEEE International Solid-State Circuits Conference Digest of Technical Papers, San Francisco, CA, USA, 1992, pp. 150-151.'
          },
          {
            name: 'DRAM',
            capacity: 268435456,
            chip_area: 333.2,
            density: 0,
            source: 'T. Sugibayashi et al., "A 30 ns 256 Mb DRAM with multi-divided array structure," 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers, San Francisco, CA, USA, 1993, pp. 50-51.'
          },
          {
            name: 'DRAM',
            capacity: 268435456,
            chip_area: 478.08,
            density: 0,
            source: 'G. Kitsukawa et al., "256 Mb DRAM technologies for file applications," 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers, San Francisco, CA, USA, 1993, pp. 48-49.'
          },
          {
            name: 'DRAM',
            capacity: 268435456,
            chip_area: 304.2288,
            density: 0,
            source: `M. Asakura et al., "A 34 ns 256 Mb DRAM with boosted sense-ground scheme," Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94, San Francisco, CA, USA, 1994, pp. 140-141.`
          },
          {
            name: 'DRAM',
            capacity: 1073741824,
            chip_area: 714.56,
            density: 1,
            source: `M. Horiguchi et al., "An experimental 220 MHz 1 Gb DRAM," Proceedings ISSCC '95 - International Solid-State Circuits Conference, San Francisco, CA, USA, 1995, pp. 252-253.`
          },
          {
            name: 'DRAM',
            capacity: 1073741824,
            chip_area: 936,
            density: 1,
            source: `T. Sugibayashi et al., "A 1 Gb DRAM for file applications," Proceedings ISSCC '95 - International Solid-State Circuits Conference, San Francisco, CA, USA, 1995, pp. 254-255.`
          },
          {
            name: 'DRAM',
            capacity: 1073741824,
            chip_area: 581.7695,
            density: 1,
            source: 'Y. Nitta et al., "A 1.6 GB/s data-rate 1 Gb synchronous DRAM with hierarchical square-shaped memory block and distributed bank architecture," 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC, San Francisco, CA, USA, 1996, pp. 376-377.'
          },
          {
            name: 'DRAM',
            capacity: 4294967296,
            chip_area: 985.6,
            density: 4,
            source: 'T. Murotani et al., "A 4-level storage 4 Gb DRAM," 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers, San Francisco, CA, USA, 1997, pp. 74-75.'
          },
          {
            name: 'DRAM',
            capacity: 1073741824,
            chip_area: 505,
            density: 2,
            source: 'S. Eto et al., "A 1 Gb SDRAM with ground level precharged bitline and non-boosted 2.1 V word line," 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156), San Francisco, CA, USA, 1998, pp. 82-83.'
          },
          {
            name: 'DRAM',
            capacity: 1073741824,
            chip_area: 390,
            density: 2,
            source: 'T. Kirihata et al., "A 390 mm/sup 2/ 16-bank 1 Gb DDR SDRAM with hybrid bitline architecture," 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278), San Francisco, CA, 1999, pp. 422-423.'
          },
          {
            name: 'DRAM',
            capacity: 4294967296,
            chip_area: 644.76,
            density: 6,
            source: 'Hongil Yoon et al., "A 4 Gb DDR SDRAM with gain-controlled pre-sensing and reference bitline calibration schemes in the twisted open bitline architecture," 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177), San Francisco, CA, USA, 2001, pp. 378-379.'
          },
          {
            name: 'DRAM',
            capacity: 536870912,
            chip_area: 113,
            density: 4,
            source: 'T. Kirihata et al., "A 113 mm/sup 2/ 600 Mb/s/pin 512 Mb DDR2 SDRAM with vertically-folded bitline architecture," 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177), San Francisco, CA, USA, 2001, pp. 382-383.'
          },
          {
            name: 'DRAM',
            capacity: 536870912,
            chip_area: 84.6,
            density: 6,
            source: 'S. Wuensche et al., "A 110 nm 512 Mb DDR DRAM with vertical transistor trench cell," 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302), Honolulu, HI, USA, 2002, pp. 114-115.'
          },
          {
            name: 'DRAM',
            capacity: 536870912,
            chip_area: 126.5,
            density: 4,
            source: 'T. Matano et al., "A 1-Gb/s/pin 512-Mb DDRII SDRAM using a digital DLL and a slew-rate-controlled output buffer," in IEEE Journal of Solid-State Circuits, vol. 38, no. 5, pp. 762-768, May 2003.'
          },
          {
            name: 'DRAM',
            capacity: 2147483648,
            chip_area: 195.64,
            density: 10,
            source: 'Kye Hyun Kyung et al., "A 800Mb/s/pin 2GB DDR2 SDRAM using an 80nm triple metal technology," ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005., San Francisco, CA, 2005, pp. 468-610 Vol. 1.'
          },
          {
            name: 'DRAM',
            capacity: 536870912,
            chip_area: 112.86,
            density: 4,
            source: 'M. Brox et al., "A 2Gb/s/pin 512Mb Graphics DRAM with NoiseReduction Techniques," 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers, San Francisco, CA, 2006, pp. 537-546.'
          },
          {
            name: 'DRAM',
            capacity: 536870912,
            chip_area: 88,
            density: 5,
            source: 'B. Johnson, B. Keeth, F. Lin and H. Zheng, "Phase-Tolerant Latency Control for a Combination 512Mb 2.0Gb/s/pin GDDR3 and 2.5Gb/s/pin GDDR4 SDRAM," 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, San Francisco, CA, 2007, pp. 494-617.'
          },
          {
            name: 'DRAM',
            capacity: 536870912,
            chip_area: 68,
            density: 7,
            source: 'S. Bae et al., "A 60nm 6Gb/s/pin GDDR5 Graphics DRAM with Multifaceted Clocking and ISI/SSN-Reduction Techniques," 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers, San Francisco, CA, 2008, pp. 278-613.'
          },
          {
            name: 'DRAM',
            capacity: 4294967296,
            chip_area: 173.82,
            density: 23,
            source: 'Yongsam Moon et al., "1.2V 1.6Gb/s 56nm 6F2 4Gb DDR3 SDRAM with hybrid-I/O sense amplifier and segmented sub-array architecture," 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers, San Francisco, CA, 2009, pp. 128-129,129a.'
          },
          {
            name: 'DRAM',
            capacity: 1073741824,
            chip_area: 130,
            density: 7,
            source: 'R. Kho et al., "75nm 7Gb/s/pin 1Gb GDDR5 graphics memory device with bandwidth-improvement techniques," 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers, San Francisco, CA, 2009, pp. 134-135,135a.'
          },
          {
            name: 'DRAM',
            capacity: 1073741824,
            chip_area: 84.23,
            density: 12,
            source: 'Bong Hwa Jeong et al., "A 1.35V 4.3GB/s 1Gb LPDDR2 DRAM with controllable repeater and on-the-fly power-cut scheme for low-power and high-speed mobile application," 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers, San Francisco, CA, 2009, pp. 132-133.'
          },
          {
            name: 'DRAM',
            capacity: 1073741824,
            chip_area: 61.6,
            density: 16,
            source: 'T. Oh et al., "A 7Gb/s/pin GDDR5 SDRAM with 2.5ns bank-to-bank active time and no bank-group restriction," 2010 IEEE International Solid-State Circuits Conference - (ISSCC), San Francisco, CA, 2010, pp. 434-435.'
          },
          {
            name: 'DRAM',
            capacity: 2147483648,
            chip_area: 80.6,
            density: 25,
            source: 'S. Bae et al., "A 40nm 2Gb 7Gb/s/pin GDDR5 SDRAM with a programmable DQ ordering crosstalk equalizer and adjustable clock-tracking BW," 2011 IEEE International Solid-State Circuits Conference, San Francisco, CA, 2011, pp. 498-500.'
          },
          {
            name: 'DRAM',
            capacity: 4294967296,
            chip_area: 30.9,
            density: 132,
            source: 'K. Lim et al., "A 1.2V 23nm 6F2 4Gb DDR3 SDRAM with local-bitline sense amplifier, hybrid LIO sense amplifier and dummy-less array architecture," 2012 IEEE International Solid-State Circuits Conference, San Francisco, CA, 2012, pp. 42-44.'
          },
          {
            name: 'DRAM',
            capacity: 4294967296,
            chip_area: 76,
            density: 53,
            source: 'K. Sohn et al., "A 1.2V 30nm 3.2Gb/s/pin 4Gb DDR4 SDRAM with dual-error detection and PVT-tolerant data-fetch scheme," 2012 IEEE International Solid-State Circuits Conference, San Francisco, CA, 2012, pp. 38-40.'
          },
          {
            name: 'DRAM',
            capacity: 4294967296,
            chip_area: 51.2,
            density: 80,
            source: 'H. Lee et al., "25.3 A 1.35V 5.0Gb/s/pin GDDR5M with 5.4mW standby power and an error-adaptive duty-cycle corrector," 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), San Francisco, CA, 2014, pp. 434-435.'
          },
          {
            name: 'DRAM',
            capacity: 8589934592,
            chip_area: 88.1,
            density: 92,
            source: 'T. Oh et al., "25.1 A 3.2Gb/s/pin 8Gb 1.0V LPDDR4 SDRAM with integrated ECC engine for sub-1V DRAM core operation," 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), San Francisco, CA, 2014, pp. 430-431.'
          },
          {
            name: 'DRAM',
            capacity: 8589934592,
            chip_area: 62.04,
            density: 132,
            source: 'H. Joo et al., "18.1 A 20nm 9Gb/s/pin 8Gb GDDR5 DRAM with an NBTI monitor, jitter reduction techniques and improved power distribution," 2016 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, 2016, pp. 314-315.'
          },
          {
            name: 'DRAM',
            capacity: 8589934592,
            chip_area: 85,
            density: 96,
            source: 'M. Brox et al., "23.1 An 8Gb 12Gb/s/pin GDDR5X DRAM for cost-effective high-performance applications," 2017 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, 2017, pp. 388-389.'
          },
          {
            name: 'DRAM',
            capacity: 2147483648,
            chip_area: 18.52,
            density: 110,
            source: 'N. Kwak et al., "23.3 A 4.8Gb/s/pin 2Gb LPDDR4 SDRAM with sub-100µA self-refresh current for IoT applications," 2017 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, 2017, pp. 392-393.'
          },
          {
            name: 'DRAM',
            capacity: 8589934592,
            chip_area: 47.9,
            density: 171,
            source: 'Y. Kim et al., "A 16Gb 18Gb/S/pin GDDR6 DRAM with per-bit trainable single-ended DFE and PLL-less clocking," 2018 IEEE International Solid - State Circuits Conference - (ISSCC), San Francisco, CA, 2018, pp. 204-206.'
          },
          {
            name: 'DRAM',
            capacity: 8589934592,
            chip_area: 42.77,
            density: 191,
            source: 'K. C. Chun et al., "A 16Gb LPDDR4X SDRAM with an NBTI-tolerant circuit solution, an SWD PMOS GIDL reduction technique, an adaptive gear-down scheme and a metastable-free DQS aligner in a 10nm class DRAM process," 2018 IEEE International Solid - State Circuits Conference - (ISSCC), San Francisco, CA, 2018, pp. 206-208.'
          },
          {
            name: 'DRAM',
            capacity: 17179869184,
            chip_area: 76.22,
            density: 214,
            source: 'D. Kim et al., "23.2 A 1.1V 1ynm 6.4Gb/s/pin 16Gb DDR5 SDRAM with a Phase-Rotator-Based DLL, High-Speed SerDes and RX/TX Equalization Scheme," 2019 IEEE International Solid- State Circuits Conference - (ISSCC), San Francisco, CA, USA, 2019, pp. 380-382.'
          },
          {
            name: 'DRAM',
            capacity: 8589934592,
            chip_area: 45.9,
            density: 178,
            source: 'K. Ha et al., "23.1 A 7.5Gb/s/pin LPDDR5 SDRAM With WCK Clocking and Non-Target ODT for High Speed and With DVFS, Internal Data Copy, and Deep-Sleep Mode for Low Power," 2019 IEEE International Solid- State Circuits Conference - (ISSCC), San Francisco, CA, USA, 2019, pp. 378-380.'
          }, 
          {
            name: 'NAND',
            year: 1989,
            capacity: 4194304,
            chip_area: 163.71,
            density: 0,
            bits_per_cell: 1,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 1995,
            capacity: 33554432,
            chip_area: 94.9,
            density: 0,
            bits_per_cell: 1,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 1995,
            capacity: 33554432,
            chip_area: 104.3868,
            density: 0,
            bits_per_cell: 1,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 1996,
            capacity: 134217728,
            chip_area: 117,
            density: 1,
            bits_per_cell: 2,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 1999,
            capacity: 268435456,
            chip_area: 129.76,
            density: 1,
            bits_per_cell: 1,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2001,
            capacity: 1073741824,
            chip_area: 116.7,
            density: 8,
            bits_per_cell: 2,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2002,
            capacity: 1073741824,
            chip_area: 129.6,
            density: 7,
            bits_per_cell: 1,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2002,
            capacity: 1073741824,
            chip_area: 125.2,
            density: 8,
            bits_per_cell: 1,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2003,
            capacity: 2147483648,
            chip_area: 141,
            density: 14,
            bits_per_cell: 1,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2004,
            capacity: 4294967296,
            chip_area: 127.3,
            density: 32,
            bits_per_cell: 2,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2005,
            capacity: 8589934592,
            chip_area: 133,
            density: 61,
            bits_per_cell: 2,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2005,
            capacity: 8589934592,
            chip_area: 146,
            density: 56,
            bits_per_cell: 2,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2006,
            capacity: 8589934592,
            chip_area: 98.8,
            density: 82,
            bits_per_cell: 2,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2006,
            capacity: 4294967296,
            chip_area: 140,
            density: 29,
            bits_per_cell: 2,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2008,
            capacity: 8589934592,
            chip_area: 169.5,
            density: 48,
            bits_per_cell: 1,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2008,
            capacity: 4294967296,
            chip_area: NaN,
            density: NaN,
            bits_per_cell: 2,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2008,
            capacity: 17179869184,
            chip_area: 182,
            density: 90,
            bits_per_cell: 2,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2008,
            capacity: 17179869184,
            chip_area: 120,
            density: 136,
            bits_per_cell: 2,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2008,
            capacity: 17179869184,
            chip_area: 142.5,
            density: 114,
            bits_per_cell: 3,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2009,
            capacity: 34359738368,
            chip_area: 201,
            density: 163,
            bits_per_cell: 3,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2009,
            capacity: 68719476736,
            chip_area: 244.45,
            density: 268,
            bits_per_cell: 4,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2009,
            capacity: 34359738368,
            chip_area: 112.86,
            density: 290,
            bits_per_cell: 3,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2009,
            capacity: 34359738368,
            chip_area: 172,
            density: 190,
            bits_per_cell: 2,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2010,
            capacity: 34359738368,
            chip_area: 159,
            density: 206,
            bits_per_cell: 2,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2010,
            capacity: 34359738368,
            chip_area: 146,
            density: 224,
            bits_per_cell: 2,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2010,
            capacity: 34359738368,
            chip_area: 126,
            density: 260,
            bits_per_cell: 3,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2011,
            capacity: 68719476736,
            chip_area: NaN,
            density: NaN,
            bits_per_cell: 3,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2011,
            capacity: 34359738368,
            chip_area: 181.5,
            density: 180,
            bits_per_cell: 2,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2011,
            capacity: 68719476736,
            chip_area: 151,
            density: 434,
            bits_per_cell: 2,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2012,
            capacity: 68719476736,
            chip_area: 109.5,
            density: 598,
            bits_per_cell: 2,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2012,
            capacity: 137438953472,
            chip_area: 170.6,
            density: 768,
            bits_per_cell: 3,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2012,
            capacity: 68719476736,
            chip_area: 112.8,
            density: 580,
            bits_per_cell: 2,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2013,
            capacity: 137438953472,
            chip_area: 146.5,
            density: 894,
            bits_per_cell: 3,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2014,
            capacity: 137438953472,
            chip_area: 173.3,
            density: 756,
            bits_per_cell: 2,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2014,
            capacity: 68719476736,
            chip_area: 93.43,
            density: 701,
            bits_per_cell: 2,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2014,
            capacity: 137438953472,
            chip_area: 133,
            density: 985,
            bits_per_cell: 2,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2015,
            capacity: 68719476736,
            chip_area: 75,
            density: 873,
            bits_per_cell: 2,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2015,
            capacity: 137438953472,
            chip_area: 68.9,
            density: 1902,
            bits_per_cell: 3,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2016,
            capacity: 137438953472,
            chip_area: 130,
            density: 1008,
            bits_per_cell: 2,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2016,
            capacity: 824633720832,
            chip_area: 179.2,
            density: 4388,
            bits_per_cell: 3,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2016,
            capacity: 274877906944,
            chip_area: 97.6,
            density: 2685,
            bits_per_cell: 3,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2017,
            capacity: 549755813888,
            chip_area: 128.5,
            density: 4080,
            bits_per_cell: 3,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2017,
            capacity: 549755813888,
            chip_area: 132,
            density: 3971,
            bits_per_cell: 3,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2018,
            capacity: 549755813888,
            chip_area: 86,
            density: 6096,
            bits_per_cell: 3,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2018,
            capacity: 1099511627776,
            chip_area: 181.8827709,
            density: 5765,
            bits_per_cell: 4,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2019,
            capacity: 549755813888,
            chip_area: 101.58,
            density: 5161,
            bits_per_cell: 3,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2019,
            capacity: 549755813888,
            chip_area: 66,
            density: 7943,
            bits_per_cell: 3,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2019,
            capacity: 1462350464942,
            chip_area: 160.2258824,
            density: 8704,
            bits_per_cell: 4,
            source: 'ISSCC'
          }, 
          {
    name: 'NAND',
    year: 1989,
    capacity: 4194304,
    chip_area: 163.71,
    density: 0,
    bits_per_cell: 1,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 1995,
    capacity: 33554432,
    chip_area: 94.9,
    density: 0,
    bits_per_cell: 1,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 1995,
    capacity: 33554432,
    chip_area: 104.3868,
    density: 0,
    bits_per_cell: 1,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 1996,
    capacity: 134217728,
    chip_area: 117,
    density: 1,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 1999,
    capacity: 268435456,
    chip_area: 129.76,
    density: 1,
    bits_per_cell: 1,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2001,
    capacity: 1073741824,
    chip_area: 116.7,
    density: 8,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2002,
    capacity: 1073741824,
    chip_area: 129.6,
    density: 7,
    bits_per_cell: 1,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2002,
    capacity: 1073741824,
    chip_area: 125.2,
    density: 8,
    bits_per_cell: 1,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2003,
    capacity: 2147483648,
    chip_area: 141,
    density: 14,
    bits_per_cell: 1,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2004,
    capacity: 4294967296,
    chip_area: 127.3,
    density: 32,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2005,
    capacity: 8589934592,
    chip_area: 133,
    density: 61,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2005,
    capacity: 8589934592,
    chip_area: 146,
    density: 56,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2006,
    capacity: 8589934592,
    chip_area: 98.8,
    density: 82,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2006,
    capacity: 4294967296,
    chip_area: 140,
    density: 29,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2008,
    capacity: 8589934592,
    chip_area: 169.5,
    density: 48,
    bits_per_cell: 1,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2008,
    capacity: 4294967296,
    chip_area: NaN,
    density: NaN,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2008,
    capacity: 17179869184,
    chip_area: 182,
    density: 90,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2008,
    capacity: 17179869184,
    chip_area: 120,
    density: 136,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2008,
    capacity: 17179869184,
    chip_area: 142.5,
    density: 114,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2009,
    capacity: 34359738368,
    chip_area: 201,
    density: 163,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2009,
    capacity: 68719476736,
    chip_area: 244.45,
    density: 268,
    bits_per_cell: 4,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2009,
    capacity: 34359738368,
    chip_area: 112.86,
    density: 290,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2009,
    capacity: 34359738368,
    chip_area: 172,
    density: 190,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2010,
    capacity: 34359738368,
    chip_area: 159,
    density: 206,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2010,
    capacity: 34359738368,
    chip_area: 146,
    density: 224,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2010,
    capacity: 34359738368,
    chip_area: 126,
    density: 260,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2011,
    capacity: 68719476736,
    chip_area: NaN,
    density: NaN,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2011,
    capacity: 34359738368,
    chip_area: 181.5,
    density: 180,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2011,
    capacity: 68719476736,
    chip_area: 151,
    density: 434,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2012,
    capacity: 68719476736,
    chip_area: 109.5,
    density: 598,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2012,
    capacity: 137438953472,
    chip_area: 170.6,
    density: 768,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2012,
    capacity: 68719476736,
    chip_area: 112.8,
    density: 580,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2013,
    capacity: 137438953472,
    chip_area: 146.5,
    density: 894,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2014,
    capacity: 137438953472,
    chip_area: 173.3,
    density: 756,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2014,
    capacity: 68719476736,
    chip_area: 93.43,
    density: 701,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2014,
    capacity: 137438953472,
    chip_area: 133,
    density: 985,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2015,
    capacity: 68719476736,
    chip_area: 75,
    density: 873,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2015,
    capacity: 137438953472,
    chip_area: 68.9,
    density: 1902,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2016,
    capacity: 137438953472,
    chip_area: 130,
    density: 1008,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2016,
    capacity: 824633720832,
    chip_area: 179.2,
    density: 4388,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2016,
    capacity: 274877906944,
    chip_area: 97.6,
    density: 2685,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2017,
    capacity: 549755813888,
    chip_area: 128.5,
    density: 4080,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2017,
    capacity: 549755813888,
    chip_area: 132,
    density: 3971,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2018,
    capacity: 549755813888,
    chip_area: 86,
    density: 6096,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2018,
    capacity: 1099511627776,
    chip_area: 181.8827709,
    density: 5765,
    bits_per_cell: 4,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2019,
    capacity: 549755813888,
    chip_area: 101.58,
    density: 5161,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2019,
    capacity: 549755813888,
    chip_area: 66,
    density: 7943,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2019,
    capacity: 1462350464942,
    chip_area: 160.2258824,
    density: 8704,
    bits_per_cell: 4,
    source: 'ISSCC'
  },

  {
    name: 'SRAM',
    year: 1965,
    cell_area: 46805555.56,
    density: 0.02136498516,
    cgp: NaN,
    m1_pitch: 901,
    source: '[1] ',
    vendor: 'Fairchild'
  },
  {
    name: 'SRAM',
    year: 1969,
    cell_area: 20600,
    density: 48.54368932,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[2]',
    vendor: 'mentioned in the text '
  },
  {
    name: 'SRAM',
    year: 1975,
    cell_area: 1334.8313,
    density: 749.1583393,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[3]',
    vendor: 'INTEL 16K'
  },
  {
    name: 'SRAM',
    year: 1975,
    cell_area: 989.9259,
    density: 1010.17662,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[4]',
    vendor: 'INTEL 32K'
  },
  {
    name: 'SRAM',
    year: 1977,
    cell_area: 842.74774,
    density: 1186.594698,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[5]',
    vendor: 'MITSUBISHI 16K'
  },
  {
    name: 'SRAM',
    year: 1977,
    cell_area: 747.7065,
    density: 1337.423173,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[6]',
    vendor: 'NEC 16K'
  },
  {
    name: 'SRAM',
    year: 1977,
    cell_area: 1000.8047,
    density: 999.195947,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[7]',
    vendor: 'INTEL 16 K'
  },
  {
    name: 'SRAM',
    year: 1977,
    cell_area: 1111.1724,
    density: 899.9503587,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[8]',
    vendor: 'TOSHIBA 16K'
  },
  {
    name: 'SRAM',
    year: 1979,
    cell_area: 760.6233,
    density: 1314.711237,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[9]',
    vendor: 'TOSHIBA 16K'
  },
  {
    name: 'SRAM',
    year: 1980,
    cell_area: 781,
    density: 1280.409731,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[10]',
    vendor: ''
  },
  {
    name: 'SRAM',
    year: 1981,
    cell_area: 377.8352,
    density: 2646.656532,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[11]',
    vendor: 'HITACHI 4K'
  },
  {
    name: 'SRAM',
    year: 1981,
    cell_area: 348.0083,
    density: 2873.494684,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[12]',
    vendor: 'NEC64K'
  },
  {
    name: 'SRAM',
    year: 1981,
    cell_area: 322.94116,
    density: 3096.53932,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[13]',
    vendor: 'TOSHIBA 64K'
  },
  {
    name: 'SRAM',
    year: 1981,
    cell_area: 306.47644,
    density: 3262.893552,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[14]',
    vendor: 'INTEL 64K'
  },
  {
    name: 'SRAM',
    year: 1981,
    cell_area: 290.8511,
    density: 3438.185381,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[15]',
    vendor: 'HITACHI 64K'
  },
  {
    name: 'SRAM',
    year: 1981,
    cell_area: 267.91623,
    density: 3732.509971,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[16]',
    vendor: 'TOSHIBA 64K'
  },
  {
    name: 'SRAM',
    year: 1983,
    cell_area: 279.135,
    density: 3582.495925,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[17]',
    vendor: 'NEC64K'
  },
  {
    name: 'SRAM',
    year: 1983,
    cell_area: 313,
    density: 3194.888179,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[18]',
    vendor: ''
  },
  {
    name: 'SRAM',
    year: 1984,
    cell_area: 148.5,
    density: 6734.006734,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[19]',
    vendor: ''
  },
  {
    name: 'SRAM',
    year: 1985,
    cell_area: 149.35797,
    density: 6695.323992,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[20]',
    vendor: 'TOSHIBA 256K'
  },
  {
    name: 'SRAM',
    year: 1986,
    cell_area: 126,
    density: 7936.507937,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[21]',
    vendor: ''
  },
  {
    name: 'SRAM',
    year: 1989,
    cell_area: 50,
    density: 20000,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[22]',
    vendor: ''
  },
  {
    name: 'SRAM',
    year: 1991,
    cell_area: NaN,
    density: NaN,
    cgp: NaN,
    m1_pitch: 2.3,
    source: '[23]',
    vendor: ''
  },
  {
    name: 'SRAM',
    year: 1992,
    cell_area: 20,
    density: 50000,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[24]',
    vendor: ''
  },
  {
    name: 'SRAM',
    year: 1994,
    cell_area: 20.5,
    density: 48780.4878,
    cgp: NaN,
    m1_pitch: 0.88,
    source: '[25]',
    vendor: 'Intel'
  },
  {
    name: 'SRAM',
    year: 1995,
    cell_area: 8,
    density: 125000,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[26]',
    vendor: ''
  },
  {
    name: 'SRAM',
    year: 1996,
    cell_area: 10.26,
    density: 97465.88694,
    cgp: NaN,
    m1_pitch: 0.64,
    source: '[27]',
    vendor: 'Intel'
  },
  {
    name: 'SRAM',
    year: 1998,
    cell_area: 5.59,
    density: 178890.8766,
    cgp: NaN,
    m1_pitch: 0.5,
    source: '[28]',
    vendor: 'Intel'
  },
  {
    name: 'SRAM',
    year: 1998,
    cell_area: 5.4,
    density: 185185.1852,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[29]',
    vendor: 'IBM'
  },
  {
    name: 'SRAM',
    year: 1998,
    cell_area: 3.2,
    density: 312500,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[30]',
    vendor: ''
  },
  {
    name: 'SRAM',
    year: 1999,
    cell_area: 4.23,
    density: 236406.6194,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[31]',
    vendor: 'IBM'
  },
  {
    name: 'SRAM',
    year: 2000,
    cell_area: 2.09,
    density: 478468.8995,
    cgp: NaN,
    m1_pitch: 0.35,
    source: '[32]',
    vendor: 'Intel'
  },
  {
    name: 'SRAM',
    year: 2001,
    cell_area: 1.3,
    density: 769230.7692,
    cgp: NaN,
    m1_pitch: NaN,
    source: '',
    vendor: ''
  },
  {
    name: 'SRAM',
    year: 2001,
    cell_area: 1.8,
    density: 555555.5556,
    cgp: NaN,
    m1_pitch: NaN,
    source: '',
    vendor: 'IBM'
  },
  {
    name: 'SRAM',
    year: 2002,
    cell_area: 1,
    density: 1000000,
    cgp: NaN,
    m1_pitch: 0.22,
    source: '',
    vendor: 'Intel'
  },
  {
    name: 'SRAM',
    year: 2002,
    cell_area: 0.992,
    density: 1008064.516,
    cgp: NaN,
    m1_pitch: NaN,
    source: '',
    vendor: 'IBM'
  },
  {
    name: 'SRAM',
    year: 2004,
    cell_area: 0.57,
    density: 1754385.965,
    cgp: NaN,
    m1_pitch: 0.21,
    source: '',
    vendor: 'Intel'
  },
  {
    name: 'SRAM',
    year: 2004,
    cell_area: 0.52,
    density: 1923076.923,
    cgp: NaN,
    m1_pitch: NaN,
    source: '',
    vendor: ''
  },
  {
    name: 'SRAM',
    year: 2005,
    cell_area: 0.54,
    density: 1851851.852,
    cgp: NaN,
    m1_pitch: NaN,
    source: '',
    vendor: 'IBM'
  },
  {
    name: 'SRAM',
    year: 2007,
    cell_area: 0.346,
    density: 2890173.41,
    cgp: NaN,
    m1_pitch: 0.16,
    source: '',
    vendor: 'Intel'
  },
  {
    name: 'SRAM',
    year: 2007,
    cell_area: 0.249,
    density: 4016064.257,
    cgp: NaN,
    m1_pitch: NaN,
    source: '',
    vendor: 'IBM'
  },
  {
    name: 'SRAM',
    year: 2007,
    cell_area: 0.21,
    density: 4761904.762,
    cgp: NaN,
    m1_pitch: NaN,
    source: '',
    vendor: ''
  },
  {
    name: 'SRAM',
    year: 2008,
    cell_area: 0.157,
    density: 6369426.752,
    cgp: NaN,
    m1_pitch: NaN,
    source: '',
    vendor: 'IBM'
  },
  {
    name: 'SRAM',
    year: 2009,
    cell_area: 0.148,
    density: 6756756.757,
    cgp: NaN,
    m1_pitch: 0.1125,
    source: '',
    vendor: 'Intel'
  },
  {
    name: 'SRAM',
    year: 2009,
    cell_area: 0.12,
    density: 8333333.333,
    cgp: NaN,
    m1_pitch: NaN,
    source: '',
    vendor: 'IBM'
  },
  {
    name: 'SRAM',
    year: 2010,
    cell_area: 0.08,
    density: 12500000,
    cgp: NaN,
    m1_pitch: NaN,
    source: '',
    vendor: ''
  },
  {
    name: 'SRAM',
    year: 2012,
    cell_area: 0.092,
    density: 10869565.22,
    cgp: NaN,
    m1_pitch: 0.08,
    source: '',
    vendor: 'Intel'
  },
  {
    name: 'SRAM',
    year: 2014,
    cell_area: 0.0588,
    density: 17006802.72,
    cgp: NaN,
    m1_pitch: 0.052,
    source: '',
    vendor: 'Intel'
  },
  {
    name: 'SRAM',
    year: 2016,
    cell_area: 0.027,
    density: 37037037.04,
    cgp: NaN,
    m1_pitch: 0.04,
    source: '',
    vendor: 'TSMC'
  },
  {
    name: 'SRAM',
    year: 2016,
    cell_area: 0.04,
    density: 25000000,
    cgp: NaN,
    m1_pitch: 0.048,
    source: '',
    vendor: 'IBM'
  },
  {
    name: 'SRAM',
    year: 2017,
    cell_area: 0.0312,
    density: 32051282.05,
    cgp: NaN,
    m1_pitch: 0.036,
    source: '',
    vendor: 'Intel '
  },
  {
    name: 'SRAM',
    year: 2017,
    cell_area: 0.0269,
    density: 37174721.19,
    cgp: NaN,
    m1_pitch: 0.04,
    source: '',
    vendor: 'Global foundries '
  },
  {
    name: 'SRAM',
    year: 2018,
    cell_area: 0.0262,
    density: 38167938.93,
    cgp: NaN,
    m1_pitch: 0.036,
    source: '',
    vendor: 'Samsung '
  },
  {
    name: 'SRAM',
    year: 2019,
    cell_area: 0.021,
    density: 47619047.62,
    cgp: NaN,
    m1_pitch: NaN,
    source: '',
    vendor: 'TSMC'
  },
  {
    name: 'SRAM',
    year: 2022,
    cell_area: 0.024,
    density: 41666666.67,
    cgp: NaN,
    m1_pitch: 0.03,
    source: '',
    vendor: 'Intel'
  }, 
  {
    name: 'NAND',
    year: 1989,
    capacity: 4194304,
    chip_area: 163.71,
    density: 0,
    bits_per_cell: 1,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 1995,
    capacity: 33554432,
    chip_area: 94.9,
    density: 0,
    bits_per_cell: 1,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 1995,
    capacity: 33554432,
    chip_area: 104.3868,
    density: 0,
    bits_per_cell: 1,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 1996,
    capacity: 134217728,
    chip_area: 117,
    density: 1,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 1999,
    capacity: 268435456,
    chip_area: 129.76,
    density: 1,
    bits_per_cell: 1,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2001,
    capacity: 1073741824,
    chip_area: 116.7,
    density: 8,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2002,
    capacity: 1073741824,
    chip_area: 129.6,
    density: 7,
    bits_per_cell: 1,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2002,
    capacity: 1073741824,
    chip_area: 125.2,
    density: 8,
    bits_per_cell: 1,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2003,
    capacity: 2147483648,
    chip_area: 141,
    density: 14,
    bits_per_cell: 1,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2004,
    capacity: 4294967296,
    chip_area: 127.3,
    density: 32,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2005,
    capacity: 8589934592,
    chip_area: 133,
    density: 61,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2005,
    capacity: 8589934592,
    chip_area: 146,
    density: 56,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2006,
    capacity: 8589934592,
    chip_area: 98.8,
    density: 82,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2006,
    capacity: 4294967296,
    chip_area: 140,
    density: 29,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2008,
    capacity: 8589934592,
    chip_area: 169.5,
    density: 48,
    bits_per_cell: 1,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2008,
    capacity: 4294967296,
    chip_area: NaN,
    density: NaN,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2008,
    capacity: 17179869184,
    chip_area: 182,
    density: 90,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2008,
    capacity: 17179869184,
    chip_area: 120,
    density: 136,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2008,
    capacity: 17179869184,
    chip_area: 142.5,
    density: 114,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2009,
    capacity: 34359738368,
    chip_area: 201,
    density: 163,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2009,
    capacity: 68719476736,
    chip_area: 244.45,
    density: 268,
    bits_per_cell: 4,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2009,
    capacity: 34359738368,
    chip_area: 112.86,
    density: 290,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2009,
    capacity: 34359738368,
    chip_area: 172,
    density: 190,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2010,
    capacity: 34359738368,
    chip_area: 159,
    density: 206,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2010,
    capacity: 34359738368,
    chip_area: 146,
    density: 224,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2010,
    capacity: 34359738368,
    chip_area: 126,
    density: 260,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2011,
    capacity: 68719476736,
    chip_area: NaN,
    density: NaN,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2011,
    capacity: 34359738368,
    chip_area: 181.5,
    density: 180,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2011,
    capacity: 68719476736,
    chip_area: 151,
    density: 434,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2012,
    capacity: 68719476736,
    chip_area: 109.5,
    density: 598,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2012,
    capacity: 137438953472,
    chip_area: 170.6,
    density: 768,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2012,
    capacity: 68719476736,
    chip_area: 112.8,
    density: 580,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2013,
    capacity: 137438953472,
    chip_area: 146.5,
    density: 894,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2014,
    capacity: 137438953472,
    chip_area: 173.3,
    density: 756,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2014,
    capacity: 68719476736,
    chip_area: 93.43,
    density: 701,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2014,
    capacity: 137438953472,
    chip_area: 133,
    density: 985,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2015,
    capacity: 68719476736,
    chip_area: 75,
    density: 873,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2015,
    capacity: 137438953472,
    chip_area: 68.9,
    density: 1902,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2016,
    capacity: 137438953472,
    chip_area: 130,
    density: 1008,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2016,
    capacity: 824633720832,
    chip_area: 179.2,
    density: 4388,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2016,
    capacity: 274877906944,
    chip_area: 97.6,
    density: 2685,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2017,
    capacity: 549755813888,
    chip_area: 128.5,
    density: 4080,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2017,
    capacity: 549755813888,
    chip_area: 132,
    density: 3971,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2018,
    capacity: 549755813888,
    chip_area: 86,
    density: 6096,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2018,
    capacity: 1099511627776,
    chip_area: 181.8827709,
    density: 5765,
    bits_per_cell: 4,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2019,
    capacity: 549755813888,
    chip_area: 101.58,
    density: 5161,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2019,
    capacity: 549755813888,
    chip_area: 66,
    density: 7943,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2019,
    capacity: 1462350464942,
    chip_area: 160.2258824,
    density: 8704,
    bits_per_cell: 4,
    source: 'ISSCC'
  },
  {
    name: 'SRAM',
    year: 1965,
    cell_area: 46805555.56,
    density: 0.02136498516,
    cgp: NaN,
    m1_pitch: 901,
    source: '[1] ',
    vendor: 'Fairchild'
  },
  {
    name: 'SRAM',
    year: 1969,
    cell_area: 20600,
    density: 48.54368932,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[2]',
    vendor: 'mentioned in the text '
  },
  {
    name: 'SRAM',
    year: 1975,
    cell_area: 1334.8313,
    density: 749.1583393,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[3]',
    vendor: 'INTEL 16K'
  },
  {
    name: 'SRAM',
    year: 1975,
    cell_area: 989.9259,
    density: 1010.17662,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[4]',
    vendor: 'INTEL 32K'
  },
  {
    name: 'SRAM',
    year: 1977,
    cell_area: 842.74774,
    density: 1186.594698,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[5]',
    vendor: 'MITSUBISHI 16K'
  },
  {
    name: 'SRAM',
    year: 1977,
    cell_area: 747.7065,
    density: 1337.423173,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[6]',
    vendor: 'NEC 16K'
  },
  {
    name: 'SRAM',
    year: 1977,
    cell_area: 1000.8047,
    density: 999.195947,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[7]',
    vendor: 'INTEL 16 K'
  },
  {
    name: 'SRAM',
    year: 1977,
    cell_area: 1111.1724,
    density: 899.9503587,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[8]',
    vendor: 'TOSHIBA 16K'
  },
  {
    name: 'SRAM',
    year: 1979,
    cell_area: 760.6233,
    density: 1314.711237,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[9]',
    vendor: 'TOSHIBA 16K'
  },
  {
    name: 'SRAM',
    year: 1980,
    cell_area: 781,
    density: 1280.409731,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[10]',
    vendor: ''
  },
  {
    name: 'SRAM',
    year: 1981,
    cell_area: 377.8352,
    density: 2646.656532,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[11]',
    vendor: 'HITACHI 4K'
  },
  {
    name: 'SRAM',
    year: 1981,
    cell_area: 348.0083,
    density: 2873.494684,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[12]',
    vendor: 'NEC64K'
  },
  {
    name: 'SRAM',
    year: 1981,
    cell_area: 322.94116,
    density: 3096.53932,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[13]',
    vendor: 'TOSHIBA 64K'
  },
  {
    name: 'SRAM',
    year: 1981,
    cell_area: 306.47644,
    density: 3262.893552,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[14]',
    vendor: 'INTEL 64K'
  },
  {
    name: 'SRAM',
    year: 1981,
    cell_area: 290.8511,
    density: 3438.185381,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[15]',
    vendor: 'HITACHI 64K'
  },
  {
    name: 'SRAM',
    year: 1981,
    cell_area: 267.91623,
    density: 3732.509971,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[16]',
    vendor: 'TOSHIBA 64K'
  },
  {
    name: 'SRAM',
    year: 1983,
    cell_area: 279.135,
    density: 3582.495925,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[17]',
    vendor: 'NEC64K'
  },
  {
    name: 'SRAM',
    year: 1983,
    cell_area: 313,
    density: 3194.888179,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[18]',
    vendor: ''
  },
  {
    name: 'SRAM',
    year: 1984,
    cell_area: 148.5,
    density: 6734.006734,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[19]',
    vendor: ''
  },
  {
    name: 'SRAM',
    year: 1985,
    cell_area: 149.35797,
    density: 6695.323992,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[20]',
    vendor: 'TOSHIBA 256K'
  },
  {
    name: 'SRAM',
    year: 1986,
    cell_area: 126,
    density: 7936.507937,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[21]',
    vendor: ''
  },
  {
    name: 'SRAM',
    year: 1989,
    cell_area: 50,
    density: 20000,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[22]',
    vendor: ''
  },
  {
    name: 'SRAM',
    year: 1991,
    cell_area: NaN,
    density: NaN,
    cgp: NaN,
    m1_pitch: 2.3,
    source: '[23]',
    vendor: ''
  },
  {
    name: 'SRAM',
    year: 1992,
    cell_area: 20,
    density: 50000,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[24]',
    vendor: ''
  },
  {
    name: 'SRAM',
    year: 1994,
    cell_area: 20.5,
    density: 48780.4878,
    cgp: NaN,
    m1_pitch: 0.88,
    source: '[25]',
    vendor: 'Intel'
  },
  {
    name: 'SRAM',
    year: 1995,
    cell_area: 8,
    density: 125000,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[26]',
    vendor: ''
  },
  {
    name: 'SRAM',
    year: 1996,
    cell_area: 10.26,
    density: 97465.88694,
    cgp: NaN,
    m1_pitch: 0.64,
    source: '[27]',
    vendor: 'Intel'
  },
  {
    name: 'SRAM',
    year: 1998,
    cell_area: 5.59,
    density: 178890.8766,
    cgp: NaN,
    m1_pitch: 0.5,
    source: '[28]',
    vendor: 'Intel'
  },
  {
    name: 'SRAM',
    year: 1998,
    cell_area: 5.4,
    density: 185185.1852,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[29]',
    vendor: 'IBM'
  },
  {
    name: 'SRAM',
    year: 1998,
    cell_area: 3.2,
    density: 312500,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[30]',
    vendor: ''
  },
  {
    name: 'SRAM',
    year: 1999,
    cell_area: 4.23,
    density: 236406.6194,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[31]',
    vendor: 'IBM'
  },
  {
    name: 'SRAM',
    year: 2000,
    cell_area: 2.09,
    density: 478468.8995,
    cgp: NaN,
    m1_pitch: 0.35,
    source: '[32]',
    vendor: 'Intel'
  },
  {
    name: 'SRAM',
    year: 2001,
    cell_area: 1.3,
    density: 769230.7692,
    cgp: NaN,
    m1_pitch: NaN,
    source: '',
    vendor: ''
  },
  {
    name: 'SRAM',
    year: 2001,
    cell_area: 1.8,
    density: 555555.5556,
    cgp: NaN,
    m1_pitch: NaN,
    source: '',
    vendor: 'IBM'
  },
  {
    name: 'SRAM',
    year: 2002,
    cell_area: 1,
    density: 1000000,
    cgp: NaN,
    m1_pitch: 0.22,
    source: '',
    vendor: 'Intel'
  },
  {
    name: 'SRAM',
    year: 2002,
    cell_area: 0.992,
    density: 1008064.516,
    cgp: NaN,
    m1_pitch: NaN,
    source: '',
    vendor: 'IBM'
  },
  {
    name: 'SRAM',
    year: 2004,
    cell_area: 0.57,
    density: 1754385.965,
    cgp: NaN,
    m1_pitch: 0.21,
    source: '',
    vendor: 'Intel'
  },
  {
    name: 'SRAM',
    year: 2004,
    cell_area: 0.52,
    density: 1923076.923,
    cgp: NaN,
    m1_pitch: NaN,
    source: '',
    vendor: ''
  },
  {
    name: 'SRAM',
    year: 2005,
    cell_area: 0.54,
    density: 1851851.852,
    cgp: NaN,
    m1_pitch: NaN,
    source: '',
    vendor: 'IBM'
  },
  {
    name: 'SRAM',
    year: 2007,
    cell_area: 0.346,
    density: 2890173.41,
    cgp: NaN,
    m1_pitch: 0.16,
    source: '',
    vendor: 'Intel'
  },
  {
    name: 'SRAM',
    year: 2007,
    cell_area: 0.249,
    density: 4016064.257,
    cgp: NaN,
    m1_pitch: NaN,
    source: '',
    vendor: 'IBM'
  },
  {
    name: 'SRAM',
    year: 2007,
    cell_area: 0.21,
    density: 4761904.762,
    cgp: NaN,
    m1_pitch: NaN,
    source: '',
    vendor: ''
  },
  {
    name: 'SRAM',
    year: 2008,
    cell_area: 0.157,
    density: 6369426.752,
    cgp: NaN,
    m1_pitch: NaN,
    source: '',
    vendor: 'IBM'
  },
  {
    name: 'SRAM',
    year: 2009,
    cell_area: 0.148,
    density: 6756756.757,
    cgp: NaN,
    m1_pitch: 0.1125,
    source: '',
    vendor: 'Intel'
  },
  {
    name: 'SRAM',
    year: 2009,
    cell_area: 0.12,
    density: 8333333.333,
    cgp: NaN,
    m1_pitch: NaN,
    source: '',
    vendor: 'IBM'
  },
  {
    name: 'SRAM',
    year: 2010,
    cell_area: 0.08,
    density: 12500000,
    cgp: NaN,
    m1_pitch: NaN,
    source: '',
    vendor: ''
  },
  {
    name: 'SRAM',
    year: 2012,
    cell_area: 0.092,
    density: 10869565.22,
    cgp: NaN,
    m1_pitch: 0.08,
    source: '',
    vendor: 'Intel'
  },
  {
    name: 'SRAM',
    year: 2014,
    cell_area: 0.0588,
    density: 17006802.72,
    cgp: NaN,
    m1_pitch: 0.052,
    source: '',
    vendor: 'Intel'
  },
  {
    name: 'SRAM',
    year: 2016,
    cell_area: 0.027,
    density: 37037037.04,
    cgp: NaN,
    m1_pitch: 0.04,
    source: '',
    vendor: 'TSMC'
  },
  {
    name: 'SRAM',
    year: 2016,
    cell_area: 0.04,
    density: 25000000,
    cgp: NaN,
    m1_pitch: 0.048,
    source: '',
    vendor: 'IBM'
  },
  {
    name: 'SRAM',
    year: 2017,
    cell_area: 0.0312,
    density: 32051282.05,
    cgp: NaN,
    m1_pitch: 0.036,
    source: '',
    vendor: 'Intel '
  },
  {
    name: 'SRAM',
    year: 2017,
    cell_area: 0.0269,
    density: 37174721.19,
    cgp: NaN,
    m1_pitch: 0.04,
    source: '',
    vendor: 'Global foundries '
  },
  {
    name: 'SRAM',
    year: 2018,
    cell_area: 0.0262,
    density: 38167938.93,
    cgp: NaN,
    m1_pitch: 0.036,
    source: '',
    vendor: 'Samsung '
  },
  {
    name: 'SRAM',
    year: 2019,
    cell_area: 0.021,
    density: 47619047.62,
    cgp: NaN,
    m1_pitch: NaN,
    source: '',
    vendor: 'TSMC'
  },
  {
    name: 'SRAM',
    year: 2022,
    cell_area: 0.024,
    density: 41666666.67,
    cgp: NaN,
    m1_pitch: 0.03,
    source: '',
    vendor: 'Intel'
  }

]


    // Instert documents into the collection
    const em = emerging.insertMany(emergingDocuments);
    const est = established.insertMany(establishedDocuments);



    console.log("Data is populated")

   


  } finally {
    
    //await client.close();
   
  }


}
run().catch(console.dir);
