{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 01 13:38:19 2018 " "Info: Processing started: Fri Jun 01 13:38:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cla4 -c cla4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cla4 -c cla4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "b\[2\] cout 12.125 ns Longest " "Info: Longest tpd from source pin \"b\[2\]\" to destination pin \"cout\" is 12.125 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns b\[2\] 1 PIN PIN_81 5 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_81; Fanout = 5; PIN Node = 'b\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[2] } "NODE_NAME" } } { "cla4.vhd" "" { Text "D:/CircuitoLógicoAula/Projetos_CL/CLA_4bits_Fatorada/cla4.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.620 ns) + CELL(0.437 ns) 6.909 ns vuafatorada:carry\|gg~1 2 COMB LCCOMB_X3_Y4_N16 1 " "Info: 2: + IC(5.620 ns) + CELL(0.437 ns) = 6.909 ns; Loc. = LCCOMB_X3_Y4_N16; Fanout = 1; COMB Node = 'vuafatorada:carry\|gg~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.057 ns" { b[2] vuafatorada:carry|gg~1 } "NODE_NAME" } } { "vuafatorada.vhd" "" { Text "D:/CircuitoLógicoAula/Projetos_CL/CLA_4bits_Fatorada/vuafatorada.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 7.614 ns vuafatorada:carry\|gg~3 3 COMB LCCOMB_X3_Y4_N22 2 " "Info: 3: + IC(0.267 ns) + CELL(0.438 ns) = 7.614 ns; Loc. = LCCOMB_X3_Y4_N22; Fanout = 2; COMB Node = 'vuafatorada:carry\|gg~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { vuafatorada:carry|gg~1 vuafatorada:carry|gg~3 } "NODE_NAME" } } { "vuafatorada.vhd" "" { Text "D:/CircuitoLógicoAula/Projetos_CL/CLA_4bits_Fatorada/vuafatorada.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.502 ns) + CELL(0.438 ns) 8.554 ns vuafatorada:carry\|cout 4 COMB LCCOMB_X3_Y4_N10 1 " "Info: 4: + IC(0.502 ns) + CELL(0.438 ns) = 8.554 ns; Loc. = LCCOMB_X3_Y4_N10; Fanout = 1; COMB Node = 'vuafatorada:carry\|cout'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.940 ns" { vuafatorada:carry|gg~3 vuafatorada:carry|cout } "NODE_NAME" } } { "vuafatorada.vhd" "" { Text "D:/CircuitoLógicoAula/Projetos_CL/CLA_4bits_Fatorada/vuafatorada.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(2.652 ns) 12.125 ns cout 5 PIN PIN_26 0 " "Info: 5: + IC(0.919 ns) + CELL(2.652 ns) = 12.125 ns; Loc. = PIN_26; Fanout = 0; PIN Node = 'cout'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.571 ns" { vuafatorada:carry|cout cout } "NODE_NAME" } } { "cla4.vhd" "" { Text "D:/CircuitoLógicoAula/Projetos_CL/CLA_4bits_Fatorada/cla4.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.817 ns ( 39.73 % ) " "Info: Total cell delay = 4.817 ns ( 39.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.308 ns ( 60.27 % ) " "Info: Total interconnect delay = 7.308 ns ( 60.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.125 ns" { b[2] vuafatorada:carry|gg~1 vuafatorada:carry|gg~3 vuafatorada:carry|cout cout } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.125 ns" { b[2] {} b[2]~combout {} vuafatorada:carry|gg~1 {} vuafatorada:carry|gg~3 {} vuafatorada:carry|cout {} cout {} } { 0.000ns 0.000ns 5.620ns 0.267ns 0.502ns 0.919ns } { 0.000ns 0.852ns 0.437ns 0.438ns 0.438ns 2.652ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Peak virtual memory: 165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 01 13:38:20 2018 " "Info: Processing ended: Fri Jun 01 13:38:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
