#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Fri Mar 11 12:21:48 2016
# Process ID: 5488
# Current directory: C:/Users/DwightThomas/Desktop/My Stuff/SKL/This Semester/Com Org 2/Dwight_Alanna_Project_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9020 C:\Users\DwightThomas\Desktop\My Stuff\SKL\This Semester\Com Org 2\Dwight_Alanna_Project_3\Dwight_Alanna_Project_3.xpr
# Log file: C:/Users/DwightThomas/Desktop/My Stuff/SKL/This Semester/Com Org 2/Dwight_Alanna_Project_3/vivado.log
# Journal file: C:/Users/DwightThomas/Desktop/My Stuff/SKL/This Semester/Com Org 2/Dwight_Alanna_Project_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/DwightThomas/Desktop/My Stuff/SKL/This Semester/Com Org 2/Dwight_Alanna_Project_3/Dwight_Alanna_Project_3.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/DwightThomas/Desktop/My Stuff/SKL/This Semester/Com Org 2/Dwight_Alanna_Project_3'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/DwightThomas/Desktop/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 736.301 ; gain = 102.398
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: ALU32Bit
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module mux1bit2to1 [C:/Users/DwightThomas/Desktop/My Stuff/SKL/This Semester/Com Org 2/Dwight_Alanna_Project_3/Dwight_Alanna_Project_3.srcs/sources_1/imports/new/mux1bit4to1.v:21]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 773.402 ; gain = 601.977
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ALU32Bit' [C:/Users/DwightThomas/Desktop/My Stuff/SKL/This Semester/Com Org 2/Dwight_Alanna_Project_3/Dwight_Alanna_Project_3.srcs/sources_1/imports/new/ALU32Bit.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU16Bit' [C:/Users/DwightThomas/Desktop/My Stuff/SKL/This Semester/Com Org 2/Dwight_Alanna_Project_3/Dwight_Alanna_Project_3.srcs/sources_1/imports/new/ALU16Bit.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU4bit' [C:/Users/DwightThomas/Desktop/My Stuff/SKL/This Semester/Com Org 2/Dwight_Alanna_Project_3/Dwight_Alanna_Project_3.srcs/sources_1/imports/new/ALU4bit.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU1Bit' [C:/Users/DwightThomas/Desktop/My Stuff/SKL/This Semester/Com Org 2/Dwight_Alanna_Project_3/Dwight_Alanna_Project_3.srcs/sources_1/imports/new/ALU1Bit.v:1]
INFO: [Synth 8-638] synthesizing module 'mux1bit2to1' [C:/Users/DwightThomas/Desktop/My Stuff/SKL/This Semester/Com Org 2/Dwight_Alanna_Project_3/Dwight_Alanna_Project_3.srcs/sources_1/imports/new/mux1bit4to1.v:21]
INFO: [Synth 8-256] done synthesizing module 'mux1bit2to1' (1#1) [C:/Users/DwightThomas/Desktop/My Stuff/SKL/This Semester/Com Org 2/Dwight_Alanna_Project_3/Dwight_Alanna_Project_3.srcs/sources_1/imports/new/mux1bit4to1.v:21]
INFO: [Synth 8-638] synthesizing module 'mux1bit4to1' [C:/Users/DwightThomas/Desktop/My Stuff/SKL/This Semester/Com Org 2/Dwight_Alanna_Project_3/Dwight_Alanna_Project_3.srcs/sources_1/imports/new/mux1bit4to1.v:30]
INFO: [Synth 8-256] done synthesizing module 'mux1bit4to1' (2#1) [C:/Users/DwightThomas/Desktop/My Stuff/SKL/This Semester/Com Org 2/Dwight_Alanna_Project_3/Dwight_Alanna_Project_3.srcs/sources_1/imports/new/mux1bit4to1.v:30]
WARNING: [Synth 8-689] width (2) of port connection 'op' does not match port width (1) of module 'mux1bit4to1' [C:/Users/DwightThomas/Desktop/My Stuff/SKL/This Semester/Com Org 2/Dwight_Alanna_Project_3/Dwight_Alanna_Project_3.srcs/sources_1/imports/new/ALU1Bit.v:26]
INFO: [Synth 8-256] done synthesizing module 'ALU1Bit' (3#1) [C:/Users/DwightThomas/Desktop/My Stuff/SKL/This Semester/Com Org 2/Dwight_Alanna_Project_3/Dwight_Alanna_Project_3.srcs/sources_1/imports/new/ALU1Bit.v:1]
INFO: [Synth 8-638] synthesizing module 'CLA4bit' [C:/Users/DwightThomas/Desktop/My Stuff/SKL/This Semester/Com Org 2/Dwight_Alanna_Project_3/Dwight_Alanna_Project_3.srcs/sources_1/imports/new/CLA4bit.v:23]
WARNING: [Synth 8-3848] Net ya in module/entity CLA4bit does not have driver. [C:/Users/DwightThomas/Desktop/My Stuff/SKL/This Semester/Com Org 2/Dwight_Alanna_Project_3/Dwight_Alanna_Project_3.srcs/sources_1/imports/new/CLA4bit.v:42]
WARNING: [Synth 8-3848] Net o2 in module/entity CLA4bit does not have driver. [C:/Users/DwightThomas/Desktop/My Stuff/SKL/This Semester/Com Org 2/Dwight_Alanna_Project_3/Dwight_Alanna_Project_3.srcs/sources_1/imports/new/CLA4bit.v:43]
WARNING: [Synth 8-3848] Net o3 in module/entity CLA4bit does not have driver. [C:/Users/DwightThomas/Desktop/My Stuff/SKL/This Semester/Com Org 2/Dwight_Alanna_Project_3/Dwight_Alanna_Project_3.srcs/sources_1/imports/new/CLA4bit.v:43]
INFO: [Synth 8-256] done synthesizing module 'CLA4bit' (4#1) [C:/Users/DwightThomas/Desktop/My Stuff/SKL/This Semester/Com Org 2/Dwight_Alanna_Project_3/Dwight_Alanna_Project_3.srcs/sources_1/imports/new/CLA4bit.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALU4bit' (5#1) [C:/Users/DwightThomas/Desktop/My Stuff/SKL/This Semester/Com Org 2/Dwight_Alanna_Project_3/Dwight_Alanna_Project_3.srcs/sources_1/imports/new/ALU4bit.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALU16Bit' (6#1) [C:/Users/DwightThomas/Desktop/My Stuff/SKL/This Semester/Com Org 2/Dwight_Alanna_Project_3/Dwight_Alanna_Project_3.srcs/sources_1/imports/new/ALU16Bit.v:23]
WARNING: [Synth 8-3848] Net less in module/entity ALU32Bit does not have driver. [C:/Users/DwightThomas/Desktop/My Stuff/SKL/This Semester/Com Org 2/Dwight_Alanna_Project_3/Dwight_Alanna_Project_3.srcs/sources_1/imports/new/ALU32Bit.v:32]
INFO: [Synth 8-256] done synthesizing module 'ALU32Bit' (7#1) [C:/Users/DwightThomas/Desktop/My Stuff/SKL/This Semester/Com Org 2/Dwight_Alanna_Project_3/Dwight_Alanna_Project_3.srcs/sources_1/imports/new/ALU32Bit.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 786.695 ; gain = 615.270
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin a0:less to constant 0 [C:/Users/DwightThomas/Desktop/My Stuff/SKL/This Semester/Com Org 2/Dwight_Alanna_Project_3/Dwight_Alanna_Project_3.srcs/sources_1/imports/new/ALU32Bit.v:34]
WARNING: [Synth 8-3295] tying undriven pin a1:less to constant 0 [C:/Users/DwightThomas/Desktop/My Stuff/SKL/This Semester/Com Org 2/Dwight_Alanna_Project_3/Dwight_Alanna_Project_3.srcs/sources_1/imports/new/ALU32Bit.v:35]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 786.695 ; gain = 615.270
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 33 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:56 ; elapsed = 00:00:46 . Memory (MB): peak = 1091.000 ; gain = 919.574
19 Infos, 7 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1091.000 ; gain = 317.598
close_project
create_project project_1 C:/Users/DwightThomas/Documents/project_1 -part xc7k70tfbv676-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/DwightThomas/Desktop/Vivado/2015.4/data/ip'.
add_files -norecurse {{C:/Users/DwightThomas/Desktop/My Stuff/SKL/This Semester/Com Org 2/Dwight_Alanna_Project_3/Dwight_Alanna_Project_3.srcs/sources_1/imports/new/CLA4bit.v} {C:/Users/DwightThomas/Desktop/My Stuff/SKL/This Semester/Com Org 2/Dwight_Alanna_Project_3/Dwight_Alanna_Project_3.srcs/sources_1/imports/new/mux1bit4to1.v} {C:/Users/DwightThomas/Desktop/My Stuff/SKL/This Semester/Com Org 2/Dwight_Alanna_Project_3/Dwight_Alanna_Project_3.srcs/sources_1/imports/new/ALU1Bit.v} {C:/Users/DwightThomas/Desktop/My Stuff/SKL/This Semester/Com Org 2/Dwight_Alanna_Project_3/Dwight_Alanna_Project_3.srcs/sources_1/imports/new/ALU4bit.v} {C:/Users/DwightThomas/Desktop/My Stuff/SKL/This Semester/Com Org 2/Dwight_Alanna_Project_3/Dwight_Alanna_Project_3.srcs/sources_1/imports/new/mux1bit2to1.v}}
import_files -force -norecurse
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse {{C:/Users/DwightThomas/Desktop/My Stuff/SKL/This Semester/Com Org 2/Dwight_Alanna_Project_3/Dwight_Alanna_Project_3.srcs/sim_1/imports/somevivadofiles/alu4bit_tb.v}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property -name {xsim.simulate.runtime} -value {1280ns} -objects [current_fileset -simset]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ALU4Bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/DwightThomas/Documents/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj ALU4Bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DwightThomas/Documents/project_1/project_1.srcs/sources_1/imports/new/mux1bit2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1bit2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DwightThomas/Documents/project_1/project_1.srcs/sources_1/imports/new/mux1bit4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1bit2to1
WARNING: [VRFC 10-1195] overwriting previous definition of module mux1bit2to1 [C:/Users/DwightThomas/Documents/project_1/project_1.srcs/sources_1/imports/new/mux1bit4to1.v:21]
INFO: [VRFC 10-311] analyzing module mux1bit4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DwightThomas/Documents/project_1/project_1.srcs/sources_1/imports/new/CLA4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DwightThomas/Documents/project_1/project_1.srcs/sources_1/imports/new/ALU1Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU1Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DwightThomas/Documents/project_1/project_1.srcs/sources_1/imports/new/ALU4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DwightThomas/Documents/project_1/project_1.srcs/sim_1/imports/somevivadofiles/alu4bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU4Bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DwightThomas/Documents/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DwightThomas/Documents/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/DwightThomas/Desktop/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto e795b33d46664564a6121ce227ea08d9 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU4Bit_tb_behav xil_defaultlib.ALU4Bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port op [C:/Users/DwightThomas/Documents/project_1/project_1.srcs/sources_1/imports/new/ALU1Bit.v:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/DwightThomas/Documents/project_1/project_1.srcs/sources_1/imports/new/ALU1Bit.v" Line 1. Module ALU1Bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DwightThomas/Documents/project_1/project_1.srcs/sources_1/imports/new/ALU1Bit.v" Line 1. Module ALU1Bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DwightThomas/Documents/project_1/project_1.srcs/sources_1/imports/new/ALU1Bit.v" Line 1. Module ALU1Bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DwightThomas/Documents/project_1/project_1.srcs/sources_1/imports/new/ALU1Bit.v" Line 1. Module ALU1Bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DwightThomas/Documents/project_1/project_1.srcs/sources_1/imports/new/ALU1Bit.v" Line 1. Module ALU1Bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DwightThomas/Documents/project_1/project_1.srcs/sources_1/imports/new/ALU1Bit.v" Line 1. Module ALU1Bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DwightThomas/Documents/project_1/project_1.srcs/sources_1/imports/new/ALU1Bit.v" Line 1. Module ALU1Bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DwightThomas/Documents/project_1/project_1.srcs/sources_1/imports/new/ALU1Bit.v" Line 1. Module ALU1Bit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux1bit2to1
Compiling module xil_defaultlib.mux1bit4to1
Compiling module xil_defaultlib.ALU1Bit
Compiling module xil_defaultlib.CLA4bit
Compiling module xil_defaultlib.ALU4bit
Compiling module xil_defaultlib.ALU4Bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU4Bit_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/DwightThomas/Documents/project_1/project_1.sim/sim_1/behav/xsim.dir/ALU4Bit_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 49.406 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 11 12:31:03 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1104.789 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DwightThomas/Documents/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU4Bit_tb_behav -key {Behavioral:sim_1:Functional:ALU4Bit_tb} -tclbatch {ALU4Bit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source ALU4Bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1280ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU4Bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1280ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1104.789 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: ALU4bit
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module mux1bit2to1 [C:/Users/DwightThomas/Documents/project_1/project_1.srcs/sources_1/imports/new/mux1bit4to1.v:21]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:17 ; elapsed = 00:09:39 . Memory (MB): peak = 1104.789 ; gain = 933.363
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ALU4bit' [C:/Users/DwightThomas/Documents/project_1/project_1.srcs/sources_1/imports/new/ALU4bit.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU1Bit' [C:/Users/DwightThomas/Documents/project_1/project_1.srcs/sources_1/imports/new/ALU1Bit.v:1]
INFO: [Synth 8-638] synthesizing module 'mux1bit2to1' [C:/Users/DwightThomas/Documents/project_1/project_1.srcs/sources_1/imports/new/mux1bit4to1.v:21]
INFO: [Synth 8-256] done synthesizing module 'mux1bit2to1' (1#1) [C:/Users/DwightThomas/Documents/project_1/project_1.srcs/sources_1/imports/new/mux1bit4to1.v:21]
INFO: [Synth 8-638] synthesizing module 'mux1bit4to1' [C:/Users/DwightThomas/Documents/project_1/project_1.srcs/sources_1/imports/new/mux1bit4to1.v:30]
INFO: [Synth 8-256] done synthesizing module 'mux1bit4to1' (2#1) [C:/Users/DwightThomas/Documents/project_1/project_1.srcs/sources_1/imports/new/mux1bit4to1.v:30]
WARNING: [Synth 8-689] width (2) of port connection 'op' does not match port width (1) of module 'mux1bit4to1' [C:/Users/DwightThomas/Documents/project_1/project_1.srcs/sources_1/imports/new/ALU1Bit.v:26]
INFO: [Synth 8-256] done synthesizing module 'ALU1Bit' (3#1) [C:/Users/DwightThomas/Documents/project_1/project_1.srcs/sources_1/imports/new/ALU1Bit.v:1]
INFO: [Synth 8-638] synthesizing module 'CLA4bit' [C:/Users/DwightThomas/Documents/project_1/project_1.srcs/sources_1/imports/new/CLA4bit.v:23]
WARNING: [Synth 8-3848] Net ya in module/entity CLA4bit does not have driver. [C:/Users/DwightThomas/Documents/project_1/project_1.srcs/sources_1/imports/new/CLA4bit.v:42]
WARNING: [Synth 8-3848] Net o2 in module/entity CLA4bit does not have driver. [C:/Users/DwightThomas/Documents/project_1/project_1.srcs/sources_1/imports/new/CLA4bit.v:43]
WARNING: [Synth 8-3848] Net o3 in module/entity CLA4bit does not have driver. [C:/Users/DwightThomas/Documents/project_1/project_1.srcs/sources_1/imports/new/CLA4bit.v:43]
INFO: [Synth 8-256] done synthesizing module 'CLA4bit' (4#1) [C:/Users/DwightThomas/Documents/project_1/project_1.srcs/sources_1/imports/new/CLA4bit.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALU4bit' (5#1) [C:/Users/DwightThomas/Documents/project_1/project_1.srcs/sources_1/imports/new/ALU4bit.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:18 ; elapsed = 00:09:40 . Memory (MB): peak = 1104.789 ; gain = 933.363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:18 ; elapsed = 00:09:40 . Memory (MB): peak = 1104.789 ; gain = 933.363
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 9 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:02:25 ; elapsed = 00:09:44 . Memory (MB): peak = 1193.773 ; gain = 1022.348
14 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1193.773 ; gain = 88.984
write_schematic -format pdf -orientation portrait C:/Users/DwightThomas/Desktop/schematic.pdf
C:/Users/DwightThomas/Desktop/schematic.pdf
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1193.773 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 11 12:32:18 2016...
