FIGURE 25.27  Transistor representation of three-input NAND gate. (a) Transistor representation without regard to layout.
(b) Transistor representation using parallel rows of PMOS and NMOS transistors, with interconnections connected from a
wiring channel.