// Seed: 3724328639
module module_0 (
    input tri1 id_0,
    output wire id_1,
    input supply1 id_2,
    input wire id_3,
    input tri1 id_4,
    output tri0 id_5,
    input wor id_6,
    input wire id_7,
    input wire id_8,
    input wor id_9,
    input tri1 id_10,
    input tri id_11,
    input wire id_12,
    input uwire id_13
    , id_16,
    output uwire id_14
);
  assign {id_8 == {1{id_12}}, 1'b0} = 1 ==? 1 << id_0.id_6;
  assign id_14 = id_13;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input  tri0 id_1,
    input  tri  id_2,
    output wand id_3,
    output tri  id_4
);
  tri0 id_6;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_1,
      id_2,
      id_3,
      id_1,
      id_2,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_3
  );
  logic id_7 = {1, id_1};
  assign id_6 = -1;
endmodule
