[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/MultContAssign/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 513
LIB: work
FILE: ${SURELOG_DIR}/tests/MultContAssign/dut.sv
n<> u<512> t<Top_level_rule> c<1> l<3:1> el<65:1>
  n<> u<1> t<Null_rule> p<512> s<511> l<3:1> el<3:1>
  n<> u<511> t<Source_text> p<512> c<380> l<3:1> el<64:10>
    n<> u<380> t<Description> p<511> c<379> s<447> l<3:1> el<45:10>
      n<> u<379> t<Module_declaration> p<380> c<5> l<3:1> el<45:10>
        n<> u<5> t<Module_nonansi_header> p<379> c<2> s<18> l<3:1> el<3:14>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<3:1> el<3:7>
          n<top> u<3> t<StringConst> p<5> s<4> l<3:8> el<3:11>
          n<> u<4> t<List_of_ports> p<5> l<3:11> el<3:13>
        n<> u<18> t<Module_item> p<379> c<17> s<37> l<5:2> el<5:8>
          n<> u<17> t<Non_port_module_item> p<18> c<16> l<5:2> el<5:8>
            n<> u<16> t<Module_or_generate_item> p<17> c<15> l<5:2> el<5:8>
              n<> u<15> t<Module_common_item> p<16> c<14> l<5:2> el<5:8>
                n<> u<14> t<Module_or_generate_item_declaration> p<15> c<13> l<5:2> el<5:8>
                  n<> u<13> t<Package_or_generate_item_declaration> p<14> c<12> l<5:2> el<5:8>
                    n<> u<12> t<Data_declaration> p<13> c<11> l<5:2> el<5:8>
                      n<> u<11> t<Variable_declaration> p<12> c<7> l<5:2> el<5:8>
                        n<> u<7> t<Data_type> p<11> c<6> s<10> l<5:2> el<5:5>
                          n<> u<6> t<IntegerAtomType_Int> p<7> l<5:2> el<5:5>
                        n<> u<10> t<List_of_variable_decl_assignments> p<11> c<9> l<5:6> el<5:7>
                          n<> u<9> t<Variable_decl_assignment> p<10> c<8> l<5:6> el<5:7>
                            n<v> u<8> t<StringConst> p<9> l<5:6> el<5:7>
        n<> u<37> t<Module_item> p<379> c<36> s<58> l<6:4> el<6:44>
          n<> u<36> t<Non_port_module_item> p<37> c<35> l<6:4> el<6:44>
            n<> u<35> t<Module_or_generate_item> p<36> c<34> l<6:4> el<6:44>
              n<> u<34> t<Module_common_item> p<35> c<33> l<6:4> el<6:44>
                n<> u<33> t<Continuous_assign> p<34> c<21> l<6:4> el<6:44>
                  n<> u<21> t<Drive_strength> p<33> c<20> s<32> l<6:11> el<6:26>
                    n<> u<20> t<HIGHZ0> p<21> s<19> l<6:12> el<6:18>
                    n<> u<19> t<WEAK1> p<21> l<6:20> el<6:25>
                  n<> u<32> t<List_of_net_assignments> p<33> c<31> l<6:30> el<6:43>
                    n<> u<31> t<Net_assignment> p<32> c<26> l<6:30> el<6:43>
                      n<> u<26> t<Net_lvalue> p<31> c<23> s<30> l<6:30> el<6:38>
                        n<> u<23> t<Ps_or_hierarchical_identifier> p<26> c<22> s<25> l<6:30> el<6:38>
                          n<inout_i1> u<22> t<StringConst> p<23> l<6:30> el<6:38>
                        n<> u<25> t<Constant_select> p<26> c<24> l<6:39> el<6:39>
                          n<> u<24> t<Constant_bit_select> p<25> l<6:39> el<6:39>
                      n<> u<30> t<Expression> p<31> c<29> l<6:41> el<6:43>
                        n<> u<29> t<Primary> p<30> c<28> l<6:41> el<6:43>
                          n<> u<28> t<Primary_literal> p<29> c<27> l<6:41> el<6:43>
                            n<pu> u<27> t<StringConst> p<28> l<6:41> el<6:43>
        n<> u<58> t<Module_item> p<379> c<57> s<74> l<7:4> el<7:45>
          n<> u<57> t<Non_port_module_item> p<58> c<56> l<7:4> el<7:45>
            n<> u<56> t<Module_or_generate_item> p<57> c<55> l<7:4> el<7:45>
              n<> u<55> t<Module_common_item> p<56> c<54> l<7:4> el<7:45>
                n<> u<54> t<Continuous_assign> p<55> c<40> l<7:4> el<7:45>
                  n<> u<40> t<Drive_strength> p<54> c<38> s<53> l<7:11> el<7:26>
                    n<> u<38> t<WEAK0> p<40> s<39> l<7:12> el<7:17>
                    n<> u<39> t<HIGHZ1> p<40> l<7:19> el<7:25>
                  n<> u<53> t<List_of_net_assignments> p<54> c<52> l<7:30> el<7:44>
                    n<> u<52> t<Net_assignment> p<53> c<45> l<7:30> el<7:44>
                      n<> u<45> t<Net_lvalue> p<52> c<42> s<51> l<7:30> el<7:38>
                        n<> u<42> t<Ps_or_hierarchical_identifier> p<45> c<41> s<44> l<7:30> el<7:38>
                          n<inout_i1> u<41> t<StringConst> p<42> l<7:30> el<7:38>
                        n<> u<44> t<Constant_select> p<45> c<43> l<7:39> el<7:39>
                          n<> u<43> t<Constant_bit_select> p<44> l<7:39> el<7:39>
                      n<> u<51> t<Expression> p<52> c<50> l<7:41> el<7:44>
                        n<> u<50> t<Unary_Tilda> p<51> s<49> l<7:41> el<7:42>
                        n<> u<49> t<Expression> p<51> c<48> l<7:42> el<7:44>
                          n<> u<48> t<Primary> p<49> c<47> l<7:42> el<7:44>
                            n<> u<47> t<Primary_literal> p<48> c<46> l<7:42> el<7:44>
                              n<pd> u<46> t<StringConst> p<47> l<7:42> el<7:44>
        n<> u<74> t<Module_item> p<379> c<73> s<90> l<9:2> el<9:16>
          n<> u<73> t<Non_port_module_item> p<74> c<72> l<9:2> el<9:16>
            n<> u<72> t<Module_or_generate_item> p<73> c<71> l<9:2> el<9:16>
              n<> u<71> t<Module_common_item> p<72> c<70> l<9:2> el<9:16>
                n<> u<70> t<Continuous_assign> p<71> c<69> l<9:2> el<9:16>
                  n<> u<69> t<List_of_net_assignments> p<70> c<68> l<9:9> el<9:15>
                    n<> u<68> t<Net_assignment> p<69> c<63> l<9:9> el<9:15>
                      n<> u<63> t<Net_lvalue> p<68> c<60> s<67> l<9:9> el<9:10>
                        n<> u<60> t<Ps_or_hierarchical_identifier> p<63> c<59> s<62> l<9:9> el<9:10>
                          n<v> u<59> t<StringConst> p<60> l<9:9> el<9:10>
                        n<> u<62> t<Constant_select> p<63> c<61> l<9:11> el<9:11>
                          n<> u<61> t<Constant_bit_select> p<62> l<9:11> el<9:11>
                      n<> u<67> t<Expression> p<68> c<66> l<9:13> el<9:15>
                        n<> u<66> t<Primary> p<67> c<65> l<9:13> el<9:15>
                          n<> u<65> t<Primary_literal> p<66> c<64> l<9:13> el<9:15>
                            n<12> u<64> t<IntConst> p<65> l<9:13> el<9:15>
        n<> u<90> t<Module_item> p<379> c<89> s<109> l<10:2> el<10:16>
          n<> u<89> t<Non_port_module_item> p<90> c<88> l<10:2> el<10:16>
            n<> u<88> t<Module_or_generate_item> p<89> c<87> l<10:2> el<10:16>
              n<> u<87> t<Module_common_item> p<88> c<86> l<10:2> el<10:16>
                n<> u<86> t<Continuous_assign> p<87> c<85> l<10:2> el<10:16>
                  n<> u<85> t<List_of_net_assignments> p<86> c<84> l<10:9> el<10:15>
                    n<> u<84> t<Net_assignment> p<85> c<79> l<10:9> el<10:15>
                      n<> u<79> t<Net_lvalue> p<84> c<76> s<83> l<10:9> el<10:10>
                        n<> u<76> t<Ps_or_hierarchical_identifier> p<79> c<75> s<78> l<10:9> el<10:10>
                          n<v> u<75> t<StringConst> p<76> l<10:9> el<10:10>
                        n<> u<78> t<Constant_select> p<79> c<77> l<10:11> el<10:11>
                          n<> u<77> t<Constant_bit_select> p<78> l<10:11> el<10:11>
                      n<> u<83> t<Expression> p<84> c<82> l<10:13> el<10:15>
                        n<> u<82> t<Primary> p<83> c<81> l<10:13> el<10:15>
                          n<> u<81> t<Primary_literal> p<82> c<80> l<10:13> el<10:15>
                            n<13> u<80> t<IntConst> p<81> l<10:13> el<10:15>
        n<> u<109> t<Module_item> p<379> c<108> s<130> l<13:4> el<13:43>
          n<> u<108> t<Non_port_module_item> p<109> c<107> l<13:4> el<13:43>
            n<> u<107> t<Module_or_generate_item> p<108> c<106> l<13:4> el<13:43>
              n<> u<106> t<Module_common_item> p<107> c<105> l<13:4> el<13:43>
                n<> u<105> t<Continuous_assign> p<106> c<93> l<13:4> el<13:43>
                  n<> u<93> t<Drive_strength> p<105> c<91> s<104> l<13:11> el<13:25>
                    n<> u<91> t<WEAK0> p<93> s<92> l<13:12> el<13:17>
                    n<> u<92> t<WEAK1> p<93> l<13:19> el<13:24>
                  n<> u<104> t<List_of_net_assignments> p<105> c<103> l<13:29> el<13:42>
                    n<> u<103> t<Net_assignment> p<104> c<98> l<13:29> el<13:42>
                      n<> u<98> t<Net_lvalue> p<103> c<95> s<102> l<13:29> el<13:37>
                        n<> u<95> t<Ps_or_hierarchical_identifier> p<98> c<94> s<97> l<13:29> el<13:37>
                          n<inout_i2> u<94> t<StringConst> p<95> l<13:29> el<13:37>
                        n<> u<97> t<Constant_select> p<98> c<96> l<13:38> el<13:38>
                          n<> u<96> t<Constant_bit_select> p<97> l<13:38> el<13:38>
                      n<> u<102> t<Expression> p<103> c<101> l<13:40> el<13:42>
                        n<> u<101> t<Primary> p<102> c<100> l<13:40> el<13:42>
                          n<> u<100> t<Primary_literal> p<101> c<99> l<13:40> el<13:42>
                            n<pu> u<99> t<StringConst> p<100> l<13:40> el<13:42>
        n<> u<130> t<Module_item> p<379> c<129> s<180> l<14:4> el<14:45>
          n<> u<129> t<Non_port_module_item> p<130> c<128> l<14:4> el<14:45>
            n<> u<128> t<Module_or_generate_item> p<129> c<127> l<14:4> el<14:45>
              n<> u<127> t<Module_common_item> p<128> c<126> l<14:4> el<14:45>
                n<> u<126> t<Continuous_assign> p<127> c<112> l<14:4> el<14:45>
                  n<> u<112> t<Drive_strength> p<126> c<111> s<125> l<14:11> el<14:25>
                    n<> u<111> t<WEAK1> p<112> s<110> l<14:12> el<14:17>
                    n<> u<110> t<WEAK0> p<112> l<14:19> el<14:24>
                  n<> u<125> t<List_of_net_assignments> p<126> c<124> l<14:30> el<14:44>
                    n<> u<124> t<Net_assignment> p<125> c<117> l<14:30> el<14:44>
                      n<> u<117> t<Net_lvalue> p<124> c<114> s<123> l<14:30> el<14:38>
                        n<> u<114> t<Ps_or_hierarchical_identifier> p<117> c<113> s<116> l<14:30> el<14:38>
                          n<inout_i2> u<113> t<StringConst> p<114> l<14:30> el<14:38>
                        n<> u<116> t<Constant_select> p<117> c<115> l<14:39> el<14:39>
                          n<> u<115> t<Constant_bit_select> p<116> l<14:39> el<14:39>
                      n<> u<123> t<Expression> p<124> c<122> l<14:41> el<14:44>
                        n<> u<122> t<Unary_Tilda> p<123> s<121> l<14:41> el<14:42>
                        n<> u<121> t<Expression> p<123> c<120> l<14:42> el<14:44>
                          n<> u<120> t<Primary> p<121> c<119> l<14:42> el<14:44>
                            n<> u<119> t<Primary_literal> p<120> c<118> l<14:42> el<14:44>
                              n<pd> u<118> t<StringConst> p<119> l<14:42> el<14:44>
        n<> u<180> t<Module_item> p<379> c<179> s<213> l<17:4> el<18:50>
          n<> u<179> t<Non_port_module_item> p<180> c<178> l<17:4> el<18:50>
            n<> u<178> t<Module_or_generate_item> p<179> c<177> l<17:4> el<18:50>
              n<> u<177> t<Module_common_item> p<178> c<176> l<17:4> el<18:50>
                n<> u<176> t<Conditional_generate_construct> p<177> c<175> l<17:4> el<18:50>
                  n<> u<175> t<If_generate_construct> p<176> c<173> l<17:4> el<18:50>
                    n<> u<173> t<IF> p<175> s<134> l<17:4> el<17:6>
                    n<> u<134> t<Constant_expression> p<175> c<133> s<152> l<17:8> el<17:9>
                      n<> u<133> t<Constant_primary> p<134> c<132> l<17:8> el<17:9>
                        n<> u<132> t<Primary_literal> p<133> c<131> l<17:8> el<17:9>
                          n<0> u<131> t<IntConst> p<132> l<17:8> el<17:9>
                    n<> u<152> t<Generate_item> p<175> c<151> s<174> l<17:11> el<17:50>
                      n<> u<151> t<Module_or_generate_item> p<152> c<150> l<17:11> el<17:50>
                        n<> u<150> t<Module_common_item> p<151> c<149> l<17:11> el<17:50>
                          n<> u<149> t<Continuous_assign> p<150> c<137> l<17:11> el<17:50>
                            n<> u<137> t<Drive_strength> p<149> c<135> s<148> l<17:18> el<17:32>
                              n<> u<135> t<WEAK0> p<137> s<136> l<17:19> el<17:24>
                              n<> u<136> t<WEAK1> p<137> l<17:26> el<17:31>
                            n<> u<148> t<List_of_net_assignments> p<149> c<147> l<17:36> el<17:49>
                              n<> u<147> t<Net_assignment> p<148> c<142> l<17:36> el<17:49>
                                n<> u<142> t<Net_lvalue> p<147> c<139> s<146> l<17:36> el<17:44>
                                  n<> u<139> t<Ps_or_hierarchical_identifier> p<142> c<138> s<141> l<17:36> el<17:44>
                                    n<inout_i3> u<138> t<StringConst> p<139> l<17:36> el<17:44>
                                  n<> u<141> t<Constant_select> p<142> c<140> l<17:45> el<17:45>
                                    n<> u<140> t<Constant_bit_select> p<141> l<17:45> el<17:45>
                                n<> u<146> t<Expression> p<147> c<145> l<17:47> el<17:49>
                                  n<> u<145> t<Primary> p<146> c<144> l<17:47> el<17:49>
                                    n<> u<144> t<Primary_literal> p<145> c<143> l<17:47> el<17:49>
                                      n<pu> u<143> t<StringConst> p<144> l<17:47> el<17:49>
                    n<> u<174> t<ELSE> p<175> s<172> l<18:4> el<18:8>
                    n<> u<172> t<Generate_item> p<175> c<171> l<18:9> el<18:50>
                      n<> u<171> t<Module_or_generate_item> p<172> c<170> l<18:9> el<18:50>
                        n<> u<170> t<Module_common_item> p<171> c<169> l<18:9> el<18:50>
                          n<> u<169> t<Continuous_assign> p<170> c<155> l<18:9> el<18:50>
                            n<> u<155> t<Drive_strength> p<169> c<154> s<168> l<18:16> el<18:30>
                              n<> u<154> t<WEAK1> p<155> s<153> l<18:17> el<18:22>
                              n<> u<153> t<WEAK0> p<155> l<18:24> el<18:29>
                            n<> u<168> t<List_of_net_assignments> p<169> c<167> l<18:35> el<18:49>
                              n<> u<167> t<Net_assignment> p<168> c<160> l<18:35> el<18:49>
                                n<> u<160> t<Net_lvalue> p<167> c<157> s<166> l<18:35> el<18:43>
                                  n<> u<157> t<Ps_or_hierarchical_identifier> p<160> c<156> s<159> l<18:35> el<18:43>
                                    n<inout_i3> u<156> t<StringConst> p<157> l<18:35> el<18:43>
                                  n<> u<159> t<Constant_select> p<160> c<158> l<18:44> el<18:44>
                                    n<> u<158> t<Constant_bit_select> p<159> l<18:44> el<18:44>
                                n<> u<166> t<Expression> p<167> c<165> l<18:46> el<18:49>
                                  n<> u<165> t<Unary_Tilda> p<166> s<164> l<18:46> el<18:47>
                                  n<> u<164> t<Expression> p<166> c<163> l<18:47> el<18:49>
                                    n<> u<163> t<Primary> p<164> c<162> l<18:47> el<18:49>
                                      n<> u<162> t<Primary_literal> p<163> c<161> l<18:47> el<18:49>
                                        n<pd> u<161> t<StringConst> p<162> l<18:47> el<18:49>
        n<> u<213> t<Module_item> p<379> c<212> s<246> l<21:7> el<21:49>
          n<> u<212> t<Non_port_module_item> p<213> c<211> l<21:7> el<21:49>
            n<> u<211> t<Module_or_generate_item> p<212> c<210> l<21:7> el<21:49>
              n<> u<210> t<Module_common_item> p<211> c<209> l<21:7> el<21:49>
                n<> u<209> t<Continuous_assign> p<210> c<208> l<21:7> el<21:49>
                  n<> u<208> t<List_of_net_assignments> p<209> c<207> l<21:17> el<21:48>
                    n<> u<207> t<Net_assignment> p<208> c<185> l<21:17> el<21:48>
                      n<> u<185> t<Net_lvalue> p<207> c<182> s<206> l<21:17> el<21:20>
                        n<> u<182> t<Ps_or_hierarchical_identifier> p<185> c<181> s<184> l<21:17> el<21:20>
                          n<out> u<181> t<StringConst> p<182> l<21:17> el<21:20>
                        n<> u<184> t<Constant_select> p<185> c<183> l<21:21> el<21:21>
                          n<> u<183> t<Constant_bit_select> p<184> l<21:21> el<21:21>
                      n<> u<206> t<Expression> p<207> c<196> l<21:23> el<21:48>
                        n<> u<196> t<Expression> p<206> c<195> s<205> l<21:23> el<21:37>
                          n<> u<195> t<Expression> p<196> c<189> l<21:24> el<21:36>
                            n<> u<189> t<Expression> p<195> c<188> s<194> l<21:24> el<21:27>
                              n<> u<188> t<Primary> p<189> c<187> l<21:24> el<21:27>
                                n<> u<187> t<Primary_literal> p<188> c<186> l<21:24> el<21:27>
                                  n<sel> u<186> t<StringConst> p<187> l<21:24> el<21:27>
                            n<> u<194> t<BinOp_Equiv> p<195> s<193> l<21:28> el<21:30>
                            n<> u<193> t<Expression> p<195> c<192> l<21:31> el<21:36>
                              n<> u<192> t<Primary> p<193> c<191> l<21:31> el<21:36>
                                n<> u<191> t<Primary_literal> p<192> c<190> l<21:31> el<21:36>
                                  n<2'b00> u<190> t<IntConst> p<191> l<21:31> el<21:36>
                        n<> u<205> t<QMARK> p<206> s<200> l<21:37> el<21:38>
                        n<> u<200> t<Expression> p<206> c<199> s<204> l<21:39> el<21:41>
                          n<> u<199> t<Primary> p<200> c<198> l<21:39> el<21:41>
                            n<> u<198> t<Primary_literal> p<199> c<197> l<21:39> el<21:41>
                              n<v0> u<197> t<StringConst> p<198> l<21:39> el<21:41>
                        n<> u<204> t<Expression> p<206> c<203> l<21:44> el<21:48>
                          n<> u<203> t<Primary> p<204> c<202> l<21:44> el<21:48>
                            n<> u<202> t<Primary_literal> p<203> c<201> l<21:44> el<21:48>
                              n<2'bz> u<201> t<IntConst> p<202> l<21:44> el<21:48>
        n<> u<246> t<Module_item> p<379> c<245> s<265> l<22:7> el<22:49>
          n<> u<245> t<Non_port_module_item> p<246> c<244> l<22:7> el<22:49>
            n<> u<244> t<Module_or_generate_item> p<245> c<243> l<22:7> el<22:49>
              n<> u<243> t<Module_common_item> p<244> c<242> l<22:7> el<22:49>
                n<> u<242> t<Continuous_assign> p<243> c<241> l<22:7> el<22:49>
                  n<> u<241> t<List_of_net_assignments> p<242> c<240> l<22:17> el<22:48>
                    n<> u<240> t<Net_assignment> p<241> c<218> l<22:17> el<22:48>
                      n<> u<218> t<Net_lvalue> p<240> c<215> s<239> l<22:17> el<22:20>
                        n<> u<215> t<Ps_or_hierarchical_identifier> p<218> c<214> s<217> l<22:17> el<22:20>
                          n<out> u<214> t<StringConst> p<215> l<22:17> el<22:20>
                        n<> u<217> t<Constant_select> p<218> c<216> l<22:21> el<22:21>
                          n<> u<216> t<Constant_bit_select> p<217> l<22:21> el<22:21>
                      n<> u<239> t<Expression> p<240> c<229> l<22:23> el<22:48>
                        n<> u<229> t<Expression> p<239> c<228> s<238> l<22:23> el<22:37>
                          n<> u<228> t<Expression> p<229> c<222> l<22:24> el<22:36>
                            n<> u<222> t<Expression> p<228> c<221> s<227> l<22:24> el<22:27>
                              n<> u<221> t<Primary> p<222> c<220> l<22:24> el<22:27>
                                n<> u<220> t<Primary_literal> p<221> c<219> l<22:24> el<22:27>
                                  n<sel> u<219> t<StringConst> p<220> l<22:24> el<22:27>
                            n<> u<227> t<BinOp_Equiv> p<228> s<226> l<22:28> el<22:30>
                            n<> u<226> t<Expression> p<228> c<225> l<22:31> el<22:36>
                              n<> u<225> t<Primary> p<226> c<224> l<22:31> el<22:36>
                                n<> u<224> t<Primary_literal> p<225> c<223> l<22:31> el<22:36>
                                  n<2'b01> u<223> t<IntConst> p<224> l<22:31> el<22:36>
                        n<> u<238> t<QMARK> p<239> s<233> l<22:37> el<22:38>
                        n<> u<233> t<Expression> p<239> c<232> s<237> l<22:39> el<22:41>
                          n<> u<232> t<Primary> p<233> c<231> l<22:39> el<22:41>
                            n<> u<231> t<Primary_literal> p<232> c<230> l<22:39> el<22:41>
                              n<v1> u<230> t<StringConst> p<231> l<22:39> el<22:41>
                        n<> u<237> t<Expression> p<239> c<236> l<22:44> el<22:48>
                          n<> u<236> t<Primary> p<237> c<235> l<22:44> el<22:48>
                            n<> u<235> t<Primary_literal> p<236> c<234> l<22:44> el<22:48>
                              n<2'bz> u<234> t<IntConst> p<235> l<22:44> el<22:48>
        n<> u<265> t<Module_item> p<379> c<264> s<292> l<24:7> el<24:50>
          n<> u<264> t<Non_port_module_item> p<265> c<263> l<24:7> el<24:50>
            n<> u<263> t<Module_or_generate_item> p<264> c<262> l<24:7> el<24:50>
              n<> u<262> t<Module_common_item> p<263> c<261> l<24:7> el<24:50>
                n<> u<261> t<Continuous_assign> p<262> c<249> l<24:7> el<24:50>
                  n<> u<249> t<Drive_strength> p<261> c<248> s<260> l<24:18> el<24:32>
                    n<> u<248> t<PULL1> p<249> s<247> l<24:19> el<24:24>
                    n<> u<247> t<PULL0> p<249> l<24:26> el<24:31>
                  n<> u<260> t<List_of_net_assignments> p<261> c<259> l<24:33> el<24:49>
                    n<> u<259> t<Net_assignment> p<260> c<254> l<24:33> el<24:49>
                      n<> u<254> t<Net_lvalue> p<259> c<251> s<258> l<24:33> el<24:42>
                        n<> u<251> t<Ps_or_hierarchical_identifier> p<254> c<250> s<253> l<24:33> el<24:42>
                          n<pull_up_1> u<250> t<StringConst> p<251> l<24:33> el<24:42>
                        n<> u<253> t<Constant_select> p<254> c<252> l<24:43> el<24:43>
                          n<> u<252> t<Constant_bit_select> p<253> l<24:43> el<24:43>
                      n<> u<258> t<Expression> p<259> c<257> l<24:45> el<24:49>
                        n<> u<257> t<Primary> p<258> c<256> l<24:45> el<24:49>
                          n<> u<256> t<Primary_literal> p<257> c<255> l<24:45> el<24:49>
                            n<> u<255> t<Number_1Tickb1> p<256> l<24:45> el<24:49>
        n<> u<292> t<Module_item> p<379> c<291> s<309> l<26:7> el<26:62>
          n<> u<291> t<Non_port_module_item> p<292> c<290> l<26:7> el<26:62>
            n<> u<290> t<Module_or_generate_item> p<291> c<289> l<26:7> el<26:62>
              n<> u<289> t<Module_common_item> p<290> c<288> l<26:7> el<26:62>
                n<> u<288> t<Continuous_assign> p<289> c<287> l<26:7> el<26:62>
                  n<> u<287> t<List_of_net_assignments> p<288> c<286> l<26:18> el<26:61>
                    n<> u<286> t<Net_assignment> p<287> c<270> l<26:18> el<26:61>
                      n<> u<270> t<Net_lvalue> p<286> c<267> s<285> l<26:18> el<26:27>
                        n<> u<267> t<Ps_or_hierarchical_identifier> p<270> c<266> s<269> l<26:18> el<26:27>
                          n<pull_up_1> u<266> t<StringConst> p<267> l<26:18> el<26:27>
                        n<> u<269> t<Constant_select> p<270> c<268> l<26:28> el<26:28>
                          n<> u<268> t<Constant_bit_select> p<269> l<26:28> el<26:28>
                      n<> u<285> t<Expression> p<286> c<275> l<26:30> el<26:61>
                        n<> u<275> t<Expression> p<285> c<274> s<284> l<26:30> el<26:43>
                          n<> u<274> t<Expression> p<275> c<273> l<26:31> el<26:42>
                            n<> u<273> t<Primary> p<274> c<272> l<26:31> el<26:42>
                              n<> u<272> t<Primary_literal> p<273> c<271> l<26:31> el<26:42>
                                n<driver_1_en> u<271> t<StringConst> p<272> l<26:31> el<26:42>
                        n<> u<284> t<QMARK> p<285> s<279> l<26:44> el<26:45>
                        n<> u<279> t<Expression> p<285> c<278> s<283> l<26:46> el<26:54>
                          n<> u<278> t<Primary> p<279> c<277> l<26:46> el<26:54>
                            n<> u<277> t<Primary_literal> p<278> c<276> l<26:46> el<26:54>
                              n<driver_1> u<276> t<StringConst> p<277> l<26:46> el<26:54>
                        n<> u<283> t<Expression> p<285> c<282> l<26:57> el<26:61>
                          n<> u<282> t<Primary> p<283> c<281> l<26:57> el<26:61>
                            n<> u<281> t<Primary_literal> p<282> c<280> l<26:57> el<26:61>
                              n<1'bz> u<280> t<IntConst> p<281> l<26:57> el<26:61>
        n<> u<309> t<Module_item> p<379> c<308> s<377> l<29:1> el<29:24>
          n<> u<308> t<Non_port_module_item> p<309> c<307> l<29:1> el<29:24>
            n<> u<307> t<Module_or_generate_item> p<308> c<306> l<29:1> el<29:24>
              n<> u<306> t<Module_common_item> p<307> c<305> l<29:1> el<29:24>
                n<> u<305> t<Module_or_generate_item_declaration> p<306> c<304> l<29:1> el<29:24>
                  n<> u<304> t<Package_or_generate_item_declaration> p<305> c<303> l<29:1> el<29:24>
                    n<> u<303> t<Parameter_declaration> p<304> c<293> l<29:1> el<29:23>
                      n<> u<293> t<Data_type_or_implicit> p<303> s<302> l<29:11> el<29:11>
                      n<> u<302> t<List_of_param_assignments> p<303> c<301> l<29:11> el<29:23>
                        n<> u<301> t<Param_assignment> p<302> c<294> l<29:11> el<29:23>
                          n<NUM_WAYS> u<294> t<StringConst> p<301> s<300> l<29:11> el<29:19>
                          n<> u<300> t<Constant_param_expression> p<301> c<299> l<29:22> el<29:23>
                            n<> u<299> t<Constant_mintypmax_expression> p<300> c<298> l<29:22> el<29:23>
                              n<> u<298> t<Constant_expression> p<299> c<297> l<29:22> el<29:23>
                                n<> u<297> t<Constant_primary> p<298> c<296> l<29:22> el<29:23>
                                  n<> u<296> t<Primary_literal> p<297> c<295> l<29:22> el<29:23>
                                    n<1> u<295> t<IntConst> p<296> l<29:22> el<29:23>
        n<> u<377> t<Module_item> p<379> c<376> s<378> l<30:1> el<43:12>
          n<> u<376> t<Non_port_module_item> p<377> c<375> l<30:1> el<43:12>
            n<> u<375> t<Generate_region> p<376> c<373> l<30:1> el<43:12>
              n<> u<373> t<Generate_item> p<375> c<372> s<374> l<31:4> el<42:11>
                n<> u<372> t<Module_or_generate_item> p<373> c<371> l<31:4> el<42:11>
                  n<> u<371> t<Module_common_item> p<372> c<370> l<31:4> el<42:11>
                    n<> u<370> t<Conditional_generate_construct> p<371> c<369> l<31:4> el<42:11>
                      n<> u<369> t<Case_generate_construct> p<370> c<313> l<31:4> el<42:11>
                        n<> u<313> t<Constant_expression> p<369> c<312> s<336> l<31:10> el<31:18>
                          n<> u<312> t<Constant_primary> p<313> c<311> l<31:10> el<31:18>
                            n<> u<311> t<Primary_literal> p<312> c<310> l<31:10> el<31:18>
                              n<NUM_WAYS> u<310> t<StringConst> p<311> l<31:10> el<31:18>
                        n<> u<336> t<Case_generate_item> p<369> c<317> s<367> l<32:8> el<36:11>
                          n<> u<317> t<Constant_expression> p<336> c<316> s<335> l<32:8> el<32:9>
                            n<> u<316> t<Constant_primary> p<317> c<315> l<32:8> el<32:9>
                              n<> u<315> t<Primary_literal> p<316> c<314> l<32:8> el<32:9>
                                n<1> u<314> t<IntConst> p<315> l<32:8> el<32:9>
                          n<> u<335> t<Generate_item> p<336> c<334> l<33:8> el<36:11>
                            n<> u<334> t<Generate_begin_end_block> p<335> c<332> l<33:8> el<36:11>
                              n<> u<332> t<Generate_item> p<334> c<331> s<333> l<34:12> el<34:32>
                                n<> u<331> t<Module_or_generate_item> p<332> c<330> l<34:12> el<34:32>
                                  n<> u<330> t<Module_common_item> p<331> c<329> l<34:12> el<34:32>
                                    n<> u<329> t<Continuous_assign> p<330> c<328> l<34:12> el<34:32>
                                      n<> u<328> t<List_of_net_assignments> p<329> c<327> l<34:19> el<34:31>
                                        n<> u<327> t<Net_assignment> p<328> c<322> l<34:19> el<34:31>
                                          n<> u<322> t<Net_lvalue> p<327> c<319> s<326> l<34:19> el<34:27>
                                            n<> u<319> t<Ps_or_hierarchical_identifier> p<322> c<318> s<321> l<34:19> el<34:27>
                                              n<fill_way> u<318> t<StringConst> p<319> l<34:19> el<34:27>
                                            n<> u<321> t<Constant_select> p<322> c<320> l<34:28> el<34:28>
                                              n<> u<320> t<Constant_bit_select> p<321> l<34:28> el<34:28>
                                          n<> u<326> t<Expression> p<327> c<325> l<34:30> el<34:31>
                                            n<> u<325> t<Primary> p<326> c<324> l<34:30> el<34:31>
                                              n<> u<324> t<Primary_literal> p<325> c<323> l<34:30> el<34:31>
                                                n<0> u<323> t<IntConst> p<324> l<34:30> el<34:31>
                              n<> u<333> t<END> p<334> l<36:8> el<36:11>
                        n<> u<367> t<Case_generate_item> p<369> c<340> s<368> l<37:8> el<41:11>
                          n<> u<340> t<Constant_expression> p<367> c<339> s<366> l<37:8> el<37:9>
                            n<> u<339> t<Constant_primary> p<340> c<338> l<37:8> el<37:9>
                              n<> u<338> t<Primary_literal> p<339> c<337> l<37:8> el<37:9>
                                n<2> u<337> t<IntConst> p<338> l<37:8> el<37:9>
                          n<> u<366> t<Generate_item> p<367> c<365> l<38:8> el<41:11>
                            n<> u<365> t<Generate_begin_end_block> p<366> c<363> l<38:8> el<41:11>
                              n<> u<363> t<Generate_item> p<365> c<362> s<364> l<39:12> el<39:44>
                                n<> u<362> t<Module_or_generate_item> p<363> c<361> l<39:12> el<39:44>
                                  n<> u<361> t<Module_common_item> p<362> c<360> l<39:12> el<39:44>
                                    n<> u<360> t<Continuous_assign> p<361> c<359> l<39:12> el<39:44>
                                      n<> u<359> t<List_of_net_assignments> p<360> c<358> l<39:19> el<39:43>
                                        n<> u<358> t<Net_assignment> p<359> c<345> l<39:19> el<39:43>
                                          n<> u<345> t<Net_lvalue> p<358> c<342> s<357> l<39:19> el<39:27>
                                            n<> u<342> t<Ps_or_hierarchical_identifier> p<345> c<341> s<344> l<39:19> el<39:27>
                                              n<fill_way> u<341> t<StringConst> p<342> l<39:19> el<39:27>
                                            n<> u<344> t<Constant_select> p<345> c<343> l<39:28> el<39:28>
                                              n<> u<343> t<Constant_bit_select> p<344> l<39:28> el<39:28>
                                          n<> u<357> t<Expression> p<358> c<356> l<39:30> el<39:43>
                                            n<> u<356> t<Unary_Not> p<357> s<355> l<39:30> el<39:31>
                                            n<> u<355> t<Expression> p<357> c<354> l<39:31> el<39:43>
                                              n<> u<354> t<Primary> p<355> c<353> l<39:31> el<39:43>
                                                n<> u<353> t<Complex_func_call> p<354> c<346> l<39:31> el<39:43>
                                                  n<lru_flags> u<346> t<StringConst> p<353> s<352> l<39:31> el<39:40>
                                                  n<> u<352> t<Select> p<353> c<351> l<39:40> el<39:43>
                                                    n<> u<351> t<Bit_select> p<352> c<350> l<39:40> el<39:43>
                                                      n<> u<350> t<Expression> p<351> c<349> l<39:41> el<39:42>
                                                        n<> u<349> t<Primary> p<350> c<348> l<39:41> el<39:42>
                                                          n<> u<348> t<Primary_literal> p<349> c<347> l<39:41> el<39:42>
                                                            n<0> u<347> t<IntConst> p<348> l<39:41> el<39:42>
                              n<> u<364> t<END> p<365> l<41:8> el<41:11>
                        n<> u<368> t<ENDCASE> p<369> l<42:4> el<42:11>
              n<> u<374> t<ENDGENERATE> p<375> l<43:1> el<43:12>
        n<> u<378> t<ENDMODULE> p<379> l<45:1> el<45:10>
    n<> u<447> t<Description> p<511> c<446> s<510> l<48:1> el<54:10>
      n<> u<446> t<Module_declaration> p<447> c<402> l<48:1> el<54:10>
        n<> u<402> t<Module_nonansi_header> p<446> c<381> s<410> l<48:1> el<48:32>
          n<module> u<381> t<Module_keyword> p<402> s<382> l<48:1> el<48:7>
          n<wandwor_test0> u<382> t<StringConst> p<402> s<401> l<48:8> el<48:21>
          n<> u<401> t<List_of_ports> p<402> c<388> l<48:22> el<48:31>
            n<> u<388> t<Port> p<401> c<387> s<394> l<48:23> el<48:24>
              n<> u<387> t<Port_expression> p<388> c<386> l<48:23> el<48:24>
                n<> u<386> t<Port_reference> p<387> c<383> l<48:23> el<48:24>
                  n<A> u<383> t<StringConst> p<386> s<385> l<48:23> el<48:24>
                  n<> u<385> t<Constant_select> p<386> c<384> l<48:24> el<48:24>
                    n<> u<384> t<Constant_bit_select> p<385> l<48:24> el<48:24>
            n<> u<394> t<Port> p<401> c<393> s<400> l<48:26> el<48:27>
              n<> u<393> t<Port_expression> p<394> c<392> l<48:26> el<48:27>
                n<> u<392> t<Port_reference> p<393> c<389> l<48:26> el<48:27>
                  n<B> u<389> t<StringConst> p<392> s<391> l<48:26> el<48:27>
                  n<> u<391> t<Constant_select> p<392> c<390> l<48:27> el<48:27>
                    n<> u<390> t<Constant_bit_select> p<391> l<48:27> el<48:27>
            n<> u<400> t<Port> p<401> c<399> l<48:29> el<48:30>
              n<> u<399> t<Port_expression> p<400> c<398> l<48:29> el<48:30>
                n<> u<398> t<Port_reference> p<399> c<395> l<48:29> el<48:30>
                  n<X> u<395> t<StringConst> p<398> s<397> l<48:29> el<48:30>
                  n<> u<397> t<Constant_select> p<398> c<396> l<48:30> el<48:30>
                    n<> u<396> t<Constant_bit_select> p<397> l<48:30> el<48:30>
        n<> u<410> t<Module_item> p<446> c<409> s<418> l<49:2> el<49:13>
          n<> u<409> t<Port_declaration> p<410> c<408> l<49:2> el<49:12>
            n<> u<408> t<Input_declaration> p<409> c<404> l<49:2> el<49:12>
              n<> u<404> t<Net_port_type> p<408> c<403> s<407> l<49:8> el<49:8>
                n<> u<403> t<Data_type_or_implicit> p<404> l<49:8> el<49:8>
              n<> u<407> t<List_of_port_identifiers> p<408> c<405> l<49:8> el<49:12>
                n<A> u<405> t<StringConst> p<407> s<406> l<49:8> el<49:9>
                n<B> u<406> t<StringConst> p<407> l<49:11> el<49:12>
        n<> u<418> t<Module_item> p<446> c<417> s<444> l<50:2> el<50:15>
          n<> u<417> t<Port_declaration> p<418> c<416> l<50:2> el<50:14>
            n<> u<416> t<Output_declaration> p<417> c<413> l<50:2> el<50:14>
              n<> u<413> t<Net_port_type> p<416> c<411> s<415> l<50:9> el<50:12>
                n<> u<411> t<NetType_Wor> p<413> s<412> l<50:9> el<50:12>
                n<> u<412> t<Data_type_or_implicit> p<413> l<50:13> el<50:13>
              n<> u<415> t<List_of_port_identifiers> p<416> c<414> l<50:13> el<50:14>
                n<X> u<414> t<StringConst> p<415> l<50:13> el<50:14>
        n<> u<444> t<Module_item> p<446> c<443> s<445> l<52:2> el<52:22>
          n<> u<443> t<Non_port_module_item> p<444> c<442> l<52:2> el<52:22>
            n<> u<442> t<Module_or_generate_item> p<443> c<441> l<52:2> el<52:22>
              n<> u<441> t<Module_common_item> p<442> c<440> l<52:2> el<52:22>
                n<> u<440> t<Continuous_assign> p<441> c<439> l<52:2> el<52:22>
                  n<> u<439> t<List_of_net_assignments> p<440> c<428> l<52:9> el<52:21>
                    n<> u<428> t<Net_assignment> p<439> c<423> s<438> l<52:9> el<52:14>
                      n<> u<423> t<Net_lvalue> p<428> c<420> s<427> l<52:9> el<52:10>
                        n<> u<420> t<Ps_or_hierarchical_identifier> p<423> c<419> s<422> l<52:9> el<52:10>
                          n<X> u<419> t<StringConst> p<420> l<52:9> el<52:10>
                        n<> u<422> t<Constant_select> p<423> c<421> l<52:11> el<52:11>
                          n<> u<421> t<Constant_bit_select> p<422> l<52:11> el<52:11>
                      n<> u<427> t<Expression> p<428> c<426> l<52:13> el<52:14>
                        n<> u<426> t<Primary> p<427> c<425> l<52:13> el<52:14>
                          n<> u<425> t<Primary_literal> p<426> c<424> l<52:13> el<52:14>
                            n<A> u<424> t<StringConst> p<425> l<52:13> el<52:14>
                    n<> u<438> t<Net_assignment> p<439> c<433> l<52:16> el<52:21>
                      n<> u<433> t<Net_lvalue> p<438> c<430> s<437> l<52:16> el<52:17>
                        n<> u<430> t<Ps_or_hierarchical_identifier> p<433> c<429> s<432> l<52:16> el<52:17>
                          n<X> u<429> t<StringConst> p<430> l<52:16> el<52:17>
                        n<> u<432> t<Constant_select> p<433> c<431> l<52:18> el<52:18>
                          n<> u<431> t<Constant_bit_select> p<432> l<52:18> el<52:18>
                      n<> u<437> t<Expression> p<438> c<436> l<52:20> el<52:21>
                        n<> u<436> t<Primary> p<437> c<435> l<52:20> el<52:21>
                          n<> u<435> t<Primary_literal> p<436> c<434> l<52:20> el<52:21>
                            n<B> u<434> t<StringConst> p<435> l<52:20> el<52:21>
        n<> u<445> t<ENDMODULE> p<446> l<54:1> el<54:10>
    n<> u<510> t<Description> p<511> c<509> l<57:1> el<64:10>
      n<> u<509> t<Module_declaration> p<510> c<450> l<57:1> el<64:10>
        n<> u<450> t<Module_ansi_header> p<509> c<448> s<461> l<57:1> el<57:13>
          n<module> u<448> t<Module_keyword> p<450> s<449> l<57:1> el<57:7>
          n<top2> u<449> t<StringConst> p<450> l<57:8> el<57:12>
        n<> u<461> t<Non_port_module_item> p<509> c<460> s<476> l<58:3> el<58:13>
          n<> u<460> t<Module_or_generate_item> p<461> c<459> l<58:3> el<58:13>
            n<> u<459> t<Module_common_item> p<460> c<458> l<58:3> el<58:13>
              n<> u<458> t<Module_or_generate_item_declaration> p<459> c<457> l<58:3> el<58:13>
                n<> u<457> t<Package_or_generate_item_declaration> p<458> c<456> l<58:3> el<58:13>
                  n<> u<456> t<Net_declaration> p<457> c<451> l<58:3> el<58:13>
                    n<> u<451> t<NetType_Uwire> p<456> s<452> l<58:3> el<58:8>
                    n<> u<452> t<Data_type_or_implicit> p<456> s<455> l<58:9> el<58:9>
                    n<> u<455> t<List_of_net_decl_assignments> p<456> c<454> l<58:9> el<58:12>
                      n<> u<454> t<Net_decl_assignment> p<455> c<453> l<58:9> el<58:12>
                        n<two> u<453> t<StringConst> p<454> l<58:9> el<58:12>
        n<> u<476> t<Non_port_module_item> p<509> c<475> s<491> l<60:3> el<60:21>
          n<> u<475> t<Module_or_generate_item> p<476> c<474> l<60:3> el<60:21>
            n<> u<474> t<Module_common_item> p<475> c<473> l<60:3> el<60:21>
              n<> u<473> t<Continuous_assign> p<474> c<472> l<60:3> el<60:21>
                n<> u<472> t<List_of_net_assignments> p<473> c<471> l<60:10> el<60:20>
                  n<> u<471> t<Net_assignment> p<472> c<466> l<60:10> el<60:20>
                    n<> u<466> t<Net_lvalue> p<471> c<463> s<470> l<60:10> el<60:13>
                      n<> u<463> t<Ps_or_hierarchical_identifier> p<466> c<462> s<465> l<60:10> el<60:13>
                        n<two> u<462> t<StringConst> p<463> l<60:10> el<60:13>
                      n<> u<465> t<Constant_select> p<466> c<464> l<60:14> el<60:14>
                        n<> u<464> t<Constant_bit_select> p<465> l<60:14> el<60:14>
                    n<> u<470> t<Expression> p<471> c<469> l<60:16> el<60:20>
                      n<> u<469> t<Primary> p<470> c<468> l<60:16> el<60:20>
                        n<> u<468> t<Primary_literal> p<469> c<467> l<60:16> el<60:20>
                          n<> u<467> t<Number_1Tickb1> p<468> l<60:16> el<60:20>
        n<> u<491> t<Non_port_module_item> p<509> c<490> s<507> l<61:3> el<61:21>
          n<> u<490> t<Module_or_generate_item> p<491> c<489> l<61:3> el<61:21>
            n<> u<489> t<Module_common_item> p<490> c<488> l<61:3> el<61:21>
              n<> u<488> t<Continuous_assign> p<489> c<487> l<61:3> el<61:21>
                n<> u<487> t<List_of_net_assignments> p<488> c<486> l<61:10> el<61:20>
                  n<> u<486> t<Net_assignment> p<487> c<481> l<61:10> el<61:20>
                    n<> u<481> t<Net_lvalue> p<486> c<478> s<485> l<61:10> el<61:13>
                      n<> u<478> t<Ps_or_hierarchical_identifier> p<481> c<477> s<480> l<61:10> el<61:13>
                        n<two> u<477> t<StringConst> p<478> l<61:10> el<61:13>
                      n<> u<480> t<Constant_select> p<481> c<479> l<61:14> el<61:14>
                        n<> u<479> t<Constant_bit_select> p<480> l<61:14> el<61:14>
                    n<> u<485> t<Expression> p<486> c<484> l<61:16> el<61:20>
                      n<> u<484> t<Primary> p<485> c<483> l<61:16> el<61:20>
                        n<> u<483> t<Primary_literal> p<484> c<482> l<61:16> el<61:20>
                          n<> u<482> t<Number_1Tickb0> p<483> l<61:16> el<61:20>
        n<> u<507> t<Non_port_module_item> p<509> c<506> s<508> l<63:3> el<63:68>
          n<> u<506> t<Module_or_generate_item> p<507> c<505> l<63:3> el<63:68>
            n<> u<505> t<Module_common_item> p<506> c<504> l<63:3> el<63:68>
              n<> u<504> t<Initial_construct> p<505> c<503> l<63:3> el<63:68>
                n<> u<503> t<Statement_or_null> p<504> c<502> l<63:11> el<63:68>
                  n<> u<502> t<Statement> p<503> c<501> l<63:11> el<63:68>
                    n<> u<501> t<Statement_item> p<502> c<500> l<63:11> el<63:68>
                      n<> u<500> t<Subroutine_call_statement> p<501> c<499> l<63:11> el<63:68>
                        n<> u<499> t<Subroutine_call> p<500> c<492> l<63:11> el<63:67>
                          n<> u<492> t<Dollar_keyword> p<499> s<493> l<63:11> el<63:12>
                          n<display> u<493> t<StringConst> p<499> s<498> l<63:12> el<63:19>
                          n<> u<498> t<List_of_arguments> p<499> c<497> l<63:20> el<63:66>
                            n<> u<497> t<Expression> p<498> c<496> l<63:20> el<63:66>
                              n<> u<496> t<Primary> p<497> c<495> l<63:20> el<63:66>
                                n<> u<495> t<Primary_literal> p<496> c<494> l<63:20> el<63:66>
                                  n<"Failed: this should be a compile time error!"> u<494> t<StringLiteral> p<495> l<63:20> el<63:66>
        n<> u<508> t<ENDMODULE> p<509> l<64:1> el<64:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/MultContAssign/dut.sv:3:1: No timescale set for "top".
[WRN:PA0205] ${SURELOG_DIR}/tests/MultContAssign/dut.sv:48:1: No timescale set for "wandwor_test0".
[WRN:PA0205] ${SURELOG_DIR}/tests/MultContAssign/dut.sv:57:1: No timescale set for "top2".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/MultContAssign/dut.sv:3:1: Compile module "work@top".
[INF:CP0303] ${SURELOG_DIR}/tests/MultContAssign/dut.sv:57:1: Compile module "work@top2".
[INF:CP0303] ${SURELOG_DIR}/tests/MultContAssign/dut.sv:48:1: Compile module "work@wandwor_test0".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Begin                                                  5
BitSelect                                              1
CaseItem                                               2
Constant                                              17
ContAssign                                            18
Design                                                 1
GenCase                                                1
GenIfElse                                              1
GenRegion                                              1
Initial                                                1
IntTypespec                                            1
IntVar                                                 1
LogicNet                                               4
LogicTypespec                                          3
Module                                                 3
Operation                                              9
ParamAssign                                            1
Parameter                                              1
Port                                                   3
RefObj                                                33
RefTypespec                                            4
SysFuncCall                                            1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/MultContAssign/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultContAssign/dut.sv, line:3:1, endln:45:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiVariables:
  \_IntVar: (work@top.v), line:5:6, endln:5:7
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultContAssign/dut.sv, line:3:1, endln:45:10
    |vpiTypespec:
    \_RefTypespec: (work@top.v), line:5:2, endln:5:5
      |vpiParent:
      \_IntVar: (work@top.v), line:5:6, endln:5:7
      |vpiFullName:work@top.v
      |vpiActual:
      \_IntTypespec: , line:5:2, endln:5:5
    |vpiName:v
    |vpiFullName:work@top.v
    |vpiSigned:1
    |vpiVisibility:1
  |vpiParameter:
  \_Parameter: (work@top.NUM_WAYS), line:29:11, endln:29:23
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultContAssign/dut.sv, line:3:1, endln:45:10
    |UINT:1
    |vpiName:NUM_WAYS
    |vpiFullName:work@top.NUM_WAYS
  |vpiParamAssign:
  \_ParamAssign: , line:29:11, endln:29:23
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultContAssign/dut.sv, line:3:1, endln:45:10
    |vpiRhs:
    \_Constant: , line:29:22, endln:29:23
      |vpiParent:
      \_ParamAssign: , line:29:11, endln:29:23
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@top.NUM_WAYS), line:29:11, endln:29:23
  |vpiInternalScope:
  \_Begin: (work@top), line:17:11, endln:17:50
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultContAssign/dut.sv, line:3:1, endln:45:10
    |vpiFullName:work@top
    |vpiImportTypespec:
    \_LogicNet: (work@top.pu), line:17:47, endln:17:49
      |vpiParent:
      \_Begin: (work@top), line:17:11, endln:17:50
      |vpiName:pu
      |vpiFullName:work@top.pu
      |vpiNetType:1
    |vpiImportTypespec:
    \_LogicNet: (work@top.inout_i3), line:17:36, endln:17:44
      |vpiParent:
      \_Begin: (work@top), line:17:11, endln:17:50
      |vpiName:inout_i3
      |vpiFullName:work@top.inout_i3
      |vpiNetType:1
    |vpiStmt:
    \_ContAssign: , line:17:18, endln:17:49
      |vpiParent:
      \_Begin: (work@top), line:17:11, endln:17:50
      |vpiStrength0:8
      |vpiStrength1:8
      |vpiRhs:
      \_RefObj: (work@top.pu), line:17:47, endln:17:49
        |vpiParent:
        \_ContAssign: , line:17:18, endln:17:49
        |vpiName:pu
        |vpiFullName:work@top.pu
        |vpiActual:
        \_LogicNet: (work@top.pu), line:17:47, endln:17:49
      |vpiLhs:
      \_RefObj: (work@top.inout_i3), line:17:36, endln:17:44
        |vpiParent:
        \_ContAssign: , line:17:18, endln:17:49
        |vpiName:inout_i3
        |vpiFullName:work@top.inout_i3
        |vpiActual:
        \_LogicNet: (work@top.inout_i3), line:17:36, endln:17:44
  |vpiInternalScope:
  \_Begin: (work@top), line:18:9, endln:18:50
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultContAssign/dut.sv, line:3:1, endln:45:10
    |vpiFullName:work@top
    |vpiImportTypespec:
    \_LogicNet: (work@top.pd), line:18:47, endln:18:49
      |vpiParent:
      \_Begin: (work@top), line:18:9, endln:18:50
      |vpiName:pd
      |vpiFullName:work@top.pd
      |vpiNetType:1
    |vpiImportTypespec:
    \_LogicNet: (work@top.inout_i3), line:18:35, endln:18:43
      |vpiParent:
      \_Begin: (work@top), line:18:9, endln:18:50
      |vpiName:inout_i3
      |vpiFullName:work@top.inout_i3
      |vpiNetType:1
    |vpiStmt:
    \_ContAssign: , line:18:16, endln:18:49
      |vpiParent:
      \_Begin: (work@top), line:18:9, endln:18:50
      |vpiStrength0:8
      |vpiStrength1:8
      |vpiRhs:
      \_Operation: , line:18:46, endln:18:49
        |vpiParent:
        \_ContAssign: , line:18:16, endln:18:49
        |vpiOpType:4
        |vpiOperand:
        \_RefObj: (work@top.pd), line:18:47, endln:18:49
          |vpiParent:
          \_Operation: , line:18:46, endln:18:49
          |vpiName:pd
          |vpiFullName:work@top.pd
          |vpiActual:
          \_LogicNet: (work@top.pd), line:18:47, endln:18:49
      |vpiLhs:
      \_RefObj: (work@top.inout_i3), line:18:35, endln:18:43
        |vpiParent:
        \_ContAssign: , line:18:16, endln:18:49
        |vpiName:inout_i3
        |vpiFullName:work@top.inout_i3
        |vpiActual:
        \_LogicNet: (work@top.inout_i3), line:18:35, endln:18:43
  |vpiInternalScope:
  \_GenRegion: (work@top), line:30:1, endln:43:12
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultContAssign/dut.sv, line:3:1, endln:45:10
    |vpiFullName:work@top
    |vpiInternalScope:
    \_Begin: (work@top), line:31:4, endln:42:11
      |vpiParent:
      \_GenRegion: (work@top), line:30:1, endln:43:12
      |vpiFullName:work@top
      |vpiInternalScope:
      \_Begin: (work@top), line:33:8, endln:36:11
        |vpiParent:
        \_Begin: (work@top), line:31:4, endln:42:11
        |vpiFullName:work@top
        |vpiImportTypespec:
        \_LogicNet: (work@top.fill_way), line:34:19, endln:34:27
          |vpiParent:
          \_Begin: (work@top), line:33:8, endln:36:11
          |vpiName:fill_way
          |vpiFullName:work@top.fill_way
          |vpiNetType:1
        |vpiStmt:
        \_ContAssign: , line:34:19, endln:34:31
          |vpiParent:
          \_Begin: (work@top), line:33:8, endln:36:11
          |vpiRhs:
          \_Constant: , line:34:30, endln:34:31
            |vpiParent:
            \_ContAssign: , line:34:19, endln:34:31
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_RefObj: (work@top.fill_way), line:34:19, endln:34:27
            |vpiParent:
            \_ContAssign: , line:34:19, endln:34:31
            |vpiName:fill_way
            |vpiFullName:work@top.fill_way
            |vpiActual:
            \_LogicNet: (work@top.fill_way), line:34:19, endln:34:27
      |vpiInternalScope:
      \_Begin: (work@top), line:38:8, endln:41:11
        |vpiParent:
        \_Begin: (work@top), line:31:4, endln:42:11
        |vpiFullName:work@top
        |vpiImportTypespec:
        \_LogicNet: (work@top.lru_flags), line:39:40, endln:39:43
          |vpiParent:
          \_Begin: (work@top), line:38:8, endln:41:11
          |vpiName:lru_flags
          |vpiFullName:work@top.lru_flags
          |vpiNetType:1
        |vpiImportTypespec:
        \_LogicNet: (work@top.fill_way), line:39:19, endln:39:27
          |vpiParent:
          \_Begin: (work@top), line:38:8, endln:41:11
          |vpiName:fill_way
          |vpiFullName:work@top.fill_way
          |vpiNetType:1
        |vpiStmt:
        \_ContAssign: , line:39:19, endln:39:43
          |vpiParent:
          \_Begin: (work@top), line:38:8, endln:41:11
          |vpiRhs:
          \_Operation: , line:39:30, endln:39:43
            |vpiParent:
            \_ContAssign: , line:39:19, endln:39:43
            |vpiOpType:3
            |vpiOperand:
            \_BitSelect: (work@top.lru_flags), line:39:40, endln:39:43
              |vpiParent:
              \_Operation: , line:39:30, endln:39:43
              |vpiName:lru_flags
              |vpiFullName:work@top.lru_flags
              |vpiActual:
              \_LogicNet: (work@top.lru_flags), line:39:40, endln:39:43
              |vpiIndex:
              \_Constant: , line:39:41, endln:39:42
                |vpiParent:
                \_BitSelect: (work@top.lru_flags), line:39:40, endln:39:43
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
          |vpiLhs:
          \_RefObj: (work@top.fill_way), line:39:19, endln:39:27
            |vpiParent:
            \_ContAssign: , line:39:19, endln:39:43
            |vpiName:fill_way
            |vpiFullName:work@top.fill_way
            |vpiActual:
            \_LogicNet: (work@top.fill_way), line:39:19, endln:39:27
      |vpiStmt:
      \_GenCase: , line:31:4, endln:42:11
        |vpiParent:
        \_Begin: (work@top), line:31:4, endln:42:11
        |vpiCondition:
        \_RefObj: (work@top.NUM_WAYS), line:31:10, endln:31:18
          |vpiParent:
          \_GenCase: , line:31:4, endln:42:11
          |vpiName:NUM_WAYS
          |vpiFullName:work@top.NUM_WAYS
          |vpiActual:
          \_Parameter: (work@top.NUM_WAYS), line:29:11, endln:29:23
        |vpiCaseItem:
        \_CaseItem: , line:32:8, endln:36:11
          |vpiParent:
          \_GenCase: , line:31:4, endln:42:11
          |vpiExpr:
          \_Constant: , line:32:8, endln:32:9
            |vpiParent:
            \_CaseItem: , line:32:8, endln:36:11
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiStmt:
          \_Begin: (work@top), line:33:8, endln:36:11
        |vpiCaseItem:
        \_CaseItem: , line:37:8, endln:41:11
          |vpiParent:
          \_GenCase: , line:31:4, endln:42:11
          |vpiExpr:
          \_Constant: , line:37:8, endln:37:9
            |vpiParent:
            \_CaseItem: , line:37:8, endln:41:11
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiStmt:
          \_Begin: (work@top), line:38:8, endln:41:11
    |vpiStmt:
    \_Begin: (work@top), line:31:4, endln:42:11
  |vpiTypedef:
  \_IntTypespec: , line:5:2, endln:5:5
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultContAssign/dut.sv, line:3:1, endln:45:10
    |vpiSigned:1
  |vpiImportTypespec:
  \_IntTypespec: , line:5:2, endln:5:5
  |vpiImportTypespec:
  \_IntVar: (work@top.v), line:5:6, endln:5:7
  |vpiImportTypespec:
  \_LogicNet: (work@top.pu), line:6:41, endln:6:43
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultContAssign/dut.sv, line:3:1, endln:45:10
    |vpiName:pu
    |vpiFullName:work@top.pu
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@top.inout_i1), line:6:30, endln:6:38
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultContAssign/dut.sv, line:3:1, endln:45:10
    |vpiName:inout_i1
    |vpiFullName:work@top.inout_i1
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@top.pd), line:7:42, endln:7:44
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultContAssign/dut.sv, line:3:1, endln:45:10
    |vpiName:pd
    |vpiFullName:work@top.pd
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@top.inout_i2), line:13:29, endln:13:37
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultContAssign/dut.sv, line:3:1, endln:45:10
    |vpiName:inout_i2
    |vpiFullName:work@top.inout_i2
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@top.sel), line:21:24, endln:21:27
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultContAssign/dut.sv, line:3:1, endln:45:10
    |vpiName:sel
    |vpiFullName:work@top.sel
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@top.v0), line:21:39, endln:21:41
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultContAssign/dut.sv, line:3:1, endln:45:10
    |vpiName:v0
    |vpiFullName:work@top.v0
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@top.out), line:21:17, endln:21:20
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultContAssign/dut.sv, line:3:1, endln:45:10
    |vpiName:out
    |vpiFullName:work@top.out
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@top.v1), line:22:39, endln:22:41
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultContAssign/dut.sv, line:3:1, endln:45:10
    |vpiName:v1
    |vpiFullName:work@top.v1
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@top.pull_up_1), line:24:33, endln:24:42
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultContAssign/dut.sv, line:3:1, endln:45:10
    |vpiName:pull_up_1
    |vpiFullName:work@top.pull_up_1
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@top.driver_1_en), line:26:31, endln:26:42
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultContAssign/dut.sv, line:3:1, endln:45:10
    |vpiName:driver_1_en
    |vpiFullName:work@top.driver_1_en
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@top.driver_1), line:26:46, endln:26:54
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultContAssign/dut.sv, line:3:1, endln:45:10
    |vpiName:driver_1
    |vpiFullName:work@top.driver_1
    |vpiNetType:1
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.pu), line:6:41, endln:6:43
  |vpiNet:
  \_LogicNet: (work@top.inout_i1), line:6:30, endln:6:38
  |vpiNet:
  \_LogicNet: (work@top.pd), line:7:42, endln:7:44
  |vpiNet:
  \_LogicNet: (work@top.inout_i2), line:13:29, endln:13:37
  |vpiNet:
  \_LogicNet: (work@top.sel), line:21:24, endln:21:27
  |vpiNet:
  \_LogicNet: (work@top.v0), line:21:39, endln:21:41
  |vpiNet:
  \_LogicNet: (work@top.out), line:21:17, endln:21:20
  |vpiNet:
  \_LogicNet: (work@top.v1), line:22:39, endln:22:41
  |vpiNet:
  \_LogicNet: (work@top.pull_up_1), line:24:33, endln:24:42
  |vpiNet:
  \_LogicNet: (work@top.driver_1_en), line:26:31, endln:26:42
  |vpiNet:
  \_LogicNet: (work@top.driver_1), line:26:46, endln:26:54
  |vpiContAssign:
  \_ContAssign: , line:6:11, endln:6:43
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultContAssign/dut.sv, line:3:1, endln:45:10
    |vpiStrength0:1
    |vpiStrength1:8
    |vpiRhs:
    \_RefObj: (work@top.pu), line:6:41, endln:6:43
      |vpiParent:
      \_ContAssign: , line:6:11, endln:6:43
      |vpiName:pu
      |vpiFullName:work@top.pu
      |vpiActual:
      \_LogicNet: (work@top.pu), line:6:41, endln:6:43
    |vpiLhs:
    \_RefObj: (work@top.inout_i1), line:6:30, endln:6:38
      |vpiParent:
      \_ContAssign: , line:6:11, endln:6:43
      |vpiName:inout_i1
      |vpiFullName:work@top.inout_i1
      |vpiActual:
      \_LogicNet: (work@top.inout_i1), line:6:30, endln:6:38
  |vpiContAssign:
  \_ContAssign: , line:7:11, endln:7:44
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultContAssign/dut.sv, line:3:1, endln:45:10
    |vpiStrength0:8
    |vpiStrength1:1
    |vpiRhs:
    \_Operation: , line:7:41, endln:7:44
      |vpiParent:
      \_ContAssign: , line:7:11, endln:7:44
      |vpiOpType:4
      |vpiOperand:
      \_RefObj: (work@top.pd), line:7:42, endln:7:44
        |vpiParent:
        \_Operation: , line:7:41, endln:7:44
        |vpiName:pd
        |vpiFullName:work@top.pd
        |vpiActual:
        \_LogicNet: (work@top.pd), line:7:42, endln:7:44
    |vpiLhs:
    \_RefObj: (work@top.inout_i1), line:7:30, endln:7:38
      |vpiParent:
      \_ContAssign: , line:7:11, endln:7:44
      |vpiName:inout_i1
      |vpiFullName:work@top.inout_i1
      |vpiActual:
      \_LogicNet: (work@top.inout_i1), line:6:30, endln:6:38
  |vpiContAssign:
  \_ContAssign: , line:9:9, endln:9:15
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultContAssign/dut.sv, line:3:1, endln:45:10
    |vpiRhs:
    \_Constant: , line:9:13, endln:9:15
      |vpiParent:
      \_ContAssign: , line:9:9, endln:9:15
      |vpiDecompile:12
      |vpiSize:64
      |UINT:12
      |vpiConstType:9
    |vpiLhs:
    \_RefObj: (work@top.v), line:9:9, endln:9:10
      |vpiParent:
      \_ContAssign: , line:9:9, endln:9:15
      |vpiName:v
      |vpiFullName:work@top.v
      |vpiActual:
      \_IntVar: (work@top.v), line:5:6, endln:5:7
  |vpiContAssign:
  \_ContAssign: , line:10:9, endln:10:15
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultContAssign/dut.sv, line:3:1, endln:45:10
    |vpiRhs:
    \_Constant: , line:10:13, endln:10:15
      |vpiParent:
      \_ContAssign: , line:10:9, endln:10:15
      |vpiDecompile:13
      |vpiSize:64
      |UINT:13
      |vpiConstType:9
    |vpiLhs:
    \_RefObj: (work@top.v), line:10:9, endln:10:10
      |vpiParent:
      \_ContAssign: , line:10:9, endln:10:15
      |vpiName:v
      |vpiFullName:work@top.v
      |vpiActual:
      \_IntVar: (work@top.v), line:5:6, endln:5:7
  |vpiContAssign:
  \_ContAssign: , line:13:11, endln:13:42
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultContAssign/dut.sv, line:3:1, endln:45:10
    |vpiStrength0:8
    |vpiStrength1:8
    |vpiRhs:
    \_RefObj: (work@top.pu), line:13:40, endln:13:42
      |vpiParent:
      \_ContAssign: , line:13:11, endln:13:42
      |vpiName:pu
      |vpiFullName:work@top.pu
      |vpiActual:
      \_LogicNet: (work@top.pu), line:6:41, endln:6:43
    |vpiLhs:
    \_RefObj: (work@top.inout_i2), line:13:29, endln:13:37
      |vpiParent:
      \_ContAssign: , line:13:11, endln:13:42
      |vpiName:inout_i2
      |vpiFullName:work@top.inout_i2
      |vpiActual:
      \_LogicNet: (work@top.inout_i2), line:13:29, endln:13:37
  |vpiContAssign:
  \_ContAssign: , line:14:11, endln:14:44
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultContAssign/dut.sv, line:3:1, endln:45:10
    |vpiStrength0:8
    |vpiStrength1:8
    |vpiRhs:
    \_Operation: , line:14:41, endln:14:44
      |vpiParent:
      \_ContAssign: , line:14:11, endln:14:44
      |vpiOpType:4
      |vpiOperand:
      \_RefObj: (work@top.pd), line:14:42, endln:14:44
        |vpiParent:
        \_Operation: , line:14:41, endln:14:44
        |vpiName:pd
        |vpiFullName:work@top.pd
        |vpiActual:
        \_LogicNet: (work@top.pd), line:7:42, endln:7:44
    |vpiLhs:
    \_RefObj: (work@top.inout_i2), line:14:30, endln:14:38
      |vpiParent:
      \_ContAssign: , line:14:11, endln:14:44
      |vpiName:inout_i2
      |vpiFullName:work@top.inout_i2
      |vpiActual:
      \_LogicNet: (work@top.inout_i2), line:13:29, endln:13:37
  |vpiContAssign:
  \_ContAssign: , line:21:17, endln:21:48
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultContAssign/dut.sv, line:3:1, endln:45:10
    |vpiRhs:
    \_Operation: , line:21:23, endln:21:48
      |vpiParent:
      \_ContAssign: , line:21:17, endln:21:48
      |vpiOpType:32
      |vpiOperand:
      \_Operation: , line:21:24, endln:21:36
        |vpiParent:
        \_Operation: , line:21:23, endln:21:48
        |vpiOpType:14
        |vpiOperand:
        \_RefObj: (work@top.sel), line:21:24, endln:21:27
          |vpiParent:
          \_Operation: , line:21:24, endln:21:36
          |vpiName:sel
          |vpiFullName:work@top.sel
          |vpiActual:
          \_LogicNet: (work@top.sel), line:21:24, endln:21:27
        |vpiOperand:
        \_Constant: , line:21:31, endln:21:36
          |vpiParent:
          \_Operation: , line:21:24, endln:21:36
          |vpiDecompile:2'b00
          |vpiSize:2
          |BIN:00
          |vpiConstType:3
      |vpiOperand:
      \_RefObj: (work@top.v0), line:21:39, endln:21:41
        |vpiParent:
        \_Operation: , line:21:23, endln:21:48
        |vpiName:v0
        |vpiFullName:work@top.v0
        |vpiActual:
        \_LogicNet: (work@top.v0), line:21:39, endln:21:41
      |vpiOperand:
      \_Constant: , line:21:44, endln:21:48
        |vpiParent:
        \_Operation: , line:21:23, endln:21:48
        |vpiDecompile:2'bz
        |vpiSize:2
        |BIN:z
        |vpiConstType:3
    |vpiLhs:
    \_RefObj: (work@top.out), line:21:17, endln:21:20
      |vpiParent:
      \_ContAssign: , line:21:17, endln:21:48
      |vpiName:out
      |vpiFullName:work@top.out
      |vpiActual:
      \_LogicNet: (work@top.out), line:21:17, endln:21:20
  |vpiContAssign:
  \_ContAssign: , line:22:17, endln:22:48
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultContAssign/dut.sv, line:3:1, endln:45:10
    |vpiRhs:
    \_Operation: , line:22:23, endln:22:48
      |vpiParent:
      \_ContAssign: , line:22:17, endln:22:48
      |vpiOpType:32
      |vpiOperand:
      \_Operation: , line:22:24, endln:22:36
        |vpiParent:
        \_Operation: , line:22:23, endln:22:48
        |vpiOpType:14
        |vpiOperand:
        \_RefObj: (work@top.sel), line:22:24, endln:22:27
          |vpiParent:
          \_Operation: , line:22:24, endln:22:36
          |vpiName:sel
          |vpiFullName:work@top.sel
          |vpiActual:
          \_LogicNet: (work@top.sel), line:21:24, endln:21:27
        |vpiOperand:
        \_Constant: , line:22:31, endln:22:36
          |vpiParent:
          \_Operation: , line:22:24, endln:22:36
          |vpiDecompile:2'b01
          |vpiSize:2
          |BIN:01
          |vpiConstType:3
      |vpiOperand:
      \_RefObj: (work@top.v1), line:22:39, endln:22:41
        |vpiParent:
        \_Operation: , line:22:23, endln:22:48
        |vpiName:v1
        |vpiFullName:work@top.v1
        |vpiActual:
        \_LogicNet: (work@top.v1), line:22:39, endln:22:41
      |vpiOperand:
      \_Constant: , line:22:44, endln:22:48
        |vpiParent:
        \_Operation: , line:22:23, endln:22:48
        |vpiDecompile:2'bz
        |vpiSize:2
        |BIN:z
        |vpiConstType:3
    |vpiLhs:
    \_RefObj: (work@top.out), line:22:17, endln:22:20
      |vpiParent:
      \_ContAssign: , line:22:17, endln:22:48
      |vpiName:out
      |vpiFullName:work@top.out
      |vpiActual:
      \_LogicNet: (work@top.out), line:21:17, endln:21:20
  |vpiContAssign:
  \_ContAssign: , line:24:18, endln:24:49
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultContAssign/dut.sv, line:3:1, endln:45:10
    |vpiStrength0:32
    |vpiStrength1:32
    |vpiRhs:
    \_Constant: , line:24:45, endln:24:49
      |vpiParent:
      \_ContAssign: , line:24:18, endln:24:49
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_RefObj: (work@top.pull_up_1), line:24:33, endln:24:42
      |vpiParent:
      \_ContAssign: , line:24:18, endln:24:49
      |vpiName:pull_up_1
      |vpiFullName:work@top.pull_up_1
      |vpiActual:
      \_LogicNet: (work@top.pull_up_1), line:24:33, endln:24:42
  |vpiContAssign:
  \_ContAssign: , line:26:18, endln:26:61
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultContAssign/dut.sv, line:3:1, endln:45:10
    |vpiRhs:
    \_Operation: , line:26:30, endln:26:61
      |vpiParent:
      \_ContAssign: , line:26:18, endln:26:61
      |vpiOpType:32
      |vpiOperand:
      \_RefObj: (work@top.driver_1_en), line:26:31, endln:26:42
        |vpiParent:
        \_Operation: , line:26:30, endln:26:61
        |vpiName:driver_1_en
        |vpiFullName:work@top.driver_1_en
        |vpiActual:
        \_LogicNet: (work@top.driver_1_en), line:26:31, endln:26:42
      |vpiOperand:
      \_RefObj: (work@top.driver_1), line:26:46, endln:26:54
        |vpiParent:
        \_Operation: , line:26:30, endln:26:61
        |vpiName:driver_1
        |vpiFullName:work@top.driver_1
        |vpiActual:
        \_LogicNet: (work@top.driver_1), line:26:46, endln:26:54
      |vpiOperand:
      \_Constant: , line:26:57, endln:26:61
        |vpiParent:
        \_Operation: , line:26:30, endln:26:61
        |vpiDecompile:1'bz
        |vpiSize:1
        |BIN:z
        |vpiConstType:3
    |vpiLhs:
    \_RefObj: (work@top.pull_up_1), line:26:18, endln:26:27
      |vpiParent:
      \_ContAssign: , line:26:18, endln:26:61
      |vpiName:pull_up_1
      |vpiFullName:work@top.pull_up_1
      |vpiActual:
      \_LogicNet: (work@top.pull_up_1), line:24:33, endln:24:42
  |vpiGenStmt:
  \_GenIfElse: , line:17:4, endln:18:50
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultContAssign/dut.sv, line:3:1, endln:45:10
    |vpiCondition:
    \_Constant: , line:17:8, endln:17:9
      |vpiParent:
      \_GenIfElse: , line:17:4, endln:18:50
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiStmt:
    \_Begin: (work@top), line:17:11, endln:17:50
    |vpiElseStmt:
    \_Begin: (work@top), line:18:9, endln:18:50
|vpiAllModules:
\_Module: work@top2 (work@top2), file:${SURELOG_DIR}/tests/MultContAssign/dut.sv, line:57:1, endln:64:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top2
  |vpiTypedef:
  \_LogicTypespec: , line:58:3, endln:58:8
    |vpiParent:
    \_Module: work@top2 (work@top2), file:${SURELOG_DIR}/tests/MultContAssign/dut.sv, line:57:1, endln:64:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:58:3, endln:58:8
  |vpiImportTypespec:
  \_LogicNet: (work@top2.two), line:58:9, endln:58:12
    |vpiParent:
    \_Module: work@top2 (work@top2), file:${SURELOG_DIR}/tests/MultContAssign/dut.sv, line:57:1, endln:64:10
    |vpiTypespec:
    \_RefTypespec: (work@top2.two), line:58:3, endln:58:8
      |vpiParent:
      \_LogicNet: (work@top2.two), line:58:9, endln:58:12
      |vpiFullName:work@top2.two
      |vpiActual:
      \_LogicTypespec: , line:58:3, endln:58:8
    |vpiName:two
    |vpiFullName:work@top2.two
    |vpiNetType:13
  |vpiDefName:work@top2
  |vpiNet:
  \_LogicNet: (work@top2.two), line:58:9, endln:58:12
  |vpiProcess:
  \_Initial: , line:63:3, endln:63:68
    |vpiParent:
    \_Module: work@top2 (work@top2), file:${SURELOG_DIR}/tests/MultContAssign/dut.sv, line:57:1, endln:64:10
    |vpiStmt:
    \_SysFuncCall: ($display), line:63:11, endln:63:67
      |vpiParent:
      \_Initial: , line:63:3, endln:63:68
      |vpiArgument:
      \_Constant: , line:63:20, endln:63:66
        |vpiParent:
        \_SysFuncCall: ($display), line:63:11, endln:63:67
        |vpiDecompile:"Failed: this should be a compile time error!"
        |vpiSize:352
        |STRING:Failed: this should be a compile time error!
        |vpiConstType:6
      |vpiName:$display
  |vpiContAssign:
  \_ContAssign: , line:60:10, endln:60:20
    |vpiParent:
    \_Module: work@top2 (work@top2), file:${SURELOG_DIR}/tests/MultContAssign/dut.sv, line:57:1, endln:64:10
    |vpiRhs:
    \_Constant: , line:60:16, endln:60:20
      |vpiParent:
      \_ContAssign: , line:60:10, endln:60:20
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_RefObj: (work@top2.two), line:60:10, endln:60:13
      |vpiParent:
      \_ContAssign: , line:60:10, endln:60:20
      |vpiName:two
      |vpiFullName:work@top2.two
      |vpiActual:
      \_LogicNet: (work@top2.two), line:58:9, endln:58:12
  |vpiContAssign:
  \_ContAssign: , line:61:10, endln:61:20
    |vpiParent:
    \_Module: work@top2 (work@top2), file:${SURELOG_DIR}/tests/MultContAssign/dut.sv, line:57:1, endln:64:10
    |vpiRhs:
    \_Constant: , line:61:16, endln:61:20
      |vpiParent:
      \_ContAssign: , line:61:10, endln:61:20
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiConstType:3
    |vpiLhs:
    \_RefObj: (work@top2.two), line:61:10, endln:61:13
      |vpiParent:
      \_ContAssign: , line:61:10, endln:61:20
      |vpiName:two
      |vpiFullName:work@top2.two
      |vpiActual:
      \_LogicNet: (work@top2.two), line:58:9, endln:58:12
|vpiAllModules:
\_Module: work@wandwor_test0 (work@wandwor_test0), file:${SURELOG_DIR}/tests/MultContAssign/dut.sv, line:48:1, endln:54:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@wandwor_test0
  |vpiTypedef:
  \_LogicTypespec: , line:50:9, endln:50:12
    |vpiParent:
    \_Module: work@wandwor_test0 (work@wandwor_test0), file:${SURELOG_DIR}/tests/MultContAssign/dut.sv, line:48:1, endln:54:10
  |vpiTypedef:
  \_LogicTypespec: , line:50:9, endln:50:12
    |vpiParent:
    \_Module: work@wandwor_test0 (work@wandwor_test0), file:${SURELOG_DIR}/tests/MultContAssign/dut.sv, line:48:1, endln:54:10
  |vpiImportTypespec:
  \_LogicNet: (work@wandwor_test0.A), line:49:8, endln:49:9
    |vpiParent:
    \_Module: work@wandwor_test0 (work@wandwor_test0), file:${SURELOG_DIR}/tests/MultContAssign/dut.sv, line:48:1, endln:54:10
    |vpiName:A
    |vpiFullName:work@wandwor_test0.A
  |vpiImportTypespec:
  \_LogicNet: (work@wandwor_test0.B), line:49:11, endln:49:12
    |vpiParent:
    \_Module: work@wandwor_test0 (work@wandwor_test0), file:${SURELOG_DIR}/tests/MultContAssign/dut.sv, line:48:1, endln:54:10
    |vpiName:B
    |vpiFullName:work@wandwor_test0.B
  |vpiImportTypespec:
  \_LogicTypespec: , line:50:9, endln:50:12
  |vpiImportTypespec:
  \_LogicNet: (work@wandwor_test0.X), line:50:13, endln:50:14
    |vpiParent:
    \_Module: work@wandwor_test0 (work@wandwor_test0), file:${SURELOG_DIR}/tests/MultContAssign/dut.sv, line:48:1, endln:54:10
    |vpiTypespec:
    \_RefTypespec: (work@wandwor_test0.X), line:50:9, endln:50:12
      |vpiParent:
      \_LogicNet: (work@wandwor_test0.X), line:50:13, endln:50:14
      |vpiFullName:work@wandwor_test0.X
      |vpiActual:
      \_LogicTypespec: , line:50:9, endln:50:12
    |vpiName:X
    |vpiFullName:work@wandwor_test0.X
    |vpiNetType:3
  |vpiImportTypespec:
  \_LogicTypespec: , line:50:9, endln:50:12
  |vpiDefName:work@wandwor_test0
  |vpiNet:
  \_LogicNet: (work@wandwor_test0.A), line:49:8, endln:49:9
  |vpiNet:
  \_LogicNet: (work@wandwor_test0.B), line:49:11, endln:49:12
  |vpiNet:
  \_LogicNet: (work@wandwor_test0.X), line:50:13, endln:50:14
  |vpiPort:
  \_Port: (A), line:48:23, endln:48:24
    |vpiParent:
    \_Module: work@wandwor_test0 (work@wandwor_test0), file:${SURELOG_DIR}/tests/MultContAssign/dut.sv, line:48:1, endln:54:10
    |vpiName:A
    |vpiDirection:1
  |vpiPort:
  \_Port: (B), line:48:26, endln:48:27
    |vpiParent:
    \_Module: work@wandwor_test0 (work@wandwor_test0), file:${SURELOG_DIR}/tests/MultContAssign/dut.sv, line:48:1, endln:54:10
    |vpiName:B
    |vpiDirection:1
  |vpiPort:
  \_Port: (X), line:48:29, endln:48:30
    |vpiParent:
    \_Module: work@wandwor_test0 (work@wandwor_test0), file:${SURELOG_DIR}/tests/MultContAssign/dut.sv, line:48:1, endln:54:10
    |vpiName:X
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@wandwor_test0.X), line:50:9, endln:50:12
      |vpiParent:
      \_Port: (X), line:48:29, endln:48:30
      |vpiFullName:work@wandwor_test0.X
      |vpiActual:
      \_LogicTypespec: , line:50:9, endln:50:12
  |vpiContAssign:
  \_ContAssign: , line:52:9, endln:52:21
    |vpiParent:
    \_Module: work@wandwor_test0 (work@wandwor_test0), file:${SURELOG_DIR}/tests/MultContAssign/dut.sv, line:48:1, endln:54:10
    |vpiRhs:
    \_RefObj: (work@wandwor_test0.A), line:52:13, endln:52:14
      |vpiParent:
      \_ContAssign: , line:52:9, endln:52:21
      |vpiName:A
      |vpiFullName:work@wandwor_test0.A
      |vpiActual:
      \_LogicNet: (work@wandwor_test0.A), line:49:8, endln:49:9
    |vpiLhs:
    \_RefObj: (work@wandwor_test0.X), line:52:9, endln:52:10
      |vpiParent:
      \_ContAssign: , line:52:9, endln:52:21
      |vpiName:X
      |vpiFullName:work@wandwor_test0.X
      |vpiActual:
      \_LogicNet: (work@wandwor_test0.X), line:50:13, endln:50:14
  |vpiContAssign:
  \_ContAssign: , line:52:9, endln:52:21
    |vpiParent:
    \_Module: work@wandwor_test0 (work@wandwor_test0), file:${SURELOG_DIR}/tests/MultContAssign/dut.sv, line:48:1, endln:54:10
    |vpiRhs:
    \_RefObj: (work@wandwor_test0.B), line:52:20, endln:52:21
      |vpiParent:
      \_ContAssign: , line:52:9, endln:52:21
      |vpiName:B
      |vpiFullName:work@wandwor_test0.B
      |vpiActual:
      \_LogicNet: (work@wandwor_test0.B), line:49:11, endln:49:12
    |vpiLhs:
    \_RefObj: (work@wandwor_test0.X), line:52:16, endln:52:17
      |vpiParent:
      \_ContAssign: , line:52:9, endln:52:21
      |vpiName:X
      |vpiFullName:work@wandwor_test0.X
      |vpiActual:
      \_LogicNet: (work@wandwor_test0.X), line:50:13, endln:50:14
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
