{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 10 15:36:30 2011 " "Info: Processing started: Fri Jun 10 15:36:30 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projet_VHDL -c projet_VHDL " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off projet_VHDL -c projet_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "racine.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file racine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 racine-Montage " "Info: Found design unit 1: racine-Montage" {  } { { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 63 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 racine " "Info: Found entity 1: racine" {  } { { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 49 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Schema.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Schema.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Schema " "Info: Found entity 1: Schema" {  } { { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/Schema.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232out.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rs232out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs232out-Montage_1 " "Info: Found design unit 1: rs232out-Montage_1" {  } { { "rs232out.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/rs232out.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rs232out " "Info: Found entity 1: rs232out" {  } { { "rs232out.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/rs232out.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232in.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rs232in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs232in-Montage_1 " "Info: Found design unit 1: rs232in-Montage_1" {  } { { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/rs232in.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rs232in " "Info: Found entity 1: rs232in" {  } { { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/rs232in.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busToRS232.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file busToRS232.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 busToRS232-Montage " "Info: Found design unit 1: busToRS232-Montage" {  } { { "busToRS232.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/busToRS232.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 busToRS232 " "Info: Found entity 1: busToRS232" {  } { { "busToRS232.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/busToRS232.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busFromRS232.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file busFromRS232.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 busFromRS232-Montage " "Info: Found design unit 1: busFromRS232-Montage" {  } { { "busFromRS232.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/busFromRS232.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 busFromRS232 " "Info: Found entity 1: busFromRS232" {  } { { "busFromRS232.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/busFromRS232.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder12.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file adder12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder12-Montage " "Info: Found design unit 1: adder12-Montage" {  } { { "adder12.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/adder12.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 adder12 " "Info: Found entity 1: adder12" {  } { { "adder12.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/adder12.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Schema " "Info: Elaborating entity \"Schema\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232out rs232out:inst1 " "Info: Elaborating entity \"rs232out\" for hierarchy \"rs232out:inst1\"" {  } { { "Schema.bdf" "inst1" { Schematic "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/Schema.bdf" { { 320 720 872 416 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busToRS232 busToRS232:inst2 " "Info: Elaborating entity \"busToRS232\" for hierarchy \"busToRS232:inst2\"" {  } { { "Schema.bdf" "inst2" { Schematic "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/Schema.bdf" { { 320 384 600 448 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "racine racine:inst4 " "Info: Elaborating entity \"racine\" for hierarchy \"racine:inst4\"" {  } { { "Schema.bdf" "inst4" { Schematic "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/Schema.bdf" { { 48 408 640 176 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CMD_Addr racine.vhd(71) " "Warning (10036): Verilog HDL or VHDL warning at racine.vhd(71): object \"CMD_Addr\" assigned a value but never read" {  } { { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CMD_Status racine.vhd(72) " "Warning (10036): Verilog HDL or VHDL warning at racine.vhd(72): object \"CMD_Status\" assigned a value but never read" {  } { { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "R_Addr racine.vhd(73) " "Warning (10541): VHDL Signal Declaration warning at racine.vhd(73): used implicit default value for signal \"R_Addr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 73 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "R_Status racine.vhd(74) " "Warning (10541): VHDL Signal Declaration warning at racine.vhd(74): used implicit default value for signal \"R_Status\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "busin_status racine.vhd(95) " "Warning (10036): Verilog HDL or VHDL warning at racine.vhd(95): object \"busin_status\" assigned a value but never read" {  } { { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "busout_status\[1..0\] racine.vhd(98) " "Warning (10873): Using initial value X (don't care) for net \"busout_status\[1..0\]\" at racine.vhd(98)" {  } { { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 98 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busFromRS232 busFromRS232:inst3 " "Info: Elaborating entity \"busFromRS232\" for hierarchy \"busFromRS232:inst3\"" {  } { { "Schema.bdf" "inst3" { Schematic "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/Schema.bdf" { { 296 96 328 424 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232in rs232in:inst " "Info: Elaborating entity \"rs232in\" for hierarchy \"rs232in:inst\"" {  } { { "Schema.bdf" "inst" { Schematic "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/Schema.bdf" { { 328 -112 32 424 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "348 " "Info: Implemented 348 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Info: Implemented 9 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "337 " "Info: Implemented 337 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "311 " "Info: Peak virtual memory: 311 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 10 15:36:35 2011 " "Info: Processing ended: Fri Jun 10 15:36:35 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
