// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module xFfast7x75682 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        p_src_mat_data_V_dout,
        p_src_mat_data_V_empty_n,
        p_src_mat_data_V_read,
        p_dst_data_V_din,
        p_dst_data_V_full_n,
        p_dst_data_V_write,
        p_image_height,
        p_image_width,
        p_threshold,
        p_image_height_c_din,
        p_image_height_c_full_n,
        p_image_height_c_write,
        p_image_width_c_din,
        p_image_width_c_full_n,
        p_image_width_c_write
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_state2 = 9'd2;
parameter    ap_ST_fsm_state3 = 9'd4;
parameter    ap_ST_fsm_pp0_stage0 = 9'd8;
parameter    ap_ST_fsm_state6 = 9'd16;
parameter    ap_ST_fsm_state7 = 9'd32;
parameter    ap_ST_fsm_state8 = 9'd64;
parameter    ap_ST_fsm_pp1_stage0 = 9'd128;
parameter    ap_ST_fsm_state22 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [7:0] p_src_mat_data_V_dout;
input   p_src_mat_data_V_empty_n;
output   p_src_mat_data_V_read;
output  [7:0] p_dst_data_V_din;
input   p_dst_data_V_full_n;
output   p_dst_data_V_write;
input  [15:0] p_image_height;
input  [15:0] p_image_width;
input  [7:0] p_threshold;
output  [11:0] p_image_height_c_din;
input   p_image_height_c_full_n;
output   p_image_height_c_write;
output  [11:0] p_image_width_c_din;
input   p_image_width_c_full_n;
output   p_image_width_c_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg p_src_mat_data_V_read;
reg p_dst_data_V_write;
reg p_image_height_c_write;
reg p_image_width_c_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    p_src_mat_data_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln510_reg_5545;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg   [0:0] icmp_ln265_reg_5742;
reg   [0:0] and_ln271_reg_5763;
reg    p_dst_data_V_blk_n;
reg    ap_enable_reg_pp1_iter12;
reg   [0:0] icmp_ln891_1_reg_5809;
reg   [0:0] icmp_ln891_1_reg_5809_pp1_iter11_reg;
reg    p_image_height_c_blk_n;
reg    p_image_width_c_blk_n;
reg   [31:0] index_assign_i_reg_553;
reg   [11:0] t_V_4_reg_563;
reg   [7:0] src_buf_5_4_0_i_i_i_reg_675;
reg   [7:0] src_buf_5_3_0_i_i_i_reg_687;
reg   [7:0] src_buf_5_2_0_i_i_i_reg_699;
reg   [7:0] src_buf_5_1_0_i_i_i_reg_711;
reg   [7:0] src_buf_4_5_0_i_i_i_reg_723;
reg   [7:0] src_buf_4_4_0_i_i_i_reg_735;
reg   [7:0] src_buf_4_3_0_i_i_i_reg_747;
reg   [7:0] src_buf_4_2_0_i_i_i_reg_759;
reg   [7:0] src_buf_4_1_0_i_i_i_reg_771;
reg   [7:0] src_buf_4_0_0_i_i_i_reg_783;
reg   [7:0] src_buf_3_5_0_i_i_i_reg_795;
reg   [7:0] src_buf_3_4_0_i_i_i_reg_807;
reg   [7:0] src_buf_3_3_0_i_i_i_reg_819;
reg   [7:0] src_buf_3_2_0_i_i_i_reg_831;
reg   [7:0] src_buf_3_1_0_i_i_i_reg_843;
reg   [7:0] src_buf_3_0_0_i_i_i_reg_855;
reg   [7:0] src_buf_2_5_0_i_i_i_reg_867;
reg   [7:0] src_buf_2_4_0_i_i_i_reg_879;
reg   [7:0] src_buf_2_3_0_i_i_i_reg_891;
reg   [7:0] src_buf_2_2_0_i_i_i_reg_903;
reg   [7:0] src_buf_2_1_0_i_i_i_reg_915;
reg   [7:0] src_buf_2_0_0_i_i_i_reg_927;
reg   [7:0] src_buf_1_5_0_i_i_i_reg_939;
reg   [7:0] src_buf_1_4_0_i_i_i_reg_951;
reg   [7:0] src_buf_1_3_0_i_i_i_reg_963;
reg   [7:0] src_buf_1_2_0_i_i_i_reg_975;
reg   [7:0] src_buf_1_1_0_i_i_i_reg_987;
reg   [7:0] src_buf_0_5_0_i_i_i_reg_999;
reg   [7:0] src_buf_0_4_0_i_i_i_reg_1011;
reg   [7:0] src_buf_0_3_0_i_i_i_reg_1023;
reg   [7:0] src_buf_0_2_0_i_i_i_reg_1035;
reg   [7:0] src_buf_5_5_0_i_i_i_reg_1047;
reg   [7:0] src_buf_6_2_0_i_i_i_reg_1059;
reg   [7:0] src_buf_6_3_0_i_i_i_reg_1071;
reg   [7:0] src_buf_6_4_0_i_i_i_reg_1083;
reg   [7:0] src_buf_6_5_0_i_i_i_reg_1095;
reg   [12:0] t_V_6_reg_1107;
reg   [12:0] t_V_6_reg_1107_pp1_iter1_reg;
wire    ap_block_state9_pp1_stage0_iter0;
reg    ap_predicate_op259_read_state10;
reg    ap_block_state10_pp1_stage0_iter1;
wire    ap_block_state11_pp1_stage0_iter2;
wire    ap_block_state12_pp1_stage0_iter3;
wire    ap_block_state13_pp1_stage0_iter4;
wire    ap_block_state14_pp1_stage0_iter5;
wire    ap_block_state15_pp1_stage0_iter6;
wire    ap_block_state16_pp1_stage0_iter7;
wire    ap_block_state17_pp1_stage0_iter8;
wire    ap_block_state18_pp1_stage0_iter9;
wire    ap_block_state19_pp1_stage0_iter10;
wire    ap_block_state20_pp1_stage0_iter11;
reg    ap_block_state21_pp1_stage0_iter12;
reg    ap_block_pp1_stage0_11001;
reg    ap_block_state1;
wire   [11:0] trunc_ln922_fu_1119_p1;
reg   [11:0] trunc_ln922_reg_5454;
wire   [11:0] trunc_ln922_1_fu_1124_p1;
reg   [11:0] trunc_ln922_1_reg_5459;
reg   [12:0] row_ind_6_V_load_reg_5466;
wire    ap_CS_fsm_state2;
reg   [12:0] row_ind_6_V_1_load_reg_5471;
reg   [12:0] row_ind_6_V_2_load_reg_5476;
reg   [12:0] row_ind_6_V_3_load_reg_5481;
reg   [12:0] row_ind_6_V_4_load_reg_5486;
reg   [12:0] row_ind_6_V_5_load_reg_5491;
reg   [12:0] row_ind_6_V_6_load_reg_5496;
wire   [2:0] init_row_ind_fu_1156_p2;
wire   [31:0] init_buf_fu_1209_p1;
wire   [0:0] icmp_ln495_fu_1150_p2;
wire   [31:0] zext_ln510_fu_1213_p1;
reg   [31:0] zext_ln510_reg_5514;
wire   [12:0] zext_ln887_fu_1216_p1;
reg   [12:0] zext_ln887_reg_5521;
wire   [31:0] zext_ln887_3_fu_1219_p1;
reg   [31:0] zext_ln887_3_reg_5527;
wire   [0:0] icmp_ln887_fu_1223_p2;
wire    ap_CS_fsm_state3;
wire   [31:0] add_ln516_fu_1228_p2;
reg   [31:0] add_ln516_reg_5536;
wire   [2:0] trunc_ln321_fu_1233_p1;
reg   [2:0] trunc_ln321_reg_5541;
wire   [0:0] icmp_ln510_fu_1237_p2;
wire    ap_block_state4_pp0_stage0_iter0;
reg    ap_block_state5_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [11:0] col_V_3_fu_1243_p2;
reg   [11:0] col_V_3_reg_5549;
reg    ap_enable_reg_pp0_iter0;
wire   [31:0] read_index_fu_1249_p2;
wire   [31:0] init_buf_2_fu_1266_p2;
wire    ap_CS_fsm_state6;
wire   [31:0] add_ln506_fu_1272_p2;
wire   [11:0] col_V_fu_1282_p2;
wire    ap_CS_fsm_state7;
wire   [12:0] zext_ln1353_fu_1295_p1;
reg   [12:0] zext_ln1353_reg_5583;
wire   [0:0] icmp_ln521_fu_1277_p2;
wire  signed [13:0] sext_ln407_fu_1304_p1;
reg  signed [13:0] sext_ln407_reg_5588;
wire   [8:0] zext_ln37_fu_1308_p1;
reg   [8:0] zext_ln37_reg_5594;
wire   [8:0] sub_ln171_fu_1311_p2;
reg   [8:0] sub_ln171_reg_5615;
wire   [12:0] add_ln535_fu_1317_p2;
reg   [12:0] add_ln535_reg_5637;
wire   [12:0] add_ln535_1_fu_1322_p2;
reg   [12:0] add_ln535_1_reg_5642;
wire   [0:0] icmp_ln535_fu_1332_p2;
wire    ap_CS_fsm_state8;
wire   [0:0] icmp_ln887_3_fu_1337_p2;
reg   [0:0] icmp_ln887_3_reg_5651;
wire   [2:0] trunc_ln544_fu_1358_p1;
reg   [2:0] trunc_ln544_reg_5657;
wire   [0:0] and_ln407_fu_1370_p2;
reg   [0:0] and_ln407_reg_5662;
wire   [0:0] and_ln407_1_fu_1382_p2;
reg   [0:0] and_ln407_1_reg_5667;
wire   [0:0] and_ln407_2_fu_1404_p2;
reg   [0:0] and_ln407_2_reg_5672;
wire   [0:0] and_ln407_3_fu_1416_p2;
reg   [0:0] and_ln407_3_reg_5677;
wire   [0:0] and_ln407_4_fu_1438_p2;
reg   [0:0] and_ln407_4_reg_5682;
wire   [0:0] and_ln407_5_fu_1450_p2;
reg   [0:0] and_ln407_5_reg_5687;
wire   [0:0] and_ln407_6_fu_1462_p2;
reg   [0:0] and_ln407_6_reg_5692;
wire   [0:0] icmp_ln425_fu_1468_p2;
reg   [0:0] icmp_ln425_reg_5697;
wire   [2:0] trunc_ln321_6_fu_1474_p1;
reg   [2:0] trunc_ln321_6_reg_5702;
wire   [2:0] trunc_ln321_7_fu_1478_p1;
reg   [2:0] trunc_ln321_7_reg_5707;
wire   [2:0] trunc_ln321_8_fu_1482_p1;
reg   [2:0] trunc_ln321_8_reg_5712;
wire   [2:0] trunc_ln321_9_fu_1486_p1;
reg   [2:0] trunc_ln321_9_reg_5717;
wire   [2:0] trunc_ln321_10_fu_1490_p1;
reg   [2:0] trunc_ln321_10_reg_5722;
wire   [2:0] trunc_ln321_11_fu_1494_p1;
reg   [2:0] trunc_ln321_11_reg_5727;
wire   [2:0] trunc_ln321_12_fu_1498_p1;
reg   [2:0] trunc_ln321_12_reg_5732;
wire   [0:0] xor_ln425_fu_1502_p2;
reg   [0:0] xor_ln425_reg_5737;
wire   [0:0] icmp_ln265_fu_1508_p2;
reg   [0:0] icmp_ln265_reg_5742_pp1_iter1_reg;
reg   [0:0] icmp_ln265_reg_5742_pp1_iter2_reg;
reg   [0:0] icmp_ln265_reg_5742_pp1_iter3_reg;
reg   [0:0] icmp_ln265_reg_5742_pp1_iter4_reg;
reg   [0:0] icmp_ln265_reg_5742_pp1_iter5_reg;
reg   [0:0] icmp_ln265_reg_5742_pp1_iter6_reg;
reg   [0:0] icmp_ln265_reg_5742_pp1_iter7_reg;
reg   [0:0] icmp_ln265_reg_5742_pp1_iter8_reg;
reg   [0:0] icmp_ln265_reg_5742_pp1_iter9_reg;
reg   [0:0] icmp_ln265_reg_5742_pp1_iter10_reg;
wire   [12:0] col_V_4_fu_1513_p2;
reg   [12:0] col_V_4_reg_5746;
reg    ap_enable_reg_pp1_iter0;
wire   [0:0] icmp_ln887_4_fu_1519_p2;
reg   [0:0] icmp_ln887_4_reg_5751;
reg   [0:0] icmp_ln887_4_reg_5751_pp1_iter1_reg;
reg   [0:0] icmp_ln887_4_reg_5751_pp1_iter2_reg;
reg   [0:0] icmp_ln887_4_reg_5751_pp1_iter3_reg;
wire   [0:0] and_ln271_fu_1524_p2;
reg   [0:0] and_ln271_reg_5763_pp1_iter1_reg;
reg   [0:0] and_ln271_reg_5763_pp1_iter2_reg;
reg   [0:0] and_ln271_reg_5763_pp1_iter3_reg;
reg   [0:0] and_ln271_reg_5763_pp1_iter4_reg;
reg   [0:0] and_ln271_reg_5763_pp1_iter5_reg;
reg   [0:0] and_ln271_reg_5763_pp1_iter6_reg;
reg   [0:0] and_ln271_reg_5763_pp1_iter7_reg;
reg   [0:0] and_ln271_reg_5763_pp1_iter8_reg;
reg   [0:0] and_ln271_reg_5763_pp1_iter9_reg;
reg   [0:0] and_ln271_reg_5763_pp1_iter10_reg;
wire   [0:0] and_ln425_1_fu_1562_p2;
reg   [0:0] and_ln425_1_reg_5803;
reg   [0:0] and_ln425_1_reg_5803_pp1_iter3_reg;
reg   [0:0] and_ln425_1_reg_5803_pp1_iter4_reg;
reg   [0:0] and_ln425_1_reg_5803_pp1_iter5_reg;
reg   [0:0] and_ln425_1_reg_5803_pp1_iter6_reg;
reg   [0:0] and_ln425_1_reg_5803_pp1_iter7_reg;
reg   [0:0] and_ln425_1_reg_5803_pp1_iter8_reg;
reg   [0:0] and_ln425_1_reg_5803_pp1_iter9_reg;
reg   [0:0] and_ln425_1_reg_5803_pp1_iter10_reg;
wire   [0:0] icmp_ln891_1_fu_1567_p2;
reg   [0:0] icmp_ln891_1_reg_5809_pp1_iter3_reg;
reg   [0:0] icmp_ln891_1_reg_5809_pp1_iter4_reg;
reg   [0:0] icmp_ln891_1_reg_5809_pp1_iter5_reg;
reg   [0:0] icmp_ln891_1_reg_5809_pp1_iter6_reg;
reg   [0:0] icmp_ln891_1_reg_5809_pp1_iter7_reg;
reg   [0:0] icmp_ln891_1_reg_5809_pp1_iter8_reg;
reg   [0:0] icmp_ln891_1_reg_5809_pp1_iter9_reg;
reg   [0:0] icmp_ln891_1_reg_5809_pp1_iter10_reg;
wire   [0:0] icmp_ln879_fu_1573_p2;
reg   [0:0] icmp_ln879_reg_5813;
reg   [0:0] icmp_ln879_reg_5813_pp1_iter3_reg;
wire   [2:0] trunc_ln321_13_fu_1598_p1;
reg   [2:0] trunc_ln321_13_reg_5846;
wire   [7:0] buf_0_V_q0;
reg   [7:0] buf_0_V_load_reg_5854;
reg    ap_enable_reg_pp1_iter3;
wire   [7:0] buf_1_V_q0;
reg   [7:0] buf_1_V_load_reg_5866;
wire   [7:0] buf_2_V_q0;
reg   [7:0] buf_2_V_load_reg_5878;
wire   [7:0] buf_3_V_q0;
reg   [7:0] buf_3_V_load_reg_5890;
wire   [7:0] buf_4_V_q0;
reg   [7:0] buf_4_V_load_reg_5902;
wire   [7:0] buf_5_V_q0;
reg   [7:0] buf_5_V_load_reg_5914;
wire   [7:0] buf_6_V_q0;
reg   [7:0] buf_6_V_load_reg_5926;
wire   [7:0] select_ln418_2_fu_1740_p3;
reg   [7:0] select_ln418_2_reg_5938;
wire   [7:0] select_ln418_3_fu_1747_p3;
reg   [7:0] select_ln418_3_reg_5944;
wire   [7:0] select_ln418_4_fu_1754_p3;
reg   [7:0] select_ln418_4_reg_5950;
wire   [7:0] select_ln447_7_fu_1761_p3;
reg   [7:0] select_ln447_7_reg_5956;
reg   [7:0] select_ln447_7_reg_5956_pp1_iter4_reg;
wire   [7:0] select_ln447_8_fu_1768_p3;
reg   [7:0] select_ln447_8_reg_5961;
wire   [7:0] select_ln447_9_fu_1775_p3;
reg   [7:0] select_ln447_9_reg_5966;
wire   [7:0] select_ln447_10_fu_1782_p3;
reg   [7:0] select_ln447_10_reg_5971;
wire   [7:0] select_ln447_11_fu_1789_p3;
reg   [7:0] select_ln447_11_reg_5976;
wire   [7:0] select_ln447_12_fu_1796_p3;
reg   [7:0] select_ln447_12_reg_5981;
reg   [7:0] select_ln447_12_reg_5981_pp1_iter4_reg;
wire   [7:0] select_ln447_13_fu_1803_p3;
reg   [7:0] select_ln447_13_reg_5986;
wire   [7:0] select_ln447_14_fu_1810_p3;
reg   [7:0] select_ln447_14_reg_5991;
wire   [7:0] select_ln447_15_fu_1817_p3;
reg   [7:0] select_ln447_15_reg_5996;
wire   [7:0] select_ln447_16_fu_1824_p3;
reg   [7:0] select_ln447_16_reg_6001;
wire   [7:0] select_ln447_17_fu_1831_p3;
reg   [7:0] select_ln447_17_reg_6006;
reg   [7:0] select_ln447_17_reg_6006_pp1_iter4_reg;
wire   [7:0] select_ln447_18_fu_1838_p3;
reg   [7:0] select_ln447_18_reg_6011;
wire   [7:0] select_ln447_19_fu_1845_p3;
reg   [7:0] select_ln447_19_reg_6016;
wire   [7:0] select_ln447_20_fu_1852_p3;
reg   [7:0] select_ln447_20_reg_6021;
wire   [7:0] select_ln447_21_fu_1859_p3;
reg   [7:0] select_ln447_21_reg_6026;
wire   [7:0] select_ln418_fu_1990_p3;
reg   [7:0] select_ln418_reg_6031;
reg    ap_enable_reg_pp1_iter4;
wire   [7:0] select_ln418_1_fu_1997_p3;
reg   [7:0] select_ln418_1_reg_6036;
wire   [7:0] select_ln418_5_fu_2004_p3;
reg   [7:0] select_ln418_5_reg_6041;
wire   [7:0] select_ln418_6_fu_2011_p3;
reg   [7:0] select_ln418_6_reg_6046;
wire   [8:0] sub_ln1354_fu_2026_p2;
reg   [8:0] sub_ln1354_reg_6051;
wire   [8:0] sub_ln1354_3_fu_2036_p2;
reg   [8:0] sub_ln1354_3_reg_6063;
reg   [8:0] sub_ln1354_3_reg_6063_pp1_iter5_reg;
reg   [8:0] sub_ln1354_3_reg_6063_pp1_iter6_reg;
reg   [8:0] sub_ln1354_3_reg_6063_pp1_iter7_reg;
wire   [8:0] sub_ln1354_4_fu_2046_p2;
reg   [8:0] sub_ln1354_4_reg_6071;
reg   [8:0] sub_ln1354_4_reg_6071_pp1_iter5_reg;
wire   [8:0] sub_ln1354_5_fu_2055_p2;
reg   [8:0] sub_ln1354_5_reg_6079;
reg   [8:0] sub_ln1354_5_reg_6079_pp1_iter5_reg;
reg   [8:0] sub_ln1354_5_reg_6079_pp1_iter6_reg;
reg   [8:0] sub_ln1354_5_reg_6079_pp1_iter7_reg;
reg   [8:0] sub_ln1354_5_reg_6079_pp1_iter8_reg;
wire   [8:0] sub_ln1354_6_fu_2064_p2;
reg   [8:0] sub_ln1354_6_reg_6087;
reg   [8:0] sub_ln1354_6_reg_6087_pp1_iter5_reg;
reg   [8:0] sub_ln1354_6_reg_6087_pp1_iter6_reg;
wire   [8:0] sub_ln1354_7_fu_2073_p2;
reg   [8:0] sub_ln1354_7_reg_6095;
reg   [8:0] sub_ln1354_7_reg_6095_pp1_iter5_reg;
reg   [8:0] sub_ln1354_7_reg_6095_pp1_iter6_reg;
reg   [8:0] sub_ln1354_7_reg_6095_pp1_iter7_reg;
reg   [8:0] sub_ln1354_7_reg_6095_pp1_iter8_reg;
wire   [8:0] sub_ln1354_8_fu_2083_p2;
reg   [8:0] sub_ln1354_8_reg_6103;
reg   [8:0] sub_ln1354_8_reg_6103_pp1_iter5_reg;
reg   [8:0] sub_ln1354_8_reg_6103_pp1_iter6_reg;
wire   [8:0] sub_ln1354_9_fu_2093_p2;
reg   [8:0] sub_ln1354_9_reg_6111;
reg   [8:0] sub_ln1354_9_reg_6111_pp1_iter5_reg;
reg   [8:0] sub_ln1354_9_reg_6111_pp1_iter6_reg;
reg   [8:0] sub_ln1354_9_reg_6111_pp1_iter7_reg;
reg   [8:0] sub_ln1354_9_reg_6111_pp1_iter8_reg;
reg   [8:0] sub_ln1354_9_reg_6111_pp1_iter9_reg;
wire   [8:0] sub_ln1354_10_fu_2103_p2;
reg   [8:0] sub_ln1354_10_reg_6119;
reg   [8:0] sub_ln1354_10_reg_6119_pp1_iter5_reg;
reg   [8:0] sub_ln1354_10_reg_6119_pp1_iter6_reg;
reg   [8:0] sub_ln1354_10_reg_6119_pp1_iter7_reg;
wire   [8:0] sub_ln1354_11_fu_2113_p2;
reg   [8:0] sub_ln1354_11_reg_6127;
wire   [8:0] sub_ln1354_12_fu_2123_p2;
reg   [8:0] sub_ln1354_12_reg_6141;
reg   [8:0] sub_ln1354_12_reg_6141_pp1_iter5_reg;
reg   [8:0] sub_ln1354_12_reg_6141_pp1_iter6_reg;
reg   [8:0] sub_ln1354_12_reg_6141_pp1_iter7_reg;
reg   [8:0] sub_ln1354_12_reg_6141_pp1_iter8_reg;
wire   [8:0] sub_ln1354_13_fu_2133_p2;
reg   [8:0] sub_ln1354_13_reg_6155;
reg   [8:0] sub_ln1354_13_reg_6155_pp1_iter5_reg;
wire   [8:0] sub_ln1354_14_fu_2143_p2;
reg   [8:0] sub_ln1354_14_reg_6169;
reg   [8:0] sub_ln1354_14_reg_6169_pp1_iter5_reg;
reg   [8:0] sub_ln1354_14_reg_6169_pp1_iter6_reg;
reg   [8:0] sub_ln1354_14_reg_6169_pp1_iter7_reg;
reg   [8:0] sub_ln1354_14_reg_6169_pp1_iter8_reg;
wire   [8:0] sub_ln1354_15_fu_2153_p2;
reg   [8:0] sub_ln1354_15_reg_6183;
reg   [8:0] sub_ln1354_15_reg_6183_pp1_iter5_reg;
reg   [8:0] sub_ln1354_15_reg_6183_pp1_iter6_reg;
wire   [8:0] sub_ln1354_16_fu_2163_p2;
reg   [8:0] sub_ln1354_16_reg_6197;
reg   [8:0] sub_ln1354_16_reg_6197_pp1_iter5_reg;
reg   [8:0] sub_ln1354_16_reg_6197_pp1_iter6_reg;
reg   [8:0] sub_ln1354_16_reg_6197_pp1_iter7_reg;
reg   [8:0] sub_ln1354_16_reg_6197_pp1_iter8_reg;
reg   [8:0] sub_ln1354_16_reg_6197_pp1_iter9_reg;
wire   [8:0] sub_ln1354_17_fu_2173_p2;
reg   [8:0] sub_ln1354_17_reg_6211;
reg   [8:0] sub_ln1354_17_reg_6211_pp1_iter5_reg;
reg   [8:0] sub_ln1354_17_reg_6211_pp1_iter6_reg;
wire   [1:0] select_ln162_1_fu_2203_p3;
reg   [1:0] select_ln162_1_reg_6225;
reg   [1:0] select_ln162_1_reg_6225_pp1_iter5_reg;
wire   [0:0] icmp_ln169_fu_2211_p2;
reg   [0:0] icmp_ln169_reg_6230;
wire   [0:0] icmp_ln171_fu_2216_p2;
reg   [0:0] icmp_ln171_reg_6236;
wire   [1:0] select_ln162_13_fu_2405_p3;
reg   [1:0] select_ln162_13_reg_6241;
wire   [0:0] icmp_ln162_7_fu_2413_p2;
reg   [0:0] icmp_ln162_7_reg_6247;
wire   [0:0] icmp_ln164_7_fu_2418_p2;
reg   [0:0] icmp_ln164_7_reg_6253;
wire   [0:0] icmp_ln192_fu_2423_p2;
reg   [0:0] icmp_ln192_reg_6258;
reg   [0:0] icmp_ln192_reg_6258_pp1_iter5_reg;
reg   [0:0] icmp_ln192_reg_6258_pp1_iter6_reg;
wire   [0:0] icmp_ln192_1_fu_2435_p2;
reg   [0:0] icmp_ln192_1_reg_6263;
reg   [0:0] icmp_ln192_1_reg_6263_pp1_iter5_reg;
reg   [0:0] icmp_ln192_1_reg_6263_pp1_iter6_reg;
wire   [0:0] or_ln192_fu_2441_p2;
reg   [0:0] or_ln192_reg_6269;
reg   [0:0] or_ln192_reg_6269_pp1_iter5_reg;
reg   [0:0] or_ln192_reg_6269_pp1_iter6_reg;
wire   [0:0] icmp_ln192_2_fu_2447_p2;
reg   [0:0] icmp_ln192_2_reg_6274;
reg   [0:0] icmp_ln192_2_reg_6274_pp1_iter5_reg;
reg   [0:0] icmp_ln192_2_reg_6274_pp1_iter6_reg;
wire   [0:0] icmp_ln192_3_fu_2459_p2;
reg   [0:0] icmp_ln192_3_reg_6279;
reg   [0:0] icmp_ln192_3_reg_6279_pp1_iter5_reg;
reg   [0:0] icmp_ln192_3_reg_6279_pp1_iter6_reg;
wire   [0:0] or_ln192_1_fu_2465_p2;
reg   [0:0] or_ln192_1_reg_6284;
reg   [0:0] or_ln192_1_reg_6284_pp1_iter5_reg;
reg   [0:0] or_ln192_1_reg_6284_pp1_iter6_reg;
wire   [0:0] icmp_ln192_4_fu_2497_p2;
reg   [0:0] icmp_ln192_4_reg_6289;
reg   [0:0] icmp_ln192_4_reg_6289_pp1_iter5_reg;
reg   [0:0] icmp_ln192_4_reg_6289_pp1_iter6_reg;
wire   [0:0] icmp_ln192_5_fu_2509_p2;
reg   [0:0] icmp_ln192_5_reg_6294;
reg   [0:0] icmp_ln192_5_reg_6294_pp1_iter5_reg;
reg   [0:0] icmp_ln192_5_reg_6294_pp1_iter6_reg;
wire   [0:0] or_ln192_3_fu_2515_p2;
reg   [0:0] or_ln192_3_reg_6299;
reg   [0:0] or_ln192_3_reg_6299_pp1_iter5_reg;
reg   [0:0] or_ln192_3_reg_6299_pp1_iter6_reg;
wire   [2:0] add_ln197_fu_2521_p2;
reg   [2:0] add_ln197_reg_6305;
wire   [0:0] icmp_ln192_6_fu_2527_p2;
reg   [0:0] icmp_ln192_6_reg_6310;
reg   [0:0] icmp_ln192_6_reg_6310_pp1_iter5_reg;
reg   [0:0] icmp_ln192_6_reg_6310_pp1_iter6_reg;
reg   [0:0] icmp_ln192_6_reg_6310_pp1_iter7_reg;
wire   [0:0] icmp_ln192_7_fu_2539_p2;
reg   [0:0] icmp_ln192_7_reg_6315;
reg   [0:0] icmp_ln192_7_reg_6315_pp1_iter5_reg;
reg   [0:0] icmp_ln192_7_reg_6315_pp1_iter6_reg;
reg   [0:0] icmp_ln192_7_reg_6315_pp1_iter7_reg;
wire   [0:0] or_ln192_4_fu_2545_p2;
reg   [0:0] or_ln192_4_reg_6320;
reg   [0:0] or_ln192_4_reg_6320_pp1_iter5_reg;
reg   [0:0] or_ln192_4_reg_6320_pp1_iter6_reg;
wire   [0:0] icmp_ln192_8_fu_2551_p2;
reg   [0:0] icmp_ln192_8_reg_6327;
reg   [0:0] icmp_ln192_8_reg_6327_pp1_iter5_reg;
reg   [0:0] icmp_ln192_8_reg_6327_pp1_iter6_reg;
reg   [0:0] icmp_ln192_8_reg_6327_pp1_iter7_reg;
wire   [0:0] icmp_ln192_9_fu_2557_p2;
reg   [0:0] icmp_ln192_9_reg_6333;
reg   [0:0] icmp_ln192_9_reg_6333_pp1_iter5_reg;
reg   [0:0] icmp_ln192_9_reg_6333_pp1_iter6_reg;
reg   [0:0] icmp_ln192_9_reg_6333_pp1_iter7_reg;
wire   [0:0] icmp_ln192_10_fu_2563_p2;
reg   [0:0] icmp_ln192_10_reg_6339;
reg   [0:0] icmp_ln192_10_reg_6339_pp1_iter5_reg;
reg   [0:0] icmp_ln192_10_reg_6339_pp1_iter6_reg;
reg   [0:0] icmp_ln192_10_reg_6339_pp1_iter7_reg;
wire   [0:0] icmp_ln192_11_fu_2569_p2;
reg   [0:0] icmp_ln192_11_reg_6345;
reg   [0:0] icmp_ln192_11_reg_6345_pp1_iter5_reg;
reg   [0:0] icmp_ln192_11_reg_6345_pp1_iter6_reg;
reg   [0:0] icmp_ln192_11_reg_6345_pp1_iter7_reg;
wire   [8:0] select_ln49_fu_2581_p3;
reg   [8:0] select_ln49_reg_6351;
wire   [8:0] select_ln50_fu_2595_p3;
reg   [8:0] select_ln50_reg_6358;
wire   [8:0] select_ln49_1_fu_2609_p3;
reg   [8:0] select_ln49_1_reg_6364;
wire   [8:0] select_ln49_2_fu_2637_p3;
reg   [8:0] select_ln49_2_reg_6371;
wire   [8:0] select_ln49_3_fu_2665_p3;
reg   [8:0] select_ln49_3_reg_6378;
wire   [8:0] select_ln50_3_fu_2679_p3;
reg   [8:0] select_ln50_3_reg_6385;
wire   [0:0] icmp_ln54_fu_2687_p2;
reg   [0:0] icmp_ln54_reg_6391;
wire   [8:0] select_ln55_fu_2699_p3;
reg   [8:0] select_ln55_reg_6396;
wire   [8:0] select_ln55_1_fu_2713_p3;
reg   [8:0] select_ln55_1_reg_6404;
wire   [0:0] icmp_ln54_2_fu_2721_p2;
reg   [0:0] icmp_ln54_2_reg_6412;
wire   [8:0] select_ln55_2_fu_2733_p3;
reg   [8:0] select_ln55_2_reg_6417;
wire   [7:0] select_ln447_fu_2741_p3;
reg   [7:0] select_ln447_reg_6425;
wire   [7:0] select_ln447_1_fu_2748_p3;
reg   [7:0] select_ln447_1_reg_6430;
wire   [7:0] select_ln447_2_fu_2755_p3;
reg   [7:0] select_ln447_2_reg_6435;
wire   [7:0] select_ln447_3_fu_2762_p3;
reg   [7:0] select_ln447_3_reg_6440;
wire   [7:0] select_ln447_4_fu_2769_p3;
reg   [7:0] select_ln447_4_reg_6445;
wire   [7:0] select_ln447_5_fu_2776_p3;
reg   [7:0] select_ln447_5_reg_6450;
wire   [7:0] select_ln447_6_fu_2783_p3;
reg   [7:0] select_ln447_6_reg_6455;
wire   [7:0] select_ln447_22_fu_2790_p3;
reg   [7:0] select_ln447_22_reg_6460;
wire   [7:0] select_ln447_23_fu_2797_p3;
reg   [7:0] select_ln447_23_reg_6465;
wire   [7:0] select_ln447_24_fu_2804_p3;
reg   [7:0] select_ln447_24_reg_6470;
wire   [7:0] select_ln447_25_fu_2811_p3;
reg   [7:0] select_ln447_25_reg_6475;
wire   [7:0] select_ln447_26_fu_2818_p3;
reg   [7:0] select_ln447_26_reg_6480;
wire   [7:0] select_ln447_27_fu_2825_p3;
reg   [7:0] select_ln447_27_reg_6485;
wire   [7:0] select_ln447_28_fu_2832_p3;
reg   [7:0] select_ln447_28_reg_6490;
wire   [0:0] or_ln169_fu_2846_p2;
reg   [0:0] or_ln169_reg_6495;
reg   [0:0] or_ln169_reg_6495_pp1_iter6_reg;
reg   [0:0] or_ln169_reg_6495_pp1_iter7_reg;
wire   [1:0] select_ln169_7_fu_2940_p3;
reg   [1:0] select_ln169_7_reg_6500;
wire   [1:0] select_ln169_9_fu_2970_p3;
reg   [1:0] select_ln169_9_reg_6506;
wire   [0:0] icmp_ln169_5_fu_2978_p2;
reg   [0:0] icmp_ln169_5_reg_6513;
wire   [0:0] icmp_ln171_5_fu_2982_p2;
reg   [0:0] icmp_ln171_5_reg_6519;
wire   [0:0] or_ln192_6_fu_3028_p2;
reg   [0:0] or_ln192_6_reg_6524;
reg   [0:0] or_ln192_6_reg_6524_pp1_iter6_reg;
reg   [0:0] or_ln192_6_reg_6524_pp1_iter7_reg;
wire   [0:0] or_ln192_7_fu_3044_p2;
reg   [0:0] or_ln192_7_reg_6529;
reg   [0:0] or_ln192_7_reg_6529_pp1_iter6_reg;
reg   [0:0] or_ln192_7_reg_6529_pp1_iter7_reg;
wire   [0:0] icmp_ln192_14_fu_3111_p2;
reg   [0:0] icmp_ln192_14_reg_6534;
reg   [0:0] icmp_ln192_14_reg_6534_pp1_iter6_reg;
reg   [0:0] icmp_ln192_14_reg_6534_pp1_iter7_reg;
wire   [0:0] icmp_ln192_17_fu_3217_p2;
reg   [0:0] icmp_ln192_17_reg_6539;
wire   [0:0] icmp_ln192_18_fu_3223_p2;
reg   [0:0] icmp_ln192_18_reg_6544;
wire   [0:0] icmp_ln194_2_fu_3235_p2;
reg   [0:0] icmp_ln194_2_reg_6549;
wire   [3:0] select_ln192_9_fu_3241_p3;
reg   [3:0] select_ln192_9_reg_6554;
wire   [0:0] icmp_ln192_19_fu_3249_p2;
reg   [0:0] icmp_ln192_19_reg_6559;
wire   [0:0] icmp_ln192_20_fu_3255_p2;
reg   [0:0] icmp_ln192_20_reg_6565;
wire   [3:0] add_ln197_4_fu_3261_p2;
reg   [3:0] add_ln197_4_reg_6571;
wire   [0:0] and_ln192_22_fu_3273_p2;
reg   [0:0] and_ln192_22_reg_6576;
reg   [0:0] and_ln192_22_reg_6576_pp1_iter6_reg;
reg   [0:0] and_ln192_22_reg_6576_pp1_iter7_reg;
wire   [0:0] or_ln192_25_fu_3279_p2;
reg   [0:0] or_ln192_25_reg_6582;
reg   [0:0] or_ln192_25_reg_6582_pp1_iter6_reg;
reg   [0:0] or_ln192_25_reg_6582_pp1_iter7_reg;
reg   [0:0] or_ln192_25_reg_6582_pp1_iter8_reg;
wire   [8:0] select_ln59_1_fu_3547_p3;
reg   [8:0] select_ln59_1_reg_6587;
wire   [8:0] select_ln60_1_fu_3560_p3;
reg   [8:0] select_ln60_1_reg_6595;
wire   [8:0] select_ln59_2_fu_3573_p3;
reg   [8:0] select_ln59_2_reg_6603;
reg   [8:0] select_ln59_2_reg_6603_pp1_iter6_reg;
wire   [8:0] select_ln60_2_fu_3586_p3;
reg   [8:0] select_ln60_2_reg_6611;
reg   [8:0] select_ln60_2_reg_6611_pp1_iter6_reg;
wire   [8:0] select_ln59_3_fu_3599_p3;
reg   [8:0] select_ln59_3_reg_6619;
reg   [8:0] select_ln59_3_reg_6619_pp1_iter6_reg;
wire   [8:0] select_ln60_3_fu_3613_p3;
reg   [8:0] select_ln60_3_reg_6627;
reg   [8:0] select_ln60_3_reg_6627_pp1_iter6_reg;
wire   [8:0] select_ln59_4_fu_3627_p3;
reg   [8:0] select_ln59_4_reg_6635;
reg   [8:0] select_ln59_4_reg_6635_pp1_iter6_reg;
reg   [8:0] select_ln59_4_reg_6635_pp1_iter7_reg;
wire   [8:0] select_ln60_4_fu_3641_p3;
reg   [8:0] select_ln60_4_reg_6643;
reg   [8:0] select_ln60_4_reg_6643_pp1_iter6_reg;
reg   [8:0] select_ln60_4_reg_6643_pp1_iter7_reg;
wire   [8:0] select_ln59_5_fu_3655_p3;
reg   [8:0] select_ln59_5_reg_6651;
reg   [8:0] select_ln59_5_reg_6651_pp1_iter6_reg;
reg   [8:0] select_ln59_5_reg_6651_pp1_iter7_reg;
reg   [8:0] select_ln59_5_reg_6651_pp1_iter8_reg;
wire   [8:0] select_ln60_5_fu_3669_p3;
reg   [8:0] select_ln60_5_reg_6659;
reg   [8:0] select_ln60_5_reg_6659_pp1_iter6_reg;
reg   [8:0] select_ln60_5_reg_6659_pp1_iter7_reg;
reg   [8:0] select_ln60_5_reg_6659_pp1_iter8_reg;
wire   [8:0] select_ln59_6_fu_3683_p3;
reg   [8:0] select_ln59_6_reg_6667;
reg   [8:0] select_ln59_6_reg_6667_pp1_iter6_reg;
reg   [8:0] select_ln59_6_reg_6667_pp1_iter7_reg;
reg   [8:0] select_ln59_6_reg_6667_pp1_iter8_reg;
wire   [8:0] select_ln60_6_fu_3696_p3;
reg   [8:0] select_ln60_6_reg_6675;
reg   [8:0] select_ln60_6_reg_6675_pp1_iter6_reg;
reg   [8:0] select_ln60_6_reg_6675_pp1_iter7_reg;
reg   [8:0] select_ln60_6_reg_6675_pp1_iter8_reg;
wire   [8:0] select_ln59_7_fu_3709_p3;
reg   [8:0] select_ln59_7_reg_6683;
reg   [8:0] select_ln59_7_reg_6683_pp1_iter6_reg;
reg   [8:0] select_ln59_7_reg_6683_pp1_iter7_reg;
reg   [8:0] select_ln59_7_reg_6683_pp1_iter8_reg;
reg   [8:0] select_ln59_7_reg_6683_pp1_iter9_reg;
wire   [8:0] select_ln60_7_fu_3722_p3;
reg   [8:0] select_ln60_7_reg_6691;
reg   [8:0] select_ln60_7_reg_6691_pp1_iter6_reg;
reg   [8:0] select_ln60_7_reg_6691_pp1_iter7_reg;
reg   [8:0] select_ln60_7_reg_6691_pp1_iter8_reg;
reg   [8:0] select_ln60_7_reg_6691_pp1_iter9_reg;
wire   [0:0] icmp_ln76_1_fu_3741_p2;
reg   [0:0] icmp_ln76_1_reg_6699;
wire   [7:0] trunc_ln76_fu_3746_p1;
reg   [7:0] trunc_ln76_reg_6704;
wire   [8:0] select_ln77_fu_3755_p3;
reg   [8:0] select_ln77_reg_6709;
wire   [7:0] trunc_ln63_fu_3762_p1;
reg   [7:0] trunc_ln63_reg_6714;
wire   [8:0] select_ln91_1_fu_3783_p3;
reg   [8:0] select_ln91_1_reg_6719;
wire   [8:0] select_ln92_fu_3795_p3;
reg   [8:0] select_ln92_reg_6725;
wire   [4:0] select_ln192_14_fu_4149_p3;
reg   [4:0] select_ln192_14_reg_6731;
wire   [0:0] or_ln192_24_fu_4162_p2;
reg   [0:0] or_ln192_24_reg_6737;
wire   [0:0] or_ln192_26_fu_4167_p2;
reg   [0:0] or_ln192_26_reg_6743;
reg   [0:0] or_ln192_26_reg_6743_pp1_iter7_reg;
reg   [0:0] or_ln192_26_reg_6743_pp1_iter8_reg;
wire   [0:0] or_ln192_28_fu_4173_p2;
reg   [0:0] or_ln192_28_reg_6748;
reg   [0:0] or_ln192_28_reg_6748_pp1_iter7_reg;
reg   [0:0] or_ln192_28_reg_6748_pp1_iter8_reg;
wire   [0:0] or_ln192_29_fu_4179_p2;
reg   [0:0] or_ln192_29_reg_6753;
reg   [0:0] or_ln192_29_reg_6753_pp1_iter7_reg;
reg   [0:0] or_ln192_29_reg_6753_pp1_iter8_reg;
wire   [7:0] select_ln77_3_fu_4262_p3;
reg   [7:0] select_ln77_3_reg_6758;
wire   [0:0] icmp_ln76_4_fu_4270_p2;
reg   [0:0] icmp_ln76_4_reg_6764;
wire   [8:0] select_ln92_3_fu_4324_p3;
reg   [8:0] select_ln92_3_reg_6769;
wire   [8:0] select_ln91_4_fu_4336_p3;
reg   [8:0] select_ln91_4_reg_6775;
wire   [0:0] icmp_ln194_12_fu_4475_p2;
reg   [0:0] icmp_ln194_12_reg_6781;
wire   [4:0] select_ln192_19_fu_4481_p3;
reg   [4:0] select_ln192_19_reg_6786;
wire   [0:0] or_ln192_32_fu_4488_p2;
reg   [0:0] or_ln192_32_reg_6792;
wire   [0:0] or_ln192_33_fu_4494_p2;
reg   [0:0] or_ln192_33_reg_6797;
wire   [7:0] select_ln76_7_fu_4581_p3;
reg   [7:0] select_ln76_7_reg_6802;
wire   [8:0] select_ln77_6_fu_4593_p3;
reg   [8:0] select_ln77_6_reg_6808;
wire   [7:0] trunc_ln63_3_fu_4599_p1;
reg   [7:0] trunc_ln63_3_reg_6813;
wire   [8:0] select_ln91_7_fu_4653_p3;
reg   [8:0] select_ln91_7_reg_6818;
wire   [8:0] select_ln92_6_fu_4665_p3;
reg   [8:0] select_ln92_6_reg_6824;
wire   [0:0] or_ln192_39_fu_4826_p2;
reg   [0:0] or_ln192_39_reg_6830;
wire   [7:0] select_ln77_9_fu_4902_p3;
reg   [7:0] select_ln77_9_reg_6835;
wire   [0:0] icmp_ln76_10_fu_4910_p2;
reg   [0:0] icmp_ln76_10_reg_6841;
wire   [8:0] select_ln92_9_fu_4964_p3;
reg   [8:0] select_ln92_9_reg_6846;
wire   [8:0] select_ln91_10_fu_4976_p3;
reg   [8:0] select_ln91_10_reg_6852;
wire   [7:0] select_ln76_13_fu_5082_p3;
reg   [7:0] select_ln76_13_reg_6858;
wire   [8:0] select_ln77_12_fu_5094_p3;
reg   [8:0] select_ln77_12_reg_6864;
wire   [7:0] trunc_ln63_6_fu_5100_p1;
reg   [7:0] trunc_ln63_6_reg_6869;
wire   [8:0] select_ln91_13_fu_5154_p3;
reg   [8:0] select_ln91_13_reg_6874;
wire   [8:0] select_ln92_12_fu_5166_p3;
reg   [8:0] select_ln92_12_reg_6880;
wire   [0:0] and_ln192_27_fu_5172_p2;
reg   [0:0] and_ln192_27_reg_6886;
reg   [0:0] and_ln192_27_reg_6886_pp1_iter10_reg;
wire   [7:0] select_ln77_15_fu_5247_p3;
reg   [7:0] select_ln77_15_reg_6891;
wire   [8:0] select_ln92_15_fu_5305_p3;
reg   [8:0] select_ln92_15_reg_6897;
wire   [7:0] trunc_ln94_fu_5313_p1;
reg   [7:0] trunc_ln94_reg_6902;
wire   [7:0] select_ln430_fu_5382_p3;
reg   [7:0] select_ln430_reg_6907;
wire   [12:0] row_V_fu_5394_p2;
wire    ap_CS_fsm_state22;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state4;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state9;
reg    ap_enable_reg_pp1_iter2;
reg    ap_enable_reg_pp1_iter5;
reg    ap_enable_reg_pp1_iter6;
reg    ap_enable_reg_pp1_iter7;
reg    ap_enable_reg_pp1_iter8;
reg    ap_enable_reg_pp1_iter9;
reg    ap_enable_reg_pp1_iter10;
reg    ap_enable_reg_pp1_iter11;
wire   [11:0] buf_0_V_address0;
reg    buf_0_V_ce0;
reg   [11:0] buf_0_V_address1;
reg    buf_0_V_ce1;
reg    buf_0_V_we1;
reg   [7:0] buf_0_V_d1;
wire   [11:0] buf_1_V_address0;
reg    buf_1_V_ce0;
reg   [11:0] buf_1_V_address1;
reg    buf_1_V_ce1;
reg    buf_1_V_we1;
reg   [7:0] buf_1_V_d1;
wire   [11:0] buf_2_V_address0;
reg    buf_2_V_ce0;
reg   [11:0] buf_2_V_address1;
reg    buf_2_V_ce1;
reg    buf_2_V_we1;
reg   [7:0] buf_2_V_d1;
wire   [11:0] buf_3_V_address0;
reg    buf_3_V_ce0;
reg   [11:0] buf_3_V_address1;
reg    buf_3_V_ce1;
reg    buf_3_V_we1;
wire   [11:0] buf_4_V_address0;
reg    buf_4_V_ce0;
reg   [11:0] buf_4_V_address1;
reg    buf_4_V_ce1;
reg    buf_4_V_we1;
wire   [11:0] buf_5_V_address0;
reg    buf_5_V_ce0;
reg   [11:0] buf_5_V_address1;
reg    buf_5_V_ce1;
reg    buf_5_V_we1;
wire   [11:0] buf_6_V_address0;
reg    buf_6_V_ce0;
reg   [11:0] buf_6_V_address1;
reg    buf_6_V_ce1;
reg    buf_6_V_we1;
wire   [2:0] ap_phi_mux_i_op_assign_i_phi_fu_514_p4;
reg   [2:0] i_op_assign_i_reg_510;
reg   [31:0] indvars_iv_i_i_i_reg_521;
reg   [31:0] read_index_0_i_i_i_reg_531;
reg   [31:0] i_op_assign_2_i_reg_543;
reg   [11:0] ap_phi_mux_t_V_4_phi_fu_567_p4;
reg   [11:0] t_V_reg_575;
reg   [12:0] row_ind_5_V_1_reg_586;
reg   [12:0] zero_ind_V_reg_651;
reg   [12:0] row_ind_4_V_reg_596;
reg   [12:0] row_ind_3_V_reg_607;
reg   [12:0] row_ind_2_V_reg_618;
reg   [12:0] row_ind_1_V_reg_629;
reg   [12:0] row_ind_0_V_reg_640;
reg   [12:0] t_V_5_reg_663;
reg   [7:0] ap_phi_mux_src_buf_5_4_0_i_i_i_phi_fu_679_p4;
reg   [7:0] ap_phi_mux_src_buf_5_3_0_i_i_i_phi_fu_691_p4;
reg   [7:0] ap_phi_mux_src_buf_5_2_0_i_i_i_phi_fu_703_p4;
reg   [7:0] ap_phi_mux_src_buf_5_1_0_i_i_i_phi_fu_715_p4;
reg   [7:0] ap_phi_mux_src_buf_4_5_0_i_i_i_phi_fu_727_p4;
reg   [7:0] ap_phi_mux_src_buf_4_4_0_i_i_i_phi_fu_739_p4;
reg   [7:0] ap_phi_mux_src_buf_4_3_0_i_i_i_phi_fu_751_p4;
reg   [7:0] ap_phi_mux_src_buf_4_2_0_i_i_i_phi_fu_763_p4;
reg   [7:0] ap_phi_mux_src_buf_4_1_0_i_i_i_phi_fu_775_p4;
reg   [7:0] ap_phi_mux_src_buf_4_0_0_i_i_i_phi_fu_787_p4;
reg   [7:0] ap_phi_mux_src_buf_3_5_0_i_i_i_phi_fu_799_p4;
reg   [7:0] ap_phi_mux_src_buf_3_4_0_i_i_i_phi_fu_811_p4;
reg   [7:0] ap_phi_mux_src_buf_3_3_0_i_i_i_phi_fu_823_p4;
reg   [7:0] ap_phi_mux_src_buf_3_2_0_i_i_i_phi_fu_835_p4;
reg   [7:0] ap_phi_mux_src_buf_3_1_0_i_i_i_phi_fu_847_p4;
reg   [7:0] ap_phi_mux_src_buf_3_0_0_i_i_i_phi_fu_859_p4;
reg   [7:0] ap_phi_mux_src_buf_2_5_0_i_i_i_phi_fu_871_p4;
reg   [7:0] ap_phi_mux_src_buf_2_4_0_i_i_i_phi_fu_883_p4;
reg   [7:0] ap_phi_mux_src_buf_2_3_0_i_i_i_phi_fu_895_p4;
reg   [7:0] ap_phi_mux_src_buf_2_2_0_i_i_i_phi_fu_907_p4;
reg   [7:0] ap_phi_mux_src_buf_2_1_0_i_i_i_phi_fu_919_p4;
reg   [7:0] ap_phi_mux_src_buf_2_0_0_i_i_i_phi_fu_931_p4;
reg   [7:0] ap_phi_mux_src_buf_1_5_0_i_i_i_phi_fu_943_p4;
reg   [7:0] ap_phi_mux_src_buf_1_4_0_i_i_i_phi_fu_955_p4;
reg   [7:0] ap_phi_mux_src_buf_1_3_0_i_i_i_phi_fu_967_p4;
reg   [7:0] ap_phi_mux_src_buf_1_2_0_i_i_i_phi_fu_979_p4;
reg   [7:0] ap_phi_mux_src_buf_1_1_0_i_i_i_phi_fu_991_p4;
reg   [7:0] ap_phi_mux_src_buf_0_5_0_i_i_i_phi_fu_1003_p4;
reg   [7:0] ap_phi_mux_src_buf_0_4_0_i_i_i_phi_fu_1015_p4;
reg   [7:0] ap_phi_mux_src_buf_0_3_0_i_i_i_phi_fu_1027_p4;
reg   [7:0] ap_phi_mux_src_buf_0_2_0_i_i_i_phi_fu_1039_p4;
reg   [7:0] ap_phi_mux_src_buf_5_5_0_i_i_i_phi_fu_1051_p4;
reg   [7:0] ap_phi_mux_src_buf_6_2_0_i_i_i_phi_fu_1063_p4;
reg   [7:0] ap_phi_mux_src_buf_6_3_0_i_i_i_phi_fu_1075_p4;
reg   [7:0] ap_phi_mux_src_buf_6_4_0_i_i_i_phi_fu_1087_p4;
reg   [7:0] ap_phi_mux_src_buf_6_5_0_i_i_i_phi_fu_1099_p4;
reg   [12:0] ap_phi_mux_t_V_6_phi_fu_1111_p4;
wire   [63:0] zext_ln544_fu_1255_p1;
wire   [63:0] zext_ln544_4_fu_1288_p1;
wire   [63:0] zext_ln544_5_fu_1529_p1;
wire   [63:0] zext_ln544_6_fu_1540_p1;
reg   [12:0] row_ind_6_V_fu_160;
wire   [12:0] row_ind_0_V_3_fu_1162_p1;
reg   [12:0] row_ind_6_V_1_fu_164;
reg   [12:0] row_ind_6_V_2_fu_168;
reg   [12:0] row_ind_6_V_3_fu_172;
reg   [12:0] row_ind_6_V_4_fu_176;
reg   [12:0] row_ind_6_V_5_fu_180;
reg   [12:0] row_ind_6_V_6_fu_184;
reg   [12:0] row_ind_6_V_7_fu_188;
reg   [7:0] OutputValues_V_0_0_i_fu_220;
reg    ap_block_pp1_stage0_01001;
wire   [12:0] add_ln407_fu_1298_p2;
wire   [13:0] zext_ln887_4_fu_1328_p1;
wire   [13:0] ret_V_fu_1347_p2;
wire   [13:0] ret_V_2_fu_1352_p2;
wire   [0:0] icmp_ln895_fu_1342_p2;
wire   [0:0] tmp_fu_1362_p3;
wire   [0:0] icmp_ln895_11_fu_1376_p2;
wire   [12:0] tmp_1_fu_1388_p4;
wire   [0:0] icmp_ln895_12_fu_1398_p2;
wire   [0:0] icmp_ln895_13_fu_1410_p2;
wire   [11:0] tmp_2_fu_1422_p4;
wire   [0:0] icmp_ln895_14_fu_1432_p2;
wire   [0:0] icmp_ln895_15_fu_1444_p2;
wire   [0:0] icmp_ln895_16_fu_1456_p2;
wire   [0:0] icmp_ln891_fu_1551_p2;
wire   [0:0] and_ln425_fu_1557_p2;
wire   [12:0] tmp_9_i_fu_1579_p9;
wire   [7:0] tmp_4_i_fu_1602_p9;
wire   [7:0] tmp_5_i_fu_1622_p9;
wire   [7:0] tmp_6_i_fu_1648_p9;
wire   [7:0] tmp_7_i_fu_1668_p9;
wire   [7:0] tmp_8_i_fu_1694_p9;
wire   [7:0] tmp_10_i_fu_1714_p9;
wire   [7:0] buf_cop_2_V_fu_1641_p3;
wire   [7:0] buf_cop_3_V_fu_1687_p3;
wire   [7:0] buf_cop_4_V_fu_1733_p3;
wire   [7:0] tmp_i_fu_1866_p9;
wire   [7:0] tmp_1_i_fu_1878_p9;
wire   [7:0] tmp_2_i_fu_1897_p9;
wire   [7:0] tmp_3_i_fu_1909_p9;
wire   [7:0] tmp_11_i_fu_1928_p9;
wire   [7:0] tmp_12_i_fu_1940_p9;
wire   [7:0] tmp_13_i_fu_1959_p9;
wire   [7:0] tmp_14_i_fu_1971_p9;
wire   [7:0] buf_cop_0_V_fu_1890_p3;
wire   [7:0] buf_cop_1_V_fu_1921_p3;
wire   [7:0] buf_cop_5_V_fu_1952_p3;
wire   [7:0] buf_cop_6_V_fu_1983_p3;
wire   [8:0] zext_ln215_fu_2018_p1;
wire   [8:0] zext_ln215_1_fu_2022_p1;
wire   [8:0] zext_ln215_2_fu_2032_p1;
wire   [8:0] zext_ln215_3_fu_2042_p1;
wire   [8:0] zext_ln215_4_fu_2052_p1;
wire   [8:0] zext_ln215_5_fu_2061_p1;
wire   [8:0] zext_ln215_6_fu_2070_p1;
wire   [8:0] zext_ln215_7_fu_2079_p1;
wire   [8:0] zext_ln215_8_fu_2089_p1;
wire   [8:0] zext_ln215_9_fu_2099_p1;
wire   [8:0] zext_ln215_10_fu_2109_p1;
wire   [8:0] zext_ln215_11_fu_2119_p1;
wire   [8:0] zext_ln215_12_fu_2129_p1;
wire   [8:0] zext_ln215_13_fu_2139_p1;
wire   [8:0] zext_ln215_14_fu_2149_p1;
wire   [8:0] zext_ln215_15_fu_2159_p1;
wire   [8:0] zext_ln215_16_fu_2169_p1;
wire   [0:0] icmp_ln162_fu_2179_p2;
wire   [0:0] icmp_ln164_fu_2184_p2;
wire   [0:0] or_ln162_fu_2197_p2;
wire   [1:0] select_ln162_fu_2189_p3;
wire   [0:0] icmp_ln162_1_fu_2221_p2;
wire   [0:0] icmp_ln164_1_fu_2226_p2;
wire   [0:0] or_ln162_1_fu_2239_p2;
wire   [1:0] select_ln162_2_fu_2231_p3;
wire   [0:0] icmp_ln162_2_fu_2253_p2;
wire   [0:0] icmp_ln164_2_fu_2258_p2;
wire   [0:0] or_ln162_2_fu_2271_p2;
wire   [1:0] select_ln162_4_fu_2263_p3;
wire   [0:0] icmp_ln162_3_fu_2285_p2;
wire   [0:0] icmp_ln164_3_fu_2290_p2;
wire   [0:0] or_ln162_3_fu_2303_p2;
wire   [1:0] select_ln162_6_fu_2295_p3;
wire   [0:0] icmp_ln162_4_fu_2317_p2;
wire   [0:0] icmp_ln164_4_fu_2322_p2;
wire   [0:0] or_ln162_4_fu_2335_p2;
wire   [1:0] select_ln162_8_fu_2327_p3;
wire   [0:0] icmp_ln162_5_fu_2349_p2;
wire   [0:0] icmp_ln164_5_fu_2354_p2;
wire   [0:0] or_ln162_5_fu_2367_p2;
wire   [1:0] select_ln162_10_fu_2359_p3;
wire   [0:0] icmp_ln162_6_fu_2381_p2;
wire   [0:0] icmp_ln164_6_fu_2386_p2;
wire   [0:0] or_ln162_6_fu_2399_p2;
wire   [1:0] select_ln162_12_fu_2391_p3;
wire   [1:0] select_ln162_3_fu_2245_p3;
wire   [0:0] xor_ln192_fu_2429_p2;
wire   [1:0] select_ln162_5_fu_2277_p3;
wire   [0:0] xor_ln192_1_fu_2453_p2;
wire   [0:0] or_ln192_2_fu_2479_p2;
wire   [1:0] select_ln192_fu_2471_p3;
wire   [1:0] select_ln192_1_fu_2485_p3;
wire   [1:0] select_ln162_7_fu_2309_p3;
wire   [0:0] xor_ln192_2_fu_2503_p2;
wire   [2:0] count_1_i_i_0_1_cast_fu_2493_p1;
wire   [1:0] select_ln162_9_fu_2341_p3;
wire   [0:0] xor_ln192_3_fu_2533_p2;
wire   [1:0] select_ln162_11_fu_2373_p3;
wire   [0:0] icmp_ln49_fu_2575_p2;
wire   [0:0] icmp_ln50_fu_2589_p2;
wire   [0:0] icmp_ln49_1_fu_2603_p2;
wire   [0:0] icmp_ln50_1_fu_2617_p2;
wire   [0:0] icmp_ln49_2_fu_2631_p2;
wire   [0:0] icmp_ln50_2_fu_2645_p2;
wire   [0:0] icmp_ln49_3_fu_2659_p2;
wire   [0:0] icmp_ln50_3_fu_2673_p2;
wire   [8:0] select_ln50_1_fu_2623_p3;
wire   [0:0] icmp_ln55_fu_2693_p2;
wire   [8:0] select_ln50_2_fu_2651_p3;
wire   [0:0] icmp_ln55_1_fu_2707_p2;
wire   [0:0] icmp_ln55_2_fu_2727_p2;
wire   [1:0] select_ln169_fu_2839_p3;
wire   [0:0] icmp_ln169_1_fu_2858_p2;
wire   [0:0] icmp_ln171_1_fu_2862_p2;
wire   [0:0] or_ln169_1_fu_2874_p2;
wire   [1:0] select_ln169_2_fu_2866_p3;
wire   [0:0] icmp_ln169_2_fu_2888_p2;
wire   [0:0] icmp_ln171_2_fu_2892_p2;
wire   [0:0] or_ln169_2_fu_2904_p2;
wire   [1:0] select_ln169_4_fu_2896_p3;
wire   [0:0] icmp_ln169_3_fu_2918_p2;
wire   [0:0] icmp_ln171_3_fu_2922_p2;
wire   [0:0] or_ln169_3_fu_2934_p2;
wire   [1:0] select_ln169_6_fu_2926_p3;
wire   [0:0] icmp_ln169_4_fu_2948_p2;
wire   [0:0] icmp_ln171_4_fu_2952_p2;
wire   [0:0] or_ln169_4_fu_2964_p2;
wire   [1:0] select_ln169_8_fu_2956_p3;
wire   [0:0] or_ln162_7_fu_2993_p2;
wire   [1:0] select_ln162_14_fu_2986_p3;
wire   [0:0] or_ln192_5_fu_3012_p2;
wire   [2:0] select_ln192_2_fu_3005_p3;
wire   [0:0] xor_ln192_4_fu_3023_p2;
wire   [2:0] select_ln192_3_fu_3016_p3;
wire   [0:0] xor_ln192_5_fu_3039_p2;
wire   [0:0] or_ln192_8_fu_3057_p2;
wire   [2:0] select_ln192_4_fu_3049_p3;
wire   [2:0] add_ln197_1_fu_3033_p2;
wire   [2:0] select_ln192_5_fu_3063_p3;
wire   [1:0] select_ln162_15_fu_2997_p3;
wire   [0:0] icmp_ln192_12_fu_3075_p2;
wire   [0:0] icmp_ln192_13_fu_3086_p2;
wire   [0:0] xor_ln192_6_fu_3080_p2;
wire   [3:0] count_1_i_i_0_5_cast_fu_3071_p1;
wire   [0:0] or_ln192_9_fu_3091_p2;
wire   [3:0] add_ln197_2_fu_3097_p2;
wire   [1:0] select_ln169_1_fu_2850_p3;
wire   [0:0] icmp_ln192_15_fu_3123_p2;
wire   [0:0] xor_ln192_7_fu_3117_p2;
wire   [3:0] select_ln192_6_fu_3103_p3;
wire   [0:0] icmp_ln194_fu_3135_p2;
wire   [0:0] xor_ln192_8_fu_3141_p2;
wire   [0:0] and_ln192_fu_3147_p2;
wire   [0:0] or_ln192_10_fu_3129_p2;
wire   [1:0] select_ln169_3_fu_2880_p3;
wire   [0:0] icmp_ln192_16_fu_3167_p2;
wire   [3:0] select_ln192_7_fu_3159_p3;
wire   [3:0] add_ln193_fu_3179_p2;
wire   [0:0] or_ln192_11_fu_3173_p2;
wire   [0:0] icmp_ln194_1_fu_3185_p2;
wire   [0:0] xor_ln192_9_fu_3197_p2;
wire   [3:0] add_ln197_3_fu_3191_p2;
wire   [1:0] select_ln169_5_fu_2910_p3;
wire   [3:0] select_ln192_8_fu_3209_p3;
wire   [0:0] or_ln192_12_fu_3229_p2;
wire   [0:0] xor_ln192_23_fu_3267_p2;
wire   [0:0] and_ln192_1_fu_3153_p2;
wire   [0:0] and_ln192_2_fu_3203_p2;
wire   [0:0] icmp_ln49_4_fu_3285_p2;
wire   [0:0] icmp_ln50_4_fu_3295_p2;
wire   [0:0] icmp_ln49_5_fu_3305_p2;
wire   [0:0] icmp_ln50_5_fu_3315_p2;
wire   [0:0] icmp_ln49_6_fu_3325_p2;
wire   [0:0] icmp_ln50_6_fu_3335_p2;
wire   [0:0] icmp_ln49_7_fu_3345_p2;
wire   [0:0] icmp_ln50_7_fu_3355_p2;
wire   [0:0] icmp_ln54_1_fu_3370_p2;
wire   [8:0] select_ln49_4_fu_3289_p3;
wire   [0:0] icmp_ln54_3_fu_3385_p2;
wire   [8:0] select_ln50_4_fu_3299_p3;
wire   [0:0] icmp_ln55_3_fu_3397_p2;
wire   [8:0] select_ln49_5_fu_3309_p3;
wire   [0:0] icmp_ln54_4_fu_3409_p2;
wire   [8:0] select_ln50_5_fu_3319_p3;
wire   [0:0] icmp_ln55_4_fu_3423_p2;
wire   [8:0] select_ln49_6_fu_3329_p3;
wire   [0:0] icmp_ln54_5_fu_3437_p2;
wire   [8:0] select_ln50_6_fu_3339_p3;
wire   [0:0] icmp_ln55_5_fu_3451_p2;
wire   [8:0] select_ln49_7_fu_3349_p3;
wire   [0:0] icmp_ln54_6_fu_3465_p2;
wire   [8:0] select_ln50_7_fu_3359_p3;
wire   [0:0] icmp_ln55_6_fu_3479_p2;
wire   [0:0] icmp_ln54_7_fu_3493_p2;
wire   [0:0] icmp_ln55_7_fu_3505_p2;
wire   [8:0] select_ln54_fu_3365_p3;
wire   [8:0] select_ln54_2_fu_3380_p3;
wire   [0:0] icmp_ln59_fu_3517_p2;
wire   [0:0] icmp_ln60_fu_3531_p2;
wire   [8:0] select_ln54_1_fu_3374_p3;
wire   [8:0] select_ln54_3_fu_3390_p3;
wire   [0:0] icmp_ln59_1_fu_3541_p2;
wire   [8:0] select_ln55_3_fu_3402_p3;
wire   [0:0] icmp_ln60_1_fu_3555_p2;
wire   [8:0] select_ln54_4_fu_3415_p3;
wire   [0:0] icmp_ln59_2_fu_3567_p2;
wire   [8:0] select_ln55_4_fu_3429_p3;
wire   [0:0] icmp_ln60_2_fu_3581_p2;
wire   [8:0] select_ln54_5_fu_3443_p3;
wire   [0:0] icmp_ln59_3_fu_3593_p2;
wire   [8:0] select_ln55_5_fu_3457_p3;
wire   [0:0] icmp_ln60_3_fu_3607_p2;
wire   [8:0] select_ln54_6_fu_3471_p3;
wire   [0:0] icmp_ln59_4_fu_3621_p2;
wire   [8:0] select_ln55_6_fu_3485_p3;
wire   [0:0] icmp_ln60_4_fu_3635_p2;
wire   [8:0] select_ln54_7_fu_3498_p3;
wire   [0:0] icmp_ln59_5_fu_3649_p2;
wire   [8:0] select_ln55_7_fu_3510_p3;
wire   [0:0] icmp_ln60_5_fu_3663_p2;
wire   [0:0] icmp_ln59_6_fu_3677_p2;
wire   [0:0] icmp_ln60_6_fu_3691_p2;
wire   [0:0] icmp_ln59_7_fu_3703_p2;
wire   [0:0] icmp_ln60_7_fu_3717_p2;
wire   [8:0] select_ln59_fu_3523_p3;
wire   [0:0] icmp_ln76_fu_3729_p2;
wire   [8:0] select_ln76_fu_3734_p3;
wire   [0:0] icmp_ln77_fu_3750_p2;
wire   [8:0] select_ln60_fu_3535_p3;
wire   [0:0] icmp_ln91_fu_3766_p2;
wire   [8:0] select_ln91_fu_3771_p3;
wire   [0:0] icmp_ln91_1_fu_3778_p2;
wire   [0:0] icmp_ln92_fu_3790_p2;
wire   [0:0] or_ln169_5_fu_3809_p2;
wire   [1:0] select_ln169_10_fu_3802_p3;
wire   [0:0] icmp_ln169_6_fu_3821_p2;
wire   [0:0] icmp_ln171_6_fu_3825_p2;
wire   [0:0] or_ln169_6_fu_3837_p2;
wire   [1:0] select_ln169_12_fu_3829_p3;
wire   [0:0] icmp_ln169_7_fu_3851_p2;
wire   [0:0] icmp_ln171_7_fu_3855_p2;
wire   [0:0] or_ln169_7_fu_3867_p2;
wire   [1:0] select_ln169_14_fu_3859_p3;
wire   [0:0] or_ln192_13_fu_3881_p2;
wire   [0:0] xor_ln192_10_fu_3885_p2;
wire   [3:0] add_ln193_1_fu_3900_p2;
wire   [0:0] or_ln192_15_fu_3911_p2;
wire   [0:0] icmp_ln194_3_fu_3905_p2;
wire   [0:0] xor_ln192_11_fu_3915_p2;
wire   [0:0] or_ln192_14_fu_3896_p2;
wire   [0:0] icmp_ln192_21_fu_3934_p2;
wire   [0:0] icmp_ln192_22_fu_3938_p2;
wire   [3:0] select_ln192_10_fu_3927_p3;
wire   [0:0] or_ln192_17_fu_3955_p2;
wire   [0:0] icmp_ln194_4_fu_3949_p2;
wire   [0:0] xor_ln192_12_fu_3961_p2;
wire   [0:0] or_ln192_16_fu_3943_p2;
wire   [1:0] select_ln169_11_fu_3813_p3;
wire   [0:0] icmp_ln192_23_fu_3981_p2;
wire   [0:0] icmp_ln192_24_fu_3986_p2;
wire   [3:0] select_ln192_11_fu_3973_p3;
wire   [3:0] add_ln193_2_fu_3997_p2;
wire   [0:0] or_ln192_19_fu_4015_p2;
wire   [0:0] icmp_ln194_5_fu_4003_p2;
wire   [0:0] xor_ln192_13_fu_4021_p2;
wire   [0:0] or_ln192_18_fu_3991_p2;
wire   [3:0] add_ln197_5_fu_4009_p2;
wire   [1:0] select_ln169_13_fu_3843_p3;
wire   [0:0] icmp_ln192_25_fu_4041_p2;
wire   [0:0] icmp_ln192_26_fu_4047_p2;
wire   [3:0] select_ln192_12_fu_4033_p3;
wire   [0:0] or_ln192_21_fu_4065_p2;
wire   [0:0] icmp_ln194_6_fu_4059_p2;
wire   [0:0] xor_ln192_14_fu_4071_p2;
wire   [0:0] or_ln192_20_fu_4053_p2;
wire   [3:0] select_ln192_13_fu_4083_p3;
wire   [1:0] select_ln169_15_fu_3873_p3;
wire   [0:0] icmp_ln192_27_fu_4095_p2;
wire   [0:0] icmp_ln192_28_fu_4101_p2;
wire   [4:0] count_1_i_i_0_13_cas_fu_4091_p1;
wire   [4:0] add_ln193_3_fu_4113_p2;
wire   [0:0] or_ln192_23_fu_4131_p2;
wire   [0:0] icmp_ln194_7_fu_4119_p2;
wire   [0:0] xor_ln192_15_fu_4137_p2;
wire   [0:0] or_ln192_22_fu_4107_p2;
wire   [4:0] add_ln197_6_fu_4125_p2;
wire   [0:0] icmp_ln192_29_fu_4157_p2;
wire   [0:0] and_ln192_3_fu_3891_p2;
wire   [0:0] and_ln192_4_fu_3921_p2;
wire   [0:0] and_ln192_5_fu_3967_p2;
wire   [0:0] and_ln192_6_fu_4027_p2;
wire   [0:0] and_ln192_7_fu_4077_p2;
wire   [0:0] and_ln192_8_fu_4143_p2;
wire   [7:0] select_ln76_1_fu_4185_p3;
wire   [8:0] zext_ln77_fu_4190_p1;
wire   [0:0] icmp_ln77_1_fu_4194_p2;
wire   [7:0] select_ln77_1_fu_4199_p3;
wire   [0:0] icmp_ln76_2_fu_4210_p2;
wire   [8:0] zext_ln76_fu_4206_p1;
wire   [8:0] select_ln76_2_fu_4214_p3;
wire   [0:0] icmp_ln76_3_fu_4220_p2;
wire   [7:0] trunc_ln76_1_fu_4226_p1;
wire   [7:0] select_ln76_3_fu_4230_p3;
wire   [0:0] icmp_ln77_2_fu_4242_p2;
wire   [8:0] zext_ln77_1_fu_4238_p1;
wire   [8:0] select_ln77_2_fu_4246_p3;
wire   [0:0] icmp_ln77_3_fu_4252_p2;
wire   [7:0] trunc_ln63_1_fu_4258_p1;
wire   [0:0] icmp_ln92_1_fu_4274_p2;
wire   [0:0] icmp_ln91_2_fu_4284_p2;
wire   [8:0] select_ln92_1_fu_4278_p3;
wire   [8:0] select_ln91_2_fu_4288_p3;
wire   [0:0] icmp_ln91_3_fu_4294_p2;
wire   [0:0] icmp_ln92_2_fu_4308_p2;
wire   [8:0] select_ln91_3_fu_4300_p3;
wire   [8:0] select_ln92_2_fu_4312_p3;
wire   [0:0] icmp_ln92_3_fu_4318_p2;
wire   [0:0] icmp_ln91_4_fu_4332_p2;
wire   [0:0] icmp_ln194_8_fu_4342_p2;
wire   [0:0] xor_ln192_16_fu_4347_p2;
wire   [4:0] select_ln192_15_fu_4358_p3;
wire   [4:0] add_ln193_4_fu_4364_p2;
wire   [0:0] icmp_ln194_9_fu_4370_p2;
wire   [0:0] xor_ln192_17_fu_4382_p2;
wire   [0:0] and_ln192_10_fu_4387_p2;
wire   [4:0] add_ln197_7_fu_4376_p2;
wire   [4:0] select_ln192_16_fu_4398_p3;
wire   [0:0] icmp_ln194_10_fu_4405_p2;
wire   [0:0] xor_ln192_18_fu_4411_p2;
wire   [0:0] and_ln192_12_fu_4416_p2;
wire   [4:0] select_ln192_17_fu_4427_p3;
wire   [4:0] add_ln193_5_fu_4434_p2;
wire   [0:0] icmp_ln194_11_fu_4440_p2;
wire   [0:0] xor_ln192_19_fu_4452_p2;
wire   [0:0] and_ln192_14_fu_4457_p2;
wire   [4:0] add_ln197_8_fu_4446_p2;
wire   [4:0] select_ln192_18_fu_4468_p3;
wire   [0:0] and_ln192_9_fu_4352_p2;
wire   [0:0] and_ln192_11_fu_4393_p2;
wire   [0:0] and_ln192_13_fu_4422_p2;
wire   [0:0] and_ln192_15_fu_4463_p2;
wire   [8:0] zext_ln76_1_fu_4500_p1;
wire   [8:0] select_ln76_4_fu_4503_p3;
wire   [0:0] icmp_ln76_5_fu_4508_p2;
wire   [7:0] trunc_ln76_2_fu_4514_p1;
wire   [7:0] select_ln76_5_fu_4518_p3;
wire   [0:0] icmp_ln77_4_fu_4529_p2;
wire   [8:0] zext_ln77_2_fu_4525_p1;
wire   [8:0] select_ln77_4_fu_4533_p3;
wire   [0:0] icmp_ln77_5_fu_4539_p2;
wire   [7:0] trunc_ln63_2_fu_4545_p1;
wire   [7:0] select_ln77_5_fu_4549_p3;
wire   [0:0] icmp_ln76_6_fu_4561_p2;
wire   [8:0] zext_ln76_2_fu_4557_p1;
wire   [8:0] select_ln76_6_fu_4565_p3;
wire   [0:0] icmp_ln76_7_fu_4571_p2;
wire   [7:0] trunc_ln76_3_fu_4577_p1;
wire   [0:0] icmp_ln77_6_fu_4589_p2;
wire   [0:0] icmp_ln91_5_fu_4603_p2;
wire   [0:0] icmp_ln92_4_fu_4613_p2;
wire   [8:0] select_ln91_5_fu_4607_p3;
wire   [8:0] select_ln92_4_fu_4617_p3;
wire   [0:0] icmp_ln92_5_fu_4623_p2;
wire   [0:0] icmp_ln91_6_fu_4637_p2;
wire   [8:0] select_ln92_5_fu_4629_p3;
wire   [8:0] select_ln91_6_fu_4641_p3;
wire   [0:0] icmp_ln91_7_fu_4647_p2;
wire   [0:0] icmp_ln92_6_fu_4661_p2;
wire   [0:0] xor_ln192_20_fu_4671_p2;
wire   [0:0] and_ln192_16_fu_4676_p2;
wire   [4:0] add_ln193_6_fu_4686_p2;
wire   [0:0] icmp_ln194_13_fu_4691_p2;
wire   [0:0] xor_ln192_21_fu_4702_p2;
wire   [0:0] and_ln192_18_fu_4707_p2;
wire   [4:0] add_ln197_9_fu_4697_p2;
wire   [4:0] select_ln192_20_fu_4718_p3;
wire   [0:0] icmp_ln194_14_fu_4725_p2;
wire   [0:0] xor_ln192_22_fu_4731_p2;
wire   [0:0] and_ln192_20_fu_4736_p2;
wire   [4:0] select_ln192_21_fu_4747_p3;
wire   [4:0] add_ln193_7_fu_4754_p2;
wire   [0:0] icmp_ln194_15_fu_4760_p2;
wire   [4:0] add_ln197_10_fu_4766_p2;
wire   [0:0] icmp_ln194_16_fu_4777_p2;
wire   [0:0] and_ln192_25_fu_4788_p2;
wire   [0:0] and_ln192_24_fu_4783_p2;
wire   [0:0] and_ln192_17_fu_4681_p2;
wire   [0:0] and_ln192_19_fu_4713_p2;
wire   [0:0] and_ln192_23_fu_4772_p2;
wire   [0:0] and_ln192_26_fu_4792_p2;
wire   [0:0] or_ln192_36_fu_4808_p2;
wire   [0:0] and_ln192_21_fu_4742_p2;
wire   [0:0] or_ln192_37_fu_4814_p2;
wire   [0:0] or_ln192_35_fu_4802_p2;
wire   [0:0] or_ln192_38_fu_4820_p2;
wire   [0:0] or_ln192_34_fu_4798_p2;
wire   [8:0] zext_ln77_3_fu_4832_p1;
wire   [0:0] icmp_ln77_7_fu_4835_p2;
wire   [7:0] select_ln77_7_fu_4840_p3;
wire   [0:0] icmp_ln76_8_fu_4850_p2;
wire   [8:0] zext_ln76_3_fu_4846_p1;
wire   [8:0] select_ln76_8_fu_4854_p3;
wire   [0:0] icmp_ln76_9_fu_4860_p2;
wire   [7:0] trunc_ln76_4_fu_4866_p1;
wire   [7:0] select_ln76_9_fu_4870_p3;
wire   [0:0] icmp_ln77_8_fu_4882_p2;
wire   [8:0] zext_ln77_4_fu_4878_p1;
wire   [8:0] select_ln77_8_fu_4886_p3;
wire   [0:0] icmp_ln77_9_fu_4892_p2;
wire   [7:0] trunc_ln63_4_fu_4898_p1;
wire   [0:0] icmp_ln92_7_fu_4914_p2;
wire   [0:0] icmp_ln91_8_fu_4924_p2;
wire   [8:0] select_ln92_7_fu_4918_p3;
wire   [8:0] select_ln91_8_fu_4928_p3;
wire   [0:0] icmp_ln91_9_fu_4934_p2;
wire   [0:0] icmp_ln92_8_fu_4948_p2;
wire   [8:0] select_ln91_9_fu_4940_p3;
wire   [8:0] select_ln92_8_fu_4952_p3;
wire   [0:0] icmp_ln92_9_fu_4958_p2;
wire   [0:0] icmp_ln91_10_fu_4972_p2;
wire   [0:0] or_ln192_30_fu_4986_p2;
wire   [0:0] or_ln192_27_fu_4982_p2;
wire   [0:0] or_ln192_31_fu_4990_p2;
wire   [8:0] zext_ln76_4_fu_5001_p1;
wire   [8:0] select_ln76_10_fu_5004_p3;
wire   [0:0] icmp_ln76_11_fu_5009_p2;
wire   [7:0] trunc_ln76_5_fu_5015_p1;
wire   [7:0] select_ln76_11_fu_5019_p3;
wire   [0:0] icmp_ln77_10_fu_5030_p2;
wire   [8:0] zext_ln77_5_fu_5026_p1;
wire   [8:0] select_ln77_10_fu_5034_p3;
wire   [0:0] icmp_ln77_11_fu_5040_p2;
wire   [7:0] trunc_ln63_5_fu_5046_p1;
wire   [7:0] select_ln77_11_fu_5050_p3;
wire   [0:0] icmp_ln76_12_fu_5062_p2;
wire   [8:0] zext_ln76_5_fu_5058_p1;
wire   [8:0] select_ln76_12_fu_5066_p3;
wire   [0:0] icmp_ln76_13_fu_5072_p2;
wire   [7:0] trunc_ln76_6_fu_5078_p1;
wire   [0:0] icmp_ln77_12_fu_5090_p2;
wire   [0:0] icmp_ln91_11_fu_5104_p2;
wire   [0:0] icmp_ln92_10_fu_5114_p2;
wire   [8:0] select_ln91_11_fu_5108_p3;
wire   [8:0] select_ln92_10_fu_5118_p3;
wire   [0:0] icmp_ln92_11_fu_5124_p2;
wire   [0:0] icmp_ln91_12_fu_5138_p2;
wire   [8:0] select_ln92_11_fu_5130_p3;
wire   [8:0] select_ln91_12_fu_5142_p3;
wire   [0:0] icmp_ln91_13_fu_5148_p2;
wire   [0:0] icmp_ln92_12_fu_5162_p2;
wire   [0:0] or_ln192_40_fu_4996_p2;
wire   [8:0] zext_ln77_6_fu_5177_p1;
wire   [0:0] icmp_ln77_13_fu_5180_p2;
wire   [7:0] select_ln77_13_fu_5185_p3;
wire   [0:0] icmp_ln76_14_fu_5195_p2;
wire   [8:0] zext_ln76_6_fu_5191_p1;
wire   [8:0] select_ln76_14_fu_5199_p3;
wire   [0:0] icmp_ln76_15_fu_5205_p2;
wire   [7:0] trunc_ln76_7_fu_5211_p1;
wire   [7:0] select_ln76_15_fu_5215_p3;
wire   [0:0] icmp_ln77_14_fu_5227_p2;
wire   [8:0] zext_ln77_7_fu_5223_p1;
wire   [8:0] select_ln77_14_fu_5231_p3;
wire   [0:0] icmp_ln77_15_fu_5237_p2;
wire   [7:0] trunc_ln63_7_fu_5243_p1;
wire   [0:0] icmp_ln92_13_fu_5255_p2;
wire   [0:0] icmp_ln91_14_fu_5265_p2;
wire   [8:0] select_ln92_13_fu_5259_p3;
wire   [8:0] select_ln91_14_fu_5269_p3;
wire   [0:0] icmp_ln91_15_fu_5275_p2;
wire   [0:0] icmp_ln92_14_fu_5289_p2;
wire   [8:0] select_ln91_15_fu_5281_p3;
wire   [8:0] select_ln92_14_fu_5293_p3;
wire   [0:0] icmp_ln92_15_fu_5299_p2;
wire   [0:0] xor_ln425_1_fu_5320_p2;
wire   [8:0] zext_ln94_fu_5330_p1;
wire   [8:0] sub_ln94_fu_5333_p2;
wire   [0:0] icmp_ln94_fu_5338_p2;
wire   [7:0] sub_ln94_1_fu_5344_p2;
wire   [7:0] select_ln94_fu_5349_p3;
wire   [0:0] or_ln425_fu_5325_p2;
wire   [0:0] and_ln192_28_fu_5370_p2;
wire   [7:0] add_ln94_fu_5356_p2;
wire   [7:0] select_ln425_fu_5362_p3;
wire   [7:0] select_ln192_22_fu_5374_p3;
reg   [8:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 9'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter5 = 1'b0;
#0 ap_enable_reg_pp1_iter6 = 1'b0;
#0 ap_enable_reg_pp1_iter7 = 1'b0;
#0 ap_enable_reg_pp1_iter8 = 1'b0;
#0 ap_enable_reg_pp1_iter9 = 1'b0;
#0 ap_enable_reg_pp1_iter10 = 1'b0;
#0 ap_enable_reg_pp1_iter11 = 1'b0;
end

xFfast7x75682_bufbkb #(
    .DataWidth( 8 ),
    .AddressRange( 3840 ),
    .AddressWidth( 12 ))
buf_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_0_V_address0),
    .ce0(buf_0_V_ce0),
    .q0(buf_0_V_q0),
    .address1(buf_0_V_address1),
    .ce1(buf_0_V_ce1),
    .we1(buf_0_V_we1),
    .d1(buf_0_V_d1)
);

xFfast7x75682_bufbkb #(
    .DataWidth( 8 ),
    .AddressRange( 3840 ),
    .AddressWidth( 12 ))
buf_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_1_V_address0),
    .ce0(buf_1_V_ce0),
    .q0(buf_1_V_q0),
    .address1(buf_1_V_address1),
    .ce1(buf_1_V_ce1),
    .we1(buf_1_V_we1),
    .d1(buf_1_V_d1)
);

xFfast7x75682_bufbkb #(
    .DataWidth( 8 ),
    .AddressRange( 3840 ),
    .AddressWidth( 12 ))
buf_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_2_V_address0),
    .ce0(buf_2_V_ce0),
    .q0(buf_2_V_q0),
    .address1(buf_2_V_address1),
    .ce1(buf_2_V_ce1),
    .we1(buf_2_V_we1),
    .d1(buf_2_V_d1)
);

xFfast7x75682_bufbkb #(
    .DataWidth( 8 ),
    .AddressRange( 3840 ),
    .AddressWidth( 12 ))
buf_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_3_V_address0),
    .ce0(buf_3_V_ce0),
    .q0(buf_3_V_q0),
    .address1(buf_3_V_address1),
    .ce1(buf_3_V_ce1),
    .we1(buf_3_V_we1),
    .d1(p_src_mat_data_V_dout)
);

xFfast7x75682_bufbkb #(
    .DataWidth( 8 ),
    .AddressRange( 3840 ),
    .AddressWidth( 12 ))
buf_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_4_V_address0),
    .ce0(buf_4_V_ce0),
    .q0(buf_4_V_q0),
    .address1(buf_4_V_address1),
    .ce1(buf_4_V_ce1),
    .we1(buf_4_V_we1),
    .d1(p_src_mat_data_V_dout)
);

xFfast7x75682_bufbkb #(
    .DataWidth( 8 ),
    .AddressRange( 3840 ),
    .AddressWidth( 12 ))
buf_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_5_V_address0),
    .ce0(buf_5_V_ce0),
    .q0(buf_5_V_q0),
    .address1(buf_5_V_address1),
    .ce1(buf_5_V_ce1),
    .we1(buf_5_V_we1),
    .d1(p_src_mat_data_V_dout)
);

xFfast7x75682_bufbkb #(
    .DataWidth( 8 ),
    .AddressRange( 3840 ),
    .AddressWidth( 12 ))
buf_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_6_V_address0),
    .ce0(buf_6_V_ce0),
    .q0(buf_6_V_q0),
    .address1(buf_6_V_address1),
    .ce1(buf_6_V_ce1),
    .we1(buf_6_V_we1),
    .d1(p_src_mat_data_V_dout)
);

fast_accel_mux_73ibs #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 13 ),
    .din5_WIDTH( 13 ),
    .din6_WIDTH( 13 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 13 ))
fast_accel_mux_73ibs_U16(
    .din0(zero_ind_V_reg_651),
    .din1(row_ind_0_V_reg_640),
    .din2(row_ind_1_V_reg_629),
    .din3(row_ind_2_V_reg_618),
    .din4(row_ind_3_V_reg_607),
    .din5(row_ind_4_V_reg_596),
    .din6(row_ind_5_V_1_reg_586),
    .din7(trunc_ln544_reg_5657),
    .dout(tmp_9_i_fu_1579_p9)
);

fast_accel_mux_73jbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
fast_accel_mux_73jbC_U17(
    .din0(buf_0_V_q0),
    .din1(buf_1_V_q0),
    .din2(buf_2_V_q0),
    .din3(buf_3_V_q0),
    .din4(buf_4_V_q0),
    .din5(buf_5_V_q0),
    .din6(buf_6_V_q0),
    .din7(trunc_ln321_13_fu_1598_p1),
    .dout(tmp_4_i_fu_1602_p9)
);

fast_accel_mux_73jbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
fast_accel_mux_73jbC_U18(
    .din0(buf_0_V_q0),
    .din1(buf_1_V_q0),
    .din2(buf_2_V_q0),
    .din3(buf_3_V_q0),
    .din4(buf_4_V_q0),
    .din5(buf_5_V_q0),
    .din6(buf_6_V_q0),
    .din7(trunc_ln321_9_reg_5717),
    .dout(tmp_5_i_fu_1622_p9)
);

fast_accel_mux_73jbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
fast_accel_mux_73jbC_U19(
    .din0(buf_0_V_q0),
    .din1(buf_1_V_q0),
    .din2(buf_2_V_q0),
    .din3(buf_3_V_q0),
    .din4(buf_4_V_q0),
    .din5(buf_5_V_q0),
    .din6(buf_6_V_q0),
    .din7(trunc_ln321_13_fu_1598_p1),
    .dout(tmp_6_i_fu_1648_p9)
);

fast_accel_mux_73jbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
fast_accel_mux_73jbC_U20(
    .din0(buf_0_V_q0),
    .din1(buf_1_V_q0),
    .din2(buf_2_V_q0),
    .din3(buf_3_V_q0),
    .din4(buf_4_V_q0),
    .din5(buf_5_V_q0),
    .din6(buf_6_V_q0),
    .din7(trunc_ln321_10_reg_5722),
    .dout(tmp_7_i_fu_1668_p9)
);

fast_accel_mux_73jbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
fast_accel_mux_73jbC_U21(
    .din0(buf_0_V_q0),
    .din1(buf_1_V_q0),
    .din2(buf_2_V_q0),
    .din3(buf_3_V_q0),
    .din4(buf_4_V_q0),
    .din5(buf_5_V_q0),
    .din6(buf_6_V_q0),
    .din7(trunc_ln321_13_fu_1598_p1),
    .dout(tmp_8_i_fu_1694_p9)
);

fast_accel_mux_73jbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
fast_accel_mux_73jbC_U22(
    .din0(buf_0_V_q0),
    .din1(buf_1_V_q0),
    .din2(buf_2_V_q0),
    .din3(buf_3_V_q0),
    .din4(buf_4_V_q0),
    .din5(buf_5_V_q0),
    .din6(buf_6_V_q0),
    .din7(trunc_ln321_11_reg_5727),
    .dout(tmp_10_i_fu_1714_p9)
);

fast_accel_mux_73jbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
fast_accel_mux_73jbC_U23(
    .din0(buf_0_V_load_reg_5854),
    .din1(buf_1_V_load_reg_5866),
    .din2(buf_2_V_load_reg_5878),
    .din3(buf_3_V_load_reg_5890),
    .din4(buf_4_V_load_reg_5902),
    .din5(buf_5_V_load_reg_5914),
    .din6(buf_6_V_load_reg_5926),
    .din7(trunc_ln321_13_reg_5846),
    .dout(tmp_i_fu_1866_p9)
);

fast_accel_mux_73jbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
fast_accel_mux_73jbC_U24(
    .din0(buf_0_V_load_reg_5854),
    .din1(buf_1_V_load_reg_5866),
    .din2(buf_2_V_load_reg_5878),
    .din3(buf_3_V_load_reg_5890),
    .din4(buf_4_V_load_reg_5902),
    .din5(buf_5_V_load_reg_5914),
    .din6(buf_6_V_load_reg_5926),
    .din7(trunc_ln321_7_reg_5707),
    .dout(tmp_1_i_fu_1878_p9)
);

fast_accel_mux_73jbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
fast_accel_mux_73jbC_U25(
    .din0(buf_0_V_load_reg_5854),
    .din1(buf_1_V_load_reg_5866),
    .din2(buf_2_V_load_reg_5878),
    .din3(buf_3_V_load_reg_5890),
    .din4(buf_4_V_load_reg_5902),
    .din5(buf_5_V_load_reg_5914),
    .din6(buf_6_V_load_reg_5926),
    .din7(trunc_ln321_13_reg_5846),
    .dout(tmp_2_i_fu_1897_p9)
);

fast_accel_mux_73jbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
fast_accel_mux_73jbC_U26(
    .din0(buf_0_V_load_reg_5854),
    .din1(buf_1_V_load_reg_5866),
    .din2(buf_2_V_load_reg_5878),
    .din3(buf_3_V_load_reg_5890),
    .din4(buf_4_V_load_reg_5902),
    .din5(buf_5_V_load_reg_5914),
    .din6(buf_6_V_load_reg_5926),
    .din7(trunc_ln321_8_reg_5712),
    .dout(tmp_3_i_fu_1909_p9)
);

fast_accel_mux_73jbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
fast_accel_mux_73jbC_U27(
    .din0(buf_0_V_load_reg_5854),
    .din1(buf_1_V_load_reg_5866),
    .din2(buf_2_V_load_reg_5878),
    .din3(buf_3_V_load_reg_5890),
    .din4(buf_4_V_load_reg_5902),
    .din5(buf_5_V_load_reg_5914),
    .din6(buf_6_V_load_reg_5926),
    .din7(trunc_ln321_13_reg_5846),
    .dout(tmp_11_i_fu_1928_p9)
);

fast_accel_mux_73jbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
fast_accel_mux_73jbC_U28(
    .din0(buf_0_V_load_reg_5854),
    .din1(buf_1_V_load_reg_5866),
    .din2(buf_2_V_load_reg_5878),
    .din3(buf_3_V_load_reg_5890),
    .din4(buf_4_V_load_reg_5902),
    .din5(buf_5_V_load_reg_5914),
    .din6(buf_6_V_load_reg_5926),
    .din7(trunc_ln321_12_reg_5732),
    .dout(tmp_12_i_fu_1940_p9)
);

fast_accel_mux_73jbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
fast_accel_mux_73jbC_U29(
    .din0(buf_0_V_load_reg_5854),
    .din1(buf_1_V_load_reg_5866),
    .din2(buf_2_V_load_reg_5878),
    .din3(buf_3_V_load_reg_5890),
    .din4(buf_4_V_load_reg_5902),
    .din5(buf_5_V_load_reg_5914),
    .din6(buf_6_V_load_reg_5926),
    .din7(trunc_ln321_13_reg_5846),
    .dout(tmp_13_i_fu_1959_p9)
);

fast_accel_mux_73jbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
fast_accel_mux_73jbC_U30(
    .din0(buf_0_V_load_reg_5854),
    .din1(buf_1_V_load_reg_5866),
    .din2(buf_2_V_load_reg_5878),
    .din3(buf_3_V_load_reg_5890),
    .din4(buf_4_V_load_reg_5902),
    .din5(buf_5_V_load_reg_5914),
    .din6(buf_6_V_load_reg_5926),
    .din7(trunc_ln321_6_reg_5702),
    .dout(tmp_14_i_fu_1971_p9)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln535_fu_1332_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state4) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((icmp_ln887_fu_1223_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state4) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state4);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((icmp_ln887_fu_1223_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_condition_pp1_exit_iter0_state9) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((icmp_ln535_fu_1332_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state9)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state9);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter10 <= ap_enable_reg_pp1_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter11 <= ap_enable_reg_pp1_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter12 <= ap_enable_reg_pp1_iter11;
        end else if (((icmp_ln535_fu_1332_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
            ap_enable_reg_pp1_iter12 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter7 <= ap_enable_reg_pp1_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter8 <= ap_enable_reg_pp1_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter9 <= ap_enable_reg_pp1_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln495_fu_1150_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        i_op_assign_2_i_reg_543 <= init_buf_fu_1209_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        i_op_assign_2_i_reg_543 <= init_buf_2_fu_1266_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln495_fu_1150_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i_op_assign_i_reg_510 <= init_row_ind_fu_1156_p2;
    end else if ((~((p_image_width_c_full_n == 1'b0) | (p_image_height_c_full_n == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_op_assign_i_reg_510 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln510_fu_1237_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        index_assign_i_reg_553 <= read_index_fu_1249_p2;
    end else if (((icmp_ln887_fu_1223_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        index_assign_i_reg_553 <= read_index_0_i_i_i_reg_531;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln495_fu_1150_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        indvars_iv_i_i_i_reg_521 <= zext_ln510_fu_1213_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        indvars_iv_i_i_i_reg_521 <= add_ln506_fu_1272_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln495_fu_1150_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        read_index_0_i_i_i_reg_531 <= 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        read_index_0_i_i_i_reg_531 <= add_ln516_reg_5536;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        row_ind_0_V_reg_640 <= row_ind_1_V_reg_629;
    end else if (((icmp_ln521_fu_1277_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        row_ind_0_V_reg_640 <= row_ind_6_V_1_load_reg_5471;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        row_ind_1_V_reg_629 <= row_ind_2_V_reg_618;
    end else if (((icmp_ln521_fu_1277_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        row_ind_1_V_reg_629 <= row_ind_6_V_2_load_reg_5476;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        row_ind_2_V_reg_618 <= row_ind_3_V_reg_607;
    end else if (((icmp_ln521_fu_1277_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        row_ind_2_V_reg_618 <= row_ind_6_V_3_load_reg_5481;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        row_ind_3_V_reg_607 <= row_ind_4_V_reg_596;
    end else if (((icmp_ln521_fu_1277_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        row_ind_3_V_reg_607 <= row_ind_6_V_4_load_reg_5486;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        row_ind_4_V_reg_596 <= row_ind_5_V_1_reg_586;
    end else if (((icmp_ln521_fu_1277_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        row_ind_4_V_reg_596 <= row_ind_6_V_5_load_reg_5491;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        row_ind_5_V_1_reg_586 <= zero_ind_V_reg_651;
    end else if (((icmp_ln521_fu_1277_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        row_ind_5_V_1_reg_586 <= row_ind_6_V_6_load_reg_5496;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln265_reg_5742_pp1_iter4_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        src_buf_0_2_0_i_i_i_reg_1035 <= select_ln447_reg_6425;
    end else if (((icmp_ln535_fu_1332_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        src_buf_0_2_0_i_i_i_reg_1035 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln265_reg_5742_pp1_iter4_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        src_buf_0_3_0_i_i_i_reg_1023 <= select_ln447_1_reg_6430;
    end else if (((icmp_ln535_fu_1332_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        src_buf_0_3_0_i_i_i_reg_1023 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln265_reg_5742_pp1_iter4_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        src_buf_0_4_0_i_i_i_reg_1011 <= select_ln447_2_reg_6435;
    end else if (((icmp_ln535_fu_1332_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        src_buf_0_4_0_i_i_i_reg_1011 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln265_reg_5742_pp1_iter4_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        src_buf_0_5_0_i_i_i_reg_999 <= select_ln418_reg_6031;
    end else if (((icmp_ln535_fu_1332_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        src_buf_0_5_0_i_i_i_reg_999 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln265_reg_5742_pp1_iter4_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        src_buf_1_1_0_i_i_i_reg_987 <= select_ln447_3_reg_6440;
    end else if (((icmp_ln535_fu_1332_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        src_buf_1_1_0_i_i_i_reg_987 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln265_reg_5742_pp1_iter4_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        src_buf_1_2_0_i_i_i_reg_975 <= select_ln447_4_reg_6445;
    end else if (((icmp_ln535_fu_1332_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        src_buf_1_2_0_i_i_i_reg_975 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln265_reg_5742_pp1_iter4_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        src_buf_1_3_0_i_i_i_reg_963 <= select_ln447_5_reg_6450;
    end else if (((icmp_ln535_fu_1332_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        src_buf_1_3_0_i_i_i_reg_963 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln265_reg_5742_pp1_iter4_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        src_buf_1_4_0_i_i_i_reg_951 <= select_ln447_6_reg_6455;
    end else if (((icmp_ln535_fu_1332_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        src_buf_1_4_0_i_i_i_reg_951 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln265_reg_5742_pp1_iter4_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        src_buf_1_5_0_i_i_i_reg_939 <= select_ln418_1_reg_6036;
    end else if (((icmp_ln535_fu_1332_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        src_buf_1_5_0_i_i_i_reg_939 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln265_reg_5742_pp1_iter4_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        src_buf_2_0_0_i_i_i_reg_927 <= select_ln447_7_reg_5956_pp1_iter4_reg;
    end else if (((icmp_ln535_fu_1332_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        src_buf_2_0_0_i_i_i_reg_927 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln265_reg_5742_pp1_iter3_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        src_buf_2_1_0_i_i_i_reg_915 <= select_ln447_8_reg_5961;
    end else if (((icmp_ln535_fu_1332_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        src_buf_2_1_0_i_i_i_reg_915 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln265_reg_5742_pp1_iter3_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        src_buf_2_2_0_i_i_i_reg_903 <= select_ln447_9_reg_5966;
    end else if (((icmp_ln535_fu_1332_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        src_buf_2_2_0_i_i_i_reg_903 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln265_reg_5742_pp1_iter3_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        src_buf_2_3_0_i_i_i_reg_891 <= select_ln447_10_reg_5971;
    end else if (((icmp_ln535_fu_1332_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        src_buf_2_3_0_i_i_i_reg_891 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln265_reg_5742_pp1_iter3_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        src_buf_2_4_0_i_i_i_reg_879 <= select_ln447_11_reg_5976;
    end else if (((icmp_ln535_fu_1332_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        src_buf_2_4_0_i_i_i_reg_879 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln265_reg_5742_pp1_iter3_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        src_buf_2_5_0_i_i_i_reg_867 <= select_ln418_2_reg_5938;
    end else if (((icmp_ln535_fu_1332_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        src_buf_2_5_0_i_i_i_reg_867 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln265_reg_5742_pp1_iter4_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        src_buf_3_0_0_i_i_i_reg_855 <= select_ln447_12_reg_5981_pp1_iter4_reg;
    end else if (((icmp_ln535_fu_1332_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        src_buf_3_0_0_i_i_i_reg_855 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln265_reg_5742_pp1_iter3_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        src_buf_3_1_0_i_i_i_reg_843 <= select_ln447_13_reg_5986;
    end else if (((icmp_ln535_fu_1332_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        src_buf_3_1_0_i_i_i_reg_843 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln265_reg_5742_pp1_iter3_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        src_buf_3_2_0_i_i_i_reg_831 <= select_ln447_14_reg_5991;
    end else if (((icmp_ln535_fu_1332_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        src_buf_3_2_0_i_i_i_reg_831 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln265_reg_5742_pp1_iter3_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        src_buf_3_3_0_i_i_i_reg_819 <= select_ln447_15_reg_5996;
    end else if (((icmp_ln535_fu_1332_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        src_buf_3_3_0_i_i_i_reg_819 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln265_reg_5742_pp1_iter3_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        src_buf_3_4_0_i_i_i_reg_807 <= select_ln447_16_reg_6001;
    end else if (((icmp_ln535_fu_1332_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        src_buf_3_4_0_i_i_i_reg_807 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln265_reg_5742_pp1_iter3_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        src_buf_3_5_0_i_i_i_reg_795 <= select_ln418_3_reg_5944;
    end else if (((icmp_ln535_fu_1332_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        src_buf_3_5_0_i_i_i_reg_795 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln265_reg_5742_pp1_iter4_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        src_buf_4_0_0_i_i_i_reg_783 <= select_ln447_17_reg_6006_pp1_iter4_reg;
    end else if (((icmp_ln535_fu_1332_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        src_buf_4_0_0_i_i_i_reg_783 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln265_reg_5742_pp1_iter3_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        src_buf_4_1_0_i_i_i_reg_771 <= select_ln447_18_reg_6011;
    end else if (((icmp_ln535_fu_1332_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        src_buf_4_1_0_i_i_i_reg_771 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln265_reg_5742_pp1_iter3_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        src_buf_4_2_0_i_i_i_reg_759 <= select_ln447_19_reg_6016;
    end else if (((icmp_ln535_fu_1332_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        src_buf_4_2_0_i_i_i_reg_759 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln265_reg_5742_pp1_iter3_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        src_buf_4_3_0_i_i_i_reg_747 <= select_ln447_20_reg_6021;
    end else if (((icmp_ln535_fu_1332_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        src_buf_4_3_0_i_i_i_reg_747 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln265_reg_5742_pp1_iter3_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        src_buf_4_4_0_i_i_i_reg_735 <= select_ln447_21_reg_6026;
    end else if (((icmp_ln535_fu_1332_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        src_buf_4_4_0_i_i_i_reg_735 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln265_reg_5742_pp1_iter3_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        src_buf_4_5_0_i_i_i_reg_723 <= select_ln418_4_reg_5950;
    end else if (((icmp_ln535_fu_1332_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        src_buf_4_5_0_i_i_i_reg_723 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln265_reg_5742_pp1_iter4_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        src_buf_5_1_0_i_i_i_reg_711 <= select_ln447_22_reg_6460;
    end else if (((icmp_ln535_fu_1332_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        src_buf_5_1_0_i_i_i_reg_711 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln265_reg_5742_pp1_iter4_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        src_buf_5_2_0_i_i_i_reg_699 <= select_ln447_23_reg_6465;
    end else if (((icmp_ln535_fu_1332_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        src_buf_5_2_0_i_i_i_reg_699 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln265_reg_5742_pp1_iter4_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        src_buf_5_3_0_i_i_i_reg_687 <= select_ln447_24_reg_6470;
    end else if (((icmp_ln535_fu_1332_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        src_buf_5_3_0_i_i_i_reg_687 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln265_reg_5742_pp1_iter4_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        src_buf_5_4_0_i_i_i_reg_675 <= select_ln447_25_reg_6475;
    end else if (((icmp_ln535_fu_1332_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        src_buf_5_4_0_i_i_i_reg_675 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln265_reg_5742_pp1_iter4_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        src_buf_5_5_0_i_i_i_reg_1047 <= select_ln418_5_reg_6041;
    end else if (((icmp_ln535_fu_1332_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        src_buf_5_5_0_i_i_i_reg_1047 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln265_reg_5742_pp1_iter4_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        src_buf_6_2_0_i_i_i_reg_1059 <= select_ln447_26_reg_6480;
    end else if (((icmp_ln535_fu_1332_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        src_buf_6_2_0_i_i_i_reg_1059 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln265_reg_5742_pp1_iter4_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        src_buf_6_3_0_i_i_i_reg_1071 <= select_ln447_27_reg_6485;
    end else if (((icmp_ln535_fu_1332_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        src_buf_6_3_0_i_i_i_reg_1071 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln265_reg_5742_pp1_iter4_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        src_buf_6_4_0_i_i_i_reg_1083 <= select_ln447_28_reg_6490;
    end else if (((icmp_ln535_fu_1332_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        src_buf_6_4_0_i_i_i_reg_1083 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln265_reg_5742_pp1_iter4_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        src_buf_6_5_0_i_i_i_reg_1095 <= select_ln418_6_reg_6046;
    end else if (((icmp_ln535_fu_1332_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        src_buf_6_5_0_i_i_i_reg_1095 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln510_reg_5545 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t_V_4_reg_563 <= col_V_3_reg_5549;
    end else if (((icmp_ln887_fu_1223_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        t_V_4_reg_563 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        t_V_5_reg_663 <= row_V_fu_5394_p2;
    end else if (((icmp_ln521_fu_1277_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        t_V_5_reg_663 <= 13'd3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln265_reg_5742 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        t_V_6_reg_1107 <= col_V_4_reg_5746;
    end else if (((icmp_ln535_fu_1332_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        t_V_6_reg_1107 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_fu_1223_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        t_V_reg_575 <= 12'd0;
    end else if (((icmp_ln521_fu_1277_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        t_V_reg_575 <= col_V_fu_1282_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        zero_ind_V_reg_651 <= row_ind_0_V_reg_640;
    end else if (((icmp_ln521_fu_1277_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        zero_ind_V_reg_651 <= row_ind_6_V_load_reg_5466;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln265_reg_5742_pp1_iter10_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter11 == 1'b1))) begin
        OutputValues_V_0_0_i_fu_220 <= select_ln430_fu_5382_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln271_reg_5763_pp1_iter4_reg) & (icmp_ln265_reg_5742_pp1_iter4_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        add_ln197_4_reg_6571 <= add_ln197_4_fu_3261_p2;
        and_ln192_22_reg_6576 <= and_ln192_22_fu_3273_p2;
        icmp_ln169_5_reg_6513 <= icmp_ln169_5_fu_2978_p2;
        icmp_ln171_5_reg_6519 <= icmp_ln171_5_fu_2982_p2;
        icmp_ln192_14_reg_6534 <= icmp_ln192_14_fu_3111_p2;
        icmp_ln192_17_reg_6539 <= icmp_ln192_17_fu_3217_p2;
        icmp_ln192_18_reg_6544 <= icmp_ln192_18_fu_3223_p2;
        icmp_ln192_19_reg_6559 <= icmp_ln192_19_fu_3249_p2;
        icmp_ln192_20_reg_6565 <= icmp_ln192_20_fu_3255_p2;
        icmp_ln194_2_reg_6549 <= icmp_ln194_2_fu_3235_p2;
        icmp_ln76_1_reg_6699 <= icmp_ln76_1_fu_3741_p2;
        or_ln169_reg_6495 <= or_ln169_fu_2846_p2;
        or_ln192_25_reg_6582 <= or_ln192_25_fu_3279_p2;
        or_ln192_6_reg_6524 <= or_ln192_6_fu_3028_p2;
        or_ln192_7_reg_6529 <= or_ln192_7_fu_3044_p2;
        select_ln169_7_reg_6500 <= select_ln169_7_fu_2940_p3;
        select_ln169_9_reg_6506 <= select_ln169_9_fu_2970_p3;
        select_ln192_9_reg_6554 <= select_ln192_9_fu_3241_p3;
        select_ln59_1_reg_6587 <= select_ln59_1_fu_3547_p3;
        select_ln59_2_reg_6603 <= select_ln59_2_fu_3573_p3;
        select_ln59_3_reg_6619 <= select_ln59_3_fu_3599_p3;
        select_ln59_4_reg_6635 <= select_ln59_4_fu_3627_p3;
        select_ln59_5_reg_6651 <= select_ln59_5_fu_3655_p3;
        select_ln59_6_reg_6667 <= select_ln59_6_fu_3683_p3;
        select_ln59_7_reg_6683 <= select_ln59_7_fu_3709_p3;
        select_ln60_1_reg_6595 <= select_ln60_1_fu_3560_p3;
        select_ln60_2_reg_6611 <= select_ln60_2_fu_3586_p3;
        select_ln60_3_reg_6627 <= select_ln60_3_fu_3613_p3;
        select_ln60_4_reg_6643 <= select_ln60_4_fu_3641_p3;
        select_ln60_5_reg_6659 <= select_ln60_5_fu_3669_p3;
        select_ln60_6_reg_6675 <= select_ln60_6_fu_3696_p3;
        select_ln60_7_reg_6691 <= select_ln60_7_fu_3722_p3;
        select_ln77_reg_6709 <= select_ln77_fu_3755_p3;
        select_ln91_1_reg_6719 <= select_ln91_1_fu_3783_p3;
        select_ln92_reg_6725 <= select_ln92_fu_3795_p3;
        trunc_ln63_reg_6714 <= trunc_ln63_fu_3762_p1;
        trunc_ln76_reg_6704 <= trunc_ln76_fu_3746_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln271_reg_5763_pp1_iter3_reg) & (icmp_ln265_reg_5742_pp1_iter3_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        add_ln197_reg_6305 <= add_ln197_fu_2521_p2;
        icmp_ln162_7_reg_6247 <= icmp_ln162_7_fu_2413_p2;
        icmp_ln164_7_reg_6253 <= icmp_ln164_7_fu_2418_p2;
        icmp_ln169_reg_6230 <= icmp_ln169_fu_2211_p2;
        icmp_ln171_reg_6236 <= icmp_ln171_fu_2216_p2;
        icmp_ln192_10_reg_6339 <= icmp_ln192_10_fu_2563_p2;
        icmp_ln192_11_reg_6345 <= icmp_ln192_11_fu_2569_p2;
        icmp_ln192_1_reg_6263 <= icmp_ln192_1_fu_2435_p2;
        icmp_ln192_2_reg_6274 <= icmp_ln192_2_fu_2447_p2;
        icmp_ln192_3_reg_6279 <= icmp_ln192_3_fu_2459_p2;
        icmp_ln192_4_reg_6289 <= icmp_ln192_4_fu_2497_p2;
        icmp_ln192_5_reg_6294 <= icmp_ln192_5_fu_2509_p2;
        icmp_ln192_6_reg_6310 <= icmp_ln192_6_fu_2527_p2;
        icmp_ln192_7_reg_6315 <= icmp_ln192_7_fu_2539_p2;
        icmp_ln192_8_reg_6327 <= icmp_ln192_8_fu_2551_p2;
        icmp_ln192_9_reg_6333 <= icmp_ln192_9_fu_2557_p2;
        icmp_ln192_reg_6258 <= icmp_ln192_fu_2423_p2;
        icmp_ln54_2_reg_6412 <= icmp_ln54_2_fu_2721_p2;
        icmp_ln54_reg_6391 <= icmp_ln54_fu_2687_p2;
        or_ln192_1_reg_6284 <= or_ln192_1_fu_2465_p2;
        or_ln192_3_reg_6299 <= or_ln192_3_fu_2515_p2;
        or_ln192_4_reg_6320 <= or_ln192_4_fu_2545_p2;
        or_ln192_reg_6269 <= or_ln192_fu_2441_p2;
        select_ln162_13_reg_6241 <= select_ln162_13_fu_2405_p3;
        select_ln162_1_reg_6225 <= select_ln162_1_fu_2203_p3;
        select_ln49_1_reg_6364 <= select_ln49_1_fu_2609_p3;
        select_ln49_2_reg_6371 <= select_ln49_2_fu_2637_p3;
        select_ln49_3_reg_6378 <= select_ln49_3_fu_2665_p3;
        select_ln49_reg_6351 <= select_ln49_fu_2581_p3;
        select_ln50_3_reg_6385 <= select_ln50_3_fu_2679_p3;
        select_ln50_reg_6358 <= select_ln50_fu_2595_p3;
        select_ln55_1_reg_6404 <= select_ln55_1_fu_2713_p3;
        select_ln55_2_reg_6417 <= select_ln55_2_fu_2733_p3;
        select_ln55_reg_6396 <= select_ln55_fu_2699_p3;
        sub_ln1354_10_reg_6119 <= sub_ln1354_10_fu_2103_p2;
        sub_ln1354_11_reg_6127 <= sub_ln1354_11_fu_2113_p2;
        sub_ln1354_12_reg_6141 <= sub_ln1354_12_fu_2123_p2;
        sub_ln1354_13_reg_6155 <= sub_ln1354_13_fu_2133_p2;
        sub_ln1354_14_reg_6169 <= sub_ln1354_14_fu_2143_p2;
        sub_ln1354_15_reg_6183 <= sub_ln1354_15_fu_2153_p2;
        sub_ln1354_16_reg_6197 <= sub_ln1354_16_fu_2163_p2;
        sub_ln1354_17_reg_6211 <= sub_ln1354_17_fu_2173_p2;
        sub_ln1354_3_reg_6063 <= sub_ln1354_3_fu_2036_p2;
        sub_ln1354_4_reg_6071 <= sub_ln1354_4_fu_2046_p2;
        sub_ln1354_5_reg_6079 <= sub_ln1354_5_fu_2055_p2;
        sub_ln1354_6_reg_6087 <= sub_ln1354_6_fu_2064_p2;
        sub_ln1354_7_reg_6095 <= sub_ln1354_7_fu_2073_p2;
        sub_ln1354_8_reg_6103 <= sub_ln1354_8_fu_2083_p2;
        sub_ln1354_9_reg_6111 <= sub_ln1354_9_fu_2093_p2;
        sub_ln1354_reg_6051 <= sub_ln1354_fu_2026_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_fu_1223_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        add_ln516_reg_5536 <= add_ln516_fu_1228_p2;
        trunc_ln321_reg_5541 <= trunc_ln321_fu_1233_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln521_fu_1277_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        add_ln535_1_reg_5642 <= add_ln535_1_fu_1322_p2;
        add_ln535_reg_5637 <= add_ln535_fu_1317_p2;
        sext_ln407_reg_5588 <= sext_ln407_fu_1304_p1;
        sub_ln171_reg_5615 <= sub_ln171_fu_1311_p2;
        zext_ln1353_reg_5583[11 : 0] <= zext_ln1353_fu_1295_p1[11 : 0];
        zext_ln37_reg_5594[7 : 0] <= zext_ln37_fu_1308_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp1_stage0_11001)) begin
        and_ln192_22_reg_6576_pp1_iter6_reg <= and_ln192_22_reg_6576;
        and_ln192_22_reg_6576_pp1_iter7_reg <= and_ln192_22_reg_6576_pp1_iter6_reg;
        and_ln192_27_reg_6886_pp1_iter10_reg <= and_ln192_27_reg_6886;
        and_ln271_reg_5763_pp1_iter10_reg <= and_ln271_reg_5763_pp1_iter9_reg;
        and_ln271_reg_5763_pp1_iter2_reg <= and_ln271_reg_5763_pp1_iter1_reg;
        and_ln271_reg_5763_pp1_iter3_reg <= and_ln271_reg_5763_pp1_iter2_reg;
        and_ln271_reg_5763_pp1_iter4_reg <= and_ln271_reg_5763_pp1_iter3_reg;
        and_ln271_reg_5763_pp1_iter5_reg <= and_ln271_reg_5763_pp1_iter4_reg;
        and_ln271_reg_5763_pp1_iter6_reg <= and_ln271_reg_5763_pp1_iter5_reg;
        and_ln271_reg_5763_pp1_iter7_reg <= and_ln271_reg_5763_pp1_iter6_reg;
        and_ln271_reg_5763_pp1_iter8_reg <= and_ln271_reg_5763_pp1_iter7_reg;
        and_ln271_reg_5763_pp1_iter9_reg <= and_ln271_reg_5763_pp1_iter8_reg;
        and_ln425_1_reg_5803_pp1_iter10_reg <= and_ln425_1_reg_5803_pp1_iter9_reg;
        and_ln425_1_reg_5803_pp1_iter3_reg <= and_ln425_1_reg_5803;
        and_ln425_1_reg_5803_pp1_iter4_reg <= and_ln425_1_reg_5803_pp1_iter3_reg;
        and_ln425_1_reg_5803_pp1_iter5_reg <= and_ln425_1_reg_5803_pp1_iter4_reg;
        and_ln425_1_reg_5803_pp1_iter6_reg <= and_ln425_1_reg_5803_pp1_iter5_reg;
        and_ln425_1_reg_5803_pp1_iter7_reg <= and_ln425_1_reg_5803_pp1_iter6_reg;
        and_ln425_1_reg_5803_pp1_iter8_reg <= and_ln425_1_reg_5803_pp1_iter7_reg;
        and_ln425_1_reg_5803_pp1_iter9_reg <= and_ln425_1_reg_5803_pp1_iter8_reg;
        icmp_ln192_10_reg_6339_pp1_iter5_reg <= icmp_ln192_10_reg_6339;
        icmp_ln192_10_reg_6339_pp1_iter6_reg <= icmp_ln192_10_reg_6339_pp1_iter5_reg;
        icmp_ln192_10_reg_6339_pp1_iter7_reg <= icmp_ln192_10_reg_6339_pp1_iter6_reg;
        icmp_ln192_11_reg_6345_pp1_iter5_reg <= icmp_ln192_11_reg_6345;
        icmp_ln192_11_reg_6345_pp1_iter6_reg <= icmp_ln192_11_reg_6345_pp1_iter5_reg;
        icmp_ln192_11_reg_6345_pp1_iter7_reg <= icmp_ln192_11_reg_6345_pp1_iter6_reg;
        icmp_ln192_14_reg_6534_pp1_iter6_reg <= icmp_ln192_14_reg_6534;
        icmp_ln192_14_reg_6534_pp1_iter7_reg <= icmp_ln192_14_reg_6534_pp1_iter6_reg;
        icmp_ln192_1_reg_6263_pp1_iter5_reg <= icmp_ln192_1_reg_6263;
        icmp_ln192_1_reg_6263_pp1_iter6_reg <= icmp_ln192_1_reg_6263_pp1_iter5_reg;
        icmp_ln192_2_reg_6274_pp1_iter5_reg <= icmp_ln192_2_reg_6274;
        icmp_ln192_2_reg_6274_pp1_iter6_reg <= icmp_ln192_2_reg_6274_pp1_iter5_reg;
        icmp_ln192_3_reg_6279_pp1_iter5_reg <= icmp_ln192_3_reg_6279;
        icmp_ln192_3_reg_6279_pp1_iter6_reg <= icmp_ln192_3_reg_6279_pp1_iter5_reg;
        icmp_ln192_4_reg_6289_pp1_iter5_reg <= icmp_ln192_4_reg_6289;
        icmp_ln192_4_reg_6289_pp1_iter6_reg <= icmp_ln192_4_reg_6289_pp1_iter5_reg;
        icmp_ln192_5_reg_6294_pp1_iter5_reg <= icmp_ln192_5_reg_6294;
        icmp_ln192_5_reg_6294_pp1_iter6_reg <= icmp_ln192_5_reg_6294_pp1_iter5_reg;
        icmp_ln192_6_reg_6310_pp1_iter5_reg <= icmp_ln192_6_reg_6310;
        icmp_ln192_6_reg_6310_pp1_iter6_reg <= icmp_ln192_6_reg_6310_pp1_iter5_reg;
        icmp_ln192_6_reg_6310_pp1_iter7_reg <= icmp_ln192_6_reg_6310_pp1_iter6_reg;
        icmp_ln192_7_reg_6315_pp1_iter5_reg <= icmp_ln192_7_reg_6315;
        icmp_ln192_7_reg_6315_pp1_iter6_reg <= icmp_ln192_7_reg_6315_pp1_iter5_reg;
        icmp_ln192_7_reg_6315_pp1_iter7_reg <= icmp_ln192_7_reg_6315_pp1_iter6_reg;
        icmp_ln192_8_reg_6327_pp1_iter5_reg <= icmp_ln192_8_reg_6327;
        icmp_ln192_8_reg_6327_pp1_iter6_reg <= icmp_ln192_8_reg_6327_pp1_iter5_reg;
        icmp_ln192_8_reg_6327_pp1_iter7_reg <= icmp_ln192_8_reg_6327_pp1_iter6_reg;
        icmp_ln192_9_reg_6333_pp1_iter5_reg <= icmp_ln192_9_reg_6333;
        icmp_ln192_9_reg_6333_pp1_iter6_reg <= icmp_ln192_9_reg_6333_pp1_iter5_reg;
        icmp_ln192_9_reg_6333_pp1_iter7_reg <= icmp_ln192_9_reg_6333_pp1_iter6_reg;
        icmp_ln192_reg_6258_pp1_iter5_reg <= icmp_ln192_reg_6258;
        icmp_ln192_reg_6258_pp1_iter6_reg <= icmp_ln192_reg_6258_pp1_iter5_reg;
        icmp_ln265_reg_5742_pp1_iter10_reg <= icmp_ln265_reg_5742_pp1_iter9_reg;
        icmp_ln265_reg_5742_pp1_iter2_reg <= icmp_ln265_reg_5742_pp1_iter1_reg;
        icmp_ln265_reg_5742_pp1_iter3_reg <= icmp_ln265_reg_5742_pp1_iter2_reg;
        icmp_ln265_reg_5742_pp1_iter4_reg <= icmp_ln265_reg_5742_pp1_iter3_reg;
        icmp_ln265_reg_5742_pp1_iter5_reg <= icmp_ln265_reg_5742_pp1_iter4_reg;
        icmp_ln265_reg_5742_pp1_iter6_reg <= icmp_ln265_reg_5742_pp1_iter5_reg;
        icmp_ln265_reg_5742_pp1_iter7_reg <= icmp_ln265_reg_5742_pp1_iter6_reg;
        icmp_ln265_reg_5742_pp1_iter8_reg <= icmp_ln265_reg_5742_pp1_iter7_reg;
        icmp_ln265_reg_5742_pp1_iter9_reg <= icmp_ln265_reg_5742_pp1_iter8_reg;
        icmp_ln879_reg_5813_pp1_iter3_reg <= icmp_ln879_reg_5813;
        icmp_ln887_4_reg_5751_pp1_iter2_reg <= icmp_ln887_4_reg_5751_pp1_iter1_reg;
        icmp_ln887_4_reg_5751_pp1_iter3_reg <= icmp_ln887_4_reg_5751_pp1_iter2_reg;
        icmp_ln891_1_reg_5809_pp1_iter10_reg <= icmp_ln891_1_reg_5809_pp1_iter9_reg;
        icmp_ln891_1_reg_5809_pp1_iter11_reg <= icmp_ln891_1_reg_5809_pp1_iter10_reg;
        icmp_ln891_1_reg_5809_pp1_iter3_reg <= icmp_ln891_1_reg_5809;
        icmp_ln891_1_reg_5809_pp1_iter4_reg <= icmp_ln891_1_reg_5809_pp1_iter3_reg;
        icmp_ln891_1_reg_5809_pp1_iter5_reg <= icmp_ln891_1_reg_5809_pp1_iter4_reg;
        icmp_ln891_1_reg_5809_pp1_iter6_reg <= icmp_ln891_1_reg_5809_pp1_iter5_reg;
        icmp_ln891_1_reg_5809_pp1_iter7_reg <= icmp_ln891_1_reg_5809_pp1_iter6_reg;
        icmp_ln891_1_reg_5809_pp1_iter8_reg <= icmp_ln891_1_reg_5809_pp1_iter7_reg;
        icmp_ln891_1_reg_5809_pp1_iter9_reg <= icmp_ln891_1_reg_5809_pp1_iter8_reg;
        or_ln169_reg_6495_pp1_iter6_reg <= or_ln169_reg_6495;
        or_ln169_reg_6495_pp1_iter7_reg <= or_ln169_reg_6495_pp1_iter6_reg;
        or_ln192_1_reg_6284_pp1_iter5_reg <= or_ln192_1_reg_6284;
        or_ln192_1_reg_6284_pp1_iter6_reg <= or_ln192_1_reg_6284_pp1_iter5_reg;
        or_ln192_25_reg_6582_pp1_iter6_reg <= or_ln192_25_reg_6582;
        or_ln192_25_reg_6582_pp1_iter7_reg <= or_ln192_25_reg_6582_pp1_iter6_reg;
        or_ln192_25_reg_6582_pp1_iter8_reg <= or_ln192_25_reg_6582_pp1_iter7_reg;
        or_ln192_26_reg_6743_pp1_iter7_reg <= or_ln192_26_reg_6743;
        or_ln192_26_reg_6743_pp1_iter8_reg <= or_ln192_26_reg_6743_pp1_iter7_reg;
        or_ln192_28_reg_6748_pp1_iter7_reg <= or_ln192_28_reg_6748;
        or_ln192_28_reg_6748_pp1_iter8_reg <= or_ln192_28_reg_6748_pp1_iter7_reg;
        or_ln192_29_reg_6753_pp1_iter7_reg <= or_ln192_29_reg_6753;
        or_ln192_29_reg_6753_pp1_iter8_reg <= or_ln192_29_reg_6753_pp1_iter7_reg;
        or_ln192_3_reg_6299_pp1_iter5_reg <= or_ln192_3_reg_6299;
        or_ln192_3_reg_6299_pp1_iter6_reg <= or_ln192_3_reg_6299_pp1_iter5_reg;
        or_ln192_4_reg_6320_pp1_iter5_reg <= or_ln192_4_reg_6320;
        or_ln192_4_reg_6320_pp1_iter6_reg <= or_ln192_4_reg_6320_pp1_iter5_reg;
        or_ln192_6_reg_6524_pp1_iter6_reg <= or_ln192_6_reg_6524;
        or_ln192_6_reg_6524_pp1_iter7_reg <= or_ln192_6_reg_6524_pp1_iter6_reg;
        or_ln192_7_reg_6529_pp1_iter6_reg <= or_ln192_7_reg_6529;
        or_ln192_7_reg_6529_pp1_iter7_reg <= or_ln192_7_reg_6529_pp1_iter6_reg;
        or_ln192_reg_6269_pp1_iter5_reg <= or_ln192_reg_6269;
        or_ln192_reg_6269_pp1_iter6_reg <= or_ln192_reg_6269_pp1_iter5_reg;
        select_ln162_1_reg_6225_pp1_iter5_reg <= select_ln162_1_reg_6225;
        select_ln447_12_reg_5981_pp1_iter4_reg <= select_ln447_12_reg_5981;
        select_ln447_17_reg_6006_pp1_iter4_reg <= select_ln447_17_reg_6006;
        select_ln447_7_reg_5956_pp1_iter4_reg <= select_ln447_7_reg_5956;
        select_ln59_2_reg_6603_pp1_iter6_reg <= select_ln59_2_reg_6603;
        select_ln59_3_reg_6619_pp1_iter6_reg <= select_ln59_3_reg_6619;
        select_ln59_4_reg_6635_pp1_iter6_reg <= select_ln59_4_reg_6635;
        select_ln59_4_reg_6635_pp1_iter7_reg <= select_ln59_4_reg_6635_pp1_iter6_reg;
        select_ln59_5_reg_6651_pp1_iter6_reg <= select_ln59_5_reg_6651;
        select_ln59_5_reg_6651_pp1_iter7_reg <= select_ln59_5_reg_6651_pp1_iter6_reg;
        select_ln59_5_reg_6651_pp1_iter8_reg <= select_ln59_5_reg_6651_pp1_iter7_reg;
        select_ln59_6_reg_6667_pp1_iter6_reg <= select_ln59_6_reg_6667;
        select_ln59_6_reg_6667_pp1_iter7_reg <= select_ln59_6_reg_6667_pp1_iter6_reg;
        select_ln59_6_reg_6667_pp1_iter8_reg <= select_ln59_6_reg_6667_pp1_iter7_reg;
        select_ln59_7_reg_6683_pp1_iter6_reg <= select_ln59_7_reg_6683;
        select_ln59_7_reg_6683_pp1_iter7_reg <= select_ln59_7_reg_6683_pp1_iter6_reg;
        select_ln59_7_reg_6683_pp1_iter8_reg <= select_ln59_7_reg_6683_pp1_iter7_reg;
        select_ln59_7_reg_6683_pp1_iter9_reg <= select_ln59_7_reg_6683_pp1_iter8_reg;
        select_ln60_2_reg_6611_pp1_iter6_reg <= select_ln60_2_reg_6611;
        select_ln60_3_reg_6627_pp1_iter6_reg <= select_ln60_3_reg_6627;
        select_ln60_4_reg_6643_pp1_iter6_reg <= select_ln60_4_reg_6643;
        select_ln60_4_reg_6643_pp1_iter7_reg <= select_ln60_4_reg_6643_pp1_iter6_reg;
        select_ln60_5_reg_6659_pp1_iter6_reg <= select_ln60_5_reg_6659;
        select_ln60_5_reg_6659_pp1_iter7_reg <= select_ln60_5_reg_6659_pp1_iter6_reg;
        select_ln60_5_reg_6659_pp1_iter8_reg <= select_ln60_5_reg_6659_pp1_iter7_reg;
        select_ln60_6_reg_6675_pp1_iter6_reg <= select_ln60_6_reg_6675;
        select_ln60_6_reg_6675_pp1_iter7_reg <= select_ln60_6_reg_6675_pp1_iter6_reg;
        select_ln60_6_reg_6675_pp1_iter8_reg <= select_ln60_6_reg_6675_pp1_iter7_reg;
        select_ln60_7_reg_6691_pp1_iter6_reg <= select_ln60_7_reg_6691;
        select_ln60_7_reg_6691_pp1_iter7_reg <= select_ln60_7_reg_6691_pp1_iter6_reg;
        select_ln60_7_reg_6691_pp1_iter8_reg <= select_ln60_7_reg_6691_pp1_iter7_reg;
        select_ln60_7_reg_6691_pp1_iter9_reg <= select_ln60_7_reg_6691_pp1_iter8_reg;
        sub_ln1354_10_reg_6119_pp1_iter5_reg <= sub_ln1354_10_reg_6119;
        sub_ln1354_10_reg_6119_pp1_iter6_reg <= sub_ln1354_10_reg_6119_pp1_iter5_reg;
        sub_ln1354_10_reg_6119_pp1_iter7_reg <= sub_ln1354_10_reg_6119_pp1_iter6_reg;
        sub_ln1354_12_reg_6141_pp1_iter5_reg <= sub_ln1354_12_reg_6141;
        sub_ln1354_12_reg_6141_pp1_iter6_reg <= sub_ln1354_12_reg_6141_pp1_iter5_reg;
        sub_ln1354_12_reg_6141_pp1_iter7_reg <= sub_ln1354_12_reg_6141_pp1_iter6_reg;
        sub_ln1354_12_reg_6141_pp1_iter8_reg <= sub_ln1354_12_reg_6141_pp1_iter7_reg;
        sub_ln1354_13_reg_6155_pp1_iter5_reg <= sub_ln1354_13_reg_6155;
        sub_ln1354_14_reg_6169_pp1_iter5_reg <= sub_ln1354_14_reg_6169;
        sub_ln1354_14_reg_6169_pp1_iter6_reg <= sub_ln1354_14_reg_6169_pp1_iter5_reg;
        sub_ln1354_14_reg_6169_pp1_iter7_reg <= sub_ln1354_14_reg_6169_pp1_iter6_reg;
        sub_ln1354_14_reg_6169_pp1_iter8_reg <= sub_ln1354_14_reg_6169_pp1_iter7_reg;
        sub_ln1354_15_reg_6183_pp1_iter5_reg <= sub_ln1354_15_reg_6183;
        sub_ln1354_15_reg_6183_pp1_iter6_reg <= sub_ln1354_15_reg_6183_pp1_iter5_reg;
        sub_ln1354_16_reg_6197_pp1_iter5_reg <= sub_ln1354_16_reg_6197;
        sub_ln1354_16_reg_6197_pp1_iter6_reg <= sub_ln1354_16_reg_6197_pp1_iter5_reg;
        sub_ln1354_16_reg_6197_pp1_iter7_reg <= sub_ln1354_16_reg_6197_pp1_iter6_reg;
        sub_ln1354_16_reg_6197_pp1_iter8_reg <= sub_ln1354_16_reg_6197_pp1_iter7_reg;
        sub_ln1354_16_reg_6197_pp1_iter9_reg <= sub_ln1354_16_reg_6197_pp1_iter8_reg;
        sub_ln1354_17_reg_6211_pp1_iter5_reg <= sub_ln1354_17_reg_6211;
        sub_ln1354_17_reg_6211_pp1_iter6_reg <= sub_ln1354_17_reg_6211_pp1_iter5_reg;
        sub_ln1354_3_reg_6063_pp1_iter5_reg <= sub_ln1354_3_reg_6063;
        sub_ln1354_3_reg_6063_pp1_iter6_reg <= sub_ln1354_3_reg_6063_pp1_iter5_reg;
        sub_ln1354_3_reg_6063_pp1_iter7_reg <= sub_ln1354_3_reg_6063_pp1_iter6_reg;
        sub_ln1354_4_reg_6071_pp1_iter5_reg <= sub_ln1354_4_reg_6071;
        sub_ln1354_5_reg_6079_pp1_iter5_reg <= sub_ln1354_5_reg_6079;
        sub_ln1354_5_reg_6079_pp1_iter6_reg <= sub_ln1354_5_reg_6079_pp1_iter5_reg;
        sub_ln1354_5_reg_6079_pp1_iter7_reg <= sub_ln1354_5_reg_6079_pp1_iter6_reg;
        sub_ln1354_5_reg_6079_pp1_iter8_reg <= sub_ln1354_5_reg_6079_pp1_iter7_reg;
        sub_ln1354_6_reg_6087_pp1_iter5_reg <= sub_ln1354_6_reg_6087;
        sub_ln1354_6_reg_6087_pp1_iter6_reg <= sub_ln1354_6_reg_6087_pp1_iter5_reg;
        sub_ln1354_7_reg_6095_pp1_iter5_reg <= sub_ln1354_7_reg_6095;
        sub_ln1354_7_reg_6095_pp1_iter6_reg <= sub_ln1354_7_reg_6095_pp1_iter5_reg;
        sub_ln1354_7_reg_6095_pp1_iter7_reg <= sub_ln1354_7_reg_6095_pp1_iter6_reg;
        sub_ln1354_7_reg_6095_pp1_iter8_reg <= sub_ln1354_7_reg_6095_pp1_iter7_reg;
        sub_ln1354_8_reg_6103_pp1_iter5_reg <= sub_ln1354_8_reg_6103;
        sub_ln1354_8_reg_6103_pp1_iter6_reg <= sub_ln1354_8_reg_6103_pp1_iter5_reg;
        sub_ln1354_9_reg_6111_pp1_iter5_reg <= sub_ln1354_9_reg_6111;
        sub_ln1354_9_reg_6111_pp1_iter6_reg <= sub_ln1354_9_reg_6111_pp1_iter5_reg;
        sub_ln1354_9_reg_6111_pp1_iter7_reg <= sub_ln1354_9_reg_6111_pp1_iter6_reg;
        sub_ln1354_9_reg_6111_pp1_iter8_reg <= sub_ln1354_9_reg_6111_pp1_iter7_reg;
        sub_ln1354_9_reg_6111_pp1_iter9_reg <= sub_ln1354_9_reg_6111_pp1_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln271_reg_5763_pp1_iter8_reg) & (icmp_ln265_reg_5742_pp1_iter8_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        and_ln192_27_reg_6886 <= and_ln192_27_fu_5172_p2;
        select_ln76_13_reg_6858 <= select_ln76_13_fu_5082_p3;
        select_ln77_12_reg_6864 <= select_ln77_12_fu_5094_p3;
        select_ln91_13_reg_6874 <= select_ln91_13_fu_5154_p3;
        select_ln92_12_reg_6880 <= select_ln92_12_fu_5166_p3;
        trunc_ln63_6_reg_6869 <= trunc_ln63_6_fu_5100_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln265_fu_1508_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        and_ln271_reg_5763 <= and_ln271_fu_1524_p2;
        icmp_ln887_4_reg_5751 <= icmp_ln887_4_fu_1519_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        and_ln271_reg_5763_pp1_iter1_reg <= and_ln271_reg_5763;
        icmp_ln265_reg_5742 <= icmp_ln265_fu_1508_p2;
        icmp_ln265_reg_5742_pp1_iter1_reg <= icmp_ln265_reg_5742;
        icmp_ln887_4_reg_5751_pp1_iter1_reg <= icmp_ln887_4_reg_5751;
        t_V_6_reg_1107_pp1_iter1_reg <= t_V_6_reg_1107;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln535_fu_1332_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        and_ln407_1_reg_5667 <= and_ln407_1_fu_1382_p2;
        and_ln407_2_reg_5672 <= and_ln407_2_fu_1404_p2;
        and_ln407_3_reg_5677 <= and_ln407_3_fu_1416_p2;
        and_ln407_4_reg_5682 <= and_ln407_4_fu_1438_p2;
        and_ln407_5_reg_5687 <= and_ln407_5_fu_1450_p2;
        and_ln407_6_reg_5692 <= and_ln407_6_fu_1462_p2;
        and_ln407_reg_5662 <= and_ln407_fu_1370_p2;
        icmp_ln425_reg_5697 <= icmp_ln425_fu_1468_p2;
        icmp_ln887_3_reg_5651 <= icmp_ln887_3_fu_1337_p2;
        trunc_ln321_10_reg_5722 <= trunc_ln321_10_fu_1490_p1;
        trunc_ln321_11_reg_5727 <= trunc_ln321_11_fu_1494_p1;
        trunc_ln321_12_reg_5732 <= trunc_ln321_12_fu_1498_p1;
        trunc_ln321_6_reg_5702 <= trunc_ln321_6_fu_1474_p1;
        trunc_ln321_7_reg_5707 <= trunc_ln321_7_fu_1478_p1;
        trunc_ln321_8_reg_5712 <= trunc_ln321_8_fu_1482_p1;
        trunc_ln321_9_reg_5717 <= trunc_ln321_9_fu_1486_p1;
        trunc_ln544_reg_5657 <= trunc_ln544_fu_1358_p1;
        xor_ln425_reg_5737 <= xor_ln425_fu_1502_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln271_reg_5763_pp1_iter1_reg) & (icmp_ln265_reg_5742_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        and_ln425_1_reg_5803 <= and_ln425_1_fu_1562_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln265_reg_5742_pp1_iter2_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        buf_0_V_load_reg_5854 <= buf_0_V_q0;
        buf_1_V_load_reg_5866 <= buf_1_V_q0;
        buf_2_V_load_reg_5878 <= buf_2_V_q0;
        buf_3_V_load_reg_5890 <= buf_3_V_q0;
        buf_4_V_load_reg_5902 <= buf_4_V_q0;
        buf_5_V_load_reg_5914 <= buf_5_V_q0;
        buf_6_V_load_reg_5926 <= buf_6_V_q0;
        select_ln418_2_reg_5938 <= select_ln418_2_fu_1740_p3;
        select_ln418_3_reg_5944 <= select_ln418_3_fu_1747_p3;
        select_ln418_4_reg_5950 <= select_ln418_4_fu_1754_p3;
        select_ln447_10_reg_5971 <= select_ln447_10_fu_1782_p3;
        select_ln447_11_reg_5976 <= select_ln447_11_fu_1789_p3;
        select_ln447_12_reg_5981 <= select_ln447_12_fu_1796_p3;
        select_ln447_13_reg_5986 <= select_ln447_13_fu_1803_p3;
        select_ln447_14_reg_5991 <= select_ln447_14_fu_1810_p3;
        select_ln447_15_reg_5996 <= select_ln447_15_fu_1817_p3;
        select_ln447_16_reg_6001 <= select_ln447_16_fu_1824_p3;
        select_ln447_17_reg_6006 <= select_ln447_17_fu_1831_p3;
        select_ln447_18_reg_6011 <= select_ln447_18_fu_1838_p3;
        select_ln447_19_reg_6016 <= select_ln447_19_fu_1845_p3;
        select_ln447_20_reg_6021 <= select_ln447_20_fu_1852_p3;
        select_ln447_21_reg_6026 <= select_ln447_21_fu_1859_p3;
        select_ln447_7_reg_5956 <= select_ln447_7_fu_1761_p3;
        select_ln447_8_reg_5961 <= select_ln447_8_fu_1768_p3;
        select_ln447_9_reg_5966 <= select_ln447_9_fu_1775_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        col_V_3_reg_5549 <= col_V_3_fu_1243_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        col_V_4_reg_5746 <= col_V_4_fu_1513_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln271_reg_5763_pp1_iter6_reg) & (icmp_ln265_reg_5742_pp1_iter6_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        icmp_ln194_12_reg_6781 <= icmp_ln194_12_fu_4475_p2;
        or_ln192_32_reg_6792 <= or_ln192_32_fu_4488_p2;
        or_ln192_33_reg_6797 <= or_ln192_33_fu_4494_p2;
        select_ln192_19_reg_6786 <= select_ln192_19_fu_4481_p3;
        select_ln76_7_reg_6802 <= select_ln76_7_fu_4581_p3;
        select_ln77_6_reg_6808 <= select_ln77_6_fu_4593_p3;
        select_ln91_7_reg_6818 <= select_ln91_7_fu_4653_p3;
        select_ln92_6_reg_6824 <= select_ln92_6_fu_4665_p3;
        trunc_ln63_3_reg_6813 <= trunc_ln63_3_fu_4599_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln510_reg_5545 <= icmp_ln510_fu_1237_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln271_reg_5763_pp1_iter7_reg) & (icmp_ln265_reg_5742_pp1_iter7_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        icmp_ln76_10_reg_6841 <= icmp_ln76_10_fu_4910_p2;
        or_ln192_39_reg_6830 <= or_ln192_39_fu_4826_p2;
        select_ln77_9_reg_6835 <= select_ln77_9_fu_4902_p3;
        select_ln91_10_reg_6852 <= select_ln91_10_fu_4976_p3;
        select_ln92_9_reg_6846 <= select_ln92_9_fu_4964_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln271_reg_5763_pp1_iter5_reg) & (icmp_ln265_reg_5742_pp1_iter5_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        icmp_ln76_4_reg_6764 <= icmp_ln76_4_fu_4270_p2;
        or_ln192_24_reg_6737 <= or_ln192_24_fu_4162_p2;
        or_ln192_26_reg_6743 <= or_ln192_26_fu_4167_p2;
        or_ln192_28_reg_6748 <= or_ln192_28_fu_4173_p2;
        or_ln192_29_reg_6753 <= or_ln192_29_fu_4179_p2;
        select_ln192_14_reg_6731 <= select_ln192_14_fu_4149_p3;
        select_ln77_3_reg_6758 <= select_ln77_3_fu_4262_p3;
        select_ln91_4_reg_6775 <= select_ln91_4_fu_4336_p3;
        select_ln92_3_reg_6769 <= select_ln92_3_fu_4324_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln265_reg_5742_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        icmp_ln879_reg_5813 <= icmp_ln879_fu_1573_p2;
        icmp_ln891_1_reg_5809 <= icmp_ln891_1_fu_1567_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln495_fu_1150_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (ap_phi_mux_i_op_assign_i_phi_fu_514_p4 == 3'd1))) begin
        row_ind_6_V_1_fu_164[2 : 0] <= row_ind_0_V_3_fu_1162_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        row_ind_6_V_1_load_reg_5471[2 : 0] <= row_ind_6_V_1_fu_164[2 : 0];
        row_ind_6_V_2_load_reg_5476[2 : 0] <= row_ind_6_V_2_fu_168[2 : 0];
        row_ind_6_V_3_load_reg_5481[2 : 0] <= row_ind_6_V_3_fu_172[2 : 0];
        row_ind_6_V_4_load_reg_5486[2 : 0] <= row_ind_6_V_4_fu_176[2 : 0];
        row_ind_6_V_5_load_reg_5491[2 : 0] <= row_ind_6_V_5_fu_180[2 : 0];
        row_ind_6_V_6_load_reg_5496[2 : 0] <= row_ind_6_V_6_fu_184[2 : 0];
        row_ind_6_V_load_reg_5466[2 : 0] <= row_ind_6_V_fu_160[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln495_fu_1150_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (ap_phi_mux_i_op_assign_i_phi_fu_514_p4 == 3'd2))) begin
        row_ind_6_V_2_fu_168[2 : 0] <= row_ind_0_V_3_fu_1162_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln495_fu_1150_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (ap_phi_mux_i_op_assign_i_phi_fu_514_p4 == 3'd3))) begin
        row_ind_6_V_3_fu_172[2 : 0] <= row_ind_0_V_3_fu_1162_p1[2 : 0];
        row_ind_6_V_7_fu_188[2 : 0] <= row_ind_0_V_3_fu_1162_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln495_fu_1150_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (ap_phi_mux_i_op_assign_i_phi_fu_514_p4 == 3'd4))) begin
        row_ind_6_V_4_fu_176[2 : 0] <= row_ind_0_V_3_fu_1162_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln495_fu_1150_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (ap_phi_mux_i_op_assign_i_phi_fu_514_p4 == 3'd5))) begin
        row_ind_6_V_5_fu_180[2 : 0] <= row_ind_0_V_3_fu_1162_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (((icmp_ln495_fu_1150_p2 == 1'd0) & (ap_phi_mux_i_op_assign_i_phi_fu_514_p4 == 3'd6)) | ((icmp_ln495_fu_1150_p2 == 1'd0) & (ap_phi_mux_i_op_assign_i_phi_fu_514_p4 == 3'd7))))) begin
        row_ind_6_V_6_fu_184[2 : 0] <= row_ind_0_V_3_fu_1162_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln495_fu_1150_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (ap_phi_mux_i_op_assign_i_phi_fu_514_p4 == 3'd0))) begin
        row_ind_6_V_fu_160[2 : 0] <= row_ind_0_V_3_fu_1162_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln265_reg_5742_pp1_iter3_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        select_ln418_1_reg_6036 <= select_ln418_1_fu_1997_p3;
        select_ln418_5_reg_6041 <= select_ln418_5_fu_2004_p3;
        select_ln418_6_reg_6046 <= select_ln418_6_fu_2011_p3;
        select_ln418_reg_6031 <= select_ln418_fu_1990_p3;
        select_ln447_1_reg_6430 <= select_ln447_1_fu_2748_p3;
        select_ln447_22_reg_6460 <= select_ln447_22_fu_2790_p3;
        select_ln447_23_reg_6465 <= select_ln447_23_fu_2797_p3;
        select_ln447_24_reg_6470 <= select_ln447_24_fu_2804_p3;
        select_ln447_25_reg_6475 <= select_ln447_25_fu_2811_p3;
        select_ln447_26_reg_6480 <= select_ln447_26_fu_2818_p3;
        select_ln447_27_reg_6485 <= select_ln447_27_fu_2825_p3;
        select_ln447_28_reg_6490 <= select_ln447_28_fu_2832_p3;
        select_ln447_2_reg_6435 <= select_ln447_2_fu_2755_p3;
        select_ln447_3_reg_6440 <= select_ln447_3_fu_2762_p3;
        select_ln447_4_reg_6445 <= select_ln447_4_fu_2769_p3;
        select_ln447_5_reg_6450 <= select_ln447_5_fu_2776_p3;
        select_ln447_6_reg_6455 <= select_ln447_6_fu_2783_p3;
        select_ln447_reg_6425 <= select_ln447_fu_2741_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln265_reg_5742_pp1_iter10_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        select_ln430_reg_6907 <= select_ln430_fu_5382_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln271_reg_5763_pp1_iter9_reg) & (icmp_ln265_reg_5742_pp1_iter9_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        select_ln77_15_reg_6891 <= select_ln77_15_fu_5247_p3;
        select_ln92_15_reg_6897 <= select_ln92_15_fu_5305_p3;
        trunc_ln94_reg_6902 <= trunc_ln94_fu_5313_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln265_reg_5742_pp1_iter2_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        trunc_ln321_13_reg_5846 <= trunc_ln321_13_fu_1598_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((p_image_width_c_full_n == 1'b0) | (p_image_height_c_full_n == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        trunc_ln922_1_reg_5459 <= trunc_ln922_1_fu_1124_p1;
        trunc_ln922_reg_5454 <= trunc_ln922_fu_1119_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln495_fu_1150_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        zext_ln510_reg_5514[11 : 0] <= zext_ln510_fu_1213_p1[11 : 0];
        zext_ln887_3_reg_5527[2 : 0] <= zext_ln887_3_fu_1219_p1[2 : 0];
        zext_ln887_reg_5521[11 : 0] <= zext_ln887_fu_1216_p1[11 : 0];
    end
end

always @ (*) begin
    if ((icmp_ln510_fu_1237_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state4 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state4 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln265_fu_1508_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state9 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state9 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln535_fu_1332_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter11 == 1'b0) & (ap_enable_reg_pp1_iter10 == 1'b0) & (ap_enable_reg_pp1_iter9 == 1'b0) & (ap_enable_reg_pp1_iter8 == 1'b0) & (ap_enable_reg_pp1_iter7 == 1'b0) & (ap_enable_reg_pp1_iter6 == 1'b0) & (ap_enable_reg_pp1_iter5 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter12 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln265_reg_5742_pp1_iter4_reg == 1'd0) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        ap_phi_mux_src_buf_0_2_0_i_i_i_phi_fu_1039_p4 = select_ln447_reg_6425;
    end else begin
        ap_phi_mux_src_buf_0_2_0_i_i_i_phi_fu_1039_p4 = src_buf_0_2_0_i_i_i_reg_1035;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln265_reg_5742_pp1_iter4_reg == 1'd0) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        ap_phi_mux_src_buf_0_3_0_i_i_i_phi_fu_1027_p4 = select_ln447_1_reg_6430;
    end else begin
        ap_phi_mux_src_buf_0_3_0_i_i_i_phi_fu_1027_p4 = src_buf_0_3_0_i_i_i_reg_1023;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln265_reg_5742_pp1_iter4_reg == 1'd0) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        ap_phi_mux_src_buf_0_4_0_i_i_i_phi_fu_1015_p4 = select_ln447_2_reg_6435;
    end else begin
        ap_phi_mux_src_buf_0_4_0_i_i_i_phi_fu_1015_p4 = src_buf_0_4_0_i_i_i_reg_1011;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln265_reg_5742_pp1_iter4_reg == 1'd0) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        ap_phi_mux_src_buf_0_5_0_i_i_i_phi_fu_1003_p4 = select_ln418_reg_6031;
    end else begin
        ap_phi_mux_src_buf_0_5_0_i_i_i_phi_fu_1003_p4 = src_buf_0_5_0_i_i_i_reg_999;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln265_reg_5742_pp1_iter4_reg == 1'd0) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        ap_phi_mux_src_buf_1_1_0_i_i_i_phi_fu_991_p4 = select_ln447_3_reg_6440;
    end else begin
        ap_phi_mux_src_buf_1_1_0_i_i_i_phi_fu_991_p4 = src_buf_1_1_0_i_i_i_reg_987;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln265_reg_5742_pp1_iter4_reg == 1'd0) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        ap_phi_mux_src_buf_1_2_0_i_i_i_phi_fu_979_p4 = select_ln447_4_reg_6445;
    end else begin
        ap_phi_mux_src_buf_1_2_0_i_i_i_phi_fu_979_p4 = src_buf_1_2_0_i_i_i_reg_975;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln265_reg_5742_pp1_iter4_reg == 1'd0) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        ap_phi_mux_src_buf_1_3_0_i_i_i_phi_fu_967_p4 = select_ln447_5_reg_6450;
    end else begin
        ap_phi_mux_src_buf_1_3_0_i_i_i_phi_fu_967_p4 = src_buf_1_3_0_i_i_i_reg_963;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln265_reg_5742_pp1_iter4_reg == 1'd0) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        ap_phi_mux_src_buf_1_4_0_i_i_i_phi_fu_955_p4 = select_ln447_6_reg_6455;
    end else begin
        ap_phi_mux_src_buf_1_4_0_i_i_i_phi_fu_955_p4 = src_buf_1_4_0_i_i_i_reg_951;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln265_reg_5742_pp1_iter4_reg == 1'd0) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        ap_phi_mux_src_buf_1_5_0_i_i_i_phi_fu_943_p4 = select_ln418_1_reg_6036;
    end else begin
        ap_phi_mux_src_buf_1_5_0_i_i_i_phi_fu_943_p4 = src_buf_1_5_0_i_i_i_reg_939;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln265_reg_5742_pp1_iter4_reg == 1'd0) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        ap_phi_mux_src_buf_2_0_0_i_i_i_phi_fu_931_p4 = select_ln447_7_reg_5956_pp1_iter4_reg;
    end else begin
        ap_phi_mux_src_buf_2_0_0_i_i_i_phi_fu_931_p4 = src_buf_2_0_0_i_i_i_reg_927;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln265_reg_5742_pp1_iter3_reg == 1'd0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        ap_phi_mux_src_buf_2_1_0_i_i_i_phi_fu_919_p4 = select_ln447_8_reg_5961;
    end else begin
        ap_phi_mux_src_buf_2_1_0_i_i_i_phi_fu_919_p4 = src_buf_2_1_0_i_i_i_reg_915;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln265_reg_5742_pp1_iter3_reg == 1'd0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        ap_phi_mux_src_buf_2_2_0_i_i_i_phi_fu_907_p4 = select_ln447_9_reg_5966;
    end else begin
        ap_phi_mux_src_buf_2_2_0_i_i_i_phi_fu_907_p4 = src_buf_2_2_0_i_i_i_reg_903;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln265_reg_5742_pp1_iter3_reg == 1'd0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        ap_phi_mux_src_buf_2_3_0_i_i_i_phi_fu_895_p4 = select_ln447_10_reg_5971;
    end else begin
        ap_phi_mux_src_buf_2_3_0_i_i_i_phi_fu_895_p4 = src_buf_2_3_0_i_i_i_reg_891;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln265_reg_5742_pp1_iter3_reg == 1'd0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        ap_phi_mux_src_buf_2_4_0_i_i_i_phi_fu_883_p4 = select_ln447_11_reg_5976;
    end else begin
        ap_phi_mux_src_buf_2_4_0_i_i_i_phi_fu_883_p4 = src_buf_2_4_0_i_i_i_reg_879;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln265_reg_5742_pp1_iter3_reg == 1'd0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        ap_phi_mux_src_buf_2_5_0_i_i_i_phi_fu_871_p4 = select_ln418_2_reg_5938;
    end else begin
        ap_phi_mux_src_buf_2_5_0_i_i_i_phi_fu_871_p4 = src_buf_2_5_0_i_i_i_reg_867;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln265_reg_5742_pp1_iter4_reg == 1'd0) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        ap_phi_mux_src_buf_3_0_0_i_i_i_phi_fu_859_p4 = select_ln447_12_reg_5981_pp1_iter4_reg;
    end else begin
        ap_phi_mux_src_buf_3_0_0_i_i_i_phi_fu_859_p4 = src_buf_3_0_0_i_i_i_reg_855;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln265_reg_5742_pp1_iter3_reg == 1'd0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        ap_phi_mux_src_buf_3_1_0_i_i_i_phi_fu_847_p4 = select_ln447_13_reg_5986;
    end else begin
        ap_phi_mux_src_buf_3_1_0_i_i_i_phi_fu_847_p4 = src_buf_3_1_0_i_i_i_reg_843;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln265_reg_5742_pp1_iter3_reg == 1'd0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        ap_phi_mux_src_buf_3_2_0_i_i_i_phi_fu_835_p4 = select_ln447_14_reg_5991;
    end else begin
        ap_phi_mux_src_buf_3_2_0_i_i_i_phi_fu_835_p4 = src_buf_3_2_0_i_i_i_reg_831;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln265_reg_5742_pp1_iter3_reg == 1'd0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        ap_phi_mux_src_buf_3_3_0_i_i_i_phi_fu_823_p4 = select_ln447_15_reg_5996;
    end else begin
        ap_phi_mux_src_buf_3_3_0_i_i_i_phi_fu_823_p4 = src_buf_3_3_0_i_i_i_reg_819;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln265_reg_5742_pp1_iter3_reg == 1'd0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        ap_phi_mux_src_buf_3_4_0_i_i_i_phi_fu_811_p4 = select_ln447_16_reg_6001;
    end else begin
        ap_phi_mux_src_buf_3_4_0_i_i_i_phi_fu_811_p4 = src_buf_3_4_0_i_i_i_reg_807;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln265_reg_5742_pp1_iter3_reg == 1'd0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        ap_phi_mux_src_buf_3_5_0_i_i_i_phi_fu_799_p4 = select_ln418_3_reg_5944;
    end else begin
        ap_phi_mux_src_buf_3_5_0_i_i_i_phi_fu_799_p4 = src_buf_3_5_0_i_i_i_reg_795;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln265_reg_5742_pp1_iter4_reg == 1'd0) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        ap_phi_mux_src_buf_4_0_0_i_i_i_phi_fu_787_p4 = select_ln447_17_reg_6006_pp1_iter4_reg;
    end else begin
        ap_phi_mux_src_buf_4_0_0_i_i_i_phi_fu_787_p4 = src_buf_4_0_0_i_i_i_reg_783;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln265_reg_5742_pp1_iter3_reg == 1'd0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        ap_phi_mux_src_buf_4_1_0_i_i_i_phi_fu_775_p4 = select_ln447_18_reg_6011;
    end else begin
        ap_phi_mux_src_buf_4_1_0_i_i_i_phi_fu_775_p4 = src_buf_4_1_0_i_i_i_reg_771;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln265_reg_5742_pp1_iter3_reg == 1'd0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        ap_phi_mux_src_buf_4_2_0_i_i_i_phi_fu_763_p4 = select_ln447_19_reg_6016;
    end else begin
        ap_phi_mux_src_buf_4_2_0_i_i_i_phi_fu_763_p4 = src_buf_4_2_0_i_i_i_reg_759;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln265_reg_5742_pp1_iter3_reg == 1'd0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        ap_phi_mux_src_buf_4_3_0_i_i_i_phi_fu_751_p4 = select_ln447_20_reg_6021;
    end else begin
        ap_phi_mux_src_buf_4_3_0_i_i_i_phi_fu_751_p4 = src_buf_4_3_0_i_i_i_reg_747;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln265_reg_5742_pp1_iter3_reg == 1'd0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        ap_phi_mux_src_buf_4_4_0_i_i_i_phi_fu_739_p4 = select_ln447_21_reg_6026;
    end else begin
        ap_phi_mux_src_buf_4_4_0_i_i_i_phi_fu_739_p4 = src_buf_4_4_0_i_i_i_reg_735;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln265_reg_5742_pp1_iter3_reg == 1'd0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        ap_phi_mux_src_buf_4_5_0_i_i_i_phi_fu_727_p4 = select_ln418_4_reg_5950;
    end else begin
        ap_phi_mux_src_buf_4_5_0_i_i_i_phi_fu_727_p4 = src_buf_4_5_0_i_i_i_reg_723;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln265_reg_5742_pp1_iter4_reg == 1'd0) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        ap_phi_mux_src_buf_5_1_0_i_i_i_phi_fu_715_p4 = select_ln447_22_reg_6460;
    end else begin
        ap_phi_mux_src_buf_5_1_0_i_i_i_phi_fu_715_p4 = src_buf_5_1_0_i_i_i_reg_711;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln265_reg_5742_pp1_iter4_reg == 1'd0) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        ap_phi_mux_src_buf_5_2_0_i_i_i_phi_fu_703_p4 = select_ln447_23_reg_6465;
    end else begin
        ap_phi_mux_src_buf_5_2_0_i_i_i_phi_fu_703_p4 = src_buf_5_2_0_i_i_i_reg_699;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln265_reg_5742_pp1_iter4_reg == 1'd0) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        ap_phi_mux_src_buf_5_3_0_i_i_i_phi_fu_691_p4 = select_ln447_24_reg_6470;
    end else begin
        ap_phi_mux_src_buf_5_3_0_i_i_i_phi_fu_691_p4 = src_buf_5_3_0_i_i_i_reg_687;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln265_reg_5742_pp1_iter4_reg == 1'd0) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        ap_phi_mux_src_buf_5_4_0_i_i_i_phi_fu_679_p4 = select_ln447_25_reg_6475;
    end else begin
        ap_phi_mux_src_buf_5_4_0_i_i_i_phi_fu_679_p4 = src_buf_5_4_0_i_i_i_reg_675;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln265_reg_5742_pp1_iter4_reg == 1'd0) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        ap_phi_mux_src_buf_5_5_0_i_i_i_phi_fu_1051_p4 = select_ln418_5_reg_6041;
    end else begin
        ap_phi_mux_src_buf_5_5_0_i_i_i_phi_fu_1051_p4 = src_buf_5_5_0_i_i_i_reg_1047;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln265_reg_5742_pp1_iter4_reg == 1'd0) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        ap_phi_mux_src_buf_6_2_0_i_i_i_phi_fu_1063_p4 = select_ln447_26_reg_6480;
    end else begin
        ap_phi_mux_src_buf_6_2_0_i_i_i_phi_fu_1063_p4 = src_buf_6_2_0_i_i_i_reg_1059;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln265_reg_5742_pp1_iter4_reg == 1'd0) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        ap_phi_mux_src_buf_6_3_0_i_i_i_phi_fu_1075_p4 = select_ln447_27_reg_6485;
    end else begin
        ap_phi_mux_src_buf_6_3_0_i_i_i_phi_fu_1075_p4 = src_buf_6_3_0_i_i_i_reg_1071;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln265_reg_5742_pp1_iter4_reg == 1'd0) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        ap_phi_mux_src_buf_6_4_0_i_i_i_phi_fu_1087_p4 = select_ln447_28_reg_6490;
    end else begin
        ap_phi_mux_src_buf_6_4_0_i_i_i_phi_fu_1087_p4 = src_buf_6_4_0_i_i_i_reg_1083;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln265_reg_5742_pp1_iter4_reg == 1'd0) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        ap_phi_mux_src_buf_6_5_0_i_i_i_phi_fu_1099_p4 = select_ln418_6_reg_6046;
    end else begin
        ap_phi_mux_src_buf_6_5_0_i_i_i_phi_fu_1099_p4 = src_buf_6_5_0_i_i_i_reg_1095;
    end
end

always @ (*) begin
    if (((icmp_ln510_reg_5545 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_t_V_4_phi_fu_567_p4 = col_V_3_reg_5549;
    end else begin
        ap_phi_mux_t_V_4_phi_fu_567_p4 = t_V_4_reg_563;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln265_reg_5742 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_t_V_6_phi_fu_1111_p4 = col_V_4_reg_5746;
    end else begin
        ap_phi_mux_t_V_6_phi_fu_1111_p4 = t_V_6_reg_1107;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        buf_0_V_address1 = zext_ln544_5_fu_1529_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        buf_0_V_address1 = zext_ln544_4_fu_1288_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_0_V_address1 = zext_ln544_fu_1255_p1;
    end else begin
        buf_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        buf_0_V_ce0 = 1'b1;
    end else begin
        buf_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_0_V_ce1 = 1'b1;
    end else begin
        buf_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        buf_0_V_d1 = 8'd0;
    end else if ((((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_0_V_d1 = p_src_mat_data_V_dout;
    end else begin
        buf_0_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln271_reg_5763) & (icmp_ln265_reg_5742 == 1'd0) & (trunc_ln321_6_reg_5702 == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln321_reg_5541 == 3'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln521_fu_1277_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_0_V_we1 = 1'b1;
    end else begin
        buf_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        buf_1_V_address1 = zext_ln544_5_fu_1529_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        buf_1_V_address1 = zext_ln544_4_fu_1288_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_1_V_address1 = zext_ln544_fu_1255_p1;
    end else begin
        buf_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        buf_1_V_ce0 = 1'b1;
    end else begin
        buf_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_1_V_ce1 = 1'b1;
    end else begin
        buf_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        buf_1_V_d1 = 8'd0;
    end else if ((((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_1_V_d1 = p_src_mat_data_V_dout;
    end else begin
        buf_1_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln271_reg_5763) & (icmp_ln265_reg_5742 == 1'd0) & (trunc_ln321_6_reg_5702 == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln321_reg_5541 == 3'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln521_fu_1277_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_1_V_we1 = 1'b1;
    end else begin
        buf_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        buf_2_V_address1 = zext_ln544_5_fu_1529_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        buf_2_V_address1 = zext_ln544_4_fu_1288_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_2_V_address1 = zext_ln544_fu_1255_p1;
    end else begin
        buf_2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        buf_2_V_ce0 = 1'b1;
    end else begin
        buf_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_2_V_ce1 = 1'b1;
    end else begin
        buf_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        buf_2_V_d1 = 8'd0;
    end else if ((((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_2_V_d1 = p_src_mat_data_V_dout;
    end else begin
        buf_2_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln271_reg_5763) & (icmp_ln265_reg_5742 == 1'd0) & (trunc_ln321_6_reg_5702 == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln321_reg_5541 == 3'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln521_fu_1277_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_2_V_we1 = 1'b1;
    end else begin
        buf_2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        buf_3_V_address1 = zext_ln544_5_fu_1529_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_3_V_address1 = zext_ln544_fu_1255_p1;
    end else begin
        buf_3_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        buf_3_V_ce0 = 1'b1;
    end else begin
        buf_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_3_V_ce1 = 1'b1;
    end else begin
        buf_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln271_reg_5763) & (icmp_ln265_reg_5742 == 1'd0) & (trunc_ln321_6_reg_5702 == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln321_reg_5541 == 3'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_3_V_we1 = 1'b1;
    end else begin
        buf_3_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        buf_4_V_address1 = zext_ln544_5_fu_1529_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_4_V_address1 = zext_ln544_fu_1255_p1;
    end else begin
        buf_4_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        buf_4_V_ce0 = 1'b1;
    end else begin
        buf_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_4_V_ce1 = 1'b1;
    end else begin
        buf_4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln271_reg_5763) & (icmp_ln265_reg_5742 == 1'd0) & (trunc_ln321_6_reg_5702 == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln321_reg_5541 == 3'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_4_V_we1 = 1'b1;
    end else begin
        buf_4_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        buf_5_V_address1 = zext_ln544_5_fu_1529_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_5_V_address1 = zext_ln544_fu_1255_p1;
    end else begin
        buf_5_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        buf_5_V_ce0 = 1'b1;
    end else begin
        buf_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_5_V_ce1 = 1'b1;
    end else begin
        buf_5_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln271_reg_5763) & (icmp_ln265_reg_5742 == 1'd0) & (trunc_ln321_6_reg_5702 == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln321_reg_5541 == 3'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_5_V_we1 = 1'b1;
    end else begin
        buf_5_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        buf_6_V_address1 = zext_ln544_5_fu_1529_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_6_V_address1 = zext_ln544_fu_1255_p1;
    end else begin
        buf_6_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        buf_6_V_ce0 = 1'b1;
    end else begin
        buf_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_6_V_ce1 = 1'b1;
    end else begin
        buf_6_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (((1'd1 == and_ln271_reg_5763) & (icmp_ln265_reg_5742 == 1'd0) & (trunc_ln321_6_reg_5702 == 3'd6)) | ((1'd1 == and_ln271_reg_5763) & (icmp_ln265_reg_5742 == 1'd0) & (trunc_ln321_6_reg_5702 == 3'd7)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((trunc_ln321_reg_5541 == 3'd6) | (trunc_ln321_reg_5541 == 3'd7))))) begin
        buf_6_V_we1 = 1'b1;
    end else begin
        buf_6_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln535_fu_1332_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln891_1_reg_5809_pp1_iter11_reg == 1'd1) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter12 == 1'b1))) begin
        p_dst_data_V_blk_n = p_dst_data_V_full_n;
    end else begin
        p_dst_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln891_1_reg_5809_pp1_iter11_reg == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter12 == 1'b1))) begin
        p_dst_data_V_write = 1'b1;
    end else begin
        p_dst_data_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_image_height_c_blk_n = p_image_height_c_full_n;
    end else begin
        p_image_height_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_image_width_c_full_n == 1'b0) | (p_image_height_c_full_n == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_image_height_c_write = 1'b1;
    end else begin
        p_image_height_c_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_image_width_c_blk_n = p_image_width_c_full_n;
    end else begin
        p_image_width_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_image_width_c_full_n == 1'b0) | (p_image_height_c_full_n == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_image_width_c_write = 1'b1;
    end else begin
        p_image_width_c_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln271_reg_5763) & (1'b0 == ap_block_pp1_stage0) & (icmp_ln265_reg_5742 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln510_reg_5545 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_src_mat_data_V_blk_n = p_src_mat_data_V_empty_n;
    end else begin
        p_src_mat_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_predicate_op259_read_state10 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln510_reg_5545 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_src_mat_data_V_read = 1'b1;
    end else begin
        p_src_mat_data_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((p_image_width_c_full_n == 1'b0) | (p_image_height_c_full_n == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln495_fu_1150_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln887_fu_1223_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((icmp_ln510_fu_1237_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((icmp_ln510_fu_1237_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state7 : begin
            if (((icmp_ln521_fu_1277_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((icmp_ln535_fu_1332_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((icmp_ln265_fu_1508_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone)) & ~((ap_enable_reg_pp1_iter12 == 1'b1) & (ap_enable_reg_pp1_iter11 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((icmp_ln265_fu_1508_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone)) | ((ap_enable_reg_pp1_iter12 == 1'b1) & (ap_enable_reg_pp1_iter11 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln193_1_fu_3900_p2 = (4'd1 + select_ln192_9_reg_6554);

assign add_ln193_2_fu_3997_p2 = (4'd1 + select_ln192_11_fu_3973_p3);

assign add_ln193_3_fu_4113_p2 = (5'd1 + count_1_i_i_0_13_cas_fu_4091_p1);

assign add_ln193_4_fu_4364_p2 = (5'd1 + select_ln192_15_fu_4358_p3);

assign add_ln193_5_fu_4434_p2 = (5'd1 + select_ln192_17_fu_4427_p3);

assign add_ln193_6_fu_4686_p2 = (5'd1 + select_ln192_19_reg_6786);

assign add_ln193_7_fu_4754_p2 = (5'd1 + select_ln192_21_fu_4747_p3);

assign add_ln193_fu_3179_p2 = (4'd1 + select_ln192_7_fu_3159_p3);

assign add_ln197_10_fu_4766_p2 = (5'd2 + select_ln192_21_fu_4747_p3);

assign add_ln197_1_fu_3033_p2 = (3'd2 + select_ln192_3_fu_3016_p3);

assign add_ln197_2_fu_3097_p2 = (4'd2 + count_1_i_i_0_5_cast_fu_3071_p1);

assign add_ln197_3_fu_3191_p2 = (4'd2 + select_ln192_7_fu_3159_p3);

assign add_ln197_4_fu_3261_p2 = (4'd2 + select_ln192_9_fu_3241_p3);

assign add_ln197_5_fu_4009_p2 = (4'd2 + select_ln192_11_fu_3973_p3);

assign add_ln197_6_fu_4125_p2 = (5'd2 + count_1_i_i_0_13_cas_fu_4091_p1);

assign add_ln197_7_fu_4376_p2 = (5'd2 + select_ln192_15_fu_4358_p3);

assign add_ln197_8_fu_4446_p2 = (5'd2 + select_ln192_17_fu_4427_p3);

assign add_ln197_9_fu_4697_p2 = (5'd2 + select_ln192_19_reg_6786);

assign add_ln197_fu_2521_p2 = (3'd2 + count_1_i_i_0_1_cast_fu_2493_p1);

assign add_ln407_fu_1298_p2 = ($signed(zext_ln1353_fu_1295_p1) + $signed(13'd8191));

assign add_ln506_fu_1272_p2 = (zext_ln510_reg_5514 + indvars_iv_i_i_i_reg_521);

assign add_ln516_fu_1228_p2 = (zext_ln510_reg_5514 + read_index_0_i_i_i_reg_531);

assign add_ln535_1_fu_1322_p2 = (zext_ln1353_fu_1295_p1 + 13'd3);

assign add_ln535_fu_1317_p2 = (zext_ln887_reg_5521 + 13'd3);

assign add_ln94_fu_5356_p2 = ($signed(8'd255) + $signed(select_ln94_fu_5349_p3));

assign and_ln192_10_fu_4387_p2 = (xor_ln192_17_fu_4382_p2 & icmp_ln194_9_fu_4370_p2);

assign and_ln192_11_fu_4393_p2 = (icmp_ln192_reg_6258_pp1_iter6_reg & and_ln192_10_fu_4387_p2);

assign and_ln192_12_fu_4416_p2 = (xor_ln192_18_fu_4411_p2 & icmp_ln194_10_fu_4405_p2);

assign and_ln192_13_fu_4422_p2 = (icmp_ln192_2_reg_6274_pp1_iter6_reg & and_ln192_12_fu_4416_p2);

assign and_ln192_14_fu_4457_p2 = (xor_ln192_19_fu_4452_p2 & icmp_ln194_11_fu_4440_p2);

assign and_ln192_15_fu_4463_p2 = (icmp_ln192_4_reg_6289_pp1_iter6_reg & and_ln192_14_fu_4457_p2);

assign and_ln192_16_fu_4676_p2 = (xor_ln192_20_fu_4671_p2 & icmp_ln194_12_reg_6781);

assign and_ln192_17_fu_4681_p2 = (icmp_ln192_6_reg_6310_pp1_iter7_reg & and_ln192_16_fu_4676_p2);

assign and_ln192_18_fu_4707_p2 = (xor_ln192_21_fu_4702_p2 & icmp_ln194_13_fu_4691_p2);

assign and_ln192_19_fu_4713_p2 = (icmp_ln192_8_reg_6327_pp1_iter7_reg & and_ln192_18_fu_4707_p2);

assign and_ln192_1_fu_3153_p2 = (icmp_ln192_14_fu_3111_p2 & and_ln192_fu_3147_p2);

assign and_ln192_20_fu_4736_p2 = (xor_ln192_22_fu_4731_p2 & icmp_ln194_14_fu_4725_p2);

assign and_ln192_21_fu_4742_p2 = (icmp_ln192_10_reg_6339_pp1_iter7_reg & and_ln192_20_fu_4736_p2);

assign and_ln192_22_fu_3273_p2 = (xor_ln192_23_fu_3267_p2 & icmp_ln192_12_fu_3075_p2);

assign and_ln192_23_fu_4772_p2 = (icmp_ln194_15_fu_4760_p2 & and_ln192_22_reg_6576_pp1_iter7_reg);

assign and_ln192_24_fu_4783_p2 = (icmp_ln194_16_fu_4777_p2 & and_ln192_22_reg_6576_pp1_iter7_reg);

assign and_ln192_25_fu_4788_p2 = (or_ln169_reg_6495_pp1_iter7_reg & icmp_ln192_14_reg_6534_pp1_iter7_reg);

assign and_ln192_26_fu_4792_p2 = (and_ln192_25_fu_4788_p2 & and_ln192_24_fu_4783_p2);

assign and_ln192_27_fu_5172_p2 = (xor_ln425_reg_5737 & or_ln192_40_fu_4996_p2);

assign and_ln192_28_fu_5370_p2 = (and_ln425_1_reg_5803_pp1_iter10_reg & and_ln192_27_reg_6886_pp1_iter10_reg);

assign and_ln192_2_fu_3203_p2 = (xor_ln192_9_fu_3197_p2 & icmp_ln194_1_fu_3185_p2);

assign and_ln192_3_fu_3891_p2 = (xor_ln192_10_fu_3885_p2 & icmp_ln194_2_reg_6549);

assign and_ln192_4_fu_3921_p2 = (xor_ln192_11_fu_3915_p2 & icmp_ln194_3_fu_3905_p2);

assign and_ln192_5_fu_3967_p2 = (xor_ln192_12_fu_3961_p2 & icmp_ln194_4_fu_3949_p2);

assign and_ln192_6_fu_4027_p2 = (xor_ln192_13_fu_4021_p2 & icmp_ln194_5_fu_4003_p2);

assign and_ln192_7_fu_4077_p2 = (xor_ln192_14_fu_4071_p2 & icmp_ln194_6_fu_4059_p2);

assign and_ln192_8_fu_4143_p2 = (xor_ln192_15_fu_4137_p2 & icmp_ln194_7_fu_4119_p2);

assign and_ln192_9_fu_4352_p2 = (xor_ln192_16_fu_4347_p2 & icmp_ln194_8_fu_4342_p2);

assign and_ln192_fu_3147_p2 = (xor_ln192_8_fu_3141_p2 & icmp_ln194_fu_3135_p2);

assign and_ln271_fu_1524_p2 = (icmp_ln887_4_fu_1519_p2 & icmp_ln887_3_reg_5651);

assign and_ln407_1_fu_1382_p2 = (icmp_ln895_fu_1342_p2 & icmp_ln895_11_fu_1376_p2);

assign and_ln407_2_fu_1404_p2 = (icmp_ln895_fu_1342_p2 & icmp_ln895_12_fu_1398_p2);

assign and_ln407_3_fu_1416_p2 = (icmp_ln895_fu_1342_p2 & icmp_ln895_13_fu_1410_p2);

assign and_ln407_4_fu_1438_p2 = (icmp_ln895_fu_1342_p2 & icmp_ln895_14_fu_1432_p2);

assign and_ln407_5_fu_1450_p2 = (icmp_ln895_fu_1342_p2 & icmp_ln895_15_fu_1444_p2);

assign and_ln407_6_fu_1462_p2 = (icmp_ln895_fu_1342_p2 & icmp_ln895_16_fu_1456_p2);

assign and_ln407_fu_1370_p2 = (tmp_fu_1362_p3 & icmp_ln895_fu_1342_p2);

assign and_ln425_1_fu_1562_p2 = (icmp_ln887_3_reg_5651 & and_ln425_fu_1557_p2);

assign and_ln425_fu_1557_p2 = (icmp_ln891_fu_1551_p2 & icmp_ln887_4_reg_5751_pp1_iter1_reg);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd6];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((icmp_ln510_reg_5545 == 1'd0) & (p_src_mat_data_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((icmp_ln510_reg_5545 == 1'd0) & (p_src_mat_data_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = (((p_src_mat_data_V_empty_n == 1'b0) & (ap_predicate_op259_read_state10 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((icmp_ln891_1_reg_5809_pp1_iter11_reg == 1'd1) & (p_dst_data_V_full_n == 1'b0) & (ap_enable_reg_pp1_iter12 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = (((p_src_mat_data_V_empty_n == 1'b0) & (ap_predicate_op259_read_state10 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((icmp_ln891_1_reg_5809_pp1_iter11_reg == 1'd1) & (p_dst_data_V_full_n == 1'b0) & (ap_enable_reg_pp1_iter12 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = (((p_src_mat_data_V_empty_n == 1'b0) & (ap_predicate_op259_read_state10 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((icmp_ln891_1_reg_5809_pp1_iter11_reg == 1'd1) & (p_dst_data_V_full_n == 1'b0) & (ap_enable_reg_pp1_iter12 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((p_image_width_c_full_n == 1'b0) | (p_image_height_c_full_n == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state10_pp1_stage0_iter1 = ((p_src_mat_data_V_empty_n == 1'b0) & (ap_predicate_op259_read_state10 == 1'b1));
end

assign ap_block_state11_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp1_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp1_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp1_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp1_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp1_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp1_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp1_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp1_stage0_iter11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state21_pp1_stage0_iter12 = ((icmp_ln891_1_reg_5809_pp1_iter11_reg == 1'd1) & (p_dst_data_V_full_n == 1'b0));
end

assign ap_block_state4_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage0_iter1 = ((icmp_ln510_reg_5545 == 1'd0) & (p_src_mat_data_V_empty_n == 1'b0));
end

assign ap_block_state9_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_phi_mux_i_op_assign_i_phi_fu_514_p4 = i_op_assign_i_reg_510;

always @ (*) begin
    ap_predicate_op259_read_state10 = ((1'd1 == and_ln271_reg_5763) & (icmp_ln265_reg_5742 == 1'd0));
end

assign ap_ready = internal_ap_ready;

assign buf_0_V_address0 = zext_ln544_6_fu_1540_p1;

assign buf_1_V_address0 = zext_ln544_6_fu_1540_p1;

assign buf_2_V_address0 = zext_ln544_6_fu_1540_p1;

assign buf_3_V_address0 = zext_ln544_6_fu_1540_p1;

assign buf_4_V_address0 = zext_ln544_6_fu_1540_p1;

assign buf_5_V_address0 = zext_ln544_6_fu_1540_p1;

assign buf_6_V_address0 = zext_ln544_6_fu_1540_p1;

assign buf_cop_0_V_fu_1890_p3 = ((and_ln407_reg_5662[0:0] === 1'b1) ? tmp_i_fu_1866_p9 : tmp_1_i_fu_1878_p9);

assign buf_cop_1_V_fu_1921_p3 = ((and_ln407_1_reg_5667[0:0] === 1'b1) ? tmp_2_i_fu_1897_p9 : tmp_3_i_fu_1909_p9);

assign buf_cop_2_V_fu_1641_p3 = ((and_ln407_2_reg_5672[0:0] === 1'b1) ? tmp_4_i_fu_1602_p9 : tmp_5_i_fu_1622_p9);

assign buf_cop_3_V_fu_1687_p3 = ((and_ln407_3_reg_5677[0:0] === 1'b1) ? tmp_6_i_fu_1648_p9 : tmp_7_i_fu_1668_p9);

assign buf_cop_4_V_fu_1733_p3 = ((and_ln407_4_reg_5682[0:0] === 1'b1) ? tmp_8_i_fu_1694_p9 : tmp_10_i_fu_1714_p9);

assign buf_cop_5_V_fu_1952_p3 = ((and_ln407_5_reg_5687[0:0] === 1'b1) ? tmp_11_i_fu_1928_p9 : tmp_12_i_fu_1940_p9);

assign buf_cop_6_V_fu_1983_p3 = ((and_ln407_6_reg_5692[0:0] === 1'b1) ? tmp_13_i_fu_1959_p9 : tmp_14_i_fu_1971_p9);

assign col_V_3_fu_1243_p2 = (ap_phi_mux_t_V_4_phi_fu_567_p4 + 12'd1);

assign col_V_4_fu_1513_p2 = (ap_phi_mux_t_V_6_phi_fu_1111_p4 + 13'd1);

assign col_V_fu_1282_p2 = (t_V_reg_575 + 12'd1);

assign count_1_i_i_0_13_cas_fu_4091_p1 = select_ln192_13_fu_4083_p3;

assign count_1_i_i_0_1_cast_fu_2493_p1 = select_ln192_1_fu_2485_p3;

assign count_1_i_i_0_5_cast_fu_3071_p1 = select_ln192_5_fu_3063_p3;

assign icmp_ln162_1_fu_2221_p2 = (($signed(sub_ln1354_3_fu_2036_p2) > $signed(zext_ln37_reg_5594)) ? 1'b1 : 1'b0);

assign icmp_ln162_2_fu_2253_p2 = (($signed(sub_ln1354_4_fu_2046_p2) > $signed(zext_ln37_reg_5594)) ? 1'b1 : 1'b0);

assign icmp_ln162_3_fu_2285_p2 = (($signed(sub_ln1354_5_fu_2055_p2) > $signed(zext_ln37_reg_5594)) ? 1'b1 : 1'b0);

assign icmp_ln162_4_fu_2317_p2 = (($signed(sub_ln1354_6_fu_2064_p2) > $signed(zext_ln37_reg_5594)) ? 1'b1 : 1'b0);

assign icmp_ln162_5_fu_2349_p2 = (($signed(sub_ln1354_7_fu_2073_p2) > $signed(zext_ln37_reg_5594)) ? 1'b1 : 1'b0);

assign icmp_ln162_6_fu_2381_p2 = (($signed(sub_ln1354_8_fu_2083_p2) > $signed(zext_ln37_reg_5594)) ? 1'b1 : 1'b0);

assign icmp_ln162_7_fu_2413_p2 = (($signed(sub_ln1354_9_fu_2093_p2) > $signed(zext_ln37_reg_5594)) ? 1'b1 : 1'b0);

assign icmp_ln162_fu_2179_p2 = (($signed(sub_ln1354_fu_2026_p2) > $signed(zext_ln37_reg_5594)) ? 1'b1 : 1'b0);

assign icmp_ln164_1_fu_2226_p2 = (($signed(sub_ln1354_3_fu_2036_p2) < $signed(sub_ln171_reg_5615)) ? 1'b1 : 1'b0);

assign icmp_ln164_2_fu_2258_p2 = (($signed(sub_ln1354_4_fu_2046_p2) < $signed(sub_ln171_reg_5615)) ? 1'b1 : 1'b0);

assign icmp_ln164_3_fu_2290_p2 = (($signed(sub_ln1354_5_fu_2055_p2) < $signed(sub_ln171_reg_5615)) ? 1'b1 : 1'b0);

assign icmp_ln164_4_fu_2322_p2 = (($signed(sub_ln1354_6_fu_2064_p2) < $signed(sub_ln171_reg_5615)) ? 1'b1 : 1'b0);

assign icmp_ln164_5_fu_2354_p2 = (($signed(sub_ln1354_7_fu_2073_p2) < $signed(sub_ln171_reg_5615)) ? 1'b1 : 1'b0);

assign icmp_ln164_6_fu_2386_p2 = (($signed(sub_ln1354_8_fu_2083_p2) < $signed(sub_ln171_reg_5615)) ? 1'b1 : 1'b0);

assign icmp_ln164_7_fu_2418_p2 = (($signed(sub_ln1354_9_fu_2093_p2) < $signed(sub_ln171_reg_5615)) ? 1'b1 : 1'b0);

assign icmp_ln164_fu_2184_p2 = (($signed(sub_ln1354_fu_2026_p2) < $signed(sub_ln171_reg_5615)) ? 1'b1 : 1'b0);

assign icmp_ln169_1_fu_2858_p2 = (($signed(sub_ln1354_11_reg_6127) > $signed(zext_ln37_reg_5594)) ? 1'b1 : 1'b0);

assign icmp_ln169_2_fu_2888_p2 = (($signed(sub_ln1354_12_reg_6141) > $signed(zext_ln37_reg_5594)) ? 1'b1 : 1'b0);

assign icmp_ln169_3_fu_2918_p2 = (($signed(sub_ln1354_13_reg_6155) > $signed(zext_ln37_reg_5594)) ? 1'b1 : 1'b0);

assign icmp_ln169_4_fu_2948_p2 = (($signed(sub_ln1354_14_reg_6169) > $signed(zext_ln37_reg_5594)) ? 1'b1 : 1'b0);

assign icmp_ln169_5_fu_2978_p2 = (($signed(sub_ln1354_15_reg_6183) > $signed(zext_ln37_reg_5594)) ? 1'b1 : 1'b0);

assign icmp_ln169_6_fu_3821_p2 = (($signed(sub_ln1354_16_reg_6197_pp1_iter5_reg) > $signed(zext_ln37_reg_5594)) ? 1'b1 : 1'b0);

assign icmp_ln169_7_fu_3851_p2 = (($signed(sub_ln1354_17_reg_6211_pp1_iter5_reg) > $signed(zext_ln37_reg_5594)) ? 1'b1 : 1'b0);

assign icmp_ln169_fu_2211_p2 = (($signed(sub_ln1354_10_fu_2103_p2) > $signed(zext_ln37_reg_5594)) ? 1'b1 : 1'b0);

assign icmp_ln171_1_fu_2862_p2 = (($signed(sub_ln1354_11_reg_6127) < $signed(sub_ln171_reg_5615)) ? 1'b1 : 1'b0);

assign icmp_ln171_2_fu_2892_p2 = (($signed(sub_ln1354_12_reg_6141) < $signed(sub_ln171_reg_5615)) ? 1'b1 : 1'b0);

assign icmp_ln171_3_fu_2922_p2 = (($signed(sub_ln1354_13_reg_6155) < $signed(sub_ln171_reg_5615)) ? 1'b1 : 1'b0);

assign icmp_ln171_4_fu_2952_p2 = (($signed(sub_ln1354_14_reg_6169) < $signed(sub_ln171_reg_5615)) ? 1'b1 : 1'b0);

assign icmp_ln171_5_fu_2982_p2 = (($signed(sub_ln1354_15_reg_6183) < $signed(sub_ln171_reg_5615)) ? 1'b1 : 1'b0);

assign icmp_ln171_6_fu_3825_p2 = (($signed(sub_ln1354_16_reg_6197_pp1_iter5_reg) < $signed(sub_ln171_reg_5615)) ? 1'b1 : 1'b0);

assign icmp_ln171_7_fu_3855_p2 = (($signed(sub_ln1354_17_reg_6211_pp1_iter5_reg) < $signed(sub_ln171_reg_5615)) ? 1'b1 : 1'b0);

assign icmp_ln171_fu_2216_p2 = (($signed(sub_ln1354_10_fu_2103_p2) < $signed(sub_ln171_reg_5615)) ? 1'b1 : 1'b0);

assign icmp_ln192_10_fu_2563_p2 = ((select_ln162_11_fu_2373_p3 == select_ln162_13_fu_2405_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_11_fu_2569_p2 = ((select_ln162_11_fu_2373_p3 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln192_12_fu_3075_p2 = ((select_ln162_13_reg_6241 == select_ln162_15_fu_2997_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_13_fu_3086_p2 = ((select_ln162_13_reg_6241 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln192_14_fu_3111_p2 = ((select_ln162_15_fu_2997_p3 == select_ln169_1_fu_2850_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_15_fu_3123_p2 = ((select_ln169_1_fu_2850_p3 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln192_16_fu_3167_p2 = ((select_ln169_1_fu_2850_p3 != select_ln169_3_fu_2880_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_17_fu_3217_p2 = ((select_ln169_3_fu_2880_p3 != select_ln169_5_fu_2910_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_18_fu_3223_p2 = ((select_ln169_3_fu_2880_p3 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln192_19_fu_3249_p2 = ((select_ln169_5_fu_2910_p3 != select_ln169_7_fu_2940_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_1_fu_2435_p2 = ((select_ln162_1_fu_2203_p3 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln192_20_fu_3255_p2 = ((select_ln169_5_fu_2910_p3 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln192_21_fu_3934_p2 = ((select_ln169_7_reg_6500 != select_ln169_9_reg_6506) ? 1'b1 : 1'b0);

assign icmp_ln192_22_fu_3938_p2 = ((select_ln169_7_reg_6500 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln192_23_fu_3981_p2 = ((select_ln169_9_reg_6506 != select_ln169_11_fu_3813_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_24_fu_3986_p2 = ((select_ln169_9_reg_6506 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln192_25_fu_4041_p2 = ((select_ln169_11_fu_3813_p3 != select_ln169_13_fu_3843_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_26_fu_4047_p2 = ((select_ln169_11_fu_3813_p3 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln192_27_fu_4095_p2 = ((select_ln169_13_fu_3843_p3 != select_ln169_15_fu_3873_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_28_fu_4101_p2 = ((select_ln169_13_fu_3843_p3 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln192_29_fu_4157_p2 = ((select_ln169_15_fu_3873_p3 != select_ln162_1_reg_6225_pp1_iter5_reg) ? 1'b1 : 1'b0);

assign icmp_ln192_2_fu_2447_p2 = ((select_ln162_3_fu_2245_p3 == select_ln162_5_fu_2277_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_3_fu_2459_p2 = ((select_ln162_3_fu_2245_p3 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln192_4_fu_2497_p2 = ((select_ln162_5_fu_2277_p3 == select_ln162_7_fu_2309_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_5_fu_2509_p2 = ((select_ln162_5_fu_2277_p3 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln192_6_fu_2527_p2 = ((select_ln162_7_fu_2309_p3 == select_ln162_9_fu_2341_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_7_fu_2539_p2 = ((select_ln162_7_fu_2309_p3 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln192_8_fu_2551_p2 = ((select_ln162_9_fu_2341_p3 == select_ln162_11_fu_2373_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_9_fu_2557_p2 = ((select_ln162_9_fu_2341_p3 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln192_fu_2423_p2 = ((select_ln162_1_fu_2203_p3 == select_ln162_3_fu_2245_p3) ? 1'b1 : 1'b0);

assign icmp_ln194_10_fu_4405_p2 = ((select_ln192_16_fu_4398_p3 > 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_11_fu_4440_p2 = ((add_ln193_5_fu_4434_p2 > 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_12_fu_4475_p2 = ((select_ln192_18_fu_4468_p3 > 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_13_fu_4691_p2 = ((add_ln193_6_fu_4686_p2 > 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_14_fu_4725_p2 = ((select_ln192_20_fu_4718_p3 > 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_15_fu_4760_p2 = ((add_ln193_7_fu_4754_p2 > 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_16_fu_4777_p2 = ((add_ln197_10_fu_4766_p2 > 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_1_fu_3185_p2 = ((add_ln193_fu_3179_p2 > 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_2_fu_3235_p2 = ((select_ln192_8_fu_3209_p3 > 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_3_fu_3905_p2 = ((add_ln193_1_fu_3900_p2 > 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_4_fu_3949_p2 = ((select_ln192_10_fu_3927_p3 > 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_5_fu_4003_p2 = ((add_ln193_2_fu_3997_p2 > 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_6_fu_4059_p2 = ((select_ln192_12_fu_4033_p3 > 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_7_fu_4119_p2 = ((add_ln193_3_fu_4113_p2 > 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_8_fu_4342_p2 = ((select_ln192_14_reg_6731 > 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_9_fu_4370_p2 = ((add_ln193_4_fu_4364_p2 > 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_fu_3135_p2 = ((select_ln192_6_fu_3103_p3 > 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln265_fu_1508_p2 = ((ap_phi_mux_t_V_6_phi_fu_1111_p4 == add_ln535_reg_5637) ? 1'b1 : 1'b0);

assign icmp_ln425_fu_1468_p2 = ((t_V_5_reg_663 < 13'd6) ? 1'b1 : 1'b0);

assign icmp_ln495_fu_1150_p2 = ((i_op_assign_i_reg_510 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln49_1_fu_2603_p2 = (($signed(sub_ln1354_5_fu_2055_p2) < $signed(sub_ln1354_6_fu_2064_p2)) ? 1'b1 : 1'b0);

assign icmp_ln49_2_fu_2631_p2 = (($signed(sub_ln1354_7_fu_2073_p2) < $signed(sub_ln1354_8_fu_2083_p2)) ? 1'b1 : 1'b0);

assign icmp_ln49_3_fu_2659_p2 = (($signed(sub_ln1354_9_fu_2093_p2) < $signed(sub_ln1354_10_fu_2103_p2)) ? 1'b1 : 1'b0);

assign icmp_ln49_4_fu_3285_p2 = (($signed(sub_ln1354_11_reg_6127) < $signed(sub_ln1354_12_reg_6141)) ? 1'b1 : 1'b0);

assign icmp_ln49_5_fu_3305_p2 = (($signed(sub_ln1354_13_reg_6155) < $signed(sub_ln1354_14_reg_6169)) ? 1'b1 : 1'b0);

assign icmp_ln49_6_fu_3325_p2 = (($signed(sub_ln1354_15_reg_6183) < $signed(sub_ln1354_16_reg_6197)) ? 1'b1 : 1'b0);

assign icmp_ln49_7_fu_3345_p2 = (($signed(sub_ln1354_17_reg_6211) < $signed(sub_ln1354_reg_6051)) ? 1'b1 : 1'b0);

assign icmp_ln49_fu_2575_p2 = (($signed(sub_ln1354_3_fu_2036_p2) < $signed(sub_ln1354_4_fu_2046_p2)) ? 1'b1 : 1'b0);

assign icmp_ln50_1_fu_2617_p2 = (($signed(sub_ln1354_5_fu_2055_p2) > $signed(sub_ln1354_6_fu_2064_p2)) ? 1'b1 : 1'b0);

assign icmp_ln50_2_fu_2645_p2 = (($signed(sub_ln1354_7_fu_2073_p2) > $signed(sub_ln1354_8_fu_2083_p2)) ? 1'b1 : 1'b0);

assign icmp_ln50_3_fu_2673_p2 = (($signed(sub_ln1354_9_fu_2093_p2) > $signed(sub_ln1354_10_fu_2103_p2)) ? 1'b1 : 1'b0);

assign icmp_ln50_4_fu_3295_p2 = (($signed(sub_ln1354_11_reg_6127) > $signed(sub_ln1354_12_reg_6141)) ? 1'b1 : 1'b0);

assign icmp_ln50_5_fu_3315_p2 = (($signed(sub_ln1354_13_reg_6155) > $signed(sub_ln1354_14_reg_6169)) ? 1'b1 : 1'b0);

assign icmp_ln50_6_fu_3335_p2 = (($signed(sub_ln1354_15_reg_6183) > $signed(sub_ln1354_16_reg_6197)) ? 1'b1 : 1'b0);

assign icmp_ln50_7_fu_3355_p2 = (($signed(sub_ln1354_17_reg_6211) > $signed(sub_ln1354_reg_6051)) ? 1'b1 : 1'b0);

assign icmp_ln50_fu_2589_p2 = (($signed(sub_ln1354_3_fu_2036_p2) > $signed(sub_ln1354_4_fu_2046_p2)) ? 1'b1 : 1'b0);

assign icmp_ln510_fu_1237_p2 = ((index_assign_i_reg_553 == indvars_iv_i_i_i_reg_521) ? 1'b1 : 1'b0);

assign icmp_ln521_fu_1277_p2 = ((t_V_reg_575 == trunc_ln922_1_reg_5459) ? 1'b1 : 1'b0);

assign icmp_ln535_fu_1332_p2 = ((t_V_5_reg_663 == add_ln535_1_reg_5642) ? 1'b1 : 1'b0);

assign icmp_ln54_1_fu_3370_p2 = (($signed(select_ln49_1_reg_6364) < $signed(select_ln49_2_reg_6371)) ? 1'b1 : 1'b0);

assign icmp_ln54_2_fu_2721_p2 = (($signed(select_ln49_2_fu_2637_p3) < $signed(select_ln49_3_fu_2665_p3)) ? 1'b1 : 1'b0);

assign icmp_ln54_3_fu_3385_p2 = (($signed(select_ln49_3_reg_6378) < $signed(select_ln49_4_fu_3289_p3)) ? 1'b1 : 1'b0);

assign icmp_ln54_4_fu_3409_p2 = (($signed(select_ln49_4_fu_3289_p3) < $signed(select_ln49_5_fu_3309_p3)) ? 1'b1 : 1'b0);

assign icmp_ln54_5_fu_3437_p2 = (($signed(select_ln49_5_fu_3309_p3) < $signed(select_ln49_6_fu_3329_p3)) ? 1'b1 : 1'b0);

assign icmp_ln54_6_fu_3465_p2 = (($signed(select_ln49_6_fu_3329_p3) < $signed(select_ln49_7_fu_3349_p3)) ? 1'b1 : 1'b0);

assign icmp_ln54_7_fu_3493_p2 = (($signed(select_ln49_7_fu_3349_p3) < $signed(select_ln49_reg_6351)) ? 1'b1 : 1'b0);

assign icmp_ln54_fu_2687_p2 = (($signed(select_ln49_fu_2581_p3) < $signed(select_ln49_1_fu_2609_p3)) ? 1'b1 : 1'b0);

assign icmp_ln55_1_fu_2707_p2 = (($signed(select_ln50_1_fu_2623_p3) > $signed(select_ln50_2_fu_2651_p3)) ? 1'b1 : 1'b0);

assign icmp_ln55_2_fu_2727_p2 = (($signed(select_ln50_2_fu_2651_p3) > $signed(select_ln50_3_fu_2679_p3)) ? 1'b1 : 1'b0);

assign icmp_ln55_3_fu_3397_p2 = (($signed(select_ln50_3_reg_6385) > $signed(select_ln50_4_fu_3299_p3)) ? 1'b1 : 1'b0);

assign icmp_ln55_4_fu_3423_p2 = (($signed(select_ln50_4_fu_3299_p3) > $signed(select_ln50_5_fu_3319_p3)) ? 1'b1 : 1'b0);

assign icmp_ln55_5_fu_3451_p2 = (($signed(select_ln50_5_fu_3319_p3) > $signed(select_ln50_6_fu_3339_p3)) ? 1'b1 : 1'b0);

assign icmp_ln55_6_fu_3479_p2 = (($signed(select_ln50_6_fu_3339_p3) > $signed(select_ln50_7_fu_3359_p3)) ? 1'b1 : 1'b0);

assign icmp_ln55_7_fu_3505_p2 = (($signed(select_ln50_7_fu_3359_p3) > $signed(select_ln50_reg_6358)) ? 1'b1 : 1'b0);

assign icmp_ln55_fu_2693_p2 = (($signed(select_ln50_fu_2595_p3) > $signed(select_ln50_1_fu_2623_p3)) ? 1'b1 : 1'b0);

assign icmp_ln59_1_fu_3541_p2 = (($signed(select_ln54_1_fu_3374_p3) < $signed(select_ln54_3_fu_3390_p3)) ? 1'b1 : 1'b0);

assign icmp_ln59_2_fu_3567_p2 = (($signed(select_ln54_2_fu_3380_p3) < $signed(select_ln54_4_fu_3415_p3)) ? 1'b1 : 1'b0);

assign icmp_ln59_3_fu_3593_p2 = (($signed(select_ln54_3_fu_3390_p3) < $signed(select_ln54_5_fu_3443_p3)) ? 1'b1 : 1'b0);

assign icmp_ln59_4_fu_3621_p2 = (($signed(select_ln54_4_fu_3415_p3) < $signed(select_ln54_6_fu_3471_p3)) ? 1'b1 : 1'b0);

assign icmp_ln59_5_fu_3649_p2 = (($signed(select_ln54_5_fu_3443_p3) < $signed(select_ln54_7_fu_3498_p3)) ? 1'b1 : 1'b0);

assign icmp_ln59_6_fu_3677_p2 = (($signed(select_ln54_6_fu_3471_p3) < $signed(select_ln54_fu_3365_p3)) ? 1'b1 : 1'b0);

assign icmp_ln59_7_fu_3703_p2 = (($signed(select_ln54_7_fu_3498_p3) < $signed(select_ln54_1_fu_3374_p3)) ? 1'b1 : 1'b0);

assign icmp_ln59_fu_3517_p2 = (($signed(select_ln54_fu_3365_p3) < $signed(select_ln54_2_fu_3380_p3)) ? 1'b1 : 1'b0);

assign icmp_ln60_1_fu_3555_p2 = (($signed(select_ln55_1_reg_6404) > $signed(select_ln55_3_fu_3402_p3)) ? 1'b1 : 1'b0);

assign icmp_ln60_2_fu_3581_p2 = (($signed(select_ln55_2_reg_6417) > $signed(select_ln55_4_fu_3429_p3)) ? 1'b1 : 1'b0);

assign icmp_ln60_3_fu_3607_p2 = (($signed(select_ln55_3_fu_3402_p3) > $signed(select_ln55_5_fu_3457_p3)) ? 1'b1 : 1'b0);

assign icmp_ln60_4_fu_3635_p2 = (($signed(select_ln55_4_fu_3429_p3) > $signed(select_ln55_6_fu_3485_p3)) ? 1'b1 : 1'b0);

assign icmp_ln60_5_fu_3663_p2 = (($signed(select_ln55_5_fu_3457_p3) > $signed(select_ln55_7_fu_3510_p3)) ? 1'b1 : 1'b0);

assign icmp_ln60_6_fu_3691_p2 = (($signed(select_ln55_6_fu_3485_p3) > $signed(select_ln55_reg_6396)) ? 1'b1 : 1'b0);

assign icmp_ln60_7_fu_3717_p2 = (($signed(select_ln55_7_fu_3510_p3) > $signed(select_ln55_1_reg_6404)) ? 1'b1 : 1'b0);

assign icmp_ln60_fu_3531_p2 = (($signed(select_ln55_reg_6396) > $signed(select_ln55_2_reg_6417)) ? 1'b1 : 1'b0);

assign icmp_ln76_10_fu_4910_p2 = (($signed(select_ln59_5_reg_6651_pp1_iter7_reg) < $signed(sub_ln1354_12_reg_6141_pp1_iter7_reg)) ? 1'b1 : 1'b0);

assign icmp_ln76_11_fu_5009_p2 = (($signed(zext_ln76_4_fu_5001_p1) > $signed(select_ln76_10_fu_5004_p3)) ? 1'b1 : 1'b0);

assign icmp_ln76_12_fu_5062_p2 = (($signed(select_ln59_6_reg_6667_pp1_iter8_reg) < $signed(sub_ln1354_14_reg_6169_pp1_iter8_reg)) ? 1'b1 : 1'b0);

assign icmp_ln76_13_fu_5072_p2 = (($signed(zext_ln76_5_fu_5058_p1) > $signed(select_ln76_12_fu_5066_p3)) ? 1'b1 : 1'b0);

assign icmp_ln76_14_fu_5195_p2 = (($signed(select_ln59_7_reg_6683_pp1_iter9_reg) < $signed(sub_ln1354_16_reg_6197_pp1_iter9_reg)) ? 1'b1 : 1'b0);

assign icmp_ln76_15_fu_5205_p2 = (($signed(zext_ln76_6_fu_5191_p1) > $signed(select_ln76_14_fu_5199_p3)) ? 1'b1 : 1'b0);

assign icmp_ln76_1_fu_3741_p2 = (($signed(zext_ln37_reg_5594) > $signed(select_ln76_fu_3734_p3)) ? 1'b1 : 1'b0);

assign icmp_ln76_2_fu_4210_p2 = (($signed(select_ln59_1_reg_6587) < $signed(sub_ln1354_4_reg_6071_pp1_iter5_reg)) ? 1'b1 : 1'b0);

assign icmp_ln76_3_fu_4220_p2 = (($signed(zext_ln76_fu_4206_p1) > $signed(select_ln76_2_fu_4214_p3)) ? 1'b1 : 1'b0);

assign icmp_ln76_4_fu_4270_p2 = (($signed(select_ln59_2_reg_6603) < $signed(sub_ln1354_6_reg_6087_pp1_iter5_reg)) ? 1'b1 : 1'b0);

assign icmp_ln76_5_fu_4508_p2 = (($signed(zext_ln76_1_fu_4500_p1) > $signed(select_ln76_4_fu_4503_p3)) ? 1'b1 : 1'b0);

assign icmp_ln76_6_fu_4561_p2 = (($signed(select_ln59_3_reg_6619_pp1_iter6_reg) < $signed(sub_ln1354_8_reg_6103_pp1_iter6_reg)) ? 1'b1 : 1'b0);

assign icmp_ln76_7_fu_4571_p2 = (($signed(zext_ln76_2_fu_4557_p1) > $signed(select_ln76_6_fu_4565_p3)) ? 1'b1 : 1'b0);

assign icmp_ln76_8_fu_4850_p2 = (($signed(select_ln59_4_reg_6635_pp1_iter7_reg) < $signed(sub_ln1354_10_reg_6119_pp1_iter7_reg)) ? 1'b1 : 1'b0);

assign icmp_ln76_9_fu_4860_p2 = (($signed(zext_ln76_3_fu_4846_p1) > $signed(select_ln76_8_fu_4854_p3)) ? 1'b1 : 1'b0);

assign icmp_ln76_fu_3729_p2 = (($signed(select_ln59_fu_3523_p3) < $signed(sub_ln1354_reg_6051)) ? 1'b1 : 1'b0);

assign icmp_ln77_10_fu_5030_p2 = (($signed(select_ln59_5_reg_6651_pp1_iter8_reg) < $signed(sub_ln1354_5_reg_6079_pp1_iter8_reg)) ? 1'b1 : 1'b0);

assign icmp_ln77_11_fu_5040_p2 = (($signed(zext_ln77_5_fu_5026_p1) > $signed(select_ln77_10_fu_5034_p3)) ? 1'b1 : 1'b0);

assign icmp_ln77_12_fu_5090_p2 = (($signed(select_ln59_6_reg_6667_pp1_iter8_reg) < $signed(sub_ln1354_7_reg_6095_pp1_iter8_reg)) ? 1'b1 : 1'b0);

assign icmp_ln77_13_fu_5180_p2 = (($signed(zext_ln77_6_fu_5177_p1) > $signed(select_ln77_12_reg_6864)) ? 1'b1 : 1'b0);

assign icmp_ln77_14_fu_5227_p2 = (($signed(select_ln59_7_reg_6683_pp1_iter9_reg) < $signed(sub_ln1354_9_reg_6111_pp1_iter9_reg)) ? 1'b1 : 1'b0);

assign icmp_ln77_15_fu_5237_p2 = (($signed(zext_ln77_7_fu_5223_p1) > $signed(select_ln77_14_fu_5231_p3)) ? 1'b1 : 1'b0);

assign icmp_ln77_1_fu_4194_p2 = (($signed(zext_ln77_fu_4190_p1) > $signed(select_ln77_reg_6709)) ? 1'b1 : 1'b0);

assign icmp_ln77_2_fu_4242_p2 = (($signed(select_ln59_1_reg_6587) < $signed(sub_ln1354_13_reg_6155_pp1_iter5_reg)) ? 1'b1 : 1'b0);

assign icmp_ln77_3_fu_4252_p2 = (($signed(zext_ln77_1_fu_4238_p1) > $signed(select_ln77_2_fu_4246_p3)) ? 1'b1 : 1'b0);

assign icmp_ln77_4_fu_4529_p2 = (($signed(select_ln59_2_reg_6603_pp1_iter6_reg) < $signed(sub_ln1354_15_reg_6183_pp1_iter6_reg)) ? 1'b1 : 1'b0);

assign icmp_ln77_5_fu_4539_p2 = (($signed(zext_ln77_2_fu_4525_p1) > $signed(select_ln77_4_fu_4533_p3)) ? 1'b1 : 1'b0);

assign icmp_ln77_6_fu_4589_p2 = (($signed(select_ln59_3_reg_6619_pp1_iter6_reg) < $signed(sub_ln1354_17_reg_6211_pp1_iter6_reg)) ? 1'b1 : 1'b0);

assign icmp_ln77_7_fu_4835_p2 = (($signed(zext_ln77_3_fu_4832_p1) > $signed(select_ln77_6_reg_6808)) ? 1'b1 : 1'b0);

assign icmp_ln77_8_fu_4882_p2 = (($signed(select_ln59_4_reg_6635_pp1_iter7_reg) < $signed(sub_ln1354_3_reg_6063_pp1_iter7_reg)) ? 1'b1 : 1'b0);

assign icmp_ln77_9_fu_4892_p2 = (($signed(zext_ln77_4_fu_4878_p1) > $signed(select_ln77_8_fu_4886_p3)) ? 1'b1 : 1'b0);

assign icmp_ln77_fu_3750_p2 = (($signed(select_ln59_fu_3523_p3) < $signed(sub_ln1354_11_reg_6127)) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_1573_p2 = ((t_V_6_reg_1107_pp1_iter1_reg == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln887_3_fu_1337_p2 = ((t_V_5_reg_663 < zext_ln1353_reg_5583) ? 1'b1 : 1'b0);

assign icmp_ln887_4_fu_1519_p2 = ((ap_phi_mux_t_V_6_phi_fu_1111_p4 < zext_ln887_reg_5521) ? 1'b1 : 1'b0);

assign icmp_ln887_fu_1223_p2 = (($signed(i_op_assign_2_i_reg_543) < $signed(zext_ln887_3_reg_5527)) ? 1'b1 : 1'b0);

assign icmp_ln891_1_fu_1567_p2 = ((t_V_6_reg_1107_pp1_iter1_reg > 13'd2) ? 1'b1 : 1'b0);

assign icmp_ln891_fu_1551_p2 = ((t_V_6_reg_1107_pp1_iter1_reg > 13'd5) ? 1'b1 : 1'b0);

assign icmp_ln895_11_fu_1376_p2 = (($signed(ret_V_2_fu_1352_p2) < $signed(14'd1)) ? 1'b1 : 1'b0);

assign icmp_ln895_12_fu_1398_p2 = (($signed(tmp_1_fu_1388_p4) < $signed(13'd1)) ? 1'b1 : 1'b0);

assign icmp_ln895_13_fu_1410_p2 = (($signed(ret_V_2_fu_1352_p2) < $signed(14'd3)) ? 1'b1 : 1'b0);

assign icmp_ln895_14_fu_1432_p2 = (($signed(tmp_2_fu_1422_p4) < $signed(12'd1)) ? 1'b1 : 1'b0);

assign icmp_ln895_15_fu_1444_p2 = (($signed(ret_V_2_fu_1352_p2) < $signed(14'd5)) ? 1'b1 : 1'b0);

assign icmp_ln895_16_fu_1456_p2 = (($signed(ret_V_fu_1347_p2) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign icmp_ln895_fu_1342_p2 = (($signed(zext_ln887_4_fu_1328_p1) > $signed(sext_ln407_reg_5588)) ? 1'b1 : 1'b0);

assign icmp_ln91_10_fu_4972_p2 = (($signed(select_ln60_5_reg_6659_pp1_iter7_reg) > $signed(sub_ln1354_12_reg_6141_pp1_iter7_reg)) ? 1'b1 : 1'b0);

assign icmp_ln91_11_fu_5104_p2 = (($signed(select_ln92_9_reg_6846) < $signed(select_ln91_10_reg_6852)) ? 1'b1 : 1'b0);

assign icmp_ln91_12_fu_5138_p2 = (($signed(select_ln60_6_reg_6675_pp1_iter8_reg) > $signed(sub_ln1354_14_reg_6169_pp1_iter8_reg)) ? 1'b1 : 1'b0);

assign icmp_ln91_13_fu_5148_p2 = (($signed(select_ln92_11_fu_5130_p3) < $signed(select_ln91_12_fu_5142_p3)) ? 1'b1 : 1'b0);

assign icmp_ln91_14_fu_5265_p2 = (($signed(select_ln60_7_reg_6691_pp1_iter9_reg) > $signed(sub_ln1354_16_reg_6197_pp1_iter9_reg)) ? 1'b1 : 1'b0);

assign icmp_ln91_15_fu_5275_p2 = (($signed(select_ln92_13_fu_5259_p3) < $signed(select_ln91_14_fu_5269_p3)) ? 1'b1 : 1'b0);

assign icmp_ln91_1_fu_3778_p2 = (($signed(select_ln91_fu_3771_p3) > $signed(sub_ln171_reg_5615)) ? 1'b1 : 1'b0);

assign icmp_ln91_2_fu_4284_p2 = (($signed(select_ln60_1_reg_6595) > $signed(sub_ln1354_4_reg_6071_pp1_iter5_reg)) ? 1'b1 : 1'b0);

assign icmp_ln91_3_fu_4294_p2 = (($signed(select_ln92_1_fu_4278_p3) < $signed(select_ln91_2_fu_4288_p3)) ? 1'b1 : 1'b0);

assign icmp_ln91_4_fu_4332_p2 = (($signed(select_ln60_2_reg_6611) > $signed(sub_ln1354_6_reg_6087_pp1_iter5_reg)) ? 1'b1 : 1'b0);

assign icmp_ln91_5_fu_4603_p2 = (($signed(select_ln92_3_reg_6769) < $signed(select_ln91_4_reg_6775)) ? 1'b1 : 1'b0);

assign icmp_ln91_6_fu_4637_p2 = (($signed(select_ln60_3_reg_6627_pp1_iter6_reg) > $signed(sub_ln1354_8_reg_6103_pp1_iter6_reg)) ? 1'b1 : 1'b0);

assign icmp_ln91_7_fu_4647_p2 = (($signed(select_ln92_5_fu_4629_p3) < $signed(select_ln91_6_fu_4641_p3)) ? 1'b1 : 1'b0);

assign icmp_ln91_8_fu_4924_p2 = (($signed(select_ln60_4_reg_6643_pp1_iter7_reg) > $signed(sub_ln1354_10_reg_6119_pp1_iter7_reg)) ? 1'b1 : 1'b0);

assign icmp_ln91_9_fu_4934_p2 = (($signed(select_ln92_7_fu_4918_p3) < $signed(select_ln91_8_fu_4928_p3)) ? 1'b1 : 1'b0);

assign icmp_ln91_fu_3766_p2 = (($signed(select_ln60_fu_3535_p3) > $signed(sub_ln1354_reg_6051)) ? 1'b1 : 1'b0);

assign icmp_ln92_10_fu_5114_p2 = (($signed(select_ln60_5_reg_6659_pp1_iter8_reg) > $signed(sub_ln1354_5_reg_6079_pp1_iter8_reg)) ? 1'b1 : 1'b0);

assign icmp_ln92_11_fu_5124_p2 = (($signed(select_ln91_11_fu_5108_p3) < $signed(select_ln92_10_fu_5118_p3)) ? 1'b1 : 1'b0);

assign icmp_ln92_12_fu_5162_p2 = (($signed(select_ln60_6_reg_6675_pp1_iter8_reg) > $signed(sub_ln1354_7_reg_6095_pp1_iter8_reg)) ? 1'b1 : 1'b0);

assign icmp_ln92_13_fu_5255_p2 = (($signed(select_ln91_13_reg_6874) < $signed(select_ln92_12_reg_6880)) ? 1'b1 : 1'b0);

assign icmp_ln92_14_fu_5289_p2 = (($signed(select_ln60_7_reg_6691_pp1_iter9_reg) > $signed(sub_ln1354_9_reg_6111_pp1_iter9_reg)) ? 1'b1 : 1'b0);

assign icmp_ln92_15_fu_5299_p2 = (($signed(select_ln91_15_fu_5281_p3) < $signed(select_ln92_14_fu_5293_p3)) ? 1'b1 : 1'b0);

assign icmp_ln92_1_fu_4274_p2 = (($signed(select_ln91_1_reg_6719) < $signed(select_ln92_reg_6725)) ? 1'b1 : 1'b0);

assign icmp_ln92_2_fu_4308_p2 = (($signed(select_ln60_1_reg_6595) > $signed(sub_ln1354_13_reg_6155_pp1_iter5_reg)) ? 1'b1 : 1'b0);

assign icmp_ln92_3_fu_4318_p2 = (($signed(select_ln91_3_fu_4300_p3) < $signed(select_ln92_2_fu_4312_p3)) ? 1'b1 : 1'b0);

assign icmp_ln92_4_fu_4613_p2 = (($signed(select_ln60_2_reg_6611_pp1_iter6_reg) > $signed(sub_ln1354_15_reg_6183_pp1_iter6_reg)) ? 1'b1 : 1'b0);

assign icmp_ln92_5_fu_4623_p2 = (($signed(select_ln91_5_fu_4607_p3) < $signed(select_ln92_4_fu_4617_p3)) ? 1'b1 : 1'b0);

assign icmp_ln92_6_fu_4661_p2 = (($signed(select_ln60_3_reg_6627_pp1_iter6_reg) > $signed(sub_ln1354_17_reg_6211_pp1_iter6_reg)) ? 1'b1 : 1'b0);

assign icmp_ln92_7_fu_4914_p2 = (($signed(select_ln91_7_reg_6818) < $signed(select_ln92_6_reg_6824)) ? 1'b1 : 1'b0);

assign icmp_ln92_8_fu_4948_p2 = (($signed(select_ln60_4_reg_6643_pp1_iter7_reg) > $signed(sub_ln1354_3_reg_6063_pp1_iter7_reg)) ? 1'b1 : 1'b0);

assign icmp_ln92_9_fu_4958_p2 = (($signed(select_ln91_9_fu_4940_p3) < $signed(select_ln92_8_fu_4952_p3)) ? 1'b1 : 1'b0);

assign icmp_ln92_fu_3790_p2 = (($signed(select_ln60_fu_3535_p3) > $signed(sub_ln1354_11_reg_6127)) ? 1'b1 : 1'b0);

assign icmp_ln94_fu_5338_p2 = (($signed(zext_ln94_fu_5330_p1) > $signed(sub_ln94_fu_5333_p2)) ? 1'b1 : 1'b0);

assign init_buf_2_fu_1266_p2 = (i_op_assign_2_i_reg_543 + 32'd1);

assign init_buf_fu_1209_p1 = row_ind_6_V_7_fu_188;

assign init_row_ind_fu_1156_p2 = (i_op_assign_i_reg_510 + 3'd1);

assign or_ln162_1_fu_2239_p2 = (icmp_ln164_1_fu_2226_p2 | icmp_ln162_1_fu_2221_p2);

assign or_ln162_2_fu_2271_p2 = (icmp_ln164_2_fu_2258_p2 | icmp_ln162_2_fu_2253_p2);

assign or_ln162_3_fu_2303_p2 = (icmp_ln164_3_fu_2290_p2 | icmp_ln162_3_fu_2285_p2);

assign or_ln162_4_fu_2335_p2 = (icmp_ln164_4_fu_2322_p2 | icmp_ln162_4_fu_2317_p2);

assign or_ln162_5_fu_2367_p2 = (icmp_ln164_5_fu_2354_p2 | icmp_ln162_5_fu_2349_p2);

assign or_ln162_6_fu_2399_p2 = (icmp_ln164_6_fu_2386_p2 | icmp_ln162_6_fu_2381_p2);

assign or_ln162_7_fu_2993_p2 = (icmp_ln164_7_reg_6253 | icmp_ln162_7_reg_6247);

assign or_ln162_fu_2197_p2 = (icmp_ln164_fu_2184_p2 | icmp_ln162_fu_2179_p2);

assign or_ln169_1_fu_2874_p2 = (icmp_ln171_1_fu_2862_p2 | icmp_ln169_1_fu_2858_p2);

assign or_ln169_2_fu_2904_p2 = (icmp_ln171_2_fu_2892_p2 | icmp_ln169_2_fu_2888_p2);

assign or_ln169_3_fu_2934_p2 = (icmp_ln171_3_fu_2922_p2 | icmp_ln169_3_fu_2918_p2);

assign or_ln169_4_fu_2964_p2 = (icmp_ln171_4_fu_2952_p2 | icmp_ln169_4_fu_2948_p2);

assign or_ln169_5_fu_3809_p2 = (icmp_ln171_5_reg_6519 | icmp_ln169_5_reg_6513);

assign or_ln169_6_fu_3837_p2 = (icmp_ln171_6_fu_3825_p2 | icmp_ln169_6_fu_3821_p2);

assign or_ln169_7_fu_3867_p2 = (icmp_ln171_7_fu_3855_p2 | icmp_ln169_7_fu_3851_p2);

assign or_ln169_fu_2846_p2 = (icmp_ln171_reg_6236 | icmp_ln169_reg_6230);

assign or_ln192_10_fu_3129_p2 = (xor_ln192_7_fu_3117_p2 | icmp_ln192_15_fu_3123_p2);

assign or_ln192_11_fu_3173_p2 = (icmp_ln192_16_fu_3167_p2 | icmp_ln192_15_fu_3123_p2);

assign or_ln192_12_fu_3229_p2 = (icmp_ln192_18_fu_3223_p2 | icmp_ln192_17_fu_3217_p2);

assign or_ln192_13_fu_3881_p2 = (icmp_ln192_18_reg_6544 | icmp_ln192_17_reg_6539);

assign or_ln192_14_fu_3896_p2 = (icmp_ln192_20_reg_6565 | icmp_ln192_19_reg_6559);

assign or_ln192_15_fu_3911_p2 = (icmp_ln192_20_reg_6565 | icmp_ln192_19_reg_6559);

assign or_ln192_16_fu_3943_p2 = (icmp_ln192_22_fu_3938_p2 | icmp_ln192_21_fu_3934_p2);

assign or_ln192_17_fu_3955_p2 = (icmp_ln192_22_fu_3938_p2 | icmp_ln192_21_fu_3934_p2);

assign or_ln192_18_fu_3991_p2 = (icmp_ln192_24_fu_3986_p2 | icmp_ln192_23_fu_3981_p2);

assign or_ln192_19_fu_4015_p2 = (icmp_ln192_24_fu_3986_p2 | icmp_ln192_23_fu_3981_p2);

assign or_ln192_1_fu_2465_p2 = (xor_ln192_1_fu_2453_p2 | icmp_ln192_3_fu_2459_p2);

assign or_ln192_20_fu_4053_p2 = (icmp_ln192_26_fu_4047_p2 | icmp_ln192_25_fu_4041_p2);

assign or_ln192_21_fu_4065_p2 = (icmp_ln192_26_fu_4047_p2 | icmp_ln192_25_fu_4041_p2);

assign or_ln192_22_fu_4107_p2 = (icmp_ln192_28_fu_4101_p2 | icmp_ln192_27_fu_4095_p2);

assign or_ln192_23_fu_4131_p2 = (icmp_ln192_28_fu_4101_p2 | icmp_ln192_27_fu_4095_p2);

assign or_ln192_24_fu_4162_p2 = (icmp_ln192_29_fu_4157_p2 | icmp_ln192_1_reg_6263_pp1_iter5_reg);

assign or_ln192_25_fu_3279_p2 = (and_ln192_2_fu_3203_p2 | and_ln192_1_fu_3153_p2);

assign or_ln192_26_fu_4167_p2 = (and_ln192_4_fu_3921_p2 | and_ln192_3_fu_3891_p2);

assign or_ln192_27_fu_4982_p2 = (or_ln192_26_reg_6743_pp1_iter8_reg | or_ln192_25_reg_6582_pp1_iter8_reg);

assign or_ln192_28_fu_4173_p2 = (and_ln192_6_fu_4027_p2 | and_ln192_5_fu_3967_p2);

assign or_ln192_29_fu_4179_p2 = (and_ln192_8_fu_4143_p2 | and_ln192_7_fu_4077_p2);

assign or_ln192_2_fu_2479_p2 = (or_ln192_fu_2441_p2 | or_ln192_1_fu_2465_p2);

assign or_ln192_30_fu_4986_p2 = (or_ln192_29_reg_6753_pp1_iter8_reg | or_ln192_28_reg_6748_pp1_iter8_reg);

assign or_ln192_31_fu_4990_p2 = (or_ln192_30_fu_4986_p2 | or_ln192_27_fu_4982_p2);

assign or_ln192_32_fu_4488_p2 = (and_ln192_9_fu_4352_p2 | and_ln192_11_fu_4393_p2);

assign or_ln192_33_fu_4494_p2 = (and_ln192_15_fu_4463_p2 | and_ln192_13_fu_4422_p2);

assign or_ln192_34_fu_4798_p2 = (or_ln192_33_reg_6797 | or_ln192_32_reg_6792);

assign or_ln192_35_fu_4802_p2 = (and_ln192_19_fu_4713_p2 | and_ln192_17_fu_4681_p2);

assign or_ln192_36_fu_4808_p2 = (and_ln192_26_fu_4792_p2 | and_ln192_23_fu_4772_p2);

assign or_ln192_37_fu_4814_p2 = (or_ln192_36_fu_4808_p2 | and_ln192_21_fu_4742_p2);

assign or_ln192_38_fu_4820_p2 = (or_ln192_37_fu_4814_p2 | or_ln192_35_fu_4802_p2);

assign or_ln192_39_fu_4826_p2 = (or_ln192_38_fu_4820_p2 | or_ln192_34_fu_4798_p2);

assign or_ln192_3_fu_2515_p2 = (xor_ln192_2_fu_2503_p2 | icmp_ln192_5_fu_2509_p2);

assign or_ln192_40_fu_4996_p2 = (or_ln192_39_reg_6830 | or_ln192_31_fu_4990_p2);

assign or_ln192_4_fu_2545_p2 = (xor_ln192_3_fu_2533_p2 | icmp_ln192_7_fu_2539_p2);

assign or_ln192_5_fu_3012_p2 = (or_ln192_4_reg_6320 | or_ln192_3_reg_6299);

assign or_ln192_6_fu_3028_p2 = (xor_ln192_4_fu_3023_p2 | icmp_ln192_9_reg_6333);

assign or_ln192_7_fu_3044_p2 = (xor_ln192_5_fu_3039_p2 | icmp_ln192_11_reg_6345);

assign or_ln192_8_fu_3057_p2 = (or_ln192_7_fu_3044_p2 | or_ln192_6_fu_3028_p2);

assign or_ln192_9_fu_3091_p2 = (xor_ln192_6_fu_3080_p2 | icmp_ln192_13_fu_3086_p2);

assign or_ln192_fu_2441_p2 = (xor_ln192_fu_2429_p2 | icmp_ln192_1_fu_2435_p2);

assign or_ln425_fu_5325_p2 = (xor_ln425_1_fu_5320_p2 | icmp_ln425_reg_5697);

assign p_dst_data_V_din = select_ln430_reg_6907;

assign p_image_height_c_din = p_image_height[11:0];

assign p_image_width_c_din = p_image_width[11:0];

assign read_index_fu_1249_p2 = (index_assign_i_reg_553 + 32'd1);

assign ret_V_2_fu_1352_p2 = (14'd6 - ret_V_fu_1347_p2);

assign ret_V_fu_1347_p2 = ($signed(zext_ln887_4_fu_1328_p1) - $signed(sext_ln407_reg_5588));

assign row_V_fu_5394_p2 = (t_V_5_reg_663 + 13'd1);

assign row_ind_0_V_3_fu_1162_p1 = i_op_assign_i_reg_510;

assign select_ln162_10_fu_2359_p3 = ((icmp_ln162_5_fu_2349_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign select_ln162_11_fu_2373_p3 = ((or_ln162_5_fu_2367_p2[0:0] === 1'b1) ? select_ln162_10_fu_2359_p3 : 2'd0);

assign select_ln162_12_fu_2391_p3 = ((icmp_ln162_6_fu_2381_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign select_ln162_13_fu_2405_p3 = ((or_ln162_6_fu_2399_p2[0:0] === 1'b1) ? select_ln162_12_fu_2391_p3 : 2'd0);

assign select_ln162_14_fu_2986_p3 = ((icmp_ln162_7_reg_6247[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign select_ln162_15_fu_2997_p3 = ((or_ln162_7_fu_2993_p2[0:0] === 1'b1) ? select_ln162_14_fu_2986_p3 : 2'd0);

assign select_ln162_1_fu_2203_p3 = ((or_ln162_fu_2197_p2[0:0] === 1'b1) ? select_ln162_fu_2189_p3 : 2'd0);

assign select_ln162_2_fu_2231_p3 = ((icmp_ln162_1_fu_2221_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign select_ln162_3_fu_2245_p3 = ((or_ln162_1_fu_2239_p2[0:0] === 1'b1) ? select_ln162_2_fu_2231_p3 : 2'd0);

assign select_ln162_4_fu_2263_p3 = ((icmp_ln162_2_fu_2253_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign select_ln162_5_fu_2277_p3 = ((or_ln162_2_fu_2271_p2[0:0] === 1'b1) ? select_ln162_4_fu_2263_p3 : 2'd0);

assign select_ln162_6_fu_2295_p3 = ((icmp_ln162_3_fu_2285_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign select_ln162_7_fu_2309_p3 = ((or_ln162_3_fu_2303_p2[0:0] === 1'b1) ? select_ln162_6_fu_2295_p3 : 2'd0);

assign select_ln162_8_fu_2327_p3 = ((icmp_ln162_4_fu_2317_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign select_ln162_9_fu_2341_p3 = ((or_ln162_4_fu_2335_p2[0:0] === 1'b1) ? select_ln162_8_fu_2327_p3 : 2'd0);

assign select_ln162_fu_2189_p3 = ((icmp_ln162_fu_2179_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign select_ln169_10_fu_3802_p3 = ((icmp_ln169_5_reg_6513[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign select_ln169_11_fu_3813_p3 = ((or_ln169_5_fu_3809_p2[0:0] === 1'b1) ? select_ln169_10_fu_3802_p3 : 2'd0);

assign select_ln169_12_fu_3829_p3 = ((icmp_ln169_6_fu_3821_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign select_ln169_13_fu_3843_p3 = ((or_ln169_6_fu_3837_p2[0:0] === 1'b1) ? select_ln169_12_fu_3829_p3 : 2'd0);

assign select_ln169_14_fu_3859_p3 = ((icmp_ln169_7_fu_3851_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign select_ln169_15_fu_3873_p3 = ((or_ln169_7_fu_3867_p2[0:0] === 1'b1) ? select_ln169_14_fu_3859_p3 : 2'd0);

assign select_ln169_1_fu_2850_p3 = ((or_ln169_fu_2846_p2[0:0] === 1'b1) ? select_ln169_fu_2839_p3 : 2'd0);

assign select_ln169_2_fu_2866_p3 = ((icmp_ln169_1_fu_2858_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign select_ln169_3_fu_2880_p3 = ((or_ln169_1_fu_2874_p2[0:0] === 1'b1) ? select_ln169_2_fu_2866_p3 : 2'd0);

assign select_ln169_4_fu_2896_p3 = ((icmp_ln169_2_fu_2888_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign select_ln169_5_fu_2910_p3 = ((or_ln169_2_fu_2904_p2[0:0] === 1'b1) ? select_ln169_4_fu_2896_p3 : 2'd0);

assign select_ln169_6_fu_2926_p3 = ((icmp_ln169_3_fu_2918_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign select_ln169_7_fu_2940_p3 = ((or_ln169_3_fu_2934_p2[0:0] === 1'b1) ? select_ln169_6_fu_2926_p3 : 2'd0);

assign select_ln169_8_fu_2956_p3 = ((icmp_ln169_4_fu_2948_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign select_ln169_9_fu_2970_p3 = ((or_ln169_4_fu_2964_p2[0:0] === 1'b1) ? select_ln169_8_fu_2956_p3 : 2'd0);

assign select_ln169_fu_2839_p3 = ((icmp_ln169_reg_6230[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign select_ln192_10_fu_3927_p3 = ((or_ln192_14_fu_3896_p2[0:0] === 1'b1) ? 4'd2 : add_ln197_4_reg_6571);

assign select_ln192_11_fu_3973_p3 = ((or_ln192_16_fu_3943_p2[0:0] === 1'b1) ? 4'd1 : select_ln192_10_fu_3927_p3);

assign select_ln192_12_fu_4033_p3 = ((or_ln192_18_fu_3991_p2[0:0] === 1'b1) ? 4'd2 : add_ln197_5_fu_4009_p2);

assign select_ln192_13_fu_4083_p3 = ((or_ln192_20_fu_4053_p2[0:0] === 1'b1) ? 4'd1 : select_ln192_12_fu_4033_p3);

assign select_ln192_14_fu_4149_p3 = ((or_ln192_22_fu_4107_p2[0:0] === 1'b1) ? 5'd2 : add_ln197_6_fu_4125_p2);

assign select_ln192_15_fu_4358_p3 = ((or_ln192_24_reg_6737[0:0] === 1'b1) ? 5'd1 : select_ln192_14_reg_6731);

assign select_ln192_16_fu_4398_p3 = ((or_ln192_reg_6269_pp1_iter6_reg[0:0] === 1'b1) ? 5'd2 : add_ln197_7_fu_4376_p2);

assign select_ln192_17_fu_4427_p3 = ((or_ln192_1_reg_6284_pp1_iter6_reg[0:0] === 1'b1) ? 5'd1 : select_ln192_16_fu_4398_p3);

assign select_ln192_18_fu_4468_p3 = ((or_ln192_3_reg_6299_pp1_iter6_reg[0:0] === 1'b1) ? 5'd2 : add_ln197_8_fu_4446_p2);

assign select_ln192_19_fu_4481_p3 = ((or_ln192_4_reg_6320_pp1_iter6_reg[0:0] === 1'b1) ? 5'd1 : select_ln192_18_fu_4468_p3);

assign select_ln192_1_fu_2485_p3 = ((or_ln192_2_fu_2479_p2[0:0] === 1'b1) ? select_ln192_fu_2471_p3 : 2'd3);

assign select_ln192_20_fu_4718_p3 = ((or_ln192_6_reg_6524_pp1_iter7_reg[0:0] === 1'b1) ? 5'd2 : add_ln197_9_fu_4697_p2);

assign select_ln192_21_fu_4747_p3 = ((or_ln192_7_reg_6529_pp1_iter7_reg[0:0] === 1'b1) ? 5'd1 : select_ln192_20_fu_4718_p3);

assign select_ln192_22_fu_5374_p3 = ((and_ln192_28_fu_5370_p2[0:0] === 1'b1) ? add_ln94_fu_5356_p2 : select_ln425_fu_5362_p3);

assign select_ln192_2_fu_3005_p3 = ((or_ln192_4_reg_6320[0:0] === 1'b1) ? 3'd1 : 3'd2);

assign select_ln192_3_fu_3016_p3 = ((or_ln192_5_fu_3012_p2[0:0] === 1'b1) ? select_ln192_2_fu_3005_p3 : add_ln197_reg_6305);

assign select_ln192_4_fu_3049_p3 = ((or_ln192_7_fu_3044_p2[0:0] === 1'b1) ? 3'd1 : 3'd2);

assign select_ln192_5_fu_3063_p3 = ((or_ln192_8_fu_3057_p2[0:0] === 1'b1) ? select_ln192_4_fu_3049_p3 : add_ln197_1_fu_3033_p2);

assign select_ln192_6_fu_3103_p3 = ((or_ln192_9_fu_3091_p2[0:0] === 1'b1) ? 4'd2 : add_ln197_2_fu_3097_p2);

assign select_ln192_7_fu_3159_p3 = ((or_ln192_10_fu_3129_p2[0:0] === 1'b1) ? 4'd1 : select_ln192_6_fu_3103_p3);

assign select_ln192_8_fu_3209_p3 = ((or_ln192_11_fu_3173_p2[0:0] === 1'b1) ? 4'd2 : add_ln197_3_fu_3191_p2);

assign select_ln192_9_fu_3241_p3 = ((or_ln192_12_fu_3229_p2[0:0] === 1'b1) ? 4'd1 : select_ln192_8_fu_3209_p3);

assign select_ln192_fu_2471_p3 = ((or_ln192_1_fu_2465_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign select_ln418_1_fu_1997_p3 = ((icmp_ln887_4_reg_5751_pp1_iter3_reg[0:0] === 1'b1) ? buf_cop_1_V_fu_1921_p3 : ap_phi_mux_src_buf_1_5_0_i_i_i_phi_fu_943_p4);

assign select_ln418_2_fu_1740_p3 = ((icmp_ln887_4_reg_5751_pp1_iter2_reg[0:0] === 1'b1) ? buf_cop_2_V_fu_1641_p3 : ap_phi_mux_src_buf_2_5_0_i_i_i_phi_fu_871_p4);

assign select_ln418_3_fu_1747_p3 = ((icmp_ln887_4_reg_5751_pp1_iter2_reg[0:0] === 1'b1) ? buf_cop_3_V_fu_1687_p3 : ap_phi_mux_src_buf_3_5_0_i_i_i_phi_fu_799_p4);

assign select_ln418_4_fu_1754_p3 = ((icmp_ln887_4_reg_5751_pp1_iter2_reg[0:0] === 1'b1) ? buf_cop_4_V_fu_1733_p3 : ap_phi_mux_src_buf_4_5_0_i_i_i_phi_fu_727_p4);

assign select_ln418_5_fu_2004_p3 = ((icmp_ln887_4_reg_5751_pp1_iter3_reg[0:0] === 1'b1) ? buf_cop_5_V_fu_1952_p3 : ap_phi_mux_src_buf_5_5_0_i_i_i_phi_fu_1051_p4);

assign select_ln418_6_fu_2011_p3 = ((icmp_ln887_4_reg_5751_pp1_iter3_reg[0:0] === 1'b1) ? buf_cop_6_V_fu_1983_p3 : ap_phi_mux_src_buf_6_5_0_i_i_i_phi_fu_1099_p4);

assign select_ln418_fu_1990_p3 = ((icmp_ln887_4_reg_5751_pp1_iter3_reg[0:0] === 1'b1) ? buf_cop_0_V_fu_1890_p3 : ap_phi_mux_src_buf_0_5_0_i_i_i_phi_fu_1003_p4);

assign select_ln425_fu_5362_p3 = ((or_ln425_fu_5325_p2[0:0] === 1'b1) ? OutputValues_V_0_0_i_fu_220 : 8'd0);

assign select_ln430_fu_5382_p3 = ((and_ln271_reg_5763_pp1_iter10_reg[0:0] === 1'b1) ? select_ln192_22_fu_5374_p3 : 8'd0);

assign select_ln447_10_fu_1782_p3 = ((icmp_ln879_reg_5813[0:0] === 1'b1) ? select_ln418_2_fu_1740_p3 : ap_phi_mux_src_buf_2_4_0_i_i_i_phi_fu_883_p4);

assign select_ln447_11_fu_1789_p3 = ((icmp_ln879_reg_5813[0:0] === 1'b1) ? select_ln418_2_fu_1740_p3 : ap_phi_mux_src_buf_2_5_0_i_i_i_phi_fu_871_p4);

assign select_ln447_12_fu_1796_p3 = ((icmp_ln879_reg_5813[0:0] === 1'b1) ? select_ln418_3_fu_1747_p3 : ap_phi_mux_src_buf_3_1_0_i_i_i_phi_fu_847_p4);

assign select_ln447_13_fu_1803_p3 = ((icmp_ln879_reg_5813[0:0] === 1'b1) ? select_ln418_3_fu_1747_p3 : ap_phi_mux_src_buf_3_2_0_i_i_i_phi_fu_835_p4);

assign select_ln447_14_fu_1810_p3 = ((icmp_ln879_reg_5813[0:0] === 1'b1) ? select_ln418_3_fu_1747_p3 : ap_phi_mux_src_buf_3_3_0_i_i_i_phi_fu_823_p4);

assign select_ln447_15_fu_1817_p3 = ((icmp_ln879_reg_5813[0:0] === 1'b1) ? select_ln418_3_fu_1747_p3 : ap_phi_mux_src_buf_3_4_0_i_i_i_phi_fu_811_p4);

assign select_ln447_16_fu_1824_p3 = ((icmp_ln879_reg_5813[0:0] === 1'b1) ? select_ln418_3_fu_1747_p3 : ap_phi_mux_src_buf_3_5_0_i_i_i_phi_fu_799_p4);

assign select_ln447_17_fu_1831_p3 = ((icmp_ln879_reg_5813[0:0] === 1'b1) ? select_ln418_4_fu_1754_p3 : ap_phi_mux_src_buf_4_1_0_i_i_i_phi_fu_775_p4);

assign select_ln447_18_fu_1838_p3 = ((icmp_ln879_reg_5813[0:0] === 1'b1) ? select_ln418_4_fu_1754_p3 : ap_phi_mux_src_buf_4_2_0_i_i_i_phi_fu_763_p4);

assign select_ln447_19_fu_1845_p3 = ((icmp_ln879_reg_5813[0:0] === 1'b1) ? select_ln418_4_fu_1754_p3 : ap_phi_mux_src_buf_4_3_0_i_i_i_phi_fu_751_p4);

assign select_ln447_1_fu_2748_p3 = ((icmp_ln879_reg_5813_pp1_iter3_reg[0:0] === 1'b1) ? select_ln418_fu_1990_p3 : ap_phi_mux_src_buf_0_4_0_i_i_i_phi_fu_1015_p4);

assign select_ln447_20_fu_1852_p3 = ((icmp_ln879_reg_5813[0:0] === 1'b1) ? select_ln418_4_fu_1754_p3 : ap_phi_mux_src_buf_4_4_0_i_i_i_phi_fu_739_p4);

assign select_ln447_21_fu_1859_p3 = ((icmp_ln879_reg_5813[0:0] === 1'b1) ? select_ln418_4_fu_1754_p3 : ap_phi_mux_src_buf_4_5_0_i_i_i_phi_fu_727_p4);

assign select_ln447_22_fu_2790_p3 = ((icmp_ln879_reg_5813_pp1_iter3_reg[0:0] === 1'b1) ? select_ln418_5_fu_2004_p3 : ap_phi_mux_src_buf_5_2_0_i_i_i_phi_fu_703_p4);

assign select_ln447_23_fu_2797_p3 = ((icmp_ln879_reg_5813_pp1_iter3_reg[0:0] === 1'b1) ? select_ln418_5_fu_2004_p3 : ap_phi_mux_src_buf_5_3_0_i_i_i_phi_fu_691_p4);

assign select_ln447_24_fu_2804_p3 = ((icmp_ln879_reg_5813_pp1_iter3_reg[0:0] === 1'b1) ? select_ln418_5_fu_2004_p3 : ap_phi_mux_src_buf_5_4_0_i_i_i_phi_fu_679_p4);

assign select_ln447_25_fu_2811_p3 = ((icmp_ln879_reg_5813_pp1_iter3_reg[0:0] === 1'b1) ? select_ln418_5_fu_2004_p3 : ap_phi_mux_src_buf_5_5_0_i_i_i_phi_fu_1051_p4);

assign select_ln447_26_fu_2818_p3 = ((icmp_ln879_reg_5813_pp1_iter3_reg[0:0] === 1'b1) ? select_ln418_6_fu_2011_p3 : ap_phi_mux_src_buf_6_3_0_i_i_i_phi_fu_1075_p4);

assign select_ln447_27_fu_2825_p3 = ((icmp_ln879_reg_5813_pp1_iter3_reg[0:0] === 1'b1) ? select_ln418_6_fu_2011_p3 : ap_phi_mux_src_buf_6_4_0_i_i_i_phi_fu_1087_p4);

assign select_ln447_28_fu_2832_p3 = ((icmp_ln879_reg_5813_pp1_iter3_reg[0:0] === 1'b1) ? select_ln418_6_fu_2011_p3 : ap_phi_mux_src_buf_6_5_0_i_i_i_phi_fu_1099_p4);

assign select_ln447_2_fu_2755_p3 = ((icmp_ln879_reg_5813_pp1_iter3_reg[0:0] === 1'b1) ? select_ln418_fu_1990_p3 : ap_phi_mux_src_buf_0_5_0_i_i_i_phi_fu_1003_p4);

assign select_ln447_3_fu_2762_p3 = ((icmp_ln879_reg_5813_pp1_iter3_reg[0:0] === 1'b1) ? select_ln418_1_fu_1997_p3 : ap_phi_mux_src_buf_1_2_0_i_i_i_phi_fu_979_p4);

assign select_ln447_4_fu_2769_p3 = ((icmp_ln879_reg_5813_pp1_iter3_reg[0:0] === 1'b1) ? select_ln418_1_fu_1997_p3 : ap_phi_mux_src_buf_1_3_0_i_i_i_phi_fu_967_p4);

assign select_ln447_5_fu_2776_p3 = ((icmp_ln879_reg_5813_pp1_iter3_reg[0:0] === 1'b1) ? select_ln418_1_fu_1997_p3 : ap_phi_mux_src_buf_1_4_0_i_i_i_phi_fu_955_p4);

assign select_ln447_6_fu_2783_p3 = ((icmp_ln879_reg_5813_pp1_iter3_reg[0:0] === 1'b1) ? select_ln418_1_fu_1997_p3 : ap_phi_mux_src_buf_1_5_0_i_i_i_phi_fu_943_p4);

assign select_ln447_7_fu_1761_p3 = ((icmp_ln879_reg_5813[0:0] === 1'b1) ? select_ln418_2_fu_1740_p3 : ap_phi_mux_src_buf_2_1_0_i_i_i_phi_fu_919_p4);

assign select_ln447_8_fu_1768_p3 = ((icmp_ln879_reg_5813[0:0] === 1'b1) ? select_ln418_2_fu_1740_p3 : ap_phi_mux_src_buf_2_2_0_i_i_i_phi_fu_907_p4);

assign select_ln447_9_fu_1775_p3 = ((icmp_ln879_reg_5813[0:0] === 1'b1) ? select_ln418_2_fu_1740_p3 : ap_phi_mux_src_buf_2_3_0_i_i_i_phi_fu_895_p4);

assign select_ln447_fu_2741_p3 = ((icmp_ln879_reg_5813_pp1_iter3_reg[0:0] === 1'b1) ? select_ln418_fu_1990_p3 : ap_phi_mux_src_buf_0_3_0_i_i_i_phi_fu_1027_p4);

assign select_ln49_1_fu_2609_p3 = ((icmp_ln49_1_fu_2603_p2[0:0] === 1'b1) ? sub_ln1354_5_fu_2055_p2 : sub_ln1354_6_fu_2064_p2);

assign select_ln49_2_fu_2637_p3 = ((icmp_ln49_2_fu_2631_p2[0:0] === 1'b1) ? sub_ln1354_7_fu_2073_p2 : sub_ln1354_8_fu_2083_p2);

assign select_ln49_3_fu_2665_p3 = ((icmp_ln49_3_fu_2659_p2[0:0] === 1'b1) ? sub_ln1354_9_fu_2093_p2 : sub_ln1354_10_fu_2103_p2);

assign select_ln49_4_fu_3289_p3 = ((icmp_ln49_4_fu_3285_p2[0:0] === 1'b1) ? sub_ln1354_11_reg_6127 : sub_ln1354_12_reg_6141);

assign select_ln49_5_fu_3309_p3 = ((icmp_ln49_5_fu_3305_p2[0:0] === 1'b1) ? sub_ln1354_13_reg_6155 : sub_ln1354_14_reg_6169);

assign select_ln49_6_fu_3329_p3 = ((icmp_ln49_6_fu_3325_p2[0:0] === 1'b1) ? sub_ln1354_15_reg_6183 : sub_ln1354_16_reg_6197);

assign select_ln49_7_fu_3349_p3 = ((icmp_ln49_7_fu_3345_p2[0:0] === 1'b1) ? sub_ln1354_17_reg_6211 : sub_ln1354_reg_6051);

assign select_ln49_fu_2581_p3 = ((icmp_ln49_fu_2575_p2[0:0] === 1'b1) ? sub_ln1354_3_fu_2036_p2 : sub_ln1354_4_fu_2046_p2);

assign select_ln50_1_fu_2623_p3 = ((icmp_ln50_1_fu_2617_p2[0:0] === 1'b1) ? sub_ln1354_5_fu_2055_p2 : sub_ln1354_6_fu_2064_p2);

assign select_ln50_2_fu_2651_p3 = ((icmp_ln50_2_fu_2645_p2[0:0] === 1'b1) ? sub_ln1354_7_fu_2073_p2 : sub_ln1354_8_fu_2083_p2);

assign select_ln50_3_fu_2679_p3 = ((icmp_ln50_3_fu_2673_p2[0:0] === 1'b1) ? sub_ln1354_9_fu_2093_p2 : sub_ln1354_10_fu_2103_p2);

assign select_ln50_4_fu_3299_p3 = ((icmp_ln50_4_fu_3295_p2[0:0] === 1'b1) ? sub_ln1354_11_reg_6127 : sub_ln1354_12_reg_6141);

assign select_ln50_5_fu_3319_p3 = ((icmp_ln50_5_fu_3315_p2[0:0] === 1'b1) ? sub_ln1354_13_reg_6155 : sub_ln1354_14_reg_6169);

assign select_ln50_6_fu_3339_p3 = ((icmp_ln50_6_fu_3335_p2[0:0] === 1'b1) ? sub_ln1354_15_reg_6183 : sub_ln1354_16_reg_6197);

assign select_ln50_7_fu_3359_p3 = ((icmp_ln50_7_fu_3355_p2[0:0] === 1'b1) ? sub_ln1354_17_reg_6211 : sub_ln1354_reg_6051);

assign select_ln50_fu_2595_p3 = ((icmp_ln50_fu_2589_p2[0:0] === 1'b1) ? sub_ln1354_3_fu_2036_p2 : sub_ln1354_4_fu_2046_p2);

assign select_ln54_1_fu_3374_p3 = ((icmp_ln54_1_fu_3370_p2[0:0] === 1'b1) ? select_ln49_1_reg_6364 : select_ln49_2_reg_6371);

assign select_ln54_2_fu_3380_p3 = ((icmp_ln54_2_reg_6412[0:0] === 1'b1) ? select_ln49_2_reg_6371 : select_ln49_3_reg_6378);

assign select_ln54_3_fu_3390_p3 = ((icmp_ln54_3_fu_3385_p2[0:0] === 1'b1) ? select_ln49_3_reg_6378 : select_ln49_4_fu_3289_p3);

assign select_ln54_4_fu_3415_p3 = ((icmp_ln54_4_fu_3409_p2[0:0] === 1'b1) ? select_ln49_4_fu_3289_p3 : select_ln49_5_fu_3309_p3);

assign select_ln54_5_fu_3443_p3 = ((icmp_ln54_5_fu_3437_p2[0:0] === 1'b1) ? select_ln49_5_fu_3309_p3 : select_ln49_6_fu_3329_p3);

assign select_ln54_6_fu_3471_p3 = ((icmp_ln54_6_fu_3465_p2[0:0] === 1'b1) ? select_ln49_6_fu_3329_p3 : select_ln49_7_fu_3349_p3);

assign select_ln54_7_fu_3498_p3 = ((icmp_ln54_7_fu_3493_p2[0:0] === 1'b1) ? select_ln49_7_fu_3349_p3 : select_ln49_reg_6351);

assign select_ln54_fu_3365_p3 = ((icmp_ln54_reg_6391[0:0] === 1'b1) ? select_ln49_reg_6351 : select_ln49_1_reg_6364);

assign select_ln55_1_fu_2713_p3 = ((icmp_ln55_1_fu_2707_p2[0:0] === 1'b1) ? select_ln50_1_fu_2623_p3 : select_ln50_2_fu_2651_p3);

assign select_ln55_2_fu_2733_p3 = ((icmp_ln55_2_fu_2727_p2[0:0] === 1'b1) ? select_ln50_2_fu_2651_p3 : select_ln50_3_fu_2679_p3);

assign select_ln55_3_fu_3402_p3 = ((icmp_ln55_3_fu_3397_p2[0:0] === 1'b1) ? select_ln50_3_reg_6385 : select_ln50_4_fu_3299_p3);

assign select_ln55_4_fu_3429_p3 = ((icmp_ln55_4_fu_3423_p2[0:0] === 1'b1) ? select_ln50_4_fu_3299_p3 : select_ln50_5_fu_3319_p3);

assign select_ln55_5_fu_3457_p3 = ((icmp_ln55_5_fu_3451_p2[0:0] === 1'b1) ? select_ln50_5_fu_3319_p3 : select_ln50_6_fu_3339_p3);

assign select_ln55_6_fu_3485_p3 = ((icmp_ln55_6_fu_3479_p2[0:0] === 1'b1) ? select_ln50_6_fu_3339_p3 : select_ln50_7_fu_3359_p3);

assign select_ln55_7_fu_3510_p3 = ((icmp_ln55_7_fu_3505_p2[0:0] === 1'b1) ? select_ln50_7_fu_3359_p3 : select_ln50_reg_6358);

assign select_ln55_fu_2699_p3 = ((icmp_ln55_fu_2693_p2[0:0] === 1'b1) ? select_ln50_fu_2595_p3 : select_ln50_1_fu_2623_p3);

assign select_ln59_1_fu_3547_p3 = ((icmp_ln59_1_fu_3541_p2[0:0] === 1'b1) ? select_ln54_1_fu_3374_p3 : select_ln54_3_fu_3390_p3);

assign select_ln59_2_fu_3573_p3 = ((icmp_ln59_2_fu_3567_p2[0:0] === 1'b1) ? select_ln54_2_fu_3380_p3 : select_ln54_4_fu_3415_p3);

assign select_ln59_3_fu_3599_p3 = ((icmp_ln59_3_fu_3593_p2[0:0] === 1'b1) ? select_ln54_3_fu_3390_p3 : select_ln54_5_fu_3443_p3);

assign select_ln59_4_fu_3627_p3 = ((icmp_ln59_4_fu_3621_p2[0:0] === 1'b1) ? select_ln54_4_fu_3415_p3 : select_ln54_6_fu_3471_p3);

assign select_ln59_5_fu_3655_p3 = ((icmp_ln59_5_fu_3649_p2[0:0] === 1'b1) ? select_ln54_5_fu_3443_p3 : select_ln54_7_fu_3498_p3);

assign select_ln59_6_fu_3683_p3 = ((icmp_ln59_6_fu_3677_p2[0:0] === 1'b1) ? select_ln54_6_fu_3471_p3 : select_ln54_fu_3365_p3);

assign select_ln59_7_fu_3709_p3 = ((icmp_ln59_7_fu_3703_p2[0:0] === 1'b1) ? select_ln54_7_fu_3498_p3 : select_ln54_1_fu_3374_p3);

assign select_ln59_fu_3523_p3 = ((icmp_ln59_fu_3517_p2[0:0] === 1'b1) ? select_ln54_fu_3365_p3 : select_ln54_2_fu_3380_p3);

assign select_ln60_1_fu_3560_p3 = ((icmp_ln60_1_fu_3555_p2[0:0] === 1'b1) ? select_ln55_1_reg_6404 : select_ln55_3_fu_3402_p3);

assign select_ln60_2_fu_3586_p3 = ((icmp_ln60_2_fu_3581_p2[0:0] === 1'b1) ? select_ln55_2_reg_6417 : select_ln55_4_fu_3429_p3);

assign select_ln60_3_fu_3613_p3 = ((icmp_ln60_3_fu_3607_p2[0:0] === 1'b1) ? select_ln55_3_fu_3402_p3 : select_ln55_5_fu_3457_p3);

assign select_ln60_4_fu_3641_p3 = ((icmp_ln60_4_fu_3635_p2[0:0] === 1'b1) ? select_ln55_4_fu_3429_p3 : select_ln55_6_fu_3485_p3);

assign select_ln60_5_fu_3669_p3 = ((icmp_ln60_5_fu_3663_p2[0:0] === 1'b1) ? select_ln55_5_fu_3457_p3 : select_ln55_7_fu_3510_p3);

assign select_ln60_6_fu_3696_p3 = ((icmp_ln60_6_fu_3691_p2[0:0] === 1'b1) ? select_ln55_6_fu_3485_p3 : select_ln55_reg_6396);

assign select_ln60_7_fu_3722_p3 = ((icmp_ln60_7_fu_3717_p2[0:0] === 1'b1) ? select_ln55_7_fu_3510_p3 : select_ln55_1_reg_6404);

assign select_ln60_fu_3535_p3 = ((icmp_ln60_fu_3531_p2[0:0] === 1'b1) ? select_ln55_reg_6396 : select_ln55_2_reg_6417);

assign select_ln76_10_fu_5004_p3 = ((icmp_ln76_10_reg_6841[0:0] === 1'b1) ? select_ln59_5_reg_6651_pp1_iter8_reg : sub_ln1354_12_reg_6141_pp1_iter8_reg);

assign select_ln76_11_fu_5019_p3 = ((icmp_ln76_11_fu_5009_p2[0:0] === 1'b1) ? select_ln77_9_reg_6835 : trunc_ln76_5_fu_5015_p1);

assign select_ln76_12_fu_5066_p3 = ((icmp_ln76_12_fu_5062_p2[0:0] === 1'b1) ? select_ln59_6_reg_6667_pp1_iter8_reg : sub_ln1354_14_reg_6169_pp1_iter8_reg);

assign select_ln76_13_fu_5082_p3 = ((icmp_ln76_13_fu_5072_p2[0:0] === 1'b1) ? select_ln77_11_fu_5050_p3 : trunc_ln76_6_fu_5078_p1);

assign select_ln76_14_fu_5199_p3 = ((icmp_ln76_14_fu_5195_p2[0:0] === 1'b1) ? select_ln59_7_reg_6683_pp1_iter9_reg : sub_ln1354_16_reg_6197_pp1_iter9_reg);

assign select_ln76_15_fu_5215_p3 = ((icmp_ln76_15_fu_5205_p2[0:0] === 1'b1) ? select_ln77_13_fu_5185_p3 : trunc_ln76_7_fu_5211_p1);

assign select_ln76_1_fu_4185_p3 = ((icmp_ln76_1_reg_6699[0:0] === 1'b1) ? p_threshold : trunc_ln76_reg_6704);

assign select_ln76_2_fu_4214_p3 = ((icmp_ln76_2_fu_4210_p2[0:0] === 1'b1) ? select_ln59_1_reg_6587 : sub_ln1354_4_reg_6071_pp1_iter5_reg);

assign select_ln76_3_fu_4230_p3 = ((icmp_ln76_3_fu_4220_p2[0:0] === 1'b1) ? select_ln77_1_fu_4199_p3 : trunc_ln76_1_fu_4226_p1);

assign select_ln76_4_fu_4503_p3 = ((icmp_ln76_4_reg_6764[0:0] === 1'b1) ? select_ln59_2_reg_6603_pp1_iter6_reg : sub_ln1354_6_reg_6087_pp1_iter6_reg);

assign select_ln76_5_fu_4518_p3 = ((icmp_ln76_5_fu_4508_p2[0:0] === 1'b1) ? select_ln77_3_reg_6758 : trunc_ln76_2_fu_4514_p1);

assign select_ln76_6_fu_4565_p3 = ((icmp_ln76_6_fu_4561_p2[0:0] === 1'b1) ? select_ln59_3_reg_6619_pp1_iter6_reg : sub_ln1354_8_reg_6103_pp1_iter6_reg);

assign select_ln76_7_fu_4581_p3 = ((icmp_ln76_7_fu_4571_p2[0:0] === 1'b1) ? select_ln77_5_fu_4549_p3 : trunc_ln76_3_fu_4577_p1);

assign select_ln76_8_fu_4854_p3 = ((icmp_ln76_8_fu_4850_p2[0:0] === 1'b1) ? select_ln59_4_reg_6635_pp1_iter7_reg : sub_ln1354_10_reg_6119_pp1_iter7_reg);

assign select_ln76_9_fu_4870_p3 = ((icmp_ln76_9_fu_4860_p2[0:0] === 1'b1) ? select_ln77_7_fu_4840_p3 : trunc_ln76_4_fu_4866_p1);

assign select_ln76_fu_3734_p3 = ((icmp_ln76_fu_3729_p2[0:0] === 1'b1) ? select_ln59_fu_3523_p3 : sub_ln1354_reg_6051);

assign select_ln77_10_fu_5034_p3 = ((icmp_ln77_10_fu_5030_p2[0:0] === 1'b1) ? select_ln59_5_reg_6651_pp1_iter8_reg : sub_ln1354_5_reg_6079_pp1_iter8_reg);

assign select_ln77_11_fu_5050_p3 = ((icmp_ln77_11_fu_5040_p2[0:0] === 1'b1) ? select_ln76_11_fu_5019_p3 : trunc_ln63_5_fu_5046_p1);

assign select_ln77_12_fu_5094_p3 = ((icmp_ln77_12_fu_5090_p2[0:0] === 1'b1) ? select_ln59_6_reg_6667_pp1_iter8_reg : sub_ln1354_7_reg_6095_pp1_iter8_reg);

assign select_ln77_13_fu_5185_p3 = ((icmp_ln77_13_fu_5180_p2[0:0] === 1'b1) ? select_ln76_13_reg_6858 : trunc_ln63_6_reg_6869);

assign select_ln77_14_fu_5231_p3 = ((icmp_ln77_14_fu_5227_p2[0:0] === 1'b1) ? select_ln59_7_reg_6683_pp1_iter9_reg : sub_ln1354_9_reg_6111_pp1_iter9_reg);

assign select_ln77_15_fu_5247_p3 = ((icmp_ln77_15_fu_5237_p2[0:0] === 1'b1) ? select_ln76_15_fu_5215_p3 : trunc_ln63_7_fu_5243_p1);

assign select_ln77_1_fu_4199_p3 = ((icmp_ln77_1_fu_4194_p2[0:0] === 1'b1) ? select_ln76_1_fu_4185_p3 : trunc_ln63_reg_6714);

assign select_ln77_2_fu_4246_p3 = ((icmp_ln77_2_fu_4242_p2[0:0] === 1'b1) ? select_ln59_1_reg_6587 : sub_ln1354_13_reg_6155_pp1_iter5_reg);

assign select_ln77_3_fu_4262_p3 = ((icmp_ln77_3_fu_4252_p2[0:0] === 1'b1) ? select_ln76_3_fu_4230_p3 : trunc_ln63_1_fu_4258_p1);

assign select_ln77_4_fu_4533_p3 = ((icmp_ln77_4_fu_4529_p2[0:0] === 1'b1) ? select_ln59_2_reg_6603_pp1_iter6_reg : sub_ln1354_15_reg_6183_pp1_iter6_reg);

assign select_ln77_5_fu_4549_p3 = ((icmp_ln77_5_fu_4539_p2[0:0] === 1'b1) ? select_ln76_5_fu_4518_p3 : trunc_ln63_2_fu_4545_p1);

assign select_ln77_6_fu_4593_p3 = ((icmp_ln77_6_fu_4589_p2[0:0] === 1'b1) ? select_ln59_3_reg_6619_pp1_iter6_reg : sub_ln1354_17_reg_6211_pp1_iter6_reg);

assign select_ln77_7_fu_4840_p3 = ((icmp_ln77_7_fu_4835_p2[0:0] === 1'b1) ? select_ln76_7_reg_6802 : trunc_ln63_3_reg_6813);

assign select_ln77_8_fu_4886_p3 = ((icmp_ln77_8_fu_4882_p2[0:0] === 1'b1) ? select_ln59_4_reg_6635_pp1_iter7_reg : sub_ln1354_3_reg_6063_pp1_iter7_reg);

assign select_ln77_9_fu_4902_p3 = ((icmp_ln77_9_fu_4892_p2[0:0] === 1'b1) ? select_ln76_9_fu_4870_p3 : trunc_ln63_4_fu_4898_p1);

assign select_ln77_fu_3755_p3 = ((icmp_ln77_fu_3750_p2[0:0] === 1'b1) ? select_ln59_fu_3523_p3 : sub_ln1354_11_reg_6127);

assign select_ln91_10_fu_4976_p3 = ((icmp_ln91_10_fu_4972_p2[0:0] === 1'b1) ? select_ln60_5_reg_6659_pp1_iter7_reg : sub_ln1354_12_reg_6141_pp1_iter7_reg);

assign select_ln91_11_fu_5108_p3 = ((icmp_ln91_11_fu_5104_p2[0:0] === 1'b1) ? select_ln92_9_reg_6846 : select_ln91_10_reg_6852);

assign select_ln91_12_fu_5142_p3 = ((icmp_ln91_12_fu_5138_p2[0:0] === 1'b1) ? select_ln60_6_reg_6675_pp1_iter8_reg : sub_ln1354_14_reg_6169_pp1_iter8_reg);

assign select_ln91_13_fu_5154_p3 = ((icmp_ln91_13_fu_5148_p2[0:0] === 1'b1) ? select_ln92_11_fu_5130_p3 : select_ln91_12_fu_5142_p3);

assign select_ln91_14_fu_5269_p3 = ((icmp_ln91_14_fu_5265_p2[0:0] === 1'b1) ? select_ln60_7_reg_6691_pp1_iter9_reg : sub_ln1354_16_reg_6197_pp1_iter9_reg);

assign select_ln91_15_fu_5281_p3 = ((icmp_ln91_15_fu_5275_p2[0:0] === 1'b1) ? select_ln92_13_fu_5259_p3 : select_ln91_14_fu_5269_p3);

assign select_ln91_1_fu_3783_p3 = ((icmp_ln91_1_fu_3778_p2[0:0] === 1'b1) ? sub_ln171_reg_5615 : select_ln91_fu_3771_p3);

assign select_ln91_2_fu_4288_p3 = ((icmp_ln91_2_fu_4284_p2[0:0] === 1'b1) ? select_ln60_1_reg_6595 : sub_ln1354_4_reg_6071_pp1_iter5_reg);

assign select_ln91_3_fu_4300_p3 = ((icmp_ln91_3_fu_4294_p2[0:0] === 1'b1) ? select_ln92_1_fu_4278_p3 : select_ln91_2_fu_4288_p3);

assign select_ln91_4_fu_4336_p3 = ((icmp_ln91_4_fu_4332_p2[0:0] === 1'b1) ? select_ln60_2_reg_6611 : sub_ln1354_6_reg_6087_pp1_iter5_reg);

assign select_ln91_5_fu_4607_p3 = ((icmp_ln91_5_fu_4603_p2[0:0] === 1'b1) ? select_ln92_3_reg_6769 : select_ln91_4_reg_6775);

assign select_ln91_6_fu_4641_p3 = ((icmp_ln91_6_fu_4637_p2[0:0] === 1'b1) ? select_ln60_3_reg_6627_pp1_iter6_reg : sub_ln1354_8_reg_6103_pp1_iter6_reg);

assign select_ln91_7_fu_4653_p3 = ((icmp_ln91_7_fu_4647_p2[0:0] === 1'b1) ? select_ln92_5_fu_4629_p3 : select_ln91_6_fu_4641_p3);

assign select_ln91_8_fu_4928_p3 = ((icmp_ln91_8_fu_4924_p2[0:0] === 1'b1) ? select_ln60_4_reg_6643_pp1_iter7_reg : sub_ln1354_10_reg_6119_pp1_iter7_reg);

assign select_ln91_9_fu_4940_p3 = ((icmp_ln91_9_fu_4934_p2[0:0] === 1'b1) ? select_ln92_7_fu_4918_p3 : select_ln91_8_fu_4928_p3);

assign select_ln91_fu_3771_p3 = ((icmp_ln91_fu_3766_p2[0:0] === 1'b1) ? select_ln60_fu_3535_p3 : sub_ln1354_reg_6051);

assign select_ln92_10_fu_5118_p3 = ((icmp_ln92_10_fu_5114_p2[0:0] === 1'b1) ? select_ln60_5_reg_6659_pp1_iter8_reg : sub_ln1354_5_reg_6079_pp1_iter8_reg);

assign select_ln92_11_fu_5130_p3 = ((icmp_ln92_11_fu_5124_p2[0:0] === 1'b1) ? select_ln91_11_fu_5108_p3 : select_ln92_10_fu_5118_p3);

assign select_ln92_12_fu_5166_p3 = ((icmp_ln92_12_fu_5162_p2[0:0] === 1'b1) ? select_ln60_6_reg_6675_pp1_iter8_reg : sub_ln1354_7_reg_6095_pp1_iter8_reg);

assign select_ln92_13_fu_5259_p3 = ((icmp_ln92_13_fu_5255_p2[0:0] === 1'b1) ? select_ln91_13_reg_6874 : select_ln92_12_reg_6880);

assign select_ln92_14_fu_5293_p3 = ((icmp_ln92_14_fu_5289_p2[0:0] === 1'b1) ? select_ln60_7_reg_6691_pp1_iter9_reg : sub_ln1354_9_reg_6111_pp1_iter9_reg);

assign select_ln92_15_fu_5305_p3 = ((icmp_ln92_15_fu_5299_p2[0:0] === 1'b1) ? select_ln91_15_fu_5281_p3 : select_ln92_14_fu_5293_p3);

assign select_ln92_1_fu_4278_p3 = ((icmp_ln92_1_fu_4274_p2[0:0] === 1'b1) ? select_ln91_1_reg_6719 : select_ln92_reg_6725);

assign select_ln92_2_fu_4312_p3 = ((icmp_ln92_2_fu_4308_p2[0:0] === 1'b1) ? select_ln60_1_reg_6595 : sub_ln1354_13_reg_6155_pp1_iter5_reg);

assign select_ln92_3_fu_4324_p3 = ((icmp_ln92_3_fu_4318_p2[0:0] === 1'b1) ? select_ln91_3_fu_4300_p3 : select_ln92_2_fu_4312_p3);

assign select_ln92_4_fu_4617_p3 = ((icmp_ln92_4_fu_4613_p2[0:0] === 1'b1) ? select_ln60_2_reg_6611_pp1_iter6_reg : sub_ln1354_15_reg_6183_pp1_iter6_reg);

assign select_ln92_5_fu_4629_p3 = ((icmp_ln92_5_fu_4623_p2[0:0] === 1'b1) ? select_ln91_5_fu_4607_p3 : select_ln92_4_fu_4617_p3);

assign select_ln92_6_fu_4665_p3 = ((icmp_ln92_6_fu_4661_p2[0:0] === 1'b1) ? select_ln60_3_reg_6627_pp1_iter6_reg : sub_ln1354_17_reg_6211_pp1_iter6_reg);

assign select_ln92_7_fu_4918_p3 = ((icmp_ln92_7_fu_4914_p2[0:0] === 1'b1) ? select_ln91_7_reg_6818 : select_ln92_6_reg_6824);

assign select_ln92_8_fu_4952_p3 = ((icmp_ln92_8_fu_4948_p2[0:0] === 1'b1) ? select_ln60_4_reg_6643_pp1_iter7_reg : sub_ln1354_3_reg_6063_pp1_iter7_reg);

assign select_ln92_9_fu_4964_p3 = ((icmp_ln92_9_fu_4958_p2[0:0] === 1'b1) ? select_ln91_9_fu_4940_p3 : select_ln92_8_fu_4952_p3);

assign select_ln92_fu_3795_p3 = ((icmp_ln92_fu_3790_p2[0:0] === 1'b1) ? select_ln60_fu_3535_p3 : sub_ln1354_11_reg_6127);

assign select_ln94_fu_5349_p3 = ((icmp_ln94_fu_5338_p2[0:0] === 1'b1) ? select_ln77_15_reg_6891 : sub_ln94_1_fu_5344_p2);

assign sext_ln407_fu_1304_p1 = $signed(add_ln407_fu_1298_p2);

assign start_out = real_start;

assign sub_ln1354_10_fu_2103_p2 = (zext_ln215_fu_2018_p1 - zext_ln215_9_fu_2099_p1);

assign sub_ln1354_11_fu_2113_p2 = (zext_ln215_fu_2018_p1 - zext_ln215_10_fu_2109_p1);

assign sub_ln1354_12_fu_2123_p2 = (zext_ln215_fu_2018_p1 - zext_ln215_11_fu_2119_p1);

assign sub_ln1354_13_fu_2133_p2 = (zext_ln215_fu_2018_p1 - zext_ln215_12_fu_2129_p1);

assign sub_ln1354_14_fu_2143_p2 = (zext_ln215_fu_2018_p1 - zext_ln215_13_fu_2139_p1);

assign sub_ln1354_15_fu_2153_p2 = (zext_ln215_fu_2018_p1 - zext_ln215_14_fu_2149_p1);

assign sub_ln1354_16_fu_2163_p2 = (zext_ln215_fu_2018_p1 - zext_ln215_15_fu_2159_p1);

assign sub_ln1354_17_fu_2173_p2 = (zext_ln215_fu_2018_p1 - zext_ln215_16_fu_2169_p1);

assign sub_ln1354_3_fu_2036_p2 = (zext_ln215_fu_2018_p1 - zext_ln215_2_fu_2032_p1);

assign sub_ln1354_4_fu_2046_p2 = (zext_ln215_fu_2018_p1 - zext_ln215_3_fu_2042_p1);

assign sub_ln1354_5_fu_2055_p2 = (zext_ln215_fu_2018_p1 - zext_ln215_4_fu_2052_p1);

assign sub_ln1354_6_fu_2064_p2 = (zext_ln215_fu_2018_p1 - zext_ln215_5_fu_2061_p1);

assign sub_ln1354_7_fu_2073_p2 = (zext_ln215_fu_2018_p1 - zext_ln215_6_fu_2070_p1);

assign sub_ln1354_8_fu_2083_p2 = (zext_ln215_fu_2018_p1 - zext_ln215_7_fu_2079_p1);

assign sub_ln1354_9_fu_2093_p2 = (zext_ln215_fu_2018_p1 - zext_ln215_8_fu_2089_p1);

assign sub_ln1354_fu_2026_p2 = (zext_ln215_fu_2018_p1 - zext_ln215_1_fu_2022_p1);

assign sub_ln171_fu_1311_p2 = (9'd0 - zext_ln37_fu_1308_p1);

assign sub_ln94_1_fu_5344_p2 = (8'd0 - trunc_ln94_reg_6902);

assign sub_ln94_fu_5333_p2 = (9'd0 - select_ln92_15_reg_6897);

assign tmp_1_fu_1388_p4 = {{ret_V_2_fu_1352_p2[13:1]}};

assign tmp_2_fu_1422_p4 = {{ret_V_2_fu_1352_p2[13:2]}};

assign tmp_fu_1362_p3 = ret_V_2_fu_1352_p2[32'd13];

assign trunc_ln321_10_fu_1490_p1 = row_ind_2_V_reg_618[2:0];

assign trunc_ln321_11_fu_1494_p1 = row_ind_3_V_reg_607[2:0];

assign trunc_ln321_12_fu_1498_p1 = row_ind_4_V_reg_596[2:0];

assign trunc_ln321_13_fu_1598_p1 = tmp_9_i_fu_1579_p9[2:0];

assign trunc_ln321_6_fu_1474_p1 = row_ind_5_V_1_reg_586[2:0];

assign trunc_ln321_7_fu_1478_p1 = zero_ind_V_reg_651[2:0];

assign trunc_ln321_8_fu_1482_p1 = row_ind_0_V_reg_640[2:0];

assign trunc_ln321_9_fu_1486_p1 = row_ind_1_V_reg_629[2:0];

assign trunc_ln321_fu_1233_p1 = i_op_assign_2_i_reg_543[2:0];

assign trunc_ln544_fu_1358_p1 = ret_V_2_fu_1352_p2[2:0];

assign trunc_ln63_1_fu_4258_p1 = select_ln77_2_fu_4246_p3[7:0];

assign trunc_ln63_2_fu_4545_p1 = select_ln77_4_fu_4533_p3[7:0];

assign trunc_ln63_3_fu_4599_p1 = select_ln77_6_fu_4593_p3[7:0];

assign trunc_ln63_4_fu_4898_p1 = select_ln77_8_fu_4886_p3[7:0];

assign trunc_ln63_5_fu_5046_p1 = select_ln77_10_fu_5034_p3[7:0];

assign trunc_ln63_6_fu_5100_p1 = select_ln77_12_fu_5094_p3[7:0];

assign trunc_ln63_7_fu_5243_p1 = select_ln77_14_fu_5231_p3[7:0];

assign trunc_ln63_fu_3762_p1 = select_ln77_fu_3755_p3[7:0];

assign trunc_ln76_1_fu_4226_p1 = select_ln76_2_fu_4214_p3[7:0];

assign trunc_ln76_2_fu_4514_p1 = select_ln76_4_fu_4503_p3[7:0];

assign trunc_ln76_3_fu_4577_p1 = select_ln76_6_fu_4565_p3[7:0];

assign trunc_ln76_4_fu_4866_p1 = select_ln76_8_fu_4854_p3[7:0];

assign trunc_ln76_5_fu_5015_p1 = select_ln76_10_fu_5004_p3[7:0];

assign trunc_ln76_6_fu_5078_p1 = select_ln76_12_fu_5066_p3[7:0];

assign trunc_ln76_7_fu_5211_p1 = select_ln76_14_fu_5199_p3[7:0];

assign trunc_ln76_fu_3746_p1 = select_ln76_fu_3734_p3[7:0];

assign trunc_ln922_1_fu_1124_p1 = p_image_width[11:0];

assign trunc_ln922_fu_1119_p1 = p_image_height[11:0];

assign trunc_ln94_fu_5313_p1 = select_ln92_15_fu_5305_p3[7:0];

assign xor_ln192_10_fu_3885_p2 = (or_ln192_13_fu_3881_p2 ^ 1'd1);

assign xor_ln192_11_fu_3915_p2 = (or_ln192_15_fu_3911_p2 ^ 1'd1);

assign xor_ln192_12_fu_3961_p2 = (or_ln192_17_fu_3955_p2 ^ 1'd1);

assign xor_ln192_13_fu_4021_p2 = (or_ln192_19_fu_4015_p2 ^ 1'd1);

assign xor_ln192_14_fu_4071_p2 = (or_ln192_21_fu_4065_p2 ^ 1'd1);

assign xor_ln192_15_fu_4137_p2 = (or_ln192_23_fu_4131_p2 ^ 1'd1);

assign xor_ln192_16_fu_4347_p2 = (or_ln192_24_reg_6737 ^ 1'd1);

assign xor_ln192_17_fu_4382_p2 = (icmp_ln192_1_reg_6263_pp1_iter6_reg ^ 1'd1);

assign xor_ln192_18_fu_4411_p2 = (icmp_ln192_3_reg_6279_pp1_iter6_reg ^ 1'd1);

assign xor_ln192_19_fu_4452_p2 = (icmp_ln192_5_reg_6294_pp1_iter6_reg ^ 1'd1);

assign xor_ln192_1_fu_2453_p2 = (icmp_ln192_2_fu_2447_p2 ^ 1'd1);

assign xor_ln192_20_fu_4671_p2 = (icmp_ln192_7_reg_6315_pp1_iter7_reg ^ 1'd1);

assign xor_ln192_21_fu_4702_p2 = (icmp_ln192_9_reg_6333_pp1_iter7_reg ^ 1'd1);

assign xor_ln192_22_fu_4731_p2 = (icmp_ln192_11_reg_6345_pp1_iter7_reg ^ 1'd1);

assign xor_ln192_23_fu_3267_p2 = (icmp_ln192_13_fu_3086_p2 ^ 1'd1);

assign xor_ln192_2_fu_2503_p2 = (icmp_ln192_4_fu_2497_p2 ^ 1'd1);

assign xor_ln192_3_fu_2533_p2 = (icmp_ln192_6_fu_2527_p2 ^ 1'd1);

assign xor_ln192_4_fu_3023_p2 = (icmp_ln192_8_reg_6327 ^ 1'd1);

assign xor_ln192_5_fu_3039_p2 = (icmp_ln192_10_reg_6339 ^ 1'd1);

assign xor_ln192_6_fu_3080_p2 = (icmp_ln192_12_fu_3075_p2 ^ 1'd1);

assign xor_ln192_7_fu_3117_p2 = (icmp_ln192_14_fu_3111_p2 ^ 1'd1);

assign xor_ln192_8_fu_3141_p2 = (icmp_ln192_15_fu_3123_p2 ^ 1'd1);

assign xor_ln192_9_fu_3197_p2 = (or_ln192_11_fu_3173_p2 ^ 1'd1);

assign xor_ln192_fu_2429_p2 = (icmp_ln192_fu_2423_p2 ^ 1'd1);

assign xor_ln425_1_fu_5320_p2 = (1'd1 ^ and_ln425_1_reg_5803_pp1_iter10_reg);

assign xor_ln425_fu_1502_p2 = (icmp_ln425_fu_1468_p2 ^ 1'd1);

assign zext_ln1353_fu_1295_p1 = trunc_ln922_reg_5454;

assign zext_ln215_10_fu_2109_p1 = ap_phi_mux_src_buf_6_2_0_i_i_i_phi_fu_1063_p4;

assign zext_ln215_11_fu_2119_p1 = ap_phi_mux_src_buf_5_1_0_i_i_i_phi_fu_715_p4;

assign zext_ln215_12_fu_2129_p1 = ap_phi_mux_src_buf_4_0_0_i_i_i_phi_fu_787_p4;

assign zext_ln215_13_fu_2139_p1 = ap_phi_mux_src_buf_3_0_0_i_i_i_phi_fu_859_p4;

assign zext_ln215_14_fu_2149_p1 = ap_phi_mux_src_buf_2_0_0_i_i_i_phi_fu_931_p4;

assign zext_ln215_15_fu_2159_p1 = ap_phi_mux_src_buf_1_1_0_i_i_i_phi_fu_991_p4;

assign zext_ln215_16_fu_2169_p1 = ap_phi_mux_src_buf_0_2_0_i_i_i_phi_fu_1039_p4;

assign zext_ln215_1_fu_2022_p1 = ap_phi_mux_src_buf_0_3_0_i_i_i_phi_fu_1027_p4;

assign zext_ln215_2_fu_2032_p1 = ap_phi_mux_src_buf_0_4_0_i_i_i_phi_fu_1015_p4;

assign zext_ln215_3_fu_2042_p1 = ap_phi_mux_src_buf_1_5_0_i_i_i_phi_fu_943_p4;

assign zext_ln215_4_fu_2052_p1 = select_ln418_2_reg_5938;

assign zext_ln215_5_fu_2061_p1 = select_ln418_3_reg_5944;

assign zext_ln215_6_fu_2070_p1 = select_ln418_4_reg_5950;

assign zext_ln215_7_fu_2079_p1 = ap_phi_mux_src_buf_5_5_0_i_i_i_phi_fu_1051_p4;

assign zext_ln215_8_fu_2089_p1 = ap_phi_mux_src_buf_6_4_0_i_i_i_phi_fu_1087_p4;

assign zext_ln215_9_fu_2099_p1 = ap_phi_mux_src_buf_6_3_0_i_i_i_phi_fu_1075_p4;

assign zext_ln215_fu_2018_p1 = src_buf_3_3_0_i_i_i_reg_819;

assign zext_ln37_fu_1308_p1 = p_threshold;

assign zext_ln510_fu_1213_p1 = trunc_ln922_1_reg_5459;

assign zext_ln544_4_fu_1288_p1 = t_V_reg_575;

assign zext_ln544_5_fu_1529_p1 = t_V_6_reg_1107;

assign zext_ln544_6_fu_1540_p1 = t_V_6_reg_1107_pp1_iter1_reg;

assign zext_ln544_fu_1255_p1 = t_V_4_reg_563;

assign zext_ln76_1_fu_4500_p1 = select_ln77_3_reg_6758;

assign zext_ln76_2_fu_4557_p1 = select_ln77_5_fu_4549_p3;

assign zext_ln76_3_fu_4846_p1 = select_ln77_7_fu_4840_p3;

assign zext_ln76_4_fu_5001_p1 = select_ln77_9_reg_6835;

assign zext_ln76_5_fu_5058_p1 = select_ln77_11_fu_5050_p3;

assign zext_ln76_6_fu_5191_p1 = select_ln77_13_fu_5185_p3;

assign zext_ln76_fu_4206_p1 = select_ln77_1_fu_4199_p3;

assign zext_ln77_1_fu_4238_p1 = select_ln76_3_fu_4230_p3;

assign zext_ln77_2_fu_4525_p1 = select_ln76_5_fu_4518_p3;

assign zext_ln77_3_fu_4832_p1 = select_ln76_7_reg_6802;

assign zext_ln77_4_fu_4878_p1 = select_ln76_9_fu_4870_p3;

assign zext_ln77_5_fu_5026_p1 = select_ln76_11_fu_5019_p3;

assign zext_ln77_6_fu_5177_p1 = select_ln76_13_reg_6858;

assign zext_ln77_7_fu_5223_p1 = select_ln76_15_fu_5215_p3;

assign zext_ln77_fu_4190_p1 = select_ln76_1_fu_4185_p3;

assign zext_ln887_3_fu_1219_p1 = row_ind_6_V_6_fu_184;

assign zext_ln887_4_fu_1328_p1 = t_V_5_reg_663;

assign zext_ln887_fu_1216_p1 = trunc_ln922_1_reg_5459;

assign zext_ln94_fu_5330_p1 = select_ln77_15_reg_6891;

always @ (posedge ap_clk) begin
    row_ind_6_V_load_reg_5466[12:3] <= 10'b0000000000;
    row_ind_6_V_1_load_reg_5471[12:3] <= 10'b0000000000;
    row_ind_6_V_2_load_reg_5476[12:3] <= 10'b0000000000;
    row_ind_6_V_3_load_reg_5481[12:3] <= 10'b0000000000;
    row_ind_6_V_4_load_reg_5486[12:3] <= 10'b0000000000;
    row_ind_6_V_5_load_reg_5491[12:3] <= 10'b0000000000;
    row_ind_6_V_6_load_reg_5496[12:3] <= 10'b0000000000;
    zext_ln510_reg_5514[31:12] <= 20'b00000000000000000000;
    zext_ln887_reg_5521[12] <= 1'b0;
    zext_ln887_3_reg_5527[31:3] <= 29'b00000000000000000000000000000;
    zext_ln1353_reg_5583[12] <= 1'b0;
    zext_ln37_reg_5594[8] <= 1'b0;
    row_ind_6_V_fu_160[12:3] <= 10'b0000000000;
    row_ind_6_V_1_fu_164[12:3] <= 10'b0000000000;
    row_ind_6_V_2_fu_168[12:3] <= 10'b0000000000;
    row_ind_6_V_3_fu_172[12:3] <= 10'b0000000000;
    row_ind_6_V_4_fu_176[12:3] <= 10'b0000000000;
    row_ind_6_V_5_fu_180[12:3] <= 10'b0000000000;
    row_ind_6_V_6_fu_184[12:3] <= 10'b0000000000;
    row_ind_6_V_7_fu_188[12:3] <= 10'b0000000000;
end

endmodule //xFfast7x75682
