[2025-09-17 11:48:47] START suite=qualcomm_srv trace=srv485_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv485_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2574249 heartbeat IPC: 3.885 cumulative IPC: 3.885 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 4998970 heartbeat IPC: 4.124 cumulative IPC: 4.001 (Simulation time: 00 hr 01 min 15 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 4998970 cumulative IPC: 4.001 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 4998970 cumulative IPC: 4.001 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 13387784 heartbeat IPC: 1.192 cumulative IPC: 1.192 (Simulation time: 00 hr 02 min 21 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 21766454 heartbeat IPC: 1.194 cumulative IPC: 1.193 (Simulation time: 00 hr 03 min 29 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 30209639 heartbeat IPC: 1.184 cumulative IPC: 1.19 (Simulation time: 00 hr 04 min 40 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 38760207 heartbeat IPC: 1.17 cumulative IPC: 1.185 (Simulation time: 00 hr 05 min 49 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 47229996 heartbeat IPC: 1.181 cumulative IPC: 1.184 (Simulation time: 00 hr 06 min 57 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 55707803 heartbeat IPC: 1.18 cumulative IPC: 1.183 (Simulation time: 00 hr 08 min 07 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv485_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000017 cycles: 64286661 heartbeat IPC: 1.166 cumulative IPC: 1.181 (Simulation time: 00 hr 09 min 12 sec)
Heartbeat CPU 0 instructions: 100000018 cycles: 72894581 heartbeat IPC: 1.162 cumulative IPC: 1.178 (Simulation time: 00 hr 10 min 20 sec)
Heartbeat CPU 0 instructions: 110000018 cycles: 81495210 heartbeat IPC: 1.163 cumulative IPC: 1.177 (Simulation time: 00 hr 11 min 28 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 85110104 cumulative IPC: 1.175 (Simulation time: 00 hr 12 min 38 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 85110104 cumulative IPC: 1.175 (Simulation time: 00 hr 12 min 38 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv485_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.175 instructions: 100000002 cycles: 85110104
CPU 0 Branch Prediction Accuracy: 92.43% MPKI: 13.43 Average ROB Occupancy at Mispredict: 28.1
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08598
BRANCH_INDIRECT: 0.3697
BRANCH_CONDITIONAL: 11.55
BRANCH_DIRECT_CALL: 0.4342
BRANCH_INDIRECT_CALL: 0.5573
BRANCH_RETURN: 0.4314


====Backend Stall Breakdown====
ROB_STALL: 2134
LQ_STALL: 0
SQ_STALL: 41810


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 263.66666
REPLAY_LOAD: 85.666664
NON_REPLAY_LOAD: 24.681818

== Total ==
ADDR_TRANS: 791
REPLAY_LOAD: 257
NON_REPLAY_LOAD: 1086

== Counts ==
ADDR_TRANS: 3
REPLAY_LOAD: 3
NON_REPLAY_LOAD: 44

cpu0->cpu0_STLB TOTAL        ACCESS:    2119417 HIT:    2118672 MISS:        745 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2119417 HIT:    2118672 MISS:        745 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 135.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9455964 HIT:    8599027 MISS:     856937 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7730316 HIT:    6975509 MISS:     754807 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     579033 HIT:     514512 MISS:      64521 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1145279 HIT:    1108465 MISS:      36814 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1336 HIT:        541 MISS:        795 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.16 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15847059 HIT:    7769716 MISS:    8077343 MSHR_MERGE:    1977858
cpu0->cpu0_L1I LOAD         ACCESS:   15847059 HIT:    7769716 MISS:    8077343 MSHR_MERGE:    1977858
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.06 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30692809 HIT:   26814369 MISS:    3878440 MSHR_MERGE:    1667237
cpu0->cpu0_L1D LOAD         ACCESS:   16806339 HIT:   14686945 MISS:    2119394 MSHR_MERGE:     488561
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13884963 HIT:   12127282 MISS:    1757681 MSHR_MERGE:    1178647
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1507 HIT:        142 MISS:       1365 MSHR_MERGE:         29
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.18 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13013195 HIT:   10724799 MISS:    2288396 MSHR_MERGE:    1157625
cpu0->cpu0_ITLB LOAD         ACCESS:   13013195 HIT:   10724799 MISS:    2288396 MSHR_MERGE:    1157625
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.017 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29196354 HIT:   27884191 MISS:    1312163 MSHR_MERGE:     323516
cpu0->cpu0_DTLB LOAD         ACCESS:   29196354 HIT:   27884191 MISS:    1312163 MSHR_MERGE:     323516
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.094 cycles
cpu0->LLC TOTAL        ACCESS:     956645 HIT:     945623 MISS:      11022 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     754807 HIT:     744222 MISS:      10585 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      64521 HIT:      64376 MISS:        145 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     136522 HIT:     136513 MISS:          9 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        795 HIT:        512 MISS:        283 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 114.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         83
  ROW_BUFFER_MISS:      10930
  AVG DBUS CONGESTED CYCLE: 3.001
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:         22
  FULL:          0
Channel 0 REFRESHES ISSUED:       7093

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       534902       530746        65770          800
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2           54           82           23
  STLB miss resolved @ L2C                0           62          263          272           35
  STLB miss resolved @ LLC                0           25          243          348           60
  STLB miss resolved @ MEM                0            0           96          119          140

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             200794        48772      1563186       116226           26
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            2            7           12
  STLB miss resolved @ L2C                0            4            2            3            0
  STLB miss resolved @ LLC                0            1            0           14           11
  STLB miss resolved @ MEM                0            0            1           16           32
[2025-09-17 12:01:25] END   suite=qualcomm_srv trace=srv485_ap (rc=0)
