{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570773255639 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570773255640 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 10 23:54:15 2019 " "Processing started: Thu Oct 10 23:54:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570773255640 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1570773255640 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ControladorVGA -c ControladorVGA --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ControladorVGA -c ControladorVGA --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1570773255640 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1570773256197 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1570773256197 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 ControladorVGA.sv(16) " "Verilog HDL Expression warning at ControladorVGA.sv(16): truncated literal to match 3 bits" {  } { { "ControladorVGA.sv" "" { Text "C:/intelFPGA_lite/18.1/ControladorVGA/ControladorVGA.sv" 16 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1570773264197 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 ControladorVGA.sv(17) " "Verilog HDL Expression warning at ControladorVGA.sv(17): truncated literal to match 3 bits" {  } { { "ControladorVGA.sv" "" { Text "C:/intelFPGA_lite/18.1/ControladorVGA/ControladorVGA.sv" 17 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1570773264197 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 ControladorVGA.sv(18) " "Verilog HDL Expression warning at ControladorVGA.sv(18): truncated literal to match 3 bits" {  } { { "ControladorVGA.sv" "" { Text "C:/intelFPGA_lite/18.1/ControladorVGA/ControladorVGA.sv" 18 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1570773264197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladorvga.sv 1 1 " "Found 1 design units, including 1 entities, in source file controladorvga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controladorVGA " "Found entity 1: controladorVGA" {  } { { "ControladorVGA.sv" "" { Text "C:/intelFPGA_lite/18.1/ControladorVGA/ControladorVGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570773264199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570773264199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clockDivider " "Found entity 1: clockDivider" {  } { { "clockDivider.sv" "" { Text "C:/intelFPGA_lite/18.1/ControladorVGA/clockDivider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570773264202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570773264202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clockDivider_tb " "Found entity 1: clockDivider_tb" {  } { { "clockDivider_tb.sv" "" { Text "C:/intelFPGA_lite/18.1/ControladorVGA/clockDivider_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570773264207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570773264207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_tb " "Found entity 1: counter_tb" {  } { { "counter_tb.sv" "" { Text "C:/intelFPGA_lite/18.1/ControladorVGA/counter_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570773264211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570773264211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterh.sv 1 1 " "Found 1 design units, including 1 entities, in source file counterh.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counterH " "Found entity 1: counterH" {  } { { "counterH.sv" "" { Text "C:/intelFPGA_lite/18.1/ControladorVGA/counterH.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570773264215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570773264215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterv.sv 1 1 " "Found 1 design units, including 1 entities, in source file counterv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counterV " "Found entity 1: counterV" {  } { { "counterV.sv" "" { Text "C:/intelFPGA_lite/18.1/ControladorVGA/counterV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570773264219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570773264219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_color.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_color.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_color " "Found entity 1: mux_color" {  } { { "mux_color.sv" "" { Text "C:/intelFPGA_lite/18.1/ControladorVGA/mux_color.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570773264223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570773264223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_display.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator_display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_display " "Found entity 1: comparator_display" {  } { { "comparator_display.sv" "" { Text "C:/intelFPGA_lite/18.1/ControladorVGA/comparator_display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570773264227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570773264227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladorvga_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file controladorvga_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controladorVGA_tb " "Found entity 1: controladorVGA_tb" {  } { { "controladorVGA_tb.sv" "" { Text "C:/intelFPGA_lite/18.1/ControladorVGA/controladorVGA_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570773264232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570773264232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparatorh.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparatorh.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparatorH " "Found entity 1: comparatorH" {  } { { "comparatorH.sv" "" { Text "C:/intelFPGA_lite/18.1/ControladorVGA/comparatorH.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570773264236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570773264236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparatorv.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparatorv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparatorV " "Found entity 1: comparatorV" {  } { { "comparatorV.sv" "" { Text "C:/intelFPGA_lite/18.1/ControladorVGA/comparatorV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570773264241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570773264241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_tb " "Found entity 1: comparator_tb" {  } { { "comparator_tb.sv" "" { Text "C:/intelFPGA_lite/18.1/ControladorVGA/comparator_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570773264246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570773264246 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controladorVGA_tb " "Elaborating entity \"controladorVGA_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1570773264284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controladorVGA controladorVGA:DUT " "Elaborating entity \"controladorVGA\" for hierarchy \"controladorVGA:DUT\"" {  } { { "controladorVGA_tb.sv" "DUT" { Text "C:/intelFPGA_lite/18.1/ControladorVGA/controladorVGA_tb.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570773264286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockDivider controladorVGA:DUT\|clockDivider:clkDIV " "Elaborating entity \"clockDivider\" for hierarchy \"controladorVGA:DUT\|clockDivider:clkDIV\"" {  } { { "ControladorVGA.sv" "clkDIV" { Text "C:/intelFPGA_lite/18.1/ControladorVGA/ControladorVGA.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570773264288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterH controladorVGA:DUT\|counterH:cont_h " "Elaborating entity \"counterH\" for hierarchy \"controladorVGA:DUT\|counterH:cont_h\"" {  } { { "ControladorVGA.sv" "cont_h" { Text "C:/intelFPGA_lite/18.1/ControladorVGA/ControladorVGA.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570773264290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterV controladorVGA:DUT\|counterV:cont_v " "Elaborating entity \"counterV\" for hierarchy \"controladorVGA:DUT\|counterV:cont_v\"" {  } { { "ControladorVGA.sv" "cont_v" { Text "C:/intelFPGA_lite/18.1/ControladorVGA/ControladorVGA.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570773264292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparatorH controladorVGA:DUT\|comparatorH:comp_h " "Elaborating entity \"comparatorH\" for hierarchy \"controladorVGA:DUT\|comparatorH:comp_h\"" {  } { { "ControladorVGA.sv" "comp_h" { Text "C:/intelFPGA_lite/18.1/ControladorVGA/ControladorVGA.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570773264294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparatorV controladorVGA:DUT\|comparatorV:comp_v " "Elaborating entity \"comparatorV\" for hierarchy \"controladorVGA:DUT\|comparatorV:comp_v\"" {  } { { "ControladorVGA.sv" "comp_v" { Text "C:/intelFPGA_lite/18.1/ControladorVGA/ControladorVGA.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570773264295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_display controladorVGA:DUT\|comparator_display:comp_display " "Elaborating entity \"comparator_display\" for hierarchy \"controladorVGA:DUT\|comparator_display:comp_display\"" {  } { { "ControladorVGA.sv" "comp_display" { Text "C:/intelFPGA_lite/18.1/ControladorVGA/ControladorVGA.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570773264297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_color controladorVGA:DUT\|mux_color:muxColor " "Elaborating entity \"mux_color\" for hierarchy \"controladorVGA:DUT\|mux_color:muxColor\"" {  } { { "ControladorVGA.sv" "muxColor" { Text "C:/intelFPGA_lite/18.1/ControladorVGA/ControladorVGA.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570773264313 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1570773264404 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570773264457 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 10 23:54:24 2019 " "Processing ended: Thu Oct 10 23:54:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570773264457 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570773264457 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570773264457 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1570773264457 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 5 s " "Quartus Prime Flow was successful. 0 errors, 5 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1570773265043 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570773265465 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570773265471 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 10 23:54:25 2019 " "Processing started: Thu Oct 10 23:54:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570773265471 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1570773265471 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim ControladorVGA ControladorVGA " "Command: quartus_sh -t c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim ControladorVGA ControladorVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1570773265471 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim ControladorVGA ControladorVGA " "Quartus(args): --rtl_sim ControladorVGA ControladorVGA" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1570773265471 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1570773265672 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1570773265778 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1570773265779 ""}
{ "Warning" "0" "" "Warning: File ControladorVGA_run_msim_rtl_verilog.do already exists - backing up current file as ControladorVGA_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File ControladorVGA_run_msim_rtl_verilog.do already exists - backing up current file as ControladorVGA_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1570773265829 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/intelFPGA_lite/18.1/ControladorVGA/simulation/modelsim/ControladorVGA_run_msim_rtl_verilog.do" {  } { { "C:/intelFPGA_lite/18.1/ControladorVGA/simulation/modelsim/ControladorVGA_run_msim_rtl_verilog.do" "0" { Text "C:/intelFPGA_lite/18.1/ControladorVGA/simulation/modelsim/ControladorVGA_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/intelFPGA_lite/18.1/ControladorVGA/simulation/modelsim/ControladorVGA_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1570773265865 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1570773265866 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1570773265867 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1570773265868 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/intelFPGA_lite/18.1/ControladorVGA/ControladorVGA_nativelink_simulation.rpt" {  } { { "C:/intelFPGA_lite/18.1/ControladorVGA/ControladorVGA_nativelink_simulation.rpt" "0" { Text "C:/intelFPGA_lite/18.1/ControladorVGA/ControladorVGA_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/intelFPGA_lite/18.1/ControladorVGA/ControladorVGA_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1570773265868 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1570773265868 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4754 " "Peak virtual memory: 4754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570773265869 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 10 23:54:25 2019 " "Processing ended: Thu Oct 10 23:54:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570773265869 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570773265869 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570773265869 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1570773265869 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 6 s " "Quartus Prime Flow was successful. 0 errors, 6 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1570773890269 ""}
