Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Oct 10 16:25:57 2021
| Host         : LAPTOP-DQ14LCHN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file DSP_DATA_SWITCH_control_sets_placed.rpt
| Design       : DSP_DATA_SWITCH
| Device       : xc7vx485t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              50 |           15 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              83 |           23 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+-----------------------+-------------------------------+------------------+----------------+--------------+
|   Clock Signal  |     Enable Signal     |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+-----------------------+-------------------------------+------------------+----------------+--------------+
|  ACLK_IBUF_BUFG | m_axis_tvalid_int     | FSM_onehot_state_f[3]_i_1_n_0 |                1 |              1 |         1.00 |
|  ACLK_IBUF_BUFG | state_sel             | FSM_onehot_state_f[3]_i_1_n_0 |                2 |              8 |         4.00 |
|  ACLK_IBUF_BUFG | select[7]_i_1_n_0     | FSM_onehot_state_f[3]_i_1_n_0 |                2 |              8 |         4.00 |
|  ACLK_IBUF_BUFG | m_axis_tdata_reg      | FSM_onehot_state_f[3]_i_1_n_0 |               11 |             33 |         3.00 |
|  ACLK_IBUF_BUFG | temp_m_axis_tdata_reg | FSM_onehot_state_f[3]_i_1_n_0 |                7 |             33 |         4.71 |
|  ACLK_IBUF_BUFG |                       | FSM_onehot_state_f[3]_i_1_n_0 |               15 |             50 |         3.33 |
+-----------------+-----------------------+-------------------------------+------------------+----------------+--------------+


