INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/new/Datapath_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/new/Risc_16_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Risc_16_bit
INFO: [VRFC 10-2458] undeclared symbol pc_instr, assumed default net type wire [/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/new/Risc_16_bit.v:28]
INFO: [VRFC 10-2458] undeclared symbol readInstructionComplete, assumed default net type wire [/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/new/Risc_16_bit.v:35]
INFO: [VRFC 10-2458] undeclared symbol memoryOperationComplete, assumed default net type wire [/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/new/Risc_16_bit.v:38]
INFO: [VRFC 10-2458] undeclared symbol pcSetForBranch, assumed default net type wire [/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/new/Risc_16_bit.v:40]
INFO: [VRFC 10-2458] undeclared symbol rd1, assumed default net type wire [/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/new/Risc_16_bit.v:43]
INFO: [VRFC 10-2458] undeclared symbol rd2, assumed default net type wire [/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/new/Risc_16_bit.v:44]
INFO: [VRFC 10-2458] undeclared symbol offset, assumed default net type wire [/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/new/Risc_16_bit.v:45]
INFO: [VRFC 10-2458] undeclared symbol offsetJump, assumed default net type wire [/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/new/Risc_16_bit.v:46]
INFO: [VRFC 10-2458] undeclared symbol aes_in, assumed default net type wire [/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/new/Risc_16_bit.v:51]
INFO: [VRFC 10-2458] undeclared symbol aes_key, assumed default net type wire [/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/new/Risc_16_bit.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sources_1/new/i2c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adarsh/dev/verilog/processor_2/processor_2.srcs/sim_1/new/test_Risc_16_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_Risc_16_bit
