INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/256448/digital_clock/digital_clock.srcs/sources_1/new/bin2seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bin2seg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/256448/digital_clock/digital_clock.srcs/sources_1/new/clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_enable'
ERROR: [VRFC 10-3101] an ending label 'p_clk_enable' found but there was no main label [C:/Users/256448/digital_clock/digital_clock.srcs/sources_1/new/clock_enable.vhd:17]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/256448/digital_clock/digital_clock.srcs/sources_1/new/clock_enable.vhd:14]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/256448/digital_clock/digital_clock.srcs/sources_1/new/clock_enable.vhd' ignored due to errors
