# Loading project detector
# Compile of top_detector_v2.vhd failed with 2 errors.
# Compile of top_detector_v2.vhd failed with 2 errors.
# Compile of top_detector_v2.vhd was successful.
# Compile of top_detector_v2.vhd failed with 2 errors.
# Compile of top_detector_v2.vhd failed with 2 errors.
# Compile of top_detector_v2.vhd failed with 2 errors.
# Compile of tb_counter.vhd was successful.
# Compile of tb_detector.vhd was successful.
# Compile of counter.vhd was successful.
# Compile of detector.vhd was successful.
# Compile of reg_pp.vhd was successful.
# Compile of top_detector.vhd failed with 2 errors.
# Compile of reg_1b.vhd was successful.
# Compile of top_detector_v2.vhd failed with 2 errors.
# 8 compiles, 2 failed with 4 errors.
# Compile of tb_counter.vhd was successful.
# Compile of tb_detector.vhd was successful.
# Compile of counter.vhd was successful.
# Compile of detector.vhd was successful.
# Compile of reg_pp.vhd was successful.
# Compile of reg_1b.vhd was successful.
# Compile of top_detector_v2.vhd failed with 2 errors.
# 7 compiles, 1 failed with 2 errors.
# Compile of top_detector_v2.vhd failed with 2 errors.
# Compile of top_detector_v2.vhd was successful.
# Compile of top_detector_v2.vhd was successful.
# Compile of top_detector_v2.vhd failed with 1 errors.
# Compile of top_detector_v2.vhd failed with 1 errors.
# Compile of top_detector_v2.vhd failed with 1 errors.
# Compile of top_detector_v2.vhd was successful.
# Compile of top_detector_v2.vhd was successful.
# Compile of top_detector_v2.vhd failed with 1 errors.
# Compile of top_detector_v2.vhd failed with 2 errors.
# Compile of top_detector_v2.vhd failed with 2 errors.
# Compile of top_detector_v2.vhd failed with 2 errors.
# Compile of top_detector_v2.vhd failed with 1 errors.
# Compile of top_detector_v2.vhd was successful.
# Compile of tb_top_detector.vhd failed with 2 errors.
# Compile of tb_counter.vhd was successful.
# Compile of tb_detector.vhd was successful.
# Compile of counter.vhd was successful.
# Compile of detector.vhd was successful.
# Compile of reg_pp.vhd was successful.
# Compile of reg_1b.vhd was successful.
# Compile of top_detector_v2.vhd was successful.
# Compile of tb_top_detector.vhd failed with 1 errors.
# 8 compiles, 1 failed with 1 error.
# Compile of tb_top_detector.vhd was successful.
# Compile of tb_top_detector.vhd was successful.
vsim work.tb_top_detector
# vsim work.tb_top_detector 
# Start time: 16:17:44 on Sep 09,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_top_detector(behaviour)
# ** Error: (vsim-3173) Entity '/home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/detector/work.top_detector' has no architecture.
# Load interrupted
# Error loading design
# End time: 16:17:45 on Sep 09,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 32
# Compile of tb_top_detector.vhd was successful.
vsim work.tb_top_detector
# vsim work.tb_top_detector 
# Start time: 16:18:43 on Sep 09,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_top_detector(behaviour)
# ** Error: (vsim-3173) Entity '/home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/detector/work.top_detector' has no architecture.
# Load interrupted
# Error loading design
# End time: 16:18:43 on Sep 09,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# Compile of tb_counter.vhd was successful.
# Compile of tb_detector.vhd was successful.
# Compile of tb_top_detector.vhd was successful.
# Compile of detector.vhd was successful.
# Compile of counter.vhd was successful.
# Compile of reg1b.vhd failed with 1 errors.
# Compile of reg4b.vhd failed with 1 errors.
# Compile of reg_1b.vhd was successful.
# Compile of reg_pp.vhd was successful.
# Compile of top_detector.vhd failed with 2 errors.
# Compile of top_detector_v2.vhd was successful.
# 11 compiles, 3 failed with 4 errors.
# Compile of tb_counter.vhd was successful.
# Compile of tb_detector.vhd was successful.
# Compile of tb_top_detector.vhd was successful.
# Compile of detector.vhd was successful.
# Compile of counter.vhd was successful.
# Compile of reg1b.vhd failed with 1 errors.
# Compile of reg4b.vhd failed with 1 errors.
# Compile of reg_1b.vhd was successful.
# Compile of reg_pp.vhd was successful.
# Compile of top_detector.vhd failed with 2 errors.
# Compile of top_detector_v2.vhd was successful.
# 11 compiles, 3 failed with 4 errors.
# Compile of tb_counter.vhd was successful.
# Compile of tb_detector.vhd was successful.
# Compile of tb_top_detector.vhd was successful.
# Compile of detector.vhd was successful.
# Compile of counter.vhd was successful.
# Compile of reg1b.vhd failed with 1 errors.
# Compile of reg4b.vhd failed with 1 errors.
# Compile of reg_1b.vhd was successful.
# Compile of reg_pp.vhd was successful.
# Compile of top_detector.vhd failed with 2 errors.
# Compile of top_detector_v2.vhd was successful.
# 11 compiles, 3 failed with 4 errors.
# Compile of tb_counter.vhd was successful.
# Compile of tb_detector.vhd was successful.
# Compile of tb_top_detector.vhd was successful.
# Compile of detector.vhd was successful.
# Compile of counter.vhd was successful.
# Compile of reg1b.vhd failed with 1 errors.
# Compile of reg4b.vhd failed with 1 errors.
# Compile of reg_1b.vhd was successful.
# Compile of reg_pp.vhd was successful.
# Compile of top_detector.vhd failed with 2 errors.
# Compile of top_detector_v2.vhd was successful.
# 11 compiles, 3 failed with 4 errors.
# Compile of tb_counter.vhd was successful.
# Compile of tb_detector.vhd was successful.
# Compile of tb_top_detector.vhd was successful.
# Compile of detector.vhd was successful.
# Compile of counter.vhd was successful.
# Compile of reg1b.vhd failed with 1 errors.
# Compile of reg_1b.vhd was successful.
# Compile of top_detector.vhd failed with 2 errors.
# Compile of top_detector_v2.vhd was successful.
# 9 compiles, 2 failed with 3 errors.
# Compile of tb_counter.vhd was successful.
# Compile of tb_detector.vhd was successful.
# Compile of tb_top_detector.vhd was successful.
# Compile of detector.vhd was successful.
# Compile of counter.vhd was successful.
# Compile of reg_1b.vhd was successful.
# Compile of top_detector.vhd failed with 2 errors.
# Compile of top_detector_v2.vhd was successful.
# 8 compiles, 1 failed with 2 errors.
# Compile of tb_counter.vhd was successful.
# Compile of tb_detector.vhd was successful.
# Compile of tb_top_detector.vhd was successful.
# Compile of detector.vhd was successful.
# Compile of counter.vhd was successful.
# Compile of reg_1b.vhd was successful.
# Compile of top_detector_v2.vhd was successful.
# 7 compiles, 0 failed with no errors.
vsim work.tb_top_detector
# vsim work.tb_top_detector 
# Start time: 16:21:45 on Sep 09,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_top_detector(behaviour)
# ** Error: (vsim-3173) Entity '/home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/detector/work.top_detector' has no architecture.
# Load interrupted
# Error loading design
# End time: 16:21:45 on Sep 09,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 16
# Compile of tb_counter.vhd was successful.
# Compile of tb_detector.vhd was successful.
# Compile of tb_top_detector.vhd was successful.
# Compile of detector.vhd was successful.
# Compile of counter.vhd was successful.
# Compile of reg_1b.vhd was successful.
# Compile of top_detector_v2.vhd was successful.
# 7 compiles, 0 failed with no errors.
vsim work.tb_top_detector
# vsim work.tb_top_detector 
# Start time: 16:22:50 on Sep 09,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_top_detector(behaviour)
# ** Error: (vsim-3173) Entity '/home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/detector/work.top_detector' has no architecture.
# Load interrupted
# Error loading design
# End time: 16:22:51 on Sep 09,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
vsim work.tb_top_detector(behaviour)
# vsim work.tb_top_detector(behaviour) 
# Start time: 16:22:53 on Sep 09,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_top_detector(behaviour)
# ** Error: (vsim-3173) Entity '/home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/detector/work.top_detector' has no architecture.
# Load interrupted
# Error loading design
# End time: 16:22:53 on Sep 09,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# Compile of tb_counter.vhd was successful.
# Compile of tb_detector.vhd was successful.
# Compile of tb_top_detector.vhd failed with 1 errors.
# Compile of detector.vhd was successful.
# Compile of counter.vhd was successful.
# Compile of reg_1b.vhd was successful.
# Compile of top_detector_v2.vhd was successful.
# 7 compiles, 1 failed with 1 error.
# Compile of tb_counter.vhd was successful.
# Compile of tb_detector.vhd was successful.
# Compile of tb_top_detector.vhd was successful.
# Compile of detector.vhd was successful.
# Compile of counter.vhd was successful.
# Compile of reg_1b.vhd was successful.
# Compile of top_detector_v2.vhd was successful.
# 7 compiles, 0 failed with no errors.
vsim work.tb_top_detector(beh)
# vsim work.tb_top_detector(beh) 
# Start time: 16:23:33 on Sep 09,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_top_detector(beh)
# ** Error: (vsim-3173) Entity '/home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/detector/work.top_detector' has no architecture.
# Load interrupted
# Error loading design
# End time: 16:23:33 on Sep 09,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 3
vsim work.top_detector
# vsim work.top_detector 
# Start time: 16:23:50 on Sep 09,2021
# Loading std.standard
# ** Error: (vsim-3173) Entity '/home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/detector/work.top_detector' has no architecture.
# Error loading design
# End time: 16:23:50 on Sep 09,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
vsim work.top_detector
# vsim work.top_detector 
# Start time: 16:23:54 on Sep 09,2021
# Loading std.standard
# ** Error: (vsim-3173) Entity '/home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/detector/work.top_detector' has no architecture.
# Error loading design
# End time: 16:23:54 on Sep 09,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
vsim work.top_detector
# vsim work.top_detector 
# Start time: 16:23:54 on Sep 09,2021
# Loading std.standard
# ** Error: (vsim-3173) Entity '/home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/detector/work.top_detector' has no architecture.
# Error loading design
# End time: 16:23:54 on Sep 09,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# Compile of tb_counter.vhd was successful.
# Compile of tb_detector.vhd was successful.
# Compile of tb_top_detector.vhd was successful.
# Compile of detector.vhd was successful.
# Compile of counter.vhd was successful.
# Compile of reg_1b.vhd was successful.
# Compile of top_detector_v2.vhd was successful.
# 7 compiles, 0 failed with no errors.
# Compile of tb_counter.vhd was successful.
# Compile of tb_detector.vhd was successful.
# Compile of tb_top_detector.vhd was successful.
# Compile of detector.vhd was successful.
# Compile of counter.vhd was successful.
# Compile of reg_1b.vhd was successful.
# Compile of top_detector_v2.vhd was successful.
# 7 compiles, 0 failed with no errors.
# Compile of counter.vhd was successful.
# Compile of tb_counter.vhd was successful.
# Compile of tb_detector.vhd was successful.
# Compile of tb_top_detector.vhd was successful.
# Compile of detector.vhd was successful.
# Compile of counter.vhd was successful.
# Compile of reg_1b.vhd was successful.
# Compile of top_detector_v2.vhd was successful.
# 7 compiles, 0 failed with no errors.
vsim work.tb_top_detector(beh)
# vsim work.tb_top_detector(beh) 
# Start time: 16:25:40 on Sep 09,2021
# Loading std.standard
# ** Error: (vsim-13) Recompile work.tb_top_detector(beh) because work.top_detector has changed.
# Error loading design
# End time: 16:25:40 on Sep 09,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 5
# Compile of tb_counter.vhd was successful.
# Compile of tb_detector.vhd was successful.
# Compile of tb_top_detector.vhd failed with 1 errors.
# Compile of detector.vhd was successful.
# Compile of counter.vhd was successful.
# Compile of reg_1b.vhd was successful.
# Compile of top_detector_v2.vhd was successful.
# 7 compiles, 1 failed with 1 error.
# Compile of counter.vhd was successful.
# Compile of tb_counter.vhd was successful.
# Compile of tb_detector.vhd was successful.
# Compile of tb_top_detector.vhd was successful.
# Compile of detector.vhd was successful.
# Compile of counter.vhd was successful.
# Compile of reg_1b.vhd was successful.
# Compile of top_detector_v2.vhd was successful.
# 7 compiles, 0 failed with no errors.
vsim work.tb_top_detector
# vsim work.tb_top_detector 
# Start time: 16:26:11 on Sep 09,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_top_detector(beh)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.top_detector(behavioral)
# Loading work.counter(description)
# Loading work.reg_1b(description)
# Loading work.detector(behavioral)
add wave -position end  sim:/tb_top_detector/clk
add wave -position end  sim:/tb_top_detector/rst
add wave -position end  sim:/tb_top_detector/w_im_core0_in
add wave -position end  sim:/tb_top_detector/w_dm_core0_in
add wave -position end  sim:/tb_top_detector/w_reg1_rd_core0_in
add wave -position end  sim:/tb_top_detector/w_reg2_rd_core0_in
add wave -position end  sim:/tb_top_detector/w_reg1_wr_core0_in
add wave -position end  sim:/tb_top_detector/w_pc_core0_in
add wave -position end  sim:/tb_top_detector/w_im_core1_in
add wave -position end  sim:/tb_top_detector/w_dm_core1_in
add wave -position end  sim:/tb_top_detector/w_reg1_rd_core1_in
add wave -position end  sim:/tb_top_detector/w_reg2_rd_core1_in
add wave -position end  sim:/tb_top_detector/w_reg1_wr_core1_in
add wave -position end  sim:/tb_top_detector/w_pc_core1_in
add wave -position end  sim:/tb_top_detector/w_RST_RV
add wave -position end  sim:/tb_top_detector/w_MUX_IM_CTRL
add wave -position end  sim:/tb_top_detector/TOP_DETECTOR/u_DETECTOR/current_state
add wave -position end  sim:/tb_top_detector/TOP_DETECTOR/u_DETECTOR/next_state
add wave -position end  sim:/tb_top_detector/TOP_DETECTOR/u_DETECTOR/o_RST_RV
add wave -position end  sim:/tb_top_detector/TOP_DETECTOR/u_DETECTOR/o_ENA_REG_MUX_IM_CTRL
add wave -position end  sim:/tb_top_detector/TOP_DETECTOR/u_DETECTOR/o_ENA_COUNTER_COUNT_FAULTS
run
run
run
# ** Error: Fail test IM complete
#    Time: 2160 ns  Iteration: 0  Instance: /tb_top_detector
# ** Error: Fail test IM complete Final
#    Time: 2240 ns  Iteration: 0  Instance: /tb_top_detector
run
# ** Error: Fail test IM complete
#    Time: 3280 ns  Iteration: 0  Instance: /tb_top_detector
# ** Error: Fail test IM complete Final
#    Time: 3360 ns  Iteration: 0  Instance: /tb_top_detector
run
# ** Error: Fail test DM
#    Time: 4720 ns  Iteration: 0  Instance: /tb_top_detector
# ** Error: Fail test REG1_RD
#    Time: 4800 ns  Iteration: 0  Instance: /tb_top_detector
# ** Error: Fail test REG2_RD
#    Time: 4880 ns  Iteration: 0  Instance: /tb_top_detector
# ** Error: Fail test REG1_WR
#    Time: 4960 ns  Iteration: 0  Instance: /tb_top_detector
