#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x24f0370 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x24bf320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x24c66b0 .functor NOT 1, L_0x251c5f0, C4<0>, C4<0>, C4<0>;
L_0x251c3d0 .functor XOR 2, L_0x251c270, L_0x251c330, C4<00>, C4<00>;
L_0x251c4e0 .functor XOR 2, L_0x251c3d0, L_0x251c440, C4<00>, C4<00>;
v0x2518cd0_0 .net *"_ivl_10", 1 0, L_0x251c440;  1 drivers
v0x2518dd0_0 .net *"_ivl_12", 1 0, L_0x251c4e0;  1 drivers
v0x2518eb0_0 .net *"_ivl_2", 1 0, L_0x251c1b0;  1 drivers
v0x2518f70_0 .net *"_ivl_4", 1 0, L_0x251c270;  1 drivers
v0x2519050_0 .net *"_ivl_6", 1 0, L_0x251c330;  1 drivers
v0x2519180_0 .net *"_ivl_8", 1 0, L_0x251c3d0;  1 drivers
v0x2519260_0 .net "a", 0 0, v0x2516bd0_0;  1 drivers
v0x2519300_0 .net "b", 0 0, v0x2516c70_0;  1 drivers
v0x25193a0_0 .net "c", 0 0, v0x2516d10_0;  1 drivers
v0x2519440_0 .var "clk", 0 0;
v0x25194e0_0 .net "d", 0 0, v0x2516e50_0;  1 drivers
v0x2519580_0 .net "out_pos_dut", 0 0, L_0x251c020;  1 drivers
v0x2519620_0 .net "out_pos_ref", 0 0, L_0x251ac60;  1 drivers
v0x25196c0_0 .net "out_sop_dut", 0 0, L_0x251b4d0;  1 drivers
v0x2519760_0 .net "out_sop_ref", 0 0, L_0x24f1880;  1 drivers
v0x2519800_0 .var/2u "stats1", 223 0;
v0x25198a0_0 .var/2u "strobe", 0 0;
v0x2519a50_0 .net "tb_match", 0 0, L_0x251c5f0;  1 drivers
v0x2519b20_0 .net "tb_mismatch", 0 0, L_0x24c66b0;  1 drivers
v0x2519bc0_0 .net "wavedrom_enable", 0 0, v0x2517120_0;  1 drivers
v0x2519c90_0 .net "wavedrom_title", 511 0, v0x25171c0_0;  1 drivers
L_0x251c1b0 .concat [ 1 1 0 0], L_0x251ac60, L_0x24f1880;
L_0x251c270 .concat [ 1 1 0 0], L_0x251ac60, L_0x24f1880;
L_0x251c330 .concat [ 1 1 0 0], L_0x251c020, L_0x251b4d0;
L_0x251c440 .concat [ 1 1 0 0], L_0x251ac60, L_0x24f1880;
L_0x251c5f0 .cmp/eeq 2, L_0x251c1b0, L_0x251c4e0;
S_0x24c33e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x24bf320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x24c6a90 .functor AND 1, v0x2516d10_0, v0x2516e50_0, C4<1>, C4<1>;
L_0x24c6e70 .functor NOT 1, v0x2516bd0_0, C4<0>, C4<0>, C4<0>;
L_0x24c7250 .functor NOT 1, v0x2516c70_0, C4<0>, C4<0>, C4<0>;
L_0x24c74d0 .functor AND 1, L_0x24c6e70, L_0x24c7250, C4<1>, C4<1>;
L_0x24de2b0 .functor AND 1, L_0x24c74d0, v0x2516d10_0, C4<1>, C4<1>;
L_0x24f1880 .functor OR 1, L_0x24c6a90, L_0x24de2b0, C4<0>, C4<0>;
L_0x251a0e0 .functor NOT 1, v0x2516c70_0, C4<0>, C4<0>, C4<0>;
L_0x251a150 .functor OR 1, L_0x251a0e0, v0x2516e50_0, C4<0>, C4<0>;
L_0x251a260 .functor AND 1, v0x2516d10_0, L_0x251a150, C4<1>, C4<1>;
L_0x251a320 .functor NOT 1, v0x2516bd0_0, C4<0>, C4<0>, C4<0>;
L_0x251a3f0 .functor OR 1, L_0x251a320, v0x2516c70_0, C4<0>, C4<0>;
L_0x251a460 .functor AND 1, L_0x251a260, L_0x251a3f0, C4<1>, C4<1>;
L_0x251a5e0 .functor NOT 1, v0x2516c70_0, C4<0>, C4<0>, C4<0>;
L_0x251a650 .functor OR 1, L_0x251a5e0, v0x2516e50_0, C4<0>, C4<0>;
L_0x251a570 .functor AND 1, v0x2516d10_0, L_0x251a650, C4<1>, C4<1>;
L_0x251a7e0 .functor NOT 1, v0x2516bd0_0, C4<0>, C4<0>, C4<0>;
L_0x251a8e0 .functor OR 1, L_0x251a7e0, v0x2516e50_0, C4<0>, C4<0>;
L_0x251a9a0 .functor AND 1, L_0x251a570, L_0x251a8e0, C4<1>, C4<1>;
L_0x251ab50 .functor XNOR 1, L_0x251a460, L_0x251a9a0, C4<0>, C4<0>;
v0x24c5fe0_0 .net *"_ivl_0", 0 0, L_0x24c6a90;  1 drivers
v0x24c63e0_0 .net *"_ivl_12", 0 0, L_0x251a0e0;  1 drivers
v0x24c67c0_0 .net *"_ivl_14", 0 0, L_0x251a150;  1 drivers
v0x24c6ba0_0 .net *"_ivl_16", 0 0, L_0x251a260;  1 drivers
v0x24c6f80_0 .net *"_ivl_18", 0 0, L_0x251a320;  1 drivers
v0x24c7360_0 .net *"_ivl_2", 0 0, L_0x24c6e70;  1 drivers
v0x24c75e0_0 .net *"_ivl_20", 0 0, L_0x251a3f0;  1 drivers
v0x2515140_0 .net *"_ivl_24", 0 0, L_0x251a5e0;  1 drivers
v0x2515220_0 .net *"_ivl_26", 0 0, L_0x251a650;  1 drivers
v0x2515300_0 .net *"_ivl_28", 0 0, L_0x251a570;  1 drivers
v0x25153e0_0 .net *"_ivl_30", 0 0, L_0x251a7e0;  1 drivers
v0x25154c0_0 .net *"_ivl_32", 0 0, L_0x251a8e0;  1 drivers
v0x25155a0_0 .net *"_ivl_36", 0 0, L_0x251ab50;  1 drivers
L_0x7f286d126018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2515660_0 .net *"_ivl_38", 0 0, L_0x7f286d126018;  1 drivers
v0x2515740_0 .net *"_ivl_4", 0 0, L_0x24c7250;  1 drivers
v0x2515820_0 .net *"_ivl_6", 0 0, L_0x24c74d0;  1 drivers
v0x2515900_0 .net *"_ivl_8", 0 0, L_0x24de2b0;  1 drivers
v0x25159e0_0 .net "a", 0 0, v0x2516bd0_0;  alias, 1 drivers
v0x2515aa0_0 .net "b", 0 0, v0x2516c70_0;  alias, 1 drivers
v0x2515b60_0 .net "c", 0 0, v0x2516d10_0;  alias, 1 drivers
v0x2515c20_0 .net "d", 0 0, v0x2516e50_0;  alias, 1 drivers
v0x2515ce0_0 .net "out_pos", 0 0, L_0x251ac60;  alias, 1 drivers
v0x2515da0_0 .net "out_sop", 0 0, L_0x24f1880;  alias, 1 drivers
v0x2515e60_0 .net "pos0", 0 0, L_0x251a460;  1 drivers
v0x2515f20_0 .net "pos1", 0 0, L_0x251a9a0;  1 drivers
L_0x251ac60 .functor MUXZ 1, L_0x7f286d126018, L_0x251a460, L_0x251ab50, C4<>;
S_0x25160a0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x24bf320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x2516bd0_0 .var "a", 0 0;
v0x2516c70_0 .var "b", 0 0;
v0x2516d10_0 .var "c", 0 0;
v0x2516db0_0 .net "clk", 0 0, v0x2519440_0;  1 drivers
v0x2516e50_0 .var "d", 0 0;
v0x2516f40_0 .var/2u "fail", 0 0;
v0x2516fe0_0 .var/2u "fail1", 0 0;
v0x2517080_0 .net "tb_match", 0 0, L_0x251c5f0;  alias, 1 drivers
v0x2517120_0 .var "wavedrom_enable", 0 0;
v0x25171c0_0 .var "wavedrom_title", 511 0;
E_0x24d1d40/0 .event negedge, v0x2516db0_0;
E_0x24d1d40/1 .event posedge, v0x2516db0_0;
E_0x24d1d40 .event/or E_0x24d1d40/0, E_0x24d1d40/1;
S_0x25163d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x25160a0;
 .timescale -12 -12;
v0x2516610_0 .var/2s "i", 31 0;
E_0x24d1be0 .event posedge, v0x2516db0_0;
S_0x2516710 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x25160a0;
 .timescale -12 -12;
v0x2516910_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x25169f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x25160a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x25173a0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x24bf320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x251ae10 .functor AND 1, v0x2516d10_0, v0x2516e50_0, C4<1>, C4<1>;
L_0x251b0c0 .functor NOT 1, v0x2516bd0_0, C4<0>, C4<0>, C4<0>;
L_0x251b150 .functor NOT 1, v0x2516c70_0, C4<0>, C4<0>, C4<0>;
L_0x251b2d0 .functor AND 1, L_0x251b0c0, L_0x251b150, C4<1>, C4<1>;
L_0x251b410 .functor AND 1, L_0x251b2d0, v0x2516d10_0, C4<1>, C4<1>;
L_0x251b4d0 .functor OR 1, L_0x251ae10, L_0x251b410, C4<0>, C4<0>;
L_0x251b670 .functor NOT 1, v0x2516c70_0, C4<0>, C4<0>, C4<0>;
L_0x251b6e0 .functor OR 1, L_0x251b670, v0x2516e50_0, C4<0>, C4<0>;
L_0x251b7f0 .functor AND 1, v0x2516d10_0, L_0x251b6e0, C4<1>, C4<1>;
L_0x251b8b0 .functor NOT 1, v0x2516bd0_0, C4<0>, C4<0>, C4<0>;
L_0x251ba90 .functor OR 1, L_0x251b8b0, v0x2516c70_0, C4<0>, C4<0>;
L_0x251bb00 .functor AND 1, L_0x251b7f0, L_0x251ba90, C4<1>, C4<1>;
L_0x251bc80 .functor NOT 1, v0x2516bd0_0, C4<0>, C4<0>, C4<0>;
L_0x251bcf0 .functor OR 1, L_0x251bc80, v0x2516e50_0, C4<0>, C4<0>;
L_0x251bc10 .functor AND 1, v0x2516d10_0, L_0x251bcf0, C4<1>, C4<1>;
L_0x251be80 .functor XNOR 1, L_0x251bb00, L_0x251bc10, C4<0>, C4<0>;
v0x2517560_0 .net *"_ivl_0", 0 0, L_0x251ae10;  1 drivers
v0x2517640_0 .net *"_ivl_12", 0 0, L_0x251b670;  1 drivers
v0x2517720_0 .net *"_ivl_14", 0 0, L_0x251b6e0;  1 drivers
v0x2517810_0 .net *"_ivl_16", 0 0, L_0x251b7f0;  1 drivers
v0x25178f0_0 .net *"_ivl_18", 0 0, L_0x251b8b0;  1 drivers
v0x2517a20_0 .net *"_ivl_2", 0 0, L_0x251b0c0;  1 drivers
v0x2517b00_0 .net *"_ivl_20", 0 0, L_0x251ba90;  1 drivers
v0x2517be0_0 .net *"_ivl_24", 0 0, L_0x251bc80;  1 drivers
v0x2517cc0_0 .net *"_ivl_26", 0 0, L_0x251bcf0;  1 drivers
v0x2517e30_0 .net *"_ivl_30", 0 0, L_0x251be80;  1 drivers
L_0x7f286d126060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2517ef0_0 .net *"_ivl_32", 0 0, L_0x7f286d126060;  1 drivers
v0x2517fd0_0 .net *"_ivl_4", 0 0, L_0x251b150;  1 drivers
v0x25180b0_0 .net *"_ivl_6", 0 0, L_0x251b2d0;  1 drivers
v0x2518190_0 .net *"_ivl_8", 0 0, L_0x251b410;  1 drivers
v0x2518270_0 .net "a", 0 0, v0x2516bd0_0;  alias, 1 drivers
v0x2518310_0 .net "b", 0 0, v0x2516c70_0;  alias, 1 drivers
v0x2518400_0 .net "c", 0 0, v0x2516d10_0;  alias, 1 drivers
v0x2518600_0 .net "d", 0 0, v0x2516e50_0;  alias, 1 drivers
v0x25186f0_0 .net "out_pos", 0 0, L_0x251c020;  alias, 1 drivers
v0x25187b0_0 .net "out_sop", 0 0, L_0x251b4d0;  alias, 1 drivers
v0x2518870_0 .net "pos0", 0 0, L_0x251bb00;  1 drivers
v0x2518930_0 .net "pos1", 0 0, L_0x251bc10;  1 drivers
L_0x251c020 .functor MUXZ 1, L_0x7f286d126060, L_0x251bb00, L_0x251be80, C4<>;
S_0x2518ab0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x24bf320;
 .timescale -12 -12;
E_0x24bb9f0 .event anyedge, v0x25198a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x25198a0_0;
    %nor/r;
    %assign/vec4 v0x25198a0_0, 0;
    %wait E_0x24bb9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x25160a0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2516f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2516fe0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x25160a0;
T_4 ;
    %wait E_0x24d1d40;
    %load/vec4 v0x2517080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2516f40_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x25160a0;
T_5 ;
    %wait E_0x24d1be0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2516e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2516d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2516c70_0, 0;
    %assign/vec4 v0x2516bd0_0, 0;
    %wait E_0x24d1be0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2516e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2516d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2516c70_0, 0;
    %assign/vec4 v0x2516bd0_0, 0;
    %wait E_0x24d1be0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2516e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2516d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2516c70_0, 0;
    %assign/vec4 v0x2516bd0_0, 0;
    %wait E_0x24d1be0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2516e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2516d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2516c70_0, 0;
    %assign/vec4 v0x2516bd0_0, 0;
    %wait E_0x24d1be0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2516e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2516d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2516c70_0, 0;
    %assign/vec4 v0x2516bd0_0, 0;
    %wait E_0x24d1be0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2516e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2516d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2516c70_0, 0;
    %assign/vec4 v0x2516bd0_0, 0;
    %wait E_0x24d1be0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2516e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2516d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2516c70_0, 0;
    %assign/vec4 v0x2516bd0_0, 0;
    %wait E_0x24d1be0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2516e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2516d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2516c70_0, 0;
    %assign/vec4 v0x2516bd0_0, 0;
    %wait E_0x24d1be0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2516e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2516d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2516c70_0, 0;
    %assign/vec4 v0x2516bd0_0, 0;
    %wait E_0x24d1be0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2516e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2516d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2516c70_0, 0;
    %assign/vec4 v0x2516bd0_0, 0;
    %wait E_0x24d1be0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2516e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2516d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2516c70_0, 0;
    %assign/vec4 v0x2516bd0_0, 0;
    %wait E_0x24d1be0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2516e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2516d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2516c70_0, 0;
    %assign/vec4 v0x2516bd0_0, 0;
    %wait E_0x24d1be0;
    %load/vec4 v0x2516f40_0;
    %store/vec4 v0x2516fe0_0, 0, 1;
    %fork t_1, S_0x25163d0;
    %jmp t_0;
    .scope S_0x25163d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2516610_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x2516610_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x24d1be0;
    %load/vec4 v0x2516610_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2516e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2516d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2516c70_0, 0;
    %assign/vec4 v0x2516bd0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2516610_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2516610_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x25160a0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x24d1d40;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2516e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2516d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2516c70_0, 0;
    %assign/vec4 v0x2516bd0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x2516f40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x2516fe0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x24bf320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2519440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x25198a0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x24bf320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2519440_0;
    %inv;
    %store/vec4 v0x2519440_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x24bf320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2516db0_0, v0x2519b20_0, v0x2519260_0, v0x2519300_0, v0x25193a0_0, v0x25194e0_0, v0x2519760_0, v0x25196c0_0, v0x2519620_0, v0x2519580_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x24bf320;
T_9 ;
    %load/vec4 v0x2519800_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2519800_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2519800_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2519800_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x2519800_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2519800_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x2519800_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2519800_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2519800_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2519800_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x24bf320;
T_10 ;
    %wait E_0x24d1d40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2519800_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2519800_0, 4, 32;
    %load/vec4 v0x2519a50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2519800_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2519800_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2519800_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2519800_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x2519760_0;
    %load/vec4 v0x2519760_0;
    %load/vec4 v0x25196c0_0;
    %xor;
    %load/vec4 v0x2519760_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2519800_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2519800_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2519800_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2519800_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2519620_0;
    %load/vec4 v0x2519620_0;
    %load/vec4 v0x2519580_0;
    %xor;
    %load/vec4 v0x2519620_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x2519800_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2519800_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x2519800_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2519800_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/machine/ece241_2013_q2/iter0/response6/top_module.sv";
