// Seed: 47786576
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = 1;
  id_8 :
  assert property (@(1'b0 or posedge id_4) id_5) id_8 = id_3;
endmodule
module module_1 (
    input  uwire id_0,
    output wire  id_1,
    output wor   id_2
);
  assign id_1 = 1 == id_0 == 1;
  wire id_4;
  wire id_5;
  module_0(
      id_4, id_4, id_5, id_4, id_4, id_4, id_4
  );
  wire id_6;
  wor id_7, id_8 = 1, id_9, id_10;
endmodule
