|processador
clk => memoriaDeInst:memoI.clk
clk => unidadeDeControle:uniC.clk
clk => ram256x16:ram.clk
clk => datapath:dataP.clk
saida[0] <= ram256x16:ram.R_data[0]
saida[1] <= ram256x16:ram.R_data[1]
saida[2] <= ram256x16:ram.R_data[2]
saida[3] <= ram256x16:ram.R_data[3]
saida[4] <= ram256x16:ram.R_data[4]
saida[5] <= ram256x16:ram.R_data[5]
saida[6] <= ram256x16:ram.R_data[6]
saida[7] <= ram256x16:ram.R_data[7]
saida[8] <= ram256x16:ram.R_data[8]
saida[9] <= ram256x16:ram.R_data[9]
saida[10] <= ram256x16:ram.R_data[10]
saida[11] <= ram256x16:ram.R_data[11]
saida[12] <= ram256x16:ram.R_data[12]
saida[13] <= ram256x16:ram.R_data[13]
saida[14] <= ram256x16:ram.R_data[14]
saida[15] <= ram256x16:ram.R_data[15]
IR_out[0] <= unidadeDeControle:uniC.IR_out[0]
IR_out[1] <= unidadeDeControle:uniC.IR_out[1]
IR_out[2] <= unidadeDeControle:uniC.IR_out[2]
IR_out[3] <= unidadeDeControle:uniC.IR_out[3]
IR_out[4] <= unidadeDeControle:uniC.IR_out[4]
IR_out[5] <= unidadeDeControle:uniC.IR_out[5]
IR_out[6] <= unidadeDeControle:uniC.IR_out[6]
IR_out[7] <= unidadeDeControle:uniC.IR_out[7]
IR_out[8] <= unidadeDeControle:uniC.IR_out[8]
IR_out[9] <= unidadeDeControle:uniC.IR_out[9]
IR_out[10] <= unidadeDeControle:uniC.IR_out[10]
IR_out[11] <= unidadeDeControle:uniC.IR_out[11]
IR_out[12] <= unidadeDeControle:uniC.IR_out[12]
IR_out[13] <= unidadeDeControle:uniC.IR_out[13]
IR_out[14] <= unidadeDeControle:uniC.IR_out[14]
IR_out[15] <= unidadeDeControle:uniC.IR_out[15]
RF_W_data[0] <= unidadeDeControle:uniC.RF_W_data[0]
RF_W_data[1] <= unidadeDeControle:uniC.RF_W_data[1]
RF_W_data[2] <= unidadeDeControle:uniC.RF_W_data[2]
RF_W_data[3] <= unidadeDeControle:uniC.RF_W_data[3]
RF_W_data[4] <= unidadeDeControle:uniC.RF_W_data[4]
RF_W_data[5] <= unidadeDeControle:uniC.RF_W_data[5]
RF_W_data[6] <= unidadeDeControle:uniC.RF_W_data[6]
RF_W_data[7] <= unidadeDeControle:uniC.RF_W_data[7]
RF_W_data[8] <= unidadeDeControle:uniC.RF_W_data[8]
RF_W_data[9] <= unidadeDeControle:uniC.RF_W_data[9]
RF_W_data[10] <= unidadeDeControle:uniC.RF_W_data[10]
RF_W_data[11] <= unidadeDeControle:uniC.RF_W_data[11]
RF_W_data[12] <= unidadeDeControle:uniC.RF_W_data[12]
RF_W_data[13] <= unidadeDeControle:uniC.RF_W_data[13]
RF_W_data[14] <= unidadeDeControle:uniC.RF_W_data[14]
RF_W_data[15] <= unidadeDeControle:uniC.RF_W_data[15]
D_addr[0] <= unidadeDeControle:uniC.D_addr[0]
D_addr[1] <= unidadeDeControle:uniC.D_addr[1]
D_addr[2] <= unidadeDeControle:uniC.D_addr[2]
D_addr[3] <= unidadeDeControle:uniC.D_addr[3]
D_addr[4] <= unidadeDeControle:uniC.D_addr[4]
D_addr[5] <= unidadeDeControle:uniC.D_addr[5]
D_addr[6] <= unidadeDeControle:uniC.D_addr[6]
D_addr[7] <= unidadeDeControle:uniC.D_addr[7]
D_rd <= unidadeDeControle:uniC.D_rd
D_wr <= unidadeDeControle:uniC.D_wr
RF_W_addr[0] <= unidadeDeControle:uniC.RF_W_addr[0]
RF_W_addr[1] <= unidadeDeControle:uniC.RF_W_addr[1]
RF_W_addr[2] <= unidadeDeControle:uniC.RF_W_addr[2]
RF_W_addr[3] <= unidadeDeControle:uniC.RF_W_addr[3]
RF_Rp_addr[0] <= unidadeDeControle:uniC.RF_Rp_addr[0]
RF_Rp_addr[1] <= unidadeDeControle:uniC.RF_Rp_addr[1]
RF_Rp_addr[2] <= unidadeDeControle:uniC.RF_Rp_addr[2]
RF_Rp_addr[3] <= unidadeDeControle:uniC.RF_Rp_addr[3]
RF_Rq_addr[0] <= unidadeDeControle:uniC.RF_Rq_addr[0]
RF_Rq_addr[1] <= unidadeDeControle:uniC.RF_Rq_addr[1]
RF_Rq_addr[2] <= unidadeDeControle:uniC.RF_Rq_addr[2]
RF_Rq_addr[3] <= unidadeDeControle:uniC.RF_Rq_addr[3]
PC_out[0] <= unidadeDeControle:uniC.PC_out[0]
PC_out[1] <= unidadeDeControle:uniC.PC_out[1]
PC_out[2] <= unidadeDeControle:uniC.PC_out[2]
PC_out[3] <= unidadeDeControle:uniC.PC_out[3]
RF_W_wr <= unidadeDeControle:uniC.RF_W_wr
RF_Rp_rd <= unidadeDeControle:uniC.RF_Rp_rd
RF_Rq_rd <= unidadeDeControle:uniC.RF_Rq_rd
RF_s1 <= unidadeDeControle:uniC.RF_s1
RF_s0 <= unidadeDeControle:uniC.RF_s0
DES <= unidadeDeControle:uniC.DES
E_D <= unidadeDeControle:uniC.E_D
alu_s1 <= unidadeDeControle:uniC.alu_s1
alu_s0 <= unidadeDeControle:uniC.alu_s0
I_rd <= unidadeDeControle:uniC.I_rd
out_ra[0] <= unidadeDeControle:uniC.out_ra[0]
out_ra[1] <= unidadeDeControle:uniC.out_ra[1]
out_ra[2] <= unidadeDeControle:uniC.out_ra[2]
out_ra[3] <= unidadeDeControle:uniC.out_ra[3]
out_rb[0] <= unidadeDeControle:uniC.out_rb[0]
out_rb[1] <= unidadeDeControle:uniC.out_rb[1]
out_rb[2] <= unidadeDeControle:uniC.out_rb[2]
out_rb[3] <= unidadeDeControle:uniC.out_rb[3]
out_rc[0] <= unidadeDeControle:uniC.out_rc[0]
out_rc[1] <= unidadeDeControle:uniC.out_rc[1]
out_rc[2] <= unidadeDeControle:uniC.out_rc[2]
out_rc[3] <= unidadeDeControle:uniC.out_rc[3]
out_w[0] <= unidadeDeControle:uniC.out_w[0]
out_w[1] <= unidadeDeControle:uniC.out_w[1]
out_w[2] <= unidadeDeControle:uniC.out_w[2]
out_w[3] <= unidadeDeControle:uniC.out_w[3]
out_w[4] <= unidadeDeControle:uniC.out_w[4]
out_w[5] <= unidadeDeControle:uniC.out_w[5]
out_w[6] <= unidadeDeControle:uniC.out_w[6]
out_w[7] <= unidadeDeControle:uniC.out_w[7]
out_w[8] <= unidadeDeControle:uniC.out_w[8]
out_w[9] <= unidadeDeControle:uniC.out_w[9]
out_w[10] <= unidadeDeControle:uniC.out_w[10]
out_w[11] <= unidadeDeControle:uniC.out_w[11]
out_w[12] <= unidadeDeControle:uniC.out_w[12]
out_w[13] <= unidadeDeControle:uniC.out_w[13]
out_w[14] <= unidadeDeControle:uniC.out_w[14]
out_w[15] <= unidadeDeControle:uniC.out_w[15]


|processador|memoriaDeInst:memoI
endereco[0] => Mux0.IN19
endereco[0] => Mux1.IN19
endereco[0] => Mux2.IN19
endereco[0] => Mux3.IN19
endereco[0] => Mux4.IN10
endereco[0] => Mux5.IN19
endereco[1] => Mux0.IN18
endereco[1] => Mux1.IN18
endereco[1] => Mux2.IN18
endereco[1] => Mux3.IN18
endereco[1] => Mux5.IN18
endereco[2] => Mux0.IN17
endereco[2] => Mux1.IN17
endereco[2] => Mux2.IN17
endereco[2] => Mux3.IN17
endereco[2] => Mux4.IN9
endereco[2] => Mux5.IN17
endereco[3] => Mux0.IN16
endereco[3] => Mux1.IN16
endereco[3] => Mux2.IN16
endereco[3] => Mux3.IN16
endereco[3] => Mux4.IN8
endereco[3] => Mux5.IN16
ce => new_s[0].ENA
ce => new_s[1].ENA
ce => new_s[2].ENA
ce => new_s[3].ENA
ce => new_s[4].ENA
ce => new_s[5].ENA
ce => new_s[6].ENA
ce => new_s[7].ENA
ce => new_s[8].ENA
ce => new_s[9].ENA
ce => new_s[10].ENA
ce => new_s[11].ENA
ce => new_s[12].ENA
ce => new_s[13].ENA
ce => new_s[14].ENA
ce => new_s[15].ENA
clk => new_s[0].CLK
clk => new_s[1].CLK
clk => new_s[2].CLK
clk => new_s[3].CLK
clk => new_s[4].CLK
clk => new_s[5].CLK
clk => new_s[6].CLK
clk => new_s[7].CLK
clk => new_s[8].CLK
clk => new_s[9].CLK
clk => new_s[10].CLK
clk => new_s[11].CLK
clk => new_s[12].CLK
clk => new_s[13].CLK
clk => new_s[14].CLK
clk => new_s[15].CLK
s[0] <= new_s[0].DB_MAX_OUTPUT_PORT_TYPE
s[1] <= new_s[1].DB_MAX_OUTPUT_PORT_TYPE
s[2] <= new_s[2].DB_MAX_OUTPUT_PORT_TYPE
s[3] <= new_s[3].DB_MAX_OUTPUT_PORT_TYPE
s[4] <= new_s[4].DB_MAX_OUTPUT_PORT_TYPE
s[5] <= new_s[5].DB_MAX_OUTPUT_PORT_TYPE
s[6] <= new_s[6].DB_MAX_OUTPUT_PORT_TYPE
s[7] <= new_s[7].DB_MAX_OUTPUT_PORT_TYPE
s[8] <= new_s[8].DB_MAX_OUTPUT_PORT_TYPE
s[9] <= new_s[9].DB_MAX_OUTPUT_PORT_TYPE
s[10] <= new_s[10].DB_MAX_OUTPUT_PORT_TYPE
s[11] <= new_s[11].DB_MAX_OUTPUT_PORT_TYPE
s[12] <= new_s[12].DB_MAX_OUTPUT_PORT_TYPE
s[13] <= new_s[13].DB_MAX_OUTPUT_PORT_TYPE
s[14] <= new_s[14].DB_MAX_OUTPUT_PORT_TYPE
s[15] <= new_s[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|unidadeDeControle:uniC
RF_Rp_zero => blocoDeControle:BC.RF_Rp_zero
clk => blocoDeControle:BC.clk
clk => contadorDePrograma:contP.clk
clk => reg16bits:IR.clk
data[0] => reg16bits:IR.d[0]
data[1] => reg16bits:IR.d[1]
data[2] => reg16bits:IR.d[2]
data[3] => reg16bits:IR.d[3]
data[4] => reg16bits:IR.d[4]
data[5] => reg16bits:IR.d[5]
data[6] => reg16bits:IR.d[6]
data[7] => reg16bits:IR.d[7]
data[8] => reg16bits:IR.d[8]
data[9] => reg16bits:IR.d[9]
data[10] => reg16bits:IR.d[10]
data[11] => reg16bits:IR.d[11]
data[12] => reg16bits:IR.d[12]
data[13] => reg16bits:IR.d[13]
data[14] => reg16bits:IR.d[14]
data[15] => reg16bits:IR.d[15]
RF_W_data[0] <= blocoDeControle:BC.RF_W_data[0]
RF_W_data[1] <= blocoDeControle:BC.RF_W_data[1]
RF_W_data[2] <= blocoDeControle:BC.RF_W_data[2]
RF_W_data[3] <= blocoDeControle:BC.RF_W_data[3]
RF_W_data[4] <= blocoDeControle:BC.RF_W_data[4]
RF_W_data[5] <= blocoDeControle:BC.RF_W_data[5]
RF_W_data[6] <= blocoDeControle:BC.RF_W_data[6]
RF_W_data[7] <= blocoDeControle:BC.RF_W_data[7]
RF_W_data[8] <= blocoDeControle:BC.RF_W_data[8]
RF_W_data[9] <= blocoDeControle:BC.RF_W_data[9]
RF_W_data[10] <= blocoDeControle:BC.RF_W_data[10]
RF_W_data[11] <= blocoDeControle:BC.RF_W_data[11]
RF_W_data[12] <= blocoDeControle:BC.RF_W_data[12]
RF_W_data[13] <= blocoDeControle:BC.RF_W_data[13]
RF_W_data[14] <= blocoDeControle:BC.RF_W_data[14]
RF_W_data[15] <= blocoDeControle:BC.RF_W_data[15]
D_addr[0] <= blocoDeControle:BC.D_addr[0]
D_addr[1] <= blocoDeControle:BC.D_addr[1]
D_addr[2] <= blocoDeControle:BC.D_addr[2]
D_addr[3] <= blocoDeControle:BC.D_addr[3]
D_addr[4] <= blocoDeControle:BC.D_addr[4]
D_addr[5] <= blocoDeControle:BC.D_addr[5]
D_addr[6] <= blocoDeControle:BC.D_addr[6]
D_addr[7] <= blocoDeControle:BC.D_addr[7]
D_rd <= blocoDeControle:BC.D_rd
D_wr <= blocoDeControle:BC.D_wr
RF_W_addr[0] <= blocoDeControle:BC.RF_W_addr[0]
RF_W_addr[1] <= blocoDeControle:BC.RF_W_addr[1]
RF_W_addr[2] <= blocoDeControle:BC.RF_W_addr[2]
RF_W_addr[3] <= blocoDeControle:BC.RF_W_addr[3]
RF_Rp_addr[0] <= blocoDeControle:BC.RF_Rp_addr[0]
RF_Rp_addr[1] <= blocoDeControle:BC.RF_Rp_addr[1]
RF_Rp_addr[2] <= blocoDeControle:BC.RF_Rp_addr[2]
RF_Rp_addr[3] <= blocoDeControle:BC.RF_Rp_addr[3]
RF_Rq_addr[0] <= blocoDeControle:BC.RF_Rq_addr[0]
RF_Rq_addr[1] <= blocoDeControle:BC.RF_Rq_addr[1]
RF_Rq_addr[2] <= blocoDeControle:BC.RF_Rq_addr[2]
RF_Rq_addr[3] <= blocoDeControle:BC.RF_Rq_addr[3]
PC_out[0] <= contadorDePrograma:contP.count[0]
PC_out[1] <= contadorDePrograma:contP.count[1]
PC_out[2] <= contadorDePrograma:contP.count[2]
PC_out[3] <= contadorDePrograma:contP.count[3]
RF_W_wr <= blocoDeControle:BC.RF_W_wr
RF_Rp_rd <= blocoDeControle:BC.RF_Rp_rd
RF_Rq_rd <= blocoDeControle:BC.RF_Rq_rd
RF_s1 <= blocoDeControle:BC.RF_s1
RF_s0 <= blocoDeControle:BC.RF_s0
DES <= blocoDeControle:BC.DES
E_D <= blocoDeControle:BC.E_D
alu_s1 <= blocoDeControle:BC.alu_s1
alu_s0 <= blocoDeControle:BC.alu_s0
I_rd <= blocoDeControle:BC.I_rd
IR_out[0] <= reg16bits:IR.s[0]
IR_out[1] <= reg16bits:IR.s[1]
IR_out[2] <= reg16bits:IR.s[2]
IR_out[3] <= reg16bits:IR.s[3]
IR_out[4] <= reg16bits:IR.s[4]
IR_out[5] <= reg16bits:IR.s[5]
IR_out[6] <= reg16bits:IR.s[6]
IR_out[7] <= reg16bits:IR.s[7]
IR_out[8] <= reg16bits:IR.s[8]
IR_out[9] <= reg16bits:IR.s[9]
IR_out[10] <= reg16bits:IR.s[10]
IR_out[11] <= reg16bits:IR.s[11]
IR_out[12] <= reg16bits:IR.s[12]
IR_out[13] <= reg16bits:IR.s[13]
IR_out[14] <= reg16bits:IR.s[14]
IR_out[15] <= reg16bits:IR.s[15]
out_ra[0] <= blocoDeControle:BC.out_ra[0]
out_ra[1] <= blocoDeControle:BC.out_ra[1]
out_ra[2] <= blocoDeControle:BC.out_ra[2]
out_ra[3] <= blocoDeControle:BC.out_ra[3]
out_rb[0] <= blocoDeControle:BC.out_rb[0]
out_rb[1] <= blocoDeControle:BC.out_rb[1]
out_rb[2] <= blocoDeControle:BC.out_rb[2]
out_rb[3] <= blocoDeControle:BC.out_rb[3]
out_rc[0] <= blocoDeControle:BC.out_rc[0]
out_rc[1] <= blocoDeControle:BC.out_rc[1]
out_rc[2] <= blocoDeControle:BC.out_rc[2]
out_rc[3] <= blocoDeControle:BC.out_rc[3]
out_w[0] <= blocoDeControle:BC.out_w[0]
out_w[1] <= blocoDeControle:BC.out_w[1]
out_w[2] <= blocoDeControle:BC.out_w[2]
out_w[3] <= blocoDeControle:BC.out_w[3]
out_w[4] <= blocoDeControle:BC.out_w[4]
out_w[5] <= blocoDeControle:BC.out_w[5]
out_w[6] <= blocoDeControle:BC.out_w[6]
out_w[7] <= blocoDeControle:BC.out_w[7]
out_w[8] <= blocoDeControle:BC.out_w[8]
out_w[9] <= blocoDeControle:BC.out_w[9]
out_w[10] <= blocoDeControle:BC.out_w[10]
out_w[11] <= blocoDeControle:BC.out_w[11]
out_w[12] <= blocoDeControle:BC.out_w[12]
out_w[13] <= blocoDeControle:BC.out_w[13]
out_w[14] <= blocoDeControle:BC.out_w[14]
out_w[15] <= blocoDeControle:BC.out_w[15]


|processador|unidadeDeControle:uniC|blocoDeControle:BC
RF_Rp_zero => logicaCombinacional:LC.RF_Rp_zero
clk => regEstados4bits:regE.clk
clk => reg4bits:reg0.clk
clk => reg4bits:reg1.clk
clk => reg4bits:reg2.clk
clk => reg8bits:reg3.clk
clk => reg16bits:reg4.clk
IR[0] => mux2x1De4bits:mx4b0.A[0]
IR[0] => mux2x1De4bits:mx4b2.A[0]
IR[0] => reg8bits:reg3.d[0]
IR[0] => reg16bits:reg4.d[0]
IR[0] => out_rc[0].DATAIN
IR[0] => out_w[0].DATAIN
IR[1] => mux2x1De4bits:mx4b0.A[1]
IR[1] => mux2x1De4bits:mx4b2.A[1]
IR[1] => reg8bits:reg3.d[1]
IR[1] => reg16bits:reg4.d[1]
IR[1] => out_rc[1].DATAIN
IR[1] => out_w[1].DATAIN
IR[2] => mux2x1De4bits:mx4b0.A[2]
IR[2] => mux2x1De4bits:mx4b2.A[2]
IR[2] => reg8bits:reg3.d[2]
IR[2] => reg16bits:reg4.d[2]
IR[2] => out_rc[2].DATAIN
IR[2] => out_w[2].DATAIN
IR[3] => mux2x1De4bits:mx4b0.A[3]
IR[3] => mux2x1De4bits:mx4b2.A[3]
IR[3] => reg8bits:reg3.d[3]
IR[3] => reg16bits:reg4.d[3]
IR[3] => out_rc[3].DATAIN
IR[3] => out_w[3].DATAIN
IR[4] => mux2x1De4bits:mx4b1.A[0]
IR[4] => mux2x1De4bits:mx4b2.B[0]
IR[4] => reg8bits:reg3.d[4]
IR[4] => reg16bits:reg4.d[4]
IR[4] => out_rb[0].DATAIN
IR[4] => out_w[4].DATAIN
IR[5] => mux2x1De4bits:mx4b1.A[1]
IR[5] => mux2x1De4bits:mx4b2.B[1]
IR[5] => reg8bits:reg3.d[5]
IR[5] => reg16bits:reg4.d[5]
IR[5] => out_rb[1].DATAIN
IR[5] => out_w[5].DATAIN
IR[6] => mux2x1De4bits:mx4b1.A[2]
IR[6] => mux2x1De4bits:mx4b2.B[2]
IR[6] => reg8bits:reg3.d[6]
IR[6] => reg16bits:reg4.d[6]
IR[6] => out_rb[2].DATAIN
IR[6] => out_w[6].DATAIN
IR[7] => mux2x1De4bits:mx4b1.A[3]
IR[7] => mux2x1De4bits:mx4b2.B[3]
IR[7] => reg8bits:reg3.d[7]
IR[7] => reg16bits:reg4.d[7]
IR[7] => out_rb[3].DATAIN
IR[7] => out_w[7].DATAIN
IR[8] => mux2x1De4bits:mx4b0.B[0]
IR[8] => mux2x1De4bits:mx4b1.B[0]
IR[8] => out_ra[0].DATAIN
IR[9] => mux2x1De4bits:mx4b0.B[1]
IR[9] => mux2x1De4bits:mx4b1.B[1]
IR[9] => out_ra[1].DATAIN
IR[10] => mux2x1De4bits:mx4b0.B[2]
IR[10] => mux2x1De4bits:mx4b1.B[2]
IR[10] => out_ra[2].DATAIN
IR[11] => mux2x1De4bits:mx4b0.B[3]
IR[11] => mux2x1De4bits:mx4b1.B[3]
IR[11] => out_ra[3].DATAIN
IR[12] => logicaCombinacional:LC.op[0]
IR[13] => logicaCombinacional:LC.op[1]
IR[14] => logicaCombinacional:LC.op[2]
IR[15] => logicaCombinacional:LC.op[3]
RF_W_data[0] <= reg16bits:reg4.s[0]
RF_W_data[1] <= reg16bits:reg4.s[1]
RF_W_data[2] <= reg16bits:reg4.s[2]
RF_W_data[3] <= reg16bits:reg4.s[3]
RF_W_data[4] <= reg16bits:reg4.s[4]
RF_W_data[5] <= reg16bits:reg4.s[5]
RF_W_data[6] <= reg16bits:reg4.s[6]
RF_W_data[7] <= reg16bits:reg4.s[7]
RF_W_data[8] <= reg16bits:reg4.s[8]
RF_W_data[9] <= reg16bits:reg4.s[9]
RF_W_data[10] <= reg16bits:reg4.s[10]
RF_W_data[11] <= reg16bits:reg4.s[11]
RF_W_data[12] <= reg16bits:reg4.s[12]
RF_W_data[13] <= reg16bits:reg4.s[13]
RF_W_data[14] <= reg16bits:reg4.s[14]
RF_W_data[15] <= reg16bits:reg4.s[15]
D_addr[0] <= reg8bits:reg3.s[0]
D_addr[1] <= reg8bits:reg3.s[1]
D_addr[2] <= reg8bits:reg3.s[2]
D_addr[3] <= reg8bits:reg3.s[3]
D_addr[4] <= reg8bits:reg3.s[4]
D_addr[5] <= reg8bits:reg3.s[5]
D_addr[6] <= reg8bits:reg3.s[6]
D_addr[7] <= reg8bits:reg3.s[7]
D_rd <= logicaCombinacional:LC.D_rd
D_wr <= logicaCombinacional:LC.D_wr
RF_W_addr[0] <= reg4bits:reg0.s[0]
RF_W_addr[1] <= reg4bits:reg0.s[1]
RF_W_addr[2] <= reg4bits:reg0.s[2]
RF_W_addr[3] <= reg4bits:reg0.s[3]
RF_Rp_addr[0] <= reg4bits:reg1.s[0]
RF_Rp_addr[1] <= reg4bits:reg1.s[1]
RF_Rp_addr[2] <= reg4bits:reg1.s[2]
RF_Rp_addr[3] <= reg4bits:reg1.s[3]
RF_Rq_addr[0] <= reg4bits:reg2.s[0]
RF_Rq_addr[1] <= reg4bits:reg2.s[1]
RF_Rq_addr[2] <= reg4bits:reg2.s[2]
RF_Rq_addr[3] <= reg4bits:reg2.s[3]
RF_W_wr <= logicaCombinacional:LC.RF_W_wr
RF_Rp_rd <= logicaCombinacional:LC.RF_Rp_rd
RF_Rq_rd <= logicaCombinacional:LC.RF_Rq_rd
RF_s1 <= logicaCombinacional:LC.RF_s1
RF_s0 <= logicaCombinacional:LC.RF_s0
DES <= logicaCombinacional:LC.DES
E_D <= logicaCombinacional:LC.E_D
alu_s1 <= logicaCombinacional:LC.alu_s1
alu_s0 <= logicaCombinacional:LC.alu_s0
PC_ld <= logicaCombinacional:LC.PC_ld
PC_clr <= logicaCombinacional:LC.PC_clr
PC_inc <= logicaCombinacional:LC.PC_inc
I_rd <= logicaCombinacional:LC.I_rd
IR_ld <= logicaCombinacional:LC.IR_ld
out_ra[0] <= IR[8].DB_MAX_OUTPUT_PORT_TYPE
out_ra[1] <= IR[9].DB_MAX_OUTPUT_PORT_TYPE
out_ra[2] <= IR[10].DB_MAX_OUTPUT_PORT_TYPE
out_ra[3] <= IR[11].DB_MAX_OUTPUT_PORT_TYPE
out_rb[0] <= IR[4].DB_MAX_OUTPUT_PORT_TYPE
out_rb[1] <= IR[5].DB_MAX_OUTPUT_PORT_TYPE
out_rb[2] <= IR[6].DB_MAX_OUTPUT_PORT_TYPE
out_rb[3] <= IR[7].DB_MAX_OUTPUT_PORT_TYPE
out_rc[0] <= IR[0].DB_MAX_OUTPUT_PORT_TYPE
out_rc[1] <= IR[1].DB_MAX_OUTPUT_PORT_TYPE
out_rc[2] <= IR[2].DB_MAX_OUTPUT_PORT_TYPE
out_rc[3] <= IR[3].DB_MAX_OUTPUT_PORT_TYPE
out_w[0] <= IR[0].DB_MAX_OUTPUT_PORT_TYPE
out_w[1] <= IR[1].DB_MAX_OUTPUT_PORT_TYPE
out_w[2] <= IR[2].DB_MAX_OUTPUT_PORT_TYPE
out_w[3] <= IR[3].DB_MAX_OUTPUT_PORT_TYPE
out_w[4] <= IR[4].DB_MAX_OUTPUT_PORT_TYPE
out_w[5] <= IR[5].DB_MAX_OUTPUT_PORT_TYPE
out_w[6] <= IR[6].DB_MAX_OUTPUT_PORT_TYPE
out_w[7] <= IR[7].DB_MAX_OUTPUT_PORT_TYPE
out_w[8] <= <GND>
out_w[9] <= <GND>
out_w[10] <= <GND>
out_w[11] <= <GND>
out_w[12] <= <GND>
out_w[13] <= <GND>
out_w[14] <= <GND>
out_w[15] <= <GND>


|processador|unidadeDeControle:uniC|blocoDeControle:BC|logicaCombinacional:LC
op[0] => n.IN1
op[0] => n.IN1
op[0] => n.IN1
op[0] => n.IN1
op[0] => n.IN1
op[0] => n.IN1
op[0] => n.IN1
op[0] => n.IN1
op[1] => n.IN1
op[1] => n.IN1
op[1] => n.IN1
op[1] => n.IN1
op[1] => n.IN1
op[1] => n.IN1
op[1] => n.IN0
op[2] => n.IN0
op[2] => n.IN1
op[2] => n.IN1
op[2] => n.IN0
op[3] => ~NO_FANOUT~
s[0] => PC_ld.IN1
s[0] => PC_inc.IN1
s[0] => I_rd.IN1
s[0] => IR_ld.IN1
s[0] => D_addr_ld.IN1
s[0] => RF_W_addr_ld.IN0
s[0] => s0_RF_W_addr.IN1
s[0] => RF_s0.IN1
s[0] => RF_Rp_addr_ld.IN0
s[0] => RF_Rq_addr_ld.IN1
s[0] => s0_RF_Rq_addr.IN1
s[0] => alu_s1.IN1
s[0] => alu_s0.IN1
s[0] => RF_W_data_ld.IN1
s[0] => D_addr_ld.IN1
s[0] => RF_Rp_addr_ld.IN1
s[0] => s0_RF_Rq_addr.IN1
s[0] => RF_s1.IN1
s[0] => PC_clr.IN1
s[0] => n.IN1
s[0] => n.IN1
s[0] => n.IN0
s[0] => n.IN1
s[0] => n.IN1
s[0] => n.IN1
s[1] => D_addr_ld.IN1
s[1] => RF_W_data_ld.IN1
s[1] => RF_W_addr_ld.IN0
s[1] => RF_W_addr_ld.IN1
s[1] => s0_RF_W_addr.IN0
s[1] => RF_Rp_addr_ld.IN1
s[1] => RF_Rq_addr_ld.IN1
s[1] => D_addr_ld.IN1
s[1] => RF_Rp_addr_ld.IN1
s[1] => PC_ld.IN1
s[1] => PC_clr.IN1
s[1] => n.IN1
s[2] => n.IN1
s[2] => RF_W_data_ld.IN0
s[2] => RF_W_addr_ld.IN1
s[2] => RF_W_addr_ld.IN0
s[2] => s0_RF_W_addr.IN1
s[2] => D_addr_ld.IN0
s[2] => RF_Rp_addr_ld.IN0
s[3] => n.IN1
s[3] => RF_W_addr_ld.IN1
s[3] => RF_Rp_addr_ld.IN1
s[3] => RF_W_data_ld.IN1
s[3] => D_addr_ld.IN1
s[3] => RF_W_addr_ld.IN1
s[3] => s0_RF_W_addr.IN1
RF_Rp_zero => n.IN1
RF_W_data_ld <= RF_W_data_ld.DB_MAX_OUTPUT_PORT_TYPE
D_addr_ld <= D_addr_ld.DB_MAX_OUTPUT_PORT_TYPE
D_rd <= D_addr_ld.DB_MAX_OUTPUT_PORT_TYPE
D_wr <= D_addr_ld.DB_MAX_OUTPUT_PORT_TYPE
RF_W_addr_ld <= RF_W_addr_ld.DB_MAX_OUTPUT_PORT_TYPE
s0_RF_W_addr <= s0_RF_W_addr.DB_MAX_OUTPUT_PORT_TYPE
RF_W_wr <= RF_W_wr.DB_MAX_OUTPUT_PORT_TYPE
RF_Rp_addr_ld <= RF_Rp_addr_ld.DB_MAX_OUTPUT_PORT_TYPE
s0_RF_Rp_addr <= s0_RF_Rp_addr.DB_MAX_OUTPUT_PORT_TYPE
RF_Rp_rd <= RF_Rp_rd.DB_MAX_OUTPUT_PORT_TYPE
RF_Rq_addr_ld <= RF_Rq_addr_ld.DB_MAX_OUTPUT_PORT_TYPE
s0_RF_Rq_addr <= s0_RF_Rq_addr.DB_MAX_OUTPUT_PORT_TYPE
RF_Rq_rd <= RF_Rq_rd.DB_MAX_OUTPUT_PORT_TYPE
RF_s1 <= RF_s1.DB_MAX_OUTPUT_PORT_TYPE
RF_s0 <= RF_s0.DB_MAX_OUTPUT_PORT_TYPE
DES <= DES.DB_MAX_OUTPUT_PORT_TYPE
E_D <= s0_RF_Rq_addr.DB_MAX_OUTPUT_PORT_TYPE
alu_s1 <= alu_s1.DB_MAX_OUTPUT_PORT_TYPE
alu_s0 <= alu_s0.DB_MAX_OUTPUT_PORT_TYPE
PC_ld <= PC_ld.DB_MAX_OUTPUT_PORT_TYPE
PC_clr <= PC_clr.DB_MAX_OUTPUT_PORT_TYPE
PC_inc <= PC_inc.DB_MAX_OUTPUT_PORT_TYPE
I_rd <= I_rd.DB_MAX_OUTPUT_PORT_TYPE
IR_ld <= IR_ld.DB_MAX_OUTPUT_PORT_TYPE
n[0] <= n.DB_MAX_OUTPUT_PORT_TYPE
n[1] <= n.DB_MAX_OUTPUT_PORT_TYPE
n[2] <= n.DB_MAX_OUTPUT_PORT_TYPE
n[3] <= n.DB_MAX_OUTPUT_PORT_TYPE


|processador|unidadeDeControle:uniC|blocoDeControle:BC|regEstados4bits:regE
clk => new_s[0].CLK
clk => new_s[1].CLK
clk => new_s[2].CLK
clk => new_s[3].CLK
n[0] => new_s[0].DATAIN
n[1] => new_s[1].DATAIN
n[2] => new_s[2].DATAIN
n[3] => new_s[3].DATAIN
s[0] <= new_s[0].DB_MAX_OUTPUT_PORT_TYPE
s[1] <= new_s[1].DB_MAX_OUTPUT_PORT_TYPE
s[2] <= new_s[2].DB_MAX_OUTPUT_PORT_TYPE
s[3] <= new_s[3].DB_MAX_OUTPUT_PORT_TYPE


|processador|unidadeDeControle:uniC|blocoDeControle:BC|mux2x1De4bits:mx4b0
s => d[0].OUTPUTSELECT
s => d[1].OUTPUTSELECT
s => d[2].OUTPUTSELECT
s => d[3].OUTPUTSELECT
A[0] => d[0].DATAB
A[1] => d[1].DATAB
A[2] => d[2].DATAB
A[3] => d[3].DATAB
B[0] => d[0].DATAA
B[1] => d[1].DATAA
B[2] => d[2].DATAA
B[3] => d[3].DATAA
d[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE


|processador|unidadeDeControle:uniC|blocoDeControle:BC|mux2x1De4bits:mx4b1
s => d[0].OUTPUTSELECT
s => d[1].OUTPUTSELECT
s => d[2].OUTPUTSELECT
s => d[3].OUTPUTSELECT
A[0] => d[0].DATAB
A[1] => d[1].DATAB
A[2] => d[2].DATAB
A[3] => d[3].DATAB
B[0] => d[0].DATAA
B[1] => d[1].DATAA
B[2] => d[2].DATAA
B[3] => d[3].DATAA
d[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE


|processador|unidadeDeControle:uniC|blocoDeControle:BC|mux2x1De4bits:mx4b2
s => d[0].OUTPUTSELECT
s => d[1].OUTPUTSELECT
s => d[2].OUTPUTSELECT
s => d[3].OUTPUTSELECT
A[0] => d[0].DATAB
A[1] => d[1].DATAB
A[2] => d[2].DATAB
A[3] => d[3].DATAB
B[0] => d[0].DATAA
B[1] => d[1].DATAA
B[2] => d[2].DATAA
B[3] => d[3].DATAA
d[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE


|processador|unidadeDeControle:uniC|blocoDeControle:BC|reg4bits:reg0
clk => new_s[0].CLK
clk => new_s[1].CLK
clk => new_s[2].CLK
clk => new_s[3].CLK
load => new_s[0].ENA
load => new_s[1].ENA
load => new_s[2].ENA
load => new_s[3].ENA
d[0] => new_s[0].DATAIN
d[1] => new_s[1].DATAIN
d[2] => new_s[2].DATAIN
d[3] => new_s[3].DATAIN
s[0] <= new_s[0].DB_MAX_OUTPUT_PORT_TYPE
s[1] <= new_s[1].DB_MAX_OUTPUT_PORT_TYPE
s[2] <= new_s[2].DB_MAX_OUTPUT_PORT_TYPE
s[3] <= new_s[3].DB_MAX_OUTPUT_PORT_TYPE


|processador|unidadeDeControle:uniC|blocoDeControle:BC|reg4bits:reg1
clk => new_s[0].CLK
clk => new_s[1].CLK
clk => new_s[2].CLK
clk => new_s[3].CLK
load => new_s[0].ENA
load => new_s[1].ENA
load => new_s[2].ENA
load => new_s[3].ENA
d[0] => new_s[0].DATAIN
d[1] => new_s[1].DATAIN
d[2] => new_s[2].DATAIN
d[3] => new_s[3].DATAIN
s[0] <= new_s[0].DB_MAX_OUTPUT_PORT_TYPE
s[1] <= new_s[1].DB_MAX_OUTPUT_PORT_TYPE
s[2] <= new_s[2].DB_MAX_OUTPUT_PORT_TYPE
s[3] <= new_s[3].DB_MAX_OUTPUT_PORT_TYPE


|processador|unidadeDeControle:uniC|blocoDeControle:BC|reg4bits:reg2
clk => new_s[0].CLK
clk => new_s[1].CLK
clk => new_s[2].CLK
clk => new_s[3].CLK
load => new_s[0].ENA
load => new_s[1].ENA
load => new_s[2].ENA
load => new_s[3].ENA
d[0] => new_s[0].DATAIN
d[1] => new_s[1].DATAIN
d[2] => new_s[2].DATAIN
d[3] => new_s[3].DATAIN
s[0] <= new_s[0].DB_MAX_OUTPUT_PORT_TYPE
s[1] <= new_s[1].DB_MAX_OUTPUT_PORT_TYPE
s[2] <= new_s[2].DB_MAX_OUTPUT_PORT_TYPE
s[3] <= new_s[3].DB_MAX_OUTPUT_PORT_TYPE


|processador|unidadeDeControle:uniC|blocoDeControle:BC|reg8bits:reg3
clk => new_s[0].CLK
clk => new_s[1].CLK
clk => new_s[2].CLK
clk => new_s[3].CLK
clk => new_s[4].CLK
clk => new_s[5].CLK
clk => new_s[6].CLK
clk => new_s[7].CLK
load => new_s[0].ENA
load => new_s[1].ENA
load => new_s[2].ENA
load => new_s[3].ENA
load => new_s[4].ENA
load => new_s[5].ENA
load => new_s[6].ENA
load => new_s[7].ENA
d[0] => new_s[0].DATAIN
d[1] => new_s[1].DATAIN
d[2] => new_s[2].DATAIN
d[3] => new_s[3].DATAIN
d[4] => new_s[4].DATAIN
d[5] => new_s[5].DATAIN
d[6] => new_s[6].DATAIN
d[7] => new_s[7].DATAIN
s[0] <= new_s[0].DB_MAX_OUTPUT_PORT_TYPE
s[1] <= new_s[1].DB_MAX_OUTPUT_PORT_TYPE
s[2] <= new_s[2].DB_MAX_OUTPUT_PORT_TYPE
s[3] <= new_s[3].DB_MAX_OUTPUT_PORT_TYPE
s[4] <= new_s[4].DB_MAX_OUTPUT_PORT_TYPE
s[5] <= new_s[5].DB_MAX_OUTPUT_PORT_TYPE
s[6] <= new_s[6].DB_MAX_OUTPUT_PORT_TYPE
s[7] <= new_s[7].DB_MAX_OUTPUT_PORT_TYPE


|processador|unidadeDeControle:uniC|blocoDeControle:BC|reg16bits:reg4
clk => new_s[0].CLK
clk => new_s[1].CLK
clk => new_s[2].CLK
clk => new_s[3].CLK
clk => new_s[4].CLK
clk => new_s[5].CLK
clk => new_s[6].CLK
clk => new_s[7].CLK
clk => new_s[8].CLK
clk => new_s[9].CLK
clk => new_s[10].CLK
clk => new_s[11].CLK
clk => new_s[12].CLK
clk => new_s[13].CLK
clk => new_s[14].CLK
clk => new_s[15].CLK
load => new_s[0].ENA
load => new_s[1].ENA
load => new_s[2].ENA
load => new_s[3].ENA
load => new_s[4].ENA
load => new_s[5].ENA
load => new_s[6].ENA
load => new_s[7].ENA
load => new_s[8].ENA
load => new_s[9].ENA
load => new_s[10].ENA
load => new_s[11].ENA
load => new_s[12].ENA
load => new_s[13].ENA
load => new_s[14].ENA
load => new_s[15].ENA
d[0] => new_s[0].DATAIN
d[1] => new_s[1].DATAIN
d[2] => new_s[2].DATAIN
d[3] => new_s[3].DATAIN
d[4] => new_s[4].DATAIN
d[5] => new_s[5].DATAIN
d[6] => new_s[6].DATAIN
d[7] => new_s[7].DATAIN
d[8] => new_s[8].DATAIN
d[9] => new_s[9].DATAIN
d[10] => new_s[10].DATAIN
d[11] => new_s[11].DATAIN
d[12] => new_s[12].DATAIN
d[13] => new_s[13].DATAIN
d[14] => new_s[14].DATAIN
d[15] => new_s[15].DATAIN
s[0] <= new_s[0].DB_MAX_OUTPUT_PORT_TYPE
s[1] <= new_s[1].DB_MAX_OUTPUT_PORT_TYPE
s[2] <= new_s[2].DB_MAX_OUTPUT_PORT_TYPE
s[3] <= new_s[3].DB_MAX_OUTPUT_PORT_TYPE
s[4] <= new_s[4].DB_MAX_OUTPUT_PORT_TYPE
s[5] <= new_s[5].DB_MAX_OUTPUT_PORT_TYPE
s[6] <= new_s[6].DB_MAX_OUTPUT_PORT_TYPE
s[7] <= new_s[7].DB_MAX_OUTPUT_PORT_TYPE
s[8] <= new_s[8].DB_MAX_OUTPUT_PORT_TYPE
s[9] <= new_s[9].DB_MAX_OUTPUT_PORT_TYPE
s[10] <= new_s[10].DB_MAX_OUTPUT_PORT_TYPE
s[11] <= new_s[11].DB_MAX_OUTPUT_PORT_TYPE
s[12] <= new_s[12].DB_MAX_OUTPUT_PORT_TYPE
s[13] <= new_s[13].DB_MAX_OUTPUT_PORT_TYPE
s[14] <= new_s[14].DB_MAX_OUTPUT_PORT_TYPE
s[15] <= new_s[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|unidadeDeControle:uniC|contadorDePrograma:contP
PC_ld => count_out.OUTPUTSELECT
PC_ld => count_out.OUTPUTSELECT
PC_ld => count_out.OUTPUTSELECT
PC_ld => count_out.OUTPUTSELECT
PC_clr => count_out.OUTPUTSELECT
PC_clr => count_out.OUTPUTSELECT
PC_clr => count_out.OUTPUTSELECT
PC_clr => count_out.OUTPUTSELECT
PC_inc => count_out.OUTPUTSELECT
PC_inc => count_out.OUTPUTSELECT
PC_inc => count_out.OUTPUTSELECT
PC_inc => count_out.OUTPUTSELECT
clk => count_out[0].CLK
clk => count_out[1].CLK
clk => count_out[2].CLK
clk => count_out[3].CLK
PC_offset[0] => Add0.IN4
PC_offset[1] => Add0.IN3
PC_offset[2] => Add0.IN2
PC_offset[3] => Add0.IN1
count[0] <= count_out[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count_out[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count_out[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= count_out[3].DB_MAX_OUTPUT_PORT_TYPE


|processador|unidadeDeControle:uniC|reg16bits:IR
clk => new_s[0].CLK
clk => new_s[1].CLK
clk => new_s[2].CLK
clk => new_s[3].CLK
clk => new_s[4].CLK
clk => new_s[5].CLK
clk => new_s[6].CLK
clk => new_s[7].CLK
clk => new_s[8].CLK
clk => new_s[9].CLK
clk => new_s[10].CLK
clk => new_s[11].CLK
clk => new_s[12].CLK
clk => new_s[13].CLK
clk => new_s[14].CLK
clk => new_s[15].CLK
load => new_s[0].ENA
load => new_s[1].ENA
load => new_s[2].ENA
load => new_s[3].ENA
load => new_s[4].ENA
load => new_s[5].ENA
load => new_s[6].ENA
load => new_s[7].ENA
load => new_s[8].ENA
load => new_s[9].ENA
load => new_s[10].ENA
load => new_s[11].ENA
load => new_s[12].ENA
load => new_s[13].ENA
load => new_s[14].ENA
load => new_s[15].ENA
d[0] => new_s[0].DATAIN
d[1] => new_s[1].DATAIN
d[2] => new_s[2].DATAIN
d[3] => new_s[3].DATAIN
d[4] => new_s[4].DATAIN
d[5] => new_s[5].DATAIN
d[6] => new_s[6].DATAIN
d[7] => new_s[7].DATAIN
d[8] => new_s[8].DATAIN
d[9] => new_s[9].DATAIN
d[10] => new_s[10].DATAIN
d[11] => new_s[11].DATAIN
d[12] => new_s[12].DATAIN
d[13] => new_s[13].DATAIN
d[14] => new_s[14].DATAIN
d[15] => new_s[15].DATAIN
s[0] <= new_s[0].DB_MAX_OUTPUT_PORT_TYPE
s[1] <= new_s[1].DB_MAX_OUTPUT_PORT_TYPE
s[2] <= new_s[2].DB_MAX_OUTPUT_PORT_TYPE
s[3] <= new_s[3].DB_MAX_OUTPUT_PORT_TYPE
s[4] <= new_s[4].DB_MAX_OUTPUT_PORT_TYPE
s[5] <= new_s[5].DB_MAX_OUTPUT_PORT_TYPE
s[6] <= new_s[6].DB_MAX_OUTPUT_PORT_TYPE
s[7] <= new_s[7].DB_MAX_OUTPUT_PORT_TYPE
s[8] <= new_s[8].DB_MAX_OUTPUT_PORT_TYPE
s[9] <= new_s[9].DB_MAX_OUTPUT_PORT_TYPE
s[10] <= new_s[10].DB_MAX_OUTPUT_PORT_TYPE
s[11] <= new_s[11].DB_MAX_OUTPUT_PORT_TYPE
s[12] <= new_s[12].DB_MAX_OUTPUT_PORT_TYPE
s[13] <= new_s[13].DB_MAX_OUTPUT_PORT_TYPE
s[14] <= new_s[14].DB_MAX_OUTPUT_PORT_TYPE
s[15] <= new_s[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|ram256x16:ram
addr[0] => memory~7.DATAIN
addr[0] => memory.WADDR
addr[0] => memory.RADDR
addr[1] => memory~6.DATAIN
addr[1] => memory.WADDR1
addr[1] => memory.RADDR1
addr[2] => memory~5.DATAIN
addr[2] => memory.WADDR2
addr[2] => memory.RADDR2
addr[3] => memory~4.DATAIN
addr[3] => memory.WADDR3
addr[3] => memory.RADDR3
addr[4] => memory~3.DATAIN
addr[4] => memory.WADDR4
addr[4] => memory.RADDR4
addr[5] => memory~2.DATAIN
addr[5] => memory.WADDR5
addr[5] => memory.RADDR5
addr[6] => memory~1.DATAIN
addr[6] => memory.WADDR6
addr[6] => memory.RADDR6
addr[7] => memory~0.DATAIN
addr[7] => memory.WADDR7
addr[7] => memory.RADDR7
W_data[0] => memory~23.DATAIN
W_data[0] => memory.DATAIN
W_data[1] => memory~22.DATAIN
W_data[1] => memory.DATAIN1
W_data[2] => memory~21.DATAIN
W_data[2] => memory.DATAIN2
W_data[3] => memory~20.DATAIN
W_data[3] => memory.DATAIN3
W_data[4] => memory~19.DATAIN
W_data[4] => memory.DATAIN4
W_data[5] => memory~18.DATAIN
W_data[5] => memory.DATAIN5
W_data[6] => memory~17.DATAIN
W_data[6] => memory.DATAIN6
W_data[7] => memory~16.DATAIN
W_data[7] => memory.DATAIN7
W_data[8] => memory~15.DATAIN
W_data[8] => memory.DATAIN8
W_data[9] => memory~14.DATAIN
W_data[9] => memory.DATAIN9
W_data[10] => memory~13.DATAIN
W_data[10] => memory.DATAIN10
W_data[11] => memory~12.DATAIN
W_data[11] => memory.DATAIN11
W_data[12] => memory~11.DATAIN
W_data[12] => memory.DATAIN12
W_data[13] => memory~10.DATAIN
W_data[13] => memory.DATAIN13
W_data[14] => memory~9.DATAIN
W_data[14] => memory.DATAIN14
W_data[15] => memory~8.DATAIN
W_data[15] => memory.DATAIN15
wr => memory~24.DATAIN
wr => memory.WE
rd => R_data[0]~reg0.ENA
rd => R_data[1]~reg0.ENA
rd => R_data[2]~reg0.ENA
rd => R_data[3]~reg0.ENA
rd => R_data[4]~reg0.ENA
rd => R_data[5]~reg0.ENA
rd => R_data[6]~reg0.ENA
rd => R_data[7]~reg0.ENA
rd => R_data[8]~reg0.ENA
rd => R_data[9]~reg0.ENA
rd => R_data[10]~reg0.ENA
rd => R_data[11]~reg0.ENA
rd => R_data[12]~reg0.ENA
rd => R_data[13]~reg0.ENA
rd => R_data[14]~reg0.ENA
rd => R_data[15]~reg0.ENA
R_data[0] <= R_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_data[1] <= R_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_data[2] <= R_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_data[3] <= R_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_data[4] <= R_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_data[5] <= R_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_data[6] <= R_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_data[7] <= R_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_data[8] <= R_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_data[9] <= R_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_data[10] <= R_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_data[11] <= R_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_data[12] <= R_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_data[13] <= R_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_data[14] <= R_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_data[15] <= R_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => memory~24.CLK
clk => memory~0.CLK
clk => memory~1.CLK
clk => memory~2.CLK
clk => memory~3.CLK
clk => memory~4.CLK
clk => memory~5.CLK
clk => memory~6.CLK
clk => memory~7.CLK
clk => memory~8.CLK
clk => memory~9.CLK
clk => memory~10.CLK
clk => memory~11.CLK
clk => memory~12.CLK
clk => memory~13.CLK
clk => memory~14.CLK
clk => memory~15.CLK
clk => memory~16.CLK
clk => memory~17.CLK
clk => memory~18.CLK
clk => memory~19.CLK
clk => memory~20.CLK
clk => memory~21.CLK
clk => memory~22.CLK
clk => memory~23.CLK
clk => R_data[0]~reg0.CLK
clk => R_data[1]~reg0.CLK
clk => R_data[2]~reg0.CLK
clk => R_data[3]~reg0.CLK
clk => R_data[4]~reg0.CLK
clk => R_data[5]~reg0.CLK
clk => R_data[6]~reg0.CLK
clk => R_data[7]~reg0.CLK
clk => R_data[8]~reg0.CLK
clk => R_data[9]~reg0.CLK
clk => R_data[10]~reg0.CLK
clk => R_data[11]~reg0.CLK
clk => R_data[12]~reg0.CLK
clk => R_data[13]~reg0.CLK
clk => R_data[14]~reg0.CLK
clk => R_data[15]~reg0.CLK
clk => memory.CLK0


|processador|datapath:dataP
R_data[0] => mux3x1_16bits:mux3x1.data1[0]
R_data[1] => mux3x1_16bits:mux3x1.data1[1]
R_data[2] => mux3x1_16bits:mux3x1.data1[2]
R_data[3] => mux3x1_16bits:mux3x1.data1[3]
R_data[4] => mux3x1_16bits:mux3x1.data1[4]
R_data[5] => mux3x1_16bits:mux3x1.data1[5]
R_data[6] => mux3x1_16bits:mux3x1.data1[6]
R_data[7] => mux3x1_16bits:mux3x1.data1[7]
R_data[8] => mux3x1_16bits:mux3x1.data1[8]
R_data[9] => mux3x1_16bits:mux3x1.data1[9]
R_data[10] => mux3x1_16bits:mux3x1.data1[10]
R_data[11] => mux3x1_16bits:mux3x1.data1[11]
R_data[12] => mux3x1_16bits:mux3x1.data1[12]
R_data[13] => mux3x1_16bits:mux3x1.data1[13]
R_data[14] => mux3x1_16bits:mux3x1.data1[14]
R_data[15] => mux3x1_16bits:mux3x1.data1[15]
RF_W_addr[0] => bancoRegistradores:bregs.W_addr[0]
RF_W_addr[1] => bancoRegistradores:bregs.W_addr[1]
RF_W_addr[2] => bancoRegistradores:bregs.W_addr[2]
RF_W_addr[3] => bancoRegistradores:bregs.W_addr[3]
RF_Rp_addr[0] => bancoRegistradores:bregs.Rp_addr[0]
RF_Rp_addr[1] => bancoRegistradores:bregs.Rp_addr[1]
RF_Rp_addr[2] => bancoRegistradores:bregs.Rp_addr[2]
RF_Rp_addr[3] => bancoRegistradores:bregs.Rp_addr[3]
RF_Rq_addr[0] => bancoRegistradores:bregs.Rq_addr[0]
RF_Rq_addr[1] => bancoRegistradores:bregs.Rq_addr[1]
RF_Rq_addr[2] => bancoRegistradores:bregs.Rq_addr[2]
RF_Rq_addr[3] => bancoRegistradores:bregs.Rq_addr[3]
RF_W_wr => bancoRegistradores:bregs.W_wr
RF_Rp_rd => bancoRegistradores:bregs.Rp_rd
RF_Rq_rd => bancoRegistradores:bregs.Rq_rd
clk => bancoRegistradores:bregs.clk
alu_s1 => ALU:al.s1
alu_s0 => ALU:al.s0
DES => ALU:al.DES
E_D => ALU:al.E_D
RF_s0 => mux3x1_16bits:mux3x1.s0
RF_s1 => mux3x1_16bits:mux3x1.s1
RF_W_data[0] => mux3x1_16bits:mux3x1.data2[0]
RF_W_data[1] => mux3x1_16bits:mux3x1.data2[1]
RF_W_data[2] => mux3x1_16bits:mux3x1.data2[2]
RF_W_data[3] => mux3x1_16bits:mux3x1.data2[3]
RF_W_data[4] => mux3x1_16bits:mux3x1.data2[4]
RF_W_data[5] => mux3x1_16bits:mux3x1.data2[5]
RF_W_data[6] => mux3x1_16bits:mux3x1.data2[6]
RF_W_data[7] => mux3x1_16bits:mux3x1.data2[7]
RF_W_data[8] => mux3x1_16bits:mux3x1.data2[8]
RF_W_data[9] => mux3x1_16bits:mux3x1.data2[9]
RF_W_data[10] => mux3x1_16bits:mux3x1.data2[10]
RF_W_data[11] => mux3x1_16bits:mux3x1.data2[11]
RF_W_data[12] => mux3x1_16bits:mux3x1.data2[12]
RF_W_data[13] => mux3x1_16bits:mux3x1.data2[13]
RF_W_data[14] => mux3x1_16bits:mux3x1.data2[14]
RF_W_data[15] => mux3x1_16bits:mux3x1.data2[15]
RF_Rp_zero <= compZero:cpz.Rp_zero
W_data[0] <= bancoRegistradores:bregs.Rp_data[0]
W_data[1] <= bancoRegistradores:bregs.Rp_data[1]
W_data[2] <= bancoRegistradores:bregs.Rp_data[2]
W_data[3] <= bancoRegistradores:bregs.Rp_data[3]
W_data[4] <= bancoRegistradores:bregs.Rp_data[4]
W_data[5] <= bancoRegistradores:bregs.Rp_data[5]
W_data[6] <= bancoRegistradores:bregs.Rp_data[6]
W_data[7] <= bancoRegistradores:bregs.Rp_data[7]
W_data[8] <= bancoRegistradores:bregs.Rp_data[8]
W_data[9] <= bancoRegistradores:bregs.Rp_data[9]
W_data[10] <= bancoRegistradores:bregs.Rp_data[10]
W_data[11] <= bancoRegistradores:bregs.Rp_data[11]
W_data[12] <= bancoRegistradores:bregs.Rp_data[12]
W_data[13] <= bancoRegistradores:bregs.Rp_data[13]
W_data[14] <= bancoRegistradores:bregs.Rp_data[14]
W_data[15] <= bancoRegistradores:bregs.Rp_data[15]


|processador|datapath:dataP|mux3x1_16bits:mux3x1
data0[0] => S.DATAB
data0[1] => S.DATAB
data0[2] => S.DATAB
data0[3] => S.DATAB
data0[4] => S.DATAB
data0[5] => S.DATAB
data0[6] => S.DATAB
data0[7] => S.DATAB
data0[8] => S.DATAB
data0[9] => S.DATAB
data0[10] => S.DATAB
data0[11] => S.DATAB
data0[12] => S.DATAB
data0[13] => S.DATAB
data0[14] => S.DATAB
data0[15] => S.DATAB
data1[0] => S.DATAB
data1[1] => S.DATAB
data1[2] => S.DATAB
data1[3] => S.DATAB
data1[4] => S.DATAB
data1[5] => S.DATAB
data1[6] => S.DATAB
data1[7] => S.DATAB
data1[8] => S.DATAB
data1[9] => S.DATAB
data1[10] => S.DATAB
data1[11] => S.DATAB
data1[12] => S.DATAB
data1[13] => S.DATAB
data1[14] => S.DATAB
data1[15] => S.DATAB
data2[0] => S.DATAB
data2[1] => S.DATAB
data2[2] => S.DATAB
data2[3] => S.DATAB
data2[4] => S.DATAB
data2[5] => S.DATAB
data2[6] => S.DATAB
data2[7] => S.DATAB
data2[8] => S.DATAB
data2[9] => S.DATAB
data2[10] => S.DATAB
data2[11] => S.DATAB
data2[12] => S.DATAB
data2[13] => S.DATAB
data2[14] => S.DATAB
data2[15] => S.DATAB
s0 => process_0.IN0
s0 => process_0.IN0
s0 => process_0.IN0
s1 => process_0.IN1
s1 => process_0.IN1
s1 => process_0.IN1
S[0] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[8] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[9] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[10] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[11] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[12] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[13] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[14] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[15] <= S.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs
W_data[0] => registrador16bits:gen_regs:0:reg.i[0]
W_data[0] => registrador16bits:gen_regs:1:reg.i[0]
W_data[0] => registrador16bits:gen_regs:2:reg.i[0]
W_data[0] => registrador16bits:gen_regs:3:reg.i[0]
W_data[0] => registrador16bits:gen_regs:4:reg.i[0]
W_data[0] => registrador16bits:gen_regs:5:reg.i[0]
W_data[0] => registrador16bits:gen_regs:6:reg.i[0]
W_data[0] => registrador16bits:gen_regs:7:reg.i[0]
W_data[0] => registrador16bits:gen_regs:8:reg.i[0]
W_data[0] => registrador16bits:gen_regs:9:reg.i[0]
W_data[0] => registrador16bits:gen_regs:10:reg.i[0]
W_data[0] => registrador16bits:gen_regs:11:reg.i[0]
W_data[0] => registrador16bits:gen_regs:12:reg.i[0]
W_data[0] => registrador16bits:gen_regs:13:reg.i[0]
W_data[0] => registrador16bits:gen_regs:14:reg.i[0]
W_data[0] => registrador16bits:gen_regs:15:reg.i[0]
W_data[1] => registrador16bits:gen_regs:0:reg.i[1]
W_data[1] => registrador16bits:gen_regs:1:reg.i[1]
W_data[1] => registrador16bits:gen_regs:2:reg.i[1]
W_data[1] => registrador16bits:gen_regs:3:reg.i[1]
W_data[1] => registrador16bits:gen_regs:4:reg.i[1]
W_data[1] => registrador16bits:gen_regs:5:reg.i[1]
W_data[1] => registrador16bits:gen_regs:6:reg.i[1]
W_data[1] => registrador16bits:gen_regs:7:reg.i[1]
W_data[1] => registrador16bits:gen_regs:8:reg.i[1]
W_data[1] => registrador16bits:gen_regs:9:reg.i[1]
W_data[1] => registrador16bits:gen_regs:10:reg.i[1]
W_data[1] => registrador16bits:gen_regs:11:reg.i[1]
W_data[1] => registrador16bits:gen_regs:12:reg.i[1]
W_data[1] => registrador16bits:gen_regs:13:reg.i[1]
W_data[1] => registrador16bits:gen_regs:14:reg.i[1]
W_data[1] => registrador16bits:gen_regs:15:reg.i[1]
W_data[2] => registrador16bits:gen_regs:0:reg.i[2]
W_data[2] => registrador16bits:gen_regs:1:reg.i[2]
W_data[2] => registrador16bits:gen_regs:2:reg.i[2]
W_data[2] => registrador16bits:gen_regs:3:reg.i[2]
W_data[2] => registrador16bits:gen_regs:4:reg.i[2]
W_data[2] => registrador16bits:gen_regs:5:reg.i[2]
W_data[2] => registrador16bits:gen_regs:6:reg.i[2]
W_data[2] => registrador16bits:gen_regs:7:reg.i[2]
W_data[2] => registrador16bits:gen_regs:8:reg.i[2]
W_data[2] => registrador16bits:gen_regs:9:reg.i[2]
W_data[2] => registrador16bits:gen_regs:10:reg.i[2]
W_data[2] => registrador16bits:gen_regs:11:reg.i[2]
W_data[2] => registrador16bits:gen_regs:12:reg.i[2]
W_data[2] => registrador16bits:gen_regs:13:reg.i[2]
W_data[2] => registrador16bits:gen_regs:14:reg.i[2]
W_data[2] => registrador16bits:gen_regs:15:reg.i[2]
W_data[3] => registrador16bits:gen_regs:0:reg.i[3]
W_data[3] => registrador16bits:gen_regs:1:reg.i[3]
W_data[3] => registrador16bits:gen_regs:2:reg.i[3]
W_data[3] => registrador16bits:gen_regs:3:reg.i[3]
W_data[3] => registrador16bits:gen_regs:4:reg.i[3]
W_data[3] => registrador16bits:gen_regs:5:reg.i[3]
W_data[3] => registrador16bits:gen_regs:6:reg.i[3]
W_data[3] => registrador16bits:gen_regs:7:reg.i[3]
W_data[3] => registrador16bits:gen_regs:8:reg.i[3]
W_data[3] => registrador16bits:gen_regs:9:reg.i[3]
W_data[3] => registrador16bits:gen_regs:10:reg.i[3]
W_data[3] => registrador16bits:gen_regs:11:reg.i[3]
W_data[3] => registrador16bits:gen_regs:12:reg.i[3]
W_data[3] => registrador16bits:gen_regs:13:reg.i[3]
W_data[3] => registrador16bits:gen_regs:14:reg.i[3]
W_data[3] => registrador16bits:gen_regs:15:reg.i[3]
W_data[4] => registrador16bits:gen_regs:0:reg.i[4]
W_data[4] => registrador16bits:gen_regs:1:reg.i[4]
W_data[4] => registrador16bits:gen_regs:2:reg.i[4]
W_data[4] => registrador16bits:gen_regs:3:reg.i[4]
W_data[4] => registrador16bits:gen_regs:4:reg.i[4]
W_data[4] => registrador16bits:gen_regs:5:reg.i[4]
W_data[4] => registrador16bits:gen_regs:6:reg.i[4]
W_data[4] => registrador16bits:gen_regs:7:reg.i[4]
W_data[4] => registrador16bits:gen_regs:8:reg.i[4]
W_data[4] => registrador16bits:gen_regs:9:reg.i[4]
W_data[4] => registrador16bits:gen_regs:10:reg.i[4]
W_data[4] => registrador16bits:gen_regs:11:reg.i[4]
W_data[4] => registrador16bits:gen_regs:12:reg.i[4]
W_data[4] => registrador16bits:gen_regs:13:reg.i[4]
W_data[4] => registrador16bits:gen_regs:14:reg.i[4]
W_data[4] => registrador16bits:gen_regs:15:reg.i[4]
W_data[5] => registrador16bits:gen_regs:0:reg.i[5]
W_data[5] => registrador16bits:gen_regs:1:reg.i[5]
W_data[5] => registrador16bits:gen_regs:2:reg.i[5]
W_data[5] => registrador16bits:gen_regs:3:reg.i[5]
W_data[5] => registrador16bits:gen_regs:4:reg.i[5]
W_data[5] => registrador16bits:gen_regs:5:reg.i[5]
W_data[5] => registrador16bits:gen_regs:6:reg.i[5]
W_data[5] => registrador16bits:gen_regs:7:reg.i[5]
W_data[5] => registrador16bits:gen_regs:8:reg.i[5]
W_data[5] => registrador16bits:gen_regs:9:reg.i[5]
W_data[5] => registrador16bits:gen_regs:10:reg.i[5]
W_data[5] => registrador16bits:gen_regs:11:reg.i[5]
W_data[5] => registrador16bits:gen_regs:12:reg.i[5]
W_data[5] => registrador16bits:gen_regs:13:reg.i[5]
W_data[5] => registrador16bits:gen_regs:14:reg.i[5]
W_data[5] => registrador16bits:gen_regs:15:reg.i[5]
W_data[6] => registrador16bits:gen_regs:0:reg.i[6]
W_data[6] => registrador16bits:gen_regs:1:reg.i[6]
W_data[6] => registrador16bits:gen_regs:2:reg.i[6]
W_data[6] => registrador16bits:gen_regs:3:reg.i[6]
W_data[6] => registrador16bits:gen_regs:4:reg.i[6]
W_data[6] => registrador16bits:gen_regs:5:reg.i[6]
W_data[6] => registrador16bits:gen_regs:6:reg.i[6]
W_data[6] => registrador16bits:gen_regs:7:reg.i[6]
W_data[6] => registrador16bits:gen_regs:8:reg.i[6]
W_data[6] => registrador16bits:gen_regs:9:reg.i[6]
W_data[6] => registrador16bits:gen_regs:10:reg.i[6]
W_data[6] => registrador16bits:gen_regs:11:reg.i[6]
W_data[6] => registrador16bits:gen_regs:12:reg.i[6]
W_data[6] => registrador16bits:gen_regs:13:reg.i[6]
W_data[6] => registrador16bits:gen_regs:14:reg.i[6]
W_data[6] => registrador16bits:gen_regs:15:reg.i[6]
W_data[7] => registrador16bits:gen_regs:0:reg.i[7]
W_data[7] => registrador16bits:gen_regs:1:reg.i[7]
W_data[7] => registrador16bits:gen_regs:2:reg.i[7]
W_data[7] => registrador16bits:gen_regs:3:reg.i[7]
W_data[7] => registrador16bits:gen_regs:4:reg.i[7]
W_data[7] => registrador16bits:gen_regs:5:reg.i[7]
W_data[7] => registrador16bits:gen_regs:6:reg.i[7]
W_data[7] => registrador16bits:gen_regs:7:reg.i[7]
W_data[7] => registrador16bits:gen_regs:8:reg.i[7]
W_data[7] => registrador16bits:gen_regs:9:reg.i[7]
W_data[7] => registrador16bits:gen_regs:10:reg.i[7]
W_data[7] => registrador16bits:gen_regs:11:reg.i[7]
W_data[7] => registrador16bits:gen_regs:12:reg.i[7]
W_data[7] => registrador16bits:gen_regs:13:reg.i[7]
W_data[7] => registrador16bits:gen_regs:14:reg.i[7]
W_data[7] => registrador16bits:gen_regs:15:reg.i[7]
W_data[8] => registrador16bits:gen_regs:0:reg.i[8]
W_data[8] => registrador16bits:gen_regs:1:reg.i[8]
W_data[8] => registrador16bits:gen_regs:2:reg.i[8]
W_data[8] => registrador16bits:gen_regs:3:reg.i[8]
W_data[8] => registrador16bits:gen_regs:4:reg.i[8]
W_data[8] => registrador16bits:gen_regs:5:reg.i[8]
W_data[8] => registrador16bits:gen_regs:6:reg.i[8]
W_data[8] => registrador16bits:gen_regs:7:reg.i[8]
W_data[8] => registrador16bits:gen_regs:8:reg.i[8]
W_data[8] => registrador16bits:gen_regs:9:reg.i[8]
W_data[8] => registrador16bits:gen_regs:10:reg.i[8]
W_data[8] => registrador16bits:gen_regs:11:reg.i[8]
W_data[8] => registrador16bits:gen_regs:12:reg.i[8]
W_data[8] => registrador16bits:gen_regs:13:reg.i[8]
W_data[8] => registrador16bits:gen_regs:14:reg.i[8]
W_data[8] => registrador16bits:gen_regs:15:reg.i[8]
W_data[9] => registrador16bits:gen_regs:0:reg.i[9]
W_data[9] => registrador16bits:gen_regs:1:reg.i[9]
W_data[9] => registrador16bits:gen_regs:2:reg.i[9]
W_data[9] => registrador16bits:gen_regs:3:reg.i[9]
W_data[9] => registrador16bits:gen_regs:4:reg.i[9]
W_data[9] => registrador16bits:gen_regs:5:reg.i[9]
W_data[9] => registrador16bits:gen_regs:6:reg.i[9]
W_data[9] => registrador16bits:gen_regs:7:reg.i[9]
W_data[9] => registrador16bits:gen_regs:8:reg.i[9]
W_data[9] => registrador16bits:gen_regs:9:reg.i[9]
W_data[9] => registrador16bits:gen_regs:10:reg.i[9]
W_data[9] => registrador16bits:gen_regs:11:reg.i[9]
W_data[9] => registrador16bits:gen_regs:12:reg.i[9]
W_data[9] => registrador16bits:gen_regs:13:reg.i[9]
W_data[9] => registrador16bits:gen_regs:14:reg.i[9]
W_data[9] => registrador16bits:gen_regs:15:reg.i[9]
W_data[10] => registrador16bits:gen_regs:0:reg.i[10]
W_data[10] => registrador16bits:gen_regs:1:reg.i[10]
W_data[10] => registrador16bits:gen_regs:2:reg.i[10]
W_data[10] => registrador16bits:gen_regs:3:reg.i[10]
W_data[10] => registrador16bits:gen_regs:4:reg.i[10]
W_data[10] => registrador16bits:gen_regs:5:reg.i[10]
W_data[10] => registrador16bits:gen_regs:6:reg.i[10]
W_data[10] => registrador16bits:gen_regs:7:reg.i[10]
W_data[10] => registrador16bits:gen_regs:8:reg.i[10]
W_data[10] => registrador16bits:gen_regs:9:reg.i[10]
W_data[10] => registrador16bits:gen_regs:10:reg.i[10]
W_data[10] => registrador16bits:gen_regs:11:reg.i[10]
W_data[10] => registrador16bits:gen_regs:12:reg.i[10]
W_data[10] => registrador16bits:gen_regs:13:reg.i[10]
W_data[10] => registrador16bits:gen_regs:14:reg.i[10]
W_data[10] => registrador16bits:gen_regs:15:reg.i[10]
W_data[11] => registrador16bits:gen_regs:0:reg.i[11]
W_data[11] => registrador16bits:gen_regs:1:reg.i[11]
W_data[11] => registrador16bits:gen_regs:2:reg.i[11]
W_data[11] => registrador16bits:gen_regs:3:reg.i[11]
W_data[11] => registrador16bits:gen_regs:4:reg.i[11]
W_data[11] => registrador16bits:gen_regs:5:reg.i[11]
W_data[11] => registrador16bits:gen_regs:6:reg.i[11]
W_data[11] => registrador16bits:gen_regs:7:reg.i[11]
W_data[11] => registrador16bits:gen_regs:8:reg.i[11]
W_data[11] => registrador16bits:gen_regs:9:reg.i[11]
W_data[11] => registrador16bits:gen_regs:10:reg.i[11]
W_data[11] => registrador16bits:gen_regs:11:reg.i[11]
W_data[11] => registrador16bits:gen_regs:12:reg.i[11]
W_data[11] => registrador16bits:gen_regs:13:reg.i[11]
W_data[11] => registrador16bits:gen_regs:14:reg.i[11]
W_data[11] => registrador16bits:gen_regs:15:reg.i[11]
W_data[12] => registrador16bits:gen_regs:0:reg.i[12]
W_data[12] => registrador16bits:gen_regs:1:reg.i[12]
W_data[12] => registrador16bits:gen_regs:2:reg.i[12]
W_data[12] => registrador16bits:gen_regs:3:reg.i[12]
W_data[12] => registrador16bits:gen_regs:4:reg.i[12]
W_data[12] => registrador16bits:gen_regs:5:reg.i[12]
W_data[12] => registrador16bits:gen_regs:6:reg.i[12]
W_data[12] => registrador16bits:gen_regs:7:reg.i[12]
W_data[12] => registrador16bits:gen_regs:8:reg.i[12]
W_data[12] => registrador16bits:gen_regs:9:reg.i[12]
W_data[12] => registrador16bits:gen_regs:10:reg.i[12]
W_data[12] => registrador16bits:gen_regs:11:reg.i[12]
W_data[12] => registrador16bits:gen_regs:12:reg.i[12]
W_data[12] => registrador16bits:gen_regs:13:reg.i[12]
W_data[12] => registrador16bits:gen_regs:14:reg.i[12]
W_data[12] => registrador16bits:gen_regs:15:reg.i[12]
W_data[13] => registrador16bits:gen_regs:0:reg.i[13]
W_data[13] => registrador16bits:gen_regs:1:reg.i[13]
W_data[13] => registrador16bits:gen_regs:2:reg.i[13]
W_data[13] => registrador16bits:gen_regs:3:reg.i[13]
W_data[13] => registrador16bits:gen_regs:4:reg.i[13]
W_data[13] => registrador16bits:gen_regs:5:reg.i[13]
W_data[13] => registrador16bits:gen_regs:6:reg.i[13]
W_data[13] => registrador16bits:gen_regs:7:reg.i[13]
W_data[13] => registrador16bits:gen_regs:8:reg.i[13]
W_data[13] => registrador16bits:gen_regs:9:reg.i[13]
W_data[13] => registrador16bits:gen_regs:10:reg.i[13]
W_data[13] => registrador16bits:gen_regs:11:reg.i[13]
W_data[13] => registrador16bits:gen_regs:12:reg.i[13]
W_data[13] => registrador16bits:gen_regs:13:reg.i[13]
W_data[13] => registrador16bits:gen_regs:14:reg.i[13]
W_data[13] => registrador16bits:gen_regs:15:reg.i[13]
W_data[14] => registrador16bits:gen_regs:0:reg.i[14]
W_data[14] => registrador16bits:gen_regs:1:reg.i[14]
W_data[14] => registrador16bits:gen_regs:2:reg.i[14]
W_data[14] => registrador16bits:gen_regs:3:reg.i[14]
W_data[14] => registrador16bits:gen_regs:4:reg.i[14]
W_data[14] => registrador16bits:gen_regs:5:reg.i[14]
W_data[14] => registrador16bits:gen_regs:6:reg.i[14]
W_data[14] => registrador16bits:gen_regs:7:reg.i[14]
W_data[14] => registrador16bits:gen_regs:8:reg.i[14]
W_data[14] => registrador16bits:gen_regs:9:reg.i[14]
W_data[14] => registrador16bits:gen_regs:10:reg.i[14]
W_data[14] => registrador16bits:gen_regs:11:reg.i[14]
W_data[14] => registrador16bits:gen_regs:12:reg.i[14]
W_data[14] => registrador16bits:gen_regs:13:reg.i[14]
W_data[14] => registrador16bits:gen_regs:14:reg.i[14]
W_data[14] => registrador16bits:gen_regs:15:reg.i[14]
W_data[15] => registrador16bits:gen_regs:0:reg.i[15]
W_data[15] => registrador16bits:gen_regs:1:reg.i[15]
W_data[15] => registrador16bits:gen_regs:2:reg.i[15]
W_data[15] => registrador16bits:gen_regs:3:reg.i[15]
W_data[15] => registrador16bits:gen_regs:4:reg.i[15]
W_data[15] => registrador16bits:gen_regs:5:reg.i[15]
W_data[15] => registrador16bits:gen_regs:6:reg.i[15]
W_data[15] => registrador16bits:gen_regs:7:reg.i[15]
W_data[15] => registrador16bits:gen_regs:8:reg.i[15]
W_data[15] => registrador16bits:gen_regs:9:reg.i[15]
W_data[15] => registrador16bits:gen_regs:10:reg.i[15]
W_data[15] => registrador16bits:gen_regs:11:reg.i[15]
W_data[15] => registrador16bits:gen_regs:12:reg.i[15]
W_data[15] => registrador16bits:gen_regs:13:reg.i[15]
W_data[15] => registrador16bits:gen_regs:14:reg.i[15]
W_data[15] => registrador16bits:gen_regs:15:reg.i[15]
W_addr[0] => decodificador4X16:decEsc.i[0]
W_addr[1] => decodificador4X16:decEsc.i[1]
W_addr[2] => decodificador4X16:decEsc.i[2]
W_addr[3] => decodificador4X16:decEsc.i[3]
Rp_addr[0] => decodificador4X16:decRDA.i[0]
Rp_addr[1] => decodificador4X16:decRDA.i[1]
Rp_addr[2] => decodificador4X16:decRDA.i[2]
Rp_addr[3] => decodificador4X16:decRDA.i[3]
Rq_addr[0] => decodificador4X16:decRDB.i[0]
Rq_addr[1] => decodificador4X16:decRDB.i[1]
Rq_addr[2] => decodificador4X16:decRDB.i[2]
Rq_addr[3] => decodificador4X16:decRDB.i[3]
W_wr => decodificador4X16:decEsc.e
Rp_rd => decodificador4X16:decRDA.e
Rq_rd => decodificador4X16:decRDB.e
clk => registrador16bits:gen_regs:0:reg.clk
clk => registrador16bits:gen_regs:1:reg.clk
clk => registrador16bits:gen_regs:2:reg.clk
clk => registrador16bits:gen_regs:3:reg.clk
clk => registrador16bits:gen_regs:4:reg.clk
clk => registrador16bits:gen_regs:5:reg.clk
clk => registrador16bits:gen_regs:6:reg.clk
clk => registrador16bits:gen_regs:7:reg.clk
clk => registrador16bits:gen_regs:8:reg.clk
clk => registrador16bits:gen_regs:9:reg.clk
clk => registrador16bits:gen_regs:10:reg.clk
clk => registrador16bits:gen_regs:11:reg.clk
clk => registrador16bits:gen_regs:12:reg.clk
clk => registrador16bits:gen_regs:13:reg.clk
clk => registrador16bits:gen_regs:14:reg.clk
clk => registrador16bits:gen_regs:15:reg.clk
Rp_data[0] <= Rp_data[0].DB_MAX_OUTPUT_PORT_TYPE
Rp_data[1] <= Rp_data[1].DB_MAX_OUTPUT_PORT_TYPE
Rp_data[2] <= Rp_data[2].DB_MAX_OUTPUT_PORT_TYPE
Rp_data[3] <= Rp_data[3].DB_MAX_OUTPUT_PORT_TYPE
Rp_data[4] <= Rp_data[4].DB_MAX_OUTPUT_PORT_TYPE
Rp_data[5] <= Rp_data[5].DB_MAX_OUTPUT_PORT_TYPE
Rp_data[6] <= Rp_data[6].DB_MAX_OUTPUT_PORT_TYPE
Rp_data[7] <= Rp_data[7].DB_MAX_OUTPUT_PORT_TYPE
Rp_data[8] <= Rp_data[8].DB_MAX_OUTPUT_PORT_TYPE
Rp_data[9] <= Rp_data[9].DB_MAX_OUTPUT_PORT_TYPE
Rp_data[10] <= Rp_data[10].DB_MAX_OUTPUT_PORT_TYPE
Rp_data[11] <= Rp_data[11].DB_MAX_OUTPUT_PORT_TYPE
Rp_data[12] <= Rp_data[12].DB_MAX_OUTPUT_PORT_TYPE
Rp_data[13] <= Rp_data[13].DB_MAX_OUTPUT_PORT_TYPE
Rp_data[14] <= Rp_data[14].DB_MAX_OUTPUT_PORT_TYPE
Rp_data[15] <= Rp_data[15].DB_MAX_OUTPUT_PORT_TYPE
Rq_data[0] <= Rq_data[0].DB_MAX_OUTPUT_PORT_TYPE
Rq_data[1] <= Rq_data[1].DB_MAX_OUTPUT_PORT_TYPE
Rq_data[2] <= Rq_data[2].DB_MAX_OUTPUT_PORT_TYPE
Rq_data[3] <= Rq_data[3].DB_MAX_OUTPUT_PORT_TYPE
Rq_data[4] <= Rq_data[4].DB_MAX_OUTPUT_PORT_TYPE
Rq_data[5] <= Rq_data[5].DB_MAX_OUTPUT_PORT_TYPE
Rq_data[6] <= Rq_data[6].DB_MAX_OUTPUT_PORT_TYPE
Rq_data[7] <= Rq_data[7].DB_MAX_OUTPUT_PORT_TYPE
Rq_data[8] <= Rq_data[8].DB_MAX_OUTPUT_PORT_TYPE
Rq_data[9] <= Rq_data[9].DB_MAX_OUTPUT_PORT_TYPE
Rq_data[10] <= Rq_data[10].DB_MAX_OUTPUT_PORT_TYPE
Rq_data[11] <= Rq_data[11].DB_MAX_OUTPUT_PORT_TYPE
Rq_data[12] <= Rq_data[12].DB_MAX_OUTPUT_PORT_TYPE
Rq_data[13] <= Rq_data[13].DB_MAX_OUTPUT_PORT_TYPE
Rq_data[14] <= Rq_data[14].DB_MAX_OUTPUT_PORT_TYPE
Rq_data[15] <= Rq_data[15].DB_MAX_OUTPUT_PORT_TYPE
saida_r0[0] <= registrador16bits:gen_regs:0:reg.Q[0]
saida_r0[1] <= registrador16bits:gen_regs:0:reg.Q[1]
saida_r0[2] <= registrador16bits:gen_regs:0:reg.Q[2]
saida_r0[3] <= registrador16bits:gen_regs:0:reg.Q[3]
saida_r0[4] <= registrador16bits:gen_regs:0:reg.Q[4]
saida_r0[5] <= registrador16bits:gen_regs:0:reg.Q[5]
saida_r0[6] <= registrador16bits:gen_regs:0:reg.Q[6]
saida_r0[7] <= registrador16bits:gen_regs:0:reg.Q[7]
saida_r0[8] <= registrador16bits:gen_regs:0:reg.Q[8]
saida_r0[9] <= registrador16bits:gen_regs:0:reg.Q[9]
saida_r0[10] <= registrador16bits:gen_regs:0:reg.Q[10]
saida_r0[11] <= registrador16bits:gen_regs:0:reg.Q[11]
saida_r0[12] <= registrador16bits:gen_regs:0:reg.Q[12]
saida_r0[13] <= registrador16bits:gen_regs:0:reg.Q[13]
saida_r0[14] <= registrador16bits:gen_regs:0:reg.Q[14]
saida_r0[15] <= registrador16bits:gen_regs:0:reg.Q[15]


|processador|datapath:dataP|bancoRegistradores:bregs|decodificador4X16:decEsc
e => d[0].OE
e => d[1].OE
e => d[2].OE
e => d[3].OE
e => d[4].OE
e => d[5].OE
e => d[6].OE
e => d[7].OE
e => d[8].OE
e => d[9].OE
e => d[10].OE
e => d[11].OE
e => d[12].OE
e => d[13].OE
e => d[14].OE
e => d[15].OE
i[0] => Mux0.IN19
i[0] => Mux1.IN19
i[0] => Mux2.IN19
i[0] => Mux3.IN19
i[0] => Mux4.IN19
i[0] => Mux5.IN19
i[0] => Mux6.IN19
i[0] => Mux7.IN19
i[0] => Mux8.IN19
i[0] => Mux9.IN19
i[0] => Mux10.IN19
i[0] => Mux11.IN19
i[0] => Mux12.IN19
i[0] => Mux13.IN19
i[0] => Mux14.IN19
i[0] => Mux15.IN19
i[1] => Mux0.IN18
i[1] => Mux1.IN18
i[1] => Mux2.IN18
i[1] => Mux3.IN18
i[1] => Mux4.IN18
i[1] => Mux5.IN18
i[1] => Mux6.IN18
i[1] => Mux7.IN18
i[1] => Mux8.IN18
i[1] => Mux9.IN18
i[1] => Mux10.IN18
i[1] => Mux11.IN18
i[1] => Mux12.IN18
i[1] => Mux13.IN18
i[1] => Mux14.IN18
i[1] => Mux15.IN18
i[2] => Mux0.IN17
i[2] => Mux1.IN17
i[2] => Mux2.IN17
i[2] => Mux3.IN17
i[2] => Mux4.IN17
i[2] => Mux5.IN17
i[2] => Mux6.IN17
i[2] => Mux7.IN17
i[2] => Mux8.IN17
i[2] => Mux9.IN17
i[2] => Mux10.IN17
i[2] => Mux11.IN17
i[2] => Mux12.IN17
i[2] => Mux13.IN17
i[2] => Mux14.IN17
i[2] => Mux15.IN17
i[3] => Mux0.IN16
i[3] => Mux1.IN16
i[3] => Mux2.IN16
i[3] => Mux3.IN16
i[3] => Mux4.IN16
i[3] => Mux5.IN16
i[3] => Mux6.IN16
i[3] => Mux7.IN16
i[3] => Mux8.IN16
i[3] => Mux9.IN16
i[3] => Mux10.IN16
i[3] => Mux11.IN16
i[3] => Mux12.IN16
i[3] => Mux13.IN16
i[3] => Mux14.IN16
i[3] => Mux15.IN16
d[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
d[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
d[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
d[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
d[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
d[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
d[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
d[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
d[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|decodificador4X16:decRDA
e => d[0].OE
e => d[1].OE
e => d[2].OE
e => d[3].OE
e => d[4].OE
e => d[5].OE
e => d[6].OE
e => d[7].OE
e => d[8].OE
e => d[9].OE
e => d[10].OE
e => d[11].OE
e => d[12].OE
e => d[13].OE
e => d[14].OE
e => d[15].OE
i[0] => Mux0.IN19
i[0] => Mux1.IN19
i[0] => Mux2.IN19
i[0] => Mux3.IN19
i[0] => Mux4.IN19
i[0] => Mux5.IN19
i[0] => Mux6.IN19
i[0] => Mux7.IN19
i[0] => Mux8.IN19
i[0] => Mux9.IN19
i[0] => Mux10.IN19
i[0] => Mux11.IN19
i[0] => Mux12.IN19
i[0] => Mux13.IN19
i[0] => Mux14.IN19
i[0] => Mux15.IN19
i[1] => Mux0.IN18
i[1] => Mux1.IN18
i[1] => Mux2.IN18
i[1] => Mux3.IN18
i[1] => Mux4.IN18
i[1] => Mux5.IN18
i[1] => Mux6.IN18
i[1] => Mux7.IN18
i[1] => Mux8.IN18
i[1] => Mux9.IN18
i[1] => Mux10.IN18
i[1] => Mux11.IN18
i[1] => Mux12.IN18
i[1] => Mux13.IN18
i[1] => Mux14.IN18
i[1] => Mux15.IN18
i[2] => Mux0.IN17
i[2] => Mux1.IN17
i[2] => Mux2.IN17
i[2] => Mux3.IN17
i[2] => Mux4.IN17
i[2] => Mux5.IN17
i[2] => Mux6.IN17
i[2] => Mux7.IN17
i[2] => Mux8.IN17
i[2] => Mux9.IN17
i[2] => Mux10.IN17
i[2] => Mux11.IN17
i[2] => Mux12.IN17
i[2] => Mux13.IN17
i[2] => Mux14.IN17
i[2] => Mux15.IN17
i[3] => Mux0.IN16
i[3] => Mux1.IN16
i[3] => Mux2.IN16
i[3] => Mux3.IN16
i[3] => Mux4.IN16
i[3] => Mux5.IN16
i[3] => Mux6.IN16
i[3] => Mux7.IN16
i[3] => Mux8.IN16
i[3] => Mux9.IN16
i[3] => Mux10.IN16
i[3] => Mux11.IN16
i[3] => Mux12.IN16
i[3] => Mux13.IN16
i[3] => Mux14.IN16
i[3] => Mux15.IN16
d[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
d[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
d[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
d[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
d[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
d[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
d[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
d[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
d[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|decodificador4X16:decRDB
e => d[0].OE
e => d[1].OE
e => d[2].OE
e => d[3].OE
e => d[4].OE
e => d[5].OE
e => d[6].OE
e => d[7].OE
e => d[8].OE
e => d[9].OE
e => d[10].OE
e => d[11].OE
e => d[12].OE
e => d[13].OE
e => d[14].OE
e => d[15].OE
i[0] => Mux0.IN19
i[0] => Mux1.IN19
i[0] => Mux2.IN19
i[0] => Mux3.IN19
i[0] => Mux4.IN19
i[0] => Mux5.IN19
i[0] => Mux6.IN19
i[0] => Mux7.IN19
i[0] => Mux8.IN19
i[0] => Mux9.IN19
i[0] => Mux10.IN19
i[0] => Mux11.IN19
i[0] => Mux12.IN19
i[0] => Mux13.IN19
i[0] => Mux14.IN19
i[0] => Mux15.IN19
i[1] => Mux0.IN18
i[1] => Mux1.IN18
i[1] => Mux2.IN18
i[1] => Mux3.IN18
i[1] => Mux4.IN18
i[1] => Mux5.IN18
i[1] => Mux6.IN18
i[1] => Mux7.IN18
i[1] => Mux8.IN18
i[1] => Mux9.IN18
i[1] => Mux10.IN18
i[1] => Mux11.IN18
i[1] => Mux12.IN18
i[1] => Mux13.IN18
i[1] => Mux14.IN18
i[1] => Mux15.IN18
i[2] => Mux0.IN17
i[2] => Mux1.IN17
i[2] => Mux2.IN17
i[2] => Mux3.IN17
i[2] => Mux4.IN17
i[2] => Mux5.IN17
i[2] => Mux6.IN17
i[2] => Mux7.IN17
i[2] => Mux8.IN17
i[2] => Mux9.IN17
i[2] => Mux10.IN17
i[2] => Mux11.IN17
i[2] => Mux12.IN17
i[2] => Mux13.IN17
i[2] => Mux14.IN17
i[2] => Mux15.IN17
i[3] => Mux0.IN16
i[3] => Mux1.IN16
i[3] => Mux2.IN16
i[3] => Mux3.IN16
i[3] => Mux4.IN16
i[3] => Mux5.IN16
i[3] => Mux6.IN16
i[3] => Mux7.IN16
i[3] => Mux8.IN16
i[3] => Mux9.IN16
i[3] => Mux10.IN16
i[3] => Mux11.IN16
i[3] => Mux12.IN16
i[3] => Mux13.IN16
i[3] => Mux14.IN16
i[3] => Mux15.IN16
d[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
d[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
d[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
d[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
d[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
d[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
d[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
d[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
d[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg
clk => flipFlopD:ffd0.c
clk => flipFlopD:ffd1.c
clk => flipFlopD:ffd2.c
clk => flipFlopD:ffd3.c
clk => flipFlopD:ffd4.c
clk => flipFlopD:ffd5.c
clk => flipFlopD:ffd6.c
clk => flipFlopD:ffd7.c
clk => flipFlopD:ffd8.c
clk => flipFlopD:ffd9.c
clk => flipFlopD:ffd10.c
clk => flipFlopD:ffd11.c
clk => flipFlopD:ffd12.c
clk => flipFlopD:ffd13.c
clk => flipFlopD:ffd14.c
clk => flipFlopD:ffd15.c
load => flipFlopD:ffd0.e
load => flipFlopD:ffd1.e
load => flipFlopD:ffd2.e
load => flipFlopD:ffd3.e
load => flipFlopD:ffd4.e
load => flipFlopD:ffd5.e
load => flipFlopD:ffd6.e
load => flipFlopD:ffd7.e
load => flipFlopD:ffd8.e
load => flipFlopD:ffd9.e
load => flipFlopD:ffd10.e
load => flipFlopD:ffd11.e
load => flipFlopD:ffd12.e
load => flipFlopD:ffd13.e
load => flipFlopD:ffd14.e
load => flipFlopD:ffd15.e
i[0] => flipFlopD:ffd0.D
i[1] => flipFlopD:ffd1.D
i[2] => flipFlopD:ffd2.D
i[3] => flipFlopD:ffd3.D
i[4] => flipFlopD:ffd4.D
i[5] => flipFlopD:ffd5.D
i[6] => flipFlopD:ffd6.D
i[7] => flipFlopD:ffd7.D
i[8] => flipFlopD:ffd8.D
i[9] => flipFlopD:ffd9.D
i[10] => flipFlopD:ffd10.D
i[11] => flipFlopD:ffd11.D
i[12] => flipFlopD:ffd12.D
i[13] => flipFlopD:ffd13.D
i[14] => flipFlopD:ffd14.D
i[15] => flipFlopD:ffd15.D
Q[0] <= flipFlopD:ffd0.Q
Q[1] <= flipFlopD:ffd1.Q
Q[2] <= flipFlopD:ffd2.Q
Q[3] <= flipFlopD:ffd3.Q
Q[4] <= flipFlopD:ffd4.Q
Q[5] <= flipFlopD:ffd5.Q
Q[6] <= flipFlopD:ffd6.Q
Q[7] <= flipFlopD:ffd7.Q
Q[8] <= flipFlopD:ffd8.Q
Q[9] <= flipFlopD:ffd9.Q
Q[10] <= flipFlopD:ffd10.Q
Q[11] <= flipFlopD:ffd11.Q
Q[12] <= flipFlopD:ffd12.Q
Q[13] <= flipFlopD:ffd13.Q
Q[14] <= flipFlopD:ffd14.Q
Q[15] <= flipFlopD:ffd15.Q


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd0
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd1
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd2
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd3
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd4
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd5
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd6
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd7
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd8
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd9
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd10
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd11
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd12
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd13
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd14
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd15
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|buffer3Estados:\gen_regs:0:b3eA
c => q[0].OE
c => q[1].OE
c => q[2].OE
c => q[3].OE
c => q[4].OE
c => q[5].OE
c => q[6].OE
c => q[7].OE
c => q[8].OE
c => q[9].OE
c => q[10].OE
c => q[11].OE
c => q[12].OE
c => q[13].OE
c => q[14].OE
c => q[15].OE
i[0] => q[0].DATAIN
i[1] => q[1].DATAIN
i[2] => q[2].DATAIN
i[3] => q[3].DATAIN
i[4] => q[4].DATAIN
i[5] => q[5].DATAIN
i[6] => q[6].DATAIN
i[7] => q[7].DATAIN
i[8] => q[8].DATAIN
i[9] => q[9].DATAIN
i[10] => q[10].DATAIN
i[11] => q[11].DATAIN
i[12] => q[12].DATAIN
i[13] => q[13].DATAIN
i[14] => q[14].DATAIN
i[15] => q[15].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|buffer3Estados:\gen_regs:0:b3eB
c => q[0].OE
c => q[1].OE
c => q[2].OE
c => q[3].OE
c => q[4].OE
c => q[5].OE
c => q[6].OE
c => q[7].OE
c => q[8].OE
c => q[9].OE
c => q[10].OE
c => q[11].OE
c => q[12].OE
c => q[13].OE
c => q[14].OE
c => q[15].OE
i[0] => q[0].DATAIN
i[1] => q[1].DATAIN
i[2] => q[2].DATAIN
i[3] => q[3].DATAIN
i[4] => q[4].DATAIN
i[5] => q[5].DATAIN
i[6] => q[6].DATAIN
i[7] => q[7].DATAIN
i[8] => q[8].DATAIN
i[9] => q[9].DATAIN
i[10] => q[10].DATAIN
i[11] => q[11].DATAIN
i[12] => q[12].DATAIN
i[13] => q[13].DATAIN
i[14] => q[14].DATAIN
i[15] => q[15].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:1:reg
clk => flipFlopD:ffd0.c
clk => flipFlopD:ffd1.c
clk => flipFlopD:ffd2.c
clk => flipFlopD:ffd3.c
clk => flipFlopD:ffd4.c
clk => flipFlopD:ffd5.c
clk => flipFlopD:ffd6.c
clk => flipFlopD:ffd7.c
clk => flipFlopD:ffd8.c
clk => flipFlopD:ffd9.c
clk => flipFlopD:ffd10.c
clk => flipFlopD:ffd11.c
clk => flipFlopD:ffd12.c
clk => flipFlopD:ffd13.c
clk => flipFlopD:ffd14.c
clk => flipFlopD:ffd15.c
load => flipFlopD:ffd0.e
load => flipFlopD:ffd1.e
load => flipFlopD:ffd2.e
load => flipFlopD:ffd3.e
load => flipFlopD:ffd4.e
load => flipFlopD:ffd5.e
load => flipFlopD:ffd6.e
load => flipFlopD:ffd7.e
load => flipFlopD:ffd8.e
load => flipFlopD:ffd9.e
load => flipFlopD:ffd10.e
load => flipFlopD:ffd11.e
load => flipFlopD:ffd12.e
load => flipFlopD:ffd13.e
load => flipFlopD:ffd14.e
load => flipFlopD:ffd15.e
i[0] => flipFlopD:ffd0.D
i[1] => flipFlopD:ffd1.D
i[2] => flipFlopD:ffd2.D
i[3] => flipFlopD:ffd3.D
i[4] => flipFlopD:ffd4.D
i[5] => flipFlopD:ffd5.D
i[6] => flipFlopD:ffd6.D
i[7] => flipFlopD:ffd7.D
i[8] => flipFlopD:ffd8.D
i[9] => flipFlopD:ffd9.D
i[10] => flipFlopD:ffd10.D
i[11] => flipFlopD:ffd11.D
i[12] => flipFlopD:ffd12.D
i[13] => flipFlopD:ffd13.D
i[14] => flipFlopD:ffd14.D
i[15] => flipFlopD:ffd15.D
Q[0] <= flipFlopD:ffd0.Q
Q[1] <= flipFlopD:ffd1.Q
Q[2] <= flipFlopD:ffd2.Q
Q[3] <= flipFlopD:ffd3.Q
Q[4] <= flipFlopD:ffd4.Q
Q[5] <= flipFlopD:ffd5.Q
Q[6] <= flipFlopD:ffd6.Q
Q[7] <= flipFlopD:ffd7.Q
Q[8] <= flipFlopD:ffd8.Q
Q[9] <= flipFlopD:ffd9.Q
Q[10] <= flipFlopD:ffd10.Q
Q[11] <= flipFlopD:ffd11.Q
Q[12] <= flipFlopD:ffd12.Q
Q[13] <= flipFlopD:ffd13.Q
Q[14] <= flipFlopD:ffd14.Q
Q[15] <= flipFlopD:ffd15.Q


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:1:reg|flipFlopD:ffd0
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:1:reg|flipFlopD:ffd1
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:1:reg|flipFlopD:ffd2
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:1:reg|flipFlopD:ffd3
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:1:reg|flipFlopD:ffd4
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:1:reg|flipFlopD:ffd5
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:1:reg|flipFlopD:ffd6
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:1:reg|flipFlopD:ffd7
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:1:reg|flipFlopD:ffd8
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:1:reg|flipFlopD:ffd9
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:1:reg|flipFlopD:ffd10
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:1:reg|flipFlopD:ffd11
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:1:reg|flipFlopD:ffd12
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:1:reg|flipFlopD:ffd13
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:1:reg|flipFlopD:ffd14
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:1:reg|flipFlopD:ffd15
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|buffer3Estados:\gen_regs:1:b3eA
c => q[0].OE
c => q[1].OE
c => q[2].OE
c => q[3].OE
c => q[4].OE
c => q[5].OE
c => q[6].OE
c => q[7].OE
c => q[8].OE
c => q[9].OE
c => q[10].OE
c => q[11].OE
c => q[12].OE
c => q[13].OE
c => q[14].OE
c => q[15].OE
i[0] => q[0].DATAIN
i[1] => q[1].DATAIN
i[2] => q[2].DATAIN
i[3] => q[3].DATAIN
i[4] => q[4].DATAIN
i[5] => q[5].DATAIN
i[6] => q[6].DATAIN
i[7] => q[7].DATAIN
i[8] => q[8].DATAIN
i[9] => q[9].DATAIN
i[10] => q[10].DATAIN
i[11] => q[11].DATAIN
i[12] => q[12].DATAIN
i[13] => q[13].DATAIN
i[14] => q[14].DATAIN
i[15] => q[15].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|buffer3Estados:\gen_regs:1:b3eB
c => q[0].OE
c => q[1].OE
c => q[2].OE
c => q[3].OE
c => q[4].OE
c => q[5].OE
c => q[6].OE
c => q[7].OE
c => q[8].OE
c => q[9].OE
c => q[10].OE
c => q[11].OE
c => q[12].OE
c => q[13].OE
c => q[14].OE
c => q[15].OE
i[0] => q[0].DATAIN
i[1] => q[1].DATAIN
i[2] => q[2].DATAIN
i[3] => q[3].DATAIN
i[4] => q[4].DATAIN
i[5] => q[5].DATAIN
i[6] => q[6].DATAIN
i[7] => q[7].DATAIN
i[8] => q[8].DATAIN
i[9] => q[9].DATAIN
i[10] => q[10].DATAIN
i[11] => q[11].DATAIN
i[12] => q[12].DATAIN
i[13] => q[13].DATAIN
i[14] => q[14].DATAIN
i[15] => q[15].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:2:reg
clk => flipFlopD:ffd0.c
clk => flipFlopD:ffd1.c
clk => flipFlopD:ffd2.c
clk => flipFlopD:ffd3.c
clk => flipFlopD:ffd4.c
clk => flipFlopD:ffd5.c
clk => flipFlopD:ffd6.c
clk => flipFlopD:ffd7.c
clk => flipFlopD:ffd8.c
clk => flipFlopD:ffd9.c
clk => flipFlopD:ffd10.c
clk => flipFlopD:ffd11.c
clk => flipFlopD:ffd12.c
clk => flipFlopD:ffd13.c
clk => flipFlopD:ffd14.c
clk => flipFlopD:ffd15.c
load => flipFlopD:ffd0.e
load => flipFlopD:ffd1.e
load => flipFlopD:ffd2.e
load => flipFlopD:ffd3.e
load => flipFlopD:ffd4.e
load => flipFlopD:ffd5.e
load => flipFlopD:ffd6.e
load => flipFlopD:ffd7.e
load => flipFlopD:ffd8.e
load => flipFlopD:ffd9.e
load => flipFlopD:ffd10.e
load => flipFlopD:ffd11.e
load => flipFlopD:ffd12.e
load => flipFlopD:ffd13.e
load => flipFlopD:ffd14.e
load => flipFlopD:ffd15.e
i[0] => flipFlopD:ffd0.D
i[1] => flipFlopD:ffd1.D
i[2] => flipFlopD:ffd2.D
i[3] => flipFlopD:ffd3.D
i[4] => flipFlopD:ffd4.D
i[5] => flipFlopD:ffd5.D
i[6] => flipFlopD:ffd6.D
i[7] => flipFlopD:ffd7.D
i[8] => flipFlopD:ffd8.D
i[9] => flipFlopD:ffd9.D
i[10] => flipFlopD:ffd10.D
i[11] => flipFlopD:ffd11.D
i[12] => flipFlopD:ffd12.D
i[13] => flipFlopD:ffd13.D
i[14] => flipFlopD:ffd14.D
i[15] => flipFlopD:ffd15.D
Q[0] <= flipFlopD:ffd0.Q
Q[1] <= flipFlopD:ffd1.Q
Q[2] <= flipFlopD:ffd2.Q
Q[3] <= flipFlopD:ffd3.Q
Q[4] <= flipFlopD:ffd4.Q
Q[5] <= flipFlopD:ffd5.Q
Q[6] <= flipFlopD:ffd6.Q
Q[7] <= flipFlopD:ffd7.Q
Q[8] <= flipFlopD:ffd8.Q
Q[9] <= flipFlopD:ffd9.Q
Q[10] <= flipFlopD:ffd10.Q
Q[11] <= flipFlopD:ffd11.Q
Q[12] <= flipFlopD:ffd12.Q
Q[13] <= flipFlopD:ffd13.Q
Q[14] <= flipFlopD:ffd14.Q
Q[15] <= flipFlopD:ffd15.Q


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:2:reg|flipFlopD:ffd0
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:2:reg|flipFlopD:ffd1
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:2:reg|flipFlopD:ffd2
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:2:reg|flipFlopD:ffd3
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:2:reg|flipFlopD:ffd4
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:2:reg|flipFlopD:ffd5
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:2:reg|flipFlopD:ffd6
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:2:reg|flipFlopD:ffd7
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:2:reg|flipFlopD:ffd8
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:2:reg|flipFlopD:ffd9
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:2:reg|flipFlopD:ffd10
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:2:reg|flipFlopD:ffd11
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:2:reg|flipFlopD:ffd12
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:2:reg|flipFlopD:ffd13
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:2:reg|flipFlopD:ffd14
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:2:reg|flipFlopD:ffd15
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|buffer3Estados:\gen_regs:2:b3eA
c => q[0].OE
c => q[1].OE
c => q[2].OE
c => q[3].OE
c => q[4].OE
c => q[5].OE
c => q[6].OE
c => q[7].OE
c => q[8].OE
c => q[9].OE
c => q[10].OE
c => q[11].OE
c => q[12].OE
c => q[13].OE
c => q[14].OE
c => q[15].OE
i[0] => q[0].DATAIN
i[1] => q[1].DATAIN
i[2] => q[2].DATAIN
i[3] => q[3].DATAIN
i[4] => q[4].DATAIN
i[5] => q[5].DATAIN
i[6] => q[6].DATAIN
i[7] => q[7].DATAIN
i[8] => q[8].DATAIN
i[9] => q[9].DATAIN
i[10] => q[10].DATAIN
i[11] => q[11].DATAIN
i[12] => q[12].DATAIN
i[13] => q[13].DATAIN
i[14] => q[14].DATAIN
i[15] => q[15].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|buffer3Estados:\gen_regs:2:b3eB
c => q[0].OE
c => q[1].OE
c => q[2].OE
c => q[3].OE
c => q[4].OE
c => q[5].OE
c => q[6].OE
c => q[7].OE
c => q[8].OE
c => q[9].OE
c => q[10].OE
c => q[11].OE
c => q[12].OE
c => q[13].OE
c => q[14].OE
c => q[15].OE
i[0] => q[0].DATAIN
i[1] => q[1].DATAIN
i[2] => q[2].DATAIN
i[3] => q[3].DATAIN
i[4] => q[4].DATAIN
i[5] => q[5].DATAIN
i[6] => q[6].DATAIN
i[7] => q[7].DATAIN
i[8] => q[8].DATAIN
i[9] => q[9].DATAIN
i[10] => q[10].DATAIN
i[11] => q[11].DATAIN
i[12] => q[12].DATAIN
i[13] => q[13].DATAIN
i[14] => q[14].DATAIN
i[15] => q[15].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:3:reg
clk => flipFlopD:ffd0.c
clk => flipFlopD:ffd1.c
clk => flipFlopD:ffd2.c
clk => flipFlopD:ffd3.c
clk => flipFlopD:ffd4.c
clk => flipFlopD:ffd5.c
clk => flipFlopD:ffd6.c
clk => flipFlopD:ffd7.c
clk => flipFlopD:ffd8.c
clk => flipFlopD:ffd9.c
clk => flipFlopD:ffd10.c
clk => flipFlopD:ffd11.c
clk => flipFlopD:ffd12.c
clk => flipFlopD:ffd13.c
clk => flipFlopD:ffd14.c
clk => flipFlopD:ffd15.c
load => flipFlopD:ffd0.e
load => flipFlopD:ffd1.e
load => flipFlopD:ffd2.e
load => flipFlopD:ffd3.e
load => flipFlopD:ffd4.e
load => flipFlopD:ffd5.e
load => flipFlopD:ffd6.e
load => flipFlopD:ffd7.e
load => flipFlopD:ffd8.e
load => flipFlopD:ffd9.e
load => flipFlopD:ffd10.e
load => flipFlopD:ffd11.e
load => flipFlopD:ffd12.e
load => flipFlopD:ffd13.e
load => flipFlopD:ffd14.e
load => flipFlopD:ffd15.e
i[0] => flipFlopD:ffd0.D
i[1] => flipFlopD:ffd1.D
i[2] => flipFlopD:ffd2.D
i[3] => flipFlopD:ffd3.D
i[4] => flipFlopD:ffd4.D
i[5] => flipFlopD:ffd5.D
i[6] => flipFlopD:ffd6.D
i[7] => flipFlopD:ffd7.D
i[8] => flipFlopD:ffd8.D
i[9] => flipFlopD:ffd9.D
i[10] => flipFlopD:ffd10.D
i[11] => flipFlopD:ffd11.D
i[12] => flipFlopD:ffd12.D
i[13] => flipFlopD:ffd13.D
i[14] => flipFlopD:ffd14.D
i[15] => flipFlopD:ffd15.D
Q[0] <= flipFlopD:ffd0.Q
Q[1] <= flipFlopD:ffd1.Q
Q[2] <= flipFlopD:ffd2.Q
Q[3] <= flipFlopD:ffd3.Q
Q[4] <= flipFlopD:ffd4.Q
Q[5] <= flipFlopD:ffd5.Q
Q[6] <= flipFlopD:ffd6.Q
Q[7] <= flipFlopD:ffd7.Q
Q[8] <= flipFlopD:ffd8.Q
Q[9] <= flipFlopD:ffd9.Q
Q[10] <= flipFlopD:ffd10.Q
Q[11] <= flipFlopD:ffd11.Q
Q[12] <= flipFlopD:ffd12.Q
Q[13] <= flipFlopD:ffd13.Q
Q[14] <= flipFlopD:ffd14.Q
Q[15] <= flipFlopD:ffd15.Q


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:3:reg|flipFlopD:ffd0
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:3:reg|flipFlopD:ffd1
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:3:reg|flipFlopD:ffd2
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:3:reg|flipFlopD:ffd3
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:3:reg|flipFlopD:ffd4
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:3:reg|flipFlopD:ffd5
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:3:reg|flipFlopD:ffd6
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:3:reg|flipFlopD:ffd7
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:3:reg|flipFlopD:ffd8
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:3:reg|flipFlopD:ffd9
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:3:reg|flipFlopD:ffd10
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:3:reg|flipFlopD:ffd11
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:3:reg|flipFlopD:ffd12
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:3:reg|flipFlopD:ffd13
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:3:reg|flipFlopD:ffd14
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:3:reg|flipFlopD:ffd15
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|buffer3Estados:\gen_regs:3:b3eA
c => q[0].OE
c => q[1].OE
c => q[2].OE
c => q[3].OE
c => q[4].OE
c => q[5].OE
c => q[6].OE
c => q[7].OE
c => q[8].OE
c => q[9].OE
c => q[10].OE
c => q[11].OE
c => q[12].OE
c => q[13].OE
c => q[14].OE
c => q[15].OE
i[0] => q[0].DATAIN
i[1] => q[1].DATAIN
i[2] => q[2].DATAIN
i[3] => q[3].DATAIN
i[4] => q[4].DATAIN
i[5] => q[5].DATAIN
i[6] => q[6].DATAIN
i[7] => q[7].DATAIN
i[8] => q[8].DATAIN
i[9] => q[9].DATAIN
i[10] => q[10].DATAIN
i[11] => q[11].DATAIN
i[12] => q[12].DATAIN
i[13] => q[13].DATAIN
i[14] => q[14].DATAIN
i[15] => q[15].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|buffer3Estados:\gen_regs:3:b3eB
c => q[0].OE
c => q[1].OE
c => q[2].OE
c => q[3].OE
c => q[4].OE
c => q[5].OE
c => q[6].OE
c => q[7].OE
c => q[8].OE
c => q[9].OE
c => q[10].OE
c => q[11].OE
c => q[12].OE
c => q[13].OE
c => q[14].OE
c => q[15].OE
i[0] => q[0].DATAIN
i[1] => q[1].DATAIN
i[2] => q[2].DATAIN
i[3] => q[3].DATAIN
i[4] => q[4].DATAIN
i[5] => q[5].DATAIN
i[6] => q[6].DATAIN
i[7] => q[7].DATAIN
i[8] => q[8].DATAIN
i[9] => q[9].DATAIN
i[10] => q[10].DATAIN
i[11] => q[11].DATAIN
i[12] => q[12].DATAIN
i[13] => q[13].DATAIN
i[14] => q[14].DATAIN
i[15] => q[15].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:4:reg
clk => flipFlopD:ffd0.c
clk => flipFlopD:ffd1.c
clk => flipFlopD:ffd2.c
clk => flipFlopD:ffd3.c
clk => flipFlopD:ffd4.c
clk => flipFlopD:ffd5.c
clk => flipFlopD:ffd6.c
clk => flipFlopD:ffd7.c
clk => flipFlopD:ffd8.c
clk => flipFlopD:ffd9.c
clk => flipFlopD:ffd10.c
clk => flipFlopD:ffd11.c
clk => flipFlopD:ffd12.c
clk => flipFlopD:ffd13.c
clk => flipFlopD:ffd14.c
clk => flipFlopD:ffd15.c
load => flipFlopD:ffd0.e
load => flipFlopD:ffd1.e
load => flipFlopD:ffd2.e
load => flipFlopD:ffd3.e
load => flipFlopD:ffd4.e
load => flipFlopD:ffd5.e
load => flipFlopD:ffd6.e
load => flipFlopD:ffd7.e
load => flipFlopD:ffd8.e
load => flipFlopD:ffd9.e
load => flipFlopD:ffd10.e
load => flipFlopD:ffd11.e
load => flipFlopD:ffd12.e
load => flipFlopD:ffd13.e
load => flipFlopD:ffd14.e
load => flipFlopD:ffd15.e
i[0] => flipFlopD:ffd0.D
i[1] => flipFlopD:ffd1.D
i[2] => flipFlopD:ffd2.D
i[3] => flipFlopD:ffd3.D
i[4] => flipFlopD:ffd4.D
i[5] => flipFlopD:ffd5.D
i[6] => flipFlopD:ffd6.D
i[7] => flipFlopD:ffd7.D
i[8] => flipFlopD:ffd8.D
i[9] => flipFlopD:ffd9.D
i[10] => flipFlopD:ffd10.D
i[11] => flipFlopD:ffd11.D
i[12] => flipFlopD:ffd12.D
i[13] => flipFlopD:ffd13.D
i[14] => flipFlopD:ffd14.D
i[15] => flipFlopD:ffd15.D
Q[0] <= flipFlopD:ffd0.Q
Q[1] <= flipFlopD:ffd1.Q
Q[2] <= flipFlopD:ffd2.Q
Q[3] <= flipFlopD:ffd3.Q
Q[4] <= flipFlopD:ffd4.Q
Q[5] <= flipFlopD:ffd5.Q
Q[6] <= flipFlopD:ffd6.Q
Q[7] <= flipFlopD:ffd7.Q
Q[8] <= flipFlopD:ffd8.Q
Q[9] <= flipFlopD:ffd9.Q
Q[10] <= flipFlopD:ffd10.Q
Q[11] <= flipFlopD:ffd11.Q
Q[12] <= flipFlopD:ffd12.Q
Q[13] <= flipFlopD:ffd13.Q
Q[14] <= flipFlopD:ffd14.Q
Q[15] <= flipFlopD:ffd15.Q


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:4:reg|flipFlopD:ffd0
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:4:reg|flipFlopD:ffd1
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:4:reg|flipFlopD:ffd2
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:4:reg|flipFlopD:ffd3
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:4:reg|flipFlopD:ffd4
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:4:reg|flipFlopD:ffd5
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:4:reg|flipFlopD:ffd6
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:4:reg|flipFlopD:ffd7
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:4:reg|flipFlopD:ffd8
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:4:reg|flipFlopD:ffd9
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:4:reg|flipFlopD:ffd10
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:4:reg|flipFlopD:ffd11
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:4:reg|flipFlopD:ffd12
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:4:reg|flipFlopD:ffd13
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:4:reg|flipFlopD:ffd14
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:4:reg|flipFlopD:ffd15
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|buffer3Estados:\gen_regs:4:b3eA
c => q[0].OE
c => q[1].OE
c => q[2].OE
c => q[3].OE
c => q[4].OE
c => q[5].OE
c => q[6].OE
c => q[7].OE
c => q[8].OE
c => q[9].OE
c => q[10].OE
c => q[11].OE
c => q[12].OE
c => q[13].OE
c => q[14].OE
c => q[15].OE
i[0] => q[0].DATAIN
i[1] => q[1].DATAIN
i[2] => q[2].DATAIN
i[3] => q[3].DATAIN
i[4] => q[4].DATAIN
i[5] => q[5].DATAIN
i[6] => q[6].DATAIN
i[7] => q[7].DATAIN
i[8] => q[8].DATAIN
i[9] => q[9].DATAIN
i[10] => q[10].DATAIN
i[11] => q[11].DATAIN
i[12] => q[12].DATAIN
i[13] => q[13].DATAIN
i[14] => q[14].DATAIN
i[15] => q[15].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|buffer3Estados:\gen_regs:4:b3eB
c => q[0].OE
c => q[1].OE
c => q[2].OE
c => q[3].OE
c => q[4].OE
c => q[5].OE
c => q[6].OE
c => q[7].OE
c => q[8].OE
c => q[9].OE
c => q[10].OE
c => q[11].OE
c => q[12].OE
c => q[13].OE
c => q[14].OE
c => q[15].OE
i[0] => q[0].DATAIN
i[1] => q[1].DATAIN
i[2] => q[2].DATAIN
i[3] => q[3].DATAIN
i[4] => q[4].DATAIN
i[5] => q[5].DATAIN
i[6] => q[6].DATAIN
i[7] => q[7].DATAIN
i[8] => q[8].DATAIN
i[9] => q[9].DATAIN
i[10] => q[10].DATAIN
i[11] => q[11].DATAIN
i[12] => q[12].DATAIN
i[13] => q[13].DATAIN
i[14] => q[14].DATAIN
i[15] => q[15].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:5:reg
clk => flipFlopD:ffd0.c
clk => flipFlopD:ffd1.c
clk => flipFlopD:ffd2.c
clk => flipFlopD:ffd3.c
clk => flipFlopD:ffd4.c
clk => flipFlopD:ffd5.c
clk => flipFlopD:ffd6.c
clk => flipFlopD:ffd7.c
clk => flipFlopD:ffd8.c
clk => flipFlopD:ffd9.c
clk => flipFlopD:ffd10.c
clk => flipFlopD:ffd11.c
clk => flipFlopD:ffd12.c
clk => flipFlopD:ffd13.c
clk => flipFlopD:ffd14.c
clk => flipFlopD:ffd15.c
load => flipFlopD:ffd0.e
load => flipFlopD:ffd1.e
load => flipFlopD:ffd2.e
load => flipFlopD:ffd3.e
load => flipFlopD:ffd4.e
load => flipFlopD:ffd5.e
load => flipFlopD:ffd6.e
load => flipFlopD:ffd7.e
load => flipFlopD:ffd8.e
load => flipFlopD:ffd9.e
load => flipFlopD:ffd10.e
load => flipFlopD:ffd11.e
load => flipFlopD:ffd12.e
load => flipFlopD:ffd13.e
load => flipFlopD:ffd14.e
load => flipFlopD:ffd15.e
i[0] => flipFlopD:ffd0.D
i[1] => flipFlopD:ffd1.D
i[2] => flipFlopD:ffd2.D
i[3] => flipFlopD:ffd3.D
i[4] => flipFlopD:ffd4.D
i[5] => flipFlopD:ffd5.D
i[6] => flipFlopD:ffd6.D
i[7] => flipFlopD:ffd7.D
i[8] => flipFlopD:ffd8.D
i[9] => flipFlopD:ffd9.D
i[10] => flipFlopD:ffd10.D
i[11] => flipFlopD:ffd11.D
i[12] => flipFlopD:ffd12.D
i[13] => flipFlopD:ffd13.D
i[14] => flipFlopD:ffd14.D
i[15] => flipFlopD:ffd15.D
Q[0] <= flipFlopD:ffd0.Q
Q[1] <= flipFlopD:ffd1.Q
Q[2] <= flipFlopD:ffd2.Q
Q[3] <= flipFlopD:ffd3.Q
Q[4] <= flipFlopD:ffd4.Q
Q[5] <= flipFlopD:ffd5.Q
Q[6] <= flipFlopD:ffd6.Q
Q[7] <= flipFlopD:ffd7.Q
Q[8] <= flipFlopD:ffd8.Q
Q[9] <= flipFlopD:ffd9.Q
Q[10] <= flipFlopD:ffd10.Q
Q[11] <= flipFlopD:ffd11.Q
Q[12] <= flipFlopD:ffd12.Q
Q[13] <= flipFlopD:ffd13.Q
Q[14] <= flipFlopD:ffd14.Q
Q[15] <= flipFlopD:ffd15.Q


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:5:reg|flipFlopD:ffd0
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:5:reg|flipFlopD:ffd1
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:5:reg|flipFlopD:ffd2
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:5:reg|flipFlopD:ffd3
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:5:reg|flipFlopD:ffd4
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:5:reg|flipFlopD:ffd5
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:5:reg|flipFlopD:ffd6
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:5:reg|flipFlopD:ffd7
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:5:reg|flipFlopD:ffd8
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:5:reg|flipFlopD:ffd9
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:5:reg|flipFlopD:ffd10
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:5:reg|flipFlopD:ffd11
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:5:reg|flipFlopD:ffd12
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:5:reg|flipFlopD:ffd13
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:5:reg|flipFlopD:ffd14
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:5:reg|flipFlopD:ffd15
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|buffer3Estados:\gen_regs:5:b3eA
c => q[0].OE
c => q[1].OE
c => q[2].OE
c => q[3].OE
c => q[4].OE
c => q[5].OE
c => q[6].OE
c => q[7].OE
c => q[8].OE
c => q[9].OE
c => q[10].OE
c => q[11].OE
c => q[12].OE
c => q[13].OE
c => q[14].OE
c => q[15].OE
i[0] => q[0].DATAIN
i[1] => q[1].DATAIN
i[2] => q[2].DATAIN
i[3] => q[3].DATAIN
i[4] => q[4].DATAIN
i[5] => q[5].DATAIN
i[6] => q[6].DATAIN
i[7] => q[7].DATAIN
i[8] => q[8].DATAIN
i[9] => q[9].DATAIN
i[10] => q[10].DATAIN
i[11] => q[11].DATAIN
i[12] => q[12].DATAIN
i[13] => q[13].DATAIN
i[14] => q[14].DATAIN
i[15] => q[15].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|buffer3Estados:\gen_regs:5:b3eB
c => q[0].OE
c => q[1].OE
c => q[2].OE
c => q[3].OE
c => q[4].OE
c => q[5].OE
c => q[6].OE
c => q[7].OE
c => q[8].OE
c => q[9].OE
c => q[10].OE
c => q[11].OE
c => q[12].OE
c => q[13].OE
c => q[14].OE
c => q[15].OE
i[0] => q[0].DATAIN
i[1] => q[1].DATAIN
i[2] => q[2].DATAIN
i[3] => q[3].DATAIN
i[4] => q[4].DATAIN
i[5] => q[5].DATAIN
i[6] => q[6].DATAIN
i[7] => q[7].DATAIN
i[8] => q[8].DATAIN
i[9] => q[9].DATAIN
i[10] => q[10].DATAIN
i[11] => q[11].DATAIN
i[12] => q[12].DATAIN
i[13] => q[13].DATAIN
i[14] => q[14].DATAIN
i[15] => q[15].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:6:reg
clk => flipFlopD:ffd0.c
clk => flipFlopD:ffd1.c
clk => flipFlopD:ffd2.c
clk => flipFlopD:ffd3.c
clk => flipFlopD:ffd4.c
clk => flipFlopD:ffd5.c
clk => flipFlopD:ffd6.c
clk => flipFlopD:ffd7.c
clk => flipFlopD:ffd8.c
clk => flipFlopD:ffd9.c
clk => flipFlopD:ffd10.c
clk => flipFlopD:ffd11.c
clk => flipFlopD:ffd12.c
clk => flipFlopD:ffd13.c
clk => flipFlopD:ffd14.c
clk => flipFlopD:ffd15.c
load => flipFlopD:ffd0.e
load => flipFlopD:ffd1.e
load => flipFlopD:ffd2.e
load => flipFlopD:ffd3.e
load => flipFlopD:ffd4.e
load => flipFlopD:ffd5.e
load => flipFlopD:ffd6.e
load => flipFlopD:ffd7.e
load => flipFlopD:ffd8.e
load => flipFlopD:ffd9.e
load => flipFlopD:ffd10.e
load => flipFlopD:ffd11.e
load => flipFlopD:ffd12.e
load => flipFlopD:ffd13.e
load => flipFlopD:ffd14.e
load => flipFlopD:ffd15.e
i[0] => flipFlopD:ffd0.D
i[1] => flipFlopD:ffd1.D
i[2] => flipFlopD:ffd2.D
i[3] => flipFlopD:ffd3.D
i[4] => flipFlopD:ffd4.D
i[5] => flipFlopD:ffd5.D
i[6] => flipFlopD:ffd6.D
i[7] => flipFlopD:ffd7.D
i[8] => flipFlopD:ffd8.D
i[9] => flipFlopD:ffd9.D
i[10] => flipFlopD:ffd10.D
i[11] => flipFlopD:ffd11.D
i[12] => flipFlopD:ffd12.D
i[13] => flipFlopD:ffd13.D
i[14] => flipFlopD:ffd14.D
i[15] => flipFlopD:ffd15.D
Q[0] <= flipFlopD:ffd0.Q
Q[1] <= flipFlopD:ffd1.Q
Q[2] <= flipFlopD:ffd2.Q
Q[3] <= flipFlopD:ffd3.Q
Q[4] <= flipFlopD:ffd4.Q
Q[5] <= flipFlopD:ffd5.Q
Q[6] <= flipFlopD:ffd6.Q
Q[7] <= flipFlopD:ffd7.Q
Q[8] <= flipFlopD:ffd8.Q
Q[9] <= flipFlopD:ffd9.Q
Q[10] <= flipFlopD:ffd10.Q
Q[11] <= flipFlopD:ffd11.Q
Q[12] <= flipFlopD:ffd12.Q
Q[13] <= flipFlopD:ffd13.Q
Q[14] <= flipFlopD:ffd14.Q
Q[15] <= flipFlopD:ffd15.Q


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:6:reg|flipFlopD:ffd0
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:6:reg|flipFlopD:ffd1
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:6:reg|flipFlopD:ffd2
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:6:reg|flipFlopD:ffd3
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:6:reg|flipFlopD:ffd4
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:6:reg|flipFlopD:ffd5
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:6:reg|flipFlopD:ffd6
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:6:reg|flipFlopD:ffd7
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:6:reg|flipFlopD:ffd8
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:6:reg|flipFlopD:ffd9
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:6:reg|flipFlopD:ffd10
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:6:reg|flipFlopD:ffd11
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:6:reg|flipFlopD:ffd12
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:6:reg|flipFlopD:ffd13
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:6:reg|flipFlopD:ffd14
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:6:reg|flipFlopD:ffd15
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|buffer3Estados:\gen_regs:6:b3eA
c => q[0].OE
c => q[1].OE
c => q[2].OE
c => q[3].OE
c => q[4].OE
c => q[5].OE
c => q[6].OE
c => q[7].OE
c => q[8].OE
c => q[9].OE
c => q[10].OE
c => q[11].OE
c => q[12].OE
c => q[13].OE
c => q[14].OE
c => q[15].OE
i[0] => q[0].DATAIN
i[1] => q[1].DATAIN
i[2] => q[2].DATAIN
i[3] => q[3].DATAIN
i[4] => q[4].DATAIN
i[5] => q[5].DATAIN
i[6] => q[6].DATAIN
i[7] => q[7].DATAIN
i[8] => q[8].DATAIN
i[9] => q[9].DATAIN
i[10] => q[10].DATAIN
i[11] => q[11].DATAIN
i[12] => q[12].DATAIN
i[13] => q[13].DATAIN
i[14] => q[14].DATAIN
i[15] => q[15].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|buffer3Estados:\gen_regs:6:b3eB
c => q[0].OE
c => q[1].OE
c => q[2].OE
c => q[3].OE
c => q[4].OE
c => q[5].OE
c => q[6].OE
c => q[7].OE
c => q[8].OE
c => q[9].OE
c => q[10].OE
c => q[11].OE
c => q[12].OE
c => q[13].OE
c => q[14].OE
c => q[15].OE
i[0] => q[0].DATAIN
i[1] => q[1].DATAIN
i[2] => q[2].DATAIN
i[3] => q[3].DATAIN
i[4] => q[4].DATAIN
i[5] => q[5].DATAIN
i[6] => q[6].DATAIN
i[7] => q[7].DATAIN
i[8] => q[8].DATAIN
i[9] => q[9].DATAIN
i[10] => q[10].DATAIN
i[11] => q[11].DATAIN
i[12] => q[12].DATAIN
i[13] => q[13].DATAIN
i[14] => q[14].DATAIN
i[15] => q[15].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:7:reg
clk => flipFlopD:ffd0.c
clk => flipFlopD:ffd1.c
clk => flipFlopD:ffd2.c
clk => flipFlopD:ffd3.c
clk => flipFlopD:ffd4.c
clk => flipFlopD:ffd5.c
clk => flipFlopD:ffd6.c
clk => flipFlopD:ffd7.c
clk => flipFlopD:ffd8.c
clk => flipFlopD:ffd9.c
clk => flipFlopD:ffd10.c
clk => flipFlopD:ffd11.c
clk => flipFlopD:ffd12.c
clk => flipFlopD:ffd13.c
clk => flipFlopD:ffd14.c
clk => flipFlopD:ffd15.c
load => flipFlopD:ffd0.e
load => flipFlopD:ffd1.e
load => flipFlopD:ffd2.e
load => flipFlopD:ffd3.e
load => flipFlopD:ffd4.e
load => flipFlopD:ffd5.e
load => flipFlopD:ffd6.e
load => flipFlopD:ffd7.e
load => flipFlopD:ffd8.e
load => flipFlopD:ffd9.e
load => flipFlopD:ffd10.e
load => flipFlopD:ffd11.e
load => flipFlopD:ffd12.e
load => flipFlopD:ffd13.e
load => flipFlopD:ffd14.e
load => flipFlopD:ffd15.e
i[0] => flipFlopD:ffd0.D
i[1] => flipFlopD:ffd1.D
i[2] => flipFlopD:ffd2.D
i[3] => flipFlopD:ffd3.D
i[4] => flipFlopD:ffd4.D
i[5] => flipFlopD:ffd5.D
i[6] => flipFlopD:ffd6.D
i[7] => flipFlopD:ffd7.D
i[8] => flipFlopD:ffd8.D
i[9] => flipFlopD:ffd9.D
i[10] => flipFlopD:ffd10.D
i[11] => flipFlopD:ffd11.D
i[12] => flipFlopD:ffd12.D
i[13] => flipFlopD:ffd13.D
i[14] => flipFlopD:ffd14.D
i[15] => flipFlopD:ffd15.D
Q[0] <= flipFlopD:ffd0.Q
Q[1] <= flipFlopD:ffd1.Q
Q[2] <= flipFlopD:ffd2.Q
Q[3] <= flipFlopD:ffd3.Q
Q[4] <= flipFlopD:ffd4.Q
Q[5] <= flipFlopD:ffd5.Q
Q[6] <= flipFlopD:ffd6.Q
Q[7] <= flipFlopD:ffd7.Q
Q[8] <= flipFlopD:ffd8.Q
Q[9] <= flipFlopD:ffd9.Q
Q[10] <= flipFlopD:ffd10.Q
Q[11] <= flipFlopD:ffd11.Q
Q[12] <= flipFlopD:ffd12.Q
Q[13] <= flipFlopD:ffd13.Q
Q[14] <= flipFlopD:ffd14.Q
Q[15] <= flipFlopD:ffd15.Q


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:7:reg|flipFlopD:ffd0
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:7:reg|flipFlopD:ffd1
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:7:reg|flipFlopD:ffd2
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:7:reg|flipFlopD:ffd3
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:7:reg|flipFlopD:ffd4
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:7:reg|flipFlopD:ffd5
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:7:reg|flipFlopD:ffd6
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:7:reg|flipFlopD:ffd7
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:7:reg|flipFlopD:ffd8
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:7:reg|flipFlopD:ffd9
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:7:reg|flipFlopD:ffd10
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:7:reg|flipFlopD:ffd11
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:7:reg|flipFlopD:ffd12
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:7:reg|flipFlopD:ffd13
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:7:reg|flipFlopD:ffd14
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:7:reg|flipFlopD:ffd15
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|buffer3Estados:\gen_regs:7:b3eA
c => q[0].OE
c => q[1].OE
c => q[2].OE
c => q[3].OE
c => q[4].OE
c => q[5].OE
c => q[6].OE
c => q[7].OE
c => q[8].OE
c => q[9].OE
c => q[10].OE
c => q[11].OE
c => q[12].OE
c => q[13].OE
c => q[14].OE
c => q[15].OE
i[0] => q[0].DATAIN
i[1] => q[1].DATAIN
i[2] => q[2].DATAIN
i[3] => q[3].DATAIN
i[4] => q[4].DATAIN
i[5] => q[5].DATAIN
i[6] => q[6].DATAIN
i[7] => q[7].DATAIN
i[8] => q[8].DATAIN
i[9] => q[9].DATAIN
i[10] => q[10].DATAIN
i[11] => q[11].DATAIN
i[12] => q[12].DATAIN
i[13] => q[13].DATAIN
i[14] => q[14].DATAIN
i[15] => q[15].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|buffer3Estados:\gen_regs:7:b3eB
c => q[0].OE
c => q[1].OE
c => q[2].OE
c => q[3].OE
c => q[4].OE
c => q[5].OE
c => q[6].OE
c => q[7].OE
c => q[8].OE
c => q[9].OE
c => q[10].OE
c => q[11].OE
c => q[12].OE
c => q[13].OE
c => q[14].OE
c => q[15].OE
i[0] => q[0].DATAIN
i[1] => q[1].DATAIN
i[2] => q[2].DATAIN
i[3] => q[3].DATAIN
i[4] => q[4].DATAIN
i[5] => q[5].DATAIN
i[6] => q[6].DATAIN
i[7] => q[7].DATAIN
i[8] => q[8].DATAIN
i[9] => q[9].DATAIN
i[10] => q[10].DATAIN
i[11] => q[11].DATAIN
i[12] => q[12].DATAIN
i[13] => q[13].DATAIN
i[14] => q[14].DATAIN
i[15] => q[15].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:8:reg
clk => flipFlopD:ffd0.c
clk => flipFlopD:ffd1.c
clk => flipFlopD:ffd2.c
clk => flipFlopD:ffd3.c
clk => flipFlopD:ffd4.c
clk => flipFlopD:ffd5.c
clk => flipFlopD:ffd6.c
clk => flipFlopD:ffd7.c
clk => flipFlopD:ffd8.c
clk => flipFlopD:ffd9.c
clk => flipFlopD:ffd10.c
clk => flipFlopD:ffd11.c
clk => flipFlopD:ffd12.c
clk => flipFlopD:ffd13.c
clk => flipFlopD:ffd14.c
clk => flipFlopD:ffd15.c
load => flipFlopD:ffd0.e
load => flipFlopD:ffd1.e
load => flipFlopD:ffd2.e
load => flipFlopD:ffd3.e
load => flipFlopD:ffd4.e
load => flipFlopD:ffd5.e
load => flipFlopD:ffd6.e
load => flipFlopD:ffd7.e
load => flipFlopD:ffd8.e
load => flipFlopD:ffd9.e
load => flipFlopD:ffd10.e
load => flipFlopD:ffd11.e
load => flipFlopD:ffd12.e
load => flipFlopD:ffd13.e
load => flipFlopD:ffd14.e
load => flipFlopD:ffd15.e
i[0] => flipFlopD:ffd0.D
i[1] => flipFlopD:ffd1.D
i[2] => flipFlopD:ffd2.D
i[3] => flipFlopD:ffd3.D
i[4] => flipFlopD:ffd4.D
i[5] => flipFlopD:ffd5.D
i[6] => flipFlopD:ffd6.D
i[7] => flipFlopD:ffd7.D
i[8] => flipFlopD:ffd8.D
i[9] => flipFlopD:ffd9.D
i[10] => flipFlopD:ffd10.D
i[11] => flipFlopD:ffd11.D
i[12] => flipFlopD:ffd12.D
i[13] => flipFlopD:ffd13.D
i[14] => flipFlopD:ffd14.D
i[15] => flipFlopD:ffd15.D
Q[0] <= flipFlopD:ffd0.Q
Q[1] <= flipFlopD:ffd1.Q
Q[2] <= flipFlopD:ffd2.Q
Q[3] <= flipFlopD:ffd3.Q
Q[4] <= flipFlopD:ffd4.Q
Q[5] <= flipFlopD:ffd5.Q
Q[6] <= flipFlopD:ffd6.Q
Q[7] <= flipFlopD:ffd7.Q
Q[8] <= flipFlopD:ffd8.Q
Q[9] <= flipFlopD:ffd9.Q
Q[10] <= flipFlopD:ffd10.Q
Q[11] <= flipFlopD:ffd11.Q
Q[12] <= flipFlopD:ffd12.Q
Q[13] <= flipFlopD:ffd13.Q
Q[14] <= flipFlopD:ffd14.Q
Q[15] <= flipFlopD:ffd15.Q


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:8:reg|flipFlopD:ffd0
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:8:reg|flipFlopD:ffd1
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:8:reg|flipFlopD:ffd2
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:8:reg|flipFlopD:ffd3
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:8:reg|flipFlopD:ffd4
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:8:reg|flipFlopD:ffd5
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:8:reg|flipFlopD:ffd6
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:8:reg|flipFlopD:ffd7
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:8:reg|flipFlopD:ffd8
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:8:reg|flipFlopD:ffd9
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:8:reg|flipFlopD:ffd10
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:8:reg|flipFlopD:ffd11
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:8:reg|flipFlopD:ffd12
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:8:reg|flipFlopD:ffd13
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:8:reg|flipFlopD:ffd14
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:8:reg|flipFlopD:ffd15
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|buffer3Estados:\gen_regs:8:b3eA
c => q[0].OE
c => q[1].OE
c => q[2].OE
c => q[3].OE
c => q[4].OE
c => q[5].OE
c => q[6].OE
c => q[7].OE
c => q[8].OE
c => q[9].OE
c => q[10].OE
c => q[11].OE
c => q[12].OE
c => q[13].OE
c => q[14].OE
c => q[15].OE
i[0] => q[0].DATAIN
i[1] => q[1].DATAIN
i[2] => q[2].DATAIN
i[3] => q[3].DATAIN
i[4] => q[4].DATAIN
i[5] => q[5].DATAIN
i[6] => q[6].DATAIN
i[7] => q[7].DATAIN
i[8] => q[8].DATAIN
i[9] => q[9].DATAIN
i[10] => q[10].DATAIN
i[11] => q[11].DATAIN
i[12] => q[12].DATAIN
i[13] => q[13].DATAIN
i[14] => q[14].DATAIN
i[15] => q[15].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|buffer3Estados:\gen_regs:8:b3eB
c => q[0].OE
c => q[1].OE
c => q[2].OE
c => q[3].OE
c => q[4].OE
c => q[5].OE
c => q[6].OE
c => q[7].OE
c => q[8].OE
c => q[9].OE
c => q[10].OE
c => q[11].OE
c => q[12].OE
c => q[13].OE
c => q[14].OE
c => q[15].OE
i[0] => q[0].DATAIN
i[1] => q[1].DATAIN
i[2] => q[2].DATAIN
i[3] => q[3].DATAIN
i[4] => q[4].DATAIN
i[5] => q[5].DATAIN
i[6] => q[6].DATAIN
i[7] => q[7].DATAIN
i[8] => q[8].DATAIN
i[9] => q[9].DATAIN
i[10] => q[10].DATAIN
i[11] => q[11].DATAIN
i[12] => q[12].DATAIN
i[13] => q[13].DATAIN
i[14] => q[14].DATAIN
i[15] => q[15].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:9:reg
clk => flipFlopD:ffd0.c
clk => flipFlopD:ffd1.c
clk => flipFlopD:ffd2.c
clk => flipFlopD:ffd3.c
clk => flipFlopD:ffd4.c
clk => flipFlopD:ffd5.c
clk => flipFlopD:ffd6.c
clk => flipFlopD:ffd7.c
clk => flipFlopD:ffd8.c
clk => flipFlopD:ffd9.c
clk => flipFlopD:ffd10.c
clk => flipFlopD:ffd11.c
clk => flipFlopD:ffd12.c
clk => flipFlopD:ffd13.c
clk => flipFlopD:ffd14.c
clk => flipFlopD:ffd15.c
load => flipFlopD:ffd0.e
load => flipFlopD:ffd1.e
load => flipFlopD:ffd2.e
load => flipFlopD:ffd3.e
load => flipFlopD:ffd4.e
load => flipFlopD:ffd5.e
load => flipFlopD:ffd6.e
load => flipFlopD:ffd7.e
load => flipFlopD:ffd8.e
load => flipFlopD:ffd9.e
load => flipFlopD:ffd10.e
load => flipFlopD:ffd11.e
load => flipFlopD:ffd12.e
load => flipFlopD:ffd13.e
load => flipFlopD:ffd14.e
load => flipFlopD:ffd15.e
i[0] => flipFlopD:ffd0.D
i[1] => flipFlopD:ffd1.D
i[2] => flipFlopD:ffd2.D
i[3] => flipFlopD:ffd3.D
i[4] => flipFlopD:ffd4.D
i[5] => flipFlopD:ffd5.D
i[6] => flipFlopD:ffd6.D
i[7] => flipFlopD:ffd7.D
i[8] => flipFlopD:ffd8.D
i[9] => flipFlopD:ffd9.D
i[10] => flipFlopD:ffd10.D
i[11] => flipFlopD:ffd11.D
i[12] => flipFlopD:ffd12.D
i[13] => flipFlopD:ffd13.D
i[14] => flipFlopD:ffd14.D
i[15] => flipFlopD:ffd15.D
Q[0] <= flipFlopD:ffd0.Q
Q[1] <= flipFlopD:ffd1.Q
Q[2] <= flipFlopD:ffd2.Q
Q[3] <= flipFlopD:ffd3.Q
Q[4] <= flipFlopD:ffd4.Q
Q[5] <= flipFlopD:ffd5.Q
Q[6] <= flipFlopD:ffd6.Q
Q[7] <= flipFlopD:ffd7.Q
Q[8] <= flipFlopD:ffd8.Q
Q[9] <= flipFlopD:ffd9.Q
Q[10] <= flipFlopD:ffd10.Q
Q[11] <= flipFlopD:ffd11.Q
Q[12] <= flipFlopD:ffd12.Q
Q[13] <= flipFlopD:ffd13.Q
Q[14] <= flipFlopD:ffd14.Q
Q[15] <= flipFlopD:ffd15.Q


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:9:reg|flipFlopD:ffd0
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:9:reg|flipFlopD:ffd1
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:9:reg|flipFlopD:ffd2
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:9:reg|flipFlopD:ffd3
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:9:reg|flipFlopD:ffd4
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:9:reg|flipFlopD:ffd5
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:9:reg|flipFlopD:ffd6
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:9:reg|flipFlopD:ffd7
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:9:reg|flipFlopD:ffd8
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:9:reg|flipFlopD:ffd9
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:9:reg|flipFlopD:ffd10
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:9:reg|flipFlopD:ffd11
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:9:reg|flipFlopD:ffd12
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:9:reg|flipFlopD:ffd13
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:9:reg|flipFlopD:ffd14
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:9:reg|flipFlopD:ffd15
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|buffer3Estados:\gen_regs:9:b3eA
c => q[0].OE
c => q[1].OE
c => q[2].OE
c => q[3].OE
c => q[4].OE
c => q[5].OE
c => q[6].OE
c => q[7].OE
c => q[8].OE
c => q[9].OE
c => q[10].OE
c => q[11].OE
c => q[12].OE
c => q[13].OE
c => q[14].OE
c => q[15].OE
i[0] => q[0].DATAIN
i[1] => q[1].DATAIN
i[2] => q[2].DATAIN
i[3] => q[3].DATAIN
i[4] => q[4].DATAIN
i[5] => q[5].DATAIN
i[6] => q[6].DATAIN
i[7] => q[7].DATAIN
i[8] => q[8].DATAIN
i[9] => q[9].DATAIN
i[10] => q[10].DATAIN
i[11] => q[11].DATAIN
i[12] => q[12].DATAIN
i[13] => q[13].DATAIN
i[14] => q[14].DATAIN
i[15] => q[15].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|buffer3Estados:\gen_regs:9:b3eB
c => q[0].OE
c => q[1].OE
c => q[2].OE
c => q[3].OE
c => q[4].OE
c => q[5].OE
c => q[6].OE
c => q[7].OE
c => q[8].OE
c => q[9].OE
c => q[10].OE
c => q[11].OE
c => q[12].OE
c => q[13].OE
c => q[14].OE
c => q[15].OE
i[0] => q[0].DATAIN
i[1] => q[1].DATAIN
i[2] => q[2].DATAIN
i[3] => q[3].DATAIN
i[4] => q[4].DATAIN
i[5] => q[5].DATAIN
i[6] => q[6].DATAIN
i[7] => q[7].DATAIN
i[8] => q[8].DATAIN
i[9] => q[9].DATAIN
i[10] => q[10].DATAIN
i[11] => q[11].DATAIN
i[12] => q[12].DATAIN
i[13] => q[13].DATAIN
i[14] => q[14].DATAIN
i[15] => q[15].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg
clk => flipFlopD:ffd0.c
clk => flipFlopD:ffd1.c
clk => flipFlopD:ffd2.c
clk => flipFlopD:ffd3.c
clk => flipFlopD:ffd4.c
clk => flipFlopD:ffd5.c
clk => flipFlopD:ffd6.c
clk => flipFlopD:ffd7.c
clk => flipFlopD:ffd8.c
clk => flipFlopD:ffd9.c
clk => flipFlopD:ffd10.c
clk => flipFlopD:ffd11.c
clk => flipFlopD:ffd12.c
clk => flipFlopD:ffd13.c
clk => flipFlopD:ffd14.c
clk => flipFlopD:ffd15.c
load => flipFlopD:ffd0.e
load => flipFlopD:ffd1.e
load => flipFlopD:ffd2.e
load => flipFlopD:ffd3.e
load => flipFlopD:ffd4.e
load => flipFlopD:ffd5.e
load => flipFlopD:ffd6.e
load => flipFlopD:ffd7.e
load => flipFlopD:ffd8.e
load => flipFlopD:ffd9.e
load => flipFlopD:ffd10.e
load => flipFlopD:ffd11.e
load => flipFlopD:ffd12.e
load => flipFlopD:ffd13.e
load => flipFlopD:ffd14.e
load => flipFlopD:ffd15.e
i[0] => flipFlopD:ffd0.D
i[1] => flipFlopD:ffd1.D
i[2] => flipFlopD:ffd2.D
i[3] => flipFlopD:ffd3.D
i[4] => flipFlopD:ffd4.D
i[5] => flipFlopD:ffd5.D
i[6] => flipFlopD:ffd6.D
i[7] => flipFlopD:ffd7.D
i[8] => flipFlopD:ffd8.D
i[9] => flipFlopD:ffd9.D
i[10] => flipFlopD:ffd10.D
i[11] => flipFlopD:ffd11.D
i[12] => flipFlopD:ffd12.D
i[13] => flipFlopD:ffd13.D
i[14] => flipFlopD:ffd14.D
i[15] => flipFlopD:ffd15.D
Q[0] <= flipFlopD:ffd0.Q
Q[1] <= flipFlopD:ffd1.Q
Q[2] <= flipFlopD:ffd2.Q
Q[3] <= flipFlopD:ffd3.Q
Q[4] <= flipFlopD:ffd4.Q
Q[5] <= flipFlopD:ffd5.Q
Q[6] <= flipFlopD:ffd6.Q
Q[7] <= flipFlopD:ffd7.Q
Q[8] <= flipFlopD:ffd8.Q
Q[9] <= flipFlopD:ffd9.Q
Q[10] <= flipFlopD:ffd10.Q
Q[11] <= flipFlopD:ffd11.Q
Q[12] <= flipFlopD:ffd12.Q
Q[13] <= flipFlopD:ffd13.Q
Q[14] <= flipFlopD:ffd14.Q
Q[15] <= flipFlopD:ffd15.Q


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd0
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd1
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd2
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd3
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd4
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd5
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd6
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd7
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd8
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd9
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd10
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd11
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd12
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd13
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd14
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd15
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|buffer3Estados:\gen_regs:10:b3eA
c => q[0].OE
c => q[1].OE
c => q[2].OE
c => q[3].OE
c => q[4].OE
c => q[5].OE
c => q[6].OE
c => q[7].OE
c => q[8].OE
c => q[9].OE
c => q[10].OE
c => q[11].OE
c => q[12].OE
c => q[13].OE
c => q[14].OE
c => q[15].OE
i[0] => q[0].DATAIN
i[1] => q[1].DATAIN
i[2] => q[2].DATAIN
i[3] => q[3].DATAIN
i[4] => q[4].DATAIN
i[5] => q[5].DATAIN
i[6] => q[6].DATAIN
i[7] => q[7].DATAIN
i[8] => q[8].DATAIN
i[9] => q[9].DATAIN
i[10] => q[10].DATAIN
i[11] => q[11].DATAIN
i[12] => q[12].DATAIN
i[13] => q[13].DATAIN
i[14] => q[14].DATAIN
i[15] => q[15].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|buffer3Estados:\gen_regs:10:b3eB
c => q[0].OE
c => q[1].OE
c => q[2].OE
c => q[3].OE
c => q[4].OE
c => q[5].OE
c => q[6].OE
c => q[7].OE
c => q[8].OE
c => q[9].OE
c => q[10].OE
c => q[11].OE
c => q[12].OE
c => q[13].OE
c => q[14].OE
c => q[15].OE
i[0] => q[0].DATAIN
i[1] => q[1].DATAIN
i[2] => q[2].DATAIN
i[3] => q[3].DATAIN
i[4] => q[4].DATAIN
i[5] => q[5].DATAIN
i[6] => q[6].DATAIN
i[7] => q[7].DATAIN
i[8] => q[8].DATAIN
i[9] => q[9].DATAIN
i[10] => q[10].DATAIN
i[11] => q[11].DATAIN
i[12] => q[12].DATAIN
i[13] => q[13].DATAIN
i[14] => q[14].DATAIN
i[15] => q[15].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:11:reg
clk => flipFlopD:ffd0.c
clk => flipFlopD:ffd1.c
clk => flipFlopD:ffd2.c
clk => flipFlopD:ffd3.c
clk => flipFlopD:ffd4.c
clk => flipFlopD:ffd5.c
clk => flipFlopD:ffd6.c
clk => flipFlopD:ffd7.c
clk => flipFlopD:ffd8.c
clk => flipFlopD:ffd9.c
clk => flipFlopD:ffd10.c
clk => flipFlopD:ffd11.c
clk => flipFlopD:ffd12.c
clk => flipFlopD:ffd13.c
clk => flipFlopD:ffd14.c
clk => flipFlopD:ffd15.c
load => flipFlopD:ffd0.e
load => flipFlopD:ffd1.e
load => flipFlopD:ffd2.e
load => flipFlopD:ffd3.e
load => flipFlopD:ffd4.e
load => flipFlopD:ffd5.e
load => flipFlopD:ffd6.e
load => flipFlopD:ffd7.e
load => flipFlopD:ffd8.e
load => flipFlopD:ffd9.e
load => flipFlopD:ffd10.e
load => flipFlopD:ffd11.e
load => flipFlopD:ffd12.e
load => flipFlopD:ffd13.e
load => flipFlopD:ffd14.e
load => flipFlopD:ffd15.e
i[0] => flipFlopD:ffd0.D
i[1] => flipFlopD:ffd1.D
i[2] => flipFlopD:ffd2.D
i[3] => flipFlopD:ffd3.D
i[4] => flipFlopD:ffd4.D
i[5] => flipFlopD:ffd5.D
i[6] => flipFlopD:ffd6.D
i[7] => flipFlopD:ffd7.D
i[8] => flipFlopD:ffd8.D
i[9] => flipFlopD:ffd9.D
i[10] => flipFlopD:ffd10.D
i[11] => flipFlopD:ffd11.D
i[12] => flipFlopD:ffd12.D
i[13] => flipFlopD:ffd13.D
i[14] => flipFlopD:ffd14.D
i[15] => flipFlopD:ffd15.D
Q[0] <= flipFlopD:ffd0.Q
Q[1] <= flipFlopD:ffd1.Q
Q[2] <= flipFlopD:ffd2.Q
Q[3] <= flipFlopD:ffd3.Q
Q[4] <= flipFlopD:ffd4.Q
Q[5] <= flipFlopD:ffd5.Q
Q[6] <= flipFlopD:ffd6.Q
Q[7] <= flipFlopD:ffd7.Q
Q[8] <= flipFlopD:ffd8.Q
Q[9] <= flipFlopD:ffd9.Q
Q[10] <= flipFlopD:ffd10.Q
Q[11] <= flipFlopD:ffd11.Q
Q[12] <= flipFlopD:ffd12.Q
Q[13] <= flipFlopD:ffd13.Q
Q[14] <= flipFlopD:ffd14.Q
Q[15] <= flipFlopD:ffd15.Q


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:11:reg|flipFlopD:ffd0
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:11:reg|flipFlopD:ffd1
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:11:reg|flipFlopD:ffd2
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:11:reg|flipFlopD:ffd3
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:11:reg|flipFlopD:ffd4
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:11:reg|flipFlopD:ffd5
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:11:reg|flipFlopD:ffd6
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:11:reg|flipFlopD:ffd7
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:11:reg|flipFlopD:ffd8
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:11:reg|flipFlopD:ffd9
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:11:reg|flipFlopD:ffd10
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:11:reg|flipFlopD:ffd11
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:11:reg|flipFlopD:ffd12
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:11:reg|flipFlopD:ffd13
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:11:reg|flipFlopD:ffd14
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:11:reg|flipFlopD:ffd15
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|buffer3Estados:\gen_regs:11:b3eA
c => q[0].OE
c => q[1].OE
c => q[2].OE
c => q[3].OE
c => q[4].OE
c => q[5].OE
c => q[6].OE
c => q[7].OE
c => q[8].OE
c => q[9].OE
c => q[10].OE
c => q[11].OE
c => q[12].OE
c => q[13].OE
c => q[14].OE
c => q[15].OE
i[0] => q[0].DATAIN
i[1] => q[1].DATAIN
i[2] => q[2].DATAIN
i[3] => q[3].DATAIN
i[4] => q[4].DATAIN
i[5] => q[5].DATAIN
i[6] => q[6].DATAIN
i[7] => q[7].DATAIN
i[8] => q[8].DATAIN
i[9] => q[9].DATAIN
i[10] => q[10].DATAIN
i[11] => q[11].DATAIN
i[12] => q[12].DATAIN
i[13] => q[13].DATAIN
i[14] => q[14].DATAIN
i[15] => q[15].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|buffer3Estados:\gen_regs:11:b3eB
c => q[0].OE
c => q[1].OE
c => q[2].OE
c => q[3].OE
c => q[4].OE
c => q[5].OE
c => q[6].OE
c => q[7].OE
c => q[8].OE
c => q[9].OE
c => q[10].OE
c => q[11].OE
c => q[12].OE
c => q[13].OE
c => q[14].OE
c => q[15].OE
i[0] => q[0].DATAIN
i[1] => q[1].DATAIN
i[2] => q[2].DATAIN
i[3] => q[3].DATAIN
i[4] => q[4].DATAIN
i[5] => q[5].DATAIN
i[6] => q[6].DATAIN
i[7] => q[7].DATAIN
i[8] => q[8].DATAIN
i[9] => q[9].DATAIN
i[10] => q[10].DATAIN
i[11] => q[11].DATAIN
i[12] => q[12].DATAIN
i[13] => q[13].DATAIN
i[14] => q[14].DATAIN
i[15] => q[15].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:12:reg
clk => flipFlopD:ffd0.c
clk => flipFlopD:ffd1.c
clk => flipFlopD:ffd2.c
clk => flipFlopD:ffd3.c
clk => flipFlopD:ffd4.c
clk => flipFlopD:ffd5.c
clk => flipFlopD:ffd6.c
clk => flipFlopD:ffd7.c
clk => flipFlopD:ffd8.c
clk => flipFlopD:ffd9.c
clk => flipFlopD:ffd10.c
clk => flipFlopD:ffd11.c
clk => flipFlopD:ffd12.c
clk => flipFlopD:ffd13.c
clk => flipFlopD:ffd14.c
clk => flipFlopD:ffd15.c
load => flipFlopD:ffd0.e
load => flipFlopD:ffd1.e
load => flipFlopD:ffd2.e
load => flipFlopD:ffd3.e
load => flipFlopD:ffd4.e
load => flipFlopD:ffd5.e
load => flipFlopD:ffd6.e
load => flipFlopD:ffd7.e
load => flipFlopD:ffd8.e
load => flipFlopD:ffd9.e
load => flipFlopD:ffd10.e
load => flipFlopD:ffd11.e
load => flipFlopD:ffd12.e
load => flipFlopD:ffd13.e
load => flipFlopD:ffd14.e
load => flipFlopD:ffd15.e
i[0] => flipFlopD:ffd0.D
i[1] => flipFlopD:ffd1.D
i[2] => flipFlopD:ffd2.D
i[3] => flipFlopD:ffd3.D
i[4] => flipFlopD:ffd4.D
i[5] => flipFlopD:ffd5.D
i[6] => flipFlopD:ffd6.D
i[7] => flipFlopD:ffd7.D
i[8] => flipFlopD:ffd8.D
i[9] => flipFlopD:ffd9.D
i[10] => flipFlopD:ffd10.D
i[11] => flipFlopD:ffd11.D
i[12] => flipFlopD:ffd12.D
i[13] => flipFlopD:ffd13.D
i[14] => flipFlopD:ffd14.D
i[15] => flipFlopD:ffd15.D
Q[0] <= flipFlopD:ffd0.Q
Q[1] <= flipFlopD:ffd1.Q
Q[2] <= flipFlopD:ffd2.Q
Q[3] <= flipFlopD:ffd3.Q
Q[4] <= flipFlopD:ffd4.Q
Q[5] <= flipFlopD:ffd5.Q
Q[6] <= flipFlopD:ffd6.Q
Q[7] <= flipFlopD:ffd7.Q
Q[8] <= flipFlopD:ffd8.Q
Q[9] <= flipFlopD:ffd9.Q
Q[10] <= flipFlopD:ffd10.Q
Q[11] <= flipFlopD:ffd11.Q
Q[12] <= flipFlopD:ffd12.Q
Q[13] <= flipFlopD:ffd13.Q
Q[14] <= flipFlopD:ffd14.Q
Q[15] <= flipFlopD:ffd15.Q


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:12:reg|flipFlopD:ffd0
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:12:reg|flipFlopD:ffd1
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:12:reg|flipFlopD:ffd2
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:12:reg|flipFlopD:ffd3
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:12:reg|flipFlopD:ffd4
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:12:reg|flipFlopD:ffd5
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:12:reg|flipFlopD:ffd6
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:12:reg|flipFlopD:ffd7
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:12:reg|flipFlopD:ffd8
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:12:reg|flipFlopD:ffd9
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:12:reg|flipFlopD:ffd10
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:12:reg|flipFlopD:ffd11
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:12:reg|flipFlopD:ffd12
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:12:reg|flipFlopD:ffd13
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:12:reg|flipFlopD:ffd14
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:12:reg|flipFlopD:ffd15
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|buffer3Estados:\gen_regs:12:b3eA
c => q[0].OE
c => q[1].OE
c => q[2].OE
c => q[3].OE
c => q[4].OE
c => q[5].OE
c => q[6].OE
c => q[7].OE
c => q[8].OE
c => q[9].OE
c => q[10].OE
c => q[11].OE
c => q[12].OE
c => q[13].OE
c => q[14].OE
c => q[15].OE
i[0] => q[0].DATAIN
i[1] => q[1].DATAIN
i[2] => q[2].DATAIN
i[3] => q[3].DATAIN
i[4] => q[4].DATAIN
i[5] => q[5].DATAIN
i[6] => q[6].DATAIN
i[7] => q[7].DATAIN
i[8] => q[8].DATAIN
i[9] => q[9].DATAIN
i[10] => q[10].DATAIN
i[11] => q[11].DATAIN
i[12] => q[12].DATAIN
i[13] => q[13].DATAIN
i[14] => q[14].DATAIN
i[15] => q[15].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|buffer3Estados:\gen_regs:12:b3eB
c => q[0].OE
c => q[1].OE
c => q[2].OE
c => q[3].OE
c => q[4].OE
c => q[5].OE
c => q[6].OE
c => q[7].OE
c => q[8].OE
c => q[9].OE
c => q[10].OE
c => q[11].OE
c => q[12].OE
c => q[13].OE
c => q[14].OE
c => q[15].OE
i[0] => q[0].DATAIN
i[1] => q[1].DATAIN
i[2] => q[2].DATAIN
i[3] => q[3].DATAIN
i[4] => q[4].DATAIN
i[5] => q[5].DATAIN
i[6] => q[6].DATAIN
i[7] => q[7].DATAIN
i[8] => q[8].DATAIN
i[9] => q[9].DATAIN
i[10] => q[10].DATAIN
i[11] => q[11].DATAIN
i[12] => q[12].DATAIN
i[13] => q[13].DATAIN
i[14] => q[14].DATAIN
i[15] => q[15].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:13:reg
clk => flipFlopD:ffd0.c
clk => flipFlopD:ffd1.c
clk => flipFlopD:ffd2.c
clk => flipFlopD:ffd3.c
clk => flipFlopD:ffd4.c
clk => flipFlopD:ffd5.c
clk => flipFlopD:ffd6.c
clk => flipFlopD:ffd7.c
clk => flipFlopD:ffd8.c
clk => flipFlopD:ffd9.c
clk => flipFlopD:ffd10.c
clk => flipFlopD:ffd11.c
clk => flipFlopD:ffd12.c
clk => flipFlopD:ffd13.c
clk => flipFlopD:ffd14.c
clk => flipFlopD:ffd15.c
load => flipFlopD:ffd0.e
load => flipFlopD:ffd1.e
load => flipFlopD:ffd2.e
load => flipFlopD:ffd3.e
load => flipFlopD:ffd4.e
load => flipFlopD:ffd5.e
load => flipFlopD:ffd6.e
load => flipFlopD:ffd7.e
load => flipFlopD:ffd8.e
load => flipFlopD:ffd9.e
load => flipFlopD:ffd10.e
load => flipFlopD:ffd11.e
load => flipFlopD:ffd12.e
load => flipFlopD:ffd13.e
load => flipFlopD:ffd14.e
load => flipFlopD:ffd15.e
i[0] => flipFlopD:ffd0.D
i[1] => flipFlopD:ffd1.D
i[2] => flipFlopD:ffd2.D
i[3] => flipFlopD:ffd3.D
i[4] => flipFlopD:ffd4.D
i[5] => flipFlopD:ffd5.D
i[6] => flipFlopD:ffd6.D
i[7] => flipFlopD:ffd7.D
i[8] => flipFlopD:ffd8.D
i[9] => flipFlopD:ffd9.D
i[10] => flipFlopD:ffd10.D
i[11] => flipFlopD:ffd11.D
i[12] => flipFlopD:ffd12.D
i[13] => flipFlopD:ffd13.D
i[14] => flipFlopD:ffd14.D
i[15] => flipFlopD:ffd15.D
Q[0] <= flipFlopD:ffd0.Q
Q[1] <= flipFlopD:ffd1.Q
Q[2] <= flipFlopD:ffd2.Q
Q[3] <= flipFlopD:ffd3.Q
Q[4] <= flipFlopD:ffd4.Q
Q[5] <= flipFlopD:ffd5.Q
Q[6] <= flipFlopD:ffd6.Q
Q[7] <= flipFlopD:ffd7.Q
Q[8] <= flipFlopD:ffd8.Q
Q[9] <= flipFlopD:ffd9.Q
Q[10] <= flipFlopD:ffd10.Q
Q[11] <= flipFlopD:ffd11.Q
Q[12] <= flipFlopD:ffd12.Q
Q[13] <= flipFlopD:ffd13.Q
Q[14] <= flipFlopD:ffd14.Q
Q[15] <= flipFlopD:ffd15.Q


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:13:reg|flipFlopD:ffd0
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:13:reg|flipFlopD:ffd1
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:13:reg|flipFlopD:ffd2
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:13:reg|flipFlopD:ffd3
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:13:reg|flipFlopD:ffd4
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:13:reg|flipFlopD:ffd5
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:13:reg|flipFlopD:ffd6
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:13:reg|flipFlopD:ffd7
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:13:reg|flipFlopD:ffd8
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:13:reg|flipFlopD:ffd9
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:13:reg|flipFlopD:ffd10
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:13:reg|flipFlopD:ffd11
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:13:reg|flipFlopD:ffd12
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:13:reg|flipFlopD:ffd13
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:13:reg|flipFlopD:ffd14
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:13:reg|flipFlopD:ffd15
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|buffer3Estados:\gen_regs:13:b3eA
c => q[0].OE
c => q[1].OE
c => q[2].OE
c => q[3].OE
c => q[4].OE
c => q[5].OE
c => q[6].OE
c => q[7].OE
c => q[8].OE
c => q[9].OE
c => q[10].OE
c => q[11].OE
c => q[12].OE
c => q[13].OE
c => q[14].OE
c => q[15].OE
i[0] => q[0].DATAIN
i[1] => q[1].DATAIN
i[2] => q[2].DATAIN
i[3] => q[3].DATAIN
i[4] => q[4].DATAIN
i[5] => q[5].DATAIN
i[6] => q[6].DATAIN
i[7] => q[7].DATAIN
i[8] => q[8].DATAIN
i[9] => q[9].DATAIN
i[10] => q[10].DATAIN
i[11] => q[11].DATAIN
i[12] => q[12].DATAIN
i[13] => q[13].DATAIN
i[14] => q[14].DATAIN
i[15] => q[15].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|buffer3Estados:\gen_regs:13:b3eB
c => q[0].OE
c => q[1].OE
c => q[2].OE
c => q[3].OE
c => q[4].OE
c => q[5].OE
c => q[6].OE
c => q[7].OE
c => q[8].OE
c => q[9].OE
c => q[10].OE
c => q[11].OE
c => q[12].OE
c => q[13].OE
c => q[14].OE
c => q[15].OE
i[0] => q[0].DATAIN
i[1] => q[1].DATAIN
i[2] => q[2].DATAIN
i[3] => q[3].DATAIN
i[4] => q[4].DATAIN
i[5] => q[5].DATAIN
i[6] => q[6].DATAIN
i[7] => q[7].DATAIN
i[8] => q[8].DATAIN
i[9] => q[9].DATAIN
i[10] => q[10].DATAIN
i[11] => q[11].DATAIN
i[12] => q[12].DATAIN
i[13] => q[13].DATAIN
i[14] => q[14].DATAIN
i[15] => q[15].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:14:reg
clk => flipFlopD:ffd0.c
clk => flipFlopD:ffd1.c
clk => flipFlopD:ffd2.c
clk => flipFlopD:ffd3.c
clk => flipFlopD:ffd4.c
clk => flipFlopD:ffd5.c
clk => flipFlopD:ffd6.c
clk => flipFlopD:ffd7.c
clk => flipFlopD:ffd8.c
clk => flipFlopD:ffd9.c
clk => flipFlopD:ffd10.c
clk => flipFlopD:ffd11.c
clk => flipFlopD:ffd12.c
clk => flipFlopD:ffd13.c
clk => flipFlopD:ffd14.c
clk => flipFlopD:ffd15.c
load => flipFlopD:ffd0.e
load => flipFlopD:ffd1.e
load => flipFlopD:ffd2.e
load => flipFlopD:ffd3.e
load => flipFlopD:ffd4.e
load => flipFlopD:ffd5.e
load => flipFlopD:ffd6.e
load => flipFlopD:ffd7.e
load => flipFlopD:ffd8.e
load => flipFlopD:ffd9.e
load => flipFlopD:ffd10.e
load => flipFlopD:ffd11.e
load => flipFlopD:ffd12.e
load => flipFlopD:ffd13.e
load => flipFlopD:ffd14.e
load => flipFlopD:ffd15.e
i[0] => flipFlopD:ffd0.D
i[1] => flipFlopD:ffd1.D
i[2] => flipFlopD:ffd2.D
i[3] => flipFlopD:ffd3.D
i[4] => flipFlopD:ffd4.D
i[5] => flipFlopD:ffd5.D
i[6] => flipFlopD:ffd6.D
i[7] => flipFlopD:ffd7.D
i[8] => flipFlopD:ffd8.D
i[9] => flipFlopD:ffd9.D
i[10] => flipFlopD:ffd10.D
i[11] => flipFlopD:ffd11.D
i[12] => flipFlopD:ffd12.D
i[13] => flipFlopD:ffd13.D
i[14] => flipFlopD:ffd14.D
i[15] => flipFlopD:ffd15.D
Q[0] <= flipFlopD:ffd0.Q
Q[1] <= flipFlopD:ffd1.Q
Q[2] <= flipFlopD:ffd2.Q
Q[3] <= flipFlopD:ffd3.Q
Q[4] <= flipFlopD:ffd4.Q
Q[5] <= flipFlopD:ffd5.Q
Q[6] <= flipFlopD:ffd6.Q
Q[7] <= flipFlopD:ffd7.Q
Q[8] <= flipFlopD:ffd8.Q
Q[9] <= flipFlopD:ffd9.Q
Q[10] <= flipFlopD:ffd10.Q
Q[11] <= flipFlopD:ffd11.Q
Q[12] <= flipFlopD:ffd12.Q
Q[13] <= flipFlopD:ffd13.Q
Q[14] <= flipFlopD:ffd14.Q
Q[15] <= flipFlopD:ffd15.Q


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:14:reg|flipFlopD:ffd0
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:14:reg|flipFlopD:ffd1
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:14:reg|flipFlopD:ffd2
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:14:reg|flipFlopD:ffd3
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:14:reg|flipFlopD:ffd4
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:14:reg|flipFlopD:ffd5
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:14:reg|flipFlopD:ffd6
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:14:reg|flipFlopD:ffd7
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:14:reg|flipFlopD:ffd8
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:14:reg|flipFlopD:ffd9
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:14:reg|flipFlopD:ffd10
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:14:reg|flipFlopD:ffd11
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:14:reg|flipFlopD:ffd12
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:14:reg|flipFlopD:ffd13
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:14:reg|flipFlopD:ffd14
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:14:reg|flipFlopD:ffd15
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|buffer3Estados:\gen_regs:14:b3eA
c => q[0].OE
c => q[1].OE
c => q[2].OE
c => q[3].OE
c => q[4].OE
c => q[5].OE
c => q[6].OE
c => q[7].OE
c => q[8].OE
c => q[9].OE
c => q[10].OE
c => q[11].OE
c => q[12].OE
c => q[13].OE
c => q[14].OE
c => q[15].OE
i[0] => q[0].DATAIN
i[1] => q[1].DATAIN
i[2] => q[2].DATAIN
i[3] => q[3].DATAIN
i[4] => q[4].DATAIN
i[5] => q[5].DATAIN
i[6] => q[6].DATAIN
i[7] => q[7].DATAIN
i[8] => q[8].DATAIN
i[9] => q[9].DATAIN
i[10] => q[10].DATAIN
i[11] => q[11].DATAIN
i[12] => q[12].DATAIN
i[13] => q[13].DATAIN
i[14] => q[14].DATAIN
i[15] => q[15].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|buffer3Estados:\gen_regs:14:b3eB
c => q[0].OE
c => q[1].OE
c => q[2].OE
c => q[3].OE
c => q[4].OE
c => q[5].OE
c => q[6].OE
c => q[7].OE
c => q[8].OE
c => q[9].OE
c => q[10].OE
c => q[11].OE
c => q[12].OE
c => q[13].OE
c => q[14].OE
c => q[15].OE
i[0] => q[0].DATAIN
i[1] => q[1].DATAIN
i[2] => q[2].DATAIN
i[3] => q[3].DATAIN
i[4] => q[4].DATAIN
i[5] => q[5].DATAIN
i[6] => q[6].DATAIN
i[7] => q[7].DATAIN
i[8] => q[8].DATAIN
i[9] => q[9].DATAIN
i[10] => q[10].DATAIN
i[11] => q[11].DATAIN
i[12] => q[12].DATAIN
i[13] => q[13].DATAIN
i[14] => q[14].DATAIN
i[15] => q[15].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:15:reg
clk => flipFlopD:ffd0.c
clk => flipFlopD:ffd1.c
clk => flipFlopD:ffd2.c
clk => flipFlopD:ffd3.c
clk => flipFlopD:ffd4.c
clk => flipFlopD:ffd5.c
clk => flipFlopD:ffd6.c
clk => flipFlopD:ffd7.c
clk => flipFlopD:ffd8.c
clk => flipFlopD:ffd9.c
clk => flipFlopD:ffd10.c
clk => flipFlopD:ffd11.c
clk => flipFlopD:ffd12.c
clk => flipFlopD:ffd13.c
clk => flipFlopD:ffd14.c
clk => flipFlopD:ffd15.c
load => flipFlopD:ffd0.e
load => flipFlopD:ffd1.e
load => flipFlopD:ffd2.e
load => flipFlopD:ffd3.e
load => flipFlopD:ffd4.e
load => flipFlopD:ffd5.e
load => flipFlopD:ffd6.e
load => flipFlopD:ffd7.e
load => flipFlopD:ffd8.e
load => flipFlopD:ffd9.e
load => flipFlopD:ffd10.e
load => flipFlopD:ffd11.e
load => flipFlopD:ffd12.e
load => flipFlopD:ffd13.e
load => flipFlopD:ffd14.e
load => flipFlopD:ffd15.e
i[0] => flipFlopD:ffd0.D
i[1] => flipFlopD:ffd1.D
i[2] => flipFlopD:ffd2.D
i[3] => flipFlopD:ffd3.D
i[4] => flipFlopD:ffd4.D
i[5] => flipFlopD:ffd5.D
i[6] => flipFlopD:ffd6.D
i[7] => flipFlopD:ffd7.D
i[8] => flipFlopD:ffd8.D
i[9] => flipFlopD:ffd9.D
i[10] => flipFlopD:ffd10.D
i[11] => flipFlopD:ffd11.D
i[12] => flipFlopD:ffd12.D
i[13] => flipFlopD:ffd13.D
i[14] => flipFlopD:ffd14.D
i[15] => flipFlopD:ffd15.D
Q[0] <= flipFlopD:ffd0.Q
Q[1] <= flipFlopD:ffd1.Q
Q[2] <= flipFlopD:ffd2.Q
Q[3] <= flipFlopD:ffd3.Q
Q[4] <= flipFlopD:ffd4.Q
Q[5] <= flipFlopD:ffd5.Q
Q[6] <= flipFlopD:ffd6.Q
Q[7] <= flipFlopD:ffd7.Q
Q[8] <= flipFlopD:ffd8.Q
Q[9] <= flipFlopD:ffd9.Q
Q[10] <= flipFlopD:ffd10.Q
Q[11] <= flipFlopD:ffd11.Q
Q[12] <= flipFlopD:ffd12.Q
Q[13] <= flipFlopD:ffd13.Q
Q[14] <= flipFlopD:ffd14.Q
Q[15] <= flipFlopD:ffd15.Q


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:15:reg|flipFlopD:ffd0
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:15:reg|flipFlopD:ffd1
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:15:reg|flipFlopD:ffd2
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:15:reg|flipFlopD:ffd3
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:15:reg|flipFlopD:ffd4
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:15:reg|flipFlopD:ffd5
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:15:reg|flipFlopD:ffd6
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:15:reg|flipFlopD:ffd7
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:15:reg|flipFlopD:ffd8
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:15:reg|flipFlopD:ffd9
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:15:reg|flipFlopD:ffd10
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:15:reg|flipFlopD:ffd11
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:15:reg|flipFlopD:ffd12
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:15:reg|flipFlopD:ffd13
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:15:reg|flipFlopD:ffd14
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:15:reg|flipFlopD:ffd15
D => Q.OUTPUTSELECT
D => Q.OUTPUTSELECT
c => Q~reg0.CLK
e => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|buffer3Estados:\gen_regs:15:b3eA
c => q[0].OE
c => q[1].OE
c => q[2].OE
c => q[3].OE
c => q[4].OE
c => q[5].OE
c => q[6].OE
c => q[7].OE
c => q[8].OE
c => q[9].OE
c => q[10].OE
c => q[11].OE
c => q[12].OE
c => q[13].OE
c => q[14].OE
c => q[15].OE
i[0] => q[0].DATAIN
i[1] => q[1].DATAIN
i[2] => q[2].DATAIN
i[3] => q[3].DATAIN
i[4] => q[4].DATAIN
i[5] => q[5].DATAIN
i[6] => q[6].DATAIN
i[7] => q[7].DATAIN
i[8] => q[8].DATAIN
i[9] => q[9].DATAIN
i[10] => q[10].DATAIN
i[11] => q[11].DATAIN
i[12] => q[12].DATAIN
i[13] => q[13].DATAIN
i[14] => q[14].DATAIN
i[15] => q[15].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|bancoRegistradores:bregs|buffer3Estados:\gen_regs:15:b3eB
c => q[0].OE
c => q[1].OE
c => q[2].OE
c => q[3].OE
c => q[4].OE
c => q[5].OE
c => q[6].OE
c => q[7].OE
c => q[8].OE
c => q[9].OE
c => q[10].OE
c => q[11].OE
c => q[12].OE
c => q[13].OE
c => q[14].OE
c => q[15].OE
i[0] => q[0].DATAIN
i[1] => q[1].DATAIN
i[2] => q[2].DATAIN
i[3] => q[3].DATAIN
i[4] => q[4].DATAIN
i[5] => q[5].DATAIN
i[6] => q[6].DATAIN
i[7] => q[7].DATAIN
i[8] => q[8].DATAIN
i[9] => q[9].DATAIN
i[10] => q[10].DATAIN
i[11] => q[11].DATAIN
i[12] => q[12].DATAIN
i[13] => q[13].DATAIN
i[14] => q[14].DATAIN
i[15] => q[15].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|compZero:cpz
data_in[0] => Equal0.IN15
data_in[1] => Equal0.IN14
data_in[2] => Equal0.IN13
data_in[3] => Equal0.IN12
data_in[4] => Equal0.IN11
data_in[5] => Equal0.IN10
data_in[6] => Equal0.IN9
data_in[7] => Equal0.IN8
data_in[8] => Equal0.IN7
data_in[9] => Equal0.IN6
data_in[10] => Equal0.IN5
data_in[11] => Equal0.IN4
data_in[12] => Equal0.IN3
data_in[13] => Equal0.IN2
data_in[14] => Equal0.IN1
data_in[15] => Equal0.IN0
Rp_zero <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al
s0 => extensorAL:ext.s0
s1 => extensorAL:ext.s1
E_D => circuito_deslocador:cd.E_D
DES => mux2x1:mux.s
A[0] => barrelShifter:bs.inRa[0]
A[1] => barrelShifter:bs.inRa[1]
A[2] => barrelShifter:bs.inRa[2]
A[3] => barrelShifter:bs.inRa[3]
A[4] => barrelShifter:bs.inRa[4]
A[5] => barrelShifter:bs.inRa[5]
A[6] => barrelShifter:bs.inRa[6]
A[7] => barrelShifter:bs.inRa[7]
A[8] => barrelShifter:bs.inRa[8]
A[9] => barrelShifter:bs.inRa[9]
A[10] => barrelShifter:bs.inRa[10]
A[11] => barrelShifter:bs.inRa[11]
A[12] => barrelShifter:bs.inRa[12]
A[13] => barrelShifter:bs.inRa[13]
A[14] => barrelShifter:bs.inRa[14]
A[15] => barrelShifter:bs.inRa[15]
B[0] => extensorAL:ext.rb[0]
B[0] => mux2x1:mux.B[0]
B[1] => extensorAL:ext.rb[1]
B[1] => mux2x1:mux.B[1]
B[2] => extensorAL:ext.rb[2]
B[2] => mux2x1:mux.B[2]
B[3] => extensorAL:ext.rb[3]
B[3] => mux2x1:mux.B[3]
B[4] => extensorAL:ext.rb[4]
B[4] => mux2x1:mux.B[4]
B[5] => extensorAL:ext.rb[5]
B[5] => mux2x1:mux.B[5]
B[6] => extensorAL:ext.rb[6]
B[6] => mux2x1:mux.B[6]
B[7] => extensorAL:ext.rb[7]
B[7] => mux2x1:mux.B[7]
B[8] => extensorAL:ext.rb[8]
B[8] => mux2x1:mux.B[8]
B[9] => extensorAL:ext.rb[9]
B[9] => mux2x1:mux.B[9]
B[10] => extensorAL:ext.rb[10]
B[10] => mux2x1:mux.B[10]
B[11] => extensorAL:ext.rb[11]
B[11] => mux2x1:mux.B[11]
B[12] => extensorAL:ext.rb[12]
B[12] => mux2x1:mux.B[12]
B[13] => extensorAL:ext.rb[13]
B[13] => mux2x1:mux.B[13]
B[14] => extensorAL:ext.rb[14]
B[14] => mux2x1:mux.B[14]
B[15] => extensorAL:ext.rb[15]
B[15] => mux2x1:mux.B[15]
res[0] <= somador:sum.S[0]
res[1] <= somador:sum.S[1]
res[2] <= somador:sum.S[2]
res[3] <= somador:sum.S[3]
res[4] <= somador:sum.S[4]
res[5] <= somador:sum.S[5]
res[6] <= somador:sum.S[6]
res[7] <= somador:sum.S[7]
res[8] <= somador:sum.S[8]
res[9] <= somador:sum.S[9]
res[10] <= somador:sum.S[10]
res[11] <= somador:sum.S[11]
res[12] <= somador:sum.S[12]
res[13] <= somador:sum.S[13]
res[14] <= somador:sum.S[14]
res[15] <= somador:sum.S[15]


|processador|datapath:dataP|ALU:al|mux2x1:mux
s => d[0].OUTPUTSELECT
s => d[1].OUTPUTSELECT
s => d[2].OUTPUTSELECT
s => d[3].OUTPUTSELECT
s => d[4].OUTPUTSELECT
s => d[5].OUTPUTSELECT
s => d[6].OUTPUTSELECT
s => d[7].OUTPUTSELECT
s => d[8].OUTPUTSELECT
s => d[9].OUTPUTSELECT
s => d[10].OUTPUTSELECT
s => d[11].OUTPUTSELECT
s => d[12].OUTPUTSELECT
s => d[13].OUTPUTSELECT
s => d[14].OUTPUTSELECT
s => d[15].OUTPUTSELECT
A[0] => d[0].DATAB
A[1] => d[1].DATAB
A[2] => d[2].DATAB
A[3] => d[3].DATAB
A[4] => d[4].DATAB
A[5] => d[5].DATAB
A[6] => d[6].DATAB
A[7] => d[7].DATAB
A[8] => d[8].DATAB
A[9] => d[9].DATAB
A[10] => d[10].DATAB
A[11] => d[11].DATAB
A[12] => d[12].DATAB
A[13] => d[13].DATAB
A[14] => d[14].DATAB
A[15] => d[15].DATAB
B[0] => d[0].DATAA
B[1] => d[1].DATAA
B[2] => d[2].DATAA
B[3] => d[3].DATAA
B[4] => d[4].DATAA
B[5] => d[5].DATAA
B[6] => d[6].DATAA
B[7] => d[7].DATAA
B[8] => d[8].DATAA
B[9] => d[9].DATAA
B[10] => d[10].DATAA
B[11] => d[11].DATAA
B[12] => d[12].DATAA
B[13] => d[13].DATAA
B[14] => d[14].DATAA
B[15] => d[15].DATAA
d[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
d[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
d[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
d[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
d[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
d[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
d[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
d[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
d[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|circuito_deslocador:cd
E_D => shR1.IN0
E_D => shR2.IN0
E_D => shR4.IN0
E_D => shR8.IN0
E_D => shL1.IN0
E_D => shL2.IN0
E_D => shL4.IN0
E_D => shL8.IN0
rb[0] => shL1.IN1
rb[0] => shR1.IN1
rb[1] => shL2.IN1
rb[1] => shR2.IN1
rb[2] => shL4.IN1
rb[2] => shR4.IN1
rb[3] => shL8.IN1
rb[3] => shR8.IN1
rb[4] => ~NO_FANOUT~
rb[5] => ~NO_FANOUT~
rb[6] => ~NO_FANOUT~
rb[7] => ~NO_FANOUT~
rb[8] => ~NO_FANOUT~
rb[9] => ~NO_FANOUT~
rb[10] => ~NO_FANOUT~
rb[11] => ~NO_FANOUT~
rb[12] => ~NO_FANOUT~
rb[13] => ~NO_FANOUT~
rb[14] => ~NO_FANOUT~
rb[15] => ~NO_FANOUT~
shL1 <= shL1.DB_MAX_OUTPUT_PORT_TYPE
shR1 <= shR1.DB_MAX_OUTPUT_PORT_TYPE
shL2 <= shL2.DB_MAX_OUTPUT_PORT_TYPE
shR2 <= shR2.DB_MAX_OUTPUT_PORT_TYPE
shL4 <= shL4.DB_MAX_OUTPUT_PORT_TYPE
shR4 <= shR4.DB_MAX_OUTPUT_PORT_TYPE
shL8 <= shL8.DB_MAX_OUTPUT_PORT_TYPE
shR8 <= shR8.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs
shL1 => deslocador1bit:d1.shL
shR1 => deslocador1bit:d1.shR
shL2 => deslocador2bits:d2.shL
shR2 => deslocador2bits:d2.shR
shL4 => deslocador4bits:d4.shL
shR4 => deslocador4bits:d4.shR
shL8 => deslocador8bits:d8.shL
shR8 => deslocador8bits:d8.shR
inRa[0] => deslocador8bits:d8.i[0]
inRa[1] => deslocador8bits:d8.i[1]
inRa[2] => deslocador8bits:d8.i[2]
inRa[3] => deslocador8bits:d8.i[3]
inRa[4] => deslocador8bits:d8.i[4]
inRa[5] => deslocador8bits:d8.i[5]
inRa[6] => deslocador8bits:d8.i[6]
inRa[7] => deslocador8bits:d8.i[7]
inRa[8] => deslocador8bits:d8.i[8]
inRa[9] => deslocador8bits:d8.i[9]
inRa[10] => deslocador8bits:d8.i[10]
inRa[11] => deslocador8bits:d8.i[11]
inRa[12] => deslocador8bits:d8.i[12]
inRa[13] => deslocador8bits:d8.i[13]
inRa[14] => deslocador8bits:d8.i[14]
inRa[15] => deslocador8bits:d8.i[15]
outRa[0] <= deslocador1bit:d1.q[0]
outRa[1] <= deslocador1bit:d1.q[1]
outRa[2] <= deslocador1bit:d1.q[2]
outRa[3] <= deslocador1bit:d1.q[3]
outRa[4] <= deslocador1bit:d1.q[4]
outRa[5] <= deslocador1bit:d1.q[5]
outRa[6] <= deslocador1bit:d1.q[6]
outRa[7] <= deslocador1bit:d1.q[7]
outRa[8] <= deslocador1bit:d1.q[8]
outRa[9] <= deslocador1bit:d1.q[9]
outRa[10] <= deslocador1bit:d1.q[10]
outRa[11] <= deslocador1bit:d1.q[11]
outRa[12] <= deslocador1bit:d1.q[12]
outRa[13] <= deslocador1bit:d1.q[13]
outRa[14] <= deslocador1bit:d1.q[14]
outRa[15] <= deslocador1bit:d1.q[15]


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8
shL => mux3x1:m1.S0
shL => mux3x1:m2.S0
shL => mux3x1:m3.S0
shL => mux3x1:m4.S0
shL => mux3x1:m5.S0
shL => mux3x1:m6.S0
shL => mux3x1:m7.S0
shL => mux3x1:m8.S0
shL => mux3x1:m9.S0
shL => mux3x1:m10.S0
shL => mux3x1:m11.S0
shL => mux3x1:m12.S0
shL => mux3x1:m13.S0
shL => mux3x1:m14.S0
shL => mux3x1:m15.S0
shL => mux3x1:m16.S0
shR => mux3x1:m1.S1
shR => mux3x1:m2.S1
shR => mux3x1:m3.S1
shR => mux3x1:m4.S1
shR => mux3x1:m5.S1
shR => mux3x1:m6.S1
shR => mux3x1:m7.S1
shR => mux3x1:m8.S1
shR => mux3x1:m9.S1
shR => mux3x1:m10.S1
shR => mux3x1:m11.S1
shR => mux3x1:m12.S1
shR => mux3x1:m13.S1
shR => mux3x1:m14.S1
shR => mux3x1:m15.S1
shR => mux3x1:m16.S1
i[0] => mux3x1:m1.D0
i[0] => mux3x1:m9.D1
i[1] => mux3x1:m2.D0
i[1] => mux3x1:m10.D1
i[2] => mux3x1:m3.D0
i[2] => mux3x1:m11.D1
i[3] => mux3x1:m4.D0
i[3] => mux3x1:m12.D1
i[4] => mux3x1:m5.D0
i[4] => mux3x1:m13.D1
i[5] => mux3x1:m6.D0
i[5] => mux3x1:m14.D1
i[6] => mux3x1:m7.D0
i[6] => mux3x1:m15.D1
i[7] => mux3x1:m8.D0
i[7] => mux3x1:m16.D1
i[8] => mux3x1:m9.D0
i[8] => mux3x1:m1.D2
i[9] => mux3x1:m10.D0
i[9] => mux3x1:m2.D2
i[10] => mux3x1:m11.D0
i[10] => mux3x1:m3.D2
i[11] => mux3x1:m12.D0
i[11] => mux3x1:m4.D2
i[12] => mux3x1:m13.D0
i[12] => mux3x1:m5.D2
i[13] => mux3x1:m14.D0
i[13] => mux3x1:m6.D2
i[14] => mux3x1:m15.D0
i[14] => mux3x1:m7.D2
i[15] => mux3x1:m16.D0
i[15] => mux3x1:m8.D2
q[0] <= mux3x1:m1.d
q[1] <= mux3x1:m2.d
q[2] <= mux3x1:m3.d
q[3] <= mux3x1:m4.d
q[4] <= mux3x1:m5.d
q[5] <= mux3x1:m6.d
q[6] <= mux3x1:m7.d
q[7] <= mux3x1:m8.d
q[8] <= mux3x1:m9.d
q[9] <= mux3x1:m10.d
q[10] <= mux3x1:m11.d
q[11] <= mux3x1:m12.d
q[12] <= mux3x1:m13.d
q[13] <= mux3x1:m14.d
q[14] <= mux3x1:m15.d
q[15] <= mux3x1:m16.d


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m1
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m2
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m3
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m4
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m5
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m6
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m7
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m8
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m9
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m10
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m11
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m12
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m13
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m14
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m15
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m16
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4
shL => mux3x1:m1.S0
shL => mux3x1:m2.S0
shL => mux3x1:m3.S0
shL => mux3x1:m4.S0
shL => mux3x1:m5.S0
shL => mux3x1:m6.S0
shL => mux3x1:m7.S0
shL => mux3x1:m8.S0
shL => mux3x1:m9.S0
shL => mux3x1:m10.S0
shL => mux3x1:m11.S0
shL => mux3x1:m12.S0
shL => mux3x1:m13.S0
shL => mux3x1:m14.S0
shL => mux3x1:m15.S0
shL => mux3x1:m16.S0
shR => mux3x1:m1.S1
shR => mux3x1:m2.S1
shR => mux3x1:m3.S1
shR => mux3x1:m4.S1
shR => mux3x1:m5.S1
shR => mux3x1:m6.S1
shR => mux3x1:m7.S1
shR => mux3x1:m8.S1
shR => mux3x1:m9.S1
shR => mux3x1:m10.S1
shR => mux3x1:m11.S1
shR => mux3x1:m12.S1
shR => mux3x1:m13.S1
shR => mux3x1:m14.S1
shR => mux3x1:m15.S1
shR => mux3x1:m16.S1
i[0] => mux3x1:m1.D0
i[0] => mux3x1:m5.D1
i[1] => mux3x1:m2.D0
i[1] => mux3x1:m6.D1
i[2] => mux3x1:m3.D0
i[2] => mux3x1:m7.D1
i[3] => mux3x1:m4.D0
i[3] => mux3x1:m8.D1
i[4] => mux3x1:m5.D0
i[4] => mux3x1:m1.D2
i[4] => mux3x1:m9.D1
i[5] => mux3x1:m6.D0
i[5] => mux3x1:m2.D2
i[5] => mux3x1:m10.D1
i[6] => mux3x1:m7.D0
i[6] => mux3x1:m3.D2
i[6] => mux3x1:m11.D1
i[7] => mux3x1:m8.D0
i[7] => mux3x1:m4.D2
i[7] => mux3x1:m12.D1
i[8] => mux3x1:m9.D0
i[8] => mux3x1:m5.D2
i[8] => mux3x1:m13.D1
i[9] => mux3x1:m10.D0
i[9] => mux3x1:m6.D2
i[9] => mux3x1:m14.D1
i[10] => mux3x1:m11.D0
i[10] => mux3x1:m7.D2
i[10] => mux3x1:m15.D1
i[11] => mux3x1:m12.D0
i[11] => mux3x1:m8.D2
i[11] => mux3x1:m16.D1
i[12] => mux3x1:m13.D0
i[12] => mux3x1:m9.D2
i[13] => mux3x1:m14.D0
i[13] => mux3x1:m10.D2
i[14] => mux3x1:m15.D0
i[14] => mux3x1:m11.D2
i[15] => mux3x1:m16.D0
i[15] => mux3x1:m12.D2
q[0] <= mux3x1:m1.d
q[1] <= mux3x1:m2.d
q[2] <= mux3x1:m3.d
q[3] <= mux3x1:m4.d
q[4] <= mux3x1:m5.d
q[5] <= mux3x1:m6.d
q[6] <= mux3x1:m7.d
q[7] <= mux3x1:m8.d
q[8] <= mux3x1:m9.d
q[9] <= mux3x1:m10.d
q[10] <= mux3x1:m11.d
q[11] <= mux3x1:m12.d
q[12] <= mux3x1:m13.d
q[13] <= mux3x1:m14.d
q[14] <= mux3x1:m15.d
q[15] <= mux3x1:m16.d


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m1
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m2
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m3
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m4
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m5
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m6
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m7
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m8
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m9
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m10
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m11
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m12
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m13
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m14
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m15
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m16
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2
shL => mux3x1:m1.S0
shL => mux3x1:m2.S0
shL => mux3x1:m3.S0
shL => mux3x1:m4.S0
shL => mux3x1:m5.S0
shL => mux3x1:m6.S0
shL => mux3x1:m7.S0
shL => mux3x1:m8.S0
shL => mux3x1:m9.S0
shL => mux3x1:m10.S0
shL => mux3x1:m11.S0
shL => mux3x1:m12.S0
shL => mux3x1:m13.S0
shL => mux3x1:m14.S0
shL => mux3x1:m15.S0
shL => mux3x1:m16.S0
shR => mux3x1:m1.S1
shR => mux3x1:m2.S1
shR => mux3x1:m3.S1
shR => mux3x1:m4.S1
shR => mux3x1:m5.S1
shR => mux3x1:m6.S1
shR => mux3x1:m7.S1
shR => mux3x1:m8.S1
shR => mux3x1:m9.S1
shR => mux3x1:m10.S1
shR => mux3x1:m11.S1
shR => mux3x1:m12.S1
shR => mux3x1:m13.S1
shR => mux3x1:m14.S1
shR => mux3x1:m15.S1
shR => mux3x1:m16.S1
i[0] => mux3x1:m1.D0
i[0] => mux3x1:m3.D1
i[1] => mux3x1:m2.D0
i[1] => mux3x1:m4.D1
i[2] => mux3x1:m3.D0
i[2] => mux3x1:m1.D2
i[2] => mux3x1:m5.D1
i[3] => mux3x1:m4.D0
i[3] => mux3x1:m2.D2
i[3] => mux3x1:m6.D1
i[4] => mux3x1:m5.D0
i[4] => mux3x1:m3.D2
i[4] => mux3x1:m7.D1
i[5] => mux3x1:m6.D0
i[5] => mux3x1:m4.D2
i[5] => mux3x1:m8.D1
i[6] => mux3x1:m7.D0
i[6] => mux3x1:m5.D2
i[6] => mux3x1:m9.D1
i[7] => mux3x1:m8.D0
i[7] => mux3x1:m6.D2
i[7] => mux3x1:m10.D1
i[8] => mux3x1:m9.D0
i[8] => mux3x1:m7.D2
i[8] => mux3x1:m11.D1
i[9] => mux3x1:m10.D0
i[9] => mux3x1:m8.D2
i[9] => mux3x1:m12.D1
i[10] => mux3x1:m11.D0
i[10] => mux3x1:m9.D2
i[10] => mux3x1:m13.D1
i[11] => mux3x1:m12.D0
i[11] => mux3x1:m10.D2
i[11] => mux3x1:m14.D1
i[12] => mux3x1:m13.D0
i[12] => mux3x1:m11.D2
i[12] => mux3x1:m15.D1
i[13] => mux3x1:m14.D0
i[13] => mux3x1:m12.D2
i[13] => mux3x1:m16.D1
i[14] => mux3x1:m15.D0
i[14] => mux3x1:m13.D2
i[15] => mux3x1:m16.D0
i[15] => mux3x1:m14.D2
q[0] <= mux3x1:m1.d
q[1] <= mux3x1:m2.d
q[2] <= mux3x1:m3.d
q[3] <= mux3x1:m4.d
q[4] <= mux3x1:m5.d
q[5] <= mux3x1:m6.d
q[6] <= mux3x1:m7.d
q[7] <= mux3x1:m8.d
q[8] <= mux3x1:m9.d
q[9] <= mux3x1:m10.d
q[10] <= mux3x1:m11.d
q[11] <= mux3x1:m12.d
q[12] <= mux3x1:m13.d
q[13] <= mux3x1:m14.d
q[14] <= mux3x1:m15.d
q[15] <= mux3x1:m16.d


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m1
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m2
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m3
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m4
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m5
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m6
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m7
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m8
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m9
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m10
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m11
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m12
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m13
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m14
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m15
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m16
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1
shL => mux3x1:m1.S0
shL => mux3x1:m2.S0
shL => mux3x1:m3.S0
shL => mux3x1:m4.S0
shL => mux3x1:m5.S0
shL => mux3x1:m6.S0
shL => mux3x1:m7.S0
shL => mux3x1:m8.S0
shL => mux3x1:m9.S0
shL => mux3x1:m10.S0
shL => mux3x1:m11.S0
shL => mux3x1:m12.S0
shL => mux3x1:m13.S0
shL => mux3x1:m14.S0
shL => mux3x1:m15.S0
shL => mux3x1:m16.S0
shR => mux3x1:m1.S1
shR => mux3x1:m2.S1
shR => mux3x1:m3.S1
shR => mux3x1:m4.S1
shR => mux3x1:m5.S1
shR => mux3x1:m6.S1
shR => mux3x1:m7.S1
shR => mux3x1:m8.S1
shR => mux3x1:m9.S1
shR => mux3x1:m10.S1
shR => mux3x1:m11.S1
shR => mux3x1:m12.S1
shR => mux3x1:m13.S1
shR => mux3x1:m14.S1
shR => mux3x1:m15.S1
shR => mux3x1:m16.S1
i[0] => mux3x1:m1.D0
i[0] => mux3x1:m2.D1
i[1] => mux3x1:m2.D0
i[1] => mux3x1:m1.D2
i[1] => mux3x1:m3.D1
i[2] => mux3x1:m3.D0
i[2] => mux3x1:m2.D2
i[2] => mux3x1:m4.D1
i[3] => mux3x1:m4.D0
i[3] => mux3x1:m3.D2
i[3] => mux3x1:m5.D1
i[4] => mux3x1:m5.D0
i[4] => mux3x1:m4.D2
i[4] => mux3x1:m6.D1
i[5] => mux3x1:m6.D0
i[5] => mux3x1:m5.D2
i[5] => mux3x1:m7.D1
i[6] => mux3x1:m7.D0
i[6] => mux3x1:m6.D2
i[6] => mux3x1:m8.D1
i[7] => mux3x1:m8.D0
i[7] => mux3x1:m7.D2
i[7] => mux3x1:m9.D1
i[8] => mux3x1:m9.D0
i[8] => mux3x1:m8.D2
i[8] => mux3x1:m10.D1
i[9] => mux3x1:m10.D0
i[9] => mux3x1:m9.D2
i[9] => mux3x1:m11.D1
i[10] => mux3x1:m11.D0
i[10] => mux3x1:m10.D2
i[10] => mux3x1:m12.D1
i[11] => mux3x1:m12.D0
i[11] => mux3x1:m11.D2
i[11] => mux3x1:m13.D1
i[12] => mux3x1:m13.D0
i[12] => mux3x1:m12.D2
i[12] => mux3x1:m14.D1
i[13] => mux3x1:m14.D0
i[13] => mux3x1:m13.D2
i[13] => mux3x1:m15.D1
i[14] => mux3x1:m15.D0
i[14] => mux3x1:m14.D2
i[14] => mux3x1:m16.D1
i[15] => mux3x1:m16.D0
i[15] => mux3x1:m15.D2
q[0] <= mux3x1:m1.d
q[1] <= mux3x1:m2.d
q[2] <= mux3x1:m3.d
q[3] <= mux3x1:m4.d
q[4] <= mux3x1:m5.d
q[5] <= mux3x1:m6.d
q[6] <= mux3x1:m7.d
q[7] <= mux3x1:m8.d
q[8] <= mux3x1:m9.d
q[9] <= mux3x1:m10.d
q[10] <= mux3x1:m11.d
q[11] <= mux3x1:m12.d
q[12] <= mux3x1:m13.d
q[13] <= mux3x1:m14.d
q[14] <= mux3x1:m15.d
q[15] <= mux3x1:m16.d


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1|mux3x1:m1
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1|mux3x1:m2
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1|mux3x1:m3
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1|mux3x1:m4
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1|mux3x1:m5
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1|mux3x1:m6
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1|mux3x1:m7
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1|mux3x1:m8
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1|mux3x1:m9
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1|mux3x1:m10
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1|mux3x1:m11
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1|mux3x1:m12
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1|mux3x1:m13
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1|mux3x1:m14
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1|mux3x1:m15
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1|mux3x1:m16
D0 => d.DATAB
D1 => d.DATAB
D2 => d.DATAA
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
d <= d$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|extensorAL:ext
s1 => abext:ab0.s1
s1 => abext:ab1.s1
s1 => abext:ab2.s1
s1 => abext:ab3.s1
s1 => abext:ab4.s1
s1 => abext:ab5.s1
s1 => abext:ab6.s1
s1 => abext:ab7.s1
s1 => abext:ab8.s1
s1 => abext:ab9.s1
s1 => abext:ab10.s1
s1 => abext:ab11.s1
s1 => abext:ab12.s1
s1 => abext:ab13.s1
s1 => abext:ab14.s1
s1 => abext:ab15.s1
s1 => cinext:ci.s1
s0 => abext:ab0.s0
s0 => abext:ab1.s0
s0 => abext:ab2.s0
s0 => abext:ab3.s0
s0 => abext:ab4.s0
s0 => abext:ab5.s0
s0 => abext:ab6.s0
s0 => abext:ab7.s0
s0 => abext:ab8.s0
s0 => abext:ab9.s0
s0 => abext:ab10.s0
s0 => abext:ab11.s0
s0 => abext:ab12.s0
s0 => abext:ab13.s0
s0 => abext:ab14.s0
s0 => abext:ab15.s0
s0 => cinext:ci.s0
cin <= cinext:ci.cin
ra[0] => abext:ab0.a
ra[1] => abext:ab1.a
ra[2] => abext:ab2.a
ra[3] => abext:ab3.a
ra[4] => abext:ab4.a
ra[5] => abext:ab5.a
ra[6] => abext:ab6.a
ra[7] => abext:ab7.a
ra[8] => abext:ab8.a
ra[9] => abext:ab9.a
ra[10] => abext:ab10.a
ra[11] => abext:ab11.a
ra[12] => abext:ab12.a
ra[13] => abext:ab13.a
ra[14] => abext:ab14.a
ra[15] => abext:ab15.a
rb[0] => abext:ab0.b
rb[1] => abext:ab1.b
rb[2] => abext:ab2.b
rb[3] => abext:ab3.b
rb[4] => abext:ab4.b
rb[5] => abext:ab5.b
rb[6] => abext:ab6.b
rb[7] => abext:ab7.b
rb[8] => abext:ab8.b
rb[9] => abext:ab9.b
rb[10] => abext:ab10.b
rb[11] => abext:ab11.b
rb[12] => abext:ab12.b
rb[13] => abext:ab13.b
rb[14] => abext:ab14.b
rb[15] => abext:ab15.b
ira[0] <= abext:ab0.ia
ira[1] <= abext:ab1.ia
ira[2] <= abext:ab2.ia
ira[3] <= abext:ab3.ia
ira[4] <= abext:ab4.ia
ira[5] <= abext:ab5.ia
ira[6] <= abext:ab6.ia
ira[7] <= abext:ab7.ia
ira[8] <= abext:ab8.ia
ira[9] <= abext:ab9.ia
ira[10] <= abext:ab10.ia
ira[11] <= abext:ab11.ia
ira[12] <= abext:ab12.ia
ira[13] <= abext:ab13.ia
ira[14] <= abext:ab14.ia
ira[15] <= abext:ab15.ia
irb[0] <= abext:ab0.ib
irb[1] <= abext:ab1.ib
irb[2] <= abext:ab2.ib
irb[3] <= abext:ab3.ib
irb[4] <= abext:ab4.ib
irb[5] <= abext:ab5.ib
irb[6] <= abext:ab6.ib
irb[7] <= abext:ab7.ib
irb[8] <= abext:ab8.ib
irb[9] <= abext:ab9.ib
irb[10] <= abext:ab10.ib
irb[11] <= abext:ab11.ib
irb[12] <= abext:ab12.ib
irb[13] <= abext:ab13.ib
irb[14] <= abext:ab14.ib
irb[15] <= abext:ab15.ib


|processador|datapath:dataP|ALU:al|extensorAL:ext|abext:ab0
s1 => ib.IN0
s0 => ib.IN0
s0 => ib.IN1
a => ia.DATAIN
b => ib.IN1
b => ib.IN1
ia <= a.DB_MAX_OUTPUT_PORT_TYPE
ib <= ib.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|extensorAL:ext|abext:ab1
s1 => ib.IN0
s0 => ib.IN0
s0 => ib.IN1
a => ia.DATAIN
b => ib.IN1
b => ib.IN1
ia <= a.DB_MAX_OUTPUT_PORT_TYPE
ib <= ib.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|extensorAL:ext|abext:ab2
s1 => ib.IN0
s0 => ib.IN0
s0 => ib.IN1
a => ia.DATAIN
b => ib.IN1
b => ib.IN1
ia <= a.DB_MAX_OUTPUT_PORT_TYPE
ib <= ib.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|extensorAL:ext|abext:ab3
s1 => ib.IN0
s0 => ib.IN0
s0 => ib.IN1
a => ia.DATAIN
b => ib.IN1
b => ib.IN1
ia <= a.DB_MAX_OUTPUT_PORT_TYPE
ib <= ib.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|extensorAL:ext|abext:ab4
s1 => ib.IN0
s0 => ib.IN0
s0 => ib.IN1
a => ia.DATAIN
b => ib.IN1
b => ib.IN1
ia <= a.DB_MAX_OUTPUT_PORT_TYPE
ib <= ib.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|extensorAL:ext|abext:ab5
s1 => ib.IN0
s0 => ib.IN0
s0 => ib.IN1
a => ia.DATAIN
b => ib.IN1
b => ib.IN1
ia <= a.DB_MAX_OUTPUT_PORT_TYPE
ib <= ib.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|extensorAL:ext|abext:ab6
s1 => ib.IN0
s0 => ib.IN0
s0 => ib.IN1
a => ia.DATAIN
b => ib.IN1
b => ib.IN1
ia <= a.DB_MAX_OUTPUT_PORT_TYPE
ib <= ib.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|extensorAL:ext|abext:ab7
s1 => ib.IN0
s0 => ib.IN0
s0 => ib.IN1
a => ia.DATAIN
b => ib.IN1
b => ib.IN1
ia <= a.DB_MAX_OUTPUT_PORT_TYPE
ib <= ib.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|extensorAL:ext|abext:ab8
s1 => ib.IN0
s0 => ib.IN0
s0 => ib.IN1
a => ia.DATAIN
b => ib.IN1
b => ib.IN1
ia <= a.DB_MAX_OUTPUT_PORT_TYPE
ib <= ib.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|extensorAL:ext|abext:ab9
s1 => ib.IN0
s0 => ib.IN0
s0 => ib.IN1
a => ia.DATAIN
b => ib.IN1
b => ib.IN1
ia <= a.DB_MAX_OUTPUT_PORT_TYPE
ib <= ib.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|extensorAL:ext|abext:ab10
s1 => ib.IN0
s0 => ib.IN0
s0 => ib.IN1
a => ia.DATAIN
b => ib.IN1
b => ib.IN1
ia <= a.DB_MAX_OUTPUT_PORT_TYPE
ib <= ib.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|extensorAL:ext|abext:ab11
s1 => ib.IN0
s0 => ib.IN0
s0 => ib.IN1
a => ia.DATAIN
b => ib.IN1
b => ib.IN1
ia <= a.DB_MAX_OUTPUT_PORT_TYPE
ib <= ib.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|extensorAL:ext|abext:ab12
s1 => ib.IN0
s0 => ib.IN0
s0 => ib.IN1
a => ia.DATAIN
b => ib.IN1
b => ib.IN1
ia <= a.DB_MAX_OUTPUT_PORT_TYPE
ib <= ib.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|extensorAL:ext|abext:ab13
s1 => ib.IN0
s0 => ib.IN0
s0 => ib.IN1
a => ia.DATAIN
b => ib.IN1
b => ib.IN1
ia <= a.DB_MAX_OUTPUT_PORT_TYPE
ib <= ib.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|extensorAL:ext|abext:ab14
s1 => ib.IN0
s0 => ib.IN0
s0 => ib.IN1
a => ia.DATAIN
b => ib.IN1
b => ib.IN1
ia <= a.DB_MAX_OUTPUT_PORT_TYPE
ib <= ib.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|extensorAL:ext|abext:ab15
s1 => ib.IN0
s0 => ib.IN0
s0 => ib.IN1
a => ia.DATAIN
b => ib.IN1
b => ib.IN1
ia <= a.DB_MAX_OUTPUT_PORT_TYPE
ib <= ib.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|extensorAL:ext|cinext:ci
s1 => cin.IN0
s0 => cin.IN1
cin <= cin.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|somador:sum
ra[0] => full_adder:fa0.a
ra[1] => full_adder:fa1.a
ra[2] => full_adder:fa2.a
ra[3] => full_adder:fa3.a
ra[4] => full_adder:fa4.a
ra[5] => full_adder:fa5.a
ra[6] => full_adder:fa6.a
ra[7] => full_adder:fa7.a
ra[8] => full_adder:fa8.a
ra[9] => full_adder:fa9.a
ra[10] => full_adder:fa10.a
ra[11] => full_adder:fa11.a
ra[12] => full_adder:fa12.a
ra[13] => full_adder:fa13.a
ra[14] => full_adder:fa14.a
ra[15] => full_adder:fa15.a
rb[0] => full_adder:fa0.b
rb[1] => full_adder:fa1.b
rb[2] => full_adder:fa2.b
rb[3] => full_adder:fa3.b
rb[4] => full_adder:fa4.b
rb[5] => full_adder:fa5.b
rb[6] => full_adder:fa6.b
rb[7] => full_adder:fa7.b
rb[8] => full_adder:fa8.b
rb[9] => full_adder:fa9.b
rb[10] => full_adder:fa10.b
rb[11] => full_adder:fa11.b
rb[12] => full_adder:fa12.b
rb[13] => full_adder:fa13.b
rb[14] => full_adder:fa14.b
rb[15] => full_adder:fa15.b
S[0] <= full_adder:fa0.s
S[1] <= full_adder:fa1.s
S[2] <= full_adder:fa2.s
S[3] <= full_adder:fa3.s
S[4] <= full_adder:fa4.s
S[5] <= full_adder:fa5.s
S[6] <= full_adder:fa6.s
S[7] <= full_adder:fa7.s
S[8] <= full_adder:fa8.s
S[9] <= full_adder:fa9.s
S[10] <= full_adder:fa10.s
S[11] <= full_adder:fa11.s
S[12] <= full_adder:fa12.s
S[13] <= full_adder:fa13.s
S[14] <= full_adder:fa14.s
S[15] <= full_adder:fa15.s
co <= full_adder:fa15.co
cin => full_adder:fa0.ci


|processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa0
a => half_adder:ha1.a
b => half_adder:ha1.b
ci => half_adder:ha2.b
s <= half_adder:ha2.s
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa0|half_adder:ha1
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa0|half_adder:ha2
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa1
a => half_adder:ha1.a
b => half_adder:ha1.b
ci => half_adder:ha2.b
s <= half_adder:ha2.s
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa1|half_adder:ha1
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa1|half_adder:ha2
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa2
a => half_adder:ha1.a
b => half_adder:ha1.b
ci => half_adder:ha2.b
s <= half_adder:ha2.s
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa2|half_adder:ha1
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa2|half_adder:ha2
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa3
a => half_adder:ha1.a
b => half_adder:ha1.b
ci => half_adder:ha2.b
s <= half_adder:ha2.s
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa3|half_adder:ha1
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa3|half_adder:ha2
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa4
a => half_adder:ha1.a
b => half_adder:ha1.b
ci => half_adder:ha2.b
s <= half_adder:ha2.s
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa4|half_adder:ha1
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa4|half_adder:ha2
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa5
a => half_adder:ha1.a
b => half_adder:ha1.b
ci => half_adder:ha2.b
s <= half_adder:ha2.s
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa5|half_adder:ha1
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa5|half_adder:ha2
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa6
a => half_adder:ha1.a
b => half_adder:ha1.b
ci => half_adder:ha2.b
s <= half_adder:ha2.s
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa6|half_adder:ha1
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa6|half_adder:ha2
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa7
a => half_adder:ha1.a
b => half_adder:ha1.b
ci => half_adder:ha2.b
s <= half_adder:ha2.s
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa7|half_adder:ha1
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa7|half_adder:ha2
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa8
a => half_adder:ha1.a
b => half_adder:ha1.b
ci => half_adder:ha2.b
s <= half_adder:ha2.s
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa8|half_adder:ha1
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa8|half_adder:ha2
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa9
a => half_adder:ha1.a
b => half_adder:ha1.b
ci => half_adder:ha2.b
s <= half_adder:ha2.s
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa9|half_adder:ha1
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa9|half_adder:ha2
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa10
a => half_adder:ha1.a
b => half_adder:ha1.b
ci => half_adder:ha2.b
s <= half_adder:ha2.s
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa10|half_adder:ha1
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa10|half_adder:ha2
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa11
a => half_adder:ha1.a
b => half_adder:ha1.b
ci => half_adder:ha2.b
s <= half_adder:ha2.s
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa11|half_adder:ha1
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa11|half_adder:ha2
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa12
a => half_adder:ha1.a
b => half_adder:ha1.b
ci => half_adder:ha2.b
s <= half_adder:ha2.s
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa12|half_adder:ha1
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa12|half_adder:ha2
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa13
a => half_adder:ha1.a
b => half_adder:ha1.b
ci => half_adder:ha2.b
s <= half_adder:ha2.s
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa13|half_adder:ha1
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa13|half_adder:ha2
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa14
a => half_adder:ha1.a
b => half_adder:ha1.b
ci => half_adder:ha2.b
s <= half_adder:ha2.s
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa14|half_adder:ha1
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa14|half_adder:ha2
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa15
a => half_adder:ha1.a
b => half_adder:ha1.b
ci => half_adder:ha2.b
s <= half_adder:ha2.s
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa15|half_adder:ha1
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa15|half_adder:ha2
a => s.IN0
a => co.IN0
b => s.IN1
b => co.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


