

================================================================
== Vitis HLS Report for 'crc24a'
================================================================
* Date:           Wed Jul  5 16:21:40 2023

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        practsam
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.291 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                  |                       |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |             Instance             |         Module        |   min   |   max   |    min    |    max   | min | max |   Type  |
        +----------------------------------+-----------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_crc24a_Pipeline_loop1_fu_236  |crc24a_Pipeline_loop1  |        ?|        ?|          ?|         ?|    ?|    ?|       no|
        |grp_crc24a_Pipeline_loop3_fu_269  |crc24a_Pipeline_loop3  |        ?|        ?|          ?|         ?|    ?|    ?|       no|
        |grp_crc24a_Pipeline_loop4_fu_308  |crc24a_Pipeline_loop4  |        5|        ?|  50.000 ns|         ?|    5|    ?|       no|
        |grp_crc24a_Pipeline_loop6_fu_339  |crc24a_Pipeline_loop6  |        ?|        ?|          ?|         ?|    ?|    ?|       no|
        +----------------------------------+-----------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 7 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%u_loc = alloca i64 1"   --->   Operation 11 'alloca' 'u_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%last_V_loc = alloca i64 1"   --->   Operation 12 'alloca' 'last_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.67ns)   --->   "%crc_V = alloca i64 1" [pract.cpp:11]   --->   Operation 13 'alloca' 'crc_V' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 14 [1/1] (0.67ns)   --->   "%crc_V_1 = alloca i64 1" [pract.cpp:11]   --->   Operation 14 'alloca' 'crc_V_1' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 15 [1/1] (0.67ns)   --->   "%crc_V_2 = alloca i64 1" [pract.cpp:11]   --->   Operation 15 'alloca' 'crc_V_2' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 16 [1/1] (0.67ns)   --->   "%crc_V_3 = alloca i64 1" [pract.cpp:11]   --->   Operation 16 'alloca' 'crc_V_3' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 17 [1/1] (0.67ns)   --->   "%crc_V_4 = alloca i64 1" [pract.cpp:11]   --->   Operation 17 'alloca' 'crc_V_4' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 18 [1/1] (0.67ns)   --->   "%crc_V_5 = alloca i64 1" [pract.cpp:11]   --->   Operation 18 'alloca' 'crc_V_5' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 19 [1/1] (0.67ns)   --->   "%crc_V_6 = alloca i64 1" [pract.cpp:11]   --->   Operation 19 'alloca' 'crc_V_6' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 20 [1/1] (0.67ns)   --->   "%crc_V_7 = alloca i64 1" [pract.cpp:11]   --->   Operation 20 'alloca' 'crc_V_7' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 21 [1/1] (0.67ns)   --->   "%crc_V_8 = alloca i64 1" [pract.cpp:11]   --->   Operation 21 'alloca' 'crc_V_8' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 22 [1/1] (0.67ns)   --->   "%crc_V_9 = alloca i64 1" [pract.cpp:11]   --->   Operation 22 'alloca' 'crc_V_9' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 23 [1/1] (0.67ns)   --->   "%crc_V_10 = alloca i64 1" [pract.cpp:11]   --->   Operation 23 'alloca' 'crc_V_10' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 24 [1/1] (0.67ns)   --->   "%crc_V_11 = alloca i64 1" [pract.cpp:11]   --->   Operation 24 'alloca' 'crc_V_11' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 25 [1/1] (0.67ns)   --->   "%crc_V_12 = alloca i64 1" [pract.cpp:11]   --->   Operation 25 'alloca' 'crc_V_12' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 26 [1/1] (0.67ns)   --->   "%crc_V_13 = alloca i64 1" [pract.cpp:11]   --->   Operation 26 'alloca' 'crc_V_13' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 27 [1/1] (0.67ns)   --->   "%crc_V_14 = alloca i64 1" [pract.cpp:11]   --->   Operation 27 'alloca' 'crc_V_14' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 28 [1/1] (0.67ns)   --->   "%crc_V_15 = alloca i64 1" [pract.cpp:11]   --->   Operation 28 'alloca' 'crc_V_15' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 29 [1/1] (0.67ns)   --->   "%crc_V_16 = alloca i64 1" [pract.cpp:11]   --->   Operation 29 'alloca' 'crc_V_16' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 30 [1/1] (0.67ns)   --->   "%crc_V_17 = alloca i64 1" [pract.cpp:11]   --->   Operation 30 'alloca' 'crc_V_17' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 31 [1/1] (0.67ns)   --->   "%crc_V_18 = alloca i64 1" [pract.cpp:11]   --->   Operation 31 'alloca' 'crc_V_18' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 32 [1/1] (0.67ns)   --->   "%crc_V_19 = alloca i64 1" [pract.cpp:11]   --->   Operation 32 'alloca' 'crc_V_19' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 33 [1/1] (0.67ns)   --->   "%crc_V_20 = alloca i64 1" [pract.cpp:11]   --->   Operation 33 'alloca' 'crc_V_20' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 34 [1/1] (0.67ns)   --->   "%crc_V_21 = alloca i64 1" [pract.cpp:11]   --->   Operation 34 'alloca' 'crc_V_21' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 35 [1/1] (0.67ns)   --->   "%crc_V_22 = alloca i64 1" [pract.cpp:11]   --->   Operation 35 'alloca' 'crc_V_22' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 36 [1/1] (0.67ns)   --->   "%crc_V_23 = alloca i64 1" [pract.cpp:11]   --->   Operation 36 'alloca' 'crc_V_23' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 37 [1/1] (0.67ns)   --->   "%crc_V_24 = alloca i64 1" [pract.cpp:11]   --->   Operation 37 'alloca' 'crc_V_24' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 38 [1/1] (0.67ns)   --->   "%rtc_V = alloca i64 1" [pract.cpp:12]   --->   Operation 38 'alloca' 'rtc_V' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_1 : Operation 39 [1/1] (0.67ns)   --->   "%rtc_V_1 = alloca i64 1" [pract.cpp:12]   --->   Operation 39 'alloca' 'rtc_V_1' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 40 [1/1] (0.67ns)   --->   "%rtc_V_2 = alloca i64 1" [pract.cpp:12]   --->   Operation 40 'alloca' 'rtc_V_2' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 41 [1/1] (0.67ns)   --->   "%rtc_V_3 = alloca i64 1" [pract.cpp:12]   --->   Operation 41 'alloca' 'rtc_V_3' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 42 [1/1] (0.67ns)   --->   "%rtc_V_4 = alloca i64 1" [pract.cpp:12]   --->   Operation 42 'alloca' 'rtc_V_4' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 43 [1/1] (0.67ns)   --->   "%rtc_V_5 = alloca i64 1" [pract.cpp:12]   --->   Operation 43 'alloca' 'rtc_V_5' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 44 [1/1] (0.67ns)   --->   "%rtc_V_6 = alloca i64 1" [pract.cpp:12]   --->   Operation 44 'alloca' 'rtc_V_6' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 45 [1/1] (0.67ns)   --->   "%rtc_V_7 = alloca i64 1" [pract.cpp:12]   --->   Operation 45 'alloca' 'rtc_V_7' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%crc_V_addr = getelementptr i1 %crc_V, i64 0, i64 0"   --->   Operation 46 'getelementptr' 'crc_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.67ns)   --->   "%store_ln214 = store i1 0, i5 %crc_V_addr"   --->   Operation 47 'store' 'store_ln214' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%rtc_V_addr = getelementptr i1 %rtc_V, i64 0, i64 0"   --->   Operation 48 'getelementptr' 'rtc_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.67ns)   --->   "%store_ln214 = store i1 0, i7 %rtc_V_addr"   --->   Operation 49 'store' 'store_ln214' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 50 'wait' 'empty' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.27>
ST_2 : Operation 51 [2/2] (1.27ns)   --->   "%call_ln0 = call void @crc24a_Pipeline_loop1, i8 %input_r, i1 %crc_V, i1 %crc_V_1, i1 %crc_V_2, i1 %crc_V_3, i1 %crc_V_4, i1 %crc_V_5, i1 %crc_V_6, i1 %crc_V_7, i1 %crc_V_8, i1 %crc_V_9, i1 %crc_V_10, i1 %crc_V_11, i1 %crc_V_12, i1 %crc_V_13, i1 %crc_V_14, i1 %crc_V_15, i1 %crc_V_16, i1 %crc_V_17, i1 %crc_V_18, i1 %crc_V_19, i1 %crc_V_20, i1 %crc_V_21, i1 %crc_V_22, i1 %crc_V_23, i1 %crc_V_24, i8 %last_V_loc, i32 %u_loc"   --->   Operation 51 'call' 'call_ln0' <Predicate = true> <Delay = 1.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 52 [1/2] (0.00ns)   --->   "%call_ln0 = call void @crc24a_Pipeline_loop1, i8 %input_r, i1 %crc_V, i1 %crc_V_1, i1 %crc_V_2, i1 %crc_V_3, i1 %crc_V_4, i1 %crc_V_5, i1 %crc_V_6, i1 %crc_V_7, i1 %crc_V_8, i1 %crc_V_9, i1 %crc_V_10, i1 %crc_V_11, i1 %crc_V_12, i1 %crc_V_13, i1 %crc_V_14, i1 %crc_V_15, i1 %crc_V_16, i1 %crc_V_17, i1 %crc_V_18, i1 %crc_V_19, i1 %crc_V_20, i1 %crc_V_21, i1 %crc_V_22, i1 %crc_V_23, i1 %crc_V_24, i8 %last_V_loc, i32 %u_loc"   --->   Operation 52 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.01>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%u_loc_load = load i32 %u_loc"   --->   Operation 53 'load' 'u_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%empty_20 = wait i32 @_ssdm_op_Wait"   --->   Operation 54 'wait' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.01ns)   --->   "%z = add i32 %u_loc_load, i32 24" [pract.cpp:32]   --->   Operation 55 'add' 'z' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [2/2] (0.00ns)   --->   "%call_ln32 = call void @crc24a_Pipeline_loop3, i32 %z, i1 %rtc_V_7, i1 %rtc_V_6, i1 %rtc_V_5, i1 %rtc_V_4, i1 %rtc_V_3, i1 %rtc_V_2, i1 %rtc_V_1, i1 %rtc_V, i1 %crc_V_24, i1 %crc_V_23, i1 %crc_V_22, i1 %crc_V_21, i1 %crc_V_20, i1 %crc_V_19, i1 %crc_V_18, i1 %crc_V_17, i1 %crc_V_16, i1 %crc_V_15, i1 %crc_V_14, i1 %crc_V_13, i1 %crc_V_12, i1 %crc_V_11, i1 %crc_V_10, i1 %crc_V_9, i1 %crc_V_8, i1 %crc_V_7, i1 %crc_V_6, i1 %crc_V_5, i1 %crc_V_4, i1 %crc_V_3, i1 %crc_V_2, i1 %crc_V_1, i1 %crc_V, i32 %u_loc_load" [pract.cpp:32]   --->   Operation 56 'call' 'call_ln32' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.99>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [pract.cpp:5]   --->   Operation 57 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_r, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %input_r"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_r, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %output_r"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%last_V_loc_load = load i8 %last_V_loc"   --->   Operation 62 'load' 'last_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i32 %z" [pract.cpp:34]   --->   Operation 63 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/2] (0.00ns)   --->   "%call_ln32 = call void @crc24a_Pipeline_loop3, i32 %z, i1 %rtc_V_7, i1 %rtc_V_6, i1 %rtc_V_5, i1 %rtc_V_4, i1 %rtc_V_3, i1 %rtc_V_2, i1 %rtc_V_1, i1 %rtc_V, i1 %crc_V_24, i1 %crc_V_23, i1 %crc_V_22, i1 %crc_V_21, i1 %crc_V_20, i1 %crc_V_19, i1 %crc_V_18, i1 %crc_V_17, i1 %crc_V_16, i1 %crc_V_15, i1 %crc_V_14, i1 %crc_V_13, i1 %crc_V_12, i1 %crc_V_11, i1 %crc_V_10, i1 %crc_V_9, i1 %crc_V_8, i1 %crc_V_7, i1 %crc_V_6, i1 %crc_V_5, i1 %crc_V_4, i1 %crc_V_3, i1 %crc_V_2, i1 %crc_V_1, i1 %crc_V, i32 %u_loc_load" [pract.cpp:32]   --->   Operation 64 'call' 'call_ln32' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 65 [1/1] (0.99ns)   --->   "%icmp_ln40 = icmp_sgt  i32 %u_loc_load, i32 0" [pract.cpp:40]   --->   Operation 65 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %loop6, void %for.body65.lr.ph" [pract.cpp:40]   --->   Operation 66 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.84ns)   --->   "%cmp_i_i_not = icmp_eq  i8 %last_V_loc_load, i8 1"   --->   Operation 67 'icmp' 'cmp_i_i_not' <Predicate = (icmp_ln40)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i32 %u_loc_load" [pract.cpp:40]   --->   Operation 68 'trunc' 'trunc_ln40' <Predicate = (icmp_ln40)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 69 [2/2] (0.00ns)   --->   "%call_ln40 = call void @crc24a_Pipeline_loop4, i31 %trunc_ln40, i1 %crc_V, i1 %crc_V_1, i1 %crc_V_2, i1 %crc_V_3, i1 %crc_V_4, i1 %crc_V_5, i1 %crc_V_6, i1 %crc_V_7, i1 %crc_V_8, i1 %crc_V_9, i1 %crc_V_10, i1 %crc_V_11, i1 %crc_V_12, i1 %crc_V_13, i1 %crc_V_14, i1 %crc_V_15, i1 %crc_V_16, i1 %crc_V_17, i1 %crc_V_18, i1 %crc_V_19, i1 %crc_V_20, i1 %crc_V_21, i1 %crc_V_22, i1 %crc_V_23, i1 %crc_V_24, i1 %cmp_i_i_not" [pract.cpp:40]   --->   Operation 69 'call' 'call_ln40' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.39>
ST_7 : Operation 70 [1/2] (0.00ns)   --->   "%call_ln40 = call void @crc24a_Pipeline_loop4, i31 %trunc_ln40, i1 %crc_V, i1 %crc_V_1, i1 %crc_V_2, i1 %crc_V_3, i1 %crc_V_4, i1 %crc_V_5, i1 %crc_V_6, i1 %crc_V_7, i1 %crc_V_8, i1 %crc_V_9, i1 %crc_V_10, i1 %crc_V_11, i1 %crc_V_12, i1 %crc_V_13, i1 %crc_V_14, i1 %crc_V_15, i1 %crc_V_16, i1 %crc_V_17, i1 %crc_V_18, i1 %crc_V_19, i1 %crc_V_20, i1 %crc_V_21, i1 %crc_V_22, i1 %crc_V_23, i1 %crc_V_24, i1 %cmp_i_i_not" [pract.cpp:40]   --->   Operation 70 'call' 'call_ln40' <Predicate = (icmp_ln40)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop6"   --->   Operation 71 'br' 'br_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln54_1)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %z, i32 31" [pract.cpp:54]   --->   Operation 72 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (1.01ns)   --->   "%add_ln54 = add i33 %sext_ln34, i33 7" [pract.cpp:54]   --->   Operation 73 'add' 'add_ln54' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln54_1)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln54, i32 32" [pract.cpp:54]   --->   Operation 74 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (1.01ns)   --->   "%sub_ln54 = sub i33 8589934585, i33 %sext_ln34" [pract.cpp:54]   --->   Operation 75 'sub' 'sub_ln54' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%p_lshr = partselect i30 @_ssdm_op_PartSelect.i30.i33.i32.i32, i33 %sub_ln54, i32 3, i32 32" [pract.cpp:54]   --->   Operation 76 'partselect' 'p_lshr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.99ns)   --->   "%sub_ln54_1 = sub i30 0, i30 %p_lshr" [pract.cpp:54]   --->   Operation 77 'sub' 'sub_ln54_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln54_1)   --->   "%tmp_54 = partselect i30 @_ssdm_op_PartSelect.i30.i33.i32.i32, i33 %add_ln54, i32 3, i32 32" [pract.cpp:54]   --->   Operation 78 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln54_1)   --->   "%select_ln54 = select i1 %tmp_53, i30 %sub_ln54_1, i30 %tmp_54" [pract.cpp:54]   --->   Operation 79 'select' 'select_ln54' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.38ns) (out node of the LUT)   --->   "%select_ln54_1 = select i1 %tmp, i30 0, i30 %select_ln54" [pract.cpp:54]   --->   Operation 80 'select' 'select_ln54_1' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%empty_21 = wait i32 @_ssdm_op_Wait"   --->   Operation 81 'wait' 'empty_21' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_55 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i30.i3, i30 %select_ln54_1, i3 0" [pract.cpp:54]   --->   Operation 82 'bitconcatenate' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [2/2] (0.00ns)   --->   "%call_ln54 = call void @crc24a_Pipeline_loop6, i33 %tmp_55, i1 %rtc_V_7, i1 %rtc_V_6, i1 %rtc_V_5, i1 %rtc_V_4, i1 %rtc_V_3, i1 %rtc_V_2, i1 %rtc_V_1, i1 %rtc_V, i1 %crc_V, i1 %crc_V_1, i1 %crc_V_2, i1 %crc_V_3, i1 %crc_V_4, i1 %crc_V_5, i1 %crc_V_6, i1 %crc_V_7, i1 %crc_V_8, i1 %crc_V_9, i1 %crc_V_10, i1 %crc_V_11, i1 %crc_V_12, i1 %crc_V_13, i1 %crc_V_14, i1 %crc_V_15, i1 %crc_V_16, i1 %crc_V_17, i1 %crc_V_18, i1 %crc_V_19, i1 %crc_V_20, i1 %crc_V_21, i1 %crc_V_22, i1 %crc_V_23, i1 %crc_V_24, i8 %output_r" [pract.cpp:54]   --->   Operation 83 'call' 'call_ln54' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 1.84>
ST_9 : Operation 84 [1/2] (1.84ns)   --->   "%call_ln54 = call void @crc24a_Pipeline_loop6, i33 %tmp_55, i1 %rtc_V_7, i1 %rtc_V_6, i1 %rtc_V_5, i1 %rtc_V_4, i1 %rtc_V_3, i1 %rtc_V_2, i1 %rtc_V_1, i1 %rtc_V, i1 %crc_V, i1 %crc_V_1, i1 %crc_V_2, i1 %crc_V_3, i1 %crc_V_4, i1 %crc_V_5, i1 %crc_V_6, i1 %crc_V_7, i1 %crc_V_8, i1 %crc_V_9, i1 %crc_V_10, i1 %crc_V_11, i1 %crc_V_12, i1 %crc_V_13, i1 %crc_V_14, i1 %crc_V_15, i1 %crc_V_16, i1 %crc_V_17, i1 %crc_V_18, i1 %crc_V_19, i1 %crc_V_20, i1 %crc_V_21, i1 %crc_V_22, i1 %crc_V_23, i1 %crc_V_24, i8 %output_r" [pract.cpp:54]   --->   Operation 84 'call' 'call_ln54' <Predicate = true> <Delay = 1.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%ret_ln64 = ret" [pract.cpp:64]   --->   Operation 85 'ret' 'ret_ln64' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
u_loc             (alloca        ) [ 00111000000]
last_V_loc        (alloca        ) [ 00111100000]
crc_V             (alloca        ) [ 00111111110]
crc_V_1           (alloca        ) [ 00111111110]
crc_V_2           (alloca        ) [ 00111111110]
crc_V_3           (alloca        ) [ 00111111110]
crc_V_4           (alloca        ) [ 00111111110]
crc_V_5           (alloca        ) [ 00111111110]
crc_V_6           (alloca        ) [ 00111111110]
crc_V_7           (alloca        ) [ 00111111110]
crc_V_8           (alloca        ) [ 00111111110]
crc_V_9           (alloca        ) [ 00111111110]
crc_V_10          (alloca        ) [ 00111111110]
crc_V_11          (alloca        ) [ 00111111110]
crc_V_12          (alloca        ) [ 00111111110]
crc_V_13          (alloca        ) [ 00111111110]
crc_V_14          (alloca        ) [ 00111111110]
crc_V_15          (alloca        ) [ 00111111110]
crc_V_16          (alloca        ) [ 00111111110]
crc_V_17          (alloca        ) [ 00111111110]
crc_V_18          (alloca        ) [ 00111111110]
crc_V_19          (alloca        ) [ 00111111110]
crc_V_20          (alloca        ) [ 00111111110]
crc_V_21          (alloca        ) [ 00111111110]
crc_V_22          (alloca        ) [ 00111111110]
crc_V_23          (alloca        ) [ 00111111110]
crc_V_24          (alloca        ) [ 00111111110]
rtc_V             (alloca        ) [ 00111111110]
rtc_V_1           (alloca        ) [ 00111111110]
rtc_V_2           (alloca        ) [ 00111111110]
rtc_V_3           (alloca        ) [ 00111111110]
rtc_V_4           (alloca        ) [ 00111111110]
rtc_V_5           (alloca        ) [ 00111111110]
rtc_V_6           (alloca        ) [ 00111111110]
rtc_V_7           (alloca        ) [ 00111111110]
crc_V_addr        (getelementptr ) [ 00000000000]
store_ln214       (store         ) [ 00000000000]
rtc_V_addr        (getelementptr ) [ 00000000000]
store_ln214       (store         ) [ 00000000000]
empty             (wait          ) [ 00000000000]
call_ln0          (call          ) [ 00000000000]
u_loc_load        (load          ) [ 00000100000]
empty_20          (wait          ) [ 00000000000]
z                 (add           ) [ 00000111000]
spectopmodule_ln5 (spectopmodule ) [ 00000000000]
specinterface_ln0 (specinterface ) [ 00000000000]
specbitsmap_ln0   (specbitsmap   ) [ 00000000000]
specinterface_ln0 (specinterface ) [ 00000000000]
specbitsmap_ln0   (specbitsmap   ) [ 00000000000]
last_V_loc_load   (load          ) [ 00000000000]
sext_ln34         (sext          ) [ 00000011000]
call_ln32         (call          ) [ 00000000000]
icmp_ln40         (icmp          ) [ 00000111000]
br_ln40           (br            ) [ 00000000000]
cmp_i_i_not       (icmp          ) [ 00000011000]
trunc_ln40        (trunc         ) [ 00000011000]
call_ln40         (call          ) [ 00000000000]
br_ln0            (br            ) [ 00000000000]
tmp               (bitselect     ) [ 00000000000]
add_ln54          (add           ) [ 00000000000]
tmp_53            (bitselect     ) [ 00000000000]
sub_ln54          (sub           ) [ 00000000000]
p_lshr            (partselect    ) [ 00000000000]
sub_ln54_1        (sub           ) [ 00000000000]
tmp_54            (partselect    ) [ 00000000000]
select_ln54       (select        ) [ 00000000000]
select_ln54_1     (select        ) [ 00000000100]
empty_21          (wait          ) [ 00000000000]
tmp_55            (bitconcatenate) [ 00000000010]
call_ln54         (call          ) [ 00000000000]
ret_ln64          (ret           ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc24a_Pipeline_loop1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc24a_Pipeline_loop3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc24a_Pipeline_loop4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i33.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i30.i3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc24a_Pipeline_loop6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="u_loc_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_loc/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="last_V_loc_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="last_V_loc/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="crc_V_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="crc_V_1_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="crc_V_2_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_2/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="crc_V_3_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_3/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="crc_V_4_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_4/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="crc_V_5_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_5/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="crc_V_6_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_6/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="crc_V_7_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_7/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="crc_V_8_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_8/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="crc_V_9_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_9/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="crc_V_10_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_10/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="crc_V_11_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_11/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="crc_V_12_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_12/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="crc_V_13_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_13/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="crc_V_14_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_14/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="crc_V_15_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_15/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="crc_V_16_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_16/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="crc_V_17_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_17/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="crc_V_18_alloca_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_18/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="crc_V_19_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_19/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="crc_V_20_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_20/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="crc_V_21_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_21/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="crc_V_22_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_22/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="crc_V_23_alloca_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_23/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="crc_V_24_alloca_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_24/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="rtc_V_alloca_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rtc_V/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="rtc_V_1_alloca_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rtc_V_1/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="rtc_V_2_alloca_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rtc_V_2/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="rtc_V_3_alloca_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rtc_V_3/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="rtc_V_4_alloca_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rtc_V_4/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="rtc_V_5_alloca_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rtc_V_5/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="rtc_V_6_alloca_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rtc_V_6/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="rtc_V_7_alloca_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rtc_V_7/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="crc_V_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="1" slack="0"/>
<pin id="210" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="crc_V_addr/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln214_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="5" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="rtc_V_addr_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="1" slack="0"/>
<pin id="225" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rtc_V_addr/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln214_access_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="7" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_crc24a_Pipeline_loop1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="0" slack="0"/>
<pin id="238" dir="0" index="1" bw="8" slack="0"/>
<pin id="239" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="240" dir="0" index="3" bw="1" slack="2147483647"/>
<pin id="241" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="242" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="243" dir="0" index="6" bw="1" slack="2147483647"/>
<pin id="244" dir="0" index="7" bw="1" slack="2147483647"/>
<pin id="245" dir="0" index="8" bw="1" slack="2147483647"/>
<pin id="246" dir="0" index="9" bw="1" slack="2147483647"/>
<pin id="247" dir="0" index="10" bw="1" slack="2147483647"/>
<pin id="248" dir="0" index="11" bw="1" slack="2147483647"/>
<pin id="249" dir="0" index="12" bw="1" slack="2147483647"/>
<pin id="250" dir="0" index="13" bw="1" slack="2147483647"/>
<pin id="251" dir="0" index="14" bw="1" slack="2147483647"/>
<pin id="252" dir="0" index="15" bw="1" slack="2147483647"/>
<pin id="253" dir="0" index="16" bw="1" slack="2147483647"/>
<pin id="254" dir="0" index="17" bw="1" slack="2147483647"/>
<pin id="255" dir="0" index="18" bw="1" slack="2147483647"/>
<pin id="256" dir="0" index="19" bw="1" slack="2147483647"/>
<pin id="257" dir="0" index="20" bw="1" slack="2147483647"/>
<pin id="258" dir="0" index="21" bw="1" slack="2147483647"/>
<pin id="259" dir="0" index="22" bw="1" slack="2147483647"/>
<pin id="260" dir="0" index="23" bw="1" slack="2147483647"/>
<pin id="261" dir="0" index="24" bw="1" slack="2147483647"/>
<pin id="262" dir="0" index="25" bw="1" slack="2147483647"/>
<pin id="263" dir="0" index="26" bw="1" slack="2147483647"/>
<pin id="264" dir="0" index="27" bw="8" slack="1"/>
<pin id="265" dir="0" index="28" bw="32" slack="1"/>
<pin id="266" dir="1" index="29" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_crc24a_Pipeline_loop3_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="0" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="0"/>
<pin id="272" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="273" dir="0" index="3" bw="1" slack="2147483647"/>
<pin id="274" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="275" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="276" dir="0" index="6" bw="1" slack="2147483647"/>
<pin id="277" dir="0" index="7" bw="1" slack="2147483647"/>
<pin id="278" dir="0" index="8" bw="1" slack="2147483647"/>
<pin id="279" dir="0" index="9" bw="1" slack="2147483647"/>
<pin id="280" dir="0" index="10" bw="1" slack="2147483647"/>
<pin id="281" dir="0" index="11" bw="1" slack="2147483647"/>
<pin id="282" dir="0" index="12" bw="1" slack="2147483647"/>
<pin id="283" dir="0" index="13" bw="1" slack="2147483647"/>
<pin id="284" dir="0" index="14" bw="1" slack="2147483647"/>
<pin id="285" dir="0" index="15" bw="1" slack="2147483647"/>
<pin id="286" dir="0" index="16" bw="1" slack="2147483647"/>
<pin id="287" dir="0" index="17" bw="1" slack="2147483647"/>
<pin id="288" dir="0" index="18" bw="1" slack="2147483647"/>
<pin id="289" dir="0" index="19" bw="1" slack="2147483647"/>
<pin id="290" dir="0" index="20" bw="1" slack="2147483647"/>
<pin id="291" dir="0" index="21" bw="1" slack="2147483647"/>
<pin id="292" dir="0" index="22" bw="1" slack="2147483647"/>
<pin id="293" dir="0" index="23" bw="1" slack="2147483647"/>
<pin id="294" dir="0" index="24" bw="1" slack="2147483647"/>
<pin id="295" dir="0" index="25" bw="1" slack="2147483647"/>
<pin id="296" dir="0" index="26" bw="1" slack="2147483647"/>
<pin id="297" dir="0" index="27" bw="1" slack="2147483647"/>
<pin id="298" dir="0" index="28" bw="1" slack="2147483647"/>
<pin id="299" dir="0" index="29" bw="1" slack="2147483647"/>
<pin id="300" dir="0" index="30" bw="1" slack="2147483647"/>
<pin id="301" dir="0" index="31" bw="1" slack="2147483647"/>
<pin id="302" dir="0" index="32" bw="1" slack="2147483647"/>
<pin id="303" dir="0" index="33" bw="1" slack="2147483647"/>
<pin id="304" dir="0" index="34" bw="1" slack="2147483647"/>
<pin id="305" dir="0" index="35" bw="32" slack="0"/>
<pin id="306" dir="1" index="36" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln32/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_crc24a_Pipeline_loop4_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="0" slack="0"/>
<pin id="310" dir="0" index="1" bw="31" slack="1"/>
<pin id="311" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="312" dir="0" index="3" bw="1" slack="2147483647"/>
<pin id="313" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="314" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="315" dir="0" index="6" bw="1" slack="2147483647"/>
<pin id="316" dir="0" index="7" bw="1" slack="2147483647"/>
<pin id="317" dir="0" index="8" bw="1" slack="2147483647"/>
<pin id="318" dir="0" index="9" bw="1" slack="2147483647"/>
<pin id="319" dir="0" index="10" bw="1" slack="2147483647"/>
<pin id="320" dir="0" index="11" bw="1" slack="2147483647"/>
<pin id="321" dir="0" index="12" bw="1" slack="2147483647"/>
<pin id="322" dir="0" index="13" bw="1" slack="2147483647"/>
<pin id="323" dir="0" index="14" bw="1" slack="2147483647"/>
<pin id="324" dir="0" index="15" bw="1" slack="2147483647"/>
<pin id="325" dir="0" index="16" bw="1" slack="2147483647"/>
<pin id="326" dir="0" index="17" bw="1" slack="2147483647"/>
<pin id="327" dir="0" index="18" bw="1" slack="2147483647"/>
<pin id="328" dir="0" index="19" bw="1" slack="2147483647"/>
<pin id="329" dir="0" index="20" bw="1" slack="2147483647"/>
<pin id="330" dir="0" index="21" bw="1" slack="2147483647"/>
<pin id="331" dir="0" index="22" bw="1" slack="2147483647"/>
<pin id="332" dir="0" index="23" bw="1" slack="2147483647"/>
<pin id="333" dir="0" index="24" bw="1" slack="2147483647"/>
<pin id="334" dir="0" index="25" bw="1" slack="2147483647"/>
<pin id="335" dir="0" index="26" bw="1" slack="2147483647"/>
<pin id="336" dir="0" index="27" bw="1" slack="1"/>
<pin id="337" dir="1" index="28" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln40/6 "/>
</bind>
</comp>

<comp id="339" class="1004" name="grp_crc24a_Pipeline_loop6_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="0" slack="0"/>
<pin id="341" dir="0" index="1" bw="33" slack="0"/>
<pin id="342" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="343" dir="0" index="3" bw="1" slack="2147483647"/>
<pin id="344" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="345" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="346" dir="0" index="6" bw="1" slack="2147483647"/>
<pin id="347" dir="0" index="7" bw="1" slack="2147483647"/>
<pin id="348" dir="0" index="8" bw="1" slack="2147483647"/>
<pin id="349" dir="0" index="9" bw="1" slack="2147483647"/>
<pin id="350" dir="0" index="10" bw="1" slack="2147483647"/>
<pin id="351" dir="0" index="11" bw="1" slack="2147483647"/>
<pin id="352" dir="0" index="12" bw="1" slack="2147483647"/>
<pin id="353" dir="0" index="13" bw="1" slack="2147483647"/>
<pin id="354" dir="0" index="14" bw="1" slack="2147483647"/>
<pin id="355" dir="0" index="15" bw="1" slack="2147483647"/>
<pin id="356" dir="0" index="16" bw="1" slack="2147483647"/>
<pin id="357" dir="0" index="17" bw="1" slack="2147483647"/>
<pin id="358" dir="0" index="18" bw="1" slack="2147483647"/>
<pin id="359" dir="0" index="19" bw="1" slack="2147483647"/>
<pin id="360" dir="0" index="20" bw="1" slack="2147483647"/>
<pin id="361" dir="0" index="21" bw="1" slack="2147483647"/>
<pin id="362" dir="0" index="22" bw="1" slack="2147483647"/>
<pin id="363" dir="0" index="23" bw="1" slack="2147483647"/>
<pin id="364" dir="0" index="24" bw="1" slack="2147483647"/>
<pin id="365" dir="0" index="25" bw="1" slack="2147483647"/>
<pin id="366" dir="0" index="26" bw="1" slack="2147483647"/>
<pin id="367" dir="0" index="27" bw="1" slack="2147483647"/>
<pin id="368" dir="0" index="28" bw="1" slack="2147483647"/>
<pin id="369" dir="0" index="29" bw="1" slack="2147483647"/>
<pin id="370" dir="0" index="30" bw="1" slack="2147483647"/>
<pin id="371" dir="0" index="31" bw="1" slack="2147483647"/>
<pin id="372" dir="0" index="32" bw="1" slack="2147483647"/>
<pin id="373" dir="0" index="33" bw="1" slack="2147483647"/>
<pin id="374" dir="0" index="34" bw="1" slack="2147483647"/>
<pin id="375" dir="0" index="35" bw="8" slack="0"/>
<pin id="376" dir="1" index="36" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln54/8 "/>
</bind>
</comp>

<comp id="379" class="1004" name="u_loc_load_load_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="3"/>
<pin id="381" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_loc_load/4 "/>
</bind>
</comp>

<comp id="383" class="1004" name="z_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="0" index="1" bw="6" slack="0"/>
<pin id="386" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="z/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="last_V_loc_load_load_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="4"/>
<pin id="392" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="last_V_loc_load/5 "/>
</bind>
</comp>

<comp id="393" class="1004" name="sext_ln34_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="1"/>
<pin id="395" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34/5 "/>
</bind>
</comp>

<comp id="396" class="1004" name="icmp_ln40_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/5 "/>
</bind>
</comp>

<comp id="401" class="1004" name="cmp_i_i_not_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i_not/5 "/>
</bind>
</comp>

<comp id="407" class="1004" name="trunc_ln40_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="409" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40/5 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="32" slack="3"/>
<pin id="413" dir="0" index="2" bw="6" slack="0"/>
<pin id="414" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="417" class="1004" name="add_ln54_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="2"/>
<pin id="419" dir="0" index="1" bw="4" slack="0"/>
<pin id="420" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/7 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_53_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="33" slack="0"/>
<pin id="425" dir="0" index="2" bw="7" slack="0"/>
<pin id="426" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_53/7 "/>
</bind>
</comp>

<comp id="430" class="1004" name="sub_ln54_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="4" slack="0"/>
<pin id="432" dir="0" index="1" bw="32" slack="2"/>
<pin id="433" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln54/7 "/>
</bind>
</comp>

<comp id="435" class="1004" name="p_lshr_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="30" slack="0"/>
<pin id="437" dir="0" index="1" bw="33" slack="0"/>
<pin id="438" dir="0" index="2" bw="3" slack="0"/>
<pin id="439" dir="0" index="3" bw="7" slack="0"/>
<pin id="440" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr/7 "/>
</bind>
</comp>

<comp id="445" class="1004" name="sub_ln54_1_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="30" slack="0"/>
<pin id="448" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln54_1/7 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_54_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="30" slack="0"/>
<pin id="453" dir="0" index="1" bw="33" slack="0"/>
<pin id="454" dir="0" index="2" bw="3" slack="0"/>
<pin id="455" dir="0" index="3" bw="7" slack="0"/>
<pin id="456" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_54/7 "/>
</bind>
</comp>

<comp id="461" class="1004" name="select_ln54_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="30" slack="0"/>
<pin id="464" dir="0" index="2" bw="30" slack="0"/>
<pin id="465" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54/7 "/>
</bind>
</comp>

<comp id="469" class="1004" name="select_ln54_1_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="0" index="2" bw="30" slack="0"/>
<pin id="473" dir="1" index="3" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54_1/7 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_55_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="33" slack="0"/>
<pin id="479" dir="0" index="1" bw="30" slack="1"/>
<pin id="480" dir="0" index="2" bw="1" slack="0"/>
<pin id="481" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_55/8 "/>
</bind>
</comp>

<comp id="485" class="1005" name="u_loc_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="1"/>
<pin id="487" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="u_loc "/>
</bind>
</comp>

<comp id="491" class="1005" name="last_V_loc_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="8" slack="1"/>
<pin id="493" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="last_V_loc "/>
</bind>
</comp>

<comp id="500" class="1005" name="z_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="1"/>
<pin id="502" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="z "/>
</bind>
</comp>

<comp id="507" class="1005" name="sext_ln34_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="33" slack="2"/>
<pin id="509" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln34 "/>
</bind>
</comp>

<comp id="513" class="1005" name="icmp_ln40_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="2"/>
<pin id="515" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln40 "/>
</bind>
</comp>

<comp id="517" class="1005" name="cmp_i_i_not_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="1"/>
<pin id="519" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp_i_i_not "/>
</bind>
</comp>

<comp id="522" class="1005" name="trunc_ln40_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="31" slack="1"/>
<pin id="524" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln40 "/>
</bind>
</comp>

<comp id="527" class="1005" name="select_ln54_1_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="30" slack="1"/>
<pin id="529" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="select_ln54_1 "/>
</bind>
</comp>

<comp id="532" class="1005" name="tmp_55_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="33" slack="1"/>
<pin id="534" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="tmp_55 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="4" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="4" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="4" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="4" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="4" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="4" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="4" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="4" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="4" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="4" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="4" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="4" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="74" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="6" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="6" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="219"><net_src comp="8" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="220"><net_src comp="206" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="226"><net_src comp="174" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="6" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="6" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="234"><net_src comp="8" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="235"><net_src comp="221" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="267"><net_src comp="12" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="268"><net_src comp="0" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="307"><net_src comp="16" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="338"><net_src comp="40" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="377"><net_src comp="64" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="378"><net_src comp="2" pin="0"/><net_sink comp="339" pin=35"/></net>

<net id="382"><net_src comp="379" pin="1"/><net_sink comp="269" pin=35"/></net>

<net id="387"><net_src comp="379" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="14" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="389"><net_src comp="383" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="400"><net_src comp="30" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="405"><net_src comp="390" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="38" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="415"><net_src comp="42" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="44" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="421"><net_src comp="46" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="48" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="417" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="50" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="434"><net_src comp="52" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="441"><net_src comp="54" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="430" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="443"><net_src comp="56" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="444"><net_src comp="50" pin="0"/><net_sink comp="435" pin=3"/></net>

<net id="449"><net_src comp="58" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="435" pin="4"/><net_sink comp="445" pin=1"/></net>

<net id="457"><net_src comp="54" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="417" pin="2"/><net_sink comp="451" pin=1"/></net>

<net id="459"><net_src comp="56" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="460"><net_src comp="50" pin="0"/><net_sink comp="451" pin=3"/></net>

<net id="466"><net_src comp="422" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="445" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="468"><net_src comp="451" pin="4"/><net_sink comp="461" pin=2"/></net>

<net id="474"><net_src comp="410" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="58" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="476"><net_src comp="461" pin="3"/><net_sink comp="469" pin=2"/></net>

<net id="482"><net_src comp="60" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="483"><net_src comp="62" pin="0"/><net_sink comp="477" pin=2"/></net>

<net id="484"><net_src comp="477" pin="3"/><net_sink comp="339" pin=1"/></net>

<net id="488"><net_src comp="66" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="236" pin=28"/></net>

<net id="490"><net_src comp="485" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="494"><net_src comp="70" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="236" pin=27"/></net>

<net id="496"><net_src comp="491" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="503"><net_src comp="383" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="505"><net_src comp="500" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="506"><net_src comp="500" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="510"><net_src comp="393" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="512"><net_src comp="507" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="516"><net_src comp="396" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="520"><net_src comp="401" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="308" pin=27"/></net>

<net id="525"><net_src comp="407" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="530"><net_src comp="469" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="535"><net_src comp="477" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="339" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {8 9 }
 - Input state : 
	Port: crc24a : input_r | {2 3 }
  - Chain level:
	State 1
		crc_V_addr : 1
		store_ln214 : 2
		rtc_V_addr : 1
		store_ln214 : 2
	State 2
	State 3
	State 4
		z : 1
		call_ln32 : 2
	State 5
		br_ln40 : 1
		cmp_i_i_not : 1
	State 6
	State 7
		tmp_53 : 1
		p_lshr : 1
		sub_ln54_1 : 2
		tmp_54 : 1
		select_ln54 : 3
		select_ln54_1 : 4
	State 8
		call_ln54 : 1
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|
|          | grp_crc24a_Pipeline_loop1_fu_236 |   120   |  39.466 |  70562  |  56228  |
|   call   | grp_crc24a_Pipeline_loop3_fu_269 |    0    |  10.675 |   332   |   586   |
|          | grp_crc24a_Pipeline_loop4_fu_308 |    39   | 34.7025 |   2133  |   4858  |
|          | grp_crc24a_Pipeline_loop6_fu_339 |   120   |  16.068 |   9905  |   9837  |
|----------|----------------------------------|---------|---------|---------|---------|
|    add   |             z_fu_383             |    0    |    0    |    0    |    39   |
|          |          add_ln54_fu_417         |    0    |    0    |    0    |    39   |
|----------|----------------------------------|---------|---------|---------|---------|
|    sub   |          sub_ln54_fu_430         |    0    |    0    |    0    |    39   |
|          |         sub_ln54_1_fu_445        |    0    |    0    |    0    |    37   |
|----------|----------------------------------|---------|---------|---------|---------|
|  select  |        select_ln54_fu_461        |    0    |    0    |    0    |    30   |
|          |       select_ln54_1_fu_469       |    0    |    0    |    0    |    30   |
|----------|----------------------------------|---------|---------|---------|---------|
|   icmp   |         icmp_ln40_fu_396         |    0    |    0    |    0    |    20   |
|          |        cmp_i_i_not_fu_401        |    0    |    0    |    0    |    11   |
|----------|----------------------------------|---------|---------|---------|---------|
|   sext   |         sext_ln34_fu_393         |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   trunc  |         trunc_ln40_fu_407        |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
| bitselect|            tmp_fu_410            |    0    |    0    |    0    |    0    |
|          |           tmp_53_fu_422          |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|partselect|           p_lshr_fu_435          |    0    |    0    |    0    |    0    |
|          |           tmp_54_fu_451          |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|bitconcatenate|           tmp_55_fu_477          |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   Total  |                                  |   279   | 100.911 |  82932  |  71754  |
|----------|----------------------------------|---------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------+--------+--------+--------+--------+
|  crc_V |    0   |    1   |    1   |    0   |
| crc_V_1|    0   |    1   |    1   |    0   |
|crc_V_10|    0   |    1   |    1   |    0   |
|crc_V_11|    0   |    1   |    1   |    0   |
|crc_V_12|    0   |    1   |    1   |    0   |
|crc_V_13|    0   |    1   |    1   |    0   |
|crc_V_14|    0   |    1   |    1   |    0   |
|crc_V_15|    0   |    1   |    1   |    0   |
|crc_V_16|    0   |    1   |    1   |    0   |
|crc_V_17|    0   |    1   |    1   |    0   |
|crc_V_18|    0   |    1   |    1   |    0   |
|crc_V_19|    0   |    1   |    1   |    0   |
| crc_V_2|    0   |    1   |    1   |    0   |
|crc_V_20|    0   |    1   |    1   |    0   |
|crc_V_21|    0   |    1   |    1   |    0   |
|crc_V_22|    0   |    1   |    1   |    0   |
|crc_V_23|    0   |    1   |    1   |    0   |
|crc_V_24|    0   |    1   |    1   |    0   |
| crc_V_3|    0   |    1   |    1   |    0   |
| crc_V_4|    0   |    1   |    1   |    0   |
| crc_V_5|    0   |    1   |    1   |    0   |
| crc_V_6|    0   |    1   |    1   |    0   |
| crc_V_7|    0   |    1   |    1   |    0   |
| crc_V_8|    0   |    1   |    1   |    0   |
| crc_V_9|    0   |    1   |    1   |    0   |
|  rtc_V |    0   |    2   |    2   |    0   |
| rtc_V_1|    0   |    2   |    2   |    0   |
| rtc_V_2|    0   |    2   |    2   |    0   |
| rtc_V_3|    0   |    2   |    2   |    0   |
| rtc_V_4|    0   |    2   |    2   |    0   |
| rtc_V_5|    0   |    2   |    2   |    0   |
| rtc_V_6|    0   |    2   |    2   |    0   |
| rtc_V_7|    0   |    2   |    2   |    0   |
+--------+--------+--------+--------+--------+
|  Total |    0   |   41   |   41   |    0   |
+--------+--------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| cmp_i_i_not_reg_517 |    1   |
|  icmp_ln40_reg_513  |    1   |
|  last_V_loc_reg_491 |    8   |
|select_ln54_1_reg_527|   30   |
|  sext_ln34_reg_507  |   33   |
|    tmp_55_reg_532   |   33   |
|  trunc_ln40_reg_522 |   31   |
|    u_loc_reg_485    |   32   |
|      z_reg_500      |   32   |
+---------------------+--------+
|        Total        |   201  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------|------|------|------|--------||---------||---------|
|               Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------|------|------|------|--------||---------||---------|
| grp_crc24a_Pipeline_loop3_fu_269 |  p1  |   2  |  32  |   64   ||    9    |
| grp_crc24a_Pipeline_loop6_fu_339 |  p1  |   2  |  33  |   66   ||    9    |
|----------------------------------|------|------|------|--------||---------||---------|
|               Total              |      |      |      |   130  ||  0.854  ||    18   |
|----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   279  |   100  |  82932 |  71754 |    -   |
|   Memory  |    0   |    -   |    -   |   41   |   41   |    0   |
|Multiplexer|    -   |    -   |    0   |    -   |   18   |    -   |
|  Register |    -   |    -   |    -   |   201  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   279  |   101  |  83174 |  71813 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
