D:/MO_VHDL/9_17EX001_AND_GATE/and_gate.vhd {1 {vcom -work work -2002 -explicit D:/MO_VHDL/9_17EX001_AND_GATE/and_gate.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity AND_Gate_VHDL
-- Compiling architecture Behavioral of AND_Gate_VHDL

} {} {}}
