// Seed: 4294133526
module module_0;
  assign id_1 = id_1;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    output wor id_0
    , id_10,
    input tri1 id_1,
    input supply1 id_2,
    input supply1 id_3,
    input supply0 id_4,
    input tri0 id_5,
    input supply1 id_6,
    output tri0 id_7,
    input wand id_8
);
  module_0 modCall_1 ();
  wire id_11;
  xnor primCall (id_0, id_1, id_10, id_2, id_3, id_4, id_5, id_6, id_8);
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign id_2[1] = id_1;
  wire id_3;
  module_0 modCall_1 ();
  reg  id_4;
  reg  id_5;
  wire id_6;
  wire id_7;
  initial id_4 <= id_1 ? {id_5, id_4 > 1} : id_4;
  generate
    assign id_5 = id_1;
  endgenerate
endmodule
