[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~AddRawFN|AddRawFN>io_invalidExc",
    "sources":[
      "~AddRawFN|AddRawFN>io_a_isInf",
      "~AddRawFN|AddRawFN>io_b_isZero",
      "~AddRawFN|AddRawFN>io_a_isZero",
      "~AddRawFN|AddRawFN>io_b_isInf",
      "~AddRawFN|AddRawFN>io_a_sig",
      "~AddRawFN|AddRawFN>io_b_sig",
      "~AddRawFN|AddRawFN>io_a_isNaN",
      "~AddRawFN|AddRawFN>io_a_exp",
      "~AddRawFN|AddRawFN>io_b_isNaN",
      "~AddRawFN|AddRawFN>io_b_exp"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~AddRawFN|AddRawFN>io_rawOut_isInf",
    "sources":[
      "~AddRawFN|AddRawFN>io_a_isInf",
      "~AddRawFN|AddRawFN>io_b_isInf"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~AddRawFN|AddRawFN>io_rawOut_isZero",
    "sources":[
      "~AddRawFN|AddRawFN>io_a_isZero",
      "~AddRawFN|AddRawFN>io_b_isZero"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~AddRawFN|AddRawFN>io_rawOut_isNaN",
    "sources":[
      "~AddRawFN|AddRawFN>io_a_isNaN",
      "~AddRawFN|AddRawFN>io_b_isNaN"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~AddRawFN|AddRawFN>io_rawOut_exp",
    "sources":[
      "~AddRawFN|AddRawFN>io_b_exp",
      "~AddRawFN|AddRawFN>io_a_exp"
    ]
  }
]