{"vcs1":{"timestamp_begin":1677638990.114118274, "rt":0.32, "ut":0.10, "st":0.07}}
{"vcselab":{"timestamp_begin":1677638990.468309129, "rt":0.25, "ut":0.11, "st":0.05}}
{"link":{"timestamp_begin":1677638990.751964539, "rt":0.30, "ut":0.05, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677638989.933661928}
{"VCS_COMP_START_TIME": 1677638989.933661928}
{"VCS_COMP_END_TIME": 1677638991.093016286}
{"VCS_USER_OPTIONS": "-sverilog -cm line -cm_line contassign 01_struc.sv 02_abstract.sv HexDisplay.sv tb.sv"}
{"vcs1": {"peak_mem": 337392}}
{"stitch_vcselab": {"peak_mem": 238972}}
