SpyGlass run started at 09:55:41 pm on Aug 24 2025 

SpyGlass Predictive Analyzer(R) - Version SpyGlass_vL-2016.06
Last compiled on May 20 2016

All Rights Reserved. Use, disclosure or duplication
without prior written permission of Synopsys Inc. is prohibited.
Technical support: email spyglass_support@synopsys.com.


Running SpyGlass 64-bit Executable: /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/obj/check.Linux4

RULE-CHECKING IN MIXED MODE
Loading Policy: spyglass (Version: SpyGlass_vL-2016.06) from path: /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/policies/spyglass
Loading Shared library libspyglassrules-Linux4.spyso from /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/lib/libspyglassrules-Linux4.spyso 
Loading Shared library libsdcInitRules-Linux4.spyso from /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/lib/libsdcInitRules-Linux4.spyso 
Loading Shared library librmerules-Linux4.spyso from /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/lib/librmerules-Linux4.spyso 
Loading perl file for 'clock-reset' policy from path: /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/policies/clock/clock-reset-policy.pl
Version of Policy 'clock-reset': SpyGlass_vL-2016.06
Loading Shared library libclock-reset-Linux4.spyso from /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/policies/clock/libclock-reset-Linux4.spyso 
Loading Shared library libPwrRules-Linux4.spyso from /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/policies/lowpower/libPwrRules-Linux4.spyso 
##build_id : SpyGlass_vL-2016.06
##system   : Linux IC_EDA 3.10.0-1160.6.1.el7.x86_64 #1 SMP Tue Nov 17 13:59:11 UTC 2020 x86_64
##cwd      : /home/ICer/Projects/Digital_System(RTL-to-GDSII)/spyglass/runs
##lang     : Verilog+VHDL
##args     : -mSpyGlass::Compatibility::v2_7_3 \
             -mSpyGlass::Compatibility::v2_7_3 \
             -mSpyGlass::Compatibility::v2_7_3 \
             -lib WORK ./system_top_spyglass/WORK \
             -nl \
             -policy='clock-reset' \
             -mixed \
             -batch \
             -rules='Setup_port01,Setup_blackbox01,Ac_abstract01,Info_Case_Analysis,FalsePathSetup' \
             -wdir './system_top_spyglass/cdc/cdc_abstract' \
             -sgdc '../cons/constraints.sgdc' \
             -dbdir './system_top_spyglass/.SG_SaveRestoreDB' \
             -templatedir '/home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/GuideWare/latest/block/rtl_handoff' \
             --goal_info 'cdc/cdc_abstract@' \
             --template_info 'cdc/cdc_abstract' \
             -projectwdir './system_top_spyglass' \
             -block_abstract \
             -enable_save_restore \
             -sdc_generate_cfp 'yes' \
             -sdc_generated_clocks 'yes' \
             -enable_save_restore_builtin 'true' \
             -enable_const_prop_thru_seq \
             -decompile_block_constraints \
             -enable_generated_clocks=yes \
             -distributed_fifo=yes \
             -enable_and_sync=yes \
             -enable_debug_data=yes \
             -enable_mux_sync=all \
             -fa_disable_sync_fifo=yes \
             -handle_combo_arc=yes \
             -hier_wild_card=no \
             -strict_sync_check=yes \
             -64bit  \
             ../rtl/ALU.v \
             ../rtl/ASYNC_FIFO.v \
             ../rtl/BIT_SYNC.v \
             ../rtl/CLK_GATE.v \
             ../rtl/ClkDiv.v \
             ../rtl/controller_fsm.v \
             ../rtl/data_sampling.v \
             ../rtl/DATA_SYNC.v \
             ../rtl/deserializer.v \
             ../rtl/edge_bit_counter.v \
             ../rtl/FIFO_MEM_CNTRL.v \
             ../rtl/FIFO_RD.v \
             ../rtl/FIFO_WR.v \
             ../rtl/mux4x1.v \
             ../rtl/parity_calc.v \
             ../rtl/parity_check.v \
             ../rtl/Prescale_mux.v \
             ../rtl/PULSE_GEN.v \
             ../rtl/REG_FILE.v \
             ../rtl/RST_SYNC.v \
             ../rtl/serializer.v \
             ../rtl/stop_check.v \
             ../rtl/strt_check.v \
             ../rtl/SYS_CTRL.v \
             ../rtl/SYSTEM_TOP.v \
             ../rtl/UART.v \
             ../rtl/UART_RX.v \
             ../rtl/uart_rx_fsm.v \
             ../rtl/UART_TX.v

##verbosity level   : 2
##exact cmdline arg : -batch -project /home/ICer/Projects/Digital_System(RTL-to-GDSII)/spyglass/runs/system_top_spyglass.prj -goal cdc/cdc_abstract -64bit
##spyglass_run.csh begins :
;	cd /home/ICer/Projects/Digital_System(RTL-to-GDSII)/spyglass/runs
;	setenv SPYGLASS_LD_PRELOAD /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/lib/libsgjemalloc-Linux4.so
;	setenv SPYGLASS_DW_PATH /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/dw_support
;	/home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/bin/spyglass  -batch -project /home/ICer/Projects/Digital_System(RTL-to-GDSII)/spyglass/runs/system_top_spyglass.prj -goal cdc/cdc_abstract -64bit
##spyglass_run.csh ends
##files    : ../rtl/ALU.v \
             ../rtl/ASYNC_FIFO.v \
             ../rtl/BIT_SYNC.v \
             ../rtl/CLK_GATE.v \
             ../rtl/ClkDiv.v \
             ../rtl/controller_fsm.v \
             ../rtl/data_sampling.v \
             ../rtl/DATA_SYNC.v \
             ../rtl/deserializer.v \
             ../rtl/edge_bit_counter.v \
             ../rtl/FIFO_MEM_CNTRL.v \
             ../rtl/FIFO_RD.v \
             ../rtl/FIFO_WR.v \
             ../rtl/mux4x1.v \
             ../rtl/parity_calc.v \
             ../rtl/parity_check.v \
             ../rtl/Prescale_mux.v \
             ../rtl/PULSE_GEN.v \
             ../rtl/REG_FILE.v \
             ../rtl/RST_SYNC.v \
             ../rtl/serializer.v \
             ../rtl/stop_check.v \
             ../rtl/strt_check.v \
             ../rtl/SYS_CTRL.v \
             ../rtl/SYSTEM_TOP.v \
             ../rtl/UART.v \
             ../rtl/UART_RX.v \
             ../rtl/uart_rx_fsm.v \
             ../rtl/UART_TX.v

##FILEDEBUG[sgOpenFile]: Opening File './system_top_spyglass/cdc/cdc_abstract/spyglass_spysch/clock-reset/sgdcdumpfile' in "a" mode ...
##FILEDEBUG[sgOpenFile]: Opening File './system_top_spyglass/cdc/cdc_abstract/spyglass_spysch/clock-reset/pinofblackboxfile' in "w" mode ...
##FILEDEBUG[sgOpenFile]: Opening File './system_top_spyglass/cdc/cdc_abstract/spyglass_spysch/clock-reset/ckfalsepathfile' in "w" mode ...
##FILEDEBUG[sgOpenFile]: Opening File './system_top_spyglass/cdc/cdc_abstract/spyglass_reports/clock-reset/clock_sig.csv' in "w" mode ...
##FILEDEBUG[sgOpenFile]: Opening File './system_top_spyglass/cdc/cdc_abstract/spyglass_spysch/clock-reset/datasheet_resets' in "w" mode ...
##FILEDEBUG[sgOpenFile]: Opening File './system_top_spyglass/cdc/cdc_abstract/spyglass_spysch/clock-reset/datasheet_clocks' in "w" mode ...
##FILEDEBUG[sgOpenFile]: Opening File './system_top_spyglass/cdc/cdc_abstract/spyglass_reports/clock-reset/reset_sig.csv' in "w" mode ...
 Reading sgdc file "../cons/constraints.sgdc" ...
Performing unification checks on SGDC... done

INFO [76]    Using `./system_top_spyglass/WORK/64' as the Work Directory for 64bit precompiled dump.
Checking Rule Param_clockreset07 (Rule 1 of total 351) .... done (Time = 0.00s, Memory = 0.8K)
Checking Rule Clock_setup01 (Rule 2 of total 351)##FILEDEBUG[sgOpenFile]: Opening File './system_top_spyglass/cdc/cdc_abstract/spyglass_spysch/clock-reset/clock_reset_info_file' in "w" mode ...
##FILEDEBUG[sgOpenFile]: Opening File './system_top_spyglass/cdc/cdc_abstract/spyglass_spysch/clock-reset/crossfile' in "w" mode ...
 .... done (Time = 0.00s, Memory = 44.0K)
Checking Rule Param_clockreset06 (Rule 3 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_meta_monitor_attributes01 (Rule 4 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule LP_POWERDATA_CHECK (Rule 5 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule LP_POWERDATA_READ (Rule 6 of total 351) .... done (Time = 0.00s, Memory = -5.0K)
Checking Rule PrecompileLibCheck01 (Rule 7 of total 351) .... done (Time = 0.00s, Memory = -0.7K)
Checking Rule PrecompileLibCheck02 (Rule 8 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck03 (Rule 9 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck04 (Rule 10 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ElabSummary (Rule 11 of total 351)##FILEDEBUG[sgOpenFile]: Opening File './system_top_spyglass/cdc/cdc_abstract/spyglass_reports/SpyGlass/elab_summary.rpt' in "w" mode ...
 .... done (Time = 0.00s, Memory = 8.2K)
Checking Rule SGDC_assume_path01 (Rule 12 of total 351) .... done (Time = 0.00s, Memory = -8.0K)
Checking Rule SGDC_sdcschema02 (Rule 13 of total 351) .... done (Time = 0.00s, Memory = 7.2K)
Checking Rule SGDC_clock05 (Rule 14 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clock09 (Rule 15 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_force_ta05 (Rule 16 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_require_path03 (Rule 17 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_require_value03 (Rule 18 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain05 (Rule 19 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain06 (Rule 20 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain07 (Rule 21 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_powerdomainoutputs02 (Rule 22 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_supply01 (Rule 23 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive01 (Rule 24 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive02 (Rule 25 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive03 (Rule 26 of total 351) .... done (Time = 0.00s, Memory = 4.0K)
Checking Rule SGDC_waive04 (Rule 27 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive05 (Rule 28 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive06 (Rule 29 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive07 (Rule 30 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive08 (Rule 31 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive09 (Rule 32 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive10 (Rule 33 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive11 (Rule 34 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive12 (Rule 35 of total 351) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_waive13 (Rule 36 of total 351) .... done (Time = 0.00s, Memory = -8.0K)
Checking Rule SGDC_waive21 (Rule 37 of total 351) .... done (Time = 0.00s, Memory = 3.5K)
Checking Rule SGDC_waive22 (Rule 38 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive30 (Rule 39 of total 351) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_waive32 (Rule 40 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive33 (Rule 41 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive36 (Rule 42 of total 351) .... done (Time = 0.00s, Memory = 0.1K)
Checking Rule SGDC_waive38 (Rule 43 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_fifo01 (Rule 44 of total 351) .... done (Time = 0.00s, Memory = 32.5K)
Checking Rule SGDC_libgroup01 (Rule 45 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup02 (Rule 46 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup04 (Rule 47 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_data01 (Rule 48 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_ungroup01 (Rule 49 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port06 (Rule 50 of total 351) .... done (Time = 0.00s, Memory = 2.3K)
Checking Rule SGDC_abstract_port14 (Rule 51 of total 351) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_abstract_port15 (Rule 52 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port18 (Rule 53 of total 351) .... done (Time = 0.00s, Memory = -0.5K)
Checking Rule sdc_init_rule (Rule 54 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule CMD_ignorelibs01 (Rule 55 of total 351) .... done (Time = 0.00s, Memory = -3.0K)
Checking Rule ReportRuleNotRun (Rule 56 of total 351) .... done (Time = 0.01s, Memory = 0.0K)
Checking Rule SGDC_generated_clock03 (Rule 57 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_generated_clock04 (Rule 58 of total 351) .... done (Time = 0.00s, Memory = 23.0K)
Checking Rule SGDC_generated_clock05 (Rule 59 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_quasi_static_style02 (Rule 60 of total 351) .... done (Time = 0.00s, Memory = 0.6K)
Checking Rule SGDC_syncresetstyle01 (Rule 61 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_network_allowed_cells01 (Rule 62 of total 351) .... done (Time = 0.00s, Memory = 15.0K)
Checking Rule SGDC_numflops01 (Rule 63 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_numflops07 (Rule 64 of total 351) .... done (Time = 0.00s, Memory = 4.0K)
Checking Rule SGDC_numflops08 (Rule 65 of total 351) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_numflops09 (Rule 66 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clocksense04 (Rule 67 of total 351) .... done (Time = 0.00s, Memory = -0.5K)
Checking Rule SGDC_check_clock_relation05a (Rule 68 of total 351) .... done (Time = 0.00s, Memory = -1.8K)
Checking Rule SGDC_check_clock_relation05b (Rule 69 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_sync_cell08a (Rule 70 of total 351) .... done (Time = 0.00s, Memory = -8.0K)
Checking Rule SGDC_sync_cell09a (Rule 71 of total 351) .... done (Time = 0.00s, Memory = 2016.0K)
Checking Rule SGDC_qualifier06 (Rule 72 of total 351) .... done (Time = 0.00s, Memory = 16.9K)
Checking Rule SGDC_cdc_waive03 (Rule 73 of total 351) .... done (Time = 0.00s, Memory = 32.5K)
Checking Rule SGDC_qualifier09 (Rule 74 of total 351) .... done (Time = 0.00s, Memory = 1.2K)
Checking Rule SGDC_qualifier15 (Rule 75 of total 351) .... done (Time = 0.00s, Memory = 1.9K)
Checking Rule SGDC_allow_combo_logic01 (Rule 76 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_reset_filter_path01 (Rule 77 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_cdc_false_path05 (Rule 78 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Param_clockreset05 (Rule 79 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Ac_sanity01 (Rule 80 of total 351) .... done (Time = 0.00s, Memory = -8.0K)
Checking Rule Ac_sanity06 (Rule 81 of total 351) .... done (Time = 0.00s, Memory = -1.9K)
Checking Rule Ac_license01 (Rule 82 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_reset_synchronizer07 (Rule 83 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
 Reading waiver file "./system_top_spyglass/cdc/cdc_abstract/spyglass_spysch/waiver/pragma2Waiver.swl" ...
 Reading included SGDC file "./system_top_spyglass/cdc/cdc_abstract/spyglass_spysch/waiver/pragma2Waiver_varfile.swl" ....
Checking Rule ReportStopSummary (Rule 84 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportIgnoreSummary (Rule 85 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
##SGDEBUG [BENCHMARK_ABSOLUTE]: Restoring NOM started: 2 sec, 1386481 KB, 3441552 KB
##SGDEBUG [BENCHMARK_INCR]: Restoring NOM started: 2 sec, 1386481 KB, 3441552 KB

INFO [235]    Restoring design database from directory './system_top_spyglass/.SG_SaveRestoreDB/autogenerated__default_snapshot' ...
              done

##SGDEBUG [BENCHMARK_ABSOLUTE]: Restoring NOM completed: 2 sec, 1423589 KB, 3478416 KB
##SGDEBUG [BENCHMARK_INCR]: Restoring NOM completed: 0 sec, 37108 KB, 36864 KB
     (Memory Used = 37108.0K(incr), 1423589.7K(tot), Cpu Time = 0.02s(incr))
Checking Rule InferBlackBox (Rule 86 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Modules = 30
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Instances = 1066
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Nets = 1934
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Terminals = 5614
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Instances per Module (max and avg) = 236, 35
##SGDEBUG [BENCHMARK_ABSOLUTE]: Restoring SDE Data started: 2 sec, 1426799 KB, 3481492 KB
##SGDEBUG [BENCHMARK_INCR]: Restoring SDE Data started: 0 sec, 3210 KB, 3076 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: Restoring SDE Data completed: 2 sec, 1426658 KB, 3481492 KB
##SGDEBUG [BENCHMARK_INCR]: Restoring SDE Data completed: 0 sec, -141 KB, 0 KB
     (Memory Used = -77.7K(incr), 1426658.2K(tot), Cpu Time = 0.00s(incr))
Checking Rule SGDC_waive37 (Rule 87 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive24 (Rule 88 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive25 (Rule 89 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive31 (Rule 90 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive35 (Rule 91 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule DetectTopDesignUnits (Rule 92 of total 351) Detected 1 top level design units: 
     SYSTEM_TOP
 .... done (Time = 0.00s, Memory = -2.5K)
Checking Rule GenerateConfMap (Rule 93 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Pragma_setupa for module PULSE_GEN (Rule 94 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Pragma_setupa for module BIT_SYNC (Rule 94 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Pragma_setupa for module FIFO_RD (Rule 94 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Pragma_setupa for module FIFO_WR (Rule 94 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Pragma_setupa for module FIFO_MEM_CNTRL (Rule 94 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Pragma_setupa for module ASYNC_FIFO (Rule 94 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Pragma_setupa for module ALU (Rule 94 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Pragma_setupa for module CLK_GATE (Rule 94 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Pragma_setupa for module SYS_CTRL (Rule 94 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Pragma_setupa for module BIT_SYNC (Rule 94 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Pragma_setupa for module DATA_SYNC (Rule 94 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Pragma_setupa for module stop_check (Rule 94 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Pragma_setupa for module strt_check (Rule 94 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Pragma_setupa for module parity_check (Rule 94 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Pragma_setupa for module deserializer (Rule 94 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Pragma_setupa for module data_sampling (Rule 94 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Pragma_setupa for module edge_bit_counter (Rule 94 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Pragma_setupa for module uart_rx_fsm (Rule 94 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Pragma_setupa for module UART_RX (Rule 94 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Pragma_setupa for module mux4x1 (Rule 94 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Pragma_setupa for module parity_calc (Rule 94 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Pragma_setupa for module controller_fsm (Rule 94 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Pragma_setupa for module serializer (Rule 94 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Pragma_setupa for module UART_TX (Rule 94 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Pragma_setupa for module UART (Rule 94 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Pragma_setupa for module REG_FILE (Rule 94 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Pragma_setupa for module Prescale_mux (Rule 94 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Pragma_setupa for module ClkDiv (Rule 94 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Pragma_setupa for module RST_SYNC (Rule 94 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Pragma_setupa for module SYSTEM_TOP (Rule 94 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Performing semantic checks on SGDC contents
..... SGDC semantic checks completed. (Time = 0.00s, Memory = 57.3K)
Checking Rule SGDC_testmode03 (Rule 95 of total 351) .... done (Time = 0.00s, Memory = 11.0K)
Checking Rule Pragma_setupb (Rule 96 of total 351) .... done (Time = 0.00s, Memory = -8.0K)
Checking Rule _vhMeta01 (Rule 97 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _meta_delay01 (Rule 98 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule CheckCelldefine (Rule 99 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule checkSGDC_01 (Rule 100 of total 351) .... done (Time = 0.00s, Memory = 7.7K)
Checking Rule checkSGDC_03 (Rule 101 of total 351) .... done (Time = 0.00s, Memory = 1.4K)
Checking Rule checkSGDC_08 (Rule 102 of total 351) .... done (Time = 0.00s, Memory = 1.4K)
Checking Rule SGDC_memorywritepin04 (Rule 103 of total 351) .... done (Time = 0.00s, Memory = 13.8K)
Checking Rule SGDC_reset02 (Rule 104 of total 351) .... done (Time = 0.00s, Memory = -0.8K)
Checking Rule SGDC_reset03 (Rule 105 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive23 (Rule 106 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive26 (Rule 107 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive27 (Rule 108 of total 351) .... done (Time = 0.00s, Memory = 1.3K)
Checking Rule SGDC_waive29 (Rule 109 of total 351) .... done (Time = 0.00s, Memory = -3.2K)
Checking Rule SGDC_libgroup03 (Rule 110 of total 351) .... done (Time = 0.00s, Memory = -0.1K)
Checking Rule SGDC_ungroup02 (Rule 111 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _abstractPortSGDC (Rule 112 of total 351) .... done (Time = 0.00s, Memory = -9.2K)
Checking Rule SGDC_abstract_port03 (Rule 113 of total 351) .... done (Time = 0.00s, Memory = -8.4K)
Checking Rule SGDC_abstract_port04 (Rule 114 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port05 (Rule 115 of total 351) .... done (Time = 0.00s, Memory = -24.2K)
Checking Rule SGDC_abstract_port07 (Rule 116 of total 351) .... done (Time = 0.00s, Memory = -0.2K)
Checking Rule SGDC_abstract_port08 (Rule 117 of total 351) .... done (Time = 0.00s, Memory = -0.6K)
Checking Rule SGDC_abstract_port10 (Rule 118 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port11 (Rule 119 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port12 (Rule 120 of total 351) .... done (Time = 0.00s, Memory = 0.9K)
Checking Rule SGDC_abstract_port13 (Rule 121 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _cdc_save_license01 (Rule 122 of total 351) .... done (Time = 0.00s, Memory = 0.4K)
Checking Rule syncRstReq (Rule 123 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule syncRstReq (Rule 124 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _syncResetStyleRTL (Rule 125 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _deltaDelay (Rule 126 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _deltaDelay (Rule 127 of total 351) .... done (Time = 0.00s, Memory = 3.6K)
Checking Rule _deltaDelayNom (Rule 128 of total 351) .... done (Time = 0.00s, Memory = -10.5K)
Checking Rule Ac_multitop01 (Rule 129 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule AcOvlRtl (Rule 130 of total 351) .... done (Time = 0.00s, Memory = -8.0K)
Checking Rule AcOvlRtl (Rule 131 of total 351) .... done (Time = 0.00s, Memory = 10.6K)
Checking Rule Ac_svasetup01 (Rule 132 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportUngroup (Rule 133 of total 351) .... done (Time = 0.00s, Memory = 16.0K)
Checking Rule SGDC_allow_combo_logic02 (Rule 134 of total 351) .... done (Time = 0.00s, Memory = -32.0K)
Checking Rule _portRetenClocknReset (Rule 135 of total 351) .... done (Time = 0.00s, Memory = 5.3K)
Checking Rule _portReten (Rule 136 of total 351) .... done (Time = 0.00s, Memory = 1.3K)
Checking Rule SGDC_meta_design_hier01 (Rule 137 of total 351) .... done (Time = 0.00s, Memory = 3.9K)
Checking Rule LP_POWERDATA_INFO (Rule 138 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port21 (Rule 139 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_input02 (Rule 140 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_input03 (Rule 141 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_output02 (Rule 142 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_output04 (Rule 143 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_numflops03a (Rule 144 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_numflops03b (Rule 145 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_numflops12 (Rule 146 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_sync_cell02b (Rule 147 of total 351) .... done (Time = 0.00s, Memory = 9.6K)
Checking Rule SGDC_sync_cell11 (Rule 148 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_qualifier02c (Rule 149 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_qualifier03c (Rule 150 of total 351) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule LPwrRulesSetup (Rule 151 of total 351) .... done (Time = 0.00s, Memory = -8.0K)
##SGDEBUG [BENCHMARK_ABSOLUTE]: VS rule checking finished...: 2 sec, 1429978 KB, 3484564 KB
##SGDEBUG [BENCHMARK_INCR]: VS rule checking finished...: 0 sec, 3320 KB, 3072 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: Flattening started: 2 sec, 1431424 KB, 3485844 KB
##SGDEBUG [BENCHMARK_INCR]: Flattening started: 0 sec, 1446 KB, 1280 KB
 Flattening SYSTEM_TOP (.lib instances separately flattened) ....
     (Memory Used = 1643.5K(incr), 1433061.9K(tot), Cpu Time = 0.02s(incr))
 Flattening completed
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Instances = 1098
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Nets = 1355
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Terms = 5033
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Paths = 34
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Ports = 5
##SGDEBUG [BENCHMARK_DATA]: Number of Black-Box Instances = 0
##SGDEBUG [BENCHMARK_DATA]: Number of Lib Instances = 0
##SGDEBUG [BENCHMARK_DATA]: Number of ILM Instances = 0
##SGDEBUG [BENCHMARK_ABSOLUTE]: Flattening finished: 2 sec, 1433062 KB, 3487380 KB
##SGDEBUG [BENCHMARK_INCR]: Flattening finished: 0 sec, 1638 KB, 1536 KB
Checking Rule SGDC_quasi_static_style01 (Rule 152 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SignalTypeSetup (Rule 153 of total 351) .... done (Time = 0.00s, Memory = 5.8K)
Checking Rule _allowInst (Rule 154 of total 351) .... done (Time = 0.00s, Memory = 29.8K)
Checking Rule _ipblock (Rule 155 of total 351) .... done (Time = 0.00s, Memory = -0.5K)
Checking Rule _rstSyncCellInst (Rule 156 of total 351) .... done (Time = 0.00s, Memory = 1.0K)
Checking Rule _syncCellDelayedQualifier (Rule 157 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _repeaterCellInst (Rule 158 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _abstract_port (Rule 159 of total 351) .... done (Time = 0.00s, Memory = 8.2K)
Checking Rule Clock_setup02 (Rule 160 of total 351) .... done (Time = 0.01s, Memory = 1066.6K)
Checking Rule Clockmatrix01 (Rule 161 of total 351) .... done (Time = 0.00s, Memory = 32.0K)
Checking Rule Clock_prop (Rule 162 of total 351) .... done (Time = 0.00s, Memory = 613.2K)
Checking Rule Reset_prop (Rule 163 of total 351) .... done (Time = 0.00s, Memory = 73.2K)
Checking Rule SGDC_generated_clock06 (Rule 164 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Propagate_Clocks (Rule 165 of total 351)##FILEDEBUG[sgOpenFile]: Opening File './system_top_spyglass/cdc/cdc_abstract/spyglass_spysch/clock-reset/cdc_report_info_file' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './system_top_spyglass/cdc/cdc_abstract/spyglass_spysch/clock-reset/cdc_report_info_file' closed.
##FILEDEBUG[sgOpenFile]: Opening File './system_top_spyglass/cdc/cdc_abstract/spyglass_spysch/clock-reset/cdcwaivefile' in "a" mode ...
 .... done (Time = 0.03s, Memory = 299.4K)
Checking Rule _syncreset_prop (Rule 166 of total 351) .... done (Time = 0.00s, Memory = 15.4K)
Checking Rule _syncc (Rule 167 of total 351) .... done (Time = 0.00s, Memory = -0.7K)
Checking Rule _syncb (Rule 168 of total 351) .... done (Time = 0.00s, Memory = 0.7K)
Checking Rule _resetPathCross (Rule 169 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule FalsePathSetup (Rule 170 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _fifo01 (Rule 171 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _syncfifo (Rule 172 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _syncUDfifo (Rule 173 of total 351) .... done (Time = 0.00s, Memory = 3.9K)
Checking Rule _syncdw (Rule 174 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _syncd (Rule 175 of total 351) .... done (Time = 0.00s, Memory = 1.7K)
Checking Rule _syncg (Rule 176 of total 351) .... done (Time = 0.00s, Memory = -9.6K)
Checking Rule _sync_clock (Rule 177 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _sync_gp (Rule 178 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _sync_and (Rule 179 of total 351) .... done (Time = 0.00s, Memory = 1.1K)
Checking Rule _synci (Rule 180 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _sync_qualifier (Rule 181 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_fifo11 (Rule 182 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_fifo12 (Rule 183 of total 351) .... done (Time = 0.00s, Memory = 32.0K)
Checking Rule SGDC_fifo13 (Rule 184 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_fifo14 (Rule 185 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Gen_diff01 (Rule 186 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _debugData (Rule 187 of total 351) .... done (Time = 0.02s, Memory = 63.6K)
Checking Rule Ac_Sync_Init (Rule 188 of total 351) .... done (Time = 0.00s, Memory = 103.0K)
Checking Rule _propagate_cdcAttrib (Rule 189 of total 351) .... done (Time = 0.00s, Memory = -7.9K)
Checking Rule Ar_Cross_Init (Rule 190 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_cdc_define_transition01 (Rule 191 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule UPF_lowpower08PR (Rule 192 of total 351) .... done (Time = 0.00s, Memory = 1.3K)
Checking Rule UPF_lowpower08 (Rule 193 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Setup_check01 (Rule 194 of total 351) .... done (Time = 0.00s, Memory = -24.1K)
Checking Rule Setup_check02 (Rule 195 of total 351) .... done (Time = 0.00s, Memory = -0.9K)
Checking Rule Info_Case_Analysis (Rule 196 of total 351) .... done (Time = 0.00s, Memory = -25.5K)
Checking Rule SGDC_set_case_analysis_LC (Rule 197 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_signal_in_domain02 (Rule 198 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_signal_in_domain04 (Rule 199 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_numflops03c (Rule 200 of total 351) .... done (Time = 0.00s, Memory = -0.2K)
Checking Rule SGDC_numflops04 (Rule 201 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_numflops05 (Rule 202 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_numflops06 (Rule 203 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_numflops11 (Rule 204 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_numflops13 (Rule 205 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_numflops14 (Rule 206 of total 351) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_clocksense02 (Rule 207 of total 351) .... done (Time = 0.00s, Memory = -8.0K)
Checking Rule SGDC_clocksense03 (Rule 208 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_sgclkgroup01 (Rule 209 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_sgclkgroup02 (Rule 210 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_sgclkgroup03 (Rule 211 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_check_clock_relation01a (Rule 212 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_check_clock_relation01b (Rule 213 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_check_clock_relation01c (Rule 214 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_check_clock_relation02a (Rule 215 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_check_clock_relation02b (Rule 216 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_check_clock_relation02c (Rule 217 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_check_clock_relation03b (Rule 218 of total 351) .... done (Time = 0.00s, Memory = -0.4K)
Checking Rule SGDC_check_clock_relation04b (Rule 219 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule CheckClockRelationSetup (Rule 220 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_gray_signals01 (Rule 221 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_gray_signals02 (Rule 222 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_gray_signals03 (Rule 223 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_qualifier02a (Rule 224 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_qualifier03a (Rule 225 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_qualifier04 (Rule 226 of total 351) .... done (Time = 0.00s, Memory = -0.7K)
Checking Rule SGDC_qualifier05 (Rule 227 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_qualifier08 (Rule 228 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule QualifierSetup (Rule 229 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ResetSynchronizerSetup (Rule 230 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_validation_filter_path03 (Rule 231 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_qualifier10 (Rule 232 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_qualifier11 (Rule 233 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_qualifier12 (Rule 234 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_qualifier13 (Rule 235 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_qualifier14 (Rule 236 of total 351) .... done (Time = 0.00s, Memory = 4.0K)
Checking Rule SGDC_qualifier16 (Rule 237 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_qualifier18 (Rule 238 of total 351) .... done (Time = 0.00s, Memory = 3.1K)
Checking Rule SGDC_qualifier19a (Rule 239 of total 351) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_qualifier19b (Rule 240 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_qualifier19c (Rule 241 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_qualifier20b (Rule 242 of total 351) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_qualifier21 (Rule 243 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_qualifier22 (Rule 244 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_qualifier23 (Rule 245 of total 351) .... done (Time = 0.00s, Memory = -4.1K)
Checking Rule SGDC_virtualclock01 (Rule 246 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_virtualreset01 (Rule 247 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port19 (Rule 248 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port20 (Rule 249 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RFPSetup (Rule 250 of total 351) .... done (Time = 0.00s, Memory = -0.8K)
Checking Rule SGDC_reset_filter_path02a (Rule 251 of total 351) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_reset_filter_path02b (Rule 252 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_reset_filter_path02c (Rule 253 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_reset_filter_path03a (Rule 254 of total 351) .... done (Time = 0.00s, Memory = -8.0K)
Checking Rule SGDC_reset_filter_path03b (Rule 255 of total 351) .... done (Time = 0.00s, Memory = -24.0K)
Checking Rule SGDC_reset_filter_path03c (Rule 256 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_reset_filter_path04b (Rule 257 of total 351) .... done (Time = 0.00s, Memory = -8.0K)
Checking Rule SGDC_reset_filter_path07a (Rule 258 of total 351) .... done (Time = 0.00s, Memory = 8.1K)
Checking Rule SGDC_reset_filter_path07b (Rule 259 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_reset_filter_path07c (Rule 260 of total 351) .... done (Time = 0.00s, Memory = -16.0K)
Checking Rule SGDC_define_reset_order03 (Rule 261 of total 351) .... done (Time = 0.00s, Memory = -7.9K)
Checking Rule SGDC_define_reset_order04 (Rule 262 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_define_reset_order05 (Rule 263 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_cdc_false_path06 (Rule 264 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_cdc_false_path07 (Rule 265 of total 351) .... done (Time = 0.00s, Memory = -8.4K)
Checking Rule SGDC_cdc_false_path08 (Rule 266 of total 351) .... done (Time = 0.00s, Memory = -1.1K)
Checking Rule CDCSet_License01 (Rule 267 of total 351) .... done (Time = 0.00s, Memory = -0.0K)
Checking Rule Propagate_Resets (Rule 268 of total 351) .... done (Time = 0.01s, Memory = 19.7K)
Checking Rule _reset_sync (Rule 269 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Setup_port01 (Rule 270 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Setup_blackbox01 (Rule 271 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Ac_abstract01 (Rule 272 of total 351) .... done (Time = 0.00s, Memory = 22.7K)
Checking Rule _clkWrapModules (Rule 273 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _clock_hier_rules (Rule 274 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Ar_sync_init (Rule 275 of total 351)##FILEDEBUG[sgOpenFile]: Opening File './system_top_spyglass/cdc/cdc_abstract/spyglass_spysch/clock-reset/clock_reset_sync_rst_file' in "a" mode ...
##FILEDEBUG[sgOpenFile]: Opening File './system_top_spyglass/cdc/cdc_abstract/spyglass_spysch/clock-reset/clock_reset_sync_rst_cell_file' in "a" mode ...
 .... done (Time = 0.00s, Memory = 22.0K)
Checking Rule _constrCoverage (Rule 276 of total 351)##FILEDEBUG[sgCloseFile]: File './system_top_spyglass/cdc/cdc_abstract/spyglass_reports/clock-reset/SYSTEM_TOP_input_abstract.sgdc' closed.
##FILEDEBUG[sgCloseFile]: File './system_top_spyglass/cdc/cdc_abstract/spyglass_reports/clock-reset/Setup_port01/SYSTEM_TOP.csv' closed.
##FILEDEBUG[sgCloseFile]: File './system_top_spyglass/cdc/cdc_abstract/spyglass_reports/clock-reset/Setup_port01/.SYSTEM_TOP.csv.dbginf' closed.
##FILEDEBUG[sgOpenFile]: Opening File './system_top_spyglass/cdc/cdc_abstract/spyglass_spysch/clock-reset/ckbboxtermcount' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './system_top_spyglass/cdc/cdc_abstract/spyglass_reports/clock-reset/Setup_blackbox01/SYSTEM_TOP_bbox_model.sgdc' closed.
##FILEDEBUG[sgCloseFile]: File './system_top_spyglass/cdc/cdc_abstract/spyglass_spysch/clock-reset/ckbboxtermcount' closed.
 .... done (Time = 0.01s, Memory = 25.9K)
Checking Rule SGDC_clockreset02 (Rule 277 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Param_clockreset02 (Rule 278 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Param_clockreset04 (Rule 279 of total 351) .... done (Time = 0.00s, Memory = 0.8K)
Checking Rule Setup_clockreset01 (Rule 280 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Clock_check07 (Rule 281 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Reset_check08 (Rule 282 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_noclockcell_start01 (Rule 283 of total 351) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule Ac_initseq01 (Rule 284 of total 351) .... done (Time = 0.00s, Memory = -3.5K)
Checking Rule Ac_init01 (Rule 285 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _ac_Auxi01 (Rule 286 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Ac_sanity02 (Rule 287 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _glitch_init (Rule 288 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Ac_initstate01 (Rule 289 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Ac_conv02setup01 (Rule 290 of total 351) .... done (Time = 0.00s, Memory = 1.5K)
Checking Rule Ac_abs01 (Rule 291 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Ac_report01 (Rule 292 of total 351) .... done (Time = 0.00s, Memory = 32.0K)
Checking Rule AllowComboLogicSetup (Rule 293 of total 351) .... done (Time = 0.00s, Memory = -0.9K)
Checking Rule Ac_upfsetup02 (Rule 294 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Ac_upfsetup01 (Rule 295 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Ac_psync_init (Rule 296 of total 351) .... done (Time = 0.00s, Memory = -4.0K)
Checking Rule Ac_psetup01 (Rule 297 of total 351) .... done (Time = 0.00s, Memory = -2.5K)
Checking Rule Clock_exit01 (Rule 298 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_reset_synchronizer02 (Rule 299 of total 351) .... done (Time = 0.00s, Memory = -3.5K)
Checking Rule SGDC_reset_synchronizer04 (Rule 300 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_reset_synchronizer06 (Rule 301 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_reset_synchronizer08 (Rule 302 of total 351) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_reset_synchronizer10 (Rule 303 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
##FILEDEBUG[sgOpenFile]: Opening File './system_top_spyglass/cdc/cdc_abstract/spyglass_spysch/clock-reset/cdc_waive_info_file' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './system_top_spyglass/cdc/cdc_abstract/spyglass_spysch/clock-reset/cdc_waive_info_file' closed.
##FILEDEBUG[sgCloseFile]: File './system_top_spyglass/cdc/cdc_abstract/spyglass_spysch/clock-reset/cdcwaivefile' closed.
##FILEDEBUG[sgCloseFile]: File './system_top_spyglass/cdc/cdc_abstract/spyglass_spysch/clock-reset/clock_reset_sync_rst_file' closed.
##FILEDEBUG[sgCloseFile]: File './system_top_spyglass/cdc/cdc_abstract/spyglass_spysch/clock-reset/clock_reset_sync_rst_cell_file' closed.
Checking Rule AnalyzeBBox (Rule 304 of total 351) .... done (Time = 0.00s, Memory = 0.0K)
##FILEDEBUG[sgCloseFile]: File './system_top_spyglass/cdc/cdc_abstract/spyglass_spysch/clock-reset/clock_reset_info_file' closed.
##FILEDEBUG[sgCloseFile]: File './system_top_spyglass/cdc/cdc_abstract/spyglass_spysch/clock-reset/crossfile' closed.
##FILEDEBUG[sgCloseFile]: File './system_top_spyglass/cdc/cdc_abstract/spyglass_spysch/clock-reset/datasheet_resets' closed.
##FILEDEBUG[sgCloseFile]: File './system_top_spyglass/cdc/cdc_abstract/spyglass_spysch/clock-reset/datasheet_clocks' closed.
##FILEDEBUG[sgCloseFile]: File './system_top_spyglass/cdc/cdc_abstract/spyglass_spysch/clock-reset/sgdcdumpfile' closed.
##FILEDEBUG[sgCloseFile]: File './system_top_spyglass/cdc/cdc_abstract/spyglass_spysch/clock-reset/pinofblackboxfile' closed.
##FILEDEBUG[sgCloseFile]: File './system_top_spyglass/cdc/cdc_abstract/spyglass_spysch/clock-reset/ckfalsepathfile' closed.
##FILEDEBUG[sgCloseFile]: File './system_top_spyglass/cdc/cdc_abstract/spyglass_reports/clock-reset/clock_sig.csv' closed.
##FILEDEBUG[sgCloseFile]: File './system_top_spyglass/cdc/cdc_abstract/spyglass_reports/clock-reset/reset_sig.csv' closed.
Checking Rule ReportCheckDataSummary (Rule 305 of total 351) .... done (Time = 0.00s, Memory = 0.0K)

Applying user specified and internally generated waivers on violation database .... done (Time = 0.00s)

Generating data for Console...
##SGDEBUG [PEAK_MEMORY]: 3492756 KB for entire run at 'just before destroying nvn arrays in flattener' stage
##SGDEBUG [VMPEAK_MEMORY]: 3494796 KB for entire run
##SGDEBUG [BENCHMARK_ABSOLUTE]: Rule checking finished: 2 sec, 1431778 KB, 3486320 KB
##SGDEBUG [BENCHMARK_INCR]: Rule checking finished: 0 sec, -1284 KB, -1060 KB


=====================================================================================
							Rule Parameter Table
=====================================================================================

	PARAMETER-NAME                                     VALUE
-------------------------------------------------------------------------------------
	-allow_clock_on_output_port                        no
	-cdc_dump_assertions                               none
	-cdc_express                                       no
	-check_clock_group_violations                      no
	-check_port_setup                                  input
	-clock_reduce_pessimism                            latch_en,mux_sel_derived,check_enable_for_glitch
	-debug_proc                                        no
	-disable_seq_clock_prop                            no
	-enable_soc_rdc                                    no
	-filter_named_clocks                               rst,reset,scan,set
	-filter_named_resets                               clk,clock,scan
	-force_genclk_for_txv                              no
	-formal_setup_rules_check                          no
	-format_report                                     no
	-handle_combo_arc                                  yes
	-ignore_bus_resets                                 yes
	-ignore_latches                                    yes
	-library_gen_clock_naming                          yes
	-master_clock_limit                                1000
	-netlist_clock_polarity                            yes
	-populate_comboelements_for_minmax_in_fromto       no
	-preserve_path                                     no
	-pt                                                yes
	-reset_reduce_pessimism                            filter_unused_synchronizer,same_data_reset_flop
	-run_cells_in_cktree_rules                         no
	-show_all_sdc_violations                           no
	-show_sdc_progress                                 no
	-sta_based_clock_relationship                      no
	-suppress_sdc_violation_in_abstract                no
	-tc_disable_caching                                no
	-tc_stop_parsing_ignored_commands                  no
	-truncate_through                                  yes
	-use_inferred_clocks                               no
	-use_inferred_resets                               no
	-write_sdc                                         no
=====================================================================================



=====================================================================================
                               Rule Status Table

 RULE-NAME                      POLICY-NAME     ENABLED VIOL-CNT RULE-TYPE   ERROR-MSG         
=====================================================================================
 Setup_CGC                      clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Setup_req01                    clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_punsync01                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_psync01                     clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 checkUPF_existence             clock-reset     No             - VSTOPDU        -               
 UPF_lowpower14                 clock-reset     No             - FLATDU2_PRD_WL   -               
 UPF_lowpower14PR               clock-reset     No             - FLATDU2_PRD_WL   -               
 UPF_lowpower10                 clock-reset     No             - VSTOPDU        -               
 UPF_lowpower06                 clock-reset     No             - VSTOPDU        -               
 UPF_lowpower05                 clock-reset     No             - VSTOPDU        -               
 UPF_lowpower05PR               clock-reset     No             - VSTOPDU        -               
 UPF_lowpower04                 clock-reset     No             - VSTOPDU        -               
 UPF_lowpower03                 clock-reset     No             - VSTOPDU        -               
 UPF_lowpower02                 clock-reset     No             - VSTOPDU        -               
 UPF_lowpower01                 clock-reset     No             - VSTOPDU        -               
 Ac_blksgdc01                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 SGDC_quasi_static_validation03 clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 SGDC_quasi_static_validation02 clock-reset     No             - SETUP          -               
 SGDC_quasi_static_validation01 clock-reset     No             - SETUP          -               
 SGDC_define_reset_order_validation02 clock-reset     No             - SETUP          -               
 SGDC_define_reset_order_validation01 clock-reset     No             - SETUP          -               
 SGDC_cdc_false_path_validation01 clock-reset     No             - SETUP          -               
 SGDC_qualifier_validation02    clock-reset     No             - SETUP          -               
 SGDC_qualifier_validation01    clock-reset     No             - SETUP          -               
 SGDC_abstract_port_validation04 clock-reset     No             - SETUP          -               
 SGDC_abstract_port_validation03 clock-reset     No             - SETUP          -               
 SGDC_abstract_port_validation02 clock-reset     No             - SETUP          -               
 SGDC_abstract_port_validation01 clock-reset     No             - SETUP          -               
 SGDC_output_validation02       clock-reset     No             - SETUP          -               
 SGDC_output_validation01       clock-reset     No             - SETUP          -               
 SGDC_num_flops_validation02    clock-reset     No             - SETUP          -               
 SGDC_num_flops_validation01    clock-reset     No             - SETUP          -               
 SGDC_input_validation02        clock-reset     No             - SETUP          -               
 SGDC_input_validation01        clock-reset     No             - SETUP          -               
 SGDC_reset_validation04        clock-reset     No             - SETUP          -               
 SGDC_reset_validation03        clock-reset     No             - SETUP          -               
 SGDC_reset_validation02        clock-reset     No             - SETUP          -               
 SGDC_reset_validation01        clock-reset     No             - SETUP          -               
 SGDC_set_case_analysis_validation03 clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 SGDC_set_case_analysis_validation02 clock-reset     No             - SETUP          -               
 SGDC_set_case_analysis_validation01 clock-reset     No             - SETUP          -               
 SGDC_clock_domain_validation02 clock-reset     No             - SETUP          -               
 SGDC_clock_domain_validation01 clock-reset     No             - SETUP          -               
 SGDC_clock_validation02        clock-reset     No             - SETUP          -               
 SGDC_clock_validation01        clock-reset     No             - SETUP          -               
 SGDC_abstract_mapping01        clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_abstract_validation02       clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_abstract_validation01       clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 top_vs_block_val_prereq        clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_resetvalue01                clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_xclock01                    clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_glitch02                    clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_glitch01                    clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_clockperiod03               clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_clockperiod02               clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_clockperiod01               clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_glitch03                    clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_meta01                      clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_datahold01a                 clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_fifo01                      clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_handshake02                 clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_handshake01                 clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ar_glitch02          (Verilog) clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_cdc08                       clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_cdc01c                      clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_cdc01b                      clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_cdc01a                      clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_conv05                      clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_conv04                      clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_conv03                      clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_conv01                      clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_conv02                      clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_sync03b                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_sync03a                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_sanity04                    clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_sanity03                    clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 PortTimeDelay        (VHDL   ) clock-reset     No             - RTLDULIST      -               
 NoClockCell                    clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ar_converge01                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_converge01               clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 DeltaDelay02                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 DeltaDelay01                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_delay02                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_delay01                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_repeater01                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_check10                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_check06b                 clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_check06a                 clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Reset_overlap01                clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_Reset_check01            clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Reset_sync03                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Reset_sync02                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Reset_sync01                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ar_syncrstrtl01                clock-reset     No             - SETUP          -               
 Ar_syncrstpragma01             clock-reset     No             - SETUP          -               
 Ar_syncrstactive01             clock-reset     No             - SETUP          -               
 Ar_syncrstcombo01              clock-reset     No             - SETUP          -               
 Ar_syncrstload02               clock-reset     No             - SETUP          -               
 Ar_syncrstload01               clock-reset     No             - SETUP          -               
 Reset_check04                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Reset_check07                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Reset_check10                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_info15                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ar_syncdeassert01              clock-reset     No             - SETUP          -               
 Ar_asyncdeassert01             clock-reset     No             - SETUP          -               
 Ar_sync01                      clock-reset     No             - SETUP          -               
 Ar_unsync01                    clock-reset     No             - SETUP          -               
 Reset_sync04                   clock-reset     No             - SETUP          -               
 Reset_check12                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ar_glitch01                    clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Reset_check06                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Reset_check05                  clock-reset     No             - VSDU           -               
 Clock_check02                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_hier03                   clock-reset     No             - SETUP          -               
 Clock_hier02                   clock-reset     No             - SETUP          -               
 Clock_hier01                   clock-reset     No             - SETUP          -               
 Clock_check04                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_check03                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_Reset_check03            clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_Reset_check02            clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Reset_check01        (Verilog) clock-reset     No             - VSDU           -               
 Reset_check03                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_Reset_info01             clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_check05                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_glitch05                 clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_glitch04                 clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_glitch03                 clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_glitch02                 clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_glitch01                 clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_info17                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_info07                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_info06                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_info05c                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_info05b                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_info05a                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_info16                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_info05                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ar_syncrstTree                 clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Reset_info02                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_info02                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_sync09                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_sync08a                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_sync08                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_sync06                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_sync05                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_info14                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Reset_info09b                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Reset_info09a                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ar_resetcross_matrix01         clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ar_resetcross01                clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Setup_rdc01                    clock-reset     No             - SETUP          -               
 Ac_resetcross01                clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Reset_check11                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Reset_check09                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Reset_check02                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Setup_library01                clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_info18                   clock-reset     No             - SETUP          -               
 Ar_converge02                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_check01                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Reset_info01                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_crossing01                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ar_cross_analysis01            clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_sync02                      clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_cross_analysis              clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_sync01                      clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_glitch04                    clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_unsync02                    clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_unsync01                    clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_coherency06                 clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_info03c                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_info03b                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_info03a                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Setup_cdc01                    clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_sync02p                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 SGDC_cdc_false_path04          clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ar_syncrst_setupcheck01        clock-reset     No             - SETUP          -               
 Setup_clock02                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Setup_clock01                  clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Clock_info01                   clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_topology01                  clock-reset     No             - VSTOPDU        -               
 SGDC_qualifier03b              clock-reset     No             - RTLDULIST      -               
 SGDC_qualifier02b              clock-reset     No             - RTLDULIST      -               
 Setup_quasi_static01           clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 SGDC_inputoutput01             clock-reset     No             - FLATDU2_ABSTRACT_PRD_WL   -               
 Ac_setOvlDataInSynthesis       clock-reset     Yes            0 ELABDU         -               
 Ac_svasetup01                  clock-reset     Yes            0 VSDULIST       -               
 SGDC_reset_synchronizer10      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_synchronizer08      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_synchronizer07      clock-reset     Yes            0 SETUP          -               
 SGDC_reset_synchronizer06      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_synchronizer05      clock-reset     Yes            0 SETUP          -               
 SGDC_reset_synchronizer04      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_synchronizer03      clock-reset     Yes            0 SETUP          -               
 SGDC_reset_synchronizer02      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_synchronizer01      clock-reset     Yes            0 SETUP          -               
 Clock_exit01                   clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Setup_check02                  clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Setup_check01                  clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ac_license01                   clock-reset     Yes            0 SETUP          -               
 Ac_psetup01                    clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ac_psync_init                  clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ac_upfsetup01                  clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ac_upfsetup02                  clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 LPwrRulesSetup                 clock-reset     Yes            0 VSTOPDU        -               
 UPF_lowpower08                 clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 UPF_lowpower08PR               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 LP_POWERDATA_INFO              clock-reset     Yes            0 VSTOPDU        -               
 LP_POWERDATA_READ              clock-reset     Yes            0 SETUP          -               
 LP_POWERDATA_CHECK             clock-reset     Yes            0 SETUP          -               
 AllowComboLogicSetup           clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ac_report01                    clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ac_abs01                       clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 AcOvlRtl             (VHDL   ) clock-reset     Yes            0 VSDULIST       -               
 AcOvlRtl             (Verilog) clock-reset     Yes            0 VSDULIST       -               
 _meta_delay01                  clock-reset     Yes            0 VSDULIST       -               
 _vhMeta01            (VHDL   ) clock-reset     Yes            0 VSDULIST       -               
 SGDC_meta_monitor_attributes01 clock-reset     Yes            0 SETUP          -               
 SGDC_meta_design_hier01        clock-reset     Yes            0 VSTOPDU        -               
 SGDC_cdc_define_transition01   clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ac_conv02setup01               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ac_initstate01                 clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _glitch_init                   clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ac_sanity07                    clock-reset     Yes            0 SETUP          -               
 Ac_sanity06                    clock-reset     Yes            0 SETUP          -               
 Ac_sanity05          (VHDL   ) clock-reset     Yes            0 RTLDU          -               
 Ac_sanity05          (Verilog) clock-reset     Yes            0 RTLDU          -               
 Ac_sanity02                    clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ac_sanity01                    clock-reset     Yes            0 SETUP          -               
 _ac_Auxi01                     clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ac_init01                      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ac_multitop01                  clock-reset     Yes            0 VSDULIST       -               
 Ac_initseq01                   clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_noclockcell_start01       clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _deltaDelayNom                 clock-reset     Yes            0 VSDULIST       -               
 _deltaDelay          (Verilog) clock-reset     Yes            0 VSDULIST       -               
 _deltaDelay          (VHDL   ) clock-reset     Yes            0 VSDULIST       -               
 Reset_check08                  clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_repeater01                clock-reset     Yes            0 SETUP          -               
 Clock_check07                  clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Setup_clockreset01             clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Param_clockreset06             clock-reset     Yes            0 SETUP          -               
 Param_clockreset05             clock-reset     Yes            0 SETUP          -               
 Param_clockreset04             clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Param_clockreset02             clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_clockreset02              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _syncResetStyleRTL             clock-reset     Yes            0 VSDULIST       -               
 _constrCoverage                clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ar_sync_init                   clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _clock_hier_rules              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_clock_path_wrapper_module01 clock-reset     Yes            0 SETUP          -               
 _clkWrapModules                clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ac_abstract01                  clock-reset     Yes            1 FLATDU2_PRD_WL   -               
 Setup_blackbox01               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Setup_port01                   clock-reset     Yes            2 FLATDU2_PRD_WL   -               
 _reset_sync                    clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Propagate_Resets               clock-reset     Yes            1 FLATDU2_PRD_WL   -               
 syncRstReq           (VHDL   ) clock-reset     Yes            0 VSDULIST       -               
 syncRstReq           (Verilog) clock-reset     Yes            0 VSDULIST       -               
 Ar_Cross_Init                  clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _propagate_cdcAttrib           clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Ac_Sync_Init                   clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _debugData                     clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Gen_diff01                     clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 CDCSet_License01               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_fifo14                    clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_fifo13                    clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_fifo12                    clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_fifo11                    clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _sync_qualifier                clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _synci                         clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _sync_and                      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _sync_gp                       clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _sync_clock                    clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _syncg                         clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _syncd                         clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _syncdw                        clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _syncUDfifo                    clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _syncfifo                      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _fifo01                        clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 FalsePathSetup                 clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _resetPathCross                clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _syncb                         clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _syncc                         clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_cdc_false_path08          clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_cdc_false_path07          clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_cdc_false_path06          clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_cdc_false_path05          clock-reset     Yes            0 SETUP          -               
 SGDC_virtualclock_validation01 clock-reset     Yes            0 SETUP          -               
 _syncreset_prop                clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Propagate_Clocks               clock-reset     Yes            2 FLATDU2_PRD_WL   -               
 SGDC_generated_clock06         clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Reset_prop                     clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Clock_prop                     clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Clockmatrix01                  clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Pragma_setupb                  clock-reset     Yes            0 VSDULIST       -               
 Pragma_setupa                  clock-reset     Yes            0 VSDU           -               
 Clock_setup02                  clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _abstract_port                 clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 Clock_setup01                  clock-reset     Yes            0 SETUP          -               
 Param_clockreset07             clock-reset     Yes            0 SETUP          -               
 SGDC_define_reset_order05      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_define_reset_order04      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_define_reset_order03      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_define_reset_order02      clock-reset     Yes            0 SETUP          -               
 SGDC_reset_filter_path07c      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_filter_path07b      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_filter_path07a      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_filter_path06a      clock-reset     Yes            0 SETUP          -               
 SGDC_reset_filter_path05a      clock-reset     Yes            0 SETUP          -               
 SGDC_reset_filter_path04b      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_filter_path04a      clock-reset     Yes            0 SETUP          -               
 SGDC_reset_filter_path03c      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_filter_path03b      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_filter_path03a      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_filter_path02c      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_filter_path02b      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_filter_path02a      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_reset_filter_path01       clock-reset     Yes            0 SETUP          -               
 RFPSetup                       clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _repeaterCellInst              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _syncCellDelayedQualifier      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _rstSyncCellInst               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _ipblock                       clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _allowInst                     clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 _portReten                     clock-reset     Yes            0 VSTOPDU        -               
 _portRetenClocknReset          clock-reset     Yes            0 VSTOPDU        -               
 SGDC_abstract_port20           clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_abstract_port19           clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_virtualreset01            clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_virtualclock01            clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_allow_combo_logic02       clock-reset     Yes            0 VSTOPDU        -               
 SGDC_allow_combo_logic01       clock-reset     Yes            0 SETUP          -               
 SGDC_qualifier25               clock-reset     Yes            0 SETUP          -               
 SGDC_qualifier24               clock-reset     Yes            0 SETUP          -               
 SGDC_qualifier23               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier22               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier21               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier20b              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier20a              clock-reset     Yes            0 SETUP          -               
 SGDC_qualifier19c              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier19b              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier19a              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier18               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier17               clock-reset     Yes            0 SETUP          -               
 SGDC_qualifier16               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier15               clock-reset     Yes            0 SETUP          -               
 SGDC_qualifier14               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier13               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier12               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier11               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier10               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier09               clock-reset     Yes            0 SETUP          -               
 SGDC_validation_filter_path03  clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_validation_filter_path02  clock-reset     Yes            0 SETUP          -               
 SGDC_validation_filter_path01  clock-reset     Yes            0 SETUP          -               
 SGDC_cdc_waive03               clock-reset     Yes            0 SETUP          -               
 SGDC_cdc_waive02               clock-reset     Yes            0 SETUP          -               
 SGDC_cdc_waive01               clock-reset     Yes            0 SETUP          -               
 SignalTypeSetup                clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 ResetSynchronizerSetup         clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 QualifierSetup                 clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier08               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier06               clock-reset     Yes            0 SETUP          -               
 SGDC_qualifier05               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier04               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier03d              clock-reset     Yes            0 SETUP          -               
 SGDC_qualifier03c              clock-reset     Yes            0 VSTOPDU        -               
 SGDC_qualifier03a              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier02c              clock-reset     Yes            0 VSTOPDU        -               
 SGDC_qualifier02a              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_qualifier01               clock-reset     Yes            0 SETUP          -               
 SGDC_sync_cell11               clock-reset     Yes            0 VSTOPDU        -               
 SyncCellSetup                  clock-reset     Yes            0 SETUP          -               
 SGDC_sync_cell10               clock-reset     Yes            0 SETUP          -               
 SGDC_sync_cell09b              clock-reset     Yes            0 SETUP          -               
 SGDC_sync_cell09a              clock-reset     Yes            0 SETUP          -               
 SGDC_sync_cell08b              clock-reset     Yes            0 SETUP          -               
 SGDC_sync_cell08a              clock-reset     Yes            0 SETUP          -               
 SGDC_sync_cell07               clock-reset     Yes            0 SETUP          -               
 SGDC_sync_cell06               clock-reset     Yes            0 SETUP          -               
 SGDC_sync_cell05               clock-reset     Yes            0 SETUP          -               
 SGDC_sync_cell04               clock-reset     Yes            0 SETUP          -               
 SGDC_sync_cell03b              clock-reset     Yes            0 SETUP          -               
 SGDC_sync_cell03a              clock-reset     Yes            0 SETUP          -               
 SGDC_sync_cell02d              clock-reset     Yes            0 SETUP          -               
 SGDC_sync_cell02c              clock-reset     Yes            0 SETUP          -               
 SGDC_sync_cell02b              clock-reset     Yes            0 VSTOPDU        -               
 SGDC_sync_cell02a              clock-reset     Yes            0 SETUP          -               
 SGDC_gray_signals03            clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_gray_signals02            clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_gray_signals01            clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 CheckClockRelationSetup        clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_check_clock_relation05b   clock-reset     Yes            0 SETUP          -               
 SGDC_check_clock_relation05a   clock-reset     Yes            0 SETUP          -               
 SGDC_check_clock_relation04b   clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_check_clock_relation04a   clock-reset     Yes            0 SETUP          -               
 SGDC_check_clock_relation03b   clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_check_clock_relation03a   clock-reset     Yes            0 SETUP          -               
 SGDC_check_clock_relation02c   clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_check_clock_relation02b   clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_check_clock_relation02a   clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_check_clock_relation01c   clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_check_clock_relation01b   clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_check_clock_relation01a   clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_sgclkgroup03              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_sgclkgroup02              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_sgclkgroup01              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_clocksense04              clock-reset     Yes            0 SETUP          -               
 SGDC_clocksense03              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_clocksense02              clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_clocksense01              clock-reset     Yes            0 SETUP          -               
 SGDC_numflops14                clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_numflops13                clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_numflops12                clock-reset     Yes            0 VSTOPDU        -               
 SGDC_numflops11                clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_numflops10                clock-reset     Yes            0 SETUP          -               
 SGDC_numflops09                clock-reset     Yes            0 SETUP          -               
 SGDC_numflops08                clock-reset     Yes            0 SETUP          -               
 SGDC_numflops07                clock-reset     Yes            0 SETUP          -               
 SGDC_numflops06                clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_numflops05                clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_numflops04                clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_numflops03d               clock-reset     Yes            0 SETUP          -               
 SGDC_numflops03c               clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_numflops03b               clock-reset     Yes            0 VSTOPDU        -               
 SGDC_numflops03a               clock-reset     Yes            0 VSTOPDU        -               
 SGDC_numflops01                clock-reset     Yes            0 SETUP          -               
 SGDC_porttimedelay01           clock-reset     Yes            0 SETUP          -               
 SGDC_deltacheck_ignore_instance01 clock-reset     Yes            0 SETUP          -               
 SGDC_deltacheck_ignore_module01 clock-reset     Yes            0 SETUP          -               
 SGDC_deltacheck_stop_instance01 clock-reset     Yes            0 SETUP          -               
 SGDC_deltacheck_stop_module01  clock-reset     Yes            0 SETUP          -               
 SGDC_deltacheck_stop_signal01  clock-reset     Yes            0 SETUP          -               
 SGDC_deltacheck_start02        clock-reset     Yes            0 SETUP          -               
 SGDC_deltacheck_start01        clock-reset     Yes            0 SETUP          -               
 SGDC_noclockcell04             clock-reset     Yes            0 SETUP          -               
 SGDC_noclockcell03             clock-reset     Yes            0 SETUP          -               
 SGDC_noclockcell02             clock-reset     Yes            0 SETUP          -               
 SGDC_noclockcell01             clock-reset     Yes            0 SETUP          -               
 SGDC_cdc_false_path03          clock-reset     Yes            0 SETUP          -               
 SGDC_cdc_false_path02          clock-reset     Yes            0 SETUP          -               
 SGDC_cdc_false_path01          clock-reset     Yes            0 SETUP          -               
 SGDC_output_not_used01         clock-reset     Yes            0 SETUP          -               
 SGDC_network_allowed_cells02   clock-reset     Yes            0 SETUP          -               
 SGDC_network_allowed_cells01   clock-reset     Yes            0 SETUP          -               
 SGDC_syncresetstyle01          clock-reset     Yes            0 SETUP          -               
 SGDC_signal_in_domain04        clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_signal_in_domain03        clock-reset     Yes            0 SETUP          -               
 SGDC_signal_in_domain02        clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_signal_in_domain01        clock-reset     Yes            0 SETUP          -               
 SGDC_quasi_static_style02      clock-reset     Yes            0 SETUP          -               
 SGDC_quasi_static_style01      clock-reset     Yes            0 FLATDU2_PRD_WL   -               
 SGDC_quasi_static01            clock-reset     Yes            0 SETUP          -               
 SGDC_generated_clock05         clock-reset     Yes            0 SETUP          -               
 SGDC_generated_clock04         clock-reset     Yes            0 SETUP          -               
 SGDC_generated_clock03         clock-reset     Yes            0 SETUP          -               
 SGDC_generated_clock02         clock-reset     Yes            0 SETUP          -               
 SGDC_generated_clock01         clock-reset     Yes            0 SETUP          -               
 SGDC_output03                  clock-reset     Yes            0 SETUP          -               
 SGDC_output04                  clock-reset     Yes            0 VSTOPDU        -               
 SGDC_output02                  clock-reset     Yes            0 VSTOPDU        -               
 SGDC_output01                  clock-reset     Yes            0 SETUP          -               
 SGDC_input04                   clock-reset     Yes            0 SETUP          -               
 SGDC_input03                   clock-reset     Yes            0 VSTOPDU        -               
 SGDC_input02                   clock-reset     Yes            0 VSTOPDU        -               
 SGDC_input01                   clock-reset     Yes            0 SETUP          -               
 _cdc_save_license01            clock-reset     Yes            0 VSDULIST       -               
 Info_Case_Analysis             SpyGlass        Yes            1 FLATDU2_PRD_WL   -               
 ElabSummary                    SpyGlass        Yes            1 SETUP          -               
 DetectTopDesignUnits           SpyGlass        Yes            1 SETUP          -               
-------------------------------------------------------------------------------------
Note: VSDU type of rules (as seen in the above table) are not run on
      unsynthesized modules reported by 'ErrorAnalyzeBBox/InfoAnalyzeBBox' messages
      (Please see messages starting with keyword 'UnsynthesizedDU')

##status : SpyGlass Rule Checking Complete.

---------------------------------------------------------------------------------------------
Results Summary:
---------------------------------------------------------------------------------------------
   Goal Run           :      cdc/cdc_abstract
   Command-line read  :      0 error,      0 warning,      0 information message 
   Design Read        :      0 error,      0 warning,      3 information messages
      Found 1 top module:
         SYSTEM_TOP   (file: ../rtl/SYSTEM_TOP.v)

   Blackbox Resolution:      0 error,      0 warning,      0 information message 
   SGDC Checks        :      0 error,      0 warning,      0 information message 
** Policy clock-reset :      1 error,      0 warning,      5 information messages
   -------------------------------------------------------------------------------------
   Total              :      1 error,      0 warning,      8 information messages

  Total Number of Generated Messages     :         9 (1 error, 0 warning, 8 Infos)
  Number of Reported Messages            :         9 (1 error, 0 warning, 8 Infos)

  NOTE: It is recommended to first fix/reconcile fatals/errors reported on
        lines starting with ** as subsequent issues might be related to it.
        Please re-run SpyGlass once ** prefixed lines are fatal/error clean.

---------------------------------------------------------------------------------------------



SpyGlass Rule Checking Complete.
##FILEDEBUG[spyOpenFile]: File Opening failed for file-label 'ADVCLOCKS_REPORT_FILE' in "r" mode
##FILEDEBUG[spyOpenFile]: File Opening failed for file-label 'CK_MODULE_TOPOLOGY' in "r" mode
##FILEDEBUG[spyOpenFile]: Opening file './system_top_spyglass/cdc/cdc_abstract/spyglass_spysch/clock-reset/sgdcdumpfile' in "r" mode...
##FILEDEBUG[spyCloseFile]: File './system_top_spyglass/cdc/cdc_abstract/spyglass_spysch/clock-reset/sgdcdumpfile' closed.

Generating moresimple report from './system_top_spyglass/cdc/cdc_abstract/spyglass.vdb' to './system_top_spyglass/cdc/cdc_abstract/spyglass_reports/moresimple.rpt' ....

Generating runsummary report from './system_top_spyglass/cdc/cdc_abstract/spyglass.vdb' ....

Generating no_msg_reporting_rules report from './system_top_spyglass/cdc/cdc_abstract/spyglass.vdb' to './system_top_spyglass/cdc/cdc_abstract/spyglass_reports/no_msg_reporting_rules.rpt' ....

Generating CDC-report report from './system_top_spyglass/cdc/cdc_abstract/spyglass.vdb' to './system_top_spyglass/cdc/cdc_abstract/spyglass_reports/CDC-report.rpt' ....
##FILEDEBUG[spyOpenFile]: Opening file './system_top_spyglass/cdc/cdc_abstract/spyglass_spysch/clock-reset/cdc_report_info_file' in "r" mode...
##FILEDEBUG[spyOpenFile]: File Opening failed for file-label 'CLOCK_SYNC_CROSS_MODULE_DATA' in "r" mode
##FILEDEBUG[spyOpenFile]: File Opening failed for file-label 'CLOCK_AC_GLITCH_NETLIST_DIFF_DATA' in "r" mode
##FILEDEBUG[spyOpenFile]: File Opening failed for file-label 'CLOCK_AC_SYNC_UNSYNC_CROSS_MODULE_DATA' in "r" mode
##FILEDEBUG[spyOpenFile]: File Opening failed for file-label 'CDC_COCKPIT_DATA' in "r" mode
##FILEDEBUG[spyOpenFile]: File Opening failed for file-label 'CDC_CROSSING_MODE_DATA' in "r" mode
##FILEDEBUG[spyOpenFile]: File Opening failed for file-label 'AC_COH06_FILE' in "r" mode
##FILEDEBUG[spyOpenFile]: File Opening failed for file-label 'INTERNAL_AC_CROSS_ANALYSIS' in "r" mode
##FILEDEBUG[spyOpenFile]: File Opening failed for file-label 'INTERNAL_AR_CROSS_ANALYSIS01' in "r" mode
##FILEDEBUG[spyOpenFile]: Opening file './system_top_spyglass/cdc/cdc_abstract/spyglass_reports/clock-reset/clock_sig.csv' in "r" mode...
##FILEDEBUG[spyCloseFile]: File './system_top_spyglass/cdc/cdc_abstract/spyglass_reports/clock-reset/clock_sig.csv' closed.
##FILEDEBUG[spyOpenFile]: Opening file './system_top_spyglass/cdc/cdc_abstract/spyglass_reports/clock-reset/reset_sig.csv' in "r" mode...
##FILEDEBUG[spyCloseFile]: File './system_top_spyglass/cdc/cdc_abstract/spyglass_reports/clock-reset/reset_sig.csv' closed.
##FILEDEBUG[spyOpenFile]: Opening file './system_top_spyglass/cdc/cdc_abstract/spyglass_reports/clock-reset/clocks.csv' in "w" mode...
##FILEDEBUG[spyCloseFile]: File './system_top_spyglass/cdc/cdc_abstract/spyglass_reports/clock-reset/clocks.csv' closed.
##FILEDEBUG[spyOpenFile]: Opening file './system_top_spyglass/cdc/cdc_abstract/spyglass_reports/clock-reset/clocks.csv' in "a" mode...
##FILEDEBUG[spyCloseFile]: File './system_top_spyglass/cdc/cdc_abstract/spyglass_reports/clock-reset/clocks.csv' closed.
##FILEDEBUG[spyOpenFile]: Opening file './system_top_spyglass/cdc/cdc_abstract/spyglass_reports/clock-reset/resets.csv' in "w" mode...
##FILEDEBUG[spyCloseFile]: File './system_top_spyglass/cdc/cdc_abstract/spyglass_reports/clock-reset/resets.csv' closed.
##FILEDEBUG[spyOpenFile]: Opening file './system_top_spyglass/cdc/cdc_abstract/spyglass_reports/clock-reset/resets.csv' in "a" mode...
##FILEDEBUG[spyCloseFile]: File './system_top_spyglass/cdc/cdc_abstract/spyglass_reports/clock-reset/resets.csv' closed.
##FILEDEBUG[spyOpenFile]: Opening file './system_top_spyglass/cdc/cdc_abstract/spyglass_reports/clock-reset/fileList.csv' in "w" mode...
##FILEDEBUG[spyCloseFile]: File './system_top_spyglass/cdc/cdc_abstract/spyglass_reports/clock-reset/fileList.csv' closed.
##FILEDEBUG[spyOpenFile]: Opening file './system_top_spyglass/cdc/cdc_abstract/spyglass_reports/clock-reset/fileList.csv' in "a" mode...
##FILEDEBUG[spyCloseFile]: File './system_top_spyglass/cdc/cdc_abstract/spyglass_reports/clock-reset/fileList.csv' closed.
##FILEDEBUG[spyOpenFile]: Opening file './system_top_spyglass/cdc/cdc_abstract/spyglass_reports/clock-reset/parameterList.csv' in "w" mode...
##FILEDEBUG[spyCloseFile]: File './system_top_spyglass/cdc/cdc_abstract/spyglass_reports/clock-reset/parameterList.csv' closed.
##FILEDEBUG[spyOpenFile]: Opening file './system_top_spyglass/cdc/cdc_abstract/spyglass_reports/clock-reset/parameterList.csv' in "a" mode...
##FILEDEBUG[spyCloseFile]: File './system_top_spyglass/cdc/cdc_abstract/spyglass_reports/clock-reset/parameterList.csv' closed.
##FILEDEBUG[spyOpenFile]: File Opening failed for file-label 'ADVCLOCKS_FUNCTIONAL_TIME_FILE' in "r" mode
##FILEDEBUG[spyOpenFile]: Opening file './system_top_spyglass/cdc/cdc_abstract/spyglass_spysch/clock-reset/ckfalsepathfile' in "r" mode...
##FILEDEBUG[spyCloseFile]: File './system_top_spyglass/cdc/cdc_abstract/spyglass_spysch/clock-reset/ckfalsepathfile' closed.

Generating CKSGDCInfo report from './system_top_spyglass/cdc/cdc_abstract/spyglass.vdb' to './system_top_spyglass/cdc/cdc_abstract/spyglass_reports/CKSGDCInfo.rpt' ....
##FILEDEBUG[spyOpenFile]: Opening file './system_top_spyglass/cdc/cdc_abstract/spyglass_spysch/clock-reset/sgdcdumpfile' in "r" mode...
##FILEDEBUG[spyCloseFile]: File './system_top_spyglass/cdc/cdc_abstract/spyglass_spysch/clock-reset/sgdcdumpfile' closed.
##FILEDEBUG[spyOpenFile]: Opening file './system_top_spyglass/cdc/cdc_abstract/spyglass_spysch/clock-reset/cdc_waive_info_file' in "r" mode...
##FILEDEBUG[spyCloseFile]: File './system_top_spyglass/cdc/cdc_abstract/spyglass_spysch/clock-reset/cdc_waive_info_file' closed.

Policy specific data (reports) are present in the directory './system_top_spyglass/cdc/cdc_abstract/spyglass_reports'.

SpyGlass critical reports for the current run are present in directory './system_top_spyglass/consolidated_reports/cdc_cdc_abstract/'.

SpyGlass Exit Code 0 (Rule-checking completed with errors)
SpyGlass total run-time is 0:0:2 (2 secs)
SpyGlass run completed at 11:40:05 PM on Aug 24 2025
