$tcl_library is set to: /cad/mentor/oneSpin360/2023.1/etc/tcl8.6
init.tcl executed.
source "/cad/mentor/oneSpin360/2023.1/etc/startup/onespin_defaults.tcl"
source -signed "/cad/mentor/oneSpin360/2023.1/etc/startup/onespin_startup.tcl.obf"
source "/hizz/pro/sig_research/dddTools/work/anm3/asvi/tcl/onespin_batch_run.tcl"
-I- FileParse - Analyzing source file "/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwaysff_packed_modport.sv" .... [1]
-I- AnalyzeModule - /hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwaysff_packed_modport.sv:16: Analyzing module ( M ). [4]
-I- AnalyzeModule - /hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwaysff_packed_modport.sv:36: Analyzing module ( top ). [4]
-I- Elaborate auto-selected the toplevel: "verilog!work.top"
-W- SimSynMismatch - /hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwaysff_packed_modport.sv:23: Initialization of non-wire register might be ignored by some synthesis tools. Use continuous assignment instead.
-I- Elaborating verilog portion...

Warning Statistics:
-------------------
    1   SimSynMismatch       simulation synthesis mismatch
-I- Elaboration of design golden succeeded.
-I- Traversing modules of design 'top' ...
-I- Traversing modules of design 'top' took 0.12 seconds.
-I- Analyzing signal dependency in design 'top' ...
-I- Analyzing signal dependency in design 'top' took 0.00 seconds.
-I- Analyzing loops ...
-I- Analyzing loops took 0.00 seconds.
-I- Analyzing primary and generated clocks ...
-I- Computing next states ...
-I- Computing next states took 0.00 seconds.
-I- Analyzing primary and generated clocks took 0.00 seconds.
-I- Checking clock dependency assumption ...
-I- Checking clock dependency assumption took 0.00 seconds.
-I- Clock input 'i_clk (posedge)' found.
-I- Computing CSA result ...
-I- Computing CSA result took 0.01 seconds.
-I- Finishing CSA analysis ...
-I- Compilation for design golden succeeded.
-R- Printed Messages
===============================================================================
class       category            memo                                                          occurrence
-------------------------------------------------------------------------------
Warning     SimSynMismatch      simulation synthesis mismatch                                 1         
Info        AnalyzeModule       analyzing module                                              2         
Info        FileParse           file parsed                                                   1         
Info        {}                  Clock input '<Name> (<Name>)' found.                          1         
Info        {}                  unclassified message                                          18        
Info        {}                  {}                                                            1         
Result      {}                  {}                                                            1         
Plain       {}                  unclassified message                                          1         
Plain       {}                  {}                                                            9         
TclStdOut   {}                  {}                                                            2         
CommandLog  {}                  {}                                                            3         
	
-R- Filtered Messages
===============================================================================
id   active   class     category            memo                     text                     src_loc        origin  hits 
-------------------------------------------------------------------------------
No message filters available.
