mkdir: cannot create directory `/scratch/077-hpca4se-bioinf/jlenis/results/MEM-Interleave': File exists
> Benchmarks for BWA 0.7.12: NIST7086_CGTACTAG_L002_R2_001
catwoman
#################################################################
# Warm up - 64 threads - T1
#################################################################
WarmUp.2593021.MEM-Interleave.catwoman.t64
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3183.067 CPU sec, 63.884 real sec
[M::process] read 6336634 sequences (640000034 bp)...
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3756.638 CPU sec, 59.771 real sec
[M::mem_process_seqs] Processed 6336634 reads in 3790.287 CPU sec, 60.648 real sec
[M::process] read 2525160 sequences (255041160 bp)...
[M::mem_process_seqs] Processed 2525160 reads in 1537.949 CPU sec, 24.342 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 242.114 sec; CPU: 12315.097 sec
#################################################################
# Test multi-threading - 8 threads - T2
#################################################################
2593021.MEM-Interleave.catwoman.t8
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 792080 sequences (80000080 bp)...
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 176.214 CPU sec, 24.815 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.918 CPU sec, 22.304 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.941 CPU sec, 22.300 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 178.573 CPU sec, 22.400 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 180.616 CPU sec, 22.693 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.572 CPU sec, 22.758 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.876 CPU sec, 22.880 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.267 CPU sec, 22.213 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.479 CPU sec, 22.262 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 178.436 CPU sec, 22.435 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 179.670 CPU sec, 22.533 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.577 CPU sec, 22.732 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 185.010 CPU sec, 23.196 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.392 CPU sec, 22.214 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 176.548 CPU sec, 22.157 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 175.939 CPU sec, 22.027 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.996 CPU sec, 22.430 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 180.356 CPU sec, 22.662 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 179.842 CPU sec, 22.603 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.879 CPU sec, 23.058 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 180.499 CPU sec, 22.698 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 178.276 CPU sec, 22.362 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 179.957 CPU sec, 22.607 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.907 CPU sec, 22.852 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.273 CPU sec, 23.012 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.610 CPU sec, 22.896 real sec
[M::process] read 148902 sequences (15039102 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.476 CPU sec, 23.043 real sec
[M::mem_process_seqs] Processed 148902 reads in 39.334 CPU sec, 4.995 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 8 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 621.947 sec; CPU: 4900.215 sec

 Performance counter stats for 'numactl --interleave=0 --physcpubind=0-7 ./bwa mem -t 8 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      7,859,196,782 cache-misses                                                  (21.98%)
S0       16 11,942,591,531,496 cycles                    #    0.000 GHz                      (22.07%)
S0       16 11,972,788,427,127 instructions              #   62.96  insns per cycle        
                                             #    0.00  stalled cycles per insn  (27.37%)
S0       16          4,117,170 cs                                                            (100.00%)
S0       16             14,182 migrations                                                    (100.00%)
S0       16            603,650 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    915,283,422,739 idle-cycles-frontend      #  481.34% frontend cycles idle     (16.15%)
S0       16  1,462,209,318,456 idle-cycles-backend       #  768.97% backend  cycles idle     (16.16%)
S0       16  3,728,494,314,392 L1-dcache-loads                                               (21.81%)
S0       16     48,539,752,383 L1-dcache-load-misses     #   82.56% of all L1-dcache hits    (27.44%)
S0       16     51,173,546,433 L1-dcache-stores                                              (27.70%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.99%)
S0       16      7,888,696,308 L1-icache-load-misses                                         (28.18%)
S0       16     59,243,374,930 LLC-loads                                                     (11.38%)
S0       16     36,263,447,027 LLC-stores                                                    (11.32%)
S0       16    <not supported> LLC-prefetches          
S0       16  3,765,660,733,820 dTLB-loads                                                    (17.02%)
S0       16      6,667,133,148 dTLB-load-misses          #   11.22% of all dTLB cache hits   (16.87%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16  2,641,564,526,657 iTLB-loads                                                    (16.86%)
S0       16         28,095,038 iTLB-load-misses          #    0.07% of all iTLB cache hits   (11.04%)
S0       16  1,006,327,962,944 branch-loads                                                  (16.51%)
S0       16     69,381,040,804 branch-load-misses                                            (22.19%)
S1       16        111,983,195 cache-misses                                                  (21.39%)
S1       16     36,404,101,229 cycles                    #    0.000 GHz                      (21.82%)
S1       16      7,542,293,331 instructions              #    0.00  insns per cycle          (27.51%)
S1       16             50,396 cs                                                            (100.00%)
S1       16                606 migrations                                                    (100.00%)
S1       16             30,545 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    258,885,682,011 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.38%)
S1       16     13,696,876,340 idle-cycles-backend       #    0.00% backend  cycles idle     (16.56%)
S1       16      3,632,381,306 L1-dcache-loads                                               (22.21%)
S1       16        213,144,429 L1-dcache-load-misses                                         (27.56%)
S1       16        276,991,556 L1-dcache-stores                                              (28.18%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.07%)
S1       16        113,289,831 L1-icache-load-misses                                         (28.22%)
S1       16        321,118,520 LLC-loads                                                     (11.27%)
S1       16        320,427,433 LLC-stores                                                    (11.32%)
S1       16    <not supported> LLC-prefetches          
S1       16      5,046,641,524 dTLB-loads                                                    (16.88%)
S1       16            160,674 dTLB-load-misses                                              (16.86%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16      1,860,104,426 iTLB-loads                                                    (16.38%)
S1       16            125,441 iTLB-load-misses                                              (10.74%)
S1       16      1,419,233,722 branch-loads                                                  (16.11%)
S1       16         16,604,017 branch-load-misses                                            (21.43%)
S2       16        666,397,125 cache-misses                                                  (21.49%)
S2       16    139,457,003,923 cycles                    #    0.000 GHz                      (20.76%)
S2       16     42,137,730,740 instructions              #    0.00  insns per cycle          (26.60%)
S2       16            131,518 cs                                                            (100.00%)
S2       16              9,670 migrations                                                    (100.00%)
S2       16             43,983 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16  1,056,791,397,706 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.71%)
S2       16     37,518,483,332 idle-cycles-backend       #    0.00% backend  cycles idle     (15.96%)
S2       16     24,719,810,582 L1-dcache-loads                                               (23.64%)
S2       16      1,222,489,976 L1-dcache-load-misses                                         (26.07%)
S2       16      1,320,598,048 L1-dcache-stores                                              (28.48%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (25.02%)
S2       16        681,170,805 L1-icache-load-misses                                         (27.07%)
S2       16      1,974,099,577 LLC-loads                                                     (14.46%)
S2       16        829,239,309 LLC-stores                                                    (11.24%)
S2       16    <not supported> LLC-prefetches          
S2       16     28,098,389,645 dTLB-loads                                                    (18.00%)
S2       16            793,706 dTLB-load-misses                                              (17.67%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16     12,989,776,840 iTLB-loads                                                    (15.64%)
S2       16            640,065 iTLB-load-misses                                              (10.86%)
S2       16      7,551,258,529 branch-loads                                                  (16.25%)
S2       16        192,053,959 branch-load-misses                                            (22.62%)
S3       16        103,211,137 cache-misses                                                  (22.22%)
S3       16     51,289,942,866 cycles                    #    0.000 GHz                      (22.27%)
S3       16     11,947,902,312 instructions              #    0.00  insns per cycle          (28.10%)
S3       16             75,261 cs                                                            (100.00%)
S3       16              2,645 migrations                                                    (100.00%)
S3       16             28,069 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    380,165,450,694 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.00%)
S3       16     19,712,194,157 idle-cycles-backend       #    0.00% backend  cycles idle     (16.84%)
S3       16      5,745,837,764 L1-dcache-loads                                               (22.41%)
S3       16        290,654,343 L1-dcache-load-misses                                         (28.33%)
S3       16        287,801,293 L1-dcache-stores                                              (28.15%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (28.28%)
S3       16        102,030,194 L1-icache-load-misses                                         (28.50%)
S3       16        433,468,974 LLC-loads                                                     (11.23%)
S3       16        273,804,853 LLC-stores                                                    (10.94%)
S3       16    <not supported> LLC-prefetches          
S3       16      4,956,618,049 dTLB-loads                                                    (16.44%)
S3       16            162,254 dTLB-load-misses                                              (16.13%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      3,260,733,392 iTLB-loads                                                    (15.91%)
S3       16            104,334 iTLB-load-misses                                              (10.69%)
S3       16      1,989,096,220 branch-loads                                                  (16.18%)
S3       16         16,395,300 branch-load-misses                                            (21.80%)

     621.976175447 seconds time elapsed

#################################################################
# Test multi-threading - 16 threads - T3
#################################################################
2593021.MEM-Interleave.catwoman.t16
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 1584160 sequences (160000160 bp)...
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 375.731 CPU sec, 31.004 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 380.210 CPU sec, 23.927 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 387.597 CPU sec, 24.358 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 384.164 CPU sec, 24.160 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 380.695 CPU sec, 24.034 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 386.301 CPU sec, 24.306 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 387.069 CPU sec, 24.431 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 376.810 CPU sec, 23.683 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 381.394 CPU sec, 24.009 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 385.584 CPU sec, 24.270 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 381.627 CPU sec, 23.992 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 383.869 CPU sec, 24.156 real sec
[M::process] read 940982 sequences (95039182 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 386.672 CPU sec, 24.382 real sec
[M::mem_process_seqs] Processed 940982 reads in 235.316 CPU sec, 15.392 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 16 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 344.147 sec; CPU: 5221.053 sec

 Performance counter stats for 'numactl --interleave=0,1 --physcpubind=0-15 ./bwa mem -t 16 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      8,503,691,381 cache-misses                                                  (22.49%)
S0       16 12,758,136,001,906 cycles                    #    0.000 GHz                      (22.32%)
S0       16 11,897,325,021,868 instructions              #   59.08  insns per cycle        
                                             #    0.00  stalled cycles per insn  (28.05%)
S0       16          5,454,587 cs                                                            (100.00%)
S0       16             38,023 migrations                                                    (100.00%)
S0       16            680,826 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    960,877,248,008 idle-cycles-frontend      #  477.16% frontend cycles idle     (17.83%)
S0       16  1,879,283,996,374 idle-cycles-backend       #  933.23% backend  cycles idle     (17.03%)
S0       16  3,693,767,245,006 L1-dcache-loads                                               (22.60%)
S0       16     48,338,684,771 L1-dcache-load-misses     #   83.31% of all L1-dcache hits    (28.08%)
S0       16     51,102,172,594 L1-dcache-stores                                              (27.91%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.74%)
S0       16      8,585,512,648 L1-icache-load-misses                                         (26.60%)
S0       16     60,644,915,874 LLC-loads                                                     (10.99%)
S0       16     37,173,042,126 LLC-stores                                                    (10.96%)
S0       16    <not supported> LLC-prefetches          
S0       16  3,815,095,711,459 dTLB-loads                                                    (16.46%)
S0       16      7,012,950,344 dTLB-load-misses          #   11.69% of all dTLB cache hits   (16.48%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16  2,670,795,640,902 iTLB-loads                                                    (16.52%)
S0       16         73,445,074 iTLB-load-misses          #    0.18% of all iTLB cache hits   (11.04%)
S0       16  1,010,758,570,075 branch-loads                                                  (16.51%)
S0       16     70,053,032,653 branch-load-misses                                            (21.96%)
S1       16        111,654,836 cache-misses                                                  (22.02%)
S1       16     35,531,542,740 cycles                    #    0.000 GHz                      (22.10%)
S1       16      8,327,023,622 instructions              #    0.00  insns per cycle          (27.69%)
S1       16             35,909 cs                                                            (100.00%)
S1       16              1,117 migrations                                                    (100.00%)
S1       16             23,605 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    271,535,527,098 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.93%)
S1       16     11,217,032,199 idle-cycles-backend       #    0.00% backend  cycles idle     (16.91%)
S1       16      3,415,215,877 L1-dcache-loads                                               (22.40%)
S1       16        212,672,396 L1-dcache-load-misses                                         (28.35%)
S1       16        215,269,959 L1-dcache-stores                                              (28.53%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.21%)
S1       16        102,495,026 L1-icache-load-misses                                         (27.91%)
S1       16        353,757,598 LLC-loads                                                     (10.77%)
S1       16        280,232,492 LLC-stores                                                    (11.31%)
S1       16    <not supported> LLC-prefetches          
S1       16      5,331,033,773 dTLB-loads                                                    (16.60%)
S1       16            125,553 dTLB-load-misses                                              (16.80%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16      2,352,653,606 iTLB-loads                                                    (16.25%)
S1       16             68,283 iTLB-load-misses                                              (10.80%)
S1       16      1,969,607,606 branch-loads                                                  (16.29%)
S1       16         16,956,890 branch-load-misses                                            (21.79%)
S2       16        376,767,833 cache-misses                                                  (22.19%)
S2       16     50,243,236,455 cycles                    #    0.000 GHz                      (20.82%)
S2       16     20,557,149,052 instructions              #    0.00  insns per cycle          (26.37%)
S2       16             97,133 cs                                                            (100.00%)
S2       16             13,089 migrations                                                    (100.00%)
S2       16             33,109 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    236,184,743,343 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.19%)
S2       16     20,009,816,753 idle-cycles-backend       #    0.00% backend  cycles idle     (17.98%)
S2       16     11,744,397,981 L1-dcache-loads                                               (22.59%)
S2       16        545,416,205 L1-dcache-load-misses                                         (26.79%)
S2       16        597,717,328 L1-dcache-stores                                              (27.62%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (26.40%)
S2       16        414,796,413 L1-icache-load-misses                                         (25.20%)
S2       16        983,843,974 LLC-loads                                                     (12.18%)
S2       16        299,076,727 LLC-stores                                                    (12.46%)
S2       16    <not supported> LLC-prefetches          
S2       16     14,656,722,790 dTLB-loads                                                    (18.12%)
S2       16            665,408 dTLB-load-misses                                              (17.34%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16      7,678,131,643 iTLB-loads                                                    (16.58%)
S2       16            448,757 iTLB-load-misses                                              (11.32%)
S2       16      3,409,149,919 branch-loads                                                  (16.87%)
S2       16        100,578,032 branch-load-misses                                            (22.69%)
S3       16         79,659,077 cache-misses                                                  (21.73%)
S3       16     44,063,223,312 cycles                    #    0.000 GHz                      (21.85%)
S3       16      9,364,903,990 instructions              #    0.00  insns per cycle          (27.55%)
S3       16             53,014 cs                                                            (100.00%)
S3       16              1,565 migrations                                                    (100.00%)
S3       16             22,201 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    334,929,926,514 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.13%)
S3       16     15,753,789,916 idle-cycles-backend       #    0.00% backend  cycles idle     (16.88%)
S3       16      4,705,527,425 L1-dcache-loads                                               (22.38%)
S3       16        258,213,855 L1-dcache-load-misses                                         (28.16%)
S3       16        309,919,886 L1-dcache-stores                                              (28.11%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (27.71%)
S3       16        100,890,282 L1-icache-load-misses                                         (27.81%)
S3       16        459,611,664 LLC-loads                                                     (11.09%)
S3       16        315,446,344 LLC-stores                                                    (10.96%)
S3       16    <not supported> LLC-prefetches          
S3       16      5,236,606,897 dTLB-loads                                                    (16.55%)
S3       16             97,998 dTLB-load-misses                                              (16.53%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      3,178,704,444 iTLB-loads                                                    (16.93%)
S3       16            105,102 iTLB-load-misses                                              (11.37%)
S3       16      2,285,347,499 branch-loads                                                  (16.91%)
S3       16         14,968,116 branch-load-misses                                            (22.14%)

     344.277403925 seconds time elapsed

#################################################################
# Test multi-threading - 32 threads - T4 
#################################################################
2593021.MEM-Interleave.catwoman.t32
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 829.559 CPU sec, 36.146 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 860.540 CPU sec, 27.203 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 866.571 CPU sec, 27.385 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 866.520 CPU sec, 27.825 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 867.440 CPU sec, 27.765 real sec
[M::process] read 2525154 sequences (255040554 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 863.476 CPU sec, 27.363 real sec
[M::mem_process_seqs] Processed 2525154 reads in 699.752 CPU sec, 22.828 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 32 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 214.595 sec; CPU: 5875.606 sec

 Performance counter stats for 'numactl --interleave=0-3 --physcpubind=0-31 ./bwa mem -t 32 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      5,283,383,726 cache-misses                                                  (20.95%)
S0       16  7,187,643,898,006 cycles                    #    0.000 GHz                      (22.14%)
S0       16  5,906,800,493,134 instructions              #   25.90  insns per cycle        
                                             #    0.01  stalled cycles per insn  (28.56%)
S0       16          4,630,171 cs                                                            (100.00%)
S0       16             42,887 migrations                                                    (100.00%)
S0       16            530,825 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    905,556,299,507 idle-cycles-frontend      #  397.02% frontend cycles idle     (19.69%)
S0       16  1,277,056,076,866 idle-cycles-backend       #  559.90% backend  cycles idle     (19.21%)
S0       16  1,774,494,123,278 L1-dcache-loads                                               (24.34%)
S0       16     24,123,371,273 L1-dcache-load-misses     #   42.68% of all L1-dcache hits    (28.92%)
S0       16     26,262,716,831 L1-dcache-stores                                              (28.56%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.36%)
S0       16      5,415,951,787 L1-icache-load-misses                                         (26.69%)
S0       16     33,649,631,675 LLC-loads                                                     (10.72%)
S0       16     20,055,651,414 LLC-stores                                                    (10.65%)
S0       16    <not supported> LLC-prefetches          
S0       16  2,003,802,216,034 dTLB-loads                                                    (15.96%)
S0       16      3,860,649,288 dTLB-load-misses          #    6.32% of all dTLB cache hits   (15.96%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16  1,411,068,826,305 iTLB-loads                                                    (15.94%)
S0       16        101,964,860 iTLB-load-misses          #    0.24% of all iTLB cache hits   (10.70%)
S0       16    529,237,304,508 branch-loads                                                  (16.14%)
S0       16     35,848,483,589 branch-load-misses                                            (21.67%)
S1       16      4,668,047,180 cache-misses                                                  (22.11%)
S1       16  7,317,826,342,818 cycles                    #    0.000 GHz                      (22.43%)
S1       16  5,896,171,514,782 instructions              #    0.00  insns per cycle          (28.08%)
S1       16          3,951,040 cs                                                            (100.00%)
S1       16             35,081 migrations                                                    (100.00%)
S1       16            566,985 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    748,605,351,418 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.21%)
S1       16  1,422,609,008,245 idle-cycles-backend       #    0.00% backend  cycles idle     (17.12%)
S1       16  1,830,264,470,523 L1-dcache-loads                                               (22.80%)
S1       16     23,811,065,139 L1-dcache-load-misses                                         (28.38%)
S1       16     24,890,214,578 L1-dcache-stores                                              (28.16%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.81%)
S1       16      4,727,114,505 L1-icache-load-misses                                         (27.43%)
S1       16     30,927,129,118 LLC-loads                                                     (10.77%)
S1       16     18,211,312,057 LLC-stores                                                    (11.02%)
S1       16    <not supported> LLC-prefetches          
S1       16  1,896,095,188,294 dTLB-loads                                                    (16.54%)
S1       16      3,733,264,168 dTLB-load-misses                                              (16.53%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16  1,335,119,313,689 iTLB-loads                                                    (16.51%)
S1       16        101,808,338 iTLB-load-misses                                              (11.09%)
S1       16    496,245,305,886 branch-loads                                                  (16.54%)
S1       16     35,099,807,885 branch-load-misses                                            (21.97%)
S2       16        319,153,591 cache-misses                                                  (22.39%)
S2       16     65,754,222,235 cycles                    #    0.000 GHz                      (21.05%)
S2       16     19,597,452,281 instructions              #    0.00  insns per cycle          (29.50%)
S2       16             89,719 cs                                                            (100.00%)
S2       16             10,504 migrations                                                    (100.00%)
S2       16             22,033 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    470,889,268,753 idle-cycles-frontend      #    0.00% frontend cycles idle     (19.74%)
S2       16     22,174,647,578 idle-cycles-backend       #    0.00% backend  cycles idle     (17.39%)
S2       16     10,429,316,020 L1-dcache-loads                                               (24.01%)
S2       16        505,797,019 L1-dcache-load-misses                                         (26.23%)
S2       16        520,455,425 L1-dcache-stores                                              (26.90%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (24.44%)
S2       16        317,609,011 L1-icache-load-misses                                         (24.65%)
S2       16        812,242,514 LLC-loads                                                     (13.52%)
S2       16        349,961,568 LLC-stores                                                    (11.02%)
S2       16    <not supported> LLC-prefetches          
S2       16      9,991,473,096 dTLB-loads                                                    (17.39%)
S2       16            535,408 dTLB-load-misses                                              (17.70%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16      5,018,205,448 iTLB-loads                                                    (16.30%)
S2       16            332,367 iTLB-load-misses                                              (10.74%)
S2       16      3,465,493,662 branch-loads                                                  (16.64%)
S2       16         72,424,365 branch-load-misses                                            (22.18%)
S3       16         48,879,367 cache-misses                                                  (22.63%)
S3       16     26,421,502,449 cycles                    #    0.000 GHz                      (23.50%)
S3       16      5,797,987,075 instructions              #    0.00  insns per cycle          (28.97%)
S3       16             43,713 cs                                                            (100.00%)
S3       16              2,192 migrations                                                    (100.00%)
S3       16             16,080 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    172,713,589,978 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.53%)
S3       16     13,985,403,716 idle-cycles-backend       #    0.00% backend  cycles idle     (17.01%)
S3       16      2,411,728,696 L1-dcache-loads                                               (22.52%)
S3       16        141,990,053 L1-dcache-load-misses                                         (28.03%)
S3       16        144,334,006 L1-dcache-stores                                              (27.96%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (27.65%)
S3       16         46,712,678 L1-icache-load-misses                                         (27.30%)
S3       16        187,576,657 LLC-loads                                                     (10.89%)
S3       16        150,696,585 LLC-stores                                                    (10.66%)
S3       16    <not supported> LLC-prefetches          
S3       16      2,328,962,026 dTLB-loads                                                    (15.93%)
S3       16             92,813 dTLB-load-misses                                              (15.53%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      1,350,461,224 iTLB-loads                                                    (16.15%)
S3       16             85,640 iTLB-load-misses                                              (11.18%)
S3       16        841,702,695 branch-loads                                                  (16.75%)
S3       16          8,041,926 branch-load-misses                                            (22.26%)

     214.865380756 seconds time elapsed

#################################################################
# Test multi-threading - 48 threads - T5
#################################################################
2593021.MEM-Interleave.catwoman.t48
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 4752476 sequences (480000076 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 1273.507 CPU sec, 37.139 real sec
[M::process] read 4752476 sequences (480000076 bp)...
[M::process] read 4752476 sequences (480000076 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 1262.286 CPU sec, 27.197 real sec
[M::mem_process_seqs] Processed 4752476 reads in 1274.092 CPU sec, 27.063 real sec
[M::process] read 4752476 sequences (480000076 bp)...
[M::process] read 2525158 sequences (255040958 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 1260.754 CPU sec, 26.726 real sec
[M::mem_process_seqs] Processed 2525158 reads in 696.634 CPU sec, 14.868 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 48 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 161.927 sec; CPU: 5807.557 sec

 Performance counter stats for 'numactl --interleave=0-5 --physcpubind=0-47 ./bwa mem -t 48 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      3,362,191,041 cache-misses                                                  (22.32%)
S0       16  4,806,802,326,954 cycles                    #    0.000 GHz                      (22.24%)
S0       16  3,903,878,420,186 instructions              #   17.07  insns per cycle        
                                             #    0.01  stalled cycles per insn  (28.23%)
S0       16          3,083,206 cs                                                            (100.00%)
S0       16             28,771 migrations                                                    (100.00%)
S0       16            555,046 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    692,660,426,209 idle-cycles-frontend      #  302.81% frontend cycles idle     (18.28%)
S0       16    926,309,303,074 idle-cycles-backend       #  404.95% backend  cycles idle     (16.72%)
S0       16  1,222,844,530,026 L1-dcache-loads                                               (23.54%)
S0       16     15,866,068,408 L1-dcache-load-misses     #   27.75% of all L1-dcache hits    (27.89%)
S0       16     16,679,660,952 L1-dcache-stores                                              (28.30%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (26.27%)
S0       16      3,216,423,967 L1-icache-load-misses                                         (27.36%)
S0       16     20,804,682,325 LLC-loads                                                     (11.96%)
S0       16     12,606,265,943 LLC-stores                                                    (10.66%)
S0       16    <not supported> LLC-prefetches          
S0       16  1,307,882,075,279 dTLB-loads                                                    (16.51%)
S0       16      2,814,046,814 dTLB-load-misses          #    4.62% of all dTLB cache hits   (16.51%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    933,406,676,550 iTLB-loads                                                    (15.94%)
S0       16        136,676,947 iTLB-load-misses          #    0.31% of all iTLB cache hits   (10.41%)
S0       16    352,525,355,037 branch-loads                                                  (15.71%)
S0       16     24,535,803,762 branch-load-misses                                            (21.50%)
S1       16      3,934,698,882 cache-misses                                                  (21.97%)
S1       16  4,850,669,224,559 cycles                    #    0.000 GHz                      (22.39%)
S1       16  3,958,314,136,615 instructions              #    0.00  insns per cycle          (28.33%)
S1       16          2,836,720 cs                                                            (100.00%)
S1       16             31,522 migrations                                                    (100.00%)
S1       16            682,278 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    818,866,806,282 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.49%)
S1       16    936,647,298,581 idle-cycles-backend       #    0.00% backend  cycles idle     (17.69%)
S1       16  1,212,662,499,746 L1-dcache-loads                                               (23.49%)
S1       16     16,530,315,534 L1-dcache-load-misses                                         (29.25%)
S1       16     18,169,175,935 L1-dcache-stores                                              (28.66%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.48%)
S1       16      3,829,208,716 L1-icache-load-misses                                         (26.76%)
S1       16     23,476,101,965 LLC-loads                                                     (10.74%)
S1       16     13,349,269,036 LLC-stores                                                    (11.00%)
S1       16    <not supported> LLC-prefetches          
S1       16  1,311,210,573,166 dTLB-loads                                                    (16.34%)
S1       16      2,827,483,254 dTLB-load-misses                                              (16.23%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    951,100,176,462 iTLB-loads                                                    (15.82%)
S1       16        138,678,813 iTLB-load-misses                                              (10.45%)
S1       16    366,257,909,145 branch-loads                                                  (15.80%)
S1       16     24,688,941,099 branch-load-misses                                            (20.87%)
S2       16      3,347,037,632 cache-misses                                                  (21.00%)
S2       16  4,945,522,814,789 cycles                    #    0.000 GHz                      (21.01%)
S2       16  4,060,900,733,543 instructions              #    0.00  insns per cycle          (27.54%)
S2       16          2,833,817 cs                                                            (100.00%)
S2       16             31,313 migrations                                                    (100.00%)
S2       16            318,791 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    712,038,800,051 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.62%)
S2       16    901,377,249,427 idle-cycles-backend       #    0.00% backend  cycles idle     (17.21%)
S2       16  1,219,065,744,056 L1-dcache-loads                                               (23.07%)
S2       16     15,744,234,030 L1-dcache-load-misses                                         (28.32%)
S2       16     16,403,353,758 L1-dcache-stores                                              (28.87%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (27.41%)
S2       16      3,235,118,362 L1-icache-load-misses                                         (27.54%)
S2       16     20,713,266,485 LLC-loads                                                     (11.93%)
S2       16     12,315,051,560 LLC-stores                                                    (11.38%)
S2       16    <not supported> LLC-prefetches          
S2       16  1,276,386,736,115 dTLB-loads                                                    (17.44%)
S2       16      2,771,994,121 dTLB-load-misses                                              (16.81%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    905,993,526,729 iTLB-loads                                                    (16.46%)
S2       16        128,146,131 iTLB-load-misses                                              (10.64%)
S2       16    346,724,091,631 branch-loads                                                  (15.96%)
S2       16     24,607,266,143 branch-load-misses                                            (21.22%)
S3       16        129,820,002 cache-misses                                                  (21.45%)
S3       16     36,681,761,543 cycles                    #    0.000 GHz                      (20.92%)
S3       16      8,747,161,174 instructions              #    0.00  insns per cycle          (27.43%)
S3       16             46,748 cs                                                            (100.00%)
S3       16              2,643 migrations                                                    (100.00%)
S3       16             23,214 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    213,774,879,815 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.00%)
S3       16     16,513,864,425 idle-cycles-backend       #    0.00% backend  cycles idle     (16.95%)
S3       16      4,273,556,189 L1-dcache-loads                                               (22.65%)
S3       16        229,205,817 L1-dcache-load-misses                                         (27.07%)
S3       16        247,279,097 L1-dcache-stores                                              (27.63%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (26.86%)
S3       16        115,043,362 L1-icache-load-misses                                         (27.19%)
S3       16        461,715,507 LLC-loads                                                     (13.18%)
S3       16        240,189,908 LLC-stores                                                    (12.22%)
S3       16    <not supported> LLC-prefetches          
S3       16      5,093,789,301 dTLB-loads                                                    (17.84%)
S3       16            151,505 dTLB-load-misses                                              (16.66%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      2,539,575,196 iTLB-loads                                                    (15.69%)
S3       16            103,782 iTLB-load-misses                                              (10.53%)
S3       16      1,732,349,640 branch-loads                                                  (15.71%)
S3       16         37,815,186 branch-load-misses                                            (20.79%)

     162.363464383 seconds time elapsed

#################################################################
# Test multi-threading - 64 threads - T6
#################################################################

[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 1752.234 CPU sec, 37.425 real sec
[M::process] read 6336634 sequences (640000034 bp)...
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 1707.431 CPU sec, 27.612 real sec
[M::mem_process_seqs] Processed 6336634 reads in 1707.316 CPU sec, 30.559 real sec
[M::process] read 2525160 sequences (255041160 bp)...
[M::mem_process_seqs] Processed 2525160 reads in 692.087 CPU sec, 11.126 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 146.430 sec; CPU: 5914.921 sec

 Performance counter stats for 'numactl --interleave=0-7 --physcpubind=0-63 ./bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      3,376,826,012 cache-misses                                                  (21.47%)
S0       16  3,890,933,877,850 cycles                    #    0.000 GHz                      (20.98%)
S0       16  3,012,686,499,233 instructions              #   12.57  insns per cycle        
                                             #    0.02  stalled cycles per insn  (27.79%)
S0       16          2,497,305 cs                                                            (100.00%)
S0       16             22,778 migrations                                                    (100.00%)
S0       16            817,633 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    856,710,008,442 idle-cycles-frontend      #  357.40% frontend cycles idle     (17.48%)
S0       16    776,999,517,551 idle-cycles-backend       #  324.15% backend  cycles idle     (17.74%)
S0       16    908,304,995,538 L1-dcache-loads                                               (24.21%)
S0       16     12,705,100,467 L1-dcache-load-misses     #   22.17% of all L1-dcache hits    (28.69%)
S0       16     13,704,299,088 L1-dcache-stores                                              (29.09%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (26.74%)
S0       16      3,206,441,846 L1-icache-load-misses                                         (27.22%)
S0       16     17,707,316,542 LLC-loads                                                     (12.42%)
S0       16      9,936,836,080 LLC-stores                                                    (12.96%)
S0       16    <not supported> LLC-prefetches          
S0       16  1,000,925,460,158 dTLB-loads                                                    (17.40%)
S0       16      2,546,124,874 dTLB-load-misses          #    4.10% of all dTLB cache hits   (16.69%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    719,241,126,445 iTLB-loads                                                    (15.78%)
S0       16        195,365,460 iTLB-load-misses          #    0.44% of all iTLB cache hits   (10.54%)
S0       16    278,667,870,968 branch-loads                                                  (15.73%)
S0       16     18,557,627,158 branch-load-misses                                            (20.90%)
S1       16      2,699,553,602 cache-misses                                                  (21.92%)
S1       16  3,798,127,015,536 cycles                    #    0.000 GHz                      (21.21%)
S1       16  3,054,949,795,646 instructions              #    0.00  insns per cycle          (27.66%)
S1       16          2,421,115 cs                                                            (100.00%)
S1       16             22,593 migrations                                                    (100.00%)
S1       16            715,008 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    775,563,627,920 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.05%)
S1       16    731,165,287,313 idle-cycles-backend       #    0.00% backend  cycles idle     (17.69%)
S1       16    921,312,970,763 L1-dcache-loads                                               (23.48%)
S1       16     11,814,067,152 L1-dcache-load-misses                                         (29.16%)
S1       16     12,338,895,670 L1-dcache-stores                                              (29.50%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.32%)
S1       16      2,604,907,261 L1-icache-load-misses                                         (28.00%)
S1       16     16,813,562,607 LLC-loads                                                     (11.44%)
S1       16      9,780,618,243 LLC-stores                                                    (10.77%)
S1       16    <not supported> LLC-prefetches          
S1       16  1,032,846,943,818 dTLB-loads                                                    (16.34%)
S1       16      2,631,514,928 dTLB-load-misses                                              (15.87%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    722,243,578,088 iTLB-loads                                                    (15.72%)
S1       16        182,091,873 iTLB-load-misses                                              (11.01%)
S1       16    265,917,994,934 branch-loads                                                  (16.04%)
S1       16     18,341,605,792 branch-load-misses                                            (21.52%)
S2       16      2,980,292,759 cache-misses                                                  (21.51%)
S2       16  3,875,910,025,545 cycles                    #    0.000 GHz                      (20.47%)
S2       16  3,111,088,498,149 instructions              #    0.00  insns per cycle          (26.94%)
S2       16          2,480,152 cs                                                            (100.00%)
S2       16             25,995 migrations                                                    (100.00%)
S2       16            524,141 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    862,110,190,037 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.08%)
S2       16    761,352,563,564 idle-cycles-backend       #    0.00% backend  cycles idle     (16.86%)
S2       16    934,044,668,071 L1-dcache-loads                                               (23.57%)
S2       16     12,306,739,844 L1-dcache-load-misses                                         (27.58%)
S2       16     13,007,967,401 L1-dcache-stores                                              (28.72%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (26.81%)
S2       16      2,838,167,180 L1-icache-load-misses                                         (27.68%)
S2       16     16,851,766,799 LLC-loads                                                     (12.90%)
S2       16      9,412,200,480 LLC-stores                                                    (11.05%)
S2       16    <not supported> LLC-prefetches          
S2       16    974,624,626,769 dTLB-loads                                                    (17.29%)
S2       16      2,480,409,920 dTLB-load-misses                                              (17.09%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    705,230,285,776 iTLB-loads                                                    (16.01%)
S2       16        179,952,175 iTLB-load-misses                                              (10.91%)
S2       16    270,724,325,430 branch-loads                                                  (15.68%)
S2       16     18,954,414,448 branch-load-misses                                            (21.15%)
S3       16      2,722,257,997 cache-misses                                                  (20.53%)
S3       16  3,776,265,790,454 cycles                    #    0.000 GHz                      (21.86%)
S3       16  2,999,837,341,229 instructions              #    0.00  insns per cycle          (27.78%)
S3       16          2,451,412 cs                                                            (100.00%)
S3       16             21,501 migrations                                                    (100.00%)
S3       16            300,942 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    784,011,564,736 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.47%)
S3       16    738,764,229,109 idle-cycles-backend       #    0.00% backend  cycles idle     (17.65%)
S3       16    904,660,103,346 L1-dcache-loads                                               (23.00%)
S3       16     11,878,909,727 L1-dcache-load-misses                                         (28.73%)
S3       16     12,592,242,165 L1-dcache-stores                                              (28.92%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (28.43%)
S3       16      2,577,446,710 L1-icache-load-misses                                         (28.12%)
S3       16     15,915,452,000 LLC-loads                                                     (11.05%)
S3       16      9,369,683,908 LLC-stores                                                    (11.03%)
S3       16    <not supported> LLC-prefetches          
S3       16    970,637,445,194 dTLB-loads                                                    (16.35%)
S3       16      2,478,166,065 dTLB-load-misses                                              (16.12%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    694,972,349,391 iTLB-loads                                                    (16.03%)
S3       16        178,440,360 iTLB-load-misses                                              (10.73%)
S3       16    259,510,411,034 branch-loads                                                  (15.96%)
S3       16     18,373,958,407 branch-load-misses                                            (21.30%)

     146.880997947 seconds time elapsed

#################################################################
# Test multi-threading - 64 threads - T6
#################################################################
