{
  "design": {
    "design_info": {
      "boundary_crc": "0xCD04FB5679AF921E",
      "device": "xcku040-ffva1156-2-e",
      "gen_directory": "../../../../UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem",
      "name": "UART_LED_Subsystem",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.2",
      "validated": "true"
    },
    "design_tree": {
      "led_ctl_0": "",
      "meta_harden_btn": "",
      "meta_harden_rst": "",
      "util_ds_buf_0": "",
      "uart_rx_i0": {
        "uart_baud_gen_0": "",
        "meta_harden_0": "",
        "uart_rx_ctl_0": ""
      },
      "xlconstant_0": ""
    },
    "ports": {
      "clk_pin_p": {
        "type": "clk",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "UART_LED_Subsystem_IBUF_DS_P_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "clk_pin_n": {
        "type": "clk",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "UART_LED_Subsystem_IBUF_DS_N_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "led_pins": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "btn_pin": {
        "direction": "I"
      },
      "rst_pin": {
        "direction": "I"
      },
      "rxd_pin": {
        "direction": "I"
      }
    },
    "components": {
      "led_ctl_0": {
        "vlnv": "xilinx.com:user:led_ctl:1.0",
        "xci_name": "UART_LED_Subsystem_led_ctl_0_0",
        "xci_path": "ip/UART_LED_Subsystem_led_ctl_0_0/UART_LED_Subsystem_led_ctl_0_0.xci",
        "inst_hier_path": "led_ctl_0"
      },
      "meta_harden_btn": {
        "vlnv": "xilinx.com:user:meta_harden:1.0",
        "xci_name": "UART_LED_Subsystem_meta_harden_1_0",
        "xci_path": "ip/UART_LED_Subsystem_meta_harden_1_0/UART_LED_Subsystem_meta_harden_1_0.xci",
        "inst_hier_path": "meta_harden_btn"
      },
      "meta_harden_rst": {
        "vlnv": "xilinx.com:user:meta_harden:1.0",
        "xci_name": "UART_LED_Subsystem_meta_harden_2_0",
        "xci_path": "ip/UART_LED_Subsystem_meta_harden_2_0/UART_LED_Subsystem_meta_harden_2_0.xci",
        "inst_hier_path": "meta_harden_rst"
      },
      "util_ds_buf_0": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "UART_LED_Subsystem_util_ds_buf_0_0",
        "xci_path": "ip/UART_LED_Subsystem_util_ds_buf_0_0/UART_LED_Subsystem_util_ds_buf_0_0.xci",
        "inst_hier_path": "util_ds_buf_0"
      },
      "uart_rx_i0": {
        "ports": {
          "rst_clk_rx": {
            "direction": "I"
          },
          "clk_rx": {
            "direction": "I"
          },
          "rxd_pin": {
            "direction": "I"
          },
          "rx_data": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "rx_data_rdy": {
            "direction": "O"
          }
        },
        "components": {
          "uart_baud_gen_0": {
            "vlnv": "xilinx.com:user:uart_baud_gen:1.0",
            "xci_name": "UART_LED_Subsystem_uart_baud_gen_0_0",
            "xci_path": "ip/UART_LED_Subsystem_uart_baud_gen_0_0/UART_LED_Subsystem_uart_baud_gen_0_0.xci",
            "inst_hier_path": "uart_rx_i0/uart_baud_gen_0"
          },
          "meta_harden_0": {
            "vlnv": "xilinx.com:user:meta_harden:1.0",
            "xci_name": "UART_LED_Subsystem_meta_harden_0_0",
            "xci_path": "ip/UART_LED_Subsystem_meta_harden_0_0/UART_LED_Subsystem_meta_harden_0_0.xci",
            "inst_hier_path": "uart_rx_i0/meta_harden_0"
          },
          "uart_rx_ctl_0": {
            "vlnv": "xilinx.com:user:uart_rx_ctl:1.0",
            "xci_name": "UART_LED_Subsystem_uart_rx_ctl_0_0",
            "xci_path": "ip/UART_LED_Subsystem_uart_rx_ctl_0_0/UART_LED_Subsystem_uart_rx_ctl_0_0.xci",
            "inst_hier_path": "uart_rx_i0/uart_rx_ctl_0"
          }
        },
        "nets": {
          "meta_harden_0_signal_dst": {
            "ports": [
              "meta_harden_0/signal_dst",
              "uart_rx_ctl_0/rxd_clk_rx"
            ]
          },
          "meta_harden_rst_signal_dst": {
            "ports": [
              "rst_clk_rx",
              "uart_rx_ctl_0/rst_clk_rx",
              "meta_harden_0/rst_dst",
              "uart_baud_gen_0/rst"
            ]
          },
          "signal_src_0_3": {
            "ports": [
              "rxd_pin",
              "meta_harden_0/signal_src"
            ]
          },
          "uart_baud_gen_0_baud_x16_en": {
            "ports": [
              "uart_baud_gen_0/baud_x16_en",
              "uart_rx_ctl_0/baud_x16_en"
            ]
          },
          "uart_rx_ctl_0_rx_data": {
            "ports": [
              "uart_rx_ctl_0/rx_data",
              "rx_data"
            ]
          },
          "uart_rx_ctl_0_rx_data_rdy": {
            "ports": [
              "uart_rx_ctl_0/rx_data_rdy",
              "rx_data_rdy"
            ]
          },
          "util_ds_buf_0_IBUF_OUT": {
            "ports": [
              "clk_rx",
              "uart_rx_ctl_0/clk_rx",
              "meta_harden_0/clk_dst",
              "uart_baud_gen_0/clk"
            ]
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "UART_LED_Subsystem_xlconstant_0_1",
        "xci_path": "ip/UART_LED_Subsystem_xlconstant_0_1/UART_LED_Subsystem_xlconstant_0_1.xci",
        "inst_hier_path": "xlconstant_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      }
    },
    "nets": {
      "IBUF_DS_N_0_1": {
        "ports": [
          "clk_pin_n",
          "util_ds_buf_0/IBUF_DS_N"
        ]
      },
      "IBUF_DS_P_0_1": {
        "ports": [
          "clk_pin_p",
          "util_ds_buf_0/IBUF_DS_P"
        ]
      },
      "led_ctl_0_led_o": {
        "ports": [
          "led_ctl_0/led_o",
          "led_pins"
        ]
      },
      "meta_harden_btn_signal_dst": {
        "ports": [
          "meta_harden_btn/signal_dst",
          "led_ctl_0/btn_clk_rx"
        ]
      },
      "meta_harden_rst_signal_dst": {
        "ports": [
          "meta_harden_rst/signal_dst",
          "meta_harden_btn/rst_dst",
          "led_ctl_0/rst_clk_rx",
          "uart_rx_i0/rst_clk_rx"
        ]
      },
      "signal_src_0_1": {
        "ports": [
          "btn_pin",
          "meta_harden_btn/signal_src"
        ]
      },
      "signal_src_0_2": {
        "ports": [
          "rst_pin",
          "meta_harden_rst/signal_src"
        ]
      },
      "signal_src_0_3": {
        "ports": [
          "rxd_pin",
          "uart_rx_i0/rxd_pin"
        ]
      },
      "uart_rx_ctl_0_rx_data": {
        "ports": [
          "uart_rx_i0/rx_data",
          "led_ctl_0/rx_data"
        ]
      },
      "uart_rx_ctl_0_rx_data_rdy": {
        "ports": [
          "uart_rx_i0/rx_data_rdy",
          "led_ctl_0/rx_data_rdy"
        ]
      },
      "util_ds_buf_0_IBUF_OUT": {
        "ports": [
          "util_ds_buf_0/IBUF_OUT",
          "meta_harden_rst/clk_dst",
          "meta_harden_btn/clk_dst",
          "led_ctl_0/clk_rx",
          "uart_rx_i0/clk_rx"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "meta_harden_rst/rst_dst"
        ]
      }
    }
  }
}