// Seed: 972710570
module module_0 (
    output supply1 id_0,
    input supply1 id_1,
    input supply0 id_2,
    input wire id_3,
    output wand id_4,
    output tri id_5
);
  wire id_7;
endmodule
macromodule module_1 (
    input supply0 id_0,
    input wor id_1
    , id_26,
    output supply1 id_2,
    output wand id_3,
    output logic id_4,
    input supply1 id_5,
    input supply0 id_6,
    output wire id_7,
    input wand id_8#(.id_27(1)),
    output tri id_9,
    input uwire id_10,
    input uwire id_11,
    output wor id_12,
    input wor id_13,
    input uwire id_14,
    input uwire id_15,
    input uwire id_16,
    output supply1 id_17,
    input tri id_18,
    output wor id_19
    , id_28,
    inout tri1 id_20,
    input tri id_21,
    input wand id_22,
    input supply1 id_23,
    input wand id_24
);
  initial begin : LABEL_0
    id_4 <= 1;
    assume (id_13);
  end
  wire id_29 = 1 == 1'h0;
  module_0 modCall_1 (
      id_19,
      id_5,
      id_5,
      id_20,
      id_3,
      id_2
  );
  assign modCall_1.type_4 = 0;
endmodule
