
rcv_band_sw_freertos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f60c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002604  0800f7ac  0800f7ac  0001f7ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011db0  08011db0  000301c8  2**0
                  CONTENTS
  4 .ARM          00000008  08011db0  08011db0  00021db0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011db8  08011db8  000301c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011db8  08011db8  00021db8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08011dbc  08011dbc  00021dbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001c8  20000000  08011dc0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0001bc94  200001c8  08011f88  000301c8  2**2
                  ALLOC
 10 ._user_heap_stack 00002004  2001be5c  08011f88  0003be5c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301c8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002a4f5  00000000  00000000  000301f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006394  00000000  00000000  0005a6ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002178  00000000  00000000  00060a88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001ec0  00000000  00000000  00062c00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f372  00000000  00000000  00064ac0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002d75f  00000000  00000000  00083e32  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a6789  00000000  00000000  000b1591  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00157d1a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008fe8  00000000  00000000  00157d6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001c8 	.word	0x200001c8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800f794 	.word	0x0800f794

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001cc 	.word	0x200001cc
 80001dc:	0800f794 	.word	0x0800f794

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <displayBackgrounds>:
#include "task.h"

char buff[20];

void displayBackgrounds()
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b082      	sub	sp, #8
 8000588:	af02      	add	r7, sp, #8
    ST7735_FillRectangleFast(0,0,160,80,ST7735_COLOR565(10, 10, 10));
 800058a:	f640 0341 	movw	r3, #2113	; 0x841
 800058e:	9300      	str	r3, [sp, #0]
 8000590:	2350      	movs	r3, #80	; 0x50
 8000592:	22a0      	movs	r2, #160	; 0xa0
 8000594:	2100      	movs	r1, #0
 8000596:	2000      	movs	r0, #0
 8000598:	f000 ff0e 	bl	80013b8 <ST7735_FillRectangleFast>
    ST7735_FillRectangleFast(0,64,160,16,ST7735_COLOR565(50, 50, 50));
 800059c:	f243 1386 	movw	r3, #12678	; 0x3186
 80005a0:	9300      	str	r3, [sp, #0]
 80005a2:	2310      	movs	r3, #16
 80005a4:	22a0      	movs	r2, #160	; 0xa0
 80005a6:	2140      	movs	r1, #64	; 0x40
 80005a8:	2000      	movs	r0, #0
 80005aa:	f000 ff05 	bl	80013b8 <ST7735_FillRectangleFast>
    ST7735_FillRectangleFast(0,0,160,26,ST7735_COLOR565(50, 50, 50));
 80005ae:	f243 1386 	movw	r3, #12678	; 0x3186
 80005b2:	9300      	str	r3, [sp, #0]
 80005b4:	231a      	movs	r3, #26
 80005b6:	22a0      	movs	r2, #160	; 0xa0
 80005b8:	2100      	movs	r1, #0
 80005ba:	2000      	movs	r0, #0
 80005bc:	f000 fefc 	bl	80013b8 <ST7735_FillRectangleFast>
}
 80005c0:	bf00      	nop
 80005c2:	46bd      	mov	sp, r7
 80005c4:	bd80      	pop	{r7, pc}
	...

080005c8 <displayFrequency>:

void displayFrequency(uint32_t freq)
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b086      	sub	sp, #24
 80005cc:	af04      	add	r7, sp, #16
 80005ce:	6078      	str	r0, [r7, #4]
    //if(band_index != lastBand + 1 )
    //{

        //ST7735_WriteString(1, 2, band[band_index].name, Font_16x26, ST7735_COLOR565(255, 179, 0), ST7735_COLOR565(50, 50, 50));
        // freq
       	sprintf(buff, "%d", freq);
 80005d0:	687a      	ldr	r2, [r7, #4]
 80005d2:	490b      	ldr	r1, [pc, #44]	; (8000600 <displayFrequency+0x38>)
 80005d4:	480b      	ldr	r0, [pc, #44]	; (8000604 <displayFrequency+0x3c>)
 80005d6:	f00e fd6f 	bl	800f0b8 <siprintf>
       	ST7735_WriteString(0, 34, buff, Font_16x26, ST7735_COLOR565(66, 186, 255), ST7735_COLOR565(10, 10, 10));
 80005da:	4b0b      	ldr	r3, [pc, #44]	; (8000608 <displayFrequency+0x40>)
 80005dc:	f640 0241 	movw	r2, #2113	; 0x841
 80005e0:	9202      	str	r2, [sp, #8]
 80005e2:	f244 52df 	movw	r2, #17887	; 0x45df
 80005e6:	9201      	str	r2, [sp, #4]
 80005e8:	685a      	ldr	r2, [r3, #4]
 80005ea:	9200      	str	r2, [sp, #0]
 80005ec:	681b      	ldr	r3, [r3, #0]
 80005ee:	4a05      	ldr	r2, [pc, #20]	; (8000604 <displayFrequency+0x3c>)
 80005f0:	2122      	movs	r1, #34	; 0x22
 80005f2:	2000      	movs	r0, #0
 80005f4:	f000 fe23 	bl	800123e <ST7735_WriteString>
 //      	sprintf(buff, "%s - %s", band[band_index].NminFreq, band[band_index].NmaxFreq);
 //      	ST7735_WriteString(0, 46, buff, Font_11x18, ST7735_COLOR565(66, 186, 255), ST7735_COLOR565(10, 10, 10));
 //   }

}
 80005f8:	bf00      	nop
 80005fa:	3708      	adds	r7, #8
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bd80      	pop	{r7, pc}
 8000600:	0800f7ac 	.word	0x0800f7ac
 8000604:	200001e4 	.word	0x200001e4
 8000608:	20000008 	.word	0x20000008

0800060c <configureTimerForRunTimeStats>:
unsigned long getRunTimeCounterValue(void);
void vApplicationIdleHook(void);

/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void) {
 800060c:	b480      	push	{r7}
 800060e:	af00      	add	r7, sp, #0
	//ulHighFrequencyTimerTicks = 0UL;
}
 8000610:	bf00      	nop
 8000612:	46bd      	mov	sp, r7
 8000614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000618:	4770      	bx	lr
	...

0800061c <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void) {
 800061c:	b480      	push	{r7}
 800061e:	af00      	add	r7, sp, #0
	return ulHighFrequencyTimerTicks;
 8000620:	4b03      	ldr	r3, [pc, #12]	; (8000630 <getRunTimeCounterValue+0x14>)
 8000622:	681b      	ldr	r3, [r3, #0]
}
 8000624:	4618      	mov	r0, r3
 8000626:	46bd      	mov	sp, r7
 8000628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062c:	4770      	bx	lr
 800062e:	bf00      	nop
 8000630:	20000264 	.word	0x20000264

08000634 <vApplicationIdleHook>:
extern uint16_t current_step;
extern int current_band;
/* USER CODE END 1 */

/* USER CODE BEGIN 2 */
void vApplicationIdleHook(void) {
 8000634:	b480      	push	{r7}
 8000636:	af00      	add	r7, sp, #0
	 vTaskDelete() API function (as this demo application does) then it is also
	 important that vApplicationIdleHook() is permitted to return to its calling
	 function, because it is the responsibility of the idle task to clean up
	 memory allocated by the kernel to any task that has since been deleted. */
	//vTaskList(taskListStatus);
}
 8000638:	bf00      	nop
 800063a:	46bd      	mov	sp, r7
 800063c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000640:	4770      	bx	lr
	...

08000644 <MX_FREERTOS_Init>:
/**
 * @brief  FreeRTOS initialization
 * @param  None
 * @retval None
 */
void MX_FREERTOS_Init(void) {
 8000644:	b580      	push	{r7, lr}
 8000646:	af00      	add	r7, sp, #0
	/* start timers, add new ones, ... */
	/* USER CODE END RTOS_TIMERS */

	/* Create the queue(s) */
	/* creation of EncoderQueue */
	EncoderQueueHandle = osMessageQueueNew(1, sizeof(uint16_t),
 8000648:	4a18      	ldr	r2, [pc, #96]	; (80006ac <MX_FREERTOS_Init+0x68>)
 800064a:	2102      	movs	r1, #2
 800064c:	2001      	movs	r0, #1
 800064e:	f00b f946 	bl	800b8de <osMessageQueueNew>
 8000652:	4603      	mov	r3, r0
 8000654:	4a16      	ldr	r2, [pc, #88]	; (80006b0 <MX_FREERTOS_Init+0x6c>)
 8000656:	6013      	str	r3, [r2, #0]
			&EncoderQueue_attributes);

	/* creation of ButtonQueue */
	ButtonQueueHandle = osMessageQueueNew(1, sizeof(uint16_t),
 8000658:	4a16      	ldr	r2, [pc, #88]	; (80006b4 <MX_FREERTOS_Init+0x70>)
 800065a:	2102      	movs	r1, #2
 800065c:	2001      	movs	r0, #1
 800065e:	f00b f93e 	bl	800b8de <osMessageQueueNew>
 8000662:	4603      	mov	r3, r0
 8000664:	4a14      	ldr	r2, [pc, #80]	; (80006b8 <MX_FREERTOS_Init+0x74>)
 8000666:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* creation of defaultTask */
	defaultTaskHandle = osThreadNew(StartDefaultTask, NULL,
 8000668:	4a14      	ldr	r2, [pc, #80]	; (80006bc <MX_FREERTOS_Init+0x78>)
 800066a:	2100      	movs	r1, #0
 800066c:	4814      	ldr	r0, [pc, #80]	; (80006c0 <MX_FREERTOS_Init+0x7c>)
 800066e:	f00b f889 	bl	800b784 <osThreadNew>
 8000672:	4603      	mov	r3, r0
 8000674:	4a13      	ldr	r2, [pc, #76]	; (80006c4 <MX_FREERTOS_Init+0x80>)
 8000676:	6013      	str	r3, [r2, #0]
			&defaultTask_attributes);

	/* creation of displayTask */
	displayTaskHandle = osThreadNew(StartDisplayTask, NULL,
 8000678:	4a13      	ldr	r2, [pc, #76]	; (80006c8 <MX_FREERTOS_Init+0x84>)
 800067a:	2100      	movs	r1, #0
 800067c:	4813      	ldr	r0, [pc, #76]	; (80006cc <MX_FREERTOS_Init+0x88>)
 800067e:	f00b f881 	bl	800b784 <osThreadNew>
 8000682:	4603      	mov	r3, r0
 8000684:	4a12      	ldr	r2, [pc, #72]	; (80006d0 <MX_FREERTOS_Init+0x8c>)
 8000686:	6013      	str	r3, [r2, #0]
			&displayTask_attributes);

	/* creation of encoderTask */
	encoderTaskHandle = osThreadNew(StartEncoderTask, NULL,
 8000688:	4a12      	ldr	r2, [pc, #72]	; (80006d4 <MX_FREERTOS_Init+0x90>)
 800068a:	2100      	movs	r1, #0
 800068c:	4812      	ldr	r0, [pc, #72]	; (80006d8 <MX_FREERTOS_Init+0x94>)
 800068e:	f00b f879 	bl	800b784 <osThreadNew>
 8000692:	4603      	mov	r3, r0
 8000694:	4a11      	ldr	r2, [pc, #68]	; (80006dc <MX_FREERTOS_Init+0x98>)
 8000696:	6013      	str	r3, [r2, #0]
			&encoderTask_attributes);

	/* creation of beaconTask */
	beaconTaskHandle = osThreadNew(StartBeaconTask, NULL,
 8000698:	4a11      	ldr	r2, [pc, #68]	; (80006e0 <MX_FREERTOS_Init+0x9c>)
 800069a:	2100      	movs	r1, #0
 800069c:	4811      	ldr	r0, [pc, #68]	; (80006e4 <MX_FREERTOS_Init+0xa0>)
 800069e:	f00b f871 	bl	800b784 <osThreadNew>
 80006a2:	4603      	mov	r3, r0
 80006a4:	4a10      	ldr	r2, [pc, #64]	; (80006e8 <MX_FREERTOS_Init+0xa4>)
 80006a6:	6013      	str	r3, [r2, #0]

	/* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
	/* USER CODE END RTOS_EVENTS */

}
 80006a8:	bf00      	nop
 80006aa:	bd80      	pop	{r7, pc}
 80006ac:	08011c5c 	.word	0x08011c5c
 80006b0:	20000208 	.word	0x20000208
 80006b4:	08011c74 	.word	0x08011c74
 80006b8:	2000020c 	.word	0x2000020c
 80006bc:	08011bcc 	.word	0x08011bcc
 80006c0:	080006ed 	.word	0x080006ed
 80006c4:	200001f8 	.word	0x200001f8
 80006c8:	08011bf0 	.word	0x08011bf0
 80006cc:	0800073d 	.word	0x0800073d
 80006d0:	200001fc 	.word	0x200001fc
 80006d4:	08011c14 	.word	0x08011c14
 80006d8:	08000751 	.word	0x08000751
 80006dc:	20000200 	.word	0x20000200
 80006e0:	08011c38 	.word	0x08011c38
 80006e4:	080008c5 	.word	0x080008c5
 80006e8:	20000204 	.word	0x20000204

080006ec <StartDefaultTask>:
 * @brief  Function implementing the defaultTask thread.
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument) {
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b082      	sub	sp, #8
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	6078      	str	r0, [r7, #4]
	/* init code for USB_DEVICE */
	MX_USB_DEVICE_Init();
 80006f4:	f00d fe4a 	bl	800e38c <MX_USB_DEVICE_Init>
	/* USER CODE BEGIN StartDefaultTask */
	/* Infinite loop */
	current_freq = band[current_band].minFreq;
 80006f8:	4b0b      	ldr	r3, [pc, #44]	; (8000728 <StartDefaultTask+0x3c>)
 80006fa:	681a      	ldr	r2, [r3, #0]
 80006fc:	490b      	ldr	r1, [pc, #44]	; (800072c <StartDefaultTask+0x40>)
 80006fe:	4613      	mov	r3, r2
 8000700:	005b      	lsls	r3, r3, #1
 8000702:	4413      	add	r3, r2
 8000704:	009b      	lsls	r3, r3, #2
 8000706:	440b      	add	r3, r1
 8000708:	3304      	adds	r3, #4
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	461a      	mov	r2, r3
 800070e:	4b08      	ldr	r3, [pc, #32]	; (8000730 <StartDefaultTask+0x44>)
 8000710:	601a      	str	r2, [r3, #0]
	current_step = step[2].step;
 8000712:	4b08      	ldr	r3, [pc, #32]	; (8000734 <StartDefaultTask+0x48>)
 8000714:	695b      	ldr	r3, [r3, #20]
 8000716:	b29a      	uxth	r2, r3
 8000718:	4b07      	ldr	r3, [pc, #28]	; (8000738 <StartDefaultTask+0x4c>)
 800071a:	801a      	strh	r2, [r3, #0]
	for (;;) {

		osDelay(1000);
 800071c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000720:	f00b f8c2 	bl	800b8a8 <osDelay>
 8000724:	e7fa      	b.n	800071c <StartDefaultTask+0x30>
 8000726:	bf00      	nop
 8000728:	2000026c 	.word	0x2000026c
 800072c:	20000048 	.word	0x20000048
 8000730:	20000268 	.word	0x20000268
 8000734:	20000010 	.word	0x20000010
 8000738:	20000060 	.word	0x20000060

0800073c <StartDisplayTask>:
 * @brief Function implementing the displayTask thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDisplayTask */
void StartDisplayTask(void *argument) {
 800073c:	b580      	push	{r7, lr}
 800073e:	b082      	sub	sp, #8
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartDisplayTask */
	/* Infinite loop */
	for (;;) {

		osDelay(1000);
 8000744:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000748:	f00b f8ae 	bl	800b8a8 <osDelay>
 800074c:	e7fa      	b.n	8000744 <StartDisplayTask+0x8>
	...

08000750 <StartEncoderTask>:
 * @brief Function implementing the encoderTask thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartEncoderTask */
void StartEncoderTask(void *argument) {
 8000750:	b580      	push	{r7, lr}
 8000752:	b08c      	sub	sp, #48	; 0x30
 8000754:	af04      	add	r7, sp, #16
 8000756:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartEncoderTask */
	/* Infinite loop */
	int32_t prevCounter = 0;
 8000758:	2300      	movs	r3, #0
 800075a:	61fb      	str	r3, [r7, #28]
	int32_t counter = 0;
 800075c:	2300      	movs	r3, #0
 800075e:	61bb      	str	r3, [r7, #24]
	uint8_t buttonNumber = 0;
 8000760:	2300      	movs	r3, #0
 8000762:	75fb      	strb	r3, [r7, #23]
	uint8_t buttonSend = 1;
 8000764:	2301      	movs	r3, #1
 8000766:	75bb      	strb	r3, [r7, #22]
	/*  */
	uint32_t max_freq = band[current_band].maxFreq;
 8000768:	4b4f      	ldr	r3, [pc, #316]	; (80008a8 <StartEncoderTask+0x158>)
 800076a:	681a      	ldr	r2, [r3, #0]
 800076c:	494f      	ldr	r1, [pc, #316]	; (80008ac <StartEncoderTask+0x15c>)
 800076e:	4613      	mov	r3, r2
 8000770:	005b      	lsls	r3, r3, #1
 8000772:	4413      	add	r3, r2
 8000774:	009b      	lsls	r3, r3, #2
 8000776:	440b      	add	r3, r1
 8000778:	3308      	adds	r3, #8
 800077a:	681b      	ldr	r3, [r3, #0]
 800077c:	613b      	str	r3, [r7, #16]
	uint32_t min_freq = band[current_band].minFreq;
 800077e:	4b4a      	ldr	r3, [pc, #296]	; (80008a8 <StartEncoderTask+0x158>)
 8000780:	681a      	ldr	r2, [r3, #0]
 8000782:	494a      	ldr	r1, [pc, #296]	; (80008ac <StartEncoderTask+0x15c>)
 8000784:	4613      	mov	r3, r2
 8000786:	005b      	lsls	r3, r3, #1
 8000788:	4413      	add	r3, r2
 800078a:	009b      	lsls	r3, r3, #2
 800078c:	440b      	add	r3, r1
 800078e:	3304      	adds	r3, #4
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	60fb      	str	r3, [r7, #12]
	current_freq = min_freq;
 8000794:	4a46      	ldr	r2, [pc, #280]	; (80008b0 <StartEncoderTask+0x160>)
 8000796:	68fb      	ldr	r3, [r7, #12]
 8000798:	6013      	str	r3, [r2, #0]
	/* */
	ST7735_FillScreenFast(ST7735_BLACK);
 800079a:	2000      	movs	r0, #0
 800079c:	f000 fea1 	bl	80014e2 <ST7735_FillScreenFast>
	displayBackgrounds();
 80007a0:	f7ff fef0 	bl	8000584 <displayBackgrounds>
	ST7735_WriteString(1, 2, band[current_band].name, Font_16x26, ST7735_COLOR565(255, 179, 0), ST7735_COLOR565(50, 50, 50));
 80007a4:	4b40      	ldr	r3, [pc, #256]	; (80008a8 <StartEncoderTask+0x158>)
 80007a6:	681a      	ldr	r2, [r3, #0]
 80007a8:	4940      	ldr	r1, [pc, #256]	; (80008ac <StartEncoderTask+0x15c>)
 80007aa:	4613      	mov	r3, r2
 80007ac:	005b      	lsls	r3, r3, #1
 80007ae:	4413      	add	r3, r2
 80007b0:	009b      	lsls	r3, r3, #2
 80007b2:	440b      	add	r3, r1
 80007b4:	6819      	ldr	r1, [r3, #0]
 80007b6:	4b3f      	ldr	r3, [pc, #252]	; (80008b4 <StartEncoderTask+0x164>)
 80007b8:	f243 1286 	movw	r2, #12678	; 0x3186
 80007bc:	9202      	str	r2, [sp, #8]
 80007be:	f64f 5280 	movw	r2, #64896	; 0xfd80
 80007c2:	9201      	str	r2, [sp, #4]
 80007c4:	685a      	ldr	r2, [r3, #4]
 80007c6:	9200      	str	r2, [sp, #0]
 80007c8:	681b      	ldr	r3, [r3, #0]
 80007ca:	460a      	mov	r2, r1
 80007cc:	2102      	movs	r1, #2
 80007ce:	2001      	movs	r0, #1
 80007d0:	f000 fd35 	bl	800123e <ST7735_WriteString>
	displayFrequency(current_freq);
 80007d4:	4b36      	ldr	r3, [pc, #216]	; (80008b0 <StartEncoderTask+0x160>)
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	4618      	mov	r0, r3
 80007da:	f7ff fef5 	bl	80005c8 <displayFrequency>
	/* */
	for (;;) {
		int currCounter = __HAL_TIM_GET_COUNTER(&htim3);
 80007de:	4b36      	ldr	r3, [pc, #216]	; (80008b8 <StartEncoderTask+0x168>)
 80007e0:	681b      	ldr	r3, [r3, #0]
 80007e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80007e4:	60bb      	str	r3, [r7, #8]
		currCounter = 32767 - ((currCounter - 1) & 0xFFFF) / 2;
 80007e6:	68bb      	ldr	r3, [r7, #8]
 80007e8:	3b01      	subs	r3, #1
 80007ea:	b29b      	uxth	r3, r3
 80007ec:	0fda      	lsrs	r2, r3, #31
 80007ee:	4413      	add	r3, r2
 80007f0:	105b      	asrs	r3, r3, #1
 80007f2:	425b      	negs	r3, r3
 80007f4:	f503 43ff 	add.w	r3, r3, #32640	; 0x7f80
 80007f8:	337f      	adds	r3, #127	; 0x7f
 80007fa:	60bb      	str	r3, [r7, #8]
		if (currCounter != prevCounter) {
 80007fc:	68ba      	ldr	r2, [r7, #8]
 80007fe:	69fb      	ldr	r3, [r7, #28]
 8000800:	429a      	cmp	r2, r3
 8000802:	d043      	beq.n	800088c <StartEncoderTask+0x13c>
			if (currCounter > prevCounter) {
 8000804:	68ba      	ldr	r2, [r7, #8]
 8000806:	69fb      	ldr	r3, [r7, #28]
 8000808:	429a      	cmp	r2, r3
 800080a:	dd1d      	ble.n	8000848 <StartEncoderTask+0xf8>
				if (current_freq != max_freq) {
 800080c:	4b28      	ldr	r3, [pc, #160]	; (80008b0 <StartEncoderTask+0x160>)
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	693a      	ldr	r2, [r7, #16]
 8000812:	429a      	cmp	r2, r3
 8000814:	d00a      	beq.n	800082c <StartEncoderTask+0xdc>
					current_freq += current_step;
 8000816:	4b29      	ldr	r3, [pc, #164]	; (80008bc <StartEncoderTask+0x16c>)
 8000818:	881b      	ldrh	r3, [r3, #0]
 800081a:	461a      	mov	r2, r3
 800081c:	4b24      	ldr	r3, [pc, #144]	; (80008b0 <StartEncoderTask+0x160>)
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	4413      	add	r3, r2
 8000822:	4a23      	ldr	r2, [pc, #140]	; (80008b0 <StartEncoderTask+0x160>)
 8000824:	6013      	str	r3, [r2, #0]
					counter = 0;
 8000826:	2300      	movs	r3, #0
 8000828:	61bb      	str	r3, [r7, #24]
 800082a:	e004      	b.n	8000836 <StartEncoderTask+0xe6>
				} else {
					current_freq = min_freq;
 800082c:	4a20      	ldr	r2, [pc, #128]	; (80008b0 <StartEncoderTask+0x160>)
 800082e:	68fb      	ldr	r3, [r7, #12]
 8000830:	6013      	str	r3, [r2, #0]
					counter = 0;
 8000832:	2300      	movs	r3, #0
 8000834:	61bb      	str	r3, [r7, #24]
				}
				displayFrequency(current_freq);
 8000836:	4b1e      	ldr	r3, [pc, #120]	; (80008b0 <StartEncoderTask+0x160>)
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	4618      	mov	r0, r3
 800083c:	f7ff fec4 	bl	80005c8 <displayFrequency>
				osDelay(5);
 8000840:	2005      	movs	r0, #5
 8000842:	f00b f831 	bl	800b8a8 <osDelay>
 8000846:	e01f      	b.n	8000888 <StartEncoderTask+0x138>
			} else if (currCounter < prevCounter) {
 8000848:	68ba      	ldr	r2, [r7, #8]
 800084a:	69fb      	ldr	r3, [r7, #28]
 800084c:	429a      	cmp	r2, r3
 800084e:	da1b      	bge.n	8000888 <StartEncoderTask+0x138>
				if (current_freq != min_freq) {
 8000850:	4b17      	ldr	r3, [pc, #92]	; (80008b0 <StartEncoderTask+0x160>)
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	68fa      	ldr	r2, [r7, #12]
 8000856:	429a      	cmp	r2, r3
 8000858:	d009      	beq.n	800086e <StartEncoderTask+0x11e>
					current_freq -= current_step;
 800085a:	4b15      	ldr	r3, [pc, #84]	; (80008b0 <StartEncoderTask+0x160>)
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	4a17      	ldr	r2, [pc, #92]	; (80008bc <StartEncoderTask+0x16c>)
 8000860:	8812      	ldrh	r2, [r2, #0]
 8000862:	1a9b      	subs	r3, r3, r2
 8000864:	4a12      	ldr	r2, [pc, #72]	; (80008b0 <StartEncoderTask+0x160>)
 8000866:	6013      	str	r3, [r2, #0]
					counter = 0;
 8000868:	2300      	movs	r3, #0
 800086a:	61bb      	str	r3, [r7, #24]
 800086c:	e004      	b.n	8000878 <StartEncoderTask+0x128>
				} else {
					current_freq = max_freq;
 800086e:	4a10      	ldr	r2, [pc, #64]	; (80008b0 <StartEncoderTask+0x160>)
 8000870:	693b      	ldr	r3, [r7, #16]
 8000872:	6013      	str	r3, [r2, #0]
					counter = 0;
 8000874:	2300      	movs	r3, #0
 8000876:	61bb      	str	r3, [r7, #24]
				}
				displayFrequency(current_freq);
 8000878:	4b0d      	ldr	r3, [pc, #52]	; (80008b0 <StartEncoderTask+0x160>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	4618      	mov	r0, r3
 800087e:	f7ff fea3 	bl	80005c8 <displayFrequency>
				osDelay(5);
 8000882:	2005      	movs	r0, #5
 8000884:	f00b f810 	bl	800b8a8 <osDelay>
			} else {

			}
			prevCounter = currCounter;
 8000888:	68bb      	ldr	r3, [r7, #8]
 800088a:	61fb      	str	r3, [r7, #28]
		}
		// Button
		if (buttonPressed[buttonNumber]) {
 800088c:	7dfb      	ldrb	r3, [r7, #23]
 800088e:	4a0c      	ldr	r2, [pc, #48]	; (80008c0 <StartEncoderTask+0x170>)
 8000890:	5cd3      	ldrb	r3, [r2, r3]
 8000892:	b2db      	uxtb	r3, r3
 8000894:	2b00      	cmp	r3, #0
 8000896:	d003      	beq.n	80008a0 <StartEncoderTask+0x150>
			buttonPressed[buttonNumber] = 0;
 8000898:	7dfb      	ldrb	r3, [r7, #23]
 800089a:	4a09      	ldr	r2, [pc, #36]	; (80008c0 <StartEncoderTask+0x170>)
 800089c:	2100      	movs	r1, #0
 800089e:	54d1      	strb	r1, [r2, r3]
			//osMessageQueuePut(ButtonQueueHandle, &buttonSend, 0, 0);
		}
		osDelay(5);
 80008a0:	2005      	movs	r0, #5
 80008a2:	f00b f801 	bl	800b8a8 <osDelay>
	for (;;) {
 80008a6:	e79a      	b.n	80007de <StartEncoderTask+0x8e>
 80008a8:	2000026c 	.word	0x2000026c
 80008ac:	20000048 	.word	0x20000048
 80008b0:	20000268 	.word	0x20000268
 80008b4:	20000008 	.word	0x20000008
 80008b8:	20000388 	.word	0x20000388
 80008bc:	20000060 	.word	0x20000060
 80008c0:	20000330 	.word	0x20000330

080008c4 <StartBeaconTask>:
 * @brief Function implementing the beaconTask thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartBeaconTask */
void StartBeaconTask(void *argument) {
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b082      	sub	sp, #8
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartBeaconTask */
	/* Infinite loop */
	for (;;) {
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80008cc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008d0:	4803      	ldr	r0, [pc, #12]	; (80008e0 <StartBeaconTask+0x1c>)
 80008d2:	f001 fd81 	bl	80023d8 <HAL_GPIO_TogglePin>
		osDelay(1000);
 80008d6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80008da:	f00a ffe5 	bl	800b8a8 <osDelay>
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80008de:	e7f5      	b.n	80008cc <StartBeaconTask+0x8>
 80008e0:	40020800 	.word	0x40020800

080008e4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b08a      	sub	sp, #40	; 0x28
 80008e8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008ea:	f107 0314 	add.w	r3, r7, #20
 80008ee:	2200      	movs	r2, #0
 80008f0:	601a      	str	r2, [r3, #0]
 80008f2:	605a      	str	r2, [r3, #4]
 80008f4:	609a      	str	r2, [r3, #8]
 80008f6:	60da      	str	r2, [r3, #12]
 80008f8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008fa:	2300      	movs	r3, #0
 80008fc:	613b      	str	r3, [r7, #16]
 80008fe:	4b45      	ldr	r3, [pc, #276]	; (8000a14 <MX_GPIO_Init+0x130>)
 8000900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000902:	4a44      	ldr	r2, [pc, #272]	; (8000a14 <MX_GPIO_Init+0x130>)
 8000904:	f043 0304 	orr.w	r3, r3, #4
 8000908:	6313      	str	r3, [r2, #48]	; 0x30
 800090a:	4b42      	ldr	r3, [pc, #264]	; (8000a14 <MX_GPIO_Init+0x130>)
 800090c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800090e:	f003 0304 	and.w	r3, r3, #4
 8000912:	613b      	str	r3, [r7, #16]
 8000914:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000916:	2300      	movs	r3, #0
 8000918:	60fb      	str	r3, [r7, #12]
 800091a:	4b3e      	ldr	r3, [pc, #248]	; (8000a14 <MX_GPIO_Init+0x130>)
 800091c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800091e:	4a3d      	ldr	r2, [pc, #244]	; (8000a14 <MX_GPIO_Init+0x130>)
 8000920:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000924:	6313      	str	r3, [r2, #48]	; 0x30
 8000926:	4b3b      	ldr	r3, [pc, #236]	; (8000a14 <MX_GPIO_Init+0x130>)
 8000928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800092a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800092e:	60fb      	str	r3, [r7, #12]
 8000930:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000932:	2300      	movs	r3, #0
 8000934:	60bb      	str	r3, [r7, #8]
 8000936:	4b37      	ldr	r3, [pc, #220]	; (8000a14 <MX_GPIO_Init+0x130>)
 8000938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800093a:	4a36      	ldr	r2, [pc, #216]	; (8000a14 <MX_GPIO_Init+0x130>)
 800093c:	f043 0301 	orr.w	r3, r3, #1
 8000940:	6313      	str	r3, [r2, #48]	; 0x30
 8000942:	4b34      	ldr	r3, [pc, #208]	; (8000a14 <MX_GPIO_Init+0x130>)
 8000944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000946:	f003 0301 	and.w	r3, r3, #1
 800094a:	60bb      	str	r3, [r7, #8]
 800094c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800094e:	2300      	movs	r3, #0
 8000950:	607b      	str	r3, [r7, #4]
 8000952:	4b30      	ldr	r3, [pc, #192]	; (8000a14 <MX_GPIO_Init+0x130>)
 8000954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000956:	4a2f      	ldr	r2, [pc, #188]	; (8000a14 <MX_GPIO_Init+0x130>)
 8000958:	f043 0302 	orr.w	r3, r3, #2
 800095c:	6313      	str	r3, [r2, #48]	; 0x30
 800095e:	4b2d      	ldr	r3, [pc, #180]	; (8000a14 <MX_GPIO_Init+0x130>)
 8000960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000962:	f003 0302 	and.w	r3, r3, #2
 8000966:	607b      	str	r3, [r7, #4]
 8000968:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800096a:	2200      	movs	r2, #0
 800096c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000970:	4829      	ldr	r0, [pc, #164]	; (8000a18 <MX_GPIO_Init+0x134>)
 8000972:	f001 fcff 	bl	8002374 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLK_GPIO_Port, BLK_Pin, GPIO_PIN_SET);
 8000976:	2201      	movs	r2, #1
 8000978:	2102      	movs	r1, #2
 800097a:	4828      	ldr	r0, [pc, #160]	; (8000a1c <MX_GPIO_Init+0x138>)
 800097c:	f001 fcfa 	bl	8002374 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LCD_DC_Pin|LCD_RST_Pin|LCD_CS_Pin, GPIO_PIN_RESET);
 8000980:	2200      	movs	r2, #0
 8000982:	211c      	movs	r1, #28
 8000984:	4825      	ldr	r0, [pc, #148]	; (8000a1c <MX_GPIO_Init+0x138>)
 8000986:	f001 fcf5 	bl	8002374 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800098a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800098e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000990:	2301      	movs	r3, #1
 8000992:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000994:	2302      	movs	r3, #2
 8000996:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000998:	2300      	movs	r3, #0
 800099a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800099c:	f107 0314 	add.w	r3, r7, #20
 80009a0:	4619      	mov	r1, r3
 80009a2:	481d      	ldr	r0, [pc, #116]	; (8000a18 <MX_GPIO_Init+0x134>)
 80009a4:	f001 fa4c 	bl	8001e40 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_Pin;
 80009a8:	2301      	movs	r3, #1
 80009aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80009ac:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80009b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80009b2:	2301      	movs	r3, #1
 80009b4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BTN_GPIO_Port, &GPIO_InitStruct);
 80009b6:	f107 0314 	add.w	r3, r7, #20
 80009ba:	4619      	mov	r1, r3
 80009bc:	4817      	ldr	r0, [pc, #92]	; (8000a1c <MX_GPIO_Init+0x138>)
 80009be:	f001 fa3f 	bl	8001e40 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BLK_Pin;
 80009c2:	2302      	movs	r3, #2
 80009c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009c6:	2301      	movs	r3, #1
 80009c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ca:	2300      	movs	r3, #0
 80009cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009ce:	2302      	movs	r3, #2
 80009d0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BLK_GPIO_Port, &GPIO_InitStruct);
 80009d2:	f107 0314 	add.w	r3, r7, #20
 80009d6:	4619      	mov	r1, r3
 80009d8:	4810      	ldr	r0, [pc, #64]	; (8000a1c <MX_GPIO_Init+0x138>)
 80009da:	f001 fa31 	bl	8001e40 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = LCD_DC_Pin|LCD_RST_Pin|LCD_CS_Pin;
 80009de:	231c      	movs	r3, #28
 80009e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009e2:	2301      	movs	r3, #1
 80009e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e6:	2300      	movs	r3, #0
 80009e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009ea:	2303      	movs	r3, #3
 80009ec:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009ee:	f107 0314 	add.w	r3, r7, #20
 80009f2:	4619      	mov	r1, r3
 80009f4:	4809      	ldr	r0, [pc, #36]	; (8000a1c <MX_GPIO_Init+0x138>)
 80009f6:	f001 fa23 	bl	8001e40 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 80009fa:	2200      	movs	r2, #0
 80009fc:	2105      	movs	r1, #5
 80009fe:	2006      	movs	r0, #6
 8000a00:	f001 f9da 	bl	8001db8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000a04:	2006      	movs	r0, #6
 8000a06:	f001 fa03 	bl	8001e10 <HAL_NVIC_EnableIRQ>

}
 8000a0a:	bf00      	nop
 8000a0c:	3728      	adds	r7, #40	; 0x28
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	bd80      	pop	{r7, pc}
 8000a12:	bf00      	nop
 8000a14:	40023800 	.word	0x40023800
 8000a18:	40020800 	.word	0x40020800
 8000a1c:	40020000 	.word	0x40020000

08000a20 <MX_I2C3_Init>:

I2C_HandleTypeDef hi2c3;

/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000a24:	4b12      	ldr	r3, [pc, #72]	; (8000a70 <MX_I2C3_Init+0x50>)
 8000a26:	4a13      	ldr	r2, [pc, #76]	; (8000a74 <MX_I2C3_Init+0x54>)
 8000a28:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8000a2a:	4b11      	ldr	r3, [pc, #68]	; (8000a70 <MX_I2C3_Init+0x50>)
 8000a2c:	4a12      	ldr	r2, [pc, #72]	; (8000a78 <MX_I2C3_Init+0x58>)
 8000a2e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000a30:	4b0f      	ldr	r3, [pc, #60]	; (8000a70 <MX_I2C3_Init+0x50>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8000a36:	4b0e      	ldr	r3, [pc, #56]	; (8000a70 <MX_I2C3_Init+0x50>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a3c:	4b0c      	ldr	r3, [pc, #48]	; (8000a70 <MX_I2C3_Init+0x50>)
 8000a3e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000a42:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a44:	4b0a      	ldr	r3, [pc, #40]	; (8000a70 <MX_I2C3_Init+0x50>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8000a4a:	4b09      	ldr	r3, [pc, #36]	; (8000a70 <MX_I2C3_Init+0x50>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a50:	4b07      	ldr	r3, [pc, #28]	; (8000a70 <MX_I2C3_Init+0x50>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a56:	4b06      	ldr	r3, [pc, #24]	; (8000a70 <MX_I2C3_Init+0x50>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000a5c:	4804      	ldr	r0, [pc, #16]	; (8000a70 <MX_I2C3_Init+0x50>)
 8000a5e:	f001 fcfb 	bl	8002458 <HAL_I2C_Init>
 8000a62:	4603      	mov	r3, r0
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d001      	beq.n	8000a6c <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8000a68:	f000 f95e 	bl	8000d28 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8000a6c:	bf00      	nop
 8000a6e:	bd80      	pop	{r7, pc}
 8000a70:	20000210 	.word	0x20000210
 8000a74:	40005c00 	.word	0x40005c00
 8000a78:	000186a0 	.word	0x000186a0

08000a7c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b08a      	sub	sp, #40	; 0x28
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a84:	f107 0314 	add.w	r3, r7, #20
 8000a88:	2200      	movs	r2, #0
 8000a8a:	601a      	str	r2, [r3, #0]
 8000a8c:	605a      	str	r2, [r3, #4]
 8000a8e:	609a      	str	r2, [r3, #8]
 8000a90:	60da      	str	r2, [r3, #12]
 8000a92:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C3)
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	4a28      	ldr	r2, [pc, #160]	; (8000b3c <HAL_I2C_MspInit+0xc0>)
 8000a9a:	4293      	cmp	r3, r2
 8000a9c:	d14a      	bne.n	8000b34 <HAL_I2C_MspInit+0xb8>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	613b      	str	r3, [r7, #16]
 8000aa2:	4b27      	ldr	r3, [pc, #156]	; (8000b40 <HAL_I2C_MspInit+0xc4>)
 8000aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aa6:	4a26      	ldr	r2, [pc, #152]	; (8000b40 <HAL_I2C_MspInit+0xc4>)
 8000aa8:	f043 0301 	orr.w	r3, r3, #1
 8000aac:	6313      	str	r3, [r2, #48]	; 0x30
 8000aae:	4b24      	ldr	r3, [pc, #144]	; (8000b40 <HAL_I2C_MspInit+0xc4>)
 8000ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ab2:	f003 0301 	and.w	r3, r3, #1
 8000ab6:	613b      	str	r3, [r7, #16]
 8000ab8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000aba:	2300      	movs	r3, #0
 8000abc:	60fb      	str	r3, [r7, #12]
 8000abe:	4b20      	ldr	r3, [pc, #128]	; (8000b40 <HAL_I2C_MspInit+0xc4>)
 8000ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ac2:	4a1f      	ldr	r2, [pc, #124]	; (8000b40 <HAL_I2C_MspInit+0xc4>)
 8000ac4:	f043 0302 	orr.w	r3, r3, #2
 8000ac8:	6313      	str	r3, [r2, #48]	; 0x30
 8000aca:	4b1d      	ldr	r3, [pc, #116]	; (8000b40 <HAL_I2C_MspInit+0xc4>)
 8000acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ace:	f003 0302 	and.w	r3, r3, #2
 8000ad2:	60fb      	str	r3, [r7, #12]
 8000ad4:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PA8     ------> I2C3_SCL
    PB4     ------> I2C3_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000ad6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000ada:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000adc:	2312      	movs	r3, #18
 8000ade:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ae4:	2303      	movs	r3, #3
 8000ae6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000ae8:	2304      	movs	r3, #4
 8000aea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aec:	f107 0314 	add.w	r3, r7, #20
 8000af0:	4619      	mov	r1, r3
 8000af2:	4814      	ldr	r0, [pc, #80]	; (8000b44 <HAL_I2C_MspInit+0xc8>)
 8000af4:	f001 f9a4 	bl	8001e40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000af8:	2310      	movs	r3, #16
 8000afa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000afc:	2312      	movs	r3, #18
 8000afe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b00:	2300      	movs	r3, #0
 8000b02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b04:	2303      	movs	r3, #3
 8000b06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C3;
 8000b08:	2309      	movs	r3, #9
 8000b0a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b0c:	f107 0314 	add.w	r3, r7, #20
 8000b10:	4619      	mov	r1, r3
 8000b12:	480d      	ldr	r0, [pc, #52]	; (8000b48 <HAL_I2C_MspInit+0xcc>)
 8000b14:	f001 f994 	bl	8001e40 <HAL_GPIO_Init>

    /* I2C3 clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8000b18:	2300      	movs	r3, #0
 8000b1a:	60bb      	str	r3, [r7, #8]
 8000b1c:	4b08      	ldr	r3, [pc, #32]	; (8000b40 <HAL_I2C_MspInit+0xc4>)
 8000b1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b20:	4a07      	ldr	r2, [pc, #28]	; (8000b40 <HAL_I2C_MspInit+0xc4>)
 8000b22:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000b26:	6413      	str	r3, [r2, #64]	; 0x40
 8000b28:	4b05      	ldr	r3, [pc, #20]	; (8000b40 <HAL_I2C_MspInit+0xc4>)
 8000b2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b2c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000b30:	60bb      	str	r3, [r7, #8]
 8000b32:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8000b34:	bf00      	nop
 8000b36:	3728      	adds	r7, #40	; 0x28
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	bd80      	pop	{r7, pc}
 8000b3c:	40005c00 	.word	0x40005c00
 8000b40:	40023800 	.word	0x40023800
 8000b44:	40020000 	.word	0x40020000
 8000b48:	40020400 	.word	0x40020400

08000b4c <Display_Init>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void Display_Init() {
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b084      	sub	sp, #16
 8000b50:	af04      	add	r7, sp, #16
    ST7735_Init();
 8000b52:	f000 fae3 	bl	800111c <ST7735_Init>
    // Check border
    ST7735_FillScreen(ST7735_BLACK);
 8000b56:	2000      	movs	r0, #0
 8000b58:	f000 fcb2 	bl	80014c0 <ST7735_FillScreen>
    //const char ready[] = "Ready!\r\n";
    //HAL_UART_Transmit(&huart2, (uint8_t*)ready, sizeof(ready)-1, HAL_MAX_DELAY);
    ST7735_WriteString(15, 0, "FM/AM/SW", Font_16x26, ST7735_COLOR565(255, 187, 51), ST7735_BLACK);
 8000b5c:	4b11      	ldr	r3, [pc, #68]	; (8000ba4 <Display_Init+0x58>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	9202      	str	r2, [sp, #8]
 8000b62:	f64f 52c6 	movw	r2, #64966	; 0xfdc6
 8000b66:	9201      	str	r2, [sp, #4]
 8000b68:	685a      	ldr	r2, [r3, #4]
 8000b6a:	9200      	str	r2, [sp, #0]
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	4a0e      	ldr	r2, [pc, #56]	; (8000ba8 <Display_Init+0x5c>)
 8000b70:	2100      	movs	r1, #0
 8000b72:	200f      	movs	r0, #15
 8000b74:	f000 fb63 	bl	800123e <ST7735_WriteString>
    ST7735_WriteString(34, 25, "reciever", Font_11x18, ST7735_COLOR565(0, 116, 199), ST7735_BLACK);
 8000b78:	4b0c      	ldr	r3, [pc, #48]	; (8000bac <Display_Init+0x60>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	9202      	str	r2, [sp, #8]
 8000b7e:	f44f 726e 	mov.w	r2, #952	; 0x3b8
 8000b82:	9201      	str	r2, [sp, #4]
 8000b84:	685a      	ldr	r2, [r3, #4]
 8000b86:	9200      	str	r2, [sp, #0]
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	4a09      	ldr	r2, [pc, #36]	; (8000bb0 <Display_Init+0x64>)
 8000b8c:	2119      	movs	r1, #25
 8000b8e:	2022      	movs	r0, #34	; 0x22
 8000b90:	f000 fb55 	bl	800123e <ST7735_WriteString>
    HAL_Delay(2000);
 8000b94:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000b98:	f001 f81c 	bl	8001bd4 <HAL_Delay>
}
 8000b9c:	bf00      	nop
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bd80      	pop	{r7, pc}
 8000ba2:	bf00      	nop
 8000ba4:	20000008 	.word	0x20000008
 8000ba8:	0800f844 	.word	0x0800f844
 8000bac:	20000000 	.word	0x20000000
 8000bb0:	0800f850 	.word	0x0800f850

08000bb4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bb8:	f000 ffca 	bl	8001b50 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bbc:	f000 f838 	bl	8000c30 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bc0:	f7ff fe90 	bl	80008e4 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000bc4:	f000 f946 	bl	8000e54 <MX_SPI1_Init>
  MX_TIM3_Init();
 8000bc8:	f000 fe42 	bl	8001850 <MX_TIM3_Init>
  MX_RTC_Init();
 8000bcc:	f000 f8bc 	bl	8000d48 <MX_RTC_Init>
  MX_TIM4_Init();
 8000bd0:	f000 fe92 	bl	80018f8 <MX_TIM4_Init>
  MX_TIM1_Init();
 8000bd4:	f000 fdec 	bl	80017b0 <MX_TIM1_Init>
  MX_I2C3_Init();
 8000bd8:	f7ff ff22 	bl	8000a20 <MX_I2C3_Init>
  /* USER CODE BEGIN 2 */
  MX_USB_DEVICE_Init();
 8000bdc:	f00d fbd6 	bl	800e38c <MX_USB_DEVICE_Init>
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8000be0:	213c      	movs	r1, #60	; 0x3c
 8000be2:	480f      	ldr	r0, [pc, #60]	; (8000c20 <main+0x6c>)
 8000be4:	f005 ff64 	bl	8006ab0 <HAL_TIM_Encoder_Start>
  //HAL_TIM_Base_Init(&htim1);
  HAL_TIM_Base_Start_IT(&htim1);
 8000be8:	480e      	ldr	r0, [pc, #56]	; (8000c24 <main+0x70>)
 8000bea:	f005 fd35 	bl	8006658 <HAL_TIM_Base_Start_IT>
  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000bee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bf2:	480d      	ldr	r0, [pc, #52]	; (8000c28 <main+0x74>)
 8000bf4:	f001 fbf0 	bl	80023d8 <HAL_GPIO_TogglePin>
  //HAL_TIM_Base_Start(&htim11);
  Display_Init();
 8000bf8:	f7ff ffa8 	bl	8000b4c <Display_Init>
  si5351_Init(0);
 8000bfc:	2000      	movs	r0, #0
 8000bfe:	f008 fafb 	bl	80091f8 <si5351_Init>
  si5351_SetupCLK0(7000000, SI5351_DRIVE_STRENGTH_4MA);
 8000c02:	2101      	movs	r1, #1
 8000c04:	4809      	ldr	r0, [pc, #36]	; (8000c2c <main+0x78>)
 8000c06:	f008 fcdd 	bl	80095c4 <si5351_SetupCLK0>
  si5351_EnableOutputs(1 << 0);
 8000c0a:	2001      	movs	r0, #1
 8000c0c:	f008 fcfb 	bl	8009606 <si5351_EnableOutputs>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8000c10:	f00a fd6e 	bl	800b6f0 <osKernelInitialize>
  MX_FREERTOS_Init();
 8000c14:	f7ff fd16 	bl	8000644 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000c18:	f00a fd8e 	bl	800b738 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000c1c:	e7fe      	b.n	8000c1c <main+0x68>
 8000c1e:	bf00      	nop
 8000c20:	20000388 	.word	0x20000388
 8000c24:	20000340 	.word	0x20000340
 8000c28:	40020800 	.word	0x40020800
 8000c2c:	006acfc0 	.word	0x006acfc0

08000c30 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b094      	sub	sp, #80	; 0x50
 8000c34:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c36:	f107 0320 	add.w	r3, r7, #32
 8000c3a:	2230      	movs	r2, #48	; 0x30
 8000c3c:	2100      	movs	r1, #0
 8000c3e:	4618      	mov	r0, r3
 8000c40:	f00e f8d8 	bl	800edf4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c44:	f107 030c 	add.w	r3, r7, #12
 8000c48:	2200      	movs	r2, #0
 8000c4a:	601a      	str	r2, [r3, #0]
 8000c4c:	605a      	str	r2, [r3, #4]
 8000c4e:	609a      	str	r2, [r3, #8]
 8000c50:	60da      	str	r2, [r3, #12]
 8000c52:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c54:	2300      	movs	r3, #0
 8000c56:	60bb      	str	r3, [r7, #8]
 8000c58:	4b28      	ldr	r3, [pc, #160]	; (8000cfc <SystemClock_Config+0xcc>)
 8000c5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c5c:	4a27      	ldr	r2, [pc, #156]	; (8000cfc <SystemClock_Config+0xcc>)
 8000c5e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c62:	6413      	str	r3, [r2, #64]	; 0x40
 8000c64:	4b25      	ldr	r3, [pc, #148]	; (8000cfc <SystemClock_Config+0xcc>)
 8000c66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c6c:	60bb      	str	r3, [r7, #8]
 8000c6e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c70:	2300      	movs	r3, #0
 8000c72:	607b      	str	r3, [r7, #4]
 8000c74:	4b22      	ldr	r3, [pc, #136]	; (8000d00 <SystemClock_Config+0xd0>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	4a21      	ldr	r2, [pc, #132]	; (8000d00 <SystemClock_Config+0xd0>)
 8000c7a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000c7e:	6013      	str	r3, [r2, #0]
 8000c80:	4b1f      	ldr	r3, [pc, #124]	; (8000d00 <SystemClock_Config+0xd0>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000c88:	607b      	str	r3, [r7, #4]
 8000c8a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8000c8c:	2305      	movs	r3, #5
 8000c8e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000c90:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000c94:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000c96:	2301      	movs	r3, #1
 8000c98:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c9a:	2302      	movs	r3, #2
 8000c9c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c9e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000ca2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000ca4:	2319      	movs	r3, #25
 8000ca6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000ca8:	23c0      	movs	r3, #192	; 0xc0
 8000caa:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000cac:	2302      	movs	r3, #2
 8000cae:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000cb0:	2304      	movs	r3, #4
 8000cb2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cb4:	f107 0320 	add.w	r3, r7, #32
 8000cb8:	4618      	mov	r0, r3
 8000cba:	f003 fc73 	bl	80045a4 <HAL_RCC_OscConfig>
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d001      	beq.n	8000cc8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000cc4:	f000 f830 	bl	8000d28 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cc8:	230f      	movs	r3, #15
 8000cca:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ccc:	2302      	movs	r3, #2
 8000cce:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000cd4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000cd8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000cde:	f107 030c 	add.w	r3, r7, #12
 8000ce2:	2103      	movs	r1, #3
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	f003 ff85 	bl	8004bf4 <HAL_RCC_ClockConfig>
 8000cea:	4603      	mov	r3, r0
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d001      	beq.n	8000cf4 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000cf0:	f000 f81a 	bl	8000d28 <Error_Handler>
  }
}
 8000cf4:	bf00      	nop
 8000cf6:	3750      	adds	r7, #80	; 0x50
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bd80      	pop	{r7, pc}
 8000cfc:	40023800 	.word	0x40023800
 8000d00:	40007000 	.word	0x40007000

08000d04 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b082      	sub	sp, #8
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
  if (htim->Instance == TIM1) {

  }
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM11) {
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	4a04      	ldr	r2, [pc, #16]	; (8000d24 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000d12:	4293      	cmp	r3, r2
 8000d14:	d101      	bne.n	8000d1a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000d16:	f000 ff3d 	bl	8001b94 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000d1a:	bf00      	nop
 8000d1c:	3708      	adds	r7, #8
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bd80      	pop	{r7, pc}
 8000d22:	bf00      	nop
 8000d24:	40014800 	.word	0x40014800

08000d28 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d2c:	b672      	cpsid	i
}
 8000d2e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d30:	e7fe      	b.n	8000d30 <Error_Handler+0x8>

08000d32 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8000d32:	b480      	push	{r7}
 8000d34:	b083      	sub	sp, #12
 8000d36:	af00      	add	r7, sp, #0
 8000d38:	6078      	str	r0, [r7, #4]
 8000d3a:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8000d3c:	bf00      	nop
 8000d3e:	370c      	adds	r7, #12
 8000d40:	46bd      	mov	sp, r7
 8000d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d46:	4770      	bx	lr

08000d48 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b086      	sub	sp, #24
 8000d4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000d4e:	1d3b      	adds	r3, r7, #4
 8000d50:	2200      	movs	r2, #0
 8000d52:	601a      	str	r2, [r3, #0]
 8000d54:	605a      	str	r2, [r3, #4]
 8000d56:	609a      	str	r2, [r3, #8]
 8000d58:	60da      	str	r2, [r3, #12]
 8000d5a:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000d60:	4b24      	ldr	r3, [pc, #144]	; (8000df4 <MX_RTC_Init+0xac>)
 8000d62:	4a25      	ldr	r2, [pc, #148]	; (8000df8 <MX_RTC_Init+0xb0>)
 8000d64:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000d66:	4b23      	ldr	r3, [pc, #140]	; (8000df4 <MX_RTC_Init+0xac>)
 8000d68:	2200      	movs	r2, #0
 8000d6a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000d6c:	4b21      	ldr	r3, [pc, #132]	; (8000df4 <MX_RTC_Init+0xac>)
 8000d6e:	227f      	movs	r2, #127	; 0x7f
 8000d70:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000d72:	4b20      	ldr	r3, [pc, #128]	; (8000df4 <MX_RTC_Init+0xac>)
 8000d74:	22ff      	movs	r2, #255	; 0xff
 8000d76:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000d78:	4b1e      	ldr	r3, [pc, #120]	; (8000df4 <MX_RTC_Init+0xac>)
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000d7e:	4b1d      	ldr	r3, [pc, #116]	; (8000df4 <MX_RTC_Init+0xac>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000d84:	4b1b      	ldr	r3, [pc, #108]	; (8000df4 <MX_RTC_Init+0xac>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000d8a:	481a      	ldr	r0, [pc, #104]	; (8000df4 <MX_RTC_Init+0xac>)
 8000d8c:	f004 fc02 	bl	8005594 <HAL_RTC_Init>
 8000d90:	4603      	mov	r3, r0
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d001      	beq.n	8000d9a <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8000d96:	f7ff ffc7 	bl	8000d28 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 8000da2:	2300      	movs	r3, #0
 8000da4:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000da6:	2300      	movs	r3, #0
 8000da8:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000daa:	2300      	movs	r3, #0
 8000dac:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8000dae:	1d3b      	adds	r3, r7, #4
 8000db0:	2200      	movs	r2, #0
 8000db2:	4619      	mov	r1, r3
 8000db4:	480f      	ldr	r0, [pc, #60]	; (8000df4 <MX_RTC_Init+0xac>)
 8000db6:	f004 fcc5 	bl	8005744 <HAL_RTC_SetTime>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d001      	beq.n	8000dc4 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8000dc0:	f7ff ffb2 	bl	8000d28 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_FRIDAY;
 8000dc4:	2305      	movs	r3, #5
 8000dc6:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_MAY;
 8000dc8:	2305      	movs	r3, #5
 8000dca:	707b      	strb	r3, [r7, #1]
  sDate.Date = 7;
 8000dcc:	2307      	movs	r3, #7
 8000dce:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 22;
 8000dd0:	2316      	movs	r3, #22
 8000dd2:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8000dd4:	463b      	mov	r3, r7
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	4619      	mov	r1, r3
 8000dda:	4806      	ldr	r0, [pc, #24]	; (8000df4 <MX_RTC_Init+0xac>)
 8000ddc:	f004 fdfa 	bl	80059d4 <HAL_RTC_SetDate>
 8000de0:	4603      	mov	r3, r0
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d001      	beq.n	8000dea <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8000de6:	f7ff ff9f 	bl	8000d28 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000dea:	bf00      	nop
 8000dec:	3718      	adds	r7, #24
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bd80      	pop	{r7, pc}
 8000df2:	bf00      	nop
 8000df4:	20000270 	.word	0x20000270
 8000df8:	40002800 	.word	0x40002800

08000dfc <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b088      	sub	sp, #32
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e04:	f107 0308 	add.w	r3, r7, #8
 8000e08:	2200      	movs	r2, #0
 8000e0a:	601a      	str	r2, [r3, #0]
 8000e0c:	605a      	str	r2, [r3, #4]
 8000e0e:	609a      	str	r2, [r3, #8]
 8000e10:	60da      	str	r2, [r3, #12]
 8000e12:	611a      	str	r2, [r3, #16]
 8000e14:	615a      	str	r2, [r3, #20]
  if(rtcHandle->Instance==RTC)
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	4a0c      	ldr	r2, [pc, #48]	; (8000e4c <HAL_RTC_MspInit+0x50>)
 8000e1c:	4293      	cmp	r3, r2
 8000e1e:	d111      	bne.n	8000e44 <HAL_RTC_MspInit+0x48>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000e20:	2302      	movs	r3, #2
 8000e22:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000e24:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e28:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e2a:	f107 0308 	add.w	r3, r7, #8
 8000e2e:	4618      	mov	r0, r3
 8000e30:	f004 f99a 	bl	8005168 <HAL_RCCEx_PeriphCLKConfig>
 8000e34:	4603      	mov	r3, r0
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d001      	beq.n	8000e3e <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8000e3a:	f7ff ff75 	bl	8000d28 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000e3e:	4b04      	ldr	r3, [pc, #16]	; (8000e50 <HAL_RTC_MspInit+0x54>)
 8000e40:	2201      	movs	r2, #1
 8000e42:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8000e44:	bf00      	nop
 8000e46:	3720      	adds	r7, #32
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	bd80      	pop	{r7, pc}
 8000e4c:	40002800 	.word	0x40002800
 8000e50:	42470e3c 	.word	0x42470e3c

08000e54 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000e58:	4b17      	ldr	r3, [pc, #92]	; (8000eb8 <MX_SPI1_Init+0x64>)
 8000e5a:	4a18      	ldr	r2, [pc, #96]	; (8000ebc <MX_SPI1_Init+0x68>)
 8000e5c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000e5e:	4b16      	ldr	r3, [pc, #88]	; (8000eb8 <MX_SPI1_Init+0x64>)
 8000e60:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000e64:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000e66:	4b14      	ldr	r3, [pc, #80]	; (8000eb8 <MX_SPI1_Init+0x64>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000e6c:	4b12      	ldr	r3, [pc, #72]	; (8000eb8 <MX_SPI1_Init+0x64>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000e72:	4b11      	ldr	r3, [pc, #68]	; (8000eb8 <MX_SPI1_Init+0x64>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000e78:	4b0f      	ldr	r3, [pc, #60]	; (8000eb8 <MX_SPI1_Init+0x64>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000e7e:	4b0e      	ldr	r3, [pc, #56]	; (8000eb8 <MX_SPI1_Init+0x64>)
 8000e80:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000e84:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000e86:	4b0c      	ldr	r3, [pc, #48]	; (8000eb8 <MX_SPI1_Init+0x64>)
 8000e88:	2200      	movs	r2, #0
 8000e8a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000e8c:	4b0a      	ldr	r3, [pc, #40]	; (8000eb8 <MX_SPI1_Init+0x64>)
 8000e8e:	2200      	movs	r2, #0
 8000e90:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000e92:	4b09      	ldr	r3, [pc, #36]	; (8000eb8 <MX_SPI1_Init+0x64>)
 8000e94:	2200      	movs	r2, #0
 8000e96:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000e98:	4b07      	ldr	r3, [pc, #28]	; (8000eb8 <MX_SPI1_Init+0x64>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000e9e:	4b06      	ldr	r3, [pc, #24]	; (8000eb8 <MX_SPI1_Init+0x64>)
 8000ea0:	220a      	movs	r2, #10
 8000ea2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000ea4:	4804      	ldr	r0, [pc, #16]	; (8000eb8 <MX_SPI1_Init+0x64>)
 8000ea6:	f004 ff5f 	bl	8005d68 <HAL_SPI_Init>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d001      	beq.n	8000eb4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000eb0:	f7ff ff3a 	bl	8000d28 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000eb4:	bf00      	nop
 8000eb6:	bd80      	pop	{r7, pc}
 8000eb8:	20000290 	.word	0x20000290
 8000ebc:	40013000 	.word	0x40013000

08000ec0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b08a      	sub	sp, #40	; 0x28
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ec8:	f107 0314 	add.w	r3, r7, #20
 8000ecc:	2200      	movs	r2, #0
 8000ece:	601a      	str	r2, [r3, #0]
 8000ed0:	605a      	str	r2, [r3, #4]
 8000ed2:	609a      	str	r2, [r3, #8]
 8000ed4:	60da      	str	r2, [r3, #12]
 8000ed6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	4a19      	ldr	r2, [pc, #100]	; (8000f44 <HAL_SPI_MspInit+0x84>)
 8000ede:	4293      	cmp	r3, r2
 8000ee0:	d12b      	bne.n	8000f3a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	613b      	str	r3, [r7, #16]
 8000ee6:	4b18      	ldr	r3, [pc, #96]	; (8000f48 <HAL_SPI_MspInit+0x88>)
 8000ee8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000eea:	4a17      	ldr	r2, [pc, #92]	; (8000f48 <HAL_SPI_MspInit+0x88>)
 8000eec:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000ef0:	6453      	str	r3, [r2, #68]	; 0x44
 8000ef2:	4b15      	ldr	r3, [pc, #84]	; (8000f48 <HAL_SPI_MspInit+0x88>)
 8000ef4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ef6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000efa:	613b      	str	r3, [r7, #16]
 8000efc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000efe:	2300      	movs	r3, #0
 8000f00:	60fb      	str	r3, [r7, #12]
 8000f02:	4b11      	ldr	r3, [pc, #68]	; (8000f48 <HAL_SPI_MspInit+0x88>)
 8000f04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f06:	4a10      	ldr	r2, [pc, #64]	; (8000f48 <HAL_SPI_MspInit+0x88>)
 8000f08:	f043 0301 	orr.w	r3, r3, #1
 8000f0c:	6313      	str	r3, [r2, #48]	; 0x30
 8000f0e:	4b0e      	ldr	r3, [pc, #56]	; (8000f48 <HAL_SPI_MspInit+0x88>)
 8000f10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f12:	f003 0301 	and.w	r3, r3, #1
 8000f16:	60fb      	str	r3, [r7, #12]
 8000f18:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000f1a:	23a0      	movs	r3, #160	; 0xa0
 8000f1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f1e:	2302      	movs	r3, #2
 8000f20:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f22:	2300      	movs	r3, #0
 8000f24:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f26:	2303      	movs	r3, #3
 8000f28:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000f2a:	2305      	movs	r3, #5
 8000f2c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f2e:	f107 0314 	add.w	r3, r7, #20
 8000f32:	4619      	mov	r1, r3
 8000f34:	4805      	ldr	r0, [pc, #20]	; (8000f4c <HAL_SPI_MspInit+0x8c>)
 8000f36:	f000 ff83 	bl	8001e40 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000f3a:	bf00      	nop
 8000f3c:	3728      	adds	r7, #40	; 0x28
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bd80      	pop	{r7, pc}
 8000f42:	bf00      	nop
 8000f44:	40013000 	.word	0x40013000
 8000f48:	40023800 	.word	0x40023800
 8000f4c:	40020000 	.word	0x40020000

08000f50 <ST7735_Select>:
    ST7735_NORON  ,    DELAY, //  3: Normal display on, no args, w/delay
      10,                     //     10 ms delay
    ST7735_DISPON ,    DELAY, //  4: Main screen turn on, no args w/delay
      100 };                  //     100 ms delay

static void ST7735_Select() {
 8000f50:	b580      	push	{r7, lr}
 8000f52:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_RESET);
 8000f54:	2200      	movs	r2, #0
 8000f56:	2110      	movs	r1, #16
 8000f58:	4802      	ldr	r0, [pc, #8]	; (8000f64 <ST7735_Select+0x14>)
 8000f5a:	f001 fa0b 	bl	8002374 <HAL_GPIO_WritePin>
}
 8000f5e:	bf00      	nop
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	40020000 	.word	0x40020000

08000f68 <ST7735_Unselect>:

void ST7735_Unselect() {
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_SET);
 8000f6c:	2201      	movs	r2, #1
 8000f6e:	2110      	movs	r1, #16
 8000f70:	4802      	ldr	r0, [pc, #8]	; (8000f7c <ST7735_Unselect+0x14>)
 8000f72:	f001 f9ff 	bl	8002374 <HAL_GPIO_WritePin>
}
 8000f76:	bf00      	nop
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	40020000 	.word	0x40020000

08000f80 <ST7735_Reset>:

static void ST7735_Reset() {
 8000f80:	b580      	push	{r7, lr}
 8000f82:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_RESET);
 8000f84:	2200      	movs	r2, #0
 8000f86:	2108      	movs	r1, #8
 8000f88:	4806      	ldr	r0, [pc, #24]	; (8000fa4 <ST7735_Reset+0x24>)
 8000f8a:	f001 f9f3 	bl	8002374 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 8000f8e:	2005      	movs	r0, #5
 8000f90:	f000 fe20 	bl	8001bd4 <HAL_Delay>
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_SET);
 8000f94:	2201      	movs	r2, #1
 8000f96:	2108      	movs	r1, #8
 8000f98:	4802      	ldr	r0, [pc, #8]	; (8000fa4 <ST7735_Reset+0x24>)
 8000f9a:	f001 f9eb 	bl	8002374 <HAL_GPIO_WritePin>
}
 8000f9e:	bf00      	nop
 8000fa0:	bd80      	pop	{r7, pc}
 8000fa2:	bf00      	nop
 8000fa4:	40020000 	.word	0x40020000

08000fa8 <ST7735_WriteCommand>:

static void ST7735_WriteCommand(uint8_t cmd) {
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b082      	sub	sp, #8
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	4603      	mov	r3, r0
 8000fb0:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_RESET);
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	2104      	movs	r1, #4
 8000fb6:	4807      	ldr	r0, [pc, #28]	; (8000fd4 <ST7735_WriteCommand+0x2c>)
 8000fb8:	f001 f9dc 	bl	8002374 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8000fbc:	1df9      	adds	r1, r7, #7
 8000fbe:	f04f 33ff 	mov.w	r3, #4294967295
 8000fc2:	2201      	movs	r2, #1
 8000fc4:	4804      	ldr	r0, [pc, #16]	; (8000fd8 <ST7735_WriteCommand+0x30>)
 8000fc6:	f005 f86b 	bl	80060a0 <HAL_SPI_Transmit>
}
 8000fca:	bf00      	nop
 8000fcc:	3708      	adds	r7, #8
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	40020000 	.word	0x40020000
 8000fd8:	20000290 	.word	0x20000290

08000fdc <ST7735_WriteData>:

static void ST7735_WriteData(uint8_t* buff, size_t buff_size) {
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b082      	sub	sp, #8
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
 8000fe4:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 8000fe6:	2201      	movs	r2, #1
 8000fe8:	2104      	movs	r1, #4
 8000fea:	4807      	ldr	r0, [pc, #28]	; (8001008 <ST7735_WriteData+0x2c>)
 8000fec:	f001 f9c2 	bl	8002374 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 8000ff0:	683b      	ldr	r3, [r7, #0]
 8000ff2:	b29a      	uxth	r2, r3
 8000ff4:	f04f 33ff 	mov.w	r3, #4294967295
 8000ff8:	6879      	ldr	r1, [r7, #4]
 8000ffa:	4804      	ldr	r0, [pc, #16]	; (800100c <ST7735_WriteData+0x30>)
 8000ffc:	f005 f850 	bl	80060a0 <HAL_SPI_Transmit>
}
 8001000:	bf00      	nop
 8001002:	3708      	adds	r7, #8
 8001004:	46bd      	mov	sp, r7
 8001006:	bd80      	pop	{r7, pc}
 8001008:	40020000 	.word	0x40020000
 800100c:	20000290 	.word	0x20000290

08001010 <ST7735_ExecuteCommandList>:

static void ST7735_ExecuteCommandList(const uint8_t *addr) {
 8001010:	b580      	push	{r7, lr}
 8001012:	b084      	sub	sp, #16
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	1c5a      	adds	r2, r3, #1
 800101c:	607a      	str	r2, [r7, #4]
 800101e:	781b      	ldrb	r3, [r3, #0]
 8001020:	73fb      	strb	r3, [r7, #15]
    while(numCommands--) {
 8001022:	e034      	b.n	800108e <ST7735_ExecuteCommandList+0x7e>
        uint8_t cmd = *addr++;
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	1c5a      	adds	r2, r3, #1
 8001028:	607a      	str	r2, [r7, #4]
 800102a:	781b      	ldrb	r3, [r3, #0]
 800102c:	72fb      	strb	r3, [r7, #11]
        ST7735_WriteCommand(cmd);
 800102e:	7afb      	ldrb	r3, [r7, #11]
 8001030:	4618      	mov	r0, r3
 8001032:	f7ff ffb9 	bl	8000fa8 <ST7735_WriteCommand>

        numArgs = *addr++;
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	1c5a      	adds	r2, r3, #1
 800103a:	607a      	str	r2, [r7, #4]
 800103c:	781b      	ldrb	r3, [r3, #0]
 800103e:	72bb      	strb	r3, [r7, #10]
        // If high bit set, delay follows args
        ms = numArgs & DELAY;
 8001040:	7abb      	ldrb	r3, [r7, #10]
 8001042:	b29b      	uxth	r3, r3
 8001044:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001048:	81bb      	strh	r3, [r7, #12]
        numArgs &= ~DELAY;
 800104a:	7abb      	ldrb	r3, [r7, #10]
 800104c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001050:	72bb      	strb	r3, [r7, #10]
        if(numArgs) {
 8001052:	7abb      	ldrb	r3, [r7, #10]
 8001054:	2b00      	cmp	r3, #0
 8001056:	d008      	beq.n	800106a <ST7735_ExecuteCommandList+0x5a>
            ST7735_WriteData((uint8_t*)addr, numArgs);
 8001058:	7abb      	ldrb	r3, [r7, #10]
 800105a:	4619      	mov	r1, r3
 800105c:	6878      	ldr	r0, [r7, #4]
 800105e:	f7ff ffbd 	bl	8000fdc <ST7735_WriteData>
            addr += numArgs;
 8001062:	7abb      	ldrb	r3, [r7, #10]
 8001064:	687a      	ldr	r2, [r7, #4]
 8001066:	4413      	add	r3, r2
 8001068:	607b      	str	r3, [r7, #4]
        }

        if(ms) {
 800106a:	89bb      	ldrh	r3, [r7, #12]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d00e      	beq.n	800108e <ST7735_ExecuteCommandList+0x7e>
            ms = *addr++;
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	1c5a      	adds	r2, r3, #1
 8001074:	607a      	str	r2, [r7, #4]
 8001076:	781b      	ldrb	r3, [r3, #0]
 8001078:	81bb      	strh	r3, [r7, #12]
            if(ms == 255) ms = 500;
 800107a:	89bb      	ldrh	r3, [r7, #12]
 800107c:	2bff      	cmp	r3, #255	; 0xff
 800107e:	d102      	bne.n	8001086 <ST7735_ExecuteCommandList+0x76>
 8001080:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001084:	81bb      	strh	r3, [r7, #12]
            HAL_Delay(ms);
 8001086:	89bb      	ldrh	r3, [r7, #12]
 8001088:	4618      	mov	r0, r3
 800108a:	f000 fda3 	bl	8001bd4 <HAL_Delay>
    while(numCommands--) {
 800108e:	7bfb      	ldrb	r3, [r7, #15]
 8001090:	1e5a      	subs	r2, r3, #1
 8001092:	73fa      	strb	r2, [r7, #15]
 8001094:	2b00      	cmp	r3, #0
 8001096:	d1c5      	bne.n	8001024 <ST7735_ExecuteCommandList+0x14>
        }
    }
}
 8001098:	bf00      	nop
 800109a:	bf00      	nop
 800109c:	3710      	adds	r7, #16
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}

080010a2 <ST7735_SetAddressWindow>:

static void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1) {
 80010a2:	b590      	push	{r4, r7, lr}
 80010a4:	b085      	sub	sp, #20
 80010a6:	af00      	add	r7, sp, #0
 80010a8:	4604      	mov	r4, r0
 80010aa:	4608      	mov	r0, r1
 80010ac:	4611      	mov	r1, r2
 80010ae:	461a      	mov	r2, r3
 80010b0:	4623      	mov	r3, r4
 80010b2:	71fb      	strb	r3, [r7, #7]
 80010b4:	4603      	mov	r3, r0
 80010b6:	71bb      	strb	r3, [r7, #6]
 80010b8:	460b      	mov	r3, r1
 80010ba:	717b      	strb	r3, [r7, #5]
 80010bc:	4613      	mov	r3, r2
 80010be:	713b      	strb	r3, [r7, #4]
    // column address set
    ST7735_WriteCommand(ST7735_CASET);
 80010c0:	202a      	movs	r0, #42	; 0x2a
 80010c2:	f7ff ff71 	bl	8000fa8 <ST7735_WriteCommand>
    uint8_t data[] = { 0x00, x0 + ST7735_XSTART, 0x00, x1 + ST7735_XSTART };
 80010c6:	2300      	movs	r3, #0
 80010c8:	733b      	strb	r3, [r7, #12]
 80010ca:	79fb      	ldrb	r3, [r7, #7]
 80010cc:	3301      	adds	r3, #1
 80010ce:	b2db      	uxtb	r3, r3
 80010d0:	737b      	strb	r3, [r7, #13]
 80010d2:	2300      	movs	r3, #0
 80010d4:	73bb      	strb	r3, [r7, #14]
 80010d6:	797b      	ldrb	r3, [r7, #5]
 80010d8:	3301      	adds	r3, #1
 80010da:	b2db      	uxtb	r3, r3
 80010dc:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 80010de:	f107 030c 	add.w	r3, r7, #12
 80010e2:	2104      	movs	r1, #4
 80010e4:	4618      	mov	r0, r3
 80010e6:	f7ff ff79 	bl	8000fdc <ST7735_WriteData>

    // row address set
    ST7735_WriteCommand(ST7735_RASET);
 80010ea:	202b      	movs	r0, #43	; 0x2b
 80010ec:	f7ff ff5c 	bl	8000fa8 <ST7735_WriteCommand>
    data[1] = y0 + ST7735_YSTART;
 80010f0:	79bb      	ldrb	r3, [r7, #6]
 80010f2:	331a      	adds	r3, #26
 80010f4:	b2db      	uxtb	r3, r3
 80010f6:	737b      	strb	r3, [r7, #13]
    data[3] = y1 + ST7735_YSTART;
 80010f8:	793b      	ldrb	r3, [r7, #4]
 80010fa:	331a      	adds	r3, #26
 80010fc:	b2db      	uxtb	r3, r3
 80010fe:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 8001100:	f107 030c 	add.w	r3, r7, #12
 8001104:	2104      	movs	r1, #4
 8001106:	4618      	mov	r0, r3
 8001108:	f7ff ff68 	bl	8000fdc <ST7735_WriteData>

    // write to RAM
    ST7735_WriteCommand(ST7735_RAMWR);
 800110c:	202c      	movs	r0, #44	; 0x2c
 800110e:	f7ff ff4b 	bl	8000fa8 <ST7735_WriteCommand>
}
 8001112:	bf00      	nop
 8001114:	3714      	adds	r7, #20
 8001116:	46bd      	mov	sp, r7
 8001118:	bd90      	pop	{r4, r7, pc}
	...

0800111c <ST7735_Init>:

void ST7735_Init() {
 800111c:	b580      	push	{r7, lr}
 800111e:	af00      	add	r7, sp, #0
    ST7735_Select();
 8001120:	f7ff ff16 	bl	8000f50 <ST7735_Select>
    ST7735_Reset();
 8001124:	f7ff ff2c 	bl	8000f80 <ST7735_Reset>
    ST7735_ExecuteCommandList(init_cmds1);
 8001128:	4806      	ldr	r0, [pc, #24]	; (8001144 <ST7735_Init+0x28>)
 800112a:	f7ff ff71 	bl	8001010 <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds2);
 800112e:	4806      	ldr	r0, [pc, #24]	; (8001148 <ST7735_Init+0x2c>)
 8001130:	f7ff ff6e 	bl	8001010 <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds3);
 8001134:	4805      	ldr	r0, [pc, #20]	; (800114c <ST7735_Init+0x30>)
 8001136:	f7ff ff6b 	bl	8001010 <ST7735_ExecuteCommandList>
    ST7735_Unselect();
 800113a:	f7ff ff15 	bl	8000f68 <ST7735_Unselect>
}
 800113e:	bf00      	nop
 8001140:	bd80      	pop	{r7, pc}
 8001142:	bf00      	nop
 8001144:	08011c8c 	.word	0x08011c8c
 8001148:	08011cc8 	.word	0x08011cc8
 800114c:	08011cd8 	.word	0x08011cd8

08001150 <ST7735_WriteChar>:
    ST7735_WriteData(data, sizeof(data));

    ST7735_Unselect();
}

static void ST7735_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor) {
 8001150:	b082      	sub	sp, #8
 8001152:	b590      	push	{r4, r7, lr}
 8001154:	b089      	sub	sp, #36	; 0x24
 8001156:	af00      	add	r7, sp, #0
 8001158:	637b      	str	r3, [r7, #52]	; 0x34
 800115a:	4603      	mov	r3, r0
 800115c:	80fb      	strh	r3, [r7, #6]
 800115e:	460b      	mov	r3, r1
 8001160:	80bb      	strh	r3, [r7, #4]
 8001162:	4613      	mov	r3, r2
 8001164:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, j;

    ST7735_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 8001166:	88fb      	ldrh	r3, [r7, #6]
 8001168:	b2d8      	uxtb	r0, r3
 800116a:	88bb      	ldrh	r3, [r7, #4]
 800116c:	b2d9      	uxtb	r1, r3
 800116e:	88fb      	ldrh	r3, [r7, #6]
 8001170:	b2da      	uxtb	r2, r3
 8001172:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001176:	4413      	add	r3, r2
 8001178:	b2db      	uxtb	r3, r3
 800117a:	3b01      	subs	r3, #1
 800117c:	b2dc      	uxtb	r4, r3
 800117e:	88bb      	ldrh	r3, [r7, #4]
 8001180:	b2da      	uxtb	r2, r3
 8001182:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001186:	4413      	add	r3, r2
 8001188:	b2db      	uxtb	r3, r3
 800118a:	3b01      	subs	r3, #1
 800118c:	b2db      	uxtb	r3, r3
 800118e:	4622      	mov	r2, r4
 8001190:	f7ff ff87 	bl	80010a2 <ST7735_SetAddressWindow>

    for(i = 0; i < font.height; i++) {
 8001194:	2300      	movs	r3, #0
 8001196:	61fb      	str	r3, [r7, #28]
 8001198:	e043      	b.n	8001222 <ST7735_WriteChar+0xd2>
        b = font.data[(ch - 32) * font.height + i];
 800119a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800119c:	78fb      	ldrb	r3, [r7, #3]
 800119e:	3b20      	subs	r3, #32
 80011a0:	f897 1035 	ldrb.w	r1, [r7, #53]	; 0x35
 80011a4:	fb01 f303 	mul.w	r3, r1, r3
 80011a8:	4619      	mov	r1, r3
 80011aa:	69fb      	ldr	r3, [r7, #28]
 80011ac:	440b      	add	r3, r1
 80011ae:	005b      	lsls	r3, r3, #1
 80011b0:	4413      	add	r3, r2
 80011b2:	881b      	ldrh	r3, [r3, #0]
 80011b4:	617b      	str	r3, [r7, #20]
        for(j = 0; j < font.width; j++) {
 80011b6:	2300      	movs	r3, #0
 80011b8:	61bb      	str	r3, [r7, #24]
 80011ba:	e029      	b.n	8001210 <ST7735_WriteChar+0xc0>
            if((b << j) & 0x8000)  {
 80011bc:	697a      	ldr	r2, [r7, #20]
 80011be:	69bb      	ldr	r3, [r7, #24]
 80011c0:	fa02 f303 	lsl.w	r3, r2, r3
 80011c4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d00e      	beq.n	80011ea <ST7735_WriteChar+0x9a>
                uint8_t data[] = { color >> 8, color & 0xFF };
 80011cc:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80011ce:	0a1b      	lsrs	r3, r3, #8
 80011d0:	b29b      	uxth	r3, r3
 80011d2:	b2db      	uxtb	r3, r3
 80011d4:	743b      	strb	r3, [r7, #16]
 80011d6:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80011d8:	b2db      	uxtb	r3, r3
 80011da:	747b      	strb	r3, [r7, #17]
                ST7735_WriteData(data, sizeof(data));
 80011dc:	f107 0310 	add.w	r3, r7, #16
 80011e0:	2102      	movs	r1, #2
 80011e2:	4618      	mov	r0, r3
 80011e4:	f7ff fefa 	bl	8000fdc <ST7735_WriteData>
 80011e8:	e00f      	b.n	800120a <ST7735_WriteChar+0xba>
            } else {
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };
 80011ea:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80011ee:	0a1b      	lsrs	r3, r3, #8
 80011f0:	b29b      	uxth	r3, r3
 80011f2:	b2db      	uxtb	r3, r3
 80011f4:	733b      	strb	r3, [r7, #12]
 80011f6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80011fa:	b2db      	uxtb	r3, r3
 80011fc:	737b      	strb	r3, [r7, #13]
                ST7735_WriteData(data, sizeof(data));
 80011fe:	f107 030c 	add.w	r3, r7, #12
 8001202:	2102      	movs	r1, #2
 8001204:	4618      	mov	r0, r3
 8001206:	f7ff fee9 	bl	8000fdc <ST7735_WriteData>
        for(j = 0; j < font.width; j++) {
 800120a:	69bb      	ldr	r3, [r7, #24]
 800120c:	3301      	adds	r3, #1
 800120e:	61bb      	str	r3, [r7, #24]
 8001210:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001214:	461a      	mov	r2, r3
 8001216:	69bb      	ldr	r3, [r7, #24]
 8001218:	4293      	cmp	r3, r2
 800121a:	d3cf      	bcc.n	80011bc <ST7735_WriteChar+0x6c>
    for(i = 0; i < font.height; i++) {
 800121c:	69fb      	ldr	r3, [r7, #28]
 800121e:	3301      	adds	r3, #1
 8001220:	61fb      	str	r3, [r7, #28]
 8001222:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001226:	461a      	mov	r2, r3
 8001228:	69fb      	ldr	r3, [r7, #28]
 800122a:	4293      	cmp	r3, r2
 800122c:	d3b5      	bcc.n	800119a <ST7735_WriteChar+0x4a>
            }
        }
    }
}
 800122e:	bf00      	nop
 8001230:	bf00      	nop
 8001232:	3724      	adds	r7, #36	; 0x24
 8001234:	46bd      	mov	sp, r7
 8001236:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 800123a:	b002      	add	sp, #8
 800123c:	4770      	bx	lr

0800123e <ST7735_WriteString>:
        }
    }
}
*/

void ST7735_WriteString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor) {
 800123e:	b082      	sub	sp, #8
 8001240:	b580      	push	{r7, lr}
 8001242:	b086      	sub	sp, #24
 8001244:	af04      	add	r7, sp, #16
 8001246:	603a      	str	r2, [r7, #0]
 8001248:	617b      	str	r3, [r7, #20]
 800124a:	4603      	mov	r3, r0
 800124c:	80fb      	strh	r3, [r7, #6]
 800124e:	460b      	mov	r3, r1
 8001250:	80bb      	strh	r3, [r7, #4]
    ST7735_Select();
 8001252:	f7ff fe7d 	bl	8000f50 <ST7735_Select>

    while(*str) {
 8001256:	e02d      	b.n	80012b4 <ST7735_WriteString+0x76>
        if(x + font.width >= ST7735_WIDTH) {
 8001258:	88fb      	ldrh	r3, [r7, #6]
 800125a:	7d3a      	ldrb	r2, [r7, #20]
 800125c:	4413      	add	r3, r2
 800125e:	2b9f      	cmp	r3, #159	; 0x9f
 8001260:	dd13      	ble.n	800128a <ST7735_WriteString+0x4c>
            x = 0;
 8001262:	2300      	movs	r3, #0
 8001264:	80fb      	strh	r3, [r7, #6]
            y += font.height;
 8001266:	7d7b      	ldrb	r3, [r7, #21]
 8001268:	b29a      	uxth	r2, r3
 800126a:	88bb      	ldrh	r3, [r7, #4]
 800126c:	4413      	add	r3, r2
 800126e:	80bb      	strh	r3, [r7, #4]
            if(y + font.height >= ST7735_HEIGHT) {
 8001270:	88bb      	ldrh	r3, [r7, #4]
 8001272:	7d7a      	ldrb	r2, [r7, #21]
 8001274:	4413      	add	r3, r2
 8001276:	2b4f      	cmp	r3, #79	; 0x4f
 8001278:	dc21      	bgt.n	80012be <ST7735_WriteString+0x80>
                break;
            }

            if(*str == ' ') {
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	781b      	ldrb	r3, [r3, #0]
 800127e:	2b20      	cmp	r3, #32
 8001280:	d103      	bne.n	800128a <ST7735_WriteString+0x4c>
                // skip spaces in the beginning of the new line
                str++;
 8001282:	683b      	ldr	r3, [r7, #0]
 8001284:	3301      	adds	r3, #1
 8001286:	603b      	str	r3, [r7, #0]
                continue;
 8001288:	e014      	b.n	80012b4 <ST7735_WriteString+0x76>
            }
        }

        ST7735_WriteChar(x, y, *str, font, color, bgcolor);
 800128a:	683b      	ldr	r3, [r7, #0]
 800128c:	781a      	ldrb	r2, [r3, #0]
 800128e:	88b9      	ldrh	r1, [r7, #4]
 8001290:	88f8      	ldrh	r0, [r7, #6]
 8001292:	8c3b      	ldrh	r3, [r7, #32]
 8001294:	9302      	str	r3, [sp, #8]
 8001296:	8bbb      	ldrh	r3, [r7, #28]
 8001298:	9301      	str	r3, [sp, #4]
 800129a:	69bb      	ldr	r3, [r7, #24]
 800129c:	9300      	str	r3, [sp, #0]
 800129e:	697b      	ldr	r3, [r7, #20]
 80012a0:	f7ff ff56 	bl	8001150 <ST7735_WriteChar>
        x += font.width;
 80012a4:	7d3b      	ldrb	r3, [r7, #20]
 80012a6:	b29a      	uxth	r2, r3
 80012a8:	88fb      	ldrh	r3, [r7, #6]
 80012aa:	4413      	add	r3, r2
 80012ac:	80fb      	strh	r3, [r7, #6]
        str++;
 80012ae:	683b      	ldr	r3, [r7, #0]
 80012b0:	3301      	adds	r3, #1
 80012b2:	603b      	str	r3, [r7, #0]
    while(*str) {
 80012b4:	683b      	ldr	r3, [r7, #0]
 80012b6:	781b      	ldrb	r3, [r3, #0]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d1cd      	bne.n	8001258 <ST7735_WriteString+0x1a>
 80012bc:	e000      	b.n	80012c0 <ST7735_WriteString+0x82>
                break;
 80012be:	bf00      	nop
    }

    ST7735_Unselect();
 80012c0:	f7ff fe52 	bl	8000f68 <ST7735_Unselect>
}
 80012c4:	bf00      	nop
 80012c6:	3708      	adds	r7, #8
 80012c8:	46bd      	mov	sp, r7
 80012ca:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80012ce:	b002      	add	sp, #8
 80012d0:	4770      	bx	lr
	...

080012d4 <ST7735_FillRectangle>:

void ST7735_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 80012d4:	b590      	push	{r4, r7, lr}
 80012d6:	b085      	sub	sp, #20
 80012d8:	af00      	add	r7, sp, #0
 80012da:	4604      	mov	r4, r0
 80012dc:	4608      	mov	r0, r1
 80012de:	4611      	mov	r1, r2
 80012e0:	461a      	mov	r2, r3
 80012e2:	4623      	mov	r3, r4
 80012e4:	80fb      	strh	r3, [r7, #6]
 80012e6:	4603      	mov	r3, r0
 80012e8:	80bb      	strh	r3, [r7, #4]
 80012ea:	460b      	mov	r3, r1
 80012ec:	807b      	strh	r3, [r7, #2]
 80012ee:	4613      	mov	r3, r2
 80012f0:	803b      	strh	r3, [r7, #0]
    // clipping
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 80012f2:	88fb      	ldrh	r3, [r7, #6]
 80012f4:	2b9f      	cmp	r3, #159	; 0x9f
 80012f6:	d857      	bhi.n	80013a8 <ST7735_FillRectangle+0xd4>
 80012f8:	88bb      	ldrh	r3, [r7, #4]
 80012fa:	2b4f      	cmp	r3, #79	; 0x4f
 80012fc:	d854      	bhi.n	80013a8 <ST7735_FillRectangle+0xd4>
    if((x + w - 1) >= ST7735_WIDTH) w = ST7735_WIDTH - x;
 80012fe:	88fa      	ldrh	r2, [r7, #6]
 8001300:	887b      	ldrh	r3, [r7, #2]
 8001302:	4413      	add	r3, r2
 8001304:	2ba0      	cmp	r3, #160	; 0xa0
 8001306:	dd03      	ble.n	8001310 <ST7735_FillRectangle+0x3c>
 8001308:	88fb      	ldrh	r3, [r7, #6]
 800130a:	f1c3 03a0 	rsb	r3, r3, #160	; 0xa0
 800130e:	807b      	strh	r3, [r7, #2]
    if((y + h - 1) >= ST7735_HEIGHT) h = ST7735_HEIGHT - y;
 8001310:	88ba      	ldrh	r2, [r7, #4]
 8001312:	883b      	ldrh	r3, [r7, #0]
 8001314:	4413      	add	r3, r2
 8001316:	2b50      	cmp	r3, #80	; 0x50
 8001318:	dd03      	ble.n	8001322 <ST7735_FillRectangle+0x4e>
 800131a:	88bb      	ldrh	r3, [r7, #4]
 800131c:	f1c3 0350 	rsb	r3, r3, #80	; 0x50
 8001320:	803b      	strh	r3, [r7, #0]

    ST7735_Select();
 8001322:	f7ff fe15 	bl	8000f50 <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 8001326:	88fb      	ldrh	r3, [r7, #6]
 8001328:	b2d8      	uxtb	r0, r3
 800132a:	88bb      	ldrh	r3, [r7, #4]
 800132c:	b2d9      	uxtb	r1, r3
 800132e:	88fb      	ldrh	r3, [r7, #6]
 8001330:	b2da      	uxtb	r2, r3
 8001332:	887b      	ldrh	r3, [r7, #2]
 8001334:	b2db      	uxtb	r3, r3
 8001336:	4413      	add	r3, r2
 8001338:	b2db      	uxtb	r3, r3
 800133a:	3b01      	subs	r3, #1
 800133c:	b2dc      	uxtb	r4, r3
 800133e:	88bb      	ldrh	r3, [r7, #4]
 8001340:	b2da      	uxtb	r2, r3
 8001342:	883b      	ldrh	r3, [r7, #0]
 8001344:	b2db      	uxtb	r3, r3
 8001346:	4413      	add	r3, r2
 8001348:	b2db      	uxtb	r3, r3
 800134a:	3b01      	subs	r3, #1
 800134c:	b2db      	uxtb	r3, r3
 800134e:	4622      	mov	r2, r4
 8001350:	f7ff fea7 	bl	80010a2 <ST7735_SetAddressWindow>

    uint8_t data[] = { color >> 8, color & 0xFF };
 8001354:	8c3b      	ldrh	r3, [r7, #32]
 8001356:	0a1b      	lsrs	r3, r3, #8
 8001358:	b29b      	uxth	r3, r3
 800135a:	b2db      	uxtb	r3, r3
 800135c:	733b      	strb	r3, [r7, #12]
 800135e:	8c3b      	ldrh	r3, [r7, #32]
 8001360:	b2db      	uxtb	r3, r3
 8001362:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 8001364:	2201      	movs	r2, #1
 8001366:	2104      	movs	r1, #4
 8001368:	4811      	ldr	r0, [pc, #68]	; (80013b0 <ST7735_FillRectangle+0xdc>)
 800136a:	f001 f803 	bl	8002374 <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--) {
 800136e:	883b      	ldrh	r3, [r7, #0]
 8001370:	80bb      	strh	r3, [r7, #4]
 8001372:	e013      	b.n	800139c <ST7735_FillRectangle+0xc8>
        for(x = w; x > 0; x--) {
 8001374:	887b      	ldrh	r3, [r7, #2]
 8001376:	80fb      	strh	r3, [r7, #6]
 8001378:	e00a      	b.n	8001390 <ST7735_FillRectangle+0xbc>
            HAL_SPI_Transmit(&ST7735_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 800137a:	f107 010c 	add.w	r1, r7, #12
 800137e:	f04f 33ff 	mov.w	r3, #4294967295
 8001382:	2202      	movs	r2, #2
 8001384:	480b      	ldr	r0, [pc, #44]	; (80013b4 <ST7735_FillRectangle+0xe0>)
 8001386:	f004 fe8b 	bl	80060a0 <HAL_SPI_Transmit>
        for(x = w; x > 0; x--) {
 800138a:	88fb      	ldrh	r3, [r7, #6]
 800138c:	3b01      	subs	r3, #1
 800138e:	80fb      	strh	r3, [r7, #6]
 8001390:	88fb      	ldrh	r3, [r7, #6]
 8001392:	2b00      	cmp	r3, #0
 8001394:	d1f1      	bne.n	800137a <ST7735_FillRectangle+0xa6>
    for(y = h; y > 0; y--) {
 8001396:	88bb      	ldrh	r3, [r7, #4]
 8001398:	3b01      	subs	r3, #1
 800139a:	80bb      	strh	r3, [r7, #4]
 800139c:	88bb      	ldrh	r3, [r7, #4]
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d1e8      	bne.n	8001374 <ST7735_FillRectangle+0xa0>
        }
    }

    ST7735_Unselect();
 80013a2:	f7ff fde1 	bl	8000f68 <ST7735_Unselect>
 80013a6:	e000      	b.n	80013aa <ST7735_FillRectangle+0xd6>
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 80013a8:	bf00      	nop
}
 80013aa:	3714      	adds	r7, #20
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd90      	pop	{r4, r7, pc}
 80013b0:	40020000 	.word	0x40020000
 80013b4:	20000290 	.word	0x20000290

080013b8 <ST7735_FillRectangleFast>:

void ST7735_FillRectangleFast(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 80013b8:	b590      	push	{r4, r7, lr}
 80013ba:	b085      	sub	sp, #20
 80013bc:	af00      	add	r7, sp, #0
 80013be:	4604      	mov	r4, r0
 80013c0:	4608      	mov	r0, r1
 80013c2:	4611      	mov	r1, r2
 80013c4:	461a      	mov	r2, r3
 80013c6:	4623      	mov	r3, r4
 80013c8:	80fb      	strh	r3, [r7, #6]
 80013ca:	4603      	mov	r3, r0
 80013cc:	80bb      	strh	r3, [r7, #4]
 80013ce:	460b      	mov	r3, r1
 80013d0:	807b      	strh	r3, [r7, #2]
 80013d2:	4613      	mov	r3, r2
 80013d4:	803b      	strh	r3, [r7, #0]
    // clipping
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 80013d6:	88fb      	ldrh	r3, [r7, #6]
 80013d8:	2b9f      	cmp	r3, #159	; 0x9f
 80013da:	d869      	bhi.n	80014b0 <ST7735_FillRectangleFast+0xf8>
 80013dc:	88bb      	ldrh	r3, [r7, #4]
 80013de:	2b4f      	cmp	r3, #79	; 0x4f
 80013e0:	d866      	bhi.n	80014b0 <ST7735_FillRectangleFast+0xf8>
    if((x + w - 1) >= ST7735_WIDTH) w = ST7735_WIDTH - x;
 80013e2:	88fa      	ldrh	r2, [r7, #6]
 80013e4:	887b      	ldrh	r3, [r7, #2]
 80013e6:	4413      	add	r3, r2
 80013e8:	2ba0      	cmp	r3, #160	; 0xa0
 80013ea:	dd03      	ble.n	80013f4 <ST7735_FillRectangleFast+0x3c>
 80013ec:	88fb      	ldrh	r3, [r7, #6]
 80013ee:	f1c3 03a0 	rsb	r3, r3, #160	; 0xa0
 80013f2:	807b      	strh	r3, [r7, #2]
    if((y + h - 1) >= ST7735_HEIGHT) h = ST7735_HEIGHT - y;
 80013f4:	88ba      	ldrh	r2, [r7, #4]
 80013f6:	883b      	ldrh	r3, [r7, #0]
 80013f8:	4413      	add	r3, r2
 80013fa:	2b50      	cmp	r3, #80	; 0x50
 80013fc:	dd03      	ble.n	8001406 <ST7735_FillRectangleFast+0x4e>
 80013fe:	88bb      	ldrh	r3, [r7, #4]
 8001400:	f1c3 0350 	rsb	r3, r3, #80	; 0x50
 8001404:	803b      	strh	r3, [r7, #0]

    ST7735_Select();
 8001406:	f7ff fda3 	bl	8000f50 <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 800140a:	88fb      	ldrh	r3, [r7, #6]
 800140c:	b2d8      	uxtb	r0, r3
 800140e:	88bb      	ldrh	r3, [r7, #4]
 8001410:	b2d9      	uxtb	r1, r3
 8001412:	88fb      	ldrh	r3, [r7, #6]
 8001414:	b2da      	uxtb	r2, r3
 8001416:	887b      	ldrh	r3, [r7, #2]
 8001418:	b2db      	uxtb	r3, r3
 800141a:	4413      	add	r3, r2
 800141c:	b2db      	uxtb	r3, r3
 800141e:	3b01      	subs	r3, #1
 8001420:	b2dc      	uxtb	r4, r3
 8001422:	88bb      	ldrh	r3, [r7, #4]
 8001424:	b2da      	uxtb	r2, r3
 8001426:	883b      	ldrh	r3, [r7, #0]
 8001428:	b2db      	uxtb	r3, r3
 800142a:	4413      	add	r3, r2
 800142c:	b2db      	uxtb	r3, r3
 800142e:	3b01      	subs	r3, #1
 8001430:	b2db      	uxtb	r3, r3
 8001432:	4622      	mov	r2, r4
 8001434:	f7ff fe35 	bl	80010a2 <ST7735_SetAddressWindow>

    // Prepare whole line in a single buffer
    uint8_t pixel[] = { color >> 8, color & 0xFF };
 8001438:	8c3b      	ldrh	r3, [r7, #32]
 800143a:	0a1b      	lsrs	r3, r3, #8
 800143c:	b29b      	uxth	r3, r3
 800143e:	b2db      	uxtb	r3, r3
 8001440:	723b      	strb	r3, [r7, #8]
 8001442:	8c3b      	ldrh	r3, [r7, #32]
 8001444:	b2db      	uxtb	r3, r3
 8001446:	727b      	strb	r3, [r7, #9]
    uint8_t *line = malloc(w * sizeof(pixel));
 8001448:	887b      	ldrh	r3, [r7, #2]
 800144a:	005b      	lsls	r3, r3, #1
 800144c:	4618      	mov	r0, r3
 800144e:	f00d fcb3 	bl	800edb8 <malloc>
 8001452:	4603      	mov	r3, r0
 8001454:	60fb      	str	r3, [r7, #12]
    for(x = 0; x < w; ++x)
 8001456:	2300      	movs	r3, #0
 8001458:	80fb      	strh	r3, [r7, #6]
 800145a:	e008      	b.n	800146e <ST7735_FillRectangleFast+0xb6>
    	memcpy(line + x * sizeof(pixel), pixel, sizeof(pixel));
 800145c:	88fb      	ldrh	r3, [r7, #6]
 800145e:	005b      	lsls	r3, r3, #1
 8001460:	68fa      	ldr	r2, [r7, #12]
 8001462:	4413      	add	r3, r2
 8001464:	893a      	ldrh	r2, [r7, #8]
 8001466:	801a      	strh	r2, [r3, #0]
    for(x = 0; x < w; ++x)
 8001468:	88fb      	ldrh	r3, [r7, #6]
 800146a:	3301      	adds	r3, #1
 800146c:	80fb      	strh	r3, [r7, #6]
 800146e:	88fa      	ldrh	r2, [r7, #6]
 8001470:	887b      	ldrh	r3, [r7, #2]
 8001472:	429a      	cmp	r2, r3
 8001474:	d3f2      	bcc.n	800145c <ST7735_FillRectangleFast+0xa4>

    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 8001476:	2201      	movs	r2, #1
 8001478:	2104      	movs	r1, #4
 800147a:	480f      	ldr	r0, [pc, #60]	; (80014b8 <ST7735_FillRectangleFast+0x100>)
 800147c:	f000 ff7a 	bl	8002374 <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--)
 8001480:	883b      	ldrh	r3, [r7, #0]
 8001482:	80bb      	strh	r3, [r7, #4]
 8001484:	e00b      	b.n	800149e <ST7735_FillRectangleFast+0xe6>
        HAL_SPI_Transmit(&ST7735_SPI_PORT, line, w * sizeof(pixel), HAL_MAX_DELAY);
 8001486:	887b      	ldrh	r3, [r7, #2]
 8001488:	005b      	lsls	r3, r3, #1
 800148a:	b29a      	uxth	r2, r3
 800148c:	f04f 33ff 	mov.w	r3, #4294967295
 8001490:	68f9      	ldr	r1, [r7, #12]
 8001492:	480a      	ldr	r0, [pc, #40]	; (80014bc <ST7735_FillRectangleFast+0x104>)
 8001494:	f004 fe04 	bl	80060a0 <HAL_SPI_Transmit>
    for(y = h; y > 0; y--)
 8001498:	88bb      	ldrh	r3, [r7, #4]
 800149a:	3b01      	subs	r3, #1
 800149c:	80bb      	strh	r3, [r7, #4]
 800149e:	88bb      	ldrh	r3, [r7, #4]
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d1f0      	bne.n	8001486 <ST7735_FillRectangleFast+0xce>

    free(line);
 80014a4:	68f8      	ldr	r0, [r7, #12]
 80014a6:	f00d fc8f 	bl	800edc8 <free>
    ST7735_Unselect();
 80014aa:	f7ff fd5d 	bl	8000f68 <ST7735_Unselect>
 80014ae:	e000      	b.n	80014b2 <ST7735_FillRectangleFast+0xfa>
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 80014b0:	bf00      	nop
}
 80014b2:	3714      	adds	r7, #20
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd90      	pop	{r4, r7, pc}
 80014b8:	40020000 	.word	0x40020000
 80014bc:	20000290 	.word	0x20000290

080014c0 <ST7735_FillScreen>:

void ST7735_FillScreen(uint16_t color) {
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b084      	sub	sp, #16
 80014c4:	af02      	add	r7, sp, #8
 80014c6:	4603      	mov	r3, r0
 80014c8:	80fb      	strh	r3, [r7, #6]
    ST7735_FillRectangle(0, 0, ST7735_WIDTH, ST7735_HEIGHT, color);
 80014ca:	88fb      	ldrh	r3, [r7, #6]
 80014cc:	9300      	str	r3, [sp, #0]
 80014ce:	2350      	movs	r3, #80	; 0x50
 80014d0:	22a0      	movs	r2, #160	; 0xa0
 80014d2:	2100      	movs	r1, #0
 80014d4:	2000      	movs	r0, #0
 80014d6:	f7ff fefd 	bl	80012d4 <ST7735_FillRectangle>
}
 80014da:	bf00      	nop
 80014dc:	3708      	adds	r7, #8
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}

080014e2 <ST7735_FillScreenFast>:

void ST7735_FillScreenFast(uint16_t color) {
 80014e2:	b580      	push	{r7, lr}
 80014e4:	b084      	sub	sp, #16
 80014e6:	af02      	add	r7, sp, #8
 80014e8:	4603      	mov	r3, r0
 80014ea:	80fb      	strh	r3, [r7, #6]
    ST7735_FillRectangleFast(0, 0, ST7735_WIDTH, ST7735_HEIGHT, color);
 80014ec:	88fb      	ldrh	r3, [r7, #6]
 80014ee:	9300      	str	r3, [sp, #0]
 80014f0:	2350      	movs	r3, #80	; 0x50
 80014f2:	22a0      	movs	r2, #160	; 0xa0
 80014f4:	2100      	movs	r1, #0
 80014f6:	2000      	movs	r0, #0
 80014f8:	f7ff ff5e 	bl	80013b8 <ST7735_FillRectangleFast>
}
 80014fc:	bf00      	nop
 80014fe:	3708      	adds	r7, #8
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}

08001504 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b082      	sub	sp, #8
 8001508:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800150a:	2300      	movs	r3, #0
 800150c:	607b      	str	r3, [r7, #4]
 800150e:	4b12      	ldr	r3, [pc, #72]	; (8001558 <HAL_MspInit+0x54>)
 8001510:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001512:	4a11      	ldr	r2, [pc, #68]	; (8001558 <HAL_MspInit+0x54>)
 8001514:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001518:	6453      	str	r3, [r2, #68]	; 0x44
 800151a:	4b0f      	ldr	r3, [pc, #60]	; (8001558 <HAL_MspInit+0x54>)
 800151c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800151e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001522:	607b      	str	r3, [r7, #4]
 8001524:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001526:	2300      	movs	r3, #0
 8001528:	603b      	str	r3, [r7, #0]
 800152a:	4b0b      	ldr	r3, [pc, #44]	; (8001558 <HAL_MspInit+0x54>)
 800152c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800152e:	4a0a      	ldr	r2, [pc, #40]	; (8001558 <HAL_MspInit+0x54>)
 8001530:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001534:	6413      	str	r3, [r2, #64]	; 0x40
 8001536:	4b08      	ldr	r3, [pc, #32]	; (8001558 <HAL_MspInit+0x54>)
 8001538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800153a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800153e:	603b      	str	r3, [r7, #0]
 8001540:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001542:	2200      	movs	r2, #0
 8001544:	210f      	movs	r1, #15
 8001546:	f06f 0001 	mvn.w	r0, #1
 800154a:	f000 fc35 	bl	8001db8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800154e:	bf00      	nop
 8001550:	3708      	adds	r7, #8
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	40023800 	.word	0x40023800

0800155c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b08c      	sub	sp, #48	; 0x30
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001564:	2300      	movs	r3, #0
 8001566:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001568:	2300      	movs	r3, #0
 800156a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM11 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, TickPriority ,0);
 800156c:	2200      	movs	r2, #0
 800156e:	6879      	ldr	r1, [r7, #4]
 8001570:	201a      	movs	r0, #26
 8001572:	f000 fc21 	bl	8001db8 <HAL_NVIC_SetPriority>

  /* Enable the TIM11 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8001576:	201a      	movs	r0, #26
 8001578:	f000 fc4a 	bl	8001e10 <HAL_NVIC_EnableIRQ>

  /* Enable TIM11 clock */
  __HAL_RCC_TIM11_CLK_ENABLE();
 800157c:	2300      	movs	r3, #0
 800157e:	60fb      	str	r3, [r7, #12]
 8001580:	4b1e      	ldr	r3, [pc, #120]	; (80015fc <HAL_InitTick+0xa0>)
 8001582:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001584:	4a1d      	ldr	r2, [pc, #116]	; (80015fc <HAL_InitTick+0xa0>)
 8001586:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800158a:	6453      	str	r3, [r2, #68]	; 0x44
 800158c:	4b1b      	ldr	r3, [pc, #108]	; (80015fc <HAL_InitTick+0xa0>)
 800158e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001590:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001594:	60fb      	str	r3, [r7, #12]
 8001596:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001598:	f107 0210 	add.w	r2, r7, #16
 800159c:	f107 0314 	add.w	r3, r7, #20
 80015a0:	4611      	mov	r1, r2
 80015a2:	4618      	mov	r0, r3
 80015a4:	f003 fdae 	bl	8005104 <HAL_RCC_GetClockConfig>

  /* Compute TIM11 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80015a8:	f003 fd98 	bl	80050dc <HAL_RCC_GetPCLK2Freq>
 80015ac:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM11 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80015ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015b0:	4a13      	ldr	r2, [pc, #76]	; (8001600 <HAL_InitTick+0xa4>)
 80015b2:	fba2 2303 	umull	r2, r3, r2, r3
 80015b6:	0c9b      	lsrs	r3, r3, #18
 80015b8:	3b01      	subs	r3, #1
 80015ba:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM11 */
  htim11.Instance = TIM11;
 80015bc:	4b11      	ldr	r3, [pc, #68]	; (8001604 <HAL_InitTick+0xa8>)
 80015be:	4a12      	ldr	r2, [pc, #72]	; (8001608 <HAL_InitTick+0xac>)
 80015c0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM11CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim11.Init.Period = (1000000U / 1000U) - 1U;
 80015c2:	4b10      	ldr	r3, [pc, #64]	; (8001604 <HAL_InitTick+0xa8>)
 80015c4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80015c8:	60da      	str	r2, [r3, #12]
  htim11.Init.Prescaler = uwPrescalerValue;
 80015ca:	4a0e      	ldr	r2, [pc, #56]	; (8001604 <HAL_InitTick+0xa8>)
 80015cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015ce:	6053      	str	r3, [r2, #4]
  htim11.Init.ClockDivision = 0;
 80015d0:	4b0c      	ldr	r3, [pc, #48]	; (8001604 <HAL_InitTick+0xa8>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	611a      	str	r2, [r3, #16]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015d6:	4b0b      	ldr	r3, [pc, #44]	; (8001604 <HAL_InitTick+0xa8>)
 80015d8:	2200      	movs	r2, #0
 80015da:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim11) == HAL_OK)
 80015dc:	4809      	ldr	r0, [pc, #36]	; (8001604 <HAL_InitTick+0xa8>)
 80015de:	f004 ff75 	bl	80064cc <HAL_TIM_Base_Init>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d104      	bne.n	80015f2 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim11);
 80015e8:	4806      	ldr	r0, [pc, #24]	; (8001604 <HAL_InitTick+0xa8>)
 80015ea:	f005 f835 	bl	8006658 <HAL_TIM_Base_Start_IT>
 80015ee:	4603      	mov	r3, r0
 80015f0:	e000      	b.n	80015f4 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 80015f2:	2301      	movs	r3, #1
}
 80015f4:	4618      	mov	r0, r3
 80015f6:	3730      	adds	r7, #48	; 0x30
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}
 80015fc:	40023800 	.word	0x40023800
 8001600:	431bde83 	.word	0x431bde83
 8001604:	200002e8 	.word	0x200002e8
 8001608:	40014800 	.word	0x40014800

0800160c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001610:	e7fe      	b.n	8001610 <NMI_Handler+0x4>

08001612 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001612:	b480      	push	{r7}
 8001614:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001616:	e7fe      	b.n	8001616 <HardFault_Handler+0x4>

08001618 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001618:	b480      	push	{r7}
 800161a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800161c:	e7fe      	b.n	800161c <MemManage_Handler+0x4>

0800161e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800161e:	b480      	push	{r7}
 8001620:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001622:	e7fe      	b.n	8001622 <BusFault_Handler+0x4>

08001624 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001624:	b480      	push	{r7}
 8001626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001628:	e7fe      	b.n	8001628 <UsageFault_Handler+0x4>

0800162a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800162a:	b480      	push	{r7}
 800162c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800162e:	bf00      	nop
 8001630:	46bd      	mov	sp, r7
 8001632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001636:	4770      	bx	lr

08001638 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN_Pin);
 800163c:	2001      	movs	r0, #1
 800163e:	f000 fef3 	bl	8002428 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001642:	bf00      	nop
 8001644:	bd80      	pop	{r7, pc}
	...

08001648 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800164c:	4804      	ldr	r0, [pc, #16]	; (8001660 <TIM1_UP_TIM10_IRQHandler+0x18>)
 800164e:	f005 faed 	bl	8006c2c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */
  ulHighFrequencyTimerTicks++;
 8001652:	4b04      	ldr	r3, [pc, #16]	; (8001664 <TIM1_UP_TIM10_IRQHandler+0x1c>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	3301      	adds	r3, #1
 8001658:	4a02      	ldr	r2, [pc, #8]	; (8001664 <TIM1_UP_TIM10_IRQHandler+0x1c>)
 800165a:	6013      	str	r3, [r2, #0]
  //HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);


  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800165c:	bf00      	nop
 800165e:	bd80      	pop	{r7, pc}
 8001660:	20000340 	.word	0x20000340
 8001664:	20000264 	.word	0x20000264

08001668 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800166c:	4803      	ldr	r0, [pc, #12]	; (800167c <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 800166e:	f005 fadd 	bl	8006c2c <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 8001672:	4803      	ldr	r0, [pc, #12]	; (8001680 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 8001674:	f005 fada 	bl	8006c2c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8001678:	bf00      	nop
 800167a:	bd80      	pop	{r7, pc}
 800167c:	20000340 	.word	0x20000340
 8001680:	200002e8 	.word	0x200002e8

08001684 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001688:	4808      	ldr	r0, [pc, #32]	; (80016ac <TIM3_IRQHandler+0x28>)
 800168a:	f005 facf 	bl	8006c2c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */
	if(TIM3->SR & TIM_SR_TIF){
 800168e:	4b08      	ldr	r3, [pc, #32]	; (80016b0 <TIM3_IRQHandler+0x2c>)
 8001690:	691b      	ldr	r3, [r3, #16]
 8001692:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001696:	2b00      	cmp	r3, #0
 8001698:	d005      	beq.n	80016a6 <TIM3_IRQHandler+0x22>
		/* Here code to execute */


		/* Interrupt enabled */
		TIM3->SR &= ~TIM_SR_TIF;
 800169a:	4b05      	ldr	r3, [pc, #20]	; (80016b0 <TIM3_IRQHandler+0x2c>)
 800169c:	691b      	ldr	r3, [r3, #16]
 800169e:	4a04      	ldr	r2, [pc, #16]	; (80016b0 <TIM3_IRQHandler+0x2c>)
 80016a0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80016a4:	6113      	str	r3, [r2, #16]
	}
  /* USER CODE END TIM3_IRQn 1 */
}
 80016a6:	bf00      	nop
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	20000388 	.word	0x20000388
 80016b0:	40000400 	.word	0x40000400

080016b4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80016b8:	4802      	ldr	r0, [pc, #8]	; (80016c4 <OTG_FS_IRQHandler+0x10>)
 80016ba:	f001 fe46 	bl	800334a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80016be:	bf00      	nop
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	2001b720 	.word	0x2001b720

080016c8 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 1 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b084      	sub	sp, #16
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	4603      	mov	r3, r0
 80016d0:	80fb      	strh	r3, [r7, #6]
	int8_t buttonNumber = -1;
 80016d2:	23ff      	movs	r3, #255	; 0xff
 80016d4:	73fb      	strb	r3, [r7, #15]

    if(GPIO_Pin == BTN_Pin) {
 80016d6:	88fb      	ldrh	r3, [r7, #6]
 80016d8:	2b01      	cmp	r3, #1
 80016da:	d101      	bne.n	80016e0 <HAL_GPIO_EXTI_Callback+0x18>
		buttonNumber = 0;
 80016dc:	2300      	movs	r3, #0
 80016de:	73fb      	strb	r3, [r7, #15]
    }

	if(buttonNumber < 0) {
 80016e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	db11      	blt.n	800170c <HAL_GPIO_EXTI_Callback+0x44>
		return;
	}

	// debounce
    uint32_t tstamp = HAL_GetTick();
 80016e8:	f000 fa68 	bl	8001bbc <HAL_GetTick>
 80016ec:	60b8      	str	r0, [r7, #8]
    if(tstamp - lastPressed < 100)
 80016ee:	4b0a      	ldr	r3, [pc, #40]	; (8001718 <HAL_GPIO_EXTI_Callback+0x50>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	68ba      	ldr	r2, [r7, #8]
 80016f4:	1ad3      	subs	r3, r2, r3
 80016f6:	2b63      	cmp	r3, #99	; 0x63
 80016f8:	d90a      	bls.n	8001710 <HAL_GPIO_EXTI_Callback+0x48>
        return;
    lastPressed = tstamp;
 80016fa:	4a07      	ldr	r2, [pc, #28]	; (8001718 <HAL_GPIO_EXTI_Callback+0x50>)
 80016fc:	68bb      	ldr	r3, [r7, #8]
 80016fe:	6013      	str	r3, [r2, #0]

    buttonPressed[buttonNumber] = 1;
 8001700:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001704:	4a05      	ldr	r2, [pc, #20]	; (800171c <HAL_GPIO_EXTI_Callback+0x54>)
 8001706:	2101      	movs	r1, #1
 8001708:	54d1      	strb	r1, [r2, r3]
 800170a:	e002      	b.n	8001712 <HAL_GPIO_EXTI_Callback+0x4a>
		return;
 800170c:	bf00      	nop
 800170e:	e000      	b.n	8001712 <HAL_GPIO_EXTI_Callback+0x4a>
        return;
 8001710:	bf00      	nop
}
 8001712:	3710      	adds	r7, #16
 8001714:	46bd      	mov	sp, r7
 8001716:	bd80      	pop	{r7, pc}
 8001718:	20000338 	.word	0x20000338
 800171c:	20000330 	.word	0x20000330

08001720 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b086      	sub	sp, #24
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001728:	4a14      	ldr	r2, [pc, #80]	; (800177c <_sbrk+0x5c>)
 800172a:	4b15      	ldr	r3, [pc, #84]	; (8001780 <_sbrk+0x60>)
 800172c:	1ad3      	subs	r3, r2, r3
 800172e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001730:	697b      	ldr	r3, [r7, #20]
 8001732:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001734:	4b13      	ldr	r3, [pc, #76]	; (8001784 <_sbrk+0x64>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d102      	bne.n	8001742 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800173c:	4b11      	ldr	r3, [pc, #68]	; (8001784 <_sbrk+0x64>)
 800173e:	4a12      	ldr	r2, [pc, #72]	; (8001788 <_sbrk+0x68>)
 8001740:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001742:	4b10      	ldr	r3, [pc, #64]	; (8001784 <_sbrk+0x64>)
 8001744:	681a      	ldr	r2, [r3, #0]
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	4413      	add	r3, r2
 800174a:	693a      	ldr	r2, [r7, #16]
 800174c:	429a      	cmp	r2, r3
 800174e:	d207      	bcs.n	8001760 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001750:	f00d fb06 	bl	800ed60 <__errno>
 8001754:	4603      	mov	r3, r0
 8001756:	220c      	movs	r2, #12
 8001758:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800175a:	f04f 33ff 	mov.w	r3, #4294967295
 800175e:	e009      	b.n	8001774 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001760:	4b08      	ldr	r3, [pc, #32]	; (8001784 <_sbrk+0x64>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001766:	4b07      	ldr	r3, [pc, #28]	; (8001784 <_sbrk+0x64>)
 8001768:	681a      	ldr	r2, [r3, #0]
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	4413      	add	r3, r2
 800176e:	4a05      	ldr	r2, [pc, #20]	; (8001784 <_sbrk+0x64>)
 8001770:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001772:	68fb      	ldr	r3, [r7, #12]
}
 8001774:	4618      	mov	r0, r3
 8001776:	3718      	adds	r7, #24
 8001778:	46bd      	mov	sp, r7
 800177a:	bd80      	pop	{r7, pc}
 800177c:	20020000 	.word	0x20020000
 8001780:	00001000 	.word	0x00001000
 8001784:	2000033c 	.word	0x2000033c
 8001788:	2001be60 	.word	0x2001be60

0800178c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800178c:	b480      	push	{r7}
 800178e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001790:	4b06      	ldr	r3, [pc, #24]	; (80017ac <SystemInit+0x20>)
 8001792:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001796:	4a05      	ldr	r2, [pc, #20]	; (80017ac <SystemInit+0x20>)
 8001798:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800179c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017a0:	bf00      	nop
 80017a2:	46bd      	mov	sp, r7
 80017a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a8:	4770      	bx	lr
 80017aa:	bf00      	nop
 80017ac:	e000ed00 	.word	0xe000ed00

080017b0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b086      	sub	sp, #24
 80017b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017b6:	f107 0308 	add.w	r3, r7, #8
 80017ba:	2200      	movs	r2, #0
 80017bc:	601a      	str	r2, [r3, #0]
 80017be:	605a      	str	r2, [r3, #4]
 80017c0:	609a      	str	r2, [r3, #8]
 80017c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017c4:	463b      	mov	r3, r7
 80017c6:	2200      	movs	r2, #0
 80017c8:	601a      	str	r2, [r3, #0]
 80017ca:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80017cc:	4b1e      	ldr	r3, [pc, #120]	; (8001848 <MX_TIM1_Init+0x98>)
 80017ce:	4a1f      	ldr	r2, [pc, #124]	; (800184c <MX_TIM1_Init+0x9c>)
 80017d0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 48-1;
 80017d2:	4b1d      	ldr	r3, [pc, #116]	; (8001848 <MX_TIM1_Init+0x98>)
 80017d4:	222f      	movs	r2, #47	; 0x2f
 80017d6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017d8:	4b1b      	ldr	r3, [pc, #108]	; (8001848 <MX_TIM1_Init+0x98>)
 80017da:	2200      	movs	r2, #0
 80017dc:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xffff-1;
 80017de:	4b1a      	ldr	r3, [pc, #104]	; (8001848 <MX_TIM1_Init+0x98>)
 80017e0:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80017e4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017e6:	4b18      	ldr	r3, [pc, #96]	; (8001848 <MX_TIM1_Init+0x98>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80017ec:	4b16      	ldr	r3, [pc, #88]	; (8001848 <MX_TIM1_Init+0x98>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80017f2:	4b15      	ldr	r3, [pc, #84]	; (8001848 <MX_TIM1_Init+0x98>)
 80017f4:	2280      	movs	r2, #128	; 0x80
 80017f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80017f8:	4813      	ldr	r0, [pc, #76]	; (8001848 <MX_TIM1_Init+0x98>)
 80017fa:	f004 fe67 	bl	80064cc <HAL_TIM_Base_Init>
 80017fe:	4603      	mov	r3, r0
 8001800:	2b00      	cmp	r3, #0
 8001802:	d001      	beq.n	8001808 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001804:	f7ff fa90 	bl	8000d28 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001808:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800180c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800180e:	f107 0308 	add.w	r3, r7, #8
 8001812:	4619      	mov	r1, r3
 8001814:	480c      	ldr	r0, [pc, #48]	; (8001848 <MX_TIM1_Init+0x98>)
 8001816:	f005 fb11 	bl	8006e3c <HAL_TIM_ConfigClockSource>
 800181a:	4603      	mov	r3, r0
 800181c:	2b00      	cmp	r3, #0
 800181e:	d001      	beq.n	8001824 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001820:	f7ff fa82 	bl	8000d28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001824:	2320      	movs	r3, #32
 8001826:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001828:	2300      	movs	r3, #0
 800182a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800182c:	463b      	mov	r3, r7
 800182e:	4619      	mov	r1, r3
 8001830:	4805      	ldr	r0, [pc, #20]	; (8001848 <MX_TIM1_Init+0x98>)
 8001832:	f005 ffc1 	bl	80077b8 <HAL_TIMEx_MasterConfigSynchronization>
 8001836:	4603      	mov	r3, r0
 8001838:	2b00      	cmp	r3, #0
 800183a:	d001      	beq.n	8001840 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800183c:	f7ff fa74 	bl	8000d28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001840:	bf00      	nop
 8001842:	3718      	adds	r7, #24
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}
 8001848:	20000340 	.word	0x20000340
 800184c:	40010000 	.word	0x40010000

08001850 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b08c      	sub	sp, #48	; 0x30
 8001854:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001856:	f107 030c 	add.w	r3, r7, #12
 800185a:	2224      	movs	r2, #36	; 0x24
 800185c:	2100      	movs	r1, #0
 800185e:	4618      	mov	r0, r3
 8001860:	f00d fac8 	bl	800edf4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001864:	1d3b      	adds	r3, r7, #4
 8001866:	2200      	movs	r2, #0
 8001868:	601a      	str	r2, [r3, #0]
 800186a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800186c:	4b20      	ldr	r3, [pc, #128]	; (80018f0 <MX_TIM3_Init+0xa0>)
 800186e:	4a21      	ldr	r2, [pc, #132]	; (80018f4 <MX_TIM3_Init+0xa4>)
 8001870:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001872:	4b1f      	ldr	r3, [pc, #124]	; (80018f0 <MX_TIM3_Init+0xa0>)
 8001874:	2200      	movs	r2, #0
 8001876:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001878:	4b1d      	ldr	r3, [pc, #116]	; (80018f0 <MX_TIM3_Init+0xa0>)
 800187a:	2200      	movs	r2, #0
 800187c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800187e:	4b1c      	ldr	r3, [pc, #112]	; (80018f0 <MX_TIM3_Init+0xa0>)
 8001880:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001884:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001886:	4b1a      	ldr	r3, [pc, #104]	; (80018f0 <MX_TIM3_Init+0xa0>)
 8001888:	2200      	movs	r2, #0
 800188a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800188c:	4b18      	ldr	r3, [pc, #96]	; (80018f0 <MX_TIM3_Init+0xa0>)
 800188e:	2200      	movs	r2, #0
 8001890:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001892:	2301      	movs	r3, #1
 8001894:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001896:	2300      	movs	r3, #0
 8001898:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800189a:	2301      	movs	r3, #1
 800189c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800189e:	2300      	movs	r3, #0
 80018a0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 2;
 80018a2:	2302      	movs	r3, #2
 80018a4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80018a6:	2300      	movs	r3, #0
 80018a8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80018aa:	2301      	movs	r3, #1
 80018ac:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80018ae:	2300      	movs	r3, #0
 80018b0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 2;
 80018b2:	2302      	movs	r3, #2
 80018b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80018b6:	f107 030c 	add.w	r3, r7, #12
 80018ba:	4619      	mov	r1, r3
 80018bc:	480c      	ldr	r0, [pc, #48]	; (80018f0 <MX_TIM3_Init+0xa0>)
 80018be:	f004 ff5d 	bl	800677c <HAL_TIM_Encoder_Init>
 80018c2:	4603      	mov	r3, r0
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d001      	beq.n	80018cc <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80018c8:	f7ff fa2e 	bl	8000d28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018cc:	2300      	movs	r3, #0
 80018ce:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018d0:	2300      	movs	r3, #0
 80018d2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80018d4:	1d3b      	adds	r3, r7, #4
 80018d6:	4619      	mov	r1, r3
 80018d8:	4805      	ldr	r0, [pc, #20]	; (80018f0 <MX_TIM3_Init+0xa0>)
 80018da:	f005 ff6d 	bl	80077b8 <HAL_TIMEx_MasterConfigSynchronization>
 80018de:	4603      	mov	r3, r0
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d001      	beq.n	80018e8 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 80018e4:	f7ff fa20 	bl	8000d28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80018e8:	bf00      	nop
 80018ea:	3730      	adds	r7, #48	; 0x30
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bd80      	pop	{r7, pc}
 80018f0:	20000388 	.word	0x20000388
 80018f4:	40000400 	.word	0x40000400

080018f8 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b086      	sub	sp, #24
 80018fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018fe:	f107 0308 	add.w	r3, r7, #8
 8001902:	2200      	movs	r2, #0
 8001904:	601a      	str	r2, [r3, #0]
 8001906:	605a      	str	r2, [r3, #4]
 8001908:	609a      	str	r2, [r3, #8]
 800190a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800190c:	463b      	mov	r3, r7
 800190e:	2200      	movs	r2, #0
 8001910:	601a      	str	r2, [r3, #0]
 8001912:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001914:	4b1c      	ldr	r3, [pc, #112]	; (8001988 <MX_TIM4_Init+0x90>)
 8001916:	4a1d      	ldr	r2, [pc, #116]	; (800198c <MX_TIM4_Init+0x94>)
 8001918:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800191a:	4b1b      	ldr	r3, [pc, #108]	; (8001988 <MX_TIM4_Init+0x90>)
 800191c:	2200      	movs	r2, #0
 800191e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001920:	4b19      	ldr	r3, [pc, #100]	; (8001988 <MX_TIM4_Init+0x90>)
 8001922:	2200      	movs	r2, #0
 8001924:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 60;
 8001926:	4b18      	ldr	r3, [pc, #96]	; (8001988 <MX_TIM4_Init+0x90>)
 8001928:	223c      	movs	r2, #60	; 0x3c
 800192a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800192c:	4b16      	ldr	r3, [pc, #88]	; (8001988 <MX_TIM4_Init+0x90>)
 800192e:	2200      	movs	r2, #0
 8001930:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001932:	4b15      	ldr	r3, [pc, #84]	; (8001988 <MX_TIM4_Init+0x90>)
 8001934:	2200      	movs	r2, #0
 8001936:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001938:	4813      	ldr	r0, [pc, #76]	; (8001988 <MX_TIM4_Init+0x90>)
 800193a:	f004 fdc7 	bl	80064cc <HAL_TIM_Base_Init>
 800193e:	4603      	mov	r3, r0
 8001940:	2b00      	cmp	r3, #0
 8001942:	d001      	beq.n	8001948 <MX_TIM4_Init+0x50>
  {
    Error_Handler();
 8001944:	f7ff f9f0 	bl	8000d28 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001948:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800194c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800194e:	f107 0308 	add.w	r3, r7, #8
 8001952:	4619      	mov	r1, r3
 8001954:	480c      	ldr	r0, [pc, #48]	; (8001988 <MX_TIM4_Init+0x90>)
 8001956:	f005 fa71 	bl	8006e3c <HAL_TIM_ConfigClockSource>
 800195a:	4603      	mov	r3, r0
 800195c:	2b00      	cmp	r3, #0
 800195e:	d001      	beq.n	8001964 <MX_TIM4_Init+0x6c>
  {
    Error_Handler();
 8001960:	f7ff f9e2 	bl	8000d28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001964:	2300      	movs	r3, #0
 8001966:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001968:	2300      	movs	r3, #0
 800196a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800196c:	463b      	mov	r3, r7
 800196e:	4619      	mov	r1, r3
 8001970:	4805      	ldr	r0, [pc, #20]	; (8001988 <MX_TIM4_Init+0x90>)
 8001972:	f005 ff21 	bl	80077b8 <HAL_TIMEx_MasterConfigSynchronization>
 8001976:	4603      	mov	r3, r0
 8001978:	2b00      	cmp	r3, #0
 800197a:	d001      	beq.n	8001980 <MX_TIM4_Init+0x88>
  {
    Error_Handler();
 800197c:	f7ff f9d4 	bl	8000d28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001980:	bf00      	nop
 8001982:	3718      	adds	r7, #24
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}
 8001988:	200003d0 	.word	0x200003d0
 800198c:	40000800 	.word	0x40000800

08001990 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b084      	sub	sp, #16
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	4a1c      	ldr	r2, [pc, #112]	; (8001a10 <HAL_TIM_Base_MspInit+0x80>)
 800199e:	4293      	cmp	r3, r2
 80019a0:	d11e      	bne.n	80019e0 <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80019a2:	2300      	movs	r3, #0
 80019a4:	60fb      	str	r3, [r7, #12]
 80019a6:	4b1b      	ldr	r3, [pc, #108]	; (8001a14 <HAL_TIM_Base_MspInit+0x84>)
 80019a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019aa:	4a1a      	ldr	r2, [pc, #104]	; (8001a14 <HAL_TIM_Base_MspInit+0x84>)
 80019ac:	f043 0301 	orr.w	r3, r3, #1
 80019b0:	6453      	str	r3, [r2, #68]	; 0x44
 80019b2:	4b18      	ldr	r3, [pc, #96]	; (8001a14 <HAL_TIM_Base_MspInit+0x84>)
 80019b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019b6:	f003 0301 	and.w	r3, r3, #1
 80019ba:	60fb      	str	r3, [r7, #12]
 80019bc:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 5, 0);
 80019be:	2200      	movs	r2, #0
 80019c0:	2105      	movs	r1, #5
 80019c2:	2019      	movs	r0, #25
 80019c4:	f000 f9f8 	bl	8001db8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80019c8:	2019      	movs	r0, #25
 80019ca:	f000 fa21 	bl	8001e10 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 15, 0);
 80019ce:	2200      	movs	r2, #0
 80019d0:	210f      	movs	r1, #15
 80019d2:	201a      	movs	r0, #26
 80019d4:	f000 f9f0 	bl	8001db8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80019d8:	201a      	movs	r0, #26
 80019da:	f000 fa19 	bl	8001e10 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80019de:	e012      	b.n	8001a06 <HAL_TIM_Base_MspInit+0x76>
  else if(tim_baseHandle->Instance==TIM4)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4a0c      	ldr	r2, [pc, #48]	; (8001a18 <HAL_TIM_Base_MspInit+0x88>)
 80019e6:	4293      	cmp	r3, r2
 80019e8:	d10d      	bne.n	8001a06 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80019ea:	2300      	movs	r3, #0
 80019ec:	60bb      	str	r3, [r7, #8]
 80019ee:	4b09      	ldr	r3, [pc, #36]	; (8001a14 <HAL_TIM_Base_MspInit+0x84>)
 80019f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019f2:	4a08      	ldr	r2, [pc, #32]	; (8001a14 <HAL_TIM_Base_MspInit+0x84>)
 80019f4:	f043 0304 	orr.w	r3, r3, #4
 80019f8:	6413      	str	r3, [r2, #64]	; 0x40
 80019fa:	4b06      	ldr	r3, [pc, #24]	; (8001a14 <HAL_TIM_Base_MspInit+0x84>)
 80019fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019fe:	f003 0304 	and.w	r3, r3, #4
 8001a02:	60bb      	str	r3, [r7, #8]
 8001a04:	68bb      	ldr	r3, [r7, #8]
}
 8001a06:	bf00      	nop
 8001a08:	3710      	adds	r7, #16
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	40010000 	.word	0x40010000
 8001a14:	40023800 	.word	0x40023800
 8001a18:	40000800 	.word	0x40000800

08001a1c <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b08a      	sub	sp, #40	; 0x28
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a24:	f107 0314 	add.w	r3, r7, #20
 8001a28:	2200      	movs	r2, #0
 8001a2a:	601a      	str	r2, [r3, #0]
 8001a2c:	605a      	str	r2, [r3, #4]
 8001a2e:	609a      	str	r2, [r3, #8]
 8001a30:	60da      	str	r2, [r3, #12]
 8001a32:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	4a2c      	ldr	r2, [pc, #176]	; (8001aec <HAL_TIM_Encoder_MspInit+0xd0>)
 8001a3a:	4293      	cmp	r3, r2
 8001a3c:	d151      	bne.n	8001ae2 <HAL_TIM_Encoder_MspInit+0xc6>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001a3e:	2300      	movs	r3, #0
 8001a40:	613b      	str	r3, [r7, #16]
 8001a42:	4b2b      	ldr	r3, [pc, #172]	; (8001af0 <HAL_TIM_Encoder_MspInit+0xd4>)
 8001a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a46:	4a2a      	ldr	r2, [pc, #168]	; (8001af0 <HAL_TIM_Encoder_MspInit+0xd4>)
 8001a48:	f043 0302 	orr.w	r3, r3, #2
 8001a4c:	6413      	str	r3, [r2, #64]	; 0x40
 8001a4e:	4b28      	ldr	r3, [pc, #160]	; (8001af0 <HAL_TIM_Encoder_MspInit+0xd4>)
 8001a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a52:	f003 0302 	and.w	r3, r3, #2
 8001a56:	613b      	str	r3, [r7, #16]
 8001a58:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	60fb      	str	r3, [r7, #12]
 8001a5e:	4b24      	ldr	r3, [pc, #144]	; (8001af0 <HAL_TIM_Encoder_MspInit+0xd4>)
 8001a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a62:	4a23      	ldr	r2, [pc, #140]	; (8001af0 <HAL_TIM_Encoder_MspInit+0xd4>)
 8001a64:	f043 0301 	orr.w	r3, r3, #1
 8001a68:	6313      	str	r3, [r2, #48]	; 0x30
 8001a6a:	4b21      	ldr	r3, [pc, #132]	; (8001af0 <HAL_TIM_Encoder_MspInit+0xd4>)
 8001a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a6e:	f003 0301 	and.w	r3, r3, #1
 8001a72:	60fb      	str	r3, [r7, #12]
 8001a74:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a76:	2300      	movs	r3, #0
 8001a78:	60bb      	str	r3, [r7, #8]
 8001a7a:	4b1d      	ldr	r3, [pc, #116]	; (8001af0 <HAL_TIM_Encoder_MspInit+0xd4>)
 8001a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a7e:	4a1c      	ldr	r2, [pc, #112]	; (8001af0 <HAL_TIM_Encoder_MspInit+0xd4>)
 8001a80:	f043 0302 	orr.w	r3, r3, #2
 8001a84:	6313      	str	r3, [r2, #48]	; 0x30
 8001a86:	4b1a      	ldr	r3, [pc, #104]	; (8001af0 <HAL_TIM_Encoder_MspInit+0xd4>)
 8001a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a8a:	f003 0302 	and.w	r3, r3, #2
 8001a8e:	60bb      	str	r3, [r7, #8]
 8001a90:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = ENC_CLK_Pin;
 8001a92:	2340      	movs	r3, #64	; 0x40
 8001a94:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a96:	2302      	movs	r3, #2
 8001a98:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a9a:	2301      	movs	r3, #1
 8001a9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a9e:	2303      	movs	r3, #3
 8001aa0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001aa2:	2302      	movs	r3, #2
 8001aa4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ENC_CLK_GPIO_Port, &GPIO_InitStruct);
 8001aa6:	f107 0314 	add.w	r3, r7, #20
 8001aaa:	4619      	mov	r1, r3
 8001aac:	4811      	ldr	r0, [pc, #68]	; (8001af4 <HAL_TIM_Encoder_MspInit+0xd8>)
 8001aae:	f000 f9c7 	bl	8001e40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ENC_DT_Pin;
 8001ab2:	2320      	movs	r3, #32
 8001ab4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ab6:	2302      	movs	r3, #2
 8001ab8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001aba:	2301      	movs	r3, #1
 8001abc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001abe:	2303      	movs	r3, #3
 8001ac0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001ac2:	2302      	movs	r3, #2
 8001ac4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ENC_DT_GPIO_Port, &GPIO_InitStruct);
 8001ac6:	f107 0314 	add.w	r3, r7, #20
 8001aca:	4619      	mov	r1, r3
 8001acc:	480a      	ldr	r0, [pc, #40]	; (8001af8 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001ace:	f000 f9b7 	bl	8001e40 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	2105      	movs	r1, #5
 8001ad6:	201d      	movs	r0, #29
 8001ad8:	f000 f96e 	bl	8001db8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001adc:	201d      	movs	r0, #29
 8001ade:	f000 f997 	bl	8001e10 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001ae2:	bf00      	nop
 8001ae4:	3728      	adds	r7, #40	; 0x28
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}
 8001aea:	bf00      	nop
 8001aec:	40000400 	.word	0x40000400
 8001af0:	40023800 	.word	0x40023800
 8001af4:	40020000 	.word	0x40020000
 8001af8:	40020400 	.word	0x40020400

08001afc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001afc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b34 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001b00:	480d      	ldr	r0, [pc, #52]	; (8001b38 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001b02:	490e      	ldr	r1, [pc, #56]	; (8001b3c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001b04:	4a0e      	ldr	r2, [pc, #56]	; (8001b40 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001b06:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b08:	e002      	b.n	8001b10 <LoopCopyDataInit>

08001b0a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b0a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b0c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b0e:	3304      	adds	r3, #4

08001b10 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b10:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b12:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b14:	d3f9      	bcc.n	8001b0a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b16:	4a0b      	ldr	r2, [pc, #44]	; (8001b44 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001b18:	4c0b      	ldr	r4, [pc, #44]	; (8001b48 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001b1a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b1c:	e001      	b.n	8001b22 <LoopFillZerobss>

08001b1e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b1e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b20:	3204      	adds	r2, #4

08001b22 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b22:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b24:	d3fb      	bcc.n	8001b1e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001b26:	f7ff fe31 	bl	800178c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b2a:	f00d f91f 	bl	800ed6c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b2e:	f7ff f841 	bl	8000bb4 <main>
  bx  lr    
 8001b32:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001b34:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001b38:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b3c:	200001c8 	.word	0x200001c8
  ldr r2, =_sidata
 8001b40:	08011dc0 	.word	0x08011dc0
  ldr r2, =_sbss
 8001b44:	200001c8 	.word	0x200001c8
  ldr r4, =_ebss
 8001b48:	2001be5c 	.word	0x2001be5c

08001b4c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b4c:	e7fe      	b.n	8001b4c <ADC_IRQHandler>
	...

08001b50 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001b54:	4b0e      	ldr	r3, [pc, #56]	; (8001b90 <HAL_Init+0x40>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	4a0d      	ldr	r2, [pc, #52]	; (8001b90 <HAL_Init+0x40>)
 8001b5a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b5e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001b60:	4b0b      	ldr	r3, [pc, #44]	; (8001b90 <HAL_Init+0x40>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4a0a      	ldr	r2, [pc, #40]	; (8001b90 <HAL_Init+0x40>)
 8001b66:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001b6a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b6c:	4b08      	ldr	r3, [pc, #32]	; (8001b90 <HAL_Init+0x40>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a07      	ldr	r2, [pc, #28]	; (8001b90 <HAL_Init+0x40>)
 8001b72:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b76:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b78:	2003      	movs	r0, #3
 8001b7a:	f000 f8fd 	bl	8001d78 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b7e:	200f      	movs	r0, #15
 8001b80:	f7ff fcec 	bl	800155c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b84:	f7ff fcbe 	bl	8001504 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b88:	2300      	movs	r3, #0
}
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	bd80      	pop	{r7, pc}
 8001b8e:	bf00      	nop
 8001b90:	40023c00 	.word	0x40023c00

08001b94 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b98:	4b06      	ldr	r3, [pc, #24]	; (8001bb4 <HAL_IncTick+0x20>)
 8001b9a:	781b      	ldrb	r3, [r3, #0]
 8001b9c:	461a      	mov	r2, r3
 8001b9e:	4b06      	ldr	r3, [pc, #24]	; (8001bb8 <HAL_IncTick+0x24>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4413      	add	r3, r2
 8001ba4:	4a04      	ldr	r2, [pc, #16]	; (8001bb8 <HAL_IncTick+0x24>)
 8001ba6:	6013      	str	r3, [r2, #0]
}
 8001ba8:	bf00      	nop
 8001baa:	46bd      	mov	sp, r7
 8001bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb0:	4770      	bx	lr
 8001bb2:	bf00      	nop
 8001bb4:	2000006c 	.word	0x2000006c
 8001bb8:	20000418 	.word	0x20000418

08001bbc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	af00      	add	r7, sp, #0
  return uwTick;
 8001bc0:	4b03      	ldr	r3, [pc, #12]	; (8001bd0 <HAL_GetTick+0x14>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
}
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bcc:	4770      	bx	lr
 8001bce:	bf00      	nop
 8001bd0:	20000418 	.word	0x20000418

08001bd4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b084      	sub	sp, #16
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001bdc:	f7ff ffee 	bl	8001bbc <HAL_GetTick>
 8001be0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bec:	d005      	beq.n	8001bfa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001bee:	4b0a      	ldr	r3, [pc, #40]	; (8001c18 <HAL_Delay+0x44>)
 8001bf0:	781b      	ldrb	r3, [r3, #0]
 8001bf2:	461a      	mov	r2, r3
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	4413      	add	r3, r2
 8001bf8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001bfa:	bf00      	nop
 8001bfc:	f7ff ffde 	bl	8001bbc <HAL_GetTick>
 8001c00:	4602      	mov	r2, r0
 8001c02:	68bb      	ldr	r3, [r7, #8]
 8001c04:	1ad3      	subs	r3, r2, r3
 8001c06:	68fa      	ldr	r2, [r7, #12]
 8001c08:	429a      	cmp	r2, r3
 8001c0a:	d8f7      	bhi.n	8001bfc <HAL_Delay+0x28>
  {
  }
}
 8001c0c:	bf00      	nop
 8001c0e:	bf00      	nop
 8001c10:	3710      	adds	r7, #16
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bd80      	pop	{r7, pc}
 8001c16:	bf00      	nop
 8001c18:	2000006c 	.word	0x2000006c

08001c1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	b085      	sub	sp, #20
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	f003 0307 	and.w	r3, r3, #7
 8001c2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c2c:	4b0c      	ldr	r3, [pc, #48]	; (8001c60 <__NVIC_SetPriorityGrouping+0x44>)
 8001c2e:	68db      	ldr	r3, [r3, #12]
 8001c30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c32:	68ba      	ldr	r2, [r7, #8]
 8001c34:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c38:	4013      	ands	r3, r2
 8001c3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c40:	68bb      	ldr	r3, [r7, #8]
 8001c42:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c44:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001c48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c4e:	4a04      	ldr	r2, [pc, #16]	; (8001c60 <__NVIC_SetPriorityGrouping+0x44>)
 8001c50:	68bb      	ldr	r3, [r7, #8]
 8001c52:	60d3      	str	r3, [r2, #12]
}
 8001c54:	bf00      	nop
 8001c56:	3714      	adds	r7, #20
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5e:	4770      	bx	lr
 8001c60:	e000ed00 	.word	0xe000ed00

08001c64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c64:	b480      	push	{r7}
 8001c66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c68:	4b04      	ldr	r3, [pc, #16]	; (8001c7c <__NVIC_GetPriorityGrouping+0x18>)
 8001c6a:	68db      	ldr	r3, [r3, #12]
 8001c6c:	0a1b      	lsrs	r3, r3, #8
 8001c6e:	f003 0307 	and.w	r3, r3, #7
}
 8001c72:	4618      	mov	r0, r3
 8001c74:	46bd      	mov	sp, r7
 8001c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7a:	4770      	bx	lr
 8001c7c:	e000ed00 	.word	0xe000ed00

08001c80 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c80:	b480      	push	{r7}
 8001c82:	b083      	sub	sp, #12
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	4603      	mov	r3, r0
 8001c88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	db0b      	blt.n	8001caa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c92:	79fb      	ldrb	r3, [r7, #7]
 8001c94:	f003 021f 	and.w	r2, r3, #31
 8001c98:	4907      	ldr	r1, [pc, #28]	; (8001cb8 <__NVIC_EnableIRQ+0x38>)
 8001c9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c9e:	095b      	lsrs	r3, r3, #5
 8001ca0:	2001      	movs	r0, #1
 8001ca2:	fa00 f202 	lsl.w	r2, r0, r2
 8001ca6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001caa:	bf00      	nop
 8001cac:	370c      	adds	r7, #12
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb4:	4770      	bx	lr
 8001cb6:	bf00      	nop
 8001cb8:	e000e100 	.word	0xe000e100

08001cbc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	b083      	sub	sp, #12
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	6039      	str	r1, [r7, #0]
 8001cc6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	db0a      	blt.n	8001ce6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	b2da      	uxtb	r2, r3
 8001cd4:	490c      	ldr	r1, [pc, #48]	; (8001d08 <__NVIC_SetPriority+0x4c>)
 8001cd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cda:	0112      	lsls	r2, r2, #4
 8001cdc:	b2d2      	uxtb	r2, r2
 8001cde:	440b      	add	r3, r1
 8001ce0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ce4:	e00a      	b.n	8001cfc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	b2da      	uxtb	r2, r3
 8001cea:	4908      	ldr	r1, [pc, #32]	; (8001d0c <__NVIC_SetPriority+0x50>)
 8001cec:	79fb      	ldrb	r3, [r7, #7]
 8001cee:	f003 030f 	and.w	r3, r3, #15
 8001cf2:	3b04      	subs	r3, #4
 8001cf4:	0112      	lsls	r2, r2, #4
 8001cf6:	b2d2      	uxtb	r2, r2
 8001cf8:	440b      	add	r3, r1
 8001cfa:	761a      	strb	r2, [r3, #24]
}
 8001cfc:	bf00      	nop
 8001cfe:	370c      	adds	r7, #12
 8001d00:	46bd      	mov	sp, r7
 8001d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d06:	4770      	bx	lr
 8001d08:	e000e100 	.word	0xe000e100
 8001d0c:	e000ed00 	.word	0xe000ed00

08001d10 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d10:	b480      	push	{r7}
 8001d12:	b089      	sub	sp, #36	; 0x24
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	60f8      	str	r0, [r7, #12]
 8001d18:	60b9      	str	r1, [r7, #8]
 8001d1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	f003 0307 	and.w	r3, r3, #7
 8001d22:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d24:	69fb      	ldr	r3, [r7, #28]
 8001d26:	f1c3 0307 	rsb	r3, r3, #7
 8001d2a:	2b04      	cmp	r3, #4
 8001d2c:	bf28      	it	cs
 8001d2e:	2304      	movcs	r3, #4
 8001d30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d32:	69fb      	ldr	r3, [r7, #28]
 8001d34:	3304      	adds	r3, #4
 8001d36:	2b06      	cmp	r3, #6
 8001d38:	d902      	bls.n	8001d40 <NVIC_EncodePriority+0x30>
 8001d3a:	69fb      	ldr	r3, [r7, #28]
 8001d3c:	3b03      	subs	r3, #3
 8001d3e:	e000      	b.n	8001d42 <NVIC_EncodePriority+0x32>
 8001d40:	2300      	movs	r3, #0
 8001d42:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d44:	f04f 32ff 	mov.w	r2, #4294967295
 8001d48:	69bb      	ldr	r3, [r7, #24]
 8001d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d4e:	43da      	mvns	r2, r3
 8001d50:	68bb      	ldr	r3, [r7, #8]
 8001d52:	401a      	ands	r2, r3
 8001d54:	697b      	ldr	r3, [r7, #20]
 8001d56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d58:	f04f 31ff 	mov.w	r1, #4294967295
 8001d5c:	697b      	ldr	r3, [r7, #20]
 8001d5e:	fa01 f303 	lsl.w	r3, r1, r3
 8001d62:	43d9      	mvns	r1, r3
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d68:	4313      	orrs	r3, r2
         );
}
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	3724      	adds	r7, #36	; 0x24
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d74:	4770      	bx	lr
	...

08001d78 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b082      	sub	sp, #8
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2b07      	cmp	r3, #7
 8001d84:	d00f      	beq.n	8001da6 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	2b06      	cmp	r3, #6
 8001d8a:	d00c      	beq.n	8001da6 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	2b05      	cmp	r3, #5
 8001d90:	d009      	beq.n	8001da6 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	2b04      	cmp	r3, #4
 8001d96:	d006      	beq.n	8001da6 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	2b03      	cmp	r3, #3
 8001d9c:	d003      	beq.n	8001da6 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001d9e:	2190      	movs	r1, #144	; 0x90
 8001da0:	4804      	ldr	r0, [pc, #16]	; (8001db4 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8001da2:	f7fe ffc6 	bl	8000d32 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001da6:	6878      	ldr	r0, [r7, #4]
 8001da8:	f7ff ff38 	bl	8001c1c <__NVIC_SetPriorityGrouping>
}
 8001dac:	bf00      	nop
 8001dae:	3708      	adds	r7, #8
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bd80      	pop	{r7, pc}
 8001db4:	0800f85c 	.word	0x0800f85c

08001db8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b086      	sub	sp, #24
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	60b9      	str	r1, [r7, #8]
 8001dc2:	607a      	str	r2, [r7, #4]
 8001dc4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	2b0f      	cmp	r3, #15
 8001dce:	d903      	bls.n	8001dd8 <HAL_NVIC_SetPriority+0x20>
 8001dd0:	21a8      	movs	r1, #168	; 0xa8
 8001dd2:	480e      	ldr	r0, [pc, #56]	; (8001e0c <HAL_NVIC_SetPriority+0x54>)
 8001dd4:	f7fe ffad 	bl	8000d32 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8001dd8:	68bb      	ldr	r3, [r7, #8]
 8001dda:	2b0f      	cmp	r3, #15
 8001ddc:	d903      	bls.n	8001de6 <HAL_NVIC_SetPriority+0x2e>
 8001dde:	21a9      	movs	r1, #169	; 0xa9
 8001de0:	480a      	ldr	r0, [pc, #40]	; (8001e0c <HAL_NVIC_SetPriority+0x54>)
 8001de2:	f7fe ffa6 	bl	8000d32 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001de6:	f7ff ff3d 	bl	8001c64 <__NVIC_GetPriorityGrouping>
 8001dea:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001dec:	687a      	ldr	r2, [r7, #4]
 8001dee:	68b9      	ldr	r1, [r7, #8]
 8001df0:	6978      	ldr	r0, [r7, #20]
 8001df2:	f7ff ff8d 	bl	8001d10 <NVIC_EncodePriority>
 8001df6:	4602      	mov	r2, r0
 8001df8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001dfc:	4611      	mov	r1, r2
 8001dfe:	4618      	mov	r0, r3
 8001e00:	f7ff ff5c 	bl	8001cbc <__NVIC_SetPriority>
}
 8001e04:	bf00      	nop
 8001e06:	3718      	adds	r7, #24
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bd80      	pop	{r7, pc}
 8001e0c:	0800f85c 	.word	0x0800f85c

08001e10 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b082      	sub	sp, #8
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	4603      	mov	r3, r0
 8001e18:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8001e1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	da03      	bge.n	8001e2a <HAL_NVIC_EnableIRQ+0x1a>
 8001e22:	21bc      	movs	r1, #188	; 0xbc
 8001e24:	4805      	ldr	r0, [pc, #20]	; (8001e3c <HAL_NVIC_EnableIRQ+0x2c>)
 8001e26:	f7fe ff84 	bl	8000d32 <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f7ff ff26 	bl	8001c80 <__NVIC_EnableIRQ>
}
 8001e34:	bf00      	nop
 8001e36:	3708      	adds	r7, #8
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bd80      	pop	{r7, pc}
 8001e3c:	0800f85c 	.word	0x0800f85c

08001e40 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b088      	sub	sp, #32
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
 8001e48:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001e52:	2300      	movs	r3, #0
 8001e54:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	4a33      	ldr	r2, [pc, #204]	; (8001f28 <HAL_GPIO_Init+0xe8>)
 8001e5a:	4293      	cmp	r3, r2
 8001e5c:	d017      	beq.n	8001e8e <HAL_GPIO_Init+0x4e>
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	4a32      	ldr	r2, [pc, #200]	; (8001f2c <HAL_GPIO_Init+0xec>)
 8001e62:	4293      	cmp	r3, r2
 8001e64:	d013      	beq.n	8001e8e <HAL_GPIO_Init+0x4e>
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	4a31      	ldr	r2, [pc, #196]	; (8001f30 <HAL_GPIO_Init+0xf0>)
 8001e6a:	4293      	cmp	r3, r2
 8001e6c:	d00f      	beq.n	8001e8e <HAL_GPIO_Init+0x4e>
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	4a30      	ldr	r2, [pc, #192]	; (8001f34 <HAL_GPIO_Init+0xf4>)
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d00b      	beq.n	8001e8e <HAL_GPIO_Init+0x4e>
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	4a2f      	ldr	r2, [pc, #188]	; (8001f38 <HAL_GPIO_Init+0xf8>)
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d007      	beq.n	8001e8e <HAL_GPIO_Init+0x4e>
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	4a2e      	ldr	r2, [pc, #184]	; (8001f3c <HAL_GPIO_Init+0xfc>)
 8001e82:	4293      	cmp	r3, r2
 8001e84:	d003      	beq.n	8001e8e <HAL_GPIO_Init+0x4e>
 8001e86:	21ac      	movs	r1, #172	; 0xac
 8001e88:	482d      	ldr	r0, [pc, #180]	; (8001f40 <HAL_GPIO_Init+0x100>)
 8001e8a:	f7fe ff52 	bl	8000d32 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	b29b      	uxth	r3, r3
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d005      	beq.n	8001ea4 <HAL_GPIO_Init+0x64>
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	0c1b      	lsrs	r3, r3, #16
 8001e9e:	041b      	lsls	r3, r3, #16
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d003      	beq.n	8001eac <HAL_GPIO_Init+0x6c>
 8001ea4:	21ad      	movs	r1, #173	; 0xad
 8001ea6:	4826      	ldr	r0, [pc, #152]	; (8001f40 <HAL_GPIO_Init+0x100>)
 8001ea8:	f7fe ff43 	bl	8000d32 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d035      	beq.n	8001f20 <HAL_GPIO_Init+0xe0>
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	685b      	ldr	r3, [r3, #4]
 8001eb8:	2b01      	cmp	r3, #1
 8001eba:	d031      	beq.n	8001f20 <HAL_GPIO_Init+0xe0>
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	685b      	ldr	r3, [r3, #4]
 8001ec0:	2b11      	cmp	r3, #17
 8001ec2:	d02d      	beq.n	8001f20 <HAL_GPIO_Init+0xe0>
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	2b02      	cmp	r3, #2
 8001eca:	d029      	beq.n	8001f20 <HAL_GPIO_Init+0xe0>
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	2b12      	cmp	r3, #18
 8001ed2:	d025      	beq.n	8001f20 <HAL_GPIO_Init+0xe0>
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	f5b3 1f88 	cmp.w	r3, #1114112	; 0x110000
 8001edc:	d020      	beq.n	8001f20 <HAL_GPIO_Init+0xe0>
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	685b      	ldr	r3, [r3, #4]
 8001ee2:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 8001ee6:	d01b      	beq.n	8001f20 <HAL_GPIO_Init+0xe0>
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	685b      	ldr	r3, [r3, #4]
 8001eec:	f5b3 1f44 	cmp.w	r3, #3211264	; 0x310000
 8001ef0:	d016      	beq.n	8001f20 <HAL_GPIO_Init+0xe0>
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	685b      	ldr	r3, [r3, #4]
 8001ef6:	f5b3 1f90 	cmp.w	r3, #1179648	; 0x120000
 8001efa:	d011      	beq.n	8001f20 <HAL_GPIO_Init+0xe0>
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	f5b3 1f08 	cmp.w	r3, #2228224	; 0x220000
 8001f04:	d00c      	beq.n	8001f20 <HAL_GPIO_Init+0xe0>
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	f5b3 1f48 	cmp.w	r3, #3276800	; 0x320000
 8001f0e:	d007      	beq.n	8001f20 <HAL_GPIO_Init+0xe0>
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	685b      	ldr	r3, [r3, #4]
 8001f14:	2b03      	cmp	r3, #3
 8001f16:	d003      	beq.n	8001f20 <HAL_GPIO_Init+0xe0>
 8001f18:	21ae      	movs	r1, #174	; 0xae
 8001f1a:	4809      	ldr	r0, [pc, #36]	; (8001f40 <HAL_GPIO_Init+0x100>)
 8001f1c:	f7fe ff09 	bl	8000d32 <assert_failed>

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f20:	2300      	movs	r3, #0
 8001f22:	61fb      	str	r3, [r7, #28]
 8001f24:	e20c      	b.n	8002340 <HAL_GPIO_Init+0x500>
 8001f26:	bf00      	nop
 8001f28:	40020000 	.word	0x40020000
 8001f2c:	40020400 	.word	0x40020400
 8001f30:	40020800 	.word	0x40020800
 8001f34:	40020c00 	.word	0x40020c00
 8001f38:	40021000 	.word	0x40021000
 8001f3c:	40021c00 	.word	0x40021c00
 8001f40:	0800f898 	.word	0x0800f898
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001f44:	2201      	movs	r2, #1
 8001f46:	69fb      	ldr	r3, [r7, #28]
 8001f48:	fa02 f303 	lsl.w	r3, r2, r3
 8001f4c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	697a      	ldr	r2, [r7, #20]
 8001f54:	4013      	ands	r3, r2
 8001f56:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001f58:	693a      	ldr	r2, [r7, #16]
 8001f5a:	697b      	ldr	r3, [r7, #20]
 8001f5c:	429a      	cmp	r2, r3
 8001f5e:	f040 81ec 	bne.w	800233a <HAL_GPIO_Init+0x4fa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	685b      	ldr	r3, [r3, #4]
 8001f66:	f003 0303 	and.w	r3, r3, #3
 8001f6a:	2b01      	cmp	r3, #1
 8001f6c:	d005      	beq.n	8001f7a <HAL_GPIO_Init+0x13a>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	685b      	ldr	r3, [r3, #4]
 8001f72:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f76:	2b02      	cmp	r3, #2
 8001f78:	d144      	bne.n	8002004 <HAL_GPIO_Init+0x1c4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	68db      	ldr	r3, [r3, #12]
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d00f      	beq.n	8001fa2 <HAL_GPIO_Init+0x162>
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	68db      	ldr	r3, [r3, #12]
 8001f86:	2b01      	cmp	r3, #1
 8001f88:	d00b      	beq.n	8001fa2 <HAL_GPIO_Init+0x162>
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	68db      	ldr	r3, [r3, #12]
 8001f8e:	2b02      	cmp	r3, #2
 8001f90:	d007      	beq.n	8001fa2 <HAL_GPIO_Init+0x162>
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	68db      	ldr	r3, [r3, #12]
 8001f96:	2b03      	cmp	r3, #3
 8001f98:	d003      	beq.n	8001fa2 <HAL_GPIO_Init+0x162>
 8001f9a:	21c0      	movs	r1, #192	; 0xc0
 8001f9c:	4884      	ldr	r0, [pc, #528]	; (80021b0 <HAL_GPIO_Init+0x370>)
 8001f9e:	f7fe fec8 	bl	8000d32 <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	689b      	ldr	r3, [r3, #8]
 8001fa6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001fa8:	69fb      	ldr	r3, [r7, #28]
 8001faa:	005b      	lsls	r3, r3, #1
 8001fac:	2203      	movs	r2, #3
 8001fae:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb2:	43db      	mvns	r3, r3
 8001fb4:	69ba      	ldr	r2, [r7, #24]
 8001fb6:	4013      	ands	r3, r2
 8001fb8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	68da      	ldr	r2, [r3, #12]
 8001fbe:	69fb      	ldr	r3, [r7, #28]
 8001fc0:	005b      	lsls	r3, r3, #1
 8001fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc6:	69ba      	ldr	r2, [r7, #24]
 8001fc8:	4313      	orrs	r3, r2
 8001fca:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	69ba      	ldr	r2, [r7, #24]
 8001fd0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001fd8:	2201      	movs	r2, #1
 8001fda:	69fb      	ldr	r3, [r7, #28]
 8001fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe0:	43db      	mvns	r3, r3
 8001fe2:	69ba      	ldr	r2, [r7, #24]
 8001fe4:	4013      	ands	r3, r2
 8001fe6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	091b      	lsrs	r3, r3, #4
 8001fee:	f003 0201 	and.w	r2, r3, #1
 8001ff2:	69fb      	ldr	r3, [r7, #28]
 8001ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff8:	69ba      	ldr	r2, [r7, #24]
 8001ffa:	4313      	orrs	r3, r2
 8001ffc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	69ba      	ldr	r2, [r7, #24]
 8002002:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	685b      	ldr	r3, [r3, #4]
 8002008:	f003 0303 	and.w	r3, r3, #3
 800200c:	2b03      	cmp	r3, #3
 800200e:	d027      	beq.n	8002060 <HAL_GPIO_Init+0x220>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	689b      	ldr	r3, [r3, #8]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d00b      	beq.n	8002030 <HAL_GPIO_Init+0x1f0>
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	689b      	ldr	r3, [r3, #8]
 800201c:	2b01      	cmp	r3, #1
 800201e:	d007      	beq.n	8002030 <HAL_GPIO_Init+0x1f0>
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	689b      	ldr	r3, [r3, #8]
 8002024:	2b02      	cmp	r3, #2
 8002026:	d003      	beq.n	8002030 <HAL_GPIO_Init+0x1f0>
 8002028:	21d1      	movs	r1, #209	; 0xd1
 800202a:	4861      	ldr	r0, [pc, #388]	; (80021b0 <HAL_GPIO_Init+0x370>)
 800202c:	f7fe fe81 	bl	8000d32 <assert_failed>
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	68db      	ldr	r3, [r3, #12]
 8002034:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002036:	69fb      	ldr	r3, [r7, #28]
 8002038:	005b      	lsls	r3, r3, #1
 800203a:	2203      	movs	r2, #3
 800203c:	fa02 f303 	lsl.w	r3, r2, r3
 8002040:	43db      	mvns	r3, r3
 8002042:	69ba      	ldr	r2, [r7, #24]
 8002044:	4013      	ands	r3, r2
 8002046:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	689a      	ldr	r2, [r3, #8]
 800204c:	69fb      	ldr	r3, [r7, #28]
 800204e:	005b      	lsls	r3, r3, #1
 8002050:	fa02 f303 	lsl.w	r3, r2, r3
 8002054:	69ba      	ldr	r2, [r7, #24]
 8002056:	4313      	orrs	r3, r2
 8002058:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	69ba      	ldr	r2, [r7, #24]
 800205e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	685b      	ldr	r3, [r3, #4]
 8002064:	f003 0303 	and.w	r3, r3, #3
 8002068:	2b02      	cmp	r3, #2
 800206a:	f040 80a3 	bne.w	80021b4 <HAL_GPIO_Init+0x374>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	691b      	ldr	r3, [r3, #16]
 8002072:	2b00      	cmp	r3, #0
 8002074:	d077      	beq.n	8002166 <HAL_GPIO_Init+0x326>
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	691b      	ldr	r3, [r3, #16]
 800207a:	2b09      	cmp	r3, #9
 800207c:	d073      	beq.n	8002166 <HAL_GPIO_Init+0x326>
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	691b      	ldr	r3, [r3, #16]
 8002082:	2b00      	cmp	r3, #0
 8002084:	d06f      	beq.n	8002166 <HAL_GPIO_Init+0x326>
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	691b      	ldr	r3, [r3, #16]
 800208a:	2b00      	cmp	r3, #0
 800208c:	d06b      	beq.n	8002166 <HAL_GPIO_Init+0x326>
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	691b      	ldr	r3, [r3, #16]
 8002092:	2b00      	cmp	r3, #0
 8002094:	d067      	beq.n	8002166 <HAL_GPIO_Init+0x326>
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	691b      	ldr	r3, [r3, #16]
 800209a:	2b00      	cmp	r3, #0
 800209c:	d063      	beq.n	8002166 <HAL_GPIO_Init+0x326>
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	691b      	ldr	r3, [r3, #16]
 80020a2:	2b01      	cmp	r3, #1
 80020a4:	d05f      	beq.n	8002166 <HAL_GPIO_Init+0x326>
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	691b      	ldr	r3, [r3, #16]
 80020aa:	2b01      	cmp	r3, #1
 80020ac:	d05b      	beq.n	8002166 <HAL_GPIO_Init+0x326>
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	691b      	ldr	r3, [r3, #16]
 80020b2:	2b02      	cmp	r3, #2
 80020b4:	d057      	beq.n	8002166 <HAL_GPIO_Init+0x326>
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	691b      	ldr	r3, [r3, #16]
 80020ba:	2b02      	cmp	r3, #2
 80020bc:	d053      	beq.n	8002166 <HAL_GPIO_Init+0x326>
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	691b      	ldr	r3, [r3, #16]
 80020c2:	2b02      	cmp	r3, #2
 80020c4:	d04f      	beq.n	8002166 <HAL_GPIO_Init+0x326>
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	691b      	ldr	r3, [r3, #16]
 80020ca:	2b04      	cmp	r3, #4
 80020cc:	d04b      	beq.n	8002166 <HAL_GPIO_Init+0x326>
 80020ce:	683b      	ldr	r3, [r7, #0]
 80020d0:	691b      	ldr	r3, [r3, #16]
 80020d2:	2b04      	cmp	r3, #4
 80020d4:	d047      	beq.n	8002166 <HAL_GPIO_Init+0x326>
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	691b      	ldr	r3, [r3, #16]
 80020da:	2b04      	cmp	r3, #4
 80020dc:	d043      	beq.n	8002166 <HAL_GPIO_Init+0x326>
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	691b      	ldr	r3, [r3, #16]
 80020e2:	2b05      	cmp	r3, #5
 80020e4:	d03f      	beq.n	8002166 <HAL_GPIO_Init+0x326>
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	691b      	ldr	r3, [r3, #16]
 80020ea:	2b05      	cmp	r3, #5
 80020ec:	d03b      	beq.n	8002166 <HAL_GPIO_Init+0x326>
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	691b      	ldr	r3, [r3, #16]
 80020f2:	2b05      	cmp	r3, #5
 80020f4:	d037      	beq.n	8002166 <HAL_GPIO_Init+0x326>
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	691b      	ldr	r3, [r3, #16]
 80020fa:	2b06      	cmp	r3, #6
 80020fc:	d033      	beq.n	8002166 <HAL_GPIO_Init+0x326>
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	691b      	ldr	r3, [r3, #16]
 8002102:	2b06      	cmp	r3, #6
 8002104:	d02f      	beq.n	8002166 <HAL_GPIO_Init+0x326>
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	691b      	ldr	r3, [r3, #16]
 800210a:	2b05      	cmp	r3, #5
 800210c:	d02b      	beq.n	8002166 <HAL_GPIO_Init+0x326>
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	691b      	ldr	r3, [r3, #16]
 8002112:	2b06      	cmp	r3, #6
 8002114:	d027      	beq.n	8002166 <HAL_GPIO_Init+0x326>
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	691b      	ldr	r3, [r3, #16]
 800211a:	2b07      	cmp	r3, #7
 800211c:	d023      	beq.n	8002166 <HAL_GPIO_Init+0x326>
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	691b      	ldr	r3, [r3, #16]
 8002122:	2b07      	cmp	r3, #7
 8002124:	d01f      	beq.n	8002166 <HAL_GPIO_Init+0x326>
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	691b      	ldr	r3, [r3, #16]
 800212a:	2b07      	cmp	r3, #7
 800212c:	d01b      	beq.n	8002166 <HAL_GPIO_Init+0x326>
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	691b      	ldr	r3, [r3, #16]
 8002132:	2b08      	cmp	r3, #8
 8002134:	d017      	beq.n	8002166 <HAL_GPIO_Init+0x326>
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	691b      	ldr	r3, [r3, #16]
 800213a:	2b0a      	cmp	r3, #10
 800213c:	d013      	beq.n	8002166 <HAL_GPIO_Init+0x326>
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	691b      	ldr	r3, [r3, #16]
 8002142:	2b09      	cmp	r3, #9
 8002144:	d00f      	beq.n	8002166 <HAL_GPIO_Init+0x326>
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	691b      	ldr	r3, [r3, #16]
 800214a:	2b09      	cmp	r3, #9
 800214c:	d00b      	beq.n	8002166 <HAL_GPIO_Init+0x326>
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	691b      	ldr	r3, [r3, #16]
 8002152:	2b0c      	cmp	r3, #12
 8002154:	d007      	beq.n	8002166 <HAL_GPIO_Init+0x326>
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	691b      	ldr	r3, [r3, #16]
 800215a:	2b0f      	cmp	r3, #15
 800215c:	d003      	beq.n	8002166 <HAL_GPIO_Init+0x326>
 800215e:	21de      	movs	r1, #222	; 0xde
 8002160:	4813      	ldr	r0, [pc, #76]	; (80021b0 <HAL_GPIO_Init+0x370>)
 8002162:	f7fe fde6 	bl	8000d32 <assert_failed>
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002166:	69fb      	ldr	r3, [r7, #28]
 8002168:	08da      	lsrs	r2, r3, #3
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	3208      	adds	r2, #8
 800216e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002172:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002174:	69fb      	ldr	r3, [r7, #28]
 8002176:	f003 0307 	and.w	r3, r3, #7
 800217a:	009b      	lsls	r3, r3, #2
 800217c:	220f      	movs	r2, #15
 800217e:	fa02 f303 	lsl.w	r3, r2, r3
 8002182:	43db      	mvns	r3, r3
 8002184:	69ba      	ldr	r2, [r7, #24]
 8002186:	4013      	ands	r3, r2
 8002188:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	691a      	ldr	r2, [r3, #16]
 800218e:	69fb      	ldr	r3, [r7, #28]
 8002190:	f003 0307 	and.w	r3, r3, #7
 8002194:	009b      	lsls	r3, r3, #2
 8002196:	fa02 f303 	lsl.w	r3, r2, r3
 800219a:	69ba      	ldr	r2, [r7, #24]
 800219c:	4313      	orrs	r3, r2
 800219e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80021a0:	69fb      	ldr	r3, [r7, #28]
 80021a2:	08da      	lsrs	r2, r3, #3
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	3208      	adds	r2, #8
 80021a8:	69b9      	ldr	r1, [r7, #24]
 80021aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80021ae:	e001      	b.n	80021b4 <HAL_GPIO_Init+0x374>
 80021b0:	0800f898 	.word	0x0800f898
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80021ba:	69fb      	ldr	r3, [r7, #28]
 80021bc:	005b      	lsls	r3, r3, #1
 80021be:	2203      	movs	r2, #3
 80021c0:	fa02 f303 	lsl.w	r3, r2, r3
 80021c4:	43db      	mvns	r3, r3
 80021c6:	69ba      	ldr	r2, [r7, #24]
 80021c8:	4013      	ands	r3, r2
 80021ca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	685b      	ldr	r3, [r3, #4]
 80021d0:	f003 0203 	and.w	r2, r3, #3
 80021d4:	69fb      	ldr	r3, [r7, #28]
 80021d6:	005b      	lsls	r3, r3, #1
 80021d8:	fa02 f303 	lsl.w	r3, r2, r3
 80021dc:	69ba      	ldr	r2, [r7, #24]
 80021de:	4313      	orrs	r3, r2
 80021e0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	69ba      	ldr	r2, [r7, #24]
 80021e6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	f000 80a2 	beq.w	800233a <HAL_GPIO_Init+0x4fa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021f6:	2300      	movs	r3, #0
 80021f8:	60fb      	str	r3, [r7, #12]
 80021fa:	4b56      	ldr	r3, [pc, #344]	; (8002354 <HAL_GPIO_Init+0x514>)
 80021fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021fe:	4a55      	ldr	r2, [pc, #340]	; (8002354 <HAL_GPIO_Init+0x514>)
 8002200:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002204:	6453      	str	r3, [r2, #68]	; 0x44
 8002206:	4b53      	ldr	r3, [pc, #332]	; (8002354 <HAL_GPIO_Init+0x514>)
 8002208:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800220a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800220e:	60fb      	str	r3, [r7, #12]
 8002210:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002212:	4a51      	ldr	r2, [pc, #324]	; (8002358 <HAL_GPIO_Init+0x518>)
 8002214:	69fb      	ldr	r3, [r7, #28]
 8002216:	089b      	lsrs	r3, r3, #2
 8002218:	3302      	adds	r3, #2
 800221a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800221e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002220:	69fb      	ldr	r3, [r7, #28]
 8002222:	f003 0303 	and.w	r3, r3, #3
 8002226:	009b      	lsls	r3, r3, #2
 8002228:	220f      	movs	r2, #15
 800222a:	fa02 f303 	lsl.w	r3, r2, r3
 800222e:	43db      	mvns	r3, r3
 8002230:	69ba      	ldr	r2, [r7, #24]
 8002232:	4013      	ands	r3, r2
 8002234:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	4a48      	ldr	r2, [pc, #288]	; (800235c <HAL_GPIO_Init+0x51c>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d019      	beq.n	8002272 <HAL_GPIO_Init+0x432>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	4a47      	ldr	r2, [pc, #284]	; (8002360 <HAL_GPIO_Init+0x520>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d013      	beq.n	800226e <HAL_GPIO_Init+0x42e>
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	4a46      	ldr	r2, [pc, #280]	; (8002364 <HAL_GPIO_Init+0x524>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d00d      	beq.n	800226a <HAL_GPIO_Init+0x42a>
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	4a45      	ldr	r2, [pc, #276]	; (8002368 <HAL_GPIO_Init+0x528>)
 8002252:	4293      	cmp	r3, r2
 8002254:	d007      	beq.n	8002266 <HAL_GPIO_Init+0x426>
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	4a44      	ldr	r2, [pc, #272]	; (800236c <HAL_GPIO_Init+0x52c>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d101      	bne.n	8002262 <HAL_GPIO_Init+0x422>
 800225e:	2304      	movs	r3, #4
 8002260:	e008      	b.n	8002274 <HAL_GPIO_Init+0x434>
 8002262:	2307      	movs	r3, #7
 8002264:	e006      	b.n	8002274 <HAL_GPIO_Init+0x434>
 8002266:	2303      	movs	r3, #3
 8002268:	e004      	b.n	8002274 <HAL_GPIO_Init+0x434>
 800226a:	2302      	movs	r3, #2
 800226c:	e002      	b.n	8002274 <HAL_GPIO_Init+0x434>
 800226e:	2301      	movs	r3, #1
 8002270:	e000      	b.n	8002274 <HAL_GPIO_Init+0x434>
 8002272:	2300      	movs	r3, #0
 8002274:	69fa      	ldr	r2, [r7, #28]
 8002276:	f002 0203 	and.w	r2, r2, #3
 800227a:	0092      	lsls	r2, r2, #2
 800227c:	4093      	lsls	r3, r2
 800227e:	69ba      	ldr	r2, [r7, #24]
 8002280:	4313      	orrs	r3, r2
 8002282:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002284:	4934      	ldr	r1, [pc, #208]	; (8002358 <HAL_GPIO_Init+0x518>)
 8002286:	69fb      	ldr	r3, [r7, #28]
 8002288:	089b      	lsrs	r3, r3, #2
 800228a:	3302      	adds	r3, #2
 800228c:	69ba      	ldr	r2, [r7, #24]
 800228e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002292:	4b37      	ldr	r3, [pc, #220]	; (8002370 <HAL_GPIO_Init+0x530>)
 8002294:	689b      	ldr	r3, [r3, #8]
 8002296:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002298:	693b      	ldr	r3, [r7, #16]
 800229a:	43db      	mvns	r3, r3
 800229c:	69ba      	ldr	r2, [r7, #24]
 800229e:	4013      	ands	r3, r2
 80022a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d003      	beq.n	80022b6 <HAL_GPIO_Init+0x476>
        {
          temp |= iocurrent;
 80022ae:	69ba      	ldr	r2, [r7, #24]
 80022b0:	693b      	ldr	r3, [r7, #16]
 80022b2:	4313      	orrs	r3, r2
 80022b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80022b6:	4a2e      	ldr	r2, [pc, #184]	; (8002370 <HAL_GPIO_Init+0x530>)
 80022b8:	69bb      	ldr	r3, [r7, #24]
 80022ba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80022bc:	4b2c      	ldr	r3, [pc, #176]	; (8002370 <HAL_GPIO_Init+0x530>)
 80022be:	68db      	ldr	r3, [r3, #12]
 80022c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022c2:	693b      	ldr	r3, [r7, #16]
 80022c4:	43db      	mvns	r3, r3
 80022c6:	69ba      	ldr	r2, [r7, #24]
 80022c8:	4013      	ands	r3, r2
 80022ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d003      	beq.n	80022e0 <HAL_GPIO_Init+0x4a0>
        {
          temp |= iocurrent;
 80022d8:	69ba      	ldr	r2, [r7, #24]
 80022da:	693b      	ldr	r3, [r7, #16]
 80022dc:	4313      	orrs	r3, r2
 80022de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80022e0:	4a23      	ldr	r2, [pc, #140]	; (8002370 <HAL_GPIO_Init+0x530>)
 80022e2:	69bb      	ldr	r3, [r7, #24]
 80022e4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80022e6:	4b22      	ldr	r3, [pc, #136]	; (8002370 <HAL_GPIO_Init+0x530>)
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022ec:	693b      	ldr	r3, [r7, #16]
 80022ee:	43db      	mvns	r3, r3
 80022f0:	69ba      	ldr	r2, [r7, #24]
 80022f2:	4013      	ands	r3, r2
 80022f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d003      	beq.n	800230a <HAL_GPIO_Init+0x4ca>
        {
          temp |= iocurrent;
 8002302:	69ba      	ldr	r2, [r7, #24]
 8002304:	693b      	ldr	r3, [r7, #16]
 8002306:	4313      	orrs	r3, r2
 8002308:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800230a:	4a19      	ldr	r2, [pc, #100]	; (8002370 <HAL_GPIO_Init+0x530>)
 800230c:	69bb      	ldr	r3, [r7, #24]
 800230e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002310:	4b17      	ldr	r3, [pc, #92]	; (8002370 <HAL_GPIO_Init+0x530>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002316:	693b      	ldr	r3, [r7, #16]
 8002318:	43db      	mvns	r3, r3
 800231a:	69ba      	ldr	r2, [r7, #24]
 800231c:	4013      	ands	r3, r2
 800231e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002328:	2b00      	cmp	r3, #0
 800232a:	d003      	beq.n	8002334 <HAL_GPIO_Init+0x4f4>
        {
          temp |= iocurrent;
 800232c:	69ba      	ldr	r2, [r7, #24]
 800232e:	693b      	ldr	r3, [r7, #16]
 8002330:	4313      	orrs	r3, r2
 8002332:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002334:	4a0e      	ldr	r2, [pc, #56]	; (8002370 <HAL_GPIO_Init+0x530>)
 8002336:	69bb      	ldr	r3, [r7, #24]
 8002338:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800233a:	69fb      	ldr	r3, [r7, #28]
 800233c:	3301      	adds	r3, #1
 800233e:	61fb      	str	r3, [r7, #28]
 8002340:	69fb      	ldr	r3, [r7, #28]
 8002342:	2b0f      	cmp	r3, #15
 8002344:	f67f adfe 	bls.w	8001f44 <HAL_GPIO_Init+0x104>
      }
    }
  }
}
 8002348:	bf00      	nop
 800234a:	bf00      	nop
 800234c:	3720      	adds	r7, #32
 800234e:	46bd      	mov	sp, r7
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	40023800 	.word	0x40023800
 8002358:	40013800 	.word	0x40013800
 800235c:	40020000 	.word	0x40020000
 8002360:	40020400 	.word	0x40020400
 8002364:	40020800 	.word	0x40020800
 8002368:	40020c00 	.word	0x40020c00
 800236c:	40021000 	.word	0x40021000
 8002370:	40013c00 	.word	0x40013c00

08002374 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b082      	sub	sp, #8
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
 800237c:	460b      	mov	r3, r1
 800237e:	807b      	strh	r3, [r7, #2]
 8002380:	4613      	mov	r3, r2
 8002382:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8002384:	887b      	ldrh	r3, [r7, #2]
 8002386:	2b00      	cmp	r3, #0
 8002388:	d004      	beq.n	8002394 <HAL_GPIO_WritePin+0x20>
 800238a:	887b      	ldrh	r3, [r7, #2]
 800238c:	0c1b      	lsrs	r3, r3, #16
 800238e:	041b      	lsls	r3, r3, #16
 8002390:	2b00      	cmp	r3, #0
 8002392:	d004      	beq.n	800239e <HAL_GPIO_WritePin+0x2a>
 8002394:	f240 119d 	movw	r1, #413	; 0x19d
 8002398:	480e      	ldr	r0, [pc, #56]	; (80023d4 <HAL_GPIO_WritePin+0x60>)
 800239a:	f7fe fcca 	bl	8000d32 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 800239e:	787b      	ldrb	r3, [r7, #1]
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d007      	beq.n	80023b4 <HAL_GPIO_WritePin+0x40>
 80023a4:	787b      	ldrb	r3, [r7, #1]
 80023a6:	2b01      	cmp	r3, #1
 80023a8:	d004      	beq.n	80023b4 <HAL_GPIO_WritePin+0x40>
 80023aa:	f44f 71cf 	mov.w	r1, #414	; 0x19e
 80023ae:	4809      	ldr	r0, [pc, #36]	; (80023d4 <HAL_GPIO_WritePin+0x60>)
 80023b0:	f7fe fcbf 	bl	8000d32 <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 80023b4:	787b      	ldrb	r3, [r7, #1]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d003      	beq.n	80023c2 <HAL_GPIO_WritePin+0x4e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80023ba:	887a      	ldrh	r2, [r7, #2]
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80023c0:	e003      	b.n	80023ca <HAL_GPIO_WritePin+0x56>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80023c2:	887b      	ldrh	r3, [r7, #2]
 80023c4:	041a      	lsls	r2, r3, #16
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	619a      	str	r2, [r3, #24]
}
 80023ca:	bf00      	nop
 80023cc:	3708      	adds	r7, #8
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	bf00      	nop
 80023d4:	0800f898 	.word	0x0800f898

080023d8 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b084      	sub	sp, #16
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
 80023e0:	460b      	mov	r3, r1
 80023e2:	807b      	strh	r3, [r7, #2]
  uint32_t odr;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80023e4:	887b      	ldrh	r3, [r7, #2]
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d004      	beq.n	80023f4 <HAL_GPIO_TogglePin+0x1c>
 80023ea:	887b      	ldrh	r3, [r7, #2]
 80023ec:	0c1b      	lsrs	r3, r3, #16
 80023ee:	041b      	lsls	r3, r3, #16
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d004      	beq.n	80023fe <HAL_GPIO_TogglePin+0x26>
 80023f4:	f44f 71db 	mov.w	r1, #438	; 0x1b6
 80023f8:	480a      	ldr	r0, [pc, #40]	; (8002424 <HAL_GPIO_TogglePin+0x4c>)
 80023fa:	f7fe fc9a 	bl	8000d32 <assert_failed>

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	695b      	ldr	r3, [r3, #20]
 8002402:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002404:	887a      	ldrh	r2, [r7, #2]
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	4013      	ands	r3, r2
 800240a:	041a      	lsls	r2, r3, #16
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	43d9      	mvns	r1, r3
 8002410:	887b      	ldrh	r3, [r7, #2]
 8002412:	400b      	ands	r3, r1
 8002414:	431a      	orrs	r2, r3
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	619a      	str	r2, [r3, #24]
}
 800241a:	bf00      	nop
 800241c:	3710      	adds	r7, #16
 800241e:	46bd      	mov	sp, r7
 8002420:	bd80      	pop	{r7, pc}
 8002422:	bf00      	nop
 8002424:	0800f898 	.word	0x0800f898

08002428 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b082      	sub	sp, #8
 800242c:	af00      	add	r7, sp, #0
 800242e:	4603      	mov	r3, r0
 8002430:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002432:	4b08      	ldr	r3, [pc, #32]	; (8002454 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002434:	695a      	ldr	r2, [r3, #20]
 8002436:	88fb      	ldrh	r3, [r7, #6]
 8002438:	4013      	ands	r3, r2
 800243a:	2b00      	cmp	r3, #0
 800243c:	d006      	beq.n	800244c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800243e:	4a05      	ldr	r2, [pc, #20]	; (8002454 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002440:	88fb      	ldrh	r3, [r7, #6]
 8002442:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002444:	88fb      	ldrh	r3, [r7, #6]
 8002446:	4618      	mov	r0, r3
 8002448:	f7ff f93e 	bl	80016c8 <HAL_GPIO_EXTI_Callback>
  }
}
 800244c:	bf00      	nop
 800244e:	3708      	adds	r7, #8
 8002450:	46bd      	mov	sp, r7
 8002452:	bd80      	pop	{r7, pc}
 8002454:	40013c00 	.word	0x40013c00

08002458 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b084      	sub	sp, #16
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	2b00      	cmp	r3, #0
 8002464:	d101      	bne.n	800246a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002466:	2301      	movs	r3, #1
 8002468:	e1bd      	b.n	80027e6 <HAL_I2C_Init+0x38e>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4a93      	ldr	r2, [pc, #588]	; (80026bc <HAL_I2C_Init+0x264>)
 8002470:	4293      	cmp	r3, r2
 8002472:	d00e      	beq.n	8002492 <HAL_I2C_Init+0x3a>
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4a91      	ldr	r2, [pc, #580]	; (80026c0 <HAL_I2C_Init+0x268>)
 800247a:	4293      	cmp	r3, r2
 800247c:	d009      	beq.n	8002492 <HAL_I2C_Init+0x3a>
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	4a90      	ldr	r2, [pc, #576]	; (80026c4 <HAL_I2C_Init+0x26c>)
 8002484:	4293      	cmp	r3, r2
 8002486:	d004      	beq.n	8002492 <HAL_I2C_Init+0x3a>
 8002488:	f44f 71df 	mov.w	r1, #446	; 0x1be
 800248c:	488e      	ldr	r0, [pc, #568]	; (80026c8 <HAL_I2C_Init+0x270>)
 800248e:	f7fe fc50 	bl	8000d32 <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	2b00      	cmp	r3, #0
 8002498:	d004      	beq.n	80024a4 <HAL_I2C_Init+0x4c>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	685b      	ldr	r3, [r3, #4]
 800249e:	4a8b      	ldr	r2, [pc, #556]	; (80026cc <HAL_I2C_Init+0x274>)
 80024a0:	4293      	cmp	r3, r2
 80024a2:	d904      	bls.n	80024ae <HAL_I2C_Init+0x56>
 80024a4:	f240 11bf 	movw	r1, #447	; 0x1bf
 80024a8:	4887      	ldr	r0, [pc, #540]	; (80026c8 <HAL_I2C_Init+0x270>)
 80024aa:	f7fe fc42 	bl	8000d32 <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	689b      	ldr	r3, [r3, #8]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d009      	beq.n	80024ca <HAL_I2C_Init+0x72>
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	689b      	ldr	r3, [r3, #8]
 80024ba:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80024be:	d004      	beq.n	80024ca <HAL_I2C_Init+0x72>
 80024c0:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 80024c4:	4880      	ldr	r0, [pc, #512]	; (80026c8 <HAL_I2C_Init+0x270>)
 80024c6:	f7fe fc34 	bl	8000d32 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	68db      	ldr	r3, [r3, #12]
 80024ce:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80024d2:	f023 0303 	bic.w	r3, r3, #3
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d004      	beq.n	80024e4 <HAL_I2C_Init+0x8c>
 80024da:	f240 11c1 	movw	r1, #449	; 0x1c1
 80024de:	487a      	ldr	r0, [pc, #488]	; (80026c8 <HAL_I2C_Init+0x270>)
 80024e0:	f7fe fc27 	bl	8000d32 <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	691b      	ldr	r3, [r3, #16]
 80024e8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80024ec:	d009      	beq.n	8002502 <HAL_I2C_Init+0xaa>
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	691b      	ldr	r3, [r3, #16]
 80024f2:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80024f6:	d004      	beq.n	8002502 <HAL_I2C_Init+0xaa>
 80024f8:	f44f 71e1 	mov.w	r1, #450	; 0x1c2
 80024fc:	4872      	ldr	r0, [pc, #456]	; (80026c8 <HAL_I2C_Init+0x270>)
 80024fe:	f7fe fc18 	bl	8000d32 <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	695b      	ldr	r3, [r3, #20]
 8002506:	2b00      	cmp	r3, #0
 8002508:	d008      	beq.n	800251c <HAL_I2C_Init+0xc4>
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	695b      	ldr	r3, [r3, #20]
 800250e:	2b01      	cmp	r3, #1
 8002510:	d004      	beq.n	800251c <HAL_I2C_Init+0xc4>
 8002512:	f240 11c3 	movw	r1, #451	; 0x1c3
 8002516:	486c      	ldr	r0, [pc, #432]	; (80026c8 <HAL_I2C_Init+0x270>)
 8002518:	f7fe fc0b 	bl	8000d32 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	699b      	ldr	r3, [r3, #24]
 8002520:	f023 03fe 	bic.w	r3, r3, #254	; 0xfe
 8002524:	2b00      	cmp	r3, #0
 8002526:	d004      	beq.n	8002532 <HAL_I2C_Init+0xda>
 8002528:	f44f 71e2 	mov.w	r1, #452	; 0x1c4
 800252c:	4866      	ldr	r0, [pc, #408]	; (80026c8 <HAL_I2C_Init+0x270>)
 800252e:	f7fe fc00 	bl	8000d32 <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	69db      	ldr	r3, [r3, #28]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d008      	beq.n	800254c <HAL_I2C_Init+0xf4>
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	69db      	ldr	r3, [r3, #28]
 800253e:	2b40      	cmp	r3, #64	; 0x40
 8002540:	d004      	beq.n	800254c <HAL_I2C_Init+0xf4>
 8002542:	f240 11c5 	movw	r1, #453	; 0x1c5
 8002546:	4860      	ldr	r0, [pc, #384]	; (80026c8 <HAL_I2C_Init+0x270>)
 8002548:	f7fe fbf3 	bl	8000d32 <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6a1b      	ldr	r3, [r3, #32]
 8002550:	2b00      	cmp	r3, #0
 8002552:	d008      	beq.n	8002566 <HAL_I2C_Init+0x10e>
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6a1b      	ldr	r3, [r3, #32]
 8002558:	2b80      	cmp	r3, #128	; 0x80
 800255a:	d004      	beq.n	8002566 <HAL_I2C_Init+0x10e>
 800255c:	f44f 71e3 	mov.w	r1, #454	; 0x1c6
 8002560:	4859      	ldr	r0, [pc, #356]	; (80026c8 <HAL_I2C_Init+0x270>)
 8002562:	f7fe fbe6 	bl	8000d32 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800256c:	b2db      	uxtb	r3, r3
 800256e:	2b00      	cmp	r3, #0
 8002570:	d106      	bne.n	8002580 <HAL_I2C_Init+0x128>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	2200      	movs	r2, #0
 8002576:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800257a:	6878      	ldr	r0, [r7, #4]
 800257c:	f7fe fa7e 	bl	8000a7c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2224      	movs	r2, #36	; 0x24
 8002584:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	681a      	ldr	r2, [r3, #0]
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f022 0201 	bic.w	r2, r2, #1
 8002596:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	681a      	ldr	r2, [r3, #0]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80025a6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	681a      	ldr	r2, [r3, #0]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80025b6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80025b8:	f002 fd7c 	bl	80050b4 <HAL_RCC_GetPCLK1Freq>
 80025bc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	685b      	ldr	r3, [r3, #4]
 80025c2:	4a43      	ldr	r2, [pc, #268]	; (80026d0 <HAL_I2C_Init+0x278>)
 80025c4:	4293      	cmp	r3, r2
 80025c6:	d807      	bhi.n	80025d8 <HAL_I2C_Init+0x180>
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	4a42      	ldr	r2, [pc, #264]	; (80026d4 <HAL_I2C_Init+0x27c>)
 80025cc:	4293      	cmp	r3, r2
 80025ce:	bf94      	ite	ls
 80025d0:	2301      	movls	r3, #1
 80025d2:	2300      	movhi	r3, #0
 80025d4:	b2db      	uxtb	r3, r3
 80025d6:	e006      	b.n	80025e6 <HAL_I2C_Init+0x18e>
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	4a3f      	ldr	r2, [pc, #252]	; (80026d8 <HAL_I2C_Init+0x280>)
 80025dc:	4293      	cmp	r3, r2
 80025de:	bf94      	ite	ls
 80025e0:	2301      	movls	r3, #1
 80025e2:	2300      	movhi	r3, #0
 80025e4:	b2db      	uxtb	r3, r3
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d001      	beq.n	80025ee <HAL_I2C_Init+0x196>
  {
    return HAL_ERROR;
 80025ea:	2301      	movs	r3, #1
 80025ec:	e0fb      	b.n	80027e6 <HAL_I2C_Init+0x38e>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	4a3a      	ldr	r2, [pc, #232]	; (80026dc <HAL_I2C_Init+0x284>)
 80025f2:	fba2 2303 	umull	r2, r3, r2, r3
 80025f6:	0c9b      	lsrs	r3, r3, #18
 80025f8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	685b      	ldr	r3, [r3, #4]
 8002600:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	68ba      	ldr	r2, [r7, #8]
 800260a:	430a      	orrs	r2, r1
 800260c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	6a1b      	ldr	r3, [r3, #32]
 8002614:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	4a2c      	ldr	r2, [pc, #176]	; (80026d0 <HAL_I2C_Init+0x278>)
 800261e:	4293      	cmp	r3, r2
 8002620:	d802      	bhi.n	8002628 <HAL_I2C_Init+0x1d0>
 8002622:	68bb      	ldr	r3, [r7, #8]
 8002624:	3301      	adds	r3, #1
 8002626:	e009      	b.n	800263c <HAL_I2C_Init+0x1e4>
 8002628:	68bb      	ldr	r3, [r7, #8]
 800262a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800262e:	fb02 f303 	mul.w	r3, r2, r3
 8002632:	4a2b      	ldr	r2, [pc, #172]	; (80026e0 <HAL_I2C_Init+0x288>)
 8002634:	fba2 2303 	umull	r2, r3, r2, r3
 8002638:	099b      	lsrs	r3, r3, #6
 800263a:	3301      	adds	r3, #1
 800263c:	687a      	ldr	r2, [r7, #4]
 800263e:	6812      	ldr	r2, [r2, #0]
 8002640:	430b      	orrs	r3, r1
 8002642:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	69db      	ldr	r3, [r3, #28]
 800264a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800264e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	685b      	ldr	r3, [r3, #4]
 8002656:	491e      	ldr	r1, [pc, #120]	; (80026d0 <HAL_I2C_Init+0x278>)
 8002658:	428b      	cmp	r3, r1
 800265a:	d819      	bhi.n	8002690 <HAL_I2C_Init+0x238>
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	1e59      	subs	r1, r3, #1
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	005b      	lsls	r3, r3, #1
 8002666:	fbb1 f3f3 	udiv	r3, r1, r3
 800266a:	1c59      	adds	r1, r3, #1
 800266c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002670:	400b      	ands	r3, r1
 8002672:	2b00      	cmp	r3, #0
 8002674:	d00a      	beq.n	800268c <HAL_I2C_Init+0x234>
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	1e59      	subs	r1, r3, #1
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	005b      	lsls	r3, r3, #1
 8002680:	fbb1 f3f3 	udiv	r3, r1, r3
 8002684:	3301      	adds	r3, #1
 8002686:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800268a:	e065      	b.n	8002758 <HAL_I2C_Init+0x300>
 800268c:	2304      	movs	r3, #4
 800268e:	e063      	b.n	8002758 <HAL_I2C_Init+0x300>
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	689b      	ldr	r3, [r3, #8]
 8002694:	2b00      	cmp	r3, #0
 8002696:	d125      	bne.n	80026e4 <HAL_I2C_Init+0x28c>
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	1e58      	subs	r0, r3, #1
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6859      	ldr	r1, [r3, #4]
 80026a0:	460b      	mov	r3, r1
 80026a2:	005b      	lsls	r3, r3, #1
 80026a4:	440b      	add	r3, r1
 80026a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80026aa:	3301      	adds	r3, #1
 80026ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	bf0c      	ite	eq
 80026b4:	2301      	moveq	r3, #1
 80026b6:	2300      	movne	r3, #0
 80026b8:	b2db      	uxtb	r3, r3
 80026ba:	e026      	b.n	800270a <HAL_I2C_Init+0x2b2>
 80026bc:	40005400 	.word	0x40005400
 80026c0:	40005800 	.word	0x40005800
 80026c4:	40005c00 	.word	0x40005c00
 80026c8:	0800f8d4 	.word	0x0800f8d4
 80026cc:	00061a80 	.word	0x00061a80
 80026d0:	000186a0 	.word	0x000186a0
 80026d4:	001e847f 	.word	0x001e847f
 80026d8:	003d08ff 	.word	0x003d08ff
 80026dc:	431bde83 	.word	0x431bde83
 80026e0:	10624dd3 	.word	0x10624dd3
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	1e58      	subs	r0, r3, #1
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6859      	ldr	r1, [r3, #4]
 80026ec:	460b      	mov	r3, r1
 80026ee:	009b      	lsls	r3, r3, #2
 80026f0:	440b      	add	r3, r1
 80026f2:	0099      	lsls	r1, r3, #2
 80026f4:	440b      	add	r3, r1
 80026f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80026fa:	3301      	adds	r3, #1
 80026fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002700:	2b00      	cmp	r3, #0
 8002702:	bf0c      	ite	eq
 8002704:	2301      	moveq	r3, #1
 8002706:	2300      	movne	r3, #0
 8002708:	b2db      	uxtb	r3, r3
 800270a:	2b00      	cmp	r3, #0
 800270c:	d001      	beq.n	8002712 <HAL_I2C_Init+0x2ba>
 800270e:	2301      	movs	r3, #1
 8002710:	e022      	b.n	8002758 <HAL_I2C_Init+0x300>
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	689b      	ldr	r3, [r3, #8]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d10e      	bne.n	8002738 <HAL_I2C_Init+0x2e0>
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	1e58      	subs	r0, r3, #1
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6859      	ldr	r1, [r3, #4]
 8002722:	460b      	mov	r3, r1
 8002724:	005b      	lsls	r3, r3, #1
 8002726:	440b      	add	r3, r1
 8002728:	fbb0 f3f3 	udiv	r3, r0, r3
 800272c:	3301      	adds	r3, #1
 800272e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002732:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002736:	e00f      	b.n	8002758 <HAL_I2C_Init+0x300>
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	1e58      	subs	r0, r3, #1
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6859      	ldr	r1, [r3, #4]
 8002740:	460b      	mov	r3, r1
 8002742:	009b      	lsls	r3, r3, #2
 8002744:	440b      	add	r3, r1
 8002746:	0099      	lsls	r1, r3, #2
 8002748:	440b      	add	r3, r1
 800274a:	fbb0 f3f3 	udiv	r3, r0, r3
 800274e:	3301      	adds	r3, #1
 8002750:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002754:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002758:	6879      	ldr	r1, [r7, #4]
 800275a:	6809      	ldr	r1, [r1, #0]
 800275c:	4313      	orrs	r3, r2
 800275e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	69da      	ldr	r2, [r3, #28]
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6a1b      	ldr	r3, [r3, #32]
 8002772:	431a      	orrs	r2, r3
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	430a      	orrs	r2, r1
 800277a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	689b      	ldr	r3, [r3, #8]
 8002782:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002786:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800278a:	687a      	ldr	r2, [r7, #4]
 800278c:	6911      	ldr	r1, [r2, #16]
 800278e:	687a      	ldr	r2, [r7, #4]
 8002790:	68d2      	ldr	r2, [r2, #12]
 8002792:	4311      	orrs	r1, r2
 8002794:	687a      	ldr	r2, [r7, #4]
 8002796:	6812      	ldr	r2, [r2, #0]
 8002798:	430b      	orrs	r3, r1
 800279a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	68db      	ldr	r3, [r3, #12]
 80027a2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	695a      	ldr	r2, [r3, #20]
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	699b      	ldr	r3, [r3, #24]
 80027ae:	431a      	orrs	r2, r3
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	430a      	orrs	r2, r1
 80027b6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	681a      	ldr	r2, [r3, #0]
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f042 0201 	orr.w	r2, r2, #1
 80027c6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2200      	movs	r2, #0
 80027cc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2220      	movs	r2, #32
 80027d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	2200      	movs	r2, #0
 80027da:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2200      	movs	r2, #0
 80027e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80027e4:	2300      	movs	r3, #0
}
 80027e6:	4618      	mov	r0, r3
 80027e8:	3710      	adds	r7, #16
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bd80      	pop	{r7, pc}
 80027ee:	bf00      	nop

080027f0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b088      	sub	sp, #32
 80027f4:	af02      	add	r7, sp, #8
 80027f6:	60f8      	str	r0, [r7, #12]
 80027f8:	4608      	mov	r0, r1
 80027fa:	4611      	mov	r1, r2
 80027fc:	461a      	mov	r2, r3
 80027fe:	4603      	mov	r3, r0
 8002800:	817b      	strh	r3, [r7, #10]
 8002802:	460b      	mov	r3, r1
 8002804:	813b      	strh	r3, [r7, #8]
 8002806:	4613      	mov	r3, r2
 8002808:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800280a:	f7ff f9d7 	bl	8001bbc <HAL_GetTick>
 800280e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8002810:	88fb      	ldrh	r3, [r7, #6]
 8002812:	2b01      	cmp	r3, #1
 8002814:	d007      	beq.n	8002826 <HAL_I2C_Mem_Write+0x36>
 8002816:	88fb      	ldrh	r3, [r7, #6]
 8002818:	2b10      	cmp	r3, #16
 800281a:	d004      	beq.n	8002826 <HAL_I2C_Mem_Write+0x36>
 800281c:	f640 11b9 	movw	r1, #2489	; 0x9b9
 8002820:	4873      	ldr	r0, [pc, #460]	; (80029f0 <HAL_I2C_Mem_Write+0x200>)
 8002822:	f7fe fa86 	bl	8000d32 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800282c:	b2db      	uxtb	r3, r3
 800282e:	2b20      	cmp	r3, #32
 8002830:	f040 80d9 	bne.w	80029e6 <HAL_I2C_Mem_Write+0x1f6>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002834:	697b      	ldr	r3, [r7, #20]
 8002836:	9300      	str	r3, [sp, #0]
 8002838:	2319      	movs	r3, #25
 800283a:	2201      	movs	r2, #1
 800283c:	496d      	ldr	r1, [pc, #436]	; (80029f4 <HAL_I2C_Mem_Write+0x204>)
 800283e:	68f8      	ldr	r0, [r7, #12]
 8002840:	f000 faa0 	bl	8002d84 <I2C_WaitOnFlagUntilTimeout>
 8002844:	4603      	mov	r3, r0
 8002846:	2b00      	cmp	r3, #0
 8002848:	d001      	beq.n	800284e <HAL_I2C_Mem_Write+0x5e>
    {
      return HAL_BUSY;
 800284a:	2302      	movs	r3, #2
 800284c:	e0cc      	b.n	80029e8 <HAL_I2C_Mem_Write+0x1f8>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002854:	2b01      	cmp	r3, #1
 8002856:	d101      	bne.n	800285c <HAL_I2C_Mem_Write+0x6c>
 8002858:	2302      	movs	r3, #2
 800285a:	e0c5      	b.n	80029e8 <HAL_I2C_Mem_Write+0x1f8>
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	2201      	movs	r2, #1
 8002860:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f003 0301 	and.w	r3, r3, #1
 800286e:	2b01      	cmp	r3, #1
 8002870:	d007      	beq.n	8002882 <HAL_I2C_Mem_Write+0x92>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	681a      	ldr	r2, [r3, #0]
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f042 0201 	orr.w	r2, r2, #1
 8002880:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	681a      	ldr	r2, [r3, #0]
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002890:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	2221      	movs	r2, #33	; 0x21
 8002896:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	2240      	movs	r2, #64	; 0x40
 800289e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	2200      	movs	r2, #0
 80028a6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	6a3a      	ldr	r2, [r7, #32]
 80028ac:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80028b2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028b8:	b29a      	uxth	r2, r3
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	4a4d      	ldr	r2, [pc, #308]	; (80029f8 <HAL_I2C_Mem_Write+0x208>)
 80028c2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80028c4:	88f8      	ldrh	r0, [r7, #6]
 80028c6:	893a      	ldrh	r2, [r7, #8]
 80028c8:	8979      	ldrh	r1, [r7, #10]
 80028ca:	697b      	ldr	r3, [r7, #20]
 80028cc:	9301      	str	r3, [sp, #4]
 80028ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028d0:	9300      	str	r3, [sp, #0]
 80028d2:	4603      	mov	r3, r0
 80028d4:	68f8      	ldr	r0, [r7, #12]
 80028d6:	f000 f9bf 	bl	8002c58 <I2C_RequestMemoryWrite>
 80028da:	4603      	mov	r3, r0
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d052      	beq.n	8002986 <HAL_I2C_Mem_Write+0x196>
    {
      return HAL_ERROR;
 80028e0:	2301      	movs	r3, #1
 80028e2:	e081      	b.n	80029e8 <HAL_I2C_Mem_Write+0x1f8>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80028e4:	697a      	ldr	r2, [r7, #20]
 80028e6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80028e8:	68f8      	ldr	r0, [r7, #12]
 80028ea:	f000 fb21 	bl	8002f30 <I2C_WaitOnTXEFlagUntilTimeout>
 80028ee:	4603      	mov	r3, r0
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d00d      	beq.n	8002910 <HAL_I2C_Mem_Write+0x120>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028f8:	2b04      	cmp	r3, #4
 80028fa:	d107      	bne.n	800290c <HAL_I2C_Mem_Write+0x11c>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	681a      	ldr	r2, [r3, #0]
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800290a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800290c:	2301      	movs	r3, #1
 800290e:	e06b      	b.n	80029e8 <HAL_I2C_Mem_Write+0x1f8>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002914:	781a      	ldrb	r2, [r3, #0]
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002920:	1c5a      	adds	r2, r3, #1
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800292a:	3b01      	subs	r3, #1
 800292c:	b29a      	uxth	r2, r3
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002936:	b29b      	uxth	r3, r3
 8002938:	3b01      	subs	r3, #1
 800293a:	b29a      	uxth	r2, r3
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	695b      	ldr	r3, [r3, #20]
 8002946:	f003 0304 	and.w	r3, r3, #4
 800294a:	2b04      	cmp	r3, #4
 800294c:	d11b      	bne.n	8002986 <HAL_I2C_Mem_Write+0x196>
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002952:	2b00      	cmp	r3, #0
 8002954:	d017      	beq.n	8002986 <HAL_I2C_Mem_Write+0x196>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800295a:	781a      	ldrb	r2, [r3, #0]
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002966:	1c5a      	adds	r2, r3, #1
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002970:	3b01      	subs	r3, #1
 8002972:	b29a      	uxth	r2, r3
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800297c:	b29b      	uxth	r3, r3
 800297e:	3b01      	subs	r3, #1
 8002980:	b29a      	uxth	r2, r3
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800298a:	2b00      	cmp	r3, #0
 800298c:	d1aa      	bne.n	80028e4 <HAL_I2C_Mem_Write+0xf4>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800298e:	697a      	ldr	r2, [r7, #20]
 8002990:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002992:	68f8      	ldr	r0, [r7, #12]
 8002994:	f000 fb0d 	bl	8002fb2 <I2C_WaitOnBTFFlagUntilTimeout>
 8002998:	4603      	mov	r3, r0
 800299a:	2b00      	cmp	r3, #0
 800299c:	d00d      	beq.n	80029ba <HAL_I2C_Mem_Write+0x1ca>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a2:	2b04      	cmp	r3, #4
 80029a4:	d107      	bne.n	80029b6 <HAL_I2C_Mem_Write+0x1c6>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	681a      	ldr	r2, [r3, #0]
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80029b4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80029b6:	2301      	movs	r3, #1
 80029b8:	e016      	b.n	80029e8 <HAL_I2C_Mem_Write+0x1f8>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	681a      	ldr	r2, [r3, #0]
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80029c8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	2220      	movs	r2, #32
 80029ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	2200      	movs	r2, #0
 80029d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	2200      	movs	r2, #0
 80029de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80029e2:	2300      	movs	r3, #0
 80029e4:	e000      	b.n	80029e8 <HAL_I2C_Mem_Write+0x1f8>
  }
  else
  {
    return HAL_BUSY;
 80029e6:	2302      	movs	r3, #2
  }
}
 80029e8:	4618      	mov	r0, r3
 80029ea:	3718      	adds	r7, #24
 80029ec:	46bd      	mov	sp, r7
 80029ee:	bd80      	pop	{r7, pc}
 80029f0:	0800f8d4 	.word	0x0800f8d4
 80029f4:	00100002 	.word	0x00100002
 80029f8:	ffff0000 	.word	0xffff0000

080029fc <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b08a      	sub	sp, #40	; 0x28
 8002a00:	af02      	add	r7, sp, #8
 8002a02:	60f8      	str	r0, [r7, #12]
 8002a04:	607a      	str	r2, [r7, #4]
 8002a06:	603b      	str	r3, [r7, #0]
 8002a08:	460b      	mov	r3, r1
 8002a0a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002a0c:	f7ff f8d6 	bl	8001bbc <HAL_GetTick>
 8002a10:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8002a12:	2300      	movs	r3, #0
 8002a14:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a1c:	b2db      	uxtb	r3, r3
 8002a1e:	2b20      	cmp	r3, #32
 8002a20:	f040 8111 	bne.w	8002c46 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002a24:	69fb      	ldr	r3, [r7, #28]
 8002a26:	9300      	str	r3, [sp, #0]
 8002a28:	2319      	movs	r3, #25
 8002a2a:	2201      	movs	r2, #1
 8002a2c:	4988      	ldr	r1, [pc, #544]	; (8002c50 <HAL_I2C_IsDeviceReady+0x254>)
 8002a2e:	68f8      	ldr	r0, [r7, #12]
 8002a30:	f000 f9a8 	bl	8002d84 <I2C_WaitOnFlagUntilTimeout>
 8002a34:	4603      	mov	r3, r0
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d001      	beq.n	8002a3e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8002a3a:	2302      	movs	r3, #2
 8002a3c:	e104      	b.n	8002c48 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a44:	2b01      	cmp	r3, #1
 8002a46:	d101      	bne.n	8002a4c <HAL_I2C_IsDeviceReady+0x50>
 8002a48:	2302      	movs	r3, #2
 8002a4a:	e0fd      	b.n	8002c48 <HAL_I2C_IsDeviceReady+0x24c>
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	2201      	movs	r2, #1
 8002a50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f003 0301 	and.w	r3, r3, #1
 8002a5e:	2b01      	cmp	r3, #1
 8002a60:	d007      	beq.n	8002a72 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	681a      	ldr	r2, [r3, #0]
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f042 0201 	orr.w	r2, r2, #1
 8002a70:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	681a      	ldr	r2, [r3, #0]
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002a80:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	2224      	movs	r2, #36	; 0x24
 8002a86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	4a70      	ldr	r2, [pc, #448]	; (8002c54 <HAL_I2C_IsDeviceReady+0x258>)
 8002a94:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	681a      	ldr	r2, [r3, #0]
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002aa4:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8002aa6:	69fb      	ldr	r3, [r7, #28]
 8002aa8:	9300      	str	r3, [sp, #0]
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	2200      	movs	r2, #0
 8002aae:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002ab2:	68f8      	ldr	r0, [r7, #12]
 8002ab4:	f000 f966 	bl	8002d84 <I2C_WaitOnFlagUntilTimeout>
 8002ab8:	4603      	mov	r3, r0
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d00d      	beq.n	8002ada <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ac8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002acc:	d103      	bne.n	8002ad6 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002ad4:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8002ad6:	2303      	movs	r3, #3
 8002ad8:	e0b6      	b.n	8002c48 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002ada:	897b      	ldrh	r3, [r7, #10]
 8002adc:	b2db      	uxtb	r3, r3
 8002ade:	461a      	mov	r2, r3
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002ae8:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8002aea:	f7ff f867 	bl	8001bbc <HAL_GetTick>
 8002aee:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	695b      	ldr	r3, [r3, #20]
 8002af6:	f003 0302 	and.w	r3, r3, #2
 8002afa:	2b02      	cmp	r3, #2
 8002afc:	bf0c      	ite	eq
 8002afe:	2301      	moveq	r3, #1
 8002b00:	2300      	movne	r3, #0
 8002b02:	b2db      	uxtb	r3, r3
 8002b04:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	695b      	ldr	r3, [r3, #20]
 8002b0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b10:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b14:	bf0c      	ite	eq
 8002b16:	2301      	moveq	r3, #1
 8002b18:	2300      	movne	r3, #0
 8002b1a:	b2db      	uxtb	r3, r3
 8002b1c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002b1e:	e025      	b.n	8002b6c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002b20:	f7ff f84c 	bl	8001bbc <HAL_GetTick>
 8002b24:	4602      	mov	r2, r0
 8002b26:	69fb      	ldr	r3, [r7, #28]
 8002b28:	1ad3      	subs	r3, r2, r3
 8002b2a:	683a      	ldr	r2, [r7, #0]
 8002b2c:	429a      	cmp	r2, r3
 8002b2e:	d302      	bcc.n	8002b36 <HAL_I2C_IsDeviceReady+0x13a>
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d103      	bne.n	8002b3e <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	22a0      	movs	r2, #160	; 0xa0
 8002b3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	695b      	ldr	r3, [r3, #20]
 8002b44:	f003 0302 	and.w	r3, r3, #2
 8002b48:	2b02      	cmp	r3, #2
 8002b4a:	bf0c      	ite	eq
 8002b4c:	2301      	moveq	r3, #1
 8002b4e:	2300      	movne	r3, #0
 8002b50:	b2db      	uxtb	r3, r3
 8002b52:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	695b      	ldr	r3, [r3, #20]
 8002b5a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b62:	bf0c      	ite	eq
 8002b64:	2301      	moveq	r3, #1
 8002b66:	2300      	movne	r3, #0
 8002b68:	b2db      	uxtb	r3, r3
 8002b6a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b72:	b2db      	uxtb	r3, r3
 8002b74:	2ba0      	cmp	r3, #160	; 0xa0
 8002b76:	d005      	beq.n	8002b84 <HAL_I2C_IsDeviceReady+0x188>
 8002b78:	7dfb      	ldrb	r3, [r7, #23]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d102      	bne.n	8002b84 <HAL_I2C_IsDeviceReady+0x188>
 8002b7e:	7dbb      	ldrb	r3, [r7, #22]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d0cd      	beq.n	8002b20 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	2220      	movs	r2, #32
 8002b88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	695b      	ldr	r3, [r3, #20]
 8002b92:	f003 0302 	and.w	r3, r3, #2
 8002b96:	2b02      	cmp	r3, #2
 8002b98:	d129      	bne.n	8002bee <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	681a      	ldr	r2, [r3, #0]
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ba8:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002baa:	2300      	movs	r3, #0
 8002bac:	613b      	str	r3, [r7, #16]
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	695b      	ldr	r3, [r3, #20]
 8002bb4:	613b      	str	r3, [r7, #16]
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	699b      	ldr	r3, [r3, #24]
 8002bbc:	613b      	str	r3, [r7, #16]
 8002bbe:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002bc0:	69fb      	ldr	r3, [r7, #28]
 8002bc2:	9300      	str	r3, [sp, #0]
 8002bc4:	2319      	movs	r3, #25
 8002bc6:	2201      	movs	r2, #1
 8002bc8:	4921      	ldr	r1, [pc, #132]	; (8002c50 <HAL_I2C_IsDeviceReady+0x254>)
 8002bca:	68f8      	ldr	r0, [r7, #12]
 8002bcc:	f000 f8da 	bl	8002d84 <I2C_WaitOnFlagUntilTimeout>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d001      	beq.n	8002bda <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	e036      	b.n	8002c48 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	2220      	movs	r2, #32
 8002bde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	2200      	movs	r2, #0
 8002be6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8002bea:	2300      	movs	r3, #0
 8002bec:	e02c      	b.n	8002c48 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	681a      	ldr	r2, [r3, #0]
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002bfc:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002c06:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002c08:	69fb      	ldr	r3, [r7, #28]
 8002c0a:	9300      	str	r3, [sp, #0]
 8002c0c:	2319      	movs	r3, #25
 8002c0e:	2201      	movs	r2, #1
 8002c10:	490f      	ldr	r1, [pc, #60]	; (8002c50 <HAL_I2C_IsDeviceReady+0x254>)
 8002c12:	68f8      	ldr	r0, [r7, #12]
 8002c14:	f000 f8b6 	bl	8002d84 <I2C_WaitOnFlagUntilTimeout>
 8002c18:	4603      	mov	r3, r0
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d001      	beq.n	8002c22 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	e012      	b.n	8002c48 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8002c22:	69bb      	ldr	r3, [r7, #24]
 8002c24:	3301      	adds	r3, #1
 8002c26:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8002c28:	69ba      	ldr	r2, [r7, #24]
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	429a      	cmp	r2, r3
 8002c2e:	f4ff af32 	bcc.w	8002a96 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	2220      	movs	r2, #32
 8002c36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002c42:	2301      	movs	r3, #1
 8002c44:	e000      	b.n	8002c48 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8002c46:	2302      	movs	r3, #2
  }
}
 8002c48:	4618      	mov	r0, r3
 8002c4a:	3720      	adds	r7, #32
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	bd80      	pop	{r7, pc}
 8002c50:	00100002 	.word	0x00100002
 8002c54:	ffff0000 	.word	0xffff0000

08002c58 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b088      	sub	sp, #32
 8002c5c:	af02      	add	r7, sp, #8
 8002c5e:	60f8      	str	r0, [r7, #12]
 8002c60:	4608      	mov	r0, r1
 8002c62:	4611      	mov	r1, r2
 8002c64:	461a      	mov	r2, r3
 8002c66:	4603      	mov	r3, r0
 8002c68:	817b      	strh	r3, [r7, #10]
 8002c6a:	460b      	mov	r3, r1
 8002c6c:	813b      	strh	r3, [r7, #8]
 8002c6e:	4613      	mov	r3, r2
 8002c70:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	681a      	ldr	r2, [r3, #0]
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002c80:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002c82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c84:	9300      	str	r3, [sp, #0]
 8002c86:	6a3b      	ldr	r3, [r7, #32]
 8002c88:	2200      	movs	r2, #0
 8002c8a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002c8e:	68f8      	ldr	r0, [r7, #12]
 8002c90:	f000 f878 	bl	8002d84 <I2C_WaitOnFlagUntilTimeout>
 8002c94:	4603      	mov	r3, r0
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d00d      	beq.n	8002cb6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ca4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ca8:	d103      	bne.n	8002cb2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002cb0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002cb2:	2303      	movs	r3, #3
 8002cb4:	e05f      	b.n	8002d76 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002cb6:	897b      	ldrh	r3, [r7, #10]
 8002cb8:	b2db      	uxtb	r3, r3
 8002cba:	461a      	mov	r2, r3
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002cc4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002cc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cc8:	6a3a      	ldr	r2, [r7, #32]
 8002cca:	492d      	ldr	r1, [pc, #180]	; (8002d80 <I2C_RequestMemoryWrite+0x128>)
 8002ccc:	68f8      	ldr	r0, [r7, #12]
 8002cce:	f000 f8b0 	bl	8002e32 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d001      	beq.n	8002cdc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8002cd8:	2301      	movs	r3, #1
 8002cda:	e04c      	b.n	8002d76 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002cdc:	2300      	movs	r3, #0
 8002cde:	617b      	str	r3, [r7, #20]
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	695b      	ldr	r3, [r3, #20]
 8002ce6:	617b      	str	r3, [r7, #20]
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	699b      	ldr	r3, [r3, #24]
 8002cee:	617b      	str	r3, [r7, #20]
 8002cf0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002cf2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002cf4:	6a39      	ldr	r1, [r7, #32]
 8002cf6:	68f8      	ldr	r0, [r7, #12]
 8002cf8:	f000 f91a 	bl	8002f30 <I2C_WaitOnTXEFlagUntilTimeout>
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d00d      	beq.n	8002d1e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d06:	2b04      	cmp	r3, #4
 8002d08:	d107      	bne.n	8002d1a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	681a      	ldr	r2, [r3, #0]
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d18:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	e02b      	b.n	8002d76 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002d1e:	88fb      	ldrh	r3, [r7, #6]
 8002d20:	2b01      	cmp	r3, #1
 8002d22:	d105      	bne.n	8002d30 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002d24:	893b      	ldrh	r3, [r7, #8]
 8002d26:	b2da      	uxtb	r2, r3
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	611a      	str	r2, [r3, #16]
 8002d2e:	e021      	b.n	8002d74 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002d30:	893b      	ldrh	r3, [r7, #8]
 8002d32:	0a1b      	lsrs	r3, r3, #8
 8002d34:	b29b      	uxth	r3, r3
 8002d36:	b2da      	uxtb	r2, r3
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d40:	6a39      	ldr	r1, [r7, #32]
 8002d42:	68f8      	ldr	r0, [r7, #12]
 8002d44:	f000 f8f4 	bl	8002f30 <I2C_WaitOnTXEFlagUntilTimeout>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d00d      	beq.n	8002d6a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d52:	2b04      	cmp	r3, #4
 8002d54:	d107      	bne.n	8002d66 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	681a      	ldr	r2, [r3, #0]
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d64:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002d66:	2301      	movs	r3, #1
 8002d68:	e005      	b.n	8002d76 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002d6a:	893b      	ldrh	r3, [r7, #8]
 8002d6c:	b2da      	uxtb	r2, r3
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002d74:	2300      	movs	r3, #0
}
 8002d76:	4618      	mov	r0, r3
 8002d78:	3718      	adds	r7, #24
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	bd80      	pop	{r7, pc}
 8002d7e:	bf00      	nop
 8002d80:	00010002 	.word	0x00010002

08002d84 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b084      	sub	sp, #16
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	60f8      	str	r0, [r7, #12]
 8002d8c:	60b9      	str	r1, [r7, #8]
 8002d8e:	603b      	str	r3, [r7, #0]
 8002d90:	4613      	mov	r3, r2
 8002d92:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002d94:	e025      	b.n	8002de2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d9c:	d021      	beq.n	8002de2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d9e:	f7fe ff0d 	bl	8001bbc <HAL_GetTick>
 8002da2:	4602      	mov	r2, r0
 8002da4:	69bb      	ldr	r3, [r7, #24]
 8002da6:	1ad3      	subs	r3, r2, r3
 8002da8:	683a      	ldr	r2, [r7, #0]
 8002daa:	429a      	cmp	r2, r3
 8002dac:	d302      	bcc.n	8002db4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d116      	bne.n	8002de2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	2200      	movs	r2, #0
 8002db8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	2220      	movs	r2, #32
 8002dbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dce:	f043 0220 	orr.w	r2, r3, #32
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	2200      	movs	r2, #0
 8002dda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002dde:	2301      	movs	r3, #1
 8002de0:	e023      	b.n	8002e2a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002de2:	68bb      	ldr	r3, [r7, #8]
 8002de4:	0c1b      	lsrs	r3, r3, #16
 8002de6:	b2db      	uxtb	r3, r3
 8002de8:	2b01      	cmp	r3, #1
 8002dea:	d10d      	bne.n	8002e08 <I2C_WaitOnFlagUntilTimeout+0x84>
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	695b      	ldr	r3, [r3, #20]
 8002df2:	43da      	mvns	r2, r3
 8002df4:	68bb      	ldr	r3, [r7, #8]
 8002df6:	4013      	ands	r3, r2
 8002df8:	b29b      	uxth	r3, r3
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	bf0c      	ite	eq
 8002dfe:	2301      	moveq	r3, #1
 8002e00:	2300      	movne	r3, #0
 8002e02:	b2db      	uxtb	r3, r3
 8002e04:	461a      	mov	r2, r3
 8002e06:	e00c      	b.n	8002e22 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	699b      	ldr	r3, [r3, #24]
 8002e0e:	43da      	mvns	r2, r3
 8002e10:	68bb      	ldr	r3, [r7, #8]
 8002e12:	4013      	ands	r3, r2
 8002e14:	b29b      	uxth	r3, r3
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	bf0c      	ite	eq
 8002e1a:	2301      	moveq	r3, #1
 8002e1c:	2300      	movne	r3, #0
 8002e1e:	b2db      	uxtb	r3, r3
 8002e20:	461a      	mov	r2, r3
 8002e22:	79fb      	ldrb	r3, [r7, #7]
 8002e24:	429a      	cmp	r2, r3
 8002e26:	d0b6      	beq.n	8002d96 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002e28:	2300      	movs	r3, #0
}
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	3710      	adds	r7, #16
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bd80      	pop	{r7, pc}

08002e32 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002e32:	b580      	push	{r7, lr}
 8002e34:	b084      	sub	sp, #16
 8002e36:	af00      	add	r7, sp, #0
 8002e38:	60f8      	str	r0, [r7, #12]
 8002e3a:	60b9      	str	r1, [r7, #8]
 8002e3c:	607a      	str	r2, [r7, #4]
 8002e3e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002e40:	e051      	b.n	8002ee6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	695b      	ldr	r3, [r3, #20]
 8002e48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e4c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e50:	d123      	bne.n	8002e9a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	681a      	ldr	r2, [r3, #0]
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e60:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002e6a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	2200      	movs	r2, #0
 8002e70:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	2220      	movs	r2, #32
 8002e76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e86:	f043 0204 	orr.w	r2, r3, #4
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	2200      	movs	r2, #0
 8002e92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002e96:	2301      	movs	r3, #1
 8002e98:	e046      	b.n	8002f28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ea0:	d021      	beq.n	8002ee6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ea2:	f7fe fe8b 	bl	8001bbc <HAL_GetTick>
 8002ea6:	4602      	mov	r2, r0
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	1ad3      	subs	r3, r2, r3
 8002eac:	687a      	ldr	r2, [r7, #4]
 8002eae:	429a      	cmp	r2, r3
 8002eb0:	d302      	bcc.n	8002eb8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d116      	bne.n	8002ee6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	2200      	movs	r2, #0
 8002ebc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	2220      	movs	r2, #32
 8002ec2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	2200      	movs	r2, #0
 8002eca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ed2:	f043 0220 	orr.w	r2, r3, #32
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	2200      	movs	r2, #0
 8002ede:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	e020      	b.n	8002f28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002ee6:	68bb      	ldr	r3, [r7, #8]
 8002ee8:	0c1b      	lsrs	r3, r3, #16
 8002eea:	b2db      	uxtb	r3, r3
 8002eec:	2b01      	cmp	r3, #1
 8002eee:	d10c      	bne.n	8002f0a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	695b      	ldr	r3, [r3, #20]
 8002ef6:	43da      	mvns	r2, r3
 8002ef8:	68bb      	ldr	r3, [r7, #8]
 8002efa:	4013      	ands	r3, r2
 8002efc:	b29b      	uxth	r3, r3
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	bf14      	ite	ne
 8002f02:	2301      	movne	r3, #1
 8002f04:	2300      	moveq	r3, #0
 8002f06:	b2db      	uxtb	r3, r3
 8002f08:	e00b      	b.n	8002f22 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	699b      	ldr	r3, [r3, #24]
 8002f10:	43da      	mvns	r2, r3
 8002f12:	68bb      	ldr	r3, [r7, #8]
 8002f14:	4013      	ands	r3, r2
 8002f16:	b29b      	uxth	r3, r3
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	bf14      	ite	ne
 8002f1c:	2301      	movne	r3, #1
 8002f1e:	2300      	moveq	r3, #0
 8002f20:	b2db      	uxtb	r3, r3
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d18d      	bne.n	8002e42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002f26:	2300      	movs	r3, #0
}
 8002f28:	4618      	mov	r0, r3
 8002f2a:	3710      	adds	r7, #16
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	bd80      	pop	{r7, pc}

08002f30 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b084      	sub	sp, #16
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	60f8      	str	r0, [r7, #12]
 8002f38:	60b9      	str	r1, [r7, #8]
 8002f3a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002f3c:	e02d      	b.n	8002f9a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002f3e:	68f8      	ldr	r0, [r7, #12]
 8002f40:	f000 f878 	bl	8003034 <I2C_IsAcknowledgeFailed>
 8002f44:	4603      	mov	r3, r0
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d001      	beq.n	8002f4e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	e02d      	b.n	8002faa <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f4e:	68bb      	ldr	r3, [r7, #8]
 8002f50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f54:	d021      	beq.n	8002f9a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f56:	f7fe fe31 	bl	8001bbc <HAL_GetTick>
 8002f5a:	4602      	mov	r2, r0
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	1ad3      	subs	r3, r2, r3
 8002f60:	68ba      	ldr	r2, [r7, #8]
 8002f62:	429a      	cmp	r2, r3
 8002f64:	d302      	bcc.n	8002f6c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002f66:	68bb      	ldr	r3, [r7, #8]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d116      	bne.n	8002f9a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	2200      	movs	r2, #0
 8002f70:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	2220      	movs	r2, #32
 8002f76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f86:	f043 0220 	orr.w	r2, r3, #32
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	2200      	movs	r2, #0
 8002f92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002f96:	2301      	movs	r3, #1
 8002f98:	e007      	b.n	8002faa <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	695b      	ldr	r3, [r3, #20]
 8002fa0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002fa4:	2b80      	cmp	r3, #128	; 0x80
 8002fa6:	d1ca      	bne.n	8002f3e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002fa8:	2300      	movs	r3, #0
}
 8002faa:	4618      	mov	r0, r3
 8002fac:	3710      	adds	r7, #16
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bd80      	pop	{r7, pc}

08002fb2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002fb2:	b580      	push	{r7, lr}
 8002fb4:	b084      	sub	sp, #16
 8002fb6:	af00      	add	r7, sp, #0
 8002fb8:	60f8      	str	r0, [r7, #12]
 8002fba:	60b9      	str	r1, [r7, #8]
 8002fbc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002fbe:	e02d      	b.n	800301c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002fc0:	68f8      	ldr	r0, [r7, #12]
 8002fc2:	f000 f837 	bl	8003034 <I2C_IsAcknowledgeFailed>
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d001      	beq.n	8002fd0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002fcc:	2301      	movs	r3, #1
 8002fce:	e02d      	b.n	800302c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002fd0:	68bb      	ldr	r3, [r7, #8]
 8002fd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fd6:	d021      	beq.n	800301c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002fd8:	f7fe fdf0 	bl	8001bbc <HAL_GetTick>
 8002fdc:	4602      	mov	r2, r0
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	1ad3      	subs	r3, r2, r3
 8002fe2:	68ba      	ldr	r2, [r7, #8]
 8002fe4:	429a      	cmp	r2, r3
 8002fe6:	d302      	bcc.n	8002fee <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d116      	bne.n	800301c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	2220      	movs	r2, #32
 8002ff8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	2200      	movs	r2, #0
 8003000:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003008:	f043 0220 	orr.w	r2, r3, #32
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	2200      	movs	r2, #0
 8003014:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003018:	2301      	movs	r3, #1
 800301a:	e007      	b.n	800302c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	695b      	ldr	r3, [r3, #20]
 8003022:	f003 0304 	and.w	r3, r3, #4
 8003026:	2b04      	cmp	r3, #4
 8003028:	d1ca      	bne.n	8002fc0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800302a:	2300      	movs	r3, #0
}
 800302c:	4618      	mov	r0, r3
 800302e:	3710      	adds	r7, #16
 8003030:	46bd      	mov	sp, r7
 8003032:	bd80      	pop	{r7, pc}

08003034 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003034:	b480      	push	{r7}
 8003036:	b083      	sub	sp, #12
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	695b      	ldr	r3, [r3, #20]
 8003042:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003046:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800304a:	d11b      	bne.n	8003084 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003054:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2200      	movs	r2, #0
 800305a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2220      	movs	r2, #32
 8003060:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2200      	movs	r2, #0
 8003068:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003070:	f043 0204 	orr.w	r2, r3, #4
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2200      	movs	r2, #0
 800307c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003080:	2301      	movs	r3, #1
 8003082:	e000      	b.n	8003086 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003084:	2300      	movs	r3, #0
}
 8003086:	4618      	mov	r0, r3
 8003088:	370c      	adds	r7, #12
 800308a:	46bd      	mov	sp, r7
 800308c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003090:	4770      	bx	lr
	...

08003094 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003094:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003096:	b08f      	sub	sp, #60	; 0x3c
 8003098:	af0a      	add	r7, sp, #40	; 0x28
 800309a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d101      	bne.n	80030a6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80030a2:	2301      	movs	r3, #1
 80030a4:	e118      	b.n	80032d8 <HAL_PCD_Init+0x244>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80030ae:	d003      	beq.n	80030b8 <HAL_PCD_Init+0x24>
 80030b0:	2187      	movs	r1, #135	; 0x87
 80030b2:	488b      	ldr	r0, [pc, #556]	; (80032e0 <HAL_PCD_Init+0x24c>)
 80030b4:	f7fd fe3d 	bl	8000d32 <assert_failed>

  USBx = hpcd->Instance;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 80030c4:	b2db      	uxtb	r3, r3
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d106      	bne.n	80030d8 <HAL_PCD_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	2200      	movs	r2, #0
 80030ce:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80030d2:	6878      	ldr	r0, [r7, #4]
 80030d4:	f00b fb3a 	bl	800e74c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2203      	movs	r2, #3
 80030dc:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80030e0:	68bb      	ldr	r3, [r7, #8]
 80030e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d102      	bne.n	80030f2 <HAL_PCD_Init+0x5e>
  {
    hpcd->Init.dma_enable = 0U;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2200      	movs	r2, #0
 80030f0:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4618      	mov	r0, r3
 80030f8:	f004 fd45 	bl	8007b86 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	603b      	str	r3, [r7, #0]
 8003102:	687e      	ldr	r6, [r7, #4]
 8003104:	466d      	mov	r5, sp
 8003106:	f106 0410 	add.w	r4, r6, #16
 800310a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800310c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800310e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003110:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003112:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003116:	e885 0003 	stmia.w	r5, {r0, r1}
 800311a:	1d33      	adds	r3, r6, #4
 800311c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800311e:	6838      	ldr	r0, [r7, #0]
 8003120:	f004 fc1c 	bl	800795c <USB_CoreInit>
 8003124:	4603      	mov	r3, r0
 8003126:	2b00      	cmp	r3, #0
 8003128:	d005      	beq.n	8003136 <HAL_PCD_Init+0xa2>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	2202      	movs	r2, #2
 800312e:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003132:	2301      	movs	r3, #1
 8003134:	e0d0      	b.n	80032d8 <HAL_PCD_Init+0x244>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	2100      	movs	r1, #0
 800313c:	4618      	mov	r0, r3
 800313e:	f004 fd33 	bl	8007ba8 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003142:	2300      	movs	r3, #0
 8003144:	73fb      	strb	r3, [r7, #15]
 8003146:	e04a      	b.n	80031de <HAL_PCD_Init+0x14a>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003148:	7bfa      	ldrb	r2, [r7, #15]
 800314a:	6879      	ldr	r1, [r7, #4]
 800314c:	4613      	mov	r3, r2
 800314e:	00db      	lsls	r3, r3, #3
 8003150:	4413      	add	r3, r2
 8003152:	009b      	lsls	r3, r3, #2
 8003154:	440b      	add	r3, r1
 8003156:	333d      	adds	r3, #61	; 0x3d
 8003158:	2201      	movs	r2, #1
 800315a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800315c:	7bfa      	ldrb	r2, [r7, #15]
 800315e:	6879      	ldr	r1, [r7, #4]
 8003160:	4613      	mov	r3, r2
 8003162:	00db      	lsls	r3, r3, #3
 8003164:	4413      	add	r3, r2
 8003166:	009b      	lsls	r3, r3, #2
 8003168:	440b      	add	r3, r1
 800316a:	333c      	adds	r3, #60	; 0x3c
 800316c:	7bfa      	ldrb	r2, [r7, #15]
 800316e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003170:	7bfa      	ldrb	r2, [r7, #15]
 8003172:	7bfb      	ldrb	r3, [r7, #15]
 8003174:	b298      	uxth	r0, r3
 8003176:	6879      	ldr	r1, [r7, #4]
 8003178:	4613      	mov	r3, r2
 800317a:	00db      	lsls	r3, r3, #3
 800317c:	4413      	add	r3, r2
 800317e:	009b      	lsls	r3, r3, #2
 8003180:	440b      	add	r3, r1
 8003182:	3344      	adds	r3, #68	; 0x44
 8003184:	4602      	mov	r2, r0
 8003186:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003188:	7bfa      	ldrb	r2, [r7, #15]
 800318a:	6879      	ldr	r1, [r7, #4]
 800318c:	4613      	mov	r3, r2
 800318e:	00db      	lsls	r3, r3, #3
 8003190:	4413      	add	r3, r2
 8003192:	009b      	lsls	r3, r3, #2
 8003194:	440b      	add	r3, r1
 8003196:	3340      	adds	r3, #64	; 0x40
 8003198:	2200      	movs	r2, #0
 800319a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800319c:	7bfa      	ldrb	r2, [r7, #15]
 800319e:	6879      	ldr	r1, [r7, #4]
 80031a0:	4613      	mov	r3, r2
 80031a2:	00db      	lsls	r3, r3, #3
 80031a4:	4413      	add	r3, r2
 80031a6:	009b      	lsls	r3, r3, #2
 80031a8:	440b      	add	r3, r1
 80031aa:	3348      	adds	r3, #72	; 0x48
 80031ac:	2200      	movs	r2, #0
 80031ae:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80031b0:	7bfa      	ldrb	r2, [r7, #15]
 80031b2:	6879      	ldr	r1, [r7, #4]
 80031b4:	4613      	mov	r3, r2
 80031b6:	00db      	lsls	r3, r3, #3
 80031b8:	4413      	add	r3, r2
 80031ba:	009b      	lsls	r3, r3, #2
 80031bc:	440b      	add	r3, r1
 80031be:	334c      	adds	r3, #76	; 0x4c
 80031c0:	2200      	movs	r2, #0
 80031c2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80031c4:	7bfa      	ldrb	r2, [r7, #15]
 80031c6:	6879      	ldr	r1, [r7, #4]
 80031c8:	4613      	mov	r3, r2
 80031ca:	00db      	lsls	r3, r3, #3
 80031cc:	4413      	add	r3, r2
 80031ce:	009b      	lsls	r3, r3, #2
 80031d0:	440b      	add	r3, r1
 80031d2:	3354      	adds	r3, #84	; 0x54
 80031d4:	2200      	movs	r2, #0
 80031d6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80031d8:	7bfb      	ldrb	r3, [r7, #15]
 80031da:	3301      	adds	r3, #1
 80031dc:	73fb      	strb	r3, [r7, #15]
 80031de:	7bfa      	ldrb	r2, [r7, #15]
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	429a      	cmp	r2, r3
 80031e6:	d3af      	bcc.n	8003148 <HAL_PCD_Init+0xb4>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80031e8:	2300      	movs	r3, #0
 80031ea:	73fb      	strb	r3, [r7, #15]
 80031ec:	e044      	b.n	8003278 <HAL_PCD_Init+0x1e4>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80031ee:	7bfa      	ldrb	r2, [r7, #15]
 80031f0:	6879      	ldr	r1, [r7, #4]
 80031f2:	4613      	mov	r3, r2
 80031f4:	00db      	lsls	r3, r3, #3
 80031f6:	4413      	add	r3, r2
 80031f8:	009b      	lsls	r3, r3, #2
 80031fa:	440b      	add	r3, r1
 80031fc:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8003200:	2200      	movs	r2, #0
 8003202:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003204:	7bfa      	ldrb	r2, [r7, #15]
 8003206:	6879      	ldr	r1, [r7, #4]
 8003208:	4613      	mov	r3, r2
 800320a:	00db      	lsls	r3, r3, #3
 800320c:	4413      	add	r3, r2
 800320e:	009b      	lsls	r3, r3, #2
 8003210:	440b      	add	r3, r1
 8003212:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8003216:	7bfa      	ldrb	r2, [r7, #15]
 8003218:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800321a:	7bfa      	ldrb	r2, [r7, #15]
 800321c:	6879      	ldr	r1, [r7, #4]
 800321e:	4613      	mov	r3, r2
 8003220:	00db      	lsls	r3, r3, #3
 8003222:	4413      	add	r3, r2
 8003224:	009b      	lsls	r3, r3, #2
 8003226:	440b      	add	r3, r1
 8003228:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800322c:	2200      	movs	r2, #0
 800322e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003230:	7bfa      	ldrb	r2, [r7, #15]
 8003232:	6879      	ldr	r1, [r7, #4]
 8003234:	4613      	mov	r3, r2
 8003236:	00db      	lsls	r3, r3, #3
 8003238:	4413      	add	r3, r2
 800323a:	009b      	lsls	r3, r3, #2
 800323c:	440b      	add	r3, r1
 800323e:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8003242:	2200      	movs	r2, #0
 8003244:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003246:	7bfa      	ldrb	r2, [r7, #15]
 8003248:	6879      	ldr	r1, [r7, #4]
 800324a:	4613      	mov	r3, r2
 800324c:	00db      	lsls	r3, r3, #3
 800324e:	4413      	add	r3, r2
 8003250:	009b      	lsls	r3, r3, #2
 8003252:	440b      	add	r3, r1
 8003254:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8003258:	2200      	movs	r2, #0
 800325a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800325c:	7bfa      	ldrb	r2, [r7, #15]
 800325e:	6879      	ldr	r1, [r7, #4]
 8003260:	4613      	mov	r3, r2
 8003262:	00db      	lsls	r3, r3, #3
 8003264:	4413      	add	r3, r2
 8003266:	009b      	lsls	r3, r3, #2
 8003268:	440b      	add	r3, r1
 800326a:	f503 7325 	add.w	r3, r3, #660	; 0x294
 800326e:	2200      	movs	r2, #0
 8003270:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003272:	7bfb      	ldrb	r3, [r7, #15]
 8003274:	3301      	adds	r3, #1
 8003276:	73fb      	strb	r3, [r7, #15]
 8003278:	7bfa      	ldrb	r2, [r7, #15]
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	429a      	cmp	r2, r3
 8003280:	d3b5      	bcc.n	80031ee <HAL_PCD_Init+0x15a>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	603b      	str	r3, [r7, #0]
 8003288:	687e      	ldr	r6, [r7, #4]
 800328a:	466d      	mov	r5, sp
 800328c:	f106 0410 	add.w	r4, r6, #16
 8003290:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003292:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003294:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003296:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003298:	e894 0003 	ldmia.w	r4, {r0, r1}
 800329c:	e885 0003 	stmia.w	r5, {r0, r1}
 80032a0:	1d33      	adds	r3, r6, #4
 80032a2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80032a4:	6838      	ldr	r0, [r7, #0]
 80032a6:	f004 fccb 	bl	8007c40 <USB_DevInit>
 80032aa:	4603      	mov	r3, r0
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d005      	beq.n	80032bc <HAL_PCD_Init+0x228>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2202      	movs	r2, #2
 80032b4:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80032b8:	2301      	movs	r3, #1
 80032ba:	e00d      	b.n	80032d8 <HAL_PCD_Init+0x244>
  }

  hpcd->USB_Address = 0U;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2200      	movs	r2, #0
 80032c0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2201      	movs	r2, #1
 80032c8:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	4618      	mov	r0, r3
 80032d2:	f005 fe1a 	bl	8008f0a <USB_DevDisconnect>

  return HAL_OK;
 80032d6:	2300      	movs	r3, #0
}
 80032d8:	4618      	mov	r0, r3
 80032da:	3714      	adds	r7, #20
 80032dc:	46bd      	mov	sp, r7
 80032de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80032e0:	0800f90c 	.word	0x0800f90c

080032e4 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b084      	sub	sp, #16
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80032f8:	2b01      	cmp	r3, #1
 80032fa:	d101      	bne.n	8003300 <HAL_PCD_Start+0x1c>
 80032fc:	2302      	movs	r3, #2
 80032fe:	e020      	b.n	8003342 <HAL_PCD_Start+0x5e>
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2201      	movs	r2, #1
 8003304:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800330c:	2b01      	cmp	r3, #1
 800330e:	d109      	bne.n	8003324 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8003314:	2b01      	cmp	r3, #1
 8003316:	d005      	beq.n	8003324 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800331c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4618      	mov	r0, r3
 800332a:	f004 fc1b 	bl	8007b64 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	4618      	mov	r0, r3
 8003334:	f005 fdc8 	bl	8008ec8 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2200      	movs	r2, #0
 800333c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003340:	2300      	movs	r3, #0
}
 8003342:	4618      	mov	r0, r3
 8003344:	3710      	adds	r7, #16
 8003346:	46bd      	mov	sp, r7
 8003348:	bd80      	pop	{r7, pc}

0800334a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800334a:	b590      	push	{r4, r7, lr}
 800334c:	b08d      	sub	sp, #52	; 0x34
 800334e:	af00      	add	r7, sp, #0
 8003350:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003358:	6a3b      	ldr	r3, [r7, #32]
 800335a:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4618      	mov	r0, r3
 8003362:	f005 fe86 	bl	8009072 <USB_GetMode>
 8003366:	4603      	mov	r3, r0
 8003368:	2b00      	cmp	r3, #0
 800336a:	f040 848a 	bne.w	8003c82 <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	4618      	mov	r0, r3
 8003374:	f005 fdea 	bl	8008f4c <USB_ReadInterrupts>
 8003378:	4603      	mov	r3, r0
 800337a:	2b00      	cmp	r3, #0
 800337c:	f000 8480 	beq.w	8003c80 <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8003380:	69fb      	ldr	r3, [r7, #28]
 8003382:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003386:	689b      	ldr	r3, [r3, #8]
 8003388:	0a1b      	lsrs	r3, r3, #8
 800338a:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	4618      	mov	r0, r3
 800339a:	f005 fdd7 	bl	8008f4c <USB_ReadInterrupts>
 800339e:	4603      	mov	r3, r0
 80033a0:	f003 0302 	and.w	r3, r3, #2
 80033a4:	2b02      	cmp	r3, #2
 80033a6:	d107      	bne.n	80033b8 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	695a      	ldr	r2, [r3, #20]
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f002 0202 	and.w	r2, r2, #2
 80033b6:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4618      	mov	r0, r3
 80033be:	f005 fdc5 	bl	8008f4c <USB_ReadInterrupts>
 80033c2:	4603      	mov	r3, r0
 80033c4:	f003 0310 	and.w	r3, r3, #16
 80033c8:	2b10      	cmp	r3, #16
 80033ca:	d161      	bne.n	8003490 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	699a      	ldr	r2, [r3, #24]
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f022 0210 	bic.w	r2, r2, #16
 80033da:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80033dc:	6a3b      	ldr	r3, [r7, #32]
 80033de:	6a1b      	ldr	r3, [r3, #32]
 80033e0:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80033e2:	69bb      	ldr	r3, [r7, #24]
 80033e4:	f003 020f 	and.w	r2, r3, #15
 80033e8:	4613      	mov	r3, r2
 80033ea:	00db      	lsls	r3, r3, #3
 80033ec:	4413      	add	r3, r2
 80033ee:	009b      	lsls	r3, r3, #2
 80033f0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80033f4:	687a      	ldr	r2, [r7, #4]
 80033f6:	4413      	add	r3, r2
 80033f8:	3304      	adds	r3, #4
 80033fa:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80033fc:	69bb      	ldr	r3, [r7, #24]
 80033fe:	0c5b      	lsrs	r3, r3, #17
 8003400:	f003 030f 	and.w	r3, r3, #15
 8003404:	2b02      	cmp	r3, #2
 8003406:	d124      	bne.n	8003452 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003408:	69ba      	ldr	r2, [r7, #24]
 800340a:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800340e:	4013      	ands	r3, r2
 8003410:	2b00      	cmp	r3, #0
 8003412:	d035      	beq.n	8003480 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003414:	697b      	ldr	r3, [r7, #20]
 8003416:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003418:	69bb      	ldr	r3, [r7, #24]
 800341a:	091b      	lsrs	r3, r3, #4
 800341c:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800341e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003422:	b29b      	uxth	r3, r3
 8003424:	461a      	mov	r2, r3
 8003426:	6a38      	ldr	r0, [r7, #32]
 8003428:	f005 fbfc 	bl	8008c24 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800342c:	697b      	ldr	r3, [r7, #20]
 800342e:	691a      	ldr	r2, [r3, #16]
 8003430:	69bb      	ldr	r3, [r7, #24]
 8003432:	091b      	lsrs	r3, r3, #4
 8003434:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003438:	441a      	add	r2, r3
 800343a:	697b      	ldr	r3, [r7, #20]
 800343c:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800343e:	697b      	ldr	r3, [r7, #20]
 8003440:	6a1a      	ldr	r2, [r3, #32]
 8003442:	69bb      	ldr	r3, [r7, #24]
 8003444:	091b      	lsrs	r3, r3, #4
 8003446:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800344a:	441a      	add	r2, r3
 800344c:	697b      	ldr	r3, [r7, #20]
 800344e:	621a      	str	r2, [r3, #32]
 8003450:	e016      	b.n	8003480 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003452:	69bb      	ldr	r3, [r7, #24]
 8003454:	0c5b      	lsrs	r3, r3, #17
 8003456:	f003 030f 	and.w	r3, r3, #15
 800345a:	2b06      	cmp	r3, #6
 800345c:	d110      	bne.n	8003480 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003464:	2208      	movs	r2, #8
 8003466:	4619      	mov	r1, r3
 8003468:	6a38      	ldr	r0, [r7, #32]
 800346a:	f005 fbdb 	bl	8008c24 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800346e:	697b      	ldr	r3, [r7, #20]
 8003470:	6a1a      	ldr	r2, [r3, #32]
 8003472:	69bb      	ldr	r3, [r7, #24]
 8003474:	091b      	lsrs	r3, r3, #4
 8003476:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800347a:	441a      	add	r2, r3
 800347c:	697b      	ldr	r3, [r7, #20]
 800347e:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	699a      	ldr	r2, [r3, #24]
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f042 0210 	orr.w	r2, r2, #16
 800348e:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4618      	mov	r0, r3
 8003496:	f005 fd59 	bl	8008f4c <USB_ReadInterrupts>
 800349a:	4603      	mov	r3, r0
 800349c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80034a0:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80034a4:	f040 80a7 	bne.w	80035f6 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80034a8:	2300      	movs	r3, #0
 80034aa:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4618      	mov	r0, r3
 80034b2:	f005 fd5e 	bl	8008f72 <USB_ReadDevAllOutEpInterrupt>
 80034b6:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80034b8:	e099      	b.n	80035ee <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80034ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034bc:	f003 0301 	and.w	r3, r3, #1
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	f000 808e 	beq.w	80035e2 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034cc:	b2d2      	uxtb	r2, r2
 80034ce:	4611      	mov	r1, r2
 80034d0:	4618      	mov	r0, r3
 80034d2:	f005 fd82 	bl	8008fda <USB_ReadDevOutEPInterrupt>
 80034d6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80034d8:	693b      	ldr	r3, [r7, #16]
 80034da:	f003 0301 	and.w	r3, r3, #1
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d00c      	beq.n	80034fc <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80034e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034e4:	015a      	lsls	r2, r3, #5
 80034e6:	69fb      	ldr	r3, [r7, #28]
 80034e8:	4413      	add	r3, r2
 80034ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80034ee:	461a      	mov	r2, r3
 80034f0:	2301      	movs	r3, #1
 80034f2:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80034f4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80034f6:	6878      	ldr	r0, [r7, #4]
 80034f8:	f000 fec2 	bl	8004280 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80034fc:	693b      	ldr	r3, [r7, #16]
 80034fe:	f003 0308 	and.w	r3, r3, #8
 8003502:	2b00      	cmp	r3, #0
 8003504:	d00c      	beq.n	8003520 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003508:	015a      	lsls	r2, r3, #5
 800350a:	69fb      	ldr	r3, [r7, #28]
 800350c:	4413      	add	r3, r2
 800350e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003512:	461a      	mov	r2, r3
 8003514:	2308      	movs	r3, #8
 8003516:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003518:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800351a:	6878      	ldr	r0, [r7, #4]
 800351c:	f000 ff98 	bl	8004450 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003520:	693b      	ldr	r3, [r7, #16]
 8003522:	f003 0310 	and.w	r3, r3, #16
 8003526:	2b00      	cmp	r3, #0
 8003528:	d008      	beq.n	800353c <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800352a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800352c:	015a      	lsls	r2, r3, #5
 800352e:	69fb      	ldr	r3, [r7, #28]
 8003530:	4413      	add	r3, r2
 8003532:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003536:	461a      	mov	r2, r3
 8003538:	2310      	movs	r3, #16
 800353a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800353c:	693b      	ldr	r3, [r7, #16]
 800353e:	f003 0302 	and.w	r3, r3, #2
 8003542:	2b00      	cmp	r3, #0
 8003544:	d030      	beq.n	80035a8 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8003546:	6a3b      	ldr	r3, [r7, #32]
 8003548:	695b      	ldr	r3, [r3, #20]
 800354a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800354e:	2b80      	cmp	r3, #128	; 0x80
 8003550:	d109      	bne.n	8003566 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8003552:	69fb      	ldr	r3, [r7, #28]
 8003554:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	69fa      	ldr	r2, [r7, #28]
 800355c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003560:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003564:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8003566:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003568:	4613      	mov	r3, r2
 800356a:	00db      	lsls	r3, r3, #3
 800356c:	4413      	add	r3, r2
 800356e:	009b      	lsls	r3, r3, #2
 8003570:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003574:	687a      	ldr	r2, [r7, #4]
 8003576:	4413      	add	r3, r2
 8003578:	3304      	adds	r3, #4
 800357a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800357c:	697b      	ldr	r3, [r7, #20]
 800357e:	78db      	ldrb	r3, [r3, #3]
 8003580:	2b01      	cmp	r3, #1
 8003582:	d108      	bne.n	8003596 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8003584:	697b      	ldr	r3, [r7, #20]
 8003586:	2200      	movs	r2, #0
 8003588:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800358a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800358c:	b2db      	uxtb	r3, r3
 800358e:	4619      	mov	r1, r3
 8003590:	6878      	ldr	r0, [r7, #4]
 8003592:	f00b f9d7 	bl	800e944 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8003596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003598:	015a      	lsls	r2, r3, #5
 800359a:	69fb      	ldr	r3, [r7, #28]
 800359c:	4413      	add	r3, r2
 800359e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80035a2:	461a      	mov	r2, r3
 80035a4:	2302      	movs	r3, #2
 80035a6:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80035a8:	693b      	ldr	r3, [r7, #16]
 80035aa:	f003 0320 	and.w	r3, r3, #32
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d008      	beq.n	80035c4 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80035b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035b4:	015a      	lsls	r2, r3, #5
 80035b6:	69fb      	ldr	r3, [r7, #28]
 80035b8:	4413      	add	r3, r2
 80035ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80035be:	461a      	mov	r2, r3
 80035c0:	2320      	movs	r3, #32
 80035c2:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80035c4:	693b      	ldr	r3, [r7, #16]
 80035c6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d009      	beq.n	80035e2 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80035ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035d0:	015a      	lsls	r2, r3, #5
 80035d2:	69fb      	ldr	r3, [r7, #28]
 80035d4:	4413      	add	r3, r2
 80035d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80035da:	461a      	mov	r2, r3
 80035dc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80035e0:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80035e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035e4:	3301      	adds	r3, #1
 80035e6:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80035e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035ea:	085b      	lsrs	r3, r3, #1
 80035ec:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80035ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	f47f af62 	bne.w	80034ba <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	4618      	mov	r0, r3
 80035fc:	f005 fca6 	bl	8008f4c <USB_ReadInterrupts>
 8003600:	4603      	mov	r3, r0
 8003602:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003606:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800360a:	f040 80db 	bne.w	80037c4 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4618      	mov	r0, r3
 8003614:	f005 fcc7 	bl	8008fa6 <USB_ReadDevAllInEpInterrupt>
 8003618:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800361a:	2300      	movs	r3, #0
 800361c:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800361e:	e0cd      	b.n	80037bc <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003620:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003622:	f003 0301 	and.w	r3, r3, #1
 8003626:	2b00      	cmp	r3, #0
 8003628:	f000 80c2 	beq.w	80037b0 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003632:	b2d2      	uxtb	r2, r2
 8003634:	4611      	mov	r1, r2
 8003636:	4618      	mov	r0, r3
 8003638:	f005 fced 	bl	8009016 <USB_ReadDevInEPInterrupt>
 800363c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800363e:	693b      	ldr	r3, [r7, #16]
 8003640:	f003 0301 	and.w	r3, r3, #1
 8003644:	2b00      	cmp	r3, #0
 8003646:	d057      	beq.n	80036f8 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800364a:	f003 030f 	and.w	r3, r3, #15
 800364e:	2201      	movs	r2, #1
 8003650:	fa02 f303 	lsl.w	r3, r2, r3
 8003654:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003656:	69fb      	ldr	r3, [r7, #28]
 8003658:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800365c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	43db      	mvns	r3, r3
 8003662:	69f9      	ldr	r1, [r7, #28]
 8003664:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003668:	4013      	ands	r3, r2
 800366a:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800366c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800366e:	015a      	lsls	r2, r3, #5
 8003670:	69fb      	ldr	r3, [r7, #28]
 8003672:	4413      	add	r3, r2
 8003674:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003678:	461a      	mov	r2, r3
 800367a:	2301      	movs	r3, #1
 800367c:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	691b      	ldr	r3, [r3, #16]
 8003682:	2b01      	cmp	r3, #1
 8003684:	d132      	bne.n	80036ec <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003686:	6879      	ldr	r1, [r7, #4]
 8003688:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800368a:	4613      	mov	r3, r2
 800368c:	00db      	lsls	r3, r3, #3
 800368e:	4413      	add	r3, r2
 8003690:	009b      	lsls	r3, r3, #2
 8003692:	440b      	add	r3, r1
 8003694:	334c      	adds	r3, #76	; 0x4c
 8003696:	6819      	ldr	r1, [r3, #0]
 8003698:	6878      	ldr	r0, [r7, #4]
 800369a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800369c:	4613      	mov	r3, r2
 800369e:	00db      	lsls	r3, r3, #3
 80036a0:	4413      	add	r3, r2
 80036a2:	009b      	lsls	r3, r3, #2
 80036a4:	4403      	add	r3, r0
 80036a6:	3348      	adds	r3, #72	; 0x48
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	4419      	add	r1, r3
 80036ac:	6878      	ldr	r0, [r7, #4]
 80036ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036b0:	4613      	mov	r3, r2
 80036b2:	00db      	lsls	r3, r3, #3
 80036b4:	4413      	add	r3, r2
 80036b6:	009b      	lsls	r3, r3, #2
 80036b8:	4403      	add	r3, r0
 80036ba:	334c      	adds	r3, #76	; 0x4c
 80036bc:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80036be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d113      	bne.n	80036ec <HAL_PCD_IRQHandler+0x3a2>
 80036c4:	6879      	ldr	r1, [r7, #4]
 80036c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036c8:	4613      	mov	r3, r2
 80036ca:	00db      	lsls	r3, r3, #3
 80036cc:	4413      	add	r3, r2
 80036ce:	009b      	lsls	r3, r3, #2
 80036d0:	440b      	add	r3, r1
 80036d2:	3354      	adds	r3, #84	; 0x54
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d108      	bne.n	80036ec <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6818      	ldr	r0, [r3, #0]
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80036e4:	461a      	mov	r2, r3
 80036e6:	2101      	movs	r1, #1
 80036e8:	f005 fcf4 	bl	80090d4 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80036ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036ee:	b2db      	uxtb	r3, r3
 80036f0:	4619      	mov	r1, r3
 80036f2:	6878      	ldr	r0, [r7, #4]
 80036f4:	f00b f8ab 	bl	800e84e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80036f8:	693b      	ldr	r3, [r7, #16]
 80036fa:	f003 0308 	and.w	r3, r3, #8
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d008      	beq.n	8003714 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003704:	015a      	lsls	r2, r3, #5
 8003706:	69fb      	ldr	r3, [r7, #28]
 8003708:	4413      	add	r3, r2
 800370a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800370e:	461a      	mov	r2, r3
 8003710:	2308      	movs	r3, #8
 8003712:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003714:	693b      	ldr	r3, [r7, #16]
 8003716:	f003 0310 	and.w	r3, r3, #16
 800371a:	2b00      	cmp	r3, #0
 800371c:	d008      	beq.n	8003730 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800371e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003720:	015a      	lsls	r2, r3, #5
 8003722:	69fb      	ldr	r3, [r7, #28]
 8003724:	4413      	add	r3, r2
 8003726:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800372a:	461a      	mov	r2, r3
 800372c:	2310      	movs	r3, #16
 800372e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003730:	693b      	ldr	r3, [r7, #16]
 8003732:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003736:	2b00      	cmp	r3, #0
 8003738:	d008      	beq.n	800374c <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800373a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800373c:	015a      	lsls	r2, r3, #5
 800373e:	69fb      	ldr	r3, [r7, #28]
 8003740:	4413      	add	r3, r2
 8003742:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003746:	461a      	mov	r2, r3
 8003748:	2340      	movs	r3, #64	; 0x40
 800374a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800374c:	693b      	ldr	r3, [r7, #16]
 800374e:	f003 0302 	and.w	r3, r3, #2
 8003752:	2b00      	cmp	r3, #0
 8003754:	d023      	beq.n	800379e <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8003756:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003758:	6a38      	ldr	r0, [r7, #32]
 800375a:	f004 fbd5 	bl	8007f08 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800375e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003760:	4613      	mov	r3, r2
 8003762:	00db      	lsls	r3, r3, #3
 8003764:	4413      	add	r3, r2
 8003766:	009b      	lsls	r3, r3, #2
 8003768:	3338      	adds	r3, #56	; 0x38
 800376a:	687a      	ldr	r2, [r7, #4]
 800376c:	4413      	add	r3, r2
 800376e:	3304      	adds	r3, #4
 8003770:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003772:	697b      	ldr	r3, [r7, #20]
 8003774:	78db      	ldrb	r3, [r3, #3]
 8003776:	2b01      	cmp	r3, #1
 8003778:	d108      	bne.n	800378c <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800377a:	697b      	ldr	r3, [r7, #20]
 800377c:	2200      	movs	r2, #0
 800377e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003780:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003782:	b2db      	uxtb	r3, r3
 8003784:	4619      	mov	r1, r3
 8003786:	6878      	ldr	r0, [r7, #4]
 8003788:	f00b f8ee 	bl	800e968 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800378c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800378e:	015a      	lsls	r2, r3, #5
 8003790:	69fb      	ldr	r3, [r7, #28]
 8003792:	4413      	add	r3, r2
 8003794:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003798:	461a      	mov	r2, r3
 800379a:	2302      	movs	r3, #2
 800379c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800379e:	693b      	ldr	r3, [r7, #16]
 80037a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d003      	beq.n	80037b0 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80037a8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80037aa:	6878      	ldr	r0, [r7, #4]
 80037ac:	f000 fcdb 	bl	8004166 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80037b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037b2:	3301      	adds	r3, #1
 80037b4:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80037b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037b8:	085b      	lsrs	r3, r3, #1
 80037ba:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80037bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037be:	2b00      	cmp	r3, #0
 80037c0:	f47f af2e 	bne.w	8003620 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4618      	mov	r0, r3
 80037ca:	f005 fbbf 	bl	8008f4c <USB_ReadInterrupts>
 80037ce:	4603      	mov	r3, r0
 80037d0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80037d4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80037d8:	d122      	bne.n	8003820 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80037da:	69fb      	ldr	r3, [r7, #28]
 80037dc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80037e0:	685b      	ldr	r3, [r3, #4]
 80037e2:	69fa      	ldr	r2, [r7, #28]
 80037e4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80037e8:	f023 0301 	bic.w	r3, r3, #1
 80037ec:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 80037f4:	2b01      	cmp	r3, #1
 80037f6:	d108      	bne.n	800380a <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2200      	movs	r2, #0
 80037fc:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003800:	2100      	movs	r1, #0
 8003802:	6878      	ldr	r0, [r7, #4]
 8003804:	f000 fec2 	bl	800458c <HAL_PCDEx_LPM_Callback>
 8003808:	e002      	b.n	8003810 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800380a:	6878      	ldr	r0, [r7, #4]
 800380c:	f00b f88c 	bl	800e928 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	695a      	ldr	r2, [r3, #20]
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800381e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4618      	mov	r0, r3
 8003826:	f005 fb91 	bl	8008f4c <USB_ReadInterrupts>
 800382a:	4603      	mov	r3, r0
 800382c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003830:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003834:	d112      	bne.n	800385c <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003836:	69fb      	ldr	r3, [r7, #28]
 8003838:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800383c:	689b      	ldr	r3, [r3, #8]
 800383e:	f003 0301 	and.w	r3, r3, #1
 8003842:	2b01      	cmp	r3, #1
 8003844:	d102      	bne.n	800384c <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003846:	6878      	ldr	r0, [r7, #4]
 8003848:	f00b f848 	bl	800e8dc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	695a      	ldr	r2, [r3, #20]
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 800385a:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4618      	mov	r0, r3
 8003862:	f005 fb73 	bl	8008f4c <USB_ReadInterrupts>
 8003866:	4603      	mov	r3, r0
 8003868:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800386c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003870:	f040 80b7 	bne.w	80039e2 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003874:	69fb      	ldr	r3, [r7, #28]
 8003876:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800387a:	685b      	ldr	r3, [r3, #4]
 800387c:	69fa      	ldr	r2, [r7, #28]
 800387e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003882:	f023 0301 	bic.w	r3, r3, #1
 8003886:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	2110      	movs	r1, #16
 800388e:	4618      	mov	r0, r3
 8003890:	f004 fb3a 	bl	8007f08 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003894:	2300      	movs	r3, #0
 8003896:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003898:	e046      	b.n	8003928 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800389a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800389c:	015a      	lsls	r2, r3, #5
 800389e:	69fb      	ldr	r3, [r7, #28]
 80038a0:	4413      	add	r3, r2
 80038a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80038a6:	461a      	mov	r2, r3
 80038a8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80038ac:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80038ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038b0:	015a      	lsls	r2, r3, #5
 80038b2:	69fb      	ldr	r3, [r7, #28]
 80038b4:	4413      	add	r3, r2
 80038b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80038be:	0151      	lsls	r1, r2, #5
 80038c0:	69fa      	ldr	r2, [r7, #28]
 80038c2:	440a      	add	r2, r1
 80038c4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80038c8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80038cc:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80038ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038d0:	015a      	lsls	r2, r3, #5
 80038d2:	69fb      	ldr	r3, [r7, #28]
 80038d4:	4413      	add	r3, r2
 80038d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80038da:	461a      	mov	r2, r3
 80038dc:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80038e0:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80038e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038e4:	015a      	lsls	r2, r3, #5
 80038e6:	69fb      	ldr	r3, [r7, #28]
 80038e8:	4413      	add	r3, r2
 80038ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80038f2:	0151      	lsls	r1, r2, #5
 80038f4:	69fa      	ldr	r2, [r7, #28]
 80038f6:	440a      	add	r2, r1
 80038f8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80038fc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003900:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003902:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003904:	015a      	lsls	r2, r3, #5
 8003906:	69fb      	ldr	r3, [r7, #28]
 8003908:	4413      	add	r3, r2
 800390a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003912:	0151      	lsls	r1, r2, #5
 8003914:	69fa      	ldr	r2, [r7, #28]
 8003916:	440a      	add	r2, r1
 8003918:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800391c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003920:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003922:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003924:	3301      	adds	r3, #1
 8003926:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800392e:	429a      	cmp	r2, r3
 8003930:	d3b3      	bcc.n	800389a <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003932:	69fb      	ldr	r3, [r7, #28]
 8003934:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003938:	69db      	ldr	r3, [r3, #28]
 800393a:	69fa      	ldr	r2, [r7, #28]
 800393c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003940:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8003944:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800394a:	2b00      	cmp	r3, #0
 800394c:	d016      	beq.n	800397c <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800394e:	69fb      	ldr	r3, [r7, #28]
 8003950:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003954:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003958:	69fa      	ldr	r2, [r7, #28]
 800395a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800395e:	f043 030b 	orr.w	r3, r3, #11
 8003962:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003966:	69fb      	ldr	r3, [r7, #28]
 8003968:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800396c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800396e:	69fa      	ldr	r2, [r7, #28]
 8003970:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003974:	f043 030b 	orr.w	r3, r3, #11
 8003978:	6453      	str	r3, [r2, #68]	; 0x44
 800397a:	e015      	b.n	80039a8 <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800397c:	69fb      	ldr	r3, [r7, #28]
 800397e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003982:	695b      	ldr	r3, [r3, #20]
 8003984:	69fa      	ldr	r2, [r7, #28]
 8003986:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800398a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800398e:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8003992:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003994:	69fb      	ldr	r3, [r7, #28]
 8003996:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800399a:	691b      	ldr	r3, [r3, #16]
 800399c:	69fa      	ldr	r2, [r7, #28]
 800399e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80039a2:	f043 030b 	orr.w	r3, r3, #11
 80039a6:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80039a8:	69fb      	ldr	r3, [r7, #28]
 80039aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	69fa      	ldr	r2, [r7, #28]
 80039b2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80039b6:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80039ba:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6818      	ldr	r0, [r3, #0]
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	691b      	ldr	r3, [r3, #16]
 80039c4:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80039cc:	461a      	mov	r2, r3
 80039ce:	f005 fb81 	bl	80090d4 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	695a      	ldr	r2, [r3, #20]
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80039e0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	4618      	mov	r0, r3
 80039e8:	f005 fab0 	bl	8008f4c <USB_ReadInterrupts>
 80039ec:	4603      	mov	r3, r0
 80039ee:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80039f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80039f6:	d124      	bne.n	8003a42 <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	4618      	mov	r0, r3
 80039fe:	f005 fb46 	bl	800908e <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	4618      	mov	r0, r3
 8003a08:	f004 fafb 	bl	8008002 <USB_GetDevSpeed>
 8003a0c:	4603      	mov	r3, r0
 8003a0e:	461a      	mov	r2, r3
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681c      	ldr	r4, [r3, #0]
 8003a18:	f001 fb40 	bl	800509c <HAL_RCC_GetHCLKFreq>
 8003a1c:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003a22:	b2db      	uxtb	r3, r3
 8003a24:	461a      	mov	r2, r3
 8003a26:	4620      	mov	r0, r4
 8003a28:	f003 fffa 	bl	8007a20 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003a2c:	6878      	ldr	r0, [r7, #4]
 8003a2e:	f00a ff36 	bl	800e89e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	695a      	ldr	r2, [r3, #20]
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8003a40:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4618      	mov	r0, r3
 8003a48:	f005 fa80 	bl	8008f4c <USB_ReadInterrupts>
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	f003 0308 	and.w	r3, r3, #8
 8003a52:	2b08      	cmp	r3, #8
 8003a54:	d10a      	bne.n	8003a6c <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003a56:	6878      	ldr	r0, [r7, #4]
 8003a58:	f00a ff13 	bl	800e882 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	695a      	ldr	r2, [r3, #20]
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f002 0208 	and.w	r2, r2, #8
 8003a6a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	4618      	mov	r0, r3
 8003a72:	f005 fa6b 	bl	8008f4c <USB_ReadInterrupts>
 8003a76:	4603      	mov	r3, r0
 8003a78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a7c:	2b80      	cmp	r3, #128	; 0x80
 8003a7e:	d122      	bne.n	8003ac6 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8003a80:	6a3b      	ldr	r3, [r7, #32]
 8003a82:	699b      	ldr	r3, [r3, #24]
 8003a84:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003a88:	6a3b      	ldr	r3, [r7, #32]
 8003a8a:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	627b      	str	r3, [r7, #36]	; 0x24
 8003a90:	e014      	b.n	8003abc <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8003a92:	6879      	ldr	r1, [r7, #4]
 8003a94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a96:	4613      	mov	r3, r2
 8003a98:	00db      	lsls	r3, r3, #3
 8003a9a:	4413      	add	r3, r2
 8003a9c:	009b      	lsls	r3, r3, #2
 8003a9e:	440b      	add	r3, r1
 8003aa0:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8003aa4:	781b      	ldrb	r3, [r3, #0]
 8003aa6:	2b01      	cmp	r3, #1
 8003aa8:	d105      	bne.n	8003ab6 <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8003aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aac:	b2db      	uxtb	r3, r3
 8003aae:	4619      	mov	r1, r3
 8003ab0:	6878      	ldr	r0, [r7, #4]
 8003ab2:	f000 fb27 	bl	8004104 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ab8:	3301      	adds	r3, #1
 8003aba:	627b      	str	r3, [r7, #36]	; 0x24
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	685b      	ldr	r3, [r3, #4]
 8003ac0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ac2:	429a      	cmp	r2, r3
 8003ac4:	d3e5      	bcc.n	8003a92 <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	4618      	mov	r0, r3
 8003acc:	f005 fa3e 	bl	8008f4c <USB_ReadInterrupts>
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003ad6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003ada:	d13b      	bne.n	8003b54 <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003adc:	2301      	movs	r3, #1
 8003ade:	627b      	str	r3, [r7, #36]	; 0x24
 8003ae0:	e02b      	b.n	8003b3a <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8003ae2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ae4:	015a      	lsls	r2, r3, #5
 8003ae6:	69fb      	ldr	r3, [r7, #28]
 8003ae8:	4413      	add	r3, r2
 8003aea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003af2:	6879      	ldr	r1, [r7, #4]
 8003af4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003af6:	4613      	mov	r3, r2
 8003af8:	00db      	lsls	r3, r3, #3
 8003afa:	4413      	add	r3, r2
 8003afc:	009b      	lsls	r3, r3, #2
 8003afe:	440b      	add	r3, r1
 8003b00:	3340      	adds	r3, #64	; 0x40
 8003b02:	781b      	ldrb	r3, [r3, #0]
 8003b04:	2b01      	cmp	r3, #1
 8003b06:	d115      	bne.n	8003b34 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8003b08:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	da12      	bge.n	8003b34 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8003b0e:	6879      	ldr	r1, [r7, #4]
 8003b10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b12:	4613      	mov	r3, r2
 8003b14:	00db      	lsls	r3, r3, #3
 8003b16:	4413      	add	r3, r2
 8003b18:	009b      	lsls	r3, r3, #2
 8003b1a:	440b      	add	r3, r1
 8003b1c:	333f      	adds	r3, #63	; 0x3f
 8003b1e:	2201      	movs	r2, #1
 8003b20:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8003b22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b24:	b2db      	uxtb	r3, r3
 8003b26:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003b2a:	b2db      	uxtb	r3, r3
 8003b2c:	4619      	mov	r1, r3
 8003b2e:	6878      	ldr	r0, [r7, #4]
 8003b30:	f000 fae8 	bl	8004104 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b36:	3301      	adds	r3, #1
 8003b38:	627b      	str	r3, [r7, #36]	; 0x24
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b40:	429a      	cmp	r2, r3
 8003b42:	d3ce      	bcc.n	8003ae2 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	695a      	ldr	r2, [r3, #20]
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8003b52:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	4618      	mov	r0, r3
 8003b5a:	f005 f9f7 	bl	8008f4c <USB_ReadInterrupts>
 8003b5e:	4603      	mov	r3, r0
 8003b60:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003b64:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003b68:	d155      	bne.n	8003c16 <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	627b      	str	r3, [r7, #36]	; 0x24
 8003b6e:	e045      	b.n	8003bfc <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8003b70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b72:	015a      	lsls	r2, r3, #5
 8003b74:	69fb      	ldr	r3, [r7, #28]
 8003b76:	4413      	add	r3, r2
 8003b78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003b80:	6879      	ldr	r1, [r7, #4]
 8003b82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b84:	4613      	mov	r3, r2
 8003b86:	00db      	lsls	r3, r3, #3
 8003b88:	4413      	add	r3, r2
 8003b8a:	009b      	lsls	r3, r3, #2
 8003b8c:	440b      	add	r3, r1
 8003b8e:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8003b92:	781b      	ldrb	r3, [r3, #0]
 8003b94:	2b01      	cmp	r3, #1
 8003b96:	d12e      	bne.n	8003bf6 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003b98:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	da2b      	bge.n	8003bf6 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8003b9e:	69bb      	ldr	r3, [r7, #24]
 8003ba0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8003baa:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003bae:	429a      	cmp	r2, r3
 8003bb0:	d121      	bne.n	8003bf6 <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8003bb2:	6879      	ldr	r1, [r7, #4]
 8003bb4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bb6:	4613      	mov	r3, r2
 8003bb8:	00db      	lsls	r3, r3, #3
 8003bba:	4413      	add	r3, r2
 8003bbc:	009b      	lsls	r3, r3, #2
 8003bbe:	440b      	add	r3, r1
 8003bc0:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8003bc4:	2201      	movs	r2, #1
 8003bc6:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8003bc8:	6a3b      	ldr	r3, [r7, #32]
 8003bca:	699b      	ldr	r3, [r3, #24]
 8003bcc:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8003bd0:	6a3b      	ldr	r3, [r7, #32]
 8003bd2:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8003bd4:	6a3b      	ldr	r3, [r7, #32]
 8003bd6:	695b      	ldr	r3, [r3, #20]
 8003bd8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d10a      	bne.n	8003bf6 <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8003be0:	69fb      	ldr	r3, [r7, #28]
 8003be2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003be6:	685b      	ldr	r3, [r3, #4]
 8003be8:	69fa      	ldr	r2, [r7, #28]
 8003bea:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003bee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003bf2:	6053      	str	r3, [r2, #4]
            break;
 8003bf4:	e007      	b.n	8003c06 <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003bf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bf8:	3301      	adds	r3, #1
 8003bfa:	627b      	str	r3, [r7, #36]	; 0x24
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c02:	429a      	cmp	r2, r3
 8003c04:	d3b4      	bcc.n	8003b70 <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	695a      	ldr	r2, [r3, #20]
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8003c14:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	f005 f996 	bl	8008f4c <USB_ReadInterrupts>
 8003c20:	4603      	mov	r3, r0
 8003c22:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003c26:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c2a:	d10a      	bne.n	8003c42 <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003c2c:	6878      	ldr	r0, [r7, #4]
 8003c2e:	f00a fead 	bl	800e98c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	695a      	ldr	r2, [r3, #20]
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8003c40:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	4618      	mov	r0, r3
 8003c48:	f005 f980 	bl	8008f4c <USB_ReadInterrupts>
 8003c4c:	4603      	mov	r3, r0
 8003c4e:	f003 0304 	and.w	r3, r3, #4
 8003c52:	2b04      	cmp	r3, #4
 8003c54:	d115      	bne.n	8003c82 <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	685b      	ldr	r3, [r3, #4]
 8003c5c:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003c5e:	69bb      	ldr	r3, [r7, #24]
 8003c60:	f003 0304 	and.w	r3, r3, #4
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d002      	beq.n	8003c6e <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003c68:	6878      	ldr	r0, [r7, #4]
 8003c6a:	f00a fe9d 	bl	800e9a8 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	6859      	ldr	r1, [r3, #4]
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	69ba      	ldr	r2, [r7, #24]
 8003c7a:	430a      	orrs	r2, r1
 8003c7c:	605a      	str	r2, [r3, #4]
 8003c7e:	e000      	b.n	8003c82 <HAL_PCD_IRQHandler+0x938>
      return;
 8003c80:	bf00      	nop
    }
  }
}
 8003c82:	3734      	adds	r7, #52	; 0x34
 8003c84:	46bd      	mov	sp, r7
 8003c86:	bd90      	pop	{r4, r7, pc}

08003c88 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b082      	sub	sp, #8
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
 8003c90:	460b      	mov	r3, r1
 8003c92:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003c9a:	2b01      	cmp	r3, #1
 8003c9c:	d101      	bne.n	8003ca2 <HAL_PCD_SetAddress+0x1a>
 8003c9e:	2302      	movs	r3, #2
 8003ca0:	e013      	b.n	8003cca <HAL_PCD_SetAddress+0x42>
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	2201      	movs	r2, #1
 8003ca6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	78fa      	ldrb	r2, [r7, #3]
 8003cae:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	78fa      	ldrb	r2, [r7, #3]
 8003cb8:	4611      	mov	r1, r2
 8003cba:	4618      	mov	r0, r3
 8003cbc:	f005 f8de 	bl	8008e7c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003cc8:	2300      	movs	r3, #0
}
 8003cca:	4618      	mov	r0, r3
 8003ccc:	3708      	adds	r7, #8
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bd80      	pop	{r7, pc}

08003cd2 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003cd2:	b580      	push	{r7, lr}
 8003cd4:	b084      	sub	sp, #16
 8003cd6:	af00      	add	r7, sp, #0
 8003cd8:	6078      	str	r0, [r7, #4]
 8003cda:	4608      	mov	r0, r1
 8003cdc:	4611      	mov	r1, r2
 8003cde:	461a      	mov	r2, r3
 8003ce0:	4603      	mov	r3, r0
 8003ce2:	70fb      	strb	r3, [r7, #3]
 8003ce4:	460b      	mov	r3, r1
 8003ce6:	803b      	strh	r3, [r7, #0]
 8003ce8:	4613      	mov	r3, r2
 8003cea:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003cec:	2300      	movs	r3, #0
 8003cee:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003cf0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	da0f      	bge.n	8003d18 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003cf8:	78fb      	ldrb	r3, [r7, #3]
 8003cfa:	f003 020f 	and.w	r2, r3, #15
 8003cfe:	4613      	mov	r3, r2
 8003d00:	00db      	lsls	r3, r3, #3
 8003d02:	4413      	add	r3, r2
 8003d04:	009b      	lsls	r3, r3, #2
 8003d06:	3338      	adds	r3, #56	; 0x38
 8003d08:	687a      	ldr	r2, [r7, #4]
 8003d0a:	4413      	add	r3, r2
 8003d0c:	3304      	adds	r3, #4
 8003d0e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	2201      	movs	r2, #1
 8003d14:	705a      	strb	r2, [r3, #1]
 8003d16:	e00f      	b.n	8003d38 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003d18:	78fb      	ldrb	r3, [r7, #3]
 8003d1a:	f003 020f 	and.w	r2, r3, #15
 8003d1e:	4613      	mov	r3, r2
 8003d20:	00db      	lsls	r3, r3, #3
 8003d22:	4413      	add	r3, r2
 8003d24:	009b      	lsls	r3, r3, #2
 8003d26:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003d2a:	687a      	ldr	r2, [r7, #4]
 8003d2c:	4413      	add	r3, r2
 8003d2e:	3304      	adds	r3, #4
 8003d30:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	2200      	movs	r2, #0
 8003d36:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003d38:	78fb      	ldrb	r3, [r7, #3]
 8003d3a:	f003 030f 	and.w	r3, r3, #15
 8003d3e:	b2da      	uxtb	r2, r3
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003d44:	883a      	ldrh	r2, [r7, #0]
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	78ba      	ldrb	r2, [r7, #2]
 8003d4e:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	785b      	ldrb	r3, [r3, #1]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d004      	beq.n	8003d62 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	781b      	ldrb	r3, [r3, #0]
 8003d5c:	b29a      	uxth	r2, r3
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003d62:	78bb      	ldrb	r3, [r7, #2]
 8003d64:	2b02      	cmp	r3, #2
 8003d66:	d102      	bne.n	8003d6e <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003d74:	2b01      	cmp	r3, #1
 8003d76:	d101      	bne.n	8003d7c <HAL_PCD_EP_Open+0xaa>
 8003d78:	2302      	movs	r3, #2
 8003d7a:	e00e      	b.n	8003d9a <HAL_PCD_EP_Open+0xc8>
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2201      	movs	r2, #1
 8003d80:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	68f9      	ldr	r1, [r7, #12]
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	f004 f95e 	bl	800804c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2200      	movs	r2, #0
 8003d94:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8003d98:	7afb      	ldrb	r3, [r7, #11]
}
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	3710      	adds	r7, #16
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	bd80      	pop	{r7, pc}

08003da2 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003da2:	b580      	push	{r7, lr}
 8003da4:	b084      	sub	sp, #16
 8003da6:	af00      	add	r7, sp, #0
 8003da8:	6078      	str	r0, [r7, #4]
 8003daa:	460b      	mov	r3, r1
 8003dac:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003dae:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	da0f      	bge.n	8003dd6 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003db6:	78fb      	ldrb	r3, [r7, #3]
 8003db8:	f003 020f 	and.w	r2, r3, #15
 8003dbc:	4613      	mov	r3, r2
 8003dbe:	00db      	lsls	r3, r3, #3
 8003dc0:	4413      	add	r3, r2
 8003dc2:	009b      	lsls	r3, r3, #2
 8003dc4:	3338      	adds	r3, #56	; 0x38
 8003dc6:	687a      	ldr	r2, [r7, #4]
 8003dc8:	4413      	add	r3, r2
 8003dca:	3304      	adds	r3, #4
 8003dcc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	2201      	movs	r2, #1
 8003dd2:	705a      	strb	r2, [r3, #1]
 8003dd4:	e00f      	b.n	8003df6 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003dd6:	78fb      	ldrb	r3, [r7, #3]
 8003dd8:	f003 020f 	and.w	r2, r3, #15
 8003ddc:	4613      	mov	r3, r2
 8003dde:	00db      	lsls	r3, r3, #3
 8003de0:	4413      	add	r3, r2
 8003de2:	009b      	lsls	r3, r3, #2
 8003de4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003de8:	687a      	ldr	r2, [r7, #4]
 8003dea:	4413      	add	r3, r2
 8003dec:	3304      	adds	r3, #4
 8003dee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	2200      	movs	r2, #0
 8003df4:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8003df6:	78fb      	ldrb	r3, [r7, #3]
 8003df8:	f003 030f 	and.w	r3, r3, #15
 8003dfc:	b2da      	uxtb	r2, r3
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003e08:	2b01      	cmp	r3, #1
 8003e0a:	d101      	bne.n	8003e10 <HAL_PCD_EP_Close+0x6e>
 8003e0c:	2302      	movs	r3, #2
 8003e0e:	e00e      	b.n	8003e2e <HAL_PCD_EP_Close+0x8c>
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2201      	movs	r2, #1
 8003e14:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	68f9      	ldr	r1, [r7, #12]
 8003e1e:	4618      	mov	r0, r3
 8003e20:	f004 f99c 	bl	800815c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2200      	movs	r2, #0
 8003e28:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8003e2c:	2300      	movs	r3, #0
}
 8003e2e:	4618      	mov	r0, r3
 8003e30:	3710      	adds	r7, #16
 8003e32:	46bd      	mov	sp, r7
 8003e34:	bd80      	pop	{r7, pc}

08003e36 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003e36:	b580      	push	{r7, lr}
 8003e38:	b086      	sub	sp, #24
 8003e3a:	af00      	add	r7, sp, #0
 8003e3c:	60f8      	str	r0, [r7, #12]
 8003e3e:	607a      	str	r2, [r7, #4]
 8003e40:	603b      	str	r3, [r7, #0]
 8003e42:	460b      	mov	r3, r1
 8003e44:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003e46:	7afb      	ldrb	r3, [r7, #11]
 8003e48:	f003 020f 	and.w	r2, r3, #15
 8003e4c:	4613      	mov	r3, r2
 8003e4e:	00db      	lsls	r3, r3, #3
 8003e50:	4413      	add	r3, r2
 8003e52:	009b      	lsls	r3, r3, #2
 8003e54:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003e58:	68fa      	ldr	r2, [r7, #12]
 8003e5a:	4413      	add	r3, r2
 8003e5c:	3304      	adds	r3, #4
 8003e5e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003e60:	697b      	ldr	r3, [r7, #20]
 8003e62:	687a      	ldr	r2, [r7, #4]
 8003e64:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8003e66:	697b      	ldr	r3, [r7, #20]
 8003e68:	683a      	ldr	r2, [r7, #0]
 8003e6a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003e6c:	697b      	ldr	r3, [r7, #20]
 8003e6e:	2200      	movs	r2, #0
 8003e70:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8003e72:	697b      	ldr	r3, [r7, #20]
 8003e74:	2200      	movs	r2, #0
 8003e76:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003e78:	7afb      	ldrb	r3, [r7, #11]
 8003e7a:	f003 030f 	and.w	r3, r3, #15
 8003e7e:	b2da      	uxtb	r2, r3
 8003e80:	697b      	ldr	r3, [r7, #20]
 8003e82:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	691b      	ldr	r3, [r3, #16]
 8003e88:	2b01      	cmp	r3, #1
 8003e8a:	d102      	bne.n	8003e92 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003e8c:	687a      	ldr	r2, [r7, #4]
 8003e8e:	697b      	ldr	r3, [r7, #20]
 8003e90:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003e92:	7afb      	ldrb	r3, [r7, #11]
 8003e94:	f003 030f 	and.w	r3, r3, #15
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d109      	bne.n	8003eb0 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	6818      	ldr	r0, [r3, #0]
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	691b      	ldr	r3, [r3, #16]
 8003ea4:	b2db      	uxtb	r3, r3
 8003ea6:	461a      	mov	r2, r3
 8003ea8:	6979      	ldr	r1, [r7, #20]
 8003eaa:	f004 fc7b 	bl	80087a4 <USB_EP0StartXfer>
 8003eae:	e008      	b.n	8003ec2 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	6818      	ldr	r0, [r3, #0]
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	691b      	ldr	r3, [r3, #16]
 8003eb8:	b2db      	uxtb	r3, r3
 8003eba:	461a      	mov	r2, r3
 8003ebc:	6979      	ldr	r1, [r7, #20]
 8003ebe:	f004 fa29 	bl	8008314 <USB_EPStartXfer>
  }

  return HAL_OK;
 8003ec2:	2300      	movs	r3, #0
}
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	3718      	adds	r7, #24
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	bd80      	pop	{r7, pc}

08003ecc <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003ecc:	b480      	push	{r7}
 8003ece:	b083      	sub	sp, #12
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
 8003ed4:	460b      	mov	r3, r1
 8003ed6:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003ed8:	78fb      	ldrb	r3, [r7, #3]
 8003eda:	f003 020f 	and.w	r2, r3, #15
 8003ede:	6879      	ldr	r1, [r7, #4]
 8003ee0:	4613      	mov	r3, r2
 8003ee2:	00db      	lsls	r3, r3, #3
 8003ee4:	4413      	add	r3, r2
 8003ee6:	009b      	lsls	r3, r3, #2
 8003ee8:	440b      	add	r3, r1
 8003eea:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8003eee:	681b      	ldr	r3, [r3, #0]
}
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	370c      	adds	r7, #12
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efa:	4770      	bx	lr

08003efc <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b086      	sub	sp, #24
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	60f8      	str	r0, [r7, #12]
 8003f04:	607a      	str	r2, [r7, #4]
 8003f06:	603b      	str	r3, [r7, #0]
 8003f08:	460b      	mov	r3, r1
 8003f0a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003f0c:	7afb      	ldrb	r3, [r7, #11]
 8003f0e:	f003 020f 	and.w	r2, r3, #15
 8003f12:	4613      	mov	r3, r2
 8003f14:	00db      	lsls	r3, r3, #3
 8003f16:	4413      	add	r3, r2
 8003f18:	009b      	lsls	r3, r3, #2
 8003f1a:	3338      	adds	r3, #56	; 0x38
 8003f1c:	68fa      	ldr	r2, [r7, #12]
 8003f1e:	4413      	add	r3, r2
 8003f20:	3304      	adds	r3, #4
 8003f22:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003f24:	697b      	ldr	r3, [r7, #20]
 8003f26:	687a      	ldr	r2, [r7, #4]
 8003f28:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8003f2a:	697b      	ldr	r3, [r7, #20]
 8003f2c:	683a      	ldr	r2, [r7, #0]
 8003f2e:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003f30:	697b      	ldr	r3, [r7, #20]
 8003f32:	2200      	movs	r2, #0
 8003f34:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8003f36:	697b      	ldr	r3, [r7, #20]
 8003f38:	2201      	movs	r2, #1
 8003f3a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003f3c:	7afb      	ldrb	r3, [r7, #11]
 8003f3e:	f003 030f 	and.w	r3, r3, #15
 8003f42:	b2da      	uxtb	r2, r3
 8003f44:	697b      	ldr	r3, [r7, #20]
 8003f46:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	691b      	ldr	r3, [r3, #16]
 8003f4c:	2b01      	cmp	r3, #1
 8003f4e:	d102      	bne.n	8003f56 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003f50:	687a      	ldr	r2, [r7, #4]
 8003f52:	697b      	ldr	r3, [r7, #20]
 8003f54:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003f56:	7afb      	ldrb	r3, [r7, #11]
 8003f58:	f003 030f 	and.w	r3, r3, #15
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d109      	bne.n	8003f74 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	6818      	ldr	r0, [r3, #0]
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	691b      	ldr	r3, [r3, #16]
 8003f68:	b2db      	uxtb	r3, r3
 8003f6a:	461a      	mov	r2, r3
 8003f6c:	6979      	ldr	r1, [r7, #20]
 8003f6e:	f004 fc19 	bl	80087a4 <USB_EP0StartXfer>
 8003f72:	e008      	b.n	8003f86 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	6818      	ldr	r0, [r3, #0]
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	691b      	ldr	r3, [r3, #16]
 8003f7c:	b2db      	uxtb	r3, r3
 8003f7e:	461a      	mov	r2, r3
 8003f80:	6979      	ldr	r1, [r7, #20]
 8003f82:	f004 f9c7 	bl	8008314 <USB_EPStartXfer>
  }

  return HAL_OK;
 8003f86:	2300      	movs	r3, #0
}
 8003f88:	4618      	mov	r0, r3
 8003f8a:	3718      	adds	r7, #24
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	bd80      	pop	{r7, pc}

08003f90 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b084      	sub	sp, #16
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
 8003f98:	460b      	mov	r3, r1
 8003f9a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003f9c:	78fb      	ldrb	r3, [r7, #3]
 8003f9e:	f003 020f 	and.w	r2, r3, #15
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	429a      	cmp	r2, r3
 8003fa8:	d901      	bls.n	8003fae <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003faa:	2301      	movs	r3, #1
 8003fac:	e050      	b.n	8004050 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003fae:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	da0f      	bge.n	8003fd6 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003fb6:	78fb      	ldrb	r3, [r7, #3]
 8003fb8:	f003 020f 	and.w	r2, r3, #15
 8003fbc:	4613      	mov	r3, r2
 8003fbe:	00db      	lsls	r3, r3, #3
 8003fc0:	4413      	add	r3, r2
 8003fc2:	009b      	lsls	r3, r3, #2
 8003fc4:	3338      	adds	r3, #56	; 0x38
 8003fc6:	687a      	ldr	r2, [r7, #4]
 8003fc8:	4413      	add	r3, r2
 8003fca:	3304      	adds	r3, #4
 8003fcc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	2201      	movs	r2, #1
 8003fd2:	705a      	strb	r2, [r3, #1]
 8003fd4:	e00d      	b.n	8003ff2 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003fd6:	78fa      	ldrb	r2, [r7, #3]
 8003fd8:	4613      	mov	r3, r2
 8003fda:	00db      	lsls	r3, r3, #3
 8003fdc:	4413      	add	r3, r2
 8003fde:	009b      	lsls	r3, r3, #2
 8003fe0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003fe4:	687a      	ldr	r2, [r7, #4]
 8003fe6:	4413      	add	r3, r2
 8003fe8:	3304      	adds	r3, #4
 8003fea:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	2200      	movs	r2, #0
 8003ff0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	2201      	movs	r2, #1
 8003ff6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003ff8:	78fb      	ldrb	r3, [r7, #3]
 8003ffa:	f003 030f 	and.w	r3, r3, #15
 8003ffe:	b2da      	uxtb	r2, r3
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800400a:	2b01      	cmp	r3, #1
 800400c:	d101      	bne.n	8004012 <HAL_PCD_EP_SetStall+0x82>
 800400e:	2302      	movs	r3, #2
 8004010:	e01e      	b.n	8004050 <HAL_PCD_EP_SetStall+0xc0>
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2201      	movs	r2, #1
 8004016:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	68f9      	ldr	r1, [r7, #12]
 8004020:	4618      	mov	r0, r3
 8004022:	f004 fe57 	bl	8008cd4 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004026:	78fb      	ldrb	r3, [r7, #3]
 8004028:	f003 030f 	and.w	r3, r3, #15
 800402c:	2b00      	cmp	r3, #0
 800402e:	d10a      	bne.n	8004046 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6818      	ldr	r0, [r3, #0]
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	691b      	ldr	r3, [r3, #16]
 8004038:	b2d9      	uxtb	r1, r3
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004040:	461a      	mov	r2, r3
 8004042:	f005 f847 	bl	80090d4 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2200      	movs	r2, #0
 800404a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800404e:	2300      	movs	r3, #0
}
 8004050:	4618      	mov	r0, r3
 8004052:	3710      	adds	r7, #16
 8004054:	46bd      	mov	sp, r7
 8004056:	bd80      	pop	{r7, pc}

08004058 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b084      	sub	sp, #16
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
 8004060:	460b      	mov	r3, r1
 8004062:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004064:	78fb      	ldrb	r3, [r7, #3]
 8004066:	f003 020f 	and.w	r2, r3, #15
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	685b      	ldr	r3, [r3, #4]
 800406e:	429a      	cmp	r2, r3
 8004070:	d901      	bls.n	8004076 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004072:	2301      	movs	r3, #1
 8004074:	e042      	b.n	80040fc <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004076:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800407a:	2b00      	cmp	r3, #0
 800407c:	da0f      	bge.n	800409e <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800407e:	78fb      	ldrb	r3, [r7, #3]
 8004080:	f003 020f 	and.w	r2, r3, #15
 8004084:	4613      	mov	r3, r2
 8004086:	00db      	lsls	r3, r3, #3
 8004088:	4413      	add	r3, r2
 800408a:	009b      	lsls	r3, r3, #2
 800408c:	3338      	adds	r3, #56	; 0x38
 800408e:	687a      	ldr	r2, [r7, #4]
 8004090:	4413      	add	r3, r2
 8004092:	3304      	adds	r3, #4
 8004094:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	2201      	movs	r2, #1
 800409a:	705a      	strb	r2, [r3, #1]
 800409c:	e00f      	b.n	80040be <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800409e:	78fb      	ldrb	r3, [r7, #3]
 80040a0:	f003 020f 	and.w	r2, r3, #15
 80040a4:	4613      	mov	r3, r2
 80040a6:	00db      	lsls	r3, r3, #3
 80040a8:	4413      	add	r3, r2
 80040aa:	009b      	lsls	r3, r3, #2
 80040ac:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80040b0:	687a      	ldr	r2, [r7, #4]
 80040b2:	4413      	add	r3, r2
 80040b4:	3304      	adds	r3, #4
 80040b6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	2200      	movs	r2, #0
 80040bc:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	2200      	movs	r2, #0
 80040c2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80040c4:	78fb      	ldrb	r3, [r7, #3]
 80040c6:	f003 030f 	and.w	r3, r3, #15
 80040ca:	b2da      	uxtb	r2, r3
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80040d6:	2b01      	cmp	r3, #1
 80040d8:	d101      	bne.n	80040de <HAL_PCD_EP_ClrStall+0x86>
 80040da:	2302      	movs	r3, #2
 80040dc:	e00e      	b.n	80040fc <HAL_PCD_EP_ClrStall+0xa4>
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2201      	movs	r2, #1
 80040e2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	68f9      	ldr	r1, [r7, #12]
 80040ec:	4618      	mov	r0, r3
 80040ee:	f004 fe5f 	bl	8008db0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2200      	movs	r2, #0
 80040f6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80040fa:	2300      	movs	r3, #0
}
 80040fc:	4618      	mov	r0, r3
 80040fe:	3710      	adds	r7, #16
 8004100:	46bd      	mov	sp, r7
 8004102:	bd80      	pop	{r7, pc}

08004104 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b084      	sub	sp, #16
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
 800410c:	460b      	mov	r3, r1
 800410e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004110:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004114:	2b00      	cmp	r3, #0
 8004116:	da0c      	bge.n	8004132 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004118:	78fb      	ldrb	r3, [r7, #3]
 800411a:	f003 020f 	and.w	r2, r3, #15
 800411e:	4613      	mov	r3, r2
 8004120:	00db      	lsls	r3, r3, #3
 8004122:	4413      	add	r3, r2
 8004124:	009b      	lsls	r3, r3, #2
 8004126:	3338      	adds	r3, #56	; 0x38
 8004128:	687a      	ldr	r2, [r7, #4]
 800412a:	4413      	add	r3, r2
 800412c:	3304      	adds	r3, #4
 800412e:	60fb      	str	r3, [r7, #12]
 8004130:	e00c      	b.n	800414c <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004132:	78fb      	ldrb	r3, [r7, #3]
 8004134:	f003 020f 	and.w	r2, r3, #15
 8004138:	4613      	mov	r3, r2
 800413a:	00db      	lsls	r3, r3, #3
 800413c:	4413      	add	r3, r2
 800413e:	009b      	lsls	r3, r3, #2
 8004140:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004144:	687a      	ldr	r2, [r7, #4]
 8004146:	4413      	add	r3, r2
 8004148:	3304      	adds	r3, #4
 800414a:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	68f9      	ldr	r1, [r7, #12]
 8004152:	4618      	mov	r0, r3
 8004154:	f004 fc7e 	bl	8008a54 <USB_EPStopXfer>
 8004158:	4603      	mov	r3, r0
 800415a:	72fb      	strb	r3, [r7, #11]

  return ret;
 800415c:	7afb      	ldrb	r3, [r7, #11]
}
 800415e:	4618      	mov	r0, r3
 8004160:	3710      	adds	r7, #16
 8004162:	46bd      	mov	sp, r7
 8004164:	bd80      	pop	{r7, pc}

08004166 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004166:	b580      	push	{r7, lr}
 8004168:	b08a      	sub	sp, #40	; 0x28
 800416a:	af02      	add	r7, sp, #8
 800416c:	6078      	str	r0, [r7, #4]
 800416e:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004176:	697b      	ldr	r3, [r7, #20]
 8004178:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800417a:	683a      	ldr	r2, [r7, #0]
 800417c:	4613      	mov	r3, r2
 800417e:	00db      	lsls	r3, r3, #3
 8004180:	4413      	add	r3, r2
 8004182:	009b      	lsls	r3, r3, #2
 8004184:	3338      	adds	r3, #56	; 0x38
 8004186:	687a      	ldr	r2, [r7, #4]
 8004188:	4413      	add	r3, r2
 800418a:	3304      	adds	r3, #4
 800418c:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	6a1a      	ldr	r2, [r3, #32]
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	699b      	ldr	r3, [r3, #24]
 8004196:	429a      	cmp	r2, r3
 8004198:	d901      	bls.n	800419e <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800419a:	2301      	movs	r3, #1
 800419c:	e06c      	b.n	8004278 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	699a      	ldr	r2, [r3, #24]
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	6a1b      	ldr	r3, [r3, #32]
 80041a6:	1ad3      	subs	r3, r2, r3
 80041a8:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	68db      	ldr	r3, [r3, #12]
 80041ae:	69fa      	ldr	r2, [r7, #28]
 80041b0:	429a      	cmp	r2, r3
 80041b2:	d902      	bls.n	80041ba <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	68db      	ldr	r3, [r3, #12]
 80041b8:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80041ba:	69fb      	ldr	r3, [r7, #28]
 80041bc:	3303      	adds	r3, #3
 80041be:	089b      	lsrs	r3, r3, #2
 80041c0:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80041c2:	e02b      	b.n	800421c <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	699a      	ldr	r2, [r3, #24]
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	6a1b      	ldr	r3, [r3, #32]
 80041cc:	1ad3      	subs	r3, r2, r3
 80041ce:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	68db      	ldr	r3, [r3, #12]
 80041d4:	69fa      	ldr	r2, [r7, #28]
 80041d6:	429a      	cmp	r2, r3
 80041d8:	d902      	bls.n	80041e0 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	68db      	ldr	r3, [r3, #12]
 80041de:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80041e0:	69fb      	ldr	r3, [r7, #28]
 80041e2:	3303      	adds	r3, #3
 80041e4:	089b      	lsrs	r3, r3, #2
 80041e6:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	6919      	ldr	r1, [r3, #16]
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	b2da      	uxtb	r2, r3
 80041f0:	69fb      	ldr	r3, [r7, #28]
 80041f2:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80041f8:	b2db      	uxtb	r3, r3
 80041fa:	9300      	str	r3, [sp, #0]
 80041fc:	4603      	mov	r3, r0
 80041fe:	6978      	ldr	r0, [r7, #20]
 8004200:	f004 fcd2 	bl	8008ba8 <USB_WritePacket>

    ep->xfer_buff  += len;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	691a      	ldr	r2, [r3, #16]
 8004208:	69fb      	ldr	r3, [r7, #28]
 800420a:	441a      	add	r2, r3
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	6a1a      	ldr	r2, [r3, #32]
 8004214:	69fb      	ldr	r3, [r7, #28]
 8004216:	441a      	add	r2, r3
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	015a      	lsls	r2, r3, #5
 8004220:	693b      	ldr	r3, [r7, #16]
 8004222:	4413      	add	r3, r2
 8004224:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004228:	699b      	ldr	r3, [r3, #24]
 800422a:	b29b      	uxth	r3, r3
 800422c:	69ba      	ldr	r2, [r7, #24]
 800422e:	429a      	cmp	r2, r3
 8004230:	d809      	bhi.n	8004246 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	6a1a      	ldr	r2, [r3, #32]
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800423a:	429a      	cmp	r2, r3
 800423c:	d203      	bcs.n	8004246 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	699b      	ldr	r3, [r3, #24]
 8004242:	2b00      	cmp	r3, #0
 8004244:	d1be      	bne.n	80041c4 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	699a      	ldr	r2, [r3, #24]
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	6a1b      	ldr	r3, [r3, #32]
 800424e:	429a      	cmp	r2, r3
 8004250:	d811      	bhi.n	8004276 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	f003 030f 	and.w	r3, r3, #15
 8004258:	2201      	movs	r2, #1
 800425a:	fa02 f303 	lsl.w	r3, r2, r3
 800425e:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004260:	693b      	ldr	r3, [r7, #16]
 8004262:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004266:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004268:	68bb      	ldr	r3, [r7, #8]
 800426a:	43db      	mvns	r3, r3
 800426c:	6939      	ldr	r1, [r7, #16]
 800426e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004272:	4013      	ands	r3, r2
 8004274:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8004276:	2300      	movs	r3, #0
}
 8004278:	4618      	mov	r0, r3
 800427a:	3720      	adds	r7, #32
 800427c:	46bd      	mov	sp, r7
 800427e:	bd80      	pop	{r7, pc}

08004280 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	b088      	sub	sp, #32
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
 8004288:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004290:	69fb      	ldr	r3, [r7, #28]
 8004292:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004294:	69fb      	ldr	r3, [r7, #28]
 8004296:	333c      	adds	r3, #60	; 0x3c
 8004298:	3304      	adds	r3, #4
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	015a      	lsls	r2, r3, #5
 80042a2:	69bb      	ldr	r3, [r7, #24]
 80042a4:	4413      	add	r3, r2
 80042a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80042aa:	689b      	ldr	r3, [r3, #8]
 80042ac:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	691b      	ldr	r3, [r3, #16]
 80042b2:	2b01      	cmp	r3, #1
 80042b4:	d17b      	bne.n	80043ae <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80042b6:	693b      	ldr	r3, [r7, #16]
 80042b8:	f003 0308 	and.w	r3, r3, #8
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d015      	beq.n	80042ec <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80042c0:	697b      	ldr	r3, [r7, #20]
 80042c2:	4a61      	ldr	r2, [pc, #388]	; (8004448 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80042c4:	4293      	cmp	r3, r2
 80042c6:	f240 80b9 	bls.w	800443c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80042ca:	693b      	ldr	r3, [r7, #16]
 80042cc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	f000 80b3 	beq.w	800443c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	015a      	lsls	r2, r3, #5
 80042da:	69bb      	ldr	r3, [r7, #24]
 80042dc:	4413      	add	r3, r2
 80042de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80042e2:	461a      	mov	r2, r3
 80042e4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80042e8:	6093      	str	r3, [r2, #8]
 80042ea:	e0a7      	b.n	800443c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80042ec:	693b      	ldr	r3, [r7, #16]
 80042ee:	f003 0320 	and.w	r3, r3, #32
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d009      	beq.n	800430a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80042f6:	683b      	ldr	r3, [r7, #0]
 80042f8:	015a      	lsls	r2, r3, #5
 80042fa:	69bb      	ldr	r3, [r7, #24]
 80042fc:	4413      	add	r3, r2
 80042fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004302:	461a      	mov	r2, r3
 8004304:	2320      	movs	r3, #32
 8004306:	6093      	str	r3, [r2, #8]
 8004308:	e098      	b.n	800443c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800430a:	693b      	ldr	r3, [r7, #16]
 800430c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004310:	2b00      	cmp	r3, #0
 8004312:	f040 8093 	bne.w	800443c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004316:	697b      	ldr	r3, [r7, #20]
 8004318:	4a4b      	ldr	r2, [pc, #300]	; (8004448 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800431a:	4293      	cmp	r3, r2
 800431c:	d90f      	bls.n	800433e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800431e:	693b      	ldr	r3, [r7, #16]
 8004320:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004324:	2b00      	cmp	r3, #0
 8004326:	d00a      	beq.n	800433e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	015a      	lsls	r2, r3, #5
 800432c:	69bb      	ldr	r3, [r7, #24]
 800432e:	4413      	add	r3, r2
 8004330:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004334:	461a      	mov	r2, r3
 8004336:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800433a:	6093      	str	r3, [r2, #8]
 800433c:	e07e      	b.n	800443c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800433e:	683a      	ldr	r2, [r7, #0]
 8004340:	4613      	mov	r3, r2
 8004342:	00db      	lsls	r3, r3, #3
 8004344:	4413      	add	r3, r2
 8004346:	009b      	lsls	r3, r3, #2
 8004348:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800434c:	687a      	ldr	r2, [r7, #4]
 800434e:	4413      	add	r3, r2
 8004350:	3304      	adds	r3, #4
 8004352:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	69da      	ldr	r2, [r3, #28]
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	0159      	lsls	r1, r3, #5
 800435c:	69bb      	ldr	r3, [r7, #24]
 800435e:	440b      	add	r3, r1
 8004360:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004364:	691b      	ldr	r3, [r3, #16]
 8004366:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800436a:	1ad2      	subs	r2, r2, r3
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d114      	bne.n	80043a0 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	699b      	ldr	r3, [r3, #24]
 800437a:	2b00      	cmp	r3, #0
 800437c:	d109      	bne.n	8004392 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6818      	ldr	r0, [r3, #0]
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004388:	461a      	mov	r2, r3
 800438a:	2101      	movs	r1, #1
 800438c:	f004 fea2 	bl	80090d4 <USB_EP0_OutStart>
 8004390:	e006      	b.n	80043a0 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	691a      	ldr	r2, [r3, #16]
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	6a1b      	ldr	r3, [r3, #32]
 800439a:	441a      	add	r2, r3
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	b2db      	uxtb	r3, r3
 80043a4:	4619      	mov	r1, r3
 80043a6:	6878      	ldr	r0, [r7, #4]
 80043a8:	f00a fa36 	bl	800e818 <HAL_PCD_DataOutStageCallback>
 80043ac:	e046      	b.n	800443c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80043ae:	697b      	ldr	r3, [r7, #20]
 80043b0:	4a26      	ldr	r2, [pc, #152]	; (800444c <PCD_EP_OutXfrComplete_int+0x1cc>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d124      	bne.n	8004400 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80043b6:	693b      	ldr	r3, [r7, #16]
 80043b8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d00a      	beq.n	80043d6 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	015a      	lsls	r2, r3, #5
 80043c4:	69bb      	ldr	r3, [r7, #24]
 80043c6:	4413      	add	r3, r2
 80043c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80043cc:	461a      	mov	r2, r3
 80043ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80043d2:	6093      	str	r3, [r2, #8]
 80043d4:	e032      	b.n	800443c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80043d6:	693b      	ldr	r3, [r7, #16]
 80043d8:	f003 0320 	and.w	r3, r3, #32
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d008      	beq.n	80043f2 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	015a      	lsls	r2, r3, #5
 80043e4:	69bb      	ldr	r3, [r7, #24]
 80043e6:	4413      	add	r3, r2
 80043e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80043ec:	461a      	mov	r2, r3
 80043ee:	2320      	movs	r3, #32
 80043f0:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	b2db      	uxtb	r3, r3
 80043f6:	4619      	mov	r1, r3
 80043f8:	6878      	ldr	r0, [r7, #4]
 80043fa:	f00a fa0d 	bl	800e818 <HAL_PCD_DataOutStageCallback>
 80043fe:	e01d      	b.n	800443c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d114      	bne.n	8004430 <PCD_EP_OutXfrComplete_int+0x1b0>
 8004406:	6879      	ldr	r1, [r7, #4]
 8004408:	683a      	ldr	r2, [r7, #0]
 800440a:	4613      	mov	r3, r2
 800440c:	00db      	lsls	r3, r3, #3
 800440e:	4413      	add	r3, r2
 8004410:	009b      	lsls	r3, r3, #2
 8004412:	440b      	add	r3, r1
 8004414:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d108      	bne.n	8004430 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6818      	ldr	r0, [r3, #0]
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004428:	461a      	mov	r2, r3
 800442a:	2100      	movs	r1, #0
 800442c:	f004 fe52 	bl	80090d4 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	b2db      	uxtb	r3, r3
 8004434:	4619      	mov	r1, r3
 8004436:	6878      	ldr	r0, [r7, #4]
 8004438:	f00a f9ee 	bl	800e818 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800443c:	2300      	movs	r3, #0
}
 800443e:	4618      	mov	r0, r3
 8004440:	3720      	adds	r7, #32
 8004442:	46bd      	mov	sp, r7
 8004444:	bd80      	pop	{r7, pc}
 8004446:	bf00      	nop
 8004448:	4f54300a 	.word	0x4f54300a
 800444c:	4f54310a 	.word	0x4f54310a

08004450 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004450:	b580      	push	{r7, lr}
 8004452:	b086      	sub	sp, #24
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
 8004458:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004460:	697b      	ldr	r3, [r7, #20]
 8004462:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004464:	697b      	ldr	r3, [r7, #20]
 8004466:	333c      	adds	r3, #60	; 0x3c
 8004468:	3304      	adds	r3, #4
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800446e:	683b      	ldr	r3, [r7, #0]
 8004470:	015a      	lsls	r2, r3, #5
 8004472:	693b      	ldr	r3, [r7, #16]
 8004474:	4413      	add	r3, r2
 8004476:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800447a:	689b      	ldr	r3, [r3, #8]
 800447c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	4a15      	ldr	r2, [pc, #84]	; (80044d8 <PCD_EP_OutSetupPacket_int+0x88>)
 8004482:	4293      	cmp	r3, r2
 8004484:	d90e      	bls.n	80044a4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004486:	68bb      	ldr	r3, [r7, #8]
 8004488:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800448c:	2b00      	cmp	r3, #0
 800448e:	d009      	beq.n	80044a4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	015a      	lsls	r2, r3, #5
 8004494:	693b      	ldr	r3, [r7, #16]
 8004496:	4413      	add	r3, r2
 8004498:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800449c:	461a      	mov	r2, r3
 800449e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80044a2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80044a4:	6878      	ldr	r0, [r7, #4]
 80044a6:	f00a f9a5 	bl	800e7f4 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	4a0a      	ldr	r2, [pc, #40]	; (80044d8 <PCD_EP_OutSetupPacket_int+0x88>)
 80044ae:	4293      	cmp	r3, r2
 80044b0:	d90c      	bls.n	80044cc <PCD_EP_OutSetupPacket_int+0x7c>
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	691b      	ldr	r3, [r3, #16]
 80044b6:	2b01      	cmp	r3, #1
 80044b8:	d108      	bne.n	80044cc <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6818      	ldr	r0, [r3, #0]
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80044c4:	461a      	mov	r2, r3
 80044c6:	2101      	movs	r1, #1
 80044c8:	f004 fe04 	bl	80090d4 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80044cc:	2300      	movs	r3, #0
}
 80044ce:	4618      	mov	r0, r3
 80044d0:	3718      	adds	r7, #24
 80044d2:	46bd      	mov	sp, r7
 80044d4:	bd80      	pop	{r7, pc}
 80044d6:	bf00      	nop
 80044d8:	4f54300a 	.word	0x4f54300a

080044dc <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80044dc:	b480      	push	{r7}
 80044de:	b085      	sub	sp, #20
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
 80044e4:	460b      	mov	r3, r1
 80044e6:	70fb      	strb	r3, [r7, #3]
 80044e8:	4613      	mov	r3, r2
 80044ea:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044f2:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80044f4:	78fb      	ldrb	r3, [r7, #3]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d107      	bne.n	800450a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80044fa:	883b      	ldrh	r3, [r7, #0]
 80044fc:	0419      	lsls	r1, r3, #16
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	68ba      	ldr	r2, [r7, #8]
 8004504:	430a      	orrs	r2, r1
 8004506:	629a      	str	r2, [r3, #40]	; 0x28
 8004508:	e028      	b.n	800455c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004510:	0c1b      	lsrs	r3, r3, #16
 8004512:	68ba      	ldr	r2, [r7, #8]
 8004514:	4413      	add	r3, r2
 8004516:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004518:	2300      	movs	r3, #0
 800451a:	73fb      	strb	r3, [r7, #15]
 800451c:	e00d      	b.n	800453a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681a      	ldr	r2, [r3, #0]
 8004522:	7bfb      	ldrb	r3, [r7, #15]
 8004524:	3340      	adds	r3, #64	; 0x40
 8004526:	009b      	lsls	r3, r3, #2
 8004528:	4413      	add	r3, r2
 800452a:	685b      	ldr	r3, [r3, #4]
 800452c:	0c1b      	lsrs	r3, r3, #16
 800452e:	68ba      	ldr	r2, [r7, #8]
 8004530:	4413      	add	r3, r2
 8004532:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004534:	7bfb      	ldrb	r3, [r7, #15]
 8004536:	3301      	adds	r3, #1
 8004538:	73fb      	strb	r3, [r7, #15]
 800453a:	7bfa      	ldrb	r2, [r7, #15]
 800453c:	78fb      	ldrb	r3, [r7, #3]
 800453e:	3b01      	subs	r3, #1
 8004540:	429a      	cmp	r2, r3
 8004542:	d3ec      	bcc.n	800451e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004544:	883b      	ldrh	r3, [r7, #0]
 8004546:	0418      	lsls	r0, r3, #16
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6819      	ldr	r1, [r3, #0]
 800454c:	78fb      	ldrb	r3, [r7, #3]
 800454e:	3b01      	subs	r3, #1
 8004550:	68ba      	ldr	r2, [r7, #8]
 8004552:	4302      	orrs	r2, r0
 8004554:	3340      	adds	r3, #64	; 0x40
 8004556:	009b      	lsls	r3, r3, #2
 8004558:	440b      	add	r3, r1
 800455a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800455c:	2300      	movs	r3, #0
}
 800455e:	4618      	mov	r0, r3
 8004560:	3714      	adds	r7, #20
 8004562:	46bd      	mov	sp, r7
 8004564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004568:	4770      	bx	lr

0800456a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800456a:	b480      	push	{r7}
 800456c:	b083      	sub	sp, #12
 800456e:	af00      	add	r7, sp, #0
 8004570:	6078      	str	r0, [r7, #4]
 8004572:	460b      	mov	r3, r1
 8004574:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	887a      	ldrh	r2, [r7, #2]
 800457c:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800457e:	2300      	movs	r3, #0
}
 8004580:	4618      	mov	r0, r3
 8004582:	370c      	adds	r7, #12
 8004584:	46bd      	mov	sp, r7
 8004586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458a:	4770      	bx	lr

0800458c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800458c:	b480      	push	{r7}
 800458e:	b083      	sub	sp, #12
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
 8004594:	460b      	mov	r3, r1
 8004596:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8004598:	bf00      	nop
 800459a:	370c      	adds	r7, #12
 800459c:	46bd      	mov	sp, r7
 800459e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a2:	4770      	bx	lr

080045a4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b086      	sub	sp, #24
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d101      	bne.n	80045b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80045b2:	2301      	movs	r3, #1
 80045b4:	e314      	b.n	8004be0 <HAL_RCC_OscConfig+0x63c>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	2b0f      	cmp	r3, #15
 80045bc:	d903      	bls.n	80045c6 <HAL_RCC_OscConfig+0x22>
 80045be:	21e6      	movs	r1, #230	; 0xe6
 80045c0:	4897      	ldr	r0, [pc, #604]	; (8004820 <HAL_RCC_OscConfig+0x27c>)
 80045c2:	f7fc fbb6 	bl	8000d32 <assert_failed>
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f003 0301 	and.w	r3, r3, #1
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	f000 8088 	beq.w	80046e4 <HAL_RCC_OscConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	685b      	ldr	r3, [r3, #4]
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d00d      	beq.n	80045f8 <HAL_RCC_OscConfig+0x54>
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	685b      	ldr	r3, [r3, #4]
 80045e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045e4:	d008      	beq.n	80045f8 <HAL_RCC_OscConfig+0x54>
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	685b      	ldr	r3, [r3, #4]
 80045ea:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80045ee:	d003      	beq.n	80045f8 <HAL_RCC_OscConfig+0x54>
 80045f0:	21eb      	movs	r1, #235	; 0xeb
 80045f2:	488b      	ldr	r0, [pc, #556]	; (8004820 <HAL_RCC_OscConfig+0x27c>)
 80045f4:	f7fc fb9d 	bl	8000d32 <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80045f8:	4b8a      	ldr	r3, [pc, #552]	; (8004824 <HAL_RCC_OscConfig+0x280>)
 80045fa:	689b      	ldr	r3, [r3, #8]
 80045fc:	f003 030c 	and.w	r3, r3, #12
 8004600:	2b04      	cmp	r3, #4
 8004602:	d00c      	beq.n	800461e <HAL_RCC_OscConfig+0x7a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004604:	4b87      	ldr	r3, [pc, #540]	; (8004824 <HAL_RCC_OscConfig+0x280>)
 8004606:	689b      	ldr	r3, [r3, #8]
 8004608:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800460c:	2b08      	cmp	r3, #8
 800460e:	d112      	bne.n	8004636 <HAL_RCC_OscConfig+0x92>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004610:	4b84      	ldr	r3, [pc, #528]	; (8004824 <HAL_RCC_OscConfig+0x280>)
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004618:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800461c:	d10b      	bne.n	8004636 <HAL_RCC_OscConfig+0x92>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800461e:	4b81      	ldr	r3, [pc, #516]	; (8004824 <HAL_RCC_OscConfig+0x280>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004626:	2b00      	cmp	r3, #0
 8004628:	d05b      	beq.n	80046e2 <HAL_RCC_OscConfig+0x13e>
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	685b      	ldr	r3, [r3, #4]
 800462e:	2b00      	cmp	r3, #0
 8004630:	d157      	bne.n	80046e2 <HAL_RCC_OscConfig+0x13e>
      {
        return HAL_ERROR;
 8004632:	2301      	movs	r3, #1
 8004634:	e2d4      	b.n	8004be0 <HAL_RCC_OscConfig+0x63c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	685b      	ldr	r3, [r3, #4]
 800463a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800463e:	d106      	bne.n	800464e <HAL_RCC_OscConfig+0xaa>
 8004640:	4b78      	ldr	r3, [pc, #480]	; (8004824 <HAL_RCC_OscConfig+0x280>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	4a77      	ldr	r2, [pc, #476]	; (8004824 <HAL_RCC_OscConfig+0x280>)
 8004646:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800464a:	6013      	str	r3, [r2, #0]
 800464c:	e01d      	b.n	800468a <HAL_RCC_OscConfig+0xe6>
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	685b      	ldr	r3, [r3, #4]
 8004652:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004656:	d10c      	bne.n	8004672 <HAL_RCC_OscConfig+0xce>
 8004658:	4b72      	ldr	r3, [pc, #456]	; (8004824 <HAL_RCC_OscConfig+0x280>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	4a71      	ldr	r2, [pc, #452]	; (8004824 <HAL_RCC_OscConfig+0x280>)
 800465e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004662:	6013      	str	r3, [r2, #0]
 8004664:	4b6f      	ldr	r3, [pc, #444]	; (8004824 <HAL_RCC_OscConfig+0x280>)
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	4a6e      	ldr	r2, [pc, #440]	; (8004824 <HAL_RCC_OscConfig+0x280>)
 800466a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800466e:	6013      	str	r3, [r2, #0]
 8004670:	e00b      	b.n	800468a <HAL_RCC_OscConfig+0xe6>
 8004672:	4b6c      	ldr	r3, [pc, #432]	; (8004824 <HAL_RCC_OscConfig+0x280>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	4a6b      	ldr	r2, [pc, #428]	; (8004824 <HAL_RCC_OscConfig+0x280>)
 8004678:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800467c:	6013      	str	r3, [r2, #0]
 800467e:	4b69      	ldr	r3, [pc, #420]	; (8004824 <HAL_RCC_OscConfig+0x280>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	4a68      	ldr	r2, [pc, #416]	; (8004824 <HAL_RCC_OscConfig+0x280>)
 8004684:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004688:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	685b      	ldr	r3, [r3, #4]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d013      	beq.n	80046ba <HAL_RCC_OscConfig+0x116>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004692:	f7fd fa93 	bl	8001bbc <HAL_GetTick>
 8004696:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004698:	e008      	b.n	80046ac <HAL_RCC_OscConfig+0x108>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800469a:	f7fd fa8f 	bl	8001bbc <HAL_GetTick>
 800469e:	4602      	mov	r2, r0
 80046a0:	693b      	ldr	r3, [r7, #16]
 80046a2:	1ad3      	subs	r3, r2, r3
 80046a4:	2b64      	cmp	r3, #100	; 0x64
 80046a6:	d901      	bls.n	80046ac <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80046a8:	2303      	movs	r3, #3
 80046aa:	e299      	b.n	8004be0 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046ac:	4b5d      	ldr	r3, [pc, #372]	; (8004824 <HAL_RCC_OscConfig+0x280>)
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d0f0      	beq.n	800469a <HAL_RCC_OscConfig+0xf6>
 80046b8:	e014      	b.n	80046e4 <HAL_RCC_OscConfig+0x140>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046ba:	f7fd fa7f 	bl	8001bbc <HAL_GetTick>
 80046be:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80046c0:	e008      	b.n	80046d4 <HAL_RCC_OscConfig+0x130>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80046c2:	f7fd fa7b 	bl	8001bbc <HAL_GetTick>
 80046c6:	4602      	mov	r2, r0
 80046c8:	693b      	ldr	r3, [r7, #16]
 80046ca:	1ad3      	subs	r3, r2, r3
 80046cc:	2b64      	cmp	r3, #100	; 0x64
 80046ce:	d901      	bls.n	80046d4 <HAL_RCC_OscConfig+0x130>
          {
            return HAL_TIMEOUT;
 80046d0:	2303      	movs	r3, #3
 80046d2:	e285      	b.n	8004be0 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80046d4:	4b53      	ldr	r3, [pc, #332]	; (8004824 <HAL_RCC_OscConfig+0x280>)
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d1f0      	bne.n	80046c2 <HAL_RCC_OscConfig+0x11e>
 80046e0:	e000      	b.n	80046e4 <HAL_RCC_OscConfig+0x140>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046e2:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f003 0302 	and.w	r3, r3, #2
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d079      	beq.n	80047e4 <HAL_RCC_OscConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	68db      	ldr	r3, [r3, #12]
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d008      	beq.n	800470a <HAL_RCC_OscConfig+0x166>
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	68db      	ldr	r3, [r3, #12]
 80046fc:	2b01      	cmp	r3, #1
 80046fe:	d004      	beq.n	800470a <HAL_RCC_OscConfig+0x166>
 8004700:	f240 111d 	movw	r1, #285	; 0x11d
 8004704:	4846      	ldr	r0, [pc, #280]	; (8004820 <HAL_RCC_OscConfig+0x27c>)
 8004706:	f7fc fb14 	bl	8000d32 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	691b      	ldr	r3, [r3, #16]
 800470e:	2b1f      	cmp	r3, #31
 8004710:	d904      	bls.n	800471c <HAL_RCC_OscConfig+0x178>
 8004712:	f44f 718f 	mov.w	r1, #286	; 0x11e
 8004716:	4842      	ldr	r0, [pc, #264]	; (8004820 <HAL_RCC_OscConfig+0x27c>)
 8004718:	f7fc fb0b 	bl	8000d32 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800471c:	4b41      	ldr	r3, [pc, #260]	; (8004824 <HAL_RCC_OscConfig+0x280>)
 800471e:	689b      	ldr	r3, [r3, #8]
 8004720:	f003 030c 	and.w	r3, r3, #12
 8004724:	2b00      	cmp	r3, #0
 8004726:	d00b      	beq.n	8004740 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004728:	4b3e      	ldr	r3, [pc, #248]	; (8004824 <HAL_RCC_OscConfig+0x280>)
 800472a:	689b      	ldr	r3, [r3, #8]
 800472c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004730:	2b08      	cmp	r3, #8
 8004732:	d11c      	bne.n	800476e <HAL_RCC_OscConfig+0x1ca>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004734:	4b3b      	ldr	r3, [pc, #236]	; (8004824 <HAL_RCC_OscConfig+0x280>)
 8004736:	685b      	ldr	r3, [r3, #4]
 8004738:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800473c:	2b00      	cmp	r3, #0
 800473e:	d116      	bne.n	800476e <HAL_RCC_OscConfig+0x1ca>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004740:	4b38      	ldr	r3, [pc, #224]	; (8004824 <HAL_RCC_OscConfig+0x280>)
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f003 0302 	and.w	r3, r3, #2
 8004748:	2b00      	cmp	r3, #0
 800474a:	d005      	beq.n	8004758 <HAL_RCC_OscConfig+0x1b4>
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	68db      	ldr	r3, [r3, #12]
 8004750:	2b01      	cmp	r3, #1
 8004752:	d001      	beq.n	8004758 <HAL_RCC_OscConfig+0x1b4>
      {
        return HAL_ERROR;
 8004754:	2301      	movs	r3, #1
 8004756:	e243      	b.n	8004be0 <HAL_RCC_OscConfig+0x63c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004758:	4b32      	ldr	r3, [pc, #200]	; (8004824 <HAL_RCC_OscConfig+0x280>)
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	691b      	ldr	r3, [r3, #16]
 8004764:	00db      	lsls	r3, r3, #3
 8004766:	492f      	ldr	r1, [pc, #188]	; (8004824 <HAL_RCC_OscConfig+0x280>)
 8004768:	4313      	orrs	r3, r2
 800476a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800476c:	e03a      	b.n	80047e4 <HAL_RCC_OscConfig+0x240>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	68db      	ldr	r3, [r3, #12]
 8004772:	2b00      	cmp	r3, #0
 8004774:	d020      	beq.n	80047b8 <HAL_RCC_OscConfig+0x214>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004776:	4b2c      	ldr	r3, [pc, #176]	; (8004828 <HAL_RCC_OscConfig+0x284>)
 8004778:	2201      	movs	r2, #1
 800477a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800477c:	f7fd fa1e 	bl	8001bbc <HAL_GetTick>
 8004780:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004782:	e008      	b.n	8004796 <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004784:	f7fd fa1a 	bl	8001bbc <HAL_GetTick>
 8004788:	4602      	mov	r2, r0
 800478a:	693b      	ldr	r3, [r7, #16]
 800478c:	1ad3      	subs	r3, r2, r3
 800478e:	2b02      	cmp	r3, #2
 8004790:	d901      	bls.n	8004796 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004792:	2303      	movs	r3, #3
 8004794:	e224      	b.n	8004be0 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004796:	4b23      	ldr	r3, [pc, #140]	; (8004824 <HAL_RCC_OscConfig+0x280>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f003 0302 	and.w	r3, r3, #2
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d0f0      	beq.n	8004784 <HAL_RCC_OscConfig+0x1e0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047a2:	4b20      	ldr	r3, [pc, #128]	; (8004824 <HAL_RCC_OscConfig+0x280>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	691b      	ldr	r3, [r3, #16]
 80047ae:	00db      	lsls	r3, r3, #3
 80047b0:	491c      	ldr	r1, [pc, #112]	; (8004824 <HAL_RCC_OscConfig+0x280>)
 80047b2:	4313      	orrs	r3, r2
 80047b4:	600b      	str	r3, [r1, #0]
 80047b6:	e015      	b.n	80047e4 <HAL_RCC_OscConfig+0x240>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80047b8:	4b1b      	ldr	r3, [pc, #108]	; (8004828 <HAL_RCC_OscConfig+0x284>)
 80047ba:	2200      	movs	r2, #0
 80047bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047be:	f7fd f9fd 	bl	8001bbc <HAL_GetTick>
 80047c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80047c4:	e008      	b.n	80047d8 <HAL_RCC_OscConfig+0x234>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80047c6:	f7fd f9f9 	bl	8001bbc <HAL_GetTick>
 80047ca:	4602      	mov	r2, r0
 80047cc:	693b      	ldr	r3, [r7, #16]
 80047ce:	1ad3      	subs	r3, r2, r3
 80047d0:	2b02      	cmp	r3, #2
 80047d2:	d901      	bls.n	80047d8 <HAL_RCC_OscConfig+0x234>
          {
            return HAL_TIMEOUT;
 80047d4:	2303      	movs	r3, #3
 80047d6:	e203      	b.n	8004be0 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80047d8:	4b12      	ldr	r3, [pc, #72]	; (8004824 <HAL_RCC_OscConfig+0x280>)
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f003 0302 	and.w	r3, r3, #2
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d1f0      	bne.n	80047c6 <HAL_RCC_OscConfig+0x222>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f003 0308 	and.w	r3, r3, #8
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d045      	beq.n	800487c <HAL_RCC_OscConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	695b      	ldr	r3, [r3, #20]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d008      	beq.n	800480a <HAL_RCC_OscConfig+0x266>
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	695b      	ldr	r3, [r3, #20]
 80047fc:	2b01      	cmp	r3, #1
 80047fe:	d004      	beq.n	800480a <HAL_RCC_OscConfig+0x266>
 8004800:	f44f 71af 	mov.w	r1, #350	; 0x15e
 8004804:	4806      	ldr	r0, [pc, #24]	; (8004820 <HAL_RCC_OscConfig+0x27c>)
 8004806:	f7fc fa94 	bl	8000d32 <assert_failed>

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	695b      	ldr	r3, [r3, #20]
 800480e:	2b00      	cmp	r3, #0
 8004810:	d01e      	beq.n	8004850 <HAL_RCC_OscConfig+0x2ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004812:	4b06      	ldr	r3, [pc, #24]	; (800482c <HAL_RCC_OscConfig+0x288>)
 8004814:	2201      	movs	r2, #1
 8004816:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004818:	f7fd f9d0 	bl	8001bbc <HAL_GetTick>
 800481c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800481e:	e010      	b.n	8004842 <HAL_RCC_OscConfig+0x29e>
 8004820:	0800f944 	.word	0x0800f944
 8004824:	40023800 	.word	0x40023800
 8004828:	42470000 	.word	0x42470000
 800482c:	42470e80 	.word	0x42470e80
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004830:	f7fd f9c4 	bl	8001bbc <HAL_GetTick>
 8004834:	4602      	mov	r2, r0
 8004836:	693b      	ldr	r3, [r7, #16]
 8004838:	1ad3      	subs	r3, r2, r3
 800483a:	2b02      	cmp	r3, #2
 800483c:	d901      	bls.n	8004842 <HAL_RCC_OscConfig+0x29e>
        {
          return HAL_TIMEOUT;
 800483e:	2303      	movs	r3, #3
 8004840:	e1ce      	b.n	8004be0 <HAL_RCC_OscConfig+0x63c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004842:	4b5e      	ldr	r3, [pc, #376]	; (80049bc <HAL_RCC_OscConfig+0x418>)
 8004844:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004846:	f003 0302 	and.w	r3, r3, #2
 800484a:	2b00      	cmp	r3, #0
 800484c:	d0f0      	beq.n	8004830 <HAL_RCC_OscConfig+0x28c>
 800484e:	e015      	b.n	800487c <HAL_RCC_OscConfig+0x2d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004850:	4b5b      	ldr	r3, [pc, #364]	; (80049c0 <HAL_RCC_OscConfig+0x41c>)
 8004852:	2200      	movs	r2, #0
 8004854:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004856:	f7fd f9b1 	bl	8001bbc <HAL_GetTick>
 800485a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800485c:	e008      	b.n	8004870 <HAL_RCC_OscConfig+0x2cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800485e:	f7fd f9ad 	bl	8001bbc <HAL_GetTick>
 8004862:	4602      	mov	r2, r0
 8004864:	693b      	ldr	r3, [r7, #16]
 8004866:	1ad3      	subs	r3, r2, r3
 8004868:	2b02      	cmp	r3, #2
 800486a:	d901      	bls.n	8004870 <HAL_RCC_OscConfig+0x2cc>
        {
          return HAL_TIMEOUT;
 800486c:	2303      	movs	r3, #3
 800486e:	e1b7      	b.n	8004be0 <HAL_RCC_OscConfig+0x63c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004870:	4b52      	ldr	r3, [pc, #328]	; (80049bc <HAL_RCC_OscConfig+0x418>)
 8004872:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004874:	f003 0302 	and.w	r3, r3, #2
 8004878:	2b00      	cmp	r3, #0
 800487a:	d1f0      	bne.n	800485e <HAL_RCC_OscConfig+0x2ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f003 0304 	and.w	r3, r3, #4
 8004884:	2b00      	cmp	r3, #0
 8004886:	f000 80b0 	beq.w	80049ea <HAL_RCC_OscConfig+0x446>
  {
    FlagStatus       pwrclkchanged = RESET;
 800488a:	2300      	movs	r3, #0
 800488c:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	689b      	ldr	r3, [r3, #8]
 8004892:	2b00      	cmp	r3, #0
 8004894:	d00c      	beq.n	80048b0 <HAL_RCC_OscConfig+0x30c>
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	689b      	ldr	r3, [r3, #8]
 800489a:	2b01      	cmp	r3, #1
 800489c:	d008      	beq.n	80048b0 <HAL_RCC_OscConfig+0x30c>
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	689b      	ldr	r3, [r3, #8]
 80048a2:	2b05      	cmp	r3, #5
 80048a4:	d004      	beq.n	80048b0 <HAL_RCC_OscConfig+0x30c>
 80048a6:	f44f 71c5 	mov.w	r1, #394	; 0x18a
 80048aa:	4846      	ldr	r0, [pc, #280]	; (80049c4 <HAL_RCC_OscConfig+0x420>)
 80048ac:	f7fc fa41 	bl	8000d32 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80048b0:	4b42      	ldr	r3, [pc, #264]	; (80049bc <HAL_RCC_OscConfig+0x418>)
 80048b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d10f      	bne.n	80048dc <HAL_RCC_OscConfig+0x338>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80048bc:	2300      	movs	r3, #0
 80048be:	60bb      	str	r3, [r7, #8]
 80048c0:	4b3e      	ldr	r3, [pc, #248]	; (80049bc <HAL_RCC_OscConfig+0x418>)
 80048c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048c4:	4a3d      	ldr	r2, [pc, #244]	; (80049bc <HAL_RCC_OscConfig+0x418>)
 80048c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80048ca:	6413      	str	r3, [r2, #64]	; 0x40
 80048cc:	4b3b      	ldr	r3, [pc, #236]	; (80049bc <HAL_RCC_OscConfig+0x418>)
 80048ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048d4:	60bb      	str	r3, [r7, #8]
 80048d6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80048d8:	2301      	movs	r3, #1
 80048da:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048dc:	4b3a      	ldr	r3, [pc, #232]	; (80049c8 <HAL_RCC_OscConfig+0x424>)
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d118      	bne.n	800491a <HAL_RCC_OscConfig+0x376>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80048e8:	4b37      	ldr	r3, [pc, #220]	; (80049c8 <HAL_RCC_OscConfig+0x424>)
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	4a36      	ldr	r2, [pc, #216]	; (80049c8 <HAL_RCC_OscConfig+0x424>)
 80048ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048f2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80048f4:	f7fd f962 	bl	8001bbc <HAL_GetTick>
 80048f8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048fa:	e008      	b.n	800490e <HAL_RCC_OscConfig+0x36a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048fc:	f7fd f95e 	bl	8001bbc <HAL_GetTick>
 8004900:	4602      	mov	r2, r0
 8004902:	693b      	ldr	r3, [r7, #16]
 8004904:	1ad3      	subs	r3, r2, r3
 8004906:	2b02      	cmp	r3, #2
 8004908:	d901      	bls.n	800490e <HAL_RCC_OscConfig+0x36a>
        {
          return HAL_TIMEOUT;
 800490a:	2303      	movs	r3, #3
 800490c:	e168      	b.n	8004be0 <HAL_RCC_OscConfig+0x63c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800490e:	4b2e      	ldr	r3, [pc, #184]	; (80049c8 <HAL_RCC_OscConfig+0x424>)
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004916:	2b00      	cmp	r3, #0
 8004918:	d0f0      	beq.n	80048fc <HAL_RCC_OscConfig+0x358>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	689b      	ldr	r3, [r3, #8]
 800491e:	2b01      	cmp	r3, #1
 8004920:	d106      	bne.n	8004930 <HAL_RCC_OscConfig+0x38c>
 8004922:	4b26      	ldr	r3, [pc, #152]	; (80049bc <HAL_RCC_OscConfig+0x418>)
 8004924:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004926:	4a25      	ldr	r2, [pc, #148]	; (80049bc <HAL_RCC_OscConfig+0x418>)
 8004928:	f043 0301 	orr.w	r3, r3, #1
 800492c:	6713      	str	r3, [r2, #112]	; 0x70
 800492e:	e01c      	b.n	800496a <HAL_RCC_OscConfig+0x3c6>
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	689b      	ldr	r3, [r3, #8]
 8004934:	2b05      	cmp	r3, #5
 8004936:	d10c      	bne.n	8004952 <HAL_RCC_OscConfig+0x3ae>
 8004938:	4b20      	ldr	r3, [pc, #128]	; (80049bc <HAL_RCC_OscConfig+0x418>)
 800493a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800493c:	4a1f      	ldr	r2, [pc, #124]	; (80049bc <HAL_RCC_OscConfig+0x418>)
 800493e:	f043 0304 	orr.w	r3, r3, #4
 8004942:	6713      	str	r3, [r2, #112]	; 0x70
 8004944:	4b1d      	ldr	r3, [pc, #116]	; (80049bc <HAL_RCC_OscConfig+0x418>)
 8004946:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004948:	4a1c      	ldr	r2, [pc, #112]	; (80049bc <HAL_RCC_OscConfig+0x418>)
 800494a:	f043 0301 	orr.w	r3, r3, #1
 800494e:	6713      	str	r3, [r2, #112]	; 0x70
 8004950:	e00b      	b.n	800496a <HAL_RCC_OscConfig+0x3c6>
 8004952:	4b1a      	ldr	r3, [pc, #104]	; (80049bc <HAL_RCC_OscConfig+0x418>)
 8004954:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004956:	4a19      	ldr	r2, [pc, #100]	; (80049bc <HAL_RCC_OscConfig+0x418>)
 8004958:	f023 0301 	bic.w	r3, r3, #1
 800495c:	6713      	str	r3, [r2, #112]	; 0x70
 800495e:	4b17      	ldr	r3, [pc, #92]	; (80049bc <HAL_RCC_OscConfig+0x418>)
 8004960:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004962:	4a16      	ldr	r2, [pc, #88]	; (80049bc <HAL_RCC_OscConfig+0x418>)
 8004964:	f023 0304 	bic.w	r3, r3, #4
 8004968:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	689b      	ldr	r3, [r3, #8]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d015      	beq.n	800499e <HAL_RCC_OscConfig+0x3fa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004972:	f7fd f923 	bl	8001bbc <HAL_GetTick>
 8004976:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004978:	e00a      	b.n	8004990 <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800497a:	f7fd f91f 	bl	8001bbc <HAL_GetTick>
 800497e:	4602      	mov	r2, r0
 8004980:	693b      	ldr	r3, [r7, #16]
 8004982:	1ad3      	subs	r3, r2, r3
 8004984:	f241 3288 	movw	r2, #5000	; 0x1388
 8004988:	4293      	cmp	r3, r2
 800498a:	d901      	bls.n	8004990 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 800498c:	2303      	movs	r3, #3
 800498e:	e127      	b.n	8004be0 <HAL_RCC_OscConfig+0x63c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004990:	4b0a      	ldr	r3, [pc, #40]	; (80049bc <HAL_RCC_OscConfig+0x418>)
 8004992:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004994:	f003 0302 	and.w	r3, r3, #2
 8004998:	2b00      	cmp	r3, #0
 800499a:	d0ee      	beq.n	800497a <HAL_RCC_OscConfig+0x3d6>
 800499c:	e01c      	b.n	80049d8 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800499e:	f7fd f90d 	bl	8001bbc <HAL_GetTick>
 80049a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80049a4:	e012      	b.n	80049cc <HAL_RCC_OscConfig+0x428>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80049a6:	f7fd f909 	bl	8001bbc <HAL_GetTick>
 80049aa:	4602      	mov	r2, r0
 80049ac:	693b      	ldr	r3, [r7, #16]
 80049ae:	1ad3      	subs	r3, r2, r3
 80049b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80049b4:	4293      	cmp	r3, r2
 80049b6:	d909      	bls.n	80049cc <HAL_RCC_OscConfig+0x428>
        {
          return HAL_TIMEOUT;
 80049b8:	2303      	movs	r3, #3
 80049ba:	e111      	b.n	8004be0 <HAL_RCC_OscConfig+0x63c>
 80049bc:	40023800 	.word	0x40023800
 80049c0:	42470e80 	.word	0x42470e80
 80049c4:	0800f944 	.word	0x0800f944
 80049c8:	40007000 	.word	0x40007000
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80049cc:	4b86      	ldr	r3, [pc, #536]	; (8004be8 <HAL_RCC_OscConfig+0x644>)
 80049ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049d0:	f003 0302 	and.w	r3, r3, #2
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d1e6      	bne.n	80049a6 <HAL_RCC_OscConfig+0x402>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80049d8:	7dfb      	ldrb	r3, [r7, #23]
 80049da:	2b01      	cmp	r3, #1
 80049dc:	d105      	bne.n	80049ea <HAL_RCC_OscConfig+0x446>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80049de:	4b82      	ldr	r3, [pc, #520]	; (8004be8 <HAL_RCC_OscConfig+0x644>)
 80049e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049e2:	4a81      	ldr	r2, [pc, #516]	; (8004be8 <HAL_RCC_OscConfig+0x644>)
 80049e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80049e8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	699b      	ldr	r3, [r3, #24]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d00c      	beq.n	8004a0c <HAL_RCC_OscConfig+0x468>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	699b      	ldr	r3, [r3, #24]
 80049f6:	2b01      	cmp	r3, #1
 80049f8:	d008      	beq.n	8004a0c <HAL_RCC_OscConfig+0x468>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	699b      	ldr	r3, [r3, #24]
 80049fe:	2b02      	cmp	r3, #2
 8004a00:	d004      	beq.n	8004a0c <HAL_RCC_OscConfig+0x468>
 8004a02:	f240 11cd 	movw	r1, #461	; 0x1cd
 8004a06:	4879      	ldr	r0, [pc, #484]	; (8004bec <HAL_RCC_OscConfig+0x648>)
 8004a08:	f7fc f993 	bl	8000d32 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	699b      	ldr	r3, [r3, #24]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	f000 80e4 	beq.w	8004bde <HAL_RCC_OscConfig+0x63a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004a16:	4b74      	ldr	r3, [pc, #464]	; (8004be8 <HAL_RCC_OscConfig+0x644>)
 8004a18:	689b      	ldr	r3, [r3, #8]
 8004a1a:	f003 030c 	and.w	r3, r3, #12
 8004a1e:	2b08      	cmp	r3, #8
 8004a20:	f000 80a5 	beq.w	8004b6e <HAL_RCC_OscConfig+0x5ca>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	699b      	ldr	r3, [r3, #24]
 8004a28:	2b02      	cmp	r3, #2
 8004a2a:	f040 8089 	bne.w	8004b40 <HAL_RCC_OscConfig+0x59c>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	69db      	ldr	r3, [r3, #28]
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d009      	beq.n	8004a4a <HAL_RCC_OscConfig+0x4a6>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	69db      	ldr	r3, [r3, #28]
 8004a3a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004a3e:	d004      	beq.n	8004a4a <HAL_RCC_OscConfig+0x4a6>
 8004a40:	f44f 71eb 	mov.w	r1, #470	; 0x1d6
 8004a44:	4869      	ldr	r0, [pc, #420]	; (8004bec <HAL_RCC_OscConfig+0x648>)
 8004a46:	f7fc f974 	bl	8000d32 <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	6a1b      	ldr	r3, [r3, #32]
 8004a4e:	2b3f      	cmp	r3, #63	; 0x3f
 8004a50:	d904      	bls.n	8004a5c <HAL_RCC_OscConfig+0x4b8>
 8004a52:	f240 11d7 	movw	r1, #471	; 0x1d7
 8004a56:	4865      	ldr	r0, [pc, #404]	; (8004bec <HAL_RCC_OscConfig+0x648>)
 8004a58:	f7fc f96b 	bl	8000d32 <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a60:	2b31      	cmp	r3, #49	; 0x31
 8004a62:	d904      	bls.n	8004a6e <HAL_RCC_OscConfig+0x4ca>
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a68:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 8004a6c:	d904      	bls.n	8004a78 <HAL_RCC_OscConfig+0x4d4>
 8004a6e:	f44f 71ec 	mov.w	r1, #472	; 0x1d8
 8004a72:	485e      	ldr	r0, [pc, #376]	; (8004bec <HAL_RCC_OscConfig+0x648>)
 8004a74:	f7fc f95d 	bl	8000d32 <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a7c:	2b02      	cmp	r3, #2
 8004a7e:	d010      	beq.n	8004aa2 <HAL_RCC_OscConfig+0x4fe>
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a84:	2b04      	cmp	r3, #4
 8004a86:	d00c      	beq.n	8004aa2 <HAL_RCC_OscConfig+0x4fe>
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a8c:	2b06      	cmp	r3, #6
 8004a8e:	d008      	beq.n	8004aa2 <HAL_RCC_OscConfig+0x4fe>
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a94:	2b08      	cmp	r3, #8
 8004a96:	d004      	beq.n	8004aa2 <HAL_RCC_OscConfig+0x4fe>
 8004a98:	f240 11d9 	movw	r1, #473	; 0x1d9
 8004a9c:	4853      	ldr	r0, [pc, #332]	; (8004bec <HAL_RCC_OscConfig+0x648>)
 8004a9e:	f7fc f948 	bl	8000d32 <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004aa6:	2b01      	cmp	r3, #1
 8004aa8:	d903      	bls.n	8004ab2 <HAL_RCC_OscConfig+0x50e>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004aae:	2b0f      	cmp	r3, #15
 8004ab0:	d904      	bls.n	8004abc <HAL_RCC_OscConfig+0x518>
 8004ab2:	f44f 71ed 	mov.w	r1, #474	; 0x1da
 8004ab6:	484d      	ldr	r0, [pc, #308]	; (8004bec <HAL_RCC_OscConfig+0x648>)
 8004ab8:	f7fc f93b 	bl	8000d32 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004abc:	4b4c      	ldr	r3, [pc, #304]	; (8004bf0 <HAL_RCC_OscConfig+0x64c>)
 8004abe:	2200      	movs	r2, #0
 8004ac0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ac2:	f7fd f87b 	bl	8001bbc <HAL_GetTick>
 8004ac6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ac8:	e008      	b.n	8004adc <HAL_RCC_OscConfig+0x538>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004aca:	f7fd f877 	bl	8001bbc <HAL_GetTick>
 8004ace:	4602      	mov	r2, r0
 8004ad0:	693b      	ldr	r3, [r7, #16]
 8004ad2:	1ad3      	subs	r3, r2, r3
 8004ad4:	2b02      	cmp	r3, #2
 8004ad6:	d901      	bls.n	8004adc <HAL_RCC_OscConfig+0x538>
          {
            return HAL_TIMEOUT;
 8004ad8:	2303      	movs	r3, #3
 8004ada:	e081      	b.n	8004be0 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004adc:	4b42      	ldr	r3, [pc, #264]	; (8004be8 <HAL_RCC_OscConfig+0x644>)
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d1f0      	bne.n	8004aca <HAL_RCC_OscConfig+0x526>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	69da      	ldr	r2, [r3, #28]
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	6a1b      	ldr	r3, [r3, #32]
 8004af0:	431a      	orrs	r2, r3
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004af6:	019b      	lsls	r3, r3, #6
 8004af8:	431a      	orrs	r2, r3
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004afe:	085b      	lsrs	r3, r3, #1
 8004b00:	3b01      	subs	r3, #1
 8004b02:	041b      	lsls	r3, r3, #16
 8004b04:	431a      	orrs	r2, r3
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b0a:	061b      	lsls	r3, r3, #24
 8004b0c:	4936      	ldr	r1, [pc, #216]	; (8004be8 <HAL_RCC_OscConfig+0x644>)
 8004b0e:	4313      	orrs	r3, r2
 8004b10:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004b12:	4b37      	ldr	r3, [pc, #220]	; (8004bf0 <HAL_RCC_OscConfig+0x64c>)
 8004b14:	2201      	movs	r2, #1
 8004b16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b18:	f7fd f850 	bl	8001bbc <HAL_GetTick>
 8004b1c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b1e:	e008      	b.n	8004b32 <HAL_RCC_OscConfig+0x58e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b20:	f7fd f84c 	bl	8001bbc <HAL_GetTick>
 8004b24:	4602      	mov	r2, r0
 8004b26:	693b      	ldr	r3, [r7, #16]
 8004b28:	1ad3      	subs	r3, r2, r3
 8004b2a:	2b02      	cmp	r3, #2
 8004b2c:	d901      	bls.n	8004b32 <HAL_RCC_OscConfig+0x58e>
          {
            return HAL_TIMEOUT;
 8004b2e:	2303      	movs	r3, #3
 8004b30:	e056      	b.n	8004be0 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b32:	4b2d      	ldr	r3, [pc, #180]	; (8004be8 <HAL_RCC_OscConfig+0x644>)
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d0f0      	beq.n	8004b20 <HAL_RCC_OscConfig+0x57c>
 8004b3e:	e04e      	b.n	8004bde <HAL_RCC_OscConfig+0x63a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b40:	4b2b      	ldr	r3, [pc, #172]	; (8004bf0 <HAL_RCC_OscConfig+0x64c>)
 8004b42:	2200      	movs	r2, #0
 8004b44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b46:	f7fd f839 	bl	8001bbc <HAL_GetTick>
 8004b4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b4c:	e008      	b.n	8004b60 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b4e:	f7fd f835 	bl	8001bbc <HAL_GetTick>
 8004b52:	4602      	mov	r2, r0
 8004b54:	693b      	ldr	r3, [r7, #16]
 8004b56:	1ad3      	subs	r3, r2, r3
 8004b58:	2b02      	cmp	r3, #2
 8004b5a:	d901      	bls.n	8004b60 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8004b5c:	2303      	movs	r3, #3
 8004b5e:	e03f      	b.n	8004be0 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b60:	4b21      	ldr	r3, [pc, #132]	; (8004be8 <HAL_RCC_OscConfig+0x644>)
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d1f0      	bne.n	8004b4e <HAL_RCC_OscConfig+0x5aa>
 8004b6c:	e037      	b.n	8004bde <HAL_RCC_OscConfig+0x63a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	699b      	ldr	r3, [r3, #24]
 8004b72:	2b01      	cmp	r3, #1
 8004b74:	d101      	bne.n	8004b7a <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8004b76:	2301      	movs	r3, #1
 8004b78:	e032      	b.n	8004be0 <HAL_RCC_OscConfig+0x63c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004b7a:	4b1b      	ldr	r3, [pc, #108]	; (8004be8 <HAL_RCC_OscConfig+0x644>)
 8004b7c:	685b      	ldr	r3, [r3, #4]
 8004b7e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	699b      	ldr	r3, [r3, #24]
 8004b84:	2b01      	cmp	r3, #1
 8004b86:	d028      	beq.n	8004bda <HAL_RCC_OscConfig+0x636>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004b92:	429a      	cmp	r2, r3
 8004b94:	d121      	bne.n	8004bda <HAL_RCC_OscConfig+0x636>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ba0:	429a      	cmp	r2, r3
 8004ba2:	d11a      	bne.n	8004bda <HAL_RCC_OscConfig+0x636>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004ba4:	68fa      	ldr	r2, [r7, #12]
 8004ba6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004baa:	4013      	ands	r3, r2
 8004bac:	687a      	ldr	r2, [r7, #4]
 8004bae:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004bb0:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	d111      	bne.n	8004bda <HAL_RCC_OscConfig+0x636>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bc0:	085b      	lsrs	r3, r3, #1
 8004bc2:	3b01      	subs	r3, #1
 8004bc4:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004bc6:	429a      	cmp	r2, r3
 8004bc8:	d107      	bne.n	8004bda <HAL_RCC_OscConfig+0x636>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bd4:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004bd6:	429a      	cmp	r2, r3
 8004bd8:	d001      	beq.n	8004bde <HAL_RCC_OscConfig+0x63a>
#endif
        {
          return HAL_ERROR;
 8004bda:	2301      	movs	r3, #1
 8004bdc:	e000      	b.n	8004be0 <HAL_RCC_OscConfig+0x63c>
        }
      }
    }
  }
  return HAL_OK;
 8004bde:	2300      	movs	r3, #0
}
 8004be0:	4618      	mov	r0, r3
 8004be2:	3718      	adds	r7, #24
 8004be4:	46bd      	mov	sp, r7
 8004be6:	bd80      	pop	{r7, pc}
 8004be8:	40023800 	.word	0x40023800
 8004bec:	0800f944 	.word	0x0800f944
 8004bf0:	42470060 	.word	0x42470060

08004bf4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	b084      	sub	sp, #16
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	6078      	str	r0, [r7, #4]
 8004bfc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d101      	bne.n	8004c08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004c04:	2301      	movs	r3, #1
 8004c06:	e174      	b.n	8004ef2 <HAL_RCC_ClockConfig+0x2fe>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d003      	beq.n	8004c18 <HAL_RCC_ClockConfig+0x24>
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	2b0f      	cmp	r3, #15
 8004c16:	d904      	bls.n	8004c22 <HAL_RCC_ClockConfig+0x2e>
 8004c18:	f240 215a 	movw	r1, #602	; 0x25a
 8004c1c:	487b      	ldr	r0, [pc, #492]	; (8004e0c <HAL_RCC_ClockConfig+0x218>)
 8004c1e:	f7fc f888 	bl	8000d32 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8004c22:	683b      	ldr	r3, [r7, #0]
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d019      	beq.n	8004c5c <HAL_RCC_ClockConfig+0x68>
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	2b01      	cmp	r3, #1
 8004c2c:	d016      	beq.n	8004c5c <HAL_RCC_ClockConfig+0x68>
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	2b02      	cmp	r3, #2
 8004c32:	d013      	beq.n	8004c5c <HAL_RCC_ClockConfig+0x68>
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	2b03      	cmp	r3, #3
 8004c38:	d010      	beq.n	8004c5c <HAL_RCC_ClockConfig+0x68>
 8004c3a:	683b      	ldr	r3, [r7, #0]
 8004c3c:	2b04      	cmp	r3, #4
 8004c3e:	d00d      	beq.n	8004c5c <HAL_RCC_ClockConfig+0x68>
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	2b05      	cmp	r3, #5
 8004c44:	d00a      	beq.n	8004c5c <HAL_RCC_ClockConfig+0x68>
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	2b06      	cmp	r3, #6
 8004c4a:	d007      	beq.n	8004c5c <HAL_RCC_ClockConfig+0x68>
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	2b07      	cmp	r3, #7
 8004c50:	d004      	beq.n	8004c5c <HAL_RCC_ClockConfig+0x68>
 8004c52:	f240 215b 	movw	r1, #603	; 0x25b
 8004c56:	486d      	ldr	r0, [pc, #436]	; (8004e0c <HAL_RCC_ClockConfig+0x218>)
 8004c58:	f7fc f86b 	bl	8000d32 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004c5c:	4b6c      	ldr	r3, [pc, #432]	; (8004e10 <HAL_RCC_ClockConfig+0x21c>)
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f003 0307 	and.w	r3, r3, #7
 8004c64:	683a      	ldr	r2, [r7, #0]
 8004c66:	429a      	cmp	r2, r3
 8004c68:	d90c      	bls.n	8004c84 <HAL_RCC_ClockConfig+0x90>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c6a:	4b69      	ldr	r3, [pc, #420]	; (8004e10 <HAL_RCC_ClockConfig+0x21c>)
 8004c6c:	683a      	ldr	r2, [r7, #0]
 8004c6e:	b2d2      	uxtb	r2, r2
 8004c70:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c72:	4b67      	ldr	r3, [pc, #412]	; (8004e10 <HAL_RCC_ClockConfig+0x21c>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f003 0307 	and.w	r3, r3, #7
 8004c7a:	683a      	ldr	r2, [r7, #0]
 8004c7c:	429a      	cmp	r2, r3
 8004c7e:	d001      	beq.n	8004c84 <HAL_RCC_ClockConfig+0x90>
    {
      return HAL_ERROR;
 8004c80:	2301      	movs	r3, #1
 8004c82:	e136      	b.n	8004ef2 <HAL_RCC_ClockConfig+0x2fe>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f003 0302 	and.w	r3, r3, #2
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d049      	beq.n	8004d24 <HAL_RCC_ClockConfig+0x130>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f003 0304 	and.w	r3, r3, #4
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d005      	beq.n	8004ca8 <HAL_RCC_ClockConfig+0xb4>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004c9c:	4b5d      	ldr	r3, [pc, #372]	; (8004e14 <HAL_RCC_ClockConfig+0x220>)
 8004c9e:	689b      	ldr	r3, [r3, #8]
 8004ca0:	4a5c      	ldr	r2, [pc, #368]	; (8004e14 <HAL_RCC_ClockConfig+0x220>)
 8004ca2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004ca6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f003 0308 	and.w	r3, r3, #8
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d005      	beq.n	8004cc0 <HAL_RCC_ClockConfig+0xcc>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004cb4:	4b57      	ldr	r3, [pc, #348]	; (8004e14 <HAL_RCC_ClockConfig+0x220>)
 8004cb6:	689b      	ldr	r3, [r3, #8]
 8004cb8:	4a56      	ldr	r2, [pc, #344]	; (8004e14 <HAL_RCC_ClockConfig+0x220>)
 8004cba:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004cbe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	689b      	ldr	r3, [r3, #8]
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d024      	beq.n	8004d12 <HAL_RCC_ClockConfig+0x11e>
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	689b      	ldr	r3, [r3, #8]
 8004ccc:	2b80      	cmp	r3, #128	; 0x80
 8004cce:	d020      	beq.n	8004d12 <HAL_RCC_ClockConfig+0x11e>
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	689b      	ldr	r3, [r3, #8]
 8004cd4:	2b90      	cmp	r3, #144	; 0x90
 8004cd6:	d01c      	beq.n	8004d12 <HAL_RCC_ClockConfig+0x11e>
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	689b      	ldr	r3, [r3, #8]
 8004cdc:	2ba0      	cmp	r3, #160	; 0xa0
 8004cde:	d018      	beq.n	8004d12 <HAL_RCC_ClockConfig+0x11e>
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	689b      	ldr	r3, [r3, #8]
 8004ce4:	2bb0      	cmp	r3, #176	; 0xb0
 8004ce6:	d014      	beq.n	8004d12 <HAL_RCC_ClockConfig+0x11e>
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	689b      	ldr	r3, [r3, #8]
 8004cec:	2bc0      	cmp	r3, #192	; 0xc0
 8004cee:	d010      	beq.n	8004d12 <HAL_RCC_ClockConfig+0x11e>
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	689b      	ldr	r3, [r3, #8]
 8004cf4:	2bd0      	cmp	r3, #208	; 0xd0
 8004cf6:	d00c      	beq.n	8004d12 <HAL_RCC_ClockConfig+0x11e>
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	689b      	ldr	r3, [r3, #8]
 8004cfc:	2be0      	cmp	r3, #224	; 0xe0
 8004cfe:	d008      	beq.n	8004d12 <HAL_RCC_ClockConfig+0x11e>
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	689b      	ldr	r3, [r3, #8]
 8004d04:	2bf0      	cmp	r3, #240	; 0xf0
 8004d06:	d004      	beq.n	8004d12 <HAL_RCC_ClockConfig+0x11e>
 8004d08:	f240 217e 	movw	r1, #638	; 0x27e
 8004d0c:	483f      	ldr	r0, [pc, #252]	; (8004e0c <HAL_RCC_ClockConfig+0x218>)
 8004d0e:	f7fc f810 	bl	8000d32 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d12:	4b40      	ldr	r3, [pc, #256]	; (8004e14 <HAL_RCC_ClockConfig+0x220>)
 8004d14:	689b      	ldr	r3, [r3, #8]
 8004d16:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	689b      	ldr	r3, [r3, #8]
 8004d1e:	493d      	ldr	r1, [pc, #244]	; (8004e14 <HAL_RCC_ClockConfig+0x220>)
 8004d20:	4313      	orrs	r3, r2
 8004d22:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f003 0301 	and.w	r3, r3, #1
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d059      	beq.n	8004de4 <HAL_RCC_ClockConfig+0x1f0>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	685b      	ldr	r3, [r3, #4]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d010      	beq.n	8004d5a <HAL_RCC_ClockConfig+0x166>
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	685b      	ldr	r3, [r3, #4]
 8004d3c:	2b01      	cmp	r3, #1
 8004d3e:	d00c      	beq.n	8004d5a <HAL_RCC_ClockConfig+0x166>
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	685b      	ldr	r3, [r3, #4]
 8004d44:	2b02      	cmp	r3, #2
 8004d46:	d008      	beq.n	8004d5a <HAL_RCC_ClockConfig+0x166>
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	685b      	ldr	r3, [r3, #4]
 8004d4c:	2b03      	cmp	r3, #3
 8004d4e:	d004      	beq.n	8004d5a <HAL_RCC_ClockConfig+0x166>
 8004d50:	f240 2185 	movw	r1, #645	; 0x285
 8004d54:	482d      	ldr	r0, [pc, #180]	; (8004e0c <HAL_RCC_ClockConfig+0x218>)
 8004d56:	f7fb ffec 	bl	8000d32 <assert_failed>

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	685b      	ldr	r3, [r3, #4]
 8004d5e:	2b01      	cmp	r3, #1
 8004d60:	d107      	bne.n	8004d72 <HAL_RCC_ClockConfig+0x17e>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d62:	4b2c      	ldr	r3, [pc, #176]	; (8004e14 <HAL_RCC_ClockConfig+0x220>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d119      	bne.n	8004da2 <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 8004d6e:	2301      	movs	r3, #1
 8004d70:	e0bf      	b.n	8004ef2 <HAL_RCC_ClockConfig+0x2fe>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	685b      	ldr	r3, [r3, #4]
 8004d76:	2b02      	cmp	r3, #2
 8004d78:	d003      	beq.n	8004d82 <HAL_RCC_ClockConfig+0x18e>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d7e:	2b03      	cmp	r3, #3
 8004d80:	d107      	bne.n	8004d92 <HAL_RCC_ClockConfig+0x19e>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d82:	4b24      	ldr	r3, [pc, #144]	; (8004e14 <HAL_RCC_ClockConfig+0x220>)
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d109      	bne.n	8004da2 <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 8004d8e:	2301      	movs	r3, #1
 8004d90:	e0af      	b.n	8004ef2 <HAL_RCC_ClockConfig+0x2fe>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d92:	4b20      	ldr	r3, [pc, #128]	; (8004e14 <HAL_RCC_ClockConfig+0x220>)
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f003 0302 	and.w	r3, r3, #2
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d101      	bne.n	8004da2 <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 8004d9e:	2301      	movs	r3, #1
 8004da0:	e0a7      	b.n	8004ef2 <HAL_RCC_ClockConfig+0x2fe>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004da2:	4b1c      	ldr	r3, [pc, #112]	; (8004e14 <HAL_RCC_ClockConfig+0x220>)
 8004da4:	689b      	ldr	r3, [r3, #8]
 8004da6:	f023 0203 	bic.w	r2, r3, #3
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	685b      	ldr	r3, [r3, #4]
 8004dae:	4919      	ldr	r1, [pc, #100]	; (8004e14 <HAL_RCC_ClockConfig+0x220>)
 8004db0:	4313      	orrs	r3, r2
 8004db2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004db4:	f7fc ff02 	bl	8001bbc <HAL_GetTick>
 8004db8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004dba:	e00a      	b.n	8004dd2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004dbc:	f7fc fefe 	bl	8001bbc <HAL_GetTick>
 8004dc0:	4602      	mov	r2, r0
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	1ad3      	subs	r3, r2, r3
 8004dc6:	f241 3288 	movw	r2, #5000	; 0x1388
 8004dca:	4293      	cmp	r3, r2
 8004dcc:	d901      	bls.n	8004dd2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8004dce:	2303      	movs	r3, #3
 8004dd0:	e08f      	b.n	8004ef2 <HAL_RCC_ClockConfig+0x2fe>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004dd2:	4b10      	ldr	r3, [pc, #64]	; (8004e14 <HAL_RCC_ClockConfig+0x220>)
 8004dd4:	689b      	ldr	r3, [r3, #8]
 8004dd6:	f003 020c 	and.w	r2, r3, #12
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	685b      	ldr	r3, [r3, #4]
 8004dde:	009b      	lsls	r3, r3, #2
 8004de0:	429a      	cmp	r2, r3
 8004de2:	d1eb      	bne.n	8004dbc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004de4:	4b0a      	ldr	r3, [pc, #40]	; (8004e10 <HAL_RCC_ClockConfig+0x21c>)
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f003 0307 	and.w	r3, r3, #7
 8004dec:	683a      	ldr	r2, [r7, #0]
 8004dee:	429a      	cmp	r2, r3
 8004df0:	d212      	bcs.n	8004e18 <HAL_RCC_ClockConfig+0x224>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004df2:	4b07      	ldr	r3, [pc, #28]	; (8004e10 <HAL_RCC_ClockConfig+0x21c>)
 8004df4:	683a      	ldr	r2, [r7, #0]
 8004df6:	b2d2      	uxtb	r2, r2
 8004df8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004dfa:	4b05      	ldr	r3, [pc, #20]	; (8004e10 <HAL_RCC_ClockConfig+0x21c>)
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f003 0307 	and.w	r3, r3, #7
 8004e02:	683a      	ldr	r2, [r7, #0]
 8004e04:	429a      	cmp	r2, r3
 8004e06:	d007      	beq.n	8004e18 <HAL_RCC_ClockConfig+0x224>
    {
      return HAL_ERROR;
 8004e08:	2301      	movs	r3, #1
 8004e0a:	e072      	b.n	8004ef2 <HAL_RCC_ClockConfig+0x2fe>
 8004e0c:	0800f944 	.word	0x0800f944
 8004e10:	40023c00 	.word	0x40023c00
 8004e14:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f003 0304 	and.w	r3, r3, #4
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d025      	beq.n	8004e70 <HAL_RCC_ClockConfig+0x27c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	68db      	ldr	r3, [r3, #12]
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d018      	beq.n	8004e5e <HAL_RCC_ClockConfig+0x26a>
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	68db      	ldr	r3, [r3, #12]
 8004e30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e34:	d013      	beq.n	8004e5e <HAL_RCC_ClockConfig+0x26a>
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	68db      	ldr	r3, [r3, #12]
 8004e3a:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8004e3e:	d00e      	beq.n	8004e5e <HAL_RCC_ClockConfig+0x26a>
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	68db      	ldr	r3, [r3, #12]
 8004e44:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8004e48:	d009      	beq.n	8004e5e <HAL_RCC_ClockConfig+0x26a>
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	68db      	ldr	r3, [r3, #12]
 8004e4e:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8004e52:	d004      	beq.n	8004e5e <HAL_RCC_ClockConfig+0x26a>
 8004e54:	f240 21c3 	movw	r1, #707	; 0x2c3
 8004e58:	4828      	ldr	r0, [pc, #160]	; (8004efc <HAL_RCC_ClockConfig+0x308>)
 8004e5a:	f7fb ff6a 	bl	8000d32 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e5e:	4b28      	ldr	r3, [pc, #160]	; (8004f00 <HAL_RCC_ClockConfig+0x30c>)
 8004e60:	689b      	ldr	r3, [r3, #8]
 8004e62:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	68db      	ldr	r3, [r3, #12]
 8004e6a:	4925      	ldr	r1, [pc, #148]	; (8004f00 <HAL_RCC_ClockConfig+0x30c>)
 8004e6c:	4313      	orrs	r3, r2
 8004e6e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f003 0308 	and.w	r3, r3, #8
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d026      	beq.n	8004eca <HAL_RCC_ClockConfig+0x2d6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	691b      	ldr	r3, [r3, #16]
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d018      	beq.n	8004eb6 <HAL_RCC_ClockConfig+0x2c2>
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	691b      	ldr	r3, [r3, #16]
 8004e88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e8c:	d013      	beq.n	8004eb6 <HAL_RCC_ClockConfig+0x2c2>
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	691b      	ldr	r3, [r3, #16]
 8004e92:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8004e96:	d00e      	beq.n	8004eb6 <HAL_RCC_ClockConfig+0x2c2>
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	691b      	ldr	r3, [r3, #16]
 8004e9c:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8004ea0:	d009      	beq.n	8004eb6 <HAL_RCC_ClockConfig+0x2c2>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	691b      	ldr	r3, [r3, #16]
 8004ea6:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8004eaa:	d004      	beq.n	8004eb6 <HAL_RCC_ClockConfig+0x2c2>
 8004eac:	f240 21ca 	movw	r1, #714	; 0x2ca
 8004eb0:	4812      	ldr	r0, [pc, #72]	; (8004efc <HAL_RCC_ClockConfig+0x308>)
 8004eb2:	f7fb ff3e 	bl	8000d32 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004eb6:	4b12      	ldr	r3, [pc, #72]	; (8004f00 <HAL_RCC_ClockConfig+0x30c>)
 8004eb8:	689b      	ldr	r3, [r3, #8]
 8004eba:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	691b      	ldr	r3, [r3, #16]
 8004ec2:	00db      	lsls	r3, r3, #3
 8004ec4:	490e      	ldr	r1, [pc, #56]	; (8004f00 <HAL_RCC_ClockConfig+0x30c>)
 8004ec6:	4313      	orrs	r3, r2
 8004ec8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004eca:	f000 f821 	bl	8004f10 <HAL_RCC_GetSysClockFreq>
 8004ece:	4602      	mov	r2, r0
 8004ed0:	4b0b      	ldr	r3, [pc, #44]	; (8004f00 <HAL_RCC_ClockConfig+0x30c>)
 8004ed2:	689b      	ldr	r3, [r3, #8]
 8004ed4:	091b      	lsrs	r3, r3, #4
 8004ed6:	f003 030f 	and.w	r3, r3, #15
 8004eda:	490a      	ldr	r1, [pc, #40]	; (8004f04 <HAL_RCC_ClockConfig+0x310>)
 8004edc:	5ccb      	ldrb	r3, [r1, r3]
 8004ede:	fa22 f303 	lsr.w	r3, r2, r3
 8004ee2:	4a09      	ldr	r2, [pc, #36]	; (8004f08 <HAL_RCC_ClockConfig+0x314>)
 8004ee4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004ee6:	4b09      	ldr	r3, [pc, #36]	; (8004f0c <HAL_RCC_ClockConfig+0x318>)
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	4618      	mov	r0, r3
 8004eec:	f7fc fb36 	bl	800155c <HAL_InitTick>

  return HAL_OK;
 8004ef0:	2300      	movs	r3, #0
}
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	3710      	adds	r7, #16
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	bd80      	pop	{r7, pc}
 8004efa:	bf00      	nop
 8004efc:	0800f944 	.word	0x0800f944
 8004f00:	40023800 	.word	0x40023800
 8004f04:	08011d04 	.word	0x08011d04
 8004f08:	20000064 	.word	0x20000064
 8004f0c:	20000068 	.word	0x20000068

08004f10 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004f10:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004f14:	b090      	sub	sp, #64	; 0x40
 8004f16:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004f18:	2300      	movs	r3, #0
 8004f1a:	637b      	str	r3, [r7, #52]	; 0x34
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004f20:	2300      	movs	r3, #0
 8004f22:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8004f24:	2300      	movs	r3, #0
 8004f26:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004f28:	4b59      	ldr	r3, [pc, #356]	; (8005090 <HAL_RCC_GetSysClockFreq+0x180>)
 8004f2a:	689b      	ldr	r3, [r3, #8]
 8004f2c:	f003 030c 	and.w	r3, r3, #12
 8004f30:	2b08      	cmp	r3, #8
 8004f32:	d00d      	beq.n	8004f50 <HAL_RCC_GetSysClockFreq+0x40>
 8004f34:	2b08      	cmp	r3, #8
 8004f36:	f200 80a1 	bhi.w	800507c <HAL_RCC_GetSysClockFreq+0x16c>
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d002      	beq.n	8004f44 <HAL_RCC_GetSysClockFreq+0x34>
 8004f3e:	2b04      	cmp	r3, #4
 8004f40:	d003      	beq.n	8004f4a <HAL_RCC_GetSysClockFreq+0x3a>
 8004f42:	e09b      	b.n	800507c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004f44:	4b53      	ldr	r3, [pc, #332]	; (8005094 <HAL_RCC_GetSysClockFreq+0x184>)
 8004f46:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8004f48:	e09b      	b.n	8005082 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004f4a:	4b53      	ldr	r3, [pc, #332]	; (8005098 <HAL_RCC_GetSysClockFreq+0x188>)
 8004f4c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004f4e:	e098      	b.n	8005082 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004f50:	4b4f      	ldr	r3, [pc, #316]	; (8005090 <HAL_RCC_GetSysClockFreq+0x180>)
 8004f52:	685b      	ldr	r3, [r3, #4]
 8004f54:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004f58:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004f5a:	4b4d      	ldr	r3, [pc, #308]	; (8005090 <HAL_RCC_GetSysClockFreq+0x180>)
 8004f5c:	685b      	ldr	r3, [r3, #4]
 8004f5e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d028      	beq.n	8004fb8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f66:	4b4a      	ldr	r3, [pc, #296]	; (8005090 <HAL_RCC_GetSysClockFreq+0x180>)
 8004f68:	685b      	ldr	r3, [r3, #4]
 8004f6a:	099b      	lsrs	r3, r3, #6
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	623b      	str	r3, [r7, #32]
 8004f70:	627a      	str	r2, [r7, #36]	; 0x24
 8004f72:	6a3b      	ldr	r3, [r7, #32]
 8004f74:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004f78:	2100      	movs	r1, #0
 8004f7a:	4b47      	ldr	r3, [pc, #284]	; (8005098 <HAL_RCC_GetSysClockFreq+0x188>)
 8004f7c:	fb03 f201 	mul.w	r2, r3, r1
 8004f80:	2300      	movs	r3, #0
 8004f82:	fb00 f303 	mul.w	r3, r0, r3
 8004f86:	4413      	add	r3, r2
 8004f88:	4a43      	ldr	r2, [pc, #268]	; (8005098 <HAL_RCC_GetSysClockFreq+0x188>)
 8004f8a:	fba0 1202 	umull	r1, r2, r0, r2
 8004f8e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004f90:	460a      	mov	r2, r1
 8004f92:	62ba      	str	r2, [r7, #40]	; 0x28
 8004f94:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004f96:	4413      	add	r3, r2
 8004f98:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004f9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	61bb      	str	r3, [r7, #24]
 8004fa0:	61fa      	str	r2, [r7, #28]
 8004fa2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004fa6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8004faa:	f7fb f969 	bl	8000280 <__aeabi_uldivmod>
 8004fae:	4602      	mov	r2, r0
 8004fb0:	460b      	mov	r3, r1
 8004fb2:	4613      	mov	r3, r2
 8004fb4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004fb6:	e053      	b.n	8005060 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004fb8:	4b35      	ldr	r3, [pc, #212]	; (8005090 <HAL_RCC_GetSysClockFreq+0x180>)
 8004fba:	685b      	ldr	r3, [r3, #4]
 8004fbc:	099b      	lsrs	r3, r3, #6
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	613b      	str	r3, [r7, #16]
 8004fc2:	617a      	str	r2, [r7, #20]
 8004fc4:	693b      	ldr	r3, [r7, #16]
 8004fc6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004fca:	f04f 0b00 	mov.w	fp, #0
 8004fce:	4652      	mov	r2, sl
 8004fd0:	465b      	mov	r3, fp
 8004fd2:	f04f 0000 	mov.w	r0, #0
 8004fd6:	f04f 0100 	mov.w	r1, #0
 8004fda:	0159      	lsls	r1, r3, #5
 8004fdc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004fe0:	0150      	lsls	r0, r2, #5
 8004fe2:	4602      	mov	r2, r0
 8004fe4:	460b      	mov	r3, r1
 8004fe6:	ebb2 080a 	subs.w	r8, r2, sl
 8004fea:	eb63 090b 	sbc.w	r9, r3, fp
 8004fee:	f04f 0200 	mov.w	r2, #0
 8004ff2:	f04f 0300 	mov.w	r3, #0
 8004ff6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004ffa:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004ffe:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005002:	ebb2 0408 	subs.w	r4, r2, r8
 8005006:	eb63 0509 	sbc.w	r5, r3, r9
 800500a:	f04f 0200 	mov.w	r2, #0
 800500e:	f04f 0300 	mov.w	r3, #0
 8005012:	00eb      	lsls	r3, r5, #3
 8005014:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005018:	00e2      	lsls	r2, r4, #3
 800501a:	4614      	mov	r4, r2
 800501c:	461d      	mov	r5, r3
 800501e:	eb14 030a 	adds.w	r3, r4, sl
 8005022:	603b      	str	r3, [r7, #0]
 8005024:	eb45 030b 	adc.w	r3, r5, fp
 8005028:	607b      	str	r3, [r7, #4]
 800502a:	f04f 0200 	mov.w	r2, #0
 800502e:	f04f 0300 	mov.w	r3, #0
 8005032:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005036:	4629      	mov	r1, r5
 8005038:	028b      	lsls	r3, r1, #10
 800503a:	4621      	mov	r1, r4
 800503c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005040:	4621      	mov	r1, r4
 8005042:	028a      	lsls	r2, r1, #10
 8005044:	4610      	mov	r0, r2
 8005046:	4619      	mov	r1, r3
 8005048:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800504a:	2200      	movs	r2, #0
 800504c:	60bb      	str	r3, [r7, #8]
 800504e:	60fa      	str	r2, [r7, #12]
 8005050:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005054:	f7fb f914 	bl	8000280 <__aeabi_uldivmod>
 8005058:	4602      	mov	r2, r0
 800505a:	460b      	mov	r3, r1
 800505c:	4613      	mov	r3, r2
 800505e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005060:	4b0b      	ldr	r3, [pc, #44]	; (8005090 <HAL_RCC_GetSysClockFreq+0x180>)
 8005062:	685b      	ldr	r3, [r3, #4]
 8005064:	0c1b      	lsrs	r3, r3, #16
 8005066:	f003 0303 	and.w	r3, r3, #3
 800506a:	3301      	adds	r3, #1
 800506c:	005b      	lsls	r3, r3, #1
 800506e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8005070:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005072:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005074:	fbb2 f3f3 	udiv	r3, r2, r3
 8005078:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800507a:	e002      	b.n	8005082 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800507c:	4b05      	ldr	r3, [pc, #20]	; (8005094 <HAL_RCC_GetSysClockFreq+0x184>)
 800507e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005080:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005082:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8005084:	4618      	mov	r0, r3
 8005086:	3740      	adds	r7, #64	; 0x40
 8005088:	46bd      	mov	sp, r7
 800508a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800508e:	bf00      	nop
 8005090:	40023800 	.word	0x40023800
 8005094:	00f42400 	.word	0x00f42400
 8005098:	017d7840 	.word	0x017d7840

0800509c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800509c:	b480      	push	{r7}
 800509e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80050a0:	4b03      	ldr	r3, [pc, #12]	; (80050b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80050a2:	681b      	ldr	r3, [r3, #0]
}
 80050a4:	4618      	mov	r0, r3
 80050a6:	46bd      	mov	sp, r7
 80050a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ac:	4770      	bx	lr
 80050ae:	bf00      	nop
 80050b0:	20000064 	.word	0x20000064

080050b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80050b4:	b580      	push	{r7, lr}
 80050b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80050b8:	f7ff fff0 	bl	800509c <HAL_RCC_GetHCLKFreq>
 80050bc:	4602      	mov	r2, r0
 80050be:	4b05      	ldr	r3, [pc, #20]	; (80050d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80050c0:	689b      	ldr	r3, [r3, #8]
 80050c2:	0a9b      	lsrs	r3, r3, #10
 80050c4:	f003 0307 	and.w	r3, r3, #7
 80050c8:	4903      	ldr	r1, [pc, #12]	; (80050d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80050ca:	5ccb      	ldrb	r3, [r1, r3]
 80050cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80050d0:	4618      	mov	r0, r3
 80050d2:	bd80      	pop	{r7, pc}
 80050d4:	40023800 	.word	0x40023800
 80050d8:	08011d14 	.word	0x08011d14

080050dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80050dc:	b580      	push	{r7, lr}
 80050de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80050e0:	f7ff ffdc 	bl	800509c <HAL_RCC_GetHCLKFreq>
 80050e4:	4602      	mov	r2, r0
 80050e6:	4b05      	ldr	r3, [pc, #20]	; (80050fc <HAL_RCC_GetPCLK2Freq+0x20>)
 80050e8:	689b      	ldr	r3, [r3, #8]
 80050ea:	0b5b      	lsrs	r3, r3, #13
 80050ec:	f003 0307 	and.w	r3, r3, #7
 80050f0:	4903      	ldr	r1, [pc, #12]	; (8005100 <HAL_RCC_GetPCLK2Freq+0x24>)
 80050f2:	5ccb      	ldrb	r3, [r1, r3]
 80050f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80050f8:	4618      	mov	r0, r3
 80050fa:	bd80      	pop	{r7, pc}
 80050fc:	40023800 	.word	0x40023800
 8005100:	08011d14 	.word	0x08011d14

08005104 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005104:	b480      	push	{r7}
 8005106:	b083      	sub	sp, #12
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
 800510c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	220f      	movs	r2, #15
 8005112:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005114:	4b12      	ldr	r3, [pc, #72]	; (8005160 <HAL_RCC_GetClockConfig+0x5c>)
 8005116:	689b      	ldr	r3, [r3, #8]
 8005118:	f003 0203 	and.w	r2, r3, #3
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005120:	4b0f      	ldr	r3, [pc, #60]	; (8005160 <HAL_RCC_GetClockConfig+0x5c>)
 8005122:	689b      	ldr	r3, [r3, #8]
 8005124:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800512c:	4b0c      	ldr	r3, [pc, #48]	; (8005160 <HAL_RCC_GetClockConfig+0x5c>)
 800512e:	689b      	ldr	r3, [r3, #8]
 8005130:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005138:	4b09      	ldr	r3, [pc, #36]	; (8005160 <HAL_RCC_GetClockConfig+0x5c>)
 800513a:	689b      	ldr	r3, [r3, #8]
 800513c:	08db      	lsrs	r3, r3, #3
 800513e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005146:	4b07      	ldr	r3, [pc, #28]	; (8005164 <HAL_RCC_GetClockConfig+0x60>)
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f003 0207 	and.w	r2, r3, #7
 800514e:	683b      	ldr	r3, [r7, #0]
 8005150:	601a      	str	r2, [r3, #0]
}
 8005152:	bf00      	nop
 8005154:	370c      	adds	r7, #12
 8005156:	46bd      	mov	sp, r7
 8005158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515c:	4770      	bx	lr
 800515e:	bf00      	nop
 8005160:	40023800 	.word	0x40023800
 8005164:	40023c00 	.word	0x40023c00

08005168 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b086      	sub	sp, #24
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005170:	2300      	movs	r3, #0
 8005172:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005174:	2300      	movs	r3, #0
 8005176:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	2b00      	cmp	r3, #0
 800517e:	d003      	beq.n	8005188 <HAL_RCCEx_PeriphCLKConfig+0x20>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	2b0f      	cmp	r3, #15
 8005186:	d904      	bls.n	8005192 <HAL_RCCEx_PeriphCLKConfig+0x2a>
 8005188:	f640 11d7 	movw	r1, #2519	; 0x9d7
 800518c:	4834      	ldr	r0, [pc, #208]	; (8005260 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 800518e:	f7fb fdd0 	bl	8000d32 <assert_failed>

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f003 0301 	and.w	r3, r3, #1
 800519a:	2b00      	cmp	r3, #0
 800519c:	d105      	bne.n	80051aa <HAL_RCCEx_PeriphCLKConfig+0x42>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d066      	beq.n	8005278 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	68db      	ldr	r3, [r3, #12]
 80051ae:	2b01      	cmp	r3, #1
 80051b0:	d903      	bls.n	80051ba <HAL_RCCEx_PeriphCLKConfig+0x52>
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	68db      	ldr	r3, [r3, #12]
 80051b6:	2b07      	cmp	r3, #7
 80051b8:	d904      	bls.n	80051c4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 80051ba:	f640 11de 	movw	r1, #2526	; 0x9de
 80051be:	4828      	ldr	r0, [pc, #160]	; (8005260 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 80051c0:	f7fb fdb7 	bl	8000d32 <assert_failed>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	689b      	ldr	r3, [r3, #8]
 80051c8:	2b31      	cmp	r3, #49	; 0x31
 80051ca:	d904      	bls.n	80051d6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	689b      	ldr	r3, [r3, #8]
 80051d0:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 80051d4:	d904      	bls.n	80051e0 <HAL_RCCEx_PeriphCLKConfig+0x78>
 80051d6:	f640 11df 	movw	r1, #2527	; 0x9df
 80051da:	4821      	ldr	r0, [pc, #132]	; (8005260 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 80051dc:	f7fb fda9 	bl	8000d32 <assert_failed>
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	685b      	ldr	r3, [r3, #4]
 80051e4:	2b01      	cmp	r3, #1
 80051e6:	d903      	bls.n	80051f0 <HAL_RCCEx_PeriphCLKConfig+0x88>
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	685b      	ldr	r3, [r3, #4]
 80051ec:	2b3f      	cmp	r3, #63	; 0x3f
 80051ee:	d904      	bls.n	80051fa <HAL_RCCEx_PeriphCLKConfig+0x92>
 80051f0:	f640 11e1 	movw	r1, #2529	; 0x9e1
 80051f4:	481a      	ldr	r0, [pc, #104]	; (8005260 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 80051f6:	f7fb fd9c 	bl	8000d32 <assert_failed>
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80051fa:	4b1a      	ldr	r3, [pc, #104]	; (8005264 <HAL_RCCEx_PeriphCLKConfig+0xfc>)
 80051fc:	2200      	movs	r2, #0
 80051fe:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005200:	f7fc fcdc 	bl	8001bbc <HAL_GetTick>
 8005204:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005206:	e008      	b.n	800521a <HAL_RCCEx_PeriphCLKConfig+0xb2>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005208:	f7fc fcd8 	bl	8001bbc <HAL_GetTick>
 800520c:	4602      	mov	r2, r0
 800520e:	697b      	ldr	r3, [r7, #20]
 8005210:	1ad3      	subs	r3, r2, r3
 8005212:	2b02      	cmp	r3, #2
 8005214:	d901      	bls.n	800521a <HAL_RCCEx_PeriphCLKConfig+0xb2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005216:	2303      	movs	r3, #3
 8005218:	e1b3      	b.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x41a>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800521a:	4b13      	ldr	r3, [pc, #76]	; (8005268 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005222:	2b00      	cmp	r3, #0
 8005224:	d1f0      	bne.n	8005208 <HAL_RCCEx_PeriphCLKConfig+0xa0>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	685a      	ldr	r2, [r3, #4]
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	689b      	ldr	r3, [r3, #8]
 800522e:	019b      	lsls	r3, r3, #6
 8005230:	431a      	orrs	r2, r3
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	68db      	ldr	r3, [r3, #12]
 8005236:	071b      	lsls	r3, r3, #28
 8005238:	490b      	ldr	r1, [pc, #44]	; (8005268 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 800523a:	4313      	orrs	r3, r2
 800523c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005240:	4b08      	ldr	r3, [pc, #32]	; (8005264 <HAL_RCCEx_PeriphCLKConfig+0xfc>)
 8005242:	2201      	movs	r2, #1
 8005244:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005246:	f7fc fcb9 	bl	8001bbc <HAL_GetTick>
 800524a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800524c:	e00e      	b.n	800526c <HAL_RCCEx_PeriphCLKConfig+0x104>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800524e:	f7fc fcb5 	bl	8001bbc <HAL_GetTick>
 8005252:	4602      	mov	r2, r0
 8005254:	697b      	ldr	r3, [r7, #20]
 8005256:	1ad3      	subs	r3, r2, r3
 8005258:	2b02      	cmp	r3, #2
 800525a:	d907      	bls.n	800526c <HAL_RCCEx_PeriphCLKConfig+0x104>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800525c:	2303      	movs	r3, #3
 800525e:	e190      	b.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8005260:	0800f97c 	.word	0x0800f97c
 8005264:	42470068 	.word	0x42470068
 8005268:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800526c:	4b88      	ldr	r3, [pc, #544]	; (8005490 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005274:	2b00      	cmp	r3, #0
 8005276:	d0ea      	beq.n	800524e <HAL_RCCEx_PeriphCLKConfig+0xe6>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f003 0302 	and.w	r3, r3, #2
 8005280:	2b00      	cmp	r3, #0
 8005282:	f000 8173 	beq.w	800556c <HAL_RCCEx_PeriphCLKConfig+0x404>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	691b      	ldr	r3, [r3, #16]
 800528a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800528e:	f000 80a6 	beq.w	80053de <HAL_RCCEx_PeriphCLKConfig+0x276>
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	691b      	ldr	r3, [r3, #16]
 8005296:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800529a:	f000 80a0 	beq.w	80053de <HAL_RCCEx_PeriphCLKConfig+0x276>
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	691b      	ldr	r3, [r3, #16]
 80052a2:	4a7c      	ldr	r2, [pc, #496]	; (8005494 <HAL_RCCEx_PeriphCLKConfig+0x32c>)
 80052a4:	4293      	cmp	r3, r2
 80052a6:	f000 809a 	beq.w	80053de <HAL_RCCEx_PeriphCLKConfig+0x276>
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	691b      	ldr	r3, [r3, #16]
 80052ae:	4a7a      	ldr	r2, [pc, #488]	; (8005498 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80052b0:	4293      	cmp	r3, r2
 80052b2:	f000 8094 	beq.w	80053de <HAL_RCCEx_PeriphCLKConfig+0x276>
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	691b      	ldr	r3, [r3, #16]
 80052ba:	4a78      	ldr	r2, [pc, #480]	; (800549c <HAL_RCCEx_PeriphCLKConfig+0x334>)
 80052bc:	4293      	cmp	r3, r2
 80052be:	f000 808e 	beq.w	80053de <HAL_RCCEx_PeriphCLKConfig+0x276>
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	691b      	ldr	r3, [r3, #16]
 80052c6:	4a76      	ldr	r2, [pc, #472]	; (80054a0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80052c8:	4293      	cmp	r3, r2
 80052ca:	f000 8088 	beq.w	80053de <HAL_RCCEx_PeriphCLKConfig+0x276>
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	691b      	ldr	r3, [r3, #16]
 80052d2:	4a74      	ldr	r2, [pc, #464]	; (80054a4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80052d4:	4293      	cmp	r3, r2
 80052d6:	f000 8082 	beq.w	80053de <HAL_RCCEx_PeriphCLKConfig+0x276>
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	691b      	ldr	r3, [r3, #16]
 80052de:	4a72      	ldr	r2, [pc, #456]	; (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80052e0:	4293      	cmp	r3, r2
 80052e2:	d07c      	beq.n	80053de <HAL_RCCEx_PeriphCLKConfig+0x276>
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	691b      	ldr	r3, [r3, #16]
 80052e8:	4a70      	ldr	r2, [pc, #448]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80052ea:	4293      	cmp	r3, r2
 80052ec:	d077      	beq.n	80053de <HAL_RCCEx_PeriphCLKConfig+0x276>
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	691b      	ldr	r3, [r3, #16]
 80052f2:	4a6f      	ldr	r2, [pc, #444]	; (80054b0 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 80052f4:	4293      	cmp	r3, r2
 80052f6:	d072      	beq.n	80053de <HAL_RCCEx_PeriphCLKConfig+0x276>
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	691b      	ldr	r3, [r3, #16]
 80052fc:	4a6d      	ldr	r2, [pc, #436]	; (80054b4 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 80052fe:	4293      	cmp	r3, r2
 8005300:	d06d      	beq.n	80053de <HAL_RCCEx_PeriphCLKConfig+0x276>
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	691b      	ldr	r3, [r3, #16]
 8005306:	4a6c      	ldr	r2, [pc, #432]	; (80054b8 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 8005308:	4293      	cmp	r3, r2
 800530a:	d068      	beq.n	80053de <HAL_RCCEx_PeriphCLKConfig+0x276>
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	691b      	ldr	r3, [r3, #16]
 8005310:	4a6a      	ldr	r2, [pc, #424]	; (80054bc <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8005312:	4293      	cmp	r3, r2
 8005314:	d063      	beq.n	80053de <HAL_RCCEx_PeriphCLKConfig+0x276>
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	691b      	ldr	r3, [r3, #16]
 800531a:	4a69      	ldr	r2, [pc, #420]	; (80054c0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800531c:	4293      	cmp	r3, r2
 800531e:	d05e      	beq.n	80053de <HAL_RCCEx_PeriphCLKConfig+0x276>
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	691b      	ldr	r3, [r3, #16]
 8005324:	4a67      	ldr	r2, [pc, #412]	; (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005326:	4293      	cmp	r3, r2
 8005328:	d059      	beq.n	80053de <HAL_RCCEx_PeriphCLKConfig+0x276>
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	691b      	ldr	r3, [r3, #16]
 800532e:	4a66      	ldr	r2, [pc, #408]	; (80054c8 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8005330:	4293      	cmp	r3, r2
 8005332:	d054      	beq.n	80053de <HAL_RCCEx_PeriphCLKConfig+0x276>
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	691b      	ldr	r3, [r3, #16]
 8005338:	4a64      	ldr	r2, [pc, #400]	; (80054cc <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800533a:	4293      	cmp	r3, r2
 800533c:	d04f      	beq.n	80053de <HAL_RCCEx_PeriphCLKConfig+0x276>
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	691b      	ldr	r3, [r3, #16]
 8005342:	4a63      	ldr	r2, [pc, #396]	; (80054d0 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8005344:	4293      	cmp	r3, r2
 8005346:	d04a      	beq.n	80053de <HAL_RCCEx_PeriphCLKConfig+0x276>
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	691b      	ldr	r3, [r3, #16]
 800534c:	4a61      	ldr	r2, [pc, #388]	; (80054d4 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 800534e:	4293      	cmp	r3, r2
 8005350:	d045      	beq.n	80053de <HAL_RCCEx_PeriphCLKConfig+0x276>
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	691b      	ldr	r3, [r3, #16]
 8005356:	4a60      	ldr	r2, [pc, #384]	; (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8005358:	4293      	cmp	r3, r2
 800535a:	d040      	beq.n	80053de <HAL_RCCEx_PeriphCLKConfig+0x276>
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	691b      	ldr	r3, [r3, #16]
 8005360:	4a5e      	ldr	r2, [pc, #376]	; (80054dc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005362:	4293      	cmp	r3, r2
 8005364:	d03b      	beq.n	80053de <HAL_RCCEx_PeriphCLKConfig+0x276>
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	691b      	ldr	r3, [r3, #16]
 800536a:	4a5d      	ldr	r2, [pc, #372]	; (80054e0 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 800536c:	4293      	cmp	r3, r2
 800536e:	d036      	beq.n	80053de <HAL_RCCEx_PeriphCLKConfig+0x276>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	691b      	ldr	r3, [r3, #16]
 8005374:	4a5b      	ldr	r2, [pc, #364]	; (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8005376:	4293      	cmp	r3, r2
 8005378:	d031      	beq.n	80053de <HAL_RCCEx_PeriphCLKConfig+0x276>
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	691b      	ldr	r3, [r3, #16]
 800537e:	4a5a      	ldr	r2, [pc, #360]	; (80054e8 <HAL_RCCEx_PeriphCLKConfig+0x380>)
 8005380:	4293      	cmp	r3, r2
 8005382:	d02c      	beq.n	80053de <HAL_RCCEx_PeriphCLKConfig+0x276>
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	691b      	ldr	r3, [r3, #16]
 8005388:	4a58      	ldr	r2, [pc, #352]	; (80054ec <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800538a:	4293      	cmp	r3, r2
 800538c:	d027      	beq.n	80053de <HAL_RCCEx_PeriphCLKConfig+0x276>
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	691b      	ldr	r3, [r3, #16]
 8005392:	4a57      	ldr	r2, [pc, #348]	; (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x388>)
 8005394:	4293      	cmp	r3, r2
 8005396:	d022      	beq.n	80053de <HAL_RCCEx_PeriphCLKConfig+0x276>
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	691b      	ldr	r3, [r3, #16]
 800539c:	4a55      	ldr	r2, [pc, #340]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x38c>)
 800539e:	4293      	cmp	r3, r2
 80053a0:	d01d      	beq.n	80053de <HAL_RCCEx_PeriphCLKConfig+0x276>
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	691b      	ldr	r3, [r3, #16]
 80053a6:	4a54      	ldr	r2, [pc, #336]	; (80054f8 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 80053a8:	4293      	cmp	r3, r2
 80053aa:	d018      	beq.n	80053de <HAL_RCCEx_PeriphCLKConfig+0x276>
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	691b      	ldr	r3, [r3, #16]
 80053b0:	4a52      	ldr	r2, [pc, #328]	; (80054fc <HAL_RCCEx_PeriphCLKConfig+0x394>)
 80053b2:	4293      	cmp	r3, r2
 80053b4:	d013      	beq.n	80053de <HAL_RCCEx_PeriphCLKConfig+0x276>
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	691b      	ldr	r3, [r3, #16]
 80053ba:	4a51      	ldr	r2, [pc, #324]	; (8005500 <HAL_RCCEx_PeriphCLKConfig+0x398>)
 80053bc:	4293      	cmp	r3, r2
 80053be:	d00e      	beq.n	80053de <HAL_RCCEx_PeriphCLKConfig+0x276>
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	691b      	ldr	r3, [r3, #16]
 80053c4:	4a4f      	ldr	r2, [pc, #316]	; (8005504 <HAL_RCCEx_PeriphCLKConfig+0x39c>)
 80053c6:	4293      	cmp	r3, r2
 80053c8:	d009      	beq.n	80053de <HAL_RCCEx_PeriphCLKConfig+0x276>
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	691b      	ldr	r3, [r3, #16]
 80053ce:	4a4e      	ldr	r2, [pc, #312]	; (8005508 <HAL_RCCEx_PeriphCLKConfig+0x3a0>)
 80053d0:	4293      	cmp	r3, r2
 80053d2:	d004      	beq.n	80053de <HAL_RCCEx_PeriphCLKConfig+0x276>
 80053d4:	f44f 6121 	mov.w	r1, #2576	; 0xa10
 80053d8:	484c      	ldr	r0, [pc, #304]	; (800550c <HAL_RCCEx_PeriphCLKConfig+0x3a4>)
 80053da:	f7fb fcaa 	bl	8000d32 <assert_failed>

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80053de:	2300      	movs	r3, #0
 80053e0:	60fb      	str	r3, [r7, #12]
 80053e2:	4b2b      	ldr	r3, [pc, #172]	; (8005490 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 80053e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053e6:	4a2a      	ldr	r2, [pc, #168]	; (8005490 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 80053e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80053ec:	6413      	str	r3, [r2, #64]	; 0x40
 80053ee:	4b28      	ldr	r3, [pc, #160]	; (8005490 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 80053f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053f6:	60fb      	str	r3, [r7, #12]
 80053f8:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80053fa:	4b45      	ldr	r3, [pc, #276]	; (8005510 <HAL_RCCEx_PeriphCLKConfig+0x3a8>)
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	4a44      	ldr	r2, [pc, #272]	; (8005510 <HAL_RCCEx_PeriphCLKConfig+0x3a8>)
 8005400:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005404:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005406:	f7fc fbd9 	bl	8001bbc <HAL_GetTick>
 800540a:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800540c:	e008      	b.n	8005420 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800540e:	f7fc fbd5 	bl	8001bbc <HAL_GetTick>
 8005412:	4602      	mov	r2, r0
 8005414:	697b      	ldr	r3, [r7, #20]
 8005416:	1ad3      	subs	r3, r2, r3
 8005418:	2b02      	cmp	r3, #2
 800541a:	d901      	bls.n	8005420 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
      {
        return HAL_TIMEOUT;
 800541c:	2303      	movs	r3, #3
 800541e:	e0b0      	b.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x41a>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005420:	4b3b      	ldr	r3, [pc, #236]	; (8005510 <HAL_RCCEx_PeriphCLKConfig+0x3a8>)
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005428:	2b00      	cmp	r3, #0
 800542a:	d0f0      	beq.n	800540e <HAL_RCCEx_PeriphCLKConfig+0x2a6>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800542c:	4b18      	ldr	r3, [pc, #96]	; (8005490 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 800542e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005430:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005434:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005436:	693b      	ldr	r3, [r7, #16]
 8005438:	2b00      	cmp	r3, #0
 800543a:	d073      	beq.n	8005524 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	691b      	ldr	r3, [r3, #16]
 8005440:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005444:	693a      	ldr	r2, [r7, #16]
 8005446:	429a      	cmp	r2, r3
 8005448:	d06c      	beq.n	8005524 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800544a:	4b11      	ldr	r3, [pc, #68]	; (8005490 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 800544c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800544e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005452:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005454:	4b2f      	ldr	r3, [pc, #188]	; (8005514 <HAL_RCCEx_PeriphCLKConfig+0x3ac>)
 8005456:	2201      	movs	r2, #1
 8005458:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800545a:	4b2e      	ldr	r3, [pc, #184]	; (8005514 <HAL_RCCEx_PeriphCLKConfig+0x3ac>)
 800545c:	2200      	movs	r2, #0
 800545e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005460:	4a0b      	ldr	r2, [pc, #44]	; (8005490 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 8005462:	693b      	ldr	r3, [r7, #16]
 8005464:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005466:	4b0a      	ldr	r3, [pc, #40]	; (8005490 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 8005468:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800546a:	f003 0301 	and.w	r3, r3, #1
 800546e:	2b01      	cmp	r3, #1
 8005470:	d158      	bne.n	8005524 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005472:	f7fc fba3 	bl	8001bbc <HAL_GetTick>
 8005476:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005478:	e04e      	b.n	8005518 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800547a:	f7fc fb9f 	bl	8001bbc <HAL_GetTick>
 800547e:	4602      	mov	r2, r0
 8005480:	697b      	ldr	r3, [r7, #20]
 8005482:	1ad3      	subs	r3, r2, r3
 8005484:	f241 3288 	movw	r2, #5000	; 0x1388
 8005488:	4293      	cmp	r3, r2
 800548a:	d945      	bls.n	8005518 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
          {
            return HAL_TIMEOUT;
 800548c:	2303      	movs	r3, #3
 800548e:	e078      	b.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8005490:	40023800 	.word	0x40023800
 8005494:	00020300 	.word	0x00020300
 8005498:	00030300 	.word	0x00030300
 800549c:	00040300 	.word	0x00040300
 80054a0:	00050300 	.word	0x00050300
 80054a4:	00060300 	.word	0x00060300
 80054a8:	00070300 	.word	0x00070300
 80054ac:	00080300 	.word	0x00080300
 80054b0:	00090300 	.word	0x00090300
 80054b4:	000a0300 	.word	0x000a0300
 80054b8:	000b0300 	.word	0x000b0300
 80054bc:	000c0300 	.word	0x000c0300
 80054c0:	000d0300 	.word	0x000d0300
 80054c4:	000e0300 	.word	0x000e0300
 80054c8:	000f0300 	.word	0x000f0300
 80054cc:	00100300 	.word	0x00100300
 80054d0:	00110300 	.word	0x00110300
 80054d4:	00120300 	.word	0x00120300
 80054d8:	00130300 	.word	0x00130300
 80054dc:	00140300 	.word	0x00140300
 80054e0:	00150300 	.word	0x00150300
 80054e4:	00160300 	.word	0x00160300
 80054e8:	00170300 	.word	0x00170300
 80054ec:	00180300 	.word	0x00180300
 80054f0:	00190300 	.word	0x00190300
 80054f4:	001a0300 	.word	0x001a0300
 80054f8:	001b0300 	.word	0x001b0300
 80054fc:	001c0300 	.word	0x001c0300
 8005500:	001d0300 	.word	0x001d0300
 8005504:	001e0300 	.word	0x001e0300
 8005508:	001f0300 	.word	0x001f0300
 800550c:	0800f97c 	.word	0x0800f97c
 8005510:	40007000 	.word	0x40007000
 8005514:	42470e40 	.word	0x42470e40
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005518:	4b1c      	ldr	r3, [pc, #112]	; (800558c <HAL_RCCEx_PeriphCLKConfig+0x424>)
 800551a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800551c:	f003 0302 	and.w	r3, r3, #2
 8005520:	2b00      	cmp	r3, #0
 8005522:	d0aa      	beq.n	800547a <HAL_RCCEx_PeriphCLKConfig+0x312>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	691b      	ldr	r3, [r3, #16]
 8005528:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800552c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005530:	d10d      	bne.n	800554e <HAL_RCCEx_PeriphCLKConfig+0x3e6>
 8005532:	4b16      	ldr	r3, [pc, #88]	; (800558c <HAL_RCCEx_PeriphCLKConfig+0x424>)
 8005534:	689b      	ldr	r3, [r3, #8]
 8005536:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	691b      	ldr	r3, [r3, #16]
 800553e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005542:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005546:	4911      	ldr	r1, [pc, #68]	; (800558c <HAL_RCCEx_PeriphCLKConfig+0x424>)
 8005548:	4313      	orrs	r3, r2
 800554a:	608b      	str	r3, [r1, #8]
 800554c:	e005      	b.n	800555a <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 800554e:	4b0f      	ldr	r3, [pc, #60]	; (800558c <HAL_RCCEx_PeriphCLKConfig+0x424>)
 8005550:	689b      	ldr	r3, [r3, #8]
 8005552:	4a0e      	ldr	r2, [pc, #56]	; (800558c <HAL_RCCEx_PeriphCLKConfig+0x424>)
 8005554:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005558:	6093      	str	r3, [r2, #8]
 800555a:	4b0c      	ldr	r3, [pc, #48]	; (800558c <HAL_RCCEx_PeriphCLKConfig+0x424>)
 800555c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	691b      	ldr	r3, [r3, #16]
 8005562:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005566:	4909      	ldr	r1, [pc, #36]	; (800558c <HAL_RCCEx_PeriphCLKConfig+0x424>)
 8005568:	4313      	orrs	r3, r2
 800556a:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f003 0308 	and.w	r3, r3, #8
 8005574:	2b00      	cmp	r3, #0
 8005576:	d003      	beq.n	8005580 <HAL_RCCEx_PeriphCLKConfig+0x418>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	7d1a      	ldrb	r2, [r3, #20]
 800557c:	4b04      	ldr	r3, [pc, #16]	; (8005590 <HAL_RCCEx_PeriphCLKConfig+0x428>)
 800557e:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8005580:	2300      	movs	r3, #0
}
 8005582:	4618      	mov	r0, r3
 8005584:	3718      	adds	r7, #24
 8005586:	46bd      	mov	sp, r7
 8005588:	bd80      	pop	{r7, pc}
 800558a:	bf00      	nop
 800558c:	40023800 	.word	0x40023800
 8005590:	424711e0 	.word	0x424711e0

08005594 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b084      	sub	sp, #16
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800559c:	2301      	movs	r3, #1
 800559e:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d101      	bne.n	80055aa <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 80055a6:	2301      	movs	r3, #1
 80055a8:	e0c4      	b.n	8005734 <HAL_RTC_Init+0x1a0>
  }

  /* Check the parameters */
  assert_param(IS_RTC_ALL_INSTANCE(hrtc->Instance));
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	4a63      	ldr	r2, [pc, #396]	; (800573c <HAL_RTC_Init+0x1a8>)
 80055b0:	4293      	cmp	r3, r2
 80055b2:	d004      	beq.n	80055be <HAL_RTC_Init+0x2a>
 80055b4:	f44f 7182 	mov.w	r1, #260	; 0x104
 80055b8:	4861      	ldr	r0, [pc, #388]	; (8005740 <HAL_RTC_Init+0x1ac>)
 80055ba:	f7fb fbba 	bl	8000d32 <assert_failed>
  assert_param(IS_RTC_HOUR_FORMAT(hrtc->Init.HourFormat));
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	685b      	ldr	r3, [r3, #4]
 80055c2:	2b40      	cmp	r3, #64	; 0x40
 80055c4:	d008      	beq.n	80055d8 <HAL_RTC_Init+0x44>
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	685b      	ldr	r3, [r3, #4]
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d004      	beq.n	80055d8 <HAL_RTC_Init+0x44>
 80055ce:	f240 1105 	movw	r1, #261	; 0x105
 80055d2:	485b      	ldr	r0, [pc, #364]	; (8005740 <HAL_RTC_Init+0x1ac>)
 80055d4:	f7fb fbad 	bl	8000d32 <assert_failed>
  assert_param(IS_RTC_ASYNCH_PREDIV(hrtc->Init.AsynchPrediv));
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	689b      	ldr	r3, [r3, #8]
 80055dc:	2b7f      	cmp	r3, #127	; 0x7f
 80055de:	d904      	bls.n	80055ea <HAL_RTC_Init+0x56>
 80055e0:	f44f 7183 	mov.w	r1, #262	; 0x106
 80055e4:	4856      	ldr	r0, [pc, #344]	; (8005740 <HAL_RTC_Init+0x1ac>)
 80055e6:	f7fb fba4 	bl	8000d32 <assert_failed>
  assert_param(IS_RTC_SYNCH_PREDIV(hrtc->Init.SynchPrediv));
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	68db      	ldr	r3, [r3, #12]
 80055ee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80055f2:	d304      	bcc.n	80055fe <HAL_RTC_Init+0x6a>
 80055f4:	f240 1107 	movw	r1, #263	; 0x107
 80055f8:	4851      	ldr	r0, [pc, #324]	; (8005740 <HAL_RTC_Init+0x1ac>)
 80055fa:	f7fb fb9a 	bl	8000d32 <assert_failed>
  assert_param(IS_RTC_OUTPUT(hrtc->Init.OutPut));
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	691b      	ldr	r3, [r3, #16]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d013      	beq.n	800562e <HAL_RTC_Init+0x9a>
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	691b      	ldr	r3, [r3, #16]
 800560a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800560e:	d00e      	beq.n	800562e <HAL_RTC_Init+0x9a>
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	691b      	ldr	r3, [r3, #16]
 8005614:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005618:	d009      	beq.n	800562e <HAL_RTC_Init+0x9a>
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	691b      	ldr	r3, [r3, #16]
 800561e:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8005622:	d004      	beq.n	800562e <HAL_RTC_Init+0x9a>
 8005624:	f44f 7184 	mov.w	r1, #264	; 0x108
 8005628:	4845      	ldr	r0, [pc, #276]	; (8005740 <HAL_RTC_Init+0x1ac>)
 800562a:	f7fb fb82 	bl	8000d32 <assert_failed>
  assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	695b      	ldr	r3, [r3, #20]
 8005632:	2b00      	cmp	r3, #0
 8005634:	d009      	beq.n	800564a <HAL_RTC_Init+0xb6>
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	695b      	ldr	r3, [r3, #20]
 800563a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800563e:	d004      	beq.n	800564a <HAL_RTC_Init+0xb6>
 8005640:	f240 1109 	movw	r1, #265	; 0x109
 8005644:	483e      	ldr	r0, [pc, #248]	; (8005740 <HAL_RTC_Init+0x1ac>)
 8005646:	f7fb fb74 	bl	8000d32 <assert_failed>
  assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	699b      	ldr	r3, [r3, #24]
 800564e:	2b00      	cmp	r3, #0
 8005650:	d009      	beq.n	8005666 <HAL_RTC_Init+0xd2>
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	699b      	ldr	r3, [r3, #24]
 8005656:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800565a:	d004      	beq.n	8005666 <HAL_RTC_Init+0xd2>
 800565c:	f44f 7185 	mov.w	r1, #266	; 0x10a
 8005660:	4837      	ldr	r0, [pc, #220]	; (8005740 <HAL_RTC_Init+0x1ac>)
 8005662:	f7fb fb66 	bl	8000d32 <assert_failed>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	7f5b      	ldrb	r3, [r3, #29]
 800566a:	b2db      	uxtb	r3, r3
 800566c:	2b00      	cmp	r3, #0
 800566e:	d105      	bne.n	800567c <HAL_RTC_Init+0xe8>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2200      	movs	r2, #0
 8005674:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005676:	6878      	ldr	r0, [r7, #4]
 8005678:	f7fb fbc0 	bl	8000dfc <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2202      	movs	r2, #2
 8005680:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	22ca      	movs	r2, #202	; 0xca
 8005688:	625a      	str	r2, [r3, #36]	; 0x24
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	2253      	movs	r2, #83	; 0x53
 8005690:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005692:	6878      	ldr	r0, [r7, #4]
 8005694:	f000 fad2 	bl	8005c3c <RTC_EnterInitMode>
 8005698:	4603      	mov	r3, r0
 800569a:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 800569c:	7bfb      	ldrb	r3, [r7, #15]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d12c      	bne.n	80056fc <HAL_RTC_Init+0x168>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	689b      	ldr	r3, [r3, #8]
 80056a8:	687a      	ldr	r2, [r7, #4]
 80056aa:	6812      	ldr	r2, [r2, #0]
 80056ac:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80056b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80056b4:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	6899      	ldr	r1, [r3, #8]
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	685a      	ldr	r2, [r3, #4]
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	691b      	ldr	r3, [r3, #16]
 80056c4:	431a      	orrs	r2, r3
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	695b      	ldr	r3, [r3, #20]
 80056ca:	431a      	orrs	r2, r3
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	430a      	orrs	r2, r1
 80056d2:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	687a      	ldr	r2, [r7, #4]
 80056da:	68d2      	ldr	r2, [r2, #12]
 80056dc:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	6919      	ldr	r1, [r3, #16]
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	689b      	ldr	r3, [r3, #8]
 80056e8:	041a      	lsls	r2, r3, #16
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	430a      	orrs	r2, r1
 80056f0:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80056f2:	6878      	ldr	r0, [r7, #4]
 80056f4:	f000 fad9 	bl	8005caa <RTC_ExitInitMode>
 80056f8:	4603      	mov	r3, r0
 80056fa:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 80056fc:	7bfb      	ldrb	r3, [r7, #15]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d113      	bne.n	800572a <HAL_RTC_Init+0x196>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005710:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	699a      	ldr	r2, [r3, #24]
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	430a      	orrs	r2, r1
 8005722:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2201      	movs	r2, #1
 8005728:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	22ff      	movs	r2, #255	; 0xff
 8005730:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 8005732:	7bfb      	ldrb	r3, [r7, #15]
}
 8005734:	4618      	mov	r0, r3
 8005736:	3710      	adds	r7, #16
 8005738:	46bd      	mov	sp, r7
 800573a:	bd80      	pop	{r7, pc}
 800573c:	40002800 	.word	0x40002800
 8005740:	0800f9b8 	.word	0x0800f9b8

08005744 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005744:	b590      	push	{r4, r7, lr}
 8005746:	b087      	sub	sp, #28
 8005748:	af00      	add	r7, sp, #0
 800574a:	60f8      	str	r0, [r7, #12]
 800574c:	60b9      	str	r1, [r7, #8]
 800574e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005750:	2300      	movs	r3, #0
 8005752:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef status;

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d007      	beq.n	800576a <HAL_RTC_SetTime+0x26>
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	2b01      	cmp	r3, #1
 800575e:	d004      	beq.n	800576a <HAL_RTC_SetTime+0x26>
 8005760:	f44f 712d 	mov.w	r1, #692	; 0x2b4
 8005764:	489a      	ldr	r0, [pc, #616]	; (80059d0 <HAL_RTC_SetTime+0x28c>)
 8005766:	f7fb fae4 	bl	8000d32 <assert_failed>
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
 800576a:	68bb      	ldr	r3, [r7, #8]
 800576c:	68db      	ldr	r3, [r3, #12]
 800576e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005772:	d00d      	beq.n	8005790 <HAL_RTC_SetTime+0x4c>
 8005774:	68bb      	ldr	r3, [r7, #8]
 8005776:	68db      	ldr	r3, [r3, #12]
 8005778:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800577c:	d008      	beq.n	8005790 <HAL_RTC_SetTime+0x4c>
 800577e:	68bb      	ldr	r3, [r7, #8]
 8005780:	68db      	ldr	r3, [r3, #12]
 8005782:	2b00      	cmp	r3, #0
 8005784:	d004      	beq.n	8005790 <HAL_RTC_SetTime+0x4c>
 8005786:	f240 21b5 	movw	r1, #693	; 0x2b5
 800578a:	4891      	ldr	r0, [pc, #580]	; (80059d0 <HAL_RTC_SetTime+0x28c>)
 800578c:	f7fb fad1 	bl	8000d32 <assert_failed>
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));
 8005790:	68bb      	ldr	r3, [r7, #8]
 8005792:	691b      	ldr	r3, [r3, #16]
 8005794:	2b00      	cmp	r3, #0
 8005796:	d009      	beq.n	80057ac <HAL_RTC_SetTime+0x68>
 8005798:	68bb      	ldr	r3, [r7, #8]
 800579a:	691b      	ldr	r3, [r3, #16]
 800579c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80057a0:	d004      	beq.n	80057ac <HAL_RTC_SetTime+0x68>
 80057a2:	f240 21b6 	movw	r1, #694	; 0x2b6
 80057a6:	488a      	ldr	r0, [pc, #552]	; (80059d0 <HAL_RTC_SetTime+0x28c>)
 80057a8:	f7fb fac3 	bl	8000d32 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	7f1b      	ldrb	r3, [r3, #28]
 80057b0:	2b01      	cmp	r3, #1
 80057b2:	d101      	bne.n	80057b8 <HAL_RTC_SetTime+0x74>
 80057b4:	2302      	movs	r3, #2
 80057b6:	e107      	b.n	80059c8 <HAL_RTC_SetTime+0x284>
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	2201      	movs	r2, #1
 80057bc:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	2202      	movs	r2, #2
 80057c2:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d15c      	bne.n	8005884 <HAL_RTC_SetTime+0x140>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	689b      	ldr	r3, [r3, #8]
 80057d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d01a      	beq.n	800580e <HAL_RTC_SetTime+0xca>
    {
      assert_param(IS_RTC_HOUR12(sTime->Hours));
 80057d8:	68bb      	ldr	r3, [r7, #8]
 80057da:	781b      	ldrb	r3, [r3, #0]
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d003      	beq.n	80057e8 <HAL_RTC_SetTime+0xa4>
 80057e0:	68bb      	ldr	r3, [r7, #8]
 80057e2:	781b      	ldrb	r3, [r3, #0]
 80057e4:	2b0c      	cmp	r3, #12
 80057e6:	d904      	bls.n	80057f2 <HAL_RTC_SetTime+0xae>
 80057e8:	f240 21c1 	movw	r1, #705	; 0x2c1
 80057ec:	4878      	ldr	r0, [pc, #480]	; (80059d0 <HAL_RTC_SetTime+0x28c>)
 80057ee:	f7fb faa0 	bl	8000d32 <assert_failed>
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
 80057f2:	68bb      	ldr	r3, [r7, #8]
 80057f4:	78db      	ldrb	r3, [r3, #3]
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d015      	beq.n	8005826 <HAL_RTC_SetTime+0xe2>
 80057fa:	68bb      	ldr	r3, [r7, #8]
 80057fc:	78db      	ldrb	r3, [r3, #3]
 80057fe:	2b01      	cmp	r3, #1
 8005800:	d011      	beq.n	8005826 <HAL_RTC_SetTime+0xe2>
 8005802:	f240 21c2 	movw	r1, #706	; 0x2c2
 8005806:	4872      	ldr	r0, [pc, #456]	; (80059d0 <HAL_RTC_SetTime+0x28c>)
 8005808:	f7fb fa93 	bl	8000d32 <assert_failed>
 800580c:	e00b      	b.n	8005826 <HAL_RTC_SetTime+0xe2>
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800580e:	68bb      	ldr	r3, [r7, #8]
 8005810:	2200      	movs	r2, #0
 8005812:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
 8005814:	68bb      	ldr	r3, [r7, #8]
 8005816:	781b      	ldrb	r3, [r3, #0]
 8005818:	2b17      	cmp	r3, #23
 800581a:	d904      	bls.n	8005826 <HAL_RTC_SetTime+0xe2>
 800581c:	f240 21c7 	movw	r1, #711	; 0x2c7
 8005820:	486b      	ldr	r0, [pc, #428]	; (80059d0 <HAL_RTC_SetTime+0x28c>)
 8005822:	f7fb fa86 	bl	8000d32 <assert_failed>
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
 8005826:	68bb      	ldr	r3, [r7, #8]
 8005828:	785b      	ldrb	r3, [r3, #1]
 800582a:	2b3b      	cmp	r3, #59	; 0x3b
 800582c:	d904      	bls.n	8005838 <HAL_RTC_SetTime+0xf4>
 800582e:	f240 21c9 	movw	r1, #713	; 0x2c9
 8005832:	4867      	ldr	r0, [pc, #412]	; (80059d0 <HAL_RTC_SetTime+0x28c>)
 8005834:	f7fb fa7d 	bl	8000d32 <assert_failed>
    assert_param(IS_RTC_SECONDS(sTime->Seconds));
 8005838:	68bb      	ldr	r3, [r7, #8]
 800583a:	789b      	ldrb	r3, [r3, #2]
 800583c:	2b3b      	cmp	r3, #59	; 0x3b
 800583e:	d904      	bls.n	800584a <HAL_RTC_SetTime+0x106>
 8005840:	f240 21ca 	movw	r1, #714	; 0x2ca
 8005844:	4862      	ldr	r0, [pc, #392]	; (80059d0 <HAL_RTC_SetTime+0x28c>)
 8005846:	f7fb fa74 	bl	8000d32 <assert_failed>

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800584a:	68bb      	ldr	r3, [r7, #8]
 800584c:	781b      	ldrb	r3, [r3, #0]
 800584e:	4618      	mov	r0, r3
 8005850:	f000 fa50 	bl	8005cf4 <RTC_ByteToBcd2>
 8005854:	4603      	mov	r3, r0
 8005856:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005858:	68bb      	ldr	r3, [r7, #8]
 800585a:	785b      	ldrb	r3, [r3, #1]
 800585c:	4618      	mov	r0, r3
 800585e:	f000 fa49 	bl	8005cf4 <RTC_ByteToBcd2>
 8005862:	4603      	mov	r3, r0
 8005864:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005866:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8005868:	68bb      	ldr	r3, [r7, #8]
 800586a:	789b      	ldrb	r3, [r3, #2]
 800586c:	4618      	mov	r0, r3
 800586e:	f000 fa41 	bl	8005cf4 <RTC_ByteToBcd2>
 8005872:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005874:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8005878:	68bb      	ldr	r3, [r7, #8]
 800587a:	78db      	ldrb	r3, [r3, #3]
 800587c:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800587e:	4313      	orrs	r3, r2
 8005880:	617b      	str	r3, [r7, #20]
 8005882:	e062      	b.n	800594a <HAL_RTC_SetTime+0x206>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	689b      	ldr	r3, [r3, #8]
 800588a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800588e:	2b00      	cmp	r3, #0
 8005890:	d022      	beq.n	80058d8 <HAL_RTC_SetTime+0x194>
    {
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
 8005892:	68bb      	ldr	r3, [r7, #8]
 8005894:	781b      	ldrb	r3, [r3, #0]
 8005896:	4618      	mov	r0, r3
 8005898:	f000 fa49 	bl	8005d2e <RTC_Bcd2ToByte>
 800589c:	4603      	mov	r3, r0
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d007      	beq.n	80058b2 <HAL_RTC_SetTime+0x16e>
 80058a2:	68bb      	ldr	r3, [r7, #8]
 80058a4:	781b      	ldrb	r3, [r3, #0]
 80058a6:	4618      	mov	r0, r3
 80058a8:	f000 fa41 	bl	8005d2e <RTC_Bcd2ToByte>
 80058ac:	4603      	mov	r3, r0
 80058ae:	2b0c      	cmp	r3, #12
 80058b0:	d904      	bls.n	80058bc <HAL_RTC_SetTime+0x178>
 80058b2:	f240 21d5 	movw	r1, #725	; 0x2d5
 80058b6:	4846      	ldr	r0, [pc, #280]	; (80059d0 <HAL_RTC_SetTime+0x28c>)
 80058b8:	f7fb fa3b 	bl	8000d32 <assert_failed>
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
 80058bc:	68bb      	ldr	r3, [r7, #8]
 80058be:	78db      	ldrb	r3, [r3, #3]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d019      	beq.n	80058f8 <HAL_RTC_SetTime+0x1b4>
 80058c4:	68bb      	ldr	r3, [r7, #8]
 80058c6:	78db      	ldrb	r3, [r3, #3]
 80058c8:	2b01      	cmp	r3, #1
 80058ca:	d015      	beq.n	80058f8 <HAL_RTC_SetTime+0x1b4>
 80058cc:	f240 21d6 	movw	r1, #726	; 0x2d6
 80058d0:	483f      	ldr	r0, [pc, #252]	; (80059d0 <HAL_RTC_SetTime+0x28c>)
 80058d2:	f7fb fa2e 	bl	8000d32 <assert_failed>
 80058d6:	e00f      	b.n	80058f8 <HAL_RTC_SetTime+0x1b4>
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80058d8:	68bb      	ldr	r3, [r7, #8]
 80058da:	2200      	movs	r2, #0
 80058dc:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
 80058de:	68bb      	ldr	r3, [r7, #8]
 80058e0:	781b      	ldrb	r3, [r3, #0]
 80058e2:	4618      	mov	r0, r3
 80058e4:	f000 fa23 	bl	8005d2e <RTC_Bcd2ToByte>
 80058e8:	4603      	mov	r3, r0
 80058ea:	2b17      	cmp	r3, #23
 80058ec:	d904      	bls.n	80058f8 <HAL_RTC_SetTime+0x1b4>
 80058ee:	f240 21db 	movw	r1, #731	; 0x2db
 80058f2:	4837      	ldr	r0, [pc, #220]	; (80059d0 <HAL_RTC_SetTime+0x28c>)
 80058f4:	f7fb fa1d 	bl	8000d32 <assert_failed>
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
 80058f8:	68bb      	ldr	r3, [r7, #8]
 80058fa:	785b      	ldrb	r3, [r3, #1]
 80058fc:	4618      	mov	r0, r3
 80058fe:	f000 fa16 	bl	8005d2e <RTC_Bcd2ToByte>
 8005902:	4603      	mov	r3, r0
 8005904:	2b3b      	cmp	r3, #59	; 0x3b
 8005906:	d904      	bls.n	8005912 <HAL_RTC_SetTime+0x1ce>
 8005908:	f240 21dd 	movw	r1, #733	; 0x2dd
 800590c:	4830      	ldr	r0, [pc, #192]	; (80059d0 <HAL_RTC_SetTime+0x28c>)
 800590e:	f7fb fa10 	bl	8000d32 <assert_failed>
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
 8005912:	68bb      	ldr	r3, [r7, #8]
 8005914:	789b      	ldrb	r3, [r3, #2]
 8005916:	4618      	mov	r0, r3
 8005918:	f000 fa09 	bl	8005d2e <RTC_Bcd2ToByte>
 800591c:	4603      	mov	r3, r0
 800591e:	2b3b      	cmp	r3, #59	; 0x3b
 8005920:	d904      	bls.n	800592c <HAL_RTC_SetTime+0x1e8>
 8005922:	f240 21de 	movw	r1, #734	; 0x2de
 8005926:	482a      	ldr	r0, [pc, #168]	; (80059d0 <HAL_RTC_SetTime+0x28c>)
 8005928:	f7fb fa03 	bl	8000d32 <assert_failed>
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800592c:	68bb      	ldr	r3, [r7, #8]
 800592e:	781b      	ldrb	r3, [r3, #0]
 8005930:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8005932:	68bb      	ldr	r3, [r7, #8]
 8005934:	785b      	ldrb	r3, [r3, #1]
 8005936:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005938:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 800593a:	68ba      	ldr	r2, [r7, #8]
 800593c:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800593e:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005940:	68bb      	ldr	r3, [r7, #8]
 8005942:	78db      	ldrb	r3, [r3, #3]
 8005944:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005946:	4313      	orrs	r3, r2
 8005948:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	22ca      	movs	r2, #202	; 0xca
 8005950:	625a      	str	r2, [r3, #36]	; 0x24
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	2253      	movs	r2, #83	; 0x53
 8005958:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800595a:	68f8      	ldr	r0, [r7, #12]
 800595c:	f000 f96e 	bl	8005c3c <RTC_EnterInitMode>
 8005960:	4603      	mov	r3, r0
 8005962:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8005964:	7cfb      	ldrb	r3, [r7, #19]
 8005966:	2b00      	cmp	r3, #0
 8005968:	d120      	bne.n	80059ac <HAL_RTC_SetTime+0x268>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	681a      	ldr	r2, [r3, #0]
 800596e:	697b      	ldr	r3, [r7, #20]
 8005970:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8005974:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8005978:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	689a      	ldr	r2, [r3, #8]
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005988:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	6899      	ldr	r1, [r3, #8]
 8005990:	68bb      	ldr	r3, [r7, #8]
 8005992:	68da      	ldr	r2, [r3, #12]
 8005994:	68bb      	ldr	r3, [r7, #8]
 8005996:	691b      	ldr	r3, [r3, #16]
 8005998:	431a      	orrs	r2, r3
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	430a      	orrs	r2, r1
 80059a0:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80059a2:	68f8      	ldr	r0, [r7, #12]
 80059a4:	f000 f981 	bl	8005caa <RTC_ExitInitMode>
 80059a8:	4603      	mov	r3, r0
 80059aa:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80059ac:	7cfb      	ldrb	r3, [r7, #19]
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d102      	bne.n	80059b8 <HAL_RTC_SetTime+0x274>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	2201      	movs	r2, #1
 80059b6:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	22ff      	movs	r2, #255	; 0xff
 80059be:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	2200      	movs	r2, #0
 80059c4:	771a      	strb	r2, [r3, #28]

  return status;
 80059c6:	7cfb      	ldrb	r3, [r7, #19]
}
 80059c8:	4618      	mov	r0, r3
 80059ca:	371c      	adds	r7, #28
 80059cc:	46bd      	mov	sp, r7
 80059ce:	bd90      	pop	{r4, r7, pc}
 80059d0:	0800f9b8 	.word	0x0800f9b8

080059d4 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80059d4:	b590      	push	{r4, r7, lr}
 80059d6:	b087      	sub	sp, #28
 80059d8:	af00      	add	r7, sp, #0
 80059da:	60f8      	str	r0, [r7, #12]
 80059dc:	60b9      	str	r1, [r7, #8]
 80059de:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80059e0:	2300      	movs	r3, #0
 80059e2:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef status;

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d007      	beq.n	80059fa <HAL_RTC_SetDate+0x26>
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	2b01      	cmp	r3, #1
 80059ee:	d004      	beq.n	80059fa <HAL_RTC_SetDate+0x26>
 80059f0:	f240 3153 	movw	r1, #851	; 0x353
 80059f4:	487c      	ldr	r0, [pc, #496]	; (8005be8 <HAL_RTC_SetDate+0x214>)
 80059f6:	f7fb f99c 	bl	8000d32 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	7f1b      	ldrb	r3, [r3, #28]
 80059fe:	2b01      	cmp	r3, #1
 8005a00:	d101      	bne.n	8005a06 <HAL_RTC_SetDate+0x32>
 8005a02:	2302      	movs	r3, #2
 8005a04:	e0ec      	b.n	8005be0 <HAL_RTC_SetDate+0x20c>
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	2201      	movs	r2, #1
 8005a0a:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	2202      	movs	r2, #2
 8005a10:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d10e      	bne.n	8005a36 <HAL_RTC_SetDate+0x62>
 8005a18:	68bb      	ldr	r3, [r7, #8]
 8005a1a:	785b      	ldrb	r3, [r3, #1]
 8005a1c:	f003 0310 	and.w	r3, r3, #16
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d008      	beq.n	8005a36 <HAL_RTC_SetDate+0x62>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005a24:	68bb      	ldr	r3, [r7, #8]
 8005a26:	785b      	ldrb	r3, [r3, #1]
 8005a28:	f023 0310 	bic.w	r3, r3, #16
 8005a2c:	b2db      	uxtb	r3, r3
 8005a2e:	330a      	adds	r3, #10
 8005a30:	b2da      	uxtb	r2, r3
 8005a32:	68bb      	ldr	r3, [r7, #8]
 8005a34:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));
 8005a36:	68bb      	ldr	r3, [r7, #8]
 8005a38:	781b      	ldrb	r3, [r3, #0]
 8005a3a:	2b01      	cmp	r3, #1
 8005a3c:	d01c      	beq.n	8005a78 <HAL_RTC_SetDate+0xa4>
 8005a3e:	68bb      	ldr	r3, [r7, #8]
 8005a40:	781b      	ldrb	r3, [r3, #0]
 8005a42:	2b02      	cmp	r3, #2
 8005a44:	d018      	beq.n	8005a78 <HAL_RTC_SetDate+0xa4>
 8005a46:	68bb      	ldr	r3, [r7, #8]
 8005a48:	781b      	ldrb	r3, [r3, #0]
 8005a4a:	2b03      	cmp	r3, #3
 8005a4c:	d014      	beq.n	8005a78 <HAL_RTC_SetDate+0xa4>
 8005a4e:	68bb      	ldr	r3, [r7, #8]
 8005a50:	781b      	ldrb	r3, [r3, #0]
 8005a52:	2b04      	cmp	r3, #4
 8005a54:	d010      	beq.n	8005a78 <HAL_RTC_SetDate+0xa4>
 8005a56:	68bb      	ldr	r3, [r7, #8]
 8005a58:	781b      	ldrb	r3, [r3, #0]
 8005a5a:	2b05      	cmp	r3, #5
 8005a5c:	d00c      	beq.n	8005a78 <HAL_RTC_SetDate+0xa4>
 8005a5e:	68bb      	ldr	r3, [r7, #8]
 8005a60:	781b      	ldrb	r3, [r3, #0]
 8005a62:	2b06      	cmp	r3, #6
 8005a64:	d008      	beq.n	8005a78 <HAL_RTC_SetDate+0xa4>
 8005a66:	68bb      	ldr	r3, [r7, #8]
 8005a68:	781b      	ldrb	r3, [r3, #0]
 8005a6a:	2b07      	cmp	r3, #7
 8005a6c:	d004      	beq.n	8005a78 <HAL_RTC_SetDate+0xa4>
 8005a6e:	f240 315f 	movw	r1, #863	; 0x35f
 8005a72:	485d      	ldr	r0, [pc, #372]	; (8005be8 <HAL_RTC_SetDate+0x214>)
 8005a74:	f7fb f95d 	bl	8000d32 <assert_failed>

  if (Format == RTC_FORMAT_BIN)
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d13f      	bne.n	8005afe <HAL_RTC_SetDate+0x12a>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
 8005a7e:	68bb      	ldr	r3, [r7, #8]
 8005a80:	78db      	ldrb	r3, [r3, #3]
 8005a82:	2b63      	cmp	r3, #99	; 0x63
 8005a84:	d904      	bls.n	8005a90 <HAL_RTC_SetDate+0xbc>
 8005a86:	f240 3163 	movw	r1, #867	; 0x363
 8005a8a:	4857      	ldr	r0, [pc, #348]	; (8005be8 <HAL_RTC_SetDate+0x214>)
 8005a8c:	f7fb f951 	bl	8000d32 <assert_failed>
    assert_param(IS_RTC_MONTH(sDate->Month));
 8005a90:	68bb      	ldr	r3, [r7, #8]
 8005a92:	785b      	ldrb	r3, [r3, #1]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d003      	beq.n	8005aa0 <HAL_RTC_SetDate+0xcc>
 8005a98:	68bb      	ldr	r3, [r7, #8]
 8005a9a:	785b      	ldrb	r3, [r3, #1]
 8005a9c:	2b0c      	cmp	r3, #12
 8005a9e:	d904      	bls.n	8005aaa <HAL_RTC_SetDate+0xd6>
 8005aa0:	f44f 7159 	mov.w	r1, #868	; 0x364
 8005aa4:	4850      	ldr	r0, [pc, #320]	; (8005be8 <HAL_RTC_SetDate+0x214>)
 8005aa6:	f7fb f944 	bl	8000d32 <assert_failed>
    assert_param(IS_RTC_DATE(sDate->Date));
 8005aaa:	68bb      	ldr	r3, [r7, #8]
 8005aac:	789b      	ldrb	r3, [r3, #2]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d003      	beq.n	8005aba <HAL_RTC_SetDate+0xe6>
 8005ab2:	68bb      	ldr	r3, [r7, #8]
 8005ab4:	789b      	ldrb	r3, [r3, #2]
 8005ab6:	2b1f      	cmp	r3, #31
 8005ab8:	d904      	bls.n	8005ac4 <HAL_RTC_SetDate+0xf0>
 8005aba:	f240 3165 	movw	r1, #869	; 0x365
 8005abe:	484a      	ldr	r0, [pc, #296]	; (8005be8 <HAL_RTC_SetDate+0x214>)
 8005ac0:	f7fb f937 	bl	8000d32 <assert_failed>

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005ac4:	68bb      	ldr	r3, [r7, #8]
 8005ac6:	78db      	ldrb	r3, [r3, #3]
 8005ac8:	4618      	mov	r0, r3
 8005aca:	f000 f913 	bl	8005cf4 <RTC_ByteToBcd2>
 8005ace:	4603      	mov	r3, r0
 8005ad0:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005ad2:	68bb      	ldr	r3, [r7, #8]
 8005ad4:	785b      	ldrb	r3, [r3, #1]
 8005ad6:	4618      	mov	r0, r3
 8005ad8:	f000 f90c 	bl	8005cf4 <RTC_ByteToBcd2>
 8005adc:	4603      	mov	r3, r0
 8005ade:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005ae0:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8005ae2:	68bb      	ldr	r3, [r7, #8]
 8005ae4:	789b      	ldrb	r3, [r3, #2]
 8005ae6:	4618      	mov	r0, r3
 8005ae8:	f000 f904 	bl	8005cf4 <RTC_ByteToBcd2>
 8005aec:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005aee:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8005af2:	68bb      	ldr	r3, [r7, #8]
 8005af4:	781b      	ldrb	r3, [r3, #0]
 8005af6:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005af8:	4313      	orrs	r3, r2
 8005afa:	617b      	str	r3, [r7, #20]
 8005afc:	e045      	b.n	8005b8a <HAL_RTC_SetDate+0x1b6>
  }
  else
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
 8005afe:	68bb      	ldr	r3, [r7, #8]
 8005b00:	78db      	ldrb	r3, [r3, #3]
 8005b02:	4618      	mov	r0, r3
 8005b04:	f000 f913 	bl	8005d2e <RTC_Bcd2ToByte>
 8005b08:	4603      	mov	r3, r0
 8005b0a:	2b63      	cmp	r3, #99	; 0x63
 8005b0c:	d904      	bls.n	8005b18 <HAL_RTC_SetDate+0x144>
 8005b0e:	f240 316e 	movw	r1, #878	; 0x36e
 8005b12:	4835      	ldr	r0, [pc, #212]	; (8005be8 <HAL_RTC_SetDate+0x214>)
 8005b14:	f7fb f90d 	bl	8000d32 <assert_failed>
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
 8005b18:	68bb      	ldr	r3, [r7, #8]
 8005b1a:	785b      	ldrb	r3, [r3, #1]
 8005b1c:	4618      	mov	r0, r3
 8005b1e:	f000 f906 	bl	8005d2e <RTC_Bcd2ToByte>
 8005b22:	4603      	mov	r3, r0
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d007      	beq.n	8005b38 <HAL_RTC_SetDate+0x164>
 8005b28:	68bb      	ldr	r3, [r7, #8]
 8005b2a:	785b      	ldrb	r3, [r3, #1]
 8005b2c:	4618      	mov	r0, r3
 8005b2e:	f000 f8fe 	bl	8005d2e <RTC_Bcd2ToByte>
 8005b32:	4603      	mov	r3, r0
 8005b34:	2b0c      	cmp	r3, #12
 8005b36:	d904      	bls.n	8005b42 <HAL_RTC_SetDate+0x16e>
 8005b38:	f240 316f 	movw	r1, #879	; 0x36f
 8005b3c:	482a      	ldr	r0, [pc, #168]	; (8005be8 <HAL_RTC_SetDate+0x214>)
 8005b3e:	f7fb f8f8 	bl	8000d32 <assert_failed>
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));
 8005b42:	68bb      	ldr	r3, [r7, #8]
 8005b44:	789b      	ldrb	r3, [r3, #2]
 8005b46:	4618      	mov	r0, r3
 8005b48:	f000 f8f1 	bl	8005d2e <RTC_Bcd2ToByte>
 8005b4c:	4603      	mov	r3, r0
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d007      	beq.n	8005b62 <HAL_RTC_SetDate+0x18e>
 8005b52:	68bb      	ldr	r3, [r7, #8]
 8005b54:	789b      	ldrb	r3, [r3, #2]
 8005b56:	4618      	mov	r0, r3
 8005b58:	f000 f8e9 	bl	8005d2e <RTC_Bcd2ToByte>
 8005b5c:	4603      	mov	r3, r0
 8005b5e:	2b1f      	cmp	r3, #31
 8005b60:	d904      	bls.n	8005b6c <HAL_RTC_SetDate+0x198>
 8005b62:	f44f 715c 	mov.w	r1, #880	; 0x370
 8005b66:	4820      	ldr	r0, [pc, #128]	; (8005be8 <HAL_RTC_SetDate+0x214>)
 8005b68:	f7fb f8e3 	bl	8000d32 <assert_failed>

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005b6c:	68bb      	ldr	r3, [r7, #8]
 8005b6e:	78db      	ldrb	r3, [r3, #3]
 8005b70:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8005b72:	68bb      	ldr	r3, [r7, #8]
 8005b74:	785b      	ldrb	r3, [r3, #1]
 8005b76:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005b78:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8005b7a:	68ba      	ldr	r2, [r7, #8]
 8005b7c:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8005b7e:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8005b80:	68bb      	ldr	r3, [r7, #8]
 8005b82:	781b      	ldrb	r3, [r3, #0]
 8005b84:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005b86:	4313      	orrs	r3, r2
 8005b88:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	22ca      	movs	r2, #202	; 0xca
 8005b90:	625a      	str	r2, [r3, #36]	; 0x24
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	2253      	movs	r2, #83	; 0x53
 8005b98:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005b9a:	68f8      	ldr	r0, [r7, #12]
 8005b9c:	f000 f84e 	bl	8005c3c <RTC_EnterInitMode>
 8005ba0:	4603      	mov	r3, r0
 8005ba2:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8005ba4:	7cfb      	ldrb	r3, [r7, #19]
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d10c      	bne.n	8005bc4 <HAL_RTC_SetDate+0x1f0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	681a      	ldr	r2, [r3, #0]
 8005bae:	697b      	ldr	r3, [r7, #20]
 8005bb0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005bb4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005bb8:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005bba:	68f8      	ldr	r0, [r7, #12]
 8005bbc:	f000 f875 	bl	8005caa <RTC_ExitInitMode>
 8005bc0:	4603      	mov	r3, r0
 8005bc2:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8005bc4:	7cfb      	ldrb	r3, [r7, #19]
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d102      	bne.n	8005bd0 <HAL_RTC_SetDate+0x1fc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	2201      	movs	r2, #1
 8005bce:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	22ff      	movs	r2, #255	; 0xff
 8005bd6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	2200      	movs	r2, #0
 8005bdc:	771a      	strb	r2, [r3, #28]

  return status;
 8005bde:	7cfb      	ldrb	r3, [r7, #19]
}
 8005be0:	4618      	mov	r0, r3
 8005be2:	371c      	adds	r7, #28
 8005be4:	46bd      	mov	sp, r7
 8005be6:	bd90      	pop	{r4, r7, pc}
 8005be8:	0800f9b8 	.word	0x0800f9b8

08005bec <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	b084      	sub	sp, #16
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	68da      	ldr	r2, [r3, #12]
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005c06:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005c08:	f7fb ffd8 	bl	8001bbc <HAL_GetTick>
 8005c0c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005c0e:	e009      	b.n	8005c24 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005c10:	f7fb ffd4 	bl	8001bbc <HAL_GetTick>
 8005c14:	4602      	mov	r2, r0
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	1ad3      	subs	r3, r2, r3
 8005c1a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005c1e:	d901      	bls.n	8005c24 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8005c20:	2303      	movs	r3, #3
 8005c22:	e007      	b.n	8005c34 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	68db      	ldr	r3, [r3, #12]
 8005c2a:	f003 0320 	and.w	r3, r3, #32
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d0ee      	beq.n	8005c10 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8005c32:	2300      	movs	r3, #0
}
 8005c34:	4618      	mov	r0, r3
 8005c36:	3710      	adds	r7, #16
 8005c38:	46bd      	mov	sp, r7
 8005c3a:	bd80      	pop	{r7, pc}

08005c3c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005c3c:	b580      	push	{r7, lr}
 8005c3e:	b084      	sub	sp, #16
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005c44:	2300      	movs	r3, #0
 8005c46:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005c48:	2300      	movs	r3, #0
 8005c4a:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	68db      	ldr	r3, [r3, #12]
 8005c52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d122      	bne.n	8005ca0 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	68da      	ldr	r2, [r3, #12]
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005c68:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005c6a:	f7fb ffa7 	bl	8001bbc <HAL_GetTick>
 8005c6e:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005c70:	e00c      	b.n	8005c8c <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005c72:	f7fb ffa3 	bl	8001bbc <HAL_GetTick>
 8005c76:	4602      	mov	r2, r0
 8005c78:	68bb      	ldr	r3, [r7, #8]
 8005c7a:	1ad3      	subs	r3, r2, r3
 8005c7c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005c80:	d904      	bls.n	8005c8c <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	2204      	movs	r2, #4
 8005c86:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8005c88:	2301      	movs	r3, #1
 8005c8a:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	68db      	ldr	r3, [r3, #12]
 8005c92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d102      	bne.n	8005ca0 <RTC_EnterInitMode+0x64>
 8005c9a:	7bfb      	ldrb	r3, [r7, #15]
 8005c9c:	2b01      	cmp	r3, #1
 8005c9e:	d1e8      	bne.n	8005c72 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8005ca0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ca2:	4618      	mov	r0, r3
 8005ca4:	3710      	adds	r7, #16
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	bd80      	pop	{r7, pc}

08005caa <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005caa:	b580      	push	{r7, lr}
 8005cac:	b084      	sub	sp, #16
 8005cae:	af00      	add	r7, sp, #0
 8005cb0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	68da      	ldr	r2, [r3, #12]
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005cc4:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	689b      	ldr	r3, [r3, #8]
 8005ccc:	f003 0320 	and.w	r3, r3, #32
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d10a      	bne.n	8005cea <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005cd4:	6878      	ldr	r0, [r7, #4]
 8005cd6:	f7ff ff89 	bl	8005bec <HAL_RTC_WaitForSynchro>
 8005cda:	4603      	mov	r3, r0
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d004      	beq.n	8005cea <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2204      	movs	r2, #4
 8005ce4:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8005cea:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cec:	4618      	mov	r0, r3
 8005cee:	3710      	adds	r7, #16
 8005cf0:	46bd      	mov	sp, r7
 8005cf2:	bd80      	pop	{r7, pc}

08005cf4 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8005cf4:	b480      	push	{r7}
 8005cf6:	b085      	sub	sp, #20
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	4603      	mov	r3, r0
 8005cfc:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 8005cfe:	2300      	movs	r3, #0
 8005d00:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 8005d02:	e005      	b.n	8005d10 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8005d04:	7bfb      	ldrb	r3, [r7, #15]
 8005d06:	3301      	adds	r3, #1
 8005d08:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 8005d0a:	79fb      	ldrb	r3, [r7, #7]
 8005d0c:	3b0a      	subs	r3, #10
 8005d0e:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8005d10:	79fb      	ldrb	r3, [r7, #7]
 8005d12:	2b09      	cmp	r3, #9
 8005d14:	d8f6      	bhi.n	8005d04 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8005d16:	7bfb      	ldrb	r3, [r7, #15]
 8005d18:	011b      	lsls	r3, r3, #4
 8005d1a:	b2da      	uxtb	r2, r3
 8005d1c:	79fb      	ldrb	r3, [r7, #7]
 8005d1e:	4313      	orrs	r3, r2
 8005d20:	b2db      	uxtb	r3, r3
}
 8005d22:	4618      	mov	r0, r3
 8005d24:	3714      	adds	r7, #20
 8005d26:	46bd      	mov	sp, r7
 8005d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2c:	4770      	bx	lr

08005d2e <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8005d2e:	b480      	push	{r7}
 8005d30:	b085      	sub	sp, #20
 8005d32:	af00      	add	r7, sp, #0
 8005d34:	4603      	mov	r3, r0
 8005d36:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 8005d38:	2300      	movs	r3, #0
 8005d3a:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8005d3c:	79fb      	ldrb	r3, [r7, #7]
 8005d3e:	091b      	lsrs	r3, r3, #4
 8005d40:	b2db      	uxtb	r3, r3
 8005d42:	461a      	mov	r2, r3
 8005d44:	0092      	lsls	r2, r2, #2
 8005d46:	4413      	add	r3, r2
 8005d48:	005b      	lsls	r3, r3, #1
 8005d4a:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 8005d4c:	79fb      	ldrb	r3, [r7, #7]
 8005d4e:	f003 030f 	and.w	r3, r3, #15
 8005d52:	b2da      	uxtb	r2, r3
 8005d54:	7bfb      	ldrb	r3, [r7, #15]
 8005d56:	4413      	add	r3, r2
 8005d58:	b2db      	uxtb	r3, r3
}
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	3714      	adds	r7, #20
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d64:	4770      	bx	lr
	...

08005d68 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b082      	sub	sp, #8
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d101      	bne.n	8005d7a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005d76:	2301      	movs	r3, #1
 8005d78:	e18c      	b.n	8006094 <HAL_SPI_Init+0x32c>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	4a75      	ldr	r2, [pc, #468]	; (8005f54 <HAL_SPI_Init+0x1ec>)
 8005d80:	4293      	cmp	r3, r2
 8005d82:	d018      	beq.n	8005db6 <HAL_SPI_Init+0x4e>
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	4a73      	ldr	r2, [pc, #460]	; (8005f58 <HAL_SPI_Init+0x1f0>)
 8005d8a:	4293      	cmp	r3, r2
 8005d8c:	d013      	beq.n	8005db6 <HAL_SPI_Init+0x4e>
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	4a72      	ldr	r2, [pc, #456]	; (8005f5c <HAL_SPI_Init+0x1f4>)
 8005d94:	4293      	cmp	r3, r2
 8005d96:	d00e      	beq.n	8005db6 <HAL_SPI_Init+0x4e>
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	4a70      	ldr	r2, [pc, #448]	; (8005f60 <HAL_SPI_Init+0x1f8>)
 8005d9e:	4293      	cmp	r3, r2
 8005da0:	d009      	beq.n	8005db6 <HAL_SPI_Init+0x4e>
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	4a6f      	ldr	r2, [pc, #444]	; (8005f64 <HAL_SPI_Init+0x1fc>)
 8005da8:	4293      	cmp	r3, r2
 8005daa:	d004      	beq.n	8005db6 <HAL_SPI_Init+0x4e>
 8005dac:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8005db0:	486d      	ldr	r0, [pc, #436]	; (8005f68 <HAL_SPI_Init+0x200>)
 8005db2:	f7fa ffbe 	bl	8000d32 <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	685b      	ldr	r3, [r3, #4]
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d009      	beq.n	8005dd2 <HAL_SPI_Init+0x6a>
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	685b      	ldr	r3, [r3, #4]
 8005dc2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005dc6:	d004      	beq.n	8005dd2 <HAL_SPI_Init+0x6a>
 8005dc8:	f240 1141 	movw	r1, #321	; 0x141
 8005dcc:	4866      	ldr	r0, [pc, #408]	; (8005f68 <HAL_SPI_Init+0x200>)
 8005dce:	f7fa ffb0 	bl	8000d32 <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	689b      	ldr	r3, [r3, #8]
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d00e      	beq.n	8005df8 <HAL_SPI_Init+0x90>
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	689b      	ldr	r3, [r3, #8]
 8005dde:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005de2:	d009      	beq.n	8005df8 <HAL_SPI_Init+0x90>
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	689b      	ldr	r3, [r3, #8]
 8005de8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005dec:	d004      	beq.n	8005df8 <HAL_SPI_Init+0x90>
 8005dee:	f44f 71a1 	mov.w	r1, #322	; 0x142
 8005df2:	485d      	ldr	r0, [pc, #372]	; (8005f68 <HAL_SPI_Init+0x200>)
 8005df4:	f7fa ff9d 	bl	8000d32 <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	68db      	ldr	r3, [r3, #12]
 8005dfc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005e00:	d008      	beq.n	8005e14 <HAL_SPI_Init+0xac>
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	68db      	ldr	r3, [r3, #12]
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d004      	beq.n	8005e14 <HAL_SPI_Init+0xac>
 8005e0a:	f240 1143 	movw	r1, #323	; 0x143
 8005e0e:	4856      	ldr	r0, [pc, #344]	; (8005f68 <HAL_SPI_Init+0x200>)
 8005e10:	f7fa ff8f 	bl	8000d32 <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	699b      	ldr	r3, [r3, #24]
 8005e18:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005e1c:	d00d      	beq.n	8005e3a <HAL_SPI_Init+0xd2>
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	699b      	ldr	r3, [r3, #24]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d009      	beq.n	8005e3a <HAL_SPI_Init+0xd2>
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	699b      	ldr	r3, [r3, #24]
 8005e2a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005e2e:	d004      	beq.n	8005e3a <HAL_SPI_Init+0xd2>
 8005e30:	f44f 71a2 	mov.w	r1, #324	; 0x144
 8005e34:	484c      	ldr	r0, [pc, #304]	; (8005f68 <HAL_SPI_Init+0x200>)
 8005e36:	f7fa ff7c 	bl	8000d32 <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	69db      	ldr	r3, [r3, #28]
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d020      	beq.n	8005e84 <HAL_SPI_Init+0x11c>
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	69db      	ldr	r3, [r3, #28]
 8005e46:	2b08      	cmp	r3, #8
 8005e48:	d01c      	beq.n	8005e84 <HAL_SPI_Init+0x11c>
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	69db      	ldr	r3, [r3, #28]
 8005e4e:	2b10      	cmp	r3, #16
 8005e50:	d018      	beq.n	8005e84 <HAL_SPI_Init+0x11c>
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	69db      	ldr	r3, [r3, #28]
 8005e56:	2b18      	cmp	r3, #24
 8005e58:	d014      	beq.n	8005e84 <HAL_SPI_Init+0x11c>
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	69db      	ldr	r3, [r3, #28]
 8005e5e:	2b20      	cmp	r3, #32
 8005e60:	d010      	beq.n	8005e84 <HAL_SPI_Init+0x11c>
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	69db      	ldr	r3, [r3, #28]
 8005e66:	2b28      	cmp	r3, #40	; 0x28
 8005e68:	d00c      	beq.n	8005e84 <HAL_SPI_Init+0x11c>
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	69db      	ldr	r3, [r3, #28]
 8005e6e:	2b30      	cmp	r3, #48	; 0x30
 8005e70:	d008      	beq.n	8005e84 <HAL_SPI_Init+0x11c>
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	69db      	ldr	r3, [r3, #28]
 8005e76:	2b38      	cmp	r3, #56	; 0x38
 8005e78:	d004      	beq.n	8005e84 <HAL_SPI_Init+0x11c>
 8005e7a:	f240 1145 	movw	r1, #325	; 0x145
 8005e7e:	483a      	ldr	r0, [pc, #232]	; (8005f68 <HAL_SPI_Init+0x200>)
 8005e80:	f7fa ff57 	bl	8000d32 <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	6a1b      	ldr	r3, [r3, #32]
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d008      	beq.n	8005e9e <HAL_SPI_Init+0x136>
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	6a1b      	ldr	r3, [r3, #32]
 8005e90:	2b80      	cmp	r3, #128	; 0x80
 8005e92:	d004      	beq.n	8005e9e <HAL_SPI_Init+0x136>
 8005e94:	f44f 71a3 	mov.w	r1, #326	; 0x146
 8005e98:	4833      	ldr	r0, [pc, #204]	; (8005f68 <HAL_SPI_Init+0x200>)
 8005e9a:	f7fa ff4a 	bl	8000d32 <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d008      	beq.n	8005eb8 <HAL_SPI_Init+0x150>
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005eaa:	2b10      	cmp	r3, #16
 8005eac:	d004      	beq.n	8005eb8 <HAL_SPI_Init+0x150>
 8005eae:	f240 1147 	movw	r1, #327	; 0x147
 8005eb2:	482d      	ldr	r0, [pc, #180]	; (8005f68 <HAL_SPI_Init+0x200>)
 8005eb4:	f7fa ff3d 	bl	8000d32 <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d155      	bne.n	8005f6c <HAL_SPI_Init+0x204>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	691b      	ldr	r3, [r3, #16]
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d008      	beq.n	8005eda <HAL_SPI_Init+0x172>
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	691b      	ldr	r3, [r3, #16]
 8005ecc:	2b02      	cmp	r3, #2
 8005ece:	d004      	beq.n	8005eda <HAL_SPI_Init+0x172>
 8005ed0:	f44f 71a5 	mov.w	r1, #330	; 0x14a
 8005ed4:	4824      	ldr	r0, [pc, #144]	; (8005f68 <HAL_SPI_Init+0x200>)
 8005ed6:	f7fa ff2c 	bl	8000d32 <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	695b      	ldr	r3, [r3, #20]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d008      	beq.n	8005ef4 <HAL_SPI_Init+0x18c>
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	695b      	ldr	r3, [r3, #20]
 8005ee6:	2b01      	cmp	r3, #1
 8005ee8:	d004      	beq.n	8005ef4 <HAL_SPI_Init+0x18c>
 8005eea:	f240 114b 	movw	r1, #331	; 0x14b
 8005eee:	481e      	ldr	r0, [pc, #120]	; (8005f68 <HAL_SPI_Init+0x200>)
 8005ef0:	f7fa ff1f 	bl	8000d32 <assert_failed>

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	685b      	ldr	r3, [r3, #4]
 8005ef8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005efc:	d125      	bne.n	8005f4a <HAL_SPI_Init+0x1e2>
    {
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	69db      	ldr	r3, [r3, #28]
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d05d      	beq.n	8005fc2 <HAL_SPI_Init+0x25a>
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	69db      	ldr	r3, [r3, #28]
 8005f0a:	2b08      	cmp	r3, #8
 8005f0c:	d059      	beq.n	8005fc2 <HAL_SPI_Init+0x25a>
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	69db      	ldr	r3, [r3, #28]
 8005f12:	2b10      	cmp	r3, #16
 8005f14:	d055      	beq.n	8005fc2 <HAL_SPI_Init+0x25a>
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	69db      	ldr	r3, [r3, #28]
 8005f1a:	2b18      	cmp	r3, #24
 8005f1c:	d051      	beq.n	8005fc2 <HAL_SPI_Init+0x25a>
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	69db      	ldr	r3, [r3, #28]
 8005f22:	2b20      	cmp	r3, #32
 8005f24:	d04d      	beq.n	8005fc2 <HAL_SPI_Init+0x25a>
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	69db      	ldr	r3, [r3, #28]
 8005f2a:	2b28      	cmp	r3, #40	; 0x28
 8005f2c:	d049      	beq.n	8005fc2 <HAL_SPI_Init+0x25a>
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	69db      	ldr	r3, [r3, #28]
 8005f32:	2b30      	cmp	r3, #48	; 0x30
 8005f34:	d045      	beq.n	8005fc2 <HAL_SPI_Init+0x25a>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	69db      	ldr	r3, [r3, #28]
 8005f3a:	2b38      	cmp	r3, #56	; 0x38
 8005f3c:	d041      	beq.n	8005fc2 <HAL_SPI_Init+0x25a>
 8005f3e:	f240 114f 	movw	r1, #335	; 0x14f
 8005f42:	4809      	ldr	r0, [pc, #36]	; (8005f68 <HAL_SPI_Init+0x200>)
 8005f44:	f7fa fef5 	bl	8000d32 <assert_failed>
 8005f48:	e03b      	b.n	8005fc2 <HAL_SPI_Init+0x25a>
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	2200      	movs	r2, #0
 8005f4e:	61da      	str	r2, [r3, #28]
 8005f50:	e037      	b.n	8005fc2 <HAL_SPI_Init+0x25a>
 8005f52:	bf00      	nop
 8005f54:	40013000 	.word	0x40013000
 8005f58:	40003800 	.word	0x40003800
 8005f5c:	40003c00 	.word	0x40003c00
 8005f60:	40013400 	.word	0x40013400
 8005f64:	40015000 	.word	0x40015000
 8005f68:	0800f9f0 	.word	0x0800f9f0
    }
  }
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	69db      	ldr	r3, [r3, #28]
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d020      	beq.n	8005fb6 <HAL_SPI_Init+0x24e>
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	69db      	ldr	r3, [r3, #28]
 8005f78:	2b08      	cmp	r3, #8
 8005f7a:	d01c      	beq.n	8005fb6 <HAL_SPI_Init+0x24e>
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	69db      	ldr	r3, [r3, #28]
 8005f80:	2b10      	cmp	r3, #16
 8005f82:	d018      	beq.n	8005fb6 <HAL_SPI_Init+0x24e>
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	69db      	ldr	r3, [r3, #28]
 8005f88:	2b18      	cmp	r3, #24
 8005f8a:	d014      	beq.n	8005fb6 <HAL_SPI_Init+0x24e>
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	69db      	ldr	r3, [r3, #28]
 8005f90:	2b20      	cmp	r3, #32
 8005f92:	d010      	beq.n	8005fb6 <HAL_SPI_Init+0x24e>
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	69db      	ldr	r3, [r3, #28]
 8005f98:	2b28      	cmp	r3, #40	; 0x28
 8005f9a:	d00c      	beq.n	8005fb6 <HAL_SPI_Init+0x24e>
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	69db      	ldr	r3, [r3, #28]
 8005fa0:	2b30      	cmp	r3, #48	; 0x30
 8005fa2:	d008      	beq.n	8005fb6 <HAL_SPI_Init+0x24e>
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	69db      	ldr	r3, [r3, #28]
 8005fa8:	2b38      	cmp	r3, #56	; 0x38
 8005faa:	d004      	beq.n	8005fb6 <HAL_SPI_Init+0x24e>
 8005fac:	f240 1159 	movw	r1, #345	; 0x159
 8005fb0:	483a      	ldr	r0, [pc, #232]	; (800609c <HAL_SPI_Init+0x334>)
 8005fb2:	f7fa febe 	bl	8000d32 <assert_failed>

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	2200      	movs	r2, #0
 8005fba:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005fce:	b2db      	uxtb	r3, r3
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d106      	bne.n	8005fe2 <HAL_SPI_Init+0x27a>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005fdc:	6878      	ldr	r0, [r7, #4]
 8005fde:	f7fa ff6f 	bl	8000ec0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	2202      	movs	r2, #2
 8005fe6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	681a      	ldr	r2, [r3, #0]
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005ff8:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	685b      	ldr	r3, [r3, #4]
 8005ffe:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	689b      	ldr	r3, [r3, #8]
 8006006:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800600a:	431a      	orrs	r2, r3
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	68db      	ldr	r3, [r3, #12]
 8006010:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006014:	431a      	orrs	r2, r3
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	691b      	ldr	r3, [r3, #16]
 800601a:	f003 0302 	and.w	r3, r3, #2
 800601e:	431a      	orrs	r2, r3
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	695b      	ldr	r3, [r3, #20]
 8006024:	f003 0301 	and.w	r3, r3, #1
 8006028:	431a      	orrs	r2, r3
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	699b      	ldr	r3, [r3, #24]
 800602e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006032:	431a      	orrs	r2, r3
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	69db      	ldr	r3, [r3, #28]
 8006038:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800603c:	431a      	orrs	r2, r3
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	6a1b      	ldr	r3, [r3, #32]
 8006042:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006046:	ea42 0103 	orr.w	r1, r2, r3
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800604e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	430a      	orrs	r2, r1
 8006058:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	699b      	ldr	r3, [r3, #24]
 800605e:	0c1b      	lsrs	r3, r3, #16
 8006060:	f003 0104 	and.w	r1, r3, #4
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006068:	f003 0210 	and.w	r2, r3, #16
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	430a      	orrs	r2, r1
 8006072:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	69da      	ldr	r2, [r3, #28]
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006082:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2200      	movs	r2, #0
 8006088:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	2201      	movs	r2, #1
 800608e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006092:	2300      	movs	r3, #0
}
 8006094:	4618      	mov	r0, r3
 8006096:	3708      	adds	r7, #8
 8006098:	46bd      	mov	sp, r7
 800609a:	bd80      	pop	{r7, pc}
 800609c:	0800f9f0 	.word	0x0800f9f0

080060a0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80060a0:	b580      	push	{r7, lr}
 80060a2:	b088      	sub	sp, #32
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	60f8      	str	r0, [r7, #12]
 80060a8:	60b9      	str	r1, [r7, #8]
 80060aa:	603b      	str	r3, [r7, #0]
 80060ac:	4613      	mov	r3, r2
 80060ae:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80060b0:	2300      	movs	r3, #0
 80060b2:	77fb      	strb	r3, [r7, #31]
  uint16_t initial_TxXferCount;

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	689b      	ldr	r3, [r3, #8]
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d009      	beq.n	80060d0 <HAL_SPI_Transmit+0x30>
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	689b      	ldr	r3, [r3, #8]
 80060c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80060c4:	d004      	beq.n	80060d0 <HAL_SPI_Transmit+0x30>
 80060c6:	f44f 7142 	mov.w	r1, #776	; 0x308
 80060ca:	4880      	ldr	r0, [pc, #512]	; (80062cc <HAL_SPI_Transmit+0x22c>)
 80060cc:	f7fa fe31 	bl	8000d32 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hspi);
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80060d6:	2b01      	cmp	r3, #1
 80060d8:	d101      	bne.n	80060de <HAL_SPI_Transmit+0x3e>
 80060da:	2302      	movs	r3, #2
 80060dc:	e128      	b.n	8006330 <HAL_SPI_Transmit+0x290>
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	2201      	movs	r2, #1
 80060e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80060e6:	f7fb fd69 	bl	8001bbc <HAL_GetTick>
 80060ea:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80060ec:	88fb      	ldrh	r3, [r7, #6]
 80060ee:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80060f6:	b2db      	uxtb	r3, r3
 80060f8:	2b01      	cmp	r3, #1
 80060fa:	d002      	beq.n	8006102 <HAL_SPI_Transmit+0x62>
  {
    errorcode = HAL_BUSY;
 80060fc:	2302      	movs	r3, #2
 80060fe:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006100:	e10d      	b.n	800631e <HAL_SPI_Transmit+0x27e>
  }

  if ((pData == NULL) || (Size == 0U))
 8006102:	68bb      	ldr	r3, [r7, #8]
 8006104:	2b00      	cmp	r3, #0
 8006106:	d002      	beq.n	800610e <HAL_SPI_Transmit+0x6e>
 8006108:	88fb      	ldrh	r3, [r7, #6]
 800610a:	2b00      	cmp	r3, #0
 800610c:	d102      	bne.n	8006114 <HAL_SPI_Transmit+0x74>
  {
    errorcode = HAL_ERROR;
 800610e:	2301      	movs	r3, #1
 8006110:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006112:	e104      	b.n	800631e <HAL_SPI_Transmit+0x27e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	2203      	movs	r2, #3
 8006118:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	2200      	movs	r2, #0
 8006120:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	68ba      	ldr	r2, [r7, #8]
 8006126:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	88fa      	ldrh	r2, [r7, #6]
 800612c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	88fa      	ldrh	r2, [r7, #6]
 8006132:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	2200      	movs	r2, #0
 8006138:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	2200      	movs	r2, #0
 800613e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	2200      	movs	r2, #0
 8006144:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	2200      	movs	r2, #0
 800614a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	2200      	movs	r2, #0
 8006150:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	689b      	ldr	r3, [r3, #8]
 8006156:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800615a:	d10f      	bne.n	800617c <HAL_SPI_Transmit+0xdc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	681a      	ldr	r2, [r3, #0]
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800616a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	681a      	ldr	r2, [r3, #0]
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800617a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006186:	2b40      	cmp	r3, #64	; 0x40
 8006188:	d007      	beq.n	800619a <HAL_SPI_Transmit+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	681a      	ldr	r2, [r3, #0]
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006198:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	68db      	ldr	r3, [r3, #12]
 800619e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80061a2:	d14b      	bne.n	800623c <HAL_SPI_Transmit+0x19c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	685b      	ldr	r3, [r3, #4]
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d002      	beq.n	80061b2 <HAL_SPI_Transmit+0x112>
 80061ac:	8afb      	ldrh	r3, [r7, #22]
 80061ae:	2b01      	cmp	r3, #1
 80061b0:	d13e      	bne.n	8006230 <HAL_SPI_Transmit+0x190>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061b6:	881a      	ldrh	r2, [r3, #0]
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061c2:	1c9a      	adds	r2, r3, #2
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80061cc:	b29b      	uxth	r3, r3
 80061ce:	3b01      	subs	r3, #1
 80061d0:	b29a      	uxth	r2, r3
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80061d6:	e02b      	b.n	8006230 <HAL_SPI_Transmit+0x190>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	689b      	ldr	r3, [r3, #8]
 80061de:	f003 0302 	and.w	r3, r3, #2
 80061e2:	2b02      	cmp	r3, #2
 80061e4:	d112      	bne.n	800620c <HAL_SPI_Transmit+0x16c>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061ea:	881a      	ldrh	r2, [r3, #0]
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061f6:	1c9a      	adds	r2, r3, #2
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006200:	b29b      	uxth	r3, r3
 8006202:	3b01      	subs	r3, #1
 8006204:	b29a      	uxth	r2, r3
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	86da      	strh	r2, [r3, #54]	; 0x36
 800620a:	e011      	b.n	8006230 <HAL_SPI_Transmit+0x190>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800620c:	f7fb fcd6 	bl	8001bbc <HAL_GetTick>
 8006210:	4602      	mov	r2, r0
 8006212:	69bb      	ldr	r3, [r7, #24]
 8006214:	1ad3      	subs	r3, r2, r3
 8006216:	683a      	ldr	r2, [r7, #0]
 8006218:	429a      	cmp	r2, r3
 800621a:	d803      	bhi.n	8006224 <HAL_SPI_Transmit+0x184>
 800621c:	683b      	ldr	r3, [r7, #0]
 800621e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006222:	d102      	bne.n	800622a <HAL_SPI_Transmit+0x18a>
 8006224:	683b      	ldr	r3, [r7, #0]
 8006226:	2b00      	cmp	r3, #0
 8006228:	d102      	bne.n	8006230 <HAL_SPI_Transmit+0x190>
        {
          errorcode = HAL_TIMEOUT;
 800622a:	2303      	movs	r3, #3
 800622c:	77fb      	strb	r3, [r7, #31]
          goto error;
 800622e:	e076      	b.n	800631e <HAL_SPI_Transmit+0x27e>
    while (hspi->TxXferCount > 0U)
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006234:	b29b      	uxth	r3, r3
 8006236:	2b00      	cmp	r3, #0
 8006238:	d1ce      	bne.n	80061d8 <HAL_SPI_Transmit+0x138>
 800623a:	e04e      	b.n	80062da <HAL_SPI_Transmit+0x23a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	685b      	ldr	r3, [r3, #4]
 8006240:	2b00      	cmp	r3, #0
 8006242:	d002      	beq.n	800624a <HAL_SPI_Transmit+0x1aa>
 8006244:	8afb      	ldrh	r3, [r7, #22]
 8006246:	2b01      	cmp	r3, #1
 8006248:	d142      	bne.n	80062d0 <HAL_SPI_Transmit+0x230>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	330c      	adds	r3, #12
 8006254:	7812      	ldrb	r2, [r2, #0]
 8006256:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800625c:	1c5a      	adds	r2, r3, #1
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006266:	b29b      	uxth	r3, r3
 8006268:	3b01      	subs	r3, #1
 800626a:	b29a      	uxth	r2, r3
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006270:	e02e      	b.n	80062d0 <HAL_SPI_Transmit+0x230>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	689b      	ldr	r3, [r3, #8]
 8006278:	f003 0302 	and.w	r3, r3, #2
 800627c:	2b02      	cmp	r3, #2
 800627e:	d113      	bne.n	80062a8 <HAL_SPI_Transmit+0x208>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	330c      	adds	r3, #12
 800628a:	7812      	ldrb	r2, [r2, #0]
 800628c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006292:	1c5a      	adds	r2, r3, #1
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800629c:	b29b      	uxth	r3, r3
 800629e:	3b01      	subs	r3, #1
 80062a0:	b29a      	uxth	r2, r3
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	86da      	strh	r2, [r3, #54]	; 0x36
 80062a6:	e013      	b.n	80062d0 <HAL_SPI_Transmit+0x230>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80062a8:	f7fb fc88 	bl	8001bbc <HAL_GetTick>
 80062ac:	4602      	mov	r2, r0
 80062ae:	69bb      	ldr	r3, [r7, #24]
 80062b0:	1ad3      	subs	r3, r2, r3
 80062b2:	683a      	ldr	r2, [r7, #0]
 80062b4:	429a      	cmp	r2, r3
 80062b6:	d803      	bhi.n	80062c0 <HAL_SPI_Transmit+0x220>
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062be:	d102      	bne.n	80062c6 <HAL_SPI_Transmit+0x226>
 80062c0:	683b      	ldr	r3, [r7, #0]
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d104      	bne.n	80062d0 <HAL_SPI_Transmit+0x230>
        {
          errorcode = HAL_TIMEOUT;
 80062c6:	2303      	movs	r3, #3
 80062c8:	77fb      	strb	r3, [r7, #31]
          goto error;
 80062ca:	e028      	b.n	800631e <HAL_SPI_Transmit+0x27e>
 80062cc:	0800f9f0 	.word	0x0800f9f0
    while (hspi->TxXferCount > 0U)
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80062d4:	b29b      	uxth	r3, r3
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d1cb      	bne.n	8006272 <HAL_SPI_Transmit+0x1d2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80062da:	69ba      	ldr	r2, [r7, #24]
 80062dc:	6839      	ldr	r1, [r7, #0]
 80062de:	68f8      	ldr	r0, [r7, #12]
 80062e0:	f000 f8b2 	bl	8006448 <SPI_EndRxTxTransaction>
 80062e4:	4603      	mov	r3, r0
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d002      	beq.n	80062f0 <HAL_SPI_Transmit+0x250>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	2220      	movs	r2, #32
 80062ee:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	689b      	ldr	r3, [r3, #8]
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d10a      	bne.n	800630e <HAL_SPI_Transmit+0x26e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80062f8:	2300      	movs	r3, #0
 80062fa:	613b      	str	r3, [r7, #16]
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	68db      	ldr	r3, [r3, #12]
 8006302:	613b      	str	r3, [r7, #16]
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	689b      	ldr	r3, [r3, #8]
 800630a:	613b      	str	r3, [r7, #16]
 800630c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006312:	2b00      	cmp	r3, #0
 8006314:	d002      	beq.n	800631c <HAL_SPI_Transmit+0x27c>
  {
    errorcode = HAL_ERROR;
 8006316:	2301      	movs	r3, #1
 8006318:	77fb      	strb	r3, [r7, #31]
 800631a:	e000      	b.n	800631e <HAL_SPI_Transmit+0x27e>
  }

error:
 800631c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	2201      	movs	r2, #1
 8006322:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	2200      	movs	r2, #0
 800632a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800632e:	7ffb      	ldrb	r3, [r7, #31]
}
 8006330:	4618      	mov	r0, r3
 8006332:	3720      	adds	r7, #32
 8006334:	46bd      	mov	sp, r7
 8006336:	bd80      	pop	{r7, pc}

08006338 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006338:	b580      	push	{r7, lr}
 800633a:	b088      	sub	sp, #32
 800633c:	af00      	add	r7, sp, #0
 800633e:	60f8      	str	r0, [r7, #12]
 8006340:	60b9      	str	r1, [r7, #8]
 8006342:	603b      	str	r3, [r7, #0]
 8006344:	4613      	mov	r3, r2
 8006346:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006348:	f7fb fc38 	bl	8001bbc <HAL_GetTick>
 800634c:	4602      	mov	r2, r0
 800634e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006350:	1a9b      	subs	r3, r3, r2
 8006352:	683a      	ldr	r2, [r7, #0]
 8006354:	4413      	add	r3, r2
 8006356:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006358:	f7fb fc30 	bl	8001bbc <HAL_GetTick>
 800635c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800635e:	4b39      	ldr	r3, [pc, #228]	; (8006444 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	015b      	lsls	r3, r3, #5
 8006364:	0d1b      	lsrs	r3, r3, #20
 8006366:	69fa      	ldr	r2, [r7, #28]
 8006368:	fb02 f303 	mul.w	r3, r2, r3
 800636c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800636e:	e054      	b.n	800641a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006376:	d050      	beq.n	800641a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006378:	f7fb fc20 	bl	8001bbc <HAL_GetTick>
 800637c:	4602      	mov	r2, r0
 800637e:	69bb      	ldr	r3, [r7, #24]
 8006380:	1ad3      	subs	r3, r2, r3
 8006382:	69fa      	ldr	r2, [r7, #28]
 8006384:	429a      	cmp	r2, r3
 8006386:	d902      	bls.n	800638e <SPI_WaitFlagStateUntilTimeout+0x56>
 8006388:	69fb      	ldr	r3, [r7, #28]
 800638a:	2b00      	cmp	r3, #0
 800638c:	d13d      	bne.n	800640a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	685a      	ldr	r2, [r3, #4]
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800639c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	685b      	ldr	r3, [r3, #4]
 80063a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80063a6:	d111      	bne.n	80063cc <SPI_WaitFlagStateUntilTimeout+0x94>
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	689b      	ldr	r3, [r3, #8]
 80063ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80063b0:	d004      	beq.n	80063bc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	689b      	ldr	r3, [r3, #8]
 80063b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80063ba:	d107      	bne.n	80063cc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	681a      	ldr	r2, [r3, #0]
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80063ca:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80063d4:	d10f      	bne.n	80063f6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	681a      	ldr	r2, [r3, #0]
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80063e4:	601a      	str	r2, [r3, #0]
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	681a      	ldr	r2, [r3, #0]
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80063f4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	2201      	movs	r2, #1
 80063fa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	2200      	movs	r2, #0
 8006402:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006406:	2303      	movs	r3, #3
 8006408:	e017      	b.n	800643a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800640a:	697b      	ldr	r3, [r7, #20]
 800640c:	2b00      	cmp	r3, #0
 800640e:	d101      	bne.n	8006414 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006410:	2300      	movs	r3, #0
 8006412:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006414:	697b      	ldr	r3, [r7, #20]
 8006416:	3b01      	subs	r3, #1
 8006418:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	689a      	ldr	r2, [r3, #8]
 8006420:	68bb      	ldr	r3, [r7, #8]
 8006422:	4013      	ands	r3, r2
 8006424:	68ba      	ldr	r2, [r7, #8]
 8006426:	429a      	cmp	r2, r3
 8006428:	bf0c      	ite	eq
 800642a:	2301      	moveq	r3, #1
 800642c:	2300      	movne	r3, #0
 800642e:	b2db      	uxtb	r3, r3
 8006430:	461a      	mov	r2, r3
 8006432:	79fb      	ldrb	r3, [r7, #7]
 8006434:	429a      	cmp	r2, r3
 8006436:	d19b      	bne.n	8006370 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006438:	2300      	movs	r3, #0
}
 800643a:	4618      	mov	r0, r3
 800643c:	3720      	adds	r7, #32
 800643e:	46bd      	mov	sp, r7
 8006440:	bd80      	pop	{r7, pc}
 8006442:	bf00      	nop
 8006444:	20000064 	.word	0x20000064

08006448 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006448:	b580      	push	{r7, lr}
 800644a:	b088      	sub	sp, #32
 800644c:	af02      	add	r7, sp, #8
 800644e:	60f8      	str	r0, [r7, #12]
 8006450:	60b9      	str	r1, [r7, #8]
 8006452:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006454:	4b1b      	ldr	r3, [pc, #108]	; (80064c4 <SPI_EndRxTxTransaction+0x7c>)
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	4a1b      	ldr	r2, [pc, #108]	; (80064c8 <SPI_EndRxTxTransaction+0x80>)
 800645a:	fba2 2303 	umull	r2, r3, r2, r3
 800645e:	0d5b      	lsrs	r3, r3, #21
 8006460:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006464:	fb02 f303 	mul.w	r3, r2, r3
 8006468:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	685b      	ldr	r3, [r3, #4]
 800646e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006472:	d112      	bne.n	800649a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	9300      	str	r3, [sp, #0]
 8006478:	68bb      	ldr	r3, [r7, #8]
 800647a:	2200      	movs	r2, #0
 800647c:	2180      	movs	r1, #128	; 0x80
 800647e:	68f8      	ldr	r0, [r7, #12]
 8006480:	f7ff ff5a 	bl	8006338 <SPI_WaitFlagStateUntilTimeout>
 8006484:	4603      	mov	r3, r0
 8006486:	2b00      	cmp	r3, #0
 8006488:	d016      	beq.n	80064b8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800648e:	f043 0220 	orr.w	r2, r3, #32
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006496:	2303      	movs	r3, #3
 8006498:	e00f      	b.n	80064ba <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800649a:	697b      	ldr	r3, [r7, #20]
 800649c:	2b00      	cmp	r3, #0
 800649e:	d00a      	beq.n	80064b6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80064a0:	697b      	ldr	r3, [r7, #20]
 80064a2:	3b01      	subs	r3, #1
 80064a4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	689b      	ldr	r3, [r3, #8]
 80064ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064b0:	2b80      	cmp	r3, #128	; 0x80
 80064b2:	d0f2      	beq.n	800649a <SPI_EndRxTxTransaction+0x52>
 80064b4:	e000      	b.n	80064b8 <SPI_EndRxTxTransaction+0x70>
        break;
 80064b6:	bf00      	nop
  }

  return HAL_OK;
 80064b8:	2300      	movs	r3, #0
}
 80064ba:	4618      	mov	r0, r3
 80064bc:	3718      	adds	r7, #24
 80064be:	46bd      	mov	sp, r7
 80064c0:	bd80      	pop	{r7, pc}
 80064c2:	bf00      	nop
 80064c4:	20000064 	.word	0x20000064
 80064c8:	165e9f81 	.word	0x165e9f81

080064cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80064cc:	b580      	push	{r7, lr}
 80064ce:	b082      	sub	sp, #8
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d101      	bne.n	80064de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80064da:	2301      	movs	r3, #1
 80064dc:	e0a7      	b.n	800662e <HAL_TIM_Base_Init+0x162>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	4a55      	ldr	r2, [pc, #340]	; (8006638 <HAL_TIM_Base_Init+0x16c>)
 80064e4:	4293      	cmp	r3, r2
 80064e6:	d027      	beq.n	8006538 <HAL_TIM_Base_Init+0x6c>
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064f0:	d022      	beq.n	8006538 <HAL_TIM_Base_Init+0x6c>
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	4a51      	ldr	r2, [pc, #324]	; (800663c <HAL_TIM_Base_Init+0x170>)
 80064f8:	4293      	cmp	r3, r2
 80064fa:	d01d      	beq.n	8006538 <HAL_TIM_Base_Init+0x6c>
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	4a4f      	ldr	r2, [pc, #316]	; (8006640 <HAL_TIM_Base_Init+0x174>)
 8006502:	4293      	cmp	r3, r2
 8006504:	d018      	beq.n	8006538 <HAL_TIM_Base_Init+0x6c>
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	4a4e      	ldr	r2, [pc, #312]	; (8006644 <HAL_TIM_Base_Init+0x178>)
 800650c:	4293      	cmp	r3, r2
 800650e:	d013      	beq.n	8006538 <HAL_TIM_Base_Init+0x6c>
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	4a4c      	ldr	r2, [pc, #304]	; (8006648 <HAL_TIM_Base_Init+0x17c>)
 8006516:	4293      	cmp	r3, r2
 8006518:	d00e      	beq.n	8006538 <HAL_TIM_Base_Init+0x6c>
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	4a4b      	ldr	r2, [pc, #300]	; (800664c <HAL_TIM_Base_Init+0x180>)
 8006520:	4293      	cmp	r3, r2
 8006522:	d009      	beq.n	8006538 <HAL_TIM_Base_Init+0x6c>
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	4a49      	ldr	r2, [pc, #292]	; (8006650 <HAL_TIM_Base_Init+0x184>)
 800652a:	4293      	cmp	r3, r2
 800652c:	d004      	beq.n	8006538 <HAL_TIM_Base_Init+0x6c>
 800652e:	f240 1113 	movw	r1, #275	; 0x113
 8006532:	4848      	ldr	r0, [pc, #288]	; (8006654 <HAL_TIM_Base_Init+0x188>)
 8006534:	f7fa fbfd 	bl	8000d32 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	689b      	ldr	r3, [r3, #8]
 800653c:	2b00      	cmp	r3, #0
 800653e:	d014      	beq.n	800656a <HAL_TIM_Base_Init+0x9e>
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	689b      	ldr	r3, [r3, #8]
 8006544:	2b10      	cmp	r3, #16
 8006546:	d010      	beq.n	800656a <HAL_TIM_Base_Init+0x9e>
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	689b      	ldr	r3, [r3, #8]
 800654c:	2b20      	cmp	r3, #32
 800654e:	d00c      	beq.n	800656a <HAL_TIM_Base_Init+0x9e>
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	689b      	ldr	r3, [r3, #8]
 8006554:	2b40      	cmp	r3, #64	; 0x40
 8006556:	d008      	beq.n	800656a <HAL_TIM_Base_Init+0x9e>
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	689b      	ldr	r3, [r3, #8]
 800655c:	2b60      	cmp	r3, #96	; 0x60
 800655e:	d004      	beq.n	800656a <HAL_TIM_Base_Init+0x9e>
 8006560:	f44f 718a 	mov.w	r1, #276	; 0x114
 8006564:	483b      	ldr	r0, [pc, #236]	; (8006654 <HAL_TIM_Base_Init+0x188>)
 8006566:	f7fa fbe4 	bl	8000d32 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	691b      	ldr	r3, [r3, #16]
 800656e:	2b00      	cmp	r3, #0
 8006570:	d00e      	beq.n	8006590 <HAL_TIM_Base_Init+0xc4>
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	691b      	ldr	r3, [r3, #16]
 8006576:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800657a:	d009      	beq.n	8006590 <HAL_TIM_Base_Init+0xc4>
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	691b      	ldr	r3, [r3, #16]
 8006580:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006584:	d004      	beq.n	8006590 <HAL_TIM_Base_Init+0xc4>
 8006586:	f240 1115 	movw	r1, #277	; 0x115
 800658a:	4832      	ldr	r0, [pc, #200]	; (8006654 <HAL_TIM_Base_Init+0x188>)
 800658c:	f7fa fbd1 	bl	8000d32 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	699b      	ldr	r3, [r3, #24]
 8006594:	2b00      	cmp	r3, #0
 8006596:	d008      	beq.n	80065aa <HAL_TIM_Base_Init+0xde>
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	699b      	ldr	r3, [r3, #24]
 800659c:	2b80      	cmp	r3, #128	; 0x80
 800659e:	d004      	beq.n	80065aa <HAL_TIM_Base_Init+0xde>
 80065a0:	f44f 718b 	mov.w	r1, #278	; 0x116
 80065a4:	482b      	ldr	r0, [pc, #172]	; (8006654 <HAL_TIM_Base_Init+0x188>)
 80065a6:	f7fa fbc4 	bl	8000d32 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80065b0:	b2db      	uxtb	r3, r3
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d106      	bne.n	80065c4 <HAL_TIM_Base_Init+0xf8>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	2200      	movs	r2, #0
 80065ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80065be:	6878      	ldr	r0, [r7, #4]
 80065c0:	f7fb f9e6 	bl	8001990 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2202      	movs	r2, #2
 80065c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681a      	ldr	r2, [r3, #0]
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	3304      	adds	r3, #4
 80065d4:	4619      	mov	r1, r3
 80065d6:	4610      	mov	r0, r2
 80065d8:	f000 ff68 	bl	80074ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2201      	movs	r2, #1
 80065e0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2201      	movs	r2, #1
 80065e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	2201      	movs	r2, #1
 80065f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	2201      	movs	r2, #1
 80065f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2201      	movs	r2, #1
 8006600:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2201      	movs	r2, #1
 8006608:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2201      	movs	r2, #1
 8006610:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2201      	movs	r2, #1
 8006618:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2201      	movs	r2, #1
 8006620:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	2201      	movs	r2, #1
 8006628:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800662c:	2300      	movs	r3, #0
}
 800662e:	4618      	mov	r0, r3
 8006630:	3708      	adds	r7, #8
 8006632:	46bd      	mov	sp, r7
 8006634:	bd80      	pop	{r7, pc}
 8006636:	bf00      	nop
 8006638:	40010000 	.word	0x40010000
 800663c:	40000400 	.word	0x40000400
 8006640:	40000800 	.word	0x40000800
 8006644:	40000c00 	.word	0x40000c00
 8006648:	40014000 	.word	0x40014000
 800664c:	40014400 	.word	0x40014400
 8006650:	40014800 	.word	0x40014800
 8006654:	0800fa28 	.word	0x0800fa28

08006658 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006658:	b580      	push	{r7, lr}
 800665a:	b084      	sub	sp, #16
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	4a3d      	ldr	r2, [pc, #244]	; (800675c <HAL_TIM_Base_Start_IT+0x104>)
 8006666:	4293      	cmp	r3, r2
 8006668:	d027      	beq.n	80066ba <HAL_TIM_Base_Start_IT+0x62>
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006672:	d022      	beq.n	80066ba <HAL_TIM_Base_Start_IT+0x62>
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	4a39      	ldr	r2, [pc, #228]	; (8006760 <HAL_TIM_Base_Start_IT+0x108>)
 800667a:	4293      	cmp	r3, r2
 800667c:	d01d      	beq.n	80066ba <HAL_TIM_Base_Start_IT+0x62>
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	4a38      	ldr	r2, [pc, #224]	; (8006764 <HAL_TIM_Base_Start_IT+0x10c>)
 8006684:	4293      	cmp	r3, r2
 8006686:	d018      	beq.n	80066ba <HAL_TIM_Base_Start_IT+0x62>
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	4a36      	ldr	r2, [pc, #216]	; (8006768 <HAL_TIM_Base_Start_IT+0x110>)
 800668e:	4293      	cmp	r3, r2
 8006690:	d013      	beq.n	80066ba <HAL_TIM_Base_Start_IT+0x62>
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	4a35      	ldr	r2, [pc, #212]	; (800676c <HAL_TIM_Base_Start_IT+0x114>)
 8006698:	4293      	cmp	r3, r2
 800669a:	d00e      	beq.n	80066ba <HAL_TIM_Base_Start_IT+0x62>
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	4a33      	ldr	r2, [pc, #204]	; (8006770 <HAL_TIM_Base_Start_IT+0x118>)
 80066a2:	4293      	cmp	r3, r2
 80066a4:	d009      	beq.n	80066ba <HAL_TIM_Base_Start_IT+0x62>
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	4a32      	ldr	r2, [pc, #200]	; (8006774 <HAL_TIM_Base_Start_IT+0x11c>)
 80066ac:	4293      	cmp	r3, r2
 80066ae:	d004      	beq.n	80066ba <HAL_TIM_Base_Start_IT+0x62>
 80066b0:	f240 11cf 	movw	r1, #463	; 0x1cf
 80066b4:	4830      	ldr	r0, [pc, #192]	; (8006778 <HAL_TIM_Base_Start_IT+0x120>)
 80066b6:	f7fa fb3c 	bl	8000d32 <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066c0:	b2db      	uxtb	r3, r3
 80066c2:	2b01      	cmp	r3, #1
 80066c4:	d001      	beq.n	80066ca <HAL_TIM_Base_Start_IT+0x72>
  {
    return HAL_ERROR;
 80066c6:	2301      	movs	r3, #1
 80066c8:	e044      	b.n	8006754 <HAL_TIM_Base_Start_IT+0xfc>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	2202      	movs	r2, #2
 80066ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	68da      	ldr	r2, [r3, #12]
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	f042 0201 	orr.w	r2, r2, #1
 80066e0:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	4a1d      	ldr	r2, [pc, #116]	; (800675c <HAL_TIM_Base_Start_IT+0x104>)
 80066e8:	4293      	cmp	r3, r2
 80066ea:	d018      	beq.n	800671e <HAL_TIM_Base_Start_IT+0xc6>
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80066f4:	d013      	beq.n	800671e <HAL_TIM_Base_Start_IT+0xc6>
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	4a19      	ldr	r2, [pc, #100]	; (8006760 <HAL_TIM_Base_Start_IT+0x108>)
 80066fc:	4293      	cmp	r3, r2
 80066fe:	d00e      	beq.n	800671e <HAL_TIM_Base_Start_IT+0xc6>
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	4a17      	ldr	r2, [pc, #92]	; (8006764 <HAL_TIM_Base_Start_IT+0x10c>)
 8006706:	4293      	cmp	r3, r2
 8006708:	d009      	beq.n	800671e <HAL_TIM_Base_Start_IT+0xc6>
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	4a16      	ldr	r2, [pc, #88]	; (8006768 <HAL_TIM_Base_Start_IT+0x110>)
 8006710:	4293      	cmp	r3, r2
 8006712:	d004      	beq.n	800671e <HAL_TIM_Base_Start_IT+0xc6>
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	4a14      	ldr	r2, [pc, #80]	; (800676c <HAL_TIM_Base_Start_IT+0x114>)
 800671a:	4293      	cmp	r3, r2
 800671c:	d111      	bne.n	8006742 <HAL_TIM_Base_Start_IT+0xea>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	689b      	ldr	r3, [r3, #8]
 8006724:	f003 0307 	and.w	r3, r3, #7
 8006728:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	2b06      	cmp	r3, #6
 800672e:	d010      	beq.n	8006752 <HAL_TIM_Base_Start_IT+0xfa>
    {
      __HAL_TIM_ENABLE(htim);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	681a      	ldr	r2, [r3, #0]
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	f042 0201 	orr.w	r2, r2, #1
 800673e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006740:	e007      	b.n	8006752 <HAL_TIM_Base_Start_IT+0xfa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	681a      	ldr	r2, [r3, #0]
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	f042 0201 	orr.w	r2, r2, #1
 8006750:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006752:	2300      	movs	r3, #0
}
 8006754:	4618      	mov	r0, r3
 8006756:	3710      	adds	r7, #16
 8006758:	46bd      	mov	sp, r7
 800675a:	bd80      	pop	{r7, pc}
 800675c:	40010000 	.word	0x40010000
 8006760:	40000400 	.word	0x40000400
 8006764:	40000800 	.word	0x40000800
 8006768:	40000c00 	.word	0x40000c00
 800676c:	40014000 	.word	0x40014000
 8006770:	40014400 	.word	0x40014400
 8006774:	40014800 	.word	0x40014800
 8006778:	0800fa28 	.word	0x0800fa28

0800677c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800677c:	b580      	push	{r7, lr}
 800677e:	b086      	sub	sp, #24
 8006780:	af00      	add	r7, sp, #0
 8006782:	6078      	str	r0, [r7, #4]
 8006784:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	2b00      	cmp	r3, #0
 800678a:	d101      	bne.n	8006790 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800678c:	2301      	movs	r3, #1
 800678e:	e18a      	b.n	8006aa6 <HAL_TIM_Encoder_Init+0x32a>
  }

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	4a78      	ldr	r2, [pc, #480]	; (8006978 <HAL_TIM_Encoder_Init+0x1fc>)
 8006796:	4293      	cmp	r3, r2
 8006798:	d01d      	beq.n	80067d6 <HAL_TIM_Encoder_Init+0x5a>
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80067a2:	d018      	beq.n	80067d6 <HAL_TIM_Encoder_Init+0x5a>
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	4a74      	ldr	r2, [pc, #464]	; (800697c <HAL_TIM_Encoder_Init+0x200>)
 80067aa:	4293      	cmp	r3, r2
 80067ac:	d013      	beq.n	80067d6 <HAL_TIM_Encoder_Init+0x5a>
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	4a73      	ldr	r2, [pc, #460]	; (8006980 <HAL_TIM_Encoder_Init+0x204>)
 80067b4:	4293      	cmp	r3, r2
 80067b6:	d00e      	beq.n	80067d6 <HAL_TIM_Encoder_Init+0x5a>
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	4a71      	ldr	r2, [pc, #452]	; (8006984 <HAL_TIM_Encoder_Init+0x208>)
 80067be:	4293      	cmp	r3, r2
 80067c0:	d009      	beq.n	80067d6 <HAL_TIM_Encoder_Init+0x5a>
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	4a70      	ldr	r2, [pc, #448]	; (8006988 <HAL_TIM_Encoder_Init+0x20c>)
 80067c8:	4293      	cmp	r3, r2
 80067ca:	d004      	beq.n	80067d6 <HAL_TIM_Encoder_Init+0x5a>
 80067cc:	f640 31d1 	movw	r1, #3025	; 0xbd1
 80067d0:	486e      	ldr	r0, [pc, #440]	; (800698c <HAL_TIM_Encoder_Init+0x210>)
 80067d2:	f7fa faae 	bl	8000d32 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	689b      	ldr	r3, [r3, #8]
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d014      	beq.n	8006808 <HAL_TIM_Encoder_Init+0x8c>
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	689b      	ldr	r3, [r3, #8]
 80067e2:	2b10      	cmp	r3, #16
 80067e4:	d010      	beq.n	8006808 <HAL_TIM_Encoder_Init+0x8c>
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	689b      	ldr	r3, [r3, #8]
 80067ea:	2b20      	cmp	r3, #32
 80067ec:	d00c      	beq.n	8006808 <HAL_TIM_Encoder_Init+0x8c>
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	689b      	ldr	r3, [r3, #8]
 80067f2:	2b40      	cmp	r3, #64	; 0x40
 80067f4:	d008      	beq.n	8006808 <HAL_TIM_Encoder_Init+0x8c>
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	689b      	ldr	r3, [r3, #8]
 80067fa:	2b60      	cmp	r3, #96	; 0x60
 80067fc:	d004      	beq.n	8006808 <HAL_TIM_Encoder_Init+0x8c>
 80067fe:	f640 31d2 	movw	r1, #3026	; 0xbd2
 8006802:	4862      	ldr	r0, [pc, #392]	; (800698c <HAL_TIM_Encoder_Init+0x210>)
 8006804:	f7fa fa95 	bl	8000d32 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	691b      	ldr	r3, [r3, #16]
 800680c:	2b00      	cmp	r3, #0
 800680e:	d00e      	beq.n	800682e <HAL_TIM_Encoder_Init+0xb2>
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	691b      	ldr	r3, [r3, #16]
 8006814:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006818:	d009      	beq.n	800682e <HAL_TIM_Encoder_Init+0xb2>
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	691b      	ldr	r3, [r3, #16]
 800681e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006822:	d004      	beq.n	800682e <HAL_TIM_Encoder_Init+0xb2>
 8006824:	f640 31d3 	movw	r1, #3027	; 0xbd3
 8006828:	4858      	ldr	r0, [pc, #352]	; (800698c <HAL_TIM_Encoder_Init+0x210>)
 800682a:	f7fa fa82 	bl	8000d32 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	699b      	ldr	r3, [r3, #24]
 8006832:	2b00      	cmp	r3, #0
 8006834:	d008      	beq.n	8006848 <HAL_TIM_Encoder_Init+0xcc>
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	699b      	ldr	r3, [r3, #24]
 800683a:	2b80      	cmp	r3, #128	; 0x80
 800683c:	d004      	beq.n	8006848 <HAL_TIM_Encoder_Init+0xcc>
 800683e:	f640 31d4 	movw	r1, #3028	; 0xbd4
 8006842:	4852      	ldr	r0, [pc, #328]	; (800698c <HAL_TIM_Encoder_Init+0x210>)
 8006844:	f7fa fa75 	bl	8000d32 <assert_failed>
  assert_param(IS_TIM_ENCODER_MODE(sConfig->EncoderMode));
 8006848:	683b      	ldr	r3, [r7, #0]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	2b01      	cmp	r3, #1
 800684e:	d00c      	beq.n	800686a <HAL_TIM_Encoder_Init+0xee>
 8006850:	683b      	ldr	r3, [r7, #0]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	2b02      	cmp	r3, #2
 8006856:	d008      	beq.n	800686a <HAL_TIM_Encoder_Init+0xee>
 8006858:	683b      	ldr	r3, [r7, #0]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	2b03      	cmp	r3, #3
 800685e:	d004      	beq.n	800686a <HAL_TIM_Encoder_Init+0xee>
 8006860:	f640 31d5 	movw	r1, #3029	; 0xbd5
 8006864:	4849      	ldr	r0, [pc, #292]	; (800698c <HAL_TIM_Encoder_Init+0x210>)
 8006866:	f7fa fa64 	bl	8000d32 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC1Selection));
 800686a:	683b      	ldr	r3, [r7, #0]
 800686c:	689b      	ldr	r3, [r3, #8]
 800686e:	2b01      	cmp	r3, #1
 8006870:	d00c      	beq.n	800688c <HAL_TIM_Encoder_Init+0x110>
 8006872:	683b      	ldr	r3, [r7, #0]
 8006874:	689b      	ldr	r3, [r3, #8]
 8006876:	2b02      	cmp	r3, #2
 8006878:	d008      	beq.n	800688c <HAL_TIM_Encoder_Init+0x110>
 800687a:	683b      	ldr	r3, [r7, #0]
 800687c:	689b      	ldr	r3, [r3, #8]
 800687e:	2b03      	cmp	r3, #3
 8006880:	d004      	beq.n	800688c <HAL_TIM_Encoder_Init+0x110>
 8006882:	f640 31d6 	movw	r1, #3030	; 0xbd6
 8006886:	4841      	ldr	r0, [pc, #260]	; (800698c <HAL_TIM_Encoder_Init+0x210>)
 8006888:	f7fa fa53 	bl	8000d32 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC2Selection));
 800688c:	683b      	ldr	r3, [r7, #0]
 800688e:	699b      	ldr	r3, [r3, #24]
 8006890:	2b01      	cmp	r3, #1
 8006892:	d00c      	beq.n	80068ae <HAL_TIM_Encoder_Init+0x132>
 8006894:	683b      	ldr	r3, [r7, #0]
 8006896:	699b      	ldr	r3, [r3, #24]
 8006898:	2b02      	cmp	r3, #2
 800689a:	d008      	beq.n	80068ae <HAL_TIM_Encoder_Init+0x132>
 800689c:	683b      	ldr	r3, [r7, #0]
 800689e:	699b      	ldr	r3, [r3, #24]
 80068a0:	2b03      	cmp	r3, #3
 80068a2:	d004      	beq.n	80068ae <HAL_TIM_Encoder_Init+0x132>
 80068a4:	f640 31d7 	movw	r1, #3031	; 0xbd7
 80068a8:	4838      	ldr	r0, [pc, #224]	; (800698c <HAL_TIM_Encoder_Init+0x210>)
 80068aa:	f7fa fa42 	bl	8000d32 <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC1Polarity));
 80068ae:	683b      	ldr	r3, [r7, #0]
 80068b0:	685b      	ldr	r3, [r3, #4]
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d008      	beq.n	80068c8 <HAL_TIM_Encoder_Init+0x14c>
 80068b6:	683b      	ldr	r3, [r7, #0]
 80068b8:	685b      	ldr	r3, [r3, #4]
 80068ba:	2b02      	cmp	r3, #2
 80068bc:	d004      	beq.n	80068c8 <HAL_TIM_Encoder_Init+0x14c>
 80068be:	f640 31d8 	movw	r1, #3032	; 0xbd8
 80068c2:	4832      	ldr	r0, [pc, #200]	; (800698c <HAL_TIM_Encoder_Init+0x210>)
 80068c4:	f7fa fa35 	bl	8000d32 <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC2Polarity));
 80068c8:	683b      	ldr	r3, [r7, #0]
 80068ca:	695b      	ldr	r3, [r3, #20]
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d008      	beq.n	80068e2 <HAL_TIM_Encoder_Init+0x166>
 80068d0:	683b      	ldr	r3, [r7, #0]
 80068d2:	695b      	ldr	r3, [r3, #20]
 80068d4:	2b02      	cmp	r3, #2
 80068d6:	d004      	beq.n	80068e2 <HAL_TIM_Encoder_Init+0x166>
 80068d8:	f640 31d9 	movw	r1, #3033	; 0xbd9
 80068dc:	482b      	ldr	r0, [pc, #172]	; (800698c <HAL_TIM_Encoder_Init+0x210>)
 80068de:	f7fa fa28 	bl	8000d32 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
 80068e2:	683b      	ldr	r3, [r7, #0]
 80068e4:	68db      	ldr	r3, [r3, #12]
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d010      	beq.n	800690c <HAL_TIM_Encoder_Init+0x190>
 80068ea:	683b      	ldr	r3, [r7, #0]
 80068ec:	68db      	ldr	r3, [r3, #12]
 80068ee:	2b04      	cmp	r3, #4
 80068f0:	d00c      	beq.n	800690c <HAL_TIM_Encoder_Init+0x190>
 80068f2:	683b      	ldr	r3, [r7, #0]
 80068f4:	68db      	ldr	r3, [r3, #12]
 80068f6:	2b08      	cmp	r3, #8
 80068f8:	d008      	beq.n	800690c <HAL_TIM_Encoder_Init+0x190>
 80068fa:	683b      	ldr	r3, [r7, #0]
 80068fc:	68db      	ldr	r3, [r3, #12]
 80068fe:	2b0c      	cmp	r3, #12
 8006900:	d004      	beq.n	800690c <HAL_TIM_Encoder_Init+0x190>
 8006902:	f640 31da 	movw	r1, #3034	; 0xbda
 8006906:	4821      	ldr	r0, [pc, #132]	; (800698c <HAL_TIM_Encoder_Init+0x210>)
 8006908:	f7fa fa13 	bl	8000d32 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
 800690c:	683b      	ldr	r3, [r7, #0]
 800690e:	69db      	ldr	r3, [r3, #28]
 8006910:	2b00      	cmp	r3, #0
 8006912:	d010      	beq.n	8006936 <HAL_TIM_Encoder_Init+0x1ba>
 8006914:	683b      	ldr	r3, [r7, #0]
 8006916:	69db      	ldr	r3, [r3, #28]
 8006918:	2b04      	cmp	r3, #4
 800691a:	d00c      	beq.n	8006936 <HAL_TIM_Encoder_Init+0x1ba>
 800691c:	683b      	ldr	r3, [r7, #0]
 800691e:	69db      	ldr	r3, [r3, #28]
 8006920:	2b08      	cmp	r3, #8
 8006922:	d008      	beq.n	8006936 <HAL_TIM_Encoder_Init+0x1ba>
 8006924:	683b      	ldr	r3, [r7, #0]
 8006926:	69db      	ldr	r3, [r3, #28]
 8006928:	2b0c      	cmp	r3, #12
 800692a:	d004      	beq.n	8006936 <HAL_TIM_Encoder_Init+0x1ba>
 800692c:	f640 31db 	movw	r1, #3035	; 0xbdb
 8006930:	4816      	ldr	r0, [pc, #88]	; (800698c <HAL_TIM_Encoder_Init+0x210>)
 8006932:	f7fa f9fe 	bl	8000d32 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
 8006936:	683b      	ldr	r3, [r7, #0]
 8006938:	691b      	ldr	r3, [r3, #16]
 800693a:	2b0f      	cmp	r3, #15
 800693c:	d904      	bls.n	8006948 <HAL_TIM_Encoder_Init+0x1cc>
 800693e:	f640 31dc 	movw	r1, #3036	; 0xbdc
 8006942:	4812      	ldr	r0, [pc, #72]	; (800698c <HAL_TIM_Encoder_Init+0x210>)
 8006944:	f7fa f9f5 	bl	8000d32 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
 8006948:	683b      	ldr	r3, [r7, #0]
 800694a:	6a1b      	ldr	r3, [r3, #32]
 800694c:	2b0f      	cmp	r3, #15
 800694e:	d904      	bls.n	800695a <HAL_TIM_Encoder_Init+0x1de>
 8006950:	f640 31dd 	movw	r1, #3037	; 0xbdd
 8006954:	480d      	ldr	r0, [pc, #52]	; (800698c <HAL_TIM_Encoder_Init+0x210>)
 8006956:	f7fa f9ec 	bl	8000d32 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006960:	b2db      	uxtb	r3, r3
 8006962:	2b00      	cmp	r3, #0
 8006964:	d114      	bne.n	8006990 <HAL_TIM_Encoder_Init+0x214>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	2200      	movs	r2, #0
 800696a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800696e:	6878      	ldr	r0, [r7, #4]
 8006970:	f7fb f854 	bl	8001a1c <HAL_TIM_Encoder_MspInit>
 8006974:	e00c      	b.n	8006990 <HAL_TIM_Encoder_Init+0x214>
 8006976:	bf00      	nop
 8006978:	40010000 	.word	0x40010000
 800697c:	40000400 	.word	0x40000400
 8006980:	40000800 	.word	0x40000800
 8006984:	40000c00 	.word	0x40000c00
 8006988:	40014000 	.word	0x40014000
 800698c:	0800fa28 	.word	0x0800fa28
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2202      	movs	r2, #2
 8006994:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	689b      	ldr	r3, [r3, #8]
 800699e:	687a      	ldr	r2, [r7, #4]
 80069a0:	6812      	ldr	r2, [r2, #0]
 80069a2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80069a6:	f023 0307 	bic.w	r3, r3, #7
 80069aa:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681a      	ldr	r2, [r3, #0]
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	3304      	adds	r3, #4
 80069b4:	4619      	mov	r1, r3
 80069b6:	4610      	mov	r0, r2
 80069b8:	f000 fd78 	bl	80074ac <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	689b      	ldr	r3, [r3, #8]
 80069c2:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	699b      	ldr	r3, [r3, #24]
 80069ca:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	6a1b      	ldr	r3, [r3, #32]
 80069d2:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80069d4:	683b      	ldr	r3, [r7, #0]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	697a      	ldr	r2, [r7, #20]
 80069da:	4313      	orrs	r3, r2
 80069dc:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80069de:	693b      	ldr	r3, [r7, #16]
 80069e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80069e4:	f023 0303 	bic.w	r3, r3, #3
 80069e8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80069ea:	683b      	ldr	r3, [r7, #0]
 80069ec:	689a      	ldr	r2, [r3, #8]
 80069ee:	683b      	ldr	r3, [r7, #0]
 80069f0:	699b      	ldr	r3, [r3, #24]
 80069f2:	021b      	lsls	r3, r3, #8
 80069f4:	4313      	orrs	r3, r2
 80069f6:	693a      	ldr	r2, [r7, #16]
 80069f8:	4313      	orrs	r3, r2
 80069fa:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80069fc:	693b      	ldr	r3, [r7, #16]
 80069fe:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8006a02:	f023 030c 	bic.w	r3, r3, #12
 8006a06:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006a08:	693b      	ldr	r3, [r7, #16]
 8006a0a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006a0e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006a12:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006a14:	683b      	ldr	r3, [r7, #0]
 8006a16:	68da      	ldr	r2, [r3, #12]
 8006a18:	683b      	ldr	r3, [r7, #0]
 8006a1a:	69db      	ldr	r3, [r3, #28]
 8006a1c:	021b      	lsls	r3, r3, #8
 8006a1e:	4313      	orrs	r3, r2
 8006a20:	693a      	ldr	r2, [r7, #16]
 8006a22:	4313      	orrs	r3, r2
 8006a24:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006a26:	683b      	ldr	r3, [r7, #0]
 8006a28:	691b      	ldr	r3, [r3, #16]
 8006a2a:	011a      	lsls	r2, r3, #4
 8006a2c:	683b      	ldr	r3, [r7, #0]
 8006a2e:	6a1b      	ldr	r3, [r3, #32]
 8006a30:	031b      	lsls	r3, r3, #12
 8006a32:	4313      	orrs	r3, r2
 8006a34:	693a      	ldr	r2, [r7, #16]
 8006a36:	4313      	orrs	r3, r2
 8006a38:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8006a40:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8006a48:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006a4a:	683b      	ldr	r3, [r7, #0]
 8006a4c:	685a      	ldr	r2, [r3, #4]
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	695b      	ldr	r3, [r3, #20]
 8006a52:	011b      	lsls	r3, r3, #4
 8006a54:	4313      	orrs	r3, r2
 8006a56:	68fa      	ldr	r2, [r7, #12]
 8006a58:	4313      	orrs	r3, r2
 8006a5a:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	697a      	ldr	r2, [r7, #20]
 8006a62:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	693a      	ldr	r2, [r7, #16]
 8006a6a:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	68fa      	ldr	r2, [r7, #12]
 8006a72:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	2201      	movs	r2, #1
 8006a78:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	2201      	movs	r2, #1
 8006a80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	2201      	movs	r2, #1
 8006a88:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	2201      	movs	r2, #1
 8006a90:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	2201      	movs	r2, #1
 8006a98:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	2201      	movs	r2, #1
 8006aa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006aa4:	2300      	movs	r3, #0
}
 8006aa6:	4618      	mov	r0, r3
 8006aa8:	3718      	adds	r7, #24
 8006aaa:	46bd      	mov	sp, r7
 8006aac:	bd80      	pop	{r7, pc}
 8006aae:	bf00      	nop

08006ab0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	b084      	sub	sp, #16
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
 8006ab8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006ac0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006ac8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006ad0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006ad8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	4a4d      	ldr	r2, [pc, #308]	; (8006c14 <HAL_TIM_Encoder_Start+0x164>)
 8006ae0:	4293      	cmp	r3, r2
 8006ae2:	d01d      	beq.n	8006b20 <HAL_TIM_Encoder_Start+0x70>
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006aec:	d018      	beq.n	8006b20 <HAL_TIM_Encoder_Start+0x70>
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	4a49      	ldr	r2, [pc, #292]	; (8006c18 <HAL_TIM_Encoder_Start+0x168>)
 8006af4:	4293      	cmp	r3, r2
 8006af6:	d013      	beq.n	8006b20 <HAL_TIM_Encoder_Start+0x70>
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	4a47      	ldr	r2, [pc, #284]	; (8006c1c <HAL_TIM_Encoder_Start+0x16c>)
 8006afe:	4293      	cmp	r3, r2
 8006b00:	d00e      	beq.n	8006b20 <HAL_TIM_Encoder_Start+0x70>
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	4a46      	ldr	r2, [pc, #280]	; (8006c20 <HAL_TIM_Encoder_Start+0x170>)
 8006b08:	4293      	cmp	r3, r2
 8006b0a:	d009      	beq.n	8006b20 <HAL_TIM_Encoder_Start+0x70>
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	4a44      	ldr	r2, [pc, #272]	; (8006c24 <HAL_TIM_Encoder_Start+0x174>)
 8006b12:	4293      	cmp	r3, r2
 8006b14:	d004      	beq.n	8006b20 <HAL_TIM_Encoder_Start+0x70>
 8006b16:	f640 418e 	movw	r1, #3214	; 0xc8e
 8006b1a:	4843      	ldr	r0, [pc, #268]	; (8006c28 <HAL_TIM_Encoder_Start+0x178>)
 8006b1c:	f7fa f909 	bl	8000d32 <assert_failed>

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8006b20:	683b      	ldr	r3, [r7, #0]
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d110      	bne.n	8006b48 <HAL_TIM_Encoder_Start+0x98>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006b26:	7bfb      	ldrb	r3, [r7, #15]
 8006b28:	2b01      	cmp	r3, #1
 8006b2a:	d102      	bne.n	8006b32 <HAL_TIM_Encoder_Start+0x82>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8006b2c:	7b7b      	ldrb	r3, [r7, #13]
 8006b2e:	2b01      	cmp	r3, #1
 8006b30:	d001      	beq.n	8006b36 <HAL_TIM_Encoder_Start+0x86>
    {
      return HAL_ERROR;
 8006b32:	2301      	movs	r3, #1
 8006b34:	e069      	b.n	8006c0a <HAL_TIM_Encoder_Start+0x15a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	2202      	movs	r2, #2
 8006b3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	2202      	movs	r2, #2
 8006b42:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006b46:	e031      	b.n	8006bac <HAL_TIM_Encoder_Start+0xfc>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8006b48:	683b      	ldr	r3, [r7, #0]
 8006b4a:	2b04      	cmp	r3, #4
 8006b4c:	d110      	bne.n	8006b70 <HAL_TIM_Encoder_Start+0xc0>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006b4e:	7bbb      	ldrb	r3, [r7, #14]
 8006b50:	2b01      	cmp	r3, #1
 8006b52:	d102      	bne.n	8006b5a <HAL_TIM_Encoder_Start+0xaa>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006b54:	7b3b      	ldrb	r3, [r7, #12]
 8006b56:	2b01      	cmp	r3, #1
 8006b58:	d001      	beq.n	8006b5e <HAL_TIM_Encoder_Start+0xae>
    {
      return HAL_ERROR;
 8006b5a:	2301      	movs	r3, #1
 8006b5c:	e055      	b.n	8006c0a <HAL_TIM_Encoder_Start+0x15a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	2202      	movs	r2, #2
 8006b62:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	2202      	movs	r2, #2
 8006b6a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006b6e:	e01d      	b.n	8006bac <HAL_TIM_Encoder_Start+0xfc>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006b70:	7bfb      	ldrb	r3, [r7, #15]
 8006b72:	2b01      	cmp	r3, #1
 8006b74:	d108      	bne.n	8006b88 <HAL_TIM_Encoder_Start+0xd8>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006b76:	7bbb      	ldrb	r3, [r7, #14]
 8006b78:	2b01      	cmp	r3, #1
 8006b7a:	d105      	bne.n	8006b88 <HAL_TIM_Encoder_Start+0xd8>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006b7c:	7b7b      	ldrb	r3, [r7, #13]
 8006b7e:	2b01      	cmp	r3, #1
 8006b80:	d102      	bne.n	8006b88 <HAL_TIM_Encoder_Start+0xd8>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006b82:	7b3b      	ldrb	r3, [r7, #12]
 8006b84:	2b01      	cmp	r3, #1
 8006b86:	d001      	beq.n	8006b8c <HAL_TIM_Encoder_Start+0xdc>
    {
      return HAL_ERROR;
 8006b88:	2301      	movs	r3, #1
 8006b8a:	e03e      	b.n	8006c0a <HAL_TIM_Encoder_Start+0x15a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	2202      	movs	r2, #2
 8006b90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2202      	movs	r2, #2
 8006b98:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	2202      	movs	r2, #2
 8006ba0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	2202      	movs	r2, #2
 8006ba8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8006bac:	683b      	ldr	r3, [r7, #0]
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d003      	beq.n	8006bba <HAL_TIM_Encoder_Start+0x10a>
 8006bb2:	683b      	ldr	r3, [r7, #0]
 8006bb4:	2b04      	cmp	r3, #4
 8006bb6:	d008      	beq.n	8006bca <HAL_TIM_Encoder_Start+0x11a>
 8006bb8:	e00f      	b.n	8006bda <HAL_TIM_Encoder_Start+0x12a>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	2201      	movs	r2, #1
 8006bc0:	2100      	movs	r1, #0
 8006bc2:	4618      	mov	r0, r3
 8006bc4:	f000 fd8c 	bl	80076e0 <TIM_CCxChannelCmd>
      break;
 8006bc8:	e016      	b.n	8006bf8 <HAL_TIM_Encoder_Start+0x148>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	2201      	movs	r2, #1
 8006bd0:	2104      	movs	r1, #4
 8006bd2:	4618      	mov	r0, r3
 8006bd4:	f000 fd84 	bl	80076e0 <TIM_CCxChannelCmd>
      break;
 8006bd8:	e00e      	b.n	8006bf8 <HAL_TIM_Encoder_Start+0x148>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	2201      	movs	r2, #1
 8006be0:	2100      	movs	r1, #0
 8006be2:	4618      	mov	r0, r3
 8006be4:	f000 fd7c 	bl	80076e0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	2201      	movs	r2, #1
 8006bee:	2104      	movs	r1, #4
 8006bf0:	4618      	mov	r0, r3
 8006bf2:	f000 fd75 	bl	80076e0 <TIM_CCxChannelCmd>
      break;
 8006bf6:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	681a      	ldr	r2, [r3, #0]
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	f042 0201 	orr.w	r2, r2, #1
 8006c06:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006c08:	2300      	movs	r3, #0
}
 8006c0a:	4618      	mov	r0, r3
 8006c0c:	3710      	adds	r7, #16
 8006c0e:	46bd      	mov	sp, r7
 8006c10:	bd80      	pop	{r7, pc}
 8006c12:	bf00      	nop
 8006c14:	40010000 	.word	0x40010000
 8006c18:	40000400 	.word	0x40000400
 8006c1c:	40000800 	.word	0x40000800
 8006c20:	40000c00 	.word	0x40000c00
 8006c24:	40014000 	.word	0x40014000
 8006c28:	0800fa28 	.word	0x0800fa28

08006c2c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006c2c:	b580      	push	{r7, lr}
 8006c2e:	b082      	sub	sp, #8
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	691b      	ldr	r3, [r3, #16]
 8006c3a:	f003 0302 	and.w	r3, r3, #2
 8006c3e:	2b02      	cmp	r3, #2
 8006c40:	d122      	bne.n	8006c88 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	68db      	ldr	r3, [r3, #12]
 8006c48:	f003 0302 	and.w	r3, r3, #2
 8006c4c:	2b02      	cmp	r3, #2
 8006c4e:	d11b      	bne.n	8006c88 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	f06f 0202 	mvn.w	r2, #2
 8006c58:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	2201      	movs	r2, #1
 8006c5e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	699b      	ldr	r3, [r3, #24]
 8006c66:	f003 0303 	and.w	r3, r3, #3
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d003      	beq.n	8006c76 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006c6e:	6878      	ldr	r0, [r7, #4]
 8006c70:	f000 fbfe 	bl	8007470 <HAL_TIM_IC_CaptureCallback>
 8006c74:	e005      	b.n	8006c82 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c76:	6878      	ldr	r0, [r7, #4]
 8006c78:	f000 fbf0 	bl	800745c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c7c:	6878      	ldr	r0, [r7, #4]
 8006c7e:	f000 fc01 	bl	8007484 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	2200      	movs	r2, #0
 8006c86:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	691b      	ldr	r3, [r3, #16]
 8006c8e:	f003 0304 	and.w	r3, r3, #4
 8006c92:	2b04      	cmp	r3, #4
 8006c94:	d122      	bne.n	8006cdc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	68db      	ldr	r3, [r3, #12]
 8006c9c:	f003 0304 	and.w	r3, r3, #4
 8006ca0:	2b04      	cmp	r3, #4
 8006ca2:	d11b      	bne.n	8006cdc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	f06f 0204 	mvn.w	r2, #4
 8006cac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	2202      	movs	r2, #2
 8006cb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	699b      	ldr	r3, [r3, #24]
 8006cba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d003      	beq.n	8006cca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006cc2:	6878      	ldr	r0, [r7, #4]
 8006cc4:	f000 fbd4 	bl	8007470 <HAL_TIM_IC_CaptureCallback>
 8006cc8:	e005      	b.n	8006cd6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006cca:	6878      	ldr	r0, [r7, #4]
 8006ccc:	f000 fbc6 	bl	800745c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006cd0:	6878      	ldr	r0, [r7, #4]
 8006cd2:	f000 fbd7 	bl	8007484 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	2200      	movs	r2, #0
 8006cda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	691b      	ldr	r3, [r3, #16]
 8006ce2:	f003 0308 	and.w	r3, r3, #8
 8006ce6:	2b08      	cmp	r3, #8
 8006ce8:	d122      	bne.n	8006d30 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	68db      	ldr	r3, [r3, #12]
 8006cf0:	f003 0308 	and.w	r3, r3, #8
 8006cf4:	2b08      	cmp	r3, #8
 8006cf6:	d11b      	bne.n	8006d30 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	f06f 0208 	mvn.w	r2, #8
 8006d00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	2204      	movs	r2, #4
 8006d06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	69db      	ldr	r3, [r3, #28]
 8006d0e:	f003 0303 	and.w	r3, r3, #3
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d003      	beq.n	8006d1e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006d16:	6878      	ldr	r0, [r7, #4]
 8006d18:	f000 fbaa 	bl	8007470 <HAL_TIM_IC_CaptureCallback>
 8006d1c:	e005      	b.n	8006d2a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006d1e:	6878      	ldr	r0, [r7, #4]
 8006d20:	f000 fb9c 	bl	800745c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006d24:	6878      	ldr	r0, [r7, #4]
 8006d26:	f000 fbad 	bl	8007484 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	2200      	movs	r2, #0
 8006d2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	691b      	ldr	r3, [r3, #16]
 8006d36:	f003 0310 	and.w	r3, r3, #16
 8006d3a:	2b10      	cmp	r3, #16
 8006d3c:	d122      	bne.n	8006d84 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	68db      	ldr	r3, [r3, #12]
 8006d44:	f003 0310 	and.w	r3, r3, #16
 8006d48:	2b10      	cmp	r3, #16
 8006d4a:	d11b      	bne.n	8006d84 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	f06f 0210 	mvn.w	r2, #16
 8006d54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	2208      	movs	r2, #8
 8006d5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	69db      	ldr	r3, [r3, #28]
 8006d62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d003      	beq.n	8006d72 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006d6a:	6878      	ldr	r0, [r7, #4]
 8006d6c:	f000 fb80 	bl	8007470 <HAL_TIM_IC_CaptureCallback>
 8006d70:	e005      	b.n	8006d7e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006d72:	6878      	ldr	r0, [r7, #4]
 8006d74:	f000 fb72 	bl	800745c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006d78:	6878      	ldr	r0, [r7, #4]
 8006d7a:	f000 fb83 	bl	8007484 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	2200      	movs	r2, #0
 8006d82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	691b      	ldr	r3, [r3, #16]
 8006d8a:	f003 0301 	and.w	r3, r3, #1
 8006d8e:	2b01      	cmp	r3, #1
 8006d90:	d10e      	bne.n	8006db0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	68db      	ldr	r3, [r3, #12]
 8006d98:	f003 0301 	and.w	r3, r3, #1
 8006d9c:	2b01      	cmp	r3, #1
 8006d9e:	d107      	bne.n	8006db0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	f06f 0201 	mvn.w	r2, #1
 8006da8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006daa:	6878      	ldr	r0, [r7, #4]
 8006dac:	f7f9 ffaa 	bl	8000d04 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	691b      	ldr	r3, [r3, #16]
 8006db6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006dba:	2b80      	cmp	r3, #128	; 0x80
 8006dbc:	d10e      	bne.n	8006ddc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	68db      	ldr	r3, [r3, #12]
 8006dc4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006dc8:	2b80      	cmp	r3, #128	; 0x80
 8006dca:	d107      	bne.n	8006ddc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006dd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006dd6:	6878      	ldr	r0, [r7, #4]
 8006dd8:	f000 fdb6 	bl	8007948 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	691b      	ldr	r3, [r3, #16]
 8006de2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006de6:	2b40      	cmp	r3, #64	; 0x40
 8006de8:	d10e      	bne.n	8006e08 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	68db      	ldr	r3, [r3, #12]
 8006df0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006df4:	2b40      	cmp	r3, #64	; 0x40
 8006df6:	d107      	bne.n	8006e08 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006e00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006e02:	6878      	ldr	r0, [r7, #4]
 8006e04:	f000 fb48 	bl	8007498 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	691b      	ldr	r3, [r3, #16]
 8006e0e:	f003 0320 	and.w	r3, r3, #32
 8006e12:	2b20      	cmp	r3, #32
 8006e14:	d10e      	bne.n	8006e34 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	68db      	ldr	r3, [r3, #12]
 8006e1c:	f003 0320 	and.w	r3, r3, #32
 8006e20:	2b20      	cmp	r3, #32
 8006e22:	d107      	bne.n	8006e34 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	f06f 0220 	mvn.w	r2, #32
 8006e2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006e2e:	6878      	ldr	r0, [r7, #4]
 8006e30:	f000 fd80 	bl	8007934 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006e34:	bf00      	nop
 8006e36:	3708      	adds	r7, #8
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	bd80      	pop	{r7, pc}

08006e3c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006e3c:	b580      	push	{r7, lr}
 8006e3e:	b084      	sub	sp, #16
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]
 8006e44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006e46:	2300      	movs	r3, #0
 8006e48:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006e50:	2b01      	cmp	r3, #1
 8006e52:	d101      	bne.n	8006e58 <HAL_TIM_ConfigClockSource+0x1c>
 8006e54:	2302      	movs	r3, #2
 8006e56:	e2f0      	b.n	800743a <HAL_TIM_ConfigClockSource+0x5fe>
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2201      	movs	r2, #1
 8006e5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2202      	movs	r2, #2
 8006e64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 8006e68:	683b      	ldr	r3, [r7, #0]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e70:	d029      	beq.n	8006ec6 <HAL_TIM_ConfigClockSource+0x8a>
 8006e72:	683b      	ldr	r3, [r7, #0]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	2b70      	cmp	r3, #112	; 0x70
 8006e78:	d025      	beq.n	8006ec6 <HAL_TIM_ConfigClockSource+0x8a>
 8006e7a:	683b      	ldr	r3, [r7, #0]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006e82:	d020      	beq.n	8006ec6 <HAL_TIM_ConfigClockSource+0x8a>
 8006e84:	683b      	ldr	r3, [r7, #0]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	2b40      	cmp	r3, #64	; 0x40
 8006e8a:	d01c      	beq.n	8006ec6 <HAL_TIM_ConfigClockSource+0x8a>
 8006e8c:	683b      	ldr	r3, [r7, #0]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	2b50      	cmp	r3, #80	; 0x50
 8006e92:	d018      	beq.n	8006ec6 <HAL_TIM_ConfigClockSource+0x8a>
 8006e94:	683b      	ldr	r3, [r7, #0]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	2b60      	cmp	r3, #96	; 0x60
 8006e9a:	d014      	beq.n	8006ec6 <HAL_TIM_ConfigClockSource+0x8a>
 8006e9c:	683b      	ldr	r3, [r7, #0]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d010      	beq.n	8006ec6 <HAL_TIM_ConfigClockSource+0x8a>
 8006ea4:	683b      	ldr	r3, [r7, #0]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	2b10      	cmp	r3, #16
 8006eaa:	d00c      	beq.n	8006ec6 <HAL_TIM_ConfigClockSource+0x8a>
 8006eac:	683b      	ldr	r3, [r7, #0]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	2b20      	cmp	r3, #32
 8006eb2:	d008      	beq.n	8006ec6 <HAL_TIM_ConfigClockSource+0x8a>
 8006eb4:	683b      	ldr	r3, [r7, #0]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	2b30      	cmp	r3, #48	; 0x30
 8006eba:	d004      	beq.n	8006ec6 <HAL_TIM_ConfigClockSource+0x8a>
 8006ebc:	f241 41b7 	movw	r1, #5303	; 0x14b7
 8006ec0:	487c      	ldr	r0, [pc, #496]	; (80070b4 <HAL_TIM_ConfigClockSource+0x278>)
 8006ec2:	f7f9 ff36 	bl	8000d32 <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	689b      	ldr	r3, [r3, #8]
 8006ecc:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006ece:	68bb      	ldr	r3, [r7, #8]
 8006ed0:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006ed4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006ed6:	68bb      	ldr	r3, [r7, #8]
 8006ed8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006edc:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	68ba      	ldr	r2, [r7, #8]
 8006ee4:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006ee6:	683b      	ldr	r3, [r7, #0]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006eee:	f000 80f1 	beq.w	80070d4 <HAL_TIM_ConfigClockSource+0x298>
 8006ef2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006ef6:	f200 8293 	bhi.w	8007420 <HAL_TIM_ConfigClockSource+0x5e4>
 8006efa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006efe:	d02d      	beq.n	8006f5c <HAL_TIM_ConfigClockSource+0x120>
 8006f00:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f04:	f200 828c 	bhi.w	8007420 <HAL_TIM_ConfigClockSource+0x5e4>
 8006f08:	2b70      	cmp	r3, #112	; 0x70
 8006f0a:	d05d      	beq.n	8006fc8 <HAL_TIM_ConfigClockSource+0x18c>
 8006f0c:	2b70      	cmp	r3, #112	; 0x70
 8006f0e:	f200 8287 	bhi.w	8007420 <HAL_TIM_ConfigClockSource+0x5e4>
 8006f12:	2b60      	cmp	r3, #96	; 0x60
 8006f14:	f000 81a0 	beq.w	8007258 <HAL_TIM_ConfigClockSource+0x41c>
 8006f18:	2b60      	cmp	r3, #96	; 0x60
 8006f1a:	f200 8281 	bhi.w	8007420 <HAL_TIM_ConfigClockSource+0x5e4>
 8006f1e:	2b50      	cmp	r3, #80	; 0x50
 8006f20:	f000 8144 	beq.w	80071ac <HAL_TIM_ConfigClockSource+0x370>
 8006f24:	2b50      	cmp	r3, #80	; 0x50
 8006f26:	f200 827b 	bhi.w	8007420 <HAL_TIM_ConfigClockSource+0x5e4>
 8006f2a:	2b40      	cmp	r3, #64	; 0x40
 8006f2c:	f000 81f6 	beq.w	800731c <HAL_TIM_ConfigClockSource+0x4e0>
 8006f30:	2b40      	cmp	r3, #64	; 0x40
 8006f32:	f200 8275 	bhi.w	8007420 <HAL_TIM_ConfigClockSource+0x5e4>
 8006f36:	2b30      	cmp	r3, #48	; 0x30
 8006f38:	f000 8246 	beq.w	80073c8 <HAL_TIM_ConfigClockSource+0x58c>
 8006f3c:	2b30      	cmp	r3, #48	; 0x30
 8006f3e:	f200 826f 	bhi.w	8007420 <HAL_TIM_ConfigClockSource+0x5e4>
 8006f42:	2b20      	cmp	r3, #32
 8006f44:	f000 8240 	beq.w	80073c8 <HAL_TIM_ConfigClockSource+0x58c>
 8006f48:	2b20      	cmp	r3, #32
 8006f4a:	f200 8269 	bhi.w	8007420 <HAL_TIM_ConfigClockSource+0x5e4>
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	f000 823a 	beq.w	80073c8 <HAL_TIM_ConfigClockSource+0x58c>
 8006f54:	2b10      	cmp	r3, #16
 8006f56:	f000 8237 	beq.w	80073c8 <HAL_TIM_ConfigClockSource+0x58c>
 8006f5a:	e261      	b.n	8007420 <HAL_TIM_ConfigClockSource+0x5e4>
  {
    case TIM_CLOCKSOURCE_INTERNAL:
    {
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	4a55      	ldr	r2, [pc, #340]	; (80070b8 <HAL_TIM_ConfigClockSource+0x27c>)
 8006f62:	4293      	cmp	r3, r2
 8006f64:	f000 825f 	beq.w	8007426 <HAL_TIM_ConfigClockSource+0x5ea>
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f70:	f000 8259 	beq.w	8007426 <HAL_TIM_ConfigClockSource+0x5ea>
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	4a50      	ldr	r2, [pc, #320]	; (80070bc <HAL_TIM_ConfigClockSource+0x280>)
 8006f7a:	4293      	cmp	r3, r2
 8006f7c:	f000 8253 	beq.w	8007426 <HAL_TIM_ConfigClockSource+0x5ea>
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	4a4e      	ldr	r2, [pc, #312]	; (80070c0 <HAL_TIM_ConfigClockSource+0x284>)
 8006f86:	4293      	cmp	r3, r2
 8006f88:	f000 824d 	beq.w	8007426 <HAL_TIM_ConfigClockSource+0x5ea>
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	4a4c      	ldr	r2, [pc, #304]	; (80070c4 <HAL_TIM_ConfigClockSource+0x288>)
 8006f92:	4293      	cmp	r3, r2
 8006f94:	f000 8247 	beq.w	8007426 <HAL_TIM_ConfigClockSource+0x5ea>
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	4a4a      	ldr	r2, [pc, #296]	; (80070c8 <HAL_TIM_ConfigClockSource+0x28c>)
 8006f9e:	4293      	cmp	r3, r2
 8006fa0:	f000 8241 	beq.w	8007426 <HAL_TIM_ConfigClockSource+0x5ea>
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	4a48      	ldr	r2, [pc, #288]	; (80070cc <HAL_TIM_ConfigClockSource+0x290>)
 8006faa:	4293      	cmp	r3, r2
 8006fac:	f000 823b 	beq.w	8007426 <HAL_TIM_ConfigClockSource+0x5ea>
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	4a46      	ldr	r2, [pc, #280]	; (80070d0 <HAL_TIM_ConfigClockSource+0x294>)
 8006fb6:	4293      	cmp	r3, r2
 8006fb8:	f000 8235 	beq.w	8007426 <HAL_TIM_ConfigClockSource+0x5ea>
 8006fbc:	f241 41c3 	movw	r1, #5315	; 0x14c3
 8006fc0:	483c      	ldr	r0, [pc, #240]	; (80070b4 <HAL_TIM_ConfigClockSource+0x278>)
 8006fc2:	f7f9 feb6 	bl	8000d32 <assert_failed>
      break;
 8006fc6:	e22e      	b.n	8007426 <HAL_TIM_ConfigClockSource+0x5ea>
    }

    case TIM_CLOCKSOURCE_ETRMODE1:
    {
      /* Check whether or not the timer instance supports external trigger input mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	4a3a      	ldr	r2, [pc, #232]	; (80070b8 <HAL_TIM_ConfigClockSource+0x27c>)
 8006fce:	4293      	cmp	r3, r2
 8006fd0:	d01d      	beq.n	800700e <HAL_TIM_ConfigClockSource+0x1d2>
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006fda:	d018      	beq.n	800700e <HAL_TIM_ConfigClockSource+0x1d2>
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	4a36      	ldr	r2, [pc, #216]	; (80070bc <HAL_TIM_ConfigClockSource+0x280>)
 8006fe2:	4293      	cmp	r3, r2
 8006fe4:	d013      	beq.n	800700e <HAL_TIM_ConfigClockSource+0x1d2>
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	4a35      	ldr	r2, [pc, #212]	; (80070c0 <HAL_TIM_ConfigClockSource+0x284>)
 8006fec:	4293      	cmp	r3, r2
 8006fee:	d00e      	beq.n	800700e <HAL_TIM_ConfigClockSource+0x1d2>
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	4a33      	ldr	r2, [pc, #204]	; (80070c4 <HAL_TIM_ConfigClockSource+0x288>)
 8006ff6:	4293      	cmp	r3, r2
 8006ff8:	d009      	beq.n	800700e <HAL_TIM_ConfigClockSource+0x1d2>
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	4a32      	ldr	r2, [pc, #200]	; (80070c8 <HAL_TIM_ConfigClockSource+0x28c>)
 8007000:	4293      	cmp	r3, r2
 8007002:	d004      	beq.n	800700e <HAL_TIM_ConfigClockSource+0x1d2>
 8007004:	f241 41ca 	movw	r1, #5322	; 0x14ca
 8007008:	482a      	ldr	r0, [pc, #168]	; (80070b4 <HAL_TIM_ConfigClockSource+0x278>)
 800700a:	f7f9 fe92 	bl	8000d32 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800700e:	683b      	ldr	r3, [r7, #0]
 8007010:	689b      	ldr	r3, [r3, #8]
 8007012:	2b00      	cmp	r3, #0
 8007014:	d013      	beq.n	800703e <HAL_TIM_ConfigClockSource+0x202>
 8007016:	683b      	ldr	r3, [r7, #0]
 8007018:	689b      	ldr	r3, [r3, #8]
 800701a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800701e:	d00e      	beq.n	800703e <HAL_TIM_ConfigClockSource+0x202>
 8007020:	683b      	ldr	r3, [r7, #0]
 8007022:	689b      	ldr	r3, [r3, #8]
 8007024:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007028:	d009      	beq.n	800703e <HAL_TIM_ConfigClockSource+0x202>
 800702a:	683b      	ldr	r3, [r7, #0]
 800702c:	689b      	ldr	r3, [r3, #8]
 800702e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007032:	d004      	beq.n	800703e <HAL_TIM_ConfigClockSource+0x202>
 8007034:	f241 41cd 	movw	r1, #5325	; 0x14cd
 8007038:	481e      	ldr	r0, [pc, #120]	; (80070b4 <HAL_TIM_ConfigClockSource+0x278>)
 800703a:	f7f9 fe7a 	bl	8000d32 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800703e:	683b      	ldr	r3, [r7, #0]
 8007040:	685b      	ldr	r3, [r3, #4]
 8007042:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007046:	d014      	beq.n	8007072 <HAL_TIM_ConfigClockSource+0x236>
 8007048:	683b      	ldr	r3, [r7, #0]
 800704a:	685b      	ldr	r3, [r3, #4]
 800704c:	2b00      	cmp	r3, #0
 800704e:	d010      	beq.n	8007072 <HAL_TIM_ConfigClockSource+0x236>
 8007050:	683b      	ldr	r3, [r7, #0]
 8007052:	685b      	ldr	r3, [r3, #4]
 8007054:	2b00      	cmp	r3, #0
 8007056:	d00c      	beq.n	8007072 <HAL_TIM_ConfigClockSource+0x236>
 8007058:	683b      	ldr	r3, [r7, #0]
 800705a:	685b      	ldr	r3, [r3, #4]
 800705c:	2b02      	cmp	r3, #2
 800705e:	d008      	beq.n	8007072 <HAL_TIM_ConfigClockSource+0x236>
 8007060:	683b      	ldr	r3, [r7, #0]
 8007062:	685b      	ldr	r3, [r3, #4]
 8007064:	2b0a      	cmp	r3, #10
 8007066:	d004      	beq.n	8007072 <HAL_TIM_ConfigClockSource+0x236>
 8007068:	f241 41ce 	movw	r1, #5326	; 0x14ce
 800706c:	4811      	ldr	r0, [pc, #68]	; (80070b4 <HAL_TIM_ConfigClockSource+0x278>)
 800706e:	f7f9 fe60 	bl	8000d32 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8007072:	683b      	ldr	r3, [r7, #0]
 8007074:	68db      	ldr	r3, [r3, #12]
 8007076:	2b0f      	cmp	r3, #15
 8007078:	d904      	bls.n	8007084 <HAL_TIM_ConfigClockSource+0x248>
 800707a:	f241 41cf 	movw	r1, #5327	; 0x14cf
 800707e:	480d      	ldr	r0, [pc, #52]	; (80070b4 <HAL_TIM_ConfigClockSource+0x278>)
 8007080:	f7f9 fe57 	bl	8000d32 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	6818      	ldr	r0, [r3, #0]
 8007088:	683b      	ldr	r3, [r7, #0]
 800708a:	6899      	ldr	r1, [r3, #8]
 800708c:	683b      	ldr	r3, [r7, #0]
 800708e:	685a      	ldr	r2, [r3, #4]
 8007090:	683b      	ldr	r3, [r7, #0]
 8007092:	68db      	ldr	r3, [r3, #12]
 8007094:	f000 fb04 	bl	80076a0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	689b      	ldr	r3, [r3, #8]
 800709e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80070a0:	68bb      	ldr	r3, [r7, #8]
 80070a2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80070a6:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	68ba      	ldr	r2, [r7, #8]
 80070ae:	609a      	str	r2, [r3, #8]
      break;
 80070b0:	e1ba      	b.n	8007428 <HAL_TIM_ConfigClockSource+0x5ec>
 80070b2:	bf00      	nop
 80070b4:	0800fa28 	.word	0x0800fa28
 80070b8:	40010000 	.word	0x40010000
 80070bc:	40000400 	.word	0x40000400
 80070c0:	40000800 	.word	0x40000800
 80070c4:	40000c00 	.word	0x40000c00
 80070c8:	40014000 	.word	0x40014000
 80070cc:	40014400 	.word	0x40014400
 80070d0:	40014800 	.word	0x40014800
    }

    case TIM_CLOCKSOURCE_ETRMODE2:
    {
      /* Check whether or not the timer instance supports external trigger input mode 2 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	4a8a      	ldr	r2, [pc, #552]	; (8007304 <HAL_TIM_ConfigClockSource+0x4c8>)
 80070da:	4293      	cmp	r3, r2
 80070dc:	d018      	beq.n	8007110 <HAL_TIM_ConfigClockSource+0x2d4>
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80070e6:	d013      	beq.n	8007110 <HAL_TIM_ConfigClockSource+0x2d4>
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	4a86      	ldr	r2, [pc, #536]	; (8007308 <HAL_TIM_ConfigClockSource+0x4cc>)
 80070ee:	4293      	cmp	r3, r2
 80070f0:	d00e      	beq.n	8007110 <HAL_TIM_ConfigClockSource+0x2d4>
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	4a85      	ldr	r2, [pc, #532]	; (800730c <HAL_TIM_ConfigClockSource+0x4d0>)
 80070f8:	4293      	cmp	r3, r2
 80070fa:	d009      	beq.n	8007110 <HAL_TIM_ConfigClockSource+0x2d4>
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	4a83      	ldr	r2, [pc, #524]	; (8007310 <HAL_TIM_ConfigClockSource+0x4d4>)
 8007102:	4293      	cmp	r3, r2
 8007104:	d004      	beq.n	8007110 <HAL_TIM_ConfigClockSource+0x2d4>
 8007106:	f241 41e2 	movw	r1, #5346	; 0x14e2
 800710a:	4882      	ldr	r0, [pc, #520]	; (8007314 <HAL_TIM_ConfigClockSource+0x4d8>)
 800710c:	f7f9 fe11 	bl	8000d32 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8007110:	683b      	ldr	r3, [r7, #0]
 8007112:	689b      	ldr	r3, [r3, #8]
 8007114:	2b00      	cmp	r3, #0
 8007116:	d013      	beq.n	8007140 <HAL_TIM_ConfigClockSource+0x304>
 8007118:	683b      	ldr	r3, [r7, #0]
 800711a:	689b      	ldr	r3, [r3, #8]
 800711c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007120:	d00e      	beq.n	8007140 <HAL_TIM_ConfigClockSource+0x304>
 8007122:	683b      	ldr	r3, [r7, #0]
 8007124:	689b      	ldr	r3, [r3, #8]
 8007126:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800712a:	d009      	beq.n	8007140 <HAL_TIM_ConfigClockSource+0x304>
 800712c:	683b      	ldr	r3, [r7, #0]
 800712e:	689b      	ldr	r3, [r3, #8]
 8007130:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007134:	d004      	beq.n	8007140 <HAL_TIM_ConfigClockSource+0x304>
 8007136:	f241 41e5 	movw	r1, #5349	; 0x14e5
 800713a:	4876      	ldr	r0, [pc, #472]	; (8007314 <HAL_TIM_ConfigClockSource+0x4d8>)
 800713c:	f7f9 fdf9 	bl	8000d32 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8007140:	683b      	ldr	r3, [r7, #0]
 8007142:	685b      	ldr	r3, [r3, #4]
 8007144:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007148:	d014      	beq.n	8007174 <HAL_TIM_ConfigClockSource+0x338>
 800714a:	683b      	ldr	r3, [r7, #0]
 800714c:	685b      	ldr	r3, [r3, #4]
 800714e:	2b00      	cmp	r3, #0
 8007150:	d010      	beq.n	8007174 <HAL_TIM_ConfigClockSource+0x338>
 8007152:	683b      	ldr	r3, [r7, #0]
 8007154:	685b      	ldr	r3, [r3, #4]
 8007156:	2b00      	cmp	r3, #0
 8007158:	d00c      	beq.n	8007174 <HAL_TIM_ConfigClockSource+0x338>
 800715a:	683b      	ldr	r3, [r7, #0]
 800715c:	685b      	ldr	r3, [r3, #4]
 800715e:	2b02      	cmp	r3, #2
 8007160:	d008      	beq.n	8007174 <HAL_TIM_ConfigClockSource+0x338>
 8007162:	683b      	ldr	r3, [r7, #0]
 8007164:	685b      	ldr	r3, [r3, #4]
 8007166:	2b0a      	cmp	r3, #10
 8007168:	d004      	beq.n	8007174 <HAL_TIM_ConfigClockSource+0x338>
 800716a:	f241 41e6 	movw	r1, #5350	; 0x14e6
 800716e:	4869      	ldr	r0, [pc, #420]	; (8007314 <HAL_TIM_ConfigClockSource+0x4d8>)
 8007170:	f7f9 fddf 	bl	8000d32 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8007174:	683b      	ldr	r3, [r7, #0]
 8007176:	68db      	ldr	r3, [r3, #12]
 8007178:	2b0f      	cmp	r3, #15
 800717a:	d904      	bls.n	8007186 <HAL_TIM_ConfigClockSource+0x34a>
 800717c:	f241 41e7 	movw	r1, #5351	; 0x14e7
 8007180:	4864      	ldr	r0, [pc, #400]	; (8007314 <HAL_TIM_ConfigClockSource+0x4d8>)
 8007182:	f7f9 fdd6 	bl	8000d32 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	6818      	ldr	r0, [r3, #0]
 800718a:	683b      	ldr	r3, [r7, #0]
 800718c:	6899      	ldr	r1, [r3, #8]
 800718e:	683b      	ldr	r3, [r7, #0]
 8007190:	685a      	ldr	r2, [r3, #4]
 8007192:	683b      	ldr	r3, [r7, #0]
 8007194:	68db      	ldr	r3, [r3, #12]
 8007196:	f000 fa83 	bl	80076a0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	689a      	ldr	r2, [r3, #8]
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80071a8:	609a      	str	r2, [r3, #8]
      break;
 80071aa:	e13d      	b.n	8007428 <HAL_TIM_ConfigClockSource+0x5ec>
    }

    case TIM_CLOCKSOURCE_TI1:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	4a54      	ldr	r2, [pc, #336]	; (8007304 <HAL_TIM_ConfigClockSource+0x4c8>)
 80071b2:	4293      	cmp	r3, r2
 80071b4:	d01d      	beq.n	80071f2 <HAL_TIM_ConfigClockSource+0x3b6>
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80071be:	d018      	beq.n	80071f2 <HAL_TIM_ConfigClockSource+0x3b6>
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	4a50      	ldr	r2, [pc, #320]	; (8007308 <HAL_TIM_ConfigClockSource+0x4cc>)
 80071c6:	4293      	cmp	r3, r2
 80071c8:	d013      	beq.n	80071f2 <HAL_TIM_ConfigClockSource+0x3b6>
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	4a4f      	ldr	r2, [pc, #316]	; (800730c <HAL_TIM_ConfigClockSource+0x4d0>)
 80071d0:	4293      	cmp	r3, r2
 80071d2:	d00e      	beq.n	80071f2 <HAL_TIM_ConfigClockSource+0x3b6>
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	4a4d      	ldr	r2, [pc, #308]	; (8007310 <HAL_TIM_ConfigClockSource+0x4d4>)
 80071da:	4293      	cmp	r3, r2
 80071dc:	d009      	beq.n	80071f2 <HAL_TIM_ConfigClockSource+0x3b6>
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	4a4d      	ldr	r2, [pc, #308]	; (8007318 <HAL_TIM_ConfigClockSource+0x4dc>)
 80071e4:	4293      	cmp	r3, r2
 80071e6:	d004      	beq.n	80071f2 <HAL_TIM_ConfigClockSource+0x3b6>
 80071e8:	f241 41f6 	movw	r1, #5366	; 0x14f6
 80071ec:	4849      	ldr	r0, [pc, #292]	; (8007314 <HAL_TIM_ConfigClockSource+0x4d8>)
 80071ee:	f7f9 fda0 	bl	8000d32 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 80071f2:	683b      	ldr	r3, [r7, #0]
 80071f4:	685b      	ldr	r3, [r3, #4]
 80071f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80071fa:	d014      	beq.n	8007226 <HAL_TIM_ConfigClockSource+0x3ea>
 80071fc:	683b      	ldr	r3, [r7, #0]
 80071fe:	685b      	ldr	r3, [r3, #4]
 8007200:	2b00      	cmp	r3, #0
 8007202:	d010      	beq.n	8007226 <HAL_TIM_ConfigClockSource+0x3ea>
 8007204:	683b      	ldr	r3, [r7, #0]
 8007206:	685b      	ldr	r3, [r3, #4]
 8007208:	2b00      	cmp	r3, #0
 800720a:	d00c      	beq.n	8007226 <HAL_TIM_ConfigClockSource+0x3ea>
 800720c:	683b      	ldr	r3, [r7, #0]
 800720e:	685b      	ldr	r3, [r3, #4]
 8007210:	2b02      	cmp	r3, #2
 8007212:	d008      	beq.n	8007226 <HAL_TIM_ConfigClockSource+0x3ea>
 8007214:	683b      	ldr	r3, [r7, #0]
 8007216:	685b      	ldr	r3, [r3, #4]
 8007218:	2b0a      	cmp	r3, #10
 800721a:	d004      	beq.n	8007226 <HAL_TIM_ConfigClockSource+0x3ea>
 800721c:	f241 41f9 	movw	r1, #5369	; 0x14f9
 8007220:	483c      	ldr	r0, [pc, #240]	; (8007314 <HAL_TIM_ConfigClockSource+0x4d8>)
 8007222:	f7f9 fd86 	bl	8000d32 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8007226:	683b      	ldr	r3, [r7, #0]
 8007228:	68db      	ldr	r3, [r3, #12]
 800722a:	2b0f      	cmp	r3, #15
 800722c:	d904      	bls.n	8007238 <HAL_TIM_ConfigClockSource+0x3fc>
 800722e:	f241 41fa 	movw	r1, #5370	; 0x14fa
 8007232:	4838      	ldr	r0, [pc, #224]	; (8007314 <HAL_TIM_ConfigClockSource+0x4d8>)
 8007234:	f7f9 fd7d 	bl	8000d32 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	6818      	ldr	r0, [r3, #0]
 800723c:	683b      	ldr	r3, [r7, #0]
 800723e:	6859      	ldr	r1, [r3, #4]
 8007240:	683b      	ldr	r3, [r7, #0]
 8007242:	68db      	ldr	r3, [r3, #12]
 8007244:	461a      	mov	r2, r3
 8007246:	f000 f9b1 	bl	80075ac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	2150      	movs	r1, #80	; 0x50
 8007250:	4618      	mov	r0, r3
 8007252:	f000 fa0a 	bl	800766a <TIM_ITRx_SetConfig>
      break;
 8007256:	e0e7      	b.n	8007428 <HAL_TIM_ConfigClockSource+0x5ec>
    }

    case TIM_CLOCKSOURCE_TI2:
    {
      /* Check whether or not the timer instance supports external clock mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	4a29      	ldr	r2, [pc, #164]	; (8007304 <HAL_TIM_ConfigClockSource+0x4c8>)
 800725e:	4293      	cmp	r3, r2
 8007260:	d01d      	beq.n	800729e <HAL_TIM_ConfigClockSource+0x462>
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800726a:	d018      	beq.n	800729e <HAL_TIM_ConfigClockSource+0x462>
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	4a25      	ldr	r2, [pc, #148]	; (8007308 <HAL_TIM_ConfigClockSource+0x4cc>)
 8007272:	4293      	cmp	r3, r2
 8007274:	d013      	beq.n	800729e <HAL_TIM_ConfigClockSource+0x462>
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	4a24      	ldr	r2, [pc, #144]	; (800730c <HAL_TIM_ConfigClockSource+0x4d0>)
 800727c:	4293      	cmp	r3, r2
 800727e:	d00e      	beq.n	800729e <HAL_TIM_ConfigClockSource+0x462>
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	4a22      	ldr	r2, [pc, #136]	; (8007310 <HAL_TIM_ConfigClockSource+0x4d4>)
 8007286:	4293      	cmp	r3, r2
 8007288:	d009      	beq.n	800729e <HAL_TIM_ConfigClockSource+0x462>
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	4a22      	ldr	r2, [pc, #136]	; (8007318 <HAL_TIM_ConfigClockSource+0x4dc>)
 8007290:	4293      	cmp	r3, r2
 8007292:	d004      	beq.n	800729e <HAL_TIM_ConfigClockSource+0x462>
 8007294:	f241 5106 	movw	r1, #5382	; 0x1506
 8007298:	481e      	ldr	r0, [pc, #120]	; (8007314 <HAL_TIM_ConfigClockSource+0x4d8>)
 800729a:	f7f9 fd4a 	bl	8000d32 <assert_failed>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800729e:	683b      	ldr	r3, [r7, #0]
 80072a0:	685b      	ldr	r3, [r3, #4]
 80072a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80072a6:	d014      	beq.n	80072d2 <HAL_TIM_ConfigClockSource+0x496>
 80072a8:	683b      	ldr	r3, [r7, #0]
 80072aa:	685b      	ldr	r3, [r3, #4]
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d010      	beq.n	80072d2 <HAL_TIM_ConfigClockSource+0x496>
 80072b0:	683b      	ldr	r3, [r7, #0]
 80072b2:	685b      	ldr	r3, [r3, #4]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d00c      	beq.n	80072d2 <HAL_TIM_ConfigClockSource+0x496>
 80072b8:	683b      	ldr	r3, [r7, #0]
 80072ba:	685b      	ldr	r3, [r3, #4]
 80072bc:	2b02      	cmp	r3, #2
 80072be:	d008      	beq.n	80072d2 <HAL_TIM_ConfigClockSource+0x496>
 80072c0:	683b      	ldr	r3, [r7, #0]
 80072c2:	685b      	ldr	r3, [r3, #4]
 80072c4:	2b0a      	cmp	r3, #10
 80072c6:	d004      	beq.n	80072d2 <HAL_TIM_ConfigClockSource+0x496>
 80072c8:	f241 5109 	movw	r1, #5385	; 0x1509
 80072cc:	4811      	ldr	r0, [pc, #68]	; (8007314 <HAL_TIM_ConfigClockSource+0x4d8>)
 80072ce:	f7f9 fd30 	bl	8000d32 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 80072d2:	683b      	ldr	r3, [r7, #0]
 80072d4:	68db      	ldr	r3, [r3, #12]
 80072d6:	2b0f      	cmp	r3, #15
 80072d8:	d904      	bls.n	80072e4 <HAL_TIM_ConfigClockSource+0x4a8>
 80072da:	f241 510a 	movw	r1, #5386	; 0x150a
 80072de:	480d      	ldr	r0, [pc, #52]	; (8007314 <HAL_TIM_ConfigClockSource+0x4d8>)
 80072e0:	f7f9 fd27 	bl	8000d32 <assert_failed>

      TIM_TI2_ConfigInputStage(htim->Instance,
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	6818      	ldr	r0, [r3, #0]
 80072e8:	683b      	ldr	r3, [r7, #0]
 80072ea:	6859      	ldr	r1, [r3, #4]
 80072ec:	683b      	ldr	r3, [r7, #0]
 80072ee:	68db      	ldr	r3, [r3, #12]
 80072f0:	461a      	mov	r2, r3
 80072f2:	f000 f98a 	bl	800760a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	2160      	movs	r1, #96	; 0x60
 80072fc:	4618      	mov	r0, r3
 80072fe:	f000 f9b4 	bl	800766a <TIM_ITRx_SetConfig>
      break;
 8007302:	e091      	b.n	8007428 <HAL_TIM_ConfigClockSource+0x5ec>
 8007304:	40010000 	.word	0x40010000
 8007308:	40000400 	.word	0x40000400
 800730c:	40000800 	.word	0x40000800
 8007310:	40000c00 	.word	0x40000c00
 8007314:	0800fa28 	.word	0x0800fa28
 8007318:	40014000 	.word	0x40014000
    }

    case TIM_CLOCKSOURCE_TI1ED:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	4a48      	ldr	r2, [pc, #288]	; (8007444 <HAL_TIM_ConfigClockSource+0x608>)
 8007322:	4293      	cmp	r3, r2
 8007324:	d01d      	beq.n	8007362 <HAL_TIM_ConfigClockSource+0x526>
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800732e:	d018      	beq.n	8007362 <HAL_TIM_ConfigClockSource+0x526>
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	4a44      	ldr	r2, [pc, #272]	; (8007448 <HAL_TIM_ConfigClockSource+0x60c>)
 8007336:	4293      	cmp	r3, r2
 8007338:	d013      	beq.n	8007362 <HAL_TIM_ConfigClockSource+0x526>
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	4a43      	ldr	r2, [pc, #268]	; (800744c <HAL_TIM_ConfigClockSource+0x610>)
 8007340:	4293      	cmp	r3, r2
 8007342:	d00e      	beq.n	8007362 <HAL_TIM_ConfigClockSource+0x526>
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	4a41      	ldr	r2, [pc, #260]	; (8007450 <HAL_TIM_ConfigClockSource+0x614>)
 800734a:	4293      	cmp	r3, r2
 800734c:	d009      	beq.n	8007362 <HAL_TIM_ConfigClockSource+0x526>
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	4a40      	ldr	r2, [pc, #256]	; (8007454 <HAL_TIM_ConfigClockSource+0x618>)
 8007354:	4293      	cmp	r3, r2
 8007356:	d004      	beq.n	8007362 <HAL_TIM_ConfigClockSource+0x526>
 8007358:	f241 5116 	movw	r1, #5398	; 0x1516
 800735c:	483e      	ldr	r0, [pc, #248]	; (8007458 <HAL_TIM_ConfigClockSource+0x61c>)
 800735e:	f7f9 fce8 	bl	8000d32 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8007362:	683b      	ldr	r3, [r7, #0]
 8007364:	685b      	ldr	r3, [r3, #4]
 8007366:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800736a:	d014      	beq.n	8007396 <HAL_TIM_ConfigClockSource+0x55a>
 800736c:	683b      	ldr	r3, [r7, #0]
 800736e:	685b      	ldr	r3, [r3, #4]
 8007370:	2b00      	cmp	r3, #0
 8007372:	d010      	beq.n	8007396 <HAL_TIM_ConfigClockSource+0x55a>
 8007374:	683b      	ldr	r3, [r7, #0]
 8007376:	685b      	ldr	r3, [r3, #4]
 8007378:	2b00      	cmp	r3, #0
 800737a:	d00c      	beq.n	8007396 <HAL_TIM_ConfigClockSource+0x55a>
 800737c:	683b      	ldr	r3, [r7, #0]
 800737e:	685b      	ldr	r3, [r3, #4]
 8007380:	2b02      	cmp	r3, #2
 8007382:	d008      	beq.n	8007396 <HAL_TIM_ConfigClockSource+0x55a>
 8007384:	683b      	ldr	r3, [r7, #0]
 8007386:	685b      	ldr	r3, [r3, #4]
 8007388:	2b0a      	cmp	r3, #10
 800738a:	d004      	beq.n	8007396 <HAL_TIM_ConfigClockSource+0x55a>
 800738c:	f241 5119 	movw	r1, #5401	; 0x1519
 8007390:	4831      	ldr	r0, [pc, #196]	; (8007458 <HAL_TIM_ConfigClockSource+0x61c>)
 8007392:	f7f9 fcce 	bl	8000d32 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8007396:	683b      	ldr	r3, [r7, #0]
 8007398:	68db      	ldr	r3, [r3, #12]
 800739a:	2b0f      	cmp	r3, #15
 800739c:	d904      	bls.n	80073a8 <HAL_TIM_ConfigClockSource+0x56c>
 800739e:	f241 511a 	movw	r1, #5402	; 0x151a
 80073a2:	482d      	ldr	r0, [pc, #180]	; (8007458 <HAL_TIM_ConfigClockSource+0x61c>)
 80073a4:	f7f9 fcc5 	bl	8000d32 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	6818      	ldr	r0, [r3, #0]
 80073ac:	683b      	ldr	r3, [r7, #0]
 80073ae:	6859      	ldr	r1, [r3, #4]
 80073b0:	683b      	ldr	r3, [r7, #0]
 80073b2:	68db      	ldr	r3, [r3, #12]
 80073b4:	461a      	mov	r2, r3
 80073b6:	f000 f8f9 	bl	80075ac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	2140      	movs	r1, #64	; 0x40
 80073c0:	4618      	mov	r0, r3
 80073c2:	f000 f952 	bl	800766a <TIM_ITRx_SetConfig>
      break;
 80073c6:	e02f      	b.n	8007428 <HAL_TIM_ConfigClockSource+0x5ec>
    case TIM_CLOCKSOURCE_ITR1:
    case TIM_CLOCKSOURCE_ITR2:
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	4a1d      	ldr	r2, [pc, #116]	; (8007444 <HAL_TIM_ConfigClockSource+0x608>)
 80073ce:	4293      	cmp	r3, r2
 80073d0:	d01d      	beq.n	800740e <HAL_TIM_ConfigClockSource+0x5d2>
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80073da:	d018      	beq.n	800740e <HAL_TIM_ConfigClockSource+0x5d2>
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	4a19      	ldr	r2, [pc, #100]	; (8007448 <HAL_TIM_ConfigClockSource+0x60c>)
 80073e2:	4293      	cmp	r3, r2
 80073e4:	d013      	beq.n	800740e <HAL_TIM_ConfigClockSource+0x5d2>
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	4a18      	ldr	r2, [pc, #96]	; (800744c <HAL_TIM_ConfigClockSource+0x610>)
 80073ec:	4293      	cmp	r3, r2
 80073ee:	d00e      	beq.n	800740e <HAL_TIM_ConfigClockSource+0x5d2>
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	4a16      	ldr	r2, [pc, #88]	; (8007450 <HAL_TIM_ConfigClockSource+0x614>)
 80073f6:	4293      	cmp	r3, r2
 80073f8:	d009      	beq.n	800740e <HAL_TIM_ConfigClockSource+0x5d2>
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	4a15      	ldr	r2, [pc, #84]	; (8007454 <HAL_TIM_ConfigClockSource+0x618>)
 8007400:	4293      	cmp	r3, r2
 8007402:	d004      	beq.n	800740e <HAL_TIM_ConfigClockSource+0x5d2>
 8007404:	f241 5129 	movw	r1, #5417	; 0x1529
 8007408:	4813      	ldr	r0, [pc, #76]	; (8007458 <HAL_TIM_ConfigClockSource+0x61c>)
 800740a:	f7f9 fc92 	bl	8000d32 <assert_failed>

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681a      	ldr	r2, [r3, #0]
 8007412:	683b      	ldr	r3, [r7, #0]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	4619      	mov	r1, r3
 8007418:	4610      	mov	r0, r2
 800741a:	f000 f926 	bl	800766a <TIM_ITRx_SetConfig>
      break;
 800741e:	e003      	b.n	8007428 <HAL_TIM_ConfigClockSource+0x5ec>
    }

    default:
      status = HAL_ERROR;
 8007420:	2301      	movs	r3, #1
 8007422:	73fb      	strb	r3, [r7, #15]
      break;
 8007424:	e000      	b.n	8007428 <HAL_TIM_ConfigClockSource+0x5ec>
      break;
 8007426:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	2201      	movs	r2, #1
 800742c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	2200      	movs	r2, #0
 8007434:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007438:	7bfb      	ldrb	r3, [r7, #15]
}
 800743a:	4618      	mov	r0, r3
 800743c:	3710      	adds	r7, #16
 800743e:	46bd      	mov	sp, r7
 8007440:	bd80      	pop	{r7, pc}
 8007442:	bf00      	nop
 8007444:	40010000 	.word	0x40010000
 8007448:	40000400 	.word	0x40000400
 800744c:	40000800 	.word	0x40000800
 8007450:	40000c00 	.word	0x40000c00
 8007454:	40014000 	.word	0x40014000
 8007458:	0800fa28 	.word	0x0800fa28

0800745c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800745c:	b480      	push	{r7}
 800745e:	b083      	sub	sp, #12
 8007460:	af00      	add	r7, sp, #0
 8007462:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007464:	bf00      	nop
 8007466:	370c      	adds	r7, #12
 8007468:	46bd      	mov	sp, r7
 800746a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746e:	4770      	bx	lr

08007470 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007470:	b480      	push	{r7}
 8007472:	b083      	sub	sp, #12
 8007474:	af00      	add	r7, sp, #0
 8007476:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007478:	bf00      	nop
 800747a:	370c      	adds	r7, #12
 800747c:	46bd      	mov	sp, r7
 800747e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007482:	4770      	bx	lr

08007484 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007484:	b480      	push	{r7}
 8007486:	b083      	sub	sp, #12
 8007488:	af00      	add	r7, sp, #0
 800748a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800748c:	bf00      	nop
 800748e:	370c      	adds	r7, #12
 8007490:	46bd      	mov	sp, r7
 8007492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007496:	4770      	bx	lr

08007498 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007498:	b480      	push	{r7}
 800749a:	b083      	sub	sp, #12
 800749c:	af00      	add	r7, sp, #0
 800749e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80074a0:	bf00      	nop
 80074a2:	370c      	adds	r7, #12
 80074a4:	46bd      	mov	sp, r7
 80074a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074aa:	4770      	bx	lr

080074ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80074ac:	b480      	push	{r7}
 80074ae:	b085      	sub	sp, #20
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	6078      	str	r0, [r7, #4]
 80074b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	4a34      	ldr	r2, [pc, #208]	; (8007590 <TIM_Base_SetConfig+0xe4>)
 80074c0:	4293      	cmp	r3, r2
 80074c2:	d00f      	beq.n	80074e4 <TIM_Base_SetConfig+0x38>
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80074ca:	d00b      	beq.n	80074e4 <TIM_Base_SetConfig+0x38>
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	4a31      	ldr	r2, [pc, #196]	; (8007594 <TIM_Base_SetConfig+0xe8>)
 80074d0:	4293      	cmp	r3, r2
 80074d2:	d007      	beq.n	80074e4 <TIM_Base_SetConfig+0x38>
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	4a30      	ldr	r2, [pc, #192]	; (8007598 <TIM_Base_SetConfig+0xec>)
 80074d8:	4293      	cmp	r3, r2
 80074da:	d003      	beq.n	80074e4 <TIM_Base_SetConfig+0x38>
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	4a2f      	ldr	r2, [pc, #188]	; (800759c <TIM_Base_SetConfig+0xf0>)
 80074e0:	4293      	cmp	r3, r2
 80074e2:	d108      	bne.n	80074f6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80074ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80074ec:	683b      	ldr	r3, [r7, #0]
 80074ee:	685b      	ldr	r3, [r3, #4]
 80074f0:	68fa      	ldr	r2, [r7, #12]
 80074f2:	4313      	orrs	r3, r2
 80074f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	4a25      	ldr	r2, [pc, #148]	; (8007590 <TIM_Base_SetConfig+0xe4>)
 80074fa:	4293      	cmp	r3, r2
 80074fc:	d01b      	beq.n	8007536 <TIM_Base_SetConfig+0x8a>
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007504:	d017      	beq.n	8007536 <TIM_Base_SetConfig+0x8a>
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	4a22      	ldr	r2, [pc, #136]	; (8007594 <TIM_Base_SetConfig+0xe8>)
 800750a:	4293      	cmp	r3, r2
 800750c:	d013      	beq.n	8007536 <TIM_Base_SetConfig+0x8a>
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	4a21      	ldr	r2, [pc, #132]	; (8007598 <TIM_Base_SetConfig+0xec>)
 8007512:	4293      	cmp	r3, r2
 8007514:	d00f      	beq.n	8007536 <TIM_Base_SetConfig+0x8a>
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	4a20      	ldr	r2, [pc, #128]	; (800759c <TIM_Base_SetConfig+0xf0>)
 800751a:	4293      	cmp	r3, r2
 800751c:	d00b      	beq.n	8007536 <TIM_Base_SetConfig+0x8a>
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	4a1f      	ldr	r2, [pc, #124]	; (80075a0 <TIM_Base_SetConfig+0xf4>)
 8007522:	4293      	cmp	r3, r2
 8007524:	d007      	beq.n	8007536 <TIM_Base_SetConfig+0x8a>
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	4a1e      	ldr	r2, [pc, #120]	; (80075a4 <TIM_Base_SetConfig+0xf8>)
 800752a:	4293      	cmp	r3, r2
 800752c:	d003      	beq.n	8007536 <TIM_Base_SetConfig+0x8a>
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	4a1d      	ldr	r2, [pc, #116]	; (80075a8 <TIM_Base_SetConfig+0xfc>)
 8007532:	4293      	cmp	r3, r2
 8007534:	d108      	bne.n	8007548 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800753c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800753e:	683b      	ldr	r3, [r7, #0]
 8007540:	68db      	ldr	r3, [r3, #12]
 8007542:	68fa      	ldr	r2, [r7, #12]
 8007544:	4313      	orrs	r3, r2
 8007546:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800754e:	683b      	ldr	r3, [r7, #0]
 8007550:	695b      	ldr	r3, [r3, #20]
 8007552:	4313      	orrs	r3, r2
 8007554:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	68fa      	ldr	r2, [r7, #12]
 800755a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800755c:	683b      	ldr	r3, [r7, #0]
 800755e:	689a      	ldr	r2, [r3, #8]
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007564:	683b      	ldr	r3, [r7, #0]
 8007566:	681a      	ldr	r2, [r3, #0]
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	4a08      	ldr	r2, [pc, #32]	; (8007590 <TIM_Base_SetConfig+0xe4>)
 8007570:	4293      	cmp	r3, r2
 8007572:	d103      	bne.n	800757c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007574:	683b      	ldr	r3, [r7, #0]
 8007576:	691a      	ldr	r2, [r3, #16]
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	2201      	movs	r2, #1
 8007580:	615a      	str	r2, [r3, #20]
}
 8007582:	bf00      	nop
 8007584:	3714      	adds	r7, #20
 8007586:	46bd      	mov	sp, r7
 8007588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800758c:	4770      	bx	lr
 800758e:	bf00      	nop
 8007590:	40010000 	.word	0x40010000
 8007594:	40000400 	.word	0x40000400
 8007598:	40000800 	.word	0x40000800
 800759c:	40000c00 	.word	0x40000c00
 80075a0:	40014000 	.word	0x40014000
 80075a4:	40014400 	.word	0x40014400
 80075a8:	40014800 	.word	0x40014800

080075ac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80075ac:	b480      	push	{r7}
 80075ae:	b087      	sub	sp, #28
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	60f8      	str	r0, [r7, #12]
 80075b4:	60b9      	str	r1, [r7, #8]
 80075b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	6a1b      	ldr	r3, [r3, #32]
 80075bc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	6a1b      	ldr	r3, [r3, #32]
 80075c2:	f023 0201 	bic.w	r2, r3, #1
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	699b      	ldr	r3, [r3, #24]
 80075ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80075d0:	693b      	ldr	r3, [r7, #16]
 80075d2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80075d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	011b      	lsls	r3, r3, #4
 80075dc:	693a      	ldr	r2, [r7, #16]
 80075de:	4313      	orrs	r3, r2
 80075e0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80075e2:	697b      	ldr	r3, [r7, #20]
 80075e4:	f023 030a 	bic.w	r3, r3, #10
 80075e8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80075ea:	697a      	ldr	r2, [r7, #20]
 80075ec:	68bb      	ldr	r3, [r7, #8]
 80075ee:	4313      	orrs	r3, r2
 80075f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	693a      	ldr	r2, [r7, #16]
 80075f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	697a      	ldr	r2, [r7, #20]
 80075fc:	621a      	str	r2, [r3, #32]
}
 80075fe:	bf00      	nop
 8007600:	371c      	adds	r7, #28
 8007602:	46bd      	mov	sp, r7
 8007604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007608:	4770      	bx	lr

0800760a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800760a:	b480      	push	{r7}
 800760c:	b087      	sub	sp, #28
 800760e:	af00      	add	r7, sp, #0
 8007610:	60f8      	str	r0, [r7, #12]
 8007612:	60b9      	str	r1, [r7, #8]
 8007614:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	6a1b      	ldr	r3, [r3, #32]
 800761a:	f023 0210 	bic.w	r2, r3, #16
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	699b      	ldr	r3, [r3, #24]
 8007626:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	6a1b      	ldr	r3, [r3, #32]
 800762c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800762e:	697b      	ldr	r3, [r7, #20]
 8007630:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007634:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	031b      	lsls	r3, r3, #12
 800763a:	697a      	ldr	r2, [r7, #20]
 800763c:	4313      	orrs	r3, r2
 800763e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007640:	693b      	ldr	r3, [r7, #16]
 8007642:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007646:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007648:	68bb      	ldr	r3, [r7, #8]
 800764a:	011b      	lsls	r3, r3, #4
 800764c:	693a      	ldr	r2, [r7, #16]
 800764e:	4313      	orrs	r3, r2
 8007650:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	697a      	ldr	r2, [r7, #20]
 8007656:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	693a      	ldr	r2, [r7, #16]
 800765c:	621a      	str	r2, [r3, #32]
}
 800765e:	bf00      	nop
 8007660:	371c      	adds	r7, #28
 8007662:	46bd      	mov	sp, r7
 8007664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007668:	4770      	bx	lr

0800766a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800766a:	b480      	push	{r7}
 800766c:	b085      	sub	sp, #20
 800766e:	af00      	add	r7, sp, #0
 8007670:	6078      	str	r0, [r7, #4]
 8007672:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	689b      	ldr	r3, [r3, #8]
 8007678:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007680:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007682:	683a      	ldr	r2, [r7, #0]
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	4313      	orrs	r3, r2
 8007688:	f043 0307 	orr.w	r3, r3, #7
 800768c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	68fa      	ldr	r2, [r7, #12]
 8007692:	609a      	str	r2, [r3, #8]
}
 8007694:	bf00      	nop
 8007696:	3714      	adds	r7, #20
 8007698:	46bd      	mov	sp, r7
 800769a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800769e:	4770      	bx	lr

080076a0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80076a0:	b480      	push	{r7}
 80076a2:	b087      	sub	sp, #28
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	60f8      	str	r0, [r7, #12]
 80076a8:	60b9      	str	r1, [r7, #8]
 80076aa:	607a      	str	r2, [r7, #4]
 80076ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	689b      	ldr	r3, [r3, #8]
 80076b2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80076b4:	697b      	ldr	r3, [r7, #20]
 80076b6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80076ba:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80076bc:	683b      	ldr	r3, [r7, #0]
 80076be:	021a      	lsls	r2, r3, #8
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	431a      	orrs	r2, r3
 80076c4:	68bb      	ldr	r3, [r7, #8]
 80076c6:	4313      	orrs	r3, r2
 80076c8:	697a      	ldr	r2, [r7, #20]
 80076ca:	4313      	orrs	r3, r2
 80076cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	697a      	ldr	r2, [r7, #20]
 80076d2:	609a      	str	r2, [r3, #8]
}
 80076d4:	bf00      	nop
 80076d6:	371c      	adds	r7, #28
 80076d8:	46bd      	mov	sp, r7
 80076da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076de:	4770      	bx	lr

080076e0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80076e0:	b580      	push	{r7, lr}
 80076e2:	b086      	sub	sp, #24
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	60f8      	str	r0, [r7, #12]
 80076e8:	60b9      	str	r1, [r7, #8]
 80076ea:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	4a2a      	ldr	r2, [pc, #168]	; (8007798 <TIM_CCxChannelCmd+0xb8>)
 80076f0:	4293      	cmp	r3, r2
 80076f2:	d020      	beq.n	8007736 <TIM_CCxChannelCmd+0x56>
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80076fa:	d01c      	beq.n	8007736 <TIM_CCxChannelCmd+0x56>
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	4a27      	ldr	r2, [pc, #156]	; (800779c <TIM_CCxChannelCmd+0xbc>)
 8007700:	4293      	cmp	r3, r2
 8007702:	d018      	beq.n	8007736 <TIM_CCxChannelCmd+0x56>
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	4a26      	ldr	r2, [pc, #152]	; (80077a0 <TIM_CCxChannelCmd+0xc0>)
 8007708:	4293      	cmp	r3, r2
 800770a:	d014      	beq.n	8007736 <TIM_CCxChannelCmd+0x56>
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	4a25      	ldr	r2, [pc, #148]	; (80077a4 <TIM_CCxChannelCmd+0xc4>)
 8007710:	4293      	cmp	r3, r2
 8007712:	d010      	beq.n	8007736 <TIM_CCxChannelCmd+0x56>
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	4a24      	ldr	r2, [pc, #144]	; (80077a8 <TIM_CCxChannelCmd+0xc8>)
 8007718:	4293      	cmp	r3, r2
 800771a:	d00c      	beq.n	8007736 <TIM_CCxChannelCmd+0x56>
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	4a23      	ldr	r2, [pc, #140]	; (80077ac <TIM_CCxChannelCmd+0xcc>)
 8007720:	4293      	cmp	r3, r2
 8007722:	d008      	beq.n	8007736 <TIM_CCxChannelCmd+0x56>
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	4a22      	ldr	r2, [pc, #136]	; (80077b0 <TIM_CCxChannelCmd+0xd0>)
 8007728:	4293      	cmp	r3, r2
 800772a:	d004      	beq.n	8007736 <TIM_CCxChannelCmd+0x56>
 800772c:	f641 5194 	movw	r1, #7572	; 0x1d94
 8007730:	4820      	ldr	r0, [pc, #128]	; (80077b4 <TIM_CCxChannelCmd+0xd4>)
 8007732:	f7f9 fafe 	bl	8000d32 <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 8007736:	68bb      	ldr	r3, [r7, #8]
 8007738:	2b00      	cmp	r3, #0
 800773a:	d010      	beq.n	800775e <TIM_CCxChannelCmd+0x7e>
 800773c:	68bb      	ldr	r3, [r7, #8]
 800773e:	2b04      	cmp	r3, #4
 8007740:	d00d      	beq.n	800775e <TIM_CCxChannelCmd+0x7e>
 8007742:	68bb      	ldr	r3, [r7, #8]
 8007744:	2b08      	cmp	r3, #8
 8007746:	d00a      	beq.n	800775e <TIM_CCxChannelCmd+0x7e>
 8007748:	68bb      	ldr	r3, [r7, #8]
 800774a:	2b0c      	cmp	r3, #12
 800774c:	d007      	beq.n	800775e <TIM_CCxChannelCmd+0x7e>
 800774e:	68bb      	ldr	r3, [r7, #8]
 8007750:	2b3c      	cmp	r3, #60	; 0x3c
 8007752:	d004      	beq.n	800775e <TIM_CCxChannelCmd+0x7e>
 8007754:	f641 5195 	movw	r1, #7573	; 0x1d95
 8007758:	4816      	ldr	r0, [pc, #88]	; (80077b4 <TIM_CCxChannelCmd+0xd4>)
 800775a:	f7f9 faea 	bl	8000d32 <assert_failed>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800775e:	68bb      	ldr	r3, [r7, #8]
 8007760:	f003 031f 	and.w	r3, r3, #31
 8007764:	2201      	movs	r2, #1
 8007766:	fa02 f303 	lsl.w	r3, r2, r3
 800776a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	6a1a      	ldr	r2, [r3, #32]
 8007770:	697b      	ldr	r3, [r7, #20]
 8007772:	43db      	mvns	r3, r3
 8007774:	401a      	ands	r2, r3
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	6a1a      	ldr	r2, [r3, #32]
 800777e:	68bb      	ldr	r3, [r7, #8]
 8007780:	f003 031f 	and.w	r3, r3, #31
 8007784:	6879      	ldr	r1, [r7, #4]
 8007786:	fa01 f303 	lsl.w	r3, r1, r3
 800778a:	431a      	orrs	r2, r3
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	621a      	str	r2, [r3, #32]
}
 8007790:	bf00      	nop
 8007792:	3718      	adds	r7, #24
 8007794:	46bd      	mov	sp, r7
 8007796:	bd80      	pop	{r7, pc}
 8007798:	40010000 	.word	0x40010000
 800779c:	40000400 	.word	0x40000400
 80077a0:	40000800 	.word	0x40000800
 80077a4:	40000c00 	.word	0x40000c00
 80077a8:	40014000 	.word	0x40014000
 80077ac:	40014400 	.word	0x40014400
 80077b0:	40014800 	.word	0x40014800
 80077b4:	0800fa28 	.word	0x0800fa28

080077b8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80077b8:	b580      	push	{r7, lr}
 80077ba:	b084      	sub	sp, #16
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
 80077c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	4a55      	ldr	r2, [pc, #340]	; (800791c <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 80077c8:	4293      	cmp	r3, r2
 80077ca:	d018      	beq.n	80077fe <HAL_TIMEx_MasterConfigSynchronization+0x46>
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80077d4:	d013      	beq.n	80077fe <HAL_TIMEx_MasterConfigSynchronization+0x46>
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	4a51      	ldr	r2, [pc, #324]	; (8007920 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 80077dc:	4293      	cmp	r3, r2
 80077de:	d00e      	beq.n	80077fe <HAL_TIMEx_MasterConfigSynchronization+0x46>
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	4a4f      	ldr	r2, [pc, #316]	; (8007924 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 80077e6:	4293      	cmp	r3, r2
 80077e8:	d009      	beq.n	80077fe <HAL_TIMEx_MasterConfigSynchronization+0x46>
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	4a4e      	ldr	r2, [pc, #312]	; (8007928 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 80077f0:	4293      	cmp	r3, r2
 80077f2:	d004      	beq.n	80077fe <HAL_TIMEx_MasterConfigSynchronization+0x46>
 80077f4:	f240 71b1 	movw	r1, #1969	; 0x7b1
 80077f8:	484c      	ldr	r0, [pc, #304]	; (800792c <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 80077fa:	f7f9 fa9a 	bl	8000d32 <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 80077fe:	683b      	ldr	r3, [r7, #0]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	2b00      	cmp	r3, #0
 8007804:	d020      	beq.n	8007848 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8007806:	683b      	ldr	r3, [r7, #0]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	2b10      	cmp	r3, #16
 800780c:	d01c      	beq.n	8007848 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 800780e:	683b      	ldr	r3, [r7, #0]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	2b20      	cmp	r3, #32
 8007814:	d018      	beq.n	8007848 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8007816:	683b      	ldr	r3, [r7, #0]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	2b30      	cmp	r3, #48	; 0x30
 800781c:	d014      	beq.n	8007848 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 800781e:	683b      	ldr	r3, [r7, #0]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	2b40      	cmp	r3, #64	; 0x40
 8007824:	d010      	beq.n	8007848 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8007826:	683b      	ldr	r3, [r7, #0]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	2b50      	cmp	r3, #80	; 0x50
 800782c:	d00c      	beq.n	8007848 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 800782e:	683b      	ldr	r3, [r7, #0]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	2b60      	cmp	r3, #96	; 0x60
 8007834:	d008      	beq.n	8007848 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8007836:	683b      	ldr	r3, [r7, #0]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	2b70      	cmp	r3, #112	; 0x70
 800783c:	d004      	beq.n	8007848 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 800783e:	f240 71b2 	movw	r1, #1970	; 0x7b2
 8007842:	483a      	ldr	r0, [pc, #232]	; (800792c <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 8007844:	f7f9 fa75 	bl	8000d32 <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 8007848:	683b      	ldr	r3, [r7, #0]
 800784a:	685b      	ldr	r3, [r3, #4]
 800784c:	2b80      	cmp	r3, #128	; 0x80
 800784e:	d008      	beq.n	8007862 <HAL_TIMEx_MasterConfigSynchronization+0xaa>
 8007850:	683b      	ldr	r3, [r7, #0]
 8007852:	685b      	ldr	r3, [r3, #4]
 8007854:	2b00      	cmp	r3, #0
 8007856:	d004      	beq.n	8007862 <HAL_TIMEx_MasterConfigSynchronization+0xaa>
 8007858:	f240 71b3 	movw	r1, #1971	; 0x7b3
 800785c:	4833      	ldr	r0, [pc, #204]	; (800792c <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800785e:	f7f9 fa68 	bl	8000d32 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007868:	2b01      	cmp	r3, #1
 800786a:	d101      	bne.n	8007870 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800786c:	2302      	movs	r3, #2
 800786e:	e050      	b.n	8007912 <HAL_TIMEx_MasterConfigSynchronization+0x15a>
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	2201      	movs	r2, #1
 8007874:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	2202      	movs	r2, #2
 800787c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	685b      	ldr	r3, [r3, #4]
 8007886:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	689b      	ldr	r3, [r3, #8]
 800788e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007896:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007898:	683b      	ldr	r3, [r7, #0]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	68fa      	ldr	r2, [r7, #12]
 800789e:	4313      	orrs	r3, r2
 80078a0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	68fa      	ldr	r2, [r7, #12]
 80078a8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	4a1b      	ldr	r2, [pc, #108]	; (800791c <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 80078b0:	4293      	cmp	r3, r2
 80078b2:	d018      	beq.n	80078e6 <HAL_TIMEx_MasterConfigSynchronization+0x12e>
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80078bc:	d013      	beq.n	80078e6 <HAL_TIMEx_MasterConfigSynchronization+0x12e>
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	4a17      	ldr	r2, [pc, #92]	; (8007920 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 80078c4:	4293      	cmp	r3, r2
 80078c6:	d00e      	beq.n	80078e6 <HAL_TIMEx_MasterConfigSynchronization+0x12e>
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	4a15      	ldr	r2, [pc, #84]	; (8007924 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 80078ce:	4293      	cmp	r3, r2
 80078d0:	d009      	beq.n	80078e6 <HAL_TIMEx_MasterConfigSynchronization+0x12e>
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	4a14      	ldr	r2, [pc, #80]	; (8007928 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 80078d8:	4293      	cmp	r3, r2
 80078da:	d004      	beq.n	80078e6 <HAL_TIMEx_MasterConfigSynchronization+0x12e>
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	4a13      	ldr	r2, [pc, #76]	; (8007930 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 80078e2:	4293      	cmp	r3, r2
 80078e4:	d10c      	bne.n	8007900 <HAL_TIMEx_MasterConfigSynchronization+0x148>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80078e6:	68bb      	ldr	r3, [r7, #8]
 80078e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80078ec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80078ee:	683b      	ldr	r3, [r7, #0]
 80078f0:	685b      	ldr	r3, [r3, #4]
 80078f2:	68ba      	ldr	r2, [r7, #8]
 80078f4:	4313      	orrs	r3, r2
 80078f6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	68ba      	ldr	r2, [r7, #8]
 80078fe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	2201      	movs	r2, #1
 8007904:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	2200      	movs	r2, #0
 800790c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007910:	2300      	movs	r3, #0
}
 8007912:	4618      	mov	r0, r3
 8007914:	3710      	adds	r7, #16
 8007916:	46bd      	mov	sp, r7
 8007918:	bd80      	pop	{r7, pc}
 800791a:	bf00      	nop
 800791c:	40010000 	.word	0x40010000
 8007920:	40000400 	.word	0x40000400
 8007924:	40000800 	.word	0x40000800
 8007928:	40000c00 	.word	0x40000c00
 800792c:	0800fa60 	.word	0x0800fa60
 8007930:	40014000 	.word	0x40014000

08007934 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007934:	b480      	push	{r7}
 8007936:	b083      	sub	sp, #12
 8007938:	af00      	add	r7, sp, #0
 800793a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800793c:	bf00      	nop
 800793e:	370c      	adds	r7, #12
 8007940:	46bd      	mov	sp, r7
 8007942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007946:	4770      	bx	lr

08007948 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007948:	b480      	push	{r7}
 800794a:	b083      	sub	sp, #12
 800794c:	af00      	add	r7, sp, #0
 800794e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007950:	bf00      	nop
 8007952:	370c      	adds	r7, #12
 8007954:	46bd      	mov	sp, r7
 8007956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795a:	4770      	bx	lr

0800795c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800795c:	b084      	sub	sp, #16
 800795e:	b580      	push	{r7, lr}
 8007960:	b084      	sub	sp, #16
 8007962:	af00      	add	r7, sp, #0
 8007964:	6078      	str	r0, [r7, #4]
 8007966:	f107 001c 	add.w	r0, r7, #28
 800796a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800796e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007970:	2b01      	cmp	r3, #1
 8007972:	d122      	bne.n	80079ba <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007978:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	68db      	ldr	r3, [r3, #12]
 8007984:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8007988:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800798c:	687a      	ldr	r2, [r7, #4]
 800798e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	68db      	ldr	r3, [r3, #12]
 8007994:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800799c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800799e:	2b01      	cmp	r3, #1
 80079a0:	d105      	bne.n	80079ae <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	68db      	ldr	r3, [r3, #12]
 80079a6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80079ae:	6878      	ldr	r0, [r7, #4]
 80079b0:	f001 fbee 	bl	8009190 <USB_CoreReset>
 80079b4:	4603      	mov	r3, r0
 80079b6:	73fb      	strb	r3, [r7, #15]
 80079b8:	e01a      	b.n	80079f0 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	68db      	ldr	r3, [r3, #12]
 80079be:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80079c6:	6878      	ldr	r0, [r7, #4]
 80079c8:	f001 fbe2 	bl	8009190 <USB_CoreReset>
 80079cc:	4603      	mov	r3, r0
 80079ce:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80079d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d106      	bne.n	80079e4 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079da:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	639a      	str	r2, [r3, #56]	; 0x38
 80079e2:	e005      	b.n	80079f0 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079e8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80079f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079f2:	2b01      	cmp	r3, #1
 80079f4:	d10b      	bne.n	8007a0e <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	689b      	ldr	r3, [r3, #8]
 80079fa:	f043 0206 	orr.w	r2, r3, #6
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	689b      	ldr	r3, [r3, #8]
 8007a06:	f043 0220 	orr.w	r2, r3, #32
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007a0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a10:	4618      	mov	r0, r3
 8007a12:	3710      	adds	r7, #16
 8007a14:	46bd      	mov	sp, r7
 8007a16:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007a1a:	b004      	add	sp, #16
 8007a1c:	4770      	bx	lr
	...

08007a20 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8007a20:	b480      	push	{r7}
 8007a22:	b087      	sub	sp, #28
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	60f8      	str	r0, [r7, #12]
 8007a28:	60b9      	str	r1, [r7, #8]
 8007a2a:	4613      	mov	r3, r2
 8007a2c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8007a2e:	79fb      	ldrb	r3, [r7, #7]
 8007a30:	2b02      	cmp	r3, #2
 8007a32:	d165      	bne.n	8007b00 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8007a34:	68bb      	ldr	r3, [r7, #8]
 8007a36:	4a41      	ldr	r2, [pc, #260]	; (8007b3c <USB_SetTurnaroundTime+0x11c>)
 8007a38:	4293      	cmp	r3, r2
 8007a3a:	d906      	bls.n	8007a4a <USB_SetTurnaroundTime+0x2a>
 8007a3c:	68bb      	ldr	r3, [r7, #8]
 8007a3e:	4a40      	ldr	r2, [pc, #256]	; (8007b40 <USB_SetTurnaroundTime+0x120>)
 8007a40:	4293      	cmp	r3, r2
 8007a42:	d202      	bcs.n	8007a4a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8007a44:	230f      	movs	r3, #15
 8007a46:	617b      	str	r3, [r7, #20]
 8007a48:	e062      	b.n	8007b10 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8007a4a:	68bb      	ldr	r3, [r7, #8]
 8007a4c:	4a3c      	ldr	r2, [pc, #240]	; (8007b40 <USB_SetTurnaroundTime+0x120>)
 8007a4e:	4293      	cmp	r3, r2
 8007a50:	d306      	bcc.n	8007a60 <USB_SetTurnaroundTime+0x40>
 8007a52:	68bb      	ldr	r3, [r7, #8]
 8007a54:	4a3b      	ldr	r2, [pc, #236]	; (8007b44 <USB_SetTurnaroundTime+0x124>)
 8007a56:	4293      	cmp	r3, r2
 8007a58:	d202      	bcs.n	8007a60 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8007a5a:	230e      	movs	r3, #14
 8007a5c:	617b      	str	r3, [r7, #20]
 8007a5e:	e057      	b.n	8007b10 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007a60:	68bb      	ldr	r3, [r7, #8]
 8007a62:	4a38      	ldr	r2, [pc, #224]	; (8007b44 <USB_SetTurnaroundTime+0x124>)
 8007a64:	4293      	cmp	r3, r2
 8007a66:	d306      	bcc.n	8007a76 <USB_SetTurnaroundTime+0x56>
 8007a68:	68bb      	ldr	r3, [r7, #8]
 8007a6a:	4a37      	ldr	r2, [pc, #220]	; (8007b48 <USB_SetTurnaroundTime+0x128>)
 8007a6c:	4293      	cmp	r3, r2
 8007a6e:	d202      	bcs.n	8007a76 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007a70:	230d      	movs	r3, #13
 8007a72:	617b      	str	r3, [r7, #20]
 8007a74:	e04c      	b.n	8007b10 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8007a76:	68bb      	ldr	r3, [r7, #8]
 8007a78:	4a33      	ldr	r2, [pc, #204]	; (8007b48 <USB_SetTurnaroundTime+0x128>)
 8007a7a:	4293      	cmp	r3, r2
 8007a7c:	d306      	bcc.n	8007a8c <USB_SetTurnaroundTime+0x6c>
 8007a7e:	68bb      	ldr	r3, [r7, #8]
 8007a80:	4a32      	ldr	r2, [pc, #200]	; (8007b4c <USB_SetTurnaroundTime+0x12c>)
 8007a82:	4293      	cmp	r3, r2
 8007a84:	d802      	bhi.n	8007a8c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8007a86:	230c      	movs	r3, #12
 8007a88:	617b      	str	r3, [r7, #20]
 8007a8a:	e041      	b.n	8007b10 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007a8c:	68bb      	ldr	r3, [r7, #8]
 8007a8e:	4a2f      	ldr	r2, [pc, #188]	; (8007b4c <USB_SetTurnaroundTime+0x12c>)
 8007a90:	4293      	cmp	r3, r2
 8007a92:	d906      	bls.n	8007aa2 <USB_SetTurnaroundTime+0x82>
 8007a94:	68bb      	ldr	r3, [r7, #8]
 8007a96:	4a2e      	ldr	r2, [pc, #184]	; (8007b50 <USB_SetTurnaroundTime+0x130>)
 8007a98:	4293      	cmp	r3, r2
 8007a9a:	d802      	bhi.n	8007aa2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007a9c:	230b      	movs	r3, #11
 8007a9e:	617b      	str	r3, [r7, #20]
 8007aa0:	e036      	b.n	8007b10 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8007aa2:	68bb      	ldr	r3, [r7, #8]
 8007aa4:	4a2a      	ldr	r2, [pc, #168]	; (8007b50 <USB_SetTurnaroundTime+0x130>)
 8007aa6:	4293      	cmp	r3, r2
 8007aa8:	d906      	bls.n	8007ab8 <USB_SetTurnaroundTime+0x98>
 8007aaa:	68bb      	ldr	r3, [r7, #8]
 8007aac:	4a29      	ldr	r2, [pc, #164]	; (8007b54 <USB_SetTurnaroundTime+0x134>)
 8007aae:	4293      	cmp	r3, r2
 8007ab0:	d802      	bhi.n	8007ab8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8007ab2:	230a      	movs	r3, #10
 8007ab4:	617b      	str	r3, [r7, #20]
 8007ab6:	e02b      	b.n	8007b10 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8007ab8:	68bb      	ldr	r3, [r7, #8]
 8007aba:	4a26      	ldr	r2, [pc, #152]	; (8007b54 <USB_SetTurnaroundTime+0x134>)
 8007abc:	4293      	cmp	r3, r2
 8007abe:	d906      	bls.n	8007ace <USB_SetTurnaroundTime+0xae>
 8007ac0:	68bb      	ldr	r3, [r7, #8]
 8007ac2:	4a25      	ldr	r2, [pc, #148]	; (8007b58 <USB_SetTurnaroundTime+0x138>)
 8007ac4:	4293      	cmp	r3, r2
 8007ac6:	d202      	bcs.n	8007ace <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8007ac8:	2309      	movs	r3, #9
 8007aca:	617b      	str	r3, [r7, #20]
 8007acc:	e020      	b.n	8007b10 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8007ace:	68bb      	ldr	r3, [r7, #8]
 8007ad0:	4a21      	ldr	r2, [pc, #132]	; (8007b58 <USB_SetTurnaroundTime+0x138>)
 8007ad2:	4293      	cmp	r3, r2
 8007ad4:	d306      	bcc.n	8007ae4 <USB_SetTurnaroundTime+0xc4>
 8007ad6:	68bb      	ldr	r3, [r7, #8]
 8007ad8:	4a20      	ldr	r2, [pc, #128]	; (8007b5c <USB_SetTurnaroundTime+0x13c>)
 8007ada:	4293      	cmp	r3, r2
 8007adc:	d802      	bhi.n	8007ae4 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8007ade:	2308      	movs	r3, #8
 8007ae0:	617b      	str	r3, [r7, #20]
 8007ae2:	e015      	b.n	8007b10 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8007ae4:	68bb      	ldr	r3, [r7, #8]
 8007ae6:	4a1d      	ldr	r2, [pc, #116]	; (8007b5c <USB_SetTurnaroundTime+0x13c>)
 8007ae8:	4293      	cmp	r3, r2
 8007aea:	d906      	bls.n	8007afa <USB_SetTurnaroundTime+0xda>
 8007aec:	68bb      	ldr	r3, [r7, #8]
 8007aee:	4a1c      	ldr	r2, [pc, #112]	; (8007b60 <USB_SetTurnaroundTime+0x140>)
 8007af0:	4293      	cmp	r3, r2
 8007af2:	d202      	bcs.n	8007afa <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8007af4:	2307      	movs	r3, #7
 8007af6:	617b      	str	r3, [r7, #20]
 8007af8:	e00a      	b.n	8007b10 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8007afa:	2306      	movs	r3, #6
 8007afc:	617b      	str	r3, [r7, #20]
 8007afe:	e007      	b.n	8007b10 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8007b00:	79fb      	ldrb	r3, [r7, #7]
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d102      	bne.n	8007b0c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8007b06:	2309      	movs	r3, #9
 8007b08:	617b      	str	r3, [r7, #20]
 8007b0a:	e001      	b.n	8007b10 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8007b0c:	2309      	movs	r3, #9
 8007b0e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	68db      	ldr	r3, [r3, #12]
 8007b14:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	68da      	ldr	r2, [r3, #12]
 8007b20:	697b      	ldr	r3, [r7, #20]
 8007b22:	029b      	lsls	r3, r3, #10
 8007b24:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8007b28:	431a      	orrs	r2, r3
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007b2e:	2300      	movs	r3, #0
}
 8007b30:	4618      	mov	r0, r3
 8007b32:	371c      	adds	r7, #28
 8007b34:	46bd      	mov	sp, r7
 8007b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b3a:	4770      	bx	lr
 8007b3c:	00d8acbf 	.word	0x00d8acbf
 8007b40:	00e4e1c0 	.word	0x00e4e1c0
 8007b44:	00f42400 	.word	0x00f42400
 8007b48:	01067380 	.word	0x01067380
 8007b4c:	011a499f 	.word	0x011a499f
 8007b50:	01312cff 	.word	0x01312cff
 8007b54:	014ca43f 	.word	0x014ca43f
 8007b58:	016e3600 	.word	0x016e3600
 8007b5c:	01a6ab1f 	.word	0x01a6ab1f
 8007b60:	01e84800 	.word	0x01e84800

08007b64 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007b64:	b480      	push	{r7}
 8007b66:	b083      	sub	sp, #12
 8007b68:	af00      	add	r7, sp, #0
 8007b6a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	689b      	ldr	r3, [r3, #8]
 8007b70:	f043 0201 	orr.w	r2, r3, #1
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007b78:	2300      	movs	r3, #0
}
 8007b7a:	4618      	mov	r0, r3
 8007b7c:	370c      	adds	r7, #12
 8007b7e:	46bd      	mov	sp, r7
 8007b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b84:	4770      	bx	lr

08007b86 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007b86:	b480      	push	{r7}
 8007b88:	b083      	sub	sp, #12
 8007b8a:	af00      	add	r7, sp, #0
 8007b8c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	689b      	ldr	r3, [r3, #8]
 8007b92:	f023 0201 	bic.w	r2, r3, #1
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007b9a:	2300      	movs	r3, #0
}
 8007b9c:	4618      	mov	r0, r3
 8007b9e:	370c      	adds	r7, #12
 8007ba0:	46bd      	mov	sp, r7
 8007ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba6:	4770      	bx	lr

08007ba8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007ba8:	b580      	push	{r7, lr}
 8007baa:	b084      	sub	sp, #16
 8007bac:	af00      	add	r7, sp, #0
 8007bae:	6078      	str	r0, [r7, #4]
 8007bb0:	460b      	mov	r3, r1
 8007bb2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007bb4:	2300      	movs	r3, #0
 8007bb6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	68db      	ldr	r3, [r3, #12]
 8007bbc:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007bc4:	78fb      	ldrb	r3, [r7, #3]
 8007bc6:	2b01      	cmp	r3, #1
 8007bc8:	d115      	bne.n	8007bf6 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	68db      	ldr	r3, [r3, #12]
 8007bce:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007bd6:	2001      	movs	r0, #1
 8007bd8:	f7f9 fffc 	bl	8001bd4 <HAL_Delay>
      ms++;
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	3301      	adds	r3, #1
 8007be0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8007be2:	6878      	ldr	r0, [r7, #4]
 8007be4:	f001 fa45 	bl	8009072 <USB_GetMode>
 8007be8:	4603      	mov	r3, r0
 8007bea:	2b01      	cmp	r3, #1
 8007bec:	d01e      	beq.n	8007c2c <USB_SetCurrentMode+0x84>
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	2b31      	cmp	r3, #49	; 0x31
 8007bf2:	d9f0      	bls.n	8007bd6 <USB_SetCurrentMode+0x2e>
 8007bf4:	e01a      	b.n	8007c2c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007bf6:	78fb      	ldrb	r3, [r7, #3]
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d115      	bne.n	8007c28 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	68db      	ldr	r3, [r3, #12]
 8007c00:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007c08:	2001      	movs	r0, #1
 8007c0a:	f7f9 ffe3 	bl	8001bd4 <HAL_Delay>
      ms++;
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	3301      	adds	r3, #1
 8007c12:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8007c14:	6878      	ldr	r0, [r7, #4]
 8007c16:	f001 fa2c 	bl	8009072 <USB_GetMode>
 8007c1a:	4603      	mov	r3, r0
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d005      	beq.n	8007c2c <USB_SetCurrentMode+0x84>
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	2b31      	cmp	r3, #49	; 0x31
 8007c24:	d9f0      	bls.n	8007c08 <USB_SetCurrentMode+0x60>
 8007c26:	e001      	b.n	8007c2c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007c28:	2301      	movs	r3, #1
 8007c2a:	e005      	b.n	8007c38 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	2b32      	cmp	r3, #50	; 0x32
 8007c30:	d101      	bne.n	8007c36 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007c32:	2301      	movs	r3, #1
 8007c34:	e000      	b.n	8007c38 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007c36:	2300      	movs	r3, #0
}
 8007c38:	4618      	mov	r0, r3
 8007c3a:	3710      	adds	r7, #16
 8007c3c:	46bd      	mov	sp, r7
 8007c3e:	bd80      	pop	{r7, pc}

08007c40 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007c40:	b084      	sub	sp, #16
 8007c42:	b580      	push	{r7, lr}
 8007c44:	b086      	sub	sp, #24
 8007c46:	af00      	add	r7, sp, #0
 8007c48:	6078      	str	r0, [r7, #4]
 8007c4a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8007c4e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007c52:	2300      	movs	r3, #0
 8007c54:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007c5a:	2300      	movs	r3, #0
 8007c5c:	613b      	str	r3, [r7, #16]
 8007c5e:	e009      	b.n	8007c74 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007c60:	687a      	ldr	r2, [r7, #4]
 8007c62:	693b      	ldr	r3, [r7, #16]
 8007c64:	3340      	adds	r3, #64	; 0x40
 8007c66:	009b      	lsls	r3, r3, #2
 8007c68:	4413      	add	r3, r2
 8007c6a:	2200      	movs	r2, #0
 8007c6c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007c6e:	693b      	ldr	r3, [r7, #16]
 8007c70:	3301      	adds	r3, #1
 8007c72:	613b      	str	r3, [r7, #16]
 8007c74:	693b      	ldr	r3, [r7, #16]
 8007c76:	2b0e      	cmp	r3, #14
 8007c78:	d9f2      	bls.n	8007c60 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007c7a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d11c      	bne.n	8007cba <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c86:	685b      	ldr	r3, [r3, #4]
 8007c88:	68fa      	ldr	r2, [r7, #12]
 8007c8a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007c8e:	f043 0302 	orr.w	r3, r3, #2
 8007c92:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c98:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ca4:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cb0:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	639a      	str	r2, [r3, #56]	; 0x38
 8007cb8:	e00b      	b.n	8007cd2 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cbe:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cca:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007cd8:	461a      	mov	r2, r3
 8007cda:	2300      	movs	r3, #0
 8007cdc:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007ce4:	4619      	mov	r1, r3
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007cec:	461a      	mov	r2, r3
 8007cee:	680b      	ldr	r3, [r1, #0]
 8007cf0:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007cf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007cf4:	2b01      	cmp	r3, #1
 8007cf6:	d10c      	bne.n	8007d12 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007cf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d104      	bne.n	8007d08 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007cfe:	2100      	movs	r1, #0
 8007d00:	6878      	ldr	r0, [r7, #4]
 8007d02:	f000 f965 	bl	8007fd0 <USB_SetDevSpeed>
 8007d06:	e008      	b.n	8007d1a <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007d08:	2101      	movs	r1, #1
 8007d0a:	6878      	ldr	r0, [r7, #4]
 8007d0c:	f000 f960 	bl	8007fd0 <USB_SetDevSpeed>
 8007d10:	e003      	b.n	8007d1a <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007d12:	2103      	movs	r1, #3
 8007d14:	6878      	ldr	r0, [r7, #4]
 8007d16:	f000 f95b 	bl	8007fd0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007d1a:	2110      	movs	r1, #16
 8007d1c:	6878      	ldr	r0, [r7, #4]
 8007d1e:	f000 f8f3 	bl	8007f08 <USB_FlushTxFifo>
 8007d22:	4603      	mov	r3, r0
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d001      	beq.n	8007d2c <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8007d28:	2301      	movs	r3, #1
 8007d2a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007d2c:	6878      	ldr	r0, [r7, #4]
 8007d2e:	f000 f91f 	bl	8007f70 <USB_FlushRxFifo>
 8007d32:	4603      	mov	r3, r0
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d001      	beq.n	8007d3c <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8007d38:	2301      	movs	r3, #1
 8007d3a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d42:	461a      	mov	r2, r3
 8007d44:	2300      	movs	r3, #0
 8007d46:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d4e:	461a      	mov	r2, r3
 8007d50:	2300      	movs	r3, #0
 8007d52:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d5a:	461a      	mov	r2, r3
 8007d5c:	2300      	movs	r3, #0
 8007d5e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007d60:	2300      	movs	r3, #0
 8007d62:	613b      	str	r3, [r7, #16]
 8007d64:	e043      	b.n	8007dee <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007d66:	693b      	ldr	r3, [r7, #16]
 8007d68:	015a      	lsls	r2, r3, #5
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	4413      	add	r3, r2
 8007d6e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007d78:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007d7c:	d118      	bne.n	8007db0 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8007d7e:	693b      	ldr	r3, [r7, #16]
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d10a      	bne.n	8007d9a <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007d84:	693b      	ldr	r3, [r7, #16]
 8007d86:	015a      	lsls	r2, r3, #5
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	4413      	add	r3, r2
 8007d8c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d90:	461a      	mov	r2, r3
 8007d92:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007d96:	6013      	str	r3, [r2, #0]
 8007d98:	e013      	b.n	8007dc2 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007d9a:	693b      	ldr	r3, [r7, #16]
 8007d9c:	015a      	lsls	r2, r3, #5
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	4413      	add	r3, r2
 8007da2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007da6:	461a      	mov	r2, r3
 8007da8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007dac:	6013      	str	r3, [r2, #0]
 8007dae:	e008      	b.n	8007dc2 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007db0:	693b      	ldr	r3, [r7, #16]
 8007db2:	015a      	lsls	r2, r3, #5
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	4413      	add	r3, r2
 8007db8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007dbc:	461a      	mov	r2, r3
 8007dbe:	2300      	movs	r3, #0
 8007dc0:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007dc2:	693b      	ldr	r3, [r7, #16]
 8007dc4:	015a      	lsls	r2, r3, #5
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	4413      	add	r3, r2
 8007dca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007dce:	461a      	mov	r2, r3
 8007dd0:	2300      	movs	r3, #0
 8007dd2:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007dd4:	693b      	ldr	r3, [r7, #16]
 8007dd6:	015a      	lsls	r2, r3, #5
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	4413      	add	r3, r2
 8007ddc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007de0:	461a      	mov	r2, r3
 8007de2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007de6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007de8:	693b      	ldr	r3, [r7, #16]
 8007dea:	3301      	adds	r3, #1
 8007dec:	613b      	str	r3, [r7, #16]
 8007dee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007df0:	693a      	ldr	r2, [r7, #16]
 8007df2:	429a      	cmp	r2, r3
 8007df4:	d3b7      	bcc.n	8007d66 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007df6:	2300      	movs	r3, #0
 8007df8:	613b      	str	r3, [r7, #16]
 8007dfa:	e043      	b.n	8007e84 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007dfc:	693b      	ldr	r3, [r7, #16]
 8007dfe:	015a      	lsls	r2, r3, #5
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	4413      	add	r3, r2
 8007e04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007e0e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007e12:	d118      	bne.n	8007e46 <USB_DevInit+0x206>
    {
      if (i == 0U)
 8007e14:	693b      	ldr	r3, [r7, #16]
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d10a      	bne.n	8007e30 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007e1a:	693b      	ldr	r3, [r7, #16]
 8007e1c:	015a      	lsls	r2, r3, #5
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	4413      	add	r3, r2
 8007e22:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e26:	461a      	mov	r2, r3
 8007e28:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007e2c:	6013      	str	r3, [r2, #0]
 8007e2e:	e013      	b.n	8007e58 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007e30:	693b      	ldr	r3, [r7, #16]
 8007e32:	015a      	lsls	r2, r3, #5
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	4413      	add	r3, r2
 8007e38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e3c:	461a      	mov	r2, r3
 8007e3e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007e42:	6013      	str	r3, [r2, #0]
 8007e44:	e008      	b.n	8007e58 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007e46:	693b      	ldr	r3, [r7, #16]
 8007e48:	015a      	lsls	r2, r3, #5
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	4413      	add	r3, r2
 8007e4e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e52:	461a      	mov	r2, r3
 8007e54:	2300      	movs	r3, #0
 8007e56:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007e58:	693b      	ldr	r3, [r7, #16]
 8007e5a:	015a      	lsls	r2, r3, #5
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	4413      	add	r3, r2
 8007e60:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e64:	461a      	mov	r2, r3
 8007e66:	2300      	movs	r3, #0
 8007e68:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007e6a:	693b      	ldr	r3, [r7, #16]
 8007e6c:	015a      	lsls	r2, r3, #5
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	4413      	add	r3, r2
 8007e72:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e76:	461a      	mov	r2, r3
 8007e78:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007e7c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007e7e:	693b      	ldr	r3, [r7, #16]
 8007e80:	3301      	adds	r3, #1
 8007e82:	613b      	str	r3, [r7, #16]
 8007e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e86:	693a      	ldr	r2, [r7, #16]
 8007e88:	429a      	cmp	r2, r3
 8007e8a:	d3b7      	bcc.n	8007dfc <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e92:	691b      	ldr	r3, [r3, #16]
 8007e94:	68fa      	ldr	r2, [r7, #12]
 8007e96:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007e9a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007e9e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	2200      	movs	r2, #0
 8007ea4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8007eac:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007eae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d105      	bne.n	8007ec0 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	699b      	ldr	r3, [r3, #24]
 8007eb8:	f043 0210 	orr.w	r2, r3, #16
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	699a      	ldr	r2, [r3, #24]
 8007ec4:	4b0f      	ldr	r3, [pc, #60]	; (8007f04 <USB_DevInit+0x2c4>)
 8007ec6:	4313      	orrs	r3, r2
 8007ec8:	687a      	ldr	r2, [r7, #4]
 8007eca:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007ecc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d005      	beq.n	8007ede <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	699b      	ldr	r3, [r3, #24]
 8007ed6:	f043 0208 	orr.w	r2, r3, #8
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007ede:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007ee0:	2b01      	cmp	r3, #1
 8007ee2:	d107      	bne.n	8007ef4 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	699b      	ldr	r3, [r3, #24]
 8007ee8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007eec:	f043 0304 	orr.w	r3, r3, #4
 8007ef0:	687a      	ldr	r2, [r7, #4]
 8007ef2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007ef4:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ef6:	4618      	mov	r0, r3
 8007ef8:	3718      	adds	r7, #24
 8007efa:	46bd      	mov	sp, r7
 8007efc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007f00:	b004      	add	sp, #16
 8007f02:	4770      	bx	lr
 8007f04:	803c3800 	.word	0x803c3800

08007f08 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007f08:	b480      	push	{r7}
 8007f0a:	b085      	sub	sp, #20
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	6078      	str	r0, [r7, #4]
 8007f10:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007f12:	2300      	movs	r3, #0
 8007f14:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	3301      	adds	r3, #1
 8007f1a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	4a13      	ldr	r2, [pc, #76]	; (8007f6c <USB_FlushTxFifo+0x64>)
 8007f20:	4293      	cmp	r3, r2
 8007f22:	d901      	bls.n	8007f28 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007f24:	2303      	movs	r3, #3
 8007f26:	e01b      	b.n	8007f60 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	691b      	ldr	r3, [r3, #16]
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	daf2      	bge.n	8007f16 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007f30:	2300      	movs	r3, #0
 8007f32:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007f34:	683b      	ldr	r3, [r7, #0]
 8007f36:	019b      	lsls	r3, r3, #6
 8007f38:	f043 0220 	orr.w	r2, r3, #32
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	3301      	adds	r3, #1
 8007f44:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	4a08      	ldr	r2, [pc, #32]	; (8007f6c <USB_FlushTxFifo+0x64>)
 8007f4a:	4293      	cmp	r3, r2
 8007f4c:	d901      	bls.n	8007f52 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007f4e:	2303      	movs	r3, #3
 8007f50:	e006      	b.n	8007f60 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	691b      	ldr	r3, [r3, #16]
 8007f56:	f003 0320 	and.w	r3, r3, #32
 8007f5a:	2b20      	cmp	r3, #32
 8007f5c:	d0f0      	beq.n	8007f40 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007f5e:	2300      	movs	r3, #0
}
 8007f60:	4618      	mov	r0, r3
 8007f62:	3714      	adds	r7, #20
 8007f64:	46bd      	mov	sp, r7
 8007f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f6a:	4770      	bx	lr
 8007f6c:	00030d40 	.word	0x00030d40

08007f70 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007f70:	b480      	push	{r7}
 8007f72:	b085      	sub	sp, #20
 8007f74:	af00      	add	r7, sp, #0
 8007f76:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007f78:	2300      	movs	r3, #0
 8007f7a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	3301      	adds	r3, #1
 8007f80:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	4a11      	ldr	r2, [pc, #68]	; (8007fcc <USB_FlushRxFifo+0x5c>)
 8007f86:	4293      	cmp	r3, r2
 8007f88:	d901      	bls.n	8007f8e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007f8a:	2303      	movs	r3, #3
 8007f8c:	e018      	b.n	8007fc0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	691b      	ldr	r3, [r3, #16]
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	daf2      	bge.n	8007f7c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007f96:	2300      	movs	r3, #0
 8007f98:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	2210      	movs	r2, #16
 8007f9e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	3301      	adds	r3, #1
 8007fa4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	4a08      	ldr	r2, [pc, #32]	; (8007fcc <USB_FlushRxFifo+0x5c>)
 8007faa:	4293      	cmp	r3, r2
 8007fac:	d901      	bls.n	8007fb2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007fae:	2303      	movs	r3, #3
 8007fb0:	e006      	b.n	8007fc0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	691b      	ldr	r3, [r3, #16]
 8007fb6:	f003 0310 	and.w	r3, r3, #16
 8007fba:	2b10      	cmp	r3, #16
 8007fbc:	d0f0      	beq.n	8007fa0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007fbe:	2300      	movs	r3, #0
}
 8007fc0:	4618      	mov	r0, r3
 8007fc2:	3714      	adds	r7, #20
 8007fc4:	46bd      	mov	sp, r7
 8007fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fca:	4770      	bx	lr
 8007fcc:	00030d40 	.word	0x00030d40

08007fd0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007fd0:	b480      	push	{r7}
 8007fd2:	b085      	sub	sp, #20
 8007fd4:	af00      	add	r7, sp, #0
 8007fd6:	6078      	str	r0, [r7, #4]
 8007fd8:	460b      	mov	r3, r1
 8007fda:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007fe6:	681a      	ldr	r2, [r3, #0]
 8007fe8:	78fb      	ldrb	r3, [r7, #3]
 8007fea:	68f9      	ldr	r1, [r7, #12]
 8007fec:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007ff0:	4313      	orrs	r3, r2
 8007ff2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007ff4:	2300      	movs	r3, #0
}
 8007ff6:	4618      	mov	r0, r3
 8007ff8:	3714      	adds	r7, #20
 8007ffa:	46bd      	mov	sp, r7
 8007ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008000:	4770      	bx	lr

08008002 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8008002:	b480      	push	{r7}
 8008004:	b087      	sub	sp, #28
 8008006:	af00      	add	r7, sp, #0
 8008008:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800800e:	693b      	ldr	r3, [r7, #16]
 8008010:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008014:	689b      	ldr	r3, [r3, #8]
 8008016:	f003 0306 	and.w	r3, r3, #6
 800801a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	2b00      	cmp	r3, #0
 8008020:	d102      	bne.n	8008028 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8008022:	2300      	movs	r3, #0
 8008024:	75fb      	strb	r3, [r7, #23]
 8008026:	e00a      	b.n	800803e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	2b02      	cmp	r3, #2
 800802c:	d002      	beq.n	8008034 <USB_GetDevSpeed+0x32>
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	2b06      	cmp	r3, #6
 8008032:	d102      	bne.n	800803a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8008034:	2302      	movs	r3, #2
 8008036:	75fb      	strb	r3, [r7, #23]
 8008038:	e001      	b.n	800803e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800803a:	230f      	movs	r3, #15
 800803c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800803e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008040:	4618      	mov	r0, r3
 8008042:	371c      	adds	r7, #28
 8008044:	46bd      	mov	sp, r7
 8008046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800804a:	4770      	bx	lr

0800804c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800804c:	b480      	push	{r7}
 800804e:	b085      	sub	sp, #20
 8008050:	af00      	add	r7, sp, #0
 8008052:	6078      	str	r0, [r7, #4]
 8008054:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800805a:	683b      	ldr	r3, [r7, #0]
 800805c:	781b      	ldrb	r3, [r3, #0]
 800805e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008060:	683b      	ldr	r3, [r7, #0]
 8008062:	785b      	ldrb	r3, [r3, #1]
 8008064:	2b01      	cmp	r3, #1
 8008066:	d13a      	bne.n	80080de <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800806e:	69da      	ldr	r2, [r3, #28]
 8008070:	683b      	ldr	r3, [r7, #0]
 8008072:	781b      	ldrb	r3, [r3, #0]
 8008074:	f003 030f 	and.w	r3, r3, #15
 8008078:	2101      	movs	r1, #1
 800807a:	fa01 f303 	lsl.w	r3, r1, r3
 800807e:	b29b      	uxth	r3, r3
 8008080:	68f9      	ldr	r1, [r7, #12]
 8008082:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008086:	4313      	orrs	r3, r2
 8008088:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800808a:	68bb      	ldr	r3, [r7, #8]
 800808c:	015a      	lsls	r2, r3, #5
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	4413      	add	r3, r2
 8008092:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800809c:	2b00      	cmp	r3, #0
 800809e:	d155      	bne.n	800814c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80080a0:	68bb      	ldr	r3, [r7, #8]
 80080a2:	015a      	lsls	r2, r3, #5
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	4413      	add	r3, r2
 80080a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80080ac:	681a      	ldr	r2, [r3, #0]
 80080ae:	683b      	ldr	r3, [r7, #0]
 80080b0:	68db      	ldr	r3, [r3, #12]
 80080b2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80080b6:	683b      	ldr	r3, [r7, #0]
 80080b8:	791b      	ldrb	r3, [r3, #4]
 80080ba:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80080bc:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80080be:	68bb      	ldr	r3, [r7, #8]
 80080c0:	059b      	lsls	r3, r3, #22
 80080c2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80080c4:	4313      	orrs	r3, r2
 80080c6:	68ba      	ldr	r2, [r7, #8]
 80080c8:	0151      	lsls	r1, r2, #5
 80080ca:	68fa      	ldr	r2, [r7, #12]
 80080cc:	440a      	add	r2, r1
 80080ce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80080d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80080d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80080da:	6013      	str	r3, [r2, #0]
 80080dc:	e036      	b.n	800814c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80080e4:	69da      	ldr	r2, [r3, #28]
 80080e6:	683b      	ldr	r3, [r7, #0]
 80080e8:	781b      	ldrb	r3, [r3, #0]
 80080ea:	f003 030f 	and.w	r3, r3, #15
 80080ee:	2101      	movs	r1, #1
 80080f0:	fa01 f303 	lsl.w	r3, r1, r3
 80080f4:	041b      	lsls	r3, r3, #16
 80080f6:	68f9      	ldr	r1, [r7, #12]
 80080f8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80080fc:	4313      	orrs	r3, r2
 80080fe:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8008100:	68bb      	ldr	r3, [r7, #8]
 8008102:	015a      	lsls	r2, r3, #5
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	4413      	add	r3, r2
 8008108:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008112:	2b00      	cmp	r3, #0
 8008114:	d11a      	bne.n	800814c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008116:	68bb      	ldr	r3, [r7, #8]
 8008118:	015a      	lsls	r2, r3, #5
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	4413      	add	r3, r2
 800811e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008122:	681a      	ldr	r2, [r3, #0]
 8008124:	683b      	ldr	r3, [r7, #0]
 8008126:	68db      	ldr	r3, [r3, #12]
 8008128:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800812c:	683b      	ldr	r3, [r7, #0]
 800812e:	791b      	ldrb	r3, [r3, #4]
 8008130:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008132:	430b      	orrs	r3, r1
 8008134:	4313      	orrs	r3, r2
 8008136:	68ba      	ldr	r2, [r7, #8]
 8008138:	0151      	lsls	r1, r2, #5
 800813a:	68fa      	ldr	r2, [r7, #12]
 800813c:	440a      	add	r2, r1
 800813e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008142:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008146:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800814a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800814c:	2300      	movs	r3, #0
}
 800814e:	4618      	mov	r0, r3
 8008150:	3714      	adds	r7, #20
 8008152:	46bd      	mov	sp, r7
 8008154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008158:	4770      	bx	lr
	...

0800815c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800815c:	b480      	push	{r7}
 800815e:	b085      	sub	sp, #20
 8008160:	af00      	add	r7, sp, #0
 8008162:	6078      	str	r0, [r7, #4]
 8008164:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800816a:	683b      	ldr	r3, [r7, #0]
 800816c:	781b      	ldrb	r3, [r3, #0]
 800816e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8008170:	683b      	ldr	r3, [r7, #0]
 8008172:	785b      	ldrb	r3, [r3, #1]
 8008174:	2b01      	cmp	r3, #1
 8008176:	d161      	bne.n	800823c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008178:	68bb      	ldr	r3, [r7, #8]
 800817a:	015a      	lsls	r2, r3, #5
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	4413      	add	r3, r2
 8008180:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800818a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800818e:	d11f      	bne.n	80081d0 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8008190:	68bb      	ldr	r3, [r7, #8]
 8008192:	015a      	lsls	r2, r3, #5
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	4413      	add	r3, r2
 8008198:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	68ba      	ldr	r2, [r7, #8]
 80081a0:	0151      	lsls	r1, r2, #5
 80081a2:	68fa      	ldr	r2, [r7, #12]
 80081a4:	440a      	add	r2, r1
 80081a6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80081aa:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80081ae:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80081b0:	68bb      	ldr	r3, [r7, #8]
 80081b2:	015a      	lsls	r2, r3, #5
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	4413      	add	r3, r2
 80081b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	68ba      	ldr	r2, [r7, #8]
 80081c0:	0151      	lsls	r1, r2, #5
 80081c2:	68fa      	ldr	r2, [r7, #12]
 80081c4:	440a      	add	r2, r1
 80081c6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80081ca:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80081ce:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80081d6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80081d8:	683b      	ldr	r3, [r7, #0]
 80081da:	781b      	ldrb	r3, [r3, #0]
 80081dc:	f003 030f 	and.w	r3, r3, #15
 80081e0:	2101      	movs	r1, #1
 80081e2:	fa01 f303 	lsl.w	r3, r1, r3
 80081e6:	b29b      	uxth	r3, r3
 80081e8:	43db      	mvns	r3, r3
 80081ea:	68f9      	ldr	r1, [r7, #12]
 80081ec:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80081f0:	4013      	ands	r3, r2
 80081f2:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80081fa:	69da      	ldr	r2, [r3, #28]
 80081fc:	683b      	ldr	r3, [r7, #0]
 80081fe:	781b      	ldrb	r3, [r3, #0]
 8008200:	f003 030f 	and.w	r3, r3, #15
 8008204:	2101      	movs	r1, #1
 8008206:	fa01 f303 	lsl.w	r3, r1, r3
 800820a:	b29b      	uxth	r3, r3
 800820c:	43db      	mvns	r3, r3
 800820e:	68f9      	ldr	r1, [r7, #12]
 8008210:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008214:	4013      	ands	r3, r2
 8008216:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8008218:	68bb      	ldr	r3, [r7, #8]
 800821a:	015a      	lsls	r2, r3, #5
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	4413      	add	r3, r2
 8008220:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008224:	681a      	ldr	r2, [r3, #0]
 8008226:	68bb      	ldr	r3, [r7, #8]
 8008228:	0159      	lsls	r1, r3, #5
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	440b      	add	r3, r1
 800822e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008232:	4619      	mov	r1, r3
 8008234:	4b35      	ldr	r3, [pc, #212]	; (800830c <USB_DeactivateEndpoint+0x1b0>)
 8008236:	4013      	ands	r3, r2
 8008238:	600b      	str	r3, [r1, #0]
 800823a:	e060      	b.n	80082fe <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800823c:	68bb      	ldr	r3, [r7, #8]
 800823e:	015a      	lsls	r2, r3, #5
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	4413      	add	r3, r2
 8008244:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800824e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008252:	d11f      	bne.n	8008294 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8008254:	68bb      	ldr	r3, [r7, #8]
 8008256:	015a      	lsls	r2, r3, #5
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	4413      	add	r3, r2
 800825c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	68ba      	ldr	r2, [r7, #8]
 8008264:	0151      	lsls	r1, r2, #5
 8008266:	68fa      	ldr	r2, [r7, #12]
 8008268:	440a      	add	r2, r1
 800826a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800826e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008272:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8008274:	68bb      	ldr	r3, [r7, #8]
 8008276:	015a      	lsls	r2, r3, #5
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	4413      	add	r3, r2
 800827c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	68ba      	ldr	r2, [r7, #8]
 8008284:	0151      	lsls	r1, r2, #5
 8008286:	68fa      	ldr	r2, [r7, #12]
 8008288:	440a      	add	r2, r1
 800828a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800828e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008292:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800829a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800829c:	683b      	ldr	r3, [r7, #0]
 800829e:	781b      	ldrb	r3, [r3, #0]
 80082a0:	f003 030f 	and.w	r3, r3, #15
 80082a4:	2101      	movs	r1, #1
 80082a6:	fa01 f303 	lsl.w	r3, r1, r3
 80082aa:	041b      	lsls	r3, r3, #16
 80082ac:	43db      	mvns	r3, r3
 80082ae:	68f9      	ldr	r1, [r7, #12]
 80082b0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80082b4:	4013      	ands	r3, r2
 80082b6:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80082be:	69da      	ldr	r2, [r3, #28]
 80082c0:	683b      	ldr	r3, [r7, #0]
 80082c2:	781b      	ldrb	r3, [r3, #0]
 80082c4:	f003 030f 	and.w	r3, r3, #15
 80082c8:	2101      	movs	r1, #1
 80082ca:	fa01 f303 	lsl.w	r3, r1, r3
 80082ce:	041b      	lsls	r3, r3, #16
 80082d0:	43db      	mvns	r3, r3
 80082d2:	68f9      	ldr	r1, [r7, #12]
 80082d4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80082d8:	4013      	ands	r3, r2
 80082da:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80082dc:	68bb      	ldr	r3, [r7, #8]
 80082de:	015a      	lsls	r2, r3, #5
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	4413      	add	r3, r2
 80082e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80082e8:	681a      	ldr	r2, [r3, #0]
 80082ea:	68bb      	ldr	r3, [r7, #8]
 80082ec:	0159      	lsls	r1, r3, #5
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	440b      	add	r3, r1
 80082f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80082f6:	4619      	mov	r1, r3
 80082f8:	4b05      	ldr	r3, [pc, #20]	; (8008310 <USB_DeactivateEndpoint+0x1b4>)
 80082fa:	4013      	ands	r3, r2
 80082fc:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80082fe:	2300      	movs	r3, #0
}
 8008300:	4618      	mov	r0, r3
 8008302:	3714      	adds	r7, #20
 8008304:	46bd      	mov	sp, r7
 8008306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800830a:	4770      	bx	lr
 800830c:	ec337800 	.word	0xec337800
 8008310:	eff37800 	.word	0xeff37800

08008314 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8008314:	b580      	push	{r7, lr}
 8008316:	b08a      	sub	sp, #40	; 0x28
 8008318:	af02      	add	r7, sp, #8
 800831a:	60f8      	str	r0, [r7, #12]
 800831c:	60b9      	str	r1, [r7, #8]
 800831e:	4613      	mov	r3, r2
 8008320:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8008326:	68bb      	ldr	r3, [r7, #8]
 8008328:	781b      	ldrb	r3, [r3, #0]
 800832a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800832c:	68bb      	ldr	r3, [r7, #8]
 800832e:	785b      	ldrb	r3, [r3, #1]
 8008330:	2b01      	cmp	r3, #1
 8008332:	f040 815c 	bne.w	80085ee <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8008336:	68bb      	ldr	r3, [r7, #8]
 8008338:	699b      	ldr	r3, [r3, #24]
 800833a:	2b00      	cmp	r3, #0
 800833c:	d132      	bne.n	80083a4 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800833e:	69bb      	ldr	r3, [r7, #24]
 8008340:	015a      	lsls	r2, r3, #5
 8008342:	69fb      	ldr	r3, [r7, #28]
 8008344:	4413      	add	r3, r2
 8008346:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800834a:	691b      	ldr	r3, [r3, #16]
 800834c:	69ba      	ldr	r2, [r7, #24]
 800834e:	0151      	lsls	r1, r2, #5
 8008350:	69fa      	ldr	r2, [r7, #28]
 8008352:	440a      	add	r2, r1
 8008354:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008358:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800835c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008360:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008362:	69bb      	ldr	r3, [r7, #24]
 8008364:	015a      	lsls	r2, r3, #5
 8008366:	69fb      	ldr	r3, [r7, #28]
 8008368:	4413      	add	r3, r2
 800836a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800836e:	691b      	ldr	r3, [r3, #16]
 8008370:	69ba      	ldr	r2, [r7, #24]
 8008372:	0151      	lsls	r1, r2, #5
 8008374:	69fa      	ldr	r2, [r7, #28]
 8008376:	440a      	add	r2, r1
 8008378:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800837c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008380:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008382:	69bb      	ldr	r3, [r7, #24]
 8008384:	015a      	lsls	r2, r3, #5
 8008386:	69fb      	ldr	r3, [r7, #28]
 8008388:	4413      	add	r3, r2
 800838a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800838e:	691b      	ldr	r3, [r3, #16]
 8008390:	69ba      	ldr	r2, [r7, #24]
 8008392:	0151      	lsls	r1, r2, #5
 8008394:	69fa      	ldr	r2, [r7, #28]
 8008396:	440a      	add	r2, r1
 8008398:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800839c:	0cdb      	lsrs	r3, r3, #19
 800839e:	04db      	lsls	r3, r3, #19
 80083a0:	6113      	str	r3, [r2, #16]
 80083a2:	e074      	b.n	800848e <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80083a4:	69bb      	ldr	r3, [r7, #24]
 80083a6:	015a      	lsls	r2, r3, #5
 80083a8:	69fb      	ldr	r3, [r7, #28]
 80083aa:	4413      	add	r3, r2
 80083ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80083b0:	691b      	ldr	r3, [r3, #16]
 80083b2:	69ba      	ldr	r2, [r7, #24]
 80083b4:	0151      	lsls	r1, r2, #5
 80083b6:	69fa      	ldr	r2, [r7, #28]
 80083b8:	440a      	add	r2, r1
 80083ba:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80083be:	0cdb      	lsrs	r3, r3, #19
 80083c0:	04db      	lsls	r3, r3, #19
 80083c2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80083c4:	69bb      	ldr	r3, [r7, #24]
 80083c6:	015a      	lsls	r2, r3, #5
 80083c8:	69fb      	ldr	r3, [r7, #28]
 80083ca:	4413      	add	r3, r2
 80083cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80083d0:	691b      	ldr	r3, [r3, #16]
 80083d2:	69ba      	ldr	r2, [r7, #24]
 80083d4:	0151      	lsls	r1, r2, #5
 80083d6:	69fa      	ldr	r2, [r7, #28]
 80083d8:	440a      	add	r2, r1
 80083da:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80083de:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80083e2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80083e6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80083e8:	69bb      	ldr	r3, [r7, #24]
 80083ea:	015a      	lsls	r2, r3, #5
 80083ec:	69fb      	ldr	r3, [r7, #28]
 80083ee:	4413      	add	r3, r2
 80083f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80083f4:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80083f6:	68bb      	ldr	r3, [r7, #8]
 80083f8:	6999      	ldr	r1, [r3, #24]
 80083fa:	68bb      	ldr	r3, [r7, #8]
 80083fc:	68db      	ldr	r3, [r3, #12]
 80083fe:	440b      	add	r3, r1
 8008400:	1e59      	subs	r1, r3, #1
 8008402:	68bb      	ldr	r3, [r7, #8]
 8008404:	68db      	ldr	r3, [r3, #12]
 8008406:	fbb1 f3f3 	udiv	r3, r1, r3
 800840a:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800840c:	4b9d      	ldr	r3, [pc, #628]	; (8008684 <USB_EPStartXfer+0x370>)
 800840e:	400b      	ands	r3, r1
 8008410:	69b9      	ldr	r1, [r7, #24]
 8008412:	0148      	lsls	r0, r1, #5
 8008414:	69f9      	ldr	r1, [r7, #28]
 8008416:	4401      	add	r1, r0
 8008418:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800841c:	4313      	orrs	r3, r2
 800841e:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008420:	69bb      	ldr	r3, [r7, #24]
 8008422:	015a      	lsls	r2, r3, #5
 8008424:	69fb      	ldr	r3, [r7, #28]
 8008426:	4413      	add	r3, r2
 8008428:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800842c:	691a      	ldr	r2, [r3, #16]
 800842e:	68bb      	ldr	r3, [r7, #8]
 8008430:	699b      	ldr	r3, [r3, #24]
 8008432:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008436:	69b9      	ldr	r1, [r7, #24]
 8008438:	0148      	lsls	r0, r1, #5
 800843a:	69f9      	ldr	r1, [r7, #28]
 800843c:	4401      	add	r1, r0
 800843e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8008442:	4313      	orrs	r3, r2
 8008444:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8008446:	68bb      	ldr	r3, [r7, #8]
 8008448:	791b      	ldrb	r3, [r3, #4]
 800844a:	2b01      	cmp	r3, #1
 800844c:	d11f      	bne.n	800848e <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800844e:	69bb      	ldr	r3, [r7, #24]
 8008450:	015a      	lsls	r2, r3, #5
 8008452:	69fb      	ldr	r3, [r7, #28]
 8008454:	4413      	add	r3, r2
 8008456:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800845a:	691b      	ldr	r3, [r3, #16]
 800845c:	69ba      	ldr	r2, [r7, #24]
 800845e:	0151      	lsls	r1, r2, #5
 8008460:	69fa      	ldr	r2, [r7, #28]
 8008462:	440a      	add	r2, r1
 8008464:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008468:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800846c:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800846e:	69bb      	ldr	r3, [r7, #24]
 8008470:	015a      	lsls	r2, r3, #5
 8008472:	69fb      	ldr	r3, [r7, #28]
 8008474:	4413      	add	r3, r2
 8008476:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800847a:	691b      	ldr	r3, [r3, #16]
 800847c:	69ba      	ldr	r2, [r7, #24]
 800847e:	0151      	lsls	r1, r2, #5
 8008480:	69fa      	ldr	r2, [r7, #28]
 8008482:	440a      	add	r2, r1
 8008484:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008488:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800848c:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800848e:	79fb      	ldrb	r3, [r7, #7]
 8008490:	2b01      	cmp	r3, #1
 8008492:	d14b      	bne.n	800852c <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008494:	68bb      	ldr	r3, [r7, #8]
 8008496:	695b      	ldr	r3, [r3, #20]
 8008498:	2b00      	cmp	r3, #0
 800849a:	d009      	beq.n	80084b0 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800849c:	69bb      	ldr	r3, [r7, #24]
 800849e:	015a      	lsls	r2, r3, #5
 80084a0:	69fb      	ldr	r3, [r7, #28]
 80084a2:	4413      	add	r3, r2
 80084a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084a8:	461a      	mov	r2, r3
 80084aa:	68bb      	ldr	r3, [r7, #8]
 80084ac:	695b      	ldr	r3, [r3, #20]
 80084ae:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80084b0:	68bb      	ldr	r3, [r7, #8]
 80084b2:	791b      	ldrb	r3, [r3, #4]
 80084b4:	2b01      	cmp	r3, #1
 80084b6:	d128      	bne.n	800850a <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80084b8:	69fb      	ldr	r3, [r7, #28]
 80084ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80084be:	689b      	ldr	r3, [r3, #8]
 80084c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d110      	bne.n	80084ea <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80084c8:	69bb      	ldr	r3, [r7, #24]
 80084ca:	015a      	lsls	r2, r3, #5
 80084cc:	69fb      	ldr	r3, [r7, #28]
 80084ce:	4413      	add	r3, r2
 80084d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	69ba      	ldr	r2, [r7, #24]
 80084d8:	0151      	lsls	r1, r2, #5
 80084da:	69fa      	ldr	r2, [r7, #28]
 80084dc:	440a      	add	r2, r1
 80084de:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80084e2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80084e6:	6013      	str	r3, [r2, #0]
 80084e8:	e00f      	b.n	800850a <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80084ea:	69bb      	ldr	r3, [r7, #24]
 80084ec:	015a      	lsls	r2, r3, #5
 80084ee:	69fb      	ldr	r3, [r7, #28]
 80084f0:	4413      	add	r3, r2
 80084f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	69ba      	ldr	r2, [r7, #24]
 80084fa:	0151      	lsls	r1, r2, #5
 80084fc:	69fa      	ldr	r2, [r7, #28]
 80084fe:	440a      	add	r2, r1
 8008500:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008504:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008508:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800850a:	69bb      	ldr	r3, [r7, #24]
 800850c:	015a      	lsls	r2, r3, #5
 800850e:	69fb      	ldr	r3, [r7, #28]
 8008510:	4413      	add	r3, r2
 8008512:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	69ba      	ldr	r2, [r7, #24]
 800851a:	0151      	lsls	r1, r2, #5
 800851c:	69fa      	ldr	r2, [r7, #28]
 800851e:	440a      	add	r2, r1
 8008520:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008524:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008528:	6013      	str	r3, [r2, #0]
 800852a:	e133      	b.n	8008794 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800852c:	69bb      	ldr	r3, [r7, #24]
 800852e:	015a      	lsls	r2, r3, #5
 8008530:	69fb      	ldr	r3, [r7, #28]
 8008532:	4413      	add	r3, r2
 8008534:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	69ba      	ldr	r2, [r7, #24]
 800853c:	0151      	lsls	r1, r2, #5
 800853e:	69fa      	ldr	r2, [r7, #28]
 8008540:	440a      	add	r2, r1
 8008542:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008546:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800854a:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800854c:	68bb      	ldr	r3, [r7, #8]
 800854e:	791b      	ldrb	r3, [r3, #4]
 8008550:	2b01      	cmp	r3, #1
 8008552:	d015      	beq.n	8008580 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8008554:	68bb      	ldr	r3, [r7, #8]
 8008556:	699b      	ldr	r3, [r3, #24]
 8008558:	2b00      	cmp	r3, #0
 800855a:	f000 811b 	beq.w	8008794 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800855e:	69fb      	ldr	r3, [r7, #28]
 8008560:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008564:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008566:	68bb      	ldr	r3, [r7, #8]
 8008568:	781b      	ldrb	r3, [r3, #0]
 800856a:	f003 030f 	and.w	r3, r3, #15
 800856e:	2101      	movs	r1, #1
 8008570:	fa01 f303 	lsl.w	r3, r1, r3
 8008574:	69f9      	ldr	r1, [r7, #28]
 8008576:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800857a:	4313      	orrs	r3, r2
 800857c:	634b      	str	r3, [r1, #52]	; 0x34
 800857e:	e109      	b.n	8008794 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008580:	69fb      	ldr	r3, [r7, #28]
 8008582:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008586:	689b      	ldr	r3, [r3, #8]
 8008588:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800858c:	2b00      	cmp	r3, #0
 800858e:	d110      	bne.n	80085b2 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008590:	69bb      	ldr	r3, [r7, #24]
 8008592:	015a      	lsls	r2, r3, #5
 8008594:	69fb      	ldr	r3, [r7, #28]
 8008596:	4413      	add	r3, r2
 8008598:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	69ba      	ldr	r2, [r7, #24]
 80085a0:	0151      	lsls	r1, r2, #5
 80085a2:	69fa      	ldr	r2, [r7, #28]
 80085a4:	440a      	add	r2, r1
 80085a6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80085aa:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80085ae:	6013      	str	r3, [r2, #0]
 80085b0:	e00f      	b.n	80085d2 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80085b2:	69bb      	ldr	r3, [r7, #24]
 80085b4:	015a      	lsls	r2, r3, #5
 80085b6:	69fb      	ldr	r3, [r7, #28]
 80085b8:	4413      	add	r3, r2
 80085ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	69ba      	ldr	r2, [r7, #24]
 80085c2:	0151      	lsls	r1, r2, #5
 80085c4:	69fa      	ldr	r2, [r7, #28]
 80085c6:	440a      	add	r2, r1
 80085c8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80085cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80085d0:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80085d2:	68bb      	ldr	r3, [r7, #8]
 80085d4:	6919      	ldr	r1, [r3, #16]
 80085d6:	68bb      	ldr	r3, [r7, #8]
 80085d8:	781a      	ldrb	r2, [r3, #0]
 80085da:	68bb      	ldr	r3, [r7, #8]
 80085dc:	699b      	ldr	r3, [r3, #24]
 80085de:	b298      	uxth	r0, r3
 80085e0:	79fb      	ldrb	r3, [r7, #7]
 80085e2:	9300      	str	r3, [sp, #0]
 80085e4:	4603      	mov	r3, r0
 80085e6:	68f8      	ldr	r0, [r7, #12]
 80085e8:	f000 fade 	bl	8008ba8 <USB_WritePacket>
 80085ec:	e0d2      	b.n	8008794 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80085ee:	69bb      	ldr	r3, [r7, #24]
 80085f0:	015a      	lsls	r2, r3, #5
 80085f2:	69fb      	ldr	r3, [r7, #28]
 80085f4:	4413      	add	r3, r2
 80085f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085fa:	691b      	ldr	r3, [r3, #16]
 80085fc:	69ba      	ldr	r2, [r7, #24]
 80085fe:	0151      	lsls	r1, r2, #5
 8008600:	69fa      	ldr	r2, [r7, #28]
 8008602:	440a      	add	r2, r1
 8008604:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008608:	0cdb      	lsrs	r3, r3, #19
 800860a:	04db      	lsls	r3, r3, #19
 800860c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800860e:	69bb      	ldr	r3, [r7, #24]
 8008610:	015a      	lsls	r2, r3, #5
 8008612:	69fb      	ldr	r3, [r7, #28]
 8008614:	4413      	add	r3, r2
 8008616:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800861a:	691b      	ldr	r3, [r3, #16]
 800861c:	69ba      	ldr	r2, [r7, #24]
 800861e:	0151      	lsls	r1, r2, #5
 8008620:	69fa      	ldr	r2, [r7, #28]
 8008622:	440a      	add	r2, r1
 8008624:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008628:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800862c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008630:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8008632:	68bb      	ldr	r3, [r7, #8]
 8008634:	699b      	ldr	r3, [r3, #24]
 8008636:	2b00      	cmp	r3, #0
 8008638:	d126      	bne.n	8008688 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800863a:	69bb      	ldr	r3, [r7, #24]
 800863c:	015a      	lsls	r2, r3, #5
 800863e:	69fb      	ldr	r3, [r7, #28]
 8008640:	4413      	add	r3, r2
 8008642:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008646:	691a      	ldr	r2, [r3, #16]
 8008648:	68bb      	ldr	r3, [r7, #8]
 800864a:	68db      	ldr	r3, [r3, #12]
 800864c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008650:	69b9      	ldr	r1, [r7, #24]
 8008652:	0148      	lsls	r0, r1, #5
 8008654:	69f9      	ldr	r1, [r7, #28]
 8008656:	4401      	add	r1, r0
 8008658:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800865c:	4313      	orrs	r3, r2
 800865e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008660:	69bb      	ldr	r3, [r7, #24]
 8008662:	015a      	lsls	r2, r3, #5
 8008664:	69fb      	ldr	r3, [r7, #28]
 8008666:	4413      	add	r3, r2
 8008668:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800866c:	691b      	ldr	r3, [r3, #16]
 800866e:	69ba      	ldr	r2, [r7, #24]
 8008670:	0151      	lsls	r1, r2, #5
 8008672:	69fa      	ldr	r2, [r7, #28]
 8008674:	440a      	add	r2, r1
 8008676:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800867a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800867e:	6113      	str	r3, [r2, #16]
 8008680:	e03a      	b.n	80086f8 <USB_EPStartXfer+0x3e4>
 8008682:	bf00      	nop
 8008684:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008688:	68bb      	ldr	r3, [r7, #8]
 800868a:	699a      	ldr	r2, [r3, #24]
 800868c:	68bb      	ldr	r3, [r7, #8]
 800868e:	68db      	ldr	r3, [r3, #12]
 8008690:	4413      	add	r3, r2
 8008692:	1e5a      	subs	r2, r3, #1
 8008694:	68bb      	ldr	r3, [r7, #8]
 8008696:	68db      	ldr	r3, [r3, #12]
 8008698:	fbb2 f3f3 	udiv	r3, r2, r3
 800869c:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 800869e:	68bb      	ldr	r3, [r7, #8]
 80086a0:	68db      	ldr	r3, [r3, #12]
 80086a2:	8afa      	ldrh	r2, [r7, #22]
 80086a4:	fb03 f202 	mul.w	r2, r3, r2
 80086a8:	68bb      	ldr	r3, [r7, #8]
 80086aa:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80086ac:	69bb      	ldr	r3, [r7, #24]
 80086ae:	015a      	lsls	r2, r3, #5
 80086b0:	69fb      	ldr	r3, [r7, #28]
 80086b2:	4413      	add	r3, r2
 80086b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80086b8:	691a      	ldr	r2, [r3, #16]
 80086ba:	8afb      	ldrh	r3, [r7, #22]
 80086bc:	04d9      	lsls	r1, r3, #19
 80086be:	4b38      	ldr	r3, [pc, #224]	; (80087a0 <USB_EPStartXfer+0x48c>)
 80086c0:	400b      	ands	r3, r1
 80086c2:	69b9      	ldr	r1, [r7, #24]
 80086c4:	0148      	lsls	r0, r1, #5
 80086c6:	69f9      	ldr	r1, [r7, #28]
 80086c8:	4401      	add	r1, r0
 80086ca:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80086ce:	4313      	orrs	r3, r2
 80086d0:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80086d2:	69bb      	ldr	r3, [r7, #24]
 80086d4:	015a      	lsls	r2, r3, #5
 80086d6:	69fb      	ldr	r3, [r7, #28]
 80086d8:	4413      	add	r3, r2
 80086da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80086de:	691a      	ldr	r2, [r3, #16]
 80086e0:	68bb      	ldr	r3, [r7, #8]
 80086e2:	69db      	ldr	r3, [r3, #28]
 80086e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80086e8:	69b9      	ldr	r1, [r7, #24]
 80086ea:	0148      	lsls	r0, r1, #5
 80086ec:	69f9      	ldr	r1, [r7, #28]
 80086ee:	4401      	add	r1, r0
 80086f0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80086f4:	4313      	orrs	r3, r2
 80086f6:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80086f8:	79fb      	ldrb	r3, [r7, #7]
 80086fa:	2b01      	cmp	r3, #1
 80086fc:	d10d      	bne.n	800871a <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80086fe:	68bb      	ldr	r3, [r7, #8]
 8008700:	691b      	ldr	r3, [r3, #16]
 8008702:	2b00      	cmp	r3, #0
 8008704:	d009      	beq.n	800871a <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8008706:	68bb      	ldr	r3, [r7, #8]
 8008708:	6919      	ldr	r1, [r3, #16]
 800870a:	69bb      	ldr	r3, [r7, #24]
 800870c:	015a      	lsls	r2, r3, #5
 800870e:	69fb      	ldr	r3, [r7, #28]
 8008710:	4413      	add	r3, r2
 8008712:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008716:	460a      	mov	r2, r1
 8008718:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800871a:	68bb      	ldr	r3, [r7, #8]
 800871c:	791b      	ldrb	r3, [r3, #4]
 800871e:	2b01      	cmp	r3, #1
 8008720:	d128      	bne.n	8008774 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008722:	69fb      	ldr	r3, [r7, #28]
 8008724:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008728:	689b      	ldr	r3, [r3, #8]
 800872a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800872e:	2b00      	cmp	r3, #0
 8008730:	d110      	bne.n	8008754 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8008732:	69bb      	ldr	r3, [r7, #24]
 8008734:	015a      	lsls	r2, r3, #5
 8008736:	69fb      	ldr	r3, [r7, #28]
 8008738:	4413      	add	r3, r2
 800873a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	69ba      	ldr	r2, [r7, #24]
 8008742:	0151      	lsls	r1, r2, #5
 8008744:	69fa      	ldr	r2, [r7, #28]
 8008746:	440a      	add	r2, r1
 8008748:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800874c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008750:	6013      	str	r3, [r2, #0]
 8008752:	e00f      	b.n	8008774 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8008754:	69bb      	ldr	r3, [r7, #24]
 8008756:	015a      	lsls	r2, r3, #5
 8008758:	69fb      	ldr	r3, [r7, #28]
 800875a:	4413      	add	r3, r2
 800875c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	69ba      	ldr	r2, [r7, #24]
 8008764:	0151      	lsls	r1, r2, #5
 8008766:	69fa      	ldr	r2, [r7, #28]
 8008768:	440a      	add	r2, r1
 800876a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800876e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008772:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008774:	69bb      	ldr	r3, [r7, #24]
 8008776:	015a      	lsls	r2, r3, #5
 8008778:	69fb      	ldr	r3, [r7, #28]
 800877a:	4413      	add	r3, r2
 800877c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	69ba      	ldr	r2, [r7, #24]
 8008784:	0151      	lsls	r1, r2, #5
 8008786:	69fa      	ldr	r2, [r7, #28]
 8008788:	440a      	add	r2, r1
 800878a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800878e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008792:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008794:	2300      	movs	r3, #0
}
 8008796:	4618      	mov	r0, r3
 8008798:	3720      	adds	r7, #32
 800879a:	46bd      	mov	sp, r7
 800879c:	bd80      	pop	{r7, pc}
 800879e:	bf00      	nop
 80087a0:	1ff80000 	.word	0x1ff80000

080087a4 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80087a4:	b480      	push	{r7}
 80087a6:	b087      	sub	sp, #28
 80087a8:	af00      	add	r7, sp, #0
 80087aa:	60f8      	str	r0, [r7, #12]
 80087ac:	60b9      	str	r1, [r7, #8]
 80087ae:	4613      	mov	r3, r2
 80087b0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 80087b6:	68bb      	ldr	r3, [r7, #8]
 80087b8:	781b      	ldrb	r3, [r3, #0]
 80087ba:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80087bc:	68bb      	ldr	r3, [r7, #8]
 80087be:	785b      	ldrb	r3, [r3, #1]
 80087c0:	2b01      	cmp	r3, #1
 80087c2:	f040 80ce 	bne.w	8008962 <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80087c6:	68bb      	ldr	r3, [r7, #8]
 80087c8:	699b      	ldr	r3, [r3, #24]
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d132      	bne.n	8008834 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80087ce:	693b      	ldr	r3, [r7, #16]
 80087d0:	015a      	lsls	r2, r3, #5
 80087d2:	697b      	ldr	r3, [r7, #20]
 80087d4:	4413      	add	r3, r2
 80087d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80087da:	691b      	ldr	r3, [r3, #16]
 80087dc:	693a      	ldr	r2, [r7, #16]
 80087de:	0151      	lsls	r1, r2, #5
 80087e0:	697a      	ldr	r2, [r7, #20]
 80087e2:	440a      	add	r2, r1
 80087e4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80087e8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80087ec:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80087f0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80087f2:	693b      	ldr	r3, [r7, #16]
 80087f4:	015a      	lsls	r2, r3, #5
 80087f6:	697b      	ldr	r3, [r7, #20]
 80087f8:	4413      	add	r3, r2
 80087fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80087fe:	691b      	ldr	r3, [r3, #16]
 8008800:	693a      	ldr	r2, [r7, #16]
 8008802:	0151      	lsls	r1, r2, #5
 8008804:	697a      	ldr	r2, [r7, #20]
 8008806:	440a      	add	r2, r1
 8008808:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800880c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008810:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008812:	693b      	ldr	r3, [r7, #16]
 8008814:	015a      	lsls	r2, r3, #5
 8008816:	697b      	ldr	r3, [r7, #20]
 8008818:	4413      	add	r3, r2
 800881a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800881e:	691b      	ldr	r3, [r3, #16]
 8008820:	693a      	ldr	r2, [r7, #16]
 8008822:	0151      	lsls	r1, r2, #5
 8008824:	697a      	ldr	r2, [r7, #20]
 8008826:	440a      	add	r2, r1
 8008828:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800882c:	0cdb      	lsrs	r3, r3, #19
 800882e:	04db      	lsls	r3, r3, #19
 8008830:	6113      	str	r3, [r2, #16]
 8008832:	e04e      	b.n	80088d2 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008834:	693b      	ldr	r3, [r7, #16]
 8008836:	015a      	lsls	r2, r3, #5
 8008838:	697b      	ldr	r3, [r7, #20]
 800883a:	4413      	add	r3, r2
 800883c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008840:	691b      	ldr	r3, [r3, #16]
 8008842:	693a      	ldr	r2, [r7, #16]
 8008844:	0151      	lsls	r1, r2, #5
 8008846:	697a      	ldr	r2, [r7, #20]
 8008848:	440a      	add	r2, r1
 800884a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800884e:	0cdb      	lsrs	r3, r3, #19
 8008850:	04db      	lsls	r3, r3, #19
 8008852:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008854:	693b      	ldr	r3, [r7, #16]
 8008856:	015a      	lsls	r2, r3, #5
 8008858:	697b      	ldr	r3, [r7, #20]
 800885a:	4413      	add	r3, r2
 800885c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008860:	691b      	ldr	r3, [r3, #16]
 8008862:	693a      	ldr	r2, [r7, #16]
 8008864:	0151      	lsls	r1, r2, #5
 8008866:	697a      	ldr	r2, [r7, #20]
 8008868:	440a      	add	r2, r1
 800886a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800886e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008872:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008876:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8008878:	68bb      	ldr	r3, [r7, #8]
 800887a:	699a      	ldr	r2, [r3, #24]
 800887c:	68bb      	ldr	r3, [r7, #8]
 800887e:	68db      	ldr	r3, [r3, #12]
 8008880:	429a      	cmp	r2, r3
 8008882:	d903      	bls.n	800888c <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8008884:	68bb      	ldr	r3, [r7, #8]
 8008886:	68da      	ldr	r2, [r3, #12]
 8008888:	68bb      	ldr	r3, [r7, #8]
 800888a:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800888c:	693b      	ldr	r3, [r7, #16]
 800888e:	015a      	lsls	r2, r3, #5
 8008890:	697b      	ldr	r3, [r7, #20]
 8008892:	4413      	add	r3, r2
 8008894:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008898:	691b      	ldr	r3, [r3, #16]
 800889a:	693a      	ldr	r2, [r7, #16]
 800889c:	0151      	lsls	r1, r2, #5
 800889e:	697a      	ldr	r2, [r7, #20]
 80088a0:	440a      	add	r2, r1
 80088a2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80088a6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80088aa:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80088ac:	693b      	ldr	r3, [r7, #16]
 80088ae:	015a      	lsls	r2, r3, #5
 80088b0:	697b      	ldr	r3, [r7, #20]
 80088b2:	4413      	add	r3, r2
 80088b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80088b8:	691a      	ldr	r2, [r3, #16]
 80088ba:	68bb      	ldr	r3, [r7, #8]
 80088bc:	699b      	ldr	r3, [r3, #24]
 80088be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80088c2:	6939      	ldr	r1, [r7, #16]
 80088c4:	0148      	lsls	r0, r1, #5
 80088c6:	6979      	ldr	r1, [r7, #20]
 80088c8:	4401      	add	r1, r0
 80088ca:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80088ce:	4313      	orrs	r3, r2
 80088d0:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80088d2:	79fb      	ldrb	r3, [r7, #7]
 80088d4:	2b01      	cmp	r3, #1
 80088d6:	d11e      	bne.n	8008916 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80088d8:	68bb      	ldr	r3, [r7, #8]
 80088da:	695b      	ldr	r3, [r3, #20]
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d009      	beq.n	80088f4 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80088e0:	693b      	ldr	r3, [r7, #16]
 80088e2:	015a      	lsls	r2, r3, #5
 80088e4:	697b      	ldr	r3, [r7, #20]
 80088e6:	4413      	add	r3, r2
 80088e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80088ec:	461a      	mov	r2, r3
 80088ee:	68bb      	ldr	r3, [r7, #8]
 80088f0:	695b      	ldr	r3, [r3, #20]
 80088f2:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80088f4:	693b      	ldr	r3, [r7, #16]
 80088f6:	015a      	lsls	r2, r3, #5
 80088f8:	697b      	ldr	r3, [r7, #20]
 80088fa:	4413      	add	r3, r2
 80088fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	693a      	ldr	r2, [r7, #16]
 8008904:	0151      	lsls	r1, r2, #5
 8008906:	697a      	ldr	r2, [r7, #20]
 8008908:	440a      	add	r2, r1
 800890a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800890e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008912:	6013      	str	r3, [r2, #0]
 8008914:	e097      	b.n	8008a46 <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008916:	693b      	ldr	r3, [r7, #16]
 8008918:	015a      	lsls	r2, r3, #5
 800891a:	697b      	ldr	r3, [r7, #20]
 800891c:	4413      	add	r3, r2
 800891e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	693a      	ldr	r2, [r7, #16]
 8008926:	0151      	lsls	r1, r2, #5
 8008928:	697a      	ldr	r2, [r7, #20]
 800892a:	440a      	add	r2, r1
 800892c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008930:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008934:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8008936:	68bb      	ldr	r3, [r7, #8]
 8008938:	699b      	ldr	r3, [r3, #24]
 800893a:	2b00      	cmp	r3, #0
 800893c:	f000 8083 	beq.w	8008a46 <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008940:	697b      	ldr	r3, [r7, #20]
 8008942:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008946:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008948:	68bb      	ldr	r3, [r7, #8]
 800894a:	781b      	ldrb	r3, [r3, #0]
 800894c:	f003 030f 	and.w	r3, r3, #15
 8008950:	2101      	movs	r1, #1
 8008952:	fa01 f303 	lsl.w	r3, r1, r3
 8008956:	6979      	ldr	r1, [r7, #20]
 8008958:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800895c:	4313      	orrs	r3, r2
 800895e:	634b      	str	r3, [r1, #52]	; 0x34
 8008960:	e071      	b.n	8008a46 <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008962:	693b      	ldr	r3, [r7, #16]
 8008964:	015a      	lsls	r2, r3, #5
 8008966:	697b      	ldr	r3, [r7, #20]
 8008968:	4413      	add	r3, r2
 800896a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800896e:	691b      	ldr	r3, [r3, #16]
 8008970:	693a      	ldr	r2, [r7, #16]
 8008972:	0151      	lsls	r1, r2, #5
 8008974:	697a      	ldr	r2, [r7, #20]
 8008976:	440a      	add	r2, r1
 8008978:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800897c:	0cdb      	lsrs	r3, r3, #19
 800897e:	04db      	lsls	r3, r3, #19
 8008980:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008982:	693b      	ldr	r3, [r7, #16]
 8008984:	015a      	lsls	r2, r3, #5
 8008986:	697b      	ldr	r3, [r7, #20]
 8008988:	4413      	add	r3, r2
 800898a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800898e:	691b      	ldr	r3, [r3, #16]
 8008990:	693a      	ldr	r2, [r7, #16]
 8008992:	0151      	lsls	r1, r2, #5
 8008994:	697a      	ldr	r2, [r7, #20]
 8008996:	440a      	add	r2, r1
 8008998:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800899c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80089a0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80089a4:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 80089a6:	68bb      	ldr	r3, [r7, #8]
 80089a8:	699b      	ldr	r3, [r3, #24]
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d003      	beq.n	80089b6 <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 80089ae:	68bb      	ldr	r3, [r7, #8]
 80089b0:	68da      	ldr	r2, [r3, #12]
 80089b2:	68bb      	ldr	r3, [r7, #8]
 80089b4:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 80089b6:	68bb      	ldr	r3, [r7, #8]
 80089b8:	68da      	ldr	r2, [r3, #12]
 80089ba:	68bb      	ldr	r3, [r7, #8]
 80089bc:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80089be:	693b      	ldr	r3, [r7, #16]
 80089c0:	015a      	lsls	r2, r3, #5
 80089c2:	697b      	ldr	r3, [r7, #20]
 80089c4:	4413      	add	r3, r2
 80089c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80089ca:	691b      	ldr	r3, [r3, #16]
 80089cc:	693a      	ldr	r2, [r7, #16]
 80089ce:	0151      	lsls	r1, r2, #5
 80089d0:	697a      	ldr	r2, [r7, #20]
 80089d2:	440a      	add	r2, r1
 80089d4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80089d8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80089dc:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80089de:	693b      	ldr	r3, [r7, #16]
 80089e0:	015a      	lsls	r2, r3, #5
 80089e2:	697b      	ldr	r3, [r7, #20]
 80089e4:	4413      	add	r3, r2
 80089e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80089ea:	691a      	ldr	r2, [r3, #16]
 80089ec:	68bb      	ldr	r3, [r7, #8]
 80089ee:	69db      	ldr	r3, [r3, #28]
 80089f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80089f4:	6939      	ldr	r1, [r7, #16]
 80089f6:	0148      	lsls	r0, r1, #5
 80089f8:	6979      	ldr	r1, [r7, #20]
 80089fa:	4401      	add	r1, r0
 80089fc:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008a00:	4313      	orrs	r3, r2
 8008a02:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8008a04:	79fb      	ldrb	r3, [r7, #7]
 8008a06:	2b01      	cmp	r3, #1
 8008a08:	d10d      	bne.n	8008a26 <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8008a0a:	68bb      	ldr	r3, [r7, #8]
 8008a0c:	691b      	ldr	r3, [r3, #16]
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d009      	beq.n	8008a26 <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8008a12:	68bb      	ldr	r3, [r7, #8]
 8008a14:	6919      	ldr	r1, [r3, #16]
 8008a16:	693b      	ldr	r3, [r7, #16]
 8008a18:	015a      	lsls	r2, r3, #5
 8008a1a:	697b      	ldr	r3, [r7, #20]
 8008a1c:	4413      	add	r3, r2
 8008a1e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a22:	460a      	mov	r2, r1
 8008a24:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008a26:	693b      	ldr	r3, [r7, #16]
 8008a28:	015a      	lsls	r2, r3, #5
 8008a2a:	697b      	ldr	r3, [r7, #20]
 8008a2c:	4413      	add	r3, r2
 8008a2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	693a      	ldr	r2, [r7, #16]
 8008a36:	0151      	lsls	r1, r2, #5
 8008a38:	697a      	ldr	r2, [r7, #20]
 8008a3a:	440a      	add	r2, r1
 8008a3c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008a40:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008a44:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008a46:	2300      	movs	r3, #0
}
 8008a48:	4618      	mov	r0, r3
 8008a4a:	371c      	adds	r7, #28
 8008a4c:	46bd      	mov	sp, r7
 8008a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a52:	4770      	bx	lr

08008a54 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008a54:	b480      	push	{r7}
 8008a56:	b087      	sub	sp, #28
 8008a58:	af00      	add	r7, sp, #0
 8008a5a:	6078      	str	r0, [r7, #4]
 8008a5c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008a5e:	2300      	movs	r3, #0
 8008a60:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8008a62:	2300      	movs	r3, #0
 8008a64:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008a6a:	683b      	ldr	r3, [r7, #0]
 8008a6c:	785b      	ldrb	r3, [r3, #1]
 8008a6e:	2b01      	cmp	r3, #1
 8008a70:	d14a      	bne.n	8008b08 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008a72:	683b      	ldr	r3, [r7, #0]
 8008a74:	781b      	ldrb	r3, [r3, #0]
 8008a76:	015a      	lsls	r2, r3, #5
 8008a78:	693b      	ldr	r3, [r7, #16]
 8008a7a:	4413      	add	r3, r2
 8008a7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008a86:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008a8a:	f040 8086 	bne.w	8008b9a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8008a8e:	683b      	ldr	r3, [r7, #0]
 8008a90:	781b      	ldrb	r3, [r3, #0]
 8008a92:	015a      	lsls	r2, r3, #5
 8008a94:	693b      	ldr	r3, [r7, #16]
 8008a96:	4413      	add	r3, r2
 8008a98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	683a      	ldr	r2, [r7, #0]
 8008aa0:	7812      	ldrb	r2, [r2, #0]
 8008aa2:	0151      	lsls	r1, r2, #5
 8008aa4:	693a      	ldr	r2, [r7, #16]
 8008aa6:	440a      	add	r2, r1
 8008aa8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008aac:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008ab0:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8008ab2:	683b      	ldr	r3, [r7, #0]
 8008ab4:	781b      	ldrb	r3, [r3, #0]
 8008ab6:	015a      	lsls	r2, r3, #5
 8008ab8:	693b      	ldr	r3, [r7, #16]
 8008aba:	4413      	add	r3, r2
 8008abc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	683a      	ldr	r2, [r7, #0]
 8008ac4:	7812      	ldrb	r2, [r2, #0]
 8008ac6:	0151      	lsls	r1, r2, #5
 8008ac8:	693a      	ldr	r2, [r7, #16]
 8008aca:	440a      	add	r2, r1
 8008acc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008ad0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008ad4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	3301      	adds	r3, #1
 8008ada:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	f242 7210 	movw	r2, #10000	; 0x2710
 8008ae2:	4293      	cmp	r3, r2
 8008ae4:	d902      	bls.n	8008aec <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8008ae6:	2301      	movs	r3, #1
 8008ae8:	75fb      	strb	r3, [r7, #23]
          break;
 8008aea:	e056      	b.n	8008b9a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8008aec:	683b      	ldr	r3, [r7, #0]
 8008aee:	781b      	ldrb	r3, [r3, #0]
 8008af0:	015a      	lsls	r2, r3, #5
 8008af2:	693b      	ldr	r3, [r7, #16]
 8008af4:	4413      	add	r3, r2
 8008af6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008b00:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008b04:	d0e7      	beq.n	8008ad6 <USB_EPStopXfer+0x82>
 8008b06:	e048      	b.n	8008b9a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008b08:	683b      	ldr	r3, [r7, #0]
 8008b0a:	781b      	ldrb	r3, [r3, #0]
 8008b0c:	015a      	lsls	r2, r3, #5
 8008b0e:	693b      	ldr	r3, [r7, #16]
 8008b10:	4413      	add	r3, r2
 8008b12:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008b1c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008b20:	d13b      	bne.n	8008b9a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8008b22:	683b      	ldr	r3, [r7, #0]
 8008b24:	781b      	ldrb	r3, [r3, #0]
 8008b26:	015a      	lsls	r2, r3, #5
 8008b28:	693b      	ldr	r3, [r7, #16]
 8008b2a:	4413      	add	r3, r2
 8008b2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	683a      	ldr	r2, [r7, #0]
 8008b34:	7812      	ldrb	r2, [r2, #0]
 8008b36:	0151      	lsls	r1, r2, #5
 8008b38:	693a      	ldr	r2, [r7, #16]
 8008b3a:	440a      	add	r2, r1
 8008b3c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008b40:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008b44:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8008b46:	683b      	ldr	r3, [r7, #0]
 8008b48:	781b      	ldrb	r3, [r3, #0]
 8008b4a:	015a      	lsls	r2, r3, #5
 8008b4c:	693b      	ldr	r3, [r7, #16]
 8008b4e:	4413      	add	r3, r2
 8008b50:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	683a      	ldr	r2, [r7, #0]
 8008b58:	7812      	ldrb	r2, [r2, #0]
 8008b5a:	0151      	lsls	r1, r2, #5
 8008b5c:	693a      	ldr	r2, [r7, #16]
 8008b5e:	440a      	add	r2, r1
 8008b60:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008b64:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008b68:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	3301      	adds	r3, #1
 8008b6e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	f242 7210 	movw	r2, #10000	; 0x2710
 8008b76:	4293      	cmp	r3, r2
 8008b78:	d902      	bls.n	8008b80 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8008b7a:	2301      	movs	r3, #1
 8008b7c:	75fb      	strb	r3, [r7, #23]
          break;
 8008b7e:	e00c      	b.n	8008b9a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8008b80:	683b      	ldr	r3, [r7, #0]
 8008b82:	781b      	ldrb	r3, [r3, #0]
 8008b84:	015a      	lsls	r2, r3, #5
 8008b86:	693b      	ldr	r3, [r7, #16]
 8008b88:	4413      	add	r3, r2
 8008b8a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008b94:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008b98:	d0e7      	beq.n	8008b6a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8008b9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b9c:	4618      	mov	r0, r3
 8008b9e:	371c      	adds	r7, #28
 8008ba0:	46bd      	mov	sp, r7
 8008ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba6:	4770      	bx	lr

08008ba8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008ba8:	b480      	push	{r7}
 8008baa:	b089      	sub	sp, #36	; 0x24
 8008bac:	af00      	add	r7, sp, #0
 8008bae:	60f8      	str	r0, [r7, #12]
 8008bb0:	60b9      	str	r1, [r7, #8]
 8008bb2:	4611      	mov	r1, r2
 8008bb4:	461a      	mov	r2, r3
 8008bb6:	460b      	mov	r3, r1
 8008bb8:	71fb      	strb	r3, [r7, #7]
 8008bba:	4613      	mov	r3, r2
 8008bbc:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8008bc2:	68bb      	ldr	r3, [r7, #8]
 8008bc4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8008bc6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d123      	bne.n	8008c16 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8008bce:	88bb      	ldrh	r3, [r7, #4]
 8008bd0:	3303      	adds	r3, #3
 8008bd2:	089b      	lsrs	r3, r3, #2
 8008bd4:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008bd6:	2300      	movs	r3, #0
 8008bd8:	61bb      	str	r3, [r7, #24]
 8008bda:	e018      	b.n	8008c0e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008bdc:	79fb      	ldrb	r3, [r7, #7]
 8008bde:	031a      	lsls	r2, r3, #12
 8008be0:	697b      	ldr	r3, [r7, #20]
 8008be2:	4413      	add	r3, r2
 8008be4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008be8:	461a      	mov	r2, r3
 8008bea:	69fb      	ldr	r3, [r7, #28]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008bf0:	69fb      	ldr	r3, [r7, #28]
 8008bf2:	3301      	adds	r3, #1
 8008bf4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008bf6:	69fb      	ldr	r3, [r7, #28]
 8008bf8:	3301      	adds	r3, #1
 8008bfa:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008bfc:	69fb      	ldr	r3, [r7, #28]
 8008bfe:	3301      	adds	r3, #1
 8008c00:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008c02:	69fb      	ldr	r3, [r7, #28]
 8008c04:	3301      	adds	r3, #1
 8008c06:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008c08:	69bb      	ldr	r3, [r7, #24]
 8008c0a:	3301      	adds	r3, #1
 8008c0c:	61bb      	str	r3, [r7, #24]
 8008c0e:	69ba      	ldr	r2, [r7, #24]
 8008c10:	693b      	ldr	r3, [r7, #16]
 8008c12:	429a      	cmp	r2, r3
 8008c14:	d3e2      	bcc.n	8008bdc <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8008c16:	2300      	movs	r3, #0
}
 8008c18:	4618      	mov	r0, r3
 8008c1a:	3724      	adds	r7, #36	; 0x24
 8008c1c:	46bd      	mov	sp, r7
 8008c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c22:	4770      	bx	lr

08008c24 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008c24:	b480      	push	{r7}
 8008c26:	b08b      	sub	sp, #44	; 0x2c
 8008c28:	af00      	add	r7, sp, #0
 8008c2a:	60f8      	str	r0, [r7, #12]
 8008c2c:	60b9      	str	r1, [r7, #8]
 8008c2e:	4613      	mov	r3, r2
 8008c30:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8008c36:	68bb      	ldr	r3, [r7, #8]
 8008c38:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008c3a:	88fb      	ldrh	r3, [r7, #6]
 8008c3c:	089b      	lsrs	r3, r3, #2
 8008c3e:	b29b      	uxth	r3, r3
 8008c40:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8008c42:	88fb      	ldrh	r3, [r7, #6]
 8008c44:	f003 0303 	and.w	r3, r3, #3
 8008c48:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008c4a:	2300      	movs	r3, #0
 8008c4c:	623b      	str	r3, [r7, #32]
 8008c4e:	e014      	b.n	8008c7a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008c50:	69bb      	ldr	r3, [r7, #24]
 8008c52:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008c56:	681a      	ldr	r2, [r3, #0]
 8008c58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c5a:	601a      	str	r2, [r3, #0]
    pDest++;
 8008c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c5e:	3301      	adds	r3, #1
 8008c60:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c64:	3301      	adds	r3, #1
 8008c66:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008c68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c6a:	3301      	adds	r3, #1
 8008c6c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008c6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c70:	3301      	adds	r3, #1
 8008c72:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8008c74:	6a3b      	ldr	r3, [r7, #32]
 8008c76:	3301      	adds	r3, #1
 8008c78:	623b      	str	r3, [r7, #32]
 8008c7a:	6a3a      	ldr	r2, [r7, #32]
 8008c7c:	697b      	ldr	r3, [r7, #20]
 8008c7e:	429a      	cmp	r2, r3
 8008c80:	d3e6      	bcc.n	8008c50 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8008c82:	8bfb      	ldrh	r3, [r7, #30]
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d01e      	beq.n	8008cc6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008c88:	2300      	movs	r3, #0
 8008c8a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008c8c:	69bb      	ldr	r3, [r7, #24]
 8008c8e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008c92:	461a      	mov	r2, r3
 8008c94:	f107 0310 	add.w	r3, r7, #16
 8008c98:	6812      	ldr	r2, [r2, #0]
 8008c9a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008c9c:	693a      	ldr	r2, [r7, #16]
 8008c9e:	6a3b      	ldr	r3, [r7, #32]
 8008ca0:	b2db      	uxtb	r3, r3
 8008ca2:	00db      	lsls	r3, r3, #3
 8008ca4:	fa22 f303 	lsr.w	r3, r2, r3
 8008ca8:	b2da      	uxtb	r2, r3
 8008caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cac:	701a      	strb	r2, [r3, #0]
      i++;
 8008cae:	6a3b      	ldr	r3, [r7, #32]
 8008cb0:	3301      	adds	r3, #1
 8008cb2:	623b      	str	r3, [r7, #32]
      pDest++;
 8008cb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cb6:	3301      	adds	r3, #1
 8008cb8:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8008cba:	8bfb      	ldrh	r3, [r7, #30]
 8008cbc:	3b01      	subs	r3, #1
 8008cbe:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008cc0:	8bfb      	ldrh	r3, [r7, #30]
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d1ea      	bne.n	8008c9c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008cc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008cc8:	4618      	mov	r0, r3
 8008cca:	372c      	adds	r7, #44	; 0x2c
 8008ccc:	46bd      	mov	sp, r7
 8008cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd2:	4770      	bx	lr

08008cd4 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008cd4:	b480      	push	{r7}
 8008cd6:	b085      	sub	sp, #20
 8008cd8:	af00      	add	r7, sp, #0
 8008cda:	6078      	str	r0, [r7, #4]
 8008cdc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008ce2:	683b      	ldr	r3, [r7, #0]
 8008ce4:	781b      	ldrb	r3, [r3, #0]
 8008ce6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008ce8:	683b      	ldr	r3, [r7, #0]
 8008cea:	785b      	ldrb	r3, [r3, #1]
 8008cec:	2b01      	cmp	r3, #1
 8008cee:	d12c      	bne.n	8008d4a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008cf0:	68bb      	ldr	r3, [r7, #8]
 8008cf2:	015a      	lsls	r2, r3, #5
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	4413      	add	r3, r2
 8008cf8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	db12      	blt.n	8008d28 <USB_EPSetStall+0x54>
 8008d02:	68bb      	ldr	r3, [r7, #8]
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d00f      	beq.n	8008d28 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8008d08:	68bb      	ldr	r3, [r7, #8]
 8008d0a:	015a      	lsls	r2, r3, #5
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	4413      	add	r3, r2
 8008d10:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	68ba      	ldr	r2, [r7, #8]
 8008d18:	0151      	lsls	r1, r2, #5
 8008d1a:	68fa      	ldr	r2, [r7, #12]
 8008d1c:	440a      	add	r2, r1
 8008d1e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008d22:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008d26:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8008d28:	68bb      	ldr	r3, [r7, #8]
 8008d2a:	015a      	lsls	r2, r3, #5
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	4413      	add	r3, r2
 8008d30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	68ba      	ldr	r2, [r7, #8]
 8008d38:	0151      	lsls	r1, r2, #5
 8008d3a:	68fa      	ldr	r2, [r7, #12]
 8008d3c:	440a      	add	r2, r1
 8008d3e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008d42:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008d46:	6013      	str	r3, [r2, #0]
 8008d48:	e02b      	b.n	8008da2 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008d4a:	68bb      	ldr	r3, [r7, #8]
 8008d4c:	015a      	lsls	r2, r3, #5
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	4413      	add	r3, r2
 8008d52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	db12      	blt.n	8008d82 <USB_EPSetStall+0xae>
 8008d5c:	68bb      	ldr	r3, [r7, #8]
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d00f      	beq.n	8008d82 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8008d62:	68bb      	ldr	r3, [r7, #8]
 8008d64:	015a      	lsls	r2, r3, #5
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	4413      	add	r3, r2
 8008d6a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	68ba      	ldr	r2, [r7, #8]
 8008d72:	0151      	lsls	r1, r2, #5
 8008d74:	68fa      	ldr	r2, [r7, #12]
 8008d76:	440a      	add	r2, r1
 8008d78:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008d7c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008d80:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8008d82:	68bb      	ldr	r3, [r7, #8]
 8008d84:	015a      	lsls	r2, r3, #5
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	4413      	add	r3, r2
 8008d8a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	68ba      	ldr	r2, [r7, #8]
 8008d92:	0151      	lsls	r1, r2, #5
 8008d94:	68fa      	ldr	r2, [r7, #12]
 8008d96:	440a      	add	r2, r1
 8008d98:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008d9c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008da0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008da2:	2300      	movs	r3, #0
}
 8008da4:	4618      	mov	r0, r3
 8008da6:	3714      	adds	r7, #20
 8008da8:	46bd      	mov	sp, r7
 8008daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dae:	4770      	bx	lr

08008db0 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008db0:	b480      	push	{r7}
 8008db2:	b085      	sub	sp, #20
 8008db4:	af00      	add	r7, sp, #0
 8008db6:	6078      	str	r0, [r7, #4]
 8008db8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008dbe:	683b      	ldr	r3, [r7, #0]
 8008dc0:	781b      	ldrb	r3, [r3, #0]
 8008dc2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008dc4:	683b      	ldr	r3, [r7, #0]
 8008dc6:	785b      	ldrb	r3, [r3, #1]
 8008dc8:	2b01      	cmp	r3, #1
 8008dca:	d128      	bne.n	8008e1e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008dcc:	68bb      	ldr	r3, [r7, #8]
 8008dce:	015a      	lsls	r2, r3, #5
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	4413      	add	r3, r2
 8008dd4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	68ba      	ldr	r2, [r7, #8]
 8008ddc:	0151      	lsls	r1, r2, #5
 8008dde:	68fa      	ldr	r2, [r7, #12]
 8008de0:	440a      	add	r2, r1
 8008de2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008de6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008dea:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008dec:	683b      	ldr	r3, [r7, #0]
 8008dee:	791b      	ldrb	r3, [r3, #4]
 8008df0:	2b03      	cmp	r3, #3
 8008df2:	d003      	beq.n	8008dfc <USB_EPClearStall+0x4c>
 8008df4:	683b      	ldr	r3, [r7, #0]
 8008df6:	791b      	ldrb	r3, [r3, #4]
 8008df8:	2b02      	cmp	r3, #2
 8008dfa:	d138      	bne.n	8008e6e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008dfc:	68bb      	ldr	r3, [r7, #8]
 8008dfe:	015a      	lsls	r2, r3, #5
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	4413      	add	r3, r2
 8008e04:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	68ba      	ldr	r2, [r7, #8]
 8008e0c:	0151      	lsls	r1, r2, #5
 8008e0e:	68fa      	ldr	r2, [r7, #12]
 8008e10:	440a      	add	r2, r1
 8008e12:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008e16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008e1a:	6013      	str	r3, [r2, #0]
 8008e1c:	e027      	b.n	8008e6e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008e1e:	68bb      	ldr	r3, [r7, #8]
 8008e20:	015a      	lsls	r2, r3, #5
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	4413      	add	r3, r2
 8008e26:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	68ba      	ldr	r2, [r7, #8]
 8008e2e:	0151      	lsls	r1, r2, #5
 8008e30:	68fa      	ldr	r2, [r7, #12]
 8008e32:	440a      	add	r2, r1
 8008e34:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008e38:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008e3c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008e3e:	683b      	ldr	r3, [r7, #0]
 8008e40:	791b      	ldrb	r3, [r3, #4]
 8008e42:	2b03      	cmp	r3, #3
 8008e44:	d003      	beq.n	8008e4e <USB_EPClearStall+0x9e>
 8008e46:	683b      	ldr	r3, [r7, #0]
 8008e48:	791b      	ldrb	r3, [r3, #4]
 8008e4a:	2b02      	cmp	r3, #2
 8008e4c:	d10f      	bne.n	8008e6e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008e4e:	68bb      	ldr	r3, [r7, #8]
 8008e50:	015a      	lsls	r2, r3, #5
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	4413      	add	r3, r2
 8008e56:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	68ba      	ldr	r2, [r7, #8]
 8008e5e:	0151      	lsls	r1, r2, #5
 8008e60:	68fa      	ldr	r2, [r7, #12]
 8008e62:	440a      	add	r2, r1
 8008e64:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008e68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008e6c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8008e6e:	2300      	movs	r3, #0
}
 8008e70:	4618      	mov	r0, r3
 8008e72:	3714      	adds	r7, #20
 8008e74:	46bd      	mov	sp, r7
 8008e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e7a:	4770      	bx	lr

08008e7c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8008e7c:	b480      	push	{r7}
 8008e7e:	b085      	sub	sp, #20
 8008e80:	af00      	add	r7, sp, #0
 8008e82:	6078      	str	r0, [r7, #4]
 8008e84:	460b      	mov	r3, r1
 8008e86:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	68fa      	ldr	r2, [r7, #12]
 8008e96:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008e9a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8008e9e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ea6:	681a      	ldr	r2, [r3, #0]
 8008ea8:	78fb      	ldrb	r3, [r7, #3]
 8008eaa:	011b      	lsls	r3, r3, #4
 8008eac:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8008eb0:	68f9      	ldr	r1, [r7, #12]
 8008eb2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008eb6:	4313      	orrs	r3, r2
 8008eb8:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8008eba:	2300      	movs	r3, #0
}
 8008ebc:	4618      	mov	r0, r3
 8008ebe:	3714      	adds	r7, #20
 8008ec0:	46bd      	mov	sp, r7
 8008ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec6:	4770      	bx	lr

08008ec8 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008ec8:	b480      	push	{r7}
 8008eca:	b085      	sub	sp, #20
 8008ecc:	af00      	add	r7, sp, #0
 8008ece:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	68fa      	ldr	r2, [r7, #12]
 8008ede:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008ee2:	f023 0303 	bic.w	r3, r3, #3
 8008ee6:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008eee:	685b      	ldr	r3, [r3, #4]
 8008ef0:	68fa      	ldr	r2, [r7, #12]
 8008ef2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008ef6:	f023 0302 	bic.w	r3, r3, #2
 8008efa:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008efc:	2300      	movs	r3, #0
}
 8008efe:	4618      	mov	r0, r3
 8008f00:	3714      	adds	r7, #20
 8008f02:	46bd      	mov	sp, r7
 8008f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f08:	4770      	bx	lr

08008f0a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008f0a:	b480      	push	{r7}
 8008f0c:	b085      	sub	sp, #20
 8008f0e:	af00      	add	r7, sp, #0
 8008f10:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	68fa      	ldr	r2, [r7, #12]
 8008f20:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008f24:	f023 0303 	bic.w	r3, r3, #3
 8008f28:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f30:	685b      	ldr	r3, [r3, #4]
 8008f32:	68fa      	ldr	r2, [r7, #12]
 8008f34:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008f38:	f043 0302 	orr.w	r3, r3, #2
 8008f3c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008f3e:	2300      	movs	r3, #0
}
 8008f40:	4618      	mov	r0, r3
 8008f42:	3714      	adds	r7, #20
 8008f44:	46bd      	mov	sp, r7
 8008f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f4a:	4770      	bx	lr

08008f4c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8008f4c:	b480      	push	{r7}
 8008f4e:	b085      	sub	sp, #20
 8008f50:	af00      	add	r7, sp, #0
 8008f52:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	695b      	ldr	r3, [r3, #20]
 8008f58:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	699b      	ldr	r3, [r3, #24]
 8008f5e:	68fa      	ldr	r2, [r7, #12]
 8008f60:	4013      	ands	r3, r2
 8008f62:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008f64:	68fb      	ldr	r3, [r7, #12]
}
 8008f66:	4618      	mov	r0, r3
 8008f68:	3714      	adds	r7, #20
 8008f6a:	46bd      	mov	sp, r7
 8008f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f70:	4770      	bx	lr

08008f72 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008f72:	b480      	push	{r7}
 8008f74:	b085      	sub	sp, #20
 8008f76:	af00      	add	r7, sp, #0
 8008f78:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f84:	699b      	ldr	r3, [r3, #24]
 8008f86:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f8e:	69db      	ldr	r3, [r3, #28]
 8008f90:	68ba      	ldr	r2, [r7, #8]
 8008f92:	4013      	ands	r3, r2
 8008f94:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8008f96:	68bb      	ldr	r3, [r7, #8]
 8008f98:	0c1b      	lsrs	r3, r3, #16
}
 8008f9a:	4618      	mov	r0, r3
 8008f9c:	3714      	adds	r7, #20
 8008f9e:	46bd      	mov	sp, r7
 8008fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa4:	4770      	bx	lr

08008fa6 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008fa6:	b480      	push	{r7}
 8008fa8:	b085      	sub	sp, #20
 8008faa:	af00      	add	r7, sp, #0
 8008fac:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008fb8:	699b      	ldr	r3, [r3, #24]
 8008fba:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008fc2:	69db      	ldr	r3, [r3, #28]
 8008fc4:	68ba      	ldr	r2, [r7, #8]
 8008fc6:	4013      	ands	r3, r2
 8008fc8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8008fca:	68bb      	ldr	r3, [r7, #8]
 8008fcc:	b29b      	uxth	r3, r3
}
 8008fce:	4618      	mov	r0, r3
 8008fd0:	3714      	adds	r7, #20
 8008fd2:	46bd      	mov	sp, r7
 8008fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fd8:	4770      	bx	lr

08008fda <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008fda:	b480      	push	{r7}
 8008fdc:	b085      	sub	sp, #20
 8008fde:	af00      	add	r7, sp, #0
 8008fe0:	6078      	str	r0, [r7, #4]
 8008fe2:	460b      	mov	r3, r1
 8008fe4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8008fea:	78fb      	ldrb	r3, [r7, #3]
 8008fec:	015a      	lsls	r2, r3, #5
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	4413      	add	r3, r2
 8008ff2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ff6:	689b      	ldr	r3, [r3, #8]
 8008ff8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009000:	695b      	ldr	r3, [r3, #20]
 8009002:	68ba      	ldr	r2, [r7, #8]
 8009004:	4013      	ands	r3, r2
 8009006:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009008:	68bb      	ldr	r3, [r7, #8]
}
 800900a:	4618      	mov	r0, r3
 800900c:	3714      	adds	r7, #20
 800900e:	46bd      	mov	sp, r7
 8009010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009014:	4770      	bx	lr

08009016 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009016:	b480      	push	{r7}
 8009018:	b087      	sub	sp, #28
 800901a:	af00      	add	r7, sp, #0
 800901c:	6078      	str	r0, [r7, #4]
 800901e:	460b      	mov	r3, r1
 8009020:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8009026:	697b      	ldr	r3, [r7, #20]
 8009028:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800902c:	691b      	ldr	r3, [r3, #16]
 800902e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8009030:	697b      	ldr	r3, [r7, #20]
 8009032:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009036:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009038:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800903a:	78fb      	ldrb	r3, [r7, #3]
 800903c:	f003 030f 	and.w	r3, r3, #15
 8009040:	68fa      	ldr	r2, [r7, #12]
 8009042:	fa22 f303 	lsr.w	r3, r2, r3
 8009046:	01db      	lsls	r3, r3, #7
 8009048:	b2db      	uxtb	r3, r3
 800904a:	693a      	ldr	r2, [r7, #16]
 800904c:	4313      	orrs	r3, r2
 800904e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8009050:	78fb      	ldrb	r3, [r7, #3]
 8009052:	015a      	lsls	r2, r3, #5
 8009054:	697b      	ldr	r3, [r7, #20]
 8009056:	4413      	add	r3, r2
 8009058:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800905c:	689b      	ldr	r3, [r3, #8]
 800905e:	693a      	ldr	r2, [r7, #16]
 8009060:	4013      	ands	r3, r2
 8009062:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009064:	68bb      	ldr	r3, [r7, #8]
}
 8009066:	4618      	mov	r0, r3
 8009068:	371c      	adds	r7, #28
 800906a:	46bd      	mov	sp, r7
 800906c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009070:	4770      	bx	lr

08009072 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8009072:	b480      	push	{r7}
 8009074:	b083      	sub	sp, #12
 8009076:	af00      	add	r7, sp, #0
 8009078:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	695b      	ldr	r3, [r3, #20]
 800907e:	f003 0301 	and.w	r3, r3, #1
}
 8009082:	4618      	mov	r0, r3
 8009084:	370c      	adds	r7, #12
 8009086:	46bd      	mov	sp, r7
 8009088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800908c:	4770      	bx	lr

0800908e <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800908e:	b480      	push	{r7}
 8009090:	b085      	sub	sp, #20
 8009092:	af00      	add	r7, sp, #0
 8009094:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	68fa      	ldr	r2, [r7, #12]
 80090a4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80090a8:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80090ac:	f023 0307 	bic.w	r3, r3, #7
 80090b0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80090b8:	685b      	ldr	r3, [r3, #4]
 80090ba:	68fa      	ldr	r2, [r7, #12]
 80090bc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80090c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80090c4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80090c6:	2300      	movs	r3, #0
}
 80090c8:	4618      	mov	r0, r3
 80090ca:	3714      	adds	r7, #20
 80090cc:	46bd      	mov	sp, r7
 80090ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090d2:	4770      	bx	lr

080090d4 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 80090d4:	b480      	push	{r7}
 80090d6:	b087      	sub	sp, #28
 80090d8:	af00      	add	r7, sp, #0
 80090da:	60f8      	str	r0, [r7, #12]
 80090dc:	460b      	mov	r3, r1
 80090de:	607a      	str	r2, [r7, #4]
 80090e0:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	333c      	adds	r3, #60	; 0x3c
 80090ea:	3304      	adds	r3, #4
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80090f0:	693b      	ldr	r3, [r7, #16]
 80090f2:	4a26      	ldr	r2, [pc, #152]	; (800918c <USB_EP0_OutStart+0xb8>)
 80090f4:	4293      	cmp	r3, r2
 80090f6:	d90a      	bls.n	800910e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80090f8:	697b      	ldr	r3, [r7, #20]
 80090fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009104:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009108:	d101      	bne.n	800910e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800910a:	2300      	movs	r3, #0
 800910c:	e037      	b.n	800917e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800910e:	697b      	ldr	r3, [r7, #20]
 8009110:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009114:	461a      	mov	r2, r3
 8009116:	2300      	movs	r3, #0
 8009118:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800911a:	697b      	ldr	r3, [r7, #20]
 800911c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009120:	691b      	ldr	r3, [r3, #16]
 8009122:	697a      	ldr	r2, [r7, #20]
 8009124:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009128:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800912c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800912e:	697b      	ldr	r3, [r7, #20]
 8009130:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009134:	691b      	ldr	r3, [r3, #16]
 8009136:	697a      	ldr	r2, [r7, #20]
 8009138:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800913c:	f043 0318 	orr.w	r3, r3, #24
 8009140:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8009142:	697b      	ldr	r3, [r7, #20]
 8009144:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009148:	691b      	ldr	r3, [r3, #16]
 800914a:	697a      	ldr	r2, [r7, #20]
 800914c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009150:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8009154:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8009156:	7afb      	ldrb	r3, [r7, #11]
 8009158:	2b01      	cmp	r3, #1
 800915a:	d10f      	bne.n	800917c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800915c:	697b      	ldr	r3, [r7, #20]
 800915e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009162:	461a      	mov	r2, r3
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8009168:	697b      	ldr	r3, [r7, #20]
 800916a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	697a      	ldr	r2, [r7, #20]
 8009172:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009176:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800917a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800917c:	2300      	movs	r3, #0
}
 800917e:	4618      	mov	r0, r3
 8009180:	371c      	adds	r7, #28
 8009182:	46bd      	mov	sp, r7
 8009184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009188:	4770      	bx	lr
 800918a:	bf00      	nop
 800918c:	4f54300a 	.word	0x4f54300a

08009190 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009190:	b480      	push	{r7}
 8009192:	b085      	sub	sp, #20
 8009194:	af00      	add	r7, sp, #0
 8009196:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009198:	2300      	movs	r3, #0
 800919a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	3301      	adds	r3, #1
 80091a0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	4a13      	ldr	r2, [pc, #76]	; (80091f4 <USB_CoreReset+0x64>)
 80091a6:	4293      	cmp	r3, r2
 80091a8:	d901      	bls.n	80091ae <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80091aa:	2303      	movs	r3, #3
 80091ac:	e01b      	b.n	80091e6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	691b      	ldr	r3, [r3, #16]
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	daf2      	bge.n	800919c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80091b6:	2300      	movs	r3, #0
 80091b8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	691b      	ldr	r3, [r3, #16]
 80091be:	f043 0201 	orr.w	r2, r3, #1
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	3301      	adds	r3, #1
 80091ca:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	4a09      	ldr	r2, [pc, #36]	; (80091f4 <USB_CoreReset+0x64>)
 80091d0:	4293      	cmp	r3, r2
 80091d2:	d901      	bls.n	80091d8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80091d4:	2303      	movs	r3, #3
 80091d6:	e006      	b.n	80091e6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	691b      	ldr	r3, [r3, #16]
 80091dc:	f003 0301 	and.w	r3, r3, #1
 80091e0:	2b01      	cmp	r3, #1
 80091e2:	d0f0      	beq.n	80091c6 <USB_CoreReset+0x36>

  return HAL_OK;
 80091e4:	2300      	movs	r3, #0
}
 80091e6:	4618      	mov	r0, r3
 80091e8:	3714      	adds	r7, #20
 80091ea:	46bd      	mov	sp, r7
 80091ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091f0:	4770      	bx	lr
 80091f2:	bf00      	nop
 80091f4:	00030d40 	.word	0x00030d40

080091f8 <si5351_Init>:
 * Initializes Si5351. Call this function before doing anything else.
 * `Correction` is the difference of actual frequency an desired frequency @ 100 MHz.
 * It can be measured at lower frequencies and scaled linearly.
 * E.g. if you get 10_000_097 Hz instead of 10_000_000 Hz, `correction` is 97*10 = 970
 */
void si5351_Init(int32_t correction) {
 80091f8:	b580      	push	{r7, lr}
 80091fa:	b084      	sub	sp, #16
 80091fc:	af00      	add	r7, sp, #0
 80091fe:	6078      	str	r0, [r7, #4]
    si5351Correction = correction;
 8009200:	4a18      	ldr	r2, [pc, #96]	; (8009264 <si5351_Init+0x6c>)
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	6013      	str	r3, [r2, #0]

    // Disable all outputs by setting CLKx_DIS high
    si5351_write(SI5351_REGISTER_3_OUTPUT_ENABLE_CONTROL, 0xFF);
 8009206:	21ff      	movs	r1, #255	; 0xff
 8009208:	2003      	movs	r0, #3
 800920a:	f000 fa0d 	bl	8009628 <si5351_write>

    // Power down all output drivers
    si5351_write(SI5351_REGISTER_16_CLK0_CONTROL, 0x80);
 800920e:	2180      	movs	r1, #128	; 0x80
 8009210:	2010      	movs	r0, #16
 8009212:	f000 fa09 	bl	8009628 <si5351_write>
    si5351_write(SI5351_REGISTER_17_CLK1_CONTROL, 0x80);
 8009216:	2180      	movs	r1, #128	; 0x80
 8009218:	2011      	movs	r0, #17
 800921a:	f000 fa05 	bl	8009628 <si5351_write>
    si5351_write(SI5351_REGISTER_18_CLK2_CONTROL, 0x80);
 800921e:	2180      	movs	r1, #128	; 0x80
 8009220:	2012      	movs	r0, #18
 8009222:	f000 fa01 	bl	8009628 <si5351_write>
    si5351_write(SI5351_REGISTER_19_CLK3_CONTROL, 0x80);
 8009226:	2180      	movs	r1, #128	; 0x80
 8009228:	2013      	movs	r0, #19
 800922a:	f000 f9fd 	bl	8009628 <si5351_write>
    si5351_write(SI5351_REGISTER_20_CLK4_CONTROL, 0x80);
 800922e:	2180      	movs	r1, #128	; 0x80
 8009230:	2014      	movs	r0, #20
 8009232:	f000 f9f9 	bl	8009628 <si5351_write>
    si5351_write(SI5351_REGISTER_21_CLK5_CONTROL, 0x80);
 8009236:	2180      	movs	r1, #128	; 0x80
 8009238:	2015      	movs	r0, #21
 800923a:	f000 f9f5 	bl	8009628 <si5351_write>
    si5351_write(SI5351_REGISTER_22_CLK6_CONTROL, 0x80);
 800923e:	2180      	movs	r1, #128	; 0x80
 8009240:	2016      	movs	r0, #22
 8009242:	f000 f9f1 	bl	8009628 <si5351_write>
    si5351_write(SI5351_REGISTER_23_CLK7_CONTROL, 0x80);
 8009246:	2180      	movs	r1, #128	; 0x80
 8009248:	2017      	movs	r0, #23
 800924a:	f000 f9ed 	bl	8009628 <si5351_write>

    // Set the load capacitance for the XTAL
    si5351CrystalLoad_t crystalLoad = SI5351_CRYSTAL_LOAD_10PF;
 800924e:	23c0      	movs	r3, #192	; 0xc0
 8009250:	73fb      	strb	r3, [r7, #15]
    si5351_write(SI5351_REGISTER_183_CRYSTAL_INTERNAL_LOAD_CAPACITANCE, crystalLoad);
 8009252:	7bfb      	ldrb	r3, [r7, #15]
 8009254:	4619      	mov	r1, r3
 8009256:	20b7      	movs	r0, #183	; 0xb7
 8009258:	f000 f9e6 	bl	8009628 <si5351_write>
}
 800925c:	bf00      	nop
 800925e:	3710      	adds	r7, #16
 8009260:	46bd      	mov	sp, r7
 8009262:	bd80      	pop	{r7, pc}
 8009264:	2000041c 	.word	0x2000041c

08009268 <si5351_SetupPLL>:

// Sets the multiplier for given PLL
void si5351_SetupPLL(si5351PLL_t pll, si5351PLLConfig_t* conf) {
 8009268:	b580      	push	{r7, lr}
 800926a:	b08c      	sub	sp, #48	; 0x30
 800926c:	af02      	add	r7, sp, #8
 800926e:	4603      	mov	r3, r0
 8009270:	6039      	str	r1, [r7, #0]
 8009272:	71fb      	strb	r3, [r7, #7]
    int32_t P1, P2, P3;
    int32_t mult = conf->mult;
 8009274:	683b      	ldr	r3, [r7, #0]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	627b      	str	r3, [r7, #36]	; 0x24
    int32_t num = conf->num;
 800927a:	683b      	ldr	r3, [r7, #0]
 800927c:	685b      	ldr	r3, [r3, #4]
 800927e:	623b      	str	r3, [r7, #32]
    int32_t denom = conf->denom;
 8009280:	683b      	ldr	r3, [r7, #0]
 8009282:	689b      	ldr	r3, [r3, #8]
 8009284:	61fb      	str	r3, [r7, #28]

    P1 = 128 * mult + (128 * num)/denom - 512;
 8009286:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009288:	01da      	lsls	r2, r3, #7
 800928a:	6a3b      	ldr	r3, [r7, #32]
 800928c:	01d9      	lsls	r1, r3, #7
 800928e:	69fb      	ldr	r3, [r7, #28]
 8009290:	fb91 f3f3 	sdiv	r3, r1, r3
 8009294:	4413      	add	r3, r2
 8009296:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
 800929a:	61bb      	str	r3, [r7, #24]
    // P2 = 128 * num - denom * ((128 * num)/denom);
    P2 = (128 * num) % denom;
 800929c:	6a3b      	ldr	r3, [r7, #32]
 800929e:	01db      	lsls	r3, r3, #7
 80092a0:	69fa      	ldr	r2, [r7, #28]
 80092a2:	fb93 f2f2 	sdiv	r2, r3, r2
 80092a6:	69f9      	ldr	r1, [r7, #28]
 80092a8:	fb01 f202 	mul.w	r2, r1, r2
 80092ac:	1a9b      	subs	r3, r3, r2
 80092ae:	617b      	str	r3, [r7, #20]
    P3 = denom;
 80092b0:	69fb      	ldr	r3, [r7, #28]
 80092b2:	613b      	str	r3, [r7, #16]

    // Get the appropriate base address for the PLL registers
    uint8_t baseaddr = (pll == SI5351_PLL_A ? 26 : 34);
 80092b4:	79fb      	ldrb	r3, [r7, #7]
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d101      	bne.n	80092be <si5351_SetupPLL+0x56>
 80092ba:	231a      	movs	r3, #26
 80092bc:	e000      	b.n	80092c0 <si5351_SetupPLL+0x58>
 80092be:	2322      	movs	r3, #34	; 0x22
 80092c0:	73fb      	strb	r3, [r7, #15]
    si5351_writeBulk(baseaddr, P1, P2, P3, 0, 0);
 80092c2:	7bf8      	ldrb	r0, [r7, #15]
 80092c4:	2300      	movs	r3, #0
 80092c6:	9301      	str	r3, [sp, #4]
 80092c8:	2300      	movs	r3, #0
 80092ca:	9300      	str	r3, [sp, #0]
 80092cc:	693b      	ldr	r3, [r7, #16]
 80092ce:	697a      	ldr	r2, [r7, #20]
 80092d0:	69b9      	ldr	r1, [r7, #24]
 80092d2:	f000 f9d1 	bl	8009678 <si5351_writeBulk>

    // Reset both PLLs
    si5351_write(SI5351_REGISTER_177_PLL_RESET, (1<<7) | (1<<5) );
 80092d6:	21a0      	movs	r1, #160	; 0xa0
 80092d8:	20b1      	movs	r0, #177	; 0xb1
 80092da:	f000 f9a5 	bl	8009628 <si5351_write>
}
 80092de:	bf00      	nop
 80092e0:	3728      	adds	r7, #40	; 0x28
 80092e2:	46bd      	mov	sp, r7
 80092e4:	bd80      	pop	{r7, pc}

080092e6 <si5351_SetupOutput>:

// Configures PLL source, drive strength, multisynth divider, Rdivider and phaseOffset.
// Returns 0 on success, != 0 otherwise.
int si5351_SetupOutput(uint8_t output, si5351PLL_t pllSource, si5351DriveStrength_t driveStrength, si5351OutputConfig_t* conf, uint8_t phaseOffset) {
 80092e6:	b580      	push	{r7, lr}
 80092e8:	b08c      	sub	sp, #48	; 0x30
 80092ea:	af02      	add	r7, sp, #8
 80092ec:	603b      	str	r3, [r7, #0]
 80092ee:	4603      	mov	r3, r0
 80092f0:	71fb      	strb	r3, [r7, #7]
 80092f2:	460b      	mov	r3, r1
 80092f4:	71bb      	strb	r3, [r7, #6]
 80092f6:	4613      	mov	r3, r2
 80092f8:	717b      	strb	r3, [r7, #5]
    int32_t div = conf->div;
 80092fa:	683b      	ldr	r3, [r7, #0]
 80092fc:	685b      	ldr	r3, [r3, #4]
 80092fe:	613b      	str	r3, [r7, #16]
    int32_t num = conf->num;
 8009300:	683b      	ldr	r3, [r7, #0]
 8009302:	689b      	ldr	r3, [r3, #8]
 8009304:	60fb      	str	r3, [r7, #12]
    int32_t denom = conf->denom;
 8009306:	683b      	ldr	r3, [r7, #0]
 8009308:	68db      	ldr	r3, [r3, #12]
 800930a:	60bb      	str	r3, [r7, #8]
    uint8_t divBy4 = 0;
 800930c:	2300      	movs	r3, #0
 800930e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    int32_t P1, P2, P3;

    if(output > 2) {
 8009312:	79fb      	ldrb	r3, [r7, #7]
 8009314:	2b02      	cmp	r3, #2
 8009316:	d901      	bls.n	800931c <si5351_SetupOutput+0x36>
        return 1;
 8009318:	2301      	movs	r3, #1
 800931a:	e08d      	b.n	8009438 <si5351_SetupOutput+0x152>
    }

    if((!conf->allowIntegerMode) && ((div < 8) || ((div == 8) && (num == 0)))) {
 800931c:	683b      	ldr	r3, [r7, #0]
 800931e:	781b      	ldrb	r3, [r3, #0]
 8009320:	2b00      	cmp	r3, #0
 8009322:	d10a      	bne.n	800933a <si5351_SetupOutput+0x54>
 8009324:	693b      	ldr	r3, [r7, #16]
 8009326:	2b07      	cmp	r3, #7
 8009328:	dd05      	ble.n	8009336 <si5351_SetupOutput+0x50>
 800932a:	693b      	ldr	r3, [r7, #16]
 800932c:	2b08      	cmp	r3, #8
 800932e:	d104      	bne.n	800933a <si5351_SetupOutput+0x54>
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	2b00      	cmp	r3, #0
 8009334:	d101      	bne.n	800933a <si5351_SetupOutput+0x54>
        // div in { 4, 6, 8 } is possible only in integer mode
        return 2;
 8009336:	2302      	movs	r3, #2
 8009338:	e07e      	b.n	8009438 <si5351_SetupOutput+0x152>
    }

    if(div == 4) {
 800933a:	693b      	ldr	r3, [r7, #16]
 800933c:	2b04      	cmp	r3, #4
 800933e:	d109      	bne.n	8009354 <si5351_SetupOutput+0x6e>
        // special DIVBY4 case, see AN619 4.1.3
        P1 = 0;
 8009340:	2300      	movs	r3, #0
 8009342:	623b      	str	r3, [r7, #32]
        P2 = 0;
 8009344:	2300      	movs	r3, #0
 8009346:	61fb      	str	r3, [r7, #28]
        P3 = 1;
 8009348:	2301      	movs	r3, #1
 800934a:	61bb      	str	r3, [r7, #24]
        divBy4 = 0x3;
 800934c:	2303      	movs	r3, #3
 800934e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009352:	e016      	b.n	8009382 <si5351_SetupOutput+0x9c>
    } else {
        P1 = 128 * div + ((128 * num)/denom) - 512;
 8009354:	693b      	ldr	r3, [r7, #16]
 8009356:	01da      	lsls	r2, r3, #7
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	01d9      	lsls	r1, r3, #7
 800935c:	68bb      	ldr	r3, [r7, #8]
 800935e:	fb91 f3f3 	sdiv	r3, r1, r3
 8009362:	4413      	add	r3, r2
 8009364:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
 8009368:	623b      	str	r3, [r7, #32]
        // P2 = 128 * num - denom * (128 * num)/denom;
        P2 = (128 * num) % denom;
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	01db      	lsls	r3, r3, #7
 800936e:	68ba      	ldr	r2, [r7, #8]
 8009370:	fb93 f2f2 	sdiv	r2, r3, r2
 8009374:	68b9      	ldr	r1, [r7, #8]
 8009376:	fb01 f202 	mul.w	r2, r1, r2
 800937a:	1a9b      	subs	r3, r3, r2
 800937c:	61fb      	str	r3, [r7, #28]
        P3 = denom;
 800937e:	68bb      	ldr	r3, [r7, #8]
 8009380:	61bb      	str	r3, [r7, #24]
    }

    // Get the register addresses for given channel
    uint8_t baseaddr = 0;
 8009382:	2300      	movs	r3, #0
 8009384:	75fb      	strb	r3, [r7, #23]
    uint8_t phaseOffsetRegister = 0;
 8009386:	2300      	movs	r3, #0
 8009388:	75bb      	strb	r3, [r7, #22]
    uint8_t clkControlRegister = 0;
 800938a:	2300      	movs	r3, #0
 800938c:	757b      	strb	r3, [r7, #21]
    switch (output) {
 800938e:	79fb      	ldrb	r3, [r7, #7]
 8009390:	2b02      	cmp	r3, #2
 8009392:	d014      	beq.n	80093be <si5351_SetupOutput+0xd8>
 8009394:	2b02      	cmp	r3, #2
 8009396:	dc19      	bgt.n	80093cc <si5351_SetupOutput+0xe6>
 8009398:	2b00      	cmp	r3, #0
 800939a:	d002      	beq.n	80093a2 <si5351_SetupOutput+0xbc>
 800939c:	2b01      	cmp	r3, #1
 800939e:	d007      	beq.n	80093b0 <si5351_SetupOutput+0xca>
 80093a0:	e014      	b.n	80093cc <si5351_SetupOutput+0xe6>
    case 0:
        baseaddr = SI5351_REGISTER_42_MULTISYNTH0_PARAMETERS_1;
 80093a2:	232a      	movs	r3, #42	; 0x2a
 80093a4:	75fb      	strb	r3, [r7, #23]
        phaseOffsetRegister = SI5351_REGISTER_165_CLK0_INITIAL_PHASE_OFFSET;
 80093a6:	23a5      	movs	r3, #165	; 0xa5
 80093a8:	75bb      	strb	r3, [r7, #22]
        clkControlRegister = SI5351_REGISTER_16_CLK0_CONTROL;
 80093aa:	2310      	movs	r3, #16
 80093ac:	757b      	strb	r3, [r7, #21]
        break;
 80093ae:	e00d      	b.n	80093cc <si5351_SetupOutput+0xe6>
    case 1:
        baseaddr = SI5351_REGISTER_50_MULTISYNTH1_PARAMETERS_1;
 80093b0:	2332      	movs	r3, #50	; 0x32
 80093b2:	75fb      	strb	r3, [r7, #23]
        phaseOffsetRegister = SI5351_REGISTER_166_CLK1_INITIAL_PHASE_OFFSET;
 80093b4:	23a6      	movs	r3, #166	; 0xa6
 80093b6:	75bb      	strb	r3, [r7, #22]
        clkControlRegister = SI5351_REGISTER_17_CLK1_CONTROL;
 80093b8:	2311      	movs	r3, #17
 80093ba:	757b      	strb	r3, [r7, #21]
        break;
 80093bc:	e006      	b.n	80093cc <si5351_SetupOutput+0xe6>
    case 2:
        baseaddr = SI5351_REGISTER_58_MULTISYNTH2_PARAMETERS_1;
 80093be:	233a      	movs	r3, #58	; 0x3a
 80093c0:	75fb      	strb	r3, [r7, #23]
        phaseOffsetRegister = SI5351_REGISTER_167_CLK2_INITIAL_PHASE_OFFSET;
 80093c2:	23a7      	movs	r3, #167	; 0xa7
 80093c4:	75bb      	strb	r3, [r7, #22]
        clkControlRegister = SI5351_REGISTER_18_CLK2_CONTROL;
 80093c6:	2312      	movs	r3, #18
 80093c8:	757b      	strb	r3, [r7, #21]
        break;
 80093ca:	bf00      	nop
    }

    uint8_t clkControl = 0x0C | driveStrength; // clock not inverted, powered up
 80093cc:	797b      	ldrb	r3, [r7, #5]
 80093ce:	f043 030c 	orr.w	r3, r3, #12
 80093d2:	753b      	strb	r3, [r7, #20]
    if(pllSource == SI5351_PLL_B) {
 80093d4:	79bb      	ldrb	r3, [r7, #6]
 80093d6:	2b01      	cmp	r3, #1
 80093d8:	d103      	bne.n	80093e2 <si5351_SetupOutput+0xfc>
        clkControl |= (1 << 5); // Uses PLLB
 80093da:	7d3b      	ldrb	r3, [r7, #20]
 80093dc:	f043 0320 	orr.w	r3, r3, #32
 80093e0:	753b      	strb	r3, [r7, #20]
    }

    if((conf->allowIntegerMode) && ((num == 0)||(div == 4))) {
 80093e2:	683b      	ldr	r3, [r7, #0]
 80093e4:	781b      	ldrb	r3, [r3, #0]
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d009      	beq.n	80093fe <si5351_SetupOutput+0x118>
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d002      	beq.n	80093f6 <si5351_SetupOutput+0x110>
 80093f0:	693b      	ldr	r3, [r7, #16]
 80093f2:	2b04      	cmp	r3, #4
 80093f4:	d103      	bne.n	80093fe <si5351_SetupOutput+0x118>
        // use integer mode
        clkControl |= (1 << 6);
 80093f6:	7d3b      	ldrb	r3, [r7, #20]
 80093f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80093fc:	753b      	strb	r3, [r7, #20]
    }

    si5351_write(clkControlRegister, clkControl);
 80093fe:	7d3a      	ldrb	r2, [r7, #20]
 8009400:	7d7b      	ldrb	r3, [r7, #21]
 8009402:	4611      	mov	r1, r2
 8009404:	4618      	mov	r0, r3
 8009406:	f000 f90f 	bl	8009628 <si5351_write>
    si5351_writeBulk(baseaddr, P1, P2, P3, divBy4, conf->rdiv);
 800940a:	683b      	ldr	r3, [r7, #0]
 800940c:	7c1b      	ldrb	r3, [r3, #16]
 800940e:	7df8      	ldrb	r0, [r7, #23]
 8009410:	9301      	str	r3, [sp, #4]
 8009412:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009416:	9300      	str	r3, [sp, #0]
 8009418:	69bb      	ldr	r3, [r7, #24]
 800941a:	69fa      	ldr	r2, [r7, #28]
 800941c:	6a39      	ldr	r1, [r7, #32]
 800941e:	f000 f92b 	bl	8009678 <si5351_writeBulk>
    si5351_write(phaseOffsetRegister, (phaseOffset & 0x7F));
 8009422:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8009426:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800942a:	b2da      	uxtb	r2, r3
 800942c:	7dbb      	ldrb	r3, [r7, #22]
 800942e:	4611      	mov	r1, r2
 8009430:	4618      	mov	r0, r3
 8009432:	f000 f8f9 	bl	8009628 <si5351_write>

    return 0;
 8009436:	2300      	movs	r3, #0
}
 8009438:	4618      	mov	r0, r3
 800943a:	3728      	adds	r7, #40	; 0x28
 800943c:	46bd      	mov	sp, r7
 800943e:	bd80      	pop	{r7, pc}

08009440 <si5351_Calc>:

// Calculates PLL, MS and RDiv settings for given Fclk in [8_000, 160_000_000] range.
// The actual frequency will differ less than 6 Hz from given Fclk, assuming `correction` is right.
void si5351_Calc(int32_t Fclk, si5351PLLConfig_t* pll_conf, si5351OutputConfig_t* out_conf) {
 8009440:	b480      	push	{r7}
 8009442:	b08f      	sub	sp, #60	; 0x3c
 8009444:	af00      	add	r7, sp, #0
 8009446:	60f8      	str	r0, [r7, #12]
 8009448:	60b9      	str	r1, [r7, #8]
 800944a:	607a      	str	r2, [r7, #4]
    if(Fclk < 8000) Fclk = 8000;
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8009452:	da03      	bge.n	800945c <si5351_Calc+0x1c>
 8009454:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 8009458:	60fb      	str	r3, [r7, #12]
 800945a:	e005      	b.n	8009468 <si5351_Calc+0x28>
    else if(Fclk > 160000000) Fclk = 160000000;
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	4a4f      	ldr	r2, [pc, #316]	; (800959c <si5351_Calc+0x15c>)
 8009460:	4293      	cmp	r3, r2
 8009462:	dd01      	ble.n	8009468 <si5351_Calc+0x28>
 8009464:	4b4d      	ldr	r3, [pc, #308]	; (800959c <si5351_Calc+0x15c>)
 8009466:	60fb      	str	r3, [r7, #12]

    out_conf->allowIntegerMode = 1;
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	2201      	movs	r2, #1
 800946c:	701a      	strb	r2, [r3, #0]

    if(Fclk < 1000000) {
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	4a4b      	ldr	r2, [pc, #300]	; (80095a0 <si5351_Calc+0x160>)
 8009472:	4293      	cmp	r3, r2
 8009474:	dc06      	bgt.n	8009484 <si5351_Calc+0x44>
        // For frequencies in [8_000, 500_000] range we can use si5351_Calc(Fclk*64, ...) and SI5351_R_DIV_64.
        // In practice it's worth doing for any frequency below 1 MHz, since it reduces the error.
        Fclk *= 64;
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	019b      	lsls	r3, r3, #6
 800947a:	60fb      	str	r3, [r7, #12]
        out_conf->rdiv = SI5351_R_DIV_64;
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	2206      	movs	r2, #6
 8009480:	741a      	strb	r2, [r3, #16]
 8009482:	e002      	b.n	800948a <si5351_Calc+0x4a>
    } else {
        out_conf->rdiv = SI5351_R_DIV_1;
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	2200      	movs	r2, #0
 8009488:	741a      	strb	r2, [r3, #16]
    }

    // Apply correction, _after_ determining rdiv.
    Fclk = Fclk - ((Fclk/1000000)*si5351Correction)/100;
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	4a45      	ldr	r2, [pc, #276]	; (80095a4 <si5351_Calc+0x164>)
 800948e:	fb82 1203 	smull	r1, r2, r2, r3
 8009492:	1492      	asrs	r2, r2, #18
 8009494:	17db      	asrs	r3, r3, #31
 8009496:	1ad3      	subs	r3, r2, r3
 8009498:	4a43      	ldr	r2, [pc, #268]	; (80095a8 <si5351_Calc+0x168>)
 800949a:	6812      	ldr	r2, [r2, #0]
 800949c:	fb02 f303 	mul.w	r3, r2, r3
 80094a0:	4a42      	ldr	r2, [pc, #264]	; (80095ac <si5351_Calc+0x16c>)
 80094a2:	fb82 1203 	smull	r1, r2, r2, r3
 80094a6:	1152      	asrs	r2, r2, #5
 80094a8:	17db      	asrs	r3, r3, #31
 80094aa:	1a9b      	subs	r3, r3, r2
 80094ac:	68fa      	ldr	r2, [r7, #12]
 80094ae:	4413      	add	r3, r2
 80094b0:	60fb      	str	r3, [r7, #12]
    // b,c,y,z <= 2**20
    // c, z != 0
    // For any Fclk in [500K, 160MHz] this algorithm finds a solution
    // such as abs(Ffound - Fclk) <= 6 Hz

    const int32_t Fxtal = 25000000;
 80094b2:	4b3f      	ldr	r3, [pc, #252]	; (80095b0 <si5351_Calc+0x170>)
 80094b4:	61fb      	str	r3, [r7, #28]
    int32_t a, b, c, x, y, z, t;

    if(Fclk < 81000000) {
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	4a3e      	ldr	r2, [pc, #248]	; (80095b4 <si5351_Calc+0x174>)
 80094ba:	4293      	cmp	r3, r2
 80094bc:	dc22      	bgt.n	8009504 <si5351_Calc+0xc4>
        // Valid for Fclk in 0.5..112.5 MHz range
        // However an error is > 6 Hz above 81 MHz
        a = 36; // PLL runs @ 900 MHz
 80094be:	2324      	movs	r3, #36	; 0x24
 80094c0:	637b      	str	r3, [r7, #52]	; 0x34
        b = 0;
 80094c2:	2300      	movs	r3, #0
 80094c4:	633b      	str	r3, [r7, #48]	; 0x30
        c = 1;
 80094c6:	2301      	movs	r3, #1
 80094c8:	62fb      	str	r3, [r7, #44]	; 0x2c
        int32_t Fpll = 900000000;
 80094ca:	4b3b      	ldr	r3, [pc, #236]	; (80095b8 <si5351_Calc+0x178>)
 80094cc:	613b      	str	r3, [r7, #16]
        x = Fpll/Fclk;
 80094ce:	693a      	ldr	r2, [r7, #16]
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	fb92 f3f3 	sdiv	r3, r2, r3
 80094d6:	62bb      	str	r3, [r7, #40]	; 0x28
        t = (Fclk >> 20) + 1;
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	151b      	asrs	r3, r3, #20
 80094dc:	3301      	adds	r3, #1
 80094de:	617b      	str	r3, [r7, #20]
        y = (Fpll % Fclk) / t;
 80094e0:	693b      	ldr	r3, [r7, #16]
 80094e2:	68fa      	ldr	r2, [r7, #12]
 80094e4:	fb93 f2f2 	sdiv	r2, r3, r2
 80094e8:	68f9      	ldr	r1, [r7, #12]
 80094ea:	fb01 f202 	mul.w	r2, r1, r2
 80094ee:	1a9a      	subs	r2, r3, r2
 80094f0:	697b      	ldr	r3, [r7, #20]
 80094f2:	fb92 f3f3 	sdiv	r3, r2, r3
 80094f6:	627b      	str	r3, [r7, #36]	; 0x24
        z = Fclk / t;
 80094f8:	68fa      	ldr	r2, [r7, #12]
 80094fa:	697b      	ldr	r3, [r7, #20]
 80094fc:	fb92 f3f3 	sdiv	r3, r2, r3
 8009500:	623b      	str	r3, [r7, #32]
 8009502:	e032      	b.n	800956a <si5351_Calc+0x12a>
    } else {
        // Valid for Fclk in 75..160 MHz range
        if(Fclk >= 150000000) {
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	4a2d      	ldr	r2, [pc, #180]	; (80095bc <si5351_Calc+0x17c>)
 8009508:	4293      	cmp	r3, r2
 800950a:	dd02      	ble.n	8009512 <si5351_Calc+0xd2>
            x = 4;
 800950c:	2304      	movs	r3, #4
 800950e:	62bb      	str	r3, [r7, #40]	; 0x28
 8009510:	e008      	b.n	8009524 <si5351_Calc+0xe4>
        } else if (Fclk >= 100000000) {
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	4a2a      	ldr	r2, [pc, #168]	; (80095c0 <si5351_Calc+0x180>)
 8009516:	4293      	cmp	r3, r2
 8009518:	dd02      	ble.n	8009520 <si5351_Calc+0xe0>
            x = 6;
 800951a:	2306      	movs	r3, #6
 800951c:	62bb      	str	r3, [r7, #40]	; 0x28
 800951e:	e001      	b.n	8009524 <si5351_Calc+0xe4>
        } else {
            x = 8;
 8009520:	2308      	movs	r3, #8
 8009522:	62bb      	str	r3, [r7, #40]	; 0x28
        }
        y = 0;
 8009524:	2300      	movs	r3, #0
 8009526:	627b      	str	r3, [r7, #36]	; 0x24
        z = 1;
 8009528:	2301      	movs	r3, #1
 800952a:	623b      	str	r3, [r7, #32]
        
        int32_t numerator = x*Fclk;
 800952c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800952e:	68fa      	ldr	r2, [r7, #12]
 8009530:	fb02 f303 	mul.w	r3, r2, r3
 8009534:	61bb      	str	r3, [r7, #24]
        a = numerator/Fxtal;
 8009536:	69ba      	ldr	r2, [r7, #24]
 8009538:	69fb      	ldr	r3, [r7, #28]
 800953a:	fb92 f3f3 	sdiv	r3, r2, r3
 800953e:	637b      	str	r3, [r7, #52]	; 0x34
        t = (Fxtal >> 20) + 1;
 8009540:	69fb      	ldr	r3, [r7, #28]
 8009542:	151b      	asrs	r3, r3, #20
 8009544:	3301      	adds	r3, #1
 8009546:	617b      	str	r3, [r7, #20]
        b = (numerator % Fxtal) / t;
 8009548:	69bb      	ldr	r3, [r7, #24]
 800954a:	69fa      	ldr	r2, [r7, #28]
 800954c:	fb93 f2f2 	sdiv	r2, r3, r2
 8009550:	69f9      	ldr	r1, [r7, #28]
 8009552:	fb01 f202 	mul.w	r2, r1, r2
 8009556:	1a9a      	subs	r2, r3, r2
 8009558:	697b      	ldr	r3, [r7, #20]
 800955a:	fb92 f3f3 	sdiv	r3, r2, r3
 800955e:	633b      	str	r3, [r7, #48]	; 0x30
        c = Fxtal / t;
 8009560:	69fa      	ldr	r2, [r7, #28]
 8009562:	697b      	ldr	r3, [r7, #20]
 8009564:	fb92 f3f3 	sdiv	r3, r2, r3
 8009568:	62fb      	str	r3, [r7, #44]	; 0x2c
    }

    pll_conf->mult = a;
 800956a:	68bb      	ldr	r3, [r7, #8]
 800956c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800956e:	601a      	str	r2, [r3, #0]
    pll_conf->num = b;
 8009570:	68bb      	ldr	r3, [r7, #8]
 8009572:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009574:	605a      	str	r2, [r3, #4]
    pll_conf->denom = c;
 8009576:	68bb      	ldr	r3, [r7, #8]
 8009578:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800957a:	609a      	str	r2, [r3, #8]
    out_conf->div = x;
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009580:	605a      	str	r2, [r3, #4]
    out_conf->num = y;
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009586:	609a      	str	r2, [r3, #8]
    out_conf->denom = z;
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	6a3a      	ldr	r2, [r7, #32]
 800958c:	60da      	str	r2, [r3, #12]
}
 800958e:	bf00      	nop
 8009590:	373c      	adds	r7, #60	; 0x3c
 8009592:	46bd      	mov	sp, r7
 8009594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009598:	4770      	bx	lr
 800959a:	bf00      	nop
 800959c:	09896800 	.word	0x09896800
 80095a0:	000f423f 	.word	0x000f423f
 80095a4:	431bde83 	.word	0x431bde83
 80095a8:	2000041c 	.word	0x2000041c
 80095ac:	51eb851f 	.word	0x51eb851f
 80095b0:	017d7840 	.word	0x017d7840
 80095b4:	04d3f63f 	.word	0x04d3f63f
 80095b8:	35a4e900 	.word	0x35a4e900
 80095bc:	08f0d17f 	.word	0x08f0d17f
 80095c0:	05f5e0ff 	.word	0x05f5e0ff

080095c4 <si5351_SetupCLK0>:
    pll_conf->num = (Fpll % Fxtal) / 24;
    pll_conf->denom = Fxtal / 24; // denom can't exceed 0xFFFFF
}

// Setup CLK0 for given frequency and drive strength. Use PLLA.
void si5351_SetupCLK0(int32_t Fclk, si5351DriveStrength_t driveStrength) {
 80095c4:	b580      	push	{r7, lr}
 80095c6:	b08c      	sub	sp, #48	; 0x30
 80095c8:	af02      	add	r7, sp, #8
 80095ca:	6078      	str	r0, [r7, #4]
 80095cc:	460b      	mov	r3, r1
 80095ce:	70fb      	strb	r3, [r7, #3]
	si5351PLLConfig_t pll_conf;
	si5351OutputConfig_t out_conf;

	si5351_Calc(Fclk, &pll_conf, &out_conf);
 80095d0:	f107 0208 	add.w	r2, r7, #8
 80095d4:	f107 031c 	add.w	r3, r7, #28
 80095d8:	4619      	mov	r1, r3
 80095da:	6878      	ldr	r0, [r7, #4]
 80095dc:	f7ff ff30 	bl	8009440 <si5351_Calc>
	si5351_SetupPLL(SI5351_PLL_A, &pll_conf);
 80095e0:	f107 031c 	add.w	r3, r7, #28
 80095e4:	4619      	mov	r1, r3
 80095e6:	2000      	movs	r0, #0
 80095e8:	f7ff fe3e 	bl	8009268 <si5351_SetupPLL>
	si5351_SetupOutput(0, SI5351_PLL_A, driveStrength, &out_conf, 0);
 80095ec:	f107 0308 	add.w	r3, r7, #8
 80095f0:	78fa      	ldrb	r2, [r7, #3]
 80095f2:	2100      	movs	r1, #0
 80095f4:	9100      	str	r1, [sp, #0]
 80095f6:	2100      	movs	r1, #0
 80095f8:	2000      	movs	r0, #0
 80095fa:	f7ff fe74 	bl	80092e6 <si5351_SetupOutput>
}
 80095fe:	bf00      	nop
 8009600:	3728      	adds	r7, #40	; 0x28
 8009602:	46bd      	mov	sp, r7
 8009604:	bd80      	pop	{r7, pc}

08009606 <si5351_EnableOutputs>:

// Enables or disables outputs depending on provided bitmask.
// Examples:
// si5351_EnableOutputs(1 << 0) enables CLK0 and disables CLK1 and CLK2
// si5351_EnableOutputs((1 << 2) | (1 << 0)) enables CLK0 and CLK2 and disables CLK1
void si5351_EnableOutputs(uint8_t enabled) {
 8009606:	b580      	push	{r7, lr}
 8009608:	b082      	sub	sp, #8
 800960a:	af00      	add	r7, sp, #0
 800960c:	4603      	mov	r3, r0
 800960e:	71fb      	strb	r3, [r7, #7]
    si5351_write(SI5351_REGISTER_3_OUTPUT_ENABLE_CONTROL, ~enabled);
 8009610:	79fb      	ldrb	r3, [r7, #7]
 8009612:	43db      	mvns	r3, r3
 8009614:	b2db      	uxtb	r3, r3
 8009616:	4619      	mov	r1, r3
 8009618:	2003      	movs	r0, #3
 800961a:	f000 f805 	bl	8009628 <si5351_write>
}
 800961e:	bf00      	nop
 8009620:	3708      	adds	r7, #8
 8009622:	46bd      	mov	sp, r7
 8009624:	bd80      	pop	{r7, pc}
	...

08009628 <si5351_write>:

// Writes an 8 bit value of a register over I2C.
void si5351_write(uint8_t reg, uint8_t value) {
 8009628:	b580      	push	{r7, lr}
 800962a:	b086      	sub	sp, #24
 800962c:	af04      	add	r7, sp, #16
 800962e:	4603      	mov	r3, r0
 8009630:	460a      	mov	r2, r1
 8009632:	71fb      	strb	r3, [r7, #7]
 8009634:	4613      	mov	r3, r2
 8009636:	71bb      	strb	r3, [r7, #6]
    while (HAL_I2C_IsDeviceReady(&I2C_HANDLE, (uint16_t)(SI5351_ADDRESS<<1), 3, HAL_MAX_DELAY) != HAL_OK) { }
 8009638:	bf00      	nop
 800963a:	f04f 33ff 	mov.w	r3, #4294967295
 800963e:	2203      	movs	r2, #3
 8009640:	21c0      	movs	r1, #192	; 0xc0
 8009642:	480c      	ldr	r0, [pc, #48]	; (8009674 <si5351_write+0x4c>)
 8009644:	f7f9 f9da 	bl	80029fc <HAL_I2C_IsDeviceReady>
 8009648:	4603      	mov	r3, r0
 800964a:	2b00      	cmp	r3, #0
 800964c:	d1f5      	bne.n	800963a <si5351_write+0x12>

    HAL_I2C_Mem_Write(&I2C_HANDLE,                  // i2c handle
 800964e:	79fb      	ldrb	r3, [r7, #7]
 8009650:	b29a      	uxth	r2, r3
 8009652:	f04f 33ff 	mov.w	r3, #4294967295
 8009656:	9302      	str	r3, [sp, #8]
 8009658:	2301      	movs	r3, #1
 800965a:	9301      	str	r3, [sp, #4]
 800965c:	1dbb      	adds	r3, r7, #6
 800965e:	9300      	str	r3, [sp, #0]
 8009660:	2301      	movs	r3, #1
 8009662:	21c0      	movs	r1, #192	; 0xc0
 8009664:	4803      	ldr	r0, [pc, #12]	; (8009674 <si5351_write+0x4c>)
 8009666:	f7f9 f8c3 	bl	80027f0 <HAL_I2C_Mem_Write>
                      (uint8_t)reg,                 // register address
                      I2C_MEMADD_SIZE_8BIT,         // si5351 uses 8bit register addresses
                      (uint8_t*)(&value),           // write returned data to this variable
                      1,                            // how many bytes to expect returned
                      HAL_MAX_DELAY);               // timeout
}
 800966a:	bf00      	nop
 800966c:	3708      	adds	r7, #8
 800966e:	46bd      	mov	sp, r7
 8009670:	bd80      	pop	{r7, pc}
 8009672:	bf00      	nop
 8009674:	20000210 	.word	0x20000210

08009678 <si5351_writeBulk>:

// Common code for _SetupPLL and _SetupOutput
void si5351_writeBulk(uint8_t baseaddr, int32_t P1, int32_t P2, int32_t P3, uint8_t divBy4, si5351RDiv_t rdiv) {
 8009678:	b580      	push	{r7, lr}
 800967a:	b084      	sub	sp, #16
 800967c:	af00      	add	r7, sp, #0
 800967e:	60b9      	str	r1, [r7, #8]
 8009680:	607a      	str	r2, [r7, #4]
 8009682:	603b      	str	r3, [r7, #0]
 8009684:	4603      	mov	r3, r0
 8009686:	73fb      	strb	r3, [r7, #15]
    si5351_write(baseaddr,   (P3 >> 8) & 0xFF);
 8009688:	683b      	ldr	r3, [r7, #0]
 800968a:	121b      	asrs	r3, r3, #8
 800968c:	b2da      	uxtb	r2, r3
 800968e:	7bfb      	ldrb	r3, [r7, #15]
 8009690:	4611      	mov	r1, r2
 8009692:	4618      	mov	r0, r3
 8009694:	f7ff ffc8 	bl	8009628 <si5351_write>
    si5351_write(baseaddr+1, P3 & 0xFF);
 8009698:	7bfb      	ldrb	r3, [r7, #15]
 800969a:	3301      	adds	r3, #1
 800969c:	b2db      	uxtb	r3, r3
 800969e:	683a      	ldr	r2, [r7, #0]
 80096a0:	b2d2      	uxtb	r2, r2
 80096a2:	4611      	mov	r1, r2
 80096a4:	4618      	mov	r0, r3
 80096a6:	f7ff ffbf 	bl	8009628 <si5351_write>
    si5351_write(baseaddr+2, ((P1 >> 16) & 0x3) | ((divBy4 & 0x3) << 2) | ((rdiv & 0x7) << 4));
 80096aa:	7bfb      	ldrb	r3, [r7, #15]
 80096ac:	3302      	adds	r3, #2
 80096ae:	b2d8      	uxtb	r0, r3
 80096b0:	68bb      	ldr	r3, [r7, #8]
 80096b2:	141b      	asrs	r3, r3, #16
 80096b4:	b25b      	sxtb	r3, r3
 80096b6:	f003 0303 	and.w	r3, r3, #3
 80096ba:	b25a      	sxtb	r2, r3
 80096bc:	7e3b      	ldrb	r3, [r7, #24]
 80096be:	009b      	lsls	r3, r3, #2
 80096c0:	b25b      	sxtb	r3, r3
 80096c2:	f003 030c 	and.w	r3, r3, #12
 80096c6:	b25b      	sxtb	r3, r3
 80096c8:	4313      	orrs	r3, r2
 80096ca:	b25a      	sxtb	r2, r3
 80096cc:	7f3b      	ldrb	r3, [r7, #28]
 80096ce:	011b      	lsls	r3, r3, #4
 80096d0:	b25b      	sxtb	r3, r3
 80096d2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80096d6:	b25b      	sxtb	r3, r3
 80096d8:	4313      	orrs	r3, r2
 80096da:	b25b      	sxtb	r3, r3
 80096dc:	b2db      	uxtb	r3, r3
 80096de:	4619      	mov	r1, r3
 80096e0:	f7ff ffa2 	bl	8009628 <si5351_write>
    si5351_write(baseaddr+3, (P1 >> 8) & 0xFF);
 80096e4:	7bfb      	ldrb	r3, [r7, #15]
 80096e6:	3303      	adds	r3, #3
 80096e8:	b2da      	uxtb	r2, r3
 80096ea:	68bb      	ldr	r3, [r7, #8]
 80096ec:	121b      	asrs	r3, r3, #8
 80096ee:	b2db      	uxtb	r3, r3
 80096f0:	4619      	mov	r1, r3
 80096f2:	4610      	mov	r0, r2
 80096f4:	f7ff ff98 	bl	8009628 <si5351_write>
    si5351_write(baseaddr+4, P1 & 0xFF);
 80096f8:	7bfb      	ldrb	r3, [r7, #15]
 80096fa:	3304      	adds	r3, #4
 80096fc:	b2db      	uxtb	r3, r3
 80096fe:	68ba      	ldr	r2, [r7, #8]
 8009700:	b2d2      	uxtb	r2, r2
 8009702:	4611      	mov	r1, r2
 8009704:	4618      	mov	r0, r3
 8009706:	f7ff ff8f 	bl	8009628 <si5351_write>
    si5351_write(baseaddr+5, ((P3 >> 12) & 0xF0) | ((P2 >> 16) & 0xF));
 800970a:	7bfb      	ldrb	r3, [r7, #15]
 800970c:	3305      	adds	r3, #5
 800970e:	b2d8      	uxtb	r0, r3
 8009710:	683b      	ldr	r3, [r7, #0]
 8009712:	131b      	asrs	r3, r3, #12
 8009714:	b25b      	sxtb	r3, r3
 8009716:	f023 030f 	bic.w	r3, r3, #15
 800971a:	b25a      	sxtb	r2, r3
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	141b      	asrs	r3, r3, #16
 8009720:	b25b      	sxtb	r3, r3
 8009722:	f003 030f 	and.w	r3, r3, #15
 8009726:	b25b      	sxtb	r3, r3
 8009728:	4313      	orrs	r3, r2
 800972a:	b25b      	sxtb	r3, r3
 800972c:	b2db      	uxtb	r3, r3
 800972e:	4619      	mov	r1, r3
 8009730:	f7ff ff7a 	bl	8009628 <si5351_write>
    si5351_write(baseaddr+6, (P2 >> 8) & 0xFF);
 8009734:	7bfb      	ldrb	r3, [r7, #15]
 8009736:	3306      	adds	r3, #6
 8009738:	b2da      	uxtb	r2, r3
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	121b      	asrs	r3, r3, #8
 800973e:	b2db      	uxtb	r3, r3
 8009740:	4619      	mov	r1, r3
 8009742:	4610      	mov	r0, r2
 8009744:	f7ff ff70 	bl	8009628 <si5351_write>
    si5351_write(baseaddr+7, P2 & 0xFF);
 8009748:	7bfb      	ldrb	r3, [r7, #15]
 800974a:	3307      	adds	r3, #7
 800974c:	b2db      	uxtb	r3, r3
 800974e:	687a      	ldr	r2, [r7, #4]
 8009750:	b2d2      	uxtb	r2, r2
 8009752:	4611      	mov	r1, r2
 8009754:	4618      	mov	r0, r3
 8009756:	f7ff ff67 	bl	8009628 <si5351_write>
}
 800975a:	bf00      	nop
 800975c:	3710      	adds	r7, #16
 800975e:	46bd      	mov	sp, r7
 8009760:	bd80      	pop	{r7, pc}
	...

08009764 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009764:	b580      	push	{r7, lr}
 8009766:	b084      	sub	sp, #16
 8009768:	af00      	add	r7, sp, #0
 800976a:	6078      	str	r0, [r7, #4]
 800976c:	460b      	mov	r3, r1
 800976e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8009770:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8009774:	f005 fab0 	bl	800ecd8 <USBD_static_malloc>
 8009778:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800977a:	68fb      	ldr	r3, [r7, #12]
 800977c:	2b00      	cmp	r3, #0
 800977e:	d109      	bne.n	8009794 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	32b0      	adds	r2, #176	; 0xb0
 800978a:	2100      	movs	r1, #0
 800978c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8009790:	2302      	movs	r3, #2
 8009792:	e0d4      	b.n	800993e <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8009794:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8009798:	2100      	movs	r1, #0
 800979a:	68f8      	ldr	r0, [r7, #12]
 800979c:	f005 fb2a 	bl	800edf4 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	32b0      	adds	r2, #176	; 0xb0
 80097aa:	68f9      	ldr	r1, [r7, #12]
 80097ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	32b0      	adds	r2, #176	; 0xb0
 80097ba:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	7c1b      	ldrb	r3, [r3, #16]
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d138      	bne.n	800983e <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80097cc:	4b5e      	ldr	r3, [pc, #376]	; (8009948 <USBD_CDC_Init+0x1e4>)
 80097ce:	7819      	ldrb	r1, [r3, #0]
 80097d0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80097d4:	2202      	movs	r2, #2
 80097d6:	6878      	ldr	r0, [r7, #4]
 80097d8:	f005 f95b 	bl	800ea92 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80097dc:	4b5a      	ldr	r3, [pc, #360]	; (8009948 <USBD_CDC_Init+0x1e4>)
 80097de:	781b      	ldrb	r3, [r3, #0]
 80097e0:	f003 020f 	and.w	r2, r3, #15
 80097e4:	6879      	ldr	r1, [r7, #4]
 80097e6:	4613      	mov	r3, r2
 80097e8:	009b      	lsls	r3, r3, #2
 80097ea:	4413      	add	r3, r2
 80097ec:	009b      	lsls	r3, r3, #2
 80097ee:	440b      	add	r3, r1
 80097f0:	3324      	adds	r3, #36	; 0x24
 80097f2:	2201      	movs	r2, #1
 80097f4:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80097f6:	4b55      	ldr	r3, [pc, #340]	; (800994c <USBD_CDC_Init+0x1e8>)
 80097f8:	7819      	ldrb	r1, [r3, #0]
 80097fa:	f44f 7300 	mov.w	r3, #512	; 0x200
 80097fe:	2202      	movs	r2, #2
 8009800:	6878      	ldr	r0, [r7, #4]
 8009802:	f005 f946 	bl	800ea92 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8009806:	4b51      	ldr	r3, [pc, #324]	; (800994c <USBD_CDC_Init+0x1e8>)
 8009808:	781b      	ldrb	r3, [r3, #0]
 800980a:	f003 020f 	and.w	r2, r3, #15
 800980e:	6879      	ldr	r1, [r7, #4]
 8009810:	4613      	mov	r3, r2
 8009812:	009b      	lsls	r3, r3, #2
 8009814:	4413      	add	r3, r2
 8009816:	009b      	lsls	r3, r3, #2
 8009818:	440b      	add	r3, r1
 800981a:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800981e:	2201      	movs	r2, #1
 8009820:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8009822:	4b4b      	ldr	r3, [pc, #300]	; (8009950 <USBD_CDC_Init+0x1ec>)
 8009824:	781b      	ldrb	r3, [r3, #0]
 8009826:	f003 020f 	and.w	r2, r3, #15
 800982a:	6879      	ldr	r1, [r7, #4]
 800982c:	4613      	mov	r3, r2
 800982e:	009b      	lsls	r3, r3, #2
 8009830:	4413      	add	r3, r2
 8009832:	009b      	lsls	r3, r3, #2
 8009834:	440b      	add	r3, r1
 8009836:	3326      	adds	r3, #38	; 0x26
 8009838:	2210      	movs	r2, #16
 800983a:	801a      	strh	r2, [r3, #0]
 800983c:	e035      	b.n	80098aa <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800983e:	4b42      	ldr	r3, [pc, #264]	; (8009948 <USBD_CDC_Init+0x1e4>)
 8009840:	7819      	ldrb	r1, [r3, #0]
 8009842:	2340      	movs	r3, #64	; 0x40
 8009844:	2202      	movs	r2, #2
 8009846:	6878      	ldr	r0, [r7, #4]
 8009848:	f005 f923 	bl	800ea92 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800984c:	4b3e      	ldr	r3, [pc, #248]	; (8009948 <USBD_CDC_Init+0x1e4>)
 800984e:	781b      	ldrb	r3, [r3, #0]
 8009850:	f003 020f 	and.w	r2, r3, #15
 8009854:	6879      	ldr	r1, [r7, #4]
 8009856:	4613      	mov	r3, r2
 8009858:	009b      	lsls	r3, r3, #2
 800985a:	4413      	add	r3, r2
 800985c:	009b      	lsls	r3, r3, #2
 800985e:	440b      	add	r3, r1
 8009860:	3324      	adds	r3, #36	; 0x24
 8009862:	2201      	movs	r2, #1
 8009864:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8009866:	4b39      	ldr	r3, [pc, #228]	; (800994c <USBD_CDC_Init+0x1e8>)
 8009868:	7819      	ldrb	r1, [r3, #0]
 800986a:	2340      	movs	r3, #64	; 0x40
 800986c:	2202      	movs	r2, #2
 800986e:	6878      	ldr	r0, [r7, #4]
 8009870:	f005 f90f 	bl	800ea92 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8009874:	4b35      	ldr	r3, [pc, #212]	; (800994c <USBD_CDC_Init+0x1e8>)
 8009876:	781b      	ldrb	r3, [r3, #0]
 8009878:	f003 020f 	and.w	r2, r3, #15
 800987c:	6879      	ldr	r1, [r7, #4]
 800987e:	4613      	mov	r3, r2
 8009880:	009b      	lsls	r3, r3, #2
 8009882:	4413      	add	r3, r2
 8009884:	009b      	lsls	r3, r3, #2
 8009886:	440b      	add	r3, r1
 8009888:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800988c:	2201      	movs	r2, #1
 800988e:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8009890:	4b2f      	ldr	r3, [pc, #188]	; (8009950 <USBD_CDC_Init+0x1ec>)
 8009892:	781b      	ldrb	r3, [r3, #0]
 8009894:	f003 020f 	and.w	r2, r3, #15
 8009898:	6879      	ldr	r1, [r7, #4]
 800989a:	4613      	mov	r3, r2
 800989c:	009b      	lsls	r3, r3, #2
 800989e:	4413      	add	r3, r2
 80098a0:	009b      	lsls	r3, r3, #2
 80098a2:	440b      	add	r3, r1
 80098a4:	3326      	adds	r3, #38	; 0x26
 80098a6:	2210      	movs	r2, #16
 80098a8:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80098aa:	4b29      	ldr	r3, [pc, #164]	; (8009950 <USBD_CDC_Init+0x1ec>)
 80098ac:	7819      	ldrb	r1, [r3, #0]
 80098ae:	2308      	movs	r3, #8
 80098b0:	2203      	movs	r2, #3
 80098b2:	6878      	ldr	r0, [r7, #4]
 80098b4:	f005 f8ed 	bl	800ea92 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80098b8:	4b25      	ldr	r3, [pc, #148]	; (8009950 <USBD_CDC_Init+0x1ec>)
 80098ba:	781b      	ldrb	r3, [r3, #0]
 80098bc:	f003 020f 	and.w	r2, r3, #15
 80098c0:	6879      	ldr	r1, [r7, #4]
 80098c2:	4613      	mov	r3, r2
 80098c4:	009b      	lsls	r3, r3, #2
 80098c6:	4413      	add	r3, r2
 80098c8:	009b      	lsls	r3, r3, #2
 80098ca:	440b      	add	r3, r1
 80098cc:	3324      	adds	r3, #36	; 0x24
 80098ce:	2201      	movs	r2, #1
 80098d0:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	2200      	movs	r2, #0
 80098d6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80098e0:	687a      	ldr	r2, [r7, #4]
 80098e2:	33b0      	adds	r3, #176	; 0xb0
 80098e4:	009b      	lsls	r3, r3, #2
 80098e6:	4413      	add	r3, r2
 80098e8:	685b      	ldr	r3, [r3, #4]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	2200      	movs	r2, #0
 80098f2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	2200      	movs	r2, #0
 80098fa:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8009904:	2b00      	cmp	r3, #0
 8009906:	d101      	bne.n	800990c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8009908:	2302      	movs	r3, #2
 800990a:	e018      	b.n	800993e <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	7c1b      	ldrb	r3, [r3, #16]
 8009910:	2b00      	cmp	r3, #0
 8009912:	d10a      	bne.n	800992a <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009914:	4b0d      	ldr	r3, [pc, #52]	; (800994c <USBD_CDC_Init+0x1e8>)
 8009916:	7819      	ldrb	r1, [r3, #0]
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800991e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009922:	6878      	ldr	r0, [r7, #4]
 8009924:	f005 f9a4 	bl	800ec70 <USBD_LL_PrepareReceive>
 8009928:	e008      	b.n	800993c <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800992a:	4b08      	ldr	r3, [pc, #32]	; (800994c <USBD_CDC_Init+0x1e8>)
 800992c:	7819      	ldrb	r1, [r3, #0]
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009934:	2340      	movs	r3, #64	; 0x40
 8009936:	6878      	ldr	r0, [r7, #4]
 8009938:	f005 f99a 	bl	800ec70 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800993c:	2300      	movs	r3, #0
}
 800993e:	4618      	mov	r0, r3
 8009940:	3710      	adds	r7, #16
 8009942:	46bd      	mov	sp, r7
 8009944:	bd80      	pop	{r7, pc}
 8009946:	bf00      	nop
 8009948:	200000f7 	.word	0x200000f7
 800994c:	200000f8 	.word	0x200000f8
 8009950:	200000f9 	.word	0x200000f9

08009954 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009954:	b580      	push	{r7, lr}
 8009956:	b082      	sub	sp, #8
 8009958:	af00      	add	r7, sp, #0
 800995a:	6078      	str	r0, [r7, #4]
 800995c:	460b      	mov	r3, r1
 800995e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8009960:	4b3a      	ldr	r3, [pc, #232]	; (8009a4c <USBD_CDC_DeInit+0xf8>)
 8009962:	781b      	ldrb	r3, [r3, #0]
 8009964:	4619      	mov	r1, r3
 8009966:	6878      	ldr	r0, [r7, #4]
 8009968:	f005 f8b9 	bl	800eade <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800996c:	4b37      	ldr	r3, [pc, #220]	; (8009a4c <USBD_CDC_DeInit+0xf8>)
 800996e:	781b      	ldrb	r3, [r3, #0]
 8009970:	f003 020f 	and.w	r2, r3, #15
 8009974:	6879      	ldr	r1, [r7, #4]
 8009976:	4613      	mov	r3, r2
 8009978:	009b      	lsls	r3, r3, #2
 800997a:	4413      	add	r3, r2
 800997c:	009b      	lsls	r3, r3, #2
 800997e:	440b      	add	r3, r1
 8009980:	3324      	adds	r3, #36	; 0x24
 8009982:	2200      	movs	r2, #0
 8009984:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8009986:	4b32      	ldr	r3, [pc, #200]	; (8009a50 <USBD_CDC_DeInit+0xfc>)
 8009988:	781b      	ldrb	r3, [r3, #0]
 800998a:	4619      	mov	r1, r3
 800998c:	6878      	ldr	r0, [r7, #4]
 800998e:	f005 f8a6 	bl	800eade <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8009992:	4b2f      	ldr	r3, [pc, #188]	; (8009a50 <USBD_CDC_DeInit+0xfc>)
 8009994:	781b      	ldrb	r3, [r3, #0]
 8009996:	f003 020f 	and.w	r2, r3, #15
 800999a:	6879      	ldr	r1, [r7, #4]
 800999c:	4613      	mov	r3, r2
 800999e:	009b      	lsls	r3, r3, #2
 80099a0:	4413      	add	r3, r2
 80099a2:	009b      	lsls	r3, r3, #2
 80099a4:	440b      	add	r3, r1
 80099a6:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80099aa:	2200      	movs	r2, #0
 80099ac:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80099ae:	4b29      	ldr	r3, [pc, #164]	; (8009a54 <USBD_CDC_DeInit+0x100>)
 80099b0:	781b      	ldrb	r3, [r3, #0]
 80099b2:	4619      	mov	r1, r3
 80099b4:	6878      	ldr	r0, [r7, #4]
 80099b6:	f005 f892 	bl	800eade <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80099ba:	4b26      	ldr	r3, [pc, #152]	; (8009a54 <USBD_CDC_DeInit+0x100>)
 80099bc:	781b      	ldrb	r3, [r3, #0]
 80099be:	f003 020f 	and.w	r2, r3, #15
 80099c2:	6879      	ldr	r1, [r7, #4]
 80099c4:	4613      	mov	r3, r2
 80099c6:	009b      	lsls	r3, r3, #2
 80099c8:	4413      	add	r3, r2
 80099ca:	009b      	lsls	r3, r3, #2
 80099cc:	440b      	add	r3, r1
 80099ce:	3324      	adds	r3, #36	; 0x24
 80099d0:	2200      	movs	r2, #0
 80099d2:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80099d4:	4b1f      	ldr	r3, [pc, #124]	; (8009a54 <USBD_CDC_DeInit+0x100>)
 80099d6:	781b      	ldrb	r3, [r3, #0]
 80099d8:	f003 020f 	and.w	r2, r3, #15
 80099dc:	6879      	ldr	r1, [r7, #4]
 80099de:	4613      	mov	r3, r2
 80099e0:	009b      	lsls	r3, r3, #2
 80099e2:	4413      	add	r3, r2
 80099e4:	009b      	lsls	r3, r3, #2
 80099e6:	440b      	add	r3, r1
 80099e8:	3326      	adds	r3, #38	; 0x26
 80099ea:	2200      	movs	r2, #0
 80099ec:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	32b0      	adds	r2, #176	; 0xb0
 80099f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d01f      	beq.n	8009a40 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009a06:	687a      	ldr	r2, [r7, #4]
 8009a08:	33b0      	adds	r3, #176	; 0xb0
 8009a0a:	009b      	lsls	r3, r3, #2
 8009a0c:	4413      	add	r3, r2
 8009a0e:	685b      	ldr	r3, [r3, #4]
 8009a10:	685b      	ldr	r3, [r3, #4]
 8009a12:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	32b0      	adds	r2, #176	; 0xb0
 8009a1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a22:	4618      	mov	r0, r3
 8009a24:	f005 f966 	bl	800ecf4 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	32b0      	adds	r2, #176	; 0xb0
 8009a32:	2100      	movs	r1, #0
 8009a34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	2200      	movs	r2, #0
 8009a3c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8009a40:	2300      	movs	r3, #0
}
 8009a42:	4618      	mov	r0, r3
 8009a44:	3708      	adds	r7, #8
 8009a46:	46bd      	mov	sp, r7
 8009a48:	bd80      	pop	{r7, pc}
 8009a4a:	bf00      	nop
 8009a4c:	200000f7 	.word	0x200000f7
 8009a50:	200000f8 	.word	0x200000f8
 8009a54:	200000f9 	.word	0x200000f9

08009a58 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8009a58:	b580      	push	{r7, lr}
 8009a5a:	b086      	sub	sp, #24
 8009a5c:	af00      	add	r7, sp, #0
 8009a5e:	6078      	str	r0, [r7, #4]
 8009a60:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	32b0      	adds	r2, #176	; 0xb0
 8009a6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a70:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8009a72:	2300      	movs	r3, #0
 8009a74:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8009a76:	2300      	movs	r3, #0
 8009a78:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8009a7a:	2300      	movs	r3, #0
 8009a7c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8009a7e:	693b      	ldr	r3, [r7, #16]
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d101      	bne.n	8009a88 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8009a84:	2303      	movs	r3, #3
 8009a86:	e0bf      	b.n	8009c08 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009a88:	683b      	ldr	r3, [r7, #0]
 8009a8a:	781b      	ldrb	r3, [r3, #0]
 8009a8c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d050      	beq.n	8009b36 <USBD_CDC_Setup+0xde>
 8009a94:	2b20      	cmp	r3, #32
 8009a96:	f040 80af 	bne.w	8009bf8 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8009a9a:	683b      	ldr	r3, [r7, #0]
 8009a9c:	88db      	ldrh	r3, [r3, #6]
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d03a      	beq.n	8009b18 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8009aa2:	683b      	ldr	r3, [r7, #0]
 8009aa4:	781b      	ldrb	r3, [r3, #0]
 8009aa6:	b25b      	sxtb	r3, r3
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	da1b      	bge.n	8009ae4 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009ab2:	687a      	ldr	r2, [r7, #4]
 8009ab4:	33b0      	adds	r3, #176	; 0xb0
 8009ab6:	009b      	lsls	r3, r3, #2
 8009ab8:	4413      	add	r3, r2
 8009aba:	685b      	ldr	r3, [r3, #4]
 8009abc:	689b      	ldr	r3, [r3, #8]
 8009abe:	683a      	ldr	r2, [r7, #0]
 8009ac0:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8009ac2:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009ac4:	683a      	ldr	r2, [r7, #0]
 8009ac6:	88d2      	ldrh	r2, [r2, #6]
 8009ac8:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8009aca:	683b      	ldr	r3, [r7, #0]
 8009acc:	88db      	ldrh	r3, [r3, #6]
 8009ace:	2b07      	cmp	r3, #7
 8009ad0:	bf28      	it	cs
 8009ad2:	2307      	movcs	r3, #7
 8009ad4:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8009ad6:	693b      	ldr	r3, [r7, #16]
 8009ad8:	89fa      	ldrh	r2, [r7, #14]
 8009ada:	4619      	mov	r1, r3
 8009adc:	6878      	ldr	r0, [r7, #4]
 8009ade:	f001 fd43 	bl	800b568 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8009ae2:	e090      	b.n	8009c06 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8009ae4:	683b      	ldr	r3, [r7, #0]
 8009ae6:	785a      	ldrb	r2, [r3, #1]
 8009ae8:	693b      	ldr	r3, [r7, #16]
 8009aea:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8009aee:	683b      	ldr	r3, [r7, #0]
 8009af0:	88db      	ldrh	r3, [r3, #6]
 8009af2:	2b3f      	cmp	r3, #63	; 0x3f
 8009af4:	d803      	bhi.n	8009afe <USBD_CDC_Setup+0xa6>
 8009af6:	683b      	ldr	r3, [r7, #0]
 8009af8:	88db      	ldrh	r3, [r3, #6]
 8009afa:	b2da      	uxtb	r2, r3
 8009afc:	e000      	b.n	8009b00 <USBD_CDC_Setup+0xa8>
 8009afe:	2240      	movs	r2, #64	; 0x40
 8009b00:	693b      	ldr	r3, [r7, #16]
 8009b02:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8009b06:	6939      	ldr	r1, [r7, #16]
 8009b08:	693b      	ldr	r3, [r7, #16]
 8009b0a:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8009b0e:	461a      	mov	r2, r3
 8009b10:	6878      	ldr	r0, [r7, #4]
 8009b12:	f001 fd55 	bl	800b5c0 <USBD_CtlPrepareRx>
      break;
 8009b16:	e076      	b.n	8009c06 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009b1e:	687a      	ldr	r2, [r7, #4]
 8009b20:	33b0      	adds	r3, #176	; 0xb0
 8009b22:	009b      	lsls	r3, r3, #2
 8009b24:	4413      	add	r3, r2
 8009b26:	685b      	ldr	r3, [r3, #4]
 8009b28:	689b      	ldr	r3, [r3, #8]
 8009b2a:	683a      	ldr	r2, [r7, #0]
 8009b2c:	7850      	ldrb	r0, [r2, #1]
 8009b2e:	2200      	movs	r2, #0
 8009b30:	6839      	ldr	r1, [r7, #0]
 8009b32:	4798      	blx	r3
      break;
 8009b34:	e067      	b.n	8009c06 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009b36:	683b      	ldr	r3, [r7, #0]
 8009b38:	785b      	ldrb	r3, [r3, #1]
 8009b3a:	2b0b      	cmp	r3, #11
 8009b3c:	d851      	bhi.n	8009be2 <USBD_CDC_Setup+0x18a>
 8009b3e:	a201      	add	r2, pc, #4	; (adr r2, 8009b44 <USBD_CDC_Setup+0xec>)
 8009b40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b44:	08009b75 	.word	0x08009b75
 8009b48:	08009bf1 	.word	0x08009bf1
 8009b4c:	08009be3 	.word	0x08009be3
 8009b50:	08009be3 	.word	0x08009be3
 8009b54:	08009be3 	.word	0x08009be3
 8009b58:	08009be3 	.word	0x08009be3
 8009b5c:	08009be3 	.word	0x08009be3
 8009b60:	08009be3 	.word	0x08009be3
 8009b64:	08009be3 	.word	0x08009be3
 8009b68:	08009be3 	.word	0x08009be3
 8009b6c:	08009b9f 	.word	0x08009b9f
 8009b70:	08009bc9 	.word	0x08009bc9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009b7a:	b2db      	uxtb	r3, r3
 8009b7c:	2b03      	cmp	r3, #3
 8009b7e:	d107      	bne.n	8009b90 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8009b80:	f107 030a 	add.w	r3, r7, #10
 8009b84:	2202      	movs	r2, #2
 8009b86:	4619      	mov	r1, r3
 8009b88:	6878      	ldr	r0, [r7, #4]
 8009b8a:	f001 fced 	bl	800b568 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009b8e:	e032      	b.n	8009bf6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8009b90:	6839      	ldr	r1, [r7, #0]
 8009b92:	6878      	ldr	r0, [r7, #4]
 8009b94:	f001 fc77 	bl	800b486 <USBD_CtlError>
            ret = USBD_FAIL;
 8009b98:	2303      	movs	r3, #3
 8009b9a:	75fb      	strb	r3, [r7, #23]
          break;
 8009b9c:	e02b      	b.n	8009bf6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009ba4:	b2db      	uxtb	r3, r3
 8009ba6:	2b03      	cmp	r3, #3
 8009ba8:	d107      	bne.n	8009bba <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8009baa:	f107 030d 	add.w	r3, r7, #13
 8009bae:	2201      	movs	r2, #1
 8009bb0:	4619      	mov	r1, r3
 8009bb2:	6878      	ldr	r0, [r7, #4]
 8009bb4:	f001 fcd8 	bl	800b568 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009bb8:	e01d      	b.n	8009bf6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8009bba:	6839      	ldr	r1, [r7, #0]
 8009bbc:	6878      	ldr	r0, [r7, #4]
 8009bbe:	f001 fc62 	bl	800b486 <USBD_CtlError>
            ret = USBD_FAIL;
 8009bc2:	2303      	movs	r3, #3
 8009bc4:	75fb      	strb	r3, [r7, #23]
          break;
 8009bc6:	e016      	b.n	8009bf6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009bce:	b2db      	uxtb	r3, r3
 8009bd0:	2b03      	cmp	r3, #3
 8009bd2:	d00f      	beq.n	8009bf4 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8009bd4:	6839      	ldr	r1, [r7, #0]
 8009bd6:	6878      	ldr	r0, [r7, #4]
 8009bd8:	f001 fc55 	bl	800b486 <USBD_CtlError>
            ret = USBD_FAIL;
 8009bdc:	2303      	movs	r3, #3
 8009bde:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8009be0:	e008      	b.n	8009bf4 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8009be2:	6839      	ldr	r1, [r7, #0]
 8009be4:	6878      	ldr	r0, [r7, #4]
 8009be6:	f001 fc4e 	bl	800b486 <USBD_CtlError>
          ret = USBD_FAIL;
 8009bea:	2303      	movs	r3, #3
 8009bec:	75fb      	strb	r3, [r7, #23]
          break;
 8009bee:	e002      	b.n	8009bf6 <USBD_CDC_Setup+0x19e>
          break;
 8009bf0:	bf00      	nop
 8009bf2:	e008      	b.n	8009c06 <USBD_CDC_Setup+0x1ae>
          break;
 8009bf4:	bf00      	nop
      }
      break;
 8009bf6:	e006      	b.n	8009c06 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8009bf8:	6839      	ldr	r1, [r7, #0]
 8009bfa:	6878      	ldr	r0, [r7, #4]
 8009bfc:	f001 fc43 	bl	800b486 <USBD_CtlError>
      ret = USBD_FAIL;
 8009c00:	2303      	movs	r3, #3
 8009c02:	75fb      	strb	r3, [r7, #23]
      break;
 8009c04:	bf00      	nop
  }

  return (uint8_t)ret;
 8009c06:	7dfb      	ldrb	r3, [r7, #23]
}
 8009c08:	4618      	mov	r0, r3
 8009c0a:	3718      	adds	r7, #24
 8009c0c:	46bd      	mov	sp, r7
 8009c0e:	bd80      	pop	{r7, pc}

08009c10 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009c10:	b580      	push	{r7, lr}
 8009c12:	b084      	sub	sp, #16
 8009c14:	af00      	add	r7, sp, #0
 8009c16:	6078      	str	r0, [r7, #4]
 8009c18:	460b      	mov	r3, r1
 8009c1a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8009c22:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	32b0      	adds	r2, #176	; 0xb0
 8009c2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d101      	bne.n	8009c3a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8009c36:	2303      	movs	r3, #3
 8009c38:	e065      	b.n	8009d06 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	32b0      	adds	r2, #176	; 0xb0
 8009c44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c48:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8009c4a:	78fb      	ldrb	r3, [r7, #3]
 8009c4c:	f003 020f 	and.w	r2, r3, #15
 8009c50:	6879      	ldr	r1, [r7, #4]
 8009c52:	4613      	mov	r3, r2
 8009c54:	009b      	lsls	r3, r3, #2
 8009c56:	4413      	add	r3, r2
 8009c58:	009b      	lsls	r3, r3, #2
 8009c5a:	440b      	add	r3, r1
 8009c5c:	3318      	adds	r3, #24
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d02f      	beq.n	8009cc4 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8009c64:	78fb      	ldrb	r3, [r7, #3]
 8009c66:	f003 020f 	and.w	r2, r3, #15
 8009c6a:	6879      	ldr	r1, [r7, #4]
 8009c6c:	4613      	mov	r3, r2
 8009c6e:	009b      	lsls	r3, r3, #2
 8009c70:	4413      	add	r3, r2
 8009c72:	009b      	lsls	r3, r3, #2
 8009c74:	440b      	add	r3, r1
 8009c76:	3318      	adds	r3, #24
 8009c78:	681a      	ldr	r2, [r3, #0]
 8009c7a:	78fb      	ldrb	r3, [r7, #3]
 8009c7c:	f003 010f 	and.w	r1, r3, #15
 8009c80:	68f8      	ldr	r0, [r7, #12]
 8009c82:	460b      	mov	r3, r1
 8009c84:	00db      	lsls	r3, r3, #3
 8009c86:	440b      	add	r3, r1
 8009c88:	009b      	lsls	r3, r3, #2
 8009c8a:	4403      	add	r3, r0
 8009c8c:	3348      	adds	r3, #72	; 0x48
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	fbb2 f1f3 	udiv	r1, r2, r3
 8009c94:	fb01 f303 	mul.w	r3, r1, r3
 8009c98:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d112      	bne.n	8009cc4 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8009c9e:	78fb      	ldrb	r3, [r7, #3]
 8009ca0:	f003 020f 	and.w	r2, r3, #15
 8009ca4:	6879      	ldr	r1, [r7, #4]
 8009ca6:	4613      	mov	r3, r2
 8009ca8:	009b      	lsls	r3, r3, #2
 8009caa:	4413      	add	r3, r2
 8009cac:	009b      	lsls	r3, r3, #2
 8009cae:	440b      	add	r3, r1
 8009cb0:	3318      	adds	r3, #24
 8009cb2:	2200      	movs	r2, #0
 8009cb4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8009cb6:	78f9      	ldrb	r1, [r7, #3]
 8009cb8:	2300      	movs	r3, #0
 8009cba:	2200      	movs	r2, #0
 8009cbc:	6878      	ldr	r0, [r7, #4]
 8009cbe:	f004 ffb6 	bl	800ec2e <USBD_LL_Transmit>
 8009cc2:	e01f      	b.n	8009d04 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8009cc4:	68bb      	ldr	r3, [r7, #8]
 8009cc6:	2200      	movs	r2, #0
 8009cc8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009cd2:	687a      	ldr	r2, [r7, #4]
 8009cd4:	33b0      	adds	r3, #176	; 0xb0
 8009cd6:	009b      	lsls	r3, r3, #2
 8009cd8:	4413      	add	r3, r2
 8009cda:	685b      	ldr	r3, [r3, #4]
 8009cdc:	691b      	ldr	r3, [r3, #16]
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d010      	beq.n	8009d04 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009ce8:	687a      	ldr	r2, [r7, #4]
 8009cea:	33b0      	adds	r3, #176	; 0xb0
 8009cec:	009b      	lsls	r3, r3, #2
 8009cee:	4413      	add	r3, r2
 8009cf0:	685b      	ldr	r3, [r3, #4]
 8009cf2:	691b      	ldr	r3, [r3, #16]
 8009cf4:	68ba      	ldr	r2, [r7, #8]
 8009cf6:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8009cfa:	68ba      	ldr	r2, [r7, #8]
 8009cfc:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8009d00:	78fa      	ldrb	r2, [r7, #3]
 8009d02:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8009d04:	2300      	movs	r3, #0
}
 8009d06:	4618      	mov	r0, r3
 8009d08:	3710      	adds	r7, #16
 8009d0a:	46bd      	mov	sp, r7
 8009d0c:	bd80      	pop	{r7, pc}

08009d0e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009d0e:	b580      	push	{r7, lr}
 8009d10:	b084      	sub	sp, #16
 8009d12:	af00      	add	r7, sp, #0
 8009d14:	6078      	str	r0, [r7, #4]
 8009d16:	460b      	mov	r3, r1
 8009d18:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	32b0      	adds	r2, #176	; 0xb0
 8009d24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d28:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	32b0      	adds	r2, #176	; 0xb0
 8009d34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	d101      	bne.n	8009d40 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8009d3c:	2303      	movs	r3, #3
 8009d3e:	e01a      	b.n	8009d76 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8009d40:	78fb      	ldrb	r3, [r7, #3]
 8009d42:	4619      	mov	r1, r3
 8009d44:	6878      	ldr	r0, [r7, #4]
 8009d46:	f004 ffb4 	bl	800ecb2 <USBD_LL_GetRxDataSize>
 8009d4a:	4602      	mov	r2, r0
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009d58:	687a      	ldr	r2, [r7, #4]
 8009d5a:	33b0      	adds	r3, #176	; 0xb0
 8009d5c:	009b      	lsls	r3, r3, #2
 8009d5e:	4413      	add	r3, r2
 8009d60:	685b      	ldr	r3, [r3, #4]
 8009d62:	68db      	ldr	r3, [r3, #12]
 8009d64:	68fa      	ldr	r2, [r7, #12]
 8009d66:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8009d6a:	68fa      	ldr	r2, [r7, #12]
 8009d6c:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8009d70:	4611      	mov	r1, r2
 8009d72:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8009d74:	2300      	movs	r3, #0
}
 8009d76:	4618      	mov	r0, r3
 8009d78:	3710      	adds	r7, #16
 8009d7a:	46bd      	mov	sp, r7
 8009d7c:	bd80      	pop	{r7, pc}

08009d7e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8009d7e:	b580      	push	{r7, lr}
 8009d80:	b084      	sub	sp, #16
 8009d82:	af00      	add	r7, sp, #0
 8009d84:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	32b0      	adds	r2, #176	; 0xb0
 8009d90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d94:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d101      	bne.n	8009da0 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8009d9c:	2303      	movs	r3, #3
 8009d9e:	e025      	b.n	8009dec <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009da6:	687a      	ldr	r2, [r7, #4]
 8009da8:	33b0      	adds	r3, #176	; 0xb0
 8009daa:	009b      	lsls	r3, r3, #2
 8009dac:	4413      	add	r3, r2
 8009dae:	685b      	ldr	r3, [r3, #4]
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	d01a      	beq.n	8009dea <USBD_CDC_EP0_RxReady+0x6c>
 8009db4:	68fb      	ldr	r3, [r7, #12]
 8009db6:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8009dba:	2bff      	cmp	r3, #255	; 0xff
 8009dbc:	d015      	beq.n	8009dea <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009dc4:	687a      	ldr	r2, [r7, #4]
 8009dc6:	33b0      	adds	r3, #176	; 0xb0
 8009dc8:	009b      	lsls	r3, r3, #2
 8009dca:	4413      	add	r3, r2
 8009dcc:	685b      	ldr	r3, [r3, #4]
 8009dce:	689b      	ldr	r3, [r3, #8]
 8009dd0:	68fa      	ldr	r2, [r7, #12]
 8009dd2:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 8009dd6:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8009dd8:	68fa      	ldr	r2, [r7, #12]
 8009dda:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8009dde:	b292      	uxth	r2, r2
 8009de0:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	22ff      	movs	r2, #255	; 0xff
 8009de6:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8009dea:	2300      	movs	r3, #0
}
 8009dec:	4618      	mov	r0, r3
 8009dee:	3710      	adds	r7, #16
 8009df0:	46bd      	mov	sp, r7
 8009df2:	bd80      	pop	{r7, pc}

08009df4 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8009df4:	b580      	push	{r7, lr}
 8009df6:	b086      	sub	sp, #24
 8009df8:	af00      	add	r7, sp, #0
 8009dfa:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009dfc:	2182      	movs	r1, #130	; 0x82
 8009dfe:	4818      	ldr	r0, [pc, #96]	; (8009e60 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009e00:	f000 fd09 	bl	800a816 <USBD_GetEpDesc>
 8009e04:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009e06:	2101      	movs	r1, #1
 8009e08:	4815      	ldr	r0, [pc, #84]	; (8009e60 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009e0a:	f000 fd04 	bl	800a816 <USBD_GetEpDesc>
 8009e0e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009e10:	2181      	movs	r1, #129	; 0x81
 8009e12:	4813      	ldr	r0, [pc, #76]	; (8009e60 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009e14:	f000 fcff 	bl	800a816 <USBD_GetEpDesc>
 8009e18:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009e1a:	697b      	ldr	r3, [r7, #20]
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d002      	beq.n	8009e26 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009e20:	697b      	ldr	r3, [r7, #20]
 8009e22:	2210      	movs	r2, #16
 8009e24:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009e26:	693b      	ldr	r3, [r7, #16]
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d006      	beq.n	8009e3a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009e2c:	693b      	ldr	r3, [r7, #16]
 8009e2e:	2200      	movs	r2, #0
 8009e30:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009e34:	711a      	strb	r2, [r3, #4]
 8009e36:	2200      	movs	r2, #0
 8009e38:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d006      	beq.n	8009e4e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	2200      	movs	r2, #0
 8009e44:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009e48:	711a      	strb	r2, [r3, #4]
 8009e4a:	2200      	movs	r2, #0
 8009e4c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	2243      	movs	r2, #67	; 0x43
 8009e52:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009e54:	4b02      	ldr	r3, [pc, #8]	; (8009e60 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8009e56:	4618      	mov	r0, r3
 8009e58:	3718      	adds	r7, #24
 8009e5a:	46bd      	mov	sp, r7
 8009e5c:	bd80      	pop	{r7, pc}
 8009e5e:	bf00      	nop
 8009e60:	200000b4 	.word	0x200000b4

08009e64 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8009e64:	b580      	push	{r7, lr}
 8009e66:	b086      	sub	sp, #24
 8009e68:	af00      	add	r7, sp, #0
 8009e6a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009e6c:	2182      	movs	r1, #130	; 0x82
 8009e6e:	4818      	ldr	r0, [pc, #96]	; (8009ed0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009e70:	f000 fcd1 	bl	800a816 <USBD_GetEpDesc>
 8009e74:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009e76:	2101      	movs	r1, #1
 8009e78:	4815      	ldr	r0, [pc, #84]	; (8009ed0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009e7a:	f000 fccc 	bl	800a816 <USBD_GetEpDesc>
 8009e7e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009e80:	2181      	movs	r1, #129	; 0x81
 8009e82:	4813      	ldr	r0, [pc, #76]	; (8009ed0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009e84:	f000 fcc7 	bl	800a816 <USBD_GetEpDesc>
 8009e88:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009e8a:	697b      	ldr	r3, [r7, #20]
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d002      	beq.n	8009e96 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8009e90:	697b      	ldr	r3, [r7, #20]
 8009e92:	2210      	movs	r2, #16
 8009e94:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009e96:	693b      	ldr	r3, [r7, #16]
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	d006      	beq.n	8009eaa <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009e9c:	693b      	ldr	r3, [r7, #16]
 8009e9e:	2200      	movs	r2, #0
 8009ea0:	711a      	strb	r2, [r3, #4]
 8009ea2:	2200      	movs	r2, #0
 8009ea4:	f042 0202 	orr.w	r2, r2, #2
 8009ea8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d006      	beq.n	8009ebe <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	2200      	movs	r2, #0
 8009eb4:	711a      	strb	r2, [r3, #4]
 8009eb6:	2200      	movs	r2, #0
 8009eb8:	f042 0202 	orr.w	r2, r2, #2
 8009ebc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	2243      	movs	r2, #67	; 0x43
 8009ec2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009ec4:	4b02      	ldr	r3, [pc, #8]	; (8009ed0 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8009ec6:	4618      	mov	r0, r3
 8009ec8:	3718      	adds	r7, #24
 8009eca:	46bd      	mov	sp, r7
 8009ecc:	bd80      	pop	{r7, pc}
 8009ece:	bf00      	nop
 8009ed0:	200000b4 	.word	0x200000b4

08009ed4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009ed4:	b580      	push	{r7, lr}
 8009ed6:	b086      	sub	sp, #24
 8009ed8:	af00      	add	r7, sp, #0
 8009eda:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009edc:	2182      	movs	r1, #130	; 0x82
 8009ede:	4818      	ldr	r0, [pc, #96]	; (8009f40 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009ee0:	f000 fc99 	bl	800a816 <USBD_GetEpDesc>
 8009ee4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009ee6:	2101      	movs	r1, #1
 8009ee8:	4815      	ldr	r0, [pc, #84]	; (8009f40 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009eea:	f000 fc94 	bl	800a816 <USBD_GetEpDesc>
 8009eee:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009ef0:	2181      	movs	r1, #129	; 0x81
 8009ef2:	4813      	ldr	r0, [pc, #76]	; (8009f40 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009ef4:	f000 fc8f 	bl	800a816 <USBD_GetEpDesc>
 8009ef8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009efa:	697b      	ldr	r3, [r7, #20]
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d002      	beq.n	8009f06 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009f00:	697b      	ldr	r3, [r7, #20]
 8009f02:	2210      	movs	r2, #16
 8009f04:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009f06:	693b      	ldr	r3, [r7, #16]
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d006      	beq.n	8009f1a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009f0c:	693b      	ldr	r3, [r7, #16]
 8009f0e:	2200      	movs	r2, #0
 8009f10:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009f14:	711a      	strb	r2, [r3, #4]
 8009f16:	2200      	movs	r2, #0
 8009f18:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009f1a:	68fb      	ldr	r3, [r7, #12]
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d006      	beq.n	8009f2e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	2200      	movs	r2, #0
 8009f24:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009f28:	711a      	strb	r2, [r3, #4]
 8009f2a:	2200      	movs	r2, #0
 8009f2c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	2243      	movs	r2, #67	; 0x43
 8009f32:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009f34:	4b02      	ldr	r3, [pc, #8]	; (8009f40 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8009f36:	4618      	mov	r0, r3
 8009f38:	3718      	adds	r7, #24
 8009f3a:	46bd      	mov	sp, r7
 8009f3c:	bd80      	pop	{r7, pc}
 8009f3e:	bf00      	nop
 8009f40:	200000b4 	.word	0x200000b4

08009f44 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8009f44:	b480      	push	{r7}
 8009f46:	b083      	sub	sp, #12
 8009f48:	af00      	add	r7, sp, #0
 8009f4a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	220a      	movs	r2, #10
 8009f50:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8009f52:	4b03      	ldr	r3, [pc, #12]	; (8009f60 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8009f54:	4618      	mov	r0, r3
 8009f56:	370c      	adds	r7, #12
 8009f58:	46bd      	mov	sp, r7
 8009f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f5e:	4770      	bx	lr
 8009f60:	20000070 	.word	0x20000070

08009f64 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8009f64:	b480      	push	{r7}
 8009f66:	b083      	sub	sp, #12
 8009f68:	af00      	add	r7, sp, #0
 8009f6a:	6078      	str	r0, [r7, #4]
 8009f6c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8009f6e:	683b      	ldr	r3, [r7, #0]
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	d101      	bne.n	8009f78 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8009f74:	2303      	movs	r3, #3
 8009f76:	e009      	b.n	8009f8c <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009f7e:	687a      	ldr	r2, [r7, #4]
 8009f80:	33b0      	adds	r3, #176	; 0xb0
 8009f82:	009b      	lsls	r3, r3, #2
 8009f84:	4413      	add	r3, r2
 8009f86:	683a      	ldr	r2, [r7, #0]
 8009f88:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8009f8a:	2300      	movs	r3, #0
}
 8009f8c:	4618      	mov	r0, r3
 8009f8e:	370c      	adds	r7, #12
 8009f90:	46bd      	mov	sp, r7
 8009f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f96:	4770      	bx	lr

08009f98 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8009f98:	b480      	push	{r7}
 8009f9a:	b087      	sub	sp, #28
 8009f9c:	af00      	add	r7, sp, #0
 8009f9e:	60f8      	str	r0, [r7, #12]
 8009fa0:	60b9      	str	r1, [r7, #8]
 8009fa2:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	32b0      	adds	r2, #176	; 0xb0
 8009fae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009fb2:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8009fb4:	697b      	ldr	r3, [r7, #20]
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d101      	bne.n	8009fbe <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8009fba:	2303      	movs	r3, #3
 8009fbc:	e008      	b.n	8009fd0 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8009fbe:	697b      	ldr	r3, [r7, #20]
 8009fc0:	68ba      	ldr	r2, [r7, #8]
 8009fc2:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8009fc6:	697b      	ldr	r3, [r7, #20]
 8009fc8:	687a      	ldr	r2, [r7, #4]
 8009fca:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8009fce:	2300      	movs	r3, #0
}
 8009fd0:	4618      	mov	r0, r3
 8009fd2:	371c      	adds	r7, #28
 8009fd4:	46bd      	mov	sp, r7
 8009fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fda:	4770      	bx	lr

08009fdc <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8009fdc:	b480      	push	{r7}
 8009fde:	b085      	sub	sp, #20
 8009fe0:	af00      	add	r7, sp, #0
 8009fe2:	6078      	str	r0, [r7, #4]
 8009fe4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	32b0      	adds	r2, #176	; 0xb0
 8009ff0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ff4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d101      	bne.n	800a000 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8009ffc:	2303      	movs	r3, #3
 8009ffe:	e004      	b.n	800a00a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	683a      	ldr	r2, [r7, #0]
 800a004:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800a008:	2300      	movs	r3, #0
}
 800a00a:	4618      	mov	r0, r3
 800a00c:	3714      	adds	r7, #20
 800a00e:	46bd      	mov	sp, r7
 800a010:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a014:	4770      	bx	lr
	...

0800a018 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800a018:	b580      	push	{r7, lr}
 800a01a:	b084      	sub	sp, #16
 800a01c:	af00      	add	r7, sp, #0
 800a01e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	32b0      	adds	r2, #176	; 0xb0
 800a02a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a02e:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	32b0      	adds	r2, #176	; 0xb0
 800a03a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d101      	bne.n	800a046 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800a042:	2303      	movs	r3, #3
 800a044:	e018      	b.n	800a078 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	7c1b      	ldrb	r3, [r3, #16]
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	d10a      	bne.n	800a064 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a04e:	4b0c      	ldr	r3, [pc, #48]	; (800a080 <USBD_CDC_ReceivePacket+0x68>)
 800a050:	7819      	ldrb	r1, [r3, #0]
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a058:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a05c:	6878      	ldr	r0, [r7, #4]
 800a05e:	f004 fe07 	bl	800ec70 <USBD_LL_PrepareReceive>
 800a062:	e008      	b.n	800a076 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a064:	4b06      	ldr	r3, [pc, #24]	; (800a080 <USBD_CDC_ReceivePacket+0x68>)
 800a066:	7819      	ldrb	r1, [r3, #0]
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a06e:	2340      	movs	r3, #64	; 0x40
 800a070:	6878      	ldr	r0, [r7, #4]
 800a072:	f004 fdfd 	bl	800ec70 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a076:	2300      	movs	r3, #0
}
 800a078:	4618      	mov	r0, r3
 800a07a:	3710      	adds	r7, #16
 800a07c:	46bd      	mov	sp, r7
 800a07e:	bd80      	pop	{r7, pc}
 800a080:	200000f8 	.word	0x200000f8

0800a084 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a084:	b580      	push	{r7, lr}
 800a086:	b086      	sub	sp, #24
 800a088:	af00      	add	r7, sp, #0
 800a08a:	60f8      	str	r0, [r7, #12]
 800a08c:	60b9      	str	r1, [r7, #8]
 800a08e:	4613      	mov	r3, r2
 800a090:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	2b00      	cmp	r3, #0
 800a096:	d101      	bne.n	800a09c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a098:	2303      	movs	r3, #3
 800a09a:	e01f      	b.n	800a0dc <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	2200      	movs	r2, #0
 800a0a0:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	2200      	movs	r2, #0
 800a0a8:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	2200      	movs	r2, #0
 800a0b0:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a0b4:	68bb      	ldr	r3, [r7, #8]
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d003      	beq.n	800a0c2 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	68ba      	ldr	r2, [r7, #8]
 800a0be:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	2201      	movs	r2, #1
 800a0c6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	79fa      	ldrb	r2, [r7, #7]
 800a0ce:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800a0d0:	68f8      	ldr	r0, [r7, #12]
 800a0d2:	f004 fc77 	bl	800e9c4 <USBD_LL_Init>
 800a0d6:	4603      	mov	r3, r0
 800a0d8:	75fb      	strb	r3, [r7, #23]

  return ret;
 800a0da:	7dfb      	ldrb	r3, [r7, #23]
}
 800a0dc:	4618      	mov	r0, r3
 800a0de:	3718      	adds	r7, #24
 800a0e0:	46bd      	mov	sp, r7
 800a0e2:	bd80      	pop	{r7, pc}

0800a0e4 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a0e4:	b580      	push	{r7, lr}
 800a0e6:	b084      	sub	sp, #16
 800a0e8:	af00      	add	r7, sp, #0
 800a0ea:	6078      	str	r0, [r7, #4]
 800a0ec:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a0ee:	2300      	movs	r3, #0
 800a0f0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800a0f2:	683b      	ldr	r3, [r7, #0]
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d101      	bne.n	800a0fc <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a0f8:	2303      	movs	r3, #3
 800a0fa:	e025      	b.n	800a148 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	683a      	ldr	r2, [r7, #0]
 800a100:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	32ae      	adds	r2, #174	; 0xae
 800a10e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a112:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a114:	2b00      	cmp	r3, #0
 800a116:	d00f      	beq.n	800a138 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	32ae      	adds	r2, #174	; 0xae
 800a122:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a126:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a128:	f107 020e 	add.w	r2, r7, #14
 800a12c:	4610      	mov	r0, r2
 800a12e:	4798      	blx	r3
 800a130:	4602      	mov	r2, r0
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 800a13e:	1c5a      	adds	r2, r3, #1
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 800a146:	2300      	movs	r3, #0
}
 800a148:	4618      	mov	r0, r3
 800a14a:	3710      	adds	r7, #16
 800a14c:	46bd      	mov	sp, r7
 800a14e:	bd80      	pop	{r7, pc}

0800a150 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a150:	b580      	push	{r7, lr}
 800a152:	b082      	sub	sp, #8
 800a154:	af00      	add	r7, sp, #0
 800a156:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800a158:	6878      	ldr	r0, [r7, #4]
 800a15a:	f004 fc7f 	bl	800ea5c <USBD_LL_Start>
 800a15e:	4603      	mov	r3, r0
}
 800a160:	4618      	mov	r0, r3
 800a162:	3708      	adds	r7, #8
 800a164:	46bd      	mov	sp, r7
 800a166:	bd80      	pop	{r7, pc}

0800a168 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800a168:	b480      	push	{r7}
 800a16a:	b083      	sub	sp, #12
 800a16c:	af00      	add	r7, sp, #0
 800a16e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a170:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800a172:	4618      	mov	r0, r3
 800a174:	370c      	adds	r7, #12
 800a176:	46bd      	mov	sp, r7
 800a178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a17c:	4770      	bx	lr

0800a17e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a17e:	b580      	push	{r7, lr}
 800a180:	b084      	sub	sp, #16
 800a182:	af00      	add	r7, sp, #0
 800a184:	6078      	str	r0, [r7, #4]
 800a186:	460b      	mov	r3, r1
 800a188:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800a18a:	2300      	movs	r3, #0
 800a18c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a194:	2b00      	cmp	r3, #0
 800a196:	d009      	beq.n	800a1ac <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	78fa      	ldrb	r2, [r7, #3]
 800a1a2:	4611      	mov	r1, r2
 800a1a4:	6878      	ldr	r0, [r7, #4]
 800a1a6:	4798      	blx	r3
 800a1a8:	4603      	mov	r3, r0
 800a1aa:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a1ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1ae:	4618      	mov	r0, r3
 800a1b0:	3710      	adds	r7, #16
 800a1b2:	46bd      	mov	sp, r7
 800a1b4:	bd80      	pop	{r7, pc}

0800a1b6 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a1b6:	b580      	push	{r7, lr}
 800a1b8:	b084      	sub	sp, #16
 800a1ba:	af00      	add	r7, sp, #0
 800a1bc:	6078      	str	r0, [r7, #4]
 800a1be:	460b      	mov	r3, r1
 800a1c0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800a1c2:	2300      	movs	r3, #0
 800a1c4:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a1cc:	685b      	ldr	r3, [r3, #4]
 800a1ce:	78fa      	ldrb	r2, [r7, #3]
 800a1d0:	4611      	mov	r1, r2
 800a1d2:	6878      	ldr	r0, [r7, #4]
 800a1d4:	4798      	blx	r3
 800a1d6:	4603      	mov	r3, r0
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d001      	beq.n	800a1e0 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800a1dc:	2303      	movs	r3, #3
 800a1de:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a1e0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1e2:	4618      	mov	r0, r3
 800a1e4:	3710      	adds	r7, #16
 800a1e6:	46bd      	mov	sp, r7
 800a1e8:	bd80      	pop	{r7, pc}

0800a1ea <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a1ea:	b580      	push	{r7, lr}
 800a1ec:	b084      	sub	sp, #16
 800a1ee:	af00      	add	r7, sp, #0
 800a1f0:	6078      	str	r0, [r7, #4]
 800a1f2:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800a1fa:	6839      	ldr	r1, [r7, #0]
 800a1fc:	4618      	mov	r0, r3
 800a1fe:	f001 f908 	bl	800b412 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	2201      	movs	r2, #1
 800a206:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800a210:	461a      	mov	r2, r3
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800a21e:	f003 031f 	and.w	r3, r3, #31
 800a222:	2b02      	cmp	r3, #2
 800a224:	d01a      	beq.n	800a25c <USBD_LL_SetupStage+0x72>
 800a226:	2b02      	cmp	r3, #2
 800a228:	d822      	bhi.n	800a270 <USBD_LL_SetupStage+0x86>
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d002      	beq.n	800a234 <USBD_LL_SetupStage+0x4a>
 800a22e:	2b01      	cmp	r3, #1
 800a230:	d00a      	beq.n	800a248 <USBD_LL_SetupStage+0x5e>
 800a232:	e01d      	b.n	800a270 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800a23a:	4619      	mov	r1, r3
 800a23c:	6878      	ldr	r0, [r7, #4]
 800a23e:	f000 fb5f 	bl	800a900 <USBD_StdDevReq>
 800a242:	4603      	mov	r3, r0
 800a244:	73fb      	strb	r3, [r7, #15]
      break;
 800a246:	e020      	b.n	800a28a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800a24e:	4619      	mov	r1, r3
 800a250:	6878      	ldr	r0, [r7, #4]
 800a252:	f000 fbc7 	bl	800a9e4 <USBD_StdItfReq>
 800a256:	4603      	mov	r3, r0
 800a258:	73fb      	strb	r3, [r7, #15]
      break;
 800a25a:	e016      	b.n	800a28a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800a262:	4619      	mov	r1, r3
 800a264:	6878      	ldr	r0, [r7, #4]
 800a266:	f000 fc29 	bl	800aabc <USBD_StdEPReq>
 800a26a:	4603      	mov	r3, r0
 800a26c:	73fb      	strb	r3, [r7, #15]
      break;
 800a26e:	e00c      	b.n	800a28a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800a276:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800a27a:	b2db      	uxtb	r3, r3
 800a27c:	4619      	mov	r1, r3
 800a27e:	6878      	ldr	r0, [r7, #4]
 800a280:	f004 fc4c 	bl	800eb1c <USBD_LL_StallEP>
 800a284:	4603      	mov	r3, r0
 800a286:	73fb      	strb	r3, [r7, #15]
      break;
 800a288:	bf00      	nop
  }

  return ret;
 800a28a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a28c:	4618      	mov	r0, r3
 800a28e:	3710      	adds	r7, #16
 800a290:	46bd      	mov	sp, r7
 800a292:	bd80      	pop	{r7, pc}

0800a294 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a294:	b580      	push	{r7, lr}
 800a296:	b086      	sub	sp, #24
 800a298:	af00      	add	r7, sp, #0
 800a29a:	60f8      	str	r0, [r7, #12]
 800a29c:	460b      	mov	r3, r1
 800a29e:	607a      	str	r2, [r7, #4]
 800a2a0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800a2a2:	2300      	movs	r3, #0
 800a2a4:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800a2a6:	7afb      	ldrb	r3, [r7, #11]
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d16e      	bne.n	800a38a <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800a2b2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a2b4:	68fb      	ldr	r3, [r7, #12]
 800a2b6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a2ba:	2b03      	cmp	r3, #3
 800a2bc:	f040 8098 	bne.w	800a3f0 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800a2c0:	693b      	ldr	r3, [r7, #16]
 800a2c2:	689a      	ldr	r2, [r3, #8]
 800a2c4:	693b      	ldr	r3, [r7, #16]
 800a2c6:	68db      	ldr	r3, [r3, #12]
 800a2c8:	429a      	cmp	r2, r3
 800a2ca:	d913      	bls.n	800a2f4 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800a2cc:	693b      	ldr	r3, [r7, #16]
 800a2ce:	689a      	ldr	r2, [r3, #8]
 800a2d0:	693b      	ldr	r3, [r7, #16]
 800a2d2:	68db      	ldr	r3, [r3, #12]
 800a2d4:	1ad2      	subs	r2, r2, r3
 800a2d6:	693b      	ldr	r3, [r7, #16]
 800a2d8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800a2da:	693b      	ldr	r3, [r7, #16]
 800a2dc:	68da      	ldr	r2, [r3, #12]
 800a2de:	693b      	ldr	r3, [r7, #16]
 800a2e0:	689b      	ldr	r3, [r3, #8]
 800a2e2:	4293      	cmp	r3, r2
 800a2e4:	bf28      	it	cs
 800a2e6:	4613      	movcs	r3, r2
 800a2e8:	461a      	mov	r2, r3
 800a2ea:	6879      	ldr	r1, [r7, #4]
 800a2ec:	68f8      	ldr	r0, [r7, #12]
 800a2ee:	f001 f984 	bl	800b5fa <USBD_CtlContinueRx>
 800a2f2:	e07d      	b.n	800a3f0 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800a2f4:	68fb      	ldr	r3, [r7, #12]
 800a2f6:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800a2fa:	f003 031f 	and.w	r3, r3, #31
 800a2fe:	2b02      	cmp	r3, #2
 800a300:	d014      	beq.n	800a32c <USBD_LL_DataOutStage+0x98>
 800a302:	2b02      	cmp	r3, #2
 800a304:	d81d      	bhi.n	800a342 <USBD_LL_DataOutStage+0xae>
 800a306:	2b00      	cmp	r3, #0
 800a308:	d002      	beq.n	800a310 <USBD_LL_DataOutStage+0x7c>
 800a30a:	2b01      	cmp	r3, #1
 800a30c:	d003      	beq.n	800a316 <USBD_LL_DataOutStage+0x82>
 800a30e:	e018      	b.n	800a342 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800a310:	2300      	movs	r3, #0
 800a312:	75bb      	strb	r3, [r7, #22]
            break;
 800a314:	e018      	b.n	800a348 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800a31c:	b2db      	uxtb	r3, r3
 800a31e:	4619      	mov	r1, r3
 800a320:	68f8      	ldr	r0, [r7, #12]
 800a322:	f000 fa5e 	bl	800a7e2 <USBD_CoreFindIF>
 800a326:	4603      	mov	r3, r0
 800a328:	75bb      	strb	r3, [r7, #22]
            break;
 800a32a:	e00d      	b.n	800a348 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800a332:	b2db      	uxtb	r3, r3
 800a334:	4619      	mov	r1, r3
 800a336:	68f8      	ldr	r0, [r7, #12]
 800a338:	f000 fa60 	bl	800a7fc <USBD_CoreFindEP>
 800a33c:	4603      	mov	r3, r0
 800a33e:	75bb      	strb	r3, [r7, #22]
            break;
 800a340:	e002      	b.n	800a348 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800a342:	2300      	movs	r3, #0
 800a344:	75bb      	strb	r3, [r7, #22]
            break;
 800a346:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800a348:	7dbb      	ldrb	r3, [r7, #22]
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	d119      	bne.n	800a382 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a354:	b2db      	uxtb	r3, r3
 800a356:	2b03      	cmp	r3, #3
 800a358:	d113      	bne.n	800a382 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800a35a:	7dba      	ldrb	r2, [r7, #22]
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	32ae      	adds	r2, #174	; 0xae
 800a360:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a364:	691b      	ldr	r3, [r3, #16]
 800a366:	2b00      	cmp	r3, #0
 800a368:	d00b      	beq.n	800a382 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800a36a:	7dba      	ldrb	r2, [r7, #22]
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800a372:	7dba      	ldrb	r2, [r7, #22]
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	32ae      	adds	r2, #174	; 0xae
 800a378:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a37c:	691b      	ldr	r3, [r3, #16]
 800a37e:	68f8      	ldr	r0, [r7, #12]
 800a380:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800a382:	68f8      	ldr	r0, [r7, #12]
 800a384:	f001 f94a 	bl	800b61c <USBD_CtlSendStatus>
 800a388:	e032      	b.n	800a3f0 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800a38a:	7afb      	ldrb	r3, [r7, #11]
 800a38c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a390:	b2db      	uxtb	r3, r3
 800a392:	4619      	mov	r1, r3
 800a394:	68f8      	ldr	r0, [r7, #12]
 800a396:	f000 fa31 	bl	800a7fc <USBD_CoreFindEP>
 800a39a:	4603      	mov	r3, r0
 800a39c:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a39e:	7dbb      	ldrb	r3, [r7, #22]
 800a3a0:	2bff      	cmp	r3, #255	; 0xff
 800a3a2:	d025      	beq.n	800a3f0 <USBD_LL_DataOutStage+0x15c>
 800a3a4:	7dbb      	ldrb	r3, [r7, #22]
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d122      	bne.n	800a3f0 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a3b0:	b2db      	uxtb	r3, r3
 800a3b2:	2b03      	cmp	r3, #3
 800a3b4:	d117      	bne.n	800a3e6 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800a3b6:	7dba      	ldrb	r2, [r7, #22]
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	32ae      	adds	r2, #174	; 0xae
 800a3bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a3c0:	699b      	ldr	r3, [r3, #24]
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d00f      	beq.n	800a3e6 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800a3c6:	7dba      	ldrb	r2, [r7, #22]
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800a3ce:	7dba      	ldrb	r2, [r7, #22]
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	32ae      	adds	r2, #174	; 0xae
 800a3d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a3d8:	699b      	ldr	r3, [r3, #24]
 800a3da:	7afa      	ldrb	r2, [r7, #11]
 800a3dc:	4611      	mov	r1, r2
 800a3de:	68f8      	ldr	r0, [r7, #12]
 800a3e0:	4798      	blx	r3
 800a3e2:	4603      	mov	r3, r0
 800a3e4:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800a3e6:	7dfb      	ldrb	r3, [r7, #23]
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d001      	beq.n	800a3f0 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800a3ec:	7dfb      	ldrb	r3, [r7, #23]
 800a3ee:	e000      	b.n	800a3f2 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800a3f0:	2300      	movs	r3, #0
}
 800a3f2:	4618      	mov	r0, r3
 800a3f4:	3718      	adds	r7, #24
 800a3f6:	46bd      	mov	sp, r7
 800a3f8:	bd80      	pop	{r7, pc}

0800a3fa <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800a3fa:	b580      	push	{r7, lr}
 800a3fc:	b086      	sub	sp, #24
 800a3fe:	af00      	add	r7, sp, #0
 800a400:	60f8      	str	r0, [r7, #12]
 800a402:	460b      	mov	r3, r1
 800a404:	607a      	str	r2, [r7, #4]
 800a406:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800a408:	7afb      	ldrb	r3, [r7, #11]
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d16f      	bne.n	800a4ee <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	3314      	adds	r3, #20
 800a412:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a41a:	2b02      	cmp	r3, #2
 800a41c:	d15a      	bne.n	800a4d4 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800a41e:	693b      	ldr	r3, [r7, #16]
 800a420:	689a      	ldr	r2, [r3, #8]
 800a422:	693b      	ldr	r3, [r7, #16]
 800a424:	68db      	ldr	r3, [r3, #12]
 800a426:	429a      	cmp	r2, r3
 800a428:	d914      	bls.n	800a454 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800a42a:	693b      	ldr	r3, [r7, #16]
 800a42c:	689a      	ldr	r2, [r3, #8]
 800a42e:	693b      	ldr	r3, [r7, #16]
 800a430:	68db      	ldr	r3, [r3, #12]
 800a432:	1ad2      	subs	r2, r2, r3
 800a434:	693b      	ldr	r3, [r7, #16]
 800a436:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800a438:	693b      	ldr	r3, [r7, #16]
 800a43a:	689b      	ldr	r3, [r3, #8]
 800a43c:	461a      	mov	r2, r3
 800a43e:	6879      	ldr	r1, [r7, #4]
 800a440:	68f8      	ldr	r0, [r7, #12]
 800a442:	f001 f8ac 	bl	800b59e <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a446:	2300      	movs	r3, #0
 800a448:	2200      	movs	r2, #0
 800a44a:	2100      	movs	r1, #0
 800a44c:	68f8      	ldr	r0, [r7, #12]
 800a44e:	f004 fc0f 	bl	800ec70 <USBD_LL_PrepareReceive>
 800a452:	e03f      	b.n	800a4d4 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800a454:	693b      	ldr	r3, [r7, #16]
 800a456:	68da      	ldr	r2, [r3, #12]
 800a458:	693b      	ldr	r3, [r7, #16]
 800a45a:	689b      	ldr	r3, [r3, #8]
 800a45c:	429a      	cmp	r2, r3
 800a45e:	d11c      	bne.n	800a49a <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800a460:	693b      	ldr	r3, [r7, #16]
 800a462:	685a      	ldr	r2, [r3, #4]
 800a464:	693b      	ldr	r3, [r7, #16]
 800a466:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800a468:	429a      	cmp	r2, r3
 800a46a:	d316      	bcc.n	800a49a <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800a46c:	693b      	ldr	r3, [r7, #16]
 800a46e:	685a      	ldr	r2, [r3, #4]
 800a470:	68fb      	ldr	r3, [r7, #12]
 800a472:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800a476:	429a      	cmp	r2, r3
 800a478:	d20f      	bcs.n	800a49a <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a47a:	2200      	movs	r2, #0
 800a47c:	2100      	movs	r1, #0
 800a47e:	68f8      	ldr	r0, [r7, #12]
 800a480:	f001 f88d 	bl	800b59e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	2200      	movs	r2, #0
 800a488:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a48c:	2300      	movs	r3, #0
 800a48e:	2200      	movs	r2, #0
 800a490:	2100      	movs	r1, #0
 800a492:	68f8      	ldr	r0, [r7, #12]
 800a494:	f004 fbec 	bl	800ec70 <USBD_LL_PrepareReceive>
 800a498:	e01c      	b.n	800a4d4 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a49a:	68fb      	ldr	r3, [r7, #12]
 800a49c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a4a0:	b2db      	uxtb	r3, r3
 800a4a2:	2b03      	cmp	r3, #3
 800a4a4:	d10f      	bne.n	800a4c6 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a4ac:	68db      	ldr	r3, [r3, #12]
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	d009      	beq.n	800a4c6 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	2200      	movs	r2, #0
 800a4b6:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a4c0:	68db      	ldr	r3, [r3, #12]
 800a4c2:	68f8      	ldr	r0, [r7, #12]
 800a4c4:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800a4c6:	2180      	movs	r1, #128	; 0x80
 800a4c8:	68f8      	ldr	r0, [r7, #12]
 800a4ca:	f004 fb27 	bl	800eb1c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800a4ce:	68f8      	ldr	r0, [r7, #12]
 800a4d0:	f001 f8b7 	bl	800b642 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d03a      	beq.n	800a554 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800a4de:	68f8      	ldr	r0, [r7, #12]
 800a4e0:	f7ff fe42 	bl	800a168 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	2200      	movs	r2, #0
 800a4e8:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800a4ec:	e032      	b.n	800a554 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800a4ee:	7afb      	ldrb	r3, [r7, #11]
 800a4f0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a4f4:	b2db      	uxtb	r3, r3
 800a4f6:	4619      	mov	r1, r3
 800a4f8:	68f8      	ldr	r0, [r7, #12]
 800a4fa:	f000 f97f 	bl	800a7fc <USBD_CoreFindEP>
 800a4fe:	4603      	mov	r3, r0
 800a500:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a502:	7dfb      	ldrb	r3, [r7, #23]
 800a504:	2bff      	cmp	r3, #255	; 0xff
 800a506:	d025      	beq.n	800a554 <USBD_LL_DataInStage+0x15a>
 800a508:	7dfb      	ldrb	r3, [r7, #23]
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d122      	bne.n	800a554 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a514:	b2db      	uxtb	r3, r3
 800a516:	2b03      	cmp	r3, #3
 800a518:	d11c      	bne.n	800a554 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800a51a:	7dfa      	ldrb	r2, [r7, #23]
 800a51c:	68fb      	ldr	r3, [r7, #12]
 800a51e:	32ae      	adds	r2, #174	; 0xae
 800a520:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a524:	695b      	ldr	r3, [r3, #20]
 800a526:	2b00      	cmp	r3, #0
 800a528:	d014      	beq.n	800a554 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800a52a:	7dfa      	ldrb	r2, [r7, #23]
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800a532:	7dfa      	ldrb	r2, [r7, #23]
 800a534:	68fb      	ldr	r3, [r7, #12]
 800a536:	32ae      	adds	r2, #174	; 0xae
 800a538:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a53c:	695b      	ldr	r3, [r3, #20]
 800a53e:	7afa      	ldrb	r2, [r7, #11]
 800a540:	4611      	mov	r1, r2
 800a542:	68f8      	ldr	r0, [r7, #12]
 800a544:	4798      	blx	r3
 800a546:	4603      	mov	r3, r0
 800a548:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800a54a:	7dbb      	ldrb	r3, [r7, #22]
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d001      	beq.n	800a554 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800a550:	7dbb      	ldrb	r3, [r7, #22]
 800a552:	e000      	b.n	800a556 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800a554:	2300      	movs	r3, #0
}
 800a556:	4618      	mov	r0, r3
 800a558:	3718      	adds	r7, #24
 800a55a:	46bd      	mov	sp, r7
 800a55c:	bd80      	pop	{r7, pc}

0800a55e <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800a55e:	b580      	push	{r7, lr}
 800a560:	b084      	sub	sp, #16
 800a562:	af00      	add	r7, sp, #0
 800a564:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800a566:	2300      	movs	r3, #0
 800a568:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	2201      	movs	r2, #1
 800a56e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	2200      	movs	r2, #0
 800a576:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	2200      	movs	r2, #0
 800a57e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	2200      	movs	r2, #0
 800a584:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	2200      	movs	r2, #0
 800a58c:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a596:	2b00      	cmp	r3, #0
 800a598:	d014      	beq.n	800a5c4 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a5a0:	685b      	ldr	r3, [r3, #4]
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d00e      	beq.n	800a5c4 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a5ac:	685b      	ldr	r3, [r3, #4]
 800a5ae:	687a      	ldr	r2, [r7, #4]
 800a5b0:	6852      	ldr	r2, [r2, #4]
 800a5b2:	b2d2      	uxtb	r2, r2
 800a5b4:	4611      	mov	r1, r2
 800a5b6:	6878      	ldr	r0, [r7, #4]
 800a5b8:	4798      	blx	r3
 800a5ba:	4603      	mov	r3, r0
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d001      	beq.n	800a5c4 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800a5c0:	2303      	movs	r3, #3
 800a5c2:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a5c4:	2340      	movs	r3, #64	; 0x40
 800a5c6:	2200      	movs	r2, #0
 800a5c8:	2100      	movs	r1, #0
 800a5ca:	6878      	ldr	r0, [r7, #4]
 800a5cc:	f004 fa61 	bl	800ea92 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	2201      	movs	r2, #1
 800a5d4:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	2240      	movs	r2, #64	; 0x40
 800a5dc:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a5e0:	2340      	movs	r3, #64	; 0x40
 800a5e2:	2200      	movs	r2, #0
 800a5e4:	2180      	movs	r1, #128	; 0x80
 800a5e6:	6878      	ldr	r0, [r7, #4]
 800a5e8:	f004 fa53 	bl	800ea92 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	2201      	movs	r2, #1
 800a5f0:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	2240      	movs	r2, #64	; 0x40
 800a5f6:	621a      	str	r2, [r3, #32]

  return ret;
 800a5f8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a5fa:	4618      	mov	r0, r3
 800a5fc:	3710      	adds	r7, #16
 800a5fe:	46bd      	mov	sp, r7
 800a600:	bd80      	pop	{r7, pc}

0800a602 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a602:	b480      	push	{r7}
 800a604:	b083      	sub	sp, #12
 800a606:	af00      	add	r7, sp, #0
 800a608:	6078      	str	r0, [r7, #4]
 800a60a:	460b      	mov	r3, r1
 800a60c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	78fa      	ldrb	r2, [r7, #3]
 800a612:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a614:	2300      	movs	r3, #0
}
 800a616:	4618      	mov	r0, r3
 800a618:	370c      	adds	r7, #12
 800a61a:	46bd      	mov	sp, r7
 800a61c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a620:	4770      	bx	lr

0800a622 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a622:	b480      	push	{r7}
 800a624:	b083      	sub	sp, #12
 800a626:	af00      	add	r7, sp, #0
 800a628:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a630:	b2da      	uxtb	r2, r3
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	2204      	movs	r2, #4
 800a63c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800a640:	2300      	movs	r3, #0
}
 800a642:	4618      	mov	r0, r3
 800a644:	370c      	adds	r7, #12
 800a646:	46bd      	mov	sp, r7
 800a648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a64c:	4770      	bx	lr

0800a64e <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a64e:	b480      	push	{r7}
 800a650:	b083      	sub	sp, #12
 800a652:	af00      	add	r7, sp, #0
 800a654:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a65c:	b2db      	uxtb	r3, r3
 800a65e:	2b04      	cmp	r3, #4
 800a660:	d106      	bne.n	800a670 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800a668:	b2da      	uxtb	r2, r3
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800a670:	2300      	movs	r3, #0
}
 800a672:	4618      	mov	r0, r3
 800a674:	370c      	adds	r7, #12
 800a676:	46bd      	mov	sp, r7
 800a678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a67c:	4770      	bx	lr

0800a67e <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a67e:	b580      	push	{r7, lr}
 800a680:	b082      	sub	sp, #8
 800a682:	af00      	add	r7, sp, #0
 800a684:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a68c:	b2db      	uxtb	r3, r3
 800a68e:	2b03      	cmp	r3, #3
 800a690:	d110      	bne.n	800a6b4 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a698:	2b00      	cmp	r3, #0
 800a69a:	d00b      	beq.n	800a6b4 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a6a2:	69db      	ldr	r3, [r3, #28]
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d005      	beq.n	800a6b4 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a6ae:	69db      	ldr	r3, [r3, #28]
 800a6b0:	6878      	ldr	r0, [r7, #4]
 800a6b2:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800a6b4:	2300      	movs	r3, #0
}
 800a6b6:	4618      	mov	r0, r3
 800a6b8:	3708      	adds	r7, #8
 800a6ba:	46bd      	mov	sp, r7
 800a6bc:	bd80      	pop	{r7, pc}

0800a6be <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800a6be:	b580      	push	{r7, lr}
 800a6c0:	b082      	sub	sp, #8
 800a6c2:	af00      	add	r7, sp, #0
 800a6c4:	6078      	str	r0, [r7, #4]
 800a6c6:	460b      	mov	r3, r1
 800a6c8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	32ae      	adds	r2, #174	; 0xae
 800a6d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	d101      	bne.n	800a6e0 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800a6dc:	2303      	movs	r3, #3
 800a6de:	e01c      	b.n	800a71a <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a6e6:	b2db      	uxtb	r3, r3
 800a6e8:	2b03      	cmp	r3, #3
 800a6ea:	d115      	bne.n	800a718 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	32ae      	adds	r2, #174	; 0xae
 800a6f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a6fa:	6a1b      	ldr	r3, [r3, #32]
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	d00b      	beq.n	800a718 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	32ae      	adds	r2, #174	; 0xae
 800a70a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a70e:	6a1b      	ldr	r3, [r3, #32]
 800a710:	78fa      	ldrb	r2, [r7, #3]
 800a712:	4611      	mov	r1, r2
 800a714:	6878      	ldr	r0, [r7, #4]
 800a716:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a718:	2300      	movs	r3, #0
}
 800a71a:	4618      	mov	r0, r3
 800a71c:	3708      	adds	r7, #8
 800a71e:	46bd      	mov	sp, r7
 800a720:	bd80      	pop	{r7, pc}

0800a722 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800a722:	b580      	push	{r7, lr}
 800a724:	b082      	sub	sp, #8
 800a726:	af00      	add	r7, sp, #0
 800a728:	6078      	str	r0, [r7, #4]
 800a72a:	460b      	mov	r3, r1
 800a72c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	32ae      	adds	r2, #174	; 0xae
 800a738:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d101      	bne.n	800a744 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800a740:	2303      	movs	r3, #3
 800a742:	e01c      	b.n	800a77e <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a74a:	b2db      	uxtb	r3, r3
 800a74c:	2b03      	cmp	r3, #3
 800a74e:	d115      	bne.n	800a77c <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	32ae      	adds	r2, #174	; 0xae
 800a75a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a75e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a760:	2b00      	cmp	r3, #0
 800a762:	d00b      	beq.n	800a77c <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	32ae      	adds	r2, #174	; 0xae
 800a76e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a772:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a774:	78fa      	ldrb	r2, [r7, #3]
 800a776:	4611      	mov	r1, r2
 800a778:	6878      	ldr	r0, [r7, #4]
 800a77a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a77c:	2300      	movs	r3, #0
}
 800a77e:	4618      	mov	r0, r3
 800a780:	3708      	adds	r7, #8
 800a782:	46bd      	mov	sp, r7
 800a784:	bd80      	pop	{r7, pc}

0800a786 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800a786:	b480      	push	{r7}
 800a788:	b083      	sub	sp, #12
 800a78a:	af00      	add	r7, sp, #0
 800a78c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a78e:	2300      	movs	r3, #0
}
 800a790:	4618      	mov	r0, r3
 800a792:	370c      	adds	r7, #12
 800a794:	46bd      	mov	sp, r7
 800a796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a79a:	4770      	bx	lr

0800a79c <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800a79c:	b580      	push	{r7, lr}
 800a79e:	b084      	sub	sp, #16
 800a7a0:	af00      	add	r7, sp, #0
 800a7a2:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800a7a4:	2300      	movs	r3, #0
 800a7a6:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	2201      	movs	r2, #1
 800a7ac:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d00e      	beq.n	800a7d8 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a7c0:	685b      	ldr	r3, [r3, #4]
 800a7c2:	687a      	ldr	r2, [r7, #4]
 800a7c4:	6852      	ldr	r2, [r2, #4]
 800a7c6:	b2d2      	uxtb	r2, r2
 800a7c8:	4611      	mov	r1, r2
 800a7ca:	6878      	ldr	r0, [r7, #4]
 800a7cc:	4798      	blx	r3
 800a7ce:	4603      	mov	r3, r0
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d001      	beq.n	800a7d8 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800a7d4:	2303      	movs	r3, #3
 800a7d6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a7d8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a7da:	4618      	mov	r0, r3
 800a7dc:	3710      	adds	r7, #16
 800a7de:	46bd      	mov	sp, r7
 800a7e0:	bd80      	pop	{r7, pc}

0800a7e2 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a7e2:	b480      	push	{r7}
 800a7e4:	b083      	sub	sp, #12
 800a7e6:	af00      	add	r7, sp, #0
 800a7e8:	6078      	str	r0, [r7, #4]
 800a7ea:	460b      	mov	r3, r1
 800a7ec:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a7ee:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a7f0:	4618      	mov	r0, r3
 800a7f2:	370c      	adds	r7, #12
 800a7f4:	46bd      	mov	sp, r7
 800a7f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7fa:	4770      	bx	lr

0800a7fc <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a7fc:	b480      	push	{r7}
 800a7fe:	b083      	sub	sp, #12
 800a800:	af00      	add	r7, sp, #0
 800a802:	6078      	str	r0, [r7, #4]
 800a804:	460b      	mov	r3, r1
 800a806:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a808:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a80a:	4618      	mov	r0, r3
 800a80c:	370c      	adds	r7, #12
 800a80e:	46bd      	mov	sp, r7
 800a810:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a814:	4770      	bx	lr

0800a816 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800a816:	b580      	push	{r7, lr}
 800a818:	b086      	sub	sp, #24
 800a81a:	af00      	add	r7, sp, #0
 800a81c:	6078      	str	r0, [r7, #4]
 800a81e:	460b      	mov	r3, r1
 800a820:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800a82a:	2300      	movs	r3, #0
 800a82c:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	885b      	ldrh	r3, [r3, #2]
 800a832:	b29a      	uxth	r2, r3
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	781b      	ldrb	r3, [r3, #0]
 800a838:	b29b      	uxth	r3, r3
 800a83a:	429a      	cmp	r2, r3
 800a83c:	d920      	bls.n	800a880 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 800a83e:	68fb      	ldr	r3, [r7, #12]
 800a840:	781b      	ldrb	r3, [r3, #0]
 800a842:	b29b      	uxth	r3, r3
 800a844:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800a846:	e013      	b.n	800a870 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800a848:	f107 030a 	add.w	r3, r7, #10
 800a84c:	4619      	mov	r1, r3
 800a84e:	6978      	ldr	r0, [r7, #20]
 800a850:	f000 f81b 	bl	800a88a <USBD_GetNextDesc>
 800a854:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800a856:	697b      	ldr	r3, [r7, #20]
 800a858:	785b      	ldrb	r3, [r3, #1]
 800a85a:	2b05      	cmp	r3, #5
 800a85c:	d108      	bne.n	800a870 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800a85e:	697b      	ldr	r3, [r7, #20]
 800a860:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800a862:	693b      	ldr	r3, [r7, #16]
 800a864:	789b      	ldrb	r3, [r3, #2]
 800a866:	78fa      	ldrb	r2, [r7, #3]
 800a868:	429a      	cmp	r2, r3
 800a86a:	d008      	beq.n	800a87e <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800a86c:	2300      	movs	r3, #0
 800a86e:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	885b      	ldrh	r3, [r3, #2]
 800a874:	b29a      	uxth	r2, r3
 800a876:	897b      	ldrh	r3, [r7, #10]
 800a878:	429a      	cmp	r2, r3
 800a87a:	d8e5      	bhi.n	800a848 <USBD_GetEpDesc+0x32>
 800a87c:	e000      	b.n	800a880 <USBD_GetEpDesc+0x6a>
          break;
 800a87e:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800a880:	693b      	ldr	r3, [r7, #16]
}
 800a882:	4618      	mov	r0, r3
 800a884:	3718      	adds	r7, #24
 800a886:	46bd      	mov	sp, r7
 800a888:	bd80      	pop	{r7, pc}

0800a88a <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800a88a:	b480      	push	{r7}
 800a88c:	b085      	sub	sp, #20
 800a88e:	af00      	add	r7, sp, #0
 800a890:	6078      	str	r0, [r7, #4]
 800a892:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800a898:	683b      	ldr	r3, [r7, #0]
 800a89a:	881a      	ldrh	r2, [r3, #0]
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	781b      	ldrb	r3, [r3, #0]
 800a8a0:	b29b      	uxth	r3, r3
 800a8a2:	4413      	add	r3, r2
 800a8a4:	b29a      	uxth	r2, r3
 800a8a6:	683b      	ldr	r3, [r7, #0]
 800a8a8:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	781b      	ldrb	r3, [r3, #0]
 800a8ae:	461a      	mov	r2, r3
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	4413      	add	r3, r2
 800a8b4:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800a8b6:	68fb      	ldr	r3, [r7, #12]
}
 800a8b8:	4618      	mov	r0, r3
 800a8ba:	3714      	adds	r7, #20
 800a8bc:	46bd      	mov	sp, r7
 800a8be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8c2:	4770      	bx	lr

0800a8c4 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800a8c4:	b480      	push	{r7}
 800a8c6:	b087      	sub	sp, #28
 800a8c8:	af00      	add	r7, sp, #0
 800a8ca:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800a8d0:	697b      	ldr	r3, [r7, #20]
 800a8d2:	781b      	ldrb	r3, [r3, #0]
 800a8d4:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800a8d6:	697b      	ldr	r3, [r7, #20]
 800a8d8:	3301      	adds	r3, #1
 800a8da:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800a8dc:	697b      	ldr	r3, [r7, #20]
 800a8de:	781b      	ldrb	r3, [r3, #0]
 800a8e0:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800a8e2:	8a3b      	ldrh	r3, [r7, #16]
 800a8e4:	021b      	lsls	r3, r3, #8
 800a8e6:	b21a      	sxth	r2, r3
 800a8e8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a8ec:	4313      	orrs	r3, r2
 800a8ee:	b21b      	sxth	r3, r3
 800a8f0:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800a8f2:	89fb      	ldrh	r3, [r7, #14]
}
 800a8f4:	4618      	mov	r0, r3
 800a8f6:	371c      	adds	r7, #28
 800a8f8:	46bd      	mov	sp, r7
 800a8fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8fe:	4770      	bx	lr

0800a900 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a900:	b580      	push	{r7, lr}
 800a902:	b084      	sub	sp, #16
 800a904:	af00      	add	r7, sp, #0
 800a906:	6078      	str	r0, [r7, #4]
 800a908:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a90a:	2300      	movs	r3, #0
 800a90c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a90e:	683b      	ldr	r3, [r7, #0]
 800a910:	781b      	ldrb	r3, [r3, #0]
 800a912:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a916:	2b40      	cmp	r3, #64	; 0x40
 800a918:	d005      	beq.n	800a926 <USBD_StdDevReq+0x26>
 800a91a:	2b40      	cmp	r3, #64	; 0x40
 800a91c:	d857      	bhi.n	800a9ce <USBD_StdDevReq+0xce>
 800a91e:	2b00      	cmp	r3, #0
 800a920:	d00f      	beq.n	800a942 <USBD_StdDevReq+0x42>
 800a922:	2b20      	cmp	r3, #32
 800a924:	d153      	bne.n	800a9ce <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	32ae      	adds	r2, #174	; 0xae
 800a930:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a934:	689b      	ldr	r3, [r3, #8]
 800a936:	6839      	ldr	r1, [r7, #0]
 800a938:	6878      	ldr	r0, [r7, #4]
 800a93a:	4798      	blx	r3
 800a93c:	4603      	mov	r3, r0
 800a93e:	73fb      	strb	r3, [r7, #15]
      break;
 800a940:	e04a      	b.n	800a9d8 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a942:	683b      	ldr	r3, [r7, #0]
 800a944:	785b      	ldrb	r3, [r3, #1]
 800a946:	2b09      	cmp	r3, #9
 800a948:	d83b      	bhi.n	800a9c2 <USBD_StdDevReq+0xc2>
 800a94a:	a201      	add	r2, pc, #4	; (adr r2, 800a950 <USBD_StdDevReq+0x50>)
 800a94c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a950:	0800a9a5 	.word	0x0800a9a5
 800a954:	0800a9b9 	.word	0x0800a9b9
 800a958:	0800a9c3 	.word	0x0800a9c3
 800a95c:	0800a9af 	.word	0x0800a9af
 800a960:	0800a9c3 	.word	0x0800a9c3
 800a964:	0800a983 	.word	0x0800a983
 800a968:	0800a979 	.word	0x0800a979
 800a96c:	0800a9c3 	.word	0x0800a9c3
 800a970:	0800a99b 	.word	0x0800a99b
 800a974:	0800a98d 	.word	0x0800a98d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a978:	6839      	ldr	r1, [r7, #0]
 800a97a:	6878      	ldr	r0, [r7, #4]
 800a97c:	f000 fa3c 	bl	800adf8 <USBD_GetDescriptor>
          break;
 800a980:	e024      	b.n	800a9cc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a982:	6839      	ldr	r1, [r7, #0]
 800a984:	6878      	ldr	r0, [r7, #4]
 800a986:	f000 fba1 	bl	800b0cc <USBD_SetAddress>
          break;
 800a98a:	e01f      	b.n	800a9cc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800a98c:	6839      	ldr	r1, [r7, #0]
 800a98e:	6878      	ldr	r0, [r7, #4]
 800a990:	f000 fbe0 	bl	800b154 <USBD_SetConfig>
 800a994:	4603      	mov	r3, r0
 800a996:	73fb      	strb	r3, [r7, #15]
          break;
 800a998:	e018      	b.n	800a9cc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a99a:	6839      	ldr	r1, [r7, #0]
 800a99c:	6878      	ldr	r0, [r7, #4]
 800a99e:	f000 fc83 	bl	800b2a8 <USBD_GetConfig>
          break;
 800a9a2:	e013      	b.n	800a9cc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a9a4:	6839      	ldr	r1, [r7, #0]
 800a9a6:	6878      	ldr	r0, [r7, #4]
 800a9a8:	f000 fcb4 	bl	800b314 <USBD_GetStatus>
          break;
 800a9ac:	e00e      	b.n	800a9cc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a9ae:	6839      	ldr	r1, [r7, #0]
 800a9b0:	6878      	ldr	r0, [r7, #4]
 800a9b2:	f000 fce3 	bl	800b37c <USBD_SetFeature>
          break;
 800a9b6:	e009      	b.n	800a9cc <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a9b8:	6839      	ldr	r1, [r7, #0]
 800a9ba:	6878      	ldr	r0, [r7, #4]
 800a9bc:	f000 fd07 	bl	800b3ce <USBD_ClrFeature>
          break;
 800a9c0:	e004      	b.n	800a9cc <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800a9c2:	6839      	ldr	r1, [r7, #0]
 800a9c4:	6878      	ldr	r0, [r7, #4]
 800a9c6:	f000 fd5e 	bl	800b486 <USBD_CtlError>
          break;
 800a9ca:	bf00      	nop
      }
      break;
 800a9cc:	e004      	b.n	800a9d8 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800a9ce:	6839      	ldr	r1, [r7, #0]
 800a9d0:	6878      	ldr	r0, [r7, #4]
 800a9d2:	f000 fd58 	bl	800b486 <USBD_CtlError>
      break;
 800a9d6:	bf00      	nop
  }

  return ret;
 800a9d8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a9da:	4618      	mov	r0, r3
 800a9dc:	3710      	adds	r7, #16
 800a9de:	46bd      	mov	sp, r7
 800a9e0:	bd80      	pop	{r7, pc}
 800a9e2:	bf00      	nop

0800a9e4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a9e4:	b580      	push	{r7, lr}
 800a9e6:	b084      	sub	sp, #16
 800a9e8:	af00      	add	r7, sp, #0
 800a9ea:	6078      	str	r0, [r7, #4]
 800a9ec:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a9ee:	2300      	movs	r3, #0
 800a9f0:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a9f2:	683b      	ldr	r3, [r7, #0]
 800a9f4:	781b      	ldrb	r3, [r3, #0]
 800a9f6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a9fa:	2b40      	cmp	r3, #64	; 0x40
 800a9fc:	d005      	beq.n	800aa0a <USBD_StdItfReq+0x26>
 800a9fe:	2b40      	cmp	r3, #64	; 0x40
 800aa00:	d852      	bhi.n	800aaa8 <USBD_StdItfReq+0xc4>
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d001      	beq.n	800aa0a <USBD_StdItfReq+0x26>
 800aa06:	2b20      	cmp	r3, #32
 800aa08:	d14e      	bne.n	800aaa8 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aa10:	b2db      	uxtb	r3, r3
 800aa12:	3b01      	subs	r3, #1
 800aa14:	2b02      	cmp	r3, #2
 800aa16:	d840      	bhi.n	800aa9a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800aa18:	683b      	ldr	r3, [r7, #0]
 800aa1a:	889b      	ldrh	r3, [r3, #4]
 800aa1c:	b2db      	uxtb	r3, r3
 800aa1e:	2b01      	cmp	r3, #1
 800aa20:	d836      	bhi.n	800aa90 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800aa22:	683b      	ldr	r3, [r7, #0]
 800aa24:	889b      	ldrh	r3, [r3, #4]
 800aa26:	b2db      	uxtb	r3, r3
 800aa28:	4619      	mov	r1, r3
 800aa2a:	6878      	ldr	r0, [r7, #4]
 800aa2c:	f7ff fed9 	bl	800a7e2 <USBD_CoreFindIF>
 800aa30:	4603      	mov	r3, r0
 800aa32:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800aa34:	7bbb      	ldrb	r3, [r7, #14]
 800aa36:	2bff      	cmp	r3, #255	; 0xff
 800aa38:	d01d      	beq.n	800aa76 <USBD_StdItfReq+0x92>
 800aa3a:	7bbb      	ldrb	r3, [r7, #14]
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d11a      	bne.n	800aa76 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800aa40:	7bba      	ldrb	r2, [r7, #14]
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	32ae      	adds	r2, #174	; 0xae
 800aa46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa4a:	689b      	ldr	r3, [r3, #8]
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	d00f      	beq.n	800aa70 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800aa50:	7bba      	ldrb	r2, [r7, #14]
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800aa58:	7bba      	ldrb	r2, [r7, #14]
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	32ae      	adds	r2, #174	; 0xae
 800aa5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa62:	689b      	ldr	r3, [r3, #8]
 800aa64:	6839      	ldr	r1, [r7, #0]
 800aa66:	6878      	ldr	r0, [r7, #4]
 800aa68:	4798      	blx	r3
 800aa6a:	4603      	mov	r3, r0
 800aa6c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800aa6e:	e004      	b.n	800aa7a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800aa70:	2303      	movs	r3, #3
 800aa72:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800aa74:	e001      	b.n	800aa7a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800aa76:	2303      	movs	r3, #3
 800aa78:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800aa7a:	683b      	ldr	r3, [r7, #0]
 800aa7c:	88db      	ldrh	r3, [r3, #6]
 800aa7e:	2b00      	cmp	r3, #0
 800aa80:	d110      	bne.n	800aaa4 <USBD_StdItfReq+0xc0>
 800aa82:	7bfb      	ldrb	r3, [r7, #15]
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d10d      	bne.n	800aaa4 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800aa88:	6878      	ldr	r0, [r7, #4]
 800aa8a:	f000 fdc7 	bl	800b61c <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800aa8e:	e009      	b.n	800aaa4 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800aa90:	6839      	ldr	r1, [r7, #0]
 800aa92:	6878      	ldr	r0, [r7, #4]
 800aa94:	f000 fcf7 	bl	800b486 <USBD_CtlError>
          break;
 800aa98:	e004      	b.n	800aaa4 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800aa9a:	6839      	ldr	r1, [r7, #0]
 800aa9c:	6878      	ldr	r0, [r7, #4]
 800aa9e:	f000 fcf2 	bl	800b486 <USBD_CtlError>
          break;
 800aaa2:	e000      	b.n	800aaa6 <USBD_StdItfReq+0xc2>
          break;
 800aaa4:	bf00      	nop
      }
      break;
 800aaa6:	e004      	b.n	800aab2 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800aaa8:	6839      	ldr	r1, [r7, #0]
 800aaaa:	6878      	ldr	r0, [r7, #4]
 800aaac:	f000 fceb 	bl	800b486 <USBD_CtlError>
      break;
 800aab0:	bf00      	nop
  }

  return ret;
 800aab2:	7bfb      	ldrb	r3, [r7, #15]
}
 800aab4:	4618      	mov	r0, r3
 800aab6:	3710      	adds	r7, #16
 800aab8:	46bd      	mov	sp, r7
 800aaba:	bd80      	pop	{r7, pc}

0800aabc <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aabc:	b580      	push	{r7, lr}
 800aabe:	b084      	sub	sp, #16
 800aac0:	af00      	add	r7, sp, #0
 800aac2:	6078      	str	r0, [r7, #4]
 800aac4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800aac6:	2300      	movs	r3, #0
 800aac8:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800aaca:	683b      	ldr	r3, [r7, #0]
 800aacc:	889b      	ldrh	r3, [r3, #4]
 800aace:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800aad0:	683b      	ldr	r3, [r7, #0]
 800aad2:	781b      	ldrb	r3, [r3, #0]
 800aad4:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800aad8:	2b40      	cmp	r3, #64	; 0x40
 800aada:	d007      	beq.n	800aaec <USBD_StdEPReq+0x30>
 800aadc:	2b40      	cmp	r3, #64	; 0x40
 800aade:	f200 817f 	bhi.w	800ade0 <USBD_StdEPReq+0x324>
 800aae2:	2b00      	cmp	r3, #0
 800aae4:	d02a      	beq.n	800ab3c <USBD_StdEPReq+0x80>
 800aae6:	2b20      	cmp	r3, #32
 800aae8:	f040 817a 	bne.w	800ade0 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800aaec:	7bbb      	ldrb	r3, [r7, #14]
 800aaee:	4619      	mov	r1, r3
 800aaf0:	6878      	ldr	r0, [r7, #4]
 800aaf2:	f7ff fe83 	bl	800a7fc <USBD_CoreFindEP>
 800aaf6:	4603      	mov	r3, r0
 800aaf8:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800aafa:	7b7b      	ldrb	r3, [r7, #13]
 800aafc:	2bff      	cmp	r3, #255	; 0xff
 800aafe:	f000 8174 	beq.w	800adea <USBD_StdEPReq+0x32e>
 800ab02:	7b7b      	ldrb	r3, [r7, #13]
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	f040 8170 	bne.w	800adea <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800ab0a:	7b7a      	ldrb	r2, [r7, #13]
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800ab12:	7b7a      	ldrb	r2, [r7, #13]
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	32ae      	adds	r2, #174	; 0xae
 800ab18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab1c:	689b      	ldr	r3, [r3, #8]
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	f000 8163 	beq.w	800adea <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800ab24:	7b7a      	ldrb	r2, [r7, #13]
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	32ae      	adds	r2, #174	; 0xae
 800ab2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab2e:	689b      	ldr	r3, [r3, #8]
 800ab30:	6839      	ldr	r1, [r7, #0]
 800ab32:	6878      	ldr	r0, [r7, #4]
 800ab34:	4798      	blx	r3
 800ab36:	4603      	mov	r3, r0
 800ab38:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800ab3a:	e156      	b.n	800adea <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ab3c:	683b      	ldr	r3, [r7, #0]
 800ab3e:	785b      	ldrb	r3, [r3, #1]
 800ab40:	2b03      	cmp	r3, #3
 800ab42:	d008      	beq.n	800ab56 <USBD_StdEPReq+0x9a>
 800ab44:	2b03      	cmp	r3, #3
 800ab46:	f300 8145 	bgt.w	800add4 <USBD_StdEPReq+0x318>
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	f000 809b 	beq.w	800ac86 <USBD_StdEPReq+0x1ca>
 800ab50:	2b01      	cmp	r3, #1
 800ab52:	d03c      	beq.n	800abce <USBD_StdEPReq+0x112>
 800ab54:	e13e      	b.n	800add4 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ab5c:	b2db      	uxtb	r3, r3
 800ab5e:	2b02      	cmp	r3, #2
 800ab60:	d002      	beq.n	800ab68 <USBD_StdEPReq+0xac>
 800ab62:	2b03      	cmp	r3, #3
 800ab64:	d016      	beq.n	800ab94 <USBD_StdEPReq+0xd8>
 800ab66:	e02c      	b.n	800abc2 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ab68:	7bbb      	ldrb	r3, [r7, #14]
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d00d      	beq.n	800ab8a <USBD_StdEPReq+0xce>
 800ab6e:	7bbb      	ldrb	r3, [r7, #14]
 800ab70:	2b80      	cmp	r3, #128	; 0x80
 800ab72:	d00a      	beq.n	800ab8a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800ab74:	7bbb      	ldrb	r3, [r7, #14]
 800ab76:	4619      	mov	r1, r3
 800ab78:	6878      	ldr	r0, [r7, #4]
 800ab7a:	f003 ffcf 	bl	800eb1c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800ab7e:	2180      	movs	r1, #128	; 0x80
 800ab80:	6878      	ldr	r0, [r7, #4]
 800ab82:	f003 ffcb 	bl	800eb1c <USBD_LL_StallEP>
 800ab86:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ab88:	e020      	b.n	800abcc <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800ab8a:	6839      	ldr	r1, [r7, #0]
 800ab8c:	6878      	ldr	r0, [r7, #4]
 800ab8e:	f000 fc7a 	bl	800b486 <USBD_CtlError>
              break;
 800ab92:	e01b      	b.n	800abcc <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ab94:	683b      	ldr	r3, [r7, #0]
 800ab96:	885b      	ldrh	r3, [r3, #2]
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d10e      	bne.n	800abba <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800ab9c:	7bbb      	ldrb	r3, [r7, #14]
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	d00b      	beq.n	800abba <USBD_StdEPReq+0xfe>
 800aba2:	7bbb      	ldrb	r3, [r7, #14]
 800aba4:	2b80      	cmp	r3, #128	; 0x80
 800aba6:	d008      	beq.n	800abba <USBD_StdEPReq+0xfe>
 800aba8:	683b      	ldr	r3, [r7, #0]
 800abaa:	88db      	ldrh	r3, [r3, #6]
 800abac:	2b00      	cmp	r3, #0
 800abae:	d104      	bne.n	800abba <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800abb0:	7bbb      	ldrb	r3, [r7, #14]
 800abb2:	4619      	mov	r1, r3
 800abb4:	6878      	ldr	r0, [r7, #4]
 800abb6:	f003 ffb1 	bl	800eb1c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800abba:	6878      	ldr	r0, [r7, #4]
 800abbc:	f000 fd2e 	bl	800b61c <USBD_CtlSendStatus>

              break;
 800abc0:	e004      	b.n	800abcc <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800abc2:	6839      	ldr	r1, [r7, #0]
 800abc4:	6878      	ldr	r0, [r7, #4]
 800abc6:	f000 fc5e 	bl	800b486 <USBD_CtlError>
              break;
 800abca:	bf00      	nop
          }
          break;
 800abcc:	e107      	b.n	800adde <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800abd4:	b2db      	uxtb	r3, r3
 800abd6:	2b02      	cmp	r3, #2
 800abd8:	d002      	beq.n	800abe0 <USBD_StdEPReq+0x124>
 800abda:	2b03      	cmp	r3, #3
 800abdc:	d016      	beq.n	800ac0c <USBD_StdEPReq+0x150>
 800abde:	e04b      	b.n	800ac78 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800abe0:	7bbb      	ldrb	r3, [r7, #14]
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d00d      	beq.n	800ac02 <USBD_StdEPReq+0x146>
 800abe6:	7bbb      	ldrb	r3, [r7, #14]
 800abe8:	2b80      	cmp	r3, #128	; 0x80
 800abea:	d00a      	beq.n	800ac02 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800abec:	7bbb      	ldrb	r3, [r7, #14]
 800abee:	4619      	mov	r1, r3
 800abf0:	6878      	ldr	r0, [r7, #4]
 800abf2:	f003 ff93 	bl	800eb1c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800abf6:	2180      	movs	r1, #128	; 0x80
 800abf8:	6878      	ldr	r0, [r7, #4]
 800abfa:	f003 ff8f 	bl	800eb1c <USBD_LL_StallEP>
 800abfe:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ac00:	e040      	b.n	800ac84 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800ac02:	6839      	ldr	r1, [r7, #0]
 800ac04:	6878      	ldr	r0, [r7, #4]
 800ac06:	f000 fc3e 	bl	800b486 <USBD_CtlError>
              break;
 800ac0a:	e03b      	b.n	800ac84 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ac0c:	683b      	ldr	r3, [r7, #0]
 800ac0e:	885b      	ldrh	r3, [r3, #2]
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d136      	bne.n	800ac82 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800ac14:	7bbb      	ldrb	r3, [r7, #14]
 800ac16:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d004      	beq.n	800ac28 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800ac1e:	7bbb      	ldrb	r3, [r7, #14]
 800ac20:	4619      	mov	r1, r3
 800ac22:	6878      	ldr	r0, [r7, #4]
 800ac24:	f003 ff99 	bl	800eb5a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800ac28:	6878      	ldr	r0, [r7, #4]
 800ac2a:	f000 fcf7 	bl	800b61c <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800ac2e:	7bbb      	ldrb	r3, [r7, #14]
 800ac30:	4619      	mov	r1, r3
 800ac32:	6878      	ldr	r0, [r7, #4]
 800ac34:	f7ff fde2 	bl	800a7fc <USBD_CoreFindEP>
 800ac38:	4603      	mov	r3, r0
 800ac3a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ac3c:	7b7b      	ldrb	r3, [r7, #13]
 800ac3e:	2bff      	cmp	r3, #255	; 0xff
 800ac40:	d01f      	beq.n	800ac82 <USBD_StdEPReq+0x1c6>
 800ac42:	7b7b      	ldrb	r3, [r7, #13]
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	d11c      	bne.n	800ac82 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800ac48:	7b7a      	ldrb	r2, [r7, #13]
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800ac50:	7b7a      	ldrb	r2, [r7, #13]
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	32ae      	adds	r2, #174	; 0xae
 800ac56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ac5a:	689b      	ldr	r3, [r3, #8]
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	d010      	beq.n	800ac82 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800ac60:	7b7a      	ldrb	r2, [r7, #13]
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	32ae      	adds	r2, #174	; 0xae
 800ac66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ac6a:	689b      	ldr	r3, [r3, #8]
 800ac6c:	6839      	ldr	r1, [r7, #0]
 800ac6e:	6878      	ldr	r0, [r7, #4]
 800ac70:	4798      	blx	r3
 800ac72:	4603      	mov	r3, r0
 800ac74:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800ac76:	e004      	b.n	800ac82 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800ac78:	6839      	ldr	r1, [r7, #0]
 800ac7a:	6878      	ldr	r0, [r7, #4]
 800ac7c:	f000 fc03 	bl	800b486 <USBD_CtlError>
              break;
 800ac80:	e000      	b.n	800ac84 <USBD_StdEPReq+0x1c8>
              break;
 800ac82:	bf00      	nop
          }
          break;
 800ac84:	e0ab      	b.n	800adde <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ac8c:	b2db      	uxtb	r3, r3
 800ac8e:	2b02      	cmp	r3, #2
 800ac90:	d002      	beq.n	800ac98 <USBD_StdEPReq+0x1dc>
 800ac92:	2b03      	cmp	r3, #3
 800ac94:	d032      	beq.n	800acfc <USBD_StdEPReq+0x240>
 800ac96:	e097      	b.n	800adc8 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ac98:	7bbb      	ldrb	r3, [r7, #14]
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d007      	beq.n	800acae <USBD_StdEPReq+0x1f2>
 800ac9e:	7bbb      	ldrb	r3, [r7, #14]
 800aca0:	2b80      	cmp	r3, #128	; 0x80
 800aca2:	d004      	beq.n	800acae <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800aca4:	6839      	ldr	r1, [r7, #0]
 800aca6:	6878      	ldr	r0, [r7, #4]
 800aca8:	f000 fbed 	bl	800b486 <USBD_CtlError>
                break;
 800acac:	e091      	b.n	800add2 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800acae:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800acb2:	2b00      	cmp	r3, #0
 800acb4:	da0b      	bge.n	800acce <USBD_StdEPReq+0x212>
 800acb6:	7bbb      	ldrb	r3, [r7, #14]
 800acb8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800acbc:	4613      	mov	r3, r2
 800acbe:	009b      	lsls	r3, r3, #2
 800acc0:	4413      	add	r3, r2
 800acc2:	009b      	lsls	r3, r3, #2
 800acc4:	3310      	adds	r3, #16
 800acc6:	687a      	ldr	r2, [r7, #4]
 800acc8:	4413      	add	r3, r2
 800acca:	3304      	adds	r3, #4
 800accc:	e00b      	b.n	800ace6 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800acce:	7bbb      	ldrb	r3, [r7, #14]
 800acd0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800acd4:	4613      	mov	r3, r2
 800acd6:	009b      	lsls	r3, r3, #2
 800acd8:	4413      	add	r3, r2
 800acda:	009b      	lsls	r3, r3, #2
 800acdc:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800ace0:	687a      	ldr	r2, [r7, #4]
 800ace2:	4413      	add	r3, r2
 800ace4:	3304      	adds	r3, #4
 800ace6:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800ace8:	68bb      	ldr	r3, [r7, #8]
 800acea:	2200      	movs	r2, #0
 800acec:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800acee:	68bb      	ldr	r3, [r7, #8]
 800acf0:	2202      	movs	r2, #2
 800acf2:	4619      	mov	r1, r3
 800acf4:	6878      	ldr	r0, [r7, #4]
 800acf6:	f000 fc37 	bl	800b568 <USBD_CtlSendData>
              break;
 800acfa:	e06a      	b.n	800add2 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800acfc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	da11      	bge.n	800ad28 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800ad04:	7bbb      	ldrb	r3, [r7, #14]
 800ad06:	f003 020f 	and.w	r2, r3, #15
 800ad0a:	6879      	ldr	r1, [r7, #4]
 800ad0c:	4613      	mov	r3, r2
 800ad0e:	009b      	lsls	r3, r3, #2
 800ad10:	4413      	add	r3, r2
 800ad12:	009b      	lsls	r3, r3, #2
 800ad14:	440b      	add	r3, r1
 800ad16:	3324      	adds	r3, #36	; 0x24
 800ad18:	881b      	ldrh	r3, [r3, #0]
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	d117      	bne.n	800ad4e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800ad1e:	6839      	ldr	r1, [r7, #0]
 800ad20:	6878      	ldr	r0, [r7, #4]
 800ad22:	f000 fbb0 	bl	800b486 <USBD_CtlError>
                  break;
 800ad26:	e054      	b.n	800add2 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800ad28:	7bbb      	ldrb	r3, [r7, #14]
 800ad2a:	f003 020f 	and.w	r2, r3, #15
 800ad2e:	6879      	ldr	r1, [r7, #4]
 800ad30:	4613      	mov	r3, r2
 800ad32:	009b      	lsls	r3, r3, #2
 800ad34:	4413      	add	r3, r2
 800ad36:	009b      	lsls	r3, r3, #2
 800ad38:	440b      	add	r3, r1
 800ad3a:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800ad3e:	881b      	ldrh	r3, [r3, #0]
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d104      	bne.n	800ad4e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800ad44:	6839      	ldr	r1, [r7, #0]
 800ad46:	6878      	ldr	r0, [r7, #4]
 800ad48:	f000 fb9d 	bl	800b486 <USBD_CtlError>
                  break;
 800ad4c:	e041      	b.n	800add2 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ad4e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	da0b      	bge.n	800ad6e <USBD_StdEPReq+0x2b2>
 800ad56:	7bbb      	ldrb	r3, [r7, #14]
 800ad58:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ad5c:	4613      	mov	r3, r2
 800ad5e:	009b      	lsls	r3, r3, #2
 800ad60:	4413      	add	r3, r2
 800ad62:	009b      	lsls	r3, r3, #2
 800ad64:	3310      	adds	r3, #16
 800ad66:	687a      	ldr	r2, [r7, #4]
 800ad68:	4413      	add	r3, r2
 800ad6a:	3304      	adds	r3, #4
 800ad6c:	e00b      	b.n	800ad86 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ad6e:	7bbb      	ldrb	r3, [r7, #14]
 800ad70:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ad74:	4613      	mov	r3, r2
 800ad76:	009b      	lsls	r3, r3, #2
 800ad78:	4413      	add	r3, r2
 800ad7a:	009b      	lsls	r3, r3, #2
 800ad7c:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800ad80:	687a      	ldr	r2, [r7, #4]
 800ad82:	4413      	add	r3, r2
 800ad84:	3304      	adds	r3, #4
 800ad86:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800ad88:	7bbb      	ldrb	r3, [r7, #14]
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	d002      	beq.n	800ad94 <USBD_StdEPReq+0x2d8>
 800ad8e:	7bbb      	ldrb	r3, [r7, #14]
 800ad90:	2b80      	cmp	r3, #128	; 0x80
 800ad92:	d103      	bne.n	800ad9c <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800ad94:	68bb      	ldr	r3, [r7, #8]
 800ad96:	2200      	movs	r2, #0
 800ad98:	601a      	str	r2, [r3, #0]
 800ad9a:	e00e      	b.n	800adba <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800ad9c:	7bbb      	ldrb	r3, [r7, #14]
 800ad9e:	4619      	mov	r1, r3
 800ada0:	6878      	ldr	r0, [r7, #4]
 800ada2:	f003 fef9 	bl	800eb98 <USBD_LL_IsStallEP>
 800ada6:	4603      	mov	r3, r0
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d003      	beq.n	800adb4 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800adac:	68bb      	ldr	r3, [r7, #8]
 800adae:	2201      	movs	r2, #1
 800adb0:	601a      	str	r2, [r3, #0]
 800adb2:	e002      	b.n	800adba <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800adb4:	68bb      	ldr	r3, [r7, #8]
 800adb6:	2200      	movs	r2, #0
 800adb8:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800adba:	68bb      	ldr	r3, [r7, #8]
 800adbc:	2202      	movs	r2, #2
 800adbe:	4619      	mov	r1, r3
 800adc0:	6878      	ldr	r0, [r7, #4]
 800adc2:	f000 fbd1 	bl	800b568 <USBD_CtlSendData>
              break;
 800adc6:	e004      	b.n	800add2 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800adc8:	6839      	ldr	r1, [r7, #0]
 800adca:	6878      	ldr	r0, [r7, #4]
 800adcc:	f000 fb5b 	bl	800b486 <USBD_CtlError>
              break;
 800add0:	bf00      	nop
          }
          break;
 800add2:	e004      	b.n	800adde <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800add4:	6839      	ldr	r1, [r7, #0]
 800add6:	6878      	ldr	r0, [r7, #4]
 800add8:	f000 fb55 	bl	800b486 <USBD_CtlError>
          break;
 800addc:	bf00      	nop
      }
      break;
 800adde:	e005      	b.n	800adec <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800ade0:	6839      	ldr	r1, [r7, #0]
 800ade2:	6878      	ldr	r0, [r7, #4]
 800ade4:	f000 fb4f 	bl	800b486 <USBD_CtlError>
      break;
 800ade8:	e000      	b.n	800adec <USBD_StdEPReq+0x330>
      break;
 800adea:	bf00      	nop
  }

  return ret;
 800adec:	7bfb      	ldrb	r3, [r7, #15]
}
 800adee:	4618      	mov	r0, r3
 800adf0:	3710      	adds	r7, #16
 800adf2:	46bd      	mov	sp, r7
 800adf4:	bd80      	pop	{r7, pc}
	...

0800adf8 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800adf8:	b580      	push	{r7, lr}
 800adfa:	b084      	sub	sp, #16
 800adfc:	af00      	add	r7, sp, #0
 800adfe:	6078      	str	r0, [r7, #4]
 800ae00:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ae02:	2300      	movs	r3, #0
 800ae04:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800ae06:	2300      	movs	r3, #0
 800ae08:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800ae0a:	2300      	movs	r3, #0
 800ae0c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800ae0e:	683b      	ldr	r3, [r7, #0]
 800ae10:	885b      	ldrh	r3, [r3, #2]
 800ae12:	0a1b      	lsrs	r3, r3, #8
 800ae14:	b29b      	uxth	r3, r3
 800ae16:	3b01      	subs	r3, #1
 800ae18:	2b06      	cmp	r3, #6
 800ae1a:	f200 8128 	bhi.w	800b06e <USBD_GetDescriptor+0x276>
 800ae1e:	a201      	add	r2, pc, #4	; (adr r2, 800ae24 <USBD_GetDescriptor+0x2c>)
 800ae20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae24:	0800ae41 	.word	0x0800ae41
 800ae28:	0800ae59 	.word	0x0800ae59
 800ae2c:	0800ae99 	.word	0x0800ae99
 800ae30:	0800b06f 	.word	0x0800b06f
 800ae34:	0800b06f 	.word	0x0800b06f
 800ae38:	0800b00f 	.word	0x0800b00f
 800ae3c:	0800b03b 	.word	0x0800b03b
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ae46:	681b      	ldr	r3, [r3, #0]
 800ae48:	687a      	ldr	r2, [r7, #4]
 800ae4a:	7c12      	ldrb	r2, [r2, #16]
 800ae4c:	f107 0108 	add.w	r1, r7, #8
 800ae50:	4610      	mov	r0, r2
 800ae52:	4798      	blx	r3
 800ae54:	60f8      	str	r0, [r7, #12]
      break;
 800ae56:	e112      	b.n	800b07e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	7c1b      	ldrb	r3, [r3, #16]
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d10d      	bne.n	800ae7c <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ae66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ae68:	f107 0208 	add.w	r2, r7, #8
 800ae6c:	4610      	mov	r0, r2
 800ae6e:	4798      	blx	r3
 800ae70:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	3301      	adds	r3, #1
 800ae76:	2202      	movs	r2, #2
 800ae78:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800ae7a:	e100      	b.n	800b07e <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ae82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae84:	f107 0208 	add.w	r2, r7, #8
 800ae88:	4610      	mov	r0, r2
 800ae8a:	4798      	blx	r3
 800ae8c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ae8e:	68fb      	ldr	r3, [r7, #12]
 800ae90:	3301      	adds	r3, #1
 800ae92:	2202      	movs	r2, #2
 800ae94:	701a      	strb	r2, [r3, #0]
      break;
 800ae96:	e0f2      	b.n	800b07e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800ae98:	683b      	ldr	r3, [r7, #0]
 800ae9a:	885b      	ldrh	r3, [r3, #2]
 800ae9c:	b2db      	uxtb	r3, r3
 800ae9e:	2b05      	cmp	r3, #5
 800aea0:	f200 80ac 	bhi.w	800affc <USBD_GetDescriptor+0x204>
 800aea4:	a201      	add	r2, pc, #4	; (adr r2, 800aeac <USBD_GetDescriptor+0xb4>)
 800aea6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aeaa:	bf00      	nop
 800aeac:	0800aec5 	.word	0x0800aec5
 800aeb0:	0800aef9 	.word	0x0800aef9
 800aeb4:	0800af2d 	.word	0x0800af2d
 800aeb8:	0800af61 	.word	0x0800af61
 800aebc:	0800af95 	.word	0x0800af95
 800aec0:	0800afc9 	.word	0x0800afc9
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800aeca:	685b      	ldr	r3, [r3, #4]
 800aecc:	2b00      	cmp	r3, #0
 800aece:	d00b      	beq.n	800aee8 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800aed6:	685b      	ldr	r3, [r3, #4]
 800aed8:	687a      	ldr	r2, [r7, #4]
 800aeda:	7c12      	ldrb	r2, [r2, #16]
 800aedc:	f107 0108 	add.w	r1, r7, #8
 800aee0:	4610      	mov	r0, r2
 800aee2:	4798      	blx	r3
 800aee4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800aee6:	e091      	b.n	800b00c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800aee8:	6839      	ldr	r1, [r7, #0]
 800aeea:	6878      	ldr	r0, [r7, #4]
 800aeec:	f000 facb 	bl	800b486 <USBD_CtlError>
            err++;
 800aef0:	7afb      	ldrb	r3, [r7, #11]
 800aef2:	3301      	adds	r3, #1
 800aef4:	72fb      	strb	r3, [r7, #11]
          break;
 800aef6:	e089      	b.n	800b00c <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800aefe:	689b      	ldr	r3, [r3, #8]
 800af00:	2b00      	cmp	r3, #0
 800af02:	d00b      	beq.n	800af1c <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800af0a:	689b      	ldr	r3, [r3, #8]
 800af0c:	687a      	ldr	r2, [r7, #4]
 800af0e:	7c12      	ldrb	r2, [r2, #16]
 800af10:	f107 0108 	add.w	r1, r7, #8
 800af14:	4610      	mov	r0, r2
 800af16:	4798      	blx	r3
 800af18:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800af1a:	e077      	b.n	800b00c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800af1c:	6839      	ldr	r1, [r7, #0]
 800af1e:	6878      	ldr	r0, [r7, #4]
 800af20:	f000 fab1 	bl	800b486 <USBD_CtlError>
            err++;
 800af24:	7afb      	ldrb	r3, [r7, #11]
 800af26:	3301      	adds	r3, #1
 800af28:	72fb      	strb	r3, [r7, #11]
          break;
 800af2a:	e06f      	b.n	800b00c <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800af32:	68db      	ldr	r3, [r3, #12]
 800af34:	2b00      	cmp	r3, #0
 800af36:	d00b      	beq.n	800af50 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800af3e:	68db      	ldr	r3, [r3, #12]
 800af40:	687a      	ldr	r2, [r7, #4]
 800af42:	7c12      	ldrb	r2, [r2, #16]
 800af44:	f107 0108 	add.w	r1, r7, #8
 800af48:	4610      	mov	r0, r2
 800af4a:	4798      	blx	r3
 800af4c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800af4e:	e05d      	b.n	800b00c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800af50:	6839      	ldr	r1, [r7, #0]
 800af52:	6878      	ldr	r0, [r7, #4]
 800af54:	f000 fa97 	bl	800b486 <USBD_CtlError>
            err++;
 800af58:	7afb      	ldrb	r3, [r7, #11]
 800af5a:	3301      	adds	r3, #1
 800af5c:	72fb      	strb	r3, [r7, #11]
          break;
 800af5e:	e055      	b.n	800b00c <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800af66:	691b      	ldr	r3, [r3, #16]
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d00b      	beq.n	800af84 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800af72:	691b      	ldr	r3, [r3, #16]
 800af74:	687a      	ldr	r2, [r7, #4]
 800af76:	7c12      	ldrb	r2, [r2, #16]
 800af78:	f107 0108 	add.w	r1, r7, #8
 800af7c:	4610      	mov	r0, r2
 800af7e:	4798      	blx	r3
 800af80:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800af82:	e043      	b.n	800b00c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800af84:	6839      	ldr	r1, [r7, #0]
 800af86:	6878      	ldr	r0, [r7, #4]
 800af88:	f000 fa7d 	bl	800b486 <USBD_CtlError>
            err++;
 800af8c:	7afb      	ldrb	r3, [r7, #11]
 800af8e:	3301      	adds	r3, #1
 800af90:	72fb      	strb	r3, [r7, #11]
          break;
 800af92:	e03b      	b.n	800b00c <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800af9a:	695b      	ldr	r3, [r3, #20]
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	d00b      	beq.n	800afb8 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800afa6:	695b      	ldr	r3, [r3, #20]
 800afa8:	687a      	ldr	r2, [r7, #4]
 800afaa:	7c12      	ldrb	r2, [r2, #16]
 800afac:	f107 0108 	add.w	r1, r7, #8
 800afb0:	4610      	mov	r0, r2
 800afb2:	4798      	blx	r3
 800afb4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800afb6:	e029      	b.n	800b00c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800afb8:	6839      	ldr	r1, [r7, #0]
 800afba:	6878      	ldr	r0, [r7, #4]
 800afbc:	f000 fa63 	bl	800b486 <USBD_CtlError>
            err++;
 800afc0:	7afb      	ldrb	r3, [r7, #11]
 800afc2:	3301      	adds	r3, #1
 800afc4:	72fb      	strb	r3, [r7, #11]
          break;
 800afc6:	e021      	b.n	800b00c <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800afce:	699b      	ldr	r3, [r3, #24]
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d00b      	beq.n	800afec <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800afda:	699b      	ldr	r3, [r3, #24]
 800afdc:	687a      	ldr	r2, [r7, #4]
 800afde:	7c12      	ldrb	r2, [r2, #16]
 800afe0:	f107 0108 	add.w	r1, r7, #8
 800afe4:	4610      	mov	r0, r2
 800afe6:	4798      	blx	r3
 800afe8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800afea:	e00f      	b.n	800b00c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800afec:	6839      	ldr	r1, [r7, #0]
 800afee:	6878      	ldr	r0, [r7, #4]
 800aff0:	f000 fa49 	bl	800b486 <USBD_CtlError>
            err++;
 800aff4:	7afb      	ldrb	r3, [r7, #11]
 800aff6:	3301      	adds	r3, #1
 800aff8:	72fb      	strb	r3, [r7, #11]
          break;
 800affa:	e007      	b.n	800b00c <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800affc:	6839      	ldr	r1, [r7, #0]
 800affe:	6878      	ldr	r0, [r7, #4]
 800b000:	f000 fa41 	bl	800b486 <USBD_CtlError>
          err++;
 800b004:	7afb      	ldrb	r3, [r7, #11]
 800b006:	3301      	adds	r3, #1
 800b008:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800b00a:	bf00      	nop
      }
      break;
 800b00c:	e037      	b.n	800b07e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	7c1b      	ldrb	r3, [r3, #16]
 800b012:	2b00      	cmp	r3, #0
 800b014:	d109      	bne.n	800b02a <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b01c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b01e:	f107 0208 	add.w	r2, r7, #8
 800b022:	4610      	mov	r0, r2
 800b024:	4798      	blx	r3
 800b026:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b028:	e029      	b.n	800b07e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b02a:	6839      	ldr	r1, [r7, #0]
 800b02c:	6878      	ldr	r0, [r7, #4]
 800b02e:	f000 fa2a 	bl	800b486 <USBD_CtlError>
        err++;
 800b032:	7afb      	ldrb	r3, [r7, #11]
 800b034:	3301      	adds	r3, #1
 800b036:	72fb      	strb	r3, [r7, #11]
      break;
 800b038:	e021      	b.n	800b07e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	7c1b      	ldrb	r3, [r3, #16]
 800b03e:	2b00      	cmp	r3, #0
 800b040:	d10d      	bne.n	800b05e <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b04a:	f107 0208 	add.w	r2, r7, #8
 800b04e:	4610      	mov	r0, r2
 800b050:	4798      	blx	r3
 800b052:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800b054:	68fb      	ldr	r3, [r7, #12]
 800b056:	3301      	adds	r3, #1
 800b058:	2207      	movs	r2, #7
 800b05a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b05c:	e00f      	b.n	800b07e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b05e:	6839      	ldr	r1, [r7, #0]
 800b060:	6878      	ldr	r0, [r7, #4]
 800b062:	f000 fa10 	bl	800b486 <USBD_CtlError>
        err++;
 800b066:	7afb      	ldrb	r3, [r7, #11]
 800b068:	3301      	adds	r3, #1
 800b06a:	72fb      	strb	r3, [r7, #11]
      break;
 800b06c:	e007      	b.n	800b07e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800b06e:	6839      	ldr	r1, [r7, #0]
 800b070:	6878      	ldr	r0, [r7, #4]
 800b072:	f000 fa08 	bl	800b486 <USBD_CtlError>
      err++;
 800b076:	7afb      	ldrb	r3, [r7, #11]
 800b078:	3301      	adds	r3, #1
 800b07a:	72fb      	strb	r3, [r7, #11]
      break;
 800b07c:	bf00      	nop
  }

  if (err != 0U)
 800b07e:	7afb      	ldrb	r3, [r7, #11]
 800b080:	2b00      	cmp	r3, #0
 800b082:	d11e      	bne.n	800b0c2 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800b084:	683b      	ldr	r3, [r7, #0]
 800b086:	88db      	ldrh	r3, [r3, #6]
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d016      	beq.n	800b0ba <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800b08c:	893b      	ldrh	r3, [r7, #8]
 800b08e:	2b00      	cmp	r3, #0
 800b090:	d00e      	beq.n	800b0b0 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800b092:	683b      	ldr	r3, [r7, #0]
 800b094:	88da      	ldrh	r2, [r3, #6]
 800b096:	893b      	ldrh	r3, [r7, #8]
 800b098:	4293      	cmp	r3, r2
 800b09a:	bf28      	it	cs
 800b09c:	4613      	movcs	r3, r2
 800b09e:	b29b      	uxth	r3, r3
 800b0a0:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800b0a2:	893b      	ldrh	r3, [r7, #8]
 800b0a4:	461a      	mov	r2, r3
 800b0a6:	68f9      	ldr	r1, [r7, #12]
 800b0a8:	6878      	ldr	r0, [r7, #4]
 800b0aa:	f000 fa5d 	bl	800b568 <USBD_CtlSendData>
 800b0ae:	e009      	b.n	800b0c4 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800b0b0:	6839      	ldr	r1, [r7, #0]
 800b0b2:	6878      	ldr	r0, [r7, #4]
 800b0b4:	f000 f9e7 	bl	800b486 <USBD_CtlError>
 800b0b8:	e004      	b.n	800b0c4 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800b0ba:	6878      	ldr	r0, [r7, #4]
 800b0bc:	f000 faae 	bl	800b61c <USBD_CtlSendStatus>
 800b0c0:	e000      	b.n	800b0c4 <USBD_GetDescriptor+0x2cc>
    return;
 800b0c2:	bf00      	nop
  }
}
 800b0c4:	3710      	adds	r7, #16
 800b0c6:	46bd      	mov	sp, r7
 800b0c8:	bd80      	pop	{r7, pc}
 800b0ca:	bf00      	nop

0800b0cc <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b0cc:	b580      	push	{r7, lr}
 800b0ce:	b084      	sub	sp, #16
 800b0d0:	af00      	add	r7, sp, #0
 800b0d2:	6078      	str	r0, [r7, #4]
 800b0d4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b0d6:	683b      	ldr	r3, [r7, #0]
 800b0d8:	889b      	ldrh	r3, [r3, #4]
 800b0da:	2b00      	cmp	r3, #0
 800b0dc:	d131      	bne.n	800b142 <USBD_SetAddress+0x76>
 800b0de:	683b      	ldr	r3, [r7, #0]
 800b0e0:	88db      	ldrh	r3, [r3, #6]
 800b0e2:	2b00      	cmp	r3, #0
 800b0e4:	d12d      	bne.n	800b142 <USBD_SetAddress+0x76>
 800b0e6:	683b      	ldr	r3, [r7, #0]
 800b0e8:	885b      	ldrh	r3, [r3, #2]
 800b0ea:	2b7f      	cmp	r3, #127	; 0x7f
 800b0ec:	d829      	bhi.n	800b142 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b0ee:	683b      	ldr	r3, [r7, #0]
 800b0f0:	885b      	ldrh	r3, [r3, #2]
 800b0f2:	b2db      	uxtb	r3, r3
 800b0f4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b0f8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b100:	b2db      	uxtb	r3, r3
 800b102:	2b03      	cmp	r3, #3
 800b104:	d104      	bne.n	800b110 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800b106:	6839      	ldr	r1, [r7, #0]
 800b108:	6878      	ldr	r0, [r7, #4]
 800b10a:	f000 f9bc 	bl	800b486 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b10e:	e01d      	b.n	800b14c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	7bfa      	ldrb	r2, [r7, #15]
 800b114:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b118:	7bfb      	ldrb	r3, [r7, #15]
 800b11a:	4619      	mov	r1, r3
 800b11c:	6878      	ldr	r0, [r7, #4]
 800b11e:	f003 fd67 	bl	800ebf0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800b122:	6878      	ldr	r0, [r7, #4]
 800b124:	f000 fa7a 	bl	800b61c <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800b128:	7bfb      	ldrb	r3, [r7, #15]
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	d004      	beq.n	800b138 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	2202      	movs	r2, #2
 800b132:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b136:	e009      	b.n	800b14c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	2201      	movs	r2, #1
 800b13c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b140:	e004      	b.n	800b14c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800b142:	6839      	ldr	r1, [r7, #0]
 800b144:	6878      	ldr	r0, [r7, #4]
 800b146:	f000 f99e 	bl	800b486 <USBD_CtlError>
  }
}
 800b14a:	bf00      	nop
 800b14c:	bf00      	nop
 800b14e:	3710      	adds	r7, #16
 800b150:	46bd      	mov	sp, r7
 800b152:	bd80      	pop	{r7, pc}

0800b154 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b154:	b580      	push	{r7, lr}
 800b156:	b084      	sub	sp, #16
 800b158:	af00      	add	r7, sp, #0
 800b15a:	6078      	str	r0, [r7, #4]
 800b15c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b15e:	2300      	movs	r3, #0
 800b160:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800b162:	683b      	ldr	r3, [r7, #0]
 800b164:	885b      	ldrh	r3, [r3, #2]
 800b166:	b2da      	uxtb	r2, r3
 800b168:	4b4e      	ldr	r3, [pc, #312]	; (800b2a4 <USBD_SetConfig+0x150>)
 800b16a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b16c:	4b4d      	ldr	r3, [pc, #308]	; (800b2a4 <USBD_SetConfig+0x150>)
 800b16e:	781b      	ldrb	r3, [r3, #0]
 800b170:	2b01      	cmp	r3, #1
 800b172:	d905      	bls.n	800b180 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800b174:	6839      	ldr	r1, [r7, #0]
 800b176:	6878      	ldr	r0, [r7, #4]
 800b178:	f000 f985 	bl	800b486 <USBD_CtlError>
    return USBD_FAIL;
 800b17c:	2303      	movs	r3, #3
 800b17e:	e08c      	b.n	800b29a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b186:	b2db      	uxtb	r3, r3
 800b188:	2b02      	cmp	r3, #2
 800b18a:	d002      	beq.n	800b192 <USBD_SetConfig+0x3e>
 800b18c:	2b03      	cmp	r3, #3
 800b18e:	d029      	beq.n	800b1e4 <USBD_SetConfig+0x90>
 800b190:	e075      	b.n	800b27e <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800b192:	4b44      	ldr	r3, [pc, #272]	; (800b2a4 <USBD_SetConfig+0x150>)
 800b194:	781b      	ldrb	r3, [r3, #0]
 800b196:	2b00      	cmp	r3, #0
 800b198:	d020      	beq.n	800b1dc <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800b19a:	4b42      	ldr	r3, [pc, #264]	; (800b2a4 <USBD_SetConfig+0x150>)
 800b19c:	781b      	ldrb	r3, [r3, #0]
 800b19e:	461a      	mov	r2, r3
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b1a4:	4b3f      	ldr	r3, [pc, #252]	; (800b2a4 <USBD_SetConfig+0x150>)
 800b1a6:	781b      	ldrb	r3, [r3, #0]
 800b1a8:	4619      	mov	r1, r3
 800b1aa:	6878      	ldr	r0, [r7, #4]
 800b1ac:	f7fe ffe7 	bl	800a17e <USBD_SetClassConfig>
 800b1b0:	4603      	mov	r3, r0
 800b1b2:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800b1b4:	7bfb      	ldrb	r3, [r7, #15]
 800b1b6:	2b00      	cmp	r3, #0
 800b1b8:	d008      	beq.n	800b1cc <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800b1ba:	6839      	ldr	r1, [r7, #0]
 800b1bc:	6878      	ldr	r0, [r7, #4]
 800b1be:	f000 f962 	bl	800b486 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	2202      	movs	r2, #2
 800b1c6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b1ca:	e065      	b.n	800b298 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800b1cc:	6878      	ldr	r0, [r7, #4]
 800b1ce:	f000 fa25 	bl	800b61c <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	2203      	movs	r2, #3
 800b1d6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800b1da:	e05d      	b.n	800b298 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800b1dc:	6878      	ldr	r0, [r7, #4]
 800b1de:	f000 fa1d 	bl	800b61c <USBD_CtlSendStatus>
      break;
 800b1e2:	e059      	b.n	800b298 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800b1e4:	4b2f      	ldr	r3, [pc, #188]	; (800b2a4 <USBD_SetConfig+0x150>)
 800b1e6:	781b      	ldrb	r3, [r3, #0]
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	d112      	bne.n	800b212 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	2202      	movs	r2, #2
 800b1f0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800b1f4:	4b2b      	ldr	r3, [pc, #172]	; (800b2a4 <USBD_SetConfig+0x150>)
 800b1f6:	781b      	ldrb	r3, [r3, #0]
 800b1f8:	461a      	mov	r2, r3
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b1fe:	4b29      	ldr	r3, [pc, #164]	; (800b2a4 <USBD_SetConfig+0x150>)
 800b200:	781b      	ldrb	r3, [r3, #0]
 800b202:	4619      	mov	r1, r3
 800b204:	6878      	ldr	r0, [r7, #4]
 800b206:	f7fe ffd6 	bl	800a1b6 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800b20a:	6878      	ldr	r0, [r7, #4]
 800b20c:	f000 fa06 	bl	800b61c <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b210:	e042      	b.n	800b298 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800b212:	4b24      	ldr	r3, [pc, #144]	; (800b2a4 <USBD_SetConfig+0x150>)
 800b214:	781b      	ldrb	r3, [r3, #0]
 800b216:	461a      	mov	r2, r3
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	685b      	ldr	r3, [r3, #4]
 800b21c:	429a      	cmp	r2, r3
 800b21e:	d02a      	beq.n	800b276 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	685b      	ldr	r3, [r3, #4]
 800b224:	b2db      	uxtb	r3, r3
 800b226:	4619      	mov	r1, r3
 800b228:	6878      	ldr	r0, [r7, #4]
 800b22a:	f7fe ffc4 	bl	800a1b6 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800b22e:	4b1d      	ldr	r3, [pc, #116]	; (800b2a4 <USBD_SetConfig+0x150>)
 800b230:	781b      	ldrb	r3, [r3, #0]
 800b232:	461a      	mov	r2, r3
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b238:	4b1a      	ldr	r3, [pc, #104]	; (800b2a4 <USBD_SetConfig+0x150>)
 800b23a:	781b      	ldrb	r3, [r3, #0]
 800b23c:	4619      	mov	r1, r3
 800b23e:	6878      	ldr	r0, [r7, #4]
 800b240:	f7fe ff9d 	bl	800a17e <USBD_SetClassConfig>
 800b244:	4603      	mov	r3, r0
 800b246:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800b248:	7bfb      	ldrb	r3, [r7, #15]
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	d00f      	beq.n	800b26e <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800b24e:	6839      	ldr	r1, [r7, #0]
 800b250:	6878      	ldr	r0, [r7, #4]
 800b252:	f000 f918 	bl	800b486 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	685b      	ldr	r3, [r3, #4]
 800b25a:	b2db      	uxtb	r3, r3
 800b25c:	4619      	mov	r1, r3
 800b25e:	6878      	ldr	r0, [r7, #4]
 800b260:	f7fe ffa9 	bl	800a1b6 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	2202      	movs	r2, #2
 800b268:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800b26c:	e014      	b.n	800b298 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800b26e:	6878      	ldr	r0, [r7, #4]
 800b270:	f000 f9d4 	bl	800b61c <USBD_CtlSendStatus>
      break;
 800b274:	e010      	b.n	800b298 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800b276:	6878      	ldr	r0, [r7, #4]
 800b278:	f000 f9d0 	bl	800b61c <USBD_CtlSendStatus>
      break;
 800b27c:	e00c      	b.n	800b298 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800b27e:	6839      	ldr	r1, [r7, #0]
 800b280:	6878      	ldr	r0, [r7, #4]
 800b282:	f000 f900 	bl	800b486 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b286:	4b07      	ldr	r3, [pc, #28]	; (800b2a4 <USBD_SetConfig+0x150>)
 800b288:	781b      	ldrb	r3, [r3, #0]
 800b28a:	4619      	mov	r1, r3
 800b28c:	6878      	ldr	r0, [r7, #4]
 800b28e:	f7fe ff92 	bl	800a1b6 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800b292:	2303      	movs	r3, #3
 800b294:	73fb      	strb	r3, [r7, #15]
      break;
 800b296:	bf00      	nop
  }

  return ret;
 800b298:	7bfb      	ldrb	r3, [r7, #15]
}
 800b29a:	4618      	mov	r0, r3
 800b29c:	3710      	adds	r7, #16
 800b29e:	46bd      	mov	sp, r7
 800b2a0:	bd80      	pop	{r7, pc}
 800b2a2:	bf00      	nop
 800b2a4:	20000420 	.word	0x20000420

0800b2a8 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b2a8:	b580      	push	{r7, lr}
 800b2aa:	b082      	sub	sp, #8
 800b2ac:	af00      	add	r7, sp, #0
 800b2ae:	6078      	str	r0, [r7, #4]
 800b2b0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b2b2:	683b      	ldr	r3, [r7, #0]
 800b2b4:	88db      	ldrh	r3, [r3, #6]
 800b2b6:	2b01      	cmp	r3, #1
 800b2b8:	d004      	beq.n	800b2c4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800b2ba:	6839      	ldr	r1, [r7, #0]
 800b2bc:	6878      	ldr	r0, [r7, #4]
 800b2be:	f000 f8e2 	bl	800b486 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800b2c2:	e023      	b.n	800b30c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b2ca:	b2db      	uxtb	r3, r3
 800b2cc:	2b02      	cmp	r3, #2
 800b2ce:	dc02      	bgt.n	800b2d6 <USBD_GetConfig+0x2e>
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	dc03      	bgt.n	800b2dc <USBD_GetConfig+0x34>
 800b2d4:	e015      	b.n	800b302 <USBD_GetConfig+0x5a>
 800b2d6:	2b03      	cmp	r3, #3
 800b2d8:	d00b      	beq.n	800b2f2 <USBD_GetConfig+0x4a>
 800b2da:	e012      	b.n	800b302 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	2200      	movs	r2, #0
 800b2e0:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	3308      	adds	r3, #8
 800b2e6:	2201      	movs	r2, #1
 800b2e8:	4619      	mov	r1, r3
 800b2ea:	6878      	ldr	r0, [r7, #4]
 800b2ec:	f000 f93c 	bl	800b568 <USBD_CtlSendData>
        break;
 800b2f0:	e00c      	b.n	800b30c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	3304      	adds	r3, #4
 800b2f6:	2201      	movs	r2, #1
 800b2f8:	4619      	mov	r1, r3
 800b2fa:	6878      	ldr	r0, [r7, #4]
 800b2fc:	f000 f934 	bl	800b568 <USBD_CtlSendData>
        break;
 800b300:	e004      	b.n	800b30c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800b302:	6839      	ldr	r1, [r7, #0]
 800b304:	6878      	ldr	r0, [r7, #4]
 800b306:	f000 f8be 	bl	800b486 <USBD_CtlError>
        break;
 800b30a:	bf00      	nop
}
 800b30c:	bf00      	nop
 800b30e:	3708      	adds	r7, #8
 800b310:	46bd      	mov	sp, r7
 800b312:	bd80      	pop	{r7, pc}

0800b314 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b314:	b580      	push	{r7, lr}
 800b316:	b082      	sub	sp, #8
 800b318:	af00      	add	r7, sp, #0
 800b31a:	6078      	str	r0, [r7, #4]
 800b31c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b324:	b2db      	uxtb	r3, r3
 800b326:	3b01      	subs	r3, #1
 800b328:	2b02      	cmp	r3, #2
 800b32a:	d81e      	bhi.n	800b36a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800b32c:	683b      	ldr	r3, [r7, #0]
 800b32e:	88db      	ldrh	r3, [r3, #6]
 800b330:	2b02      	cmp	r3, #2
 800b332:	d004      	beq.n	800b33e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800b334:	6839      	ldr	r1, [r7, #0]
 800b336:	6878      	ldr	r0, [r7, #4]
 800b338:	f000 f8a5 	bl	800b486 <USBD_CtlError>
        break;
 800b33c:	e01a      	b.n	800b374 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	2201      	movs	r2, #1
 800b342:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800b34a:	2b00      	cmp	r3, #0
 800b34c:	d005      	beq.n	800b35a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	68db      	ldr	r3, [r3, #12]
 800b352:	f043 0202 	orr.w	r2, r3, #2
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	330c      	adds	r3, #12
 800b35e:	2202      	movs	r2, #2
 800b360:	4619      	mov	r1, r3
 800b362:	6878      	ldr	r0, [r7, #4]
 800b364:	f000 f900 	bl	800b568 <USBD_CtlSendData>
      break;
 800b368:	e004      	b.n	800b374 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800b36a:	6839      	ldr	r1, [r7, #0]
 800b36c:	6878      	ldr	r0, [r7, #4]
 800b36e:	f000 f88a 	bl	800b486 <USBD_CtlError>
      break;
 800b372:	bf00      	nop
  }
}
 800b374:	bf00      	nop
 800b376:	3708      	adds	r7, #8
 800b378:	46bd      	mov	sp, r7
 800b37a:	bd80      	pop	{r7, pc}

0800b37c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b37c:	b580      	push	{r7, lr}
 800b37e:	b082      	sub	sp, #8
 800b380:	af00      	add	r7, sp, #0
 800b382:	6078      	str	r0, [r7, #4]
 800b384:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b386:	683b      	ldr	r3, [r7, #0]
 800b388:	885b      	ldrh	r3, [r3, #2]
 800b38a:	2b01      	cmp	r3, #1
 800b38c:	d107      	bne.n	800b39e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	2201      	movs	r2, #1
 800b392:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800b396:	6878      	ldr	r0, [r7, #4]
 800b398:	f000 f940 	bl	800b61c <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800b39c:	e013      	b.n	800b3c6 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800b39e:	683b      	ldr	r3, [r7, #0]
 800b3a0:	885b      	ldrh	r3, [r3, #2]
 800b3a2:	2b02      	cmp	r3, #2
 800b3a4:	d10b      	bne.n	800b3be <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 800b3a6:	683b      	ldr	r3, [r7, #0]
 800b3a8:	889b      	ldrh	r3, [r3, #4]
 800b3aa:	0a1b      	lsrs	r3, r3, #8
 800b3ac:	b29b      	uxth	r3, r3
 800b3ae:	b2da      	uxtb	r2, r3
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800b3b6:	6878      	ldr	r0, [r7, #4]
 800b3b8:	f000 f930 	bl	800b61c <USBD_CtlSendStatus>
}
 800b3bc:	e003      	b.n	800b3c6 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800b3be:	6839      	ldr	r1, [r7, #0]
 800b3c0:	6878      	ldr	r0, [r7, #4]
 800b3c2:	f000 f860 	bl	800b486 <USBD_CtlError>
}
 800b3c6:	bf00      	nop
 800b3c8:	3708      	adds	r7, #8
 800b3ca:	46bd      	mov	sp, r7
 800b3cc:	bd80      	pop	{r7, pc}

0800b3ce <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b3ce:	b580      	push	{r7, lr}
 800b3d0:	b082      	sub	sp, #8
 800b3d2:	af00      	add	r7, sp, #0
 800b3d4:	6078      	str	r0, [r7, #4]
 800b3d6:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b3de:	b2db      	uxtb	r3, r3
 800b3e0:	3b01      	subs	r3, #1
 800b3e2:	2b02      	cmp	r3, #2
 800b3e4:	d80b      	bhi.n	800b3fe <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b3e6:	683b      	ldr	r3, [r7, #0]
 800b3e8:	885b      	ldrh	r3, [r3, #2]
 800b3ea:	2b01      	cmp	r3, #1
 800b3ec:	d10c      	bne.n	800b408 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	2200      	movs	r2, #0
 800b3f2:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800b3f6:	6878      	ldr	r0, [r7, #4]
 800b3f8:	f000 f910 	bl	800b61c <USBD_CtlSendStatus>
      }
      break;
 800b3fc:	e004      	b.n	800b408 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800b3fe:	6839      	ldr	r1, [r7, #0]
 800b400:	6878      	ldr	r0, [r7, #4]
 800b402:	f000 f840 	bl	800b486 <USBD_CtlError>
      break;
 800b406:	e000      	b.n	800b40a <USBD_ClrFeature+0x3c>
      break;
 800b408:	bf00      	nop
  }
}
 800b40a:	bf00      	nop
 800b40c:	3708      	adds	r7, #8
 800b40e:	46bd      	mov	sp, r7
 800b410:	bd80      	pop	{r7, pc}

0800b412 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b412:	b580      	push	{r7, lr}
 800b414:	b084      	sub	sp, #16
 800b416:	af00      	add	r7, sp, #0
 800b418:	6078      	str	r0, [r7, #4]
 800b41a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800b41c:	683b      	ldr	r3, [r7, #0]
 800b41e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800b420:	68fb      	ldr	r3, [r7, #12]
 800b422:	781a      	ldrb	r2, [r3, #0]
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800b428:	68fb      	ldr	r3, [r7, #12]
 800b42a:	3301      	adds	r3, #1
 800b42c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800b42e:	68fb      	ldr	r3, [r7, #12]
 800b430:	781a      	ldrb	r2, [r3, #0]
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800b436:	68fb      	ldr	r3, [r7, #12]
 800b438:	3301      	adds	r3, #1
 800b43a:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800b43c:	68f8      	ldr	r0, [r7, #12]
 800b43e:	f7ff fa41 	bl	800a8c4 <SWAPBYTE>
 800b442:	4603      	mov	r3, r0
 800b444:	461a      	mov	r2, r3
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800b44a:	68fb      	ldr	r3, [r7, #12]
 800b44c:	3301      	adds	r3, #1
 800b44e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b450:	68fb      	ldr	r3, [r7, #12]
 800b452:	3301      	adds	r3, #1
 800b454:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800b456:	68f8      	ldr	r0, [r7, #12]
 800b458:	f7ff fa34 	bl	800a8c4 <SWAPBYTE>
 800b45c:	4603      	mov	r3, r0
 800b45e:	461a      	mov	r2, r3
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800b464:	68fb      	ldr	r3, [r7, #12]
 800b466:	3301      	adds	r3, #1
 800b468:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b46a:	68fb      	ldr	r3, [r7, #12]
 800b46c:	3301      	adds	r3, #1
 800b46e:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800b470:	68f8      	ldr	r0, [r7, #12]
 800b472:	f7ff fa27 	bl	800a8c4 <SWAPBYTE>
 800b476:	4603      	mov	r3, r0
 800b478:	461a      	mov	r2, r3
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	80da      	strh	r2, [r3, #6]
}
 800b47e:	bf00      	nop
 800b480:	3710      	adds	r7, #16
 800b482:	46bd      	mov	sp, r7
 800b484:	bd80      	pop	{r7, pc}

0800b486 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b486:	b580      	push	{r7, lr}
 800b488:	b082      	sub	sp, #8
 800b48a:	af00      	add	r7, sp, #0
 800b48c:	6078      	str	r0, [r7, #4]
 800b48e:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b490:	2180      	movs	r1, #128	; 0x80
 800b492:	6878      	ldr	r0, [r7, #4]
 800b494:	f003 fb42 	bl	800eb1c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800b498:	2100      	movs	r1, #0
 800b49a:	6878      	ldr	r0, [r7, #4]
 800b49c:	f003 fb3e 	bl	800eb1c <USBD_LL_StallEP>
}
 800b4a0:	bf00      	nop
 800b4a2:	3708      	adds	r7, #8
 800b4a4:	46bd      	mov	sp, r7
 800b4a6:	bd80      	pop	{r7, pc}

0800b4a8 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b4a8:	b580      	push	{r7, lr}
 800b4aa:	b086      	sub	sp, #24
 800b4ac:	af00      	add	r7, sp, #0
 800b4ae:	60f8      	str	r0, [r7, #12]
 800b4b0:	60b9      	str	r1, [r7, #8]
 800b4b2:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b4b4:	2300      	movs	r3, #0
 800b4b6:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800b4b8:	68fb      	ldr	r3, [r7, #12]
 800b4ba:	2b00      	cmp	r3, #0
 800b4bc:	d036      	beq.n	800b52c <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800b4be:	68fb      	ldr	r3, [r7, #12]
 800b4c0:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800b4c2:	6938      	ldr	r0, [r7, #16]
 800b4c4:	f000 f836 	bl	800b534 <USBD_GetLen>
 800b4c8:	4603      	mov	r3, r0
 800b4ca:	3301      	adds	r3, #1
 800b4cc:	b29b      	uxth	r3, r3
 800b4ce:	005b      	lsls	r3, r3, #1
 800b4d0:	b29a      	uxth	r2, r3
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800b4d6:	7dfb      	ldrb	r3, [r7, #23]
 800b4d8:	68ba      	ldr	r2, [r7, #8]
 800b4da:	4413      	add	r3, r2
 800b4dc:	687a      	ldr	r2, [r7, #4]
 800b4de:	7812      	ldrb	r2, [r2, #0]
 800b4e0:	701a      	strb	r2, [r3, #0]
  idx++;
 800b4e2:	7dfb      	ldrb	r3, [r7, #23]
 800b4e4:	3301      	adds	r3, #1
 800b4e6:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800b4e8:	7dfb      	ldrb	r3, [r7, #23]
 800b4ea:	68ba      	ldr	r2, [r7, #8]
 800b4ec:	4413      	add	r3, r2
 800b4ee:	2203      	movs	r2, #3
 800b4f0:	701a      	strb	r2, [r3, #0]
  idx++;
 800b4f2:	7dfb      	ldrb	r3, [r7, #23]
 800b4f4:	3301      	adds	r3, #1
 800b4f6:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800b4f8:	e013      	b.n	800b522 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800b4fa:	7dfb      	ldrb	r3, [r7, #23]
 800b4fc:	68ba      	ldr	r2, [r7, #8]
 800b4fe:	4413      	add	r3, r2
 800b500:	693a      	ldr	r2, [r7, #16]
 800b502:	7812      	ldrb	r2, [r2, #0]
 800b504:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800b506:	693b      	ldr	r3, [r7, #16]
 800b508:	3301      	adds	r3, #1
 800b50a:	613b      	str	r3, [r7, #16]
    idx++;
 800b50c:	7dfb      	ldrb	r3, [r7, #23]
 800b50e:	3301      	adds	r3, #1
 800b510:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800b512:	7dfb      	ldrb	r3, [r7, #23]
 800b514:	68ba      	ldr	r2, [r7, #8]
 800b516:	4413      	add	r3, r2
 800b518:	2200      	movs	r2, #0
 800b51a:	701a      	strb	r2, [r3, #0]
    idx++;
 800b51c:	7dfb      	ldrb	r3, [r7, #23]
 800b51e:	3301      	adds	r3, #1
 800b520:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800b522:	693b      	ldr	r3, [r7, #16]
 800b524:	781b      	ldrb	r3, [r3, #0]
 800b526:	2b00      	cmp	r3, #0
 800b528:	d1e7      	bne.n	800b4fa <USBD_GetString+0x52>
 800b52a:	e000      	b.n	800b52e <USBD_GetString+0x86>
    return;
 800b52c:	bf00      	nop
  }
}
 800b52e:	3718      	adds	r7, #24
 800b530:	46bd      	mov	sp, r7
 800b532:	bd80      	pop	{r7, pc}

0800b534 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b534:	b480      	push	{r7}
 800b536:	b085      	sub	sp, #20
 800b538:	af00      	add	r7, sp, #0
 800b53a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b53c:	2300      	movs	r3, #0
 800b53e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800b544:	e005      	b.n	800b552 <USBD_GetLen+0x1e>
  {
    len++;
 800b546:	7bfb      	ldrb	r3, [r7, #15]
 800b548:	3301      	adds	r3, #1
 800b54a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800b54c:	68bb      	ldr	r3, [r7, #8]
 800b54e:	3301      	adds	r3, #1
 800b550:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800b552:	68bb      	ldr	r3, [r7, #8]
 800b554:	781b      	ldrb	r3, [r3, #0]
 800b556:	2b00      	cmp	r3, #0
 800b558:	d1f5      	bne.n	800b546 <USBD_GetLen+0x12>
  }

  return len;
 800b55a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b55c:	4618      	mov	r0, r3
 800b55e:	3714      	adds	r7, #20
 800b560:	46bd      	mov	sp, r7
 800b562:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b566:	4770      	bx	lr

0800b568 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800b568:	b580      	push	{r7, lr}
 800b56a:	b084      	sub	sp, #16
 800b56c:	af00      	add	r7, sp, #0
 800b56e:	60f8      	str	r0, [r7, #12]
 800b570:	60b9      	str	r1, [r7, #8]
 800b572:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b574:	68fb      	ldr	r3, [r7, #12]
 800b576:	2202      	movs	r2, #2
 800b578:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800b57c:	68fb      	ldr	r3, [r7, #12]
 800b57e:	687a      	ldr	r2, [r7, #4]
 800b580:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800b582:	68fb      	ldr	r3, [r7, #12]
 800b584:	687a      	ldr	r2, [r7, #4]
 800b586:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	68ba      	ldr	r2, [r7, #8]
 800b58c:	2100      	movs	r1, #0
 800b58e:	68f8      	ldr	r0, [r7, #12]
 800b590:	f003 fb4d 	bl	800ec2e <USBD_LL_Transmit>

  return USBD_OK;
 800b594:	2300      	movs	r3, #0
}
 800b596:	4618      	mov	r0, r3
 800b598:	3710      	adds	r7, #16
 800b59a:	46bd      	mov	sp, r7
 800b59c:	bd80      	pop	{r7, pc}

0800b59e <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800b59e:	b580      	push	{r7, lr}
 800b5a0:	b084      	sub	sp, #16
 800b5a2:	af00      	add	r7, sp, #0
 800b5a4:	60f8      	str	r0, [r7, #12]
 800b5a6:	60b9      	str	r1, [r7, #8]
 800b5a8:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	68ba      	ldr	r2, [r7, #8]
 800b5ae:	2100      	movs	r1, #0
 800b5b0:	68f8      	ldr	r0, [r7, #12]
 800b5b2:	f003 fb3c 	bl	800ec2e <USBD_LL_Transmit>

  return USBD_OK;
 800b5b6:	2300      	movs	r3, #0
}
 800b5b8:	4618      	mov	r0, r3
 800b5ba:	3710      	adds	r7, #16
 800b5bc:	46bd      	mov	sp, r7
 800b5be:	bd80      	pop	{r7, pc}

0800b5c0 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800b5c0:	b580      	push	{r7, lr}
 800b5c2:	b084      	sub	sp, #16
 800b5c4:	af00      	add	r7, sp, #0
 800b5c6:	60f8      	str	r0, [r7, #12]
 800b5c8:	60b9      	str	r1, [r7, #8]
 800b5ca:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800b5cc:	68fb      	ldr	r3, [r7, #12]
 800b5ce:	2203      	movs	r2, #3
 800b5d0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800b5d4:	68fb      	ldr	r3, [r7, #12]
 800b5d6:	687a      	ldr	r2, [r7, #4]
 800b5d8:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800b5dc:	68fb      	ldr	r3, [r7, #12]
 800b5de:	687a      	ldr	r2, [r7, #4]
 800b5e0:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	68ba      	ldr	r2, [r7, #8]
 800b5e8:	2100      	movs	r1, #0
 800b5ea:	68f8      	ldr	r0, [r7, #12]
 800b5ec:	f003 fb40 	bl	800ec70 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b5f0:	2300      	movs	r3, #0
}
 800b5f2:	4618      	mov	r0, r3
 800b5f4:	3710      	adds	r7, #16
 800b5f6:	46bd      	mov	sp, r7
 800b5f8:	bd80      	pop	{r7, pc}

0800b5fa <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800b5fa:	b580      	push	{r7, lr}
 800b5fc:	b084      	sub	sp, #16
 800b5fe:	af00      	add	r7, sp, #0
 800b600:	60f8      	str	r0, [r7, #12]
 800b602:	60b9      	str	r1, [r7, #8]
 800b604:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	68ba      	ldr	r2, [r7, #8]
 800b60a:	2100      	movs	r1, #0
 800b60c:	68f8      	ldr	r0, [r7, #12]
 800b60e:	f003 fb2f 	bl	800ec70 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b612:	2300      	movs	r3, #0
}
 800b614:	4618      	mov	r0, r3
 800b616:	3710      	adds	r7, #16
 800b618:	46bd      	mov	sp, r7
 800b61a:	bd80      	pop	{r7, pc}

0800b61c <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b61c:	b580      	push	{r7, lr}
 800b61e:	b082      	sub	sp, #8
 800b620:	af00      	add	r7, sp, #0
 800b622:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	2204      	movs	r2, #4
 800b628:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b62c:	2300      	movs	r3, #0
 800b62e:	2200      	movs	r2, #0
 800b630:	2100      	movs	r1, #0
 800b632:	6878      	ldr	r0, [r7, #4]
 800b634:	f003 fafb 	bl	800ec2e <USBD_LL_Transmit>

  return USBD_OK;
 800b638:	2300      	movs	r3, #0
}
 800b63a:	4618      	mov	r0, r3
 800b63c:	3708      	adds	r7, #8
 800b63e:	46bd      	mov	sp, r7
 800b640:	bd80      	pop	{r7, pc}

0800b642 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b642:	b580      	push	{r7, lr}
 800b644:	b082      	sub	sp, #8
 800b646:	af00      	add	r7, sp, #0
 800b648:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	2205      	movs	r2, #5
 800b64e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b652:	2300      	movs	r3, #0
 800b654:	2200      	movs	r2, #0
 800b656:	2100      	movs	r1, #0
 800b658:	6878      	ldr	r0, [r7, #4]
 800b65a:	f003 fb09 	bl	800ec70 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b65e:	2300      	movs	r3, #0
}
 800b660:	4618      	mov	r0, r3
 800b662:	3708      	adds	r7, #8
 800b664:	46bd      	mov	sp, r7
 800b666:	bd80      	pop	{r7, pc}

0800b668 <__NVIC_SetPriority>:
{
 800b668:	b480      	push	{r7}
 800b66a:	b083      	sub	sp, #12
 800b66c:	af00      	add	r7, sp, #0
 800b66e:	4603      	mov	r3, r0
 800b670:	6039      	str	r1, [r7, #0]
 800b672:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b674:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b678:	2b00      	cmp	r3, #0
 800b67a:	db0a      	blt.n	800b692 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b67c:	683b      	ldr	r3, [r7, #0]
 800b67e:	b2da      	uxtb	r2, r3
 800b680:	490c      	ldr	r1, [pc, #48]	; (800b6b4 <__NVIC_SetPriority+0x4c>)
 800b682:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b686:	0112      	lsls	r2, r2, #4
 800b688:	b2d2      	uxtb	r2, r2
 800b68a:	440b      	add	r3, r1
 800b68c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800b690:	e00a      	b.n	800b6a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b692:	683b      	ldr	r3, [r7, #0]
 800b694:	b2da      	uxtb	r2, r3
 800b696:	4908      	ldr	r1, [pc, #32]	; (800b6b8 <__NVIC_SetPriority+0x50>)
 800b698:	79fb      	ldrb	r3, [r7, #7]
 800b69a:	f003 030f 	and.w	r3, r3, #15
 800b69e:	3b04      	subs	r3, #4
 800b6a0:	0112      	lsls	r2, r2, #4
 800b6a2:	b2d2      	uxtb	r2, r2
 800b6a4:	440b      	add	r3, r1
 800b6a6:	761a      	strb	r2, [r3, #24]
}
 800b6a8:	bf00      	nop
 800b6aa:	370c      	adds	r7, #12
 800b6ac:	46bd      	mov	sp, r7
 800b6ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6b2:	4770      	bx	lr
 800b6b4:	e000e100 	.word	0xe000e100
 800b6b8:	e000ed00 	.word	0xe000ed00

0800b6bc <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800b6bc:	b580      	push	{r7, lr}
 800b6be:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800b6c0:	4b05      	ldr	r3, [pc, #20]	; (800b6d8 <SysTick_Handler+0x1c>)
 800b6c2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800b6c4:	f001 fdf8 	bl	800d2b8 <xTaskGetSchedulerState>
 800b6c8:	4603      	mov	r3, r0
 800b6ca:	2b01      	cmp	r3, #1
 800b6cc:	d001      	beq.n	800b6d2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800b6ce:	f002 fbe3 	bl	800de98 <xPortSysTickHandler>
  }
}
 800b6d2:	bf00      	nop
 800b6d4:	bd80      	pop	{r7, pc}
 800b6d6:	bf00      	nop
 800b6d8:	e000e010 	.word	0xe000e010

0800b6dc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800b6dc:	b580      	push	{r7, lr}
 800b6de:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800b6e0:	2100      	movs	r1, #0
 800b6e2:	f06f 0004 	mvn.w	r0, #4
 800b6e6:	f7ff ffbf 	bl	800b668 <__NVIC_SetPriority>
#endif
}
 800b6ea:	bf00      	nop
 800b6ec:	bd80      	pop	{r7, pc}
	...

0800b6f0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800b6f0:	b480      	push	{r7}
 800b6f2:	b083      	sub	sp, #12
 800b6f4:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b6f6:	f3ef 8305 	mrs	r3, IPSR
 800b6fa:	603b      	str	r3, [r7, #0]
  return(result);
 800b6fc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	d003      	beq.n	800b70a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800b702:	f06f 0305 	mvn.w	r3, #5
 800b706:	607b      	str	r3, [r7, #4]
 800b708:	e00c      	b.n	800b724 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800b70a:	4b0a      	ldr	r3, [pc, #40]	; (800b734 <osKernelInitialize+0x44>)
 800b70c:	681b      	ldr	r3, [r3, #0]
 800b70e:	2b00      	cmp	r3, #0
 800b710:	d105      	bne.n	800b71e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800b712:	4b08      	ldr	r3, [pc, #32]	; (800b734 <osKernelInitialize+0x44>)
 800b714:	2201      	movs	r2, #1
 800b716:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800b718:	2300      	movs	r3, #0
 800b71a:	607b      	str	r3, [r7, #4]
 800b71c:	e002      	b.n	800b724 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800b71e:	f04f 33ff 	mov.w	r3, #4294967295
 800b722:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800b724:	687b      	ldr	r3, [r7, #4]
}
 800b726:	4618      	mov	r0, r3
 800b728:	370c      	adds	r7, #12
 800b72a:	46bd      	mov	sp, r7
 800b72c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b730:	4770      	bx	lr
 800b732:	bf00      	nop
 800b734:	20000424 	.word	0x20000424

0800b738 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800b738:	b580      	push	{r7, lr}
 800b73a:	b082      	sub	sp, #8
 800b73c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b73e:	f3ef 8305 	mrs	r3, IPSR
 800b742:	603b      	str	r3, [r7, #0]
  return(result);
 800b744:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b746:	2b00      	cmp	r3, #0
 800b748:	d003      	beq.n	800b752 <osKernelStart+0x1a>
    stat = osErrorISR;
 800b74a:	f06f 0305 	mvn.w	r3, #5
 800b74e:	607b      	str	r3, [r7, #4]
 800b750:	e010      	b.n	800b774 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800b752:	4b0b      	ldr	r3, [pc, #44]	; (800b780 <osKernelStart+0x48>)
 800b754:	681b      	ldr	r3, [r3, #0]
 800b756:	2b01      	cmp	r3, #1
 800b758:	d109      	bne.n	800b76e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800b75a:	f7ff ffbf 	bl	800b6dc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800b75e:	4b08      	ldr	r3, [pc, #32]	; (800b780 <osKernelStart+0x48>)
 800b760:	2202      	movs	r2, #2
 800b762:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800b764:	f001 f92c 	bl	800c9c0 <vTaskStartScheduler>
      stat = osOK;
 800b768:	2300      	movs	r3, #0
 800b76a:	607b      	str	r3, [r7, #4]
 800b76c:	e002      	b.n	800b774 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800b76e:	f04f 33ff 	mov.w	r3, #4294967295
 800b772:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800b774:	687b      	ldr	r3, [r7, #4]
}
 800b776:	4618      	mov	r0, r3
 800b778:	3708      	adds	r7, #8
 800b77a:	46bd      	mov	sp, r7
 800b77c:	bd80      	pop	{r7, pc}
 800b77e:	bf00      	nop
 800b780:	20000424 	.word	0x20000424

0800b784 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800b784:	b580      	push	{r7, lr}
 800b786:	b08e      	sub	sp, #56	; 0x38
 800b788:	af04      	add	r7, sp, #16
 800b78a:	60f8      	str	r0, [r7, #12]
 800b78c:	60b9      	str	r1, [r7, #8]
 800b78e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800b790:	2300      	movs	r3, #0
 800b792:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b794:	f3ef 8305 	mrs	r3, IPSR
 800b798:	617b      	str	r3, [r7, #20]
  return(result);
 800b79a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	d17e      	bne.n	800b89e <osThreadNew+0x11a>
 800b7a0:	68fb      	ldr	r3, [r7, #12]
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	d07b      	beq.n	800b89e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800b7a6:	2380      	movs	r3, #128	; 0x80
 800b7a8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800b7aa:	2318      	movs	r3, #24
 800b7ac:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800b7ae:	2300      	movs	r3, #0
 800b7b0:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800b7b2:	f04f 33ff 	mov.w	r3, #4294967295
 800b7b6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	2b00      	cmp	r3, #0
 800b7bc:	d045      	beq.n	800b84a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	681b      	ldr	r3, [r3, #0]
 800b7c2:	2b00      	cmp	r3, #0
 800b7c4:	d002      	beq.n	800b7cc <osThreadNew+0x48>
        name = attr->name;
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	681b      	ldr	r3, [r3, #0]
 800b7ca:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	699b      	ldr	r3, [r3, #24]
 800b7d0:	2b00      	cmp	r3, #0
 800b7d2:	d002      	beq.n	800b7da <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	699b      	ldr	r3, [r3, #24]
 800b7d8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800b7da:	69fb      	ldr	r3, [r7, #28]
 800b7dc:	2b00      	cmp	r3, #0
 800b7de:	d008      	beq.n	800b7f2 <osThreadNew+0x6e>
 800b7e0:	69fb      	ldr	r3, [r7, #28]
 800b7e2:	2b38      	cmp	r3, #56	; 0x38
 800b7e4:	d805      	bhi.n	800b7f2 <osThreadNew+0x6e>
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	685b      	ldr	r3, [r3, #4]
 800b7ea:	f003 0301 	and.w	r3, r3, #1
 800b7ee:	2b00      	cmp	r3, #0
 800b7f0:	d001      	beq.n	800b7f6 <osThreadNew+0x72>
        return (NULL);
 800b7f2:	2300      	movs	r3, #0
 800b7f4:	e054      	b.n	800b8a0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	695b      	ldr	r3, [r3, #20]
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	d003      	beq.n	800b806 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	695b      	ldr	r3, [r3, #20]
 800b802:	089b      	lsrs	r3, r3, #2
 800b804:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	689b      	ldr	r3, [r3, #8]
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	d00e      	beq.n	800b82c <osThreadNew+0xa8>
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	68db      	ldr	r3, [r3, #12]
 800b812:	2bbf      	cmp	r3, #191	; 0xbf
 800b814:	d90a      	bls.n	800b82c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b81a:	2b00      	cmp	r3, #0
 800b81c:	d006      	beq.n	800b82c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	695b      	ldr	r3, [r3, #20]
 800b822:	2b00      	cmp	r3, #0
 800b824:	d002      	beq.n	800b82c <osThreadNew+0xa8>
        mem = 1;
 800b826:	2301      	movs	r3, #1
 800b828:	61bb      	str	r3, [r7, #24]
 800b82a:	e010      	b.n	800b84e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	689b      	ldr	r3, [r3, #8]
 800b830:	2b00      	cmp	r3, #0
 800b832:	d10c      	bne.n	800b84e <osThreadNew+0xca>
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	68db      	ldr	r3, [r3, #12]
 800b838:	2b00      	cmp	r3, #0
 800b83a:	d108      	bne.n	800b84e <osThreadNew+0xca>
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	691b      	ldr	r3, [r3, #16]
 800b840:	2b00      	cmp	r3, #0
 800b842:	d104      	bne.n	800b84e <osThreadNew+0xca>
          mem = 0;
 800b844:	2300      	movs	r3, #0
 800b846:	61bb      	str	r3, [r7, #24]
 800b848:	e001      	b.n	800b84e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800b84a:	2300      	movs	r3, #0
 800b84c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800b84e:	69bb      	ldr	r3, [r7, #24]
 800b850:	2b01      	cmp	r3, #1
 800b852:	d110      	bne.n	800b876 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800b858:	687a      	ldr	r2, [r7, #4]
 800b85a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b85c:	9202      	str	r2, [sp, #8]
 800b85e:	9301      	str	r3, [sp, #4]
 800b860:	69fb      	ldr	r3, [r7, #28]
 800b862:	9300      	str	r3, [sp, #0]
 800b864:	68bb      	ldr	r3, [r7, #8]
 800b866:	6a3a      	ldr	r2, [r7, #32]
 800b868:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b86a:	68f8      	ldr	r0, [r7, #12]
 800b86c:	f000 feb8 	bl	800c5e0 <xTaskCreateStatic>
 800b870:	4603      	mov	r3, r0
 800b872:	613b      	str	r3, [r7, #16]
 800b874:	e013      	b.n	800b89e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800b876:	69bb      	ldr	r3, [r7, #24]
 800b878:	2b00      	cmp	r3, #0
 800b87a:	d110      	bne.n	800b89e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800b87c:	6a3b      	ldr	r3, [r7, #32]
 800b87e:	b29a      	uxth	r2, r3
 800b880:	f107 0310 	add.w	r3, r7, #16
 800b884:	9301      	str	r3, [sp, #4]
 800b886:	69fb      	ldr	r3, [r7, #28]
 800b888:	9300      	str	r3, [sp, #0]
 800b88a:	68bb      	ldr	r3, [r7, #8]
 800b88c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b88e:	68f8      	ldr	r0, [r7, #12]
 800b890:	f000 ff03 	bl	800c69a <xTaskCreate>
 800b894:	4603      	mov	r3, r0
 800b896:	2b01      	cmp	r3, #1
 800b898:	d001      	beq.n	800b89e <osThreadNew+0x11a>
            hTask = NULL;
 800b89a:	2300      	movs	r3, #0
 800b89c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800b89e:	693b      	ldr	r3, [r7, #16]
}
 800b8a0:	4618      	mov	r0, r3
 800b8a2:	3728      	adds	r7, #40	; 0x28
 800b8a4:	46bd      	mov	sp, r7
 800b8a6:	bd80      	pop	{r7, pc}

0800b8a8 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800b8a8:	b580      	push	{r7, lr}
 800b8aa:	b084      	sub	sp, #16
 800b8ac:	af00      	add	r7, sp, #0
 800b8ae:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b8b0:	f3ef 8305 	mrs	r3, IPSR
 800b8b4:	60bb      	str	r3, [r7, #8]
  return(result);
 800b8b6:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b8b8:	2b00      	cmp	r3, #0
 800b8ba:	d003      	beq.n	800b8c4 <osDelay+0x1c>
    stat = osErrorISR;
 800b8bc:	f06f 0305 	mvn.w	r3, #5
 800b8c0:	60fb      	str	r3, [r7, #12]
 800b8c2:	e007      	b.n	800b8d4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800b8c4:	2300      	movs	r3, #0
 800b8c6:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	d002      	beq.n	800b8d4 <osDelay+0x2c>
      vTaskDelay(ticks);
 800b8ce:	6878      	ldr	r0, [r7, #4]
 800b8d0:	f001 f842 	bl	800c958 <vTaskDelay>
    }
  }

  return (stat);
 800b8d4:	68fb      	ldr	r3, [r7, #12]
}
 800b8d6:	4618      	mov	r0, r3
 800b8d8:	3710      	adds	r7, #16
 800b8da:	46bd      	mov	sp, r7
 800b8dc:	bd80      	pop	{r7, pc}

0800b8de <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800b8de:	b580      	push	{r7, lr}
 800b8e0:	b08a      	sub	sp, #40	; 0x28
 800b8e2:	af02      	add	r7, sp, #8
 800b8e4:	60f8      	str	r0, [r7, #12]
 800b8e6:	60b9      	str	r1, [r7, #8]
 800b8e8:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800b8ea:	2300      	movs	r3, #0
 800b8ec:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b8ee:	f3ef 8305 	mrs	r3, IPSR
 800b8f2:	613b      	str	r3, [r7, #16]
  return(result);
 800b8f4:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800b8f6:	2b00      	cmp	r3, #0
 800b8f8:	d15f      	bne.n	800b9ba <osMessageQueueNew+0xdc>
 800b8fa:	68fb      	ldr	r3, [r7, #12]
 800b8fc:	2b00      	cmp	r3, #0
 800b8fe:	d05c      	beq.n	800b9ba <osMessageQueueNew+0xdc>
 800b900:	68bb      	ldr	r3, [r7, #8]
 800b902:	2b00      	cmp	r3, #0
 800b904:	d059      	beq.n	800b9ba <osMessageQueueNew+0xdc>
    mem = -1;
 800b906:	f04f 33ff 	mov.w	r3, #4294967295
 800b90a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	2b00      	cmp	r3, #0
 800b910:	d029      	beq.n	800b966 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	689b      	ldr	r3, [r3, #8]
 800b916:	2b00      	cmp	r3, #0
 800b918:	d012      	beq.n	800b940 <osMessageQueueNew+0x62>
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	68db      	ldr	r3, [r3, #12]
 800b91e:	2b4f      	cmp	r3, #79	; 0x4f
 800b920:	d90e      	bls.n	800b940 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800b926:	2b00      	cmp	r3, #0
 800b928:	d00a      	beq.n	800b940 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	695a      	ldr	r2, [r3, #20]
 800b92e:	68fb      	ldr	r3, [r7, #12]
 800b930:	68b9      	ldr	r1, [r7, #8]
 800b932:	fb01 f303 	mul.w	r3, r1, r3
 800b936:	429a      	cmp	r2, r3
 800b938:	d302      	bcc.n	800b940 <osMessageQueueNew+0x62>
        mem = 1;
 800b93a:	2301      	movs	r3, #1
 800b93c:	61bb      	str	r3, [r7, #24]
 800b93e:	e014      	b.n	800b96a <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	689b      	ldr	r3, [r3, #8]
 800b944:	2b00      	cmp	r3, #0
 800b946:	d110      	bne.n	800b96a <osMessageQueueNew+0x8c>
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	68db      	ldr	r3, [r3, #12]
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d10c      	bne.n	800b96a <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800b954:	2b00      	cmp	r3, #0
 800b956:	d108      	bne.n	800b96a <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	695b      	ldr	r3, [r3, #20]
 800b95c:	2b00      	cmp	r3, #0
 800b95e:	d104      	bne.n	800b96a <osMessageQueueNew+0x8c>
          mem = 0;
 800b960:	2300      	movs	r3, #0
 800b962:	61bb      	str	r3, [r7, #24]
 800b964:	e001      	b.n	800b96a <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800b966:	2300      	movs	r3, #0
 800b968:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800b96a:	69bb      	ldr	r3, [r7, #24]
 800b96c:	2b01      	cmp	r3, #1
 800b96e:	d10b      	bne.n	800b988 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	691a      	ldr	r2, [r3, #16]
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	689b      	ldr	r3, [r3, #8]
 800b978:	2100      	movs	r1, #0
 800b97a:	9100      	str	r1, [sp, #0]
 800b97c:	68b9      	ldr	r1, [r7, #8]
 800b97e:	68f8      	ldr	r0, [r7, #12]
 800b980:	f000 f970 	bl	800bc64 <xQueueGenericCreateStatic>
 800b984:	61f8      	str	r0, [r7, #28]
 800b986:	e008      	b.n	800b99a <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800b988:	69bb      	ldr	r3, [r7, #24]
 800b98a:	2b00      	cmp	r3, #0
 800b98c:	d105      	bne.n	800b99a <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800b98e:	2200      	movs	r2, #0
 800b990:	68b9      	ldr	r1, [r7, #8]
 800b992:	68f8      	ldr	r0, [r7, #12]
 800b994:	f000 f9de 	bl	800bd54 <xQueueGenericCreate>
 800b998:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800b99a:	69fb      	ldr	r3, [r7, #28]
 800b99c:	2b00      	cmp	r3, #0
 800b99e:	d00c      	beq.n	800b9ba <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	2b00      	cmp	r3, #0
 800b9a4:	d003      	beq.n	800b9ae <osMessageQueueNew+0xd0>
        name = attr->name;
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	681b      	ldr	r3, [r3, #0]
 800b9aa:	617b      	str	r3, [r7, #20]
 800b9ac:	e001      	b.n	800b9b2 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800b9ae:	2300      	movs	r3, #0
 800b9b0:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800b9b2:	6979      	ldr	r1, [r7, #20]
 800b9b4:	69f8      	ldr	r0, [r7, #28]
 800b9b6:	f000 fdb5 	bl	800c524 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800b9ba:	69fb      	ldr	r3, [r7, #28]
}
 800b9bc:	4618      	mov	r0, r3
 800b9be:	3720      	adds	r7, #32
 800b9c0:	46bd      	mov	sp, r7
 800b9c2:	bd80      	pop	{r7, pc}

0800b9c4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800b9c4:	b480      	push	{r7}
 800b9c6:	b085      	sub	sp, #20
 800b9c8:	af00      	add	r7, sp, #0
 800b9ca:	60f8      	str	r0, [r7, #12]
 800b9cc:	60b9      	str	r1, [r7, #8]
 800b9ce:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800b9d0:	68fb      	ldr	r3, [r7, #12]
 800b9d2:	4a07      	ldr	r2, [pc, #28]	; (800b9f0 <vApplicationGetIdleTaskMemory+0x2c>)
 800b9d4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800b9d6:	68bb      	ldr	r3, [r7, #8]
 800b9d8:	4a06      	ldr	r2, [pc, #24]	; (800b9f4 <vApplicationGetIdleTaskMemory+0x30>)
 800b9da:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	2280      	movs	r2, #128	; 0x80
 800b9e0:	601a      	str	r2, [r3, #0]
}
 800b9e2:	bf00      	nop
 800b9e4:	3714      	adds	r7, #20
 800b9e6:	46bd      	mov	sp, r7
 800b9e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9ec:	4770      	bx	lr
 800b9ee:	bf00      	nop
 800b9f0:	20000428 	.word	0x20000428
 800b9f4:	200004e8 	.word	0x200004e8

0800b9f8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800b9f8:	b480      	push	{r7}
 800b9fa:	b085      	sub	sp, #20
 800b9fc:	af00      	add	r7, sp, #0
 800b9fe:	60f8      	str	r0, [r7, #12]
 800ba00:	60b9      	str	r1, [r7, #8]
 800ba02:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800ba04:	68fb      	ldr	r3, [r7, #12]
 800ba06:	4a07      	ldr	r2, [pc, #28]	; (800ba24 <vApplicationGetTimerTaskMemory+0x2c>)
 800ba08:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800ba0a:	68bb      	ldr	r3, [r7, #8]
 800ba0c:	4a06      	ldr	r2, [pc, #24]	; (800ba28 <vApplicationGetTimerTaskMemory+0x30>)
 800ba0e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	f44f 7280 	mov.w	r2, #256	; 0x100
 800ba16:	601a      	str	r2, [r3, #0]
}
 800ba18:	bf00      	nop
 800ba1a:	3714      	adds	r7, #20
 800ba1c:	46bd      	mov	sp, r7
 800ba1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba22:	4770      	bx	lr
 800ba24:	200006e8 	.word	0x200006e8
 800ba28:	200007a8 	.word	0x200007a8

0800ba2c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800ba2c:	b480      	push	{r7}
 800ba2e:	b083      	sub	sp, #12
 800ba30:	af00      	add	r7, sp, #0
 800ba32:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	f103 0208 	add.w	r2, r3, #8
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	f04f 32ff 	mov.w	r2, #4294967295
 800ba44:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	f103 0208 	add.w	r2, r3, #8
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	f103 0208 	add.w	r2, r3, #8
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	2200      	movs	r2, #0
 800ba5e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800ba60:	bf00      	nop
 800ba62:	370c      	adds	r7, #12
 800ba64:	46bd      	mov	sp, r7
 800ba66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba6a:	4770      	bx	lr

0800ba6c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800ba6c:	b480      	push	{r7}
 800ba6e:	b083      	sub	sp, #12
 800ba70:	af00      	add	r7, sp, #0
 800ba72:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	2200      	movs	r2, #0
 800ba78:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800ba7a:	bf00      	nop
 800ba7c:	370c      	adds	r7, #12
 800ba7e:	46bd      	mov	sp, r7
 800ba80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba84:	4770      	bx	lr

0800ba86 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ba86:	b480      	push	{r7}
 800ba88:	b085      	sub	sp, #20
 800ba8a:	af00      	add	r7, sp, #0
 800ba8c:	6078      	str	r0, [r7, #4]
 800ba8e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	685b      	ldr	r3, [r3, #4]
 800ba94:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800ba96:	683b      	ldr	r3, [r7, #0]
 800ba98:	68fa      	ldr	r2, [r7, #12]
 800ba9a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800ba9c:	68fb      	ldr	r3, [r7, #12]
 800ba9e:	689a      	ldr	r2, [r3, #8]
 800baa0:	683b      	ldr	r3, [r7, #0]
 800baa2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800baa4:	68fb      	ldr	r3, [r7, #12]
 800baa6:	689b      	ldr	r3, [r3, #8]
 800baa8:	683a      	ldr	r2, [r7, #0]
 800baaa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800baac:	68fb      	ldr	r3, [r7, #12]
 800baae:	683a      	ldr	r2, [r7, #0]
 800bab0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800bab2:	683b      	ldr	r3, [r7, #0]
 800bab4:	687a      	ldr	r2, [r7, #4]
 800bab6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	1c5a      	adds	r2, r3, #1
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	601a      	str	r2, [r3, #0]
}
 800bac2:	bf00      	nop
 800bac4:	3714      	adds	r7, #20
 800bac6:	46bd      	mov	sp, r7
 800bac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bacc:	4770      	bx	lr

0800bace <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800bace:	b480      	push	{r7}
 800bad0:	b085      	sub	sp, #20
 800bad2:	af00      	add	r7, sp, #0
 800bad4:	6078      	str	r0, [r7, #4]
 800bad6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800bad8:	683b      	ldr	r3, [r7, #0]
 800bada:	681b      	ldr	r3, [r3, #0]
 800badc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800bade:	68bb      	ldr	r3, [r7, #8]
 800bae0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bae4:	d103      	bne.n	800baee <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	691b      	ldr	r3, [r3, #16]
 800baea:	60fb      	str	r3, [r7, #12]
 800baec:	e00c      	b.n	800bb08 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	3308      	adds	r3, #8
 800baf2:	60fb      	str	r3, [r7, #12]
 800baf4:	e002      	b.n	800bafc <vListInsert+0x2e>
 800baf6:	68fb      	ldr	r3, [r7, #12]
 800baf8:	685b      	ldr	r3, [r3, #4]
 800bafa:	60fb      	str	r3, [r7, #12]
 800bafc:	68fb      	ldr	r3, [r7, #12]
 800bafe:	685b      	ldr	r3, [r3, #4]
 800bb00:	681b      	ldr	r3, [r3, #0]
 800bb02:	68ba      	ldr	r2, [r7, #8]
 800bb04:	429a      	cmp	r2, r3
 800bb06:	d2f6      	bcs.n	800baf6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800bb08:	68fb      	ldr	r3, [r7, #12]
 800bb0a:	685a      	ldr	r2, [r3, #4]
 800bb0c:	683b      	ldr	r3, [r7, #0]
 800bb0e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800bb10:	683b      	ldr	r3, [r7, #0]
 800bb12:	685b      	ldr	r3, [r3, #4]
 800bb14:	683a      	ldr	r2, [r7, #0]
 800bb16:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800bb18:	683b      	ldr	r3, [r7, #0]
 800bb1a:	68fa      	ldr	r2, [r7, #12]
 800bb1c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800bb1e:	68fb      	ldr	r3, [r7, #12]
 800bb20:	683a      	ldr	r2, [r7, #0]
 800bb22:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800bb24:	683b      	ldr	r3, [r7, #0]
 800bb26:	687a      	ldr	r2, [r7, #4]
 800bb28:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	681b      	ldr	r3, [r3, #0]
 800bb2e:	1c5a      	adds	r2, r3, #1
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	601a      	str	r2, [r3, #0]
}
 800bb34:	bf00      	nop
 800bb36:	3714      	adds	r7, #20
 800bb38:	46bd      	mov	sp, r7
 800bb3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb3e:	4770      	bx	lr

0800bb40 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800bb40:	b480      	push	{r7}
 800bb42:	b085      	sub	sp, #20
 800bb44:	af00      	add	r7, sp, #0
 800bb46:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	691b      	ldr	r3, [r3, #16]
 800bb4c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	685b      	ldr	r3, [r3, #4]
 800bb52:	687a      	ldr	r2, [r7, #4]
 800bb54:	6892      	ldr	r2, [r2, #8]
 800bb56:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	689b      	ldr	r3, [r3, #8]
 800bb5c:	687a      	ldr	r2, [r7, #4]
 800bb5e:	6852      	ldr	r2, [r2, #4]
 800bb60:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800bb62:	68fb      	ldr	r3, [r7, #12]
 800bb64:	685b      	ldr	r3, [r3, #4]
 800bb66:	687a      	ldr	r2, [r7, #4]
 800bb68:	429a      	cmp	r2, r3
 800bb6a:	d103      	bne.n	800bb74 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	689a      	ldr	r2, [r3, #8]
 800bb70:	68fb      	ldr	r3, [r7, #12]
 800bb72:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	2200      	movs	r2, #0
 800bb78:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800bb7a:	68fb      	ldr	r3, [r7, #12]
 800bb7c:	681b      	ldr	r3, [r3, #0]
 800bb7e:	1e5a      	subs	r2, r3, #1
 800bb80:	68fb      	ldr	r3, [r7, #12]
 800bb82:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800bb84:	68fb      	ldr	r3, [r7, #12]
 800bb86:	681b      	ldr	r3, [r3, #0]
}
 800bb88:	4618      	mov	r0, r3
 800bb8a:	3714      	adds	r7, #20
 800bb8c:	46bd      	mov	sp, r7
 800bb8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb92:	4770      	bx	lr

0800bb94 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800bb94:	b580      	push	{r7, lr}
 800bb96:	b084      	sub	sp, #16
 800bb98:	af00      	add	r7, sp, #0
 800bb9a:	6078      	str	r0, [r7, #4]
 800bb9c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800bba2:	68fb      	ldr	r3, [r7, #12]
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	d10a      	bne.n	800bbbe <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800bba8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbac:	f383 8811 	msr	BASEPRI, r3
 800bbb0:	f3bf 8f6f 	isb	sy
 800bbb4:	f3bf 8f4f 	dsb	sy
 800bbb8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800bbba:	bf00      	nop
 800bbbc:	e7fe      	b.n	800bbbc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800bbbe:	f002 f8d9 	bl	800dd74 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800bbc2:	68fb      	ldr	r3, [r7, #12]
 800bbc4:	681a      	ldr	r2, [r3, #0]
 800bbc6:	68fb      	ldr	r3, [r7, #12]
 800bbc8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bbca:	68f9      	ldr	r1, [r7, #12]
 800bbcc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800bbce:	fb01 f303 	mul.w	r3, r1, r3
 800bbd2:	441a      	add	r2, r3
 800bbd4:	68fb      	ldr	r3, [r7, #12]
 800bbd6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800bbd8:	68fb      	ldr	r3, [r7, #12]
 800bbda:	2200      	movs	r2, #0
 800bbdc:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800bbde:	68fb      	ldr	r3, [r7, #12]
 800bbe0:	681a      	ldr	r2, [r3, #0]
 800bbe2:	68fb      	ldr	r3, [r7, #12]
 800bbe4:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800bbe6:	68fb      	ldr	r3, [r7, #12]
 800bbe8:	681a      	ldr	r2, [r3, #0]
 800bbea:	68fb      	ldr	r3, [r7, #12]
 800bbec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bbee:	3b01      	subs	r3, #1
 800bbf0:	68f9      	ldr	r1, [r7, #12]
 800bbf2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800bbf4:	fb01 f303 	mul.w	r3, r1, r3
 800bbf8:	441a      	add	r2, r3
 800bbfa:	68fb      	ldr	r3, [r7, #12]
 800bbfc:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800bbfe:	68fb      	ldr	r3, [r7, #12]
 800bc00:	22ff      	movs	r2, #255	; 0xff
 800bc02:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800bc06:	68fb      	ldr	r3, [r7, #12]
 800bc08:	22ff      	movs	r2, #255	; 0xff
 800bc0a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800bc0e:	683b      	ldr	r3, [r7, #0]
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d114      	bne.n	800bc3e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bc14:	68fb      	ldr	r3, [r7, #12]
 800bc16:	691b      	ldr	r3, [r3, #16]
 800bc18:	2b00      	cmp	r3, #0
 800bc1a:	d01a      	beq.n	800bc52 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bc1c:	68fb      	ldr	r3, [r7, #12]
 800bc1e:	3310      	adds	r3, #16
 800bc20:	4618      	mov	r0, r3
 800bc22:	f001 f985 	bl	800cf30 <xTaskRemoveFromEventList>
 800bc26:	4603      	mov	r3, r0
 800bc28:	2b00      	cmp	r3, #0
 800bc2a:	d012      	beq.n	800bc52 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800bc2c:	4b0c      	ldr	r3, [pc, #48]	; (800bc60 <xQueueGenericReset+0xcc>)
 800bc2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bc32:	601a      	str	r2, [r3, #0]
 800bc34:	f3bf 8f4f 	dsb	sy
 800bc38:	f3bf 8f6f 	isb	sy
 800bc3c:	e009      	b.n	800bc52 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800bc3e:	68fb      	ldr	r3, [r7, #12]
 800bc40:	3310      	adds	r3, #16
 800bc42:	4618      	mov	r0, r3
 800bc44:	f7ff fef2 	bl	800ba2c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800bc48:	68fb      	ldr	r3, [r7, #12]
 800bc4a:	3324      	adds	r3, #36	; 0x24
 800bc4c:	4618      	mov	r0, r3
 800bc4e:	f7ff feed 	bl	800ba2c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800bc52:	f002 f8bf 	bl	800ddd4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800bc56:	2301      	movs	r3, #1
}
 800bc58:	4618      	mov	r0, r3
 800bc5a:	3710      	adds	r7, #16
 800bc5c:	46bd      	mov	sp, r7
 800bc5e:	bd80      	pop	{r7, pc}
 800bc60:	e000ed04 	.word	0xe000ed04

0800bc64 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800bc64:	b580      	push	{r7, lr}
 800bc66:	b08e      	sub	sp, #56	; 0x38
 800bc68:	af02      	add	r7, sp, #8
 800bc6a:	60f8      	str	r0, [r7, #12]
 800bc6c:	60b9      	str	r1, [r7, #8]
 800bc6e:	607a      	str	r2, [r7, #4]
 800bc70:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800bc72:	68fb      	ldr	r3, [r7, #12]
 800bc74:	2b00      	cmp	r3, #0
 800bc76:	d10a      	bne.n	800bc8e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800bc78:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc7c:	f383 8811 	msr	BASEPRI, r3
 800bc80:	f3bf 8f6f 	isb	sy
 800bc84:	f3bf 8f4f 	dsb	sy
 800bc88:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800bc8a:	bf00      	nop
 800bc8c:	e7fe      	b.n	800bc8c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800bc8e:	683b      	ldr	r3, [r7, #0]
 800bc90:	2b00      	cmp	r3, #0
 800bc92:	d10a      	bne.n	800bcaa <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800bc94:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc98:	f383 8811 	msr	BASEPRI, r3
 800bc9c:	f3bf 8f6f 	isb	sy
 800bca0:	f3bf 8f4f 	dsb	sy
 800bca4:	627b      	str	r3, [r7, #36]	; 0x24
}
 800bca6:	bf00      	nop
 800bca8:	e7fe      	b.n	800bca8 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	d002      	beq.n	800bcb6 <xQueueGenericCreateStatic+0x52>
 800bcb0:	68bb      	ldr	r3, [r7, #8]
 800bcb2:	2b00      	cmp	r3, #0
 800bcb4:	d001      	beq.n	800bcba <xQueueGenericCreateStatic+0x56>
 800bcb6:	2301      	movs	r3, #1
 800bcb8:	e000      	b.n	800bcbc <xQueueGenericCreateStatic+0x58>
 800bcba:	2300      	movs	r3, #0
 800bcbc:	2b00      	cmp	r3, #0
 800bcbe:	d10a      	bne.n	800bcd6 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800bcc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcc4:	f383 8811 	msr	BASEPRI, r3
 800bcc8:	f3bf 8f6f 	isb	sy
 800bccc:	f3bf 8f4f 	dsb	sy
 800bcd0:	623b      	str	r3, [r7, #32]
}
 800bcd2:	bf00      	nop
 800bcd4:	e7fe      	b.n	800bcd4 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	2b00      	cmp	r3, #0
 800bcda:	d102      	bne.n	800bce2 <xQueueGenericCreateStatic+0x7e>
 800bcdc:	68bb      	ldr	r3, [r7, #8]
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	d101      	bne.n	800bce6 <xQueueGenericCreateStatic+0x82>
 800bce2:	2301      	movs	r3, #1
 800bce4:	e000      	b.n	800bce8 <xQueueGenericCreateStatic+0x84>
 800bce6:	2300      	movs	r3, #0
 800bce8:	2b00      	cmp	r3, #0
 800bcea:	d10a      	bne.n	800bd02 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800bcec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcf0:	f383 8811 	msr	BASEPRI, r3
 800bcf4:	f3bf 8f6f 	isb	sy
 800bcf8:	f3bf 8f4f 	dsb	sy
 800bcfc:	61fb      	str	r3, [r7, #28]
}
 800bcfe:	bf00      	nop
 800bd00:	e7fe      	b.n	800bd00 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800bd02:	2350      	movs	r3, #80	; 0x50
 800bd04:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800bd06:	697b      	ldr	r3, [r7, #20]
 800bd08:	2b50      	cmp	r3, #80	; 0x50
 800bd0a:	d00a      	beq.n	800bd22 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800bd0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd10:	f383 8811 	msr	BASEPRI, r3
 800bd14:	f3bf 8f6f 	isb	sy
 800bd18:	f3bf 8f4f 	dsb	sy
 800bd1c:	61bb      	str	r3, [r7, #24]
}
 800bd1e:	bf00      	nop
 800bd20:	e7fe      	b.n	800bd20 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800bd22:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800bd24:	683b      	ldr	r3, [r7, #0]
 800bd26:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800bd28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	d00d      	beq.n	800bd4a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800bd2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd30:	2201      	movs	r2, #1
 800bd32:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800bd36:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800bd3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd3c:	9300      	str	r3, [sp, #0]
 800bd3e:	4613      	mov	r3, r2
 800bd40:	687a      	ldr	r2, [r7, #4]
 800bd42:	68b9      	ldr	r1, [r7, #8]
 800bd44:	68f8      	ldr	r0, [r7, #12]
 800bd46:	f000 f83f 	bl	800bdc8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800bd4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800bd4c:	4618      	mov	r0, r3
 800bd4e:	3730      	adds	r7, #48	; 0x30
 800bd50:	46bd      	mov	sp, r7
 800bd52:	bd80      	pop	{r7, pc}

0800bd54 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800bd54:	b580      	push	{r7, lr}
 800bd56:	b08a      	sub	sp, #40	; 0x28
 800bd58:	af02      	add	r7, sp, #8
 800bd5a:	60f8      	str	r0, [r7, #12]
 800bd5c:	60b9      	str	r1, [r7, #8]
 800bd5e:	4613      	mov	r3, r2
 800bd60:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800bd62:	68fb      	ldr	r3, [r7, #12]
 800bd64:	2b00      	cmp	r3, #0
 800bd66:	d10a      	bne.n	800bd7e <xQueueGenericCreate+0x2a>
	__asm volatile
 800bd68:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd6c:	f383 8811 	msr	BASEPRI, r3
 800bd70:	f3bf 8f6f 	isb	sy
 800bd74:	f3bf 8f4f 	dsb	sy
 800bd78:	613b      	str	r3, [r7, #16]
}
 800bd7a:	bf00      	nop
 800bd7c:	e7fe      	b.n	800bd7c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bd7e:	68fb      	ldr	r3, [r7, #12]
 800bd80:	68ba      	ldr	r2, [r7, #8]
 800bd82:	fb02 f303 	mul.w	r3, r2, r3
 800bd86:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800bd88:	69fb      	ldr	r3, [r7, #28]
 800bd8a:	3350      	adds	r3, #80	; 0x50
 800bd8c:	4618      	mov	r0, r3
 800bd8e:	f002 f913 	bl	800dfb8 <pvPortMalloc>
 800bd92:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800bd94:	69bb      	ldr	r3, [r7, #24]
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	d011      	beq.n	800bdbe <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800bd9a:	69bb      	ldr	r3, [r7, #24]
 800bd9c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800bd9e:	697b      	ldr	r3, [r7, #20]
 800bda0:	3350      	adds	r3, #80	; 0x50
 800bda2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800bda4:	69bb      	ldr	r3, [r7, #24]
 800bda6:	2200      	movs	r2, #0
 800bda8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800bdac:	79fa      	ldrb	r2, [r7, #7]
 800bdae:	69bb      	ldr	r3, [r7, #24]
 800bdb0:	9300      	str	r3, [sp, #0]
 800bdb2:	4613      	mov	r3, r2
 800bdb4:	697a      	ldr	r2, [r7, #20]
 800bdb6:	68b9      	ldr	r1, [r7, #8]
 800bdb8:	68f8      	ldr	r0, [r7, #12]
 800bdba:	f000 f805 	bl	800bdc8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800bdbe:	69bb      	ldr	r3, [r7, #24]
	}
 800bdc0:	4618      	mov	r0, r3
 800bdc2:	3720      	adds	r7, #32
 800bdc4:	46bd      	mov	sp, r7
 800bdc6:	bd80      	pop	{r7, pc}

0800bdc8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800bdc8:	b580      	push	{r7, lr}
 800bdca:	b084      	sub	sp, #16
 800bdcc:	af00      	add	r7, sp, #0
 800bdce:	60f8      	str	r0, [r7, #12]
 800bdd0:	60b9      	str	r1, [r7, #8]
 800bdd2:	607a      	str	r2, [r7, #4]
 800bdd4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800bdd6:	68bb      	ldr	r3, [r7, #8]
 800bdd8:	2b00      	cmp	r3, #0
 800bdda:	d103      	bne.n	800bde4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800bddc:	69bb      	ldr	r3, [r7, #24]
 800bdde:	69ba      	ldr	r2, [r7, #24]
 800bde0:	601a      	str	r2, [r3, #0]
 800bde2:	e002      	b.n	800bdea <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800bde4:	69bb      	ldr	r3, [r7, #24]
 800bde6:	687a      	ldr	r2, [r7, #4]
 800bde8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800bdea:	69bb      	ldr	r3, [r7, #24]
 800bdec:	68fa      	ldr	r2, [r7, #12]
 800bdee:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800bdf0:	69bb      	ldr	r3, [r7, #24]
 800bdf2:	68ba      	ldr	r2, [r7, #8]
 800bdf4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800bdf6:	2101      	movs	r1, #1
 800bdf8:	69b8      	ldr	r0, [r7, #24]
 800bdfa:	f7ff fecb 	bl	800bb94 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800bdfe:	69bb      	ldr	r3, [r7, #24]
 800be00:	78fa      	ldrb	r2, [r7, #3]
 800be02:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800be06:	bf00      	nop
 800be08:	3710      	adds	r7, #16
 800be0a:	46bd      	mov	sp, r7
 800be0c:	bd80      	pop	{r7, pc}
	...

0800be10 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800be10:	b580      	push	{r7, lr}
 800be12:	b08e      	sub	sp, #56	; 0x38
 800be14:	af00      	add	r7, sp, #0
 800be16:	60f8      	str	r0, [r7, #12]
 800be18:	60b9      	str	r1, [r7, #8]
 800be1a:	607a      	str	r2, [r7, #4]
 800be1c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800be1e:	2300      	movs	r3, #0
 800be20:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800be22:	68fb      	ldr	r3, [r7, #12]
 800be24:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800be26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be28:	2b00      	cmp	r3, #0
 800be2a:	d10a      	bne.n	800be42 <xQueueGenericSend+0x32>
	__asm volatile
 800be2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be30:	f383 8811 	msr	BASEPRI, r3
 800be34:	f3bf 8f6f 	isb	sy
 800be38:	f3bf 8f4f 	dsb	sy
 800be3c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800be3e:	bf00      	nop
 800be40:	e7fe      	b.n	800be40 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800be42:	68bb      	ldr	r3, [r7, #8]
 800be44:	2b00      	cmp	r3, #0
 800be46:	d103      	bne.n	800be50 <xQueueGenericSend+0x40>
 800be48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be4c:	2b00      	cmp	r3, #0
 800be4e:	d101      	bne.n	800be54 <xQueueGenericSend+0x44>
 800be50:	2301      	movs	r3, #1
 800be52:	e000      	b.n	800be56 <xQueueGenericSend+0x46>
 800be54:	2300      	movs	r3, #0
 800be56:	2b00      	cmp	r3, #0
 800be58:	d10a      	bne.n	800be70 <xQueueGenericSend+0x60>
	__asm volatile
 800be5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be5e:	f383 8811 	msr	BASEPRI, r3
 800be62:	f3bf 8f6f 	isb	sy
 800be66:	f3bf 8f4f 	dsb	sy
 800be6a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800be6c:	bf00      	nop
 800be6e:	e7fe      	b.n	800be6e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800be70:	683b      	ldr	r3, [r7, #0]
 800be72:	2b02      	cmp	r3, #2
 800be74:	d103      	bne.n	800be7e <xQueueGenericSend+0x6e>
 800be76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800be7a:	2b01      	cmp	r3, #1
 800be7c:	d101      	bne.n	800be82 <xQueueGenericSend+0x72>
 800be7e:	2301      	movs	r3, #1
 800be80:	e000      	b.n	800be84 <xQueueGenericSend+0x74>
 800be82:	2300      	movs	r3, #0
 800be84:	2b00      	cmp	r3, #0
 800be86:	d10a      	bne.n	800be9e <xQueueGenericSend+0x8e>
	__asm volatile
 800be88:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be8c:	f383 8811 	msr	BASEPRI, r3
 800be90:	f3bf 8f6f 	isb	sy
 800be94:	f3bf 8f4f 	dsb	sy
 800be98:	623b      	str	r3, [r7, #32]
}
 800be9a:	bf00      	nop
 800be9c:	e7fe      	b.n	800be9c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800be9e:	f001 fa0b 	bl	800d2b8 <xTaskGetSchedulerState>
 800bea2:	4603      	mov	r3, r0
 800bea4:	2b00      	cmp	r3, #0
 800bea6:	d102      	bne.n	800beae <xQueueGenericSend+0x9e>
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	2b00      	cmp	r3, #0
 800beac:	d101      	bne.n	800beb2 <xQueueGenericSend+0xa2>
 800beae:	2301      	movs	r3, #1
 800beb0:	e000      	b.n	800beb4 <xQueueGenericSend+0xa4>
 800beb2:	2300      	movs	r3, #0
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	d10a      	bne.n	800bece <xQueueGenericSend+0xbe>
	__asm volatile
 800beb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bebc:	f383 8811 	msr	BASEPRI, r3
 800bec0:	f3bf 8f6f 	isb	sy
 800bec4:	f3bf 8f4f 	dsb	sy
 800bec8:	61fb      	str	r3, [r7, #28]
}
 800beca:	bf00      	nop
 800becc:	e7fe      	b.n	800becc <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bece:	f001 ff51 	bl	800dd74 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800bed2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bed4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bed6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bed8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800beda:	429a      	cmp	r2, r3
 800bedc:	d302      	bcc.n	800bee4 <xQueueGenericSend+0xd4>
 800bede:	683b      	ldr	r3, [r7, #0]
 800bee0:	2b02      	cmp	r3, #2
 800bee2:	d129      	bne.n	800bf38 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800bee4:	683a      	ldr	r2, [r7, #0]
 800bee6:	68b9      	ldr	r1, [r7, #8]
 800bee8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800beea:	f000 fa0b 	bl	800c304 <prvCopyDataToQueue>
 800beee:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bef0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bef2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bef4:	2b00      	cmp	r3, #0
 800bef6:	d010      	beq.n	800bf1a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bef8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800befa:	3324      	adds	r3, #36	; 0x24
 800befc:	4618      	mov	r0, r3
 800befe:	f001 f817 	bl	800cf30 <xTaskRemoveFromEventList>
 800bf02:	4603      	mov	r3, r0
 800bf04:	2b00      	cmp	r3, #0
 800bf06:	d013      	beq.n	800bf30 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800bf08:	4b3f      	ldr	r3, [pc, #252]	; (800c008 <xQueueGenericSend+0x1f8>)
 800bf0a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bf0e:	601a      	str	r2, [r3, #0]
 800bf10:	f3bf 8f4f 	dsb	sy
 800bf14:	f3bf 8f6f 	isb	sy
 800bf18:	e00a      	b.n	800bf30 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800bf1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	d007      	beq.n	800bf30 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800bf20:	4b39      	ldr	r3, [pc, #228]	; (800c008 <xQueueGenericSend+0x1f8>)
 800bf22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bf26:	601a      	str	r2, [r3, #0]
 800bf28:	f3bf 8f4f 	dsb	sy
 800bf2c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800bf30:	f001 ff50 	bl	800ddd4 <vPortExitCritical>
				return pdPASS;
 800bf34:	2301      	movs	r3, #1
 800bf36:	e063      	b.n	800c000 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	d103      	bne.n	800bf46 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800bf3e:	f001 ff49 	bl	800ddd4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800bf42:	2300      	movs	r3, #0
 800bf44:	e05c      	b.n	800c000 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800bf46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bf48:	2b00      	cmp	r3, #0
 800bf4a:	d106      	bne.n	800bf5a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800bf4c:	f107 0314 	add.w	r3, r7, #20
 800bf50:	4618      	mov	r0, r3
 800bf52:	f001 f851 	bl	800cff8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800bf56:	2301      	movs	r3, #1
 800bf58:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800bf5a:	f001 ff3b 	bl	800ddd4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800bf5e:	f000 fda1 	bl	800caa4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800bf62:	f001 ff07 	bl	800dd74 <vPortEnterCritical>
 800bf66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf68:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bf6c:	b25b      	sxtb	r3, r3
 800bf6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bf72:	d103      	bne.n	800bf7c <xQueueGenericSend+0x16c>
 800bf74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf76:	2200      	movs	r2, #0
 800bf78:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bf7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf7e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bf82:	b25b      	sxtb	r3, r3
 800bf84:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bf88:	d103      	bne.n	800bf92 <xQueueGenericSend+0x182>
 800bf8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf8c:	2200      	movs	r2, #0
 800bf8e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bf92:	f001 ff1f 	bl	800ddd4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800bf96:	1d3a      	adds	r2, r7, #4
 800bf98:	f107 0314 	add.w	r3, r7, #20
 800bf9c:	4611      	mov	r1, r2
 800bf9e:	4618      	mov	r0, r3
 800bfa0:	f001 f840 	bl	800d024 <xTaskCheckForTimeOut>
 800bfa4:	4603      	mov	r3, r0
 800bfa6:	2b00      	cmp	r3, #0
 800bfa8:	d124      	bne.n	800bff4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800bfaa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bfac:	f000 faa2 	bl	800c4f4 <prvIsQueueFull>
 800bfb0:	4603      	mov	r3, r0
 800bfb2:	2b00      	cmp	r3, #0
 800bfb4:	d018      	beq.n	800bfe8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800bfb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bfb8:	3310      	adds	r3, #16
 800bfba:	687a      	ldr	r2, [r7, #4]
 800bfbc:	4611      	mov	r1, r2
 800bfbe:	4618      	mov	r0, r3
 800bfc0:	f000 ff66 	bl	800ce90 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800bfc4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bfc6:	f000 fa2d 	bl	800c424 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800bfca:	f000 fd79 	bl	800cac0 <xTaskResumeAll>
 800bfce:	4603      	mov	r3, r0
 800bfd0:	2b00      	cmp	r3, #0
 800bfd2:	f47f af7c 	bne.w	800bece <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800bfd6:	4b0c      	ldr	r3, [pc, #48]	; (800c008 <xQueueGenericSend+0x1f8>)
 800bfd8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bfdc:	601a      	str	r2, [r3, #0]
 800bfde:	f3bf 8f4f 	dsb	sy
 800bfe2:	f3bf 8f6f 	isb	sy
 800bfe6:	e772      	b.n	800bece <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800bfe8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bfea:	f000 fa1b 	bl	800c424 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bfee:	f000 fd67 	bl	800cac0 <xTaskResumeAll>
 800bff2:	e76c      	b.n	800bece <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800bff4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bff6:	f000 fa15 	bl	800c424 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800bffa:	f000 fd61 	bl	800cac0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800bffe:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800c000:	4618      	mov	r0, r3
 800c002:	3738      	adds	r7, #56	; 0x38
 800c004:	46bd      	mov	sp, r7
 800c006:	bd80      	pop	{r7, pc}
 800c008:	e000ed04 	.word	0xe000ed04

0800c00c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800c00c:	b580      	push	{r7, lr}
 800c00e:	b090      	sub	sp, #64	; 0x40
 800c010:	af00      	add	r7, sp, #0
 800c012:	60f8      	str	r0, [r7, #12]
 800c014:	60b9      	str	r1, [r7, #8]
 800c016:	607a      	str	r2, [r7, #4]
 800c018:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800c01a:	68fb      	ldr	r3, [r7, #12]
 800c01c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800c01e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c020:	2b00      	cmp	r3, #0
 800c022:	d10a      	bne.n	800c03a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800c024:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c028:	f383 8811 	msr	BASEPRI, r3
 800c02c:	f3bf 8f6f 	isb	sy
 800c030:	f3bf 8f4f 	dsb	sy
 800c034:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800c036:	bf00      	nop
 800c038:	e7fe      	b.n	800c038 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c03a:	68bb      	ldr	r3, [r7, #8]
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	d103      	bne.n	800c048 <xQueueGenericSendFromISR+0x3c>
 800c040:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c042:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c044:	2b00      	cmp	r3, #0
 800c046:	d101      	bne.n	800c04c <xQueueGenericSendFromISR+0x40>
 800c048:	2301      	movs	r3, #1
 800c04a:	e000      	b.n	800c04e <xQueueGenericSendFromISR+0x42>
 800c04c:	2300      	movs	r3, #0
 800c04e:	2b00      	cmp	r3, #0
 800c050:	d10a      	bne.n	800c068 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800c052:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c056:	f383 8811 	msr	BASEPRI, r3
 800c05a:	f3bf 8f6f 	isb	sy
 800c05e:	f3bf 8f4f 	dsb	sy
 800c062:	627b      	str	r3, [r7, #36]	; 0x24
}
 800c064:	bf00      	nop
 800c066:	e7fe      	b.n	800c066 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c068:	683b      	ldr	r3, [r7, #0]
 800c06a:	2b02      	cmp	r3, #2
 800c06c:	d103      	bne.n	800c076 <xQueueGenericSendFromISR+0x6a>
 800c06e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c070:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c072:	2b01      	cmp	r3, #1
 800c074:	d101      	bne.n	800c07a <xQueueGenericSendFromISR+0x6e>
 800c076:	2301      	movs	r3, #1
 800c078:	e000      	b.n	800c07c <xQueueGenericSendFromISR+0x70>
 800c07a:	2300      	movs	r3, #0
 800c07c:	2b00      	cmp	r3, #0
 800c07e:	d10a      	bne.n	800c096 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800c080:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c084:	f383 8811 	msr	BASEPRI, r3
 800c088:	f3bf 8f6f 	isb	sy
 800c08c:	f3bf 8f4f 	dsb	sy
 800c090:	623b      	str	r3, [r7, #32]
}
 800c092:	bf00      	nop
 800c094:	e7fe      	b.n	800c094 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c096:	f001 ff4f 	bl	800df38 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800c09a:	f3ef 8211 	mrs	r2, BASEPRI
 800c09e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0a2:	f383 8811 	msr	BASEPRI, r3
 800c0a6:	f3bf 8f6f 	isb	sy
 800c0aa:	f3bf 8f4f 	dsb	sy
 800c0ae:	61fa      	str	r2, [r7, #28]
 800c0b0:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800c0b2:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c0b4:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c0b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c0b8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c0ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c0bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c0be:	429a      	cmp	r2, r3
 800c0c0:	d302      	bcc.n	800c0c8 <xQueueGenericSendFromISR+0xbc>
 800c0c2:	683b      	ldr	r3, [r7, #0]
 800c0c4:	2b02      	cmp	r3, #2
 800c0c6:	d12f      	bne.n	800c128 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800c0c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c0ca:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c0ce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c0d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c0d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c0d6:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c0d8:	683a      	ldr	r2, [r7, #0]
 800c0da:	68b9      	ldr	r1, [r7, #8]
 800c0dc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800c0de:	f000 f911 	bl	800c304 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800c0e2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800c0e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c0ea:	d112      	bne.n	800c112 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c0ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c0ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c0f0:	2b00      	cmp	r3, #0
 800c0f2:	d016      	beq.n	800c122 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c0f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c0f6:	3324      	adds	r3, #36	; 0x24
 800c0f8:	4618      	mov	r0, r3
 800c0fa:	f000 ff19 	bl	800cf30 <xTaskRemoveFromEventList>
 800c0fe:	4603      	mov	r3, r0
 800c100:	2b00      	cmp	r3, #0
 800c102:	d00e      	beq.n	800c122 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	2b00      	cmp	r3, #0
 800c108:	d00b      	beq.n	800c122 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	2201      	movs	r2, #1
 800c10e:	601a      	str	r2, [r3, #0]
 800c110:	e007      	b.n	800c122 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800c112:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800c116:	3301      	adds	r3, #1
 800c118:	b2db      	uxtb	r3, r3
 800c11a:	b25a      	sxtb	r2, r3
 800c11c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c11e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800c122:	2301      	movs	r3, #1
 800c124:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800c126:	e001      	b.n	800c12c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800c128:	2300      	movs	r3, #0
 800c12a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c12c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c12e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800c130:	697b      	ldr	r3, [r7, #20]
 800c132:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800c136:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c138:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800c13a:	4618      	mov	r0, r3
 800c13c:	3740      	adds	r7, #64	; 0x40
 800c13e:	46bd      	mov	sp, r7
 800c140:	bd80      	pop	{r7, pc}
	...

0800c144 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800c144:	b580      	push	{r7, lr}
 800c146:	b08c      	sub	sp, #48	; 0x30
 800c148:	af00      	add	r7, sp, #0
 800c14a:	60f8      	str	r0, [r7, #12]
 800c14c:	60b9      	str	r1, [r7, #8]
 800c14e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800c150:	2300      	movs	r3, #0
 800c152:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c154:	68fb      	ldr	r3, [r7, #12]
 800c156:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800c158:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c15a:	2b00      	cmp	r3, #0
 800c15c:	d10a      	bne.n	800c174 <xQueueReceive+0x30>
	__asm volatile
 800c15e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c162:	f383 8811 	msr	BASEPRI, r3
 800c166:	f3bf 8f6f 	isb	sy
 800c16a:	f3bf 8f4f 	dsb	sy
 800c16e:	623b      	str	r3, [r7, #32]
}
 800c170:	bf00      	nop
 800c172:	e7fe      	b.n	800c172 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c174:	68bb      	ldr	r3, [r7, #8]
 800c176:	2b00      	cmp	r3, #0
 800c178:	d103      	bne.n	800c182 <xQueueReceive+0x3e>
 800c17a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c17c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c17e:	2b00      	cmp	r3, #0
 800c180:	d101      	bne.n	800c186 <xQueueReceive+0x42>
 800c182:	2301      	movs	r3, #1
 800c184:	e000      	b.n	800c188 <xQueueReceive+0x44>
 800c186:	2300      	movs	r3, #0
 800c188:	2b00      	cmp	r3, #0
 800c18a:	d10a      	bne.n	800c1a2 <xQueueReceive+0x5e>
	__asm volatile
 800c18c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c190:	f383 8811 	msr	BASEPRI, r3
 800c194:	f3bf 8f6f 	isb	sy
 800c198:	f3bf 8f4f 	dsb	sy
 800c19c:	61fb      	str	r3, [r7, #28]
}
 800c19e:	bf00      	nop
 800c1a0:	e7fe      	b.n	800c1a0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c1a2:	f001 f889 	bl	800d2b8 <xTaskGetSchedulerState>
 800c1a6:	4603      	mov	r3, r0
 800c1a8:	2b00      	cmp	r3, #0
 800c1aa:	d102      	bne.n	800c1b2 <xQueueReceive+0x6e>
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	2b00      	cmp	r3, #0
 800c1b0:	d101      	bne.n	800c1b6 <xQueueReceive+0x72>
 800c1b2:	2301      	movs	r3, #1
 800c1b4:	e000      	b.n	800c1b8 <xQueueReceive+0x74>
 800c1b6:	2300      	movs	r3, #0
 800c1b8:	2b00      	cmp	r3, #0
 800c1ba:	d10a      	bne.n	800c1d2 <xQueueReceive+0x8e>
	__asm volatile
 800c1bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1c0:	f383 8811 	msr	BASEPRI, r3
 800c1c4:	f3bf 8f6f 	isb	sy
 800c1c8:	f3bf 8f4f 	dsb	sy
 800c1cc:	61bb      	str	r3, [r7, #24]
}
 800c1ce:	bf00      	nop
 800c1d0:	e7fe      	b.n	800c1d0 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c1d2:	f001 fdcf 	bl	800dd74 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c1d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c1da:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c1dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d01f      	beq.n	800c222 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800c1e2:	68b9      	ldr	r1, [r7, #8]
 800c1e4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c1e6:	f000 f8f7 	bl	800c3d8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800c1ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c1ec:	1e5a      	subs	r2, r3, #1
 800c1ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1f0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c1f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1f4:	691b      	ldr	r3, [r3, #16]
 800c1f6:	2b00      	cmp	r3, #0
 800c1f8:	d00f      	beq.n	800c21a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c1fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1fc:	3310      	adds	r3, #16
 800c1fe:	4618      	mov	r0, r3
 800c200:	f000 fe96 	bl	800cf30 <xTaskRemoveFromEventList>
 800c204:	4603      	mov	r3, r0
 800c206:	2b00      	cmp	r3, #0
 800c208:	d007      	beq.n	800c21a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800c20a:	4b3d      	ldr	r3, [pc, #244]	; (800c300 <xQueueReceive+0x1bc>)
 800c20c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c210:	601a      	str	r2, [r3, #0]
 800c212:	f3bf 8f4f 	dsb	sy
 800c216:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800c21a:	f001 fddb 	bl	800ddd4 <vPortExitCritical>
				return pdPASS;
 800c21e:	2301      	movs	r3, #1
 800c220:	e069      	b.n	800c2f6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	2b00      	cmp	r3, #0
 800c226:	d103      	bne.n	800c230 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c228:	f001 fdd4 	bl	800ddd4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800c22c:	2300      	movs	r3, #0
 800c22e:	e062      	b.n	800c2f6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c230:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c232:	2b00      	cmp	r3, #0
 800c234:	d106      	bne.n	800c244 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c236:	f107 0310 	add.w	r3, r7, #16
 800c23a:	4618      	mov	r0, r3
 800c23c:	f000 fedc 	bl	800cff8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c240:	2301      	movs	r3, #1
 800c242:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c244:	f001 fdc6 	bl	800ddd4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c248:	f000 fc2c 	bl	800caa4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c24c:	f001 fd92 	bl	800dd74 <vPortEnterCritical>
 800c250:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c252:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c256:	b25b      	sxtb	r3, r3
 800c258:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c25c:	d103      	bne.n	800c266 <xQueueReceive+0x122>
 800c25e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c260:	2200      	movs	r2, #0
 800c262:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c266:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c268:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c26c:	b25b      	sxtb	r3, r3
 800c26e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c272:	d103      	bne.n	800c27c <xQueueReceive+0x138>
 800c274:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c276:	2200      	movs	r2, #0
 800c278:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c27c:	f001 fdaa 	bl	800ddd4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c280:	1d3a      	adds	r2, r7, #4
 800c282:	f107 0310 	add.w	r3, r7, #16
 800c286:	4611      	mov	r1, r2
 800c288:	4618      	mov	r0, r3
 800c28a:	f000 fecb 	bl	800d024 <xTaskCheckForTimeOut>
 800c28e:	4603      	mov	r3, r0
 800c290:	2b00      	cmp	r3, #0
 800c292:	d123      	bne.n	800c2dc <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c294:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c296:	f000 f917 	bl	800c4c8 <prvIsQueueEmpty>
 800c29a:	4603      	mov	r3, r0
 800c29c:	2b00      	cmp	r3, #0
 800c29e:	d017      	beq.n	800c2d0 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c2a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c2a2:	3324      	adds	r3, #36	; 0x24
 800c2a4:	687a      	ldr	r2, [r7, #4]
 800c2a6:	4611      	mov	r1, r2
 800c2a8:	4618      	mov	r0, r3
 800c2aa:	f000 fdf1 	bl	800ce90 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c2ae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c2b0:	f000 f8b8 	bl	800c424 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c2b4:	f000 fc04 	bl	800cac0 <xTaskResumeAll>
 800c2b8:	4603      	mov	r3, r0
 800c2ba:	2b00      	cmp	r3, #0
 800c2bc:	d189      	bne.n	800c1d2 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800c2be:	4b10      	ldr	r3, [pc, #64]	; (800c300 <xQueueReceive+0x1bc>)
 800c2c0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c2c4:	601a      	str	r2, [r3, #0]
 800c2c6:	f3bf 8f4f 	dsb	sy
 800c2ca:	f3bf 8f6f 	isb	sy
 800c2ce:	e780      	b.n	800c1d2 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800c2d0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c2d2:	f000 f8a7 	bl	800c424 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c2d6:	f000 fbf3 	bl	800cac0 <xTaskResumeAll>
 800c2da:	e77a      	b.n	800c1d2 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800c2dc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c2de:	f000 f8a1 	bl	800c424 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c2e2:	f000 fbed 	bl	800cac0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c2e6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c2e8:	f000 f8ee 	bl	800c4c8 <prvIsQueueEmpty>
 800c2ec:	4603      	mov	r3, r0
 800c2ee:	2b00      	cmp	r3, #0
 800c2f0:	f43f af6f 	beq.w	800c1d2 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c2f4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c2f6:	4618      	mov	r0, r3
 800c2f8:	3730      	adds	r7, #48	; 0x30
 800c2fa:	46bd      	mov	sp, r7
 800c2fc:	bd80      	pop	{r7, pc}
 800c2fe:	bf00      	nop
 800c300:	e000ed04 	.word	0xe000ed04

0800c304 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800c304:	b580      	push	{r7, lr}
 800c306:	b086      	sub	sp, #24
 800c308:	af00      	add	r7, sp, #0
 800c30a:	60f8      	str	r0, [r7, #12]
 800c30c:	60b9      	str	r1, [r7, #8]
 800c30e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800c310:	2300      	movs	r3, #0
 800c312:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c314:	68fb      	ldr	r3, [r7, #12]
 800c316:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c318:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800c31a:	68fb      	ldr	r3, [r7, #12]
 800c31c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c31e:	2b00      	cmp	r3, #0
 800c320:	d10d      	bne.n	800c33e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c322:	68fb      	ldr	r3, [r7, #12]
 800c324:	681b      	ldr	r3, [r3, #0]
 800c326:	2b00      	cmp	r3, #0
 800c328:	d14d      	bne.n	800c3c6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c32a:	68fb      	ldr	r3, [r7, #12]
 800c32c:	689b      	ldr	r3, [r3, #8]
 800c32e:	4618      	mov	r0, r3
 800c330:	f000 ffe0 	bl	800d2f4 <xTaskPriorityDisinherit>
 800c334:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800c336:	68fb      	ldr	r3, [r7, #12]
 800c338:	2200      	movs	r2, #0
 800c33a:	609a      	str	r2, [r3, #8]
 800c33c:	e043      	b.n	800c3c6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	2b00      	cmp	r3, #0
 800c342:	d119      	bne.n	800c378 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c344:	68fb      	ldr	r3, [r7, #12]
 800c346:	6858      	ldr	r0, [r3, #4]
 800c348:	68fb      	ldr	r3, [r7, #12]
 800c34a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c34c:	461a      	mov	r2, r3
 800c34e:	68b9      	ldr	r1, [r7, #8]
 800c350:	f002 fd42 	bl	800edd8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c354:	68fb      	ldr	r3, [r7, #12]
 800c356:	685a      	ldr	r2, [r3, #4]
 800c358:	68fb      	ldr	r3, [r7, #12]
 800c35a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c35c:	441a      	add	r2, r3
 800c35e:	68fb      	ldr	r3, [r7, #12]
 800c360:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c362:	68fb      	ldr	r3, [r7, #12]
 800c364:	685a      	ldr	r2, [r3, #4]
 800c366:	68fb      	ldr	r3, [r7, #12]
 800c368:	689b      	ldr	r3, [r3, #8]
 800c36a:	429a      	cmp	r2, r3
 800c36c:	d32b      	bcc.n	800c3c6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800c36e:	68fb      	ldr	r3, [r7, #12]
 800c370:	681a      	ldr	r2, [r3, #0]
 800c372:	68fb      	ldr	r3, [r7, #12]
 800c374:	605a      	str	r2, [r3, #4]
 800c376:	e026      	b.n	800c3c6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800c378:	68fb      	ldr	r3, [r7, #12]
 800c37a:	68d8      	ldr	r0, [r3, #12]
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c380:	461a      	mov	r2, r3
 800c382:	68b9      	ldr	r1, [r7, #8]
 800c384:	f002 fd28 	bl	800edd8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800c388:	68fb      	ldr	r3, [r7, #12]
 800c38a:	68da      	ldr	r2, [r3, #12]
 800c38c:	68fb      	ldr	r3, [r7, #12]
 800c38e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c390:	425b      	negs	r3, r3
 800c392:	441a      	add	r2, r3
 800c394:	68fb      	ldr	r3, [r7, #12]
 800c396:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c398:	68fb      	ldr	r3, [r7, #12]
 800c39a:	68da      	ldr	r2, [r3, #12]
 800c39c:	68fb      	ldr	r3, [r7, #12]
 800c39e:	681b      	ldr	r3, [r3, #0]
 800c3a0:	429a      	cmp	r2, r3
 800c3a2:	d207      	bcs.n	800c3b4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800c3a4:	68fb      	ldr	r3, [r7, #12]
 800c3a6:	689a      	ldr	r2, [r3, #8]
 800c3a8:	68fb      	ldr	r3, [r7, #12]
 800c3aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c3ac:	425b      	negs	r3, r3
 800c3ae:	441a      	add	r2, r3
 800c3b0:	68fb      	ldr	r3, [r7, #12]
 800c3b2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	2b02      	cmp	r3, #2
 800c3b8:	d105      	bne.n	800c3c6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c3ba:	693b      	ldr	r3, [r7, #16]
 800c3bc:	2b00      	cmp	r3, #0
 800c3be:	d002      	beq.n	800c3c6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800c3c0:	693b      	ldr	r3, [r7, #16]
 800c3c2:	3b01      	subs	r3, #1
 800c3c4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800c3c6:	693b      	ldr	r3, [r7, #16]
 800c3c8:	1c5a      	adds	r2, r3, #1
 800c3ca:	68fb      	ldr	r3, [r7, #12]
 800c3cc:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800c3ce:	697b      	ldr	r3, [r7, #20]
}
 800c3d0:	4618      	mov	r0, r3
 800c3d2:	3718      	adds	r7, #24
 800c3d4:	46bd      	mov	sp, r7
 800c3d6:	bd80      	pop	{r7, pc}

0800c3d8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800c3d8:	b580      	push	{r7, lr}
 800c3da:	b082      	sub	sp, #8
 800c3dc:	af00      	add	r7, sp, #0
 800c3de:	6078      	str	r0, [r7, #4]
 800c3e0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c3e6:	2b00      	cmp	r3, #0
 800c3e8:	d018      	beq.n	800c41c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	68da      	ldr	r2, [r3, #12]
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c3f2:	441a      	add	r2, r3
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	68da      	ldr	r2, [r3, #12]
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	689b      	ldr	r3, [r3, #8]
 800c400:	429a      	cmp	r2, r3
 800c402:	d303      	bcc.n	800c40c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	681a      	ldr	r2, [r3, #0]
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	68d9      	ldr	r1, [r3, #12]
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c414:	461a      	mov	r2, r3
 800c416:	6838      	ldr	r0, [r7, #0]
 800c418:	f002 fcde 	bl	800edd8 <memcpy>
	}
}
 800c41c:	bf00      	nop
 800c41e:	3708      	adds	r7, #8
 800c420:	46bd      	mov	sp, r7
 800c422:	bd80      	pop	{r7, pc}

0800c424 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800c424:	b580      	push	{r7, lr}
 800c426:	b084      	sub	sp, #16
 800c428:	af00      	add	r7, sp, #0
 800c42a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800c42c:	f001 fca2 	bl	800dd74 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c436:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c438:	e011      	b.n	800c45e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c43e:	2b00      	cmp	r3, #0
 800c440:	d012      	beq.n	800c468 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	3324      	adds	r3, #36	; 0x24
 800c446:	4618      	mov	r0, r3
 800c448:	f000 fd72 	bl	800cf30 <xTaskRemoveFromEventList>
 800c44c:	4603      	mov	r3, r0
 800c44e:	2b00      	cmp	r3, #0
 800c450:	d001      	beq.n	800c456 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800c452:	f000 fe49 	bl	800d0e8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800c456:	7bfb      	ldrb	r3, [r7, #15]
 800c458:	3b01      	subs	r3, #1
 800c45a:	b2db      	uxtb	r3, r3
 800c45c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c45e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c462:	2b00      	cmp	r3, #0
 800c464:	dce9      	bgt.n	800c43a <prvUnlockQueue+0x16>
 800c466:	e000      	b.n	800c46a <prvUnlockQueue+0x46>
					break;
 800c468:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	22ff      	movs	r2, #255	; 0xff
 800c46e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800c472:	f001 fcaf 	bl	800ddd4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800c476:	f001 fc7d 	bl	800dd74 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c480:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c482:	e011      	b.n	800c4a8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	691b      	ldr	r3, [r3, #16]
 800c488:	2b00      	cmp	r3, #0
 800c48a:	d012      	beq.n	800c4b2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	3310      	adds	r3, #16
 800c490:	4618      	mov	r0, r3
 800c492:	f000 fd4d 	bl	800cf30 <xTaskRemoveFromEventList>
 800c496:	4603      	mov	r3, r0
 800c498:	2b00      	cmp	r3, #0
 800c49a:	d001      	beq.n	800c4a0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800c49c:	f000 fe24 	bl	800d0e8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800c4a0:	7bbb      	ldrb	r3, [r7, #14]
 800c4a2:	3b01      	subs	r3, #1
 800c4a4:	b2db      	uxtb	r3, r3
 800c4a6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c4a8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c4ac:	2b00      	cmp	r3, #0
 800c4ae:	dce9      	bgt.n	800c484 <prvUnlockQueue+0x60>
 800c4b0:	e000      	b.n	800c4b4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800c4b2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	22ff      	movs	r2, #255	; 0xff
 800c4b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800c4bc:	f001 fc8a 	bl	800ddd4 <vPortExitCritical>
}
 800c4c0:	bf00      	nop
 800c4c2:	3710      	adds	r7, #16
 800c4c4:	46bd      	mov	sp, r7
 800c4c6:	bd80      	pop	{r7, pc}

0800c4c8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800c4c8:	b580      	push	{r7, lr}
 800c4ca:	b084      	sub	sp, #16
 800c4cc:	af00      	add	r7, sp, #0
 800c4ce:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c4d0:	f001 fc50 	bl	800dd74 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c4d8:	2b00      	cmp	r3, #0
 800c4da:	d102      	bne.n	800c4e2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800c4dc:	2301      	movs	r3, #1
 800c4de:	60fb      	str	r3, [r7, #12]
 800c4e0:	e001      	b.n	800c4e6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800c4e2:	2300      	movs	r3, #0
 800c4e4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c4e6:	f001 fc75 	bl	800ddd4 <vPortExitCritical>

	return xReturn;
 800c4ea:	68fb      	ldr	r3, [r7, #12]
}
 800c4ec:	4618      	mov	r0, r3
 800c4ee:	3710      	adds	r7, #16
 800c4f0:	46bd      	mov	sp, r7
 800c4f2:	bd80      	pop	{r7, pc}

0800c4f4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800c4f4:	b580      	push	{r7, lr}
 800c4f6:	b084      	sub	sp, #16
 800c4f8:	af00      	add	r7, sp, #0
 800c4fa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c4fc:	f001 fc3a 	bl	800dd74 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c508:	429a      	cmp	r2, r3
 800c50a:	d102      	bne.n	800c512 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800c50c:	2301      	movs	r3, #1
 800c50e:	60fb      	str	r3, [r7, #12]
 800c510:	e001      	b.n	800c516 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800c512:	2300      	movs	r3, #0
 800c514:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c516:	f001 fc5d 	bl	800ddd4 <vPortExitCritical>

	return xReturn;
 800c51a:	68fb      	ldr	r3, [r7, #12]
}
 800c51c:	4618      	mov	r0, r3
 800c51e:	3710      	adds	r7, #16
 800c520:	46bd      	mov	sp, r7
 800c522:	bd80      	pop	{r7, pc}

0800c524 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800c524:	b480      	push	{r7}
 800c526:	b085      	sub	sp, #20
 800c528:	af00      	add	r7, sp, #0
 800c52a:	6078      	str	r0, [r7, #4]
 800c52c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c52e:	2300      	movs	r3, #0
 800c530:	60fb      	str	r3, [r7, #12]
 800c532:	e014      	b.n	800c55e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800c534:	4a0f      	ldr	r2, [pc, #60]	; (800c574 <vQueueAddToRegistry+0x50>)
 800c536:	68fb      	ldr	r3, [r7, #12]
 800c538:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800c53c:	2b00      	cmp	r3, #0
 800c53e:	d10b      	bne.n	800c558 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800c540:	490c      	ldr	r1, [pc, #48]	; (800c574 <vQueueAddToRegistry+0x50>)
 800c542:	68fb      	ldr	r3, [r7, #12]
 800c544:	683a      	ldr	r2, [r7, #0]
 800c546:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800c54a:	4a0a      	ldr	r2, [pc, #40]	; (800c574 <vQueueAddToRegistry+0x50>)
 800c54c:	68fb      	ldr	r3, [r7, #12]
 800c54e:	00db      	lsls	r3, r3, #3
 800c550:	4413      	add	r3, r2
 800c552:	687a      	ldr	r2, [r7, #4]
 800c554:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800c556:	e006      	b.n	800c566 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c558:	68fb      	ldr	r3, [r7, #12]
 800c55a:	3301      	adds	r3, #1
 800c55c:	60fb      	str	r3, [r7, #12]
 800c55e:	68fb      	ldr	r3, [r7, #12]
 800c560:	2b07      	cmp	r3, #7
 800c562:	d9e7      	bls.n	800c534 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800c564:	bf00      	nop
 800c566:	bf00      	nop
 800c568:	3714      	adds	r7, #20
 800c56a:	46bd      	mov	sp, r7
 800c56c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c570:	4770      	bx	lr
 800c572:	bf00      	nop
 800c574:	20000ba8 	.word	0x20000ba8

0800c578 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c578:	b580      	push	{r7, lr}
 800c57a:	b086      	sub	sp, #24
 800c57c:	af00      	add	r7, sp, #0
 800c57e:	60f8      	str	r0, [r7, #12]
 800c580:	60b9      	str	r1, [r7, #8]
 800c582:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800c584:	68fb      	ldr	r3, [r7, #12]
 800c586:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800c588:	f001 fbf4 	bl	800dd74 <vPortEnterCritical>
 800c58c:	697b      	ldr	r3, [r7, #20]
 800c58e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c592:	b25b      	sxtb	r3, r3
 800c594:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c598:	d103      	bne.n	800c5a2 <vQueueWaitForMessageRestricted+0x2a>
 800c59a:	697b      	ldr	r3, [r7, #20]
 800c59c:	2200      	movs	r2, #0
 800c59e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c5a2:	697b      	ldr	r3, [r7, #20]
 800c5a4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c5a8:	b25b      	sxtb	r3, r3
 800c5aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c5ae:	d103      	bne.n	800c5b8 <vQueueWaitForMessageRestricted+0x40>
 800c5b0:	697b      	ldr	r3, [r7, #20]
 800c5b2:	2200      	movs	r2, #0
 800c5b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c5b8:	f001 fc0c 	bl	800ddd4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800c5bc:	697b      	ldr	r3, [r7, #20]
 800c5be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c5c0:	2b00      	cmp	r3, #0
 800c5c2:	d106      	bne.n	800c5d2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800c5c4:	697b      	ldr	r3, [r7, #20]
 800c5c6:	3324      	adds	r3, #36	; 0x24
 800c5c8:	687a      	ldr	r2, [r7, #4]
 800c5ca:	68b9      	ldr	r1, [r7, #8]
 800c5cc:	4618      	mov	r0, r3
 800c5ce:	f000 fc83 	bl	800ced8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800c5d2:	6978      	ldr	r0, [r7, #20]
 800c5d4:	f7ff ff26 	bl	800c424 <prvUnlockQueue>
	}
 800c5d8:	bf00      	nop
 800c5da:	3718      	adds	r7, #24
 800c5dc:	46bd      	mov	sp, r7
 800c5de:	bd80      	pop	{r7, pc}

0800c5e0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800c5e0:	b580      	push	{r7, lr}
 800c5e2:	b08e      	sub	sp, #56	; 0x38
 800c5e4:	af04      	add	r7, sp, #16
 800c5e6:	60f8      	str	r0, [r7, #12]
 800c5e8:	60b9      	str	r1, [r7, #8]
 800c5ea:	607a      	str	r2, [r7, #4]
 800c5ec:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800c5ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	d10a      	bne.n	800c60a <xTaskCreateStatic+0x2a>
	__asm volatile
 800c5f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5f8:	f383 8811 	msr	BASEPRI, r3
 800c5fc:	f3bf 8f6f 	isb	sy
 800c600:	f3bf 8f4f 	dsb	sy
 800c604:	623b      	str	r3, [r7, #32]
}
 800c606:	bf00      	nop
 800c608:	e7fe      	b.n	800c608 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800c60a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c60c:	2b00      	cmp	r3, #0
 800c60e:	d10a      	bne.n	800c626 <xTaskCreateStatic+0x46>
	__asm volatile
 800c610:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c614:	f383 8811 	msr	BASEPRI, r3
 800c618:	f3bf 8f6f 	isb	sy
 800c61c:	f3bf 8f4f 	dsb	sy
 800c620:	61fb      	str	r3, [r7, #28]
}
 800c622:	bf00      	nop
 800c624:	e7fe      	b.n	800c624 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800c626:	23c0      	movs	r3, #192	; 0xc0
 800c628:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800c62a:	693b      	ldr	r3, [r7, #16]
 800c62c:	2bc0      	cmp	r3, #192	; 0xc0
 800c62e:	d00a      	beq.n	800c646 <xTaskCreateStatic+0x66>
	__asm volatile
 800c630:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c634:	f383 8811 	msr	BASEPRI, r3
 800c638:	f3bf 8f6f 	isb	sy
 800c63c:	f3bf 8f4f 	dsb	sy
 800c640:	61bb      	str	r3, [r7, #24]
}
 800c642:	bf00      	nop
 800c644:	e7fe      	b.n	800c644 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800c646:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800c648:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c64a:	2b00      	cmp	r3, #0
 800c64c:	d01e      	beq.n	800c68c <xTaskCreateStatic+0xac>
 800c64e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c650:	2b00      	cmp	r3, #0
 800c652:	d01b      	beq.n	800c68c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c654:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c656:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800c658:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c65a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c65c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800c65e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c660:	2202      	movs	r2, #2
 800c662:	f883 20bd 	strb.w	r2, [r3, #189]	; 0xbd
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800c666:	2300      	movs	r3, #0
 800c668:	9303      	str	r3, [sp, #12]
 800c66a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c66c:	9302      	str	r3, [sp, #8]
 800c66e:	f107 0314 	add.w	r3, r7, #20
 800c672:	9301      	str	r3, [sp, #4]
 800c674:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c676:	9300      	str	r3, [sp, #0]
 800c678:	683b      	ldr	r3, [r7, #0]
 800c67a:	687a      	ldr	r2, [r7, #4]
 800c67c:	68b9      	ldr	r1, [r7, #8]
 800c67e:	68f8      	ldr	r0, [r7, #12]
 800c680:	f000 f850 	bl	800c724 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c684:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c686:	f000 f8f7 	bl	800c878 <prvAddNewTaskToReadyList>
 800c68a:	e001      	b.n	800c690 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800c68c:	2300      	movs	r3, #0
 800c68e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800c690:	697b      	ldr	r3, [r7, #20]
	}
 800c692:	4618      	mov	r0, r3
 800c694:	3728      	adds	r7, #40	; 0x28
 800c696:	46bd      	mov	sp, r7
 800c698:	bd80      	pop	{r7, pc}

0800c69a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800c69a:	b580      	push	{r7, lr}
 800c69c:	b08c      	sub	sp, #48	; 0x30
 800c69e:	af04      	add	r7, sp, #16
 800c6a0:	60f8      	str	r0, [r7, #12]
 800c6a2:	60b9      	str	r1, [r7, #8]
 800c6a4:	603b      	str	r3, [r7, #0]
 800c6a6:	4613      	mov	r3, r2
 800c6a8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800c6aa:	88fb      	ldrh	r3, [r7, #6]
 800c6ac:	009b      	lsls	r3, r3, #2
 800c6ae:	4618      	mov	r0, r3
 800c6b0:	f001 fc82 	bl	800dfb8 <pvPortMalloc>
 800c6b4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800c6b6:	697b      	ldr	r3, [r7, #20]
 800c6b8:	2b00      	cmp	r3, #0
 800c6ba:	d00e      	beq.n	800c6da <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800c6bc:	20c0      	movs	r0, #192	; 0xc0
 800c6be:	f001 fc7b 	bl	800dfb8 <pvPortMalloc>
 800c6c2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800c6c4:	69fb      	ldr	r3, [r7, #28]
 800c6c6:	2b00      	cmp	r3, #0
 800c6c8:	d003      	beq.n	800c6d2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800c6ca:	69fb      	ldr	r3, [r7, #28]
 800c6cc:	697a      	ldr	r2, [r7, #20]
 800c6ce:	631a      	str	r2, [r3, #48]	; 0x30
 800c6d0:	e005      	b.n	800c6de <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800c6d2:	6978      	ldr	r0, [r7, #20]
 800c6d4:	f001 fd3c 	bl	800e150 <vPortFree>
 800c6d8:	e001      	b.n	800c6de <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800c6da:	2300      	movs	r3, #0
 800c6dc:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800c6de:	69fb      	ldr	r3, [r7, #28]
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	d017      	beq.n	800c714 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800c6e4:	69fb      	ldr	r3, [r7, #28]
 800c6e6:	2200      	movs	r2, #0
 800c6e8:	f883 20bd 	strb.w	r2, [r3, #189]	; 0xbd
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800c6ec:	88fa      	ldrh	r2, [r7, #6]
 800c6ee:	2300      	movs	r3, #0
 800c6f0:	9303      	str	r3, [sp, #12]
 800c6f2:	69fb      	ldr	r3, [r7, #28]
 800c6f4:	9302      	str	r3, [sp, #8]
 800c6f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c6f8:	9301      	str	r3, [sp, #4]
 800c6fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c6fc:	9300      	str	r3, [sp, #0]
 800c6fe:	683b      	ldr	r3, [r7, #0]
 800c700:	68b9      	ldr	r1, [r7, #8]
 800c702:	68f8      	ldr	r0, [r7, #12]
 800c704:	f000 f80e 	bl	800c724 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c708:	69f8      	ldr	r0, [r7, #28]
 800c70a:	f000 f8b5 	bl	800c878 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800c70e:	2301      	movs	r3, #1
 800c710:	61bb      	str	r3, [r7, #24]
 800c712:	e002      	b.n	800c71a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800c714:	f04f 33ff 	mov.w	r3, #4294967295
 800c718:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800c71a:	69bb      	ldr	r3, [r7, #24]
	}
 800c71c:	4618      	mov	r0, r3
 800c71e:	3720      	adds	r7, #32
 800c720:	46bd      	mov	sp, r7
 800c722:	bd80      	pop	{r7, pc}

0800c724 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800c724:	b580      	push	{r7, lr}
 800c726:	b088      	sub	sp, #32
 800c728:	af00      	add	r7, sp, #0
 800c72a:	60f8      	str	r0, [r7, #12]
 800c72c:	60b9      	str	r1, [r7, #8]
 800c72e:	607a      	str	r2, [r7, #4]
 800c730:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800c732:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c734:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	009b      	lsls	r3, r3, #2
 800c73a:	461a      	mov	r2, r3
 800c73c:	21a5      	movs	r1, #165	; 0xa5
 800c73e:	f002 fb59 	bl	800edf4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800c742:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c744:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c746:	687b      	ldr	r3, [r7, #4]
 800c748:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800c74c:	3b01      	subs	r3, #1
 800c74e:	009b      	lsls	r3, r3, #2
 800c750:	4413      	add	r3, r2
 800c752:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800c754:	69bb      	ldr	r3, [r7, #24]
 800c756:	f023 0307 	bic.w	r3, r3, #7
 800c75a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800c75c:	69bb      	ldr	r3, [r7, #24]
 800c75e:	f003 0307 	and.w	r3, r3, #7
 800c762:	2b00      	cmp	r3, #0
 800c764:	d00a      	beq.n	800c77c <prvInitialiseNewTask+0x58>
	__asm volatile
 800c766:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c76a:	f383 8811 	msr	BASEPRI, r3
 800c76e:	f3bf 8f6f 	isb	sy
 800c772:	f3bf 8f4f 	dsb	sy
 800c776:	617b      	str	r3, [r7, #20]
}
 800c778:	bf00      	nop
 800c77a:	e7fe      	b.n	800c77a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800c77c:	68bb      	ldr	r3, [r7, #8]
 800c77e:	2b00      	cmp	r3, #0
 800c780:	d01f      	beq.n	800c7c2 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c782:	2300      	movs	r3, #0
 800c784:	61fb      	str	r3, [r7, #28]
 800c786:	e012      	b.n	800c7ae <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800c788:	68ba      	ldr	r2, [r7, #8]
 800c78a:	69fb      	ldr	r3, [r7, #28]
 800c78c:	4413      	add	r3, r2
 800c78e:	7819      	ldrb	r1, [r3, #0]
 800c790:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c792:	69fb      	ldr	r3, [r7, #28]
 800c794:	4413      	add	r3, r2
 800c796:	3334      	adds	r3, #52	; 0x34
 800c798:	460a      	mov	r2, r1
 800c79a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800c79c:	68ba      	ldr	r2, [r7, #8]
 800c79e:	69fb      	ldr	r3, [r7, #28]
 800c7a0:	4413      	add	r3, r2
 800c7a2:	781b      	ldrb	r3, [r3, #0]
 800c7a4:	2b00      	cmp	r3, #0
 800c7a6:	d006      	beq.n	800c7b6 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c7a8:	69fb      	ldr	r3, [r7, #28]
 800c7aa:	3301      	adds	r3, #1
 800c7ac:	61fb      	str	r3, [r7, #28]
 800c7ae:	69fb      	ldr	r3, [r7, #28]
 800c7b0:	2b0f      	cmp	r3, #15
 800c7b2:	d9e9      	bls.n	800c788 <prvInitialiseNewTask+0x64>
 800c7b4:	e000      	b.n	800c7b8 <prvInitialiseNewTask+0x94>
			{
				break;
 800c7b6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800c7b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7ba:	2200      	movs	r2, #0
 800c7bc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800c7c0:	e003      	b.n	800c7ca <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800c7c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7c4:	2200      	movs	r2, #0
 800c7c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800c7ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c7cc:	2b37      	cmp	r3, #55	; 0x37
 800c7ce:	d901      	bls.n	800c7d4 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800c7d0:	2337      	movs	r3, #55	; 0x37
 800c7d2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800c7d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7d6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c7d8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800c7da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7dc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c7de:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800c7e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7e2:	2200      	movs	r2, #0
 800c7e4:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800c7e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7e8:	3304      	adds	r3, #4
 800c7ea:	4618      	mov	r0, r3
 800c7ec:	f7ff f93e 	bl	800ba6c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800c7f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7f2:	3318      	adds	r3, #24
 800c7f4:	4618      	mov	r0, r3
 800c7f6:	f7ff f939 	bl	800ba6c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800c7fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c7fe:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c800:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c802:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c806:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c808:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800c80a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c80c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c80e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 800c810:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c812:	2200      	movs	r2, #0
 800c814:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800c816:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c818:	2200      	movs	r2, #0
 800c81a:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c81e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c820:	2200      	movs	r2, #0
 800c822:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800c826:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c828:	3358      	adds	r3, #88	; 0x58
 800c82a:	2260      	movs	r2, #96	; 0x60
 800c82c:	2100      	movs	r1, #0
 800c82e:	4618      	mov	r0, r3
 800c830:	f002 fae0 	bl	800edf4 <memset>
 800c834:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c836:	4a0d      	ldr	r2, [pc, #52]	; (800c86c <prvInitialiseNewTask+0x148>)
 800c838:	65da      	str	r2, [r3, #92]	; 0x5c
 800c83a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c83c:	4a0c      	ldr	r2, [pc, #48]	; (800c870 <prvInitialiseNewTask+0x14c>)
 800c83e:	661a      	str	r2, [r3, #96]	; 0x60
 800c840:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c842:	4a0c      	ldr	r2, [pc, #48]	; (800c874 <prvInitialiseNewTask+0x150>)
 800c844:	665a      	str	r2, [r3, #100]	; 0x64
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800c846:	683a      	ldr	r2, [r7, #0]
 800c848:	68f9      	ldr	r1, [r7, #12]
 800c84a:	69b8      	ldr	r0, [r7, #24]
 800c84c:	f001 f962 	bl	800db14 <pxPortInitialiseStack>
 800c850:	4602      	mov	r2, r0
 800c852:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c854:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800c856:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c858:	2b00      	cmp	r3, #0
 800c85a:	d002      	beq.n	800c862 <prvInitialiseNewTask+0x13e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800c85c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c85e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c860:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c862:	bf00      	nop
 800c864:	3720      	adds	r7, #32
 800c866:	46bd      	mov	sp, r7
 800c868:	bd80      	pop	{r7, pc}
 800c86a:	bf00      	nop
 800c86c:	08011d3c 	.word	0x08011d3c
 800c870:	08011d5c 	.word	0x08011d5c
 800c874:	08011d1c 	.word	0x08011d1c

0800c878 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800c878:	b580      	push	{r7, lr}
 800c87a:	b082      	sub	sp, #8
 800c87c:	af00      	add	r7, sp, #0
 800c87e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800c880:	f001 fa78 	bl	800dd74 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800c884:	4b2d      	ldr	r3, [pc, #180]	; (800c93c <prvAddNewTaskToReadyList+0xc4>)
 800c886:	681b      	ldr	r3, [r3, #0]
 800c888:	3301      	adds	r3, #1
 800c88a:	4a2c      	ldr	r2, [pc, #176]	; (800c93c <prvAddNewTaskToReadyList+0xc4>)
 800c88c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800c88e:	4b2c      	ldr	r3, [pc, #176]	; (800c940 <prvAddNewTaskToReadyList+0xc8>)
 800c890:	681b      	ldr	r3, [r3, #0]
 800c892:	2b00      	cmp	r3, #0
 800c894:	d109      	bne.n	800c8aa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800c896:	4a2a      	ldr	r2, [pc, #168]	; (800c940 <prvAddNewTaskToReadyList+0xc8>)
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800c89c:	4b27      	ldr	r3, [pc, #156]	; (800c93c <prvAddNewTaskToReadyList+0xc4>)
 800c89e:	681b      	ldr	r3, [r3, #0]
 800c8a0:	2b01      	cmp	r3, #1
 800c8a2:	d110      	bne.n	800c8c6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800c8a4:	f000 fc46 	bl	800d134 <prvInitialiseTaskLists>
 800c8a8:	e00d      	b.n	800c8c6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800c8aa:	4b26      	ldr	r3, [pc, #152]	; (800c944 <prvAddNewTaskToReadyList+0xcc>)
 800c8ac:	681b      	ldr	r3, [r3, #0]
 800c8ae:	2b00      	cmp	r3, #0
 800c8b0:	d109      	bne.n	800c8c6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800c8b2:	4b23      	ldr	r3, [pc, #140]	; (800c940 <prvAddNewTaskToReadyList+0xc8>)
 800c8b4:	681b      	ldr	r3, [r3, #0]
 800c8b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c8bc:	429a      	cmp	r2, r3
 800c8be:	d802      	bhi.n	800c8c6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800c8c0:	4a1f      	ldr	r2, [pc, #124]	; (800c940 <prvAddNewTaskToReadyList+0xc8>)
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800c8c6:	4b20      	ldr	r3, [pc, #128]	; (800c948 <prvAddNewTaskToReadyList+0xd0>)
 800c8c8:	681b      	ldr	r3, [r3, #0]
 800c8ca:	3301      	adds	r3, #1
 800c8cc:	4a1e      	ldr	r2, [pc, #120]	; (800c948 <prvAddNewTaskToReadyList+0xd0>)
 800c8ce:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800c8d0:	4b1d      	ldr	r3, [pc, #116]	; (800c948 <prvAddNewTaskToReadyList+0xd0>)
 800c8d2:	681a      	ldr	r2, [r3, #0]
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c8dc:	4b1b      	ldr	r3, [pc, #108]	; (800c94c <prvAddNewTaskToReadyList+0xd4>)
 800c8de:	681b      	ldr	r3, [r3, #0]
 800c8e0:	429a      	cmp	r2, r3
 800c8e2:	d903      	bls.n	800c8ec <prvAddNewTaskToReadyList+0x74>
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c8e8:	4a18      	ldr	r2, [pc, #96]	; (800c94c <prvAddNewTaskToReadyList+0xd4>)
 800c8ea:	6013      	str	r3, [r2, #0]
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c8f0:	4613      	mov	r3, r2
 800c8f2:	009b      	lsls	r3, r3, #2
 800c8f4:	4413      	add	r3, r2
 800c8f6:	009b      	lsls	r3, r3, #2
 800c8f8:	4a15      	ldr	r2, [pc, #84]	; (800c950 <prvAddNewTaskToReadyList+0xd8>)
 800c8fa:	441a      	add	r2, r3
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	3304      	adds	r3, #4
 800c900:	4619      	mov	r1, r3
 800c902:	4610      	mov	r0, r2
 800c904:	f7ff f8bf 	bl	800ba86 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800c908:	f001 fa64 	bl	800ddd4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800c90c:	4b0d      	ldr	r3, [pc, #52]	; (800c944 <prvAddNewTaskToReadyList+0xcc>)
 800c90e:	681b      	ldr	r3, [r3, #0]
 800c910:	2b00      	cmp	r3, #0
 800c912:	d00e      	beq.n	800c932 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800c914:	4b0a      	ldr	r3, [pc, #40]	; (800c940 <prvAddNewTaskToReadyList+0xc8>)
 800c916:	681b      	ldr	r3, [r3, #0]
 800c918:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c91e:	429a      	cmp	r2, r3
 800c920:	d207      	bcs.n	800c932 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800c922:	4b0c      	ldr	r3, [pc, #48]	; (800c954 <prvAddNewTaskToReadyList+0xdc>)
 800c924:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c928:	601a      	str	r2, [r3, #0]
 800c92a:	f3bf 8f4f 	dsb	sy
 800c92e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c932:	bf00      	nop
 800c934:	3708      	adds	r7, #8
 800c936:	46bd      	mov	sp, r7
 800c938:	bd80      	pop	{r7, pc}
 800c93a:	bf00      	nop
 800c93c:	200010bc 	.word	0x200010bc
 800c940:	20000be8 	.word	0x20000be8
 800c944:	200010c8 	.word	0x200010c8
 800c948:	200010d8 	.word	0x200010d8
 800c94c:	200010c4 	.word	0x200010c4
 800c950:	20000bec 	.word	0x20000bec
 800c954:	e000ed04 	.word	0xe000ed04

0800c958 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800c958:	b580      	push	{r7, lr}
 800c95a:	b084      	sub	sp, #16
 800c95c:	af00      	add	r7, sp, #0
 800c95e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800c960:	2300      	movs	r3, #0
 800c962:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	2b00      	cmp	r3, #0
 800c968:	d017      	beq.n	800c99a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800c96a:	4b13      	ldr	r3, [pc, #76]	; (800c9b8 <vTaskDelay+0x60>)
 800c96c:	681b      	ldr	r3, [r3, #0]
 800c96e:	2b00      	cmp	r3, #0
 800c970:	d00a      	beq.n	800c988 <vTaskDelay+0x30>
	__asm volatile
 800c972:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c976:	f383 8811 	msr	BASEPRI, r3
 800c97a:	f3bf 8f6f 	isb	sy
 800c97e:	f3bf 8f4f 	dsb	sy
 800c982:	60bb      	str	r3, [r7, #8]
}
 800c984:	bf00      	nop
 800c986:	e7fe      	b.n	800c986 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800c988:	f000 f88c 	bl	800caa4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800c98c:	2100      	movs	r1, #0
 800c98e:	6878      	ldr	r0, [r7, #4]
 800c990:	f000 fd1e 	bl	800d3d0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800c994:	f000 f894 	bl	800cac0 <xTaskResumeAll>
 800c998:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c99a:	68fb      	ldr	r3, [r7, #12]
 800c99c:	2b00      	cmp	r3, #0
 800c99e:	d107      	bne.n	800c9b0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800c9a0:	4b06      	ldr	r3, [pc, #24]	; (800c9bc <vTaskDelay+0x64>)
 800c9a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c9a6:	601a      	str	r2, [r3, #0]
 800c9a8:	f3bf 8f4f 	dsb	sy
 800c9ac:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c9b0:	bf00      	nop
 800c9b2:	3710      	adds	r7, #16
 800c9b4:	46bd      	mov	sp, r7
 800c9b6:	bd80      	pop	{r7, pc}
 800c9b8:	200010e4 	.word	0x200010e4
 800c9bc:	e000ed04 	.word	0xe000ed04

0800c9c0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800c9c0:	b580      	push	{r7, lr}
 800c9c2:	b08a      	sub	sp, #40	; 0x28
 800c9c4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800c9c6:	2300      	movs	r3, #0
 800c9c8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800c9ca:	2300      	movs	r3, #0
 800c9cc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800c9ce:	463a      	mov	r2, r7
 800c9d0:	1d39      	adds	r1, r7, #4
 800c9d2:	f107 0308 	add.w	r3, r7, #8
 800c9d6:	4618      	mov	r0, r3
 800c9d8:	f7fe fff4 	bl	800b9c4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800c9dc:	6839      	ldr	r1, [r7, #0]
 800c9de:	687b      	ldr	r3, [r7, #4]
 800c9e0:	68ba      	ldr	r2, [r7, #8]
 800c9e2:	9202      	str	r2, [sp, #8]
 800c9e4:	9301      	str	r3, [sp, #4]
 800c9e6:	2300      	movs	r3, #0
 800c9e8:	9300      	str	r3, [sp, #0]
 800c9ea:	2300      	movs	r3, #0
 800c9ec:	460a      	mov	r2, r1
 800c9ee:	4925      	ldr	r1, [pc, #148]	; (800ca84 <vTaskStartScheduler+0xc4>)
 800c9f0:	4825      	ldr	r0, [pc, #148]	; (800ca88 <vTaskStartScheduler+0xc8>)
 800c9f2:	f7ff fdf5 	bl	800c5e0 <xTaskCreateStatic>
 800c9f6:	4603      	mov	r3, r0
 800c9f8:	4a24      	ldr	r2, [pc, #144]	; (800ca8c <vTaskStartScheduler+0xcc>)
 800c9fa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800c9fc:	4b23      	ldr	r3, [pc, #140]	; (800ca8c <vTaskStartScheduler+0xcc>)
 800c9fe:	681b      	ldr	r3, [r3, #0]
 800ca00:	2b00      	cmp	r3, #0
 800ca02:	d002      	beq.n	800ca0a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800ca04:	2301      	movs	r3, #1
 800ca06:	617b      	str	r3, [r7, #20]
 800ca08:	e001      	b.n	800ca0e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800ca0a:	2300      	movs	r3, #0
 800ca0c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800ca0e:	697b      	ldr	r3, [r7, #20]
 800ca10:	2b01      	cmp	r3, #1
 800ca12:	d102      	bne.n	800ca1a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800ca14:	f000 fd30 	bl	800d478 <xTimerCreateTimerTask>
 800ca18:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800ca1a:	697b      	ldr	r3, [r7, #20]
 800ca1c:	2b01      	cmp	r3, #1
 800ca1e:	d11d      	bne.n	800ca5c <vTaskStartScheduler+0x9c>
	__asm volatile
 800ca20:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca24:	f383 8811 	msr	BASEPRI, r3
 800ca28:	f3bf 8f6f 	isb	sy
 800ca2c:	f3bf 8f4f 	dsb	sy
 800ca30:	613b      	str	r3, [r7, #16]
}
 800ca32:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800ca34:	4b16      	ldr	r3, [pc, #88]	; (800ca90 <vTaskStartScheduler+0xd0>)
 800ca36:	681b      	ldr	r3, [r3, #0]
 800ca38:	3358      	adds	r3, #88	; 0x58
 800ca3a:	4a16      	ldr	r2, [pc, #88]	; (800ca94 <vTaskStartScheduler+0xd4>)
 800ca3c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800ca3e:	4b16      	ldr	r3, [pc, #88]	; (800ca98 <vTaskStartScheduler+0xd8>)
 800ca40:	f04f 32ff 	mov.w	r2, #4294967295
 800ca44:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800ca46:	4b15      	ldr	r3, [pc, #84]	; (800ca9c <vTaskStartScheduler+0xdc>)
 800ca48:	2201      	movs	r2, #1
 800ca4a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800ca4c:	4b14      	ldr	r3, [pc, #80]	; (800caa0 <vTaskStartScheduler+0xe0>)
 800ca4e:	2200      	movs	r2, #0
 800ca50:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 800ca52:	f7f3 fddb 	bl	800060c <configureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800ca56:	f001 f8eb 	bl	800dc30 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800ca5a:	e00e      	b.n	800ca7a <vTaskStartScheduler+0xba>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800ca5c:	697b      	ldr	r3, [r7, #20]
 800ca5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca62:	d10a      	bne.n	800ca7a <vTaskStartScheduler+0xba>
	__asm volatile
 800ca64:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca68:	f383 8811 	msr	BASEPRI, r3
 800ca6c:	f3bf 8f6f 	isb	sy
 800ca70:	f3bf 8f4f 	dsb	sy
 800ca74:	60fb      	str	r3, [r7, #12]
}
 800ca76:	bf00      	nop
 800ca78:	e7fe      	b.n	800ca78 <vTaskStartScheduler+0xb8>
}
 800ca7a:	bf00      	nop
 800ca7c:	3718      	adds	r7, #24
 800ca7e:	46bd      	mov	sp, r7
 800ca80:	bd80      	pop	{r7, pc}
 800ca82:	bf00      	nop
 800ca84:	0800fa9c 	.word	0x0800fa9c
 800ca88:	0800d101 	.word	0x0800d101
 800ca8c:	200010e0 	.word	0x200010e0
 800ca90:	20000be8 	.word	0x20000be8
 800ca94:	20000164 	.word	0x20000164
 800ca98:	200010dc 	.word	0x200010dc
 800ca9c:	200010c8 	.word	0x200010c8
 800caa0:	200010c0 	.word	0x200010c0

0800caa4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800caa4:	b480      	push	{r7}
 800caa6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800caa8:	4b04      	ldr	r3, [pc, #16]	; (800cabc <vTaskSuspendAll+0x18>)
 800caaa:	681b      	ldr	r3, [r3, #0]
 800caac:	3301      	adds	r3, #1
 800caae:	4a03      	ldr	r2, [pc, #12]	; (800cabc <vTaskSuspendAll+0x18>)
 800cab0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800cab2:	bf00      	nop
 800cab4:	46bd      	mov	sp, r7
 800cab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caba:	4770      	bx	lr
 800cabc:	200010e4 	.word	0x200010e4

0800cac0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800cac0:	b580      	push	{r7, lr}
 800cac2:	b084      	sub	sp, #16
 800cac4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800cac6:	2300      	movs	r3, #0
 800cac8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800caca:	2300      	movs	r3, #0
 800cacc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800cace:	4b42      	ldr	r3, [pc, #264]	; (800cbd8 <xTaskResumeAll+0x118>)
 800cad0:	681b      	ldr	r3, [r3, #0]
 800cad2:	2b00      	cmp	r3, #0
 800cad4:	d10a      	bne.n	800caec <xTaskResumeAll+0x2c>
	__asm volatile
 800cad6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cada:	f383 8811 	msr	BASEPRI, r3
 800cade:	f3bf 8f6f 	isb	sy
 800cae2:	f3bf 8f4f 	dsb	sy
 800cae6:	603b      	str	r3, [r7, #0]
}
 800cae8:	bf00      	nop
 800caea:	e7fe      	b.n	800caea <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800caec:	f001 f942 	bl	800dd74 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800caf0:	4b39      	ldr	r3, [pc, #228]	; (800cbd8 <xTaskResumeAll+0x118>)
 800caf2:	681b      	ldr	r3, [r3, #0]
 800caf4:	3b01      	subs	r3, #1
 800caf6:	4a38      	ldr	r2, [pc, #224]	; (800cbd8 <xTaskResumeAll+0x118>)
 800caf8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cafa:	4b37      	ldr	r3, [pc, #220]	; (800cbd8 <xTaskResumeAll+0x118>)
 800cafc:	681b      	ldr	r3, [r3, #0]
 800cafe:	2b00      	cmp	r3, #0
 800cb00:	d162      	bne.n	800cbc8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800cb02:	4b36      	ldr	r3, [pc, #216]	; (800cbdc <xTaskResumeAll+0x11c>)
 800cb04:	681b      	ldr	r3, [r3, #0]
 800cb06:	2b00      	cmp	r3, #0
 800cb08:	d05e      	beq.n	800cbc8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800cb0a:	e02f      	b.n	800cb6c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cb0c:	4b34      	ldr	r3, [pc, #208]	; (800cbe0 <xTaskResumeAll+0x120>)
 800cb0e:	68db      	ldr	r3, [r3, #12]
 800cb10:	68db      	ldr	r3, [r3, #12]
 800cb12:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800cb14:	68fb      	ldr	r3, [r7, #12]
 800cb16:	3318      	adds	r3, #24
 800cb18:	4618      	mov	r0, r3
 800cb1a:	f7ff f811 	bl	800bb40 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cb1e:	68fb      	ldr	r3, [r7, #12]
 800cb20:	3304      	adds	r3, #4
 800cb22:	4618      	mov	r0, r3
 800cb24:	f7ff f80c 	bl	800bb40 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800cb28:	68fb      	ldr	r3, [r7, #12]
 800cb2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cb2c:	4b2d      	ldr	r3, [pc, #180]	; (800cbe4 <xTaskResumeAll+0x124>)
 800cb2e:	681b      	ldr	r3, [r3, #0]
 800cb30:	429a      	cmp	r2, r3
 800cb32:	d903      	bls.n	800cb3c <xTaskResumeAll+0x7c>
 800cb34:	68fb      	ldr	r3, [r7, #12]
 800cb36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cb38:	4a2a      	ldr	r2, [pc, #168]	; (800cbe4 <xTaskResumeAll+0x124>)
 800cb3a:	6013      	str	r3, [r2, #0]
 800cb3c:	68fb      	ldr	r3, [r7, #12]
 800cb3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cb40:	4613      	mov	r3, r2
 800cb42:	009b      	lsls	r3, r3, #2
 800cb44:	4413      	add	r3, r2
 800cb46:	009b      	lsls	r3, r3, #2
 800cb48:	4a27      	ldr	r2, [pc, #156]	; (800cbe8 <xTaskResumeAll+0x128>)
 800cb4a:	441a      	add	r2, r3
 800cb4c:	68fb      	ldr	r3, [r7, #12]
 800cb4e:	3304      	adds	r3, #4
 800cb50:	4619      	mov	r1, r3
 800cb52:	4610      	mov	r0, r2
 800cb54:	f7fe ff97 	bl	800ba86 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800cb58:	68fb      	ldr	r3, [r7, #12]
 800cb5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cb5c:	4b23      	ldr	r3, [pc, #140]	; (800cbec <xTaskResumeAll+0x12c>)
 800cb5e:	681b      	ldr	r3, [r3, #0]
 800cb60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cb62:	429a      	cmp	r2, r3
 800cb64:	d302      	bcc.n	800cb6c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800cb66:	4b22      	ldr	r3, [pc, #136]	; (800cbf0 <xTaskResumeAll+0x130>)
 800cb68:	2201      	movs	r2, #1
 800cb6a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800cb6c:	4b1c      	ldr	r3, [pc, #112]	; (800cbe0 <xTaskResumeAll+0x120>)
 800cb6e:	681b      	ldr	r3, [r3, #0]
 800cb70:	2b00      	cmp	r3, #0
 800cb72:	d1cb      	bne.n	800cb0c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800cb74:	68fb      	ldr	r3, [r7, #12]
 800cb76:	2b00      	cmp	r3, #0
 800cb78:	d001      	beq.n	800cb7e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800cb7a:	f000 fb7d 	bl	800d278 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800cb7e:	4b1d      	ldr	r3, [pc, #116]	; (800cbf4 <xTaskResumeAll+0x134>)
 800cb80:	681b      	ldr	r3, [r3, #0]
 800cb82:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	2b00      	cmp	r3, #0
 800cb88:	d010      	beq.n	800cbac <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800cb8a:	f000 f847 	bl	800cc1c <xTaskIncrementTick>
 800cb8e:	4603      	mov	r3, r0
 800cb90:	2b00      	cmp	r3, #0
 800cb92:	d002      	beq.n	800cb9a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800cb94:	4b16      	ldr	r3, [pc, #88]	; (800cbf0 <xTaskResumeAll+0x130>)
 800cb96:	2201      	movs	r2, #1
 800cb98:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	3b01      	subs	r3, #1
 800cb9e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	2b00      	cmp	r3, #0
 800cba4:	d1f1      	bne.n	800cb8a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800cba6:	4b13      	ldr	r3, [pc, #76]	; (800cbf4 <xTaskResumeAll+0x134>)
 800cba8:	2200      	movs	r2, #0
 800cbaa:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800cbac:	4b10      	ldr	r3, [pc, #64]	; (800cbf0 <xTaskResumeAll+0x130>)
 800cbae:	681b      	ldr	r3, [r3, #0]
 800cbb0:	2b00      	cmp	r3, #0
 800cbb2:	d009      	beq.n	800cbc8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800cbb4:	2301      	movs	r3, #1
 800cbb6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800cbb8:	4b0f      	ldr	r3, [pc, #60]	; (800cbf8 <xTaskResumeAll+0x138>)
 800cbba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cbbe:	601a      	str	r2, [r3, #0]
 800cbc0:	f3bf 8f4f 	dsb	sy
 800cbc4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800cbc8:	f001 f904 	bl	800ddd4 <vPortExitCritical>

	return xAlreadyYielded;
 800cbcc:	68bb      	ldr	r3, [r7, #8]
}
 800cbce:	4618      	mov	r0, r3
 800cbd0:	3710      	adds	r7, #16
 800cbd2:	46bd      	mov	sp, r7
 800cbd4:	bd80      	pop	{r7, pc}
 800cbd6:	bf00      	nop
 800cbd8:	200010e4 	.word	0x200010e4
 800cbdc:	200010bc 	.word	0x200010bc
 800cbe0:	2000107c 	.word	0x2000107c
 800cbe4:	200010c4 	.word	0x200010c4
 800cbe8:	20000bec 	.word	0x20000bec
 800cbec:	20000be8 	.word	0x20000be8
 800cbf0:	200010d0 	.word	0x200010d0
 800cbf4:	200010cc 	.word	0x200010cc
 800cbf8:	e000ed04 	.word	0xe000ed04

0800cbfc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800cbfc:	b480      	push	{r7}
 800cbfe:	b083      	sub	sp, #12
 800cc00:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800cc02:	4b05      	ldr	r3, [pc, #20]	; (800cc18 <xTaskGetTickCount+0x1c>)
 800cc04:	681b      	ldr	r3, [r3, #0]
 800cc06:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800cc08:	687b      	ldr	r3, [r7, #4]
}
 800cc0a:	4618      	mov	r0, r3
 800cc0c:	370c      	adds	r7, #12
 800cc0e:	46bd      	mov	sp, r7
 800cc10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc14:	4770      	bx	lr
 800cc16:	bf00      	nop
 800cc18:	200010c0 	.word	0x200010c0

0800cc1c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800cc1c:	b580      	push	{r7, lr}
 800cc1e:	b086      	sub	sp, #24
 800cc20:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800cc22:	2300      	movs	r3, #0
 800cc24:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cc26:	4b4f      	ldr	r3, [pc, #316]	; (800cd64 <xTaskIncrementTick+0x148>)
 800cc28:	681b      	ldr	r3, [r3, #0]
 800cc2a:	2b00      	cmp	r3, #0
 800cc2c:	f040 808f 	bne.w	800cd4e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800cc30:	4b4d      	ldr	r3, [pc, #308]	; (800cd68 <xTaskIncrementTick+0x14c>)
 800cc32:	681b      	ldr	r3, [r3, #0]
 800cc34:	3301      	adds	r3, #1
 800cc36:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800cc38:	4a4b      	ldr	r2, [pc, #300]	; (800cd68 <xTaskIncrementTick+0x14c>)
 800cc3a:	693b      	ldr	r3, [r7, #16]
 800cc3c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800cc3e:	693b      	ldr	r3, [r7, #16]
 800cc40:	2b00      	cmp	r3, #0
 800cc42:	d120      	bne.n	800cc86 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800cc44:	4b49      	ldr	r3, [pc, #292]	; (800cd6c <xTaskIncrementTick+0x150>)
 800cc46:	681b      	ldr	r3, [r3, #0]
 800cc48:	681b      	ldr	r3, [r3, #0]
 800cc4a:	2b00      	cmp	r3, #0
 800cc4c:	d00a      	beq.n	800cc64 <xTaskIncrementTick+0x48>
	__asm volatile
 800cc4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc52:	f383 8811 	msr	BASEPRI, r3
 800cc56:	f3bf 8f6f 	isb	sy
 800cc5a:	f3bf 8f4f 	dsb	sy
 800cc5e:	603b      	str	r3, [r7, #0]
}
 800cc60:	bf00      	nop
 800cc62:	e7fe      	b.n	800cc62 <xTaskIncrementTick+0x46>
 800cc64:	4b41      	ldr	r3, [pc, #260]	; (800cd6c <xTaskIncrementTick+0x150>)
 800cc66:	681b      	ldr	r3, [r3, #0]
 800cc68:	60fb      	str	r3, [r7, #12]
 800cc6a:	4b41      	ldr	r3, [pc, #260]	; (800cd70 <xTaskIncrementTick+0x154>)
 800cc6c:	681b      	ldr	r3, [r3, #0]
 800cc6e:	4a3f      	ldr	r2, [pc, #252]	; (800cd6c <xTaskIncrementTick+0x150>)
 800cc70:	6013      	str	r3, [r2, #0]
 800cc72:	4a3f      	ldr	r2, [pc, #252]	; (800cd70 <xTaskIncrementTick+0x154>)
 800cc74:	68fb      	ldr	r3, [r7, #12]
 800cc76:	6013      	str	r3, [r2, #0]
 800cc78:	4b3e      	ldr	r3, [pc, #248]	; (800cd74 <xTaskIncrementTick+0x158>)
 800cc7a:	681b      	ldr	r3, [r3, #0]
 800cc7c:	3301      	adds	r3, #1
 800cc7e:	4a3d      	ldr	r2, [pc, #244]	; (800cd74 <xTaskIncrementTick+0x158>)
 800cc80:	6013      	str	r3, [r2, #0]
 800cc82:	f000 faf9 	bl	800d278 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800cc86:	4b3c      	ldr	r3, [pc, #240]	; (800cd78 <xTaskIncrementTick+0x15c>)
 800cc88:	681b      	ldr	r3, [r3, #0]
 800cc8a:	693a      	ldr	r2, [r7, #16]
 800cc8c:	429a      	cmp	r2, r3
 800cc8e:	d349      	bcc.n	800cd24 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cc90:	4b36      	ldr	r3, [pc, #216]	; (800cd6c <xTaskIncrementTick+0x150>)
 800cc92:	681b      	ldr	r3, [r3, #0]
 800cc94:	681b      	ldr	r3, [r3, #0]
 800cc96:	2b00      	cmp	r3, #0
 800cc98:	d104      	bne.n	800cca4 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cc9a:	4b37      	ldr	r3, [pc, #220]	; (800cd78 <xTaskIncrementTick+0x15c>)
 800cc9c:	f04f 32ff 	mov.w	r2, #4294967295
 800cca0:	601a      	str	r2, [r3, #0]
					break;
 800cca2:	e03f      	b.n	800cd24 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cca4:	4b31      	ldr	r3, [pc, #196]	; (800cd6c <xTaskIncrementTick+0x150>)
 800cca6:	681b      	ldr	r3, [r3, #0]
 800cca8:	68db      	ldr	r3, [r3, #12]
 800ccaa:	68db      	ldr	r3, [r3, #12]
 800ccac:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800ccae:	68bb      	ldr	r3, [r7, #8]
 800ccb0:	685b      	ldr	r3, [r3, #4]
 800ccb2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800ccb4:	693a      	ldr	r2, [r7, #16]
 800ccb6:	687b      	ldr	r3, [r7, #4]
 800ccb8:	429a      	cmp	r2, r3
 800ccba:	d203      	bcs.n	800ccc4 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800ccbc:	4a2e      	ldr	r2, [pc, #184]	; (800cd78 <xTaskIncrementTick+0x15c>)
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800ccc2:	e02f      	b.n	800cd24 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ccc4:	68bb      	ldr	r3, [r7, #8]
 800ccc6:	3304      	adds	r3, #4
 800ccc8:	4618      	mov	r0, r3
 800ccca:	f7fe ff39 	bl	800bb40 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ccce:	68bb      	ldr	r3, [r7, #8]
 800ccd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ccd2:	2b00      	cmp	r3, #0
 800ccd4:	d004      	beq.n	800cce0 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ccd6:	68bb      	ldr	r3, [r7, #8]
 800ccd8:	3318      	adds	r3, #24
 800ccda:	4618      	mov	r0, r3
 800ccdc:	f7fe ff30 	bl	800bb40 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800cce0:	68bb      	ldr	r3, [r7, #8]
 800cce2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cce4:	4b25      	ldr	r3, [pc, #148]	; (800cd7c <xTaskIncrementTick+0x160>)
 800cce6:	681b      	ldr	r3, [r3, #0]
 800cce8:	429a      	cmp	r2, r3
 800ccea:	d903      	bls.n	800ccf4 <xTaskIncrementTick+0xd8>
 800ccec:	68bb      	ldr	r3, [r7, #8]
 800ccee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ccf0:	4a22      	ldr	r2, [pc, #136]	; (800cd7c <xTaskIncrementTick+0x160>)
 800ccf2:	6013      	str	r3, [r2, #0]
 800ccf4:	68bb      	ldr	r3, [r7, #8]
 800ccf6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ccf8:	4613      	mov	r3, r2
 800ccfa:	009b      	lsls	r3, r3, #2
 800ccfc:	4413      	add	r3, r2
 800ccfe:	009b      	lsls	r3, r3, #2
 800cd00:	4a1f      	ldr	r2, [pc, #124]	; (800cd80 <xTaskIncrementTick+0x164>)
 800cd02:	441a      	add	r2, r3
 800cd04:	68bb      	ldr	r3, [r7, #8]
 800cd06:	3304      	adds	r3, #4
 800cd08:	4619      	mov	r1, r3
 800cd0a:	4610      	mov	r0, r2
 800cd0c:	f7fe febb 	bl	800ba86 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800cd10:	68bb      	ldr	r3, [r7, #8]
 800cd12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cd14:	4b1b      	ldr	r3, [pc, #108]	; (800cd84 <xTaskIncrementTick+0x168>)
 800cd16:	681b      	ldr	r3, [r3, #0]
 800cd18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd1a:	429a      	cmp	r2, r3
 800cd1c:	d3b8      	bcc.n	800cc90 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800cd1e:	2301      	movs	r3, #1
 800cd20:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cd22:	e7b5      	b.n	800cc90 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800cd24:	4b17      	ldr	r3, [pc, #92]	; (800cd84 <xTaskIncrementTick+0x168>)
 800cd26:	681b      	ldr	r3, [r3, #0]
 800cd28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cd2a:	4915      	ldr	r1, [pc, #84]	; (800cd80 <xTaskIncrementTick+0x164>)
 800cd2c:	4613      	mov	r3, r2
 800cd2e:	009b      	lsls	r3, r3, #2
 800cd30:	4413      	add	r3, r2
 800cd32:	009b      	lsls	r3, r3, #2
 800cd34:	440b      	add	r3, r1
 800cd36:	681b      	ldr	r3, [r3, #0]
 800cd38:	2b01      	cmp	r3, #1
 800cd3a:	d901      	bls.n	800cd40 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800cd3c:	2301      	movs	r3, #1
 800cd3e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800cd40:	4b11      	ldr	r3, [pc, #68]	; (800cd88 <xTaskIncrementTick+0x16c>)
 800cd42:	681b      	ldr	r3, [r3, #0]
 800cd44:	2b00      	cmp	r3, #0
 800cd46:	d007      	beq.n	800cd58 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800cd48:	2301      	movs	r3, #1
 800cd4a:	617b      	str	r3, [r7, #20]
 800cd4c:	e004      	b.n	800cd58 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800cd4e:	4b0f      	ldr	r3, [pc, #60]	; (800cd8c <xTaskIncrementTick+0x170>)
 800cd50:	681b      	ldr	r3, [r3, #0]
 800cd52:	3301      	adds	r3, #1
 800cd54:	4a0d      	ldr	r2, [pc, #52]	; (800cd8c <xTaskIncrementTick+0x170>)
 800cd56:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800cd58:	697b      	ldr	r3, [r7, #20]
}
 800cd5a:	4618      	mov	r0, r3
 800cd5c:	3718      	adds	r7, #24
 800cd5e:	46bd      	mov	sp, r7
 800cd60:	bd80      	pop	{r7, pc}
 800cd62:	bf00      	nop
 800cd64:	200010e4 	.word	0x200010e4
 800cd68:	200010c0 	.word	0x200010c0
 800cd6c:	20001074 	.word	0x20001074
 800cd70:	20001078 	.word	0x20001078
 800cd74:	200010d4 	.word	0x200010d4
 800cd78:	200010dc 	.word	0x200010dc
 800cd7c:	200010c4 	.word	0x200010c4
 800cd80:	20000bec 	.word	0x20000bec
 800cd84:	20000be8 	.word	0x20000be8
 800cd88:	200010d0 	.word	0x200010d0
 800cd8c:	200010cc 	.word	0x200010cc

0800cd90 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800cd90:	b580      	push	{r7, lr}
 800cd92:	b084      	sub	sp, #16
 800cd94:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800cd96:	4b36      	ldr	r3, [pc, #216]	; (800ce70 <vTaskSwitchContext+0xe0>)
 800cd98:	681b      	ldr	r3, [r3, #0]
 800cd9a:	2b00      	cmp	r3, #0
 800cd9c:	d003      	beq.n	800cda6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800cd9e:	4b35      	ldr	r3, [pc, #212]	; (800ce74 <vTaskSwitchContext+0xe4>)
 800cda0:	2201      	movs	r2, #1
 800cda2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800cda4:	e05f      	b.n	800ce66 <vTaskSwitchContext+0xd6>
		xYieldPending = pdFALSE;
 800cda6:	4b33      	ldr	r3, [pc, #204]	; (800ce74 <vTaskSwitchContext+0xe4>)
 800cda8:	2200      	movs	r2, #0
 800cdaa:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 800cdac:	f7f3 fc36 	bl	800061c <getRunTimeCounterValue>
 800cdb0:	4603      	mov	r3, r0
 800cdb2:	4a31      	ldr	r2, [pc, #196]	; (800ce78 <vTaskSwitchContext+0xe8>)
 800cdb4:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 800cdb6:	4b30      	ldr	r3, [pc, #192]	; (800ce78 <vTaskSwitchContext+0xe8>)
 800cdb8:	681a      	ldr	r2, [r3, #0]
 800cdba:	4b30      	ldr	r3, [pc, #192]	; (800ce7c <vTaskSwitchContext+0xec>)
 800cdbc:	681b      	ldr	r3, [r3, #0]
 800cdbe:	429a      	cmp	r2, r3
 800cdc0:	d909      	bls.n	800cdd6 <vTaskSwitchContext+0x46>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 800cdc2:	4b2f      	ldr	r3, [pc, #188]	; (800ce80 <vTaskSwitchContext+0xf0>)
 800cdc4:	681b      	ldr	r3, [r3, #0]
 800cdc6:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800cdc8:	4a2b      	ldr	r2, [pc, #172]	; (800ce78 <vTaskSwitchContext+0xe8>)
 800cdca:	6810      	ldr	r0, [r2, #0]
 800cdcc:	4a2b      	ldr	r2, [pc, #172]	; (800ce7c <vTaskSwitchContext+0xec>)
 800cdce:	6812      	ldr	r2, [r2, #0]
 800cdd0:	1a82      	subs	r2, r0, r2
 800cdd2:	440a      	add	r2, r1
 800cdd4:	655a      	str	r2, [r3, #84]	; 0x54
			ulTaskSwitchedInTime = ulTotalRunTime;
 800cdd6:	4b28      	ldr	r3, [pc, #160]	; (800ce78 <vTaskSwitchContext+0xe8>)
 800cdd8:	681b      	ldr	r3, [r3, #0]
 800cdda:	4a28      	ldr	r2, [pc, #160]	; (800ce7c <vTaskSwitchContext+0xec>)
 800cddc:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cdde:	4b29      	ldr	r3, [pc, #164]	; (800ce84 <vTaskSwitchContext+0xf4>)
 800cde0:	681b      	ldr	r3, [r3, #0]
 800cde2:	60fb      	str	r3, [r7, #12]
 800cde4:	e010      	b.n	800ce08 <vTaskSwitchContext+0x78>
 800cde6:	68fb      	ldr	r3, [r7, #12]
 800cde8:	2b00      	cmp	r3, #0
 800cdea:	d10a      	bne.n	800ce02 <vTaskSwitchContext+0x72>
	__asm volatile
 800cdec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdf0:	f383 8811 	msr	BASEPRI, r3
 800cdf4:	f3bf 8f6f 	isb	sy
 800cdf8:	f3bf 8f4f 	dsb	sy
 800cdfc:	607b      	str	r3, [r7, #4]
}
 800cdfe:	bf00      	nop
 800ce00:	e7fe      	b.n	800ce00 <vTaskSwitchContext+0x70>
 800ce02:	68fb      	ldr	r3, [r7, #12]
 800ce04:	3b01      	subs	r3, #1
 800ce06:	60fb      	str	r3, [r7, #12]
 800ce08:	491f      	ldr	r1, [pc, #124]	; (800ce88 <vTaskSwitchContext+0xf8>)
 800ce0a:	68fa      	ldr	r2, [r7, #12]
 800ce0c:	4613      	mov	r3, r2
 800ce0e:	009b      	lsls	r3, r3, #2
 800ce10:	4413      	add	r3, r2
 800ce12:	009b      	lsls	r3, r3, #2
 800ce14:	440b      	add	r3, r1
 800ce16:	681b      	ldr	r3, [r3, #0]
 800ce18:	2b00      	cmp	r3, #0
 800ce1a:	d0e4      	beq.n	800cde6 <vTaskSwitchContext+0x56>
 800ce1c:	68fa      	ldr	r2, [r7, #12]
 800ce1e:	4613      	mov	r3, r2
 800ce20:	009b      	lsls	r3, r3, #2
 800ce22:	4413      	add	r3, r2
 800ce24:	009b      	lsls	r3, r3, #2
 800ce26:	4a18      	ldr	r2, [pc, #96]	; (800ce88 <vTaskSwitchContext+0xf8>)
 800ce28:	4413      	add	r3, r2
 800ce2a:	60bb      	str	r3, [r7, #8]
 800ce2c:	68bb      	ldr	r3, [r7, #8]
 800ce2e:	685b      	ldr	r3, [r3, #4]
 800ce30:	685a      	ldr	r2, [r3, #4]
 800ce32:	68bb      	ldr	r3, [r7, #8]
 800ce34:	605a      	str	r2, [r3, #4]
 800ce36:	68bb      	ldr	r3, [r7, #8]
 800ce38:	685a      	ldr	r2, [r3, #4]
 800ce3a:	68bb      	ldr	r3, [r7, #8]
 800ce3c:	3308      	adds	r3, #8
 800ce3e:	429a      	cmp	r2, r3
 800ce40:	d104      	bne.n	800ce4c <vTaskSwitchContext+0xbc>
 800ce42:	68bb      	ldr	r3, [r7, #8]
 800ce44:	685b      	ldr	r3, [r3, #4]
 800ce46:	685a      	ldr	r2, [r3, #4]
 800ce48:	68bb      	ldr	r3, [r7, #8]
 800ce4a:	605a      	str	r2, [r3, #4]
 800ce4c:	68bb      	ldr	r3, [r7, #8]
 800ce4e:	685b      	ldr	r3, [r3, #4]
 800ce50:	68db      	ldr	r3, [r3, #12]
 800ce52:	4a0b      	ldr	r2, [pc, #44]	; (800ce80 <vTaskSwitchContext+0xf0>)
 800ce54:	6013      	str	r3, [r2, #0]
 800ce56:	4a0b      	ldr	r2, [pc, #44]	; (800ce84 <vTaskSwitchContext+0xf4>)
 800ce58:	68fb      	ldr	r3, [r7, #12]
 800ce5a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800ce5c:	4b08      	ldr	r3, [pc, #32]	; (800ce80 <vTaskSwitchContext+0xf0>)
 800ce5e:	681b      	ldr	r3, [r3, #0]
 800ce60:	3358      	adds	r3, #88	; 0x58
 800ce62:	4a0a      	ldr	r2, [pc, #40]	; (800ce8c <vTaskSwitchContext+0xfc>)
 800ce64:	6013      	str	r3, [r2, #0]
}
 800ce66:	bf00      	nop
 800ce68:	3710      	adds	r7, #16
 800ce6a:	46bd      	mov	sp, r7
 800ce6c:	bd80      	pop	{r7, pc}
 800ce6e:	bf00      	nop
 800ce70:	200010e4 	.word	0x200010e4
 800ce74:	200010d0 	.word	0x200010d0
 800ce78:	200010ec 	.word	0x200010ec
 800ce7c:	200010e8 	.word	0x200010e8
 800ce80:	20000be8 	.word	0x20000be8
 800ce84:	200010c4 	.word	0x200010c4
 800ce88:	20000bec 	.word	0x20000bec
 800ce8c:	20000164 	.word	0x20000164

0800ce90 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800ce90:	b580      	push	{r7, lr}
 800ce92:	b084      	sub	sp, #16
 800ce94:	af00      	add	r7, sp, #0
 800ce96:	6078      	str	r0, [r7, #4]
 800ce98:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	2b00      	cmp	r3, #0
 800ce9e:	d10a      	bne.n	800ceb6 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800cea0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cea4:	f383 8811 	msr	BASEPRI, r3
 800cea8:	f3bf 8f6f 	isb	sy
 800ceac:	f3bf 8f4f 	dsb	sy
 800ceb0:	60fb      	str	r3, [r7, #12]
}
 800ceb2:	bf00      	nop
 800ceb4:	e7fe      	b.n	800ceb4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ceb6:	4b07      	ldr	r3, [pc, #28]	; (800ced4 <vTaskPlaceOnEventList+0x44>)
 800ceb8:	681b      	ldr	r3, [r3, #0]
 800ceba:	3318      	adds	r3, #24
 800cebc:	4619      	mov	r1, r3
 800cebe:	6878      	ldr	r0, [r7, #4]
 800cec0:	f7fe fe05 	bl	800bace <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800cec4:	2101      	movs	r1, #1
 800cec6:	6838      	ldr	r0, [r7, #0]
 800cec8:	f000 fa82 	bl	800d3d0 <prvAddCurrentTaskToDelayedList>
}
 800cecc:	bf00      	nop
 800cece:	3710      	adds	r7, #16
 800ced0:	46bd      	mov	sp, r7
 800ced2:	bd80      	pop	{r7, pc}
 800ced4:	20000be8 	.word	0x20000be8

0800ced8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800ced8:	b580      	push	{r7, lr}
 800ceda:	b086      	sub	sp, #24
 800cedc:	af00      	add	r7, sp, #0
 800cede:	60f8      	str	r0, [r7, #12]
 800cee0:	60b9      	str	r1, [r7, #8]
 800cee2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800cee4:	68fb      	ldr	r3, [r7, #12]
 800cee6:	2b00      	cmp	r3, #0
 800cee8:	d10a      	bne.n	800cf00 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800ceea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ceee:	f383 8811 	msr	BASEPRI, r3
 800cef2:	f3bf 8f6f 	isb	sy
 800cef6:	f3bf 8f4f 	dsb	sy
 800cefa:	617b      	str	r3, [r7, #20]
}
 800cefc:	bf00      	nop
 800cefe:	e7fe      	b.n	800cefe <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800cf00:	4b0a      	ldr	r3, [pc, #40]	; (800cf2c <vTaskPlaceOnEventListRestricted+0x54>)
 800cf02:	681b      	ldr	r3, [r3, #0]
 800cf04:	3318      	adds	r3, #24
 800cf06:	4619      	mov	r1, r3
 800cf08:	68f8      	ldr	r0, [r7, #12]
 800cf0a:	f7fe fdbc 	bl	800ba86 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800cf0e:	687b      	ldr	r3, [r7, #4]
 800cf10:	2b00      	cmp	r3, #0
 800cf12:	d002      	beq.n	800cf1a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800cf14:	f04f 33ff 	mov.w	r3, #4294967295
 800cf18:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800cf1a:	6879      	ldr	r1, [r7, #4]
 800cf1c:	68b8      	ldr	r0, [r7, #8]
 800cf1e:	f000 fa57 	bl	800d3d0 <prvAddCurrentTaskToDelayedList>
	}
 800cf22:	bf00      	nop
 800cf24:	3718      	adds	r7, #24
 800cf26:	46bd      	mov	sp, r7
 800cf28:	bd80      	pop	{r7, pc}
 800cf2a:	bf00      	nop
 800cf2c:	20000be8 	.word	0x20000be8

0800cf30 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800cf30:	b580      	push	{r7, lr}
 800cf32:	b086      	sub	sp, #24
 800cf34:	af00      	add	r7, sp, #0
 800cf36:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	68db      	ldr	r3, [r3, #12]
 800cf3c:	68db      	ldr	r3, [r3, #12]
 800cf3e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800cf40:	693b      	ldr	r3, [r7, #16]
 800cf42:	2b00      	cmp	r3, #0
 800cf44:	d10a      	bne.n	800cf5c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800cf46:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf4a:	f383 8811 	msr	BASEPRI, r3
 800cf4e:	f3bf 8f6f 	isb	sy
 800cf52:	f3bf 8f4f 	dsb	sy
 800cf56:	60fb      	str	r3, [r7, #12]
}
 800cf58:	bf00      	nop
 800cf5a:	e7fe      	b.n	800cf5a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800cf5c:	693b      	ldr	r3, [r7, #16]
 800cf5e:	3318      	adds	r3, #24
 800cf60:	4618      	mov	r0, r3
 800cf62:	f7fe fded 	bl	800bb40 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cf66:	4b1e      	ldr	r3, [pc, #120]	; (800cfe0 <xTaskRemoveFromEventList+0xb0>)
 800cf68:	681b      	ldr	r3, [r3, #0]
 800cf6a:	2b00      	cmp	r3, #0
 800cf6c:	d11d      	bne.n	800cfaa <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800cf6e:	693b      	ldr	r3, [r7, #16]
 800cf70:	3304      	adds	r3, #4
 800cf72:	4618      	mov	r0, r3
 800cf74:	f7fe fde4 	bl	800bb40 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800cf78:	693b      	ldr	r3, [r7, #16]
 800cf7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cf7c:	4b19      	ldr	r3, [pc, #100]	; (800cfe4 <xTaskRemoveFromEventList+0xb4>)
 800cf7e:	681b      	ldr	r3, [r3, #0]
 800cf80:	429a      	cmp	r2, r3
 800cf82:	d903      	bls.n	800cf8c <xTaskRemoveFromEventList+0x5c>
 800cf84:	693b      	ldr	r3, [r7, #16]
 800cf86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cf88:	4a16      	ldr	r2, [pc, #88]	; (800cfe4 <xTaskRemoveFromEventList+0xb4>)
 800cf8a:	6013      	str	r3, [r2, #0]
 800cf8c:	693b      	ldr	r3, [r7, #16]
 800cf8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cf90:	4613      	mov	r3, r2
 800cf92:	009b      	lsls	r3, r3, #2
 800cf94:	4413      	add	r3, r2
 800cf96:	009b      	lsls	r3, r3, #2
 800cf98:	4a13      	ldr	r2, [pc, #76]	; (800cfe8 <xTaskRemoveFromEventList+0xb8>)
 800cf9a:	441a      	add	r2, r3
 800cf9c:	693b      	ldr	r3, [r7, #16]
 800cf9e:	3304      	adds	r3, #4
 800cfa0:	4619      	mov	r1, r3
 800cfa2:	4610      	mov	r0, r2
 800cfa4:	f7fe fd6f 	bl	800ba86 <vListInsertEnd>
 800cfa8:	e005      	b.n	800cfb6 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800cfaa:	693b      	ldr	r3, [r7, #16]
 800cfac:	3318      	adds	r3, #24
 800cfae:	4619      	mov	r1, r3
 800cfb0:	480e      	ldr	r0, [pc, #56]	; (800cfec <xTaskRemoveFromEventList+0xbc>)
 800cfb2:	f7fe fd68 	bl	800ba86 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800cfb6:	693b      	ldr	r3, [r7, #16]
 800cfb8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cfba:	4b0d      	ldr	r3, [pc, #52]	; (800cff0 <xTaskRemoveFromEventList+0xc0>)
 800cfbc:	681b      	ldr	r3, [r3, #0]
 800cfbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cfc0:	429a      	cmp	r2, r3
 800cfc2:	d905      	bls.n	800cfd0 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800cfc4:	2301      	movs	r3, #1
 800cfc6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800cfc8:	4b0a      	ldr	r3, [pc, #40]	; (800cff4 <xTaskRemoveFromEventList+0xc4>)
 800cfca:	2201      	movs	r2, #1
 800cfcc:	601a      	str	r2, [r3, #0]
 800cfce:	e001      	b.n	800cfd4 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800cfd0:	2300      	movs	r3, #0
 800cfd2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800cfd4:	697b      	ldr	r3, [r7, #20]
}
 800cfd6:	4618      	mov	r0, r3
 800cfd8:	3718      	adds	r7, #24
 800cfda:	46bd      	mov	sp, r7
 800cfdc:	bd80      	pop	{r7, pc}
 800cfde:	bf00      	nop
 800cfe0:	200010e4 	.word	0x200010e4
 800cfe4:	200010c4 	.word	0x200010c4
 800cfe8:	20000bec 	.word	0x20000bec
 800cfec:	2000107c 	.word	0x2000107c
 800cff0:	20000be8 	.word	0x20000be8
 800cff4:	200010d0 	.word	0x200010d0

0800cff8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800cff8:	b480      	push	{r7}
 800cffa:	b083      	sub	sp, #12
 800cffc:	af00      	add	r7, sp, #0
 800cffe:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800d000:	4b06      	ldr	r3, [pc, #24]	; (800d01c <vTaskInternalSetTimeOutState+0x24>)
 800d002:	681a      	ldr	r2, [r3, #0]
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800d008:	4b05      	ldr	r3, [pc, #20]	; (800d020 <vTaskInternalSetTimeOutState+0x28>)
 800d00a:	681a      	ldr	r2, [r3, #0]
 800d00c:	687b      	ldr	r3, [r7, #4]
 800d00e:	605a      	str	r2, [r3, #4]
}
 800d010:	bf00      	nop
 800d012:	370c      	adds	r7, #12
 800d014:	46bd      	mov	sp, r7
 800d016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d01a:	4770      	bx	lr
 800d01c:	200010d4 	.word	0x200010d4
 800d020:	200010c0 	.word	0x200010c0

0800d024 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800d024:	b580      	push	{r7, lr}
 800d026:	b088      	sub	sp, #32
 800d028:	af00      	add	r7, sp, #0
 800d02a:	6078      	str	r0, [r7, #4]
 800d02c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	2b00      	cmp	r3, #0
 800d032:	d10a      	bne.n	800d04a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800d034:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d038:	f383 8811 	msr	BASEPRI, r3
 800d03c:	f3bf 8f6f 	isb	sy
 800d040:	f3bf 8f4f 	dsb	sy
 800d044:	613b      	str	r3, [r7, #16]
}
 800d046:	bf00      	nop
 800d048:	e7fe      	b.n	800d048 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800d04a:	683b      	ldr	r3, [r7, #0]
 800d04c:	2b00      	cmp	r3, #0
 800d04e:	d10a      	bne.n	800d066 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800d050:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d054:	f383 8811 	msr	BASEPRI, r3
 800d058:	f3bf 8f6f 	isb	sy
 800d05c:	f3bf 8f4f 	dsb	sy
 800d060:	60fb      	str	r3, [r7, #12]
}
 800d062:	bf00      	nop
 800d064:	e7fe      	b.n	800d064 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800d066:	f000 fe85 	bl	800dd74 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800d06a:	4b1d      	ldr	r3, [pc, #116]	; (800d0e0 <xTaskCheckForTimeOut+0xbc>)
 800d06c:	681b      	ldr	r3, [r3, #0]
 800d06e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800d070:	687b      	ldr	r3, [r7, #4]
 800d072:	685b      	ldr	r3, [r3, #4]
 800d074:	69ba      	ldr	r2, [r7, #24]
 800d076:	1ad3      	subs	r3, r2, r3
 800d078:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800d07a:	683b      	ldr	r3, [r7, #0]
 800d07c:	681b      	ldr	r3, [r3, #0]
 800d07e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d082:	d102      	bne.n	800d08a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800d084:	2300      	movs	r3, #0
 800d086:	61fb      	str	r3, [r7, #28]
 800d088:	e023      	b.n	800d0d2 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	681a      	ldr	r2, [r3, #0]
 800d08e:	4b15      	ldr	r3, [pc, #84]	; (800d0e4 <xTaskCheckForTimeOut+0xc0>)
 800d090:	681b      	ldr	r3, [r3, #0]
 800d092:	429a      	cmp	r2, r3
 800d094:	d007      	beq.n	800d0a6 <xTaskCheckForTimeOut+0x82>
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	685b      	ldr	r3, [r3, #4]
 800d09a:	69ba      	ldr	r2, [r7, #24]
 800d09c:	429a      	cmp	r2, r3
 800d09e:	d302      	bcc.n	800d0a6 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800d0a0:	2301      	movs	r3, #1
 800d0a2:	61fb      	str	r3, [r7, #28]
 800d0a4:	e015      	b.n	800d0d2 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800d0a6:	683b      	ldr	r3, [r7, #0]
 800d0a8:	681b      	ldr	r3, [r3, #0]
 800d0aa:	697a      	ldr	r2, [r7, #20]
 800d0ac:	429a      	cmp	r2, r3
 800d0ae:	d20b      	bcs.n	800d0c8 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800d0b0:	683b      	ldr	r3, [r7, #0]
 800d0b2:	681a      	ldr	r2, [r3, #0]
 800d0b4:	697b      	ldr	r3, [r7, #20]
 800d0b6:	1ad2      	subs	r2, r2, r3
 800d0b8:	683b      	ldr	r3, [r7, #0]
 800d0ba:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800d0bc:	6878      	ldr	r0, [r7, #4]
 800d0be:	f7ff ff9b 	bl	800cff8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800d0c2:	2300      	movs	r3, #0
 800d0c4:	61fb      	str	r3, [r7, #28]
 800d0c6:	e004      	b.n	800d0d2 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800d0c8:	683b      	ldr	r3, [r7, #0]
 800d0ca:	2200      	movs	r2, #0
 800d0cc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800d0ce:	2301      	movs	r3, #1
 800d0d0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800d0d2:	f000 fe7f 	bl	800ddd4 <vPortExitCritical>

	return xReturn;
 800d0d6:	69fb      	ldr	r3, [r7, #28]
}
 800d0d8:	4618      	mov	r0, r3
 800d0da:	3720      	adds	r7, #32
 800d0dc:	46bd      	mov	sp, r7
 800d0de:	bd80      	pop	{r7, pc}
 800d0e0:	200010c0 	.word	0x200010c0
 800d0e4:	200010d4 	.word	0x200010d4

0800d0e8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800d0e8:	b480      	push	{r7}
 800d0ea:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800d0ec:	4b03      	ldr	r3, [pc, #12]	; (800d0fc <vTaskMissedYield+0x14>)
 800d0ee:	2201      	movs	r2, #1
 800d0f0:	601a      	str	r2, [r3, #0]
}
 800d0f2:	bf00      	nop
 800d0f4:	46bd      	mov	sp, r7
 800d0f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0fa:	4770      	bx	lr
 800d0fc:	200010d0 	.word	0x200010d0

0800d100 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800d100:	b580      	push	{r7, lr}
 800d102:	b082      	sub	sp, #8
 800d104:	af00      	add	r7, sp, #0
 800d106:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800d108:	f000 f854 	bl	800d1b4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800d10c:	4b07      	ldr	r3, [pc, #28]	; (800d12c <prvIdleTask+0x2c>)
 800d10e:	681b      	ldr	r3, [r3, #0]
 800d110:	2b01      	cmp	r3, #1
 800d112:	d907      	bls.n	800d124 <prvIdleTask+0x24>
			{
				taskYIELD();
 800d114:	4b06      	ldr	r3, [pc, #24]	; (800d130 <prvIdleTask+0x30>)
 800d116:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d11a:	601a      	str	r2, [r3, #0]
 800d11c:	f3bf 8f4f 	dsb	sy
 800d120:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 800d124:	f7f3 fa86 	bl	8000634 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 800d128:	e7ee      	b.n	800d108 <prvIdleTask+0x8>
 800d12a:	bf00      	nop
 800d12c:	20000bec 	.word	0x20000bec
 800d130:	e000ed04 	.word	0xe000ed04

0800d134 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800d134:	b580      	push	{r7, lr}
 800d136:	b082      	sub	sp, #8
 800d138:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d13a:	2300      	movs	r3, #0
 800d13c:	607b      	str	r3, [r7, #4]
 800d13e:	e00c      	b.n	800d15a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800d140:	687a      	ldr	r2, [r7, #4]
 800d142:	4613      	mov	r3, r2
 800d144:	009b      	lsls	r3, r3, #2
 800d146:	4413      	add	r3, r2
 800d148:	009b      	lsls	r3, r3, #2
 800d14a:	4a12      	ldr	r2, [pc, #72]	; (800d194 <prvInitialiseTaskLists+0x60>)
 800d14c:	4413      	add	r3, r2
 800d14e:	4618      	mov	r0, r3
 800d150:	f7fe fc6c 	bl	800ba2c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	3301      	adds	r3, #1
 800d158:	607b      	str	r3, [r7, #4]
 800d15a:	687b      	ldr	r3, [r7, #4]
 800d15c:	2b37      	cmp	r3, #55	; 0x37
 800d15e:	d9ef      	bls.n	800d140 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800d160:	480d      	ldr	r0, [pc, #52]	; (800d198 <prvInitialiseTaskLists+0x64>)
 800d162:	f7fe fc63 	bl	800ba2c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800d166:	480d      	ldr	r0, [pc, #52]	; (800d19c <prvInitialiseTaskLists+0x68>)
 800d168:	f7fe fc60 	bl	800ba2c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800d16c:	480c      	ldr	r0, [pc, #48]	; (800d1a0 <prvInitialiseTaskLists+0x6c>)
 800d16e:	f7fe fc5d 	bl	800ba2c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800d172:	480c      	ldr	r0, [pc, #48]	; (800d1a4 <prvInitialiseTaskLists+0x70>)
 800d174:	f7fe fc5a 	bl	800ba2c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800d178:	480b      	ldr	r0, [pc, #44]	; (800d1a8 <prvInitialiseTaskLists+0x74>)
 800d17a:	f7fe fc57 	bl	800ba2c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800d17e:	4b0b      	ldr	r3, [pc, #44]	; (800d1ac <prvInitialiseTaskLists+0x78>)
 800d180:	4a05      	ldr	r2, [pc, #20]	; (800d198 <prvInitialiseTaskLists+0x64>)
 800d182:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800d184:	4b0a      	ldr	r3, [pc, #40]	; (800d1b0 <prvInitialiseTaskLists+0x7c>)
 800d186:	4a05      	ldr	r2, [pc, #20]	; (800d19c <prvInitialiseTaskLists+0x68>)
 800d188:	601a      	str	r2, [r3, #0]
}
 800d18a:	bf00      	nop
 800d18c:	3708      	adds	r7, #8
 800d18e:	46bd      	mov	sp, r7
 800d190:	bd80      	pop	{r7, pc}
 800d192:	bf00      	nop
 800d194:	20000bec 	.word	0x20000bec
 800d198:	2000104c 	.word	0x2000104c
 800d19c:	20001060 	.word	0x20001060
 800d1a0:	2000107c 	.word	0x2000107c
 800d1a4:	20001090 	.word	0x20001090
 800d1a8:	200010a8 	.word	0x200010a8
 800d1ac:	20001074 	.word	0x20001074
 800d1b0:	20001078 	.word	0x20001078

0800d1b4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800d1b4:	b580      	push	{r7, lr}
 800d1b6:	b082      	sub	sp, #8
 800d1b8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d1ba:	e019      	b.n	800d1f0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800d1bc:	f000 fdda 	bl	800dd74 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d1c0:	4b10      	ldr	r3, [pc, #64]	; (800d204 <prvCheckTasksWaitingTermination+0x50>)
 800d1c2:	68db      	ldr	r3, [r3, #12]
 800d1c4:	68db      	ldr	r3, [r3, #12]
 800d1c6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	3304      	adds	r3, #4
 800d1cc:	4618      	mov	r0, r3
 800d1ce:	f7fe fcb7 	bl	800bb40 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800d1d2:	4b0d      	ldr	r3, [pc, #52]	; (800d208 <prvCheckTasksWaitingTermination+0x54>)
 800d1d4:	681b      	ldr	r3, [r3, #0]
 800d1d6:	3b01      	subs	r3, #1
 800d1d8:	4a0b      	ldr	r2, [pc, #44]	; (800d208 <prvCheckTasksWaitingTermination+0x54>)
 800d1da:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800d1dc:	4b0b      	ldr	r3, [pc, #44]	; (800d20c <prvCheckTasksWaitingTermination+0x58>)
 800d1de:	681b      	ldr	r3, [r3, #0]
 800d1e0:	3b01      	subs	r3, #1
 800d1e2:	4a0a      	ldr	r2, [pc, #40]	; (800d20c <prvCheckTasksWaitingTermination+0x58>)
 800d1e4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800d1e6:	f000 fdf5 	bl	800ddd4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800d1ea:	6878      	ldr	r0, [r7, #4]
 800d1ec:	f000 f810 	bl	800d210 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d1f0:	4b06      	ldr	r3, [pc, #24]	; (800d20c <prvCheckTasksWaitingTermination+0x58>)
 800d1f2:	681b      	ldr	r3, [r3, #0]
 800d1f4:	2b00      	cmp	r3, #0
 800d1f6:	d1e1      	bne.n	800d1bc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800d1f8:	bf00      	nop
 800d1fa:	bf00      	nop
 800d1fc:	3708      	adds	r7, #8
 800d1fe:	46bd      	mov	sp, r7
 800d200:	bd80      	pop	{r7, pc}
 800d202:	bf00      	nop
 800d204:	20001090 	.word	0x20001090
 800d208:	200010bc 	.word	0x200010bc
 800d20c:	200010a4 	.word	0x200010a4

0800d210 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800d210:	b580      	push	{r7, lr}
 800d212:	b084      	sub	sp, #16
 800d214:	af00      	add	r7, sp, #0
 800d216:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	3358      	adds	r3, #88	; 0x58
 800d21c:	4618      	mov	r0, r3
 800d21e:	f001 fedf 	bl	800efe0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
 800d228:	2b00      	cmp	r3, #0
 800d22a:	d108      	bne.n	800d23e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800d22c:	687b      	ldr	r3, [r7, #4]
 800d22e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d230:	4618      	mov	r0, r3
 800d232:	f000 ff8d 	bl	800e150 <vPortFree>
				vPortFree( pxTCB );
 800d236:	6878      	ldr	r0, [r7, #4]
 800d238:	f000 ff8a 	bl	800e150 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800d23c:	e018      	b.n	800d270 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800d23e:	687b      	ldr	r3, [r7, #4]
 800d240:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
 800d244:	2b01      	cmp	r3, #1
 800d246:	d103      	bne.n	800d250 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800d248:	6878      	ldr	r0, [r7, #4]
 800d24a:	f000 ff81 	bl	800e150 <vPortFree>
	}
 800d24e:	e00f      	b.n	800d270 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
 800d256:	2b02      	cmp	r3, #2
 800d258:	d00a      	beq.n	800d270 <prvDeleteTCB+0x60>
	__asm volatile
 800d25a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d25e:	f383 8811 	msr	BASEPRI, r3
 800d262:	f3bf 8f6f 	isb	sy
 800d266:	f3bf 8f4f 	dsb	sy
 800d26a:	60fb      	str	r3, [r7, #12]
}
 800d26c:	bf00      	nop
 800d26e:	e7fe      	b.n	800d26e <prvDeleteTCB+0x5e>
	}
 800d270:	bf00      	nop
 800d272:	3710      	adds	r7, #16
 800d274:	46bd      	mov	sp, r7
 800d276:	bd80      	pop	{r7, pc}

0800d278 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800d278:	b480      	push	{r7}
 800d27a:	b083      	sub	sp, #12
 800d27c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d27e:	4b0c      	ldr	r3, [pc, #48]	; (800d2b0 <prvResetNextTaskUnblockTime+0x38>)
 800d280:	681b      	ldr	r3, [r3, #0]
 800d282:	681b      	ldr	r3, [r3, #0]
 800d284:	2b00      	cmp	r3, #0
 800d286:	d104      	bne.n	800d292 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800d288:	4b0a      	ldr	r3, [pc, #40]	; (800d2b4 <prvResetNextTaskUnblockTime+0x3c>)
 800d28a:	f04f 32ff 	mov.w	r2, #4294967295
 800d28e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800d290:	e008      	b.n	800d2a4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d292:	4b07      	ldr	r3, [pc, #28]	; (800d2b0 <prvResetNextTaskUnblockTime+0x38>)
 800d294:	681b      	ldr	r3, [r3, #0]
 800d296:	68db      	ldr	r3, [r3, #12]
 800d298:	68db      	ldr	r3, [r3, #12]
 800d29a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	685b      	ldr	r3, [r3, #4]
 800d2a0:	4a04      	ldr	r2, [pc, #16]	; (800d2b4 <prvResetNextTaskUnblockTime+0x3c>)
 800d2a2:	6013      	str	r3, [r2, #0]
}
 800d2a4:	bf00      	nop
 800d2a6:	370c      	adds	r7, #12
 800d2a8:	46bd      	mov	sp, r7
 800d2aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2ae:	4770      	bx	lr
 800d2b0:	20001074 	.word	0x20001074
 800d2b4:	200010dc 	.word	0x200010dc

0800d2b8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800d2b8:	b480      	push	{r7}
 800d2ba:	b083      	sub	sp, #12
 800d2bc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800d2be:	4b0b      	ldr	r3, [pc, #44]	; (800d2ec <xTaskGetSchedulerState+0x34>)
 800d2c0:	681b      	ldr	r3, [r3, #0]
 800d2c2:	2b00      	cmp	r3, #0
 800d2c4:	d102      	bne.n	800d2cc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800d2c6:	2301      	movs	r3, #1
 800d2c8:	607b      	str	r3, [r7, #4]
 800d2ca:	e008      	b.n	800d2de <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d2cc:	4b08      	ldr	r3, [pc, #32]	; (800d2f0 <xTaskGetSchedulerState+0x38>)
 800d2ce:	681b      	ldr	r3, [r3, #0]
 800d2d0:	2b00      	cmp	r3, #0
 800d2d2:	d102      	bne.n	800d2da <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800d2d4:	2302      	movs	r3, #2
 800d2d6:	607b      	str	r3, [r7, #4]
 800d2d8:	e001      	b.n	800d2de <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800d2da:	2300      	movs	r3, #0
 800d2dc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800d2de:	687b      	ldr	r3, [r7, #4]
	}
 800d2e0:	4618      	mov	r0, r3
 800d2e2:	370c      	adds	r7, #12
 800d2e4:	46bd      	mov	sp, r7
 800d2e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2ea:	4770      	bx	lr
 800d2ec:	200010c8 	.word	0x200010c8
 800d2f0:	200010e4 	.word	0x200010e4

0800d2f4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800d2f4:	b580      	push	{r7, lr}
 800d2f6:	b086      	sub	sp, #24
 800d2f8:	af00      	add	r7, sp, #0
 800d2fa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800d300:	2300      	movs	r3, #0
 800d302:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	2b00      	cmp	r3, #0
 800d308:	d056      	beq.n	800d3b8 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800d30a:	4b2e      	ldr	r3, [pc, #184]	; (800d3c4 <xTaskPriorityDisinherit+0xd0>)
 800d30c:	681b      	ldr	r3, [r3, #0]
 800d30e:	693a      	ldr	r2, [r7, #16]
 800d310:	429a      	cmp	r2, r3
 800d312:	d00a      	beq.n	800d32a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800d314:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d318:	f383 8811 	msr	BASEPRI, r3
 800d31c:	f3bf 8f6f 	isb	sy
 800d320:	f3bf 8f4f 	dsb	sy
 800d324:	60fb      	str	r3, [r7, #12]
}
 800d326:	bf00      	nop
 800d328:	e7fe      	b.n	800d328 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800d32a:	693b      	ldr	r3, [r7, #16]
 800d32c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d32e:	2b00      	cmp	r3, #0
 800d330:	d10a      	bne.n	800d348 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800d332:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d336:	f383 8811 	msr	BASEPRI, r3
 800d33a:	f3bf 8f6f 	isb	sy
 800d33e:	f3bf 8f4f 	dsb	sy
 800d342:	60bb      	str	r3, [r7, #8]
}
 800d344:	bf00      	nop
 800d346:	e7fe      	b.n	800d346 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800d348:	693b      	ldr	r3, [r7, #16]
 800d34a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d34c:	1e5a      	subs	r2, r3, #1
 800d34e:	693b      	ldr	r3, [r7, #16]
 800d350:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800d352:	693b      	ldr	r3, [r7, #16]
 800d354:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d356:	693b      	ldr	r3, [r7, #16]
 800d358:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d35a:	429a      	cmp	r2, r3
 800d35c:	d02c      	beq.n	800d3b8 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800d35e:	693b      	ldr	r3, [r7, #16]
 800d360:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d362:	2b00      	cmp	r3, #0
 800d364:	d128      	bne.n	800d3b8 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d366:	693b      	ldr	r3, [r7, #16]
 800d368:	3304      	adds	r3, #4
 800d36a:	4618      	mov	r0, r3
 800d36c:	f7fe fbe8 	bl	800bb40 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800d370:	693b      	ldr	r3, [r7, #16]
 800d372:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800d374:	693b      	ldr	r3, [r7, #16]
 800d376:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d378:	693b      	ldr	r3, [r7, #16]
 800d37a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d37c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800d380:	693b      	ldr	r3, [r7, #16]
 800d382:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800d384:	693b      	ldr	r3, [r7, #16]
 800d386:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d388:	4b0f      	ldr	r3, [pc, #60]	; (800d3c8 <xTaskPriorityDisinherit+0xd4>)
 800d38a:	681b      	ldr	r3, [r3, #0]
 800d38c:	429a      	cmp	r2, r3
 800d38e:	d903      	bls.n	800d398 <xTaskPriorityDisinherit+0xa4>
 800d390:	693b      	ldr	r3, [r7, #16]
 800d392:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d394:	4a0c      	ldr	r2, [pc, #48]	; (800d3c8 <xTaskPriorityDisinherit+0xd4>)
 800d396:	6013      	str	r3, [r2, #0]
 800d398:	693b      	ldr	r3, [r7, #16]
 800d39a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d39c:	4613      	mov	r3, r2
 800d39e:	009b      	lsls	r3, r3, #2
 800d3a0:	4413      	add	r3, r2
 800d3a2:	009b      	lsls	r3, r3, #2
 800d3a4:	4a09      	ldr	r2, [pc, #36]	; (800d3cc <xTaskPriorityDisinherit+0xd8>)
 800d3a6:	441a      	add	r2, r3
 800d3a8:	693b      	ldr	r3, [r7, #16]
 800d3aa:	3304      	adds	r3, #4
 800d3ac:	4619      	mov	r1, r3
 800d3ae:	4610      	mov	r0, r2
 800d3b0:	f7fe fb69 	bl	800ba86 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800d3b4:	2301      	movs	r3, #1
 800d3b6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d3b8:	697b      	ldr	r3, [r7, #20]
	}
 800d3ba:	4618      	mov	r0, r3
 800d3bc:	3718      	adds	r7, #24
 800d3be:	46bd      	mov	sp, r7
 800d3c0:	bd80      	pop	{r7, pc}
 800d3c2:	bf00      	nop
 800d3c4:	20000be8 	.word	0x20000be8
 800d3c8:	200010c4 	.word	0x200010c4
 800d3cc:	20000bec 	.word	0x20000bec

0800d3d0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800d3d0:	b580      	push	{r7, lr}
 800d3d2:	b084      	sub	sp, #16
 800d3d4:	af00      	add	r7, sp, #0
 800d3d6:	6078      	str	r0, [r7, #4]
 800d3d8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800d3da:	4b21      	ldr	r3, [pc, #132]	; (800d460 <prvAddCurrentTaskToDelayedList+0x90>)
 800d3dc:	681b      	ldr	r3, [r3, #0]
 800d3de:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d3e0:	4b20      	ldr	r3, [pc, #128]	; (800d464 <prvAddCurrentTaskToDelayedList+0x94>)
 800d3e2:	681b      	ldr	r3, [r3, #0]
 800d3e4:	3304      	adds	r3, #4
 800d3e6:	4618      	mov	r0, r3
 800d3e8:	f7fe fbaa 	bl	800bb40 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d3f2:	d10a      	bne.n	800d40a <prvAddCurrentTaskToDelayedList+0x3a>
 800d3f4:	683b      	ldr	r3, [r7, #0]
 800d3f6:	2b00      	cmp	r3, #0
 800d3f8:	d007      	beq.n	800d40a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d3fa:	4b1a      	ldr	r3, [pc, #104]	; (800d464 <prvAddCurrentTaskToDelayedList+0x94>)
 800d3fc:	681b      	ldr	r3, [r3, #0]
 800d3fe:	3304      	adds	r3, #4
 800d400:	4619      	mov	r1, r3
 800d402:	4819      	ldr	r0, [pc, #100]	; (800d468 <prvAddCurrentTaskToDelayedList+0x98>)
 800d404:	f7fe fb3f 	bl	800ba86 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800d408:	e026      	b.n	800d458 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800d40a:	68fa      	ldr	r2, [r7, #12]
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	4413      	add	r3, r2
 800d410:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800d412:	4b14      	ldr	r3, [pc, #80]	; (800d464 <prvAddCurrentTaskToDelayedList+0x94>)
 800d414:	681b      	ldr	r3, [r3, #0]
 800d416:	68ba      	ldr	r2, [r7, #8]
 800d418:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800d41a:	68ba      	ldr	r2, [r7, #8]
 800d41c:	68fb      	ldr	r3, [r7, #12]
 800d41e:	429a      	cmp	r2, r3
 800d420:	d209      	bcs.n	800d436 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d422:	4b12      	ldr	r3, [pc, #72]	; (800d46c <prvAddCurrentTaskToDelayedList+0x9c>)
 800d424:	681a      	ldr	r2, [r3, #0]
 800d426:	4b0f      	ldr	r3, [pc, #60]	; (800d464 <prvAddCurrentTaskToDelayedList+0x94>)
 800d428:	681b      	ldr	r3, [r3, #0]
 800d42a:	3304      	adds	r3, #4
 800d42c:	4619      	mov	r1, r3
 800d42e:	4610      	mov	r0, r2
 800d430:	f7fe fb4d 	bl	800bace <vListInsert>
}
 800d434:	e010      	b.n	800d458 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d436:	4b0e      	ldr	r3, [pc, #56]	; (800d470 <prvAddCurrentTaskToDelayedList+0xa0>)
 800d438:	681a      	ldr	r2, [r3, #0]
 800d43a:	4b0a      	ldr	r3, [pc, #40]	; (800d464 <prvAddCurrentTaskToDelayedList+0x94>)
 800d43c:	681b      	ldr	r3, [r3, #0]
 800d43e:	3304      	adds	r3, #4
 800d440:	4619      	mov	r1, r3
 800d442:	4610      	mov	r0, r2
 800d444:	f7fe fb43 	bl	800bace <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800d448:	4b0a      	ldr	r3, [pc, #40]	; (800d474 <prvAddCurrentTaskToDelayedList+0xa4>)
 800d44a:	681b      	ldr	r3, [r3, #0]
 800d44c:	68ba      	ldr	r2, [r7, #8]
 800d44e:	429a      	cmp	r2, r3
 800d450:	d202      	bcs.n	800d458 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800d452:	4a08      	ldr	r2, [pc, #32]	; (800d474 <prvAddCurrentTaskToDelayedList+0xa4>)
 800d454:	68bb      	ldr	r3, [r7, #8]
 800d456:	6013      	str	r3, [r2, #0]
}
 800d458:	bf00      	nop
 800d45a:	3710      	adds	r7, #16
 800d45c:	46bd      	mov	sp, r7
 800d45e:	bd80      	pop	{r7, pc}
 800d460:	200010c0 	.word	0x200010c0
 800d464:	20000be8 	.word	0x20000be8
 800d468:	200010a8 	.word	0x200010a8
 800d46c:	20001078 	.word	0x20001078
 800d470:	20001074 	.word	0x20001074
 800d474:	200010dc 	.word	0x200010dc

0800d478 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800d478:	b580      	push	{r7, lr}
 800d47a:	b08a      	sub	sp, #40	; 0x28
 800d47c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800d47e:	2300      	movs	r3, #0
 800d480:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800d482:	f000 fb07 	bl	800da94 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800d486:	4b1c      	ldr	r3, [pc, #112]	; (800d4f8 <xTimerCreateTimerTask+0x80>)
 800d488:	681b      	ldr	r3, [r3, #0]
 800d48a:	2b00      	cmp	r3, #0
 800d48c:	d021      	beq.n	800d4d2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800d48e:	2300      	movs	r3, #0
 800d490:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800d492:	2300      	movs	r3, #0
 800d494:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800d496:	1d3a      	adds	r2, r7, #4
 800d498:	f107 0108 	add.w	r1, r7, #8
 800d49c:	f107 030c 	add.w	r3, r7, #12
 800d4a0:	4618      	mov	r0, r3
 800d4a2:	f7fe faa9 	bl	800b9f8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800d4a6:	6879      	ldr	r1, [r7, #4]
 800d4a8:	68bb      	ldr	r3, [r7, #8]
 800d4aa:	68fa      	ldr	r2, [r7, #12]
 800d4ac:	9202      	str	r2, [sp, #8]
 800d4ae:	9301      	str	r3, [sp, #4]
 800d4b0:	2302      	movs	r3, #2
 800d4b2:	9300      	str	r3, [sp, #0]
 800d4b4:	2300      	movs	r3, #0
 800d4b6:	460a      	mov	r2, r1
 800d4b8:	4910      	ldr	r1, [pc, #64]	; (800d4fc <xTimerCreateTimerTask+0x84>)
 800d4ba:	4811      	ldr	r0, [pc, #68]	; (800d500 <xTimerCreateTimerTask+0x88>)
 800d4bc:	f7ff f890 	bl	800c5e0 <xTaskCreateStatic>
 800d4c0:	4603      	mov	r3, r0
 800d4c2:	4a10      	ldr	r2, [pc, #64]	; (800d504 <xTimerCreateTimerTask+0x8c>)
 800d4c4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800d4c6:	4b0f      	ldr	r3, [pc, #60]	; (800d504 <xTimerCreateTimerTask+0x8c>)
 800d4c8:	681b      	ldr	r3, [r3, #0]
 800d4ca:	2b00      	cmp	r3, #0
 800d4cc:	d001      	beq.n	800d4d2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800d4ce:	2301      	movs	r3, #1
 800d4d0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800d4d2:	697b      	ldr	r3, [r7, #20]
 800d4d4:	2b00      	cmp	r3, #0
 800d4d6:	d10a      	bne.n	800d4ee <xTimerCreateTimerTask+0x76>
	__asm volatile
 800d4d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4dc:	f383 8811 	msr	BASEPRI, r3
 800d4e0:	f3bf 8f6f 	isb	sy
 800d4e4:	f3bf 8f4f 	dsb	sy
 800d4e8:	613b      	str	r3, [r7, #16]
}
 800d4ea:	bf00      	nop
 800d4ec:	e7fe      	b.n	800d4ec <xTimerCreateTimerTask+0x74>
	return xReturn;
 800d4ee:	697b      	ldr	r3, [r7, #20]
}
 800d4f0:	4618      	mov	r0, r3
 800d4f2:	3718      	adds	r7, #24
 800d4f4:	46bd      	mov	sp, r7
 800d4f6:	bd80      	pop	{r7, pc}
 800d4f8:	20001120 	.word	0x20001120
 800d4fc:	0800facc 	.word	0x0800facc
 800d500:	0800d63d 	.word	0x0800d63d
 800d504:	20001124 	.word	0x20001124

0800d508 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800d508:	b580      	push	{r7, lr}
 800d50a:	b08a      	sub	sp, #40	; 0x28
 800d50c:	af00      	add	r7, sp, #0
 800d50e:	60f8      	str	r0, [r7, #12]
 800d510:	60b9      	str	r1, [r7, #8]
 800d512:	607a      	str	r2, [r7, #4]
 800d514:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800d516:	2300      	movs	r3, #0
 800d518:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800d51a:	68fb      	ldr	r3, [r7, #12]
 800d51c:	2b00      	cmp	r3, #0
 800d51e:	d10a      	bne.n	800d536 <xTimerGenericCommand+0x2e>
	__asm volatile
 800d520:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d524:	f383 8811 	msr	BASEPRI, r3
 800d528:	f3bf 8f6f 	isb	sy
 800d52c:	f3bf 8f4f 	dsb	sy
 800d530:	623b      	str	r3, [r7, #32]
}
 800d532:	bf00      	nop
 800d534:	e7fe      	b.n	800d534 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800d536:	4b1a      	ldr	r3, [pc, #104]	; (800d5a0 <xTimerGenericCommand+0x98>)
 800d538:	681b      	ldr	r3, [r3, #0]
 800d53a:	2b00      	cmp	r3, #0
 800d53c:	d02a      	beq.n	800d594 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800d53e:	68bb      	ldr	r3, [r7, #8]
 800d540:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800d542:	687b      	ldr	r3, [r7, #4]
 800d544:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800d546:	68fb      	ldr	r3, [r7, #12]
 800d548:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800d54a:	68bb      	ldr	r3, [r7, #8]
 800d54c:	2b05      	cmp	r3, #5
 800d54e:	dc18      	bgt.n	800d582 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800d550:	f7ff feb2 	bl	800d2b8 <xTaskGetSchedulerState>
 800d554:	4603      	mov	r3, r0
 800d556:	2b02      	cmp	r3, #2
 800d558:	d109      	bne.n	800d56e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800d55a:	4b11      	ldr	r3, [pc, #68]	; (800d5a0 <xTimerGenericCommand+0x98>)
 800d55c:	6818      	ldr	r0, [r3, #0]
 800d55e:	f107 0110 	add.w	r1, r7, #16
 800d562:	2300      	movs	r3, #0
 800d564:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d566:	f7fe fc53 	bl	800be10 <xQueueGenericSend>
 800d56a:	6278      	str	r0, [r7, #36]	; 0x24
 800d56c:	e012      	b.n	800d594 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800d56e:	4b0c      	ldr	r3, [pc, #48]	; (800d5a0 <xTimerGenericCommand+0x98>)
 800d570:	6818      	ldr	r0, [r3, #0]
 800d572:	f107 0110 	add.w	r1, r7, #16
 800d576:	2300      	movs	r3, #0
 800d578:	2200      	movs	r2, #0
 800d57a:	f7fe fc49 	bl	800be10 <xQueueGenericSend>
 800d57e:	6278      	str	r0, [r7, #36]	; 0x24
 800d580:	e008      	b.n	800d594 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800d582:	4b07      	ldr	r3, [pc, #28]	; (800d5a0 <xTimerGenericCommand+0x98>)
 800d584:	6818      	ldr	r0, [r3, #0]
 800d586:	f107 0110 	add.w	r1, r7, #16
 800d58a:	2300      	movs	r3, #0
 800d58c:	683a      	ldr	r2, [r7, #0]
 800d58e:	f7fe fd3d 	bl	800c00c <xQueueGenericSendFromISR>
 800d592:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800d594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800d596:	4618      	mov	r0, r3
 800d598:	3728      	adds	r7, #40	; 0x28
 800d59a:	46bd      	mov	sp, r7
 800d59c:	bd80      	pop	{r7, pc}
 800d59e:	bf00      	nop
 800d5a0:	20001120 	.word	0x20001120

0800d5a4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800d5a4:	b580      	push	{r7, lr}
 800d5a6:	b088      	sub	sp, #32
 800d5a8:	af02      	add	r7, sp, #8
 800d5aa:	6078      	str	r0, [r7, #4]
 800d5ac:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d5ae:	4b22      	ldr	r3, [pc, #136]	; (800d638 <prvProcessExpiredTimer+0x94>)
 800d5b0:	681b      	ldr	r3, [r3, #0]
 800d5b2:	68db      	ldr	r3, [r3, #12]
 800d5b4:	68db      	ldr	r3, [r3, #12]
 800d5b6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d5b8:	697b      	ldr	r3, [r7, #20]
 800d5ba:	3304      	adds	r3, #4
 800d5bc:	4618      	mov	r0, r3
 800d5be:	f7fe fabf 	bl	800bb40 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d5c2:	697b      	ldr	r3, [r7, #20]
 800d5c4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d5c8:	f003 0304 	and.w	r3, r3, #4
 800d5cc:	2b00      	cmp	r3, #0
 800d5ce:	d022      	beq.n	800d616 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800d5d0:	697b      	ldr	r3, [r7, #20]
 800d5d2:	699a      	ldr	r2, [r3, #24]
 800d5d4:	687b      	ldr	r3, [r7, #4]
 800d5d6:	18d1      	adds	r1, r2, r3
 800d5d8:	687b      	ldr	r3, [r7, #4]
 800d5da:	683a      	ldr	r2, [r7, #0]
 800d5dc:	6978      	ldr	r0, [r7, #20]
 800d5de:	f000 f8d1 	bl	800d784 <prvInsertTimerInActiveList>
 800d5e2:	4603      	mov	r3, r0
 800d5e4:	2b00      	cmp	r3, #0
 800d5e6:	d01f      	beq.n	800d628 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d5e8:	2300      	movs	r3, #0
 800d5ea:	9300      	str	r3, [sp, #0]
 800d5ec:	2300      	movs	r3, #0
 800d5ee:	687a      	ldr	r2, [r7, #4]
 800d5f0:	2100      	movs	r1, #0
 800d5f2:	6978      	ldr	r0, [r7, #20]
 800d5f4:	f7ff ff88 	bl	800d508 <xTimerGenericCommand>
 800d5f8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800d5fa:	693b      	ldr	r3, [r7, #16]
 800d5fc:	2b00      	cmp	r3, #0
 800d5fe:	d113      	bne.n	800d628 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800d600:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d604:	f383 8811 	msr	BASEPRI, r3
 800d608:	f3bf 8f6f 	isb	sy
 800d60c:	f3bf 8f4f 	dsb	sy
 800d610:	60fb      	str	r3, [r7, #12]
}
 800d612:	bf00      	nop
 800d614:	e7fe      	b.n	800d614 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d616:	697b      	ldr	r3, [r7, #20]
 800d618:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d61c:	f023 0301 	bic.w	r3, r3, #1
 800d620:	b2da      	uxtb	r2, r3
 800d622:	697b      	ldr	r3, [r7, #20]
 800d624:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d628:	697b      	ldr	r3, [r7, #20]
 800d62a:	6a1b      	ldr	r3, [r3, #32]
 800d62c:	6978      	ldr	r0, [r7, #20]
 800d62e:	4798      	blx	r3
}
 800d630:	bf00      	nop
 800d632:	3718      	adds	r7, #24
 800d634:	46bd      	mov	sp, r7
 800d636:	bd80      	pop	{r7, pc}
 800d638:	20001118 	.word	0x20001118

0800d63c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800d63c:	b580      	push	{r7, lr}
 800d63e:	b084      	sub	sp, #16
 800d640:	af00      	add	r7, sp, #0
 800d642:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d644:	f107 0308 	add.w	r3, r7, #8
 800d648:	4618      	mov	r0, r3
 800d64a:	f000 f857 	bl	800d6fc <prvGetNextExpireTime>
 800d64e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800d650:	68bb      	ldr	r3, [r7, #8]
 800d652:	4619      	mov	r1, r3
 800d654:	68f8      	ldr	r0, [r7, #12]
 800d656:	f000 f803 	bl	800d660 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800d65a:	f000 f8d5 	bl	800d808 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d65e:	e7f1      	b.n	800d644 <prvTimerTask+0x8>

0800d660 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800d660:	b580      	push	{r7, lr}
 800d662:	b084      	sub	sp, #16
 800d664:	af00      	add	r7, sp, #0
 800d666:	6078      	str	r0, [r7, #4]
 800d668:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800d66a:	f7ff fa1b 	bl	800caa4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d66e:	f107 0308 	add.w	r3, r7, #8
 800d672:	4618      	mov	r0, r3
 800d674:	f000 f866 	bl	800d744 <prvSampleTimeNow>
 800d678:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800d67a:	68bb      	ldr	r3, [r7, #8]
 800d67c:	2b00      	cmp	r3, #0
 800d67e:	d130      	bne.n	800d6e2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800d680:	683b      	ldr	r3, [r7, #0]
 800d682:	2b00      	cmp	r3, #0
 800d684:	d10a      	bne.n	800d69c <prvProcessTimerOrBlockTask+0x3c>
 800d686:	687a      	ldr	r2, [r7, #4]
 800d688:	68fb      	ldr	r3, [r7, #12]
 800d68a:	429a      	cmp	r2, r3
 800d68c:	d806      	bhi.n	800d69c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800d68e:	f7ff fa17 	bl	800cac0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800d692:	68f9      	ldr	r1, [r7, #12]
 800d694:	6878      	ldr	r0, [r7, #4]
 800d696:	f7ff ff85 	bl	800d5a4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800d69a:	e024      	b.n	800d6e6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800d69c:	683b      	ldr	r3, [r7, #0]
 800d69e:	2b00      	cmp	r3, #0
 800d6a0:	d008      	beq.n	800d6b4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800d6a2:	4b13      	ldr	r3, [pc, #76]	; (800d6f0 <prvProcessTimerOrBlockTask+0x90>)
 800d6a4:	681b      	ldr	r3, [r3, #0]
 800d6a6:	681b      	ldr	r3, [r3, #0]
 800d6a8:	2b00      	cmp	r3, #0
 800d6aa:	d101      	bne.n	800d6b0 <prvProcessTimerOrBlockTask+0x50>
 800d6ac:	2301      	movs	r3, #1
 800d6ae:	e000      	b.n	800d6b2 <prvProcessTimerOrBlockTask+0x52>
 800d6b0:	2300      	movs	r3, #0
 800d6b2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800d6b4:	4b0f      	ldr	r3, [pc, #60]	; (800d6f4 <prvProcessTimerOrBlockTask+0x94>)
 800d6b6:	6818      	ldr	r0, [r3, #0]
 800d6b8:	687a      	ldr	r2, [r7, #4]
 800d6ba:	68fb      	ldr	r3, [r7, #12]
 800d6bc:	1ad3      	subs	r3, r2, r3
 800d6be:	683a      	ldr	r2, [r7, #0]
 800d6c0:	4619      	mov	r1, r3
 800d6c2:	f7fe ff59 	bl	800c578 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800d6c6:	f7ff f9fb 	bl	800cac0 <xTaskResumeAll>
 800d6ca:	4603      	mov	r3, r0
 800d6cc:	2b00      	cmp	r3, #0
 800d6ce:	d10a      	bne.n	800d6e6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800d6d0:	4b09      	ldr	r3, [pc, #36]	; (800d6f8 <prvProcessTimerOrBlockTask+0x98>)
 800d6d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d6d6:	601a      	str	r2, [r3, #0]
 800d6d8:	f3bf 8f4f 	dsb	sy
 800d6dc:	f3bf 8f6f 	isb	sy
}
 800d6e0:	e001      	b.n	800d6e6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800d6e2:	f7ff f9ed 	bl	800cac0 <xTaskResumeAll>
}
 800d6e6:	bf00      	nop
 800d6e8:	3710      	adds	r7, #16
 800d6ea:	46bd      	mov	sp, r7
 800d6ec:	bd80      	pop	{r7, pc}
 800d6ee:	bf00      	nop
 800d6f0:	2000111c 	.word	0x2000111c
 800d6f4:	20001120 	.word	0x20001120
 800d6f8:	e000ed04 	.word	0xe000ed04

0800d6fc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800d6fc:	b480      	push	{r7}
 800d6fe:	b085      	sub	sp, #20
 800d700:	af00      	add	r7, sp, #0
 800d702:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800d704:	4b0e      	ldr	r3, [pc, #56]	; (800d740 <prvGetNextExpireTime+0x44>)
 800d706:	681b      	ldr	r3, [r3, #0]
 800d708:	681b      	ldr	r3, [r3, #0]
 800d70a:	2b00      	cmp	r3, #0
 800d70c:	d101      	bne.n	800d712 <prvGetNextExpireTime+0x16>
 800d70e:	2201      	movs	r2, #1
 800d710:	e000      	b.n	800d714 <prvGetNextExpireTime+0x18>
 800d712:	2200      	movs	r2, #0
 800d714:	687b      	ldr	r3, [r7, #4]
 800d716:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	681b      	ldr	r3, [r3, #0]
 800d71c:	2b00      	cmp	r3, #0
 800d71e:	d105      	bne.n	800d72c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d720:	4b07      	ldr	r3, [pc, #28]	; (800d740 <prvGetNextExpireTime+0x44>)
 800d722:	681b      	ldr	r3, [r3, #0]
 800d724:	68db      	ldr	r3, [r3, #12]
 800d726:	681b      	ldr	r3, [r3, #0]
 800d728:	60fb      	str	r3, [r7, #12]
 800d72a:	e001      	b.n	800d730 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800d72c:	2300      	movs	r3, #0
 800d72e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800d730:	68fb      	ldr	r3, [r7, #12]
}
 800d732:	4618      	mov	r0, r3
 800d734:	3714      	adds	r7, #20
 800d736:	46bd      	mov	sp, r7
 800d738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d73c:	4770      	bx	lr
 800d73e:	bf00      	nop
 800d740:	20001118 	.word	0x20001118

0800d744 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800d744:	b580      	push	{r7, lr}
 800d746:	b084      	sub	sp, #16
 800d748:	af00      	add	r7, sp, #0
 800d74a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800d74c:	f7ff fa56 	bl	800cbfc <xTaskGetTickCount>
 800d750:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800d752:	4b0b      	ldr	r3, [pc, #44]	; (800d780 <prvSampleTimeNow+0x3c>)
 800d754:	681b      	ldr	r3, [r3, #0]
 800d756:	68fa      	ldr	r2, [r7, #12]
 800d758:	429a      	cmp	r2, r3
 800d75a:	d205      	bcs.n	800d768 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800d75c:	f000 f936 	bl	800d9cc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800d760:	687b      	ldr	r3, [r7, #4]
 800d762:	2201      	movs	r2, #1
 800d764:	601a      	str	r2, [r3, #0]
 800d766:	e002      	b.n	800d76e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800d768:	687b      	ldr	r3, [r7, #4]
 800d76a:	2200      	movs	r2, #0
 800d76c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800d76e:	4a04      	ldr	r2, [pc, #16]	; (800d780 <prvSampleTimeNow+0x3c>)
 800d770:	68fb      	ldr	r3, [r7, #12]
 800d772:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800d774:	68fb      	ldr	r3, [r7, #12]
}
 800d776:	4618      	mov	r0, r3
 800d778:	3710      	adds	r7, #16
 800d77a:	46bd      	mov	sp, r7
 800d77c:	bd80      	pop	{r7, pc}
 800d77e:	bf00      	nop
 800d780:	20001128 	.word	0x20001128

0800d784 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800d784:	b580      	push	{r7, lr}
 800d786:	b086      	sub	sp, #24
 800d788:	af00      	add	r7, sp, #0
 800d78a:	60f8      	str	r0, [r7, #12]
 800d78c:	60b9      	str	r1, [r7, #8]
 800d78e:	607a      	str	r2, [r7, #4]
 800d790:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800d792:	2300      	movs	r3, #0
 800d794:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800d796:	68fb      	ldr	r3, [r7, #12]
 800d798:	68ba      	ldr	r2, [r7, #8]
 800d79a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d79c:	68fb      	ldr	r3, [r7, #12]
 800d79e:	68fa      	ldr	r2, [r7, #12]
 800d7a0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800d7a2:	68ba      	ldr	r2, [r7, #8]
 800d7a4:	687b      	ldr	r3, [r7, #4]
 800d7a6:	429a      	cmp	r2, r3
 800d7a8:	d812      	bhi.n	800d7d0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d7aa:	687a      	ldr	r2, [r7, #4]
 800d7ac:	683b      	ldr	r3, [r7, #0]
 800d7ae:	1ad2      	subs	r2, r2, r3
 800d7b0:	68fb      	ldr	r3, [r7, #12]
 800d7b2:	699b      	ldr	r3, [r3, #24]
 800d7b4:	429a      	cmp	r2, r3
 800d7b6:	d302      	bcc.n	800d7be <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800d7b8:	2301      	movs	r3, #1
 800d7ba:	617b      	str	r3, [r7, #20]
 800d7bc:	e01b      	b.n	800d7f6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800d7be:	4b10      	ldr	r3, [pc, #64]	; (800d800 <prvInsertTimerInActiveList+0x7c>)
 800d7c0:	681a      	ldr	r2, [r3, #0]
 800d7c2:	68fb      	ldr	r3, [r7, #12]
 800d7c4:	3304      	adds	r3, #4
 800d7c6:	4619      	mov	r1, r3
 800d7c8:	4610      	mov	r0, r2
 800d7ca:	f7fe f980 	bl	800bace <vListInsert>
 800d7ce:	e012      	b.n	800d7f6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800d7d0:	687a      	ldr	r2, [r7, #4]
 800d7d2:	683b      	ldr	r3, [r7, #0]
 800d7d4:	429a      	cmp	r2, r3
 800d7d6:	d206      	bcs.n	800d7e6 <prvInsertTimerInActiveList+0x62>
 800d7d8:	68ba      	ldr	r2, [r7, #8]
 800d7da:	683b      	ldr	r3, [r7, #0]
 800d7dc:	429a      	cmp	r2, r3
 800d7de:	d302      	bcc.n	800d7e6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800d7e0:	2301      	movs	r3, #1
 800d7e2:	617b      	str	r3, [r7, #20]
 800d7e4:	e007      	b.n	800d7f6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d7e6:	4b07      	ldr	r3, [pc, #28]	; (800d804 <prvInsertTimerInActiveList+0x80>)
 800d7e8:	681a      	ldr	r2, [r3, #0]
 800d7ea:	68fb      	ldr	r3, [r7, #12]
 800d7ec:	3304      	adds	r3, #4
 800d7ee:	4619      	mov	r1, r3
 800d7f0:	4610      	mov	r0, r2
 800d7f2:	f7fe f96c 	bl	800bace <vListInsert>
		}
	}

	return xProcessTimerNow;
 800d7f6:	697b      	ldr	r3, [r7, #20]
}
 800d7f8:	4618      	mov	r0, r3
 800d7fa:	3718      	adds	r7, #24
 800d7fc:	46bd      	mov	sp, r7
 800d7fe:	bd80      	pop	{r7, pc}
 800d800:	2000111c 	.word	0x2000111c
 800d804:	20001118 	.word	0x20001118

0800d808 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800d808:	b580      	push	{r7, lr}
 800d80a:	b08e      	sub	sp, #56	; 0x38
 800d80c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d80e:	e0ca      	b.n	800d9a6 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800d810:	687b      	ldr	r3, [r7, #4]
 800d812:	2b00      	cmp	r3, #0
 800d814:	da18      	bge.n	800d848 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800d816:	1d3b      	adds	r3, r7, #4
 800d818:	3304      	adds	r3, #4
 800d81a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800d81c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d81e:	2b00      	cmp	r3, #0
 800d820:	d10a      	bne.n	800d838 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800d822:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d826:	f383 8811 	msr	BASEPRI, r3
 800d82a:	f3bf 8f6f 	isb	sy
 800d82e:	f3bf 8f4f 	dsb	sy
 800d832:	61fb      	str	r3, [r7, #28]
}
 800d834:	bf00      	nop
 800d836:	e7fe      	b.n	800d836 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800d838:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d83a:	681b      	ldr	r3, [r3, #0]
 800d83c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d83e:	6850      	ldr	r0, [r2, #4]
 800d840:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d842:	6892      	ldr	r2, [r2, #8]
 800d844:	4611      	mov	r1, r2
 800d846:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800d848:	687b      	ldr	r3, [r7, #4]
 800d84a:	2b00      	cmp	r3, #0
 800d84c:	f2c0 80aa 	blt.w	800d9a4 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800d850:	68fb      	ldr	r3, [r7, #12]
 800d852:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800d854:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d856:	695b      	ldr	r3, [r3, #20]
 800d858:	2b00      	cmp	r3, #0
 800d85a:	d004      	beq.n	800d866 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d85c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d85e:	3304      	adds	r3, #4
 800d860:	4618      	mov	r0, r3
 800d862:	f7fe f96d 	bl	800bb40 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d866:	463b      	mov	r3, r7
 800d868:	4618      	mov	r0, r3
 800d86a:	f7ff ff6b 	bl	800d744 <prvSampleTimeNow>
 800d86e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800d870:	687b      	ldr	r3, [r7, #4]
 800d872:	2b09      	cmp	r3, #9
 800d874:	f200 8097 	bhi.w	800d9a6 <prvProcessReceivedCommands+0x19e>
 800d878:	a201      	add	r2, pc, #4	; (adr r2, 800d880 <prvProcessReceivedCommands+0x78>)
 800d87a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d87e:	bf00      	nop
 800d880:	0800d8a9 	.word	0x0800d8a9
 800d884:	0800d8a9 	.word	0x0800d8a9
 800d888:	0800d8a9 	.word	0x0800d8a9
 800d88c:	0800d91d 	.word	0x0800d91d
 800d890:	0800d931 	.word	0x0800d931
 800d894:	0800d97b 	.word	0x0800d97b
 800d898:	0800d8a9 	.word	0x0800d8a9
 800d89c:	0800d8a9 	.word	0x0800d8a9
 800d8a0:	0800d91d 	.word	0x0800d91d
 800d8a4:	0800d931 	.word	0x0800d931
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d8a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d8aa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d8ae:	f043 0301 	orr.w	r3, r3, #1
 800d8b2:	b2da      	uxtb	r2, r3
 800d8b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d8b6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800d8ba:	68ba      	ldr	r2, [r7, #8]
 800d8bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d8be:	699b      	ldr	r3, [r3, #24]
 800d8c0:	18d1      	adds	r1, r2, r3
 800d8c2:	68bb      	ldr	r3, [r7, #8]
 800d8c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d8c6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d8c8:	f7ff ff5c 	bl	800d784 <prvInsertTimerInActiveList>
 800d8cc:	4603      	mov	r3, r0
 800d8ce:	2b00      	cmp	r3, #0
 800d8d0:	d069      	beq.n	800d9a6 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d8d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d8d4:	6a1b      	ldr	r3, [r3, #32]
 800d8d6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d8d8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d8da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d8dc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d8e0:	f003 0304 	and.w	r3, r3, #4
 800d8e4:	2b00      	cmp	r3, #0
 800d8e6:	d05e      	beq.n	800d9a6 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800d8e8:	68ba      	ldr	r2, [r7, #8]
 800d8ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d8ec:	699b      	ldr	r3, [r3, #24]
 800d8ee:	441a      	add	r2, r3
 800d8f0:	2300      	movs	r3, #0
 800d8f2:	9300      	str	r3, [sp, #0]
 800d8f4:	2300      	movs	r3, #0
 800d8f6:	2100      	movs	r1, #0
 800d8f8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d8fa:	f7ff fe05 	bl	800d508 <xTimerGenericCommand>
 800d8fe:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800d900:	6a3b      	ldr	r3, [r7, #32]
 800d902:	2b00      	cmp	r3, #0
 800d904:	d14f      	bne.n	800d9a6 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800d906:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d90a:	f383 8811 	msr	BASEPRI, r3
 800d90e:	f3bf 8f6f 	isb	sy
 800d912:	f3bf 8f4f 	dsb	sy
 800d916:	61bb      	str	r3, [r7, #24]
}
 800d918:	bf00      	nop
 800d91a:	e7fe      	b.n	800d91a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d91c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d91e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d922:	f023 0301 	bic.w	r3, r3, #1
 800d926:	b2da      	uxtb	r2, r3
 800d928:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d92a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800d92e:	e03a      	b.n	800d9a6 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d930:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d932:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d936:	f043 0301 	orr.w	r3, r3, #1
 800d93a:	b2da      	uxtb	r2, r3
 800d93c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d93e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800d942:	68ba      	ldr	r2, [r7, #8]
 800d944:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d946:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800d948:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d94a:	699b      	ldr	r3, [r3, #24]
 800d94c:	2b00      	cmp	r3, #0
 800d94e:	d10a      	bne.n	800d966 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800d950:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d954:	f383 8811 	msr	BASEPRI, r3
 800d958:	f3bf 8f6f 	isb	sy
 800d95c:	f3bf 8f4f 	dsb	sy
 800d960:	617b      	str	r3, [r7, #20]
}
 800d962:	bf00      	nop
 800d964:	e7fe      	b.n	800d964 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800d966:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d968:	699a      	ldr	r2, [r3, #24]
 800d96a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d96c:	18d1      	adds	r1, r2, r3
 800d96e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d970:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d972:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d974:	f7ff ff06 	bl	800d784 <prvInsertTimerInActiveList>
					break;
 800d978:	e015      	b.n	800d9a6 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800d97a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d97c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d980:	f003 0302 	and.w	r3, r3, #2
 800d984:	2b00      	cmp	r3, #0
 800d986:	d103      	bne.n	800d990 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800d988:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d98a:	f000 fbe1 	bl	800e150 <vPortFree>
 800d98e:	e00a      	b.n	800d9a6 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d990:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d992:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d996:	f023 0301 	bic.w	r3, r3, #1
 800d99a:	b2da      	uxtb	r2, r3
 800d99c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d99e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800d9a2:	e000      	b.n	800d9a6 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800d9a4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d9a6:	4b08      	ldr	r3, [pc, #32]	; (800d9c8 <prvProcessReceivedCommands+0x1c0>)
 800d9a8:	681b      	ldr	r3, [r3, #0]
 800d9aa:	1d39      	adds	r1, r7, #4
 800d9ac:	2200      	movs	r2, #0
 800d9ae:	4618      	mov	r0, r3
 800d9b0:	f7fe fbc8 	bl	800c144 <xQueueReceive>
 800d9b4:	4603      	mov	r3, r0
 800d9b6:	2b00      	cmp	r3, #0
 800d9b8:	f47f af2a 	bne.w	800d810 <prvProcessReceivedCommands+0x8>
	}
}
 800d9bc:	bf00      	nop
 800d9be:	bf00      	nop
 800d9c0:	3730      	adds	r7, #48	; 0x30
 800d9c2:	46bd      	mov	sp, r7
 800d9c4:	bd80      	pop	{r7, pc}
 800d9c6:	bf00      	nop
 800d9c8:	20001120 	.word	0x20001120

0800d9cc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800d9cc:	b580      	push	{r7, lr}
 800d9ce:	b088      	sub	sp, #32
 800d9d0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d9d2:	e048      	b.n	800da66 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d9d4:	4b2d      	ldr	r3, [pc, #180]	; (800da8c <prvSwitchTimerLists+0xc0>)
 800d9d6:	681b      	ldr	r3, [r3, #0]
 800d9d8:	68db      	ldr	r3, [r3, #12]
 800d9da:	681b      	ldr	r3, [r3, #0]
 800d9dc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d9de:	4b2b      	ldr	r3, [pc, #172]	; (800da8c <prvSwitchTimerLists+0xc0>)
 800d9e0:	681b      	ldr	r3, [r3, #0]
 800d9e2:	68db      	ldr	r3, [r3, #12]
 800d9e4:	68db      	ldr	r3, [r3, #12]
 800d9e6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d9e8:	68fb      	ldr	r3, [r7, #12]
 800d9ea:	3304      	adds	r3, #4
 800d9ec:	4618      	mov	r0, r3
 800d9ee:	f7fe f8a7 	bl	800bb40 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d9f2:	68fb      	ldr	r3, [r7, #12]
 800d9f4:	6a1b      	ldr	r3, [r3, #32]
 800d9f6:	68f8      	ldr	r0, [r7, #12]
 800d9f8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d9fa:	68fb      	ldr	r3, [r7, #12]
 800d9fc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800da00:	f003 0304 	and.w	r3, r3, #4
 800da04:	2b00      	cmp	r3, #0
 800da06:	d02e      	beq.n	800da66 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800da08:	68fb      	ldr	r3, [r7, #12]
 800da0a:	699b      	ldr	r3, [r3, #24]
 800da0c:	693a      	ldr	r2, [r7, #16]
 800da0e:	4413      	add	r3, r2
 800da10:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800da12:	68ba      	ldr	r2, [r7, #8]
 800da14:	693b      	ldr	r3, [r7, #16]
 800da16:	429a      	cmp	r2, r3
 800da18:	d90e      	bls.n	800da38 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800da1a:	68fb      	ldr	r3, [r7, #12]
 800da1c:	68ba      	ldr	r2, [r7, #8]
 800da1e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800da20:	68fb      	ldr	r3, [r7, #12]
 800da22:	68fa      	ldr	r2, [r7, #12]
 800da24:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800da26:	4b19      	ldr	r3, [pc, #100]	; (800da8c <prvSwitchTimerLists+0xc0>)
 800da28:	681a      	ldr	r2, [r3, #0]
 800da2a:	68fb      	ldr	r3, [r7, #12]
 800da2c:	3304      	adds	r3, #4
 800da2e:	4619      	mov	r1, r3
 800da30:	4610      	mov	r0, r2
 800da32:	f7fe f84c 	bl	800bace <vListInsert>
 800da36:	e016      	b.n	800da66 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800da38:	2300      	movs	r3, #0
 800da3a:	9300      	str	r3, [sp, #0]
 800da3c:	2300      	movs	r3, #0
 800da3e:	693a      	ldr	r2, [r7, #16]
 800da40:	2100      	movs	r1, #0
 800da42:	68f8      	ldr	r0, [r7, #12]
 800da44:	f7ff fd60 	bl	800d508 <xTimerGenericCommand>
 800da48:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800da4a:	687b      	ldr	r3, [r7, #4]
 800da4c:	2b00      	cmp	r3, #0
 800da4e:	d10a      	bne.n	800da66 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800da50:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da54:	f383 8811 	msr	BASEPRI, r3
 800da58:	f3bf 8f6f 	isb	sy
 800da5c:	f3bf 8f4f 	dsb	sy
 800da60:	603b      	str	r3, [r7, #0]
}
 800da62:	bf00      	nop
 800da64:	e7fe      	b.n	800da64 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800da66:	4b09      	ldr	r3, [pc, #36]	; (800da8c <prvSwitchTimerLists+0xc0>)
 800da68:	681b      	ldr	r3, [r3, #0]
 800da6a:	681b      	ldr	r3, [r3, #0]
 800da6c:	2b00      	cmp	r3, #0
 800da6e:	d1b1      	bne.n	800d9d4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800da70:	4b06      	ldr	r3, [pc, #24]	; (800da8c <prvSwitchTimerLists+0xc0>)
 800da72:	681b      	ldr	r3, [r3, #0]
 800da74:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800da76:	4b06      	ldr	r3, [pc, #24]	; (800da90 <prvSwitchTimerLists+0xc4>)
 800da78:	681b      	ldr	r3, [r3, #0]
 800da7a:	4a04      	ldr	r2, [pc, #16]	; (800da8c <prvSwitchTimerLists+0xc0>)
 800da7c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800da7e:	4a04      	ldr	r2, [pc, #16]	; (800da90 <prvSwitchTimerLists+0xc4>)
 800da80:	697b      	ldr	r3, [r7, #20]
 800da82:	6013      	str	r3, [r2, #0]
}
 800da84:	bf00      	nop
 800da86:	3718      	adds	r7, #24
 800da88:	46bd      	mov	sp, r7
 800da8a:	bd80      	pop	{r7, pc}
 800da8c:	20001118 	.word	0x20001118
 800da90:	2000111c 	.word	0x2000111c

0800da94 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800da94:	b580      	push	{r7, lr}
 800da96:	b082      	sub	sp, #8
 800da98:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800da9a:	f000 f96b 	bl	800dd74 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800da9e:	4b15      	ldr	r3, [pc, #84]	; (800daf4 <prvCheckForValidListAndQueue+0x60>)
 800daa0:	681b      	ldr	r3, [r3, #0]
 800daa2:	2b00      	cmp	r3, #0
 800daa4:	d120      	bne.n	800dae8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800daa6:	4814      	ldr	r0, [pc, #80]	; (800daf8 <prvCheckForValidListAndQueue+0x64>)
 800daa8:	f7fd ffc0 	bl	800ba2c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800daac:	4813      	ldr	r0, [pc, #76]	; (800dafc <prvCheckForValidListAndQueue+0x68>)
 800daae:	f7fd ffbd 	bl	800ba2c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800dab2:	4b13      	ldr	r3, [pc, #76]	; (800db00 <prvCheckForValidListAndQueue+0x6c>)
 800dab4:	4a10      	ldr	r2, [pc, #64]	; (800daf8 <prvCheckForValidListAndQueue+0x64>)
 800dab6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800dab8:	4b12      	ldr	r3, [pc, #72]	; (800db04 <prvCheckForValidListAndQueue+0x70>)
 800daba:	4a10      	ldr	r2, [pc, #64]	; (800dafc <prvCheckForValidListAndQueue+0x68>)
 800dabc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800dabe:	2300      	movs	r3, #0
 800dac0:	9300      	str	r3, [sp, #0]
 800dac2:	4b11      	ldr	r3, [pc, #68]	; (800db08 <prvCheckForValidListAndQueue+0x74>)
 800dac4:	4a11      	ldr	r2, [pc, #68]	; (800db0c <prvCheckForValidListAndQueue+0x78>)
 800dac6:	2110      	movs	r1, #16
 800dac8:	200a      	movs	r0, #10
 800daca:	f7fe f8cb 	bl	800bc64 <xQueueGenericCreateStatic>
 800dace:	4603      	mov	r3, r0
 800dad0:	4a08      	ldr	r2, [pc, #32]	; (800daf4 <prvCheckForValidListAndQueue+0x60>)
 800dad2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800dad4:	4b07      	ldr	r3, [pc, #28]	; (800daf4 <prvCheckForValidListAndQueue+0x60>)
 800dad6:	681b      	ldr	r3, [r3, #0]
 800dad8:	2b00      	cmp	r3, #0
 800dada:	d005      	beq.n	800dae8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800dadc:	4b05      	ldr	r3, [pc, #20]	; (800daf4 <prvCheckForValidListAndQueue+0x60>)
 800dade:	681b      	ldr	r3, [r3, #0]
 800dae0:	490b      	ldr	r1, [pc, #44]	; (800db10 <prvCheckForValidListAndQueue+0x7c>)
 800dae2:	4618      	mov	r0, r3
 800dae4:	f7fe fd1e 	bl	800c524 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800dae8:	f000 f974 	bl	800ddd4 <vPortExitCritical>
}
 800daec:	bf00      	nop
 800daee:	46bd      	mov	sp, r7
 800daf0:	bd80      	pop	{r7, pc}
 800daf2:	bf00      	nop
 800daf4:	20001120 	.word	0x20001120
 800daf8:	200010f0 	.word	0x200010f0
 800dafc:	20001104 	.word	0x20001104
 800db00:	20001118 	.word	0x20001118
 800db04:	2000111c 	.word	0x2000111c
 800db08:	200011cc 	.word	0x200011cc
 800db0c:	2000112c 	.word	0x2000112c
 800db10:	0800fad4 	.word	0x0800fad4

0800db14 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800db14:	b480      	push	{r7}
 800db16:	b085      	sub	sp, #20
 800db18:	af00      	add	r7, sp, #0
 800db1a:	60f8      	str	r0, [r7, #12]
 800db1c:	60b9      	str	r1, [r7, #8]
 800db1e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800db20:	68fb      	ldr	r3, [r7, #12]
 800db22:	3b04      	subs	r3, #4
 800db24:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800db26:	68fb      	ldr	r3, [r7, #12]
 800db28:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800db2c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800db2e:	68fb      	ldr	r3, [r7, #12]
 800db30:	3b04      	subs	r3, #4
 800db32:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800db34:	68bb      	ldr	r3, [r7, #8]
 800db36:	f023 0201 	bic.w	r2, r3, #1
 800db3a:	68fb      	ldr	r3, [r7, #12]
 800db3c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800db3e:	68fb      	ldr	r3, [r7, #12]
 800db40:	3b04      	subs	r3, #4
 800db42:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800db44:	4a0c      	ldr	r2, [pc, #48]	; (800db78 <pxPortInitialiseStack+0x64>)
 800db46:	68fb      	ldr	r3, [r7, #12]
 800db48:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800db4a:	68fb      	ldr	r3, [r7, #12]
 800db4c:	3b14      	subs	r3, #20
 800db4e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800db50:	687a      	ldr	r2, [r7, #4]
 800db52:	68fb      	ldr	r3, [r7, #12]
 800db54:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800db56:	68fb      	ldr	r3, [r7, #12]
 800db58:	3b04      	subs	r3, #4
 800db5a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800db5c:	68fb      	ldr	r3, [r7, #12]
 800db5e:	f06f 0202 	mvn.w	r2, #2
 800db62:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800db64:	68fb      	ldr	r3, [r7, #12]
 800db66:	3b20      	subs	r3, #32
 800db68:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800db6a:	68fb      	ldr	r3, [r7, #12]
}
 800db6c:	4618      	mov	r0, r3
 800db6e:	3714      	adds	r7, #20
 800db70:	46bd      	mov	sp, r7
 800db72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db76:	4770      	bx	lr
 800db78:	0800db7d 	.word	0x0800db7d

0800db7c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800db7c:	b480      	push	{r7}
 800db7e:	b085      	sub	sp, #20
 800db80:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800db82:	2300      	movs	r3, #0
 800db84:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800db86:	4b12      	ldr	r3, [pc, #72]	; (800dbd0 <prvTaskExitError+0x54>)
 800db88:	681b      	ldr	r3, [r3, #0]
 800db8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800db8e:	d00a      	beq.n	800dba6 <prvTaskExitError+0x2a>
	__asm volatile
 800db90:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db94:	f383 8811 	msr	BASEPRI, r3
 800db98:	f3bf 8f6f 	isb	sy
 800db9c:	f3bf 8f4f 	dsb	sy
 800dba0:	60fb      	str	r3, [r7, #12]
}
 800dba2:	bf00      	nop
 800dba4:	e7fe      	b.n	800dba4 <prvTaskExitError+0x28>
	__asm volatile
 800dba6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dbaa:	f383 8811 	msr	BASEPRI, r3
 800dbae:	f3bf 8f6f 	isb	sy
 800dbb2:	f3bf 8f4f 	dsb	sy
 800dbb6:	60bb      	str	r3, [r7, #8]
}
 800dbb8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800dbba:	bf00      	nop
 800dbbc:	687b      	ldr	r3, [r7, #4]
 800dbbe:	2b00      	cmp	r3, #0
 800dbc0:	d0fc      	beq.n	800dbbc <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800dbc2:	bf00      	nop
 800dbc4:	bf00      	nop
 800dbc6:	3714      	adds	r7, #20
 800dbc8:	46bd      	mov	sp, r7
 800dbca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbce:	4770      	bx	lr
 800dbd0:	200000fc 	.word	0x200000fc
	...

0800dbe0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800dbe0:	4b07      	ldr	r3, [pc, #28]	; (800dc00 <pxCurrentTCBConst2>)
 800dbe2:	6819      	ldr	r1, [r3, #0]
 800dbe4:	6808      	ldr	r0, [r1, #0]
 800dbe6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dbea:	f380 8809 	msr	PSP, r0
 800dbee:	f3bf 8f6f 	isb	sy
 800dbf2:	f04f 0000 	mov.w	r0, #0
 800dbf6:	f380 8811 	msr	BASEPRI, r0
 800dbfa:	4770      	bx	lr
 800dbfc:	f3af 8000 	nop.w

0800dc00 <pxCurrentTCBConst2>:
 800dc00:	20000be8 	.word	0x20000be8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800dc04:	bf00      	nop
 800dc06:	bf00      	nop

0800dc08 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800dc08:	4808      	ldr	r0, [pc, #32]	; (800dc2c <prvPortStartFirstTask+0x24>)
 800dc0a:	6800      	ldr	r0, [r0, #0]
 800dc0c:	6800      	ldr	r0, [r0, #0]
 800dc0e:	f380 8808 	msr	MSP, r0
 800dc12:	f04f 0000 	mov.w	r0, #0
 800dc16:	f380 8814 	msr	CONTROL, r0
 800dc1a:	b662      	cpsie	i
 800dc1c:	b661      	cpsie	f
 800dc1e:	f3bf 8f4f 	dsb	sy
 800dc22:	f3bf 8f6f 	isb	sy
 800dc26:	df00      	svc	0
 800dc28:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800dc2a:	bf00      	nop
 800dc2c:	e000ed08 	.word	0xe000ed08

0800dc30 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800dc30:	b580      	push	{r7, lr}
 800dc32:	b086      	sub	sp, #24
 800dc34:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800dc36:	4b46      	ldr	r3, [pc, #280]	; (800dd50 <xPortStartScheduler+0x120>)
 800dc38:	681b      	ldr	r3, [r3, #0]
 800dc3a:	4a46      	ldr	r2, [pc, #280]	; (800dd54 <xPortStartScheduler+0x124>)
 800dc3c:	4293      	cmp	r3, r2
 800dc3e:	d10a      	bne.n	800dc56 <xPortStartScheduler+0x26>
	__asm volatile
 800dc40:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc44:	f383 8811 	msr	BASEPRI, r3
 800dc48:	f3bf 8f6f 	isb	sy
 800dc4c:	f3bf 8f4f 	dsb	sy
 800dc50:	613b      	str	r3, [r7, #16]
}
 800dc52:	bf00      	nop
 800dc54:	e7fe      	b.n	800dc54 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800dc56:	4b3e      	ldr	r3, [pc, #248]	; (800dd50 <xPortStartScheduler+0x120>)
 800dc58:	681b      	ldr	r3, [r3, #0]
 800dc5a:	4a3f      	ldr	r2, [pc, #252]	; (800dd58 <xPortStartScheduler+0x128>)
 800dc5c:	4293      	cmp	r3, r2
 800dc5e:	d10a      	bne.n	800dc76 <xPortStartScheduler+0x46>
	__asm volatile
 800dc60:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc64:	f383 8811 	msr	BASEPRI, r3
 800dc68:	f3bf 8f6f 	isb	sy
 800dc6c:	f3bf 8f4f 	dsb	sy
 800dc70:	60fb      	str	r3, [r7, #12]
}
 800dc72:	bf00      	nop
 800dc74:	e7fe      	b.n	800dc74 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800dc76:	4b39      	ldr	r3, [pc, #228]	; (800dd5c <xPortStartScheduler+0x12c>)
 800dc78:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800dc7a:	697b      	ldr	r3, [r7, #20]
 800dc7c:	781b      	ldrb	r3, [r3, #0]
 800dc7e:	b2db      	uxtb	r3, r3
 800dc80:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800dc82:	697b      	ldr	r3, [r7, #20]
 800dc84:	22ff      	movs	r2, #255	; 0xff
 800dc86:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800dc88:	697b      	ldr	r3, [r7, #20]
 800dc8a:	781b      	ldrb	r3, [r3, #0]
 800dc8c:	b2db      	uxtb	r3, r3
 800dc8e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800dc90:	78fb      	ldrb	r3, [r7, #3]
 800dc92:	b2db      	uxtb	r3, r3
 800dc94:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800dc98:	b2da      	uxtb	r2, r3
 800dc9a:	4b31      	ldr	r3, [pc, #196]	; (800dd60 <xPortStartScheduler+0x130>)
 800dc9c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800dc9e:	4b31      	ldr	r3, [pc, #196]	; (800dd64 <xPortStartScheduler+0x134>)
 800dca0:	2207      	movs	r2, #7
 800dca2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800dca4:	e009      	b.n	800dcba <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800dca6:	4b2f      	ldr	r3, [pc, #188]	; (800dd64 <xPortStartScheduler+0x134>)
 800dca8:	681b      	ldr	r3, [r3, #0]
 800dcaa:	3b01      	subs	r3, #1
 800dcac:	4a2d      	ldr	r2, [pc, #180]	; (800dd64 <xPortStartScheduler+0x134>)
 800dcae:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800dcb0:	78fb      	ldrb	r3, [r7, #3]
 800dcb2:	b2db      	uxtb	r3, r3
 800dcb4:	005b      	lsls	r3, r3, #1
 800dcb6:	b2db      	uxtb	r3, r3
 800dcb8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800dcba:	78fb      	ldrb	r3, [r7, #3]
 800dcbc:	b2db      	uxtb	r3, r3
 800dcbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dcc2:	2b80      	cmp	r3, #128	; 0x80
 800dcc4:	d0ef      	beq.n	800dca6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800dcc6:	4b27      	ldr	r3, [pc, #156]	; (800dd64 <xPortStartScheduler+0x134>)
 800dcc8:	681b      	ldr	r3, [r3, #0]
 800dcca:	f1c3 0307 	rsb	r3, r3, #7
 800dcce:	2b04      	cmp	r3, #4
 800dcd0:	d00a      	beq.n	800dce8 <xPortStartScheduler+0xb8>
	__asm volatile
 800dcd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dcd6:	f383 8811 	msr	BASEPRI, r3
 800dcda:	f3bf 8f6f 	isb	sy
 800dcde:	f3bf 8f4f 	dsb	sy
 800dce2:	60bb      	str	r3, [r7, #8]
}
 800dce4:	bf00      	nop
 800dce6:	e7fe      	b.n	800dce6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800dce8:	4b1e      	ldr	r3, [pc, #120]	; (800dd64 <xPortStartScheduler+0x134>)
 800dcea:	681b      	ldr	r3, [r3, #0]
 800dcec:	021b      	lsls	r3, r3, #8
 800dcee:	4a1d      	ldr	r2, [pc, #116]	; (800dd64 <xPortStartScheduler+0x134>)
 800dcf0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800dcf2:	4b1c      	ldr	r3, [pc, #112]	; (800dd64 <xPortStartScheduler+0x134>)
 800dcf4:	681b      	ldr	r3, [r3, #0]
 800dcf6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800dcfa:	4a1a      	ldr	r2, [pc, #104]	; (800dd64 <xPortStartScheduler+0x134>)
 800dcfc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	b2da      	uxtb	r2, r3
 800dd02:	697b      	ldr	r3, [r7, #20]
 800dd04:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800dd06:	4b18      	ldr	r3, [pc, #96]	; (800dd68 <xPortStartScheduler+0x138>)
 800dd08:	681b      	ldr	r3, [r3, #0]
 800dd0a:	4a17      	ldr	r2, [pc, #92]	; (800dd68 <xPortStartScheduler+0x138>)
 800dd0c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800dd10:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800dd12:	4b15      	ldr	r3, [pc, #84]	; (800dd68 <xPortStartScheduler+0x138>)
 800dd14:	681b      	ldr	r3, [r3, #0]
 800dd16:	4a14      	ldr	r2, [pc, #80]	; (800dd68 <xPortStartScheduler+0x138>)
 800dd18:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800dd1c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800dd1e:	f000 f8dd 	bl	800dedc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800dd22:	4b12      	ldr	r3, [pc, #72]	; (800dd6c <xPortStartScheduler+0x13c>)
 800dd24:	2200      	movs	r2, #0
 800dd26:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800dd28:	f000 f8fc 	bl	800df24 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800dd2c:	4b10      	ldr	r3, [pc, #64]	; (800dd70 <xPortStartScheduler+0x140>)
 800dd2e:	681b      	ldr	r3, [r3, #0]
 800dd30:	4a0f      	ldr	r2, [pc, #60]	; (800dd70 <xPortStartScheduler+0x140>)
 800dd32:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800dd36:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800dd38:	f7ff ff66 	bl	800dc08 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800dd3c:	f7ff f828 	bl	800cd90 <vTaskSwitchContext>
	prvTaskExitError();
 800dd40:	f7ff ff1c 	bl	800db7c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800dd44:	2300      	movs	r3, #0
}
 800dd46:	4618      	mov	r0, r3
 800dd48:	3718      	adds	r7, #24
 800dd4a:	46bd      	mov	sp, r7
 800dd4c:	bd80      	pop	{r7, pc}
 800dd4e:	bf00      	nop
 800dd50:	e000ed00 	.word	0xe000ed00
 800dd54:	410fc271 	.word	0x410fc271
 800dd58:	410fc270 	.word	0x410fc270
 800dd5c:	e000e400 	.word	0xe000e400
 800dd60:	2000121c 	.word	0x2000121c
 800dd64:	20001220 	.word	0x20001220
 800dd68:	e000ed20 	.word	0xe000ed20
 800dd6c:	200000fc 	.word	0x200000fc
 800dd70:	e000ef34 	.word	0xe000ef34

0800dd74 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800dd74:	b480      	push	{r7}
 800dd76:	b083      	sub	sp, #12
 800dd78:	af00      	add	r7, sp, #0
	__asm volatile
 800dd7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd7e:	f383 8811 	msr	BASEPRI, r3
 800dd82:	f3bf 8f6f 	isb	sy
 800dd86:	f3bf 8f4f 	dsb	sy
 800dd8a:	607b      	str	r3, [r7, #4]
}
 800dd8c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800dd8e:	4b0f      	ldr	r3, [pc, #60]	; (800ddcc <vPortEnterCritical+0x58>)
 800dd90:	681b      	ldr	r3, [r3, #0]
 800dd92:	3301      	adds	r3, #1
 800dd94:	4a0d      	ldr	r2, [pc, #52]	; (800ddcc <vPortEnterCritical+0x58>)
 800dd96:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800dd98:	4b0c      	ldr	r3, [pc, #48]	; (800ddcc <vPortEnterCritical+0x58>)
 800dd9a:	681b      	ldr	r3, [r3, #0]
 800dd9c:	2b01      	cmp	r3, #1
 800dd9e:	d10f      	bne.n	800ddc0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800dda0:	4b0b      	ldr	r3, [pc, #44]	; (800ddd0 <vPortEnterCritical+0x5c>)
 800dda2:	681b      	ldr	r3, [r3, #0]
 800dda4:	b2db      	uxtb	r3, r3
 800dda6:	2b00      	cmp	r3, #0
 800dda8:	d00a      	beq.n	800ddc0 <vPortEnterCritical+0x4c>
	__asm volatile
 800ddaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ddae:	f383 8811 	msr	BASEPRI, r3
 800ddb2:	f3bf 8f6f 	isb	sy
 800ddb6:	f3bf 8f4f 	dsb	sy
 800ddba:	603b      	str	r3, [r7, #0]
}
 800ddbc:	bf00      	nop
 800ddbe:	e7fe      	b.n	800ddbe <vPortEnterCritical+0x4a>
	}
}
 800ddc0:	bf00      	nop
 800ddc2:	370c      	adds	r7, #12
 800ddc4:	46bd      	mov	sp, r7
 800ddc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddca:	4770      	bx	lr
 800ddcc:	200000fc 	.word	0x200000fc
 800ddd0:	e000ed04 	.word	0xe000ed04

0800ddd4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ddd4:	b480      	push	{r7}
 800ddd6:	b083      	sub	sp, #12
 800ddd8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ddda:	4b12      	ldr	r3, [pc, #72]	; (800de24 <vPortExitCritical+0x50>)
 800dddc:	681b      	ldr	r3, [r3, #0]
 800ddde:	2b00      	cmp	r3, #0
 800dde0:	d10a      	bne.n	800ddf8 <vPortExitCritical+0x24>
	__asm volatile
 800dde2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dde6:	f383 8811 	msr	BASEPRI, r3
 800ddea:	f3bf 8f6f 	isb	sy
 800ddee:	f3bf 8f4f 	dsb	sy
 800ddf2:	607b      	str	r3, [r7, #4]
}
 800ddf4:	bf00      	nop
 800ddf6:	e7fe      	b.n	800ddf6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800ddf8:	4b0a      	ldr	r3, [pc, #40]	; (800de24 <vPortExitCritical+0x50>)
 800ddfa:	681b      	ldr	r3, [r3, #0]
 800ddfc:	3b01      	subs	r3, #1
 800ddfe:	4a09      	ldr	r2, [pc, #36]	; (800de24 <vPortExitCritical+0x50>)
 800de00:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800de02:	4b08      	ldr	r3, [pc, #32]	; (800de24 <vPortExitCritical+0x50>)
 800de04:	681b      	ldr	r3, [r3, #0]
 800de06:	2b00      	cmp	r3, #0
 800de08:	d105      	bne.n	800de16 <vPortExitCritical+0x42>
 800de0a:	2300      	movs	r3, #0
 800de0c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800de0e:	683b      	ldr	r3, [r7, #0]
 800de10:	f383 8811 	msr	BASEPRI, r3
}
 800de14:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800de16:	bf00      	nop
 800de18:	370c      	adds	r7, #12
 800de1a:	46bd      	mov	sp, r7
 800de1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de20:	4770      	bx	lr
 800de22:	bf00      	nop
 800de24:	200000fc 	.word	0x200000fc
	...

0800de30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800de30:	f3ef 8009 	mrs	r0, PSP
 800de34:	f3bf 8f6f 	isb	sy
 800de38:	4b15      	ldr	r3, [pc, #84]	; (800de90 <pxCurrentTCBConst>)
 800de3a:	681a      	ldr	r2, [r3, #0]
 800de3c:	f01e 0f10 	tst.w	lr, #16
 800de40:	bf08      	it	eq
 800de42:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800de46:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de4a:	6010      	str	r0, [r2, #0]
 800de4c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800de50:	f04f 0050 	mov.w	r0, #80	; 0x50
 800de54:	f380 8811 	msr	BASEPRI, r0
 800de58:	f3bf 8f4f 	dsb	sy
 800de5c:	f3bf 8f6f 	isb	sy
 800de60:	f7fe ff96 	bl	800cd90 <vTaskSwitchContext>
 800de64:	f04f 0000 	mov.w	r0, #0
 800de68:	f380 8811 	msr	BASEPRI, r0
 800de6c:	bc09      	pop	{r0, r3}
 800de6e:	6819      	ldr	r1, [r3, #0]
 800de70:	6808      	ldr	r0, [r1, #0]
 800de72:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de76:	f01e 0f10 	tst.w	lr, #16
 800de7a:	bf08      	it	eq
 800de7c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800de80:	f380 8809 	msr	PSP, r0
 800de84:	f3bf 8f6f 	isb	sy
 800de88:	4770      	bx	lr
 800de8a:	bf00      	nop
 800de8c:	f3af 8000 	nop.w

0800de90 <pxCurrentTCBConst>:
 800de90:	20000be8 	.word	0x20000be8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800de94:	bf00      	nop
 800de96:	bf00      	nop

0800de98 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800de98:	b580      	push	{r7, lr}
 800de9a:	b082      	sub	sp, #8
 800de9c:	af00      	add	r7, sp, #0
	__asm volatile
 800de9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dea2:	f383 8811 	msr	BASEPRI, r3
 800dea6:	f3bf 8f6f 	isb	sy
 800deaa:	f3bf 8f4f 	dsb	sy
 800deae:	607b      	str	r3, [r7, #4]
}
 800deb0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800deb2:	f7fe feb3 	bl	800cc1c <xTaskIncrementTick>
 800deb6:	4603      	mov	r3, r0
 800deb8:	2b00      	cmp	r3, #0
 800deba:	d003      	beq.n	800dec4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800debc:	4b06      	ldr	r3, [pc, #24]	; (800ded8 <xPortSysTickHandler+0x40>)
 800debe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dec2:	601a      	str	r2, [r3, #0]
 800dec4:	2300      	movs	r3, #0
 800dec6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800dec8:	683b      	ldr	r3, [r7, #0]
 800deca:	f383 8811 	msr	BASEPRI, r3
}
 800dece:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800ded0:	bf00      	nop
 800ded2:	3708      	adds	r7, #8
 800ded4:	46bd      	mov	sp, r7
 800ded6:	bd80      	pop	{r7, pc}
 800ded8:	e000ed04 	.word	0xe000ed04

0800dedc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800dedc:	b480      	push	{r7}
 800dede:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800dee0:	4b0b      	ldr	r3, [pc, #44]	; (800df10 <vPortSetupTimerInterrupt+0x34>)
 800dee2:	2200      	movs	r2, #0
 800dee4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800dee6:	4b0b      	ldr	r3, [pc, #44]	; (800df14 <vPortSetupTimerInterrupt+0x38>)
 800dee8:	2200      	movs	r2, #0
 800deea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800deec:	4b0a      	ldr	r3, [pc, #40]	; (800df18 <vPortSetupTimerInterrupt+0x3c>)
 800deee:	681b      	ldr	r3, [r3, #0]
 800def0:	4a0a      	ldr	r2, [pc, #40]	; (800df1c <vPortSetupTimerInterrupt+0x40>)
 800def2:	fba2 2303 	umull	r2, r3, r2, r3
 800def6:	099b      	lsrs	r3, r3, #6
 800def8:	4a09      	ldr	r2, [pc, #36]	; (800df20 <vPortSetupTimerInterrupt+0x44>)
 800defa:	3b01      	subs	r3, #1
 800defc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800defe:	4b04      	ldr	r3, [pc, #16]	; (800df10 <vPortSetupTimerInterrupt+0x34>)
 800df00:	2207      	movs	r2, #7
 800df02:	601a      	str	r2, [r3, #0]
}
 800df04:	bf00      	nop
 800df06:	46bd      	mov	sp, r7
 800df08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df0c:	4770      	bx	lr
 800df0e:	bf00      	nop
 800df10:	e000e010 	.word	0xe000e010
 800df14:	e000e018 	.word	0xe000e018
 800df18:	20000064 	.word	0x20000064
 800df1c:	10624dd3 	.word	0x10624dd3
 800df20:	e000e014 	.word	0xe000e014

0800df24 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800df24:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800df34 <vPortEnableVFP+0x10>
 800df28:	6801      	ldr	r1, [r0, #0]
 800df2a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800df2e:	6001      	str	r1, [r0, #0]
 800df30:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800df32:	bf00      	nop
 800df34:	e000ed88 	.word	0xe000ed88

0800df38 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800df38:	b480      	push	{r7}
 800df3a:	b085      	sub	sp, #20
 800df3c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800df3e:	f3ef 8305 	mrs	r3, IPSR
 800df42:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800df44:	68fb      	ldr	r3, [r7, #12]
 800df46:	2b0f      	cmp	r3, #15
 800df48:	d914      	bls.n	800df74 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800df4a:	4a17      	ldr	r2, [pc, #92]	; (800dfa8 <vPortValidateInterruptPriority+0x70>)
 800df4c:	68fb      	ldr	r3, [r7, #12]
 800df4e:	4413      	add	r3, r2
 800df50:	781b      	ldrb	r3, [r3, #0]
 800df52:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800df54:	4b15      	ldr	r3, [pc, #84]	; (800dfac <vPortValidateInterruptPriority+0x74>)
 800df56:	781b      	ldrb	r3, [r3, #0]
 800df58:	7afa      	ldrb	r2, [r7, #11]
 800df5a:	429a      	cmp	r2, r3
 800df5c:	d20a      	bcs.n	800df74 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800df5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df62:	f383 8811 	msr	BASEPRI, r3
 800df66:	f3bf 8f6f 	isb	sy
 800df6a:	f3bf 8f4f 	dsb	sy
 800df6e:	607b      	str	r3, [r7, #4]
}
 800df70:	bf00      	nop
 800df72:	e7fe      	b.n	800df72 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800df74:	4b0e      	ldr	r3, [pc, #56]	; (800dfb0 <vPortValidateInterruptPriority+0x78>)
 800df76:	681b      	ldr	r3, [r3, #0]
 800df78:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800df7c:	4b0d      	ldr	r3, [pc, #52]	; (800dfb4 <vPortValidateInterruptPriority+0x7c>)
 800df7e:	681b      	ldr	r3, [r3, #0]
 800df80:	429a      	cmp	r2, r3
 800df82:	d90a      	bls.n	800df9a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800df84:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df88:	f383 8811 	msr	BASEPRI, r3
 800df8c:	f3bf 8f6f 	isb	sy
 800df90:	f3bf 8f4f 	dsb	sy
 800df94:	603b      	str	r3, [r7, #0]
}
 800df96:	bf00      	nop
 800df98:	e7fe      	b.n	800df98 <vPortValidateInterruptPriority+0x60>
	}
 800df9a:	bf00      	nop
 800df9c:	3714      	adds	r7, #20
 800df9e:	46bd      	mov	sp, r7
 800dfa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfa4:	4770      	bx	lr
 800dfa6:	bf00      	nop
 800dfa8:	e000e3f0 	.word	0xe000e3f0
 800dfac:	2000121c 	.word	0x2000121c
 800dfb0:	e000ed0c 	.word	0xe000ed0c
 800dfb4:	20001220 	.word	0x20001220

0800dfb8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800dfb8:	b580      	push	{r7, lr}
 800dfba:	b08a      	sub	sp, #40	; 0x28
 800dfbc:	af00      	add	r7, sp, #0
 800dfbe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800dfc0:	2300      	movs	r3, #0
 800dfc2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800dfc4:	f7fe fd6e 	bl	800caa4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800dfc8:	4b5b      	ldr	r3, [pc, #364]	; (800e138 <pvPortMalloc+0x180>)
 800dfca:	681b      	ldr	r3, [r3, #0]
 800dfcc:	2b00      	cmp	r3, #0
 800dfce:	d101      	bne.n	800dfd4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800dfd0:	f000 f920 	bl	800e214 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800dfd4:	4b59      	ldr	r3, [pc, #356]	; (800e13c <pvPortMalloc+0x184>)
 800dfd6:	681a      	ldr	r2, [r3, #0]
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	4013      	ands	r3, r2
 800dfdc:	2b00      	cmp	r3, #0
 800dfde:	f040 8093 	bne.w	800e108 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	2b00      	cmp	r3, #0
 800dfe6:	d01d      	beq.n	800e024 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800dfe8:	2208      	movs	r2, #8
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	4413      	add	r3, r2
 800dfee:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	f003 0307 	and.w	r3, r3, #7
 800dff6:	2b00      	cmp	r3, #0
 800dff8:	d014      	beq.n	800e024 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	f023 0307 	bic.w	r3, r3, #7
 800e000:	3308      	adds	r3, #8
 800e002:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	f003 0307 	and.w	r3, r3, #7
 800e00a:	2b00      	cmp	r3, #0
 800e00c:	d00a      	beq.n	800e024 <pvPortMalloc+0x6c>
	__asm volatile
 800e00e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e012:	f383 8811 	msr	BASEPRI, r3
 800e016:	f3bf 8f6f 	isb	sy
 800e01a:	f3bf 8f4f 	dsb	sy
 800e01e:	617b      	str	r3, [r7, #20]
}
 800e020:	bf00      	nop
 800e022:	e7fe      	b.n	800e022 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800e024:	687b      	ldr	r3, [r7, #4]
 800e026:	2b00      	cmp	r3, #0
 800e028:	d06e      	beq.n	800e108 <pvPortMalloc+0x150>
 800e02a:	4b45      	ldr	r3, [pc, #276]	; (800e140 <pvPortMalloc+0x188>)
 800e02c:	681b      	ldr	r3, [r3, #0]
 800e02e:	687a      	ldr	r2, [r7, #4]
 800e030:	429a      	cmp	r2, r3
 800e032:	d869      	bhi.n	800e108 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800e034:	4b43      	ldr	r3, [pc, #268]	; (800e144 <pvPortMalloc+0x18c>)
 800e036:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800e038:	4b42      	ldr	r3, [pc, #264]	; (800e144 <pvPortMalloc+0x18c>)
 800e03a:	681b      	ldr	r3, [r3, #0]
 800e03c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e03e:	e004      	b.n	800e04a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800e040:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e042:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800e044:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e046:	681b      	ldr	r3, [r3, #0]
 800e048:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e04a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e04c:	685b      	ldr	r3, [r3, #4]
 800e04e:	687a      	ldr	r2, [r7, #4]
 800e050:	429a      	cmp	r2, r3
 800e052:	d903      	bls.n	800e05c <pvPortMalloc+0xa4>
 800e054:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e056:	681b      	ldr	r3, [r3, #0]
 800e058:	2b00      	cmp	r3, #0
 800e05a:	d1f1      	bne.n	800e040 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800e05c:	4b36      	ldr	r3, [pc, #216]	; (800e138 <pvPortMalloc+0x180>)
 800e05e:	681b      	ldr	r3, [r3, #0]
 800e060:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e062:	429a      	cmp	r2, r3
 800e064:	d050      	beq.n	800e108 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800e066:	6a3b      	ldr	r3, [r7, #32]
 800e068:	681b      	ldr	r3, [r3, #0]
 800e06a:	2208      	movs	r2, #8
 800e06c:	4413      	add	r3, r2
 800e06e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800e070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e072:	681a      	ldr	r2, [r3, #0]
 800e074:	6a3b      	ldr	r3, [r7, #32]
 800e076:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800e078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e07a:	685a      	ldr	r2, [r3, #4]
 800e07c:	687b      	ldr	r3, [r7, #4]
 800e07e:	1ad2      	subs	r2, r2, r3
 800e080:	2308      	movs	r3, #8
 800e082:	005b      	lsls	r3, r3, #1
 800e084:	429a      	cmp	r2, r3
 800e086:	d91f      	bls.n	800e0c8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800e088:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e08a:	687b      	ldr	r3, [r7, #4]
 800e08c:	4413      	add	r3, r2
 800e08e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e090:	69bb      	ldr	r3, [r7, #24]
 800e092:	f003 0307 	and.w	r3, r3, #7
 800e096:	2b00      	cmp	r3, #0
 800e098:	d00a      	beq.n	800e0b0 <pvPortMalloc+0xf8>
	__asm volatile
 800e09a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e09e:	f383 8811 	msr	BASEPRI, r3
 800e0a2:	f3bf 8f6f 	isb	sy
 800e0a6:	f3bf 8f4f 	dsb	sy
 800e0aa:	613b      	str	r3, [r7, #16]
}
 800e0ac:	bf00      	nop
 800e0ae:	e7fe      	b.n	800e0ae <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800e0b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e0b2:	685a      	ldr	r2, [r3, #4]
 800e0b4:	687b      	ldr	r3, [r7, #4]
 800e0b6:	1ad2      	subs	r2, r2, r3
 800e0b8:	69bb      	ldr	r3, [r7, #24]
 800e0ba:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800e0bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e0be:	687a      	ldr	r2, [r7, #4]
 800e0c0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800e0c2:	69b8      	ldr	r0, [r7, #24]
 800e0c4:	f000 f908 	bl	800e2d8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800e0c8:	4b1d      	ldr	r3, [pc, #116]	; (800e140 <pvPortMalloc+0x188>)
 800e0ca:	681a      	ldr	r2, [r3, #0]
 800e0cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e0ce:	685b      	ldr	r3, [r3, #4]
 800e0d0:	1ad3      	subs	r3, r2, r3
 800e0d2:	4a1b      	ldr	r2, [pc, #108]	; (800e140 <pvPortMalloc+0x188>)
 800e0d4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800e0d6:	4b1a      	ldr	r3, [pc, #104]	; (800e140 <pvPortMalloc+0x188>)
 800e0d8:	681a      	ldr	r2, [r3, #0]
 800e0da:	4b1b      	ldr	r3, [pc, #108]	; (800e148 <pvPortMalloc+0x190>)
 800e0dc:	681b      	ldr	r3, [r3, #0]
 800e0de:	429a      	cmp	r2, r3
 800e0e0:	d203      	bcs.n	800e0ea <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800e0e2:	4b17      	ldr	r3, [pc, #92]	; (800e140 <pvPortMalloc+0x188>)
 800e0e4:	681b      	ldr	r3, [r3, #0]
 800e0e6:	4a18      	ldr	r2, [pc, #96]	; (800e148 <pvPortMalloc+0x190>)
 800e0e8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800e0ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e0ec:	685a      	ldr	r2, [r3, #4]
 800e0ee:	4b13      	ldr	r3, [pc, #76]	; (800e13c <pvPortMalloc+0x184>)
 800e0f0:	681b      	ldr	r3, [r3, #0]
 800e0f2:	431a      	orrs	r2, r3
 800e0f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e0f6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800e0f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e0fa:	2200      	movs	r2, #0
 800e0fc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800e0fe:	4b13      	ldr	r3, [pc, #76]	; (800e14c <pvPortMalloc+0x194>)
 800e100:	681b      	ldr	r3, [r3, #0]
 800e102:	3301      	adds	r3, #1
 800e104:	4a11      	ldr	r2, [pc, #68]	; (800e14c <pvPortMalloc+0x194>)
 800e106:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800e108:	f7fe fcda 	bl	800cac0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800e10c:	69fb      	ldr	r3, [r7, #28]
 800e10e:	f003 0307 	and.w	r3, r3, #7
 800e112:	2b00      	cmp	r3, #0
 800e114:	d00a      	beq.n	800e12c <pvPortMalloc+0x174>
	__asm volatile
 800e116:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e11a:	f383 8811 	msr	BASEPRI, r3
 800e11e:	f3bf 8f6f 	isb	sy
 800e122:	f3bf 8f4f 	dsb	sy
 800e126:	60fb      	str	r3, [r7, #12]
}
 800e128:	bf00      	nop
 800e12a:	e7fe      	b.n	800e12a <pvPortMalloc+0x172>
	return pvReturn;
 800e12c:	69fb      	ldr	r3, [r7, #28]
}
 800e12e:	4618      	mov	r0, r3
 800e130:	3728      	adds	r7, #40	; 0x28
 800e132:	46bd      	mov	sp, r7
 800e134:	bd80      	pop	{r7, pc}
 800e136:	bf00      	nop
 800e138:	2001a22c 	.word	0x2001a22c
 800e13c:	2001a240 	.word	0x2001a240
 800e140:	2001a230 	.word	0x2001a230
 800e144:	2001a224 	.word	0x2001a224
 800e148:	2001a234 	.word	0x2001a234
 800e14c:	2001a238 	.word	0x2001a238

0800e150 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800e150:	b580      	push	{r7, lr}
 800e152:	b086      	sub	sp, #24
 800e154:	af00      	add	r7, sp, #0
 800e156:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800e158:	687b      	ldr	r3, [r7, #4]
 800e15a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800e15c:	687b      	ldr	r3, [r7, #4]
 800e15e:	2b00      	cmp	r3, #0
 800e160:	d04d      	beq.n	800e1fe <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800e162:	2308      	movs	r3, #8
 800e164:	425b      	negs	r3, r3
 800e166:	697a      	ldr	r2, [r7, #20]
 800e168:	4413      	add	r3, r2
 800e16a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800e16c:	697b      	ldr	r3, [r7, #20]
 800e16e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800e170:	693b      	ldr	r3, [r7, #16]
 800e172:	685a      	ldr	r2, [r3, #4]
 800e174:	4b24      	ldr	r3, [pc, #144]	; (800e208 <vPortFree+0xb8>)
 800e176:	681b      	ldr	r3, [r3, #0]
 800e178:	4013      	ands	r3, r2
 800e17a:	2b00      	cmp	r3, #0
 800e17c:	d10a      	bne.n	800e194 <vPortFree+0x44>
	__asm volatile
 800e17e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e182:	f383 8811 	msr	BASEPRI, r3
 800e186:	f3bf 8f6f 	isb	sy
 800e18a:	f3bf 8f4f 	dsb	sy
 800e18e:	60fb      	str	r3, [r7, #12]
}
 800e190:	bf00      	nop
 800e192:	e7fe      	b.n	800e192 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800e194:	693b      	ldr	r3, [r7, #16]
 800e196:	681b      	ldr	r3, [r3, #0]
 800e198:	2b00      	cmp	r3, #0
 800e19a:	d00a      	beq.n	800e1b2 <vPortFree+0x62>
	__asm volatile
 800e19c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e1a0:	f383 8811 	msr	BASEPRI, r3
 800e1a4:	f3bf 8f6f 	isb	sy
 800e1a8:	f3bf 8f4f 	dsb	sy
 800e1ac:	60bb      	str	r3, [r7, #8]
}
 800e1ae:	bf00      	nop
 800e1b0:	e7fe      	b.n	800e1b0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800e1b2:	693b      	ldr	r3, [r7, #16]
 800e1b4:	685a      	ldr	r2, [r3, #4]
 800e1b6:	4b14      	ldr	r3, [pc, #80]	; (800e208 <vPortFree+0xb8>)
 800e1b8:	681b      	ldr	r3, [r3, #0]
 800e1ba:	4013      	ands	r3, r2
 800e1bc:	2b00      	cmp	r3, #0
 800e1be:	d01e      	beq.n	800e1fe <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800e1c0:	693b      	ldr	r3, [r7, #16]
 800e1c2:	681b      	ldr	r3, [r3, #0]
 800e1c4:	2b00      	cmp	r3, #0
 800e1c6:	d11a      	bne.n	800e1fe <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800e1c8:	693b      	ldr	r3, [r7, #16]
 800e1ca:	685a      	ldr	r2, [r3, #4]
 800e1cc:	4b0e      	ldr	r3, [pc, #56]	; (800e208 <vPortFree+0xb8>)
 800e1ce:	681b      	ldr	r3, [r3, #0]
 800e1d0:	43db      	mvns	r3, r3
 800e1d2:	401a      	ands	r2, r3
 800e1d4:	693b      	ldr	r3, [r7, #16]
 800e1d6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800e1d8:	f7fe fc64 	bl	800caa4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800e1dc:	693b      	ldr	r3, [r7, #16]
 800e1de:	685a      	ldr	r2, [r3, #4]
 800e1e0:	4b0a      	ldr	r3, [pc, #40]	; (800e20c <vPortFree+0xbc>)
 800e1e2:	681b      	ldr	r3, [r3, #0]
 800e1e4:	4413      	add	r3, r2
 800e1e6:	4a09      	ldr	r2, [pc, #36]	; (800e20c <vPortFree+0xbc>)
 800e1e8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800e1ea:	6938      	ldr	r0, [r7, #16]
 800e1ec:	f000 f874 	bl	800e2d8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800e1f0:	4b07      	ldr	r3, [pc, #28]	; (800e210 <vPortFree+0xc0>)
 800e1f2:	681b      	ldr	r3, [r3, #0]
 800e1f4:	3301      	adds	r3, #1
 800e1f6:	4a06      	ldr	r2, [pc, #24]	; (800e210 <vPortFree+0xc0>)
 800e1f8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800e1fa:	f7fe fc61 	bl	800cac0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800e1fe:	bf00      	nop
 800e200:	3718      	adds	r7, #24
 800e202:	46bd      	mov	sp, r7
 800e204:	bd80      	pop	{r7, pc}
 800e206:	bf00      	nop
 800e208:	2001a240 	.word	0x2001a240
 800e20c:	2001a230 	.word	0x2001a230
 800e210:	2001a23c 	.word	0x2001a23c

0800e214 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800e214:	b480      	push	{r7}
 800e216:	b085      	sub	sp, #20
 800e218:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800e21a:	f44f 33c8 	mov.w	r3, #102400	; 0x19000
 800e21e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800e220:	4b27      	ldr	r3, [pc, #156]	; (800e2c0 <prvHeapInit+0xac>)
 800e222:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800e224:	68fb      	ldr	r3, [r7, #12]
 800e226:	f003 0307 	and.w	r3, r3, #7
 800e22a:	2b00      	cmp	r3, #0
 800e22c:	d00c      	beq.n	800e248 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800e22e:	68fb      	ldr	r3, [r7, #12]
 800e230:	3307      	adds	r3, #7
 800e232:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e234:	68fb      	ldr	r3, [r7, #12]
 800e236:	f023 0307 	bic.w	r3, r3, #7
 800e23a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800e23c:	68ba      	ldr	r2, [r7, #8]
 800e23e:	68fb      	ldr	r3, [r7, #12]
 800e240:	1ad3      	subs	r3, r2, r3
 800e242:	4a1f      	ldr	r2, [pc, #124]	; (800e2c0 <prvHeapInit+0xac>)
 800e244:	4413      	add	r3, r2
 800e246:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800e248:	68fb      	ldr	r3, [r7, #12]
 800e24a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800e24c:	4a1d      	ldr	r2, [pc, #116]	; (800e2c4 <prvHeapInit+0xb0>)
 800e24e:	687b      	ldr	r3, [r7, #4]
 800e250:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800e252:	4b1c      	ldr	r3, [pc, #112]	; (800e2c4 <prvHeapInit+0xb0>)
 800e254:	2200      	movs	r2, #0
 800e256:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800e258:	687b      	ldr	r3, [r7, #4]
 800e25a:	68ba      	ldr	r2, [r7, #8]
 800e25c:	4413      	add	r3, r2
 800e25e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800e260:	2208      	movs	r2, #8
 800e262:	68fb      	ldr	r3, [r7, #12]
 800e264:	1a9b      	subs	r3, r3, r2
 800e266:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e268:	68fb      	ldr	r3, [r7, #12]
 800e26a:	f023 0307 	bic.w	r3, r3, #7
 800e26e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800e270:	68fb      	ldr	r3, [r7, #12]
 800e272:	4a15      	ldr	r2, [pc, #84]	; (800e2c8 <prvHeapInit+0xb4>)
 800e274:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800e276:	4b14      	ldr	r3, [pc, #80]	; (800e2c8 <prvHeapInit+0xb4>)
 800e278:	681b      	ldr	r3, [r3, #0]
 800e27a:	2200      	movs	r2, #0
 800e27c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800e27e:	4b12      	ldr	r3, [pc, #72]	; (800e2c8 <prvHeapInit+0xb4>)
 800e280:	681b      	ldr	r3, [r3, #0]
 800e282:	2200      	movs	r2, #0
 800e284:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800e286:	687b      	ldr	r3, [r7, #4]
 800e288:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800e28a:	683b      	ldr	r3, [r7, #0]
 800e28c:	68fa      	ldr	r2, [r7, #12]
 800e28e:	1ad2      	subs	r2, r2, r3
 800e290:	683b      	ldr	r3, [r7, #0]
 800e292:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800e294:	4b0c      	ldr	r3, [pc, #48]	; (800e2c8 <prvHeapInit+0xb4>)
 800e296:	681a      	ldr	r2, [r3, #0]
 800e298:	683b      	ldr	r3, [r7, #0]
 800e29a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e29c:	683b      	ldr	r3, [r7, #0]
 800e29e:	685b      	ldr	r3, [r3, #4]
 800e2a0:	4a0a      	ldr	r2, [pc, #40]	; (800e2cc <prvHeapInit+0xb8>)
 800e2a2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e2a4:	683b      	ldr	r3, [r7, #0]
 800e2a6:	685b      	ldr	r3, [r3, #4]
 800e2a8:	4a09      	ldr	r2, [pc, #36]	; (800e2d0 <prvHeapInit+0xbc>)
 800e2aa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800e2ac:	4b09      	ldr	r3, [pc, #36]	; (800e2d4 <prvHeapInit+0xc0>)
 800e2ae:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800e2b2:	601a      	str	r2, [r3, #0]
}
 800e2b4:	bf00      	nop
 800e2b6:	3714      	adds	r7, #20
 800e2b8:	46bd      	mov	sp, r7
 800e2ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2be:	4770      	bx	lr
 800e2c0:	20001224 	.word	0x20001224
 800e2c4:	2001a224 	.word	0x2001a224
 800e2c8:	2001a22c 	.word	0x2001a22c
 800e2cc:	2001a234 	.word	0x2001a234
 800e2d0:	2001a230 	.word	0x2001a230
 800e2d4:	2001a240 	.word	0x2001a240

0800e2d8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800e2d8:	b480      	push	{r7}
 800e2da:	b085      	sub	sp, #20
 800e2dc:	af00      	add	r7, sp, #0
 800e2de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800e2e0:	4b28      	ldr	r3, [pc, #160]	; (800e384 <prvInsertBlockIntoFreeList+0xac>)
 800e2e2:	60fb      	str	r3, [r7, #12]
 800e2e4:	e002      	b.n	800e2ec <prvInsertBlockIntoFreeList+0x14>
 800e2e6:	68fb      	ldr	r3, [r7, #12]
 800e2e8:	681b      	ldr	r3, [r3, #0]
 800e2ea:	60fb      	str	r3, [r7, #12]
 800e2ec:	68fb      	ldr	r3, [r7, #12]
 800e2ee:	681b      	ldr	r3, [r3, #0]
 800e2f0:	687a      	ldr	r2, [r7, #4]
 800e2f2:	429a      	cmp	r2, r3
 800e2f4:	d8f7      	bhi.n	800e2e6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800e2f6:	68fb      	ldr	r3, [r7, #12]
 800e2f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800e2fa:	68fb      	ldr	r3, [r7, #12]
 800e2fc:	685b      	ldr	r3, [r3, #4]
 800e2fe:	68ba      	ldr	r2, [r7, #8]
 800e300:	4413      	add	r3, r2
 800e302:	687a      	ldr	r2, [r7, #4]
 800e304:	429a      	cmp	r2, r3
 800e306:	d108      	bne.n	800e31a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800e308:	68fb      	ldr	r3, [r7, #12]
 800e30a:	685a      	ldr	r2, [r3, #4]
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	685b      	ldr	r3, [r3, #4]
 800e310:	441a      	add	r2, r3
 800e312:	68fb      	ldr	r3, [r7, #12]
 800e314:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800e316:	68fb      	ldr	r3, [r7, #12]
 800e318:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800e31a:	687b      	ldr	r3, [r7, #4]
 800e31c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800e31e:	687b      	ldr	r3, [r7, #4]
 800e320:	685b      	ldr	r3, [r3, #4]
 800e322:	68ba      	ldr	r2, [r7, #8]
 800e324:	441a      	add	r2, r3
 800e326:	68fb      	ldr	r3, [r7, #12]
 800e328:	681b      	ldr	r3, [r3, #0]
 800e32a:	429a      	cmp	r2, r3
 800e32c:	d118      	bne.n	800e360 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800e32e:	68fb      	ldr	r3, [r7, #12]
 800e330:	681a      	ldr	r2, [r3, #0]
 800e332:	4b15      	ldr	r3, [pc, #84]	; (800e388 <prvInsertBlockIntoFreeList+0xb0>)
 800e334:	681b      	ldr	r3, [r3, #0]
 800e336:	429a      	cmp	r2, r3
 800e338:	d00d      	beq.n	800e356 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800e33a:	687b      	ldr	r3, [r7, #4]
 800e33c:	685a      	ldr	r2, [r3, #4]
 800e33e:	68fb      	ldr	r3, [r7, #12]
 800e340:	681b      	ldr	r3, [r3, #0]
 800e342:	685b      	ldr	r3, [r3, #4]
 800e344:	441a      	add	r2, r3
 800e346:	687b      	ldr	r3, [r7, #4]
 800e348:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800e34a:	68fb      	ldr	r3, [r7, #12]
 800e34c:	681b      	ldr	r3, [r3, #0]
 800e34e:	681a      	ldr	r2, [r3, #0]
 800e350:	687b      	ldr	r3, [r7, #4]
 800e352:	601a      	str	r2, [r3, #0]
 800e354:	e008      	b.n	800e368 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800e356:	4b0c      	ldr	r3, [pc, #48]	; (800e388 <prvInsertBlockIntoFreeList+0xb0>)
 800e358:	681a      	ldr	r2, [r3, #0]
 800e35a:	687b      	ldr	r3, [r7, #4]
 800e35c:	601a      	str	r2, [r3, #0]
 800e35e:	e003      	b.n	800e368 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800e360:	68fb      	ldr	r3, [r7, #12]
 800e362:	681a      	ldr	r2, [r3, #0]
 800e364:	687b      	ldr	r3, [r7, #4]
 800e366:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800e368:	68fa      	ldr	r2, [r7, #12]
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	429a      	cmp	r2, r3
 800e36e:	d002      	beq.n	800e376 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800e370:	68fb      	ldr	r3, [r7, #12]
 800e372:	687a      	ldr	r2, [r7, #4]
 800e374:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e376:	bf00      	nop
 800e378:	3714      	adds	r7, #20
 800e37a:	46bd      	mov	sp, r7
 800e37c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e380:	4770      	bx	lr
 800e382:	bf00      	nop
 800e384:	2001a224 	.word	0x2001a224
 800e388:	2001a22c 	.word	0x2001a22c

0800e38c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800e38c:	b580      	push	{r7, lr}
 800e38e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800e390:	2200      	movs	r2, #0
 800e392:	4912      	ldr	r1, [pc, #72]	; (800e3dc <MX_USB_DEVICE_Init+0x50>)
 800e394:	4812      	ldr	r0, [pc, #72]	; (800e3e0 <MX_USB_DEVICE_Init+0x54>)
 800e396:	f7fb fe75 	bl	800a084 <USBD_Init>
 800e39a:	4603      	mov	r3, r0
 800e39c:	2b00      	cmp	r3, #0
 800e39e:	d001      	beq.n	800e3a4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800e3a0:	f7f2 fcc2 	bl	8000d28 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800e3a4:	490f      	ldr	r1, [pc, #60]	; (800e3e4 <MX_USB_DEVICE_Init+0x58>)
 800e3a6:	480e      	ldr	r0, [pc, #56]	; (800e3e0 <MX_USB_DEVICE_Init+0x54>)
 800e3a8:	f7fb fe9c 	bl	800a0e4 <USBD_RegisterClass>
 800e3ac:	4603      	mov	r3, r0
 800e3ae:	2b00      	cmp	r3, #0
 800e3b0:	d001      	beq.n	800e3b6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800e3b2:	f7f2 fcb9 	bl	8000d28 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800e3b6:	490c      	ldr	r1, [pc, #48]	; (800e3e8 <MX_USB_DEVICE_Init+0x5c>)
 800e3b8:	4809      	ldr	r0, [pc, #36]	; (800e3e0 <MX_USB_DEVICE_Init+0x54>)
 800e3ba:	f7fb fdd3 	bl	8009f64 <USBD_CDC_RegisterInterface>
 800e3be:	4603      	mov	r3, r0
 800e3c0:	2b00      	cmp	r3, #0
 800e3c2:	d001      	beq.n	800e3c8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800e3c4:	f7f2 fcb0 	bl	8000d28 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800e3c8:	4805      	ldr	r0, [pc, #20]	; (800e3e0 <MX_USB_DEVICE_Init+0x54>)
 800e3ca:	f7fb fec1 	bl	800a150 <USBD_Start>
 800e3ce:	4603      	mov	r3, r0
 800e3d0:	2b00      	cmp	r3, #0
 800e3d2:	d001      	beq.n	800e3d8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800e3d4:	f7f2 fca8 	bl	8000d28 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800e3d8:	bf00      	nop
 800e3da:	bd80      	pop	{r7, pc}
 800e3dc:	20000114 	.word	0x20000114
 800e3e0:	2001a244 	.word	0x2001a244
 800e3e4:	2000007c 	.word	0x2000007c
 800e3e8:	20000100 	.word	0x20000100

0800e3ec <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800e3ec:	b580      	push	{r7, lr}
 800e3ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800e3f0:	2200      	movs	r2, #0
 800e3f2:	4905      	ldr	r1, [pc, #20]	; (800e408 <CDC_Init_FS+0x1c>)
 800e3f4:	4805      	ldr	r0, [pc, #20]	; (800e40c <CDC_Init_FS+0x20>)
 800e3f6:	f7fb fdcf 	bl	8009f98 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800e3fa:	4905      	ldr	r1, [pc, #20]	; (800e410 <CDC_Init_FS+0x24>)
 800e3fc:	4803      	ldr	r0, [pc, #12]	; (800e40c <CDC_Init_FS+0x20>)
 800e3fe:	f7fb fded 	bl	8009fdc <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800e402:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800e404:	4618      	mov	r0, r3
 800e406:	bd80      	pop	{r7, pc}
 800e408:	2001ad20 	.word	0x2001ad20
 800e40c:	2001a244 	.word	0x2001a244
 800e410:	2001a520 	.word	0x2001a520

0800e414 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800e414:	b480      	push	{r7}
 800e416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800e418:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800e41a:	4618      	mov	r0, r3
 800e41c:	46bd      	mov	sp, r7
 800e41e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e422:	4770      	bx	lr

0800e424 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800e424:	b480      	push	{r7}
 800e426:	b083      	sub	sp, #12
 800e428:	af00      	add	r7, sp, #0
 800e42a:	4603      	mov	r3, r0
 800e42c:	6039      	str	r1, [r7, #0]
 800e42e:	71fb      	strb	r3, [r7, #7]
 800e430:	4613      	mov	r3, r2
 800e432:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800e434:	79fb      	ldrb	r3, [r7, #7]
 800e436:	2b23      	cmp	r3, #35	; 0x23
 800e438:	d84a      	bhi.n	800e4d0 <CDC_Control_FS+0xac>
 800e43a:	a201      	add	r2, pc, #4	; (adr r2, 800e440 <CDC_Control_FS+0x1c>)
 800e43c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e440:	0800e4d1 	.word	0x0800e4d1
 800e444:	0800e4d1 	.word	0x0800e4d1
 800e448:	0800e4d1 	.word	0x0800e4d1
 800e44c:	0800e4d1 	.word	0x0800e4d1
 800e450:	0800e4d1 	.word	0x0800e4d1
 800e454:	0800e4d1 	.word	0x0800e4d1
 800e458:	0800e4d1 	.word	0x0800e4d1
 800e45c:	0800e4d1 	.word	0x0800e4d1
 800e460:	0800e4d1 	.word	0x0800e4d1
 800e464:	0800e4d1 	.word	0x0800e4d1
 800e468:	0800e4d1 	.word	0x0800e4d1
 800e46c:	0800e4d1 	.word	0x0800e4d1
 800e470:	0800e4d1 	.word	0x0800e4d1
 800e474:	0800e4d1 	.word	0x0800e4d1
 800e478:	0800e4d1 	.word	0x0800e4d1
 800e47c:	0800e4d1 	.word	0x0800e4d1
 800e480:	0800e4d1 	.word	0x0800e4d1
 800e484:	0800e4d1 	.word	0x0800e4d1
 800e488:	0800e4d1 	.word	0x0800e4d1
 800e48c:	0800e4d1 	.word	0x0800e4d1
 800e490:	0800e4d1 	.word	0x0800e4d1
 800e494:	0800e4d1 	.word	0x0800e4d1
 800e498:	0800e4d1 	.word	0x0800e4d1
 800e49c:	0800e4d1 	.word	0x0800e4d1
 800e4a0:	0800e4d1 	.word	0x0800e4d1
 800e4a4:	0800e4d1 	.word	0x0800e4d1
 800e4a8:	0800e4d1 	.word	0x0800e4d1
 800e4ac:	0800e4d1 	.word	0x0800e4d1
 800e4b0:	0800e4d1 	.word	0x0800e4d1
 800e4b4:	0800e4d1 	.word	0x0800e4d1
 800e4b8:	0800e4d1 	.word	0x0800e4d1
 800e4bc:	0800e4d1 	.word	0x0800e4d1
 800e4c0:	0800e4d1 	.word	0x0800e4d1
 800e4c4:	0800e4d1 	.word	0x0800e4d1
 800e4c8:	0800e4d1 	.word	0x0800e4d1
 800e4cc:	0800e4d1 	.word	0x0800e4d1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800e4d0:	bf00      	nop
  }

  return (USBD_OK);
 800e4d2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800e4d4:	4618      	mov	r0, r3
 800e4d6:	370c      	adds	r7, #12
 800e4d8:	46bd      	mov	sp, r7
 800e4da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4de:	4770      	bx	lr

0800e4e0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800e4e0:	b580      	push	{r7, lr}
 800e4e2:	b082      	sub	sp, #8
 800e4e4:	af00      	add	r7, sp, #0
 800e4e6:	6078      	str	r0, [r7, #4]
 800e4e8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800e4ea:	6879      	ldr	r1, [r7, #4]
 800e4ec:	4805      	ldr	r0, [pc, #20]	; (800e504 <CDC_Receive_FS+0x24>)
 800e4ee:	f7fb fd75 	bl	8009fdc <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800e4f2:	4804      	ldr	r0, [pc, #16]	; (800e504 <CDC_Receive_FS+0x24>)
 800e4f4:	f7fb fd90 	bl	800a018 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800e4f8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800e4fa:	4618      	mov	r0, r3
 800e4fc:	3708      	adds	r7, #8
 800e4fe:	46bd      	mov	sp, r7
 800e500:	bd80      	pop	{r7, pc}
 800e502:	bf00      	nop
 800e504:	2001a244 	.word	0x2001a244

0800e508 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800e508:	b480      	push	{r7}
 800e50a:	b087      	sub	sp, #28
 800e50c:	af00      	add	r7, sp, #0
 800e50e:	60f8      	str	r0, [r7, #12]
 800e510:	60b9      	str	r1, [r7, #8]
 800e512:	4613      	mov	r3, r2
 800e514:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800e516:	2300      	movs	r3, #0
 800e518:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800e51a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e51e:	4618      	mov	r0, r3
 800e520:	371c      	adds	r7, #28
 800e522:	46bd      	mov	sp, r7
 800e524:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e528:	4770      	bx	lr
	...

0800e52c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e52c:	b480      	push	{r7}
 800e52e:	b083      	sub	sp, #12
 800e530:	af00      	add	r7, sp, #0
 800e532:	4603      	mov	r3, r0
 800e534:	6039      	str	r1, [r7, #0]
 800e536:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800e538:	683b      	ldr	r3, [r7, #0]
 800e53a:	2212      	movs	r2, #18
 800e53c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800e53e:	4b03      	ldr	r3, [pc, #12]	; (800e54c <USBD_FS_DeviceDescriptor+0x20>)
}
 800e540:	4618      	mov	r0, r3
 800e542:	370c      	adds	r7, #12
 800e544:	46bd      	mov	sp, r7
 800e546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e54a:	4770      	bx	lr
 800e54c:	20000130 	.word	0x20000130

0800e550 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e550:	b480      	push	{r7}
 800e552:	b083      	sub	sp, #12
 800e554:	af00      	add	r7, sp, #0
 800e556:	4603      	mov	r3, r0
 800e558:	6039      	str	r1, [r7, #0]
 800e55a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800e55c:	683b      	ldr	r3, [r7, #0]
 800e55e:	2204      	movs	r2, #4
 800e560:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800e562:	4b03      	ldr	r3, [pc, #12]	; (800e570 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800e564:	4618      	mov	r0, r3
 800e566:	370c      	adds	r7, #12
 800e568:	46bd      	mov	sp, r7
 800e56a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e56e:	4770      	bx	lr
 800e570:	20000144 	.word	0x20000144

0800e574 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e574:	b580      	push	{r7, lr}
 800e576:	b082      	sub	sp, #8
 800e578:	af00      	add	r7, sp, #0
 800e57a:	4603      	mov	r3, r0
 800e57c:	6039      	str	r1, [r7, #0]
 800e57e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e580:	79fb      	ldrb	r3, [r7, #7]
 800e582:	2b00      	cmp	r3, #0
 800e584:	d105      	bne.n	800e592 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e586:	683a      	ldr	r2, [r7, #0]
 800e588:	4907      	ldr	r1, [pc, #28]	; (800e5a8 <USBD_FS_ProductStrDescriptor+0x34>)
 800e58a:	4808      	ldr	r0, [pc, #32]	; (800e5ac <USBD_FS_ProductStrDescriptor+0x38>)
 800e58c:	f7fc ff8c 	bl	800b4a8 <USBD_GetString>
 800e590:	e004      	b.n	800e59c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e592:	683a      	ldr	r2, [r7, #0]
 800e594:	4904      	ldr	r1, [pc, #16]	; (800e5a8 <USBD_FS_ProductStrDescriptor+0x34>)
 800e596:	4805      	ldr	r0, [pc, #20]	; (800e5ac <USBD_FS_ProductStrDescriptor+0x38>)
 800e598:	f7fc ff86 	bl	800b4a8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e59c:	4b02      	ldr	r3, [pc, #8]	; (800e5a8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800e59e:	4618      	mov	r0, r3
 800e5a0:	3708      	adds	r7, #8
 800e5a2:	46bd      	mov	sp, r7
 800e5a4:	bd80      	pop	{r7, pc}
 800e5a6:	bf00      	nop
 800e5a8:	2001b520 	.word	0x2001b520
 800e5ac:	0800fadc 	.word	0x0800fadc

0800e5b0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e5b0:	b580      	push	{r7, lr}
 800e5b2:	b082      	sub	sp, #8
 800e5b4:	af00      	add	r7, sp, #0
 800e5b6:	4603      	mov	r3, r0
 800e5b8:	6039      	str	r1, [r7, #0]
 800e5ba:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800e5bc:	683a      	ldr	r2, [r7, #0]
 800e5be:	4904      	ldr	r1, [pc, #16]	; (800e5d0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800e5c0:	4804      	ldr	r0, [pc, #16]	; (800e5d4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800e5c2:	f7fc ff71 	bl	800b4a8 <USBD_GetString>
  return USBD_StrDesc;
 800e5c6:	4b02      	ldr	r3, [pc, #8]	; (800e5d0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800e5c8:	4618      	mov	r0, r3
 800e5ca:	3708      	adds	r7, #8
 800e5cc:	46bd      	mov	sp, r7
 800e5ce:	bd80      	pop	{r7, pc}
 800e5d0:	2001b520 	.word	0x2001b520
 800e5d4:	0800faf4 	.word	0x0800faf4

0800e5d8 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e5d8:	b580      	push	{r7, lr}
 800e5da:	b082      	sub	sp, #8
 800e5dc:	af00      	add	r7, sp, #0
 800e5de:	4603      	mov	r3, r0
 800e5e0:	6039      	str	r1, [r7, #0]
 800e5e2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800e5e4:	683b      	ldr	r3, [r7, #0]
 800e5e6:	221a      	movs	r2, #26
 800e5e8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800e5ea:	f000 f843 	bl	800e674 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800e5ee:	4b02      	ldr	r3, [pc, #8]	; (800e5f8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800e5f0:	4618      	mov	r0, r3
 800e5f2:	3708      	adds	r7, #8
 800e5f4:	46bd      	mov	sp, r7
 800e5f6:	bd80      	pop	{r7, pc}
 800e5f8:	20000148 	.word	0x20000148

0800e5fc <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e5fc:	b580      	push	{r7, lr}
 800e5fe:	b082      	sub	sp, #8
 800e600:	af00      	add	r7, sp, #0
 800e602:	4603      	mov	r3, r0
 800e604:	6039      	str	r1, [r7, #0]
 800e606:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800e608:	79fb      	ldrb	r3, [r7, #7]
 800e60a:	2b00      	cmp	r3, #0
 800e60c:	d105      	bne.n	800e61a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e60e:	683a      	ldr	r2, [r7, #0]
 800e610:	4907      	ldr	r1, [pc, #28]	; (800e630 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e612:	4808      	ldr	r0, [pc, #32]	; (800e634 <USBD_FS_ConfigStrDescriptor+0x38>)
 800e614:	f7fc ff48 	bl	800b4a8 <USBD_GetString>
 800e618:	e004      	b.n	800e624 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e61a:	683a      	ldr	r2, [r7, #0]
 800e61c:	4904      	ldr	r1, [pc, #16]	; (800e630 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e61e:	4805      	ldr	r0, [pc, #20]	; (800e634 <USBD_FS_ConfigStrDescriptor+0x38>)
 800e620:	f7fc ff42 	bl	800b4a8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e624:	4b02      	ldr	r3, [pc, #8]	; (800e630 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800e626:	4618      	mov	r0, r3
 800e628:	3708      	adds	r7, #8
 800e62a:	46bd      	mov	sp, r7
 800e62c:	bd80      	pop	{r7, pc}
 800e62e:	bf00      	nop
 800e630:	2001b520 	.word	0x2001b520
 800e634:	0800fb08 	.word	0x0800fb08

0800e638 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e638:	b580      	push	{r7, lr}
 800e63a:	b082      	sub	sp, #8
 800e63c:	af00      	add	r7, sp, #0
 800e63e:	4603      	mov	r3, r0
 800e640:	6039      	str	r1, [r7, #0]
 800e642:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e644:	79fb      	ldrb	r3, [r7, #7]
 800e646:	2b00      	cmp	r3, #0
 800e648:	d105      	bne.n	800e656 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e64a:	683a      	ldr	r2, [r7, #0]
 800e64c:	4907      	ldr	r1, [pc, #28]	; (800e66c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e64e:	4808      	ldr	r0, [pc, #32]	; (800e670 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e650:	f7fc ff2a 	bl	800b4a8 <USBD_GetString>
 800e654:	e004      	b.n	800e660 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e656:	683a      	ldr	r2, [r7, #0]
 800e658:	4904      	ldr	r1, [pc, #16]	; (800e66c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e65a:	4805      	ldr	r0, [pc, #20]	; (800e670 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e65c:	f7fc ff24 	bl	800b4a8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e660:	4b02      	ldr	r3, [pc, #8]	; (800e66c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800e662:	4618      	mov	r0, r3
 800e664:	3708      	adds	r7, #8
 800e666:	46bd      	mov	sp, r7
 800e668:	bd80      	pop	{r7, pc}
 800e66a:	bf00      	nop
 800e66c:	2001b520 	.word	0x2001b520
 800e670:	0800fb14 	.word	0x0800fb14

0800e674 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800e674:	b580      	push	{r7, lr}
 800e676:	b084      	sub	sp, #16
 800e678:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800e67a:	4b0f      	ldr	r3, [pc, #60]	; (800e6b8 <Get_SerialNum+0x44>)
 800e67c:	681b      	ldr	r3, [r3, #0]
 800e67e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800e680:	4b0e      	ldr	r3, [pc, #56]	; (800e6bc <Get_SerialNum+0x48>)
 800e682:	681b      	ldr	r3, [r3, #0]
 800e684:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800e686:	4b0e      	ldr	r3, [pc, #56]	; (800e6c0 <Get_SerialNum+0x4c>)
 800e688:	681b      	ldr	r3, [r3, #0]
 800e68a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800e68c:	68fa      	ldr	r2, [r7, #12]
 800e68e:	687b      	ldr	r3, [r7, #4]
 800e690:	4413      	add	r3, r2
 800e692:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800e694:	68fb      	ldr	r3, [r7, #12]
 800e696:	2b00      	cmp	r3, #0
 800e698:	d009      	beq.n	800e6ae <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800e69a:	2208      	movs	r2, #8
 800e69c:	4909      	ldr	r1, [pc, #36]	; (800e6c4 <Get_SerialNum+0x50>)
 800e69e:	68f8      	ldr	r0, [r7, #12]
 800e6a0:	f000 f814 	bl	800e6cc <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800e6a4:	2204      	movs	r2, #4
 800e6a6:	4908      	ldr	r1, [pc, #32]	; (800e6c8 <Get_SerialNum+0x54>)
 800e6a8:	68b8      	ldr	r0, [r7, #8]
 800e6aa:	f000 f80f 	bl	800e6cc <IntToUnicode>
  }
}
 800e6ae:	bf00      	nop
 800e6b0:	3710      	adds	r7, #16
 800e6b2:	46bd      	mov	sp, r7
 800e6b4:	bd80      	pop	{r7, pc}
 800e6b6:	bf00      	nop
 800e6b8:	1fff7a10 	.word	0x1fff7a10
 800e6bc:	1fff7a14 	.word	0x1fff7a14
 800e6c0:	1fff7a18 	.word	0x1fff7a18
 800e6c4:	2000014a 	.word	0x2000014a
 800e6c8:	2000015a 	.word	0x2000015a

0800e6cc <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800e6cc:	b480      	push	{r7}
 800e6ce:	b087      	sub	sp, #28
 800e6d0:	af00      	add	r7, sp, #0
 800e6d2:	60f8      	str	r0, [r7, #12]
 800e6d4:	60b9      	str	r1, [r7, #8]
 800e6d6:	4613      	mov	r3, r2
 800e6d8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800e6da:	2300      	movs	r3, #0
 800e6dc:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800e6de:	2300      	movs	r3, #0
 800e6e0:	75fb      	strb	r3, [r7, #23]
 800e6e2:	e027      	b.n	800e734 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800e6e4:	68fb      	ldr	r3, [r7, #12]
 800e6e6:	0f1b      	lsrs	r3, r3, #28
 800e6e8:	2b09      	cmp	r3, #9
 800e6ea:	d80b      	bhi.n	800e704 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800e6ec:	68fb      	ldr	r3, [r7, #12]
 800e6ee:	0f1b      	lsrs	r3, r3, #28
 800e6f0:	b2da      	uxtb	r2, r3
 800e6f2:	7dfb      	ldrb	r3, [r7, #23]
 800e6f4:	005b      	lsls	r3, r3, #1
 800e6f6:	4619      	mov	r1, r3
 800e6f8:	68bb      	ldr	r3, [r7, #8]
 800e6fa:	440b      	add	r3, r1
 800e6fc:	3230      	adds	r2, #48	; 0x30
 800e6fe:	b2d2      	uxtb	r2, r2
 800e700:	701a      	strb	r2, [r3, #0]
 800e702:	e00a      	b.n	800e71a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800e704:	68fb      	ldr	r3, [r7, #12]
 800e706:	0f1b      	lsrs	r3, r3, #28
 800e708:	b2da      	uxtb	r2, r3
 800e70a:	7dfb      	ldrb	r3, [r7, #23]
 800e70c:	005b      	lsls	r3, r3, #1
 800e70e:	4619      	mov	r1, r3
 800e710:	68bb      	ldr	r3, [r7, #8]
 800e712:	440b      	add	r3, r1
 800e714:	3237      	adds	r2, #55	; 0x37
 800e716:	b2d2      	uxtb	r2, r2
 800e718:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800e71a:	68fb      	ldr	r3, [r7, #12]
 800e71c:	011b      	lsls	r3, r3, #4
 800e71e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800e720:	7dfb      	ldrb	r3, [r7, #23]
 800e722:	005b      	lsls	r3, r3, #1
 800e724:	3301      	adds	r3, #1
 800e726:	68ba      	ldr	r2, [r7, #8]
 800e728:	4413      	add	r3, r2
 800e72a:	2200      	movs	r2, #0
 800e72c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800e72e:	7dfb      	ldrb	r3, [r7, #23]
 800e730:	3301      	adds	r3, #1
 800e732:	75fb      	strb	r3, [r7, #23]
 800e734:	7dfa      	ldrb	r2, [r7, #23]
 800e736:	79fb      	ldrb	r3, [r7, #7]
 800e738:	429a      	cmp	r2, r3
 800e73a:	d3d3      	bcc.n	800e6e4 <IntToUnicode+0x18>
  }
}
 800e73c:	bf00      	nop
 800e73e:	bf00      	nop
 800e740:	371c      	adds	r7, #28
 800e742:	46bd      	mov	sp, r7
 800e744:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e748:	4770      	bx	lr
	...

0800e74c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800e74c:	b580      	push	{r7, lr}
 800e74e:	b08a      	sub	sp, #40	; 0x28
 800e750:	af00      	add	r7, sp, #0
 800e752:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e754:	f107 0314 	add.w	r3, r7, #20
 800e758:	2200      	movs	r2, #0
 800e75a:	601a      	str	r2, [r3, #0]
 800e75c:	605a      	str	r2, [r3, #4]
 800e75e:	609a      	str	r2, [r3, #8]
 800e760:	60da      	str	r2, [r3, #12]
 800e762:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800e764:	687b      	ldr	r3, [r7, #4]
 800e766:	681b      	ldr	r3, [r3, #0]
 800e768:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800e76c:	d13a      	bne.n	800e7e4 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e76e:	2300      	movs	r3, #0
 800e770:	613b      	str	r3, [r7, #16]
 800e772:	4b1e      	ldr	r3, [pc, #120]	; (800e7ec <HAL_PCD_MspInit+0xa0>)
 800e774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e776:	4a1d      	ldr	r2, [pc, #116]	; (800e7ec <HAL_PCD_MspInit+0xa0>)
 800e778:	f043 0301 	orr.w	r3, r3, #1
 800e77c:	6313      	str	r3, [r2, #48]	; 0x30
 800e77e:	4b1b      	ldr	r3, [pc, #108]	; (800e7ec <HAL_PCD_MspInit+0xa0>)
 800e780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e782:	f003 0301 	and.w	r3, r3, #1
 800e786:	613b      	str	r3, [r7, #16]
 800e788:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800e78a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800e78e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e790:	2302      	movs	r3, #2
 800e792:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e794:	2300      	movs	r3, #0
 800e796:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e798:	2303      	movs	r3, #3
 800e79a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800e79c:	230a      	movs	r3, #10
 800e79e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e7a0:	f107 0314 	add.w	r3, r7, #20
 800e7a4:	4619      	mov	r1, r3
 800e7a6:	4812      	ldr	r0, [pc, #72]	; (800e7f0 <HAL_PCD_MspInit+0xa4>)
 800e7a8:	f7f3 fb4a 	bl	8001e40 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800e7ac:	4b0f      	ldr	r3, [pc, #60]	; (800e7ec <HAL_PCD_MspInit+0xa0>)
 800e7ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e7b0:	4a0e      	ldr	r2, [pc, #56]	; (800e7ec <HAL_PCD_MspInit+0xa0>)
 800e7b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e7b6:	6353      	str	r3, [r2, #52]	; 0x34
 800e7b8:	2300      	movs	r3, #0
 800e7ba:	60fb      	str	r3, [r7, #12]
 800e7bc:	4b0b      	ldr	r3, [pc, #44]	; (800e7ec <HAL_PCD_MspInit+0xa0>)
 800e7be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e7c0:	4a0a      	ldr	r2, [pc, #40]	; (800e7ec <HAL_PCD_MspInit+0xa0>)
 800e7c2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800e7c6:	6453      	str	r3, [r2, #68]	; 0x44
 800e7c8:	4b08      	ldr	r3, [pc, #32]	; (800e7ec <HAL_PCD_MspInit+0xa0>)
 800e7ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e7cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e7d0:	60fb      	str	r3, [r7, #12]
 800e7d2:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800e7d4:	2200      	movs	r2, #0
 800e7d6:	2105      	movs	r1, #5
 800e7d8:	2043      	movs	r0, #67	; 0x43
 800e7da:	f7f3 faed 	bl	8001db8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800e7de:	2043      	movs	r0, #67	; 0x43
 800e7e0:	f7f3 fb16 	bl	8001e10 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800e7e4:	bf00      	nop
 800e7e6:	3728      	adds	r7, #40	; 0x28
 800e7e8:	46bd      	mov	sp, r7
 800e7ea:	bd80      	pop	{r7, pc}
 800e7ec:	40023800 	.word	0x40023800
 800e7f0:	40020000 	.word	0x40020000

0800e7f4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e7f4:	b580      	push	{r7, lr}
 800e7f6:	b082      	sub	sp, #8
 800e7f8:	af00      	add	r7, sp, #0
 800e7fa:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800e7fc:	687b      	ldr	r3, [r7, #4]
 800e7fe:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 800e802:	687b      	ldr	r3, [r7, #4]
 800e804:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800e808:	4619      	mov	r1, r3
 800e80a:	4610      	mov	r0, r2
 800e80c:	f7fb fced 	bl	800a1ea <USBD_LL_SetupStage>
}
 800e810:	bf00      	nop
 800e812:	3708      	adds	r7, #8
 800e814:	46bd      	mov	sp, r7
 800e816:	bd80      	pop	{r7, pc}

0800e818 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e818:	b580      	push	{r7, lr}
 800e81a:	b082      	sub	sp, #8
 800e81c:	af00      	add	r7, sp, #0
 800e81e:	6078      	str	r0, [r7, #4]
 800e820:	460b      	mov	r3, r1
 800e822:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800e824:	687b      	ldr	r3, [r7, #4]
 800e826:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800e82a:	78fa      	ldrb	r2, [r7, #3]
 800e82c:	6879      	ldr	r1, [r7, #4]
 800e82e:	4613      	mov	r3, r2
 800e830:	00db      	lsls	r3, r3, #3
 800e832:	4413      	add	r3, r2
 800e834:	009b      	lsls	r3, r3, #2
 800e836:	440b      	add	r3, r1
 800e838:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800e83c:	681a      	ldr	r2, [r3, #0]
 800e83e:	78fb      	ldrb	r3, [r7, #3]
 800e840:	4619      	mov	r1, r3
 800e842:	f7fb fd27 	bl	800a294 <USBD_LL_DataOutStage>
}
 800e846:	bf00      	nop
 800e848:	3708      	adds	r7, #8
 800e84a:	46bd      	mov	sp, r7
 800e84c:	bd80      	pop	{r7, pc}

0800e84e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e84e:	b580      	push	{r7, lr}
 800e850:	b082      	sub	sp, #8
 800e852:	af00      	add	r7, sp, #0
 800e854:	6078      	str	r0, [r7, #4]
 800e856:	460b      	mov	r3, r1
 800e858:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800e85a:	687b      	ldr	r3, [r7, #4]
 800e85c:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800e860:	78fa      	ldrb	r2, [r7, #3]
 800e862:	6879      	ldr	r1, [r7, #4]
 800e864:	4613      	mov	r3, r2
 800e866:	00db      	lsls	r3, r3, #3
 800e868:	4413      	add	r3, r2
 800e86a:	009b      	lsls	r3, r3, #2
 800e86c:	440b      	add	r3, r1
 800e86e:	334c      	adds	r3, #76	; 0x4c
 800e870:	681a      	ldr	r2, [r3, #0]
 800e872:	78fb      	ldrb	r3, [r7, #3]
 800e874:	4619      	mov	r1, r3
 800e876:	f7fb fdc0 	bl	800a3fa <USBD_LL_DataInStage>
}
 800e87a:	bf00      	nop
 800e87c:	3708      	adds	r7, #8
 800e87e:	46bd      	mov	sp, r7
 800e880:	bd80      	pop	{r7, pc}

0800e882 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e882:	b580      	push	{r7, lr}
 800e884:	b082      	sub	sp, #8
 800e886:	af00      	add	r7, sp, #0
 800e888:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800e88a:	687b      	ldr	r3, [r7, #4]
 800e88c:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e890:	4618      	mov	r0, r3
 800e892:	f7fb fef4 	bl	800a67e <USBD_LL_SOF>
}
 800e896:	bf00      	nop
 800e898:	3708      	adds	r7, #8
 800e89a:	46bd      	mov	sp, r7
 800e89c:	bd80      	pop	{r7, pc}

0800e89e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e89e:	b580      	push	{r7, lr}
 800e8a0:	b084      	sub	sp, #16
 800e8a2:	af00      	add	r7, sp, #0
 800e8a4:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800e8a6:	2301      	movs	r3, #1
 800e8a8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800e8aa:	687b      	ldr	r3, [r7, #4]
 800e8ac:	68db      	ldr	r3, [r3, #12]
 800e8ae:	2b02      	cmp	r3, #2
 800e8b0:	d001      	beq.n	800e8b6 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800e8b2:	f7f2 fa39 	bl	8000d28 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800e8b6:	687b      	ldr	r3, [r7, #4]
 800e8b8:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e8bc:	7bfa      	ldrb	r2, [r7, #15]
 800e8be:	4611      	mov	r1, r2
 800e8c0:	4618      	mov	r0, r3
 800e8c2:	f7fb fe9e 	bl	800a602 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800e8c6:	687b      	ldr	r3, [r7, #4]
 800e8c8:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e8cc:	4618      	mov	r0, r3
 800e8ce:	f7fb fe46 	bl	800a55e <USBD_LL_Reset>
}
 800e8d2:	bf00      	nop
 800e8d4:	3710      	adds	r7, #16
 800e8d6:	46bd      	mov	sp, r7
 800e8d8:	bd80      	pop	{r7, pc}
	...

0800e8dc <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e8dc:	b580      	push	{r7, lr}
 800e8de:	b082      	sub	sp, #8
 800e8e0:	af00      	add	r7, sp, #0
 800e8e2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800e8e4:	687b      	ldr	r3, [r7, #4]
 800e8e6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e8ea:	4618      	mov	r0, r3
 800e8ec:	f7fb fe99 	bl	800a622 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800e8f0:	687b      	ldr	r3, [r7, #4]
 800e8f2:	681b      	ldr	r3, [r3, #0]
 800e8f4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800e8f8:	681b      	ldr	r3, [r3, #0]
 800e8fa:	687a      	ldr	r2, [r7, #4]
 800e8fc:	6812      	ldr	r2, [r2, #0]
 800e8fe:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800e902:	f043 0301 	orr.w	r3, r3, #1
 800e906:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800e908:	687b      	ldr	r3, [r7, #4]
 800e90a:	6a1b      	ldr	r3, [r3, #32]
 800e90c:	2b00      	cmp	r3, #0
 800e90e:	d005      	beq.n	800e91c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e910:	4b04      	ldr	r3, [pc, #16]	; (800e924 <HAL_PCD_SuspendCallback+0x48>)
 800e912:	691b      	ldr	r3, [r3, #16]
 800e914:	4a03      	ldr	r2, [pc, #12]	; (800e924 <HAL_PCD_SuspendCallback+0x48>)
 800e916:	f043 0306 	orr.w	r3, r3, #6
 800e91a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800e91c:	bf00      	nop
 800e91e:	3708      	adds	r7, #8
 800e920:	46bd      	mov	sp, r7
 800e922:	bd80      	pop	{r7, pc}
 800e924:	e000ed00 	.word	0xe000ed00

0800e928 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e928:	b580      	push	{r7, lr}
 800e92a:	b082      	sub	sp, #8
 800e92c:	af00      	add	r7, sp, #0
 800e92e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800e930:	687b      	ldr	r3, [r7, #4]
 800e932:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e936:	4618      	mov	r0, r3
 800e938:	f7fb fe89 	bl	800a64e <USBD_LL_Resume>
}
 800e93c:	bf00      	nop
 800e93e:	3708      	adds	r7, #8
 800e940:	46bd      	mov	sp, r7
 800e942:	bd80      	pop	{r7, pc}

0800e944 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e944:	b580      	push	{r7, lr}
 800e946:	b082      	sub	sp, #8
 800e948:	af00      	add	r7, sp, #0
 800e94a:	6078      	str	r0, [r7, #4]
 800e94c:	460b      	mov	r3, r1
 800e94e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e950:	687b      	ldr	r3, [r7, #4]
 800e952:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e956:	78fa      	ldrb	r2, [r7, #3]
 800e958:	4611      	mov	r1, r2
 800e95a:	4618      	mov	r0, r3
 800e95c:	f7fb fee1 	bl	800a722 <USBD_LL_IsoOUTIncomplete>
}
 800e960:	bf00      	nop
 800e962:	3708      	adds	r7, #8
 800e964:	46bd      	mov	sp, r7
 800e966:	bd80      	pop	{r7, pc}

0800e968 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e968:	b580      	push	{r7, lr}
 800e96a:	b082      	sub	sp, #8
 800e96c:	af00      	add	r7, sp, #0
 800e96e:	6078      	str	r0, [r7, #4]
 800e970:	460b      	mov	r3, r1
 800e972:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e974:	687b      	ldr	r3, [r7, #4]
 800e976:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e97a:	78fa      	ldrb	r2, [r7, #3]
 800e97c:	4611      	mov	r1, r2
 800e97e:	4618      	mov	r0, r3
 800e980:	f7fb fe9d 	bl	800a6be <USBD_LL_IsoINIncomplete>
}
 800e984:	bf00      	nop
 800e986:	3708      	adds	r7, #8
 800e988:	46bd      	mov	sp, r7
 800e98a:	bd80      	pop	{r7, pc}

0800e98c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e98c:	b580      	push	{r7, lr}
 800e98e:	b082      	sub	sp, #8
 800e990:	af00      	add	r7, sp, #0
 800e992:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800e994:	687b      	ldr	r3, [r7, #4]
 800e996:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e99a:	4618      	mov	r0, r3
 800e99c:	f7fb fef3 	bl	800a786 <USBD_LL_DevConnected>
}
 800e9a0:	bf00      	nop
 800e9a2:	3708      	adds	r7, #8
 800e9a4:	46bd      	mov	sp, r7
 800e9a6:	bd80      	pop	{r7, pc}

0800e9a8 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e9a8:	b580      	push	{r7, lr}
 800e9aa:	b082      	sub	sp, #8
 800e9ac:	af00      	add	r7, sp, #0
 800e9ae:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e9b6:	4618      	mov	r0, r3
 800e9b8:	f7fb fef0 	bl	800a79c <USBD_LL_DevDisconnected>
}
 800e9bc:	bf00      	nop
 800e9be:	3708      	adds	r7, #8
 800e9c0:	46bd      	mov	sp, r7
 800e9c2:	bd80      	pop	{r7, pc}

0800e9c4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800e9c4:	b580      	push	{r7, lr}
 800e9c6:	b082      	sub	sp, #8
 800e9c8:	af00      	add	r7, sp, #0
 800e9ca:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800e9cc:	687b      	ldr	r3, [r7, #4]
 800e9ce:	781b      	ldrb	r3, [r3, #0]
 800e9d0:	2b00      	cmp	r3, #0
 800e9d2:	d13c      	bne.n	800ea4e <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800e9d4:	4a20      	ldr	r2, [pc, #128]	; (800ea58 <USBD_LL_Init+0x94>)
 800e9d6:	687b      	ldr	r3, [r7, #4]
 800e9d8:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	4a1e      	ldr	r2, [pc, #120]	; (800ea58 <USBD_LL_Init+0x94>)
 800e9e0:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800e9e4:	4b1c      	ldr	r3, [pc, #112]	; (800ea58 <USBD_LL_Init+0x94>)
 800e9e6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800e9ea:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800e9ec:	4b1a      	ldr	r3, [pc, #104]	; (800ea58 <USBD_LL_Init+0x94>)
 800e9ee:	2204      	movs	r2, #4
 800e9f0:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800e9f2:	4b19      	ldr	r3, [pc, #100]	; (800ea58 <USBD_LL_Init+0x94>)
 800e9f4:	2202      	movs	r2, #2
 800e9f6:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800e9f8:	4b17      	ldr	r3, [pc, #92]	; (800ea58 <USBD_LL_Init+0x94>)
 800e9fa:	2200      	movs	r2, #0
 800e9fc:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800e9fe:	4b16      	ldr	r3, [pc, #88]	; (800ea58 <USBD_LL_Init+0x94>)
 800ea00:	2202      	movs	r2, #2
 800ea02:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800ea04:	4b14      	ldr	r3, [pc, #80]	; (800ea58 <USBD_LL_Init+0x94>)
 800ea06:	2200      	movs	r2, #0
 800ea08:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800ea0a:	4b13      	ldr	r3, [pc, #76]	; (800ea58 <USBD_LL_Init+0x94>)
 800ea0c:	2200      	movs	r2, #0
 800ea0e:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800ea10:	4b11      	ldr	r3, [pc, #68]	; (800ea58 <USBD_LL_Init+0x94>)
 800ea12:	2200      	movs	r2, #0
 800ea14:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800ea16:	4b10      	ldr	r3, [pc, #64]	; (800ea58 <USBD_LL_Init+0x94>)
 800ea18:	2200      	movs	r2, #0
 800ea1a:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800ea1c:	4b0e      	ldr	r3, [pc, #56]	; (800ea58 <USBD_LL_Init+0x94>)
 800ea1e:	2200      	movs	r2, #0
 800ea20:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800ea22:	480d      	ldr	r0, [pc, #52]	; (800ea58 <USBD_LL_Init+0x94>)
 800ea24:	f7f4 fb36 	bl	8003094 <HAL_PCD_Init>
 800ea28:	4603      	mov	r3, r0
 800ea2a:	2b00      	cmp	r3, #0
 800ea2c:	d001      	beq.n	800ea32 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800ea2e:	f7f2 f97b 	bl	8000d28 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800ea32:	2180      	movs	r1, #128	; 0x80
 800ea34:	4808      	ldr	r0, [pc, #32]	; (800ea58 <USBD_LL_Init+0x94>)
 800ea36:	f7f5 fd98 	bl	800456a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800ea3a:	2240      	movs	r2, #64	; 0x40
 800ea3c:	2100      	movs	r1, #0
 800ea3e:	4806      	ldr	r0, [pc, #24]	; (800ea58 <USBD_LL_Init+0x94>)
 800ea40:	f7f5 fd4c 	bl	80044dc <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800ea44:	2280      	movs	r2, #128	; 0x80
 800ea46:	2101      	movs	r1, #1
 800ea48:	4803      	ldr	r0, [pc, #12]	; (800ea58 <USBD_LL_Init+0x94>)
 800ea4a:	f7f5 fd47 	bl	80044dc <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800ea4e:	2300      	movs	r3, #0
}
 800ea50:	4618      	mov	r0, r3
 800ea52:	3708      	adds	r7, #8
 800ea54:	46bd      	mov	sp, r7
 800ea56:	bd80      	pop	{r7, pc}
 800ea58:	2001b720 	.word	0x2001b720

0800ea5c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800ea5c:	b580      	push	{r7, lr}
 800ea5e:	b084      	sub	sp, #16
 800ea60:	af00      	add	r7, sp, #0
 800ea62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ea64:	2300      	movs	r3, #0
 800ea66:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ea68:	2300      	movs	r3, #0
 800ea6a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800ea6c:	687b      	ldr	r3, [r7, #4]
 800ea6e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800ea72:	4618      	mov	r0, r3
 800ea74:	f7f4 fc36 	bl	80032e4 <HAL_PCD_Start>
 800ea78:	4603      	mov	r3, r0
 800ea7a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ea7c:	7bfb      	ldrb	r3, [r7, #15]
 800ea7e:	4618      	mov	r0, r3
 800ea80:	f000 f942 	bl	800ed08 <USBD_Get_USB_Status>
 800ea84:	4603      	mov	r3, r0
 800ea86:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ea88:	7bbb      	ldrb	r3, [r7, #14]
}
 800ea8a:	4618      	mov	r0, r3
 800ea8c:	3710      	adds	r7, #16
 800ea8e:	46bd      	mov	sp, r7
 800ea90:	bd80      	pop	{r7, pc}

0800ea92 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800ea92:	b580      	push	{r7, lr}
 800ea94:	b084      	sub	sp, #16
 800ea96:	af00      	add	r7, sp, #0
 800ea98:	6078      	str	r0, [r7, #4]
 800ea9a:	4608      	mov	r0, r1
 800ea9c:	4611      	mov	r1, r2
 800ea9e:	461a      	mov	r2, r3
 800eaa0:	4603      	mov	r3, r0
 800eaa2:	70fb      	strb	r3, [r7, #3]
 800eaa4:	460b      	mov	r3, r1
 800eaa6:	70bb      	strb	r3, [r7, #2]
 800eaa8:	4613      	mov	r3, r2
 800eaaa:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800eaac:	2300      	movs	r3, #0
 800eaae:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800eab0:	2300      	movs	r3, #0
 800eab2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800eab4:	687b      	ldr	r3, [r7, #4]
 800eab6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800eaba:	78bb      	ldrb	r3, [r7, #2]
 800eabc:	883a      	ldrh	r2, [r7, #0]
 800eabe:	78f9      	ldrb	r1, [r7, #3]
 800eac0:	f7f5 f907 	bl	8003cd2 <HAL_PCD_EP_Open>
 800eac4:	4603      	mov	r3, r0
 800eac6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800eac8:	7bfb      	ldrb	r3, [r7, #15]
 800eaca:	4618      	mov	r0, r3
 800eacc:	f000 f91c 	bl	800ed08 <USBD_Get_USB_Status>
 800ead0:	4603      	mov	r3, r0
 800ead2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ead4:	7bbb      	ldrb	r3, [r7, #14]
}
 800ead6:	4618      	mov	r0, r3
 800ead8:	3710      	adds	r7, #16
 800eada:	46bd      	mov	sp, r7
 800eadc:	bd80      	pop	{r7, pc}

0800eade <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800eade:	b580      	push	{r7, lr}
 800eae0:	b084      	sub	sp, #16
 800eae2:	af00      	add	r7, sp, #0
 800eae4:	6078      	str	r0, [r7, #4]
 800eae6:	460b      	mov	r3, r1
 800eae8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800eaea:	2300      	movs	r3, #0
 800eaec:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800eaee:	2300      	movs	r3, #0
 800eaf0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800eaf2:	687b      	ldr	r3, [r7, #4]
 800eaf4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800eaf8:	78fa      	ldrb	r2, [r7, #3]
 800eafa:	4611      	mov	r1, r2
 800eafc:	4618      	mov	r0, r3
 800eafe:	f7f5 f950 	bl	8003da2 <HAL_PCD_EP_Close>
 800eb02:	4603      	mov	r3, r0
 800eb04:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800eb06:	7bfb      	ldrb	r3, [r7, #15]
 800eb08:	4618      	mov	r0, r3
 800eb0a:	f000 f8fd 	bl	800ed08 <USBD_Get_USB_Status>
 800eb0e:	4603      	mov	r3, r0
 800eb10:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800eb12:	7bbb      	ldrb	r3, [r7, #14]
}
 800eb14:	4618      	mov	r0, r3
 800eb16:	3710      	adds	r7, #16
 800eb18:	46bd      	mov	sp, r7
 800eb1a:	bd80      	pop	{r7, pc}

0800eb1c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800eb1c:	b580      	push	{r7, lr}
 800eb1e:	b084      	sub	sp, #16
 800eb20:	af00      	add	r7, sp, #0
 800eb22:	6078      	str	r0, [r7, #4]
 800eb24:	460b      	mov	r3, r1
 800eb26:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800eb28:	2300      	movs	r3, #0
 800eb2a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800eb2c:	2300      	movs	r3, #0
 800eb2e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800eb30:	687b      	ldr	r3, [r7, #4]
 800eb32:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800eb36:	78fa      	ldrb	r2, [r7, #3]
 800eb38:	4611      	mov	r1, r2
 800eb3a:	4618      	mov	r0, r3
 800eb3c:	f7f5 fa28 	bl	8003f90 <HAL_PCD_EP_SetStall>
 800eb40:	4603      	mov	r3, r0
 800eb42:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800eb44:	7bfb      	ldrb	r3, [r7, #15]
 800eb46:	4618      	mov	r0, r3
 800eb48:	f000 f8de 	bl	800ed08 <USBD_Get_USB_Status>
 800eb4c:	4603      	mov	r3, r0
 800eb4e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800eb50:	7bbb      	ldrb	r3, [r7, #14]
}
 800eb52:	4618      	mov	r0, r3
 800eb54:	3710      	adds	r7, #16
 800eb56:	46bd      	mov	sp, r7
 800eb58:	bd80      	pop	{r7, pc}

0800eb5a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800eb5a:	b580      	push	{r7, lr}
 800eb5c:	b084      	sub	sp, #16
 800eb5e:	af00      	add	r7, sp, #0
 800eb60:	6078      	str	r0, [r7, #4]
 800eb62:	460b      	mov	r3, r1
 800eb64:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800eb66:	2300      	movs	r3, #0
 800eb68:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800eb6a:	2300      	movs	r3, #0
 800eb6c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800eb6e:	687b      	ldr	r3, [r7, #4]
 800eb70:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800eb74:	78fa      	ldrb	r2, [r7, #3]
 800eb76:	4611      	mov	r1, r2
 800eb78:	4618      	mov	r0, r3
 800eb7a:	f7f5 fa6d 	bl	8004058 <HAL_PCD_EP_ClrStall>
 800eb7e:	4603      	mov	r3, r0
 800eb80:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800eb82:	7bfb      	ldrb	r3, [r7, #15]
 800eb84:	4618      	mov	r0, r3
 800eb86:	f000 f8bf 	bl	800ed08 <USBD_Get_USB_Status>
 800eb8a:	4603      	mov	r3, r0
 800eb8c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800eb8e:	7bbb      	ldrb	r3, [r7, #14]
}
 800eb90:	4618      	mov	r0, r3
 800eb92:	3710      	adds	r7, #16
 800eb94:	46bd      	mov	sp, r7
 800eb96:	bd80      	pop	{r7, pc}

0800eb98 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800eb98:	b480      	push	{r7}
 800eb9a:	b085      	sub	sp, #20
 800eb9c:	af00      	add	r7, sp, #0
 800eb9e:	6078      	str	r0, [r7, #4]
 800eba0:	460b      	mov	r3, r1
 800eba2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800ebaa:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800ebac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ebb0:	2b00      	cmp	r3, #0
 800ebb2:	da0b      	bge.n	800ebcc <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800ebb4:	78fb      	ldrb	r3, [r7, #3]
 800ebb6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ebba:	68f9      	ldr	r1, [r7, #12]
 800ebbc:	4613      	mov	r3, r2
 800ebbe:	00db      	lsls	r3, r3, #3
 800ebc0:	4413      	add	r3, r2
 800ebc2:	009b      	lsls	r3, r3, #2
 800ebc4:	440b      	add	r3, r1
 800ebc6:	333e      	adds	r3, #62	; 0x3e
 800ebc8:	781b      	ldrb	r3, [r3, #0]
 800ebca:	e00b      	b.n	800ebe4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800ebcc:	78fb      	ldrb	r3, [r7, #3]
 800ebce:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ebd2:	68f9      	ldr	r1, [r7, #12]
 800ebd4:	4613      	mov	r3, r2
 800ebd6:	00db      	lsls	r3, r3, #3
 800ebd8:	4413      	add	r3, r2
 800ebda:	009b      	lsls	r3, r3, #2
 800ebdc:	440b      	add	r3, r1
 800ebde:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800ebe2:	781b      	ldrb	r3, [r3, #0]
  }
}
 800ebe4:	4618      	mov	r0, r3
 800ebe6:	3714      	adds	r7, #20
 800ebe8:	46bd      	mov	sp, r7
 800ebea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebee:	4770      	bx	lr

0800ebf0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800ebf0:	b580      	push	{r7, lr}
 800ebf2:	b084      	sub	sp, #16
 800ebf4:	af00      	add	r7, sp, #0
 800ebf6:	6078      	str	r0, [r7, #4]
 800ebf8:	460b      	mov	r3, r1
 800ebfa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ebfc:	2300      	movs	r3, #0
 800ebfe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ec00:	2300      	movs	r3, #0
 800ec02:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800ec04:	687b      	ldr	r3, [r7, #4]
 800ec06:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800ec0a:	78fa      	ldrb	r2, [r7, #3]
 800ec0c:	4611      	mov	r1, r2
 800ec0e:	4618      	mov	r0, r3
 800ec10:	f7f5 f83a 	bl	8003c88 <HAL_PCD_SetAddress>
 800ec14:	4603      	mov	r3, r0
 800ec16:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ec18:	7bfb      	ldrb	r3, [r7, #15]
 800ec1a:	4618      	mov	r0, r3
 800ec1c:	f000 f874 	bl	800ed08 <USBD_Get_USB_Status>
 800ec20:	4603      	mov	r3, r0
 800ec22:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ec24:	7bbb      	ldrb	r3, [r7, #14]
}
 800ec26:	4618      	mov	r0, r3
 800ec28:	3710      	adds	r7, #16
 800ec2a:	46bd      	mov	sp, r7
 800ec2c:	bd80      	pop	{r7, pc}

0800ec2e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ec2e:	b580      	push	{r7, lr}
 800ec30:	b086      	sub	sp, #24
 800ec32:	af00      	add	r7, sp, #0
 800ec34:	60f8      	str	r0, [r7, #12]
 800ec36:	607a      	str	r2, [r7, #4]
 800ec38:	603b      	str	r3, [r7, #0]
 800ec3a:	460b      	mov	r3, r1
 800ec3c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ec3e:	2300      	movs	r3, #0
 800ec40:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ec42:	2300      	movs	r3, #0
 800ec44:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800ec46:	68fb      	ldr	r3, [r7, #12]
 800ec48:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800ec4c:	7af9      	ldrb	r1, [r7, #11]
 800ec4e:	683b      	ldr	r3, [r7, #0]
 800ec50:	687a      	ldr	r2, [r7, #4]
 800ec52:	f7f5 f953 	bl	8003efc <HAL_PCD_EP_Transmit>
 800ec56:	4603      	mov	r3, r0
 800ec58:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ec5a:	7dfb      	ldrb	r3, [r7, #23]
 800ec5c:	4618      	mov	r0, r3
 800ec5e:	f000 f853 	bl	800ed08 <USBD_Get_USB_Status>
 800ec62:	4603      	mov	r3, r0
 800ec64:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ec66:	7dbb      	ldrb	r3, [r7, #22]
}
 800ec68:	4618      	mov	r0, r3
 800ec6a:	3718      	adds	r7, #24
 800ec6c:	46bd      	mov	sp, r7
 800ec6e:	bd80      	pop	{r7, pc}

0800ec70 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ec70:	b580      	push	{r7, lr}
 800ec72:	b086      	sub	sp, #24
 800ec74:	af00      	add	r7, sp, #0
 800ec76:	60f8      	str	r0, [r7, #12]
 800ec78:	607a      	str	r2, [r7, #4]
 800ec7a:	603b      	str	r3, [r7, #0]
 800ec7c:	460b      	mov	r3, r1
 800ec7e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ec80:	2300      	movs	r3, #0
 800ec82:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ec84:	2300      	movs	r3, #0
 800ec86:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800ec88:	68fb      	ldr	r3, [r7, #12]
 800ec8a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800ec8e:	7af9      	ldrb	r1, [r7, #11]
 800ec90:	683b      	ldr	r3, [r7, #0]
 800ec92:	687a      	ldr	r2, [r7, #4]
 800ec94:	f7f5 f8cf 	bl	8003e36 <HAL_PCD_EP_Receive>
 800ec98:	4603      	mov	r3, r0
 800ec9a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ec9c:	7dfb      	ldrb	r3, [r7, #23]
 800ec9e:	4618      	mov	r0, r3
 800eca0:	f000 f832 	bl	800ed08 <USBD_Get_USB_Status>
 800eca4:	4603      	mov	r3, r0
 800eca6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800eca8:	7dbb      	ldrb	r3, [r7, #22]
}
 800ecaa:	4618      	mov	r0, r3
 800ecac:	3718      	adds	r7, #24
 800ecae:	46bd      	mov	sp, r7
 800ecb0:	bd80      	pop	{r7, pc}

0800ecb2 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ecb2:	b580      	push	{r7, lr}
 800ecb4:	b082      	sub	sp, #8
 800ecb6:	af00      	add	r7, sp, #0
 800ecb8:	6078      	str	r0, [r7, #4]
 800ecba:	460b      	mov	r3, r1
 800ecbc:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800ecbe:	687b      	ldr	r3, [r7, #4]
 800ecc0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800ecc4:	78fa      	ldrb	r2, [r7, #3]
 800ecc6:	4611      	mov	r1, r2
 800ecc8:	4618      	mov	r0, r3
 800ecca:	f7f5 f8ff 	bl	8003ecc <HAL_PCD_EP_GetRxCount>
 800ecce:	4603      	mov	r3, r0
}
 800ecd0:	4618      	mov	r0, r3
 800ecd2:	3708      	adds	r7, #8
 800ecd4:	46bd      	mov	sp, r7
 800ecd6:	bd80      	pop	{r7, pc}

0800ecd8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800ecd8:	b480      	push	{r7}
 800ecda:	b083      	sub	sp, #12
 800ecdc:	af00      	add	r7, sp, #0
 800ecde:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800ece0:	4b03      	ldr	r3, [pc, #12]	; (800ecf0 <USBD_static_malloc+0x18>)
}
 800ece2:	4618      	mov	r0, r3
 800ece4:	370c      	adds	r7, #12
 800ece6:	46bd      	mov	sp, r7
 800ece8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecec:	4770      	bx	lr
 800ecee:	bf00      	nop
 800ecf0:	2001bc2c 	.word	0x2001bc2c

0800ecf4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800ecf4:	b480      	push	{r7}
 800ecf6:	b083      	sub	sp, #12
 800ecf8:	af00      	add	r7, sp, #0
 800ecfa:	6078      	str	r0, [r7, #4]

}
 800ecfc:	bf00      	nop
 800ecfe:	370c      	adds	r7, #12
 800ed00:	46bd      	mov	sp, r7
 800ed02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed06:	4770      	bx	lr

0800ed08 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800ed08:	b480      	push	{r7}
 800ed0a:	b085      	sub	sp, #20
 800ed0c:	af00      	add	r7, sp, #0
 800ed0e:	4603      	mov	r3, r0
 800ed10:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ed12:	2300      	movs	r3, #0
 800ed14:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800ed16:	79fb      	ldrb	r3, [r7, #7]
 800ed18:	2b03      	cmp	r3, #3
 800ed1a:	d817      	bhi.n	800ed4c <USBD_Get_USB_Status+0x44>
 800ed1c:	a201      	add	r2, pc, #4	; (adr r2, 800ed24 <USBD_Get_USB_Status+0x1c>)
 800ed1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ed22:	bf00      	nop
 800ed24:	0800ed35 	.word	0x0800ed35
 800ed28:	0800ed3b 	.word	0x0800ed3b
 800ed2c:	0800ed41 	.word	0x0800ed41
 800ed30:	0800ed47 	.word	0x0800ed47
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800ed34:	2300      	movs	r3, #0
 800ed36:	73fb      	strb	r3, [r7, #15]
    break;
 800ed38:	e00b      	b.n	800ed52 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ed3a:	2303      	movs	r3, #3
 800ed3c:	73fb      	strb	r3, [r7, #15]
    break;
 800ed3e:	e008      	b.n	800ed52 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ed40:	2301      	movs	r3, #1
 800ed42:	73fb      	strb	r3, [r7, #15]
    break;
 800ed44:	e005      	b.n	800ed52 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ed46:	2303      	movs	r3, #3
 800ed48:	73fb      	strb	r3, [r7, #15]
    break;
 800ed4a:	e002      	b.n	800ed52 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800ed4c:	2303      	movs	r3, #3
 800ed4e:	73fb      	strb	r3, [r7, #15]
    break;
 800ed50:	bf00      	nop
  }
  return usb_status;
 800ed52:	7bfb      	ldrb	r3, [r7, #15]
}
 800ed54:	4618      	mov	r0, r3
 800ed56:	3714      	adds	r7, #20
 800ed58:	46bd      	mov	sp, r7
 800ed5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed5e:	4770      	bx	lr

0800ed60 <__errno>:
 800ed60:	4b01      	ldr	r3, [pc, #4]	; (800ed68 <__errno+0x8>)
 800ed62:	6818      	ldr	r0, [r3, #0]
 800ed64:	4770      	bx	lr
 800ed66:	bf00      	nop
 800ed68:	20000164 	.word	0x20000164

0800ed6c <__libc_init_array>:
 800ed6c:	b570      	push	{r4, r5, r6, lr}
 800ed6e:	4d0d      	ldr	r5, [pc, #52]	; (800eda4 <__libc_init_array+0x38>)
 800ed70:	4c0d      	ldr	r4, [pc, #52]	; (800eda8 <__libc_init_array+0x3c>)
 800ed72:	1b64      	subs	r4, r4, r5
 800ed74:	10a4      	asrs	r4, r4, #2
 800ed76:	2600      	movs	r6, #0
 800ed78:	42a6      	cmp	r6, r4
 800ed7a:	d109      	bne.n	800ed90 <__libc_init_array+0x24>
 800ed7c:	4d0b      	ldr	r5, [pc, #44]	; (800edac <__libc_init_array+0x40>)
 800ed7e:	4c0c      	ldr	r4, [pc, #48]	; (800edb0 <__libc_init_array+0x44>)
 800ed80:	f000 fd08 	bl	800f794 <_init>
 800ed84:	1b64      	subs	r4, r4, r5
 800ed86:	10a4      	asrs	r4, r4, #2
 800ed88:	2600      	movs	r6, #0
 800ed8a:	42a6      	cmp	r6, r4
 800ed8c:	d105      	bne.n	800ed9a <__libc_init_array+0x2e>
 800ed8e:	bd70      	pop	{r4, r5, r6, pc}
 800ed90:	f855 3b04 	ldr.w	r3, [r5], #4
 800ed94:	4798      	blx	r3
 800ed96:	3601      	adds	r6, #1
 800ed98:	e7ee      	b.n	800ed78 <__libc_init_array+0xc>
 800ed9a:	f855 3b04 	ldr.w	r3, [r5], #4
 800ed9e:	4798      	blx	r3
 800eda0:	3601      	adds	r6, #1
 800eda2:	e7f2      	b.n	800ed8a <__libc_init_array+0x1e>
 800eda4:	08011db8 	.word	0x08011db8
 800eda8:	08011db8 	.word	0x08011db8
 800edac:	08011db8 	.word	0x08011db8
 800edb0:	08011dbc 	.word	0x08011dbc

0800edb4 <__retarget_lock_acquire_recursive>:
 800edb4:	4770      	bx	lr

0800edb6 <__retarget_lock_release_recursive>:
 800edb6:	4770      	bx	lr

0800edb8 <malloc>:
 800edb8:	4b02      	ldr	r3, [pc, #8]	; (800edc4 <malloc+0xc>)
 800edba:	4601      	mov	r1, r0
 800edbc:	6818      	ldr	r0, [r3, #0]
 800edbe:	f000 b88d 	b.w	800eedc <_malloc_r>
 800edc2:	bf00      	nop
 800edc4:	20000164 	.word	0x20000164

0800edc8 <free>:
 800edc8:	4b02      	ldr	r3, [pc, #8]	; (800edd4 <free+0xc>)
 800edca:	4601      	mov	r1, r0
 800edcc:	6818      	ldr	r0, [r3, #0]
 800edce:	f000 b819 	b.w	800ee04 <_free_r>
 800edd2:	bf00      	nop
 800edd4:	20000164 	.word	0x20000164

0800edd8 <memcpy>:
 800edd8:	440a      	add	r2, r1
 800edda:	4291      	cmp	r1, r2
 800eddc:	f100 33ff 	add.w	r3, r0, #4294967295
 800ede0:	d100      	bne.n	800ede4 <memcpy+0xc>
 800ede2:	4770      	bx	lr
 800ede4:	b510      	push	{r4, lr}
 800ede6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800edea:	f803 4f01 	strb.w	r4, [r3, #1]!
 800edee:	4291      	cmp	r1, r2
 800edf0:	d1f9      	bne.n	800ede6 <memcpy+0xe>
 800edf2:	bd10      	pop	{r4, pc}

0800edf4 <memset>:
 800edf4:	4402      	add	r2, r0
 800edf6:	4603      	mov	r3, r0
 800edf8:	4293      	cmp	r3, r2
 800edfa:	d100      	bne.n	800edfe <memset+0xa>
 800edfc:	4770      	bx	lr
 800edfe:	f803 1b01 	strb.w	r1, [r3], #1
 800ee02:	e7f9      	b.n	800edf8 <memset+0x4>

0800ee04 <_free_r>:
 800ee04:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ee06:	2900      	cmp	r1, #0
 800ee08:	d044      	beq.n	800ee94 <_free_r+0x90>
 800ee0a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ee0e:	9001      	str	r0, [sp, #4]
 800ee10:	2b00      	cmp	r3, #0
 800ee12:	f1a1 0404 	sub.w	r4, r1, #4
 800ee16:	bfb8      	it	lt
 800ee18:	18e4      	addlt	r4, r4, r3
 800ee1a:	f000 f96d 	bl	800f0f8 <__malloc_lock>
 800ee1e:	4a1e      	ldr	r2, [pc, #120]	; (800ee98 <_free_r+0x94>)
 800ee20:	9801      	ldr	r0, [sp, #4]
 800ee22:	6813      	ldr	r3, [r2, #0]
 800ee24:	b933      	cbnz	r3, 800ee34 <_free_r+0x30>
 800ee26:	6063      	str	r3, [r4, #4]
 800ee28:	6014      	str	r4, [r2, #0]
 800ee2a:	b003      	add	sp, #12
 800ee2c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ee30:	f000 b968 	b.w	800f104 <__malloc_unlock>
 800ee34:	42a3      	cmp	r3, r4
 800ee36:	d908      	bls.n	800ee4a <_free_r+0x46>
 800ee38:	6825      	ldr	r5, [r4, #0]
 800ee3a:	1961      	adds	r1, r4, r5
 800ee3c:	428b      	cmp	r3, r1
 800ee3e:	bf01      	itttt	eq
 800ee40:	6819      	ldreq	r1, [r3, #0]
 800ee42:	685b      	ldreq	r3, [r3, #4]
 800ee44:	1949      	addeq	r1, r1, r5
 800ee46:	6021      	streq	r1, [r4, #0]
 800ee48:	e7ed      	b.n	800ee26 <_free_r+0x22>
 800ee4a:	461a      	mov	r2, r3
 800ee4c:	685b      	ldr	r3, [r3, #4]
 800ee4e:	b10b      	cbz	r3, 800ee54 <_free_r+0x50>
 800ee50:	42a3      	cmp	r3, r4
 800ee52:	d9fa      	bls.n	800ee4a <_free_r+0x46>
 800ee54:	6811      	ldr	r1, [r2, #0]
 800ee56:	1855      	adds	r5, r2, r1
 800ee58:	42a5      	cmp	r5, r4
 800ee5a:	d10b      	bne.n	800ee74 <_free_r+0x70>
 800ee5c:	6824      	ldr	r4, [r4, #0]
 800ee5e:	4421      	add	r1, r4
 800ee60:	1854      	adds	r4, r2, r1
 800ee62:	42a3      	cmp	r3, r4
 800ee64:	6011      	str	r1, [r2, #0]
 800ee66:	d1e0      	bne.n	800ee2a <_free_r+0x26>
 800ee68:	681c      	ldr	r4, [r3, #0]
 800ee6a:	685b      	ldr	r3, [r3, #4]
 800ee6c:	6053      	str	r3, [r2, #4]
 800ee6e:	4421      	add	r1, r4
 800ee70:	6011      	str	r1, [r2, #0]
 800ee72:	e7da      	b.n	800ee2a <_free_r+0x26>
 800ee74:	d902      	bls.n	800ee7c <_free_r+0x78>
 800ee76:	230c      	movs	r3, #12
 800ee78:	6003      	str	r3, [r0, #0]
 800ee7a:	e7d6      	b.n	800ee2a <_free_r+0x26>
 800ee7c:	6825      	ldr	r5, [r4, #0]
 800ee7e:	1961      	adds	r1, r4, r5
 800ee80:	428b      	cmp	r3, r1
 800ee82:	bf04      	itt	eq
 800ee84:	6819      	ldreq	r1, [r3, #0]
 800ee86:	685b      	ldreq	r3, [r3, #4]
 800ee88:	6063      	str	r3, [r4, #4]
 800ee8a:	bf04      	itt	eq
 800ee8c:	1949      	addeq	r1, r1, r5
 800ee8e:	6021      	streq	r1, [r4, #0]
 800ee90:	6054      	str	r4, [r2, #4]
 800ee92:	e7ca      	b.n	800ee2a <_free_r+0x26>
 800ee94:	b003      	add	sp, #12
 800ee96:	bd30      	pop	{r4, r5, pc}
 800ee98:	2001be50 	.word	0x2001be50

0800ee9c <sbrk_aligned>:
 800ee9c:	b570      	push	{r4, r5, r6, lr}
 800ee9e:	4e0e      	ldr	r6, [pc, #56]	; (800eed8 <sbrk_aligned+0x3c>)
 800eea0:	460c      	mov	r4, r1
 800eea2:	6831      	ldr	r1, [r6, #0]
 800eea4:	4605      	mov	r5, r0
 800eea6:	b911      	cbnz	r1, 800eeae <sbrk_aligned+0x12>
 800eea8:	f000 f8f6 	bl	800f098 <_sbrk_r>
 800eeac:	6030      	str	r0, [r6, #0]
 800eeae:	4621      	mov	r1, r4
 800eeb0:	4628      	mov	r0, r5
 800eeb2:	f000 f8f1 	bl	800f098 <_sbrk_r>
 800eeb6:	1c43      	adds	r3, r0, #1
 800eeb8:	d00a      	beq.n	800eed0 <sbrk_aligned+0x34>
 800eeba:	1cc4      	adds	r4, r0, #3
 800eebc:	f024 0403 	bic.w	r4, r4, #3
 800eec0:	42a0      	cmp	r0, r4
 800eec2:	d007      	beq.n	800eed4 <sbrk_aligned+0x38>
 800eec4:	1a21      	subs	r1, r4, r0
 800eec6:	4628      	mov	r0, r5
 800eec8:	f000 f8e6 	bl	800f098 <_sbrk_r>
 800eecc:	3001      	adds	r0, #1
 800eece:	d101      	bne.n	800eed4 <sbrk_aligned+0x38>
 800eed0:	f04f 34ff 	mov.w	r4, #4294967295
 800eed4:	4620      	mov	r0, r4
 800eed6:	bd70      	pop	{r4, r5, r6, pc}
 800eed8:	2001be54 	.word	0x2001be54

0800eedc <_malloc_r>:
 800eedc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eee0:	1ccd      	adds	r5, r1, #3
 800eee2:	f025 0503 	bic.w	r5, r5, #3
 800eee6:	3508      	adds	r5, #8
 800eee8:	2d0c      	cmp	r5, #12
 800eeea:	bf38      	it	cc
 800eeec:	250c      	movcc	r5, #12
 800eeee:	2d00      	cmp	r5, #0
 800eef0:	4607      	mov	r7, r0
 800eef2:	db01      	blt.n	800eef8 <_malloc_r+0x1c>
 800eef4:	42a9      	cmp	r1, r5
 800eef6:	d905      	bls.n	800ef04 <_malloc_r+0x28>
 800eef8:	230c      	movs	r3, #12
 800eefa:	603b      	str	r3, [r7, #0]
 800eefc:	2600      	movs	r6, #0
 800eefe:	4630      	mov	r0, r6
 800ef00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ef04:	4e2e      	ldr	r6, [pc, #184]	; (800efc0 <_malloc_r+0xe4>)
 800ef06:	f000 f8f7 	bl	800f0f8 <__malloc_lock>
 800ef0a:	6833      	ldr	r3, [r6, #0]
 800ef0c:	461c      	mov	r4, r3
 800ef0e:	bb34      	cbnz	r4, 800ef5e <_malloc_r+0x82>
 800ef10:	4629      	mov	r1, r5
 800ef12:	4638      	mov	r0, r7
 800ef14:	f7ff ffc2 	bl	800ee9c <sbrk_aligned>
 800ef18:	1c43      	adds	r3, r0, #1
 800ef1a:	4604      	mov	r4, r0
 800ef1c:	d14d      	bne.n	800efba <_malloc_r+0xde>
 800ef1e:	6834      	ldr	r4, [r6, #0]
 800ef20:	4626      	mov	r6, r4
 800ef22:	2e00      	cmp	r6, #0
 800ef24:	d140      	bne.n	800efa8 <_malloc_r+0xcc>
 800ef26:	6823      	ldr	r3, [r4, #0]
 800ef28:	4631      	mov	r1, r6
 800ef2a:	4638      	mov	r0, r7
 800ef2c:	eb04 0803 	add.w	r8, r4, r3
 800ef30:	f000 f8b2 	bl	800f098 <_sbrk_r>
 800ef34:	4580      	cmp	r8, r0
 800ef36:	d13a      	bne.n	800efae <_malloc_r+0xd2>
 800ef38:	6821      	ldr	r1, [r4, #0]
 800ef3a:	3503      	adds	r5, #3
 800ef3c:	1a6d      	subs	r5, r5, r1
 800ef3e:	f025 0503 	bic.w	r5, r5, #3
 800ef42:	3508      	adds	r5, #8
 800ef44:	2d0c      	cmp	r5, #12
 800ef46:	bf38      	it	cc
 800ef48:	250c      	movcc	r5, #12
 800ef4a:	4629      	mov	r1, r5
 800ef4c:	4638      	mov	r0, r7
 800ef4e:	f7ff ffa5 	bl	800ee9c <sbrk_aligned>
 800ef52:	3001      	adds	r0, #1
 800ef54:	d02b      	beq.n	800efae <_malloc_r+0xd2>
 800ef56:	6823      	ldr	r3, [r4, #0]
 800ef58:	442b      	add	r3, r5
 800ef5a:	6023      	str	r3, [r4, #0]
 800ef5c:	e00e      	b.n	800ef7c <_malloc_r+0xa0>
 800ef5e:	6822      	ldr	r2, [r4, #0]
 800ef60:	1b52      	subs	r2, r2, r5
 800ef62:	d41e      	bmi.n	800efa2 <_malloc_r+0xc6>
 800ef64:	2a0b      	cmp	r2, #11
 800ef66:	d916      	bls.n	800ef96 <_malloc_r+0xba>
 800ef68:	1961      	adds	r1, r4, r5
 800ef6a:	42a3      	cmp	r3, r4
 800ef6c:	6025      	str	r5, [r4, #0]
 800ef6e:	bf18      	it	ne
 800ef70:	6059      	strne	r1, [r3, #4]
 800ef72:	6863      	ldr	r3, [r4, #4]
 800ef74:	bf08      	it	eq
 800ef76:	6031      	streq	r1, [r6, #0]
 800ef78:	5162      	str	r2, [r4, r5]
 800ef7a:	604b      	str	r3, [r1, #4]
 800ef7c:	4638      	mov	r0, r7
 800ef7e:	f104 060b 	add.w	r6, r4, #11
 800ef82:	f000 f8bf 	bl	800f104 <__malloc_unlock>
 800ef86:	f026 0607 	bic.w	r6, r6, #7
 800ef8a:	1d23      	adds	r3, r4, #4
 800ef8c:	1af2      	subs	r2, r6, r3
 800ef8e:	d0b6      	beq.n	800eefe <_malloc_r+0x22>
 800ef90:	1b9b      	subs	r3, r3, r6
 800ef92:	50a3      	str	r3, [r4, r2]
 800ef94:	e7b3      	b.n	800eefe <_malloc_r+0x22>
 800ef96:	6862      	ldr	r2, [r4, #4]
 800ef98:	42a3      	cmp	r3, r4
 800ef9a:	bf0c      	ite	eq
 800ef9c:	6032      	streq	r2, [r6, #0]
 800ef9e:	605a      	strne	r2, [r3, #4]
 800efa0:	e7ec      	b.n	800ef7c <_malloc_r+0xa0>
 800efa2:	4623      	mov	r3, r4
 800efa4:	6864      	ldr	r4, [r4, #4]
 800efa6:	e7b2      	b.n	800ef0e <_malloc_r+0x32>
 800efa8:	4634      	mov	r4, r6
 800efaa:	6876      	ldr	r6, [r6, #4]
 800efac:	e7b9      	b.n	800ef22 <_malloc_r+0x46>
 800efae:	230c      	movs	r3, #12
 800efb0:	603b      	str	r3, [r7, #0]
 800efb2:	4638      	mov	r0, r7
 800efb4:	f000 f8a6 	bl	800f104 <__malloc_unlock>
 800efb8:	e7a1      	b.n	800eefe <_malloc_r+0x22>
 800efba:	6025      	str	r5, [r4, #0]
 800efbc:	e7de      	b.n	800ef7c <_malloc_r+0xa0>
 800efbe:	bf00      	nop
 800efc0:	2001be50 	.word	0x2001be50

0800efc4 <cleanup_glue>:
 800efc4:	b538      	push	{r3, r4, r5, lr}
 800efc6:	460c      	mov	r4, r1
 800efc8:	6809      	ldr	r1, [r1, #0]
 800efca:	4605      	mov	r5, r0
 800efcc:	b109      	cbz	r1, 800efd2 <cleanup_glue+0xe>
 800efce:	f7ff fff9 	bl	800efc4 <cleanup_glue>
 800efd2:	4621      	mov	r1, r4
 800efd4:	4628      	mov	r0, r5
 800efd6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800efda:	f7ff bf13 	b.w	800ee04 <_free_r>
	...

0800efe0 <_reclaim_reent>:
 800efe0:	4b2c      	ldr	r3, [pc, #176]	; (800f094 <_reclaim_reent+0xb4>)
 800efe2:	681b      	ldr	r3, [r3, #0]
 800efe4:	4283      	cmp	r3, r0
 800efe6:	b570      	push	{r4, r5, r6, lr}
 800efe8:	4604      	mov	r4, r0
 800efea:	d051      	beq.n	800f090 <_reclaim_reent+0xb0>
 800efec:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800efee:	b143      	cbz	r3, 800f002 <_reclaim_reent+0x22>
 800eff0:	68db      	ldr	r3, [r3, #12]
 800eff2:	2b00      	cmp	r3, #0
 800eff4:	d14a      	bne.n	800f08c <_reclaim_reent+0xac>
 800eff6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800eff8:	6819      	ldr	r1, [r3, #0]
 800effa:	b111      	cbz	r1, 800f002 <_reclaim_reent+0x22>
 800effc:	4620      	mov	r0, r4
 800effe:	f7ff ff01 	bl	800ee04 <_free_r>
 800f002:	6961      	ldr	r1, [r4, #20]
 800f004:	b111      	cbz	r1, 800f00c <_reclaim_reent+0x2c>
 800f006:	4620      	mov	r0, r4
 800f008:	f7ff fefc 	bl	800ee04 <_free_r>
 800f00c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800f00e:	b111      	cbz	r1, 800f016 <_reclaim_reent+0x36>
 800f010:	4620      	mov	r0, r4
 800f012:	f7ff fef7 	bl	800ee04 <_free_r>
 800f016:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800f018:	b111      	cbz	r1, 800f020 <_reclaim_reent+0x40>
 800f01a:	4620      	mov	r0, r4
 800f01c:	f7ff fef2 	bl	800ee04 <_free_r>
 800f020:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800f022:	b111      	cbz	r1, 800f02a <_reclaim_reent+0x4a>
 800f024:	4620      	mov	r0, r4
 800f026:	f7ff feed 	bl	800ee04 <_free_r>
 800f02a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800f02c:	b111      	cbz	r1, 800f034 <_reclaim_reent+0x54>
 800f02e:	4620      	mov	r0, r4
 800f030:	f7ff fee8 	bl	800ee04 <_free_r>
 800f034:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800f036:	b111      	cbz	r1, 800f03e <_reclaim_reent+0x5e>
 800f038:	4620      	mov	r0, r4
 800f03a:	f7ff fee3 	bl	800ee04 <_free_r>
 800f03e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800f040:	b111      	cbz	r1, 800f048 <_reclaim_reent+0x68>
 800f042:	4620      	mov	r0, r4
 800f044:	f7ff fede 	bl	800ee04 <_free_r>
 800f048:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f04a:	b111      	cbz	r1, 800f052 <_reclaim_reent+0x72>
 800f04c:	4620      	mov	r0, r4
 800f04e:	f7ff fed9 	bl	800ee04 <_free_r>
 800f052:	69a3      	ldr	r3, [r4, #24]
 800f054:	b1e3      	cbz	r3, 800f090 <_reclaim_reent+0xb0>
 800f056:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800f058:	4620      	mov	r0, r4
 800f05a:	4798      	blx	r3
 800f05c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800f05e:	b1b9      	cbz	r1, 800f090 <_reclaim_reent+0xb0>
 800f060:	4620      	mov	r0, r4
 800f062:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800f066:	f7ff bfad 	b.w	800efc4 <cleanup_glue>
 800f06a:	5949      	ldr	r1, [r1, r5]
 800f06c:	b941      	cbnz	r1, 800f080 <_reclaim_reent+0xa0>
 800f06e:	3504      	adds	r5, #4
 800f070:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f072:	2d80      	cmp	r5, #128	; 0x80
 800f074:	68d9      	ldr	r1, [r3, #12]
 800f076:	d1f8      	bne.n	800f06a <_reclaim_reent+0x8a>
 800f078:	4620      	mov	r0, r4
 800f07a:	f7ff fec3 	bl	800ee04 <_free_r>
 800f07e:	e7ba      	b.n	800eff6 <_reclaim_reent+0x16>
 800f080:	680e      	ldr	r6, [r1, #0]
 800f082:	4620      	mov	r0, r4
 800f084:	f7ff febe 	bl	800ee04 <_free_r>
 800f088:	4631      	mov	r1, r6
 800f08a:	e7ef      	b.n	800f06c <_reclaim_reent+0x8c>
 800f08c:	2500      	movs	r5, #0
 800f08e:	e7ef      	b.n	800f070 <_reclaim_reent+0x90>
 800f090:	bd70      	pop	{r4, r5, r6, pc}
 800f092:	bf00      	nop
 800f094:	20000164 	.word	0x20000164

0800f098 <_sbrk_r>:
 800f098:	b538      	push	{r3, r4, r5, lr}
 800f09a:	4d06      	ldr	r5, [pc, #24]	; (800f0b4 <_sbrk_r+0x1c>)
 800f09c:	2300      	movs	r3, #0
 800f09e:	4604      	mov	r4, r0
 800f0a0:	4608      	mov	r0, r1
 800f0a2:	602b      	str	r3, [r5, #0]
 800f0a4:	f7f2 fb3c 	bl	8001720 <_sbrk>
 800f0a8:	1c43      	adds	r3, r0, #1
 800f0aa:	d102      	bne.n	800f0b2 <_sbrk_r+0x1a>
 800f0ac:	682b      	ldr	r3, [r5, #0]
 800f0ae:	b103      	cbz	r3, 800f0b2 <_sbrk_r+0x1a>
 800f0b0:	6023      	str	r3, [r4, #0]
 800f0b2:	bd38      	pop	{r3, r4, r5, pc}
 800f0b4:	2001be58 	.word	0x2001be58

0800f0b8 <siprintf>:
 800f0b8:	b40e      	push	{r1, r2, r3}
 800f0ba:	b500      	push	{lr}
 800f0bc:	b09c      	sub	sp, #112	; 0x70
 800f0be:	ab1d      	add	r3, sp, #116	; 0x74
 800f0c0:	9002      	str	r0, [sp, #8]
 800f0c2:	9006      	str	r0, [sp, #24]
 800f0c4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800f0c8:	4809      	ldr	r0, [pc, #36]	; (800f0f0 <siprintf+0x38>)
 800f0ca:	9107      	str	r1, [sp, #28]
 800f0cc:	9104      	str	r1, [sp, #16]
 800f0ce:	4909      	ldr	r1, [pc, #36]	; (800f0f4 <siprintf+0x3c>)
 800f0d0:	f853 2b04 	ldr.w	r2, [r3], #4
 800f0d4:	9105      	str	r1, [sp, #20]
 800f0d6:	6800      	ldr	r0, [r0, #0]
 800f0d8:	9301      	str	r3, [sp, #4]
 800f0da:	a902      	add	r1, sp, #8
 800f0dc:	f000 f874 	bl	800f1c8 <_svfiprintf_r>
 800f0e0:	9b02      	ldr	r3, [sp, #8]
 800f0e2:	2200      	movs	r2, #0
 800f0e4:	701a      	strb	r2, [r3, #0]
 800f0e6:	b01c      	add	sp, #112	; 0x70
 800f0e8:	f85d eb04 	ldr.w	lr, [sp], #4
 800f0ec:	b003      	add	sp, #12
 800f0ee:	4770      	bx	lr
 800f0f0:	20000164 	.word	0x20000164
 800f0f4:	ffff0208 	.word	0xffff0208

0800f0f8 <__malloc_lock>:
 800f0f8:	4801      	ldr	r0, [pc, #4]	; (800f100 <__malloc_lock+0x8>)
 800f0fa:	f7ff be5b 	b.w	800edb4 <__retarget_lock_acquire_recursive>
 800f0fe:	bf00      	nop
 800f100:	2001be4c 	.word	0x2001be4c

0800f104 <__malloc_unlock>:
 800f104:	4801      	ldr	r0, [pc, #4]	; (800f10c <__malloc_unlock+0x8>)
 800f106:	f7ff be56 	b.w	800edb6 <__retarget_lock_release_recursive>
 800f10a:	bf00      	nop
 800f10c:	2001be4c 	.word	0x2001be4c

0800f110 <__ssputs_r>:
 800f110:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f114:	688e      	ldr	r6, [r1, #8]
 800f116:	429e      	cmp	r6, r3
 800f118:	4682      	mov	sl, r0
 800f11a:	460c      	mov	r4, r1
 800f11c:	4690      	mov	r8, r2
 800f11e:	461f      	mov	r7, r3
 800f120:	d838      	bhi.n	800f194 <__ssputs_r+0x84>
 800f122:	898a      	ldrh	r2, [r1, #12]
 800f124:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800f128:	d032      	beq.n	800f190 <__ssputs_r+0x80>
 800f12a:	6825      	ldr	r5, [r4, #0]
 800f12c:	6909      	ldr	r1, [r1, #16]
 800f12e:	eba5 0901 	sub.w	r9, r5, r1
 800f132:	6965      	ldr	r5, [r4, #20]
 800f134:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f138:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f13c:	3301      	adds	r3, #1
 800f13e:	444b      	add	r3, r9
 800f140:	106d      	asrs	r5, r5, #1
 800f142:	429d      	cmp	r5, r3
 800f144:	bf38      	it	cc
 800f146:	461d      	movcc	r5, r3
 800f148:	0553      	lsls	r3, r2, #21
 800f14a:	d531      	bpl.n	800f1b0 <__ssputs_r+0xa0>
 800f14c:	4629      	mov	r1, r5
 800f14e:	f7ff fec5 	bl	800eedc <_malloc_r>
 800f152:	4606      	mov	r6, r0
 800f154:	b950      	cbnz	r0, 800f16c <__ssputs_r+0x5c>
 800f156:	230c      	movs	r3, #12
 800f158:	f8ca 3000 	str.w	r3, [sl]
 800f15c:	89a3      	ldrh	r3, [r4, #12]
 800f15e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f162:	81a3      	strh	r3, [r4, #12]
 800f164:	f04f 30ff 	mov.w	r0, #4294967295
 800f168:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f16c:	6921      	ldr	r1, [r4, #16]
 800f16e:	464a      	mov	r2, r9
 800f170:	f7ff fe32 	bl	800edd8 <memcpy>
 800f174:	89a3      	ldrh	r3, [r4, #12]
 800f176:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800f17a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f17e:	81a3      	strh	r3, [r4, #12]
 800f180:	6126      	str	r6, [r4, #16]
 800f182:	6165      	str	r5, [r4, #20]
 800f184:	444e      	add	r6, r9
 800f186:	eba5 0509 	sub.w	r5, r5, r9
 800f18a:	6026      	str	r6, [r4, #0]
 800f18c:	60a5      	str	r5, [r4, #8]
 800f18e:	463e      	mov	r6, r7
 800f190:	42be      	cmp	r6, r7
 800f192:	d900      	bls.n	800f196 <__ssputs_r+0x86>
 800f194:	463e      	mov	r6, r7
 800f196:	6820      	ldr	r0, [r4, #0]
 800f198:	4632      	mov	r2, r6
 800f19a:	4641      	mov	r1, r8
 800f19c:	f000 faa8 	bl	800f6f0 <memmove>
 800f1a0:	68a3      	ldr	r3, [r4, #8]
 800f1a2:	1b9b      	subs	r3, r3, r6
 800f1a4:	60a3      	str	r3, [r4, #8]
 800f1a6:	6823      	ldr	r3, [r4, #0]
 800f1a8:	4433      	add	r3, r6
 800f1aa:	6023      	str	r3, [r4, #0]
 800f1ac:	2000      	movs	r0, #0
 800f1ae:	e7db      	b.n	800f168 <__ssputs_r+0x58>
 800f1b0:	462a      	mov	r2, r5
 800f1b2:	f000 fab7 	bl	800f724 <_realloc_r>
 800f1b6:	4606      	mov	r6, r0
 800f1b8:	2800      	cmp	r0, #0
 800f1ba:	d1e1      	bne.n	800f180 <__ssputs_r+0x70>
 800f1bc:	6921      	ldr	r1, [r4, #16]
 800f1be:	4650      	mov	r0, sl
 800f1c0:	f7ff fe20 	bl	800ee04 <_free_r>
 800f1c4:	e7c7      	b.n	800f156 <__ssputs_r+0x46>
	...

0800f1c8 <_svfiprintf_r>:
 800f1c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f1cc:	4698      	mov	r8, r3
 800f1ce:	898b      	ldrh	r3, [r1, #12]
 800f1d0:	061b      	lsls	r3, r3, #24
 800f1d2:	b09d      	sub	sp, #116	; 0x74
 800f1d4:	4607      	mov	r7, r0
 800f1d6:	460d      	mov	r5, r1
 800f1d8:	4614      	mov	r4, r2
 800f1da:	d50e      	bpl.n	800f1fa <_svfiprintf_r+0x32>
 800f1dc:	690b      	ldr	r3, [r1, #16]
 800f1de:	b963      	cbnz	r3, 800f1fa <_svfiprintf_r+0x32>
 800f1e0:	2140      	movs	r1, #64	; 0x40
 800f1e2:	f7ff fe7b 	bl	800eedc <_malloc_r>
 800f1e6:	6028      	str	r0, [r5, #0]
 800f1e8:	6128      	str	r0, [r5, #16]
 800f1ea:	b920      	cbnz	r0, 800f1f6 <_svfiprintf_r+0x2e>
 800f1ec:	230c      	movs	r3, #12
 800f1ee:	603b      	str	r3, [r7, #0]
 800f1f0:	f04f 30ff 	mov.w	r0, #4294967295
 800f1f4:	e0d1      	b.n	800f39a <_svfiprintf_r+0x1d2>
 800f1f6:	2340      	movs	r3, #64	; 0x40
 800f1f8:	616b      	str	r3, [r5, #20]
 800f1fa:	2300      	movs	r3, #0
 800f1fc:	9309      	str	r3, [sp, #36]	; 0x24
 800f1fe:	2320      	movs	r3, #32
 800f200:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f204:	f8cd 800c 	str.w	r8, [sp, #12]
 800f208:	2330      	movs	r3, #48	; 0x30
 800f20a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800f3b4 <_svfiprintf_r+0x1ec>
 800f20e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f212:	f04f 0901 	mov.w	r9, #1
 800f216:	4623      	mov	r3, r4
 800f218:	469a      	mov	sl, r3
 800f21a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f21e:	b10a      	cbz	r2, 800f224 <_svfiprintf_r+0x5c>
 800f220:	2a25      	cmp	r2, #37	; 0x25
 800f222:	d1f9      	bne.n	800f218 <_svfiprintf_r+0x50>
 800f224:	ebba 0b04 	subs.w	fp, sl, r4
 800f228:	d00b      	beq.n	800f242 <_svfiprintf_r+0x7a>
 800f22a:	465b      	mov	r3, fp
 800f22c:	4622      	mov	r2, r4
 800f22e:	4629      	mov	r1, r5
 800f230:	4638      	mov	r0, r7
 800f232:	f7ff ff6d 	bl	800f110 <__ssputs_r>
 800f236:	3001      	adds	r0, #1
 800f238:	f000 80aa 	beq.w	800f390 <_svfiprintf_r+0x1c8>
 800f23c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f23e:	445a      	add	r2, fp
 800f240:	9209      	str	r2, [sp, #36]	; 0x24
 800f242:	f89a 3000 	ldrb.w	r3, [sl]
 800f246:	2b00      	cmp	r3, #0
 800f248:	f000 80a2 	beq.w	800f390 <_svfiprintf_r+0x1c8>
 800f24c:	2300      	movs	r3, #0
 800f24e:	f04f 32ff 	mov.w	r2, #4294967295
 800f252:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f256:	f10a 0a01 	add.w	sl, sl, #1
 800f25a:	9304      	str	r3, [sp, #16]
 800f25c:	9307      	str	r3, [sp, #28]
 800f25e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f262:	931a      	str	r3, [sp, #104]	; 0x68
 800f264:	4654      	mov	r4, sl
 800f266:	2205      	movs	r2, #5
 800f268:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f26c:	4851      	ldr	r0, [pc, #324]	; (800f3b4 <_svfiprintf_r+0x1ec>)
 800f26e:	f7f0 ffb7 	bl	80001e0 <memchr>
 800f272:	9a04      	ldr	r2, [sp, #16]
 800f274:	b9d8      	cbnz	r0, 800f2ae <_svfiprintf_r+0xe6>
 800f276:	06d0      	lsls	r0, r2, #27
 800f278:	bf44      	itt	mi
 800f27a:	2320      	movmi	r3, #32
 800f27c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f280:	0711      	lsls	r1, r2, #28
 800f282:	bf44      	itt	mi
 800f284:	232b      	movmi	r3, #43	; 0x2b
 800f286:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f28a:	f89a 3000 	ldrb.w	r3, [sl]
 800f28e:	2b2a      	cmp	r3, #42	; 0x2a
 800f290:	d015      	beq.n	800f2be <_svfiprintf_r+0xf6>
 800f292:	9a07      	ldr	r2, [sp, #28]
 800f294:	4654      	mov	r4, sl
 800f296:	2000      	movs	r0, #0
 800f298:	f04f 0c0a 	mov.w	ip, #10
 800f29c:	4621      	mov	r1, r4
 800f29e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f2a2:	3b30      	subs	r3, #48	; 0x30
 800f2a4:	2b09      	cmp	r3, #9
 800f2a6:	d94e      	bls.n	800f346 <_svfiprintf_r+0x17e>
 800f2a8:	b1b0      	cbz	r0, 800f2d8 <_svfiprintf_r+0x110>
 800f2aa:	9207      	str	r2, [sp, #28]
 800f2ac:	e014      	b.n	800f2d8 <_svfiprintf_r+0x110>
 800f2ae:	eba0 0308 	sub.w	r3, r0, r8
 800f2b2:	fa09 f303 	lsl.w	r3, r9, r3
 800f2b6:	4313      	orrs	r3, r2
 800f2b8:	9304      	str	r3, [sp, #16]
 800f2ba:	46a2      	mov	sl, r4
 800f2bc:	e7d2      	b.n	800f264 <_svfiprintf_r+0x9c>
 800f2be:	9b03      	ldr	r3, [sp, #12]
 800f2c0:	1d19      	adds	r1, r3, #4
 800f2c2:	681b      	ldr	r3, [r3, #0]
 800f2c4:	9103      	str	r1, [sp, #12]
 800f2c6:	2b00      	cmp	r3, #0
 800f2c8:	bfbb      	ittet	lt
 800f2ca:	425b      	neglt	r3, r3
 800f2cc:	f042 0202 	orrlt.w	r2, r2, #2
 800f2d0:	9307      	strge	r3, [sp, #28]
 800f2d2:	9307      	strlt	r3, [sp, #28]
 800f2d4:	bfb8      	it	lt
 800f2d6:	9204      	strlt	r2, [sp, #16]
 800f2d8:	7823      	ldrb	r3, [r4, #0]
 800f2da:	2b2e      	cmp	r3, #46	; 0x2e
 800f2dc:	d10c      	bne.n	800f2f8 <_svfiprintf_r+0x130>
 800f2de:	7863      	ldrb	r3, [r4, #1]
 800f2e0:	2b2a      	cmp	r3, #42	; 0x2a
 800f2e2:	d135      	bne.n	800f350 <_svfiprintf_r+0x188>
 800f2e4:	9b03      	ldr	r3, [sp, #12]
 800f2e6:	1d1a      	adds	r2, r3, #4
 800f2e8:	681b      	ldr	r3, [r3, #0]
 800f2ea:	9203      	str	r2, [sp, #12]
 800f2ec:	2b00      	cmp	r3, #0
 800f2ee:	bfb8      	it	lt
 800f2f0:	f04f 33ff 	movlt.w	r3, #4294967295
 800f2f4:	3402      	adds	r4, #2
 800f2f6:	9305      	str	r3, [sp, #20]
 800f2f8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800f3c4 <_svfiprintf_r+0x1fc>
 800f2fc:	7821      	ldrb	r1, [r4, #0]
 800f2fe:	2203      	movs	r2, #3
 800f300:	4650      	mov	r0, sl
 800f302:	f7f0 ff6d 	bl	80001e0 <memchr>
 800f306:	b140      	cbz	r0, 800f31a <_svfiprintf_r+0x152>
 800f308:	2340      	movs	r3, #64	; 0x40
 800f30a:	eba0 000a 	sub.w	r0, r0, sl
 800f30e:	fa03 f000 	lsl.w	r0, r3, r0
 800f312:	9b04      	ldr	r3, [sp, #16]
 800f314:	4303      	orrs	r3, r0
 800f316:	3401      	adds	r4, #1
 800f318:	9304      	str	r3, [sp, #16]
 800f31a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f31e:	4826      	ldr	r0, [pc, #152]	; (800f3b8 <_svfiprintf_r+0x1f0>)
 800f320:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f324:	2206      	movs	r2, #6
 800f326:	f7f0 ff5b 	bl	80001e0 <memchr>
 800f32a:	2800      	cmp	r0, #0
 800f32c:	d038      	beq.n	800f3a0 <_svfiprintf_r+0x1d8>
 800f32e:	4b23      	ldr	r3, [pc, #140]	; (800f3bc <_svfiprintf_r+0x1f4>)
 800f330:	bb1b      	cbnz	r3, 800f37a <_svfiprintf_r+0x1b2>
 800f332:	9b03      	ldr	r3, [sp, #12]
 800f334:	3307      	adds	r3, #7
 800f336:	f023 0307 	bic.w	r3, r3, #7
 800f33a:	3308      	adds	r3, #8
 800f33c:	9303      	str	r3, [sp, #12]
 800f33e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f340:	4433      	add	r3, r6
 800f342:	9309      	str	r3, [sp, #36]	; 0x24
 800f344:	e767      	b.n	800f216 <_svfiprintf_r+0x4e>
 800f346:	fb0c 3202 	mla	r2, ip, r2, r3
 800f34a:	460c      	mov	r4, r1
 800f34c:	2001      	movs	r0, #1
 800f34e:	e7a5      	b.n	800f29c <_svfiprintf_r+0xd4>
 800f350:	2300      	movs	r3, #0
 800f352:	3401      	adds	r4, #1
 800f354:	9305      	str	r3, [sp, #20]
 800f356:	4619      	mov	r1, r3
 800f358:	f04f 0c0a 	mov.w	ip, #10
 800f35c:	4620      	mov	r0, r4
 800f35e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f362:	3a30      	subs	r2, #48	; 0x30
 800f364:	2a09      	cmp	r2, #9
 800f366:	d903      	bls.n	800f370 <_svfiprintf_r+0x1a8>
 800f368:	2b00      	cmp	r3, #0
 800f36a:	d0c5      	beq.n	800f2f8 <_svfiprintf_r+0x130>
 800f36c:	9105      	str	r1, [sp, #20]
 800f36e:	e7c3      	b.n	800f2f8 <_svfiprintf_r+0x130>
 800f370:	fb0c 2101 	mla	r1, ip, r1, r2
 800f374:	4604      	mov	r4, r0
 800f376:	2301      	movs	r3, #1
 800f378:	e7f0      	b.n	800f35c <_svfiprintf_r+0x194>
 800f37a:	ab03      	add	r3, sp, #12
 800f37c:	9300      	str	r3, [sp, #0]
 800f37e:	462a      	mov	r2, r5
 800f380:	4b0f      	ldr	r3, [pc, #60]	; (800f3c0 <_svfiprintf_r+0x1f8>)
 800f382:	a904      	add	r1, sp, #16
 800f384:	4638      	mov	r0, r7
 800f386:	f3af 8000 	nop.w
 800f38a:	1c42      	adds	r2, r0, #1
 800f38c:	4606      	mov	r6, r0
 800f38e:	d1d6      	bne.n	800f33e <_svfiprintf_r+0x176>
 800f390:	89ab      	ldrh	r3, [r5, #12]
 800f392:	065b      	lsls	r3, r3, #25
 800f394:	f53f af2c 	bmi.w	800f1f0 <_svfiprintf_r+0x28>
 800f398:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f39a:	b01d      	add	sp, #116	; 0x74
 800f39c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f3a0:	ab03      	add	r3, sp, #12
 800f3a2:	9300      	str	r3, [sp, #0]
 800f3a4:	462a      	mov	r2, r5
 800f3a6:	4b06      	ldr	r3, [pc, #24]	; (800f3c0 <_svfiprintf_r+0x1f8>)
 800f3a8:	a904      	add	r1, sp, #16
 800f3aa:	4638      	mov	r0, r7
 800f3ac:	f000 f87a 	bl	800f4a4 <_printf_i>
 800f3b0:	e7eb      	b.n	800f38a <_svfiprintf_r+0x1c2>
 800f3b2:	bf00      	nop
 800f3b4:	08011d7c 	.word	0x08011d7c
 800f3b8:	08011d86 	.word	0x08011d86
 800f3bc:	00000000 	.word	0x00000000
 800f3c0:	0800f111 	.word	0x0800f111
 800f3c4:	08011d82 	.word	0x08011d82

0800f3c8 <_printf_common>:
 800f3c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f3cc:	4616      	mov	r6, r2
 800f3ce:	4699      	mov	r9, r3
 800f3d0:	688a      	ldr	r2, [r1, #8]
 800f3d2:	690b      	ldr	r3, [r1, #16]
 800f3d4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f3d8:	4293      	cmp	r3, r2
 800f3da:	bfb8      	it	lt
 800f3dc:	4613      	movlt	r3, r2
 800f3de:	6033      	str	r3, [r6, #0]
 800f3e0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800f3e4:	4607      	mov	r7, r0
 800f3e6:	460c      	mov	r4, r1
 800f3e8:	b10a      	cbz	r2, 800f3ee <_printf_common+0x26>
 800f3ea:	3301      	adds	r3, #1
 800f3ec:	6033      	str	r3, [r6, #0]
 800f3ee:	6823      	ldr	r3, [r4, #0]
 800f3f0:	0699      	lsls	r1, r3, #26
 800f3f2:	bf42      	ittt	mi
 800f3f4:	6833      	ldrmi	r3, [r6, #0]
 800f3f6:	3302      	addmi	r3, #2
 800f3f8:	6033      	strmi	r3, [r6, #0]
 800f3fa:	6825      	ldr	r5, [r4, #0]
 800f3fc:	f015 0506 	ands.w	r5, r5, #6
 800f400:	d106      	bne.n	800f410 <_printf_common+0x48>
 800f402:	f104 0a19 	add.w	sl, r4, #25
 800f406:	68e3      	ldr	r3, [r4, #12]
 800f408:	6832      	ldr	r2, [r6, #0]
 800f40a:	1a9b      	subs	r3, r3, r2
 800f40c:	42ab      	cmp	r3, r5
 800f40e:	dc26      	bgt.n	800f45e <_printf_common+0x96>
 800f410:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800f414:	1e13      	subs	r3, r2, #0
 800f416:	6822      	ldr	r2, [r4, #0]
 800f418:	bf18      	it	ne
 800f41a:	2301      	movne	r3, #1
 800f41c:	0692      	lsls	r2, r2, #26
 800f41e:	d42b      	bmi.n	800f478 <_printf_common+0xb0>
 800f420:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f424:	4649      	mov	r1, r9
 800f426:	4638      	mov	r0, r7
 800f428:	47c0      	blx	r8
 800f42a:	3001      	adds	r0, #1
 800f42c:	d01e      	beq.n	800f46c <_printf_common+0xa4>
 800f42e:	6823      	ldr	r3, [r4, #0]
 800f430:	68e5      	ldr	r5, [r4, #12]
 800f432:	6832      	ldr	r2, [r6, #0]
 800f434:	f003 0306 	and.w	r3, r3, #6
 800f438:	2b04      	cmp	r3, #4
 800f43a:	bf08      	it	eq
 800f43c:	1aad      	subeq	r5, r5, r2
 800f43e:	68a3      	ldr	r3, [r4, #8]
 800f440:	6922      	ldr	r2, [r4, #16]
 800f442:	bf0c      	ite	eq
 800f444:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f448:	2500      	movne	r5, #0
 800f44a:	4293      	cmp	r3, r2
 800f44c:	bfc4      	itt	gt
 800f44e:	1a9b      	subgt	r3, r3, r2
 800f450:	18ed      	addgt	r5, r5, r3
 800f452:	2600      	movs	r6, #0
 800f454:	341a      	adds	r4, #26
 800f456:	42b5      	cmp	r5, r6
 800f458:	d11a      	bne.n	800f490 <_printf_common+0xc8>
 800f45a:	2000      	movs	r0, #0
 800f45c:	e008      	b.n	800f470 <_printf_common+0xa8>
 800f45e:	2301      	movs	r3, #1
 800f460:	4652      	mov	r2, sl
 800f462:	4649      	mov	r1, r9
 800f464:	4638      	mov	r0, r7
 800f466:	47c0      	blx	r8
 800f468:	3001      	adds	r0, #1
 800f46a:	d103      	bne.n	800f474 <_printf_common+0xac>
 800f46c:	f04f 30ff 	mov.w	r0, #4294967295
 800f470:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f474:	3501      	adds	r5, #1
 800f476:	e7c6      	b.n	800f406 <_printf_common+0x3e>
 800f478:	18e1      	adds	r1, r4, r3
 800f47a:	1c5a      	adds	r2, r3, #1
 800f47c:	2030      	movs	r0, #48	; 0x30
 800f47e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800f482:	4422      	add	r2, r4
 800f484:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800f488:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800f48c:	3302      	adds	r3, #2
 800f48e:	e7c7      	b.n	800f420 <_printf_common+0x58>
 800f490:	2301      	movs	r3, #1
 800f492:	4622      	mov	r2, r4
 800f494:	4649      	mov	r1, r9
 800f496:	4638      	mov	r0, r7
 800f498:	47c0      	blx	r8
 800f49a:	3001      	adds	r0, #1
 800f49c:	d0e6      	beq.n	800f46c <_printf_common+0xa4>
 800f49e:	3601      	adds	r6, #1
 800f4a0:	e7d9      	b.n	800f456 <_printf_common+0x8e>
	...

0800f4a4 <_printf_i>:
 800f4a4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f4a8:	7e0f      	ldrb	r7, [r1, #24]
 800f4aa:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800f4ac:	2f78      	cmp	r7, #120	; 0x78
 800f4ae:	4691      	mov	r9, r2
 800f4b0:	4680      	mov	r8, r0
 800f4b2:	460c      	mov	r4, r1
 800f4b4:	469a      	mov	sl, r3
 800f4b6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800f4ba:	d807      	bhi.n	800f4cc <_printf_i+0x28>
 800f4bc:	2f62      	cmp	r7, #98	; 0x62
 800f4be:	d80a      	bhi.n	800f4d6 <_printf_i+0x32>
 800f4c0:	2f00      	cmp	r7, #0
 800f4c2:	f000 80d8 	beq.w	800f676 <_printf_i+0x1d2>
 800f4c6:	2f58      	cmp	r7, #88	; 0x58
 800f4c8:	f000 80a3 	beq.w	800f612 <_printf_i+0x16e>
 800f4cc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f4d0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800f4d4:	e03a      	b.n	800f54c <_printf_i+0xa8>
 800f4d6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800f4da:	2b15      	cmp	r3, #21
 800f4dc:	d8f6      	bhi.n	800f4cc <_printf_i+0x28>
 800f4de:	a101      	add	r1, pc, #4	; (adr r1, 800f4e4 <_printf_i+0x40>)
 800f4e0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f4e4:	0800f53d 	.word	0x0800f53d
 800f4e8:	0800f551 	.word	0x0800f551
 800f4ec:	0800f4cd 	.word	0x0800f4cd
 800f4f0:	0800f4cd 	.word	0x0800f4cd
 800f4f4:	0800f4cd 	.word	0x0800f4cd
 800f4f8:	0800f4cd 	.word	0x0800f4cd
 800f4fc:	0800f551 	.word	0x0800f551
 800f500:	0800f4cd 	.word	0x0800f4cd
 800f504:	0800f4cd 	.word	0x0800f4cd
 800f508:	0800f4cd 	.word	0x0800f4cd
 800f50c:	0800f4cd 	.word	0x0800f4cd
 800f510:	0800f65d 	.word	0x0800f65d
 800f514:	0800f581 	.word	0x0800f581
 800f518:	0800f63f 	.word	0x0800f63f
 800f51c:	0800f4cd 	.word	0x0800f4cd
 800f520:	0800f4cd 	.word	0x0800f4cd
 800f524:	0800f67f 	.word	0x0800f67f
 800f528:	0800f4cd 	.word	0x0800f4cd
 800f52c:	0800f581 	.word	0x0800f581
 800f530:	0800f4cd 	.word	0x0800f4cd
 800f534:	0800f4cd 	.word	0x0800f4cd
 800f538:	0800f647 	.word	0x0800f647
 800f53c:	682b      	ldr	r3, [r5, #0]
 800f53e:	1d1a      	adds	r2, r3, #4
 800f540:	681b      	ldr	r3, [r3, #0]
 800f542:	602a      	str	r2, [r5, #0]
 800f544:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f548:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f54c:	2301      	movs	r3, #1
 800f54e:	e0a3      	b.n	800f698 <_printf_i+0x1f4>
 800f550:	6820      	ldr	r0, [r4, #0]
 800f552:	6829      	ldr	r1, [r5, #0]
 800f554:	0606      	lsls	r6, r0, #24
 800f556:	f101 0304 	add.w	r3, r1, #4
 800f55a:	d50a      	bpl.n	800f572 <_printf_i+0xce>
 800f55c:	680e      	ldr	r6, [r1, #0]
 800f55e:	602b      	str	r3, [r5, #0]
 800f560:	2e00      	cmp	r6, #0
 800f562:	da03      	bge.n	800f56c <_printf_i+0xc8>
 800f564:	232d      	movs	r3, #45	; 0x2d
 800f566:	4276      	negs	r6, r6
 800f568:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f56c:	485e      	ldr	r0, [pc, #376]	; (800f6e8 <_printf_i+0x244>)
 800f56e:	230a      	movs	r3, #10
 800f570:	e019      	b.n	800f5a6 <_printf_i+0x102>
 800f572:	680e      	ldr	r6, [r1, #0]
 800f574:	602b      	str	r3, [r5, #0]
 800f576:	f010 0f40 	tst.w	r0, #64	; 0x40
 800f57a:	bf18      	it	ne
 800f57c:	b236      	sxthne	r6, r6
 800f57e:	e7ef      	b.n	800f560 <_printf_i+0xbc>
 800f580:	682b      	ldr	r3, [r5, #0]
 800f582:	6820      	ldr	r0, [r4, #0]
 800f584:	1d19      	adds	r1, r3, #4
 800f586:	6029      	str	r1, [r5, #0]
 800f588:	0601      	lsls	r1, r0, #24
 800f58a:	d501      	bpl.n	800f590 <_printf_i+0xec>
 800f58c:	681e      	ldr	r6, [r3, #0]
 800f58e:	e002      	b.n	800f596 <_printf_i+0xf2>
 800f590:	0646      	lsls	r6, r0, #25
 800f592:	d5fb      	bpl.n	800f58c <_printf_i+0xe8>
 800f594:	881e      	ldrh	r6, [r3, #0]
 800f596:	4854      	ldr	r0, [pc, #336]	; (800f6e8 <_printf_i+0x244>)
 800f598:	2f6f      	cmp	r7, #111	; 0x6f
 800f59a:	bf0c      	ite	eq
 800f59c:	2308      	moveq	r3, #8
 800f59e:	230a      	movne	r3, #10
 800f5a0:	2100      	movs	r1, #0
 800f5a2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800f5a6:	6865      	ldr	r5, [r4, #4]
 800f5a8:	60a5      	str	r5, [r4, #8]
 800f5aa:	2d00      	cmp	r5, #0
 800f5ac:	bfa2      	ittt	ge
 800f5ae:	6821      	ldrge	r1, [r4, #0]
 800f5b0:	f021 0104 	bicge.w	r1, r1, #4
 800f5b4:	6021      	strge	r1, [r4, #0]
 800f5b6:	b90e      	cbnz	r6, 800f5bc <_printf_i+0x118>
 800f5b8:	2d00      	cmp	r5, #0
 800f5ba:	d04d      	beq.n	800f658 <_printf_i+0x1b4>
 800f5bc:	4615      	mov	r5, r2
 800f5be:	fbb6 f1f3 	udiv	r1, r6, r3
 800f5c2:	fb03 6711 	mls	r7, r3, r1, r6
 800f5c6:	5dc7      	ldrb	r7, [r0, r7]
 800f5c8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800f5cc:	4637      	mov	r7, r6
 800f5ce:	42bb      	cmp	r3, r7
 800f5d0:	460e      	mov	r6, r1
 800f5d2:	d9f4      	bls.n	800f5be <_printf_i+0x11a>
 800f5d4:	2b08      	cmp	r3, #8
 800f5d6:	d10b      	bne.n	800f5f0 <_printf_i+0x14c>
 800f5d8:	6823      	ldr	r3, [r4, #0]
 800f5da:	07de      	lsls	r6, r3, #31
 800f5dc:	d508      	bpl.n	800f5f0 <_printf_i+0x14c>
 800f5de:	6923      	ldr	r3, [r4, #16]
 800f5e0:	6861      	ldr	r1, [r4, #4]
 800f5e2:	4299      	cmp	r1, r3
 800f5e4:	bfde      	ittt	le
 800f5e6:	2330      	movle	r3, #48	; 0x30
 800f5e8:	f805 3c01 	strble.w	r3, [r5, #-1]
 800f5ec:	f105 35ff 	addle.w	r5, r5, #4294967295
 800f5f0:	1b52      	subs	r2, r2, r5
 800f5f2:	6122      	str	r2, [r4, #16]
 800f5f4:	f8cd a000 	str.w	sl, [sp]
 800f5f8:	464b      	mov	r3, r9
 800f5fa:	aa03      	add	r2, sp, #12
 800f5fc:	4621      	mov	r1, r4
 800f5fe:	4640      	mov	r0, r8
 800f600:	f7ff fee2 	bl	800f3c8 <_printf_common>
 800f604:	3001      	adds	r0, #1
 800f606:	d14c      	bne.n	800f6a2 <_printf_i+0x1fe>
 800f608:	f04f 30ff 	mov.w	r0, #4294967295
 800f60c:	b004      	add	sp, #16
 800f60e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f612:	4835      	ldr	r0, [pc, #212]	; (800f6e8 <_printf_i+0x244>)
 800f614:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800f618:	6829      	ldr	r1, [r5, #0]
 800f61a:	6823      	ldr	r3, [r4, #0]
 800f61c:	f851 6b04 	ldr.w	r6, [r1], #4
 800f620:	6029      	str	r1, [r5, #0]
 800f622:	061d      	lsls	r5, r3, #24
 800f624:	d514      	bpl.n	800f650 <_printf_i+0x1ac>
 800f626:	07df      	lsls	r7, r3, #31
 800f628:	bf44      	itt	mi
 800f62a:	f043 0320 	orrmi.w	r3, r3, #32
 800f62e:	6023      	strmi	r3, [r4, #0]
 800f630:	b91e      	cbnz	r6, 800f63a <_printf_i+0x196>
 800f632:	6823      	ldr	r3, [r4, #0]
 800f634:	f023 0320 	bic.w	r3, r3, #32
 800f638:	6023      	str	r3, [r4, #0]
 800f63a:	2310      	movs	r3, #16
 800f63c:	e7b0      	b.n	800f5a0 <_printf_i+0xfc>
 800f63e:	6823      	ldr	r3, [r4, #0]
 800f640:	f043 0320 	orr.w	r3, r3, #32
 800f644:	6023      	str	r3, [r4, #0]
 800f646:	2378      	movs	r3, #120	; 0x78
 800f648:	4828      	ldr	r0, [pc, #160]	; (800f6ec <_printf_i+0x248>)
 800f64a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800f64e:	e7e3      	b.n	800f618 <_printf_i+0x174>
 800f650:	0659      	lsls	r1, r3, #25
 800f652:	bf48      	it	mi
 800f654:	b2b6      	uxthmi	r6, r6
 800f656:	e7e6      	b.n	800f626 <_printf_i+0x182>
 800f658:	4615      	mov	r5, r2
 800f65a:	e7bb      	b.n	800f5d4 <_printf_i+0x130>
 800f65c:	682b      	ldr	r3, [r5, #0]
 800f65e:	6826      	ldr	r6, [r4, #0]
 800f660:	6961      	ldr	r1, [r4, #20]
 800f662:	1d18      	adds	r0, r3, #4
 800f664:	6028      	str	r0, [r5, #0]
 800f666:	0635      	lsls	r5, r6, #24
 800f668:	681b      	ldr	r3, [r3, #0]
 800f66a:	d501      	bpl.n	800f670 <_printf_i+0x1cc>
 800f66c:	6019      	str	r1, [r3, #0]
 800f66e:	e002      	b.n	800f676 <_printf_i+0x1d2>
 800f670:	0670      	lsls	r0, r6, #25
 800f672:	d5fb      	bpl.n	800f66c <_printf_i+0x1c8>
 800f674:	8019      	strh	r1, [r3, #0]
 800f676:	2300      	movs	r3, #0
 800f678:	6123      	str	r3, [r4, #16]
 800f67a:	4615      	mov	r5, r2
 800f67c:	e7ba      	b.n	800f5f4 <_printf_i+0x150>
 800f67e:	682b      	ldr	r3, [r5, #0]
 800f680:	1d1a      	adds	r2, r3, #4
 800f682:	602a      	str	r2, [r5, #0]
 800f684:	681d      	ldr	r5, [r3, #0]
 800f686:	6862      	ldr	r2, [r4, #4]
 800f688:	2100      	movs	r1, #0
 800f68a:	4628      	mov	r0, r5
 800f68c:	f7f0 fda8 	bl	80001e0 <memchr>
 800f690:	b108      	cbz	r0, 800f696 <_printf_i+0x1f2>
 800f692:	1b40      	subs	r0, r0, r5
 800f694:	6060      	str	r0, [r4, #4]
 800f696:	6863      	ldr	r3, [r4, #4]
 800f698:	6123      	str	r3, [r4, #16]
 800f69a:	2300      	movs	r3, #0
 800f69c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f6a0:	e7a8      	b.n	800f5f4 <_printf_i+0x150>
 800f6a2:	6923      	ldr	r3, [r4, #16]
 800f6a4:	462a      	mov	r2, r5
 800f6a6:	4649      	mov	r1, r9
 800f6a8:	4640      	mov	r0, r8
 800f6aa:	47d0      	blx	sl
 800f6ac:	3001      	adds	r0, #1
 800f6ae:	d0ab      	beq.n	800f608 <_printf_i+0x164>
 800f6b0:	6823      	ldr	r3, [r4, #0]
 800f6b2:	079b      	lsls	r3, r3, #30
 800f6b4:	d413      	bmi.n	800f6de <_printf_i+0x23a>
 800f6b6:	68e0      	ldr	r0, [r4, #12]
 800f6b8:	9b03      	ldr	r3, [sp, #12]
 800f6ba:	4298      	cmp	r0, r3
 800f6bc:	bfb8      	it	lt
 800f6be:	4618      	movlt	r0, r3
 800f6c0:	e7a4      	b.n	800f60c <_printf_i+0x168>
 800f6c2:	2301      	movs	r3, #1
 800f6c4:	4632      	mov	r2, r6
 800f6c6:	4649      	mov	r1, r9
 800f6c8:	4640      	mov	r0, r8
 800f6ca:	47d0      	blx	sl
 800f6cc:	3001      	adds	r0, #1
 800f6ce:	d09b      	beq.n	800f608 <_printf_i+0x164>
 800f6d0:	3501      	adds	r5, #1
 800f6d2:	68e3      	ldr	r3, [r4, #12]
 800f6d4:	9903      	ldr	r1, [sp, #12]
 800f6d6:	1a5b      	subs	r3, r3, r1
 800f6d8:	42ab      	cmp	r3, r5
 800f6da:	dcf2      	bgt.n	800f6c2 <_printf_i+0x21e>
 800f6dc:	e7eb      	b.n	800f6b6 <_printf_i+0x212>
 800f6de:	2500      	movs	r5, #0
 800f6e0:	f104 0619 	add.w	r6, r4, #25
 800f6e4:	e7f5      	b.n	800f6d2 <_printf_i+0x22e>
 800f6e6:	bf00      	nop
 800f6e8:	08011d8d 	.word	0x08011d8d
 800f6ec:	08011d9e 	.word	0x08011d9e

0800f6f0 <memmove>:
 800f6f0:	4288      	cmp	r0, r1
 800f6f2:	b510      	push	{r4, lr}
 800f6f4:	eb01 0402 	add.w	r4, r1, r2
 800f6f8:	d902      	bls.n	800f700 <memmove+0x10>
 800f6fa:	4284      	cmp	r4, r0
 800f6fc:	4623      	mov	r3, r4
 800f6fe:	d807      	bhi.n	800f710 <memmove+0x20>
 800f700:	1e43      	subs	r3, r0, #1
 800f702:	42a1      	cmp	r1, r4
 800f704:	d008      	beq.n	800f718 <memmove+0x28>
 800f706:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f70a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f70e:	e7f8      	b.n	800f702 <memmove+0x12>
 800f710:	4402      	add	r2, r0
 800f712:	4601      	mov	r1, r0
 800f714:	428a      	cmp	r2, r1
 800f716:	d100      	bne.n	800f71a <memmove+0x2a>
 800f718:	bd10      	pop	{r4, pc}
 800f71a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f71e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f722:	e7f7      	b.n	800f714 <memmove+0x24>

0800f724 <_realloc_r>:
 800f724:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f728:	4680      	mov	r8, r0
 800f72a:	4614      	mov	r4, r2
 800f72c:	460e      	mov	r6, r1
 800f72e:	b921      	cbnz	r1, 800f73a <_realloc_r+0x16>
 800f730:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f734:	4611      	mov	r1, r2
 800f736:	f7ff bbd1 	b.w	800eedc <_malloc_r>
 800f73a:	b92a      	cbnz	r2, 800f748 <_realloc_r+0x24>
 800f73c:	f7ff fb62 	bl	800ee04 <_free_r>
 800f740:	4625      	mov	r5, r4
 800f742:	4628      	mov	r0, r5
 800f744:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f748:	f000 f81b 	bl	800f782 <_malloc_usable_size_r>
 800f74c:	4284      	cmp	r4, r0
 800f74e:	4607      	mov	r7, r0
 800f750:	d802      	bhi.n	800f758 <_realloc_r+0x34>
 800f752:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f756:	d812      	bhi.n	800f77e <_realloc_r+0x5a>
 800f758:	4621      	mov	r1, r4
 800f75a:	4640      	mov	r0, r8
 800f75c:	f7ff fbbe 	bl	800eedc <_malloc_r>
 800f760:	4605      	mov	r5, r0
 800f762:	2800      	cmp	r0, #0
 800f764:	d0ed      	beq.n	800f742 <_realloc_r+0x1e>
 800f766:	42bc      	cmp	r4, r7
 800f768:	4622      	mov	r2, r4
 800f76a:	4631      	mov	r1, r6
 800f76c:	bf28      	it	cs
 800f76e:	463a      	movcs	r2, r7
 800f770:	f7ff fb32 	bl	800edd8 <memcpy>
 800f774:	4631      	mov	r1, r6
 800f776:	4640      	mov	r0, r8
 800f778:	f7ff fb44 	bl	800ee04 <_free_r>
 800f77c:	e7e1      	b.n	800f742 <_realloc_r+0x1e>
 800f77e:	4635      	mov	r5, r6
 800f780:	e7df      	b.n	800f742 <_realloc_r+0x1e>

0800f782 <_malloc_usable_size_r>:
 800f782:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f786:	1f18      	subs	r0, r3, #4
 800f788:	2b00      	cmp	r3, #0
 800f78a:	bfbc      	itt	lt
 800f78c:	580b      	ldrlt	r3, [r1, r0]
 800f78e:	18c0      	addlt	r0, r0, r3
 800f790:	4770      	bx	lr
	...

0800f794 <_init>:
 800f794:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f796:	bf00      	nop
 800f798:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f79a:	bc08      	pop	{r3}
 800f79c:	469e      	mov	lr, r3
 800f79e:	4770      	bx	lr

0800f7a0 <_fini>:
 800f7a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f7a2:	bf00      	nop
 800f7a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f7a6:	bc08      	pop	{r3}
 800f7a8:	469e      	mov	lr, r3
 800f7aa:	4770      	bx	lr
