{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620682111498 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "PowerPlay Power Analyzer Quartus Prime " "Running Quartus Prime PowerPlay Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620682111499 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 10 16:28:31 2021 " "Processing started: Mon May 10 16:28:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620682111499 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682111499 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off DE1_SOC_demo -c DE1_SOC_demo " "Command: quartus_pow --read_settings_files=off --write_settings_files=off DE1_SOC_demo -c DE1_SOC_demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682111499 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "PowerPlay Power Analyzer" 0 -1 1620682119677 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682119988 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682119988 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "PowerPlay Power Analyzer" 0 -1 1620682134327 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system1/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'soc_system1/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682134572 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system1/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'soc_system1/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682135594 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "PowerPlay Power Analyzer" 0 -1 1620682135598 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "PowerPlay Power Analyzer" 0 0 1620682135600 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "PowerPlay Power Analyzer" 0 0 1620682136967 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0_pin_map.tcl 60 * clock " "Ignored filter at hps_sdram_p0_pin_map.tcl(60): * could not be matched with a clock" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0_pin_map.tcl" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0_pin_map.tcl" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137335 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:soc_system_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:soc_system_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137482 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137483 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137483 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:soc_system_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:soc_system_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137513 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137514 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137514 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "PowerPlay Power Analyzer" 0 0 1620682137521 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc " "Reading SDC File: 'soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137523 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system1_hps_0_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at soc_system1_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137523 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137525 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137525 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system1_hps_0_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at soc_system1_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137526 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137526 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137526 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system1_hps_0_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at soc_system1_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137527 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137527 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137527 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system1_hps_0_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at soc_system1_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137528 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137528 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137528 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system1_hps_0_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at soc_system1_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137528 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137529 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137529 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system1_hps_0_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at soc_system1_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137529 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137529 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137529 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system1_hps_0_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at soc_system1_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137530 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137530 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137530 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137531 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137531 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system1_hps_0_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at soc_system1_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137531 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137532 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137532 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system1_hps_0_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at soc_system1_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137532 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137532 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137532 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system1_hps_0_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at soc_system1_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137533 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137533 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137533 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system1_hps_0_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at soc_system1_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137534 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137534 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137534 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system1_hps_0_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at soc_system1_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137534 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137534 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137534 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system1_hps_0_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at soc_system1_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137535 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137535 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137535 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system1_hps_0_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at soc_system1_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137535 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137535 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137535 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system1_hps_0_hps_io_border.sdc 16 hps_io_hps_io_qspi_inst_IO0 port " "Ignored filter at soc_system1_hps_0_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137536 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to *" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137536 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137536 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\]" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137536 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137536 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system1_hps_0_hps_io_border.sdc 18 hps_io_hps_io_qspi_inst_IO1 port " "Ignored filter at soc_system1_hps_0_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137536 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to *" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137536 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137536 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\]" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137536 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137536 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system1_hps_0_hps_io_border.sdc 20 hps_io_hps_io_qspi_inst_IO2 port " "Ignored filter at soc_system1_hps_0_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137537 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to *" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137537 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137537 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\]" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137537 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137537 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system1_hps_0_hps_io_border.sdc 22 hps_io_hps_io_qspi_inst_IO3 port " "Ignored filter at soc_system1_hps_0_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137537 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to *" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137537 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137537 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\]" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137538 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137538 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system1_hps_0_hps_io_border.sdc 24 hps_io_hps_io_qspi_inst_SS0 port " "Ignored filter at soc_system1_hps_0_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137538 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\]" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137538 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137538 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system1_hps_0_hps_io_border.sdc 25 hps_io_hps_io_qspi_inst_CLK port " "Ignored filter at soc_system1_hps_0_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137538 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\]" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137538 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137538 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system1_hps_0_hps_io_border.sdc 26 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at soc_system1_hps_0_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137538 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137538 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137538 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137539 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137539 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system1_hps_0_hps_io_border.sdc 28 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at soc_system1_hps_0_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137539 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137539 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137539 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137539 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137539 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system1_hps_0_hps_io_border.sdc 30 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at soc_system1_hps_0_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137539 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137540 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137540 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137540 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137540 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system1_hps_0_hps_io_border.sdc 32 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at soc_system1_hps_0_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137540 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137540 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137540 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system1_hps_0_hps_io_border.sdc 33 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at soc_system1_hps_0_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137540 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137541 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137541 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137541 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137541 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system1_hps_0_hps_io_border.sdc 35 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at soc_system1_hps_0_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137541 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137541 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137541 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137541 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137541 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system1_hps_0_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at soc_system1_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137541 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137542 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137542 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137542 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137542 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system1_hps_0_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at soc_system1_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137542 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137542 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137542 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137542 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137542 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system1_hps_0_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at soc_system1_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137542 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137543 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137543 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137543 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137543 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system1_hps_0_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at soc_system1_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137543 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137543 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137543 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137543 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137543 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system1_hps_0_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at soc_system1_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137543 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137544 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137544 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137544 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137544 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system1_hps_0_hps_io_border.sdc 47 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at soc_system1_hps_0_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137544 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137544 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137544 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137544 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137544 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system1_hps_0_hps_io_border.sdc 49 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at soc_system1_hps_0_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137544 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137545 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137545 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137545 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137545 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system1_hps_0_hps_io_border.sdc 51 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at soc_system1_hps_0_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137545 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137545 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137545 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137545 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137545 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system1_hps_0_hps_io_border.sdc 53 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at soc_system1_hps_0_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137545 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137546 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137546 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system1_hps_0_hps_io_border.sdc 54 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at soc_system1_hps_0_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137546 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137546 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137546 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system1_hps_0_hps_io_border.sdc 55 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at soc_system1_hps_0_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137546 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137546 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137546 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system1_hps_0_hps_io_border.sdc 56 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at soc_system1_hps_0_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137546 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137547 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137547 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system1_hps_0_hps_io_border.sdc 57 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at soc_system1_hps_0_hps_io_border.sdc(57): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137547 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137547 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137547 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system1_hps_0_hps_io_border.sdc 58 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at soc_system1_hps_0_hps_io_border.sdc(58): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137547 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137547 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137547 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system1_hps_0_hps_io_border.sdc 59 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at soc_system1_hps_0_hps_io_border.sdc(59): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137547 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137548 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137548 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system1_hps_0_hps_io_border.sdc 60 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at soc_system1_hps_0_hps_io_border.sdc(60): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137548 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137548 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137548 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system1_hps_0_hps_io_border.sdc 61 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at soc_system1_hps_0_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137548 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137548 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137548 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system1_hps_0_hps_io_border.sdc 62 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at soc_system1_hps_0_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137549 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137549 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137549 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system1_hps_0_hps_io_border.sdc 63 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at soc_system1_hps_0_hps_io_border.sdc(63): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137549 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137549 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137549 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137550 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137550 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system1_hps_0_hps_io_border.sdc 65 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at soc_system1_hps_0_hps_io_border.sdc(65): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137550 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137550 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137550 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137550 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137550 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system1_hps_0_hps_io_border.sdc 67 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at soc_system1_hps_0_hps_io_border.sdc(67): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137551 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137551 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137551 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137551 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137551 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system1_hps_0_hps_io_border.sdc 69 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at soc_system1_hps_0_hps_io_border.sdc(69): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137552 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137552 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137552 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137552 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137552 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system1_hps_0_hps_io_border.sdc 71 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at soc_system1_hps_0_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137552 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137553 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137553 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137553 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137553 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system1_hps_0_hps_io_border.sdc 73 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at soc_system1_hps_0_hps_io_border.sdc(73): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137553 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 73 Argument <from> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137553 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137553 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137554 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137554 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system1_hps_0_hps_io_border.sdc 75 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at soc_system1_hps_0_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 75 Argument <from> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(75): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137554 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137554 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137554 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system1_hps_0_hps_io_border.sdc 77 hps_io_hps_io_gpio_inst_GPIO48 port " "Ignored filter at soc_system1_hps_0_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137555 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 77 Argument <from> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(77): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to *" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137555 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137555 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\]" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137555 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137555 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system1_hps_0_hps_io_border.sdc 79 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at soc_system1_hps_0_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137555 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 79 Argument <from> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137555 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137555 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137556 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137556 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system1_hps_0_hps_io_border.sdc 81 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at soc_system1_hps_0_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137556 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 81 Argument <from> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(81): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137556 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137556 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137556 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137556 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system1_hps_0_hps_io_border.sdc 83 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at soc_system1_hps_0_hps_io_border.sdc(83): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137556 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 83 Argument <from> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137557 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system1_hps_0_hps_io_border.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620682137557 ""}  } { { "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" "" { Text "/home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137557 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 CLOCK_50 " "Register soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1620682137804 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137804 "|DE1_SoC_top_level|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1620682137804 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137804 "|DE1_SoC_top_level|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1620682137804 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137804 "|DE1_SoC_top_level|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1620682137805 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137805 "|DE1_SoC_top_level|HPS_I2C2_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_init_fsm:map_init_control\|pr_state.fetching_point " "Node: soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_init_fsm:map_init_control\|pr_state.fetching_point was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_init_fsm:map_init_control\|rd_en soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_init_fsm:map_init_control\|pr_state.fetching_point " "Latch soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_init_fsm:map_init_control\|rd_en is being clocked by soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_init_fsm:map_init_control\|pr_state.fetching_point" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1620682137805 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137805 "|DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_init_fsm:map_init_control|pr_state.fetching_point"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620682137809 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620682137809 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620682137809 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620682137809 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620682137809 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620682137809 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620682137809 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620682137809 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620682137809 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620682137809 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620682137809 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620682137809 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620682137809 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620682137809 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620682137809 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620682137809 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620682137809 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "PowerPlay Power Analyzer" 0 -1 1620682137809 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682138600 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682138600 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: soc_system_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: soc_system_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1620682138740 ""}  } {  } 0 332056 "%1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682138740 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system1:soc_system_inst\|soc_system1_hps_0:hps_0\|soc_system1_hps_0_hps_io:hps_io\|soc_system1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1620682138746 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682138746 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682140691 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682141386 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682147487 ""}
{ "Critical Warning" "WPAN_PAN_HPS_EXISTS_AND_IS_NOT_ENABLED" "" "HPS power is being analyzed for a device with an HPS without HPS power." {  } {  } 1 215050 "HPS power is being analyzed for a device with an HPS without HPS power." 0 0 "PowerPlay Power Analyzer" 0 -1 1620682148796 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682149154 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682150409 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682215294 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:q_partial_1\|mult_4ct:auto_generated\|Mult0~8 " "Input register \"AX\" of \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:q_partial_1\|mult_4ct:auto_generated\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "PowerPlay Power Analyzer" 0 -1 1620682333570 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:q_partial_1\|mult_4ct:auto_generated\|Mult0~8 " "Input register \"AX\" of \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:q_partial_1\|mult_4ct:auto_generated\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "PowerPlay Power Analyzer" 0 -1 1620682333572 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|scale_convert2float:sc2f_y\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:q_partial_1\|mult_4ct:auto_generated\|Mult0~8 " "Input register \"AX\" of \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|scale_convert2float:sc2f_y\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:q_partial_1\|mult_4ct:auto_generated\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "PowerPlay Power Analyzer" 0 -1 1620682333573 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_y\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:q_partial_1\|mult_4ct:auto_generated\|Mult0~8 " "Input register \"AX\" of \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_y\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:q_partial_1\|mult_4ct:auto_generated\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "PowerPlay Power Analyzer" 0 -1 1620682333575 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|scale_convert2float:sc2f_z\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:q_partial_1\|mult_4ct:auto_generated\|Mult0~8 " "Input register \"AX\" of \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|scale_convert2float:sc2f_z\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:q_partial_1\|mult_4ct:auto_generated\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "PowerPlay Power Analyzer" 0 -1 1620682333576 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_z\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:q_partial_1\|mult_4ct:auto_generated\|Mult0~8 " "Input register \"AX\" of \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_z\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:q_partial_1\|mult_4ct:auto_generated\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "PowerPlay Power Analyzer" 0 -1 1620682333577 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:q_partial_0\|mult_4ct:auto_generated\|Mult0~8 " "Input register \"AY\" of \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:q_partial_0\|mult_4ct:auto_generated\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "PowerPlay Power Analyzer" 0 -1 1620682333579 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:q_partial_0\|mult_4ct:auto_generated\|Mult0~8 " "Input register \"AY\" of \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:q_partial_0\|mult_4ct:auto_generated\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "PowerPlay Power Analyzer" 0 -1 1620682333580 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|scale_convert2float:sc2f_y\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:q_partial_0\|mult_4ct:auto_generated\|Mult0~8 " "Input register \"AY\" of \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|scale_convert2float:sc2f_y\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:q_partial_0\|mult_4ct:auto_generated\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "PowerPlay Power Analyzer" 0 -1 1620682333581 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_y\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:q_partial_0\|mult_4ct:auto_generated\|Mult0~8 " "Input register \"AY\" of \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_y\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:q_partial_0\|mult_4ct:auto_generated\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "PowerPlay Power Analyzer" 0 -1 1620682333581 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|scale_convert2float:sc2f_z\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:q_partial_0\|mult_4ct:auto_generated\|Mult0~8 " "Input register \"AY\" of \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|scale_convert2float:sc2f_z\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:q_partial_0\|mult_4ct:auto_generated\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "PowerPlay Power Analyzer" 0 -1 1620682333582 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_z\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:q_partial_0\|mult_4ct:auto_generated\|Mult0~8 " "Input register \"AY\" of \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_z\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:q_partial_0\|mult_4ct:auto_generated\|Mult0~8\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "PowerPlay Power Analyzer" 0 -1 1620682333582 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_2ct:auto_generated\|Mult0~80 " "Input register \"AX\" of \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_2ct:auto_generated\|Mult0~80\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "PowerPlay Power Analyzer" 0 -1 1620682333583 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_2ct:auto_generated\|Mult0~421 " "Input register \"AY\" of \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_2ct:auto_generated\|Mult0~421\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "PowerPlay Power Analyzer" 0 -1 1620682333584 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_2ct:auto_generated\|Mult0~80 " "Input register \"AX\" of \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_2ct:auto_generated\|Mult0~80\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "PowerPlay Power Analyzer" 0 -1 1620682333584 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_2ct:auto_generated\|Mult0~421 " "Input register \"AY\" of \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_x\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_2ct:auto_generated\|Mult0~421\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "PowerPlay Power Analyzer" 0 -1 1620682333585 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|scale_convert2float:sc2f_y\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_2ct:auto_generated\|Mult0~80 " "Input register \"AX\" of \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|scale_convert2float:sc2f_y\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_2ct:auto_generated\|Mult0~80\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "PowerPlay Power Analyzer" 0 -1 1620682333585 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|scale_convert2float:sc2f_y\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_2ct:auto_generated\|Mult0~421 " "Input register \"AY\" of \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|scale_convert2float:sc2f_y\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_2ct:auto_generated\|Mult0~421\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "PowerPlay Power Analyzer" 0 -1 1620682333586 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_y\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_2ct:auto_generated\|Mult0~80 " "Input register \"AX\" of \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_y\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_2ct:auto_generated\|Mult0~80\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "PowerPlay Power Analyzer" 0 -1 1620682333587 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_y\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_2ct:auto_generated\|Mult0~421 " "Input register \"AY\" of \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_y\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_2ct:auto_generated\|Mult0~421\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "PowerPlay Power Analyzer" 0 -1 1620682333587 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|scale_convert2float:sc2f_z\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_2ct:auto_generated\|Mult0~80 " "Input register \"AX\" of \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|scale_convert2float:sc2f_z\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_2ct:auto_generated\|Mult0~80\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "PowerPlay Power Analyzer" 0 -1 1620682333588 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|scale_convert2float:sc2f_z\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_2ct:auto_generated\|Mult0~421 " "Input register \"AY\" of \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|map_update_fsm:map_update_control\|quadrant_to_map_fsm:vq2map_module\|scale_convert2float:sc2f_z\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_2ct:auto_generated\|Mult0~421\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "PowerPlay Power Analyzer" 0 -1 1620682333589 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_z\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_2ct:auto_generated\|Mult0~80 " "Input register \"AX\" of \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_z\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_2ct:auto_generated\|Mult0~80\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "PowerPlay Power Analyzer" 0 -1 1620682333589 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_z\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_2ct:auto_generated\|Mult0~421 " "Input register \"AY\" of \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|scale_convert2float:sc2f_z\|float_divisor:FP_DIVISOR\|alt_float_div:altfp_div\|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component\|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_2ct:auto_generated\|Mult0~421\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "PowerPlay Power Analyzer" 0 -1 1620682333590 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_multiplier:tempx_cos_mult\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_mult:man_product2_mult\|mult_6ct:auto_generated\|Mult0~mac " "Input register \"AX\" of \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_multiplier:tempx_cos_mult\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_mult:man_product2_mult\|mult_6ct:auto_generated\|Mult0~mac\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "PowerPlay Power Analyzer" 0 -1 1620682333605 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_multiplier:tempx_cos_mult\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_mult:man_product2_mult\|mult_6ct:auto_generated\|Mult0~mac " "Input register \"AY\" of \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_multiplier:tempx_cos_mult\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_mult:man_product2_mult\|mult_6ct:auto_generated\|Mult0~mac\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "PowerPlay Power Analyzer" 0 -1 1620682333605 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_multiplier:tempx_cos_mult\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_mult:man_product2_mult\|mult_6ct:auto_generated\|Mult0~mac " "Input register \"AX\" of \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_multiplier:tempx_cos_mult\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_mult:man_product2_mult\|mult_6ct:auto_generated\|Mult0~mac\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "PowerPlay Power Analyzer" 0 -1 1620682333605 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_multiplier:tempx_cos_mult\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_mult:man_product2_mult\|mult_6ct:auto_generated\|Mult0~mac " "Input register \"AY\" of \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_multiplier:tempx_cos_mult\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_mult:man_product2_mult\|mult_6ct:auto_generated\|Mult0~mac\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "PowerPlay Power Analyzer" 0 -1 1620682333605 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_multiplier:tempy_sin_mult\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_mult:man_product2_mult\|mult_6ct:auto_generated\|Mult0~mac " "Input register \"AX\" of \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_multiplier:tempy_sin_mult\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_mult:man_product2_mult\|mult_6ct:auto_generated\|Mult0~mac\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "PowerPlay Power Analyzer" 0 -1 1620682333606 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_multiplier:tempy_sin_mult\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_mult:man_product2_mult\|mult_6ct:auto_generated\|Mult0~mac " "Input register \"AY\" of \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_multiplier:tempy_sin_mult\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_mult:man_product2_mult\|mult_6ct:auto_generated\|Mult0~mac\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "PowerPlay Power Analyzer" 0 -1 1620682333606 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_multiplier:tempy_sin_mult\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_mult:man_product2_mult\|mult_6ct:auto_generated\|Mult0~mac " "Input register \"AX\" of \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_multiplier:tempy_sin_mult\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_mult:man_product2_mult\|mult_6ct:auto_generated\|Mult0~mac\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "PowerPlay Power Analyzer" 0 -1 1620682333606 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_multiplier:tempy_sin_mult\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_mult:man_product2_mult\|mult_6ct:auto_generated\|Mult0~mac " "Input register \"AY\" of \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_multiplier:tempy_sin_mult\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_mult:man_product2_mult\|mult_6ct:auto_generated\|Mult0~mac\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "PowerPlay Power Analyzer" 0 -1 1620682333606 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_multiplier:tempy_cos_mult\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_mult:man_product2_mult\|mult_6ct:auto_generated\|Mult0~mac " "Input register \"AX\" of \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_multiplier:tempy_cos_mult\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_mult:man_product2_mult\|mult_6ct:auto_generated\|Mult0~mac\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "PowerPlay Power Analyzer" 0 -1 1620682333606 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_multiplier:tempy_cos_mult\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_mult:man_product2_mult\|mult_6ct:auto_generated\|Mult0~mac " "Input register \"AY\" of \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_multiplier:tempy_cos_mult\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_mult:man_product2_mult\|mult_6ct:auto_generated\|Mult0~mac\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "PowerPlay Power Analyzer" 0 -1 1620682333606 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_multiplier:tempy_cos_mult\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_mult:man_product2_mult\|mult_6ct:auto_generated\|Mult0~mac " "Input register \"AX\" of \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_multiplier:tempy_cos_mult\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_mult:man_product2_mult\|mult_6ct:auto_generated\|Mult0~mac\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "PowerPlay Power Analyzer" 0 -1 1620682333606 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_multiplier:tempy_cos_mult\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_mult:man_product2_mult\|mult_6ct:auto_generated\|Mult0~mac " "Input register \"AY\" of \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_multiplier:tempy_cos_mult\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_mult:man_product2_mult\|mult_6ct:auto_generated\|Mult0~mac\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "PowerPlay Power Analyzer" 0 -1 1620682333606 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_multiplier:tempx_sin_mult\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_mult:man_product2_mult\|mult_6ct:auto_generated\|Mult0~mac " "Input register \"AX\" of \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_multiplier:tempx_sin_mult\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_mult:man_product2_mult\|mult_6ct:auto_generated\|Mult0~mac\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "PowerPlay Power Analyzer" 0 -1 1620682333607 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_multiplier:tempx_sin_mult\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_mult:man_product2_mult\|mult_6ct:auto_generated\|Mult0~mac " "Input register \"AY\" of \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_multiplier:tempx_sin_mult\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_mult:man_product2_mult\|mult_6ct:auto_generated\|Mult0~mac\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "PowerPlay Power Analyzer" 0 -1 1620682333607 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_multiplier:tempx_sin_mult\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_mult:man_product2_mult\|mult_6ct:auto_generated\|Mult0~mac " "Input register \"AX\" of \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_multiplier:tempx_sin_mult\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_mult:man_product2_mult\|mult_6ct:auto_generated\|Mult0~mac\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "PowerPlay Power Analyzer" 0 -1 1620682333607 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_multiplier:tempx_sin_mult\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_mult:man_product2_mult\|mult_6ct:auto_generated\|Mult0~mac " "Input register \"AY\" of \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|map_handler:map_handler_module\|coord_transform:coord_transform_module\|float_multiplier:tempx_sin_mult\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_mult:man_product2_mult\|mult_6ct:auto_generated\|Mult0~mac\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "PowerPlay Power Analyzer" 0 -1 1620682333607 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_mult:man_product2_mult\|mult_6ct:auto_generated\|Mult0~mac " "Input register \"AX\" of \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_mult:man_product2_mult\|mult_6ct:auto_generated\|Mult0~mac\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "PowerPlay Power Analyzer" 0 -1 1620682333608 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_mult:man_product2_mult\|mult_6ct:auto_generated\|Mult0~mac " "Input register \"AY\" of \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_mult:man_product2_mult\|mult_6ct:auto_generated\|Mult0~mac\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "PowerPlay Power Analyzer" 0 -1 1620682333609 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AX soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_mult:man_product2_mult\|mult_6ct:auto_generated\|Mult0~mac " "Input register \"AX\" of \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_mult:man_product2_mult\|mult_6ct:auto_generated\|Mult0~mac\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "PowerPlay Power Analyzer" 0 -1 1620682333609 ""}
{ "Warning" "WPATFAM_TITAN_ZERO_FREQ_CLOCK_INPUT_TO_MAC_INPUT_REGISTER" "AY soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_mult:man_product2_mult\|mult_6ct:auto_generated\|Mult0~mac " "Input register \"AY\" of \"soc_system1:soc_system_inst\|slam_avalon:slam_0\|slam:slam_module\|quadrant_scatter:quadrant_scatter_module\|scale_convert2int:scale_n_convert2int_X\|float_multiplier:FP_MULTIPLIER\|alt_float_mult:altfp_mult\|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component\|lpm_mult:man_product2_mult\|mult_6ct:auto_generated\|Mult0~mac\" uses a zero-frequency clock." {  } {  } 0 344000 "Input register \"%1!s!\" of \"%2!s!\" uses a zero-frequency clock." 0 0 "PowerPlay Power Analyzer" 0 -1 1620682333609 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.448 millions of transitions / sec " "Average toggle rate for this design is 0.448 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682345093 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "563.87 mW " "Total thermal power estimate for the design is 563.87 mW" {  } { { "/home/gabriel/intelFPGA_lite/17.0/quartus/linux64/Report_Window_01.qrpt" "" { Report "/home/gabriel/intelFPGA_lite/17.0/quartus/linux64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682346536 ""}
{ "Info" "IQEXE_ERROR_COUNT" "PowerPlay Power Analyzer 0 s 199 s Quartus Prime " "Quartus Prime PowerPlay Power Analyzer was successful. 0 errors, 199 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2574 " "Peak virtual memory: 2574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620682347916 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 10 16:32:27 2021 " "Processing ended: Mon May 10 16:32:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620682347916 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:56 " "Elapsed time: 00:03:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620682347916 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:33 " "Total CPU time (on all processors): 00:06:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620682347916 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1620682347916 ""}
