{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1661551439593 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1661551439593 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 26 19:03:59 2022 " "Processing started: Fri Aug 26 19:03:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1661551439593 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1661551439593 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mod_Teste -c Mod_Teste " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mod_Teste -c Mod_Teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1661551439593 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1661551439999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rominstmem.v 1 1 " "Found 1 design units, including 1 entities, in source file rominstmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 RomInstMem " "Found entity 1: RomInstMem" {  } { { "RomInstMem.v" "" { Text "E:/2021.2/JanPaulo_119110400/RomInstMem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661551440046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661551440046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.v" "" { Text "E:/2021.2/JanPaulo_119110400/registrador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661551440046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661551440046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "E:/2021.2/JanPaulo_119110400/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661551440046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661551440046 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 demux.v(11) " "Verilog HDL Expression warning at demux.v(11): truncated literal to match 3 bits" {  } { { "demux.v" "" { Text "E:/2021.2/JanPaulo_119110400/demux.v" 11 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1661551440046 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 demux.v(12) " "Verilog HDL Expression warning at demux.v(12): truncated literal to match 3 bits" {  } { { "demux.v" "" { Text "E:/2021.2/JanPaulo_119110400/demux.v" 12 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1661551440046 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 demux.v(13) " "Verilog HDL Expression warning at demux.v(13): truncated literal to match 3 bits" {  } { { "demux.v" "" { Text "E:/2021.2/JanPaulo_119110400/demux.v" 13 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1661551440046 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 demux.v(14) " "Verilog HDL Expression warning at demux.v(14): truncated literal to match 3 bits" {  } { { "demux.v" "" { Text "E:/2021.2/JanPaulo_119110400/demux.v" 14 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1661551440046 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 demux.v(15) " "Verilog HDL Expression warning at demux.v(15): truncated literal to match 3 bits" {  } { { "demux.v" "" { Text "E:/2021.2/JanPaulo_119110400/demux.v" 15 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1661551440046 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 demux.v(16) " "Verilog HDL Expression warning at demux.v(16): truncated literal to match 3 bits" {  } { { "demux.v" "" { Text "E:/2021.2/JanPaulo_119110400/demux.v" 16 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1661551440046 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 demux.v(17) " "Verilog HDL Expression warning at demux.v(17): truncated literal to match 3 bits" {  } { { "demux.v" "" { Text "E:/2021.2/JanPaulo_119110400/demux.v" 17 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1661551440046 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 demux.v(18) " "Verilog HDL Expression warning at demux.v(18): truncated literal to match 3 bits" {  } { { "demux.v" "" { Text "E:/2021.2/JanPaulo_119110400/demux.v" 18 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1661551440046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux.v 1 1 " "Found 1 design units, including 1 entities, in source file demux.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "demux.v" "" { Text "E:/2021.2/JanPaulo_119110400/demux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661551440046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661551440046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificador.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.v" "" { Text "E:/2021.2/JanPaulo_119110400/decodificador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661551440046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661551440046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "E:/2021.2/JanPaulo_119110400/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661551440046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661551440046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadormod10.v 1 1 " "Found 1 design units, including 1 entities, in source file contadormod10.v" { { "Info" "ISGN_ENTITY_NAME" "1 contadorMOD10 " "Found entity 1: contadorMOD10" {  } { { "contadorMOD10.v" "" { Text "E:/2021.2/JanPaulo_119110400/contadorMOD10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661551440046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661551440046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.v 1 1 " "Found 1 design units, including 1 entities, in source file contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_frequencia " "Found entity 1: divisor_frequencia" {  } { { "contador.v" "" { Text "E:/2021.2/JanPaulo_119110400/contador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661551440046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661551440046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_test2.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_test2.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_TEST " "Found entity 1: LCD_TEST" {  } { { "LCD_TEST2.v" "" { Text "E:/2021.2/JanPaulo_119110400/LCD_TEST2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661551440046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661551440046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "LCD_Controller.v" "" { Text "E:/2021.2/JanPaulo_119110400/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661551440062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661551440062 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Mod_Teste.v(72) " "Verilog HDL Expression warning at Mod_Teste.v(72): truncated literal to match 3 bits" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 72 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1661551440062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_teste.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mod_Teste " "Found entity 1: Mod_Teste" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661551440062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661551440062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "E:/2021.2/JanPaulo_119110400/ULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661551440062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661551440062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "E:/2021.2/JanPaulo_119110400/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661551440062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661551440062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regpc.v 1 1 " "Found 1 design units, including 1 entities, in source file regpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegPC " "Found entity 1: RegPC" {  } { { "RegPC.v" "" { Text "E:/2021.2/JanPaulo_119110400/RegPC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661551440062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661551440062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrmem.v 1 1 " "Found 1 design units, including 1 entities, in source file instrmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstrMem " "Found entity 1: InstrMem" {  } { { "InstrMem.v" "" { Text "E:/2021.2/JanPaulo_119110400/InstrMem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661551440062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661551440062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramdatamem.v 1 1 " "Found 1 design units, including 1 entities, in source file ramdatamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 RamDataMem " "Found entity 1: RamDataMem" {  } { { "RamDataMem.v" "" { Text "E:/2021.2/JanPaulo_119110400/RamDataMem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661551440062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661551440062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "par_out.v 1 1 " "Found 1 design units, including 1 entities, in source file par_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Par_OUT " "Found entity 1: Par_OUT" {  } { { "Par_OUT.v" "" { Text "E:/2021.2/JanPaulo_119110400/Par_OUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661551440062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661551440062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "par_in.v 1 1 " "Found 1 design units, including 1 entities, in source file par_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Par_IN " "Found entity 1: Par_IN" {  } { { "Par_IN.v" "" { Text "E:/2021.2/JanPaulo_119110400/Par_IN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661551440062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661551440062 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CLK_1KHz.v(5) " "Verilog HDL information at CLK_1KHz.v(5): always construct contains both blocking and non-blocking assignments" {  } { { "CLK_1KHz.v" "" { Text "E:/2021.2/JanPaulo_119110400/CLK_1KHz.v" 5 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1661551440078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_1khz.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_1khz.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_divider " "Found entity 1: freq_divider" {  } { { "CLK_1KHz.v" "" { Text "E:/2021.2/JanPaulo_119110400/CLK_1KHz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661551440078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661551440078 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mod_Teste.v(48) " "Verilog HDL Instantiation warning at Mod_Teste.v(48): instance has no name" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 48 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1661551440078 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mod_Teste " "Elaborating entity \"Mod_Teste\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1661551440124 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 16 Mod_Teste.v(66) " "Verilog HDL assignment warning at Mod_Teste.v(66): truncated value with size 24 to match size of target (16)" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661551440124 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Mod_Teste.v(77) " "Verilog HDL assignment warning at Mod_Teste.v(77): truncated value with size 32 to match size of target (8)" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661551440124 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 Mod_Teste.v(9) " "Output port \"HEX0\" at Mod_Teste.v(9) has no driver" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1661551440124 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 Mod_Teste.v(9) " "Output port \"HEX1\" at Mod_Teste.v(9) has no driver" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1661551440124 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 Mod_Teste.v(9) " "Output port \"HEX2\" at Mod_Teste.v(9) has no driver" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1661551440124 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 Mod_Teste.v(9) " "Output port \"HEX3\" at Mod_Teste.v(9) has no driver" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1661551440124 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 Mod_Teste.v(9) " "Output port \"HEX4\" at Mod_Teste.v(9) has no driver" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1661551440124 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 Mod_Teste.v(9) " "Output port \"HEX5\" at Mod_Teste.v(9) has no driver" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1661551440124 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 Mod_Teste.v(9) " "Output port \"HEX6\" at Mod_Teste.v(9) has no driver" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1661551440124 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 Mod_Teste.v(9) " "Output port \"HEX7\" at Mod_Teste.v(9) has no driver" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1661551440124 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG Mod_Teste.v(10) " "Output port \"LEDG\" at Mod_Teste.v(10) has no driver" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1661551440124 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..10\] Mod_Teste.v(11) " "Output port \"LEDR\[17..10\]\" at Mod_Teste.v(11) has no driver" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1661551440124 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[3..1\] Mod_Teste.v(11) " "Output port \"LEDR\[3..1\]\" at Mod_Teste.v(11) has no driver" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1661551440124 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD Mod_Teste.v(13) " "Output port \"UART_TXD\" at Mod_Teste.v(13) has no driver" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1661551440124 "|Mod_Teste"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_TEST LCD_TEST:MyLCD " "Elaborating entity \"LCD_TEST\" for hierarchy \"LCD_TEST:MyLCD\"" {  } { { "Mod_Teste.v" "MyLCD" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661551440124 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD_TEST2.v(60) " "Verilog HDL assignment warning at LCD_TEST2.v(60): truncated value with size 32 to match size of target (18)" {  } { { "LCD_TEST2.v" "" { Text "E:/2021.2/JanPaulo_119110400/LCD_TEST2.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661551440124 "|Mod_Teste|LCD_TEST:MyLCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST2.v(69) " "Verilog HDL assignment warning at LCD_TEST2.v(69): truncated value with size 32 to match size of target (6)" {  } { { "LCD_TEST2.v" "" { Text "E:/2021.2/JanPaulo_119110400/LCD_TEST2.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661551440124 "|Mod_Teste|LCD_TEST:MyLCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST2.v(71) " "Verilog HDL assignment warning at LCD_TEST2.v(71): truncated value with size 32 to match size of target (6)" {  } { { "LCD_TEST2.v" "" { Text "E:/2021.2/JanPaulo_119110400/LCD_TEST2.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661551440124 "|Mod_Teste|LCD_TEST:MyLCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD_TEST:MyLCD\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"LCD_TEST:MyLCD\|LCD_Controller:u0\"" {  } { { "LCD_TEST2.v" "u0" { Text "E:/2021.2/JanPaulo_119110400/LCD_TEST2.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661551440124 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_Controller.v(66) " "Verilog HDL assignment warning at LCD_Controller.v(66): truncated value with size 32 to match size of target (5)" {  } { { "LCD_Controller.v" "" { Text "E:/2021.2/JanPaulo_119110400/LCD_Controller.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661551440124 "|Mod_Teste|LCD_TEST:MyLCD|LCD_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_divider freq_divider:comb_77 " "Elaborating entity \"freq_divider\" for hierarchy \"freq_divider:comb_77\"" {  } { { "Mod_Teste.v" "comb_77" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661551440124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RomInstMem RomInstMem:RomMemv02 " "Elaborating entity \"RomInstMem\" for hierarchy \"RomInstMem:RomMemv02\"" {  } { { "Mod_Teste.v" "RomMemv02" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661551440140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RomInstMem:RomMemv02\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RomInstMem:RomMemv02\|altsyncram:altsyncram_component\"" {  } { { "RomInstMem.v" "altsyncram_component" { Text "E:/2021.2/JanPaulo_119110400/RomInstMem.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661551440171 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RomInstMem:RomMemv02\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RomInstMem:RomMemv02\|altsyncram:altsyncram_component\"" {  } { { "RomInstMem.v" "" { Text "E:/2021.2/JanPaulo_119110400/RomInstMem.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661551440171 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RomInstMem:RomMemv02\|altsyncram:altsyncram_component " "Instantiated megafunction \"RomInstMem:RomMemv02\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661551440171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661551440171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RomInstMem_init.mif " "Parameter \"init_file\" = \"RomInstMem_init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661551440171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661551440171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661551440171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661551440171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661551440171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661551440171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661551440171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661551440171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661551440171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661551440171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661551440171 ""}  } { { "RomInstMem.v" "" { Text "E:/2021.2/JanPaulo_119110400/RomInstMem.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1661551440171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mq81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mq81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mq81 " "Found entity 1: altsyncram_mq81" {  } { { "db/altsyncram_mq81.tdf" "" { Text "E:/2021.2/JanPaulo_119110400/db/altsyncram_mq81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661551440234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661551440234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mq81 RomInstMem:RomMemv02\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated " "Elaborating entity \"altsyncram_mq81\" for hierarchy \"RomInstMem:RomMemv02\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661551440234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RamDataMem RamDataMem:RamMemv02 " "Elaborating entity \"RamDataMem\" for hierarchy \"RamDataMem:RamMemv02\"" {  } { { "Mod_Teste.v" "RamMemv02" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661551440281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RamDataMem:RamMemv02\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RamDataMem:RamMemv02\|altsyncram:altsyncram_component\"" {  } { { "RamDataMem.v" "altsyncram_component" { Text "E:/2021.2/JanPaulo_119110400/RamDataMem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661551440281 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RamDataMem:RamMemv02\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RamDataMem:RamMemv02\|altsyncram:altsyncram_component\"" {  } { { "RamDataMem.v" "" { Text "E:/2021.2/JanPaulo_119110400/RamDataMem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661551440281 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RamDataMem:RamMemv02\|altsyncram:altsyncram_component " "Instantiated megafunction \"RamDataMem:RamMemv02\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661551440281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661551440281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661551440281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661551440281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661551440281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661551440281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661551440281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661551440281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661551440281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661551440281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661551440281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661551440281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661551440281 ""}  } { { "RamDataMem.v" "" { Text "E:/2021.2/JanPaulo_119110400/RamDataMem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1661551440281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gra1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gra1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gra1 " "Found entity 1: altsyncram_gra1" {  } { { "db/altsyncram_gra1.tdf" "" { Text "E:/2021.2/JanPaulo_119110400/db/altsyncram_gra1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661551440343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661551440343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gra1 RamDataMem:RamMemv02\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated " "Elaborating entity \"altsyncram_gra1\" for hierarchy \"RamDataMem:RamMemv02\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661551440343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:CUv03 " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:CUv03\"" {  } { { "Mod_Teste.v" "CUv03" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661551440343 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(81) " "Verilog HDL Case Statement warning at ControlUnit.v(81): incomplete case statement has no default case item" {  } { { "ControlUnit.v" "" { Text "E:/2021.2/JanPaulo_119110400/ControlUnit.v" 81 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1661551440343 "|Mod_Teste|ControlUnit:CUv03"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(5) " "Verilog HDL Case Statement warning at ControlUnit.v(5): incomplete case statement has no default case item" {  } { { "ControlUnit.v" "" { Text "E:/2021.2/JanPaulo_119110400/ControlUnit.v" 5 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1661551440343 "|Mod_Teste|ControlUnit:CUv03"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrite ControlUnit.v(5) " "Verilog HDL Always Construct warning at ControlUnit.v(5): inferring latch(es) for variable \"RegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "E:/2021.2/JanPaulo_119110400/ControlUnit.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1661551440343 "|Mod_Teste|ControlUnit:CUv03"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegDst ControlUnit.v(5) " "Verilog HDL Always Construct warning at ControlUnit.v(5): inferring latch(es) for variable \"RegDst\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "E:/2021.2/JanPaulo_119110400/ControlUnit.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1661551440343 "|Mod_Teste|ControlUnit:CUv03"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ULASrc ControlUnit.v(5) " "Verilog HDL Always Construct warning at ControlUnit.v(5): inferring latch(es) for variable \"ULASrc\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "E:/2021.2/JanPaulo_119110400/ControlUnit.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1661551440343 "|Mod_Teste|ControlUnit:CUv03"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ULAControl ControlUnit.v(5) " "Verilog HDL Always Construct warning at ControlUnit.v(5): inferring latch(es) for variable \"ULAControl\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "E:/2021.2/JanPaulo_119110400/ControlUnit.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1661551440343 "|Mod_Teste|ControlUnit:CUv03"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Branch ControlUnit.v(5) " "Verilog HDL Always Construct warning at ControlUnit.v(5): inferring latch(es) for variable \"Branch\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "E:/2021.2/JanPaulo_119110400/ControlUnit.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1661551440343 "|Mod_Teste|ControlUnit:CUv03"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite ControlUnit.v(5) " "Verilog HDL Always Construct warning at ControlUnit.v(5): inferring latch(es) for variable \"MemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "E:/2021.2/JanPaulo_119110400/ControlUnit.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1661551440343 "|Mod_Teste|ControlUnit:CUv03"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemtoReg ControlUnit.v(5) " "Verilog HDL Always Construct warning at ControlUnit.v(5): inferring latch(es) for variable \"MemtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "E:/2021.2/JanPaulo_119110400/ControlUnit.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1661551440343 "|Mod_Teste|ControlUnit:CUv03"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Jump ControlUnit.v(5) " "Verilog HDL Always Construct warning at ControlUnit.v(5): inferring latch(es) for variable \"Jump\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "E:/2021.2/JanPaulo_119110400/ControlUnit.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1661551440343 "|Mod_Teste|ControlUnit:CUv03"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Jal ControlUnit.v(5) " "Verilog HDL Always Construct warning at ControlUnit.v(5): inferring latch(es) for variable \"Jal\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "E:/2021.2/JanPaulo_119110400/ControlUnit.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1661551440343 "|Mod_Teste|ControlUnit:CUv03"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegtoPC ControlUnit.v(5) " "Verilog HDL Always Construct warning at ControlUnit.v(5): inferring latch(es) for variable \"RegtoPC\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "E:/2021.2/JanPaulo_119110400/ControlUnit.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1661551440343 "|Mod_Teste|ControlUnit:CUv03"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegtoPC ControlUnit.v(5) " "Inferred latch for \"RegtoPC\" at ControlUnit.v(5)" {  } { { "ControlUnit.v" "" { Text "E:/2021.2/JanPaulo_119110400/ControlUnit.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661551440343 "|Mod_Teste|ControlUnit:CUv03"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Jal ControlUnit.v(5) " "Inferred latch for \"Jal\" at ControlUnit.v(5)" {  } { { "ControlUnit.v" "" { Text "E:/2021.2/JanPaulo_119110400/ControlUnit.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661551440343 "|Mod_Teste|ControlUnit:CUv03"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Jump ControlUnit.v(5) " "Inferred latch for \"Jump\" at ControlUnit.v(5)" {  } { { "ControlUnit.v" "" { Text "E:/2021.2/JanPaulo_119110400/ControlUnit.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661551440343 "|Mod_Teste|ControlUnit:CUv03"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg ControlUnit.v(5) " "Inferred latch for \"MemtoReg\" at ControlUnit.v(5)" {  } { { "ControlUnit.v" "" { Text "E:/2021.2/JanPaulo_119110400/ControlUnit.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661551440343 "|Mod_Teste|ControlUnit:CUv03"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite ControlUnit.v(5) " "Inferred latch for \"MemWrite\" at ControlUnit.v(5)" {  } { { "ControlUnit.v" "" { Text "E:/2021.2/JanPaulo_119110400/ControlUnit.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661551440343 "|Mod_Teste|ControlUnit:CUv03"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch ControlUnit.v(5) " "Inferred latch for \"Branch\" at ControlUnit.v(5)" {  } { { "ControlUnit.v" "" { Text "E:/2021.2/JanPaulo_119110400/ControlUnit.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661551440343 "|Mod_Teste|ControlUnit:CUv03"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAControl\[0\] ControlUnit.v(5) " "Inferred latch for \"ULAControl\[0\]\" at ControlUnit.v(5)" {  } { { "ControlUnit.v" "" { Text "E:/2021.2/JanPaulo_119110400/ControlUnit.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661551440343 "|Mod_Teste|ControlUnit:CUv03"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAControl\[1\] ControlUnit.v(5) " "Inferred latch for \"ULAControl\[1\]\" at ControlUnit.v(5)" {  } { { "ControlUnit.v" "" { Text "E:/2021.2/JanPaulo_119110400/ControlUnit.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661551440343 "|Mod_Teste|ControlUnit:CUv03"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAControl\[2\] ControlUnit.v(5) " "Inferred latch for \"ULAControl\[2\]\" at ControlUnit.v(5)" {  } { { "ControlUnit.v" "" { Text "E:/2021.2/JanPaulo_119110400/ControlUnit.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661551440343 "|Mod_Teste|ControlUnit:CUv03"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULASrc ControlUnit.v(5) " "Inferred latch for \"ULASrc\" at ControlUnit.v(5)" {  } { { "ControlUnit.v" "" { Text "E:/2021.2/JanPaulo_119110400/ControlUnit.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661551440343 "|Mod_Teste|ControlUnit:CUv03"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst ControlUnit.v(5) " "Inferred latch for \"RegDst\" at ControlUnit.v(5)" {  } { { "ControlUnit.v" "" { Text "E:/2021.2/JanPaulo_119110400/ControlUnit.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661551440343 "|Mod_Teste|ControlUnit:CUv03"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite ControlUnit.v(5) " "Inferred latch for \"RegWrite\" at ControlUnit.v(5)" {  } { { "ControlUnit.v" "" { Text "E:/2021.2/JanPaulo_119110400/ControlUnit.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661551440343 "|Mod_Teste|ControlUnit:CUv03"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:RFv02 " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:RFv02\"" {  } { { "Mod_Teste.v" "RFv02" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661551440343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder RegisterFile:RFv02\|decoder:decod " "Elaborating entity \"decoder\" for hierarchy \"RegisterFile:RFv02\|decoder:decod\"" {  } { { "RegisterFile.v" "decod" { Text "E:/2021.2/JanPaulo_119110400/RegisterFile.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661551440359 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 decoder.v(3) " "Verilog HDL assignment warning at decoder.v(3): truncated value with size 32 to match size of target (1)" {  } { { "decoder.v" "" { Text "E:/2021.2/JanPaulo_119110400/decoder.v" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661551440359 "|Mod_Teste|RegisterFile:sprt3|decoder:decod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 decoder.v(4) " "Verilog HDL assignment warning at decoder.v(4): truncated value with size 32 to match size of target (1)" {  } { { "decoder.v" "" { Text "E:/2021.2/JanPaulo_119110400/decoder.v" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661551440359 "|Mod_Teste|RegisterFile:sprt3|decoder:decod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 decoder.v(5) " "Verilog HDL assignment warning at decoder.v(5): truncated value with size 32 to match size of target (1)" {  } { { "decoder.v" "" { Text "E:/2021.2/JanPaulo_119110400/decoder.v" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661551440359 "|Mod_Teste|RegisterFile:sprt3|decoder:decod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 decoder.v(6) " "Verilog HDL assignment warning at decoder.v(6): truncated value with size 32 to match size of target (1)" {  } { { "decoder.v" "" { Text "E:/2021.2/JanPaulo_119110400/decoder.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661551440359 "|Mod_Teste|RegisterFile:sprt3|decoder:decod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 decoder.v(7) " "Verilog HDL assignment warning at decoder.v(7): truncated value with size 32 to match size of target (1)" {  } { { "decoder.v" "" { Text "E:/2021.2/JanPaulo_119110400/decoder.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661551440359 "|Mod_Teste|RegisterFile:sprt3|decoder:decod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 decoder.v(8) " "Verilog HDL assignment warning at decoder.v(8): truncated value with size 32 to match size of target (1)" {  } { { "decoder.v" "" { Text "E:/2021.2/JanPaulo_119110400/decoder.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661551440359 "|Mod_Teste|RegisterFile:sprt3|decoder:decod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 decoder.v(9) " "Verilog HDL assignment warning at decoder.v(9): truncated value with size 32 to match size of target (1)" {  } { { "decoder.v" "" { Text "E:/2021.2/JanPaulo_119110400/decoder.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661551440359 "|Mod_Teste|RegisterFile:sprt3|decoder:decod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 decoder.v(10) " "Verilog HDL assignment warning at decoder.v(10): truncated value with size 32 to match size of target (1)" {  } { { "decoder.v" "" { Text "E:/2021.2/JanPaulo_119110400/decoder.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661551440359 "|Mod_Teste|RegisterFile:sprt3|decoder:decod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador RegisterFile:RFv02\|registrador:reg1 " "Elaborating entity \"registrador\" for hierarchy \"RegisterFile:RFv02\|registrador:reg1\"" {  } { { "RegisterFile.v" "reg1" { Text "E:/2021.2/JanPaulo_119110400/RegisterFile.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661551440359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux RegisterFile:RFv02\|demux:dmx1 " "Elaborating entity \"demux\" for hierarchy \"RegisterFile:RFv02\|demux:dmx1\"" {  } { { "RegisterFile.v" "dmx1" { Text "E:/2021.2/JanPaulo_119110400/RegisterFile.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661551440374 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 demux.v(3) " "Verilog HDL assignment warning at demux.v(3): truncated value with size 32 to match size of target (8)" {  } { { "demux.v" "" { Text "E:/2021.2/JanPaulo_119110400/demux.v" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661551440374 "|Mod_Teste|RegisterFile:RFv02|demux:dmx1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULAv03 " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULAv03\"" {  } { { "Mod_Teste.v" "ULAv03" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661551440374 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ULA.v(3) " "Verilog HDL assignment warning at ULA.v(3): truncated value with size 32 to match size of target (1)" {  } { { "ULA.v" "" { Text "E:/2021.2/JanPaulo_119110400/ULA.v" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661551440374 "|Mod_Teste|ULA:ULAv03"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ULA.v(15) " "Verilog HDL assignment warning at ULA.v(15): truncated value with size 32 to match size of target (8)" {  } { { "ULA.v" "" { Text "E:/2021.2/JanPaulo_119110400/ULA.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661551440374 "|Mod_Teste|ULA:ULAv03"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ULA.v(16) " "Verilog HDL assignment warning at ULA.v(16): truncated value with size 32 to match size of target (8)" {  } { { "ULA.v" "" { Text "E:/2021.2/JanPaulo_119110400/ULA.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661551440374 "|Mod_Teste|ULA:ULAv03"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ULA.v(9) " "Verilog HDL Case Statement warning at ULA.v(9): incomplete case statement has no default case item" {  } { { "ULA.v" "" { Text "E:/2021.2/JanPaulo_119110400/ULA.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1661551440374 "|Mod_Teste|ULA:ULAv03"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result ULA.v(9) " "Verilog HDL Always Construct warning at ULA.v(9): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "ULA.v" "" { Text "E:/2021.2/JanPaulo_119110400/ULA.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1661551440374 "|Mod_Teste|ULA:ULAv03"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] ULA.v(9) " "Inferred latch for \"result\[0\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "E:/2021.2/JanPaulo_119110400/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661551440374 "|Mod_Teste|ULA:ULAv03"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] ULA.v(9) " "Inferred latch for \"result\[1\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "E:/2021.2/JanPaulo_119110400/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661551440374 "|Mod_Teste|ULA:ULAv03"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] ULA.v(9) " "Inferred latch for \"result\[2\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "E:/2021.2/JanPaulo_119110400/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661551440374 "|Mod_Teste|ULA:ULAv03"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] ULA.v(9) " "Inferred latch for \"result\[3\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "E:/2021.2/JanPaulo_119110400/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661551440374 "|Mod_Teste|ULA:ULAv03"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] ULA.v(9) " "Inferred latch for \"result\[4\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "E:/2021.2/JanPaulo_119110400/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661551440374 "|Mod_Teste|ULA:ULAv03"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] ULA.v(9) " "Inferred latch for \"result\[5\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "E:/2021.2/JanPaulo_119110400/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661551440374 "|Mod_Teste|ULA:ULAv03"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] ULA.v(9) " "Inferred latch for \"result\[6\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "E:/2021.2/JanPaulo_119110400/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661551440374 "|Mod_Teste|ULA:ULAv03"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] ULA.v(9) " "Inferred latch for \"result\[7\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "E:/2021.2/JanPaulo_119110400/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661551440374 "|Mod_Teste|ULA:ULAv03"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegPC RegPC:RPCv03 " "Elaborating entity \"RegPC\" for hierarchy \"RegPC:RPCv03\"" {  } { { "Mod_Teste.v" "RPCv03" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661551440374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Par_IN Par_IN:P_INv1 " "Elaborating entity \"Par_IN\" for hierarchy \"Par_IN:P_INv1\"" {  } { { "Mod_Teste.v" "P_INv1" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661551440374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Par_OUT Par_OUT:P_OUTv1 " "Elaborating entity \"Par_OUT\" for hierarchy \"Par_OUT:P_OUTv1\"" {  } { { "Mod_Teste.v" "P_OUTv1" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661551440374 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Par_OUT.v(5) " "Verilog HDL assignment warning at Par_OUT.v(5): truncated value with size 32 to match size of target (1)" {  } { { "Par_OUT.v" "" { Text "E:/2021.2/JanPaulo_119110400/Par_OUT.v" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661551440374 "|Mod_Teste|Par_OUT:P_OUTv1"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_rd2\[15\] " "Net \"w_rd2\[15\]\" is missing source, defaulting to GND" {  } { { "Mod_Teste.v" "w_rd2\[15\]" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661551440437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_rd2\[14\] " "Net \"w_rd2\[14\]\" is missing source, defaulting to GND" {  } { { "Mod_Teste.v" "w_rd2\[14\]" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661551440437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_rd2\[13\] " "Net \"w_rd2\[13\]\" is missing source, defaulting to GND" {  } { { "Mod_Teste.v" "w_rd2\[13\]" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661551440437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_rd2\[12\] " "Net \"w_rd2\[12\]\" is missing source, defaulting to GND" {  } { { "Mod_Teste.v" "w_rd2\[12\]" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661551440437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_rd2\[11\] " "Net \"w_rd2\[11\]\" is missing source, defaulting to GND" {  } { { "Mod_Teste.v" "w_rd2\[11\]" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661551440437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_rd2\[10\] " "Net \"w_rd2\[10\]\" is missing source, defaulting to GND" {  } { { "Mod_Teste.v" "w_rd2\[10\]" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661551440437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_rd2\[9\] " "Net \"w_rd2\[9\]\" is missing source, defaulting to GND" {  } { { "Mod_Teste.v" "w_rd2\[9\]" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661551440437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_rd2\[8\] " "Net \"w_rd2\[8\]\" is missing source, defaulting to GND" {  } { { "Mod_Teste.v" "w_rd2\[8\]" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661551440437 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661551440437 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_rd2\[15\] " "Net \"w_rd2\[15\]\" is missing source, defaulting to GND" {  } { { "Mod_Teste.v" "w_rd2\[15\]" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661551440437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_rd2\[14\] " "Net \"w_rd2\[14\]\" is missing source, defaulting to GND" {  } { { "Mod_Teste.v" "w_rd2\[14\]" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661551440437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_rd2\[13\] " "Net \"w_rd2\[13\]\" is missing source, defaulting to GND" {  } { { "Mod_Teste.v" "w_rd2\[13\]" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661551440437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_rd2\[12\] " "Net \"w_rd2\[12\]\" is missing source, defaulting to GND" {  } { { "Mod_Teste.v" "w_rd2\[12\]" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661551440437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_rd2\[11\] " "Net \"w_rd2\[11\]\" is missing source, defaulting to GND" {  } { { "Mod_Teste.v" "w_rd2\[11\]" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661551440437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_rd2\[10\] " "Net \"w_rd2\[10\]\" is missing source, defaulting to GND" {  } { { "Mod_Teste.v" "w_rd2\[10\]" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661551440437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_rd2\[9\] " "Net \"w_rd2\[9\]\" is missing source, defaulting to GND" {  } { { "Mod_Teste.v" "w_rd2\[9\]" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661551440437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_rd2\[8\] " "Net \"w_rd2\[8\]\" is missing source, defaulting to GND" {  } { { "Mod_Teste.v" "w_rd2\[8\]" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661551440437 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661551440437 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_rd2\[15\] " "Net \"w_rd2\[15\]\" is missing source, defaulting to GND" {  } { { "Mod_Teste.v" "w_rd2\[15\]" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661551440437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_rd2\[14\] " "Net \"w_rd2\[14\]\" is missing source, defaulting to GND" {  } { { "Mod_Teste.v" "w_rd2\[14\]" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661551440437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_rd2\[13\] " "Net \"w_rd2\[13\]\" is missing source, defaulting to GND" {  } { { "Mod_Teste.v" "w_rd2\[13\]" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661551440437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_rd2\[12\] " "Net \"w_rd2\[12\]\" is missing source, defaulting to GND" {  } { { "Mod_Teste.v" "w_rd2\[12\]" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661551440437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_rd2\[11\] " "Net \"w_rd2\[11\]\" is missing source, defaulting to GND" {  } { { "Mod_Teste.v" "w_rd2\[11\]" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661551440437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_rd2\[10\] " "Net \"w_rd2\[10\]\" is missing source, defaulting to GND" {  } { { "Mod_Teste.v" "w_rd2\[10\]" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661551440437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_rd2\[9\] " "Net \"w_rd2\[9\]\" is missing source, defaulting to GND" {  } { { "Mod_Teste.v" "w_rd2\[9\]" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661551440437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_rd2\[8\] " "Net \"w_rd2\[8\]\" is missing source, defaulting to GND" {  } { { "Mod_Teste.v" "w_rd2\[8\]" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661551440437 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661551440437 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_rd2\[15\] " "Net \"w_rd2\[15\]\" is missing source, defaulting to GND" {  } { { "Mod_Teste.v" "w_rd2\[15\]" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661551440437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_rd2\[14\] " "Net \"w_rd2\[14\]\" is missing source, defaulting to GND" {  } { { "Mod_Teste.v" "w_rd2\[14\]" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661551440437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_rd2\[13\] " "Net \"w_rd2\[13\]\" is missing source, defaulting to GND" {  } { { "Mod_Teste.v" "w_rd2\[13\]" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661551440437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_rd2\[12\] " "Net \"w_rd2\[12\]\" is missing source, defaulting to GND" {  } { { "Mod_Teste.v" "w_rd2\[12\]" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661551440437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_rd2\[11\] " "Net \"w_rd2\[11\]\" is missing source, defaulting to GND" {  } { { "Mod_Teste.v" "w_rd2\[11\]" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661551440437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_rd2\[10\] " "Net \"w_rd2\[10\]\" is missing source, defaulting to GND" {  } { { "Mod_Teste.v" "w_rd2\[10\]" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661551440437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_rd2\[9\] " "Net \"w_rd2\[9\]\" is missing source, defaulting to GND" {  } { { "Mod_Teste.v" "w_rd2\[9\]" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661551440437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_rd2\[8\] " "Net \"w_rd2\[8\]\" is missing source, defaulting to GND" {  } { { "Mod_Teste.v" "w_rd2\[8\]" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661551440437 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661551440437 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RomInstMem:RomMemv02\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[14\] " "Synthesized away node \"RomInstMem:RomMemv02\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_mq81.tdf" "" { Text "E:/2021.2/JanPaulo_119110400/db/altsyncram_mq81.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RomInstMem.v" "" { Text "E:/2021.2/JanPaulo_119110400/RomInstMem.v" 81 0 0 } } { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661551440499 "|Mod_Teste|RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RomInstMem:RomMemv02\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[15\] " "Synthesized away node \"RomInstMem:RomMemv02\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_mq81.tdf" "" { Text "E:/2021.2/JanPaulo_119110400/db/altsyncram_mq81.tdf" 334 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RomInstMem.v" "" { Text "E:/2021.2/JanPaulo_119110400/RomInstMem.v" 81 0 0 } } { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661551440499 "|Mod_Teste|RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RomInstMem:RomMemv02\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[20\] " "Synthesized away node \"RomInstMem:RomMemv02\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_mq81.tdf" "" { Text "E:/2021.2/JanPaulo_119110400/db/altsyncram_mq81.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RomInstMem.v" "" { Text "E:/2021.2/JanPaulo_119110400/RomInstMem.v" 81 0 0 } } { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661551440499 "|Mod_Teste|RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RomInstMem:RomMemv02\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[25\] " "Synthesized away node \"RomInstMem:RomMemv02\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_mq81.tdf" "" { Text "E:/2021.2/JanPaulo_119110400/db/altsyncram_mq81.tdf" 534 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RomInstMem.v" "" { Text "E:/2021.2/JanPaulo_119110400/RomInstMem.v" 81 0 0 } } { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661551440499 "|Mod_Teste|RomInstMem:RomMemv02|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a25"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1661551440499 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1661551440499 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1661551441109 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[0\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[0\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1661551441124 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[1\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[1\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1661551441124 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[2\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[2\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1661551441124 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[3\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[3\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1661551441124 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[4\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[4\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1661551441124 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[5\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[5\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1661551441124 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[6\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[6\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1661551441124 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[7\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[7\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1661551441124 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1661551441124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CUv03\|ULAControl\[0\] " "Latch ControlUnit:CUv03\|ULAControl\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[15\] " "Ports D and ENA on the latch are fed by the same signal SW\[15\]" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661551441124 ""}  } { { "ControlUnit.v" "" { Text "E:/2021.2/JanPaulo_119110400/ControlUnit.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661551441124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CUv03\|ULAControl\[1\] " "Latch ControlUnit:CUv03\|ULAControl\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[15\] " "Ports D and ENA on the latch are fed by the same signal SW\[15\]" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661551441124 ""}  } { { "ControlUnit.v" "" { Text "E:/2021.2/JanPaulo_119110400/ControlUnit.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661551441124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CUv03\|ULAControl\[2\] " "Latch ControlUnit:CUv03\|ULAControl\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[15\] " "Ports D and ENA on the latch are fed by the same signal SW\[15\]" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661551441124 ""}  } { { "ControlUnit.v" "" { Text "E:/2021.2/JanPaulo_119110400/ControlUnit.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661551441124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CUv03\|ULASrc " "Latch ControlUnit:CUv03\|ULASrc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[15\] " "Ports D and ENA on the latch are fed by the same signal SW\[15\]" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661551441124 ""}  } { { "ControlUnit.v" "" { Text "E:/2021.2/JanPaulo_119110400/ControlUnit.v" 1 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661551441124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CUv03\|RegDst " "Latch ControlUnit:CUv03\|RegDst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[15\] " "Ports D and ENA on the latch are fed by the same signal SW\[15\]" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661551441124 ""}  } { { "ControlUnit.v" "" { Text "E:/2021.2/JanPaulo_119110400/ControlUnit.v" 1 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661551441124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CUv03\|RegWrite " "Latch ControlUnit:CUv03\|RegWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[15\] " "Ports D and ENA on the latch are fed by the same signal SW\[15\]" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661551441124 ""}  } { { "ControlUnit.v" "" { Text "E:/2021.2/JanPaulo_119110400/ControlUnit.v" 1 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661551441124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CUv03\|MemWrite " "Latch ControlUnit:CUv03\|MemWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[15\] " "Ports D and ENA on the latch are fed by the same signal SW\[15\]" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661551441124 ""}  } { { "ControlUnit.v" "" { Text "E:/2021.2/JanPaulo_119110400/ControlUnit.v" 1 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661551441124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULAv03\|result\[0\] " "Latch ULA:ULAv03\|result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:CUv03\|ULAControl\[1\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:CUv03\|ULAControl\[1\]" {  } { { "ControlUnit.v" "" { Text "E:/2021.2/JanPaulo_119110400/ControlUnit.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661551441124 ""}  } { { "ULA.v" "" { Text "E:/2021.2/JanPaulo_119110400/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661551441124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULAv03\|result\[1\] " "Latch ULA:ULAv03\|result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:CUv03\|ULAControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:CUv03\|ULAControl\[2\]" {  } { { "ControlUnit.v" "" { Text "E:/2021.2/JanPaulo_119110400/ControlUnit.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661551441124 ""}  } { { "ULA.v" "" { Text "E:/2021.2/JanPaulo_119110400/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661551441124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULAv03\|result\[2\] " "Latch ULA:ULAv03\|result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:CUv03\|ULAControl\[1\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:CUv03\|ULAControl\[1\]" {  } { { "ControlUnit.v" "" { Text "E:/2021.2/JanPaulo_119110400/ControlUnit.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661551441124 ""}  } { { "ULA.v" "" { Text "E:/2021.2/JanPaulo_119110400/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661551441124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULAv03\|result\[3\] " "Latch ULA:ULAv03\|result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:CUv03\|ULAControl\[1\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:CUv03\|ULAControl\[1\]" {  } { { "ControlUnit.v" "" { Text "E:/2021.2/JanPaulo_119110400/ControlUnit.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661551441124 ""}  } { { "ULA.v" "" { Text "E:/2021.2/JanPaulo_119110400/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661551441124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULAv03\|result\[4\] " "Latch ULA:ULAv03\|result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:CUv03\|ULAControl\[1\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:CUv03\|ULAControl\[1\]" {  } { { "ControlUnit.v" "" { Text "E:/2021.2/JanPaulo_119110400/ControlUnit.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661551441124 ""}  } { { "ULA.v" "" { Text "E:/2021.2/JanPaulo_119110400/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661551441124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULAv03\|result\[5\] " "Latch ULA:ULAv03\|result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:CUv03\|ULAControl\[1\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:CUv03\|ULAControl\[1\]" {  } { { "ControlUnit.v" "" { Text "E:/2021.2/JanPaulo_119110400/ControlUnit.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661551441124 ""}  } { { "ULA.v" "" { Text "E:/2021.2/JanPaulo_119110400/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661551441124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULAv03\|result\[6\] " "Latch ULA:ULAv03\|result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:CUv03\|ULAControl\[1\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:CUv03\|ULAControl\[1\]" {  } { { "ControlUnit.v" "" { Text "E:/2021.2/JanPaulo_119110400/ControlUnit.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661551441124 ""}  } { { "ULA.v" "" { Text "E:/2021.2/JanPaulo_119110400/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661551441124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULAv03\|result\[7\] " "Latch ULA:ULAv03\|result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:CUv03\|ULAControl\[1\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:CUv03\|ULAControl\[1\]" {  } { { "ControlUnit.v" "" { Text "E:/2021.2/JanPaulo_119110400/ControlUnit.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661551441124 ""}  } { { "ULA.v" "" { Text "E:/2021.2/JanPaulo_119110400/ULA.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661551441124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CUv03\|Jal " "Latch ControlUnit:CUv03\|Jal has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[15\] " "Ports D and ENA on the latch are fed by the same signal SW\[15\]" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661551441124 ""}  } { { "ControlUnit.v" "" { Text "E:/2021.2/JanPaulo_119110400/ControlUnit.v" 1 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661551441124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CUv03\|MemtoReg " "Latch ControlUnit:CUv03\|MemtoReg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[15\] " "Ports D and ENA on the latch are fed by the same signal SW\[15\]" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661551441124 ""}  } { { "ControlUnit.v" "" { Text "E:/2021.2/JanPaulo_119110400/ControlUnit.v" 1 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661551441124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CUv03\|Jump " "Latch ControlUnit:CUv03\|Jump has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[15\] " "Ports D and ENA on the latch are fed by the same signal SW\[15\]" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661551441124 ""}  } { { "ControlUnit.v" "" { Text "E:/2021.2/JanPaulo_119110400/ControlUnit.v" 1 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661551441124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CUv03\|Branch " "Latch ControlUnit:CUv03\|Branch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[15\] " "Ports D and ENA on the latch are fed by the same signal SW\[15\]" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661551441124 ""}  } { { "ControlUnit.v" "" { Text "E:/2021.2/JanPaulo_119110400/ControlUnit.v" 1 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661551441124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CUv03\|RegtoPC " "Latch ControlUnit:CUv03\|RegtoPC has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[15\] " "Ports D and ENA on the latch are fed by the same signal SW\[15\]" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661551441124 ""}  } { { "ControlUnit.v" "" { Text "E:/2021.2/JanPaulo_119110400/ControlUnit.v" 1 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661551441124 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[0\]~synth " "Node \"LCD_DATA\[0\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661551441359 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[1\]~synth " "Node \"LCD_DATA\[1\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661551441359 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[2\]~synth " "Node \"LCD_DATA\[2\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661551441359 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[3\]~synth " "Node \"LCD_DATA\[3\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661551441359 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[4\]~synth " "Node \"LCD_DATA\[4\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661551441359 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[5\]~synth " "Node \"LCD_DATA\[5\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661551441359 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[6\]~synth " "Node \"LCD_DATA\[6\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661551441359 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[7\]~synth " "Node \"LCD_DATA\[7\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661551441359 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1661551441359 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661551441359 "|Mod_Teste|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1661551441359 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1661551441985 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/2021.2/JanPaulo_119110400/output_files/Mod_Teste.map.smsg " "Generated suppressed messages file E:/2021.2/JanPaulo_119110400/output_files/Mod_Teste.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1661551442079 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1661551442235 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661551442235 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27 " "No output dependent on input pin \"CLOCK_27\"" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661551442329 "|Mod_Teste|CLOCK_27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661551442329 "|Mod_Teste|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661551442329 "|Mod_Teste|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661551442329 "|Mod_Teste|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661551442329 "|Mod_Teste|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661551442329 "|Mod_Teste|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661551442329 "|Mod_Teste|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661551442329 "|Mod_Teste|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661551442329 "|Mod_Teste|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661551442329 "|Mod_Teste|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661551442329 "|Mod_Teste|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661551442329 "|Mod_Teste|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661551442329 "|Mod_Teste|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "Mod_Teste.v" "" { Text "E:/2021.2/JanPaulo_119110400/Mod_Teste.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661551442329 "|Mod_Teste|UART_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1661551442329 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "924 " "Implemented 924 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1661551442329 ""} { "Info" "ICUT_CUT_TM_OPINS" "89 " "Implemented 89 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1661551442329 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "80 " "Implemented 80 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1661551442329 ""} { "Info" "ICUT_CUT_TM_LCELLS" "694 " "Implemented 694 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1661551442329 ""} { "Info" "ICUT_CUT_TM_RAMS" "36 " "Implemented 36 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1661551442329 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1661551442329 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 253 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 253 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4620 " "Peak virtual memory: 4620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1661551442360 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 26 19:04:02 2022 " "Processing ended: Fri Aug 26 19:04:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1661551442360 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1661551442360 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1661551442360 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1661551442360 ""}
