{"vcs1":{"timestamp_begin":1680153359.641351197, "rt":0.43, "ut":0.19, "st":0.10}}
{"vcselab":{"timestamp_begin":1680153360.159393100, "rt":0.43, "ut":0.24, "st":0.09}}
{"link":{"timestamp_begin":1680153360.640657926, "rt":0.21, "ut":0.08, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680153359.260753324}
{"VCS_COMP_START_TIME": 1680153359.260753324}
{"VCS_COMP_END_TIME": 1680153360.915089988}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -debug datapath.sv FSM.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 339064}}
{"stitch_vcselab": {"peak_mem": 230988}}
