

================================================================
== Vitis HLS Report for 'Crypto1_Pipeline_NTT_COL_LOOP15'
================================================================
* Date:           Thu Mar 27 00:01:04 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.558 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       68|       68|  0.544 us|  0.544 us|   68|   68|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- NTT_COL_LOOP  |       66|       66|         4|          1|          1|    64|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.55>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%l_6 = alloca i32 1"   --->   Operation 7 'alloca' 'l_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%add_ln302_1_read = read i42 @_ssdm_op_Read.ap_auto.i42, i42 %add_ln302_1"   --->   Operation 8 'read' 'add_ln302_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%mul_ln296_2_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %mul_ln296_2"   --->   Operation 9 'read' 'mul_ln296_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%shl_2_cast_mid2_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %shl_2_cast_mid2"   --->   Operation 10 'read' 'shl_2_cast_mid2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln293_2_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %trunc_ln293_2"   --->   Operation 11 'read' 'trunc_ln293_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%select_ln291_11_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %select_ln291_11"   --->   Operation 12 'read' 'select_ln291_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_305_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %tmp_305"   --->   Operation 13 'read' 'tmp_305_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %l_6"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body539.2"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%l = load i7 %l_6"   --->   Operation 16 'load' 'l' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.87ns)   --->   "%icmp_ln296 = icmp_eq  i7 %l, i7 64" [Crypto1.cpp:296]   --->   Operation 18 'icmp' 'icmp_ln296' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.87ns)   --->   "%add_ln296 = add i7 %l, i7 1" [Crypto1.cpp:296]   --->   Operation 19 'add' 'add_ln296' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln296 = br i1 %icmp_ln296, void %for.body539.2.split, void %VITIS_LOOP_311_1.2.exitStub" [Crypto1.cpp:296]   --->   Operation 20 'br' 'br_ln296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty_483 = trunc i7 %l"   --->   Operation 21 'trunc' 'empty_483' <Predicate = (!icmp_ln296)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln298 = br i1 %select_ln291_11_read, void %if.else.2, void %if.then.2" [Crypto1.cpp:298]   --->   Operation 22 'br' 'br_ln298' <Predicate = (!icmp_ln296)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc573.2"   --->   Operation 23 'br' 'br_ln0' <Predicate = (!icmp_ln296 & !select_ln291_11_read)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.82ns)   --->   "%sub_ln299 = sub i6 %empty_483, i6 %trunc_ln293_2_read" [Crypto1.cpp:299]   --->   Operation 24 'sub' 'sub_ln299' <Predicate = (!icmp_ln296 & select_ln291_11_read)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.82ns)   --->   "%add_ln299 = add i6 %shl_2_cast_mid2_read, i6 63" [Crypto1.cpp:299]   --->   Operation 25 'add' 'add_ln299' <Predicate = (!icmp_ln296 & select_ln291_11_read)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node add_ln299_1)   --->   "%and_ln299 = and i6 %sub_ln299, i6 %add_ln299" [Crypto1.cpp:299]   --->   Operation 26 'and' 'and_ln299' <Predicate = (!icmp_ln296 & select_ln291_11_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node add_ln299_1)   --->   "%zext_ln299 = zext i6 %and_ln299" [Crypto1.cpp:299]   --->   Operation 27 'zext' 'zext_ln299' <Predicate = (!icmp_ln296 & select_ln291_11_read)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln299_1 = add i10 %zext_ln299, i10 %mul_ln296_2_read" [Crypto1.cpp:299]   --->   Operation 28 'add' 'add_ln299_1' <Predicate = (!icmp_ln296 & select_ln291_11_read)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln301 = br void %for.inc573.2" [Crypto1.cpp:301]   --->   Operation 29 'br' 'br_ln301' <Predicate = (!icmp_ln296 & select_ln291_11_read)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln296 = store i7 %add_ln296, i7 %l_6" [Crypto1.cpp:296]   --->   Operation 30 'store' 'store_ln296' <Predicate = (!icmp_ln296)> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln296 = br void %for.body539.2" [Crypto1.cpp:296]   --->   Operation 31 'br' 'br_ln296' <Predicate = (!icmp_ln296)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.98>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%l_6_cast82 = zext i7 %l"   --->   Operation 32 'zext' 'l_6_cast82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty = trunc i7 %l"   --->   Operation 33 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty_484 = trunc i7 %l"   --->   Operation 34 'trunc' 'empty_484' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %tmp_305_read, i3 %empty_484" [Crypto1.cpp:302]   --->   Operation 35 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln302 = zext i13 %tmp_s" [Crypto1.cpp:302]   --->   Operation 36 'zext' 'zext_ln302' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%DataRAM_addr = getelementptr i32 %DataRAM, i64 0, i64 %zext_ln302" [Crypto1.cpp:302]   --->   Operation 37 'getelementptr' 'DataRAM_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%DataRAM_1_addr = getelementptr i32 %DataRAM_1, i64 0, i64 %zext_ln302" [Crypto1.cpp:302]   --->   Operation 38 'getelementptr' 'DataRAM_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%DataRAM_2_addr = getelementptr i32 %DataRAM_2, i64 0, i64 %zext_ln302" [Crypto1.cpp:302]   --->   Operation 39 'getelementptr' 'DataRAM_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%DataRAM_3_addr = getelementptr i32 %DataRAM_3, i64 0, i64 %zext_ln302" [Crypto1.cpp:302]   --->   Operation 40 'getelementptr' 'DataRAM_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%DataRAM_4_addr = getelementptr i32 %DataRAM_4, i64 0, i64 %zext_ln302" [Crypto1.cpp:302]   --->   Operation 41 'getelementptr' 'DataRAM_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%DataRAM_5_addr = getelementptr i32 %DataRAM_5, i64 0, i64 %zext_ln302" [Crypto1.cpp:302]   --->   Operation 42 'getelementptr' 'DataRAM_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%DataRAM_6_addr = getelementptr i32 %DataRAM_6, i64 0, i64 %zext_ln302" [Crypto1.cpp:302]   --->   Operation 43 'getelementptr' 'DataRAM_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%DataRAM_7_addr = getelementptr i32 %DataRAM_7, i64 0, i64 %zext_ln302" [Crypto1.cpp:302]   --->   Operation 44 'getelementptr' 'DataRAM_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (3.25ns)   --->   "%DataRAM_load_8 = load i13 %DataRAM_addr" [Crypto1.cpp:302]   --->   Operation 45 'load' 'DataRAM_load_8' <Predicate = (!select_ln291_11_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 46 [2/2] (3.25ns)   --->   "%DataRAM_1_load_8 = load i13 %DataRAM_1_addr" [Crypto1.cpp:302]   --->   Operation 46 'load' 'DataRAM_1_load_8' <Predicate = (!select_ln291_11_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 47 [2/2] (3.25ns)   --->   "%DataRAM_2_load_8 = load i13 %DataRAM_2_addr" [Crypto1.cpp:302]   --->   Operation 47 'load' 'DataRAM_2_load_8' <Predicate = (!select_ln291_11_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 48 [2/2] (3.25ns)   --->   "%DataRAM_3_load_8 = load i13 %DataRAM_3_addr" [Crypto1.cpp:302]   --->   Operation 48 'load' 'DataRAM_3_load_8' <Predicate = (!select_ln291_11_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 49 [2/2] (3.25ns)   --->   "%DataRAM_4_load_8 = load i13 %DataRAM_4_addr" [Crypto1.cpp:302]   --->   Operation 49 'load' 'DataRAM_4_load_8' <Predicate = (!select_ln291_11_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 50 [2/2] (3.25ns)   --->   "%DataRAM_5_load_8 = load i13 %DataRAM_5_addr" [Crypto1.cpp:302]   --->   Operation 50 'load' 'DataRAM_5_load_8' <Predicate = (!select_ln291_11_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 51 [2/2] (3.25ns)   --->   "%DataRAM_6_load_8 = load i13 %DataRAM_6_addr" [Crypto1.cpp:302]   --->   Operation 51 'load' 'DataRAM_6_load_8' <Predicate = (!select_ln291_11_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 52 [2/2] (3.25ns)   --->   "%DataRAM_7_load_8 = load i13 %DataRAM_7_addr" [Crypto1.cpp:302]   --->   Operation 52 'load' 'DataRAM_7_load_8' <Predicate = (!select_ln291_11_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 53 [1/1] (1.86ns)   --->   "%switch_ln302 = switch i2 %empty, void %arrayidx572.2.case.3372, i2 0, void %arrayidx572.2.case.0369, i2 1, void %arrayidx572.2.case.1370, i2 2, void %arrayidx572.2.case.2371" [Crypto1.cpp:302]   --->   Operation 53 'switch' 'switch_ln302' <Predicate = (!select_ln291_11_read)> <Delay = 1.86>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%ReadAddr_addr = getelementptr i10 %ReadAddr, i64 0, i64 %l_6_cast82" [Crypto1.cpp:299]   --->   Operation 54 'getelementptr' 'ReadAddr_addr' <Predicate = (select_ln291_11_read)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (2.32ns)   --->   "%store_ln299 = store i10 %add_ln299_1, i6 %ReadAddr_addr" [Crypto1.cpp:299]   --->   Operation 55 'store' 'store_ln299' <Predicate = (select_ln291_11_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 64> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln300 = trunc i42 %add_ln302_1_read" [Crypto1.cpp:300]   --->   Operation 56 'trunc' 'trunc_ln300' <Predicate = (select_ln291_11_read)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.73ns)   --->   "%add_ln300 = add i10 %trunc_ln300, i10 %add_ln299_1" [Crypto1.cpp:300]   --->   Operation 57 'add' 'add_ln300' <Predicate = (select_ln291_11_read)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_65 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln300, i3 %empty_484" [Crypto1.cpp:300]   --->   Operation 58 'bitconcatenate' 'tmp_65' <Predicate = (select_ln291_11_read)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln300 = zext i13 %tmp_65" [Crypto1.cpp:300]   --->   Operation 59 'zext' 'zext_ln300' <Predicate = (select_ln291_11_read)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%DataRAM_addr_12 = getelementptr i32 %DataRAM, i64 0, i64 %zext_ln300" [Crypto1.cpp:300]   --->   Operation 60 'getelementptr' 'DataRAM_addr_12' <Predicate = (select_ln291_11_read)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%DataRAM_1_addr_12 = getelementptr i32 %DataRAM_1, i64 0, i64 %zext_ln300" [Crypto1.cpp:300]   --->   Operation 61 'getelementptr' 'DataRAM_1_addr_12' <Predicate = (select_ln291_11_read)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%DataRAM_2_addr_12 = getelementptr i32 %DataRAM_2, i64 0, i64 %zext_ln300" [Crypto1.cpp:300]   --->   Operation 62 'getelementptr' 'DataRAM_2_addr_12' <Predicate = (select_ln291_11_read)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%DataRAM_3_addr_12 = getelementptr i32 %DataRAM_3, i64 0, i64 %zext_ln300" [Crypto1.cpp:300]   --->   Operation 63 'getelementptr' 'DataRAM_3_addr_12' <Predicate = (select_ln291_11_read)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%DataRAM_4_addr_12 = getelementptr i32 %DataRAM_4, i64 0, i64 %zext_ln300" [Crypto1.cpp:300]   --->   Operation 64 'getelementptr' 'DataRAM_4_addr_12' <Predicate = (select_ln291_11_read)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%DataRAM_5_addr_12 = getelementptr i32 %DataRAM_5, i64 0, i64 %zext_ln300" [Crypto1.cpp:300]   --->   Operation 65 'getelementptr' 'DataRAM_5_addr_12' <Predicate = (select_ln291_11_read)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%DataRAM_6_addr_12 = getelementptr i32 %DataRAM_6, i64 0, i64 %zext_ln300" [Crypto1.cpp:300]   --->   Operation 66 'getelementptr' 'DataRAM_6_addr_12' <Predicate = (select_ln291_11_read)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%DataRAM_7_addr_12 = getelementptr i32 %DataRAM_7, i64 0, i64 %zext_ln300" [Crypto1.cpp:300]   --->   Operation 67 'getelementptr' 'DataRAM_7_addr_12' <Predicate = (select_ln291_11_read)> <Delay = 0.00>
ST_2 : Operation 68 [2/2] (3.25ns)   --->   "%DataRAM_load = load i13 %DataRAM_addr_12" [Crypto1.cpp:300]   --->   Operation 68 'load' 'DataRAM_load' <Predicate = (select_ln291_11_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 69 [2/2] (3.25ns)   --->   "%DataRAM_1_load = load i13 %DataRAM_1_addr_12" [Crypto1.cpp:300]   --->   Operation 69 'load' 'DataRAM_1_load' <Predicate = (select_ln291_11_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 70 [2/2] (3.25ns)   --->   "%DataRAM_2_load = load i13 %DataRAM_2_addr_12" [Crypto1.cpp:300]   --->   Operation 70 'load' 'DataRAM_2_load' <Predicate = (select_ln291_11_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 71 [2/2] (3.25ns)   --->   "%DataRAM_3_load = load i13 %DataRAM_3_addr_12" [Crypto1.cpp:300]   --->   Operation 71 'load' 'DataRAM_3_load' <Predicate = (select_ln291_11_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 72 [2/2] (3.25ns)   --->   "%DataRAM_4_load = load i13 %DataRAM_4_addr_12" [Crypto1.cpp:300]   --->   Operation 72 'load' 'DataRAM_4_load' <Predicate = (select_ln291_11_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 73 [2/2] (3.25ns)   --->   "%DataRAM_5_load = load i13 %DataRAM_5_addr_12" [Crypto1.cpp:300]   --->   Operation 73 'load' 'DataRAM_5_load' <Predicate = (select_ln291_11_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 74 [2/2] (3.25ns)   --->   "%DataRAM_6_load = load i13 %DataRAM_6_addr_12" [Crypto1.cpp:300]   --->   Operation 74 'load' 'DataRAM_6_load' <Predicate = (select_ln291_11_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 75 [2/2] (3.25ns)   --->   "%DataRAM_7_load = load i13 %DataRAM_7_addr_12" [Crypto1.cpp:300]   --->   Operation 75 'load' 'DataRAM_7_load' <Predicate = (select_ln291_11_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 76 [1/1] (1.86ns)   --->   "%switch_ln300 = switch i2 %empty, void %arrayidx572.2.case.3, i2 0, void %arrayidx572.2.case.0, i2 1, void %arrayidx572.2.case.1, i2 2, void %arrayidx572.2.case.2" [Crypto1.cpp:300]   --->   Operation 76 'switch' 'switch_ln300' <Predicate = (select_ln291_11_read)> <Delay = 1.86>

State 3 <SV = 2> <Delay = 5.55>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln296_2 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %l, i32 3, i32 5" [Crypto1.cpp:296]   --->   Operation 77 'partselect' 'trunc_ln296_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%lshr_ln296_5 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %l, i32 2, i32 5" [Crypto1.cpp:296]   --->   Operation 78 'partselect' 'lshr_ln296_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/2] (3.25ns)   --->   "%DataRAM_load_8 = load i13 %DataRAM_addr" [Crypto1.cpp:302]   --->   Operation 79 'load' 'DataRAM_load_8' <Predicate = (!select_ln291_11_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 80 [1/2] (3.25ns)   --->   "%DataRAM_1_load_8 = load i13 %DataRAM_1_addr" [Crypto1.cpp:302]   --->   Operation 80 'load' 'DataRAM_1_load_8' <Predicate = (!select_ln291_11_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 81 [1/2] (3.25ns)   --->   "%DataRAM_2_load_8 = load i13 %DataRAM_2_addr" [Crypto1.cpp:302]   --->   Operation 81 'load' 'DataRAM_2_load_8' <Predicate = (!select_ln291_11_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 82 [1/2] (3.25ns)   --->   "%DataRAM_3_load_8 = load i13 %DataRAM_3_addr" [Crypto1.cpp:302]   --->   Operation 82 'load' 'DataRAM_3_load_8' <Predicate = (!select_ln291_11_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 83 [1/2] (3.25ns)   --->   "%DataRAM_4_load_8 = load i13 %DataRAM_4_addr" [Crypto1.cpp:302]   --->   Operation 83 'load' 'DataRAM_4_load_8' <Predicate = (!select_ln291_11_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 84 [1/2] (3.25ns)   --->   "%DataRAM_5_load_8 = load i13 %DataRAM_5_addr" [Crypto1.cpp:302]   --->   Operation 84 'load' 'DataRAM_5_load_8' <Predicate = (!select_ln291_11_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 85 [1/2] (3.25ns)   --->   "%DataRAM_6_load_8 = load i13 %DataRAM_6_addr" [Crypto1.cpp:302]   --->   Operation 85 'load' 'DataRAM_6_load_8' <Predicate = (!select_ln291_11_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 86 [1/2] (3.25ns)   --->   "%DataRAM_7_load_8 = load i13 %DataRAM_7_addr" [Crypto1.cpp:302]   --->   Operation 86 'load' 'DataRAM_7_load_8' <Predicate = (!select_ln291_11_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 87 [1/1] (2.30ns)   --->   "%tmp_12 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %DataRAM_load_8, i32 %DataRAM_1_load_8, i32 %DataRAM_2_load_8, i32 %DataRAM_3_load_8, i32 %DataRAM_4_load_8, i32 %DataRAM_5_load_8, i32 %DataRAM_6_load_8, i32 %DataRAM_7_load_8, i3 %trunc_ln296_2" [Crypto1.cpp:302]   --->   Operation 87 'mux' 'tmp_12' <Predicate = (!select_ln291_11_read)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/2] (3.25ns)   --->   "%DataRAM_load = load i13 %DataRAM_addr_12" [Crypto1.cpp:300]   --->   Operation 88 'load' 'DataRAM_load' <Predicate = (select_ln291_11_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 89 [1/2] (3.25ns)   --->   "%DataRAM_1_load = load i13 %DataRAM_1_addr_12" [Crypto1.cpp:300]   --->   Operation 89 'load' 'DataRAM_1_load' <Predicate = (select_ln291_11_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 90 [1/2] (3.25ns)   --->   "%DataRAM_2_load = load i13 %DataRAM_2_addr_12" [Crypto1.cpp:300]   --->   Operation 90 'load' 'DataRAM_2_load' <Predicate = (select_ln291_11_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 91 [1/2] (3.25ns)   --->   "%DataRAM_3_load = load i13 %DataRAM_3_addr_12" [Crypto1.cpp:300]   --->   Operation 91 'load' 'DataRAM_3_load' <Predicate = (select_ln291_11_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 92 [1/2] (3.25ns)   --->   "%DataRAM_4_load = load i13 %DataRAM_4_addr_12" [Crypto1.cpp:300]   --->   Operation 92 'load' 'DataRAM_4_load' <Predicate = (select_ln291_11_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 93 [1/2] (3.25ns)   --->   "%DataRAM_5_load = load i13 %DataRAM_5_addr_12" [Crypto1.cpp:300]   --->   Operation 93 'load' 'DataRAM_5_load' <Predicate = (select_ln291_11_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 94 [1/2] (3.25ns)   --->   "%DataRAM_6_load = load i13 %DataRAM_6_addr_12" [Crypto1.cpp:300]   --->   Operation 94 'load' 'DataRAM_6_load' <Predicate = (select_ln291_11_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 95 [1/2] (3.25ns)   --->   "%DataRAM_7_load = load i13 %DataRAM_7_addr_12" [Crypto1.cpp:300]   --->   Operation 95 'load' 'DataRAM_7_load' <Predicate = (select_ln291_11_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 96 [1/1] (2.30ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %DataRAM_load, i32 %DataRAM_1_load, i32 %DataRAM_2_load, i32 %DataRAM_3_load, i32 %DataRAM_4_load, i32 %DataRAM_5_load, i32 %DataRAM_6_load, i32 %DataRAM_7_load, i3 %trunc_ln296_2" [Crypto1.cpp:300]   --->   Operation 96 'mux' 'tmp_1' <Predicate = (select_ln291_11_read)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 120 'ret' 'ret_ln0' <Predicate = (icmp_ln296)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%speclooptripcount_ln296 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [Crypto1.cpp:296]   --->   Operation 97 'speclooptripcount' 'speclooptripcount_ln296' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%specloopname_ln296 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [Crypto1.cpp:296]   --->   Operation 98 'specloopname' 'specloopname_ln296' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln296 = zext i4 %lshr_ln296_5" [Crypto1.cpp:296]   --->   Operation 99 'zext' 'zext_ln296' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%ReadData_addr = getelementptr i32 %ReadData, i64 0, i64 %zext_ln296" [Crypto1.cpp:302]   --->   Operation 100 'getelementptr' 'ReadData_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%ReadData_1_addr = getelementptr i32 %ReadData_1, i64 0, i64 %zext_ln296" [Crypto1.cpp:302]   --->   Operation 101 'getelementptr' 'ReadData_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%ReadData_2_addr = getelementptr i32 %ReadData_2, i64 0, i64 %zext_ln296" [Crypto1.cpp:302]   --->   Operation 102 'getelementptr' 'ReadData_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%ReadData_3_addr = getelementptr i32 %ReadData_3, i64 0, i64 %zext_ln296" [Crypto1.cpp:302]   --->   Operation 103 'getelementptr' 'ReadData_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (2.32ns)   --->   "%store_ln302 = store i32 %tmp_12, i4 %ReadData_2_addr" [Crypto1.cpp:302]   --->   Operation 104 'store' 'store_ln302' <Predicate = (!select_ln291_11_read & empty == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln302 = br void %arrayidx572.2.exit368" [Crypto1.cpp:302]   --->   Operation 105 'br' 'br_ln302' <Predicate = (!select_ln291_11_read & empty == 2)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (2.32ns)   --->   "%store_ln302 = store i32 %tmp_12, i4 %ReadData_1_addr" [Crypto1.cpp:302]   --->   Operation 106 'store' 'store_ln302' <Predicate = (!select_ln291_11_read & empty == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln302 = br void %arrayidx572.2.exit368" [Crypto1.cpp:302]   --->   Operation 107 'br' 'br_ln302' <Predicate = (!select_ln291_11_read & empty == 1)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (2.32ns)   --->   "%store_ln302 = store i32 %tmp_12, i4 %ReadData_addr" [Crypto1.cpp:302]   --->   Operation 108 'store' 'store_ln302' <Predicate = (!select_ln291_11_read & empty == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln302 = br void %arrayidx572.2.exit368" [Crypto1.cpp:302]   --->   Operation 109 'br' 'br_ln302' <Predicate = (!select_ln291_11_read & empty == 0)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (2.32ns)   --->   "%store_ln302 = store i32 %tmp_12, i4 %ReadData_3_addr" [Crypto1.cpp:302]   --->   Operation 110 'store' 'store_ln302' <Predicate = (!select_ln291_11_read & empty == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln302 = br void %arrayidx572.2.exit368" [Crypto1.cpp:302]   --->   Operation 111 'br' 'br_ln302' <Predicate = (!select_ln291_11_read & empty == 3)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (2.32ns)   --->   "%store_ln300 = store i32 %tmp_1, i4 %ReadData_2_addr" [Crypto1.cpp:300]   --->   Operation 112 'store' 'store_ln300' <Predicate = (select_ln291_11_read & empty == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln300 = br void %arrayidx572.2.exit" [Crypto1.cpp:300]   --->   Operation 113 'br' 'br_ln300' <Predicate = (select_ln291_11_read & empty == 2)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (2.32ns)   --->   "%store_ln300 = store i32 %tmp_1, i4 %ReadData_1_addr" [Crypto1.cpp:300]   --->   Operation 114 'store' 'store_ln300' <Predicate = (select_ln291_11_read & empty == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln300 = br void %arrayidx572.2.exit" [Crypto1.cpp:300]   --->   Operation 115 'br' 'br_ln300' <Predicate = (select_ln291_11_read & empty == 1)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (2.32ns)   --->   "%store_ln300 = store i32 %tmp_1, i4 %ReadData_addr" [Crypto1.cpp:300]   --->   Operation 116 'store' 'store_ln300' <Predicate = (select_ln291_11_read & empty == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln300 = br void %arrayidx572.2.exit" [Crypto1.cpp:300]   --->   Operation 117 'br' 'br_ln300' <Predicate = (select_ln291_11_read & empty == 0)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (2.32ns)   --->   "%store_ln300 = store i32 %tmp_1, i4 %ReadData_3_addr" [Crypto1.cpp:300]   --->   Operation 118 'store' 'store_ln300' <Predicate = (select_ln291_11_read & empty == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln300 = br void %arrayidx572.2.exit" [Crypto1.cpp:300]   --->   Operation 119 'br' 'br_ln300' <Predicate = (select_ln291_11_read & empty == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 3.556ns
The critical path consists of the following:
	'alloca' operation ('l') [20]  (0.000 ns)
	'load' operation ('l') on local variable 'l' [30]  (0.000 ns)
	'sub' operation ('sub_ln299', Crypto1.cpp:299) [86]  (1.825 ns)
	'and' operation ('and_ln299', Crypto1.cpp:299) [88]  (0.000 ns)
	'add' operation ('add_ln299_1', Crypto1.cpp:299) [90]  (1.731 ns)

 <State 2>: 4.985ns
The critical path consists of the following:
	'add' operation ('add_ln300', Crypto1.cpp:300) [94]  (1.731 ns)
	'getelementptr' operation ('DataRAM_addr_12', Crypto1.cpp:300) [97]  (0.000 ns)
	'load' operation ('DataRAM_load', Crypto1.cpp:300) on array 'DataRAM' [105]  (3.254 ns)

 <State 3>: 5.558ns
The critical path consists of the following:
	'load' operation ('DataRAM_load_8', Crypto1.cpp:302) on array 'DataRAM' [61]  (3.254 ns)
	'mux' operation ('tmp_12', Crypto1.cpp:302) [69]  (2.304 ns)

 <State 4>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation ('ReadData_addr', Crypto1.cpp:302) [55]  (0.000 ns)
	'store' operation ('store_ln302', Crypto1.cpp:302) of variable 'tmp_12', Crypto1.cpp:302 on array 'ReadData' [78]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
