// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module myproject_relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_1_4_0_0_relu_config4_s (
        ap_ready,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17
);


output   ap_ready;
input  [15:0] p_read;
input  [15:0] p_read1;
input  [15:0] p_read2;
input  [15:0] p_read3;
input  [15:0] p_read4;
input  [15:0] p_read5;
input  [15:0] p_read6;
input  [15:0] p_read7;
input  [15:0] p_read8;
input  [15:0] p_read9;
input  [15:0] p_read10;
input  [15:0] p_read11;
input  [15:0] p_read12;
input  [15:0] p_read15;
input  [15:0] p_read16;
input  [15:0] p_read17;
input  [15:0] p_read18;
input  [15:0] p_read19;
output  [7:0] ap_return_0;
output  [7:0] ap_return_1;
output  [7:0] ap_return_2;
output  [7:0] ap_return_3;
output  [7:0] ap_return_4;
output  [7:0] ap_return_5;
output  [7:0] ap_return_6;
output  [7:0] ap_return_7;
output  [7:0] ap_return_8;
output  [7:0] ap_return_9;
output  [7:0] ap_return_10;
output  [7:0] ap_return_11;
output  [7:0] ap_return_12;
output  [7:0] ap_return_13;
output  [7:0] ap_return_14;
output  [7:0] ap_return_15;
output  [7:0] ap_return_16;
output  [7:0] ap_return_17;

wire   [3:0] trunc_ln727_fu_220_p1;
wire   [0:0] tmp_fu_204_p3;
wire   [0:0] icmp_ln727_fu_224_p2;
wire   [0:0] or_ln412_fu_238_p2;
wire   [0:0] tmp_225_fu_212_p3;
wire   [0:0] and_ln412_fu_244_p2;
wire   [7:0] trunc_ln3_fu_194_p4;
wire   [7:0] zext_ln415_fu_250_p1;
wire   [7:0] add_ln415_fu_254_p2;
wire   [2:0] p_Result_s_fu_268_p4;
wire   [0:0] tmp_227_fu_260_p3;
wire   [0:0] icmp_ln777_fu_284_p2;
wire   [0:0] icmp_ln1049_fu_278_p2;
wire   [0:0] tmp_226_fu_230_p3;
wire   [0:0] select_ln787_fu_290_p3;
wire   [0:0] select_ln403_fu_298_p3;
wire   [0:0] icmp_ln1547_fu_188_p2;
wire   [7:0] select_ln394_fu_306_p3;
wire   [3:0] trunc_ln727_52_fu_354_p1;
wire   [0:0] tmp_228_fu_338_p3;
wire   [0:0] icmp_ln727_52_fu_358_p2;
wire   [0:0] or_ln412_1_fu_372_p2;
wire   [0:0] tmp_229_fu_346_p3;
wire   [0:0] and_ln412_52_fu_378_p2;
wire   [7:0] trunc_ln717_s_fu_328_p4;
wire   [7:0] zext_ln415_1_fu_384_p1;
wire   [7:0] add_ln415_52_fu_388_p2;
wire   [2:0] p_Result_66_1_fu_402_p4;
wire   [0:0] tmp_231_fu_394_p3;
wire   [0:0] icmp_ln777_52_fu_418_p2;
wire   [0:0] icmp_ln1049_52_fu_412_p2;
wire   [0:0] tmp_230_fu_364_p3;
wire   [0:0] select_ln787_1_fu_424_p3;
wire   [0:0] select_ln403_52_fu_432_p3;
wire   [0:0] icmp_ln1547_1_fu_322_p2;
wire   [7:0] select_ln394_52_fu_440_p3;
wire   [3:0] trunc_ln727_53_fu_488_p1;
wire   [0:0] tmp_232_fu_472_p3;
wire   [0:0] icmp_ln727_53_fu_492_p2;
wire   [0:0] or_ln412_2_fu_506_p2;
wire   [0:0] tmp_233_fu_480_p3;
wire   [0:0] and_ln412_53_fu_512_p2;
wire   [7:0] trunc_ln717_51_fu_462_p4;
wire   [7:0] zext_ln415_2_fu_518_p1;
wire   [7:0] add_ln415_53_fu_522_p2;
wire   [2:0] p_Result_66_2_fu_536_p4;
wire   [0:0] tmp_235_fu_528_p3;
wire   [0:0] icmp_ln777_53_fu_552_p2;
wire   [0:0] icmp_ln1049_53_fu_546_p2;
wire   [0:0] tmp_234_fu_498_p3;
wire   [0:0] select_ln787_2_fu_558_p3;
wire   [0:0] select_ln403_53_fu_566_p3;
wire   [0:0] icmp_ln1547_2_fu_456_p2;
wire   [7:0] select_ln394_53_fu_574_p3;
wire   [3:0] trunc_ln727_54_fu_622_p1;
wire   [0:0] tmp_236_fu_606_p3;
wire   [0:0] icmp_ln727_54_fu_626_p2;
wire   [0:0] or_ln412_3_fu_640_p2;
wire   [0:0] tmp_237_fu_614_p3;
wire   [0:0] and_ln412_54_fu_646_p2;
wire   [7:0] trunc_ln717_52_fu_596_p4;
wire   [7:0] zext_ln415_3_fu_652_p1;
wire   [7:0] add_ln415_54_fu_656_p2;
wire   [2:0] p_Result_66_3_fu_670_p4;
wire   [0:0] tmp_239_fu_662_p3;
wire   [0:0] icmp_ln777_54_fu_686_p2;
wire   [0:0] icmp_ln1049_54_fu_680_p2;
wire   [0:0] tmp_238_fu_632_p3;
wire   [0:0] select_ln787_3_fu_692_p3;
wire   [0:0] select_ln403_54_fu_700_p3;
wire   [0:0] icmp_ln1547_3_fu_590_p2;
wire   [7:0] select_ln394_54_fu_708_p3;
wire   [3:0] trunc_ln727_55_fu_756_p1;
wire   [0:0] tmp_240_fu_740_p3;
wire   [0:0] icmp_ln727_55_fu_760_p2;
wire   [0:0] or_ln412_4_fu_774_p2;
wire   [0:0] tmp_241_fu_748_p3;
wire   [0:0] and_ln412_55_fu_780_p2;
wire   [7:0] trunc_ln717_53_fu_730_p4;
wire   [7:0] zext_ln415_4_fu_786_p1;
wire   [7:0] add_ln415_55_fu_790_p2;
wire   [2:0] p_Result_66_4_fu_804_p4;
wire   [0:0] tmp_243_fu_796_p3;
wire   [0:0] icmp_ln777_55_fu_820_p2;
wire   [0:0] icmp_ln1049_55_fu_814_p2;
wire   [0:0] tmp_242_fu_766_p3;
wire   [0:0] select_ln787_4_fu_826_p3;
wire   [0:0] select_ln403_55_fu_834_p3;
wire   [0:0] icmp_ln1547_4_fu_724_p2;
wire   [7:0] select_ln394_55_fu_842_p3;
wire   [3:0] trunc_ln727_56_fu_890_p1;
wire   [0:0] tmp_244_fu_874_p3;
wire   [0:0] icmp_ln727_56_fu_894_p2;
wire   [0:0] or_ln412_5_fu_908_p2;
wire   [0:0] tmp_245_fu_882_p3;
wire   [0:0] and_ln412_56_fu_914_p2;
wire   [7:0] trunc_ln717_54_fu_864_p4;
wire   [7:0] zext_ln415_5_fu_920_p1;
wire   [7:0] add_ln415_56_fu_924_p2;
wire   [2:0] p_Result_66_5_fu_938_p4;
wire   [0:0] tmp_247_fu_930_p3;
wire   [0:0] icmp_ln777_56_fu_954_p2;
wire   [0:0] icmp_ln1049_56_fu_948_p2;
wire   [0:0] tmp_246_fu_900_p3;
wire   [0:0] select_ln787_5_fu_960_p3;
wire   [0:0] select_ln403_56_fu_968_p3;
wire   [0:0] icmp_ln1547_5_fu_858_p2;
wire   [7:0] select_ln394_56_fu_976_p3;
wire   [3:0] trunc_ln727_57_fu_1024_p1;
wire   [0:0] tmp_248_fu_1008_p3;
wire   [0:0] icmp_ln727_57_fu_1028_p2;
wire   [0:0] or_ln412_6_fu_1042_p2;
wire   [0:0] tmp_249_fu_1016_p3;
wire   [0:0] and_ln412_57_fu_1048_p2;
wire   [7:0] trunc_ln717_55_fu_998_p4;
wire   [7:0] zext_ln415_6_fu_1054_p1;
wire   [7:0] add_ln415_57_fu_1058_p2;
wire   [2:0] p_Result_66_6_fu_1072_p4;
wire   [0:0] tmp_251_fu_1064_p3;
wire   [0:0] icmp_ln777_57_fu_1088_p2;
wire   [0:0] icmp_ln1049_57_fu_1082_p2;
wire   [0:0] tmp_250_fu_1034_p3;
wire   [0:0] select_ln787_6_fu_1094_p3;
wire   [0:0] select_ln403_57_fu_1102_p3;
wire   [0:0] icmp_ln1547_6_fu_992_p2;
wire   [7:0] select_ln394_57_fu_1110_p3;
wire   [3:0] trunc_ln727_58_fu_1158_p1;
wire   [0:0] tmp_252_fu_1142_p3;
wire   [0:0] icmp_ln727_58_fu_1162_p2;
wire   [0:0] or_ln412_7_fu_1176_p2;
wire   [0:0] tmp_253_fu_1150_p3;
wire   [0:0] and_ln412_58_fu_1182_p2;
wire   [7:0] trunc_ln717_56_fu_1132_p4;
wire   [7:0] zext_ln415_7_fu_1188_p1;
wire   [7:0] add_ln415_58_fu_1192_p2;
wire   [2:0] p_Result_66_7_fu_1206_p4;
wire   [0:0] tmp_255_fu_1198_p3;
wire   [0:0] icmp_ln777_58_fu_1222_p2;
wire   [0:0] icmp_ln1049_58_fu_1216_p2;
wire   [0:0] tmp_254_fu_1168_p3;
wire   [0:0] select_ln787_7_fu_1228_p3;
wire   [0:0] select_ln403_58_fu_1236_p3;
wire   [0:0] icmp_ln1547_7_fu_1126_p2;
wire   [7:0] select_ln394_58_fu_1244_p3;
wire   [3:0] trunc_ln727_59_fu_1292_p1;
wire   [0:0] tmp_256_fu_1276_p3;
wire   [0:0] icmp_ln727_59_fu_1296_p2;
wire   [0:0] or_ln412_8_fu_1310_p2;
wire   [0:0] tmp_257_fu_1284_p3;
wire   [0:0] and_ln412_59_fu_1316_p2;
wire   [7:0] trunc_ln717_57_fu_1266_p4;
wire   [7:0] zext_ln415_8_fu_1322_p1;
wire   [7:0] add_ln415_59_fu_1326_p2;
wire   [2:0] p_Result_66_8_fu_1340_p4;
wire   [0:0] tmp_259_fu_1332_p3;
wire   [0:0] icmp_ln777_59_fu_1356_p2;
wire   [0:0] icmp_ln1049_59_fu_1350_p2;
wire   [0:0] tmp_258_fu_1302_p3;
wire   [0:0] select_ln787_8_fu_1362_p3;
wire   [0:0] select_ln403_59_fu_1370_p3;
wire   [0:0] icmp_ln1547_8_fu_1260_p2;
wire   [7:0] select_ln394_59_fu_1378_p3;
wire   [3:0] trunc_ln727_60_fu_1426_p1;
wire   [0:0] tmp_260_fu_1410_p3;
wire   [0:0] icmp_ln727_60_fu_1430_p2;
wire   [0:0] or_ln412_9_fu_1444_p2;
wire   [0:0] tmp_261_fu_1418_p3;
wire   [0:0] and_ln412_60_fu_1450_p2;
wire   [7:0] trunc_ln717_58_fu_1400_p4;
wire   [7:0] zext_ln415_9_fu_1456_p1;
wire   [7:0] add_ln415_60_fu_1460_p2;
wire   [2:0] p_Result_66_9_fu_1474_p4;
wire   [0:0] tmp_263_fu_1466_p3;
wire   [0:0] icmp_ln777_60_fu_1490_p2;
wire   [0:0] icmp_ln1049_60_fu_1484_p2;
wire   [0:0] tmp_262_fu_1436_p3;
wire   [0:0] select_ln787_9_fu_1496_p3;
wire   [0:0] select_ln403_60_fu_1504_p3;
wire   [0:0] icmp_ln1547_9_fu_1394_p2;
wire   [7:0] select_ln394_60_fu_1512_p3;
wire   [3:0] trunc_ln727_61_fu_1560_p1;
wire   [0:0] tmp_264_fu_1544_p3;
wire   [0:0] icmp_ln727_61_fu_1564_p2;
wire   [0:0] or_ln412_10_fu_1578_p2;
wire   [0:0] tmp_265_fu_1552_p3;
wire   [0:0] and_ln412_61_fu_1584_p2;
wire   [7:0] trunc_ln717_59_fu_1534_p4;
wire   [7:0] zext_ln415_10_fu_1590_p1;
wire   [7:0] add_ln415_61_fu_1594_p2;
wire   [2:0] p_Result_66_s_fu_1608_p4;
wire   [0:0] tmp_267_fu_1600_p3;
wire   [0:0] icmp_ln777_61_fu_1624_p2;
wire   [0:0] icmp_ln1049_61_fu_1618_p2;
wire   [0:0] tmp_266_fu_1570_p3;
wire   [0:0] select_ln787_10_fu_1630_p3;
wire   [0:0] select_ln403_61_fu_1638_p3;
wire   [0:0] icmp_ln1547_10_fu_1528_p2;
wire   [7:0] select_ln394_61_fu_1646_p3;
wire   [3:0] trunc_ln727_62_fu_1694_p1;
wire   [0:0] tmp_268_fu_1678_p3;
wire   [0:0] icmp_ln727_62_fu_1698_p2;
wire   [0:0] or_ln412_11_fu_1712_p2;
wire   [0:0] tmp_269_fu_1686_p3;
wire   [0:0] and_ln412_62_fu_1718_p2;
wire   [7:0] trunc_ln717_60_fu_1668_p4;
wire   [7:0] zext_ln415_11_fu_1724_p1;
wire   [7:0] add_ln415_62_fu_1728_p2;
wire   [2:0] p_Result_66_10_fu_1742_p4;
wire   [0:0] tmp_271_fu_1734_p3;
wire   [0:0] icmp_ln777_62_fu_1758_p2;
wire   [0:0] icmp_ln1049_62_fu_1752_p2;
wire   [0:0] tmp_270_fu_1704_p3;
wire   [0:0] select_ln787_11_fu_1764_p3;
wire   [0:0] select_ln403_62_fu_1772_p3;
wire   [0:0] icmp_ln1547_11_fu_1662_p2;
wire   [7:0] select_ln394_62_fu_1780_p3;
wire   [3:0] trunc_ln727_63_fu_1828_p1;
wire   [0:0] tmp_272_fu_1812_p3;
wire   [0:0] icmp_ln727_63_fu_1832_p2;
wire   [0:0] or_ln412_12_fu_1846_p2;
wire   [0:0] tmp_273_fu_1820_p3;
wire   [0:0] and_ln412_63_fu_1852_p2;
wire   [7:0] trunc_ln717_61_fu_1802_p4;
wire   [7:0] zext_ln415_12_fu_1858_p1;
wire   [7:0] add_ln415_63_fu_1862_p2;
wire   [2:0] p_Result_66_11_fu_1876_p4;
wire   [0:0] tmp_275_fu_1868_p3;
wire   [0:0] icmp_ln777_63_fu_1892_p2;
wire   [0:0] icmp_ln1049_63_fu_1886_p2;
wire   [0:0] tmp_274_fu_1838_p3;
wire   [0:0] select_ln787_12_fu_1898_p3;
wire   [0:0] select_ln403_63_fu_1906_p3;
wire   [0:0] icmp_ln1547_12_fu_1796_p2;
wire   [7:0] select_ln394_63_fu_1914_p3;
wire   [3:0] trunc_ln727_64_fu_1962_p1;
wire   [0:0] tmp_276_fu_1946_p3;
wire   [0:0] icmp_ln727_64_fu_1966_p2;
wire   [0:0] or_ln412_15_fu_1980_p2;
wire   [0:0] tmp_277_fu_1954_p3;
wire   [0:0] and_ln412_64_fu_1986_p2;
wire   [7:0] trunc_ln717_62_fu_1936_p4;
wire   [7:0] zext_ln415_15_fu_1992_p1;
wire   [7:0] add_ln415_64_fu_1996_p2;
wire   [2:0] p_Result_66_12_fu_2010_p4;
wire   [0:0] tmp_279_fu_2002_p3;
wire   [0:0] icmp_ln777_64_fu_2026_p2;
wire   [0:0] icmp_ln1049_64_fu_2020_p2;
wire   [0:0] tmp_278_fu_1972_p3;
wire   [0:0] select_ln787_15_fu_2032_p3;
wire   [0:0] select_ln403_64_fu_2040_p3;
wire   [0:0] icmp_ln1547_15_fu_1930_p2;
wire   [7:0] select_ln394_64_fu_2048_p3;
wire   [3:0] trunc_ln727_65_fu_2096_p1;
wire   [0:0] tmp_280_fu_2080_p3;
wire   [0:0] icmp_ln727_65_fu_2100_p2;
wire   [0:0] or_ln412_16_fu_2114_p2;
wire   [0:0] tmp_281_fu_2088_p3;
wire   [0:0] and_ln412_65_fu_2120_p2;
wire   [7:0] trunc_ln717_63_fu_2070_p4;
wire   [7:0] zext_ln415_16_fu_2126_p1;
wire   [7:0] add_ln415_65_fu_2130_p2;
wire   [2:0] p_Result_66_13_fu_2144_p4;
wire   [0:0] tmp_283_fu_2136_p3;
wire   [0:0] icmp_ln777_65_fu_2160_p2;
wire   [0:0] icmp_ln1049_65_fu_2154_p2;
wire   [0:0] tmp_282_fu_2106_p3;
wire   [0:0] select_ln787_16_fu_2166_p3;
wire   [0:0] select_ln403_65_fu_2174_p3;
wire   [0:0] icmp_ln1547_16_fu_2064_p2;
wire   [7:0] select_ln394_65_fu_2182_p3;
wire   [3:0] trunc_ln727_66_fu_2230_p1;
wire   [0:0] tmp_284_fu_2214_p3;
wire   [0:0] icmp_ln727_66_fu_2234_p2;
wire   [0:0] or_ln412_17_fu_2248_p2;
wire   [0:0] tmp_285_fu_2222_p3;
wire   [0:0] and_ln412_66_fu_2254_p2;
wire   [7:0] trunc_ln717_64_fu_2204_p4;
wire   [7:0] zext_ln415_17_fu_2260_p1;
wire   [7:0] add_ln415_66_fu_2264_p2;
wire   [2:0] p_Result_66_14_fu_2278_p4;
wire   [0:0] tmp_287_fu_2270_p3;
wire   [0:0] icmp_ln777_66_fu_2294_p2;
wire   [0:0] icmp_ln1049_66_fu_2288_p2;
wire   [0:0] tmp_286_fu_2240_p3;
wire   [0:0] select_ln787_17_fu_2300_p3;
wire   [0:0] select_ln403_66_fu_2308_p3;
wire   [0:0] icmp_ln1547_17_fu_2198_p2;
wire   [7:0] select_ln394_66_fu_2316_p3;
wire   [3:0] trunc_ln727_67_fu_2364_p1;
wire   [0:0] tmp_288_fu_2348_p3;
wire   [0:0] icmp_ln727_67_fu_2368_p2;
wire   [0:0] or_ln412_18_fu_2382_p2;
wire   [0:0] tmp_289_fu_2356_p3;
wire   [0:0] and_ln412_67_fu_2388_p2;
wire   [7:0] trunc_ln717_65_fu_2338_p4;
wire   [7:0] zext_ln415_18_fu_2394_p1;
wire   [7:0] add_ln415_67_fu_2398_p2;
wire   [2:0] p_Result_66_15_fu_2412_p4;
wire   [0:0] tmp_291_fu_2404_p3;
wire   [0:0] icmp_ln777_67_fu_2428_p2;
wire   [0:0] icmp_ln1049_67_fu_2422_p2;
wire   [0:0] tmp_290_fu_2374_p3;
wire   [0:0] select_ln787_18_fu_2434_p3;
wire   [0:0] select_ln403_67_fu_2442_p3;
wire   [0:0] icmp_ln1547_18_fu_2332_p2;
wire   [7:0] select_ln394_67_fu_2450_p3;
wire   [3:0] trunc_ln727_68_fu_2498_p1;
wire   [0:0] tmp_292_fu_2482_p3;
wire   [0:0] icmp_ln727_68_fu_2502_p2;
wire   [0:0] or_ln412_19_fu_2516_p2;
wire   [0:0] tmp_293_fu_2490_p3;
wire   [0:0] and_ln412_68_fu_2522_p2;
wire   [7:0] trunc_ln717_66_fu_2472_p4;
wire   [7:0] zext_ln415_19_fu_2528_p1;
wire   [7:0] add_ln415_68_fu_2532_p2;
wire   [2:0] p_Result_66_16_fu_2546_p4;
wire   [0:0] tmp_295_fu_2538_p3;
wire   [0:0] icmp_ln777_68_fu_2562_p2;
wire   [0:0] icmp_ln1049_68_fu_2556_p2;
wire   [0:0] tmp_294_fu_2508_p3;
wire   [0:0] select_ln787_19_fu_2568_p3;
wire   [0:0] select_ln403_68_fu_2576_p3;
wire   [0:0] icmp_ln1547_19_fu_2466_p2;
wire   [7:0] select_ln394_68_fu_2584_p3;
wire   [7:0] select_ln1547_fu_314_p3;
wire   [7:0] select_ln1547_52_fu_448_p3;
wire   [7:0] select_ln1547_53_fu_582_p3;
wire   [7:0] select_ln1547_54_fu_716_p3;
wire   [7:0] select_ln1547_55_fu_850_p3;
wire   [7:0] select_ln1547_56_fu_984_p3;
wire   [7:0] select_ln1547_57_fu_1118_p3;
wire   [7:0] select_ln1547_58_fu_1252_p3;
wire   [7:0] select_ln1547_59_fu_1386_p3;
wire   [7:0] select_ln1547_60_fu_1520_p3;
wire   [7:0] select_ln1547_61_fu_1654_p3;
wire   [7:0] select_ln1547_62_fu_1788_p3;
wire   [7:0] select_ln1547_63_fu_1922_p3;
wire   [7:0] select_ln1547_64_fu_2056_p3;
wire   [7:0] select_ln1547_65_fu_2190_p3;
wire   [7:0] select_ln1547_66_fu_2324_p3;
wire   [7:0] select_ln1547_67_fu_2458_p3;
wire   [7:0] select_ln1547_68_fu_2592_p3;
wire    ap_ce_reg;

assign add_ln415_52_fu_388_p2 = (trunc_ln717_s_fu_328_p4 + zext_ln415_1_fu_384_p1);

assign add_ln415_53_fu_522_p2 = (trunc_ln717_51_fu_462_p4 + zext_ln415_2_fu_518_p1);

assign add_ln415_54_fu_656_p2 = (trunc_ln717_52_fu_596_p4 + zext_ln415_3_fu_652_p1);

assign add_ln415_55_fu_790_p2 = (trunc_ln717_53_fu_730_p4 + zext_ln415_4_fu_786_p1);

assign add_ln415_56_fu_924_p2 = (trunc_ln717_54_fu_864_p4 + zext_ln415_5_fu_920_p1);

assign add_ln415_57_fu_1058_p2 = (trunc_ln717_55_fu_998_p4 + zext_ln415_6_fu_1054_p1);

assign add_ln415_58_fu_1192_p2 = (trunc_ln717_56_fu_1132_p4 + zext_ln415_7_fu_1188_p1);

assign add_ln415_59_fu_1326_p2 = (trunc_ln717_57_fu_1266_p4 + zext_ln415_8_fu_1322_p1);

assign add_ln415_60_fu_1460_p2 = (trunc_ln717_58_fu_1400_p4 + zext_ln415_9_fu_1456_p1);

assign add_ln415_61_fu_1594_p2 = (trunc_ln717_59_fu_1534_p4 + zext_ln415_10_fu_1590_p1);

assign add_ln415_62_fu_1728_p2 = (trunc_ln717_60_fu_1668_p4 + zext_ln415_11_fu_1724_p1);

assign add_ln415_63_fu_1862_p2 = (trunc_ln717_61_fu_1802_p4 + zext_ln415_12_fu_1858_p1);

assign add_ln415_64_fu_1996_p2 = (trunc_ln717_62_fu_1936_p4 + zext_ln415_15_fu_1992_p1);

assign add_ln415_65_fu_2130_p2 = (trunc_ln717_63_fu_2070_p4 + zext_ln415_16_fu_2126_p1);

assign add_ln415_66_fu_2264_p2 = (trunc_ln717_64_fu_2204_p4 + zext_ln415_17_fu_2260_p1);

assign add_ln415_67_fu_2398_p2 = (trunc_ln717_65_fu_2338_p4 + zext_ln415_18_fu_2394_p1);

assign add_ln415_68_fu_2532_p2 = (trunc_ln717_66_fu_2472_p4 + zext_ln415_19_fu_2528_p1);

assign add_ln415_fu_254_p2 = (trunc_ln3_fu_194_p4 + zext_ln415_fu_250_p1);

assign and_ln412_52_fu_378_p2 = (tmp_229_fu_346_p3 & or_ln412_1_fu_372_p2);

assign and_ln412_53_fu_512_p2 = (tmp_233_fu_480_p3 & or_ln412_2_fu_506_p2);

assign and_ln412_54_fu_646_p2 = (tmp_237_fu_614_p3 & or_ln412_3_fu_640_p2);

assign and_ln412_55_fu_780_p2 = (tmp_241_fu_748_p3 & or_ln412_4_fu_774_p2);

assign and_ln412_56_fu_914_p2 = (tmp_245_fu_882_p3 & or_ln412_5_fu_908_p2);

assign and_ln412_57_fu_1048_p2 = (tmp_249_fu_1016_p3 & or_ln412_6_fu_1042_p2);

assign and_ln412_58_fu_1182_p2 = (tmp_253_fu_1150_p3 & or_ln412_7_fu_1176_p2);

assign and_ln412_59_fu_1316_p2 = (tmp_257_fu_1284_p3 & or_ln412_8_fu_1310_p2);

assign and_ln412_60_fu_1450_p2 = (tmp_261_fu_1418_p3 & or_ln412_9_fu_1444_p2);

assign and_ln412_61_fu_1584_p2 = (tmp_265_fu_1552_p3 & or_ln412_10_fu_1578_p2);

assign and_ln412_62_fu_1718_p2 = (tmp_269_fu_1686_p3 & or_ln412_11_fu_1712_p2);

assign and_ln412_63_fu_1852_p2 = (tmp_273_fu_1820_p3 & or_ln412_12_fu_1846_p2);

assign and_ln412_64_fu_1986_p2 = (tmp_277_fu_1954_p3 & or_ln412_15_fu_1980_p2);

assign and_ln412_65_fu_2120_p2 = (tmp_281_fu_2088_p3 & or_ln412_16_fu_2114_p2);

assign and_ln412_66_fu_2254_p2 = (tmp_285_fu_2222_p3 & or_ln412_17_fu_2248_p2);

assign and_ln412_67_fu_2388_p2 = (tmp_289_fu_2356_p3 & or_ln412_18_fu_2382_p2);

assign and_ln412_68_fu_2522_p2 = (tmp_293_fu_2490_p3 & or_ln412_19_fu_2516_p2);

assign and_ln412_fu_244_p2 = (tmp_225_fu_212_p3 & or_ln412_fu_238_p2);

assign ap_ready = 1'b1;

assign ap_return_0 = select_ln1547_fu_314_p3;

assign ap_return_1 = select_ln1547_52_fu_448_p3;

assign ap_return_10 = select_ln1547_61_fu_1654_p3;

assign ap_return_11 = select_ln1547_62_fu_1788_p3;

assign ap_return_12 = select_ln1547_63_fu_1922_p3;

assign ap_return_13 = select_ln1547_64_fu_2056_p3;

assign ap_return_14 = select_ln1547_65_fu_2190_p3;

assign ap_return_15 = select_ln1547_66_fu_2324_p3;

assign ap_return_16 = select_ln1547_67_fu_2458_p3;

assign ap_return_17 = select_ln1547_68_fu_2592_p3;

assign ap_return_2 = select_ln1547_53_fu_582_p3;

assign ap_return_3 = select_ln1547_54_fu_716_p3;

assign ap_return_4 = select_ln1547_55_fu_850_p3;

assign ap_return_5 = select_ln1547_56_fu_984_p3;

assign ap_return_6 = select_ln1547_57_fu_1118_p3;

assign ap_return_7 = select_ln1547_58_fu_1252_p3;

assign ap_return_8 = select_ln1547_59_fu_1386_p3;

assign ap_return_9 = select_ln1547_60_fu_1520_p3;

assign icmp_ln1049_52_fu_412_p2 = ((p_Result_66_1_fu_402_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln1049_53_fu_546_p2 = ((p_Result_66_2_fu_536_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln1049_54_fu_680_p2 = ((p_Result_66_3_fu_670_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln1049_55_fu_814_p2 = ((p_Result_66_4_fu_804_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln1049_56_fu_948_p2 = ((p_Result_66_5_fu_938_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln1049_57_fu_1082_p2 = ((p_Result_66_6_fu_1072_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln1049_58_fu_1216_p2 = ((p_Result_66_7_fu_1206_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln1049_59_fu_1350_p2 = ((p_Result_66_8_fu_1340_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln1049_60_fu_1484_p2 = ((p_Result_66_9_fu_1474_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln1049_61_fu_1618_p2 = ((p_Result_66_s_fu_1608_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln1049_62_fu_1752_p2 = ((p_Result_66_10_fu_1742_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln1049_63_fu_1886_p2 = ((p_Result_66_11_fu_1876_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln1049_64_fu_2020_p2 = ((p_Result_66_12_fu_2010_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln1049_65_fu_2154_p2 = ((p_Result_66_13_fu_2144_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln1049_66_fu_2288_p2 = ((p_Result_66_14_fu_2278_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln1049_67_fu_2422_p2 = ((p_Result_66_15_fu_2412_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln1049_68_fu_2556_p2 = ((p_Result_66_16_fu_2546_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln1049_fu_278_p2 = ((p_Result_s_fu_268_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln1547_10_fu_1528_p2 = (($signed(p_read10) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1547_11_fu_1662_p2 = (($signed(p_read11) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1547_12_fu_1796_p2 = (($signed(p_read12) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1547_15_fu_1930_p2 = (($signed(p_read15) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1547_16_fu_2064_p2 = (($signed(p_read16) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1547_17_fu_2198_p2 = (($signed(p_read17) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1547_18_fu_2332_p2 = (($signed(p_read18) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1547_19_fu_2466_p2 = (($signed(p_read19) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1547_1_fu_322_p2 = (($signed(p_read1) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1547_2_fu_456_p2 = (($signed(p_read2) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1547_3_fu_590_p2 = (($signed(p_read3) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1547_4_fu_724_p2 = (($signed(p_read4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1547_5_fu_858_p2 = (($signed(p_read5) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1547_6_fu_992_p2 = (($signed(p_read6) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1547_7_fu_1126_p2 = (($signed(p_read7) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1547_8_fu_1260_p2 = (($signed(p_read8) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1547_9_fu_1394_p2 = (($signed(p_read9) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1547_fu_188_p2 = (($signed(p_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln727_52_fu_358_p2 = ((trunc_ln727_52_fu_354_p1 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_53_fu_492_p2 = ((trunc_ln727_53_fu_488_p1 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_54_fu_626_p2 = ((trunc_ln727_54_fu_622_p1 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_55_fu_760_p2 = ((trunc_ln727_55_fu_756_p1 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_56_fu_894_p2 = ((trunc_ln727_56_fu_890_p1 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_57_fu_1028_p2 = ((trunc_ln727_57_fu_1024_p1 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_58_fu_1162_p2 = ((trunc_ln727_58_fu_1158_p1 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_59_fu_1296_p2 = ((trunc_ln727_59_fu_1292_p1 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_60_fu_1430_p2 = ((trunc_ln727_60_fu_1426_p1 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_61_fu_1564_p2 = ((trunc_ln727_61_fu_1560_p1 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_62_fu_1698_p2 = ((trunc_ln727_62_fu_1694_p1 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_63_fu_1832_p2 = ((trunc_ln727_63_fu_1828_p1 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_64_fu_1966_p2 = ((trunc_ln727_64_fu_1962_p1 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_65_fu_2100_p2 = ((trunc_ln727_65_fu_2096_p1 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_66_fu_2234_p2 = ((trunc_ln727_66_fu_2230_p1 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_67_fu_2368_p2 = ((trunc_ln727_67_fu_2364_p1 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_68_fu_2502_p2 = ((trunc_ln727_68_fu_2498_p1 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_fu_224_p2 = ((trunc_ln727_fu_220_p1 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_52_fu_418_p2 = ((p_Result_66_1_fu_402_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_53_fu_552_p2 = ((p_Result_66_2_fu_536_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_54_fu_686_p2 = ((p_Result_66_3_fu_670_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_55_fu_820_p2 = ((p_Result_66_4_fu_804_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_56_fu_954_p2 = ((p_Result_66_5_fu_938_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_57_fu_1088_p2 = ((p_Result_66_6_fu_1072_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_58_fu_1222_p2 = ((p_Result_66_7_fu_1206_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_59_fu_1356_p2 = ((p_Result_66_8_fu_1340_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_60_fu_1490_p2 = ((p_Result_66_9_fu_1474_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_61_fu_1624_p2 = ((p_Result_66_s_fu_1608_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_62_fu_1758_p2 = ((p_Result_66_10_fu_1742_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_63_fu_1892_p2 = ((p_Result_66_11_fu_1876_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_64_fu_2026_p2 = ((p_Result_66_12_fu_2010_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_65_fu_2160_p2 = ((p_Result_66_13_fu_2144_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_66_fu_2294_p2 = ((p_Result_66_14_fu_2278_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_67_fu_2428_p2 = ((p_Result_66_15_fu_2412_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_68_fu_2562_p2 = ((p_Result_66_16_fu_2546_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_fu_284_p2 = ((p_Result_s_fu_268_p4 == 3'd0) ? 1'b1 : 1'b0);

assign or_ln412_10_fu_1578_p2 = (tmp_264_fu_1544_p3 | icmp_ln727_61_fu_1564_p2);

assign or_ln412_11_fu_1712_p2 = (tmp_268_fu_1678_p3 | icmp_ln727_62_fu_1698_p2);

assign or_ln412_12_fu_1846_p2 = (tmp_272_fu_1812_p3 | icmp_ln727_63_fu_1832_p2);

assign or_ln412_15_fu_1980_p2 = (tmp_276_fu_1946_p3 | icmp_ln727_64_fu_1966_p2);

assign or_ln412_16_fu_2114_p2 = (tmp_280_fu_2080_p3 | icmp_ln727_65_fu_2100_p2);

assign or_ln412_17_fu_2248_p2 = (tmp_284_fu_2214_p3 | icmp_ln727_66_fu_2234_p2);

assign or_ln412_18_fu_2382_p2 = (tmp_288_fu_2348_p3 | icmp_ln727_67_fu_2368_p2);

assign or_ln412_19_fu_2516_p2 = (tmp_292_fu_2482_p3 | icmp_ln727_68_fu_2502_p2);

assign or_ln412_1_fu_372_p2 = (tmp_228_fu_338_p3 | icmp_ln727_52_fu_358_p2);

assign or_ln412_2_fu_506_p2 = (tmp_232_fu_472_p3 | icmp_ln727_53_fu_492_p2);

assign or_ln412_3_fu_640_p2 = (tmp_236_fu_606_p3 | icmp_ln727_54_fu_626_p2);

assign or_ln412_4_fu_774_p2 = (tmp_240_fu_740_p3 | icmp_ln727_55_fu_760_p2);

assign or_ln412_5_fu_908_p2 = (tmp_244_fu_874_p3 | icmp_ln727_56_fu_894_p2);

assign or_ln412_6_fu_1042_p2 = (tmp_248_fu_1008_p3 | icmp_ln727_57_fu_1028_p2);

assign or_ln412_7_fu_1176_p2 = (tmp_252_fu_1142_p3 | icmp_ln727_58_fu_1162_p2);

assign or_ln412_8_fu_1310_p2 = (tmp_256_fu_1276_p3 | icmp_ln727_59_fu_1296_p2);

assign or_ln412_9_fu_1444_p2 = (tmp_260_fu_1410_p3 | icmp_ln727_60_fu_1430_p2);

assign or_ln412_fu_238_p2 = (tmp_fu_204_p3 | icmp_ln727_fu_224_p2);

assign p_Result_66_10_fu_1742_p4 = {{p_read11[15:13]}};

assign p_Result_66_11_fu_1876_p4 = {{p_read12[15:13]}};

assign p_Result_66_12_fu_2010_p4 = {{p_read15[15:13]}};

assign p_Result_66_13_fu_2144_p4 = {{p_read16[15:13]}};

assign p_Result_66_14_fu_2278_p4 = {{p_read17[15:13]}};

assign p_Result_66_15_fu_2412_p4 = {{p_read18[15:13]}};

assign p_Result_66_16_fu_2546_p4 = {{p_read19[15:13]}};

assign p_Result_66_1_fu_402_p4 = {{p_read1[15:13]}};

assign p_Result_66_2_fu_536_p4 = {{p_read2[15:13]}};

assign p_Result_66_3_fu_670_p4 = {{p_read3[15:13]}};

assign p_Result_66_4_fu_804_p4 = {{p_read4[15:13]}};

assign p_Result_66_5_fu_938_p4 = {{p_read5[15:13]}};

assign p_Result_66_6_fu_1072_p4 = {{p_read6[15:13]}};

assign p_Result_66_7_fu_1206_p4 = {{p_read7[15:13]}};

assign p_Result_66_8_fu_1340_p4 = {{p_read8[15:13]}};

assign p_Result_66_9_fu_1474_p4 = {{p_read9[15:13]}};

assign p_Result_66_s_fu_1608_p4 = {{p_read10[15:13]}};

assign p_Result_s_fu_268_p4 = {{p_read[15:13]}};

assign select_ln1547_52_fu_448_p3 = ((icmp_ln1547_1_fu_322_p2[0:0] == 1'b1) ? select_ln394_52_fu_440_p3 : 8'd0);

assign select_ln1547_53_fu_582_p3 = ((icmp_ln1547_2_fu_456_p2[0:0] == 1'b1) ? select_ln394_53_fu_574_p3 : 8'd0);

assign select_ln1547_54_fu_716_p3 = ((icmp_ln1547_3_fu_590_p2[0:0] == 1'b1) ? select_ln394_54_fu_708_p3 : 8'd0);

assign select_ln1547_55_fu_850_p3 = ((icmp_ln1547_4_fu_724_p2[0:0] == 1'b1) ? select_ln394_55_fu_842_p3 : 8'd0);

assign select_ln1547_56_fu_984_p3 = ((icmp_ln1547_5_fu_858_p2[0:0] == 1'b1) ? select_ln394_56_fu_976_p3 : 8'd0);

assign select_ln1547_57_fu_1118_p3 = ((icmp_ln1547_6_fu_992_p2[0:0] == 1'b1) ? select_ln394_57_fu_1110_p3 : 8'd0);

assign select_ln1547_58_fu_1252_p3 = ((icmp_ln1547_7_fu_1126_p2[0:0] == 1'b1) ? select_ln394_58_fu_1244_p3 : 8'd0);

assign select_ln1547_59_fu_1386_p3 = ((icmp_ln1547_8_fu_1260_p2[0:0] == 1'b1) ? select_ln394_59_fu_1378_p3 : 8'd0);

assign select_ln1547_60_fu_1520_p3 = ((icmp_ln1547_9_fu_1394_p2[0:0] == 1'b1) ? select_ln394_60_fu_1512_p3 : 8'd0);

assign select_ln1547_61_fu_1654_p3 = ((icmp_ln1547_10_fu_1528_p2[0:0] == 1'b1) ? select_ln394_61_fu_1646_p3 : 8'd0);

assign select_ln1547_62_fu_1788_p3 = ((icmp_ln1547_11_fu_1662_p2[0:0] == 1'b1) ? select_ln394_62_fu_1780_p3 : 8'd0);

assign select_ln1547_63_fu_1922_p3 = ((icmp_ln1547_12_fu_1796_p2[0:0] == 1'b1) ? select_ln394_63_fu_1914_p3 : 8'd0);

assign select_ln1547_64_fu_2056_p3 = ((icmp_ln1547_15_fu_1930_p2[0:0] == 1'b1) ? select_ln394_64_fu_2048_p3 : 8'd0);

assign select_ln1547_65_fu_2190_p3 = ((icmp_ln1547_16_fu_2064_p2[0:0] == 1'b1) ? select_ln394_65_fu_2182_p3 : 8'd0);

assign select_ln1547_66_fu_2324_p3 = ((icmp_ln1547_17_fu_2198_p2[0:0] == 1'b1) ? select_ln394_66_fu_2316_p3 : 8'd0);

assign select_ln1547_67_fu_2458_p3 = ((icmp_ln1547_18_fu_2332_p2[0:0] == 1'b1) ? select_ln394_67_fu_2450_p3 : 8'd0);

assign select_ln1547_68_fu_2592_p3 = ((icmp_ln1547_19_fu_2466_p2[0:0] == 1'b1) ? select_ln394_68_fu_2584_p3 : 8'd0);

assign select_ln1547_fu_314_p3 = ((icmp_ln1547_fu_188_p2[0:0] == 1'b1) ? select_ln394_fu_306_p3 : 8'd0);

assign select_ln394_52_fu_440_p3 = ((select_ln403_52_fu_432_p3[0:0] == 1'b1) ? add_ln415_52_fu_388_p2 : 8'd255);

assign select_ln394_53_fu_574_p3 = ((select_ln403_53_fu_566_p3[0:0] == 1'b1) ? add_ln415_53_fu_522_p2 : 8'd255);

assign select_ln394_54_fu_708_p3 = ((select_ln403_54_fu_700_p3[0:0] == 1'b1) ? add_ln415_54_fu_656_p2 : 8'd255);

assign select_ln394_55_fu_842_p3 = ((select_ln403_55_fu_834_p3[0:0] == 1'b1) ? add_ln415_55_fu_790_p2 : 8'd255);

assign select_ln394_56_fu_976_p3 = ((select_ln403_56_fu_968_p3[0:0] == 1'b1) ? add_ln415_56_fu_924_p2 : 8'd255);

assign select_ln394_57_fu_1110_p3 = ((select_ln403_57_fu_1102_p3[0:0] == 1'b1) ? add_ln415_57_fu_1058_p2 : 8'd255);

assign select_ln394_58_fu_1244_p3 = ((select_ln403_58_fu_1236_p3[0:0] == 1'b1) ? add_ln415_58_fu_1192_p2 : 8'd255);

assign select_ln394_59_fu_1378_p3 = ((select_ln403_59_fu_1370_p3[0:0] == 1'b1) ? add_ln415_59_fu_1326_p2 : 8'd255);

assign select_ln394_60_fu_1512_p3 = ((select_ln403_60_fu_1504_p3[0:0] == 1'b1) ? add_ln415_60_fu_1460_p2 : 8'd255);

assign select_ln394_61_fu_1646_p3 = ((select_ln403_61_fu_1638_p3[0:0] == 1'b1) ? add_ln415_61_fu_1594_p2 : 8'd255);

assign select_ln394_62_fu_1780_p3 = ((select_ln403_62_fu_1772_p3[0:0] == 1'b1) ? add_ln415_62_fu_1728_p2 : 8'd255);

assign select_ln394_63_fu_1914_p3 = ((select_ln403_63_fu_1906_p3[0:0] == 1'b1) ? add_ln415_63_fu_1862_p2 : 8'd255);

assign select_ln394_64_fu_2048_p3 = ((select_ln403_64_fu_2040_p3[0:0] == 1'b1) ? add_ln415_64_fu_1996_p2 : 8'd255);

assign select_ln394_65_fu_2182_p3 = ((select_ln403_65_fu_2174_p3[0:0] == 1'b1) ? add_ln415_65_fu_2130_p2 : 8'd255);

assign select_ln394_66_fu_2316_p3 = ((select_ln403_66_fu_2308_p3[0:0] == 1'b1) ? add_ln415_66_fu_2264_p2 : 8'd255);

assign select_ln394_67_fu_2450_p3 = ((select_ln403_67_fu_2442_p3[0:0] == 1'b1) ? add_ln415_67_fu_2398_p2 : 8'd255);

assign select_ln394_68_fu_2584_p3 = ((select_ln403_68_fu_2576_p3[0:0] == 1'b1) ? add_ln415_68_fu_2532_p2 : 8'd255);

assign select_ln394_fu_306_p3 = ((select_ln403_fu_298_p3[0:0] == 1'b1) ? add_ln415_fu_254_p2 : 8'd255);

assign select_ln403_52_fu_432_p3 = ((tmp_230_fu_364_p3[0:0] == 1'b1) ? select_ln787_1_fu_424_p3 : icmp_ln777_52_fu_418_p2);

assign select_ln403_53_fu_566_p3 = ((tmp_234_fu_498_p3[0:0] == 1'b1) ? select_ln787_2_fu_558_p3 : icmp_ln777_53_fu_552_p2);

assign select_ln403_54_fu_700_p3 = ((tmp_238_fu_632_p3[0:0] == 1'b1) ? select_ln787_3_fu_692_p3 : icmp_ln777_54_fu_686_p2);

assign select_ln403_55_fu_834_p3 = ((tmp_242_fu_766_p3[0:0] == 1'b1) ? select_ln787_4_fu_826_p3 : icmp_ln777_55_fu_820_p2);

assign select_ln403_56_fu_968_p3 = ((tmp_246_fu_900_p3[0:0] == 1'b1) ? select_ln787_5_fu_960_p3 : icmp_ln777_56_fu_954_p2);

assign select_ln403_57_fu_1102_p3 = ((tmp_250_fu_1034_p3[0:0] == 1'b1) ? select_ln787_6_fu_1094_p3 : icmp_ln777_57_fu_1088_p2);

assign select_ln403_58_fu_1236_p3 = ((tmp_254_fu_1168_p3[0:0] == 1'b1) ? select_ln787_7_fu_1228_p3 : icmp_ln777_58_fu_1222_p2);

assign select_ln403_59_fu_1370_p3 = ((tmp_258_fu_1302_p3[0:0] == 1'b1) ? select_ln787_8_fu_1362_p3 : icmp_ln777_59_fu_1356_p2);

assign select_ln403_60_fu_1504_p3 = ((tmp_262_fu_1436_p3[0:0] == 1'b1) ? select_ln787_9_fu_1496_p3 : icmp_ln777_60_fu_1490_p2);

assign select_ln403_61_fu_1638_p3 = ((tmp_266_fu_1570_p3[0:0] == 1'b1) ? select_ln787_10_fu_1630_p3 : icmp_ln777_61_fu_1624_p2);

assign select_ln403_62_fu_1772_p3 = ((tmp_270_fu_1704_p3[0:0] == 1'b1) ? select_ln787_11_fu_1764_p3 : icmp_ln777_62_fu_1758_p2);

assign select_ln403_63_fu_1906_p3 = ((tmp_274_fu_1838_p3[0:0] == 1'b1) ? select_ln787_12_fu_1898_p3 : icmp_ln777_63_fu_1892_p2);

assign select_ln403_64_fu_2040_p3 = ((tmp_278_fu_1972_p3[0:0] == 1'b1) ? select_ln787_15_fu_2032_p3 : icmp_ln777_64_fu_2026_p2);

assign select_ln403_65_fu_2174_p3 = ((tmp_282_fu_2106_p3[0:0] == 1'b1) ? select_ln787_16_fu_2166_p3 : icmp_ln777_65_fu_2160_p2);

assign select_ln403_66_fu_2308_p3 = ((tmp_286_fu_2240_p3[0:0] == 1'b1) ? select_ln787_17_fu_2300_p3 : icmp_ln777_66_fu_2294_p2);

assign select_ln403_67_fu_2442_p3 = ((tmp_290_fu_2374_p3[0:0] == 1'b1) ? select_ln787_18_fu_2434_p3 : icmp_ln777_67_fu_2428_p2);

assign select_ln403_68_fu_2576_p3 = ((tmp_294_fu_2508_p3[0:0] == 1'b1) ? select_ln787_19_fu_2568_p3 : icmp_ln777_68_fu_2562_p2);

assign select_ln403_fu_298_p3 = ((tmp_226_fu_230_p3[0:0] == 1'b1) ? select_ln787_fu_290_p3 : icmp_ln777_fu_284_p2);

assign select_ln787_10_fu_1630_p3 = ((tmp_267_fu_1600_p3[0:0] == 1'b1) ? icmp_ln777_61_fu_1624_p2 : icmp_ln1049_61_fu_1618_p2);

assign select_ln787_11_fu_1764_p3 = ((tmp_271_fu_1734_p3[0:0] == 1'b1) ? icmp_ln777_62_fu_1758_p2 : icmp_ln1049_62_fu_1752_p2);

assign select_ln787_12_fu_1898_p3 = ((tmp_275_fu_1868_p3[0:0] == 1'b1) ? icmp_ln777_63_fu_1892_p2 : icmp_ln1049_63_fu_1886_p2);

assign select_ln787_15_fu_2032_p3 = ((tmp_279_fu_2002_p3[0:0] == 1'b1) ? icmp_ln777_64_fu_2026_p2 : icmp_ln1049_64_fu_2020_p2);

assign select_ln787_16_fu_2166_p3 = ((tmp_283_fu_2136_p3[0:0] == 1'b1) ? icmp_ln777_65_fu_2160_p2 : icmp_ln1049_65_fu_2154_p2);

assign select_ln787_17_fu_2300_p3 = ((tmp_287_fu_2270_p3[0:0] == 1'b1) ? icmp_ln777_66_fu_2294_p2 : icmp_ln1049_66_fu_2288_p2);

assign select_ln787_18_fu_2434_p3 = ((tmp_291_fu_2404_p3[0:0] == 1'b1) ? icmp_ln777_67_fu_2428_p2 : icmp_ln1049_67_fu_2422_p2);

assign select_ln787_19_fu_2568_p3 = ((tmp_295_fu_2538_p3[0:0] == 1'b1) ? icmp_ln777_68_fu_2562_p2 : icmp_ln1049_68_fu_2556_p2);

assign select_ln787_1_fu_424_p3 = ((tmp_231_fu_394_p3[0:0] == 1'b1) ? icmp_ln777_52_fu_418_p2 : icmp_ln1049_52_fu_412_p2);

assign select_ln787_2_fu_558_p3 = ((tmp_235_fu_528_p3[0:0] == 1'b1) ? icmp_ln777_53_fu_552_p2 : icmp_ln1049_53_fu_546_p2);

assign select_ln787_3_fu_692_p3 = ((tmp_239_fu_662_p3[0:0] == 1'b1) ? icmp_ln777_54_fu_686_p2 : icmp_ln1049_54_fu_680_p2);

assign select_ln787_4_fu_826_p3 = ((tmp_243_fu_796_p3[0:0] == 1'b1) ? icmp_ln777_55_fu_820_p2 : icmp_ln1049_55_fu_814_p2);

assign select_ln787_5_fu_960_p3 = ((tmp_247_fu_930_p3[0:0] == 1'b1) ? icmp_ln777_56_fu_954_p2 : icmp_ln1049_56_fu_948_p2);

assign select_ln787_6_fu_1094_p3 = ((tmp_251_fu_1064_p3[0:0] == 1'b1) ? icmp_ln777_57_fu_1088_p2 : icmp_ln1049_57_fu_1082_p2);

assign select_ln787_7_fu_1228_p3 = ((tmp_255_fu_1198_p3[0:0] == 1'b1) ? icmp_ln777_58_fu_1222_p2 : icmp_ln1049_58_fu_1216_p2);

assign select_ln787_8_fu_1362_p3 = ((tmp_259_fu_1332_p3[0:0] == 1'b1) ? icmp_ln777_59_fu_1356_p2 : icmp_ln1049_59_fu_1350_p2);

assign select_ln787_9_fu_1496_p3 = ((tmp_263_fu_1466_p3[0:0] == 1'b1) ? icmp_ln777_60_fu_1490_p2 : icmp_ln1049_60_fu_1484_p2);

assign select_ln787_fu_290_p3 = ((tmp_227_fu_260_p3[0:0] == 1'b1) ? icmp_ln777_fu_284_p2 : icmp_ln1049_fu_278_p2);

assign tmp_225_fu_212_p3 = p_read[32'd4];

assign tmp_226_fu_230_p3 = p_read[32'd12];

assign tmp_227_fu_260_p3 = add_ln415_fu_254_p2[32'd7];

assign tmp_228_fu_338_p3 = p_read1[32'd5];

assign tmp_229_fu_346_p3 = p_read1[32'd4];

assign tmp_230_fu_364_p3 = p_read1[32'd12];

assign tmp_231_fu_394_p3 = add_ln415_52_fu_388_p2[32'd7];

assign tmp_232_fu_472_p3 = p_read2[32'd5];

assign tmp_233_fu_480_p3 = p_read2[32'd4];

assign tmp_234_fu_498_p3 = p_read2[32'd12];

assign tmp_235_fu_528_p3 = add_ln415_53_fu_522_p2[32'd7];

assign tmp_236_fu_606_p3 = p_read3[32'd5];

assign tmp_237_fu_614_p3 = p_read3[32'd4];

assign tmp_238_fu_632_p3 = p_read3[32'd12];

assign tmp_239_fu_662_p3 = add_ln415_54_fu_656_p2[32'd7];

assign tmp_240_fu_740_p3 = p_read4[32'd5];

assign tmp_241_fu_748_p3 = p_read4[32'd4];

assign tmp_242_fu_766_p3 = p_read4[32'd12];

assign tmp_243_fu_796_p3 = add_ln415_55_fu_790_p2[32'd7];

assign tmp_244_fu_874_p3 = p_read5[32'd5];

assign tmp_245_fu_882_p3 = p_read5[32'd4];

assign tmp_246_fu_900_p3 = p_read5[32'd12];

assign tmp_247_fu_930_p3 = add_ln415_56_fu_924_p2[32'd7];

assign tmp_248_fu_1008_p3 = p_read6[32'd5];

assign tmp_249_fu_1016_p3 = p_read6[32'd4];

assign tmp_250_fu_1034_p3 = p_read6[32'd12];

assign tmp_251_fu_1064_p3 = add_ln415_57_fu_1058_p2[32'd7];

assign tmp_252_fu_1142_p3 = p_read7[32'd5];

assign tmp_253_fu_1150_p3 = p_read7[32'd4];

assign tmp_254_fu_1168_p3 = p_read7[32'd12];

assign tmp_255_fu_1198_p3 = add_ln415_58_fu_1192_p2[32'd7];

assign tmp_256_fu_1276_p3 = p_read8[32'd5];

assign tmp_257_fu_1284_p3 = p_read8[32'd4];

assign tmp_258_fu_1302_p3 = p_read8[32'd12];

assign tmp_259_fu_1332_p3 = add_ln415_59_fu_1326_p2[32'd7];

assign tmp_260_fu_1410_p3 = p_read9[32'd5];

assign tmp_261_fu_1418_p3 = p_read9[32'd4];

assign tmp_262_fu_1436_p3 = p_read9[32'd12];

assign tmp_263_fu_1466_p3 = add_ln415_60_fu_1460_p2[32'd7];

assign tmp_264_fu_1544_p3 = p_read10[32'd5];

assign tmp_265_fu_1552_p3 = p_read10[32'd4];

assign tmp_266_fu_1570_p3 = p_read10[32'd12];

assign tmp_267_fu_1600_p3 = add_ln415_61_fu_1594_p2[32'd7];

assign tmp_268_fu_1678_p3 = p_read11[32'd5];

assign tmp_269_fu_1686_p3 = p_read11[32'd4];

assign tmp_270_fu_1704_p3 = p_read11[32'd12];

assign tmp_271_fu_1734_p3 = add_ln415_62_fu_1728_p2[32'd7];

assign tmp_272_fu_1812_p3 = p_read12[32'd5];

assign tmp_273_fu_1820_p3 = p_read12[32'd4];

assign tmp_274_fu_1838_p3 = p_read12[32'd12];

assign tmp_275_fu_1868_p3 = add_ln415_63_fu_1862_p2[32'd7];

assign tmp_276_fu_1946_p3 = p_read15[32'd5];

assign tmp_277_fu_1954_p3 = p_read15[32'd4];

assign tmp_278_fu_1972_p3 = p_read15[32'd12];

assign tmp_279_fu_2002_p3 = add_ln415_64_fu_1996_p2[32'd7];

assign tmp_280_fu_2080_p3 = p_read16[32'd5];

assign tmp_281_fu_2088_p3 = p_read16[32'd4];

assign tmp_282_fu_2106_p3 = p_read16[32'd12];

assign tmp_283_fu_2136_p3 = add_ln415_65_fu_2130_p2[32'd7];

assign tmp_284_fu_2214_p3 = p_read17[32'd5];

assign tmp_285_fu_2222_p3 = p_read17[32'd4];

assign tmp_286_fu_2240_p3 = p_read17[32'd12];

assign tmp_287_fu_2270_p3 = add_ln415_66_fu_2264_p2[32'd7];

assign tmp_288_fu_2348_p3 = p_read18[32'd5];

assign tmp_289_fu_2356_p3 = p_read18[32'd4];

assign tmp_290_fu_2374_p3 = p_read18[32'd12];

assign tmp_291_fu_2404_p3 = add_ln415_67_fu_2398_p2[32'd7];

assign tmp_292_fu_2482_p3 = p_read19[32'd5];

assign tmp_293_fu_2490_p3 = p_read19[32'd4];

assign tmp_294_fu_2508_p3 = p_read19[32'd12];

assign tmp_295_fu_2538_p3 = add_ln415_68_fu_2532_p2[32'd7];

assign tmp_fu_204_p3 = p_read[32'd5];

assign trunc_ln3_fu_194_p4 = {{p_read[12:5]}};

assign trunc_ln717_51_fu_462_p4 = {{p_read2[12:5]}};

assign trunc_ln717_52_fu_596_p4 = {{p_read3[12:5]}};

assign trunc_ln717_53_fu_730_p4 = {{p_read4[12:5]}};

assign trunc_ln717_54_fu_864_p4 = {{p_read5[12:5]}};

assign trunc_ln717_55_fu_998_p4 = {{p_read6[12:5]}};

assign trunc_ln717_56_fu_1132_p4 = {{p_read7[12:5]}};

assign trunc_ln717_57_fu_1266_p4 = {{p_read8[12:5]}};

assign trunc_ln717_58_fu_1400_p4 = {{p_read9[12:5]}};

assign trunc_ln717_59_fu_1534_p4 = {{p_read10[12:5]}};

assign trunc_ln717_60_fu_1668_p4 = {{p_read11[12:5]}};

assign trunc_ln717_61_fu_1802_p4 = {{p_read12[12:5]}};

assign trunc_ln717_62_fu_1936_p4 = {{p_read15[12:5]}};

assign trunc_ln717_63_fu_2070_p4 = {{p_read16[12:5]}};

assign trunc_ln717_64_fu_2204_p4 = {{p_read17[12:5]}};

assign trunc_ln717_65_fu_2338_p4 = {{p_read18[12:5]}};

assign trunc_ln717_66_fu_2472_p4 = {{p_read19[12:5]}};

assign trunc_ln717_s_fu_328_p4 = {{p_read1[12:5]}};

assign trunc_ln727_52_fu_354_p1 = p_read1[3:0];

assign trunc_ln727_53_fu_488_p1 = p_read2[3:0];

assign trunc_ln727_54_fu_622_p1 = p_read3[3:0];

assign trunc_ln727_55_fu_756_p1 = p_read4[3:0];

assign trunc_ln727_56_fu_890_p1 = p_read5[3:0];

assign trunc_ln727_57_fu_1024_p1 = p_read6[3:0];

assign trunc_ln727_58_fu_1158_p1 = p_read7[3:0];

assign trunc_ln727_59_fu_1292_p1 = p_read8[3:0];

assign trunc_ln727_60_fu_1426_p1 = p_read9[3:0];

assign trunc_ln727_61_fu_1560_p1 = p_read10[3:0];

assign trunc_ln727_62_fu_1694_p1 = p_read11[3:0];

assign trunc_ln727_63_fu_1828_p1 = p_read12[3:0];

assign trunc_ln727_64_fu_1962_p1 = p_read15[3:0];

assign trunc_ln727_65_fu_2096_p1 = p_read16[3:0];

assign trunc_ln727_66_fu_2230_p1 = p_read17[3:0];

assign trunc_ln727_67_fu_2364_p1 = p_read18[3:0];

assign trunc_ln727_68_fu_2498_p1 = p_read19[3:0];

assign trunc_ln727_fu_220_p1 = p_read[3:0];

assign zext_ln415_10_fu_1590_p1 = and_ln412_61_fu_1584_p2;

assign zext_ln415_11_fu_1724_p1 = and_ln412_62_fu_1718_p2;

assign zext_ln415_12_fu_1858_p1 = and_ln412_63_fu_1852_p2;

assign zext_ln415_15_fu_1992_p1 = and_ln412_64_fu_1986_p2;

assign zext_ln415_16_fu_2126_p1 = and_ln412_65_fu_2120_p2;

assign zext_ln415_17_fu_2260_p1 = and_ln412_66_fu_2254_p2;

assign zext_ln415_18_fu_2394_p1 = and_ln412_67_fu_2388_p2;

assign zext_ln415_19_fu_2528_p1 = and_ln412_68_fu_2522_p2;

assign zext_ln415_1_fu_384_p1 = and_ln412_52_fu_378_p2;

assign zext_ln415_2_fu_518_p1 = and_ln412_53_fu_512_p2;

assign zext_ln415_3_fu_652_p1 = and_ln412_54_fu_646_p2;

assign zext_ln415_4_fu_786_p1 = and_ln412_55_fu_780_p2;

assign zext_ln415_5_fu_920_p1 = and_ln412_56_fu_914_p2;

assign zext_ln415_6_fu_1054_p1 = and_ln412_57_fu_1048_p2;

assign zext_ln415_7_fu_1188_p1 = and_ln412_58_fu_1182_p2;

assign zext_ln415_8_fu_1322_p1 = and_ln412_59_fu_1316_p2;

assign zext_ln415_9_fu_1456_p1 = and_ln412_60_fu_1450_p2;

assign zext_ln415_fu_250_p1 = and_ln412_fu_244_p2;

endmodule //myproject_relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_1_4_0_0_relu_config4_s
