Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug  3 10:45:41 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing -file ./report/operator_float_div11_timing_synth.rpt
| Design       : operator_float_div11
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.199ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_118_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.179ns  (logic 1.253ns (12.310%)  route 8.926ns (87.690%))
  Logic Levels:           16  (LUT3=1 LUT4=1 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.672     0.672    ap_clk
                         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 f  ap_CS_fsm_reg[1]/Q
                         net (fo=76, unplaced)        0.625     1.578    ap_done
                         LUT4 (Prop_lut4_I1_O)        0.153     1.731 r  ap_return[14]_INST_0_i_18/O
                         net (fo=1, unplaced)         0.664     2.395    ap_return[14]_INST_0_i_18_n_0
                         LUT6 (Prop_lut6_I1_O)        0.053     2.448 r  ap_return[14]_INST_0_i_10/O
                         net (fo=2, unplaced)         0.532     2.980    ap_return[14]_INST_0_i_10_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     3.033 r  ap_return[14]_INST_0_i_5/O
                         net (fo=11, unplaced)        0.567     3.600    ap_return[14]_INST_0_i_5_n_0
                         LUT5 (Prop_lut5_I0_O)        0.053     3.653 r  ap_return[13]_INST_0_i_19/O
                         net (fo=5, unplaced)         0.549     4.202    ap_return[13]_INST_0_i_19_n_0
                         LUT3 (Prop_lut3_I0_O)        0.065     4.267 f  ap_return[11]_INST_0_i_10/O
                         net (fo=7, unplaced)         0.556     4.823    ap_return[11]_INST_0_i_10_n_0
                         LUT6 (Prop_lut6_I3_O)        0.053     4.876 f  ap_return[11]_INST_0_i_7/O
                         net (fo=1, unplaced)         0.521     5.397    ap_return[11]_INST_0_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     5.450 r  ap_return[11]_INST_0_i_4/O
                         net (fo=6, unplaced)         0.553     6.003    ap_return[11]_INST_0_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.053     6.056 r  ap_return[9]_INST_0_i_5/O
                         net (fo=7, unplaced)         0.556     6.612    ap_return[9]_INST_0_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.053     6.665 r  r_V_ret_4_i_i_reg_708[0]_i_1/O
                         net (fo=11, unplaced)        0.567     7.232    grp_lut_div11_chunk_fu_152_ap_return_1[0]
                         LUT5 (Prop_lut5_I1_O)        0.065     7.297 f  ap_return[5]_INST_0_i_13/O
                         net (fo=2, unplaced)         0.532     7.829    ap_return[5]_INST_0_i_13_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     7.882 r  ap_return[4]_INST_0_i_3/O
                         net (fo=9, unplaced)         0.562     8.444    ap_return[4]_INST_0_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.053     8.497 f  ap_return[3]_INST_0_i_8/O
                         net (fo=12, unplaced)        0.569     9.066    ap_return[3]_INST_0_i_8_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     9.119 r  ap_return[1]_INST_0_i_7/O
                         net (fo=3, unplaced)         0.683     9.802    ap_return[1]_INST_0_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     9.855 r  ap_return[1]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.539    10.394    ap_return[1]_INST_0_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.053    10.447 r  ap_return[0]_INST_0_i_1/O
                         net (fo=2, unplaced)         0.351    10.798    ap_return[0]_INST_0_i_1_n_0
                         LUT6 (Prop_lut6_I2_O)        0.053    10.851 r  p_Repl2_s_reg_118[0]_i_1/O
                         net (fo=1, unplaced)         0.000    10.851    p_Repl2_s_reg_118[0]_i_1_n_0
                         FDRE                                         r  p_Repl2_s_reg_118_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.638    10.638    ap_clk
                         FDRE                                         r  p_Repl2_s_reg_118_reg[0]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
                         FDRE (Setup_fdre_C_D)        0.049    10.652    p_Repl2_s_reg_118_reg[0]
  -------------------------------------------------------------------
                         required time                         10.652    
                         arrival time                         -10.851    
  -------------------------------------------------------------------
                         slack                                 -0.199    




