/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Thu Apr 22 17:34:32 2010
 *                 MD5 Checksum         e645cb91be669b614b9400e5da71f4fa
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_AVLINK_GLOBAL_CFR_H__
#define BCHP_AVLINK_GLOBAL_CFR_H__

/***************************************************************************
 *AVLINK_GLOBAL_CFR - AVLINK GLOBAL CFR Registers
 ***************************************************************************/
#define BCHP_AVLINK_GLOBAL_CFR_RX_WATER_MARK     0x0048a078 /* GLOBAL CFR AR-IR Water Mark Register */
#define BCHP_AVLINK_GLOBAL_CFR_TX_WATER_MARK     0x0048a07c /* GLOBAL CFR AT-IT Water Mark Register */
#define BCHP_AVLINK_GLOBAL_CFR_VERSION           0x0048a080 /* GLOBAL CFR Spec Ver - Core Rev Register */
#define BCHP_AVLINK_GLOBAL_CFR_FIFO_FLUSH        0x0048a084 /* GLOBAL CFR FIFO Flush Register */
#define BCHP_AVLINK_GLOBAL_CFR_INT_EVENT_STATUS  0x0048a088 /* GLOBAL CFR Interrupt Sources Register */
#define BCHP_AVLINK_GLOBAL_CFR_NMI_EVENT_STATUS  0x0048a08c /* GLOBAL CFR NMI Sources Register */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_STATUS       0x0048a090 /* GLOBAL CFR Asy Packet Tx Status Register */
#define BCHP_AVLINK_GLOBAL_CFR_HC_CONTROL_SET    0x0048a094 /* GLOBAL CFR Link Core Control Set Register */
#define BCHP_AVLINK_GLOBAL_CFR_HC_CONTROL_CLR    0x0048a098 /* GLOBAL CFR Link Core Control Clear Register */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_ASY_FIFO_SIZE 0x0048a09c /* GLOBAL CFR Host Asynchronous FIFO Size Register */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_ISO_FIFO_SIZE 0x0048a0a0 /* GLOBAL CFR Host Isochronous FIFO Size Register */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET 0x0048a0a4 /* GLOBAL CFR Host Interrupt Set Register */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR 0x0048a0a8 /* GLOBAL CFR Host Interrupt Clear Register */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK     0x0048a0ac /* GLOBAL CFR Host Interrupt Mask Register */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK     0x0048a0b0 /* GLOBAL CFR Host NMI Mask Register */

/***************************************************************************
 *RX_WATER_MARK - GLOBAL CFR AR-IR Water Mark Register
 ***************************************************************************/
/* AVLINK_GLOBAL_CFR :: RX_WATER_MARK :: rx_Water_Mark_Wr_AR [31:24] */
#define BCHP_AVLINK_GLOBAL_CFR_RX_WATER_MARK_rx_Water_Mark_Wr_AR_MASK 0xff000000
#define BCHP_AVLINK_GLOBAL_CFR_RX_WATER_MARK_rx_Water_Mark_Wr_AR_SHIFT 24

/* AVLINK_GLOBAL_CFR :: RX_WATER_MARK :: rx_Water_Mark_Rd_AR [23:16] */
#define BCHP_AVLINK_GLOBAL_CFR_RX_WATER_MARK_rx_Water_Mark_Rd_AR_MASK 0x00ff0000
#define BCHP_AVLINK_GLOBAL_CFR_RX_WATER_MARK_rx_Water_Mark_Rd_AR_SHIFT 16

/* AVLINK_GLOBAL_CFR :: RX_WATER_MARK :: rx_Water_Mark_Wr_IR [15:08] */
#define BCHP_AVLINK_GLOBAL_CFR_RX_WATER_MARK_rx_Water_Mark_Wr_IR_MASK 0x0000ff00
#define BCHP_AVLINK_GLOBAL_CFR_RX_WATER_MARK_rx_Water_Mark_Wr_IR_SHIFT 8

/* AVLINK_GLOBAL_CFR :: RX_WATER_MARK :: rx_Water_Mark_Rd_IR [07:00] */
#define BCHP_AVLINK_GLOBAL_CFR_RX_WATER_MARK_rx_Water_Mark_Rd_IR_MASK 0x000000ff
#define BCHP_AVLINK_GLOBAL_CFR_RX_WATER_MARK_rx_Water_Mark_Rd_IR_SHIFT 0

/***************************************************************************
 *TX_WATER_MARK - GLOBAL CFR AT-IT Water Mark Register
 ***************************************************************************/
/* AVLINK_GLOBAL_CFR :: TX_WATER_MARK :: tx_Water_Mark_Wr_AT [31:24] */
#define BCHP_AVLINK_GLOBAL_CFR_TX_WATER_MARK_tx_Water_Mark_Wr_AT_MASK 0xff000000
#define BCHP_AVLINK_GLOBAL_CFR_TX_WATER_MARK_tx_Water_Mark_Wr_AT_SHIFT 24

/* AVLINK_GLOBAL_CFR :: TX_WATER_MARK :: tx_Water_Mark_Rd_AT [23:16] */
#define BCHP_AVLINK_GLOBAL_CFR_TX_WATER_MARK_tx_Water_Mark_Rd_AT_MASK 0x00ff0000
#define BCHP_AVLINK_GLOBAL_CFR_TX_WATER_MARK_tx_Water_Mark_Rd_AT_SHIFT 16

/* AVLINK_GLOBAL_CFR :: TX_WATER_MARK :: tx_Water_Mark_Wr_IT [15:08] */
#define BCHP_AVLINK_GLOBAL_CFR_TX_WATER_MARK_tx_Water_Mark_Wr_IT_MASK 0x0000ff00
#define BCHP_AVLINK_GLOBAL_CFR_TX_WATER_MARK_tx_Water_Mark_Wr_IT_SHIFT 8

/* AVLINK_GLOBAL_CFR :: TX_WATER_MARK :: tx_Water_Mark_Rd_IT [07:00] */
#define BCHP_AVLINK_GLOBAL_CFR_TX_WATER_MARK_tx_Water_Mark_Rd_IT_MASK 0x000000ff
#define BCHP_AVLINK_GLOBAL_CFR_TX_WATER_MARK_tx_Water_Mark_Rd_IT_SHIFT 0

/***************************************************************************
 *VERSION - GLOBAL CFR Spec Ver - Core Rev Register
 ***************************************************************************/
/* AVLINK_GLOBAL_CFR :: VERSION :: Version [31:16] */
#define BCHP_AVLINK_GLOBAL_CFR_VERSION_Version_MASK                0xffff0000
#define BCHP_AVLINK_GLOBAL_CFR_VERSION_Version_SHIFT               16

/* AVLINK_GLOBAL_CFR :: VERSION :: Revision [15:00] */
#define BCHP_AVLINK_GLOBAL_CFR_VERSION_Revision_MASK               0x0000ffff
#define BCHP_AVLINK_GLOBAL_CFR_VERSION_Revision_SHIFT              0

/***************************************************************************
 *FIFO_FLUSH - GLOBAL CFR FIFO Flush Register
 ***************************************************************************/
/* AVLINK_GLOBAL_CFR :: FIFO_FLUSH :: reserved0 [31:24] */
#define BCHP_AVLINK_GLOBAL_CFR_FIFO_FLUSH_reserved0_MASK           0xff000000
#define BCHP_AVLINK_GLOBAL_CFR_FIFO_FLUSH_reserved0_SHIFT          24

/* AVLINK_GLOBAL_CFR :: FIFO_FLUSH :: av_Rx_Buf_Flush [23:16] */
#define BCHP_AVLINK_GLOBAL_CFR_FIFO_FLUSH_av_Rx_Buf_Flush_MASK     0x00ff0000
#define BCHP_AVLINK_GLOBAL_CFR_FIFO_FLUSH_av_Rx_Buf_Flush_SHIFT    16

/* AVLINK_GLOBAL_CFR :: FIFO_FLUSH :: av_Tx_Buf_Flush [15:08] */
#define BCHP_AVLINK_GLOBAL_CFR_FIFO_FLUSH_av_Tx_Buf_Flush_MASK     0x0000ff00
#define BCHP_AVLINK_GLOBAL_CFR_FIFO_FLUSH_av_Tx_Buf_Flush_SHIFT    8

/* AVLINK_GLOBAL_CFR :: FIFO_FLUSH :: reserved1 [07:05] */
#define BCHP_AVLINK_GLOBAL_CFR_FIFO_FLUSH_reserved1_MASK           0x000000e0
#define BCHP_AVLINK_GLOBAL_CFR_FIFO_FLUSH_reserved1_SHIFT          5

/* AVLINK_GLOBAL_CFR :: FIFO_FLUSH :: at_Resp_FIFO_Flush [04:04] */
#define BCHP_AVLINK_GLOBAL_CFR_FIFO_FLUSH_at_Resp_FIFO_Flush_MASK  0x00000010
#define BCHP_AVLINK_GLOBAL_CFR_FIFO_FLUSH_at_Resp_FIFO_Flush_SHIFT 4

/* AVLINK_GLOBAL_CFR :: FIFO_FLUSH :: ir_FIFO_Flush [03:03] */
#define BCHP_AVLINK_GLOBAL_CFR_FIFO_FLUSH_ir_FIFO_Flush_MASK       0x00000008
#define BCHP_AVLINK_GLOBAL_CFR_FIFO_FLUSH_ir_FIFO_Flush_SHIFT      3

/* AVLINK_GLOBAL_CFR :: FIFO_FLUSH :: it_FIFO_Flush [02:02] */
#define BCHP_AVLINK_GLOBAL_CFR_FIFO_FLUSH_it_FIFO_Flush_MASK       0x00000004
#define BCHP_AVLINK_GLOBAL_CFR_FIFO_FLUSH_it_FIFO_Flush_SHIFT      2

/* AVLINK_GLOBAL_CFR :: FIFO_FLUSH :: ar_FIFO_Flush [01:01] */
#define BCHP_AVLINK_GLOBAL_CFR_FIFO_FLUSH_ar_FIFO_Flush_MASK       0x00000002
#define BCHP_AVLINK_GLOBAL_CFR_FIFO_FLUSH_ar_FIFO_Flush_SHIFT      1

/* AVLINK_GLOBAL_CFR :: FIFO_FLUSH :: at_Req_FIFO_Flush [00:00] */
#define BCHP_AVLINK_GLOBAL_CFR_FIFO_FLUSH_at_Req_FIFO_Flush_MASK   0x00000001
#define BCHP_AVLINK_GLOBAL_CFR_FIFO_FLUSH_at_Req_FIFO_Flush_SHIFT  0

/***************************************************************************
 *INT_EVENT_STATUS - GLOBAL CFR Interrupt Sources Register
 ***************************************************************************/
/* AVLINK_GLOBAL_CFR :: INT_EVENT_STATUS :: reserved0 [31:24] */
#define BCHP_AVLINK_GLOBAL_CFR_INT_EVENT_STATUS_reserved0_MASK     0xff000000
#define BCHP_AVLINK_GLOBAL_CFR_INT_EVENT_STATUS_reserved0_SHIFT    24

/* AVLINK_GLOBAL_CFR :: INT_EVENT_STATUS :: av_Rx_Int_Event [23:16] */
#define BCHP_AVLINK_GLOBAL_CFR_INT_EVENT_STATUS_av_Rx_Int_Event_MASK 0x00ff0000
#define BCHP_AVLINK_GLOBAL_CFR_INT_EVENT_STATUS_av_Rx_Int_Event_SHIFT 16

/* AVLINK_GLOBAL_CFR :: INT_EVENT_STATUS :: av_Tx_Int_Event [15:08] */
#define BCHP_AVLINK_GLOBAL_CFR_INT_EVENT_STATUS_av_Tx_Int_Event_MASK 0x0000ff00
#define BCHP_AVLINK_GLOBAL_CFR_INT_EVENT_STATUS_av_Tx_Int_Event_SHIFT 8

/* AVLINK_GLOBAL_CFR :: INT_EVENT_STATUS :: reserved1 [07:02] */
#define BCHP_AVLINK_GLOBAL_CFR_INT_EVENT_STATUS_reserved1_MASK     0x000000fc
#define BCHP_AVLINK_GLOBAL_CFR_INT_EVENT_STATUS_reserved1_SHIFT    2

/* AVLINK_GLOBAL_CFR :: INT_EVENT_STATUS :: host_Int_Event [01:01] */
#define BCHP_AVLINK_GLOBAL_CFR_INT_EVENT_STATUS_host_Int_Event_MASK 0x00000002
#define BCHP_AVLINK_GLOBAL_CFR_INT_EVENT_STATUS_host_Int_Event_SHIFT 1

/* AVLINK_GLOBAL_CFR :: INT_EVENT_STATUS :: csr_Int_Event [00:00] */
#define BCHP_AVLINK_GLOBAL_CFR_INT_EVENT_STATUS_csr_Int_Event_MASK 0x00000001
#define BCHP_AVLINK_GLOBAL_CFR_INT_EVENT_STATUS_csr_Int_Event_SHIFT 0

/***************************************************************************
 *NMI_EVENT_STATUS - GLOBAL CFR NMI Sources Register
 ***************************************************************************/
/* AVLINK_GLOBAL_CFR :: NMI_EVENT_STATUS :: reserved0 [31:24] */
#define BCHP_AVLINK_GLOBAL_CFR_NMI_EVENT_STATUS_reserved0_MASK     0xff000000
#define BCHP_AVLINK_GLOBAL_CFR_NMI_EVENT_STATUS_reserved0_SHIFT    24

/* AVLINK_GLOBAL_CFR :: NMI_EVENT_STATUS :: av_Rx_NMI_Event [23:16] */
#define BCHP_AVLINK_GLOBAL_CFR_NMI_EVENT_STATUS_av_Rx_NMI_Event_MASK 0x00ff0000
#define BCHP_AVLINK_GLOBAL_CFR_NMI_EVENT_STATUS_av_Rx_NMI_Event_SHIFT 16

/* AVLINK_GLOBAL_CFR :: NMI_EVENT_STATUS :: av_Tx_NMI_Event [15:08] */
#define BCHP_AVLINK_GLOBAL_CFR_NMI_EVENT_STATUS_av_Tx_NMI_Event_MASK 0x0000ff00
#define BCHP_AVLINK_GLOBAL_CFR_NMI_EVENT_STATUS_av_Tx_NMI_Event_SHIFT 8

/* AVLINK_GLOBAL_CFR :: NMI_EVENT_STATUS :: reserved1 [07:02] */
#define BCHP_AVLINK_GLOBAL_CFR_NMI_EVENT_STATUS_reserved1_MASK     0x000000fc
#define BCHP_AVLINK_GLOBAL_CFR_NMI_EVENT_STATUS_reserved1_SHIFT    2

/* AVLINK_GLOBAL_CFR :: NMI_EVENT_STATUS :: host_NMI_Event [01:01] */
#define BCHP_AVLINK_GLOBAL_CFR_NMI_EVENT_STATUS_host_NMI_Event_MASK 0x00000002
#define BCHP_AVLINK_GLOBAL_CFR_NMI_EVENT_STATUS_host_NMI_Event_SHIFT 1

/* AVLINK_GLOBAL_CFR :: NMI_EVENT_STATUS :: csr_NMI_Event [00:00] */
#define BCHP_AVLINK_GLOBAL_CFR_NMI_EVENT_STATUS_csr_NMI_Event_MASK 0x00000001
#define BCHP_AVLINK_GLOBAL_CFR_NMI_EVENT_STATUS_csr_NMI_Event_SHIFT 0

/***************************************************************************
 *HOST_STATUS - GLOBAL CFR Asy Packet Tx Status Register
 ***************************************************************************/
/* AVLINK_GLOBAL_CFR :: HOST_STATUS :: at_Resp_Event [31:27] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_STATUS_at_Resp_Event_MASK      0xf8000000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_STATUS_at_Resp_Event_SHIFT     27

/* AVLINK_GLOBAL_CFR :: HOST_STATUS :: reserved0 [26:26] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_STATUS_reserved0_MASK          0x04000000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_STATUS_reserved0_SHIFT         26

/* AVLINK_GLOBAL_CFR :: HOST_STATUS :: ping_Time [25:10] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_STATUS_ping_Time_MASK          0x03fffc00
#define BCHP_AVLINK_GLOBAL_CFR_HOST_STATUS_ping_Time_SHIFT         10

/* AVLINK_GLOBAL_CFR :: HOST_STATUS :: at_Req_Event [09:05] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_STATUS_at_Req_Event_MASK       0x000003e0
#define BCHP_AVLINK_GLOBAL_CFR_HOST_STATUS_at_Req_Event_SHIFT      5

/* AVLINK_GLOBAL_CFR :: HOST_STATUS :: it_Event [04:00] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_STATUS_it_Event_MASK           0x0000001f
#define BCHP_AVLINK_GLOBAL_CFR_HOST_STATUS_it_Event_SHIFT          0

/***************************************************************************
 *HC_CONTROL_SET - GLOBAL CFR Link Core Control Set Register
 ***************************************************************************/
/* AVLINK_GLOBAL_CFR :: HC_CONTROL_SET :: reserved0 [31:13] */
#define BCHP_AVLINK_GLOBAL_CFR_HC_CONTROL_SET_reserved0_MASK       0xffffe000
#define BCHP_AVLINK_GLOBAL_CFR_HC_CONTROL_SET_reserved0_SHIFT      13

/* AVLINK_GLOBAL_CFR :: HC_CONTROL_SET :: iso_Dma_Mode_Select [12:12] */
#define BCHP_AVLINK_GLOBAL_CFR_HC_CONTROL_SET_iso_Dma_Mode_Select_MASK 0x00001000
#define BCHP_AVLINK_GLOBAL_CFR_HC_CONTROL_SET_iso_Dma_Mode_Select_SHIFT 12

/* AVLINK_GLOBAL_CFR :: HC_CONTROL_SET :: asy_Dma_Mode_Select [11:11] */
#define BCHP_AVLINK_GLOBAL_CFR_HC_CONTROL_SET_asy_Dma_Mode_Select_MASK 0x00000800
#define BCHP_AVLINK_GLOBAL_CFR_HC_CONTROL_SET_asy_Dma_Mode_Select_SHIFT 11

/* AVLINK_GLOBAL_CFR :: HC_CONTROL_SET :: start_Asy_Resp_Tx [10:10] */
#define BCHP_AVLINK_GLOBAL_CFR_HC_CONTROL_SET_start_Asy_Resp_Tx_MASK 0x00000400
#define BCHP_AVLINK_GLOBAL_CFR_HC_CONTROL_SET_start_Asy_Resp_Tx_SHIFT 10

/* AVLINK_GLOBAL_CFR :: HC_CONTROL_SET :: lit_Endian_Sel_Mcu [09:09] */
#define BCHP_AVLINK_GLOBAL_CFR_HC_CONTROL_SET_lit_Endian_Sel_Mcu_MASK 0x00000200
#define BCHP_AVLINK_GLOBAL_CFR_HC_CONTROL_SET_lit_Endian_Sel_Mcu_SHIFT 9

/* AVLINK_GLOBAL_CFR :: HC_CONTROL_SET :: aPhy_Enhance_En [08:08] */
#define BCHP_AVLINK_GLOBAL_CFR_HC_CONTROL_SET_aPhy_Enhance_En_MASK 0x00000100
#define BCHP_AVLINK_GLOBAL_CFR_HC_CONTROL_SET_aPhy_Enhance_En_SHIFT 8

/* AVLINK_GLOBAL_CFR :: HC_CONTROL_SET :: link_Enable [07:07] */
#define BCHP_AVLINK_GLOBAL_CFR_HC_CONTROL_SET_link_Enable_MASK     0x00000080
#define BCHP_AVLINK_GLOBAL_CFR_HC_CONTROL_SET_link_Enable_SHIFT    7

/* AVLINK_GLOBAL_CFR :: HC_CONTROL_SET :: asy_Rx_En [06:06] */
#define BCHP_AVLINK_GLOBAL_CFR_HC_CONTROL_SET_asy_Rx_En_MASK       0x00000040
#define BCHP_AVLINK_GLOBAL_CFR_HC_CONTROL_SET_asy_Rx_En_SHIFT      6

/* AVLINK_GLOBAL_CFR :: HC_CONTROL_SET :: iso_Rx_En [05:05] */
#define BCHP_AVLINK_GLOBAL_CFR_HC_CONTROL_SET_iso_Rx_En_MASK       0x00000020
#define BCHP_AVLINK_GLOBAL_CFR_HC_CONTROL_SET_iso_Rx_En_SHIFT      5

/* AVLINK_GLOBAL_CFR :: HC_CONTROL_SET :: soft_Reset [04:04] */
#define BCHP_AVLINK_GLOBAL_CFR_HC_CONTROL_SET_soft_Reset_MASK      0x00000010
#define BCHP_AVLINK_GLOBAL_CFR_HC_CONTROL_SET_soft_Reset_SHIFT     4

/* AVLINK_GLOBAL_CFR :: HC_CONTROL_SET :: start_Asy_Req_Tx [03:03] */
#define BCHP_AVLINK_GLOBAL_CFR_HC_CONTROL_SET_start_Asy_Req_Tx_MASK 0x00000008
#define BCHP_AVLINK_GLOBAL_CFR_HC_CONTROL_SET_start_Asy_Req_Tx_SHIFT 3

/* AVLINK_GLOBAL_CFR :: HC_CONTROL_SET :: start_Iso_Tx [02:02] */
#define BCHP_AVLINK_GLOBAL_CFR_HC_CONTROL_SET_start_Iso_Tx_MASK    0x00000004
#define BCHP_AVLINK_GLOBAL_CFR_HC_CONTROL_SET_start_Iso_Tx_SHIFT   2

/* AVLINK_GLOBAL_CFR :: HC_CONTROL_SET :: reserved1 [01:00] */
#define BCHP_AVLINK_GLOBAL_CFR_HC_CONTROL_SET_reserved1_MASK       0x00000003
#define BCHP_AVLINK_GLOBAL_CFR_HC_CONTROL_SET_reserved1_SHIFT      0

/***************************************************************************
 *HC_CONTROL_CLR - GLOBAL CFR Link Core Control Clear Register
 ***************************************************************************/
/* AVLINK_GLOBAL_CFR :: HC_CONTROL_CLR :: reserved0 [31:13] */
#define BCHP_AVLINK_GLOBAL_CFR_HC_CONTROL_CLR_reserved0_MASK       0xffffe000
#define BCHP_AVLINK_GLOBAL_CFR_HC_CONTROL_CLR_reserved0_SHIFT      13

/* AVLINK_GLOBAL_CFR :: HC_CONTROL_CLR :: iso_Dma_Mode_Select [12:12] */
#define BCHP_AVLINK_GLOBAL_CFR_HC_CONTROL_CLR_iso_Dma_Mode_Select_MASK 0x00001000
#define BCHP_AVLINK_GLOBAL_CFR_HC_CONTROL_CLR_iso_Dma_Mode_Select_SHIFT 12

/* AVLINK_GLOBAL_CFR :: HC_CONTROL_CLR :: asy_Dma_Mode_Select [11:11] */
#define BCHP_AVLINK_GLOBAL_CFR_HC_CONTROL_CLR_asy_Dma_Mode_Select_MASK 0x00000800
#define BCHP_AVLINK_GLOBAL_CFR_HC_CONTROL_CLR_asy_Dma_Mode_Select_SHIFT 11

/* AVLINK_GLOBAL_CFR :: HC_CONTROL_CLR :: start_Asy_Resp_Tx [10:10] */
#define BCHP_AVLINK_GLOBAL_CFR_HC_CONTROL_CLR_start_Asy_Resp_Tx_MASK 0x00000400
#define BCHP_AVLINK_GLOBAL_CFR_HC_CONTROL_CLR_start_Asy_Resp_Tx_SHIFT 10

/* AVLINK_GLOBAL_CFR :: HC_CONTROL_CLR :: lit_Endian_Sel_Mcu [09:09] */
#define BCHP_AVLINK_GLOBAL_CFR_HC_CONTROL_CLR_lit_Endian_Sel_Mcu_MASK 0x00000200
#define BCHP_AVLINK_GLOBAL_CFR_HC_CONTROL_CLR_lit_Endian_Sel_Mcu_SHIFT 9

/* AVLINK_GLOBAL_CFR :: HC_CONTROL_CLR :: aPhy_Enhance_En [08:08] */
#define BCHP_AVLINK_GLOBAL_CFR_HC_CONTROL_CLR_aPhy_Enhance_En_MASK 0x00000100
#define BCHP_AVLINK_GLOBAL_CFR_HC_CONTROL_CLR_aPhy_Enhance_En_SHIFT 8

/* AVLINK_GLOBAL_CFR :: HC_CONTROL_CLR :: link_Enable [07:07] */
#define BCHP_AVLINK_GLOBAL_CFR_HC_CONTROL_CLR_link_Enable_MASK     0x00000080
#define BCHP_AVLINK_GLOBAL_CFR_HC_CONTROL_CLR_link_Enable_SHIFT    7

/* AVLINK_GLOBAL_CFR :: HC_CONTROL_CLR :: asy_Rx_En [06:06] */
#define BCHP_AVLINK_GLOBAL_CFR_HC_CONTROL_CLR_asy_Rx_En_MASK       0x00000040
#define BCHP_AVLINK_GLOBAL_CFR_HC_CONTROL_CLR_asy_Rx_En_SHIFT      6

/* AVLINK_GLOBAL_CFR :: HC_CONTROL_CLR :: iso_Rx_En [05:05] */
#define BCHP_AVLINK_GLOBAL_CFR_HC_CONTROL_CLR_iso_Rx_En_MASK       0x00000020
#define BCHP_AVLINK_GLOBAL_CFR_HC_CONTROL_CLR_iso_Rx_En_SHIFT      5

/* AVLINK_GLOBAL_CFR :: HC_CONTROL_CLR :: soft_Reset [04:04] */
#define BCHP_AVLINK_GLOBAL_CFR_HC_CONTROL_CLR_soft_Reset_MASK      0x00000010
#define BCHP_AVLINK_GLOBAL_CFR_HC_CONTROL_CLR_soft_Reset_SHIFT     4

/* AVLINK_GLOBAL_CFR :: HC_CONTROL_CLR :: start_Asy_Req_Tx [03:03] */
#define BCHP_AVLINK_GLOBAL_CFR_HC_CONTROL_CLR_start_Asy_Req_Tx_MASK 0x00000008
#define BCHP_AVLINK_GLOBAL_CFR_HC_CONTROL_CLR_start_Asy_Req_Tx_SHIFT 3

/* AVLINK_GLOBAL_CFR :: HC_CONTROL_CLR :: start_Iso_Tx [02:02] */
#define BCHP_AVLINK_GLOBAL_CFR_HC_CONTROL_CLR_start_Iso_Tx_MASK    0x00000004
#define BCHP_AVLINK_GLOBAL_CFR_HC_CONTROL_CLR_start_Iso_Tx_SHIFT   2

/* AVLINK_GLOBAL_CFR :: HC_CONTROL_CLR :: reserved1 [01:00] */
#define BCHP_AVLINK_GLOBAL_CFR_HC_CONTROL_CLR_reserved1_MASK       0x00000003
#define BCHP_AVLINK_GLOBAL_CFR_HC_CONTROL_CLR_reserved1_SHIFT      0

/***************************************************************************
 *HOST_ASY_FIFO_SIZE - GLOBAL CFR Host Asynchronous FIFO Size Register
 ***************************************************************************/
/* AVLINK_GLOBAL_CFR :: HOST_ASY_FIFO_SIZE :: ar_Size [31:16] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_ASY_FIFO_SIZE_ar_Size_MASK     0xffff0000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_ASY_FIFO_SIZE_ar_Size_SHIFT    16

/* AVLINK_GLOBAL_CFR :: HOST_ASY_FIFO_SIZE :: at_Size [15:00] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_ASY_FIFO_SIZE_at_Size_MASK     0x0000ffff
#define BCHP_AVLINK_GLOBAL_CFR_HOST_ASY_FIFO_SIZE_at_Size_SHIFT    0

/***************************************************************************
 *HOST_ISO_FIFO_SIZE - GLOBAL CFR Host Isochronous FIFO Size Register
 ***************************************************************************/
/* AVLINK_GLOBAL_CFR :: HOST_ISO_FIFO_SIZE :: ir_Size [31:16] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_ISO_FIFO_SIZE_ir_Size_MASK     0xffff0000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_ISO_FIFO_SIZE_ir_Size_SHIFT    16

/* AVLINK_GLOBAL_CFR :: HOST_ISO_FIFO_SIZE :: it_Size [15:00] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_ISO_FIFO_SIZE_it_Size_MASK     0x0000ffff
#define BCHP_AVLINK_GLOBAL_CFR_HOST_ISO_FIFO_SIZE_it_Size_SHIFT    0

/***************************************************************************
 *HOST_INT_EVENT_SET - GLOBAL CFR Host Interrupt Set Register
 ***************************************************************************/
/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_SET :: link_On_Shadow [31:31] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_link_On_Shadow_MASK 0x80000000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_link_On_Shadow_SHIFT 31

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_SET :: per_pkt_Int_Asy [30:30] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_per_pkt_Int_Asy_MASK 0x40000000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_per_pkt_Int_Asy_SHIFT 30

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_SET :: ahb_Error_Resp [29:29] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_ahb_Error_Resp_MASK 0x20000000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_ahb_Error_Resp_SHIFT 29

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_SET :: at_Resp_Dma_IOC [28:28] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_at_Resp_Dma_IOC_MASK 0x10000000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_at_Resp_Dma_IOC_SHIFT 28

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_SET :: at_Resp_Dma_Fatal_Error [27:27] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_at_Resp_Dma_Fatal_Error_MASK 0x08000000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_at_Resp_Dma_Fatal_Error_SHIFT 27

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_SET :: at_Resp_FIFO_Of [26:26] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_at_Resp_FIFO_Of_MASK 0x04000000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_at_Resp_FIFO_Of_SHIFT 26

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_SET :: ir_Dma_IOC [25:25] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_ir_Dma_IOC_MASK  0x02000000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_ir_Dma_IOC_SHIFT 25

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_SET :: ir_Dma_Fatal_Error [24:24] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_ir_Dma_Fatal_Error_MASK 0x01000000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_ir_Dma_Fatal_Error_SHIFT 24

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_SET :: ar_Dma_IOC [23:23] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_ar_Dma_IOC_MASK  0x00800000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_ar_Dma_IOC_SHIFT 23

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_SET :: ar_Dma_Fatal_Error [22:22] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_ar_Dma_Fatal_Error_MASK 0x00400000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_ar_Dma_Fatal_Error_SHIFT 22

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_SET :: reserved0 [21:20] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_reserved0_MASK   0x00300000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_reserved0_SHIFT  20

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_SET :: it_Dma_IOC [19:19] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_it_Dma_IOC_MASK  0x00080000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_it_Dma_IOC_SHIFT 19

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_SET :: it_Dma_Fatal_Error [18:18] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_it_Dma_Fatal_Error_MASK 0x00040000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_it_Dma_Fatal_Error_SHIFT 18

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_SET :: at_Req_Dma_IOC [17:17] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_at_Req_Dma_IOC_MASK 0x00020000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_at_Req_Dma_IOC_SHIFT 17

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_SET :: at_Req_Dma_Fatal_Error [16:16] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_at_Req_Dma_Fatal_Error_MASK 0x00010000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_at_Req_Dma_Fatal_Error_SHIFT 16

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_SET :: per_Pkt_Int_Iso [15:15] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_per_Pkt_Int_Iso_MASK 0x00008000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_per_Pkt_Int_Iso_SHIFT 15

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_SET :: reserved1 [14:14] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_reserved1_MASK   0x00004000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_reserved1_SHIFT  14

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_SET :: ar_FIFO_Of [13:13] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_ar_FIFO_Of_MASK  0x00002000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_ar_FIFO_Of_SHIFT 13

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_SET :: ir_FIFO_Of [12:12] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_ir_FIFO_Of_MASK  0x00001000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_ir_FIFO_Of_SHIFT 12

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_SET :: ar_FIFO_Uf [11:11] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_ar_FIFO_Uf_MASK  0x00000800
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_ar_FIFO_Uf_SHIFT 11

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_SET :: ar_Rx_Packet [10:10] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_ar_Rx_Packet_MASK 0x00000400
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_ar_Rx_Packet_SHIFT 10

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_SET :: ir_FIFO_Uf [09:09] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_ir_FIFO_Uf_MASK  0x00000200
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_ir_FIFO_Uf_SHIFT 9

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_SET :: ir_Rx_Packet [08:08] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_ir_Rx_Packet_MASK 0x00000100
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_ir_Rx_Packet_SHIFT 8

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_SET :: at_Req_FIFO_Of [07:07] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_at_Req_FIFO_Of_MASK 0x00000080
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_at_Req_FIFO_Of_SHIFT 7

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_SET :: it_FIFO_Of [06:06] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_it_FIFO_Of_MASK  0x00000040
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_it_FIFO_Of_SHIFT 6

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_SET :: reserved2 [05:03] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_reserved2_MASK   0x00000038
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_reserved2_SHIFT  3

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_SET :: cycle_Second [02:02] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_cycle_Second_MASK 0x00000004
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_cycle_Second_SHIFT 2

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_SET :: cycle_Start [01:01] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_cycle_Start_MASK 0x00000002
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_cycle_Start_SHIFT 1

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_SET :: cycle_Done [00:00] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_cycle_Done_MASK  0x00000001
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_SET_cycle_Done_SHIFT 0

/***************************************************************************
 *HOST_INT_EVENT_CLR - GLOBAL CFR Host Interrupt Clear Register
 ***************************************************************************/
/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_CLR :: link_On_Shadow [31:31] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_link_On_Shadow_MASK 0x80000000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_link_On_Shadow_SHIFT 31

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_CLR :: per_pkt_Int_Asy [30:30] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_per_pkt_Int_Asy_MASK 0x40000000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_per_pkt_Int_Asy_SHIFT 30

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_CLR :: ahb_Error_Resp [29:29] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_ahb_Error_Resp_MASK 0x20000000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_ahb_Error_Resp_SHIFT 29

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_CLR :: at_Resp_Dma_IOC [28:28] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_at_Resp_Dma_IOC_MASK 0x10000000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_at_Resp_Dma_IOC_SHIFT 28

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_CLR :: at_Resp_Dma_Fatal_Error [27:27] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_at_Resp_Dma_Fatal_Error_MASK 0x08000000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_at_Resp_Dma_Fatal_Error_SHIFT 27

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_CLR :: at_Resp_FIFO_Of [26:26] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_at_Resp_FIFO_Of_MASK 0x04000000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_at_Resp_FIFO_Of_SHIFT 26

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_CLR :: ir_Dma_IOC [25:25] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_ir_Dma_IOC_MASK  0x02000000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_ir_Dma_IOC_SHIFT 25

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_CLR :: ir_Dma_Fatal_Error [24:24] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_ir_Dma_Fatal_Error_MASK 0x01000000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_ir_Dma_Fatal_Error_SHIFT 24

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_CLR :: ar_Dma_IOC [23:23] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_ar_Dma_IOC_MASK  0x00800000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_ar_Dma_IOC_SHIFT 23

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_CLR :: ar_Dma_Fatal_Error [22:22] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_ar_Dma_Fatal_Error_MASK 0x00400000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_ar_Dma_Fatal_Error_SHIFT 22

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_CLR :: reserved0 [21:20] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_reserved0_MASK   0x00300000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_reserved0_SHIFT  20

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_CLR :: it_Dma_IOC [19:19] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_it_Dma_IOC_MASK  0x00080000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_it_Dma_IOC_SHIFT 19

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_CLR :: it_Dma_Fatal_Error [18:18] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_it_Dma_Fatal_Error_MASK 0x00040000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_it_Dma_Fatal_Error_SHIFT 18

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_CLR :: at_Req_Dma_IOC [17:17] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_at_Req_Dma_IOC_MASK 0x00020000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_at_Req_Dma_IOC_SHIFT 17

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_CLR :: at_Req_Dma_Fatal_Error [16:16] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_at_Req_Dma_Fatal_Error_MASK 0x00010000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_at_Req_Dma_Fatal_Error_SHIFT 16

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_CLR :: per_Pkt_Int_Iso [15:15] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_per_Pkt_Int_Iso_MASK 0x00008000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_per_Pkt_Int_Iso_SHIFT 15

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_CLR :: reserved1 [14:14] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_reserved1_MASK   0x00004000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_reserved1_SHIFT  14

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_CLR :: ar_FIFO_Of [13:13] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_ar_FIFO_Of_MASK  0x00002000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_ar_FIFO_Of_SHIFT 13

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_CLR :: ir_FIFO_Of [12:12] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_ir_FIFO_Of_MASK  0x00001000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_ir_FIFO_Of_SHIFT 12

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_CLR :: ar_FIFO_Uf [11:11] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_ar_FIFO_Uf_MASK  0x00000800
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_ar_FIFO_Uf_SHIFT 11

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_CLR :: ar_Rx_Packet [10:10] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_ar_Rx_Packet_MASK 0x00000400
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_ar_Rx_Packet_SHIFT 10

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_CLR :: ir_FIFO_Uf [09:09] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_ir_FIFO_Uf_MASK  0x00000200
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_ir_FIFO_Uf_SHIFT 9

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_CLR :: ir_Rx_Packet [08:08] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_ir_Rx_Packet_MASK 0x00000100
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_ir_Rx_Packet_SHIFT 8

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_CLR :: at_Req_FIFO_Of [07:07] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_at_Req_FIFO_Of_MASK 0x00000080
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_at_Req_FIFO_Of_SHIFT 7

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_CLR :: it_FIFO_Of [06:06] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_it_FIFO_Of_MASK  0x00000040
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_it_FIFO_Of_SHIFT 6

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_CLR :: reserved2 [05:03] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_reserved2_MASK   0x00000038
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_reserved2_SHIFT  3

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_CLR :: cycle_Second [02:02] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_cycle_Second_MASK 0x00000004
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_cycle_Second_SHIFT 2

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_CLR :: cycle_Start [01:01] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_cycle_Start_MASK 0x00000002
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_cycle_Start_SHIFT 1

/* AVLINK_GLOBAL_CFR :: HOST_INT_EVENT_CLR :: cycle_Done [00:00] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_cycle_Done_MASK  0x00000001
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_EVENT_CLR_cycle_Done_SHIFT 0

/***************************************************************************
 *HOST_INT_MASK - GLOBAL CFR Host Interrupt Mask Register
 ***************************************************************************/
/* AVLINK_GLOBAL_CFR :: HOST_INT_MASK :: link_On_Shadow [31:31] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_link_On_Shadow_MASK   0x80000000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_link_On_Shadow_SHIFT  31

/* AVLINK_GLOBAL_CFR :: HOST_INT_MASK :: per_Pkt_Int_Asy [30:30] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_per_Pkt_Int_Asy_MASK  0x40000000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_per_Pkt_Int_Asy_SHIFT 30

/* AVLINK_GLOBAL_CFR :: HOST_INT_MASK :: ahb_Error_Resp [29:29] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_ahb_Error_Resp_MASK   0x20000000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_ahb_Error_Resp_SHIFT  29

/* AVLINK_GLOBAL_CFR :: HOST_INT_MASK :: at_Resp_Dma_IOC [28:28] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_at_Resp_Dma_IOC_MASK  0x10000000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_at_Resp_Dma_IOC_SHIFT 28

/* AVLINK_GLOBAL_CFR :: HOST_INT_MASK :: at_Resp_Dma_Fatal_Error [27:27] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_at_Resp_Dma_Fatal_Error_MASK 0x08000000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_at_Resp_Dma_Fatal_Error_SHIFT 27

/* AVLINK_GLOBAL_CFR :: HOST_INT_MASK :: at_Resp_FIFO_Of [26:26] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_at_Resp_FIFO_Of_MASK  0x04000000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_at_Resp_FIFO_Of_SHIFT 26

/* AVLINK_GLOBAL_CFR :: HOST_INT_MASK :: ir_Dma_IOC [25:25] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_ir_Dma_IOC_MASK       0x02000000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_ir_Dma_IOC_SHIFT      25

/* AVLINK_GLOBAL_CFR :: HOST_INT_MASK :: ir_Dma_Fatal_Error [24:24] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_ir_Dma_Fatal_Error_MASK 0x01000000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_ir_Dma_Fatal_Error_SHIFT 24

/* AVLINK_GLOBAL_CFR :: HOST_INT_MASK :: ar_Dma_IOC [23:23] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_ar_Dma_IOC_MASK       0x00800000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_ar_Dma_IOC_SHIFT      23

/* AVLINK_GLOBAL_CFR :: HOST_INT_MASK :: ar_Dma_Fatal_Error [22:22] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_ar_Dma_Fatal_Error_MASK 0x00400000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_ar_Dma_Fatal_Error_SHIFT 22

/* AVLINK_GLOBAL_CFR :: HOST_INT_MASK :: reserved0 [21:20] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_reserved0_MASK        0x00300000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_reserved0_SHIFT       20

/* AVLINK_GLOBAL_CFR :: HOST_INT_MASK :: it_Dma_IOC [19:19] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_it_Dma_IOC_MASK       0x00080000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_it_Dma_IOC_SHIFT      19

/* AVLINK_GLOBAL_CFR :: HOST_INT_MASK :: it_Dma_Fatal_Error [18:18] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_it_Dma_Fatal_Error_MASK 0x00040000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_it_Dma_Fatal_Error_SHIFT 18

/* AVLINK_GLOBAL_CFR :: HOST_INT_MASK :: at_Req_Dma_IOC [17:17] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_at_Req_Dma_IOC_MASK   0x00020000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_at_Req_Dma_IOC_SHIFT  17

/* AVLINK_GLOBAL_CFR :: HOST_INT_MASK :: at_Req_Dma_Fatal_Error [16:16] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_at_Req_Dma_Fatal_Error_MASK 0x00010000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_at_Req_Dma_Fatal_Error_SHIFT 16

/* AVLINK_GLOBAL_CFR :: HOST_INT_MASK :: per_Pkt_Int_Iso [15:15] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_per_Pkt_Int_Iso_MASK  0x00008000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_per_Pkt_Int_Iso_SHIFT 15

/* AVLINK_GLOBAL_CFR :: HOST_INT_MASK :: reserved1 [14:14] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_reserved1_MASK        0x00004000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_reserved1_SHIFT       14

/* AVLINK_GLOBAL_CFR :: HOST_INT_MASK :: ar_FIFO_Of [13:13] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_ar_FIFO_Of_MASK       0x00002000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_ar_FIFO_Of_SHIFT      13

/* AVLINK_GLOBAL_CFR :: HOST_INT_MASK :: ir_FIFO_Of [12:12] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_ir_FIFO_Of_MASK       0x00001000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_ir_FIFO_Of_SHIFT      12

/* AVLINK_GLOBAL_CFR :: HOST_INT_MASK :: ar_FIFO_Uf [11:11] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_ar_FIFO_Uf_MASK       0x00000800
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_ar_FIFO_Uf_SHIFT      11

/* AVLINK_GLOBAL_CFR :: HOST_INT_MASK :: ar_Rx_Packet [10:10] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_ar_Rx_Packet_MASK     0x00000400
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_ar_Rx_Packet_SHIFT    10

/* AVLINK_GLOBAL_CFR :: HOST_INT_MASK :: ir_FIFO_Uf [09:09] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_ir_FIFO_Uf_MASK       0x00000200
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_ir_FIFO_Uf_SHIFT      9

/* AVLINK_GLOBAL_CFR :: HOST_INT_MASK :: ir_Rx_Packet [08:08] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_ir_Rx_Packet_MASK     0x00000100
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_ir_Rx_Packet_SHIFT    8

/* AVLINK_GLOBAL_CFR :: HOST_INT_MASK :: at_Req_FIFO_Of [07:07] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_at_Req_FIFO_Of_MASK   0x00000080
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_at_Req_FIFO_Of_SHIFT  7

/* AVLINK_GLOBAL_CFR :: HOST_INT_MASK :: it_FIFO_Of [06:06] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_it_FIFO_Of_MASK       0x00000040
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_it_FIFO_Of_SHIFT      6

/* AVLINK_GLOBAL_CFR :: HOST_INT_MASK :: reserved2 [05:03] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_reserved2_MASK        0x00000038
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_reserved2_SHIFT       3

/* AVLINK_GLOBAL_CFR :: HOST_INT_MASK :: cycle_Second [02:02] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_cycle_Second_MASK     0x00000004
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_cycle_Second_SHIFT    2

/* AVLINK_GLOBAL_CFR :: HOST_INT_MASK :: cycle_Start [01:01] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_cycle_Start_MASK      0x00000002
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_cycle_Start_SHIFT     1

/* AVLINK_GLOBAL_CFR :: HOST_INT_MASK :: cycle_Done [00:00] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_cycle_Done_MASK       0x00000001
#define BCHP_AVLINK_GLOBAL_CFR_HOST_INT_MASK_cycle_Done_SHIFT      0

/***************************************************************************
 *HOST_NMI_MASK - GLOBAL CFR Host NMI Mask Register
 ***************************************************************************/
/* AVLINK_GLOBAL_CFR :: HOST_NMI_MASK :: link_On_Shadow [31:31] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_link_On_Shadow_MASK   0x80000000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_link_On_Shadow_SHIFT  31

/* AVLINK_GLOBAL_CFR :: HOST_NMI_MASK :: per_Pkt_Int_Asy [30:30] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_per_Pkt_Int_Asy_MASK  0x40000000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_per_Pkt_Int_Asy_SHIFT 30

/* AVLINK_GLOBAL_CFR :: HOST_NMI_MASK :: ahb_Error_Resp [29:29] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_ahb_Error_Resp_MASK   0x20000000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_ahb_Error_Resp_SHIFT  29

/* AVLINK_GLOBAL_CFR :: HOST_NMI_MASK :: at_Resp_Dma_IOC [28:28] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_at_Resp_Dma_IOC_MASK  0x10000000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_at_Resp_Dma_IOC_SHIFT 28

/* AVLINK_GLOBAL_CFR :: HOST_NMI_MASK :: at_Resp_Dma_Fatal_Error [27:27] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_at_Resp_Dma_Fatal_Error_MASK 0x08000000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_at_Resp_Dma_Fatal_Error_SHIFT 27

/* AVLINK_GLOBAL_CFR :: HOST_NMI_MASK :: at_Resp_FIFO_Of [26:26] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_at_Resp_FIFO_Of_MASK  0x04000000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_at_Resp_FIFO_Of_SHIFT 26

/* AVLINK_GLOBAL_CFR :: HOST_NMI_MASK :: ir_Dma_IOC [25:25] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_ir_Dma_IOC_MASK       0x02000000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_ir_Dma_IOC_SHIFT      25

/* AVLINK_GLOBAL_CFR :: HOST_NMI_MASK :: ir_Dma_Fatal_Error [24:24] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_ir_Dma_Fatal_Error_MASK 0x01000000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_ir_Dma_Fatal_Error_SHIFT 24

/* AVLINK_GLOBAL_CFR :: HOST_NMI_MASK :: ar_Dma_IOC [23:23] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_ar_Dma_IOC_MASK       0x00800000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_ar_Dma_IOC_SHIFT      23

/* AVLINK_GLOBAL_CFR :: HOST_NMI_MASK :: ar_Dma_Fatal_Error [22:22] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_ar_Dma_Fatal_Error_MASK 0x00400000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_ar_Dma_Fatal_Error_SHIFT 22

/* AVLINK_GLOBAL_CFR :: HOST_NMI_MASK :: reserved0 [21:20] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_reserved0_MASK        0x00300000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_reserved0_SHIFT       20

/* AVLINK_GLOBAL_CFR :: HOST_NMI_MASK :: it_Dma_IOC [19:19] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_it_Dma_IOC_MASK       0x00080000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_it_Dma_IOC_SHIFT      19

/* AVLINK_GLOBAL_CFR :: HOST_NMI_MASK :: it_Dma_Fatal_Error [18:18] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_it_Dma_Fatal_Error_MASK 0x00040000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_it_Dma_Fatal_Error_SHIFT 18

/* AVLINK_GLOBAL_CFR :: HOST_NMI_MASK :: at_Req_Dma_IOC [17:17] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_at_Req_Dma_IOC_MASK   0x00020000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_at_Req_Dma_IOC_SHIFT  17

/* AVLINK_GLOBAL_CFR :: HOST_NMI_MASK :: at_Req_Dma_Fatal_Error [16:16] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_at_Req_Dma_Fatal_Error_MASK 0x00010000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_at_Req_Dma_Fatal_Error_SHIFT 16

/* AVLINK_GLOBAL_CFR :: HOST_NMI_MASK :: per_Pkt_Int_Iso [15:15] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_per_Pkt_Int_Iso_MASK  0x00008000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_per_Pkt_Int_Iso_SHIFT 15

/* AVLINK_GLOBAL_CFR :: HOST_NMI_MASK :: reserved1 [14:14] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_reserved1_MASK        0x00004000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_reserved1_SHIFT       14

/* AVLINK_GLOBAL_CFR :: HOST_NMI_MASK :: ar_FIFO_Of [13:13] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_ar_FIFO_Of_MASK       0x00002000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_ar_FIFO_Of_SHIFT      13

/* AVLINK_GLOBAL_CFR :: HOST_NMI_MASK :: ir_FIFO_Of [12:12] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_ir_FIFO_Of_MASK       0x00001000
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_ir_FIFO_Of_SHIFT      12

/* AVLINK_GLOBAL_CFR :: HOST_NMI_MASK :: ar_FIFO_Uf [11:11] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_ar_FIFO_Uf_MASK       0x00000800
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_ar_FIFO_Uf_SHIFT      11

/* AVLINK_GLOBAL_CFR :: HOST_NMI_MASK :: ar_Rx_Packet [10:10] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_ar_Rx_Packet_MASK     0x00000400
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_ar_Rx_Packet_SHIFT    10

/* AVLINK_GLOBAL_CFR :: HOST_NMI_MASK :: ir_FIFO_Uf [09:09] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_ir_FIFO_Uf_MASK       0x00000200
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_ir_FIFO_Uf_SHIFT      9

/* AVLINK_GLOBAL_CFR :: HOST_NMI_MASK :: ir_Rx_Packet [08:08] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_ir_Rx_Packet_MASK     0x00000100
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_ir_Rx_Packet_SHIFT    8

/* AVLINK_GLOBAL_CFR :: HOST_NMI_MASK :: at_Req_FIFO_Of [07:07] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_at_Req_FIFO_Of_MASK   0x00000080
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_at_Req_FIFO_Of_SHIFT  7

/* AVLINK_GLOBAL_CFR :: HOST_NMI_MASK :: it_FIFO_Of [06:06] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_it_FIFO_Of_MASK       0x00000040
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_it_FIFO_Of_SHIFT      6

/* AVLINK_GLOBAL_CFR :: HOST_NMI_MASK :: reserved2 [05:03] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_reserved2_MASK        0x00000038
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_reserved2_SHIFT       3

/* AVLINK_GLOBAL_CFR :: HOST_NMI_MASK :: cycle_Second [02:02] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_cycle_Second_MASK     0x00000004
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_cycle_Second_SHIFT    2

/* AVLINK_GLOBAL_CFR :: HOST_NMI_MASK :: cycle_Start [01:01] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_cycle_Start_MASK      0x00000002
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_cycle_Start_SHIFT     1

/* AVLINK_GLOBAL_CFR :: HOST_NMI_MASK :: cycle_Done [00:00] */
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_cycle_Done_MASK       0x00000001
#define BCHP_AVLINK_GLOBAL_CFR_HOST_NMI_MASK_cycle_Done_SHIFT      0

#endif /* #ifndef BCHP_AVLINK_GLOBAL_CFR_H__ */

/* End of File */
