5 a 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd bassign1.vcd -o bassign1.cdd -v bassign1.v
3 0 $root $root NA 0 0 1
3 0 main main bassign1.v 1 25 1
2 1 5 a000a 2 1 c 0 0 a
2 2 5 90009 2 1b 2000c 1 0 1 2 1102
2 3 5 50005 0 1 400 0 0 d
2 4 5 5000a 2 36 f00e 2 3
2 5 7 90009 2 1 c 0 0 c
2 6 7 90009 0 2a 20000 0 0 1 2 2
2 7 7 90009 5 29 2100a 5 6 1 2 2
2 8 8 20006 4 3d 12600a 0 0 1 2 1102 $u0
1 a 3 830006 1 0 0 0 1 1 102
1 b 3 830009 1 0 0 0 1 1 102
1 c 3 3000c 1 0 0 0 1 1 1002
1 d 5 30005 1 0 0 0 1 1 1002
4 4 4 4
4 8 7 0
4 7 8 0
3 1 main.$u0 main.$u0 bassign1.v 0 11 1
2 9 9 80008 2 1 c 0 0 c
2 10 9 70007 2 1b 2000c 9 0 1 2 1102
2 11 9 30003 0 1 400 0 0 b
2 12 9 30008 2 37 1100e 10 11
2 13 10 70007 2 1 c 0 0 b
2 14 10 30003 0 1 400 0 0 a
2 15 10 30007 2 37 e 13 14
4 15 0 0
4 12 15 15
3 1 main.$u1 main.$u1 bassign1.v 0 23 1
