<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="00000000000000000000000000000000"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axis_array_ip_0/inst/myMaster/M_AXIS_TDATA[3]"/>
        <net name="design_1_i/axis_array_ip_0/inst/myMaster/M_AXIS_TDATA[2]"/>
        <net name="design_1_i/axis_array_ip_0/inst/myMaster/M_AXIS_TDATA[1]"/>
        <net name="design_1_i/axis_array_ip_0/inst/myMaster/M_AXIS_TDATA[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="00000000000000000000000000000000"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axis_array_ip_0/inst/myMaster/class_in[3]"/>
        <net name="design_1_i/axis_array_ip_0/inst/myMaster/class_in[2]"/>
        <net name="design_1_i/axis_array_ip_0/inst/myMaster/class_in[1]"/>
        <net name="design_1_i/axis_array_ip_0/inst/myMaster/class_in[0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
