Running: /fs/cad3/xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib simprims_ver -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /homes/mmahmood/Aaron/transmit_sim_isim_map.exe -prj /homes/mmahmood/Aaron/transmit_sim_map.prj work.transmit_sim work.glbl 
ISim P.68d (signature 0xfbc00daa)
Number of CPUs detected in this system: 48
Turning on mult-threading, number of parallel sub-compilation jobs: 96 
Determining compilation order of HDL files
Analyzing Verilog file "/homes/mmahmood/Aaron/netgen/map/transmit_map.v" into library work
Analyzing Verilog file "/homes/mmahmood/Aaron/transmit_sim.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 98096 KB
Fuse CPU Usage: 1090 ms
Compiling module X_CKBUF
Compiling module sffsrce
Compiling module X_SFF
Compiling module X_LUT6(INIT=64'b1111111100000000...
Compiling module X_LUT5
Compiling module X_ZERO
Compiling module X_CARRY4
Compiling module X_BUF
Compiling module X_OPAD
Compiling module X_OBUF
Compiling module X_IPAD
Compiling module X_IBUFDS_IBUFDISABLE_TPWRGT(LOC=...
Compiling module X_IBUF_INTERMDISABLE_TPWRGT(LOC=...
Compiling module ffsrce
Compiling module X_FF
Compiling module X_SFF(INIT=1'b1)
Compiling module X_ONE
Compiling module transmit
Compiling module transmit_sim
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 167 Verilog Units
Built simulation executable /homes/mmahmood/Aaron/transmit_sim_isim_map.exe
Fuse Memory Usage: 6427552 KB
Fuse CPU Usage: 1860 ms
GCC CPU Usage: 3250 ms
