#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55f9ba53fa30 .scope module, "BUF" "BUF" 2 1;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
o0x7f931fb1b018 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55f9ba579730/d .functor BUFZ 1, o0x7f931fb1b018, C4<0>, C4<0>, C4<0>;
L_0x55f9ba579730 .delay 1 (24,24,24) L_0x55f9ba579730/d;
v0x55f9ba545170_0 .net "A", 0 0, o0x7f931fb1b018;  0 drivers
v0x55f9ba545b70_0 .net "Y", 0 0, L_0x55f9ba579730;  1 drivers
S_0x55f9ba53f250 .scope module, "DFFSR" "DFFSR" 2 32;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "R"
o0x7f931fb1b0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f9ba546220_0 .net "C", 0 0, o0x7f931fb1b0d8;  0 drivers
o0x7f931fb1b108 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f9ba542400_0 .net "D", 0 0, o0x7f931fb1b108;  0 drivers
v0x55f9ba53e3c0_0 .var "Q", 0 0;
o0x7f931fb1b168 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f9ba538aa0_0 .net "R", 0 0, o0x7f931fb1b168;  0 drivers
o0x7f931fb1b198 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f9ba539730_0 .net "S", 0 0, o0x7f931fb1b198;  0 drivers
E_0x55f9ba51f860 .event posedge, v0x55f9ba538aa0_0, v0x55f9ba539730_0, v0x55f9ba546220_0;
S_0x55f9ba53bef0 .scope module, "probadorVerificador" "probadorVerificador" 3 8;
 .timescale -9 -10;
v0x55f9ba579020_0 .net "clk", 0 0, v0x55f9ba5789c0_0;  1 drivers
v0x55f9ba5790e0_0 .net "data_in0", 1 0, v0x55f9ba578a60_0;  1 drivers
v0x55f9ba579230_0 .net "data_in1", 1 0, v0x55f9ba578b00_0;  1 drivers
v0x55f9ba579360_0 .net "data_outCond", 1 0, v0x55f9ba5614b0_0;  1 drivers
v0x55f9ba579420_0 .net "data_outGenerico", 1 0, v0x55f9ba572db0_0;  1 drivers
v0x55f9ba5794e0_0 .net "data_outRetardos", 1 0, L_0x55f9ba57cf70;  1 drivers
v0x55f9ba5795f0_0 .net "reset_L", 0 0, v0x55f9ba578e10_0;  1 drivers
v0x55f9ba579690_0 .net "selector", 0 0, v0x55f9ba578f40_0;  1 drivers
S_0x55f9ba560f40 .scope module, "muxCond" "mux_mem_conductual" 3 13, 4 1 0, S_0x55f9ba53bef0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /INPUT 2 "data_in0"
    .port_info 4 /INPUT 2 "data_in1"
    .port_info 5 /OUTPUT 2 "data_out"
v0x55f9ba561230_0 .net "clk", 0 0, v0x55f9ba5789c0_0;  alias, 1 drivers
v0x55f9ba561310_0 .net "data_in0", 1 0, v0x55f9ba578a60_0;  alias, 1 drivers
v0x55f9ba5613f0_0 .net "data_in1", 1 0, v0x55f9ba578b00_0;  alias, 1 drivers
v0x55f9ba5614b0_0 .var "data_out", 1 0;
v0x55f9ba561590_0 .var "mout", 1 0;
v0x55f9ba5616c0_0 .net "reset_L", 0 0, v0x55f9ba578e10_0;  alias, 1 drivers
v0x55f9ba561780_0 .net "selector", 0 0, v0x55f9ba578f40_0;  alias, 1 drivers
E_0x55f9ba4dfa50 .event posedge, v0x55f9ba561230_0;
E_0x55f9ba546150 .event edge, v0x55f9ba561780_0, v0x55f9ba561310_0, v0x55f9ba5613f0_0;
S_0x55f9ba561900 .scope module, "muxGen" "muxGenerico" 3 14, 5 5 0, S_0x55f9ba53bef0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /INPUT 2 "data_in0"
    .port_info 4 /INPUT 2 "data_in1"
    .port_info 5 /OUTPUT 2 "data_out"
v0x55f9ba571f30_0 .net "_0_", 1 0, L_0x55f9ba579c90;  1 drivers
v0x55f9ba572070_0 .net *"_s12", 0 0, L_0x55f9ba579d80;  1 drivers
L_0x7f931fad2060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f9ba572150_0 .net/2u *"_s13", 0 0, L_0x7f931fad2060;  1 drivers
v0x55f9ba572210_0 .net *"_s15", 0 0, L_0x55f9ba579ea0;  1 drivers
v0x55f9ba5722f0_0 .net *"_s20", 0 0, L_0x55f9ba57a030;  1 drivers
v0x55f9ba572420_0 .net *"_s22", 0 0, L_0x55f9ba57a110;  1 drivers
v0x55f9ba572500_0 .net *"_s23", 0 0, L_0x55f9ba57a1b0;  1 drivers
v0x55f9ba5725e0_0 .net *"_s29", 0 0, L_0x55f9ba57a430;  1 drivers
v0x55f9ba5726c0_0 .net *"_s3", 0 0, L_0x55f9ba579ab0;  1 drivers
v0x55f9ba5727a0_0 .net *"_s31", 0 0, L_0x55f9ba57a530;  1 drivers
v0x55f9ba572880_0 .net *"_s32", 0 0, L_0x55f9ba57a5d0;  1 drivers
L_0x7f931fad2018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f9ba572960_0 .net/2u *"_s4", 0 0, L_0x7f931fad2018;  1 drivers
v0x55f9ba572a40_0 .net *"_s6", 0 0, L_0x55f9ba579b50;  1 drivers
v0x55f9ba572b20_0 .net "clk", 0 0, v0x55f9ba5789c0_0;  alias, 1 drivers
v0x55f9ba572c00_0 .net "data_in0", 1 0, v0x55f9ba578a60_0;  alias, 1 drivers
v0x55f9ba572cc0_0 .net "data_in1", 1 0, v0x55f9ba578b00_0;  alias, 1 drivers
v0x55f9ba572db0_0 .var "data_out", 1 0;
v0x55f9ba572ea0_0 .net "mout", 1 0, L_0x55f9ba57a340;  1 drivers
v0x55f9ba572fa0_0 .net "reset_L", 0 0, v0x55f9ba578e10_0;  alias, 1 drivers
v0x55f9ba573080_0 .net "selector", 0 0, v0x55f9ba578f40_0;  alias, 1 drivers
L_0x55f9ba579ab0 .part L_0x55f9ba57a340, 0, 1;
L_0x55f9ba579b50 .functor MUXZ 1, L_0x7f931fad2018, L_0x55f9ba579ab0, v0x55f9ba578e10_0, C4<>;
L_0x55f9ba579c90 .concat8 [ 1 1 0 0], L_0x55f9ba579b50, L_0x55f9ba579ea0;
L_0x55f9ba579d80 .part L_0x55f9ba57a340, 1, 1;
L_0x55f9ba579ea0 .functor MUXZ 1, L_0x7f931fad2060, L_0x55f9ba579d80, v0x55f9ba578e10_0, C4<>;
L_0x55f9ba57a030 .part v0x55f9ba578b00_0, 0, 1;
L_0x55f9ba57a110 .part v0x55f9ba578a60_0, 0, 1;
L_0x55f9ba57a1b0 .functor MUXZ 1, L_0x55f9ba57a110, L_0x55f9ba57a030, v0x55f9ba578f40_0, C4<>;
L_0x55f9ba57a340 .concat8 [ 1 1 0 0], L_0x55f9ba57a1b0, L_0x55f9ba57a5d0;
L_0x55f9ba57a430 .part v0x55f9ba578b00_0, 1, 1;
L_0x55f9ba57a530 .part v0x55f9ba578a60_0, 1, 1;
L_0x55f9ba57a5d0 .functor MUXZ 1, L_0x55f9ba57a530, L_0x55f9ba57a430, v0x55f9ba578f40_0, C4<>;
S_0x55f9ba5731d0 .scope module, "muxRet" "muxRetardos" 3 15, 6 5 0, S_0x55f9ba53bef0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /INPUT 2 "data_in0"
    .port_info 4 /INPUT 2 "data_in1"
    .port_info 5 /OUTPUT 2 "data_out"
v0x55f9ba577440_0 .net "_00_", 1 0, L_0x55f9ba57cc60;  1 drivers
v0x55f9ba577620_0 .net "_01_", 0 0, L_0x55f9ba57abd0;  1 drivers
v0x55f9ba577730_0 .net "_02_", 0 0, L_0x55f9ba57af80;  1 drivers
v0x55f9ba577820_0 .net "_03_", 0 0, L_0x55f9ba57b490;  1 drivers
v0x55f9ba577910_0 .net "_04_", 0 0, L_0x55f9ba57b750;  1 drivers
v0x55f9ba577a50_0 .net "_05_", 0 0, L_0x55f9ba57bd50;  1 drivers
v0x55f9ba577b40_0 .net "_06_", 0 0, L_0x55f9ba57c180;  1 drivers
v0x55f9ba577c30_0 .net "_07_", 0 0, L_0x55f9ba57c620;  1 drivers
v0x55f9ba577d20_0 .net "_08_", 0 0, L_0x55f9ba57a780;  1 drivers
v0x55f9ba577e50_0 .net "clk", 0 0, v0x55f9ba5789c0_0;  alias, 1 drivers
v0x55f9ba577f80_0 .net "data_in0", 1 0, v0x55f9ba578a60_0;  alias, 1 drivers
v0x55f9ba578060_0 .net "data_in1", 1 0, v0x55f9ba578b00_0;  alias, 1 drivers
v0x55f9ba578190_0 .net "data_out", 1 0, L_0x55f9ba57cf70;  alias, 1 drivers
v0x55f9ba578270_0 .net "reset_L", 0 0, v0x55f9ba578e10_0;  alias, 1 drivers
v0x55f9ba5783e0_0 .net "selector", 0 0, v0x55f9ba578f40_0;  alias, 1 drivers
L_0x55f9ba57aae0 .part v0x55f9ba578b00_0, 0, 1;
L_0x55f9ba57ae20 .part v0x55f9ba578b00_0, 1, 1;
L_0x55f9ba57b330 .part v0x55f9ba578a60_0, 1, 1;
L_0x55f9ba57bff0 .part v0x55f9ba578a60_0, 0, 1;
L_0x55f9ba57cc60 .concat8 [ 1 1 0 0], L_0x55f9ba57ca40, L_0x55f9ba57bac0;
L_0x55f9ba57cda0 .part L_0x55f9ba57cc60, 0, 1;
L_0x55f9ba57ced0 .part L_0x55f9ba57cc60, 1, 1;
L_0x55f9ba57cf70 .concat8 [ 1 1 0 0], v0x55f9ba576e30_0, v0x55f9ba5772f0_0;
S_0x55f9ba573490 .scope module, "_09_" "NOT" 6 28, 2 7 0, S_0x55f9ba5731d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
L_0x55f9ba57a780/d .functor NOT 1, L_0x55f9ba57aae0, C4<0>, C4<0>, C4<0>;
L_0x55f9ba57a780 .delay 1 (20,20,20) L_0x55f9ba57a780/d;
v0x55f9ba573680_0 .net "A", 0 0, L_0x55f9ba57aae0;  1 drivers
v0x55f9ba573760_0 .net "Y", 0 0, L_0x55f9ba57a780;  alias, 1 drivers
S_0x55f9ba573880 .scope module, "_10_" "NOT" 6 32, 2 7 0, S_0x55f9ba5731d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
L_0x55f9ba57abd0/d .functor NOT 1, L_0x55f9ba57ae20, C4<0>, C4<0>, C4<0>;
L_0x55f9ba57abd0 .delay 1 (20,20,20) L_0x55f9ba57abd0/d;
v0x55f9ba573a90_0 .net "A", 0 0, L_0x55f9ba57ae20;  1 drivers
v0x55f9ba573b70_0 .net "Y", 0 0, L_0x55f9ba57abd0;  alias, 1 drivers
S_0x55f9ba573c90 .scope module, "_11_" "NOR" 6 36, 2 19 0, S_0x55f9ba5731d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55f9ba57af10 .functor OR 1, v0x55f9ba578f40_0, L_0x55f9ba57b330, C4<0>, C4<0>;
L_0x55f9ba57af80/d .functor NOT 1, L_0x55f9ba57af10, C4<0>, C4<0>, C4<0>;
L_0x55f9ba57af80 .delay 1 (23,23,23) L_0x55f9ba57af80/d;
v0x55f9ba573eb0_0 .net "A", 0 0, v0x55f9ba578f40_0;  alias, 1 drivers
v0x55f9ba573fa0_0 .net "B", 0 0, L_0x55f9ba57b330;  1 drivers
v0x55f9ba574060_0 .net "Y", 0 0, L_0x55f9ba57af80;  alias, 1 drivers
v0x55f9ba574100_0 .net *"_s0", 0 0, L_0x55f9ba57af10;  1 drivers
S_0x55f9ba574260 .scope module, "_12_" "NAND" 6 41, 2 13 0, S_0x55f9ba5731d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55f9ba57b420 .functor AND 1, v0x55f9ba578f40_0, L_0x55f9ba57abd0, C4<1>, C4<1>;
L_0x55f9ba57b490/d .functor NOT 1, L_0x55f9ba57b420, C4<0>, C4<0>, C4<0>;
L_0x55f9ba57b490 .delay 1 (24,24,24) L_0x55f9ba57b490/d;
v0x55f9ba574480_0 .net "A", 0 0, v0x55f9ba578f40_0;  alias, 1 drivers
v0x55f9ba574540_0 .net "B", 0 0, L_0x55f9ba57abd0;  alias, 1 drivers
v0x55f9ba574600_0 .net "Y", 0 0, L_0x55f9ba57b490;  alias, 1 drivers
v0x55f9ba5746d0_0 .net *"_s0", 0 0, L_0x55f9ba57b420;  1 drivers
S_0x55f9ba5747f0 .scope module, "_13_" "NAND" 6 46, 2 13 0, S_0x55f9ba5731d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55f9ba57b6e0 .functor AND 1, v0x55f9ba578e10_0, L_0x55f9ba57b490, C4<1>, C4<1>;
L_0x55f9ba57b750/d .functor NOT 1, L_0x55f9ba57b6e0, C4<0>, C4<0>, C4<0>;
L_0x55f9ba57b750 .delay 1 (24,24,24) L_0x55f9ba57b750/d;
v0x55f9ba574a60_0 .net "A", 0 0, v0x55f9ba578e10_0;  alias, 1 drivers
v0x55f9ba574b70_0 .net "B", 0 0, L_0x55f9ba57b490;  alias, 1 drivers
v0x55f9ba574c30_0 .net "Y", 0 0, L_0x55f9ba57b750;  alias, 1 drivers
v0x55f9ba574cd0_0 .net *"_s0", 0 0, L_0x55f9ba57b6e0;  1 drivers
S_0x55f9ba574df0 .scope module, "_14_" "NOR" 6 51, 2 19 0, S_0x55f9ba5731d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55f9ba57b9a0 .functor OR 1, L_0x55f9ba57af80, L_0x55f9ba57b750, C4<0>, C4<0>;
L_0x55f9ba57bac0/d .functor NOT 1, L_0x55f9ba57b9a0, C4<0>, C4<0>, C4<0>;
L_0x55f9ba57bac0 .delay 1 (23,23,23) L_0x55f9ba57bac0/d;
v0x55f9ba575010_0 .net "A", 0 0, L_0x55f9ba57af80;  alias, 1 drivers
v0x55f9ba575100_0 .net "B", 0 0, L_0x55f9ba57b750;  alias, 1 drivers
v0x55f9ba5751d0_0 .net "Y", 0 0, L_0x55f9ba57bac0;  1 drivers
v0x55f9ba5752a0_0 .net *"_s0", 0 0, L_0x55f9ba57b9a0;  1 drivers
S_0x55f9ba5753c0 .scope module, "_15_" "NOR" 6 56, 2 19 0, S_0x55f9ba5731d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55f9ba57bce0 .functor OR 1, L_0x55f9ba57bff0, v0x55f9ba578f40_0, C4<0>, C4<0>;
L_0x55f9ba57bd50/d .functor NOT 1, L_0x55f9ba57bce0, C4<0>, C4<0>, C4<0>;
L_0x55f9ba57bd50 .delay 1 (23,23,23) L_0x55f9ba57bd50/d;
v0x55f9ba5755e0_0 .net "A", 0 0, L_0x55f9ba57bff0;  1 drivers
v0x55f9ba5756c0_0 .net "B", 0 0, v0x55f9ba578f40_0;  alias, 1 drivers
v0x55f9ba575780_0 .net "Y", 0 0, L_0x55f9ba57bd50;  alias, 1 drivers
v0x55f9ba575850_0 .net *"_s0", 0 0, L_0x55f9ba57bce0;  1 drivers
S_0x55f9ba575990 .scope module, "_16_" "NAND" 6 61, 2 13 0, S_0x55f9ba5731d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55f9ba57c110 .functor AND 1, L_0x55f9ba57a780, v0x55f9ba578f40_0, C4<1>, C4<1>;
L_0x55f9ba57c180/d .functor NOT 1, L_0x55f9ba57c110, C4<0>, C4<0>, C4<0>;
L_0x55f9ba57c180 .delay 1 (24,24,24) L_0x55f9ba57c180/d;
v0x55f9ba575b60_0 .net "A", 0 0, L_0x55f9ba57a780;  alias, 1 drivers
v0x55f9ba575c50_0 .net "B", 0 0, v0x55f9ba578f40_0;  alias, 1 drivers
v0x55f9ba575cf0_0 .net "Y", 0 0, L_0x55f9ba57c180;  alias, 1 drivers
v0x55f9ba575dc0_0 .net *"_s0", 0 0, L_0x55f9ba57c110;  1 drivers
S_0x55f9ba575f00 .scope module, "_17_" "NAND" 6 66, 2 13 0, S_0x55f9ba5731d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55f9ba57c500 .functor AND 1, v0x55f9ba578e10_0, L_0x55f9ba57c180, C4<1>, C4<1>;
L_0x55f9ba57c620/d .functor NOT 1, L_0x55f9ba57c500, C4<0>, C4<0>, C4<0>;
L_0x55f9ba57c620 .delay 1 (24,24,24) L_0x55f9ba57c620/d;
v0x55f9ba5760d0_0 .net "A", 0 0, v0x55f9ba578e10_0;  alias, 1 drivers
v0x55f9ba576190_0 .net "B", 0 0, L_0x55f9ba57c180;  alias, 1 drivers
v0x55f9ba576280_0 .net "Y", 0 0, L_0x55f9ba57c620;  alias, 1 drivers
v0x55f9ba576350_0 .net *"_s0", 0 0, L_0x55f9ba57c500;  1 drivers
S_0x55f9ba576470 .scope module, "_18_" "NOR" 6 71, 2 19 0, S_0x55f9ba5731d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55f9ba57c890 .functor OR 1, L_0x55f9ba57bd50, L_0x55f9ba57c620, C4<0>, C4<0>;
L_0x55f9ba57ca40/d .functor NOT 1, L_0x55f9ba57c890, C4<0>, C4<0>, C4<0>;
L_0x55f9ba57ca40 .delay 1 (23,23,23) L_0x55f9ba57ca40/d;
v0x55f9ba576690_0 .net "A", 0 0, L_0x55f9ba57bd50;  alias, 1 drivers
v0x55f9ba576780_0 .net "B", 0 0, L_0x55f9ba57c620;  alias, 1 drivers
v0x55f9ba576850_0 .net "Y", 0 0, L_0x55f9ba57ca40;  1 drivers
v0x55f9ba576920_0 .net *"_s0", 0 0, L_0x55f9ba57c890;  1 drivers
S_0x55f9ba576a40 .scope module, "_19_" "DFF" 6 77, 2 25 0, S_0x55f9ba5731d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x55f9ba576c60_0 .net "C", 0 0, v0x55f9ba5789c0_0;  alias, 1 drivers
v0x55f9ba576d70_0 .net "D", 0 0, L_0x55f9ba57cda0;  1 drivers
v0x55f9ba576e30_0 .var "Q", 0 0;
S_0x55f9ba576f50 .scope module, "_20_" "DFF" 6 83, 2 25 0, S_0x55f9ba5731d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x55f9ba577170_0 .net "C", 0 0, v0x55f9ba5789c0_0;  alias, 1 drivers
v0x55f9ba577230_0 .net "D", 0 0, L_0x55f9ba57ced0;  1 drivers
v0x55f9ba5772f0_0 .var "Q", 0 0;
S_0x55f9ba578540 .scope module, "pruebaModelos" "testbenchVerificador" 3 16, 7 1 0, S_0x55f9ba53bef0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "reset_L"
    .port_info 2 /OUTPUT 1 "selector"
    .port_info 3 /OUTPUT 2 "data_in0"
    .port_info 4 /OUTPUT 2 "data_in1"
    .port_info 5 /INPUT 2 "data_outCond"
    .port_info 6 /INPUT 2 "data_outGenerico"
    .port_info 7 /INPUT 2 "data_outRetardos"
v0x55f9ba5787e0_0 .var "checkerGenerico", 5 0;
v0x55f9ba5788e0_0 .var "checkerRetardo", 5 0;
v0x55f9ba5789c0_0 .var "clk", 0 0;
v0x55f9ba578a60_0 .var "data_in0", 1 0;
v0x55f9ba578b00_0 .var "data_in1", 1 0;
v0x55f9ba578c10_0 .net "data_outCond", 1 0, v0x55f9ba5614b0_0;  alias, 1 drivers
v0x55f9ba578cd0_0 .net "data_outGenerico", 1 0, v0x55f9ba572db0_0;  alias, 1 drivers
v0x55f9ba578d70_0 .net "data_outRetardos", 1 0, L_0x55f9ba57cf70;  alias, 1 drivers
v0x55f9ba578e10_0 .var "reset_L", 0 0;
v0x55f9ba578f40_0 .var "selector", 0 0;
    .scope S_0x55f9ba53f250;
T_0 ;
    %wait E_0x55f9ba51f860;
    %load/vec4 v0x55f9ba539730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f9ba53e3c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55f9ba538aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9ba53e3c0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x55f9ba542400_0;
    %assign/vec4 v0x55f9ba53e3c0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55f9ba560f40;
T_1 ;
    %wait E_0x55f9ba546150;
    %load/vec4 v0x55f9ba561780_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x55f9ba561310_0;
    %store/vec4 v0x55f9ba561590_0, 0, 2;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55f9ba5613f0_0;
    %store/vec4 v0x55f9ba561590_0, 0, 2;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55f9ba560f40;
T_2 ;
    %wait E_0x55f9ba4dfa50;
    %load/vec4 v0x55f9ba5616c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f9ba5614b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55f9ba561590_0;
    %assign/vec4 v0x55f9ba5614b0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55f9ba561900;
T_3 ;
    %wait E_0x55f9ba4dfa50;
    %load/vec4 v0x55f9ba571f30_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f9ba572db0_0, 4, 5;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55f9ba561900;
T_4 ;
    %wait E_0x55f9ba4dfa50;
    %load/vec4 v0x55f9ba571f30_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f9ba572db0_0, 4, 5;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55f9ba576a40;
T_5 ;
    %wait E_0x55f9ba4dfa50;
    %load/vec4 v0x55f9ba576d70_0;
    %assign/vec4 v0x55f9ba576e30_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55f9ba576f50;
T_6 ;
    %wait E_0x55f9ba4dfa50;
    %load/vec4 v0x55f9ba577230_0;
    %assign/vec4 v0x55f9ba5772f0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55f9ba578540;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9ba5789c0_0, 0;
    %end;
    .thread T_7;
    .scope S_0x55f9ba578540;
T_8 ;
    %delay 100, 0;
    %load/vec4 v0x55f9ba5789c0_0;
    %inv;
    %assign/vec4 v0x55f9ba5789c0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55f9ba578540;
T_9 ;
    %vpi_call 7 17 "$dumpfile", "verificacion.vcd" {0 0 0};
    %vpi_call 7 18 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9ba578e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9ba578f40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f9ba578a60_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f9ba578b00_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55f9ba5787e0_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55f9ba5788e0_0, 0, 6;
    %wait E_0x55f9ba4dfa50;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f9ba578e10_0, 0;
    %wait E_0x55f9ba4dfa50;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55f9ba578a60_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55f9ba578b00_0, 0;
    %wait E_0x55f9ba4dfa50;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f9ba578f40_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55f9ba578a60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f9ba578b00_0, 0;
    %wait E_0x55f9ba4dfa50;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f9ba578a60_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55f9ba578b00_0, 0;
    %wait E_0x55f9ba4dfa50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9ba578f40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f9ba578a60_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55f9ba578b00_0, 0;
    %wait E_0x55f9ba4dfa50;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55f9ba578a60_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55f9ba578b00_0, 0;
    %delay 500, 0;
    %vpi_call 7 51 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x55f9ba578540;
T_10 ;
    %wait E_0x55f9ba4dfa50;
    %load/vec4 v0x55f9ba578c10_0;
    %load/vec4 v0x55f9ba578cd0_0;
    %cmp/ne;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x55f9ba5787e0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55f9ba5787e0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55f9ba5787e0_0;
    %addi 0, 0, 6;
    %assign/vec4 v0x55f9ba5787e0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55f9ba578540;
T_11 ;
    %wait E_0x55f9ba4dfa50;
    %load/vec4 v0x55f9ba578c10_0;
    %load/vec4 v0x55f9ba578d70_0;
    %cmp/ne;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x55f9ba5788e0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55f9ba5788e0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55f9ba5788e0_0;
    %addi 0, 0, 6;
    %assign/vec4 v0x55f9ba5788e0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "./cmos_cellsRetardos.v";
    "probadorVerificador.v";
    "./muxmemoriaconductual.v";
    "./estructural1.v";
    "./estructural2.v";
    "./testbenchVerificador.v";
