# Reading D:/software/modelsim/modelsim_ase/tcl/vsim/pref.tcl
# reading D:/software/modelsim/modelsim_ase/win32aloem/../modelsim.ini
# Loading project counter_tb
# reading D:/software/modelsim/modelsim_ase/win32aloem/../modelsim.ini
# reading modelsim.ini
# Loading project avalon_fifo
vsim -gui work.avlon_tb
# vsim -gui work.avlon_tb 
# Start time: 19:05:14 on Jun 12,2016
# Loading work.avlon_tb
# Loading work.rmst_to_fifo_tile
# Loading work.rmst_ctrl
# Loading work.nest2_counter
# Loading work.data_delay
# Loading work.sig_delay
# Loading work.wmst_to_fifo_tile
# Loading work.wmst_ctrl
# Loading work.mem_top
# Loading work.mem_arbiter
# ** Error: (vsim-3033) D:/projects/backup/avalon_fifo/avlon_tb.v(223): Instantiation of 'scfifo' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /avlon_tb File: D:/projects/backup/avalon_fifo/avlon_tb.v
#         Searched libraries:
#             D:/projects/backup/avalon_fifo/work
# Error loading design
# End time: 19:05:14 on Jun 12,2016, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim -gui work.avlon_tb -L 220model_ver -L altera_mf_ver
# vsim -gui work.avlon_tb -L 220model_ver -L altera_mf_ver 
# Start time: 19:05:32 on Jun 12,2016
# Loading work.avlon_tb
# Loading work.rmst_to_fifo_tile
# Loading work.rmst_ctrl
# Loading work.nest2_counter
# Loading work.data_delay
# Loading work.sig_delay
# Loading work.wmst_to_fifo_tile
# Loading work.wmst_ctrl
# Loading work.mem_top
# Loading work.mem_arbiter
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.mem_rmst
# Loading work.mem_wmst
add wave -position insertpoint sim:/avlon_tb/rmst_in_fm/rmst_ctrl/nest2_counter/*
add wave -position insertpoint sim:/avlon_tb/rmst_in_fm/rmst_ctrl/*
run -all
# ** Note: Data structure takes 12273852 bytes of memory
#          Process time 0.31 seconds
#          $stop    : D:/projects/backup/avalon_fifo/mem_top.v(71)
#    Time: 80 us  Iteration: 0  Instance: /avlon_tb/mem_model
# Break in Module mem_top at D:/projects/backup/avalon_fifo/mem_top.v line 71
# Compile of dp_mem.v was successful.
# Compile of dp_ram_bhm.v was successful.
# Compile of mem_arbiter.v was successful.
# Compile of mem_rmst.v was successful.
# Compile of mem_top.v was successful.
# Compile of mem_wmst.v was successful.
# Compile of rmst_to_fifo_tile.v was successful.
# Compile of sig_delay.v was successful.
# Compile of wmst_to_fifo_tile.v was successful.
# Compile of avlon_tb.v was successful.
# Compile of data_delay.v was successful.
# Compile of wmst_ctrl.v was successful.
# Compile of rmst_ctrl.v was successful.
# Compile of nest2_counter.v was successful.
# 14 compiles, 0 failed with no errors.
restart -f
# Loading work.avlon_tb
# Loading work.rmst_to_fifo_tile
# Loading work.rmst_ctrl
# Loading work.nest2_counter
# Loading work.data_delay
# Loading work.sig_delay
# Loading work.wmst_to_fifo_tile
# Loading work.wmst_ctrl
# Loading work.mem_top
# Loading work.mem_arbiter
# Loading work.mem_rmst
# Loading work.mem_wmst
run -all
# ** Note: Data structure takes 12929212 bytes of memory
#          Process time 0.31 seconds
#          $stop    : D:/projects/backup/avalon_fifo/mem_top.v(71)
#    Time: 80 us  Iteration: 0  Instance: /avlon_tb/mem_model
# Break in Module mem_top at D:/projects/backup/avalon_fifo/mem_top.v line 71
add wave -position insertpoint sim:/avlon_tb/*
restart -f
run -all
# ** Note: Data structure takes 13191356 bytes of memory
#          Process time 0.33 seconds
#          $stop    : D:/projects/backup/avalon_fifo/mem_top.v(71)
#    Time: 80 us  Iteration: 0  Instance: /avlon_tb/mem_model
# Break in Module mem_top at D:/projects/backup/avalon_fifo/mem_top.v line 71
quit -sim
# End time: 19:27:13 on Jun 12,2016, Elapsed time: 0:21:41
# Errors: 0, Warnings: 0
# Compile of dp_mem.v was successful.
# Compile of dp_ram_bhm.v was successful.
# Compile of mem_arbiter.v was successful.
# Compile of mem_rmst.v was successful.
# Compile of mem_top.v was successful.
# Compile of mem_wmst.v was successful.
# Compile of rmst_to_fifo_tile.v was successful.
# Compile of sig_delay.v was successful.
# Compile of wmst_to_fifo_tile.v was successful.
# Compile of avlon_tb.v was successful.
# Compile of data_delay.v was successful.
# Compile of wmst_ctrl.v was successful.
# Compile of rmst_ctrl.v was successful.
# Compile of nest2_counter.v was successful.
# 14 compiles, 0 failed with no errors.
# Compile of dp_mem.v was successful.
# Compile of dp_ram_bhm.v was successful.
# Compile of mem_arbiter.v was successful.
# Compile of mem_rmst.v was successful.
# Compile of mem_top.v was successful.
# Compile of mem_wmst.v was successful.
# Compile of rmst_to_fifo_tile.v was successful.
# Compile of sig_delay.v was successful.
# Compile of wmst_to_fifo_tile.v was successful.
# Compile of avlon_tb.v was successful.
# Compile of data_delay.v was successful.
# Compile of wmst_ctrl.v was successful.
# Compile of rmst_ctrl.v was successful.
# Compile of nest2_counter.v was successful.
# 14 compiles, 0 failed with no errors.
