
*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/francesco/Desktop/tp/my_ip_cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
Command: link_design -top system_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/francesco/Desktop/tp/floating_point_adder/floating_point_adder/floating_point_adder.srcs/sources_1/bd/system/ip/system_floating_point_adder_0_0/system_floating_point_adder_0_0.dcp' for cell 'system_i/floating_point_adder'
INFO: [Project 1-454] Reading design checkpoint '/home/francesco/Desktop/tp/floating_point_adder/floating_point_adder/floating_point_adder.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/processing_system7'
INFO: [Project 1-454] Reading design checkpoint '/home/francesco/Desktop/tp/floating_point_adder/floating_point_adder/floating_point_adder.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/system_rst_ps7_0_50M_0.dcp' for cell 'system_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/francesco/Desktop/tp/floating_point_adder/floating_point_adder/floating_point_adder.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 549 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'system_wrapper' is not ideal for floorplanning, since the cellview 'system_floating_point_adder_0_0_floating_point_adder' defined in file 'system_floating_point_adder_0_0.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/francesco/Desktop/tp/floating_point_adder/floating_point_adder/floating_point_adder.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7/inst'
Finished Parsing XDC File [/home/francesco/Desktop/tp/floating_point_adder/floating_point_adder/floating_point_adder.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7/inst'
Parsing XDC File [/home/francesco/Desktop/tp/floating_point_adder/floating_point_adder/floating_point_adder.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/system_rst_ps7_0_50M_0_board.xdc] for cell 'system_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/francesco/Desktop/tp/floating_point_adder/floating_point_adder/floating_point_adder.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/system_rst_ps7_0_50M_0_board.xdc] for cell 'system_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/francesco/Desktop/tp/floating_point_adder/floating_point_adder/floating_point_adder.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/system_rst_ps7_0_50M_0.xdc] for cell 'system_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/francesco/Desktop/tp/floating_point_adder/floating_point_adder/floating_point_adder.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/system_rst_ps7_0_50M_0.xdc] for cell 'system_i/rst_ps7_0_50M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1607.664 ; gain = 441.660 ; free physical = 4213 ; free virtual = 18428
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1607.664 ; gain = 0.000 ; free physical = 4194 ; free virtual = 18410
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 26138a125

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2043.211 ; gain = 0.000 ; free physical = 3804 ; free virtual = 18019
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 184a32409

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2043.211 ; gain = 0.000 ; free physical = 3804 ; free virtual = 18019
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 22b747db3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2043.211 ; gain = 0.000 ; free physical = 3806 ; free virtual = 18022
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 328 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 22b747db3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2043.211 ; gain = 0.000 ; free physical = 3806 ; free virtual = 18022
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 22b747db3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2043.211 ; gain = 0.000 ; free physical = 3806 ; free virtual = 18022
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 22b747db3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2043.211 ; gain = 0.000 ; free physical = 3806 ; free virtual = 18022
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2043.211 ; gain = 0.000 ; free physical = 3806 ; free virtual = 18022
Ending Logic Optimization Task | Checksum: 22b747db3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2043.211 ; gain = 0.000 ; free physical = 3806 ; free virtual = 18022

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 224960713

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2043.211 ; gain = 0.000 ; free physical = 3806 ; free virtual = 18022
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 2043.211 ; gain = 435.547 ; free physical = 3806 ; free virtual = 18022
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2075.227 ; gain = 0.000 ; free physical = 3796 ; free virtual = 18014
INFO: [Common 17-1381] The checkpoint '/home/francesco/Desktop/tp/floating_point_adder/floating_point_adder/floating_point_adder.runs/impl_1/system_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/francesco/Desktop/tp/floating_point_adder/floating_point_adder/floating_point_adder.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2107.242 ; gain = 0.000 ; free physical = 3786 ; free virtual = 18004
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13561dbf5

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2107.242 ; gain = 0.000 ; free physical = 3786 ; free virtual = 18004
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2107.242 ; gain = 0.000 ; free physical = 3792 ; free virtual = 18010

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9208c9ae

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2107.242 ; gain = 0.000 ; free physical = 3786 ; free virtual = 18003

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14fc0cf92

Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 2114.270 ; gain = 7.027 ; free physical = 3753 ; free virtual = 17970

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14fc0cf92

Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 2114.270 ; gain = 7.027 ; free physical = 3753 ; free virtual = 17970
Phase 1 Placer Initialization | Checksum: 14fc0cf92

Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 2114.270 ; gain = 7.027 ; free physical = 3753 ; free virtual = 17970

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1612fd609

Time (s): cpu = 00:00:56 ; elapsed = 00:00:17 . Memory (MB): peak = 2210.316 ; gain = 103.074 ; free physical = 3725 ; free virtual = 17943

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1612fd609

Time (s): cpu = 00:00:56 ; elapsed = 00:00:17 . Memory (MB): peak = 2210.316 ; gain = 103.074 ; free physical = 3725 ; free virtual = 17943

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1fb1b9042

Time (s): cpu = 00:00:58 ; elapsed = 00:00:18 . Memory (MB): peak = 2210.316 ; gain = 103.074 ; free physical = 3728 ; free virtual = 17945

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 247e71881

Time (s): cpu = 00:00:59 ; elapsed = 00:00:18 . Memory (MB): peak = 2210.316 ; gain = 103.074 ; free physical = 3728 ; free virtual = 17945

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 247e71881

Time (s): cpu = 00:00:59 ; elapsed = 00:00:18 . Memory (MB): peak = 2210.316 ; gain = 103.074 ; free physical = 3728 ; free virtual = 17945

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 247e71881

Time (s): cpu = 00:00:59 ; elapsed = 00:00:18 . Memory (MB): peak = 2210.316 ; gain = 103.074 ; free physical = 3728 ; free virtual = 17945

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 25721ea88

Time (s): cpu = 00:01:00 ; elapsed = 00:00:19 . Memory (MB): peak = 2210.316 ; gain = 103.074 ; free physical = 3731 ; free virtual = 17949

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 14e5ce525

Time (s): cpu = 00:01:02 ; elapsed = 00:00:20 . Memory (MB): peak = 2210.316 ; gain = 103.074 ; free physical = 3733 ; free virtual = 17950

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1dbe73439

Time (s): cpu = 00:01:02 ; elapsed = 00:00:21 . Memory (MB): peak = 2210.316 ; gain = 103.074 ; free physical = 3734 ; free virtual = 17951

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1dbe73439

Time (s): cpu = 00:01:02 ; elapsed = 00:00:21 . Memory (MB): peak = 2210.316 ; gain = 103.074 ; free physical = 3734 ; free virtual = 17951

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1ef8261c6

Time (s): cpu = 00:01:06 ; elapsed = 00:00:24 . Memory (MB): peak = 2210.316 ; gain = 103.074 ; free physical = 3751 ; free virtual = 17969
Phase 3 Detail Placement | Checksum: 1ef8261c6

Time (s): cpu = 00:01:06 ; elapsed = 00:00:24 . Memory (MB): peak = 2210.316 ; gain = 103.074 ; free physical = 3751 ; free virtual = 17969

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 162080b77

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 162080b77

Time (s): cpu = 00:01:09 ; elapsed = 00:00:25 . Memory (MB): peak = 2210.316 ; gain = 103.074 ; free physical = 3757 ; free virtual = 17975
INFO: [Place 30-746] Post Placement Timing Summary WNS=-29.496. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 159dccd5b

Time (s): cpu = 00:01:17 ; elapsed = 00:00:32 . Memory (MB): peak = 2210.316 ; gain = 103.074 ; free physical = 3745 ; free virtual = 17963
Phase 4.1 Post Commit Optimization | Checksum: 159dccd5b

Time (s): cpu = 00:01:17 ; elapsed = 00:00:32 . Memory (MB): peak = 2210.316 ; gain = 103.074 ; free physical = 3745 ; free virtual = 17963

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 159dccd5b

Time (s): cpu = 00:01:18 ; elapsed = 00:00:33 . Memory (MB): peak = 2210.316 ; gain = 103.074 ; free physical = 3745 ; free virtual = 17963

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 159dccd5b

Time (s): cpu = 00:01:18 ; elapsed = 00:00:33 . Memory (MB): peak = 2210.316 ; gain = 103.074 ; free physical = 3745 ; free virtual = 17963

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1b887e8ad

Time (s): cpu = 00:01:18 ; elapsed = 00:00:33 . Memory (MB): peak = 2210.316 ; gain = 103.074 ; free physical = 3745 ; free virtual = 17962
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b887e8ad

Time (s): cpu = 00:01:18 ; elapsed = 00:00:33 . Memory (MB): peak = 2210.316 ; gain = 103.074 ; free physical = 3745 ; free virtual = 17962
Ending Placer Task | Checksum: 162a59786

Time (s): cpu = 00:01:18 ; elapsed = 00:00:33 . Memory (MB): peak = 2210.316 ; gain = 103.074 ; free physical = 3749 ; free virtual = 17966
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:20 ; elapsed = 00:00:34 . Memory (MB): peak = 2210.316 ; gain = 103.074 ; free physical = 3749 ; free virtual = 17966
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2210.316 ; gain = 0.000 ; free physical = 3742 ; free virtual = 17973
INFO: [Common 17-1381] The checkpoint '/home/francesco/Desktop/tp/floating_point_adder/floating_point_adder/floating_point_adder.runs/impl_1/system_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2210.316 ; gain = 0.000 ; free physical = 3737 ; free virtual = 17957
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2210.316 ; gain = 0.000 ; free physical = 3748 ; free virtual = 17969
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2210.316 ; gain = 0.000 ; free physical = 3743 ; free virtual = 17963
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: cd36647c ConstDB: 0 ShapeSum: 956f330a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d2ea1958

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2210.316 ; gain = 0.000 ; free physical = 3677 ; free virtual = 17898
Post Restoration Checksum: NetGraph: 4ad65405 NumContArr: 8813c553 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d2ea1958

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2210.316 ; gain = 0.000 ; free physical = 3678 ; free virtual = 17899

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d2ea1958

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2210.316 ; gain = 0.000 ; free physical = 3651 ; free virtual = 17871

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d2ea1958

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2210.316 ; gain = 0.000 ; free physical = 3651 ; free virtual = 17871
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 163cb862b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2210.316 ; gain = 0.000 ; free physical = 3641 ; free virtual = 17862
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-29.386| TNS=-20416.596| WHS=-0.189 | THS=-66.499|

Phase 2 Router Initialization | Checksum: 142f01410

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2210.316 ; gain = 0.000 ; free physical = 3642 ; free virtual = 17862

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 162c64f99

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2233.875 ; gain = 23.559 ; free physical = 3633 ; free virtual = 17854

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1535
 Number of Nodes with overlaps = 74
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-29.623| TNS=-33725.168| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: dc85acae

Time (s): cpu = 00:00:36 ; elapsed = 00:00:14 . Memory (MB): peak = 2233.875 ; gain = 23.559 ; free physical = 3638 ; free virtual = 17859

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-29.609| TNS=-33734.379| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1798db828

Time (s): cpu = 00:00:40 ; elapsed = 00:00:14 . Memory (MB): peak = 2233.875 ; gain = 23.559 ; free physical = 3619 ; free virtual = 17839
Phase 4 Rip-up And Reroute | Checksum: 1798db828

Time (s): cpu = 00:00:40 ; elapsed = 00:00:14 . Memory (MB): peak = 2233.875 ; gain = 23.559 ; free physical = 3619 ; free virtual = 17839

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 9eff0490

Time (s): cpu = 00:00:41 ; elapsed = 00:00:15 . Memory (MB): peak = 2233.875 ; gain = 23.559 ; free physical = 3619 ; free virtual = 17839
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-29.609| TNS=-33486.527| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 5475aaa5

Time (s): cpu = 00:00:43 ; elapsed = 00:00:15 . Memory (MB): peak = 2233.875 ; gain = 23.559 ; free physical = 3609 ; free virtual = 17829

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 5475aaa5

Time (s): cpu = 00:00:43 ; elapsed = 00:00:15 . Memory (MB): peak = 2233.875 ; gain = 23.559 ; free physical = 3609 ; free virtual = 17829
Phase 5 Delay and Skew Optimization | Checksum: 5475aaa5

Time (s): cpu = 00:00:43 ; elapsed = 00:00:15 . Memory (MB): peak = 2233.875 ; gain = 23.559 ; free physical = 3609 ; free virtual = 17829

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 582b9100

Time (s): cpu = 00:00:44 ; elapsed = 00:00:15 . Memory (MB): peak = 2233.875 ; gain = 23.559 ; free physical = 3609 ; free virtual = 17830
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-29.609| TNS=-33473.195| WHS=0.045  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: a23aa361

Time (s): cpu = 00:00:44 ; elapsed = 00:00:15 . Memory (MB): peak = 2233.875 ; gain = 23.559 ; free physical = 3609 ; free virtual = 17830
Phase 6 Post Hold Fix | Checksum: a23aa361

Time (s): cpu = 00:00:44 ; elapsed = 00:00:15 . Memory (MB): peak = 2233.875 ; gain = 23.559 ; free physical = 3609 ; free virtual = 17830

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 11.9769 %
  Global Horizontal Routing Utilization  = 7.39292 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 98.1982%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X10Y66 -> INT_L_X10Y66
   INT_L_X12Y64 -> INT_L_X12Y64
   INT_L_X14Y63 -> INT_L_X14Y63
   INT_L_X12Y62 -> INT_L_X12Y62
   INT_L_X14Y62 -> INT_L_X14Y62
South Dir 1x1 Area, Max Cong = 89.1892%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X14Y68 -> INT_L_X14Y68
   INT_L_X12Y62 -> INT_L_X12Y62
   INT_R_X11Y60 -> INT_R_X11Y60
East Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 69.1176%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.8 Sparse Ratio: 0.5
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1223e11d7

Time (s): cpu = 00:00:44 ; elapsed = 00:00:15 . Memory (MB): peak = 2233.875 ; gain = 23.559 ; free physical = 3609 ; free virtual = 17830

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1223e11d7

Time (s): cpu = 00:00:44 ; elapsed = 00:00:15 . Memory (MB): peak = 2233.875 ; gain = 23.559 ; free physical = 3609 ; free virtual = 17830

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 19f939c25

Time (s): cpu = 00:00:45 ; elapsed = 00:00:16 . Memory (MB): peak = 2233.875 ; gain = 23.559 ; free physical = 3609 ; free virtual = 17830

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-29.609| TNS=-33473.195| WHS=0.045  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 19f939c25

Time (s): cpu = 00:00:45 ; elapsed = 00:00:16 . Memory (MB): peak = 2233.875 ; gain = 23.559 ; free physical = 3609 ; free virtual = 17830
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:45 ; elapsed = 00:00:16 . Memory (MB): peak = 2233.875 ; gain = 23.559 ; free physical = 3650 ; free virtual = 17871

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:17 . Memory (MB): peak = 2233.875 ; gain = 23.559 ; free physical = 3650 ; free virtual = 17871
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2265.891 ; gain = 0.000 ; free physical = 3630 ; free virtual = 17867
INFO: [Common 17-1381] The checkpoint '/home/francesco/Desktop/tp/floating_point_adder/floating_point_adder/floating_point_adder.runs/impl_1/system_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/francesco/Desktop/tp/floating_point_adder/floating_point_adder/floating_point_adder.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/francesco/Desktop/tp/floating_point_adder/floating_point_adder/floating_point_adder.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2353.934 ; gain = 0.000 ; free physical = 3600 ; free virtual = 17826
INFO: [runtcl-4] Executing : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
81 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2599.453 ; gain = 233.465 ; free physical = 3568 ; free virtual = 17803
INFO: [Common 17-206] Exiting Vivado at Tue Dec  5 02:54:49 2023...
