{"vcs1":{"timestamp_begin":1730356708.917930788, "rt":2.44, "ut":0.33, "st":0.31}}
{"vcselab":{"timestamp_begin":1730356711.430421461, "rt":1.43, "ut":0.27, "st":0.21}}
{"link":{"timestamp_begin":1730356712.940992388, "rt":0.32, "ut":0.10, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730356708.282753077}
{"VCS_COMP_START_TIME": 1730356708.282753077}
{"VCS_COMP_END_TIME": 1730356714.737606033}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 331040}}
{"stitch_vcselab": {"peak_mem": 231548}}
