From d0ee1b38d03c4690eb9d3c347887e2f5cfe3d719 Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?Micha=C5=82=20=C5=BBygowski?= <michal.zygowski@3mdeb.com>
Date: Mon, 20 May 2019 15:29:32 +0200
Subject: [PATCH 40/80] src/mainboard/pcengines/apu2: enable SD 3.0 mode
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

Signed-off-by: Michał Żygowski <michal.zygowski@3mdeb.com>
diff --git a/src/mainboard/pcengines/apu2/variants/apu2/devicetree.cb b/src/mainboard/pcengines/apu2/variants/apu2/devicetree.cb
index 7725c659c6d9..0c5c16013d4a 100644
--- a/src/mainboard/pcengines/apu2/variants/apu2/devicetree.cb
+++ b/src/mainboard/pcengines/apu2/variants/apu2/devicetree.cb
@@ -51,6 +51,7 @@ chip northbridge/amd/pi/00730F01
 					device pnp 0c31.0 on end
 				end # LPC TPM
 			end
+			register "sd_mode" = "3"
 			device ref sdhci	on end
 			device ref ehci_2	on end	# USB EHCI2 usb[8:7] - muxed with XHCI
 		end
diff --git a/src/mainboard/pcengines/apu2/variants/apu3/devicetree.cb b/src/mainboard/pcengines/apu2/variants/apu3/devicetree.cb
index eb0777b489ce..9bfb37033b3c 100644
--- a/src/mainboard/pcengines/apu2/variants/apu3/devicetree.cb
+++ b/src/mainboard/pcengines/apu2/variants/apu3/devicetree.cb
@@ -49,6 +49,7 @@ chip northbridge/amd/pi/00730F01
 					device pnp 2e.f on end
 				end
 			end
+			register "sd_mode" = "3"
 			device ref sdhci	on end
 			device ref ehci_2	on end	# USB EHCI2 usb[8:7] - muxed with XHCI
 		end
diff --git a/src/mainboard/pcengines/apu2/variants/apu4/devicetree.cb b/src/mainboard/pcengines/apu2/variants/apu4/devicetree.cb
index 57eebb65220f..b07168334959 100644
--- a/src/mainboard/pcengines/apu2/variants/apu4/devicetree.cb
+++ b/src/mainboard/pcengines/apu2/variants/apu4/devicetree.cb
@@ -49,6 +49,7 @@ chip northbridge/amd/pi/00730F01
 					device pnp 2e.f on end
 				end # SIO NCT5104D
 			end
+			register "sd_mode" = "3"
 			device ref sdhci	on end
 			device ref ehci_2	on end	# USB EHCI2 usb[8:7] - muxed with XHCI
 		end
