<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="Computer_System/testbench/Computer_System_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_verbosity_pkg" />
 <file
   path="Computer_System/testbench/Computer_System_tb/simulation/submodules/Computer_System_Video_PLL.v"
   type="VERILOG"
   library="Video_PLL" />
 <file
   path="Computer_System/testbench/Computer_System_tb/simulation/submodules/Computer_System_System_PLL.v"
   type="VERILOG"
   library="System_PLL" />
 <file
   path="Computer_System/testbench/Computer_System_tb/simulation/submodules/Computer_System_SysID.v"
   type="VERILOG"
   library="SysID" />
 <file
   path="Computer_System/testbench/Computer_System_tb/simulation/submodules/Computer_System_Slider_Switches.v"
   type="VERILOG"
   library="Slider_Switches" />
 <file
   path="Computer_System/testbench/Computer_System_tb/simulation/submodules/Computer_System_SDRAM.v"
   type="VERILOG"
   library="SDRAM" />
 <file
   path="Computer_System/testbench/Computer_System_tb/simulation/submodules/Computer_System_SDRAM_test_component.v"
   type="VERILOG"
   library="SDRAM" />
 <file
   path="Computer_System/testbench/Computer_System_tb/simulation/submodules/Computer_System_Pushbuttons.v"
   type="VERILOG"
   library="Pushbuttons" />
 <file
   path="Computer_System/testbench/Computer_System_tb/simulation/submodules/Computer_System_Onchip_SRAM.hex"
   type="HEX"
   library="Onchip_SRAM" />
 <file
   path="Computer_System/testbench/Computer_System_tb/simulation/submodules/Computer_System_Onchip_SRAM.v"
   type="VERILOG"
   library="Onchip_SRAM" />
 <file
   path="Computer_System/testbench/Computer_System_tb/simulation/submodules/fpoint_wrapper.v"
   type="VERILOG"
   library="Nios2_Floating_Point" />
 <file
   path="Computer_System/testbench/Computer_System_tb/simulation/submodules/fpoint_qsys.v"
   type="VERILOG"
   library="Nios2_Floating_Point" />
 <file
   path="Computer_System/testbench/Computer_System_tb/simulation/submodules/fpoint_hw_qsys.v"
   type="VERILOG"
   library="Nios2_Floating_Point" />
 <file
   path="Computer_System/testbench/Computer_System_tb/simulation/submodules/Computer_System_Nios2.v"
   type="VERILOG"
   library="Nios2" />
 <file
   path="Computer_System/testbench/Computer_System_tb/simulation/submodules/Computer_System_LEDs.v"
   type="VERILOG"
   library="LEDs" />
 <file
   path="Computer_System/testbench/Computer_System_tb/simulation/submodules/Computer_System_JTAG_to_FPGA_Bridge.v"
   type="VERILOG"
   library="JTAG_to_FPGA_Bridge" />
 <file
   path="Computer_System/testbench/Computer_System_tb/simulation/submodules/Computer_System_JTAG_UART.v"
   type="VERILOG"
   library="JTAG_UART" />
 <file
   path="Computer_System/testbench/Computer_System_tb/simulation/submodules/Computer_System_Interval_Timer.v"
   type="VERILOG"
   library="Interval_Timer" />
 <file
   path="Computer_System/testbench/Computer_System_tb/simulation/submodules/Computer_System_HEX5_HEX4.v"
   type="VERILOG"
   library="HEX5_HEX4" />
 <file
   path="Computer_System/testbench/Computer_System_tb/simulation/submodules/Computer_System_HEX3_HEX0.v"
   type="VERILOG"
   library="HEX3_HEX0" />
 <file
   path="Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_sdram_partner_module.v"
   type="VERILOG"
   library="SDRAM_my_partner" />
 <file
   path="Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="Computer_System_inst_system_pll_ref_reset_bfm" />
 <file
   path="Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="Computer_System_inst_system_pll_ref_clk_bfm" />
 <file
   path="Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_conduit_bfm_0006.sv"
   type="SYSTEM_VERILOG"
   library="Computer_System_inst_slider_switches_bfm" />
 <file
   path="Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_conduit_bfm_0005.sv"
   type="SYSTEM_VERILOG"
   library="Computer_System_inst_pushbuttons_bfm" />
 <file
   path="Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_conduit_bfm_0004.sv"
   type="SYSTEM_VERILOG"
   library="Computer_System_inst_leds_bfm" />
 <file
   path="Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_conduit_bfm_0003.sv"
   type="SYSTEM_VERILOG"
   library="Computer_System_inst_hex5_hex4_bfm" />
 <file
   path="Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_conduit_bfm_0002.sv"
   type="SYSTEM_VERILOG"
   library="Computer_System_inst_hex3_hex0_bfm" />
 <file
   path="Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_conduit_bfm.sv"
   type="SYSTEM_VERILOG"
   library="Computer_System_inst_avalon_telemetre_0_telemetre_bfm" />
 <file
   path="Computer_System/testbench/Computer_System_tb/simulation/submodules/Computer_System.v"
   type="VERILOG"
   library="Computer_System_inst" />
 <file
   path="Computer_System/testbench/Computer_System_tb/simulation/Computer_System_tb.v"
   type="VERILOG" />
 <topLevel name="Computer_System_tb" />
 <deviceFamily name="max10" />
 <modelMap
   controllerPath="Computer_System_tb.Computer_System_inst.Onchip_SRAM"
   modelPath="Computer_System_tb.Computer_System_inst.Onchip_SRAM" />
 <modelMap
   controllerPath="Computer_System_tb.Computer_System_inst.SDRAM"
   modelPath="Computer_System_tb.SDRAM_my_partner" />
</simPackage>
