
---------- Begin Simulation Statistics ----------
final_tick                               720920969500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 836042                       # Simulator instruction rate (inst/s)
host_mem_usage                                 772568                       # Number of bytes of host memory used
host_op_rate                                  1396473                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   478.44                       # Real time elapsed on the host
host_tick_rate                             1506800485                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   400000001                       # Number of instructions simulated
sim_ops                                     668135190                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.720921                       # Number of seconds simulated
sim_ticks                                720920969500                       # Number of ticks simulated
system.cpu.Branches                          54949140                       # Number of branches fetched
system.cpu.committedInsts                   400000001                       # Number of instructions committed
system.cpu.committedOps                     668135190                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                       1441841939                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                 1441841939                       # Number of busy cycles
system.cpu.num_cc_register_reads            312619744                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           262844834                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     37559227                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               19305670                       # Number of float alu accesses
system.cpu.num_fp_insts                      19305670                       # number of float instructions
system.cpu.num_fp_register_reads             11395806                       # number of times the floating registers were read
system.cpu.num_fp_register_writes            10279214                       # number of times the floating registers were written
system.cpu.num_func_calls                    12103812                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             665095961                       # Number of integer alu accesses
system.cpu.num_int_insts                    665095961                       # number of integer instructions
system.cpu.num_int_register_reads          1387953201                       # number of times the integer registers were read
system.cpu.num_int_register_writes          564041428                       # number of times the integer registers were written
system.cpu.num_load_insts                   106364956                       # Number of load instructions
system.cpu.num_mem_refs                     160777717                       # number of memory refs
system.cpu.num_store_insts                   54412761                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass               1756239      0.26%      0.26% # Class of executed instruction
system.cpu.op_class::IntAlu                 495150041     74.11%     74.37% # Class of executed instruction
system.cpu.op_class::IntMult                  2054692      0.31%     74.68% # Class of executed instruction
system.cpu.op_class::IntDiv                   7171979      1.07%     75.75% # Class of executed instruction
system.cpu.op_class::FloatAdd                  210271      0.03%     75.78% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     75.78% # Class of executed instruction
system.cpu.op_class::FloatCvt                      32      0.00%     75.78% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     75.78% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     75.78% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     75.78% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     75.78% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     75.78% # Class of executed instruction
system.cpu.op_class::SimdAdd                    14086      0.00%     75.79% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     75.79% # Class of executed instruction
system.cpu.op_class::SimdAlu                   371797      0.06%     75.84% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1404      0.00%     75.84% # Class of executed instruction
system.cpu.op_class::SimdCvt                    28678      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::SimdMisc                  145050      0.02%     75.87% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     75.87% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     75.87% # Class of executed instruction
system.cpu.op_class::SimdShift                   6350      0.00%     75.87% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     75.87% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     75.87% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     75.87% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd              139191      0.02%     75.89% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.89% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                 714      0.00%     75.89% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt              237145      0.04%     75.93% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                 733      0.00%     75.93% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.93% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              73037      0.01%     75.94% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     75.94% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                 99      0.00%     75.94% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     75.94% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     75.94% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     75.94% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     75.94% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     75.94% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     75.94% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     75.94% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     75.94% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     75.94% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     75.94% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     75.94% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     75.94% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     75.94% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     75.94% # Class of executed instruction
system.cpu.op_class::MemRead                 97343255     14.57%     90.51% # Class of executed instruction
system.cpu.op_class::MemWrite                45540790      6.82%     97.32% # Class of executed instruction
system.cpu.op_class::FloatMemRead             9021701      1.35%     98.67% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            8871971      1.33%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  668139255                       # Class of executed instruction
system.cpu.workload.numSyscalls                   161                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        24243                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         81274                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1577969                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          125                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3156962                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            125                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data    161186529                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        161186529                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    161186670                       # number of overall hits
system.cpu.dcache.overall_hits::total       161186670                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1327013                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1327013                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1327148                       # number of overall misses
system.cpu.dcache.overall_misses::total       1327148                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  21077939000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  21077939000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  21077939000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  21077939000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    162513542                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    162513542                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    162513818                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    162513818                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008166                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008166                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008166                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008166                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 15883.747183                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15883.747183                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 15882.131458                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15882.131458                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1238521                       # number of writebacks
system.cpu.dcache.writebacks::total           1238521                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data      1327013                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1327013                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1327148                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1327148                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  19750926000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  19750926000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  19758433000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  19758433000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008166                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008166                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008166                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008166                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 14883.747183                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14883.747183                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 14887.889670                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14887.889670                       # average overall mshr miss latency
system.cpu.dcache.replacements                1326636                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    106462719                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       106462719                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       768045                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        768045                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10404028000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10404028000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    107230764                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    107230764                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007163                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007163                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13546.117740                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13546.117740                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       768045                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       768045                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9635983000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9635983000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007163                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007163                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12546.117740                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12546.117740                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     54723810                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       54723810                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       558968                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       558968                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  10673911000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10673911000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     55282778                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     55282778                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010111                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010111                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 19095.746089                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19095.746089                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       558968                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       558968                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  10114943000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10114943000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010111                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010111                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 18095.746089                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 18095.746089                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          141                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           141                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          135                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          135                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          276                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          276                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.489130                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.489130                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          135                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          135                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      7507000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      7507000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.489130                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.489130                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 55607.407407                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 55607.407407                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 720920969500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.949857                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           162513818                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1327148                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            122.453425                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.949857                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999902                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999902                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          221                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          218                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         326354784                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        326354784                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 720920969500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   107231121                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    55286601                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        213468                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         92992                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 720920969500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 720920969500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 720920969500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    536048452                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        536048452                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    536048452                       # number of overall hits
system.cpu.icache.overall_hits::total       536048452                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       251845                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         251845                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       251845                       # number of overall misses
system.cpu.icache.overall_misses::total        251845                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   3485092000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3485092000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   3485092000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3485092000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    536300297                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    536300297                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    536300297                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    536300297                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000470                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000470                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000470                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000470                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13838.241776                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13838.241776                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13838.241776                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13838.241776                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       251333                       # number of writebacks
system.cpu.icache.writebacks::total            251333                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       251845                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       251845                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       251845                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       251845                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   3233247000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3233247000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   3233247000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3233247000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000470                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000470                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000470                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000470                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12838.241776                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12838.241776                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12838.241776                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12838.241776                       # average overall mshr miss latency
system.cpu.icache.replacements                 251333                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    536048452                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       536048452                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       251845                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        251845                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   3485092000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3485092000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    536300297                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    536300297                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000470                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000470                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13838.241776                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13838.241776                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       251845                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       251845                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   3233247000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3233247000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000470                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000470                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12838.241776                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12838.241776                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 720920969500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.862283                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           536300297                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            251845                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2129.485584                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.862283                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999731                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999731                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1072852439                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1072852439                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 720920969500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   536300380                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           368                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 720920969500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 720920969500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 720920969500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 720920969500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               248757                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1273205                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1521962                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              248757                       # number of overall hits
system.l2.overall_hits::.cpu.data             1273205                       # number of overall hits
system.l2.overall_hits::total                 1521962                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3088                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              53943                       # number of demand (read+write) misses
system.l2.demand_misses::total                  57031                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3088                       # number of overall misses
system.l2.overall_misses::.cpu.data             53943                       # number of overall misses
system.l2.overall_misses::total                 57031                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    241491000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4171446500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4412937500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    241491000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4171446500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4412937500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           251845                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1327148                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1578993                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          251845                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1327148                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1578993                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.012262                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.040646                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.036119                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.012262                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.040646                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.036119                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78203.044041                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77330.636042                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77377.873437                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78203.044041                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77330.636042                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77377.873437                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               20568                       # number of writebacks
system.l2.writebacks::total                     20568                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          3088                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         53943                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             57031                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3088                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        53943                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            57031                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    210611000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3632016500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3842627500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    210611000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3632016500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3842627500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.012262                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.040646                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.036119                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.012262                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.040646                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.036119                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68203.044041                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67330.636042                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67377.873437                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68203.044041                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67330.636042                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67377.873437                       # average overall mshr miss latency
system.l2.replacements                          24368                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1238521                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1238521                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1238521                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1238521                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       251333                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           251333                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       251333                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       251333                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            508009                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                508009                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           50959                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               50959                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3939336500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3939336500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        558968                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            558968                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.091166                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.091166                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77304.038541                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77304.038541                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        50959                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          50959                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3429746500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3429746500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.091166                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.091166                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67304.038541                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67304.038541                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         248757                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             248757                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3088                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3088                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    241491000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    241491000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       251845                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         251845                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.012262                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.012262                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78203.044041                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78203.044041                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3088                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3088                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    210611000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    210611000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.012262                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.012262                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68203.044041                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68203.044041                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        765196                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            765196                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2984                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2984                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    232110000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    232110000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       768180                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        768180                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.003885                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.003885                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 77784.852547                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77784.852547                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2984                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2984                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    202270000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    202270000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.003885                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.003885                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67784.852547                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67784.852547                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 720920969500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32087.170831                       # Cycle average of tags in use
system.l2.tags.total_refs                     3156961                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     57136                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     55.253448                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      99.904377                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      2100.291807                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     29886.974647                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003049                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.064096                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.912078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979223                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          912                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        31856                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  25312824                       # Number of tag accesses
system.l2.tags.data_accesses                 25312824                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 720920969500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     20568.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3088.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     53942.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.713974842500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1181                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1181                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              319385                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              19385                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       57031                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      20568                       # Number of write requests accepted
system.mem_ctrls.readBursts                     57031                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    20568                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.35                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 57031                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                20568                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   57020                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1181                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      48.270957                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.460324                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    753.155730                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         1179     99.83%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::25600-26623            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1181                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1181                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.389500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.364451                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.920036                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              353     29.89%     29.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               20      1.69%     31.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              804     68.08%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      0.25%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1181                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3649984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1316352                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      5.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  718491563500                       # Total gap between requests
system.mem_ctrls.avgGap                    9259031.22                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       197632                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3452288                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1314368                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 274138.232013238769                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 4788719.077479962260                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1823179.038489599712                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3088                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        53943                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        20568                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     84442250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1430624750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 17747104780750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27345.29                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     26521.05                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 862850290.78                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       197632                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3452352                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3649984                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       197632                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       197632                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1316352                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1316352                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3088                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        53943                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          57031                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        20568                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         20568                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       274138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      4788808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          5062946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       274138                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       274138                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      1825931                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         1825931                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      1825931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       274138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      4788808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         6888877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                57030                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               20537                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3553                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3413                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3604                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3907                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3492                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3526                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3366                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3783                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3697                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3449                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3467                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3377                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3453                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         3639                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         3672                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         3632                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1142                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1095                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1324                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1562                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1175                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1196                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1186                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1490                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1336                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1233                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1306                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1140                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1198                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1419                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1408                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1327                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               445754500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             285150000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1515067000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7816.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26566.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               45032                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               8336                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            78.96                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           40.59                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        24199                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   205.144345                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   131.788854                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   252.290593                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        10680     44.13%     44.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         9333     38.57%     82.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          828      3.42%     86.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          511      2.11%     88.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          696      2.88%     91.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          387      1.60%     92.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          172      0.71%     93.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          156      0.64%     94.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1436      5.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        24199                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3649920                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1314368                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                5.062857                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                1.823179                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.05                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               68.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 720920969500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        87979080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        46761990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      204518160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      53087400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 56908288320.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  14995990350                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 264205450080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  336502075380                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   466.766941                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 686730196250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  24072880000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  10117893250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        84801780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        45073215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      202676040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      54115740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 56908288320.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  15039094890                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 264169151520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  336503201505                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   466.768503                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 686634184750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  24072880000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  10213904750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 720920969500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6072                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        20568                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3675                       # Transaction distribution
system.membus.trans_dist::ReadExReq             50959                       # Transaction distribution
system.membus.trans_dist::ReadExResp            50959                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6072                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       138305                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       138305                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 138305                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4966336                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      4966336                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4966336                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             57031                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   57031    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               57031                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 720920969500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           163730000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          302779000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1020025                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1259089                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       251333                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           91915                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           558968                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          558968                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        251845                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       768180                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       755023                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3980932                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               4735955                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     32203392                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    164202816                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              196406208                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           24368                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1316352                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1603361                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000079                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008864                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1603235     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    126      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1603361                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 720920969500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         3068335000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         377767500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1990722000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
