

================================================================
== Vitis HLS Report for 'ConvertToOutStream_Pipeline_VITIS_LOOP_570_1'
================================================================
* Date:           Mon Mar 10 15:35:54 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SDA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p_CIV-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.047 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2315|     2315|  23.150 us|  23.150 us|  2315|  2315|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_570_1  |     2313|     2313|        11|          1|          1|  2304|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.51>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%h = alloca i32 1" [tools.cpp:570->top.cpp:100]   --->   Operation 14 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_1, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_2, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_3, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_4, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_5, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_6, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_7, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_8, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_9, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_10, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_11, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_12, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_13, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_14, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_15, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_16, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_17, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_18, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_19, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_20, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_21, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_22, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_23, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_24, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_25, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_26, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_27, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_28, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_29, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_30, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_31, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_32, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_33, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_34, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_35, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_36, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_37, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_38, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_39, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_40, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_41, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_42, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_43, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_44, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_45, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_46, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_47, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_48, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_49, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_50, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_51, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_52, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_53, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_54, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_55, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_56, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_57, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_58, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_59, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_60, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_61, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_62, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_63, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_1, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_2, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_3, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_4, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_5, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_6, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_7, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_8, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_9, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_10, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_11, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_12, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_13, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_14, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_15, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%numlines_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %numlines" [tools.cpp:565->top.cpp:100]   --->   Operation 95 'read' 'numlines_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.36ns)   --->   "%store_ln570 = store i32 0, i32 %h" [tools.cpp:570->top.cpp:100]   --->   Operation 96 'store' 'store_ln570' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_574_2.i"   --->   Operation 97 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%h_1 = load i32 %h" [tools.cpp:570->top.cpp:100]   --->   Operation 98 'load' 'h_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.79ns)   --->   "%icmp_ln570 = icmp_eq  i32 %h_1, i32 %numlines_read" [tools.cpp:570->top.cpp:100]   --->   Operation 99 'icmp' 'icmp_ln570' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.79ns)   --->   "%h_2 = add i32 %h_1, i32 1" [tools.cpp:570->top.cpp:100]   --->   Operation 100 'add' 'h_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln570 = br i1 %icmp_ln570, void %VITIS_LOOP_574_2.split.i, void %ConvertToOutStream.exit.loopexit121.exitStub" [tools.cpp:570->top.cpp:100]   --->   Operation 101 'br' 'br_ln570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.36ns)   --->   "%store_ln570 = store i32 %h_2, i32 %h" [tools.cpp:570->top.cpp:100]   --->   Operation 102 'store' 'store_ln570' <Predicate = (!icmp_ln570)> <Delay = 0.36>

State 2 <SV = 1> <Delay = 1.44>
ST_2 : Operation 103 [1/1] (1.44ns)   --->   "%fifo_SA_O_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O" [tools.cpp:582->top.cpp:100]   --->   Operation 103 'read' 'fifo_SA_O_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 104 [1/1] (1.44ns)   --->   "%fifo_SA_O_16_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_16" [tools.cpp:582->top.cpp:100]   --->   Operation 104 'read' 'fifo_SA_O_16_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 105 [1/1] (1.44ns)   --->   "%fifo_SA_O_32_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_32" [tools.cpp:582->top.cpp:100]   --->   Operation 105 'read' 'fifo_SA_O_32_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 106 [1/1] (1.44ns)   --->   "%fifo_SA_O_48_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_48" [tools.cpp:582->top.cpp:100]   --->   Operation 106 'read' 'fifo_SA_O_48_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 107 [1/1] (1.44ns)   --->   "%fifo_SA_O_1_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_1" [tools.cpp:582->top.cpp:100]   --->   Operation 107 'read' 'fifo_SA_O_1_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 108 [1/1] (1.44ns)   --->   "%fifo_SA_O_17_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_17" [tools.cpp:582->top.cpp:100]   --->   Operation 108 'read' 'fifo_SA_O_17_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 109 [1/1] (1.44ns)   --->   "%fifo_SA_O_33_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_33" [tools.cpp:582->top.cpp:100]   --->   Operation 109 'read' 'fifo_SA_O_33_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 110 [1/1] (1.44ns)   --->   "%fifo_SA_O_49_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_49" [tools.cpp:582->top.cpp:100]   --->   Operation 110 'read' 'fifo_SA_O_49_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 111 [1/1] (1.44ns)   --->   "%fifo_SA_O_2_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_2" [tools.cpp:582->top.cpp:100]   --->   Operation 111 'read' 'fifo_SA_O_2_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 112 [1/1] (1.44ns)   --->   "%fifo_SA_O_18_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_18" [tools.cpp:582->top.cpp:100]   --->   Operation 112 'read' 'fifo_SA_O_18_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 113 [1/1] (1.44ns)   --->   "%fifo_SA_O_34_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_34" [tools.cpp:582->top.cpp:100]   --->   Operation 113 'read' 'fifo_SA_O_34_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 114 [1/1] (1.44ns)   --->   "%fifo_SA_O_50_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_50" [tools.cpp:582->top.cpp:100]   --->   Operation 114 'read' 'fifo_SA_O_50_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 115 [1/1] (1.44ns)   --->   "%fifo_SA_O_3_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_3" [tools.cpp:582->top.cpp:100]   --->   Operation 115 'read' 'fifo_SA_O_3_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 116 [1/1] (1.44ns)   --->   "%fifo_SA_O_19_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_19" [tools.cpp:582->top.cpp:100]   --->   Operation 116 'read' 'fifo_SA_O_19_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 117 [1/1] (1.44ns)   --->   "%fifo_SA_O_35_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_35" [tools.cpp:582->top.cpp:100]   --->   Operation 117 'read' 'fifo_SA_O_35_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 118 [1/1] (1.44ns)   --->   "%fifo_SA_O_51_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_51" [tools.cpp:582->top.cpp:100]   --->   Operation 118 'read' 'fifo_SA_O_51_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 119 [1/1] (1.44ns)   --->   "%fifo_SA_O_4_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_4" [tools.cpp:582->top.cpp:100]   --->   Operation 119 'read' 'fifo_SA_O_4_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 120 [1/1] (1.44ns)   --->   "%fifo_SA_O_20_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_20" [tools.cpp:582->top.cpp:100]   --->   Operation 120 'read' 'fifo_SA_O_20_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 121 [1/1] (1.44ns)   --->   "%fifo_SA_O_36_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_36" [tools.cpp:582->top.cpp:100]   --->   Operation 121 'read' 'fifo_SA_O_36_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 122 [1/1] (1.44ns)   --->   "%fifo_SA_O_52_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_52" [tools.cpp:582->top.cpp:100]   --->   Operation 122 'read' 'fifo_SA_O_52_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 123 [1/1] (1.44ns)   --->   "%fifo_SA_O_5_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_5" [tools.cpp:582->top.cpp:100]   --->   Operation 123 'read' 'fifo_SA_O_5_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 124 [1/1] (1.44ns)   --->   "%fifo_SA_O_21_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_21" [tools.cpp:582->top.cpp:100]   --->   Operation 124 'read' 'fifo_SA_O_21_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 125 [1/1] (1.44ns)   --->   "%fifo_SA_O_37_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_37" [tools.cpp:582->top.cpp:100]   --->   Operation 125 'read' 'fifo_SA_O_37_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 126 [1/1] (1.44ns)   --->   "%fifo_SA_O_53_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_53" [tools.cpp:582->top.cpp:100]   --->   Operation 126 'read' 'fifo_SA_O_53_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 127 [1/1] (1.44ns)   --->   "%fifo_SA_O_6_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_6" [tools.cpp:582->top.cpp:100]   --->   Operation 127 'read' 'fifo_SA_O_6_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 128 [1/1] (1.44ns)   --->   "%fifo_SA_O_22_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_22" [tools.cpp:582->top.cpp:100]   --->   Operation 128 'read' 'fifo_SA_O_22_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 129 [1/1] (1.44ns)   --->   "%fifo_SA_O_38_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_38" [tools.cpp:582->top.cpp:100]   --->   Operation 129 'read' 'fifo_SA_O_38_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 130 [1/1] (1.44ns)   --->   "%fifo_SA_O_54_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_54" [tools.cpp:582->top.cpp:100]   --->   Operation 130 'read' 'fifo_SA_O_54_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 131 [1/1] (1.44ns)   --->   "%fifo_SA_O_7_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_7" [tools.cpp:582->top.cpp:100]   --->   Operation 131 'read' 'fifo_SA_O_7_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 132 [1/1] (1.44ns)   --->   "%fifo_SA_O_23_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_23" [tools.cpp:582->top.cpp:100]   --->   Operation 132 'read' 'fifo_SA_O_23_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 133 [1/1] (1.44ns)   --->   "%fifo_SA_O_39_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_39" [tools.cpp:582->top.cpp:100]   --->   Operation 133 'read' 'fifo_SA_O_39_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 134 [1/1] (1.44ns)   --->   "%fifo_SA_O_55_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_55" [tools.cpp:582->top.cpp:100]   --->   Operation 134 'read' 'fifo_SA_O_55_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 135 [1/1] (1.44ns)   --->   "%fifo_SA_O_8_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_8" [tools.cpp:582->top.cpp:100]   --->   Operation 135 'read' 'fifo_SA_O_8_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 136 [1/1] (1.44ns)   --->   "%fifo_SA_O_24_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_24" [tools.cpp:582->top.cpp:100]   --->   Operation 136 'read' 'fifo_SA_O_24_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 137 [1/1] (1.44ns)   --->   "%fifo_SA_O_40_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_40" [tools.cpp:582->top.cpp:100]   --->   Operation 137 'read' 'fifo_SA_O_40_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 138 [1/1] (1.44ns)   --->   "%fifo_SA_O_56_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_56" [tools.cpp:582->top.cpp:100]   --->   Operation 138 'read' 'fifo_SA_O_56_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 139 [1/1] (1.44ns)   --->   "%fifo_SA_O_9_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_9" [tools.cpp:582->top.cpp:100]   --->   Operation 139 'read' 'fifo_SA_O_9_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 140 [1/1] (1.44ns)   --->   "%fifo_SA_O_25_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_25" [tools.cpp:582->top.cpp:100]   --->   Operation 140 'read' 'fifo_SA_O_25_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 141 [1/1] (1.44ns)   --->   "%fifo_SA_O_41_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_41" [tools.cpp:582->top.cpp:100]   --->   Operation 141 'read' 'fifo_SA_O_41_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 142 [1/1] (1.44ns)   --->   "%fifo_SA_O_57_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_57" [tools.cpp:582->top.cpp:100]   --->   Operation 142 'read' 'fifo_SA_O_57_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 143 [1/1] (1.44ns)   --->   "%fifo_SA_O_10_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_10" [tools.cpp:582->top.cpp:100]   --->   Operation 143 'read' 'fifo_SA_O_10_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 144 [1/1] (1.44ns)   --->   "%fifo_SA_O_26_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_26" [tools.cpp:582->top.cpp:100]   --->   Operation 144 'read' 'fifo_SA_O_26_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 145 [1/1] (1.44ns)   --->   "%fifo_SA_O_42_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_42" [tools.cpp:582->top.cpp:100]   --->   Operation 145 'read' 'fifo_SA_O_42_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 146 [1/1] (1.44ns)   --->   "%fifo_SA_O_58_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_58" [tools.cpp:582->top.cpp:100]   --->   Operation 146 'read' 'fifo_SA_O_58_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 147 [1/1] (1.44ns)   --->   "%fifo_SA_O_11_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_11" [tools.cpp:582->top.cpp:100]   --->   Operation 147 'read' 'fifo_SA_O_11_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 148 [1/1] (1.44ns)   --->   "%fifo_SA_O_27_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_27" [tools.cpp:582->top.cpp:100]   --->   Operation 148 'read' 'fifo_SA_O_27_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 149 [1/1] (1.44ns)   --->   "%fifo_SA_O_43_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_43" [tools.cpp:582->top.cpp:100]   --->   Operation 149 'read' 'fifo_SA_O_43_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 150 [1/1] (1.44ns)   --->   "%fifo_SA_O_59_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_59" [tools.cpp:582->top.cpp:100]   --->   Operation 150 'read' 'fifo_SA_O_59_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 151 [1/1] (1.44ns)   --->   "%fifo_SA_O_12_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_12" [tools.cpp:582->top.cpp:100]   --->   Operation 151 'read' 'fifo_SA_O_12_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 152 [1/1] (1.44ns)   --->   "%fifo_SA_O_28_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_28" [tools.cpp:582->top.cpp:100]   --->   Operation 152 'read' 'fifo_SA_O_28_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 153 [1/1] (1.44ns)   --->   "%fifo_SA_O_44_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_44" [tools.cpp:582->top.cpp:100]   --->   Operation 153 'read' 'fifo_SA_O_44_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 154 [1/1] (1.44ns)   --->   "%fifo_SA_O_60_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_60" [tools.cpp:582->top.cpp:100]   --->   Operation 154 'read' 'fifo_SA_O_60_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 155 [1/1] (1.44ns)   --->   "%fifo_SA_O_13_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_13" [tools.cpp:582->top.cpp:100]   --->   Operation 155 'read' 'fifo_SA_O_13_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 156 [1/1] (1.44ns)   --->   "%fifo_SA_O_29_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_29" [tools.cpp:582->top.cpp:100]   --->   Operation 156 'read' 'fifo_SA_O_29_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 157 [1/1] (1.44ns)   --->   "%fifo_SA_O_45_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_45" [tools.cpp:582->top.cpp:100]   --->   Operation 157 'read' 'fifo_SA_O_45_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 158 [1/1] (1.44ns)   --->   "%fifo_SA_O_61_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_61" [tools.cpp:582->top.cpp:100]   --->   Operation 158 'read' 'fifo_SA_O_61_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 159 [1/1] (1.44ns)   --->   "%fifo_SA_O_14_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_14" [tools.cpp:582->top.cpp:100]   --->   Operation 159 'read' 'fifo_SA_O_14_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 160 [1/1] (1.44ns)   --->   "%fifo_SA_O_30_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_30" [tools.cpp:582->top.cpp:100]   --->   Operation 160 'read' 'fifo_SA_O_30_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 161 [1/1] (1.44ns)   --->   "%fifo_SA_O_46_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_46" [tools.cpp:582->top.cpp:100]   --->   Operation 161 'read' 'fifo_SA_O_46_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 162 [1/1] (1.44ns)   --->   "%fifo_SA_O_62_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_62" [tools.cpp:582->top.cpp:100]   --->   Operation 162 'read' 'fifo_SA_O_62_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 163 [1/1] (1.44ns)   --->   "%fifo_SA_O_15_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_15" [tools.cpp:582->top.cpp:100]   --->   Operation 163 'read' 'fifo_SA_O_15_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 164 [1/1] (1.44ns)   --->   "%fifo_SA_O_31_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_31" [tools.cpp:582->top.cpp:100]   --->   Operation 164 'read' 'fifo_SA_O_31_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 165 [1/1] (1.44ns)   --->   "%fifo_SA_O_47_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_47" [tools.cpp:582->top.cpp:100]   --->   Operation 165 'read' 'fifo_SA_O_47_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_2 : Operation 166 [1/1] (1.44ns)   --->   "%fifo_SA_O_63_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_63" [tools.cpp:582->top.cpp:100]   --->   Operation 166 'read' 'fifo_SA_O_63_read' <Predicate = true> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>

State 3 <SV = 2> <Delay = 6.04>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%bitcast_ln582 = bitcast i32 %fifo_SA_O_read" [tools.cpp:582->top.cpp:100]   --->   Operation 167 'bitcast' 'bitcast_ln582' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [2/2] (6.04ns)   --->   "%psum = fadd i32 %bitcast_ln582, i32 0" [tools.cpp:582->top.cpp:100]   --->   Operation 168 'fadd' 'psum' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%bitcast_ln582_4 = bitcast i32 %fifo_SA_O_1_read" [tools.cpp:582->top.cpp:100]   --->   Operation 169 'bitcast' 'bitcast_ln582_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [2/2] (6.04ns)   --->   "%psum_4 = fadd i32 %bitcast_ln582_4, i32 0" [tools.cpp:582->top.cpp:100]   --->   Operation 170 'fadd' 'psum_4' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%bitcast_ln582_8 = bitcast i32 %fifo_SA_O_2_read" [tools.cpp:582->top.cpp:100]   --->   Operation 171 'bitcast' 'bitcast_ln582_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [2/2] (6.04ns)   --->   "%psum_8 = fadd i32 %bitcast_ln582_8, i32 0" [tools.cpp:582->top.cpp:100]   --->   Operation 172 'fadd' 'psum_8' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%bitcast_ln582_12 = bitcast i32 %fifo_SA_O_3_read" [tools.cpp:582->top.cpp:100]   --->   Operation 173 'bitcast' 'bitcast_ln582_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [2/2] (6.04ns)   --->   "%psum_12 = fadd i32 %bitcast_ln582_12, i32 0" [tools.cpp:582->top.cpp:100]   --->   Operation 174 'fadd' 'psum_12' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%bitcast_ln582_16 = bitcast i32 %fifo_SA_O_4_read" [tools.cpp:582->top.cpp:100]   --->   Operation 175 'bitcast' 'bitcast_ln582_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [2/2] (6.04ns)   --->   "%psum_16 = fadd i32 %bitcast_ln582_16, i32 0" [tools.cpp:582->top.cpp:100]   --->   Operation 176 'fadd' 'psum_16' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%bitcast_ln582_20 = bitcast i32 %fifo_SA_O_5_read" [tools.cpp:582->top.cpp:100]   --->   Operation 177 'bitcast' 'bitcast_ln582_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [2/2] (6.04ns)   --->   "%psum_20 = fadd i32 %bitcast_ln582_20, i32 0" [tools.cpp:582->top.cpp:100]   --->   Operation 178 'fadd' 'psum_20' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%bitcast_ln582_24 = bitcast i32 %fifo_SA_O_6_read" [tools.cpp:582->top.cpp:100]   --->   Operation 179 'bitcast' 'bitcast_ln582_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [2/2] (6.04ns)   --->   "%psum_24 = fadd i32 %bitcast_ln582_24, i32 0" [tools.cpp:582->top.cpp:100]   --->   Operation 180 'fadd' 'psum_24' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%bitcast_ln582_28 = bitcast i32 %fifo_SA_O_7_read" [tools.cpp:582->top.cpp:100]   --->   Operation 181 'bitcast' 'bitcast_ln582_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [2/2] (6.04ns)   --->   "%psum_28 = fadd i32 %bitcast_ln582_28, i32 0" [tools.cpp:582->top.cpp:100]   --->   Operation 182 'fadd' 'psum_28' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%bitcast_ln582_32 = bitcast i32 %fifo_SA_O_8_read" [tools.cpp:582->top.cpp:100]   --->   Operation 183 'bitcast' 'bitcast_ln582_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [2/2] (6.04ns)   --->   "%psum_32 = fadd i32 %bitcast_ln582_32, i32 0" [tools.cpp:582->top.cpp:100]   --->   Operation 184 'fadd' 'psum_32' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%bitcast_ln582_36 = bitcast i32 %fifo_SA_O_9_read" [tools.cpp:582->top.cpp:100]   --->   Operation 185 'bitcast' 'bitcast_ln582_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 186 [2/2] (6.04ns)   --->   "%psum_36 = fadd i32 %bitcast_ln582_36, i32 0" [tools.cpp:582->top.cpp:100]   --->   Operation 186 'fadd' 'psum_36' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%bitcast_ln582_40 = bitcast i32 %fifo_SA_O_10_read" [tools.cpp:582->top.cpp:100]   --->   Operation 187 'bitcast' 'bitcast_ln582_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [2/2] (6.04ns)   --->   "%psum_40 = fadd i32 %bitcast_ln582_40, i32 0" [tools.cpp:582->top.cpp:100]   --->   Operation 188 'fadd' 'psum_40' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%bitcast_ln582_44 = bitcast i32 %fifo_SA_O_11_read" [tools.cpp:582->top.cpp:100]   --->   Operation 189 'bitcast' 'bitcast_ln582_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [2/2] (6.04ns)   --->   "%psum_44 = fadd i32 %bitcast_ln582_44, i32 0" [tools.cpp:582->top.cpp:100]   --->   Operation 190 'fadd' 'psum_44' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%bitcast_ln582_48 = bitcast i32 %fifo_SA_O_12_read" [tools.cpp:582->top.cpp:100]   --->   Operation 191 'bitcast' 'bitcast_ln582_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [2/2] (6.04ns)   --->   "%psum_48 = fadd i32 %bitcast_ln582_48, i32 0" [tools.cpp:582->top.cpp:100]   --->   Operation 192 'fadd' 'psum_48' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%bitcast_ln582_52 = bitcast i32 %fifo_SA_O_13_read" [tools.cpp:582->top.cpp:100]   --->   Operation 193 'bitcast' 'bitcast_ln582_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 194 [2/2] (6.04ns)   --->   "%psum_52 = fadd i32 %bitcast_ln582_52, i32 0" [tools.cpp:582->top.cpp:100]   --->   Operation 194 'fadd' 'psum_52' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%bitcast_ln582_56 = bitcast i32 %fifo_SA_O_14_read" [tools.cpp:582->top.cpp:100]   --->   Operation 195 'bitcast' 'bitcast_ln582_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 196 [2/2] (6.04ns)   --->   "%psum_56 = fadd i32 %bitcast_ln582_56, i32 0" [tools.cpp:582->top.cpp:100]   --->   Operation 196 'fadd' 'psum_56' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%bitcast_ln582_60 = bitcast i32 %fifo_SA_O_15_read" [tools.cpp:582->top.cpp:100]   --->   Operation 197 'bitcast' 'bitcast_ln582_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 198 [2/2] (6.04ns)   --->   "%psum_60 = fadd i32 %bitcast_ln582_60, i32 0" [tools.cpp:582->top.cpp:100]   --->   Operation 198 'fadd' 'psum_60' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.04>
ST_4 : Operation 199 [1/2] (6.04ns)   --->   "%psum = fadd i32 %bitcast_ln582, i32 0" [tools.cpp:582->top.cpp:100]   --->   Operation 199 'fadd' 'psum' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 200 [1/2] (6.04ns)   --->   "%psum_4 = fadd i32 %bitcast_ln582_4, i32 0" [tools.cpp:582->top.cpp:100]   --->   Operation 200 'fadd' 'psum_4' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 201 [1/2] (6.04ns)   --->   "%psum_8 = fadd i32 %bitcast_ln582_8, i32 0" [tools.cpp:582->top.cpp:100]   --->   Operation 201 'fadd' 'psum_8' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 202 [1/2] (6.04ns)   --->   "%psum_12 = fadd i32 %bitcast_ln582_12, i32 0" [tools.cpp:582->top.cpp:100]   --->   Operation 202 'fadd' 'psum_12' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 203 [1/2] (6.04ns)   --->   "%psum_16 = fadd i32 %bitcast_ln582_16, i32 0" [tools.cpp:582->top.cpp:100]   --->   Operation 203 'fadd' 'psum_16' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 204 [1/2] (6.04ns)   --->   "%psum_20 = fadd i32 %bitcast_ln582_20, i32 0" [tools.cpp:582->top.cpp:100]   --->   Operation 204 'fadd' 'psum_20' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 205 [1/2] (6.04ns)   --->   "%psum_24 = fadd i32 %bitcast_ln582_24, i32 0" [tools.cpp:582->top.cpp:100]   --->   Operation 205 'fadd' 'psum_24' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 206 [1/2] (6.04ns)   --->   "%psum_28 = fadd i32 %bitcast_ln582_28, i32 0" [tools.cpp:582->top.cpp:100]   --->   Operation 206 'fadd' 'psum_28' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 207 [1/2] (6.04ns)   --->   "%psum_32 = fadd i32 %bitcast_ln582_32, i32 0" [tools.cpp:582->top.cpp:100]   --->   Operation 207 'fadd' 'psum_32' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 208 [1/2] (6.04ns)   --->   "%psum_36 = fadd i32 %bitcast_ln582_36, i32 0" [tools.cpp:582->top.cpp:100]   --->   Operation 208 'fadd' 'psum_36' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 209 [1/2] (6.04ns)   --->   "%psum_40 = fadd i32 %bitcast_ln582_40, i32 0" [tools.cpp:582->top.cpp:100]   --->   Operation 209 'fadd' 'psum_40' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 210 [1/2] (6.04ns)   --->   "%psum_44 = fadd i32 %bitcast_ln582_44, i32 0" [tools.cpp:582->top.cpp:100]   --->   Operation 210 'fadd' 'psum_44' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 211 [1/2] (6.04ns)   --->   "%psum_48 = fadd i32 %bitcast_ln582_48, i32 0" [tools.cpp:582->top.cpp:100]   --->   Operation 211 'fadd' 'psum_48' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 212 [1/2] (6.04ns)   --->   "%psum_52 = fadd i32 %bitcast_ln582_52, i32 0" [tools.cpp:582->top.cpp:100]   --->   Operation 212 'fadd' 'psum_52' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 213 [1/2] (6.04ns)   --->   "%psum_56 = fadd i32 %bitcast_ln582_56, i32 0" [tools.cpp:582->top.cpp:100]   --->   Operation 213 'fadd' 'psum_56' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 214 [1/2] (6.04ns)   --->   "%psum_60 = fadd i32 %bitcast_ln582_60, i32 0" [tools.cpp:582->top.cpp:100]   --->   Operation 214 'fadd' 'psum_60' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.04>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%bitcast_ln582_1 = bitcast i32 %fifo_SA_O_16_read" [tools.cpp:582->top.cpp:100]   --->   Operation 215 'bitcast' 'bitcast_ln582_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 216 [2/2] (6.04ns)   --->   "%psum_1 = fadd i32 %psum, i32 %bitcast_ln582_1" [tools.cpp:582->top.cpp:100]   --->   Operation 216 'fadd' 'psum_1' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%bitcast_ln582_5 = bitcast i32 %fifo_SA_O_17_read" [tools.cpp:582->top.cpp:100]   --->   Operation 217 'bitcast' 'bitcast_ln582_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 218 [2/2] (6.04ns)   --->   "%psum_5 = fadd i32 %psum_4, i32 %bitcast_ln582_5" [tools.cpp:582->top.cpp:100]   --->   Operation 218 'fadd' 'psum_5' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%bitcast_ln582_9 = bitcast i32 %fifo_SA_O_18_read" [tools.cpp:582->top.cpp:100]   --->   Operation 219 'bitcast' 'bitcast_ln582_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 220 [2/2] (6.04ns)   --->   "%psum_9 = fadd i32 %psum_8, i32 %bitcast_ln582_9" [tools.cpp:582->top.cpp:100]   --->   Operation 220 'fadd' 'psum_9' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%bitcast_ln582_13 = bitcast i32 %fifo_SA_O_19_read" [tools.cpp:582->top.cpp:100]   --->   Operation 221 'bitcast' 'bitcast_ln582_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 222 [2/2] (6.04ns)   --->   "%psum_13 = fadd i32 %psum_12, i32 %bitcast_ln582_13" [tools.cpp:582->top.cpp:100]   --->   Operation 222 'fadd' 'psum_13' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%bitcast_ln582_17 = bitcast i32 %fifo_SA_O_20_read" [tools.cpp:582->top.cpp:100]   --->   Operation 223 'bitcast' 'bitcast_ln582_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 224 [2/2] (6.04ns)   --->   "%psum_17 = fadd i32 %psum_16, i32 %bitcast_ln582_17" [tools.cpp:582->top.cpp:100]   --->   Operation 224 'fadd' 'psum_17' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%bitcast_ln582_21 = bitcast i32 %fifo_SA_O_21_read" [tools.cpp:582->top.cpp:100]   --->   Operation 225 'bitcast' 'bitcast_ln582_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 226 [2/2] (6.04ns)   --->   "%psum_21 = fadd i32 %psum_20, i32 %bitcast_ln582_21" [tools.cpp:582->top.cpp:100]   --->   Operation 226 'fadd' 'psum_21' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 227 [1/1] (0.00ns)   --->   "%bitcast_ln582_25 = bitcast i32 %fifo_SA_O_22_read" [tools.cpp:582->top.cpp:100]   --->   Operation 227 'bitcast' 'bitcast_ln582_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 228 [2/2] (6.04ns)   --->   "%psum_25 = fadd i32 %psum_24, i32 %bitcast_ln582_25" [tools.cpp:582->top.cpp:100]   --->   Operation 228 'fadd' 'psum_25' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%bitcast_ln582_29 = bitcast i32 %fifo_SA_O_23_read" [tools.cpp:582->top.cpp:100]   --->   Operation 229 'bitcast' 'bitcast_ln582_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 230 [2/2] (6.04ns)   --->   "%psum_29 = fadd i32 %psum_28, i32 %bitcast_ln582_29" [tools.cpp:582->top.cpp:100]   --->   Operation 230 'fadd' 'psum_29' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "%bitcast_ln582_33 = bitcast i32 %fifo_SA_O_24_read" [tools.cpp:582->top.cpp:100]   --->   Operation 231 'bitcast' 'bitcast_ln582_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 232 [2/2] (6.04ns)   --->   "%psum_33 = fadd i32 %psum_32, i32 %bitcast_ln582_33" [tools.cpp:582->top.cpp:100]   --->   Operation 232 'fadd' 'psum_33' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "%bitcast_ln582_37 = bitcast i32 %fifo_SA_O_25_read" [tools.cpp:582->top.cpp:100]   --->   Operation 233 'bitcast' 'bitcast_ln582_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 234 [2/2] (6.04ns)   --->   "%psum_37 = fadd i32 %psum_36, i32 %bitcast_ln582_37" [tools.cpp:582->top.cpp:100]   --->   Operation 234 'fadd' 'psum_37' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 235 [1/1] (0.00ns)   --->   "%bitcast_ln582_41 = bitcast i32 %fifo_SA_O_26_read" [tools.cpp:582->top.cpp:100]   --->   Operation 235 'bitcast' 'bitcast_ln582_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 236 [2/2] (6.04ns)   --->   "%psum_41 = fadd i32 %psum_40, i32 %bitcast_ln582_41" [tools.cpp:582->top.cpp:100]   --->   Operation 236 'fadd' 'psum_41' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "%bitcast_ln582_45 = bitcast i32 %fifo_SA_O_27_read" [tools.cpp:582->top.cpp:100]   --->   Operation 237 'bitcast' 'bitcast_ln582_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 238 [2/2] (6.04ns)   --->   "%psum_45 = fadd i32 %psum_44, i32 %bitcast_ln582_45" [tools.cpp:582->top.cpp:100]   --->   Operation 238 'fadd' 'psum_45' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 239 [1/1] (0.00ns)   --->   "%bitcast_ln582_49 = bitcast i32 %fifo_SA_O_28_read" [tools.cpp:582->top.cpp:100]   --->   Operation 239 'bitcast' 'bitcast_ln582_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 240 [2/2] (6.04ns)   --->   "%psum_49 = fadd i32 %psum_48, i32 %bitcast_ln582_49" [tools.cpp:582->top.cpp:100]   --->   Operation 240 'fadd' 'psum_49' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 241 [1/1] (0.00ns)   --->   "%bitcast_ln582_53 = bitcast i32 %fifo_SA_O_29_read" [tools.cpp:582->top.cpp:100]   --->   Operation 241 'bitcast' 'bitcast_ln582_53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 242 [2/2] (6.04ns)   --->   "%psum_53 = fadd i32 %psum_52, i32 %bitcast_ln582_53" [tools.cpp:582->top.cpp:100]   --->   Operation 242 'fadd' 'psum_53' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%bitcast_ln582_57 = bitcast i32 %fifo_SA_O_30_read" [tools.cpp:582->top.cpp:100]   --->   Operation 243 'bitcast' 'bitcast_ln582_57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 244 [2/2] (6.04ns)   --->   "%psum_57 = fadd i32 %psum_56, i32 %bitcast_ln582_57" [tools.cpp:582->top.cpp:100]   --->   Operation 244 'fadd' 'psum_57' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%bitcast_ln582_61 = bitcast i32 %fifo_SA_O_31_read" [tools.cpp:582->top.cpp:100]   --->   Operation 245 'bitcast' 'bitcast_ln582_61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 246 [2/2] (6.04ns)   --->   "%psum_61 = fadd i32 %psum_60, i32 %bitcast_ln582_61" [tools.cpp:582->top.cpp:100]   --->   Operation 246 'fadd' 'psum_61' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.04>
ST_6 : Operation 247 [1/2] (6.04ns)   --->   "%psum_1 = fadd i32 %psum, i32 %bitcast_ln582_1" [tools.cpp:582->top.cpp:100]   --->   Operation 247 'fadd' 'psum_1' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 248 [1/2] (6.04ns)   --->   "%psum_5 = fadd i32 %psum_4, i32 %bitcast_ln582_5" [tools.cpp:582->top.cpp:100]   --->   Operation 248 'fadd' 'psum_5' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 249 [1/2] (6.04ns)   --->   "%psum_9 = fadd i32 %psum_8, i32 %bitcast_ln582_9" [tools.cpp:582->top.cpp:100]   --->   Operation 249 'fadd' 'psum_9' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 250 [1/2] (6.04ns)   --->   "%psum_13 = fadd i32 %psum_12, i32 %bitcast_ln582_13" [tools.cpp:582->top.cpp:100]   --->   Operation 250 'fadd' 'psum_13' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 251 [1/2] (6.04ns)   --->   "%psum_17 = fadd i32 %psum_16, i32 %bitcast_ln582_17" [tools.cpp:582->top.cpp:100]   --->   Operation 251 'fadd' 'psum_17' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 252 [1/2] (6.04ns)   --->   "%psum_21 = fadd i32 %psum_20, i32 %bitcast_ln582_21" [tools.cpp:582->top.cpp:100]   --->   Operation 252 'fadd' 'psum_21' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 253 [1/2] (6.04ns)   --->   "%psum_25 = fadd i32 %psum_24, i32 %bitcast_ln582_25" [tools.cpp:582->top.cpp:100]   --->   Operation 253 'fadd' 'psum_25' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 254 [1/2] (6.04ns)   --->   "%psum_29 = fadd i32 %psum_28, i32 %bitcast_ln582_29" [tools.cpp:582->top.cpp:100]   --->   Operation 254 'fadd' 'psum_29' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 255 [1/2] (6.04ns)   --->   "%psum_33 = fadd i32 %psum_32, i32 %bitcast_ln582_33" [tools.cpp:582->top.cpp:100]   --->   Operation 255 'fadd' 'psum_33' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 256 [1/2] (6.04ns)   --->   "%psum_37 = fadd i32 %psum_36, i32 %bitcast_ln582_37" [tools.cpp:582->top.cpp:100]   --->   Operation 256 'fadd' 'psum_37' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 257 [1/2] (6.04ns)   --->   "%psum_41 = fadd i32 %psum_40, i32 %bitcast_ln582_41" [tools.cpp:582->top.cpp:100]   --->   Operation 257 'fadd' 'psum_41' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 258 [1/2] (6.04ns)   --->   "%psum_45 = fadd i32 %psum_44, i32 %bitcast_ln582_45" [tools.cpp:582->top.cpp:100]   --->   Operation 258 'fadd' 'psum_45' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 259 [1/2] (6.04ns)   --->   "%psum_49 = fadd i32 %psum_48, i32 %bitcast_ln582_49" [tools.cpp:582->top.cpp:100]   --->   Operation 259 'fadd' 'psum_49' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 260 [1/2] (6.04ns)   --->   "%psum_53 = fadd i32 %psum_52, i32 %bitcast_ln582_53" [tools.cpp:582->top.cpp:100]   --->   Operation 260 'fadd' 'psum_53' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 261 [1/2] (6.04ns)   --->   "%psum_57 = fadd i32 %psum_56, i32 %bitcast_ln582_57" [tools.cpp:582->top.cpp:100]   --->   Operation 261 'fadd' 'psum_57' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 262 [1/2] (6.04ns)   --->   "%psum_61 = fadd i32 %psum_60, i32 %bitcast_ln582_61" [tools.cpp:582->top.cpp:100]   --->   Operation 262 'fadd' 'psum_61' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.04>
ST_7 : Operation 263 [1/1] (0.00ns)   --->   "%bitcast_ln582_2 = bitcast i32 %fifo_SA_O_32_read" [tools.cpp:582->top.cpp:100]   --->   Operation 263 'bitcast' 'bitcast_ln582_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 264 [2/2] (6.04ns)   --->   "%psum_2 = fadd i32 %psum_1, i32 %bitcast_ln582_2" [tools.cpp:582->top.cpp:100]   --->   Operation 264 'fadd' 'psum_2' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 265 [1/1] (0.00ns)   --->   "%bitcast_ln582_6 = bitcast i32 %fifo_SA_O_33_read" [tools.cpp:582->top.cpp:100]   --->   Operation 265 'bitcast' 'bitcast_ln582_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 266 [2/2] (6.04ns)   --->   "%psum_6 = fadd i32 %psum_5, i32 %bitcast_ln582_6" [tools.cpp:582->top.cpp:100]   --->   Operation 266 'fadd' 'psum_6' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 267 [1/1] (0.00ns)   --->   "%bitcast_ln582_10 = bitcast i32 %fifo_SA_O_34_read" [tools.cpp:582->top.cpp:100]   --->   Operation 267 'bitcast' 'bitcast_ln582_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 268 [2/2] (6.04ns)   --->   "%psum_10 = fadd i32 %psum_9, i32 %bitcast_ln582_10" [tools.cpp:582->top.cpp:100]   --->   Operation 268 'fadd' 'psum_10' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 269 [1/1] (0.00ns)   --->   "%bitcast_ln582_14 = bitcast i32 %fifo_SA_O_35_read" [tools.cpp:582->top.cpp:100]   --->   Operation 269 'bitcast' 'bitcast_ln582_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 270 [2/2] (6.04ns)   --->   "%psum_14 = fadd i32 %psum_13, i32 %bitcast_ln582_14" [tools.cpp:582->top.cpp:100]   --->   Operation 270 'fadd' 'psum_14' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 271 [1/1] (0.00ns)   --->   "%bitcast_ln582_18 = bitcast i32 %fifo_SA_O_36_read" [tools.cpp:582->top.cpp:100]   --->   Operation 271 'bitcast' 'bitcast_ln582_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 272 [2/2] (6.04ns)   --->   "%psum_18 = fadd i32 %psum_17, i32 %bitcast_ln582_18" [tools.cpp:582->top.cpp:100]   --->   Operation 272 'fadd' 'psum_18' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 273 [1/1] (0.00ns)   --->   "%bitcast_ln582_22 = bitcast i32 %fifo_SA_O_37_read" [tools.cpp:582->top.cpp:100]   --->   Operation 273 'bitcast' 'bitcast_ln582_22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 274 [2/2] (6.04ns)   --->   "%psum_22 = fadd i32 %psum_21, i32 %bitcast_ln582_22" [tools.cpp:582->top.cpp:100]   --->   Operation 274 'fadd' 'psum_22' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 275 [1/1] (0.00ns)   --->   "%bitcast_ln582_26 = bitcast i32 %fifo_SA_O_38_read" [tools.cpp:582->top.cpp:100]   --->   Operation 275 'bitcast' 'bitcast_ln582_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 276 [2/2] (6.04ns)   --->   "%psum_26 = fadd i32 %psum_25, i32 %bitcast_ln582_26" [tools.cpp:582->top.cpp:100]   --->   Operation 276 'fadd' 'psum_26' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 277 [1/1] (0.00ns)   --->   "%bitcast_ln582_30 = bitcast i32 %fifo_SA_O_39_read" [tools.cpp:582->top.cpp:100]   --->   Operation 277 'bitcast' 'bitcast_ln582_30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 278 [2/2] (6.04ns)   --->   "%psum_30 = fadd i32 %psum_29, i32 %bitcast_ln582_30" [tools.cpp:582->top.cpp:100]   --->   Operation 278 'fadd' 'psum_30' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 279 [1/1] (0.00ns)   --->   "%bitcast_ln582_34 = bitcast i32 %fifo_SA_O_40_read" [tools.cpp:582->top.cpp:100]   --->   Operation 279 'bitcast' 'bitcast_ln582_34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 280 [2/2] (6.04ns)   --->   "%psum_34 = fadd i32 %psum_33, i32 %bitcast_ln582_34" [tools.cpp:582->top.cpp:100]   --->   Operation 280 'fadd' 'psum_34' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 281 [1/1] (0.00ns)   --->   "%bitcast_ln582_38 = bitcast i32 %fifo_SA_O_41_read" [tools.cpp:582->top.cpp:100]   --->   Operation 281 'bitcast' 'bitcast_ln582_38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 282 [2/2] (6.04ns)   --->   "%psum_38 = fadd i32 %psum_37, i32 %bitcast_ln582_38" [tools.cpp:582->top.cpp:100]   --->   Operation 282 'fadd' 'psum_38' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 283 [1/1] (0.00ns)   --->   "%bitcast_ln582_42 = bitcast i32 %fifo_SA_O_42_read" [tools.cpp:582->top.cpp:100]   --->   Operation 283 'bitcast' 'bitcast_ln582_42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 284 [2/2] (6.04ns)   --->   "%psum_42 = fadd i32 %psum_41, i32 %bitcast_ln582_42" [tools.cpp:582->top.cpp:100]   --->   Operation 284 'fadd' 'psum_42' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 285 [1/1] (0.00ns)   --->   "%bitcast_ln582_46 = bitcast i32 %fifo_SA_O_43_read" [tools.cpp:582->top.cpp:100]   --->   Operation 285 'bitcast' 'bitcast_ln582_46' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 286 [2/2] (6.04ns)   --->   "%psum_46 = fadd i32 %psum_45, i32 %bitcast_ln582_46" [tools.cpp:582->top.cpp:100]   --->   Operation 286 'fadd' 'psum_46' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 287 [1/1] (0.00ns)   --->   "%bitcast_ln582_50 = bitcast i32 %fifo_SA_O_44_read" [tools.cpp:582->top.cpp:100]   --->   Operation 287 'bitcast' 'bitcast_ln582_50' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 288 [2/2] (6.04ns)   --->   "%psum_50 = fadd i32 %psum_49, i32 %bitcast_ln582_50" [tools.cpp:582->top.cpp:100]   --->   Operation 288 'fadd' 'psum_50' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 289 [1/1] (0.00ns)   --->   "%bitcast_ln582_54 = bitcast i32 %fifo_SA_O_45_read" [tools.cpp:582->top.cpp:100]   --->   Operation 289 'bitcast' 'bitcast_ln582_54' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 290 [2/2] (6.04ns)   --->   "%psum_54 = fadd i32 %psum_53, i32 %bitcast_ln582_54" [tools.cpp:582->top.cpp:100]   --->   Operation 290 'fadd' 'psum_54' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 291 [1/1] (0.00ns)   --->   "%bitcast_ln582_58 = bitcast i32 %fifo_SA_O_46_read" [tools.cpp:582->top.cpp:100]   --->   Operation 291 'bitcast' 'bitcast_ln582_58' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 292 [2/2] (6.04ns)   --->   "%psum_58 = fadd i32 %psum_57, i32 %bitcast_ln582_58" [tools.cpp:582->top.cpp:100]   --->   Operation 292 'fadd' 'psum_58' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 293 [1/1] (0.00ns)   --->   "%bitcast_ln582_62 = bitcast i32 %fifo_SA_O_47_read" [tools.cpp:582->top.cpp:100]   --->   Operation 293 'bitcast' 'bitcast_ln582_62' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 294 [2/2] (6.04ns)   --->   "%psum_62 = fadd i32 %psum_61, i32 %bitcast_ln582_62" [tools.cpp:582->top.cpp:100]   --->   Operation 294 'fadd' 'psum_62' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.04>
ST_8 : Operation 295 [1/2] (6.04ns)   --->   "%psum_2 = fadd i32 %psum_1, i32 %bitcast_ln582_2" [tools.cpp:582->top.cpp:100]   --->   Operation 295 'fadd' 'psum_2' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 296 [1/2] (6.04ns)   --->   "%psum_6 = fadd i32 %psum_5, i32 %bitcast_ln582_6" [tools.cpp:582->top.cpp:100]   --->   Operation 296 'fadd' 'psum_6' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 297 [1/2] (6.04ns)   --->   "%psum_10 = fadd i32 %psum_9, i32 %bitcast_ln582_10" [tools.cpp:582->top.cpp:100]   --->   Operation 297 'fadd' 'psum_10' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 298 [1/2] (6.04ns)   --->   "%psum_14 = fadd i32 %psum_13, i32 %bitcast_ln582_14" [tools.cpp:582->top.cpp:100]   --->   Operation 298 'fadd' 'psum_14' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 299 [1/2] (6.04ns)   --->   "%psum_18 = fadd i32 %psum_17, i32 %bitcast_ln582_18" [tools.cpp:582->top.cpp:100]   --->   Operation 299 'fadd' 'psum_18' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 300 [1/2] (6.04ns)   --->   "%psum_22 = fadd i32 %psum_21, i32 %bitcast_ln582_22" [tools.cpp:582->top.cpp:100]   --->   Operation 300 'fadd' 'psum_22' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 301 [1/2] (6.04ns)   --->   "%psum_26 = fadd i32 %psum_25, i32 %bitcast_ln582_26" [tools.cpp:582->top.cpp:100]   --->   Operation 301 'fadd' 'psum_26' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 302 [1/2] (6.04ns)   --->   "%psum_30 = fadd i32 %psum_29, i32 %bitcast_ln582_30" [tools.cpp:582->top.cpp:100]   --->   Operation 302 'fadd' 'psum_30' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 303 [1/2] (6.04ns)   --->   "%psum_34 = fadd i32 %psum_33, i32 %bitcast_ln582_34" [tools.cpp:582->top.cpp:100]   --->   Operation 303 'fadd' 'psum_34' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 304 [1/2] (6.04ns)   --->   "%psum_38 = fadd i32 %psum_37, i32 %bitcast_ln582_38" [tools.cpp:582->top.cpp:100]   --->   Operation 304 'fadd' 'psum_38' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 305 [1/2] (6.04ns)   --->   "%psum_42 = fadd i32 %psum_41, i32 %bitcast_ln582_42" [tools.cpp:582->top.cpp:100]   --->   Operation 305 'fadd' 'psum_42' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 306 [1/2] (6.04ns)   --->   "%psum_46 = fadd i32 %psum_45, i32 %bitcast_ln582_46" [tools.cpp:582->top.cpp:100]   --->   Operation 306 'fadd' 'psum_46' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 307 [1/2] (6.04ns)   --->   "%psum_50 = fadd i32 %psum_49, i32 %bitcast_ln582_50" [tools.cpp:582->top.cpp:100]   --->   Operation 307 'fadd' 'psum_50' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 308 [1/2] (6.04ns)   --->   "%psum_54 = fadd i32 %psum_53, i32 %bitcast_ln582_54" [tools.cpp:582->top.cpp:100]   --->   Operation 308 'fadd' 'psum_54' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 309 [1/2] (6.04ns)   --->   "%psum_58 = fadd i32 %psum_57, i32 %bitcast_ln582_58" [tools.cpp:582->top.cpp:100]   --->   Operation 309 'fadd' 'psum_58' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 310 [1/2] (6.04ns)   --->   "%psum_62 = fadd i32 %psum_61, i32 %bitcast_ln582_62" [tools.cpp:582->top.cpp:100]   --->   Operation 310 'fadd' 'psum_62' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.04>
ST_9 : Operation 311 [1/1] (0.00ns)   --->   "%bitcast_ln582_3 = bitcast i32 %fifo_SA_O_48_read" [tools.cpp:582->top.cpp:100]   --->   Operation 311 'bitcast' 'bitcast_ln582_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 312 [2/2] (6.04ns)   --->   "%psum_3 = fadd i32 %psum_2, i32 %bitcast_ln582_3" [tools.cpp:582->top.cpp:100]   --->   Operation 312 'fadd' 'psum_3' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 313 [1/1] (0.00ns)   --->   "%bitcast_ln582_7 = bitcast i32 %fifo_SA_O_49_read" [tools.cpp:582->top.cpp:100]   --->   Operation 313 'bitcast' 'bitcast_ln582_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 314 [2/2] (6.04ns)   --->   "%psum_7 = fadd i32 %psum_6, i32 %bitcast_ln582_7" [tools.cpp:582->top.cpp:100]   --->   Operation 314 'fadd' 'psum_7' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 315 [1/1] (0.00ns)   --->   "%bitcast_ln582_11 = bitcast i32 %fifo_SA_O_50_read" [tools.cpp:582->top.cpp:100]   --->   Operation 315 'bitcast' 'bitcast_ln582_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 316 [2/2] (6.04ns)   --->   "%psum_11 = fadd i32 %psum_10, i32 %bitcast_ln582_11" [tools.cpp:582->top.cpp:100]   --->   Operation 316 'fadd' 'psum_11' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 317 [1/1] (0.00ns)   --->   "%bitcast_ln582_15 = bitcast i32 %fifo_SA_O_51_read" [tools.cpp:582->top.cpp:100]   --->   Operation 317 'bitcast' 'bitcast_ln582_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 318 [2/2] (6.04ns)   --->   "%psum_15 = fadd i32 %psum_14, i32 %bitcast_ln582_15" [tools.cpp:582->top.cpp:100]   --->   Operation 318 'fadd' 'psum_15' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 319 [1/1] (0.00ns)   --->   "%bitcast_ln582_19 = bitcast i32 %fifo_SA_O_52_read" [tools.cpp:582->top.cpp:100]   --->   Operation 319 'bitcast' 'bitcast_ln582_19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 320 [2/2] (6.04ns)   --->   "%psum_19 = fadd i32 %psum_18, i32 %bitcast_ln582_19" [tools.cpp:582->top.cpp:100]   --->   Operation 320 'fadd' 'psum_19' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 321 [1/1] (0.00ns)   --->   "%bitcast_ln582_23 = bitcast i32 %fifo_SA_O_53_read" [tools.cpp:582->top.cpp:100]   --->   Operation 321 'bitcast' 'bitcast_ln582_23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 322 [2/2] (6.04ns)   --->   "%psum_23 = fadd i32 %psum_22, i32 %bitcast_ln582_23" [tools.cpp:582->top.cpp:100]   --->   Operation 322 'fadd' 'psum_23' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 323 [1/1] (0.00ns)   --->   "%bitcast_ln582_27 = bitcast i32 %fifo_SA_O_54_read" [tools.cpp:582->top.cpp:100]   --->   Operation 323 'bitcast' 'bitcast_ln582_27' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 324 [2/2] (6.04ns)   --->   "%psum_27 = fadd i32 %psum_26, i32 %bitcast_ln582_27" [tools.cpp:582->top.cpp:100]   --->   Operation 324 'fadd' 'psum_27' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 325 [1/1] (0.00ns)   --->   "%bitcast_ln582_31 = bitcast i32 %fifo_SA_O_55_read" [tools.cpp:582->top.cpp:100]   --->   Operation 325 'bitcast' 'bitcast_ln582_31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 326 [2/2] (6.04ns)   --->   "%psum_31 = fadd i32 %psum_30, i32 %bitcast_ln582_31" [tools.cpp:582->top.cpp:100]   --->   Operation 326 'fadd' 'psum_31' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 327 [1/1] (0.00ns)   --->   "%bitcast_ln582_35 = bitcast i32 %fifo_SA_O_56_read" [tools.cpp:582->top.cpp:100]   --->   Operation 327 'bitcast' 'bitcast_ln582_35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 328 [2/2] (6.04ns)   --->   "%psum_35 = fadd i32 %psum_34, i32 %bitcast_ln582_35" [tools.cpp:582->top.cpp:100]   --->   Operation 328 'fadd' 'psum_35' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 329 [1/1] (0.00ns)   --->   "%bitcast_ln582_39 = bitcast i32 %fifo_SA_O_57_read" [tools.cpp:582->top.cpp:100]   --->   Operation 329 'bitcast' 'bitcast_ln582_39' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 330 [2/2] (6.04ns)   --->   "%psum_39 = fadd i32 %psum_38, i32 %bitcast_ln582_39" [tools.cpp:582->top.cpp:100]   --->   Operation 330 'fadd' 'psum_39' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 331 [1/1] (0.00ns)   --->   "%bitcast_ln582_43 = bitcast i32 %fifo_SA_O_58_read" [tools.cpp:582->top.cpp:100]   --->   Operation 331 'bitcast' 'bitcast_ln582_43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 332 [2/2] (6.04ns)   --->   "%psum_43 = fadd i32 %psum_42, i32 %bitcast_ln582_43" [tools.cpp:582->top.cpp:100]   --->   Operation 332 'fadd' 'psum_43' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 333 [1/1] (0.00ns)   --->   "%bitcast_ln582_47 = bitcast i32 %fifo_SA_O_59_read" [tools.cpp:582->top.cpp:100]   --->   Operation 333 'bitcast' 'bitcast_ln582_47' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 334 [2/2] (6.04ns)   --->   "%psum_47 = fadd i32 %psum_46, i32 %bitcast_ln582_47" [tools.cpp:582->top.cpp:100]   --->   Operation 334 'fadd' 'psum_47' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 335 [1/1] (0.00ns)   --->   "%bitcast_ln582_51 = bitcast i32 %fifo_SA_O_60_read" [tools.cpp:582->top.cpp:100]   --->   Operation 335 'bitcast' 'bitcast_ln582_51' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 336 [2/2] (6.04ns)   --->   "%psum_51 = fadd i32 %psum_50, i32 %bitcast_ln582_51" [tools.cpp:582->top.cpp:100]   --->   Operation 336 'fadd' 'psum_51' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 337 [1/1] (0.00ns)   --->   "%bitcast_ln582_55 = bitcast i32 %fifo_SA_O_61_read" [tools.cpp:582->top.cpp:100]   --->   Operation 337 'bitcast' 'bitcast_ln582_55' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 338 [2/2] (6.04ns)   --->   "%psum_55 = fadd i32 %psum_54, i32 %bitcast_ln582_55" [tools.cpp:582->top.cpp:100]   --->   Operation 338 'fadd' 'psum_55' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 339 [1/1] (0.00ns)   --->   "%bitcast_ln582_59 = bitcast i32 %fifo_SA_O_62_read" [tools.cpp:582->top.cpp:100]   --->   Operation 339 'bitcast' 'bitcast_ln582_59' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 340 [2/2] (6.04ns)   --->   "%psum_59 = fadd i32 %psum_58, i32 %bitcast_ln582_59" [tools.cpp:582->top.cpp:100]   --->   Operation 340 'fadd' 'psum_59' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 341 [1/1] (0.00ns)   --->   "%bitcast_ln582_63 = bitcast i32 %fifo_SA_O_63_read" [tools.cpp:582->top.cpp:100]   --->   Operation 341 'bitcast' 'bitcast_ln582_63' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 342 [2/2] (6.04ns)   --->   "%psum_63 = fadd i32 %psum_62, i32 %bitcast_ln582_63" [tools.cpp:582->top.cpp:100]   --->   Operation 342 'fadd' 'psum_63' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.04>
ST_10 : Operation 343 [1/2] (6.04ns)   --->   "%psum_3 = fadd i32 %psum_2, i32 %bitcast_ln582_3" [tools.cpp:582->top.cpp:100]   --->   Operation 343 'fadd' 'psum_3' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 344 [1/2] (6.04ns)   --->   "%psum_7 = fadd i32 %psum_6, i32 %bitcast_ln582_7" [tools.cpp:582->top.cpp:100]   --->   Operation 344 'fadd' 'psum_7' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 345 [1/2] (6.04ns)   --->   "%psum_11 = fadd i32 %psum_10, i32 %bitcast_ln582_11" [tools.cpp:582->top.cpp:100]   --->   Operation 345 'fadd' 'psum_11' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 346 [1/2] (6.04ns)   --->   "%psum_15 = fadd i32 %psum_14, i32 %bitcast_ln582_15" [tools.cpp:582->top.cpp:100]   --->   Operation 346 'fadd' 'psum_15' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 347 [1/2] (6.04ns)   --->   "%psum_19 = fadd i32 %psum_18, i32 %bitcast_ln582_19" [tools.cpp:582->top.cpp:100]   --->   Operation 347 'fadd' 'psum_19' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 348 [1/2] (6.04ns)   --->   "%psum_23 = fadd i32 %psum_22, i32 %bitcast_ln582_23" [tools.cpp:582->top.cpp:100]   --->   Operation 348 'fadd' 'psum_23' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 349 [1/2] (6.04ns)   --->   "%psum_27 = fadd i32 %psum_26, i32 %bitcast_ln582_27" [tools.cpp:582->top.cpp:100]   --->   Operation 349 'fadd' 'psum_27' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 350 [1/2] (6.04ns)   --->   "%psum_31 = fadd i32 %psum_30, i32 %bitcast_ln582_31" [tools.cpp:582->top.cpp:100]   --->   Operation 350 'fadd' 'psum_31' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 351 [1/2] (6.04ns)   --->   "%psum_35 = fadd i32 %psum_34, i32 %bitcast_ln582_35" [tools.cpp:582->top.cpp:100]   --->   Operation 351 'fadd' 'psum_35' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 352 [1/2] (6.04ns)   --->   "%psum_39 = fadd i32 %psum_38, i32 %bitcast_ln582_39" [tools.cpp:582->top.cpp:100]   --->   Operation 352 'fadd' 'psum_39' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 353 [1/2] (6.04ns)   --->   "%psum_43 = fadd i32 %psum_42, i32 %bitcast_ln582_43" [tools.cpp:582->top.cpp:100]   --->   Operation 353 'fadd' 'psum_43' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 354 [1/2] (6.04ns)   --->   "%psum_47 = fadd i32 %psum_46, i32 %bitcast_ln582_47" [tools.cpp:582->top.cpp:100]   --->   Operation 354 'fadd' 'psum_47' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 355 [1/2] (6.04ns)   --->   "%psum_51 = fadd i32 %psum_50, i32 %bitcast_ln582_51" [tools.cpp:582->top.cpp:100]   --->   Operation 355 'fadd' 'psum_51' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 356 [1/2] (6.04ns)   --->   "%psum_55 = fadd i32 %psum_54, i32 %bitcast_ln582_55" [tools.cpp:582->top.cpp:100]   --->   Operation 356 'fadd' 'psum_55' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 357 [1/2] (6.04ns)   --->   "%psum_59 = fadd i32 %psum_58, i32 %bitcast_ln582_59" [tools.cpp:582->top.cpp:100]   --->   Operation 357 'fadd' 'psum_59' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 358 [1/2] (6.04ns)   --->   "%psum_63 = fadd i32 %psum_62, i32 %bitcast_ln582_63" [tools.cpp:582->top.cpp:100]   --->   Operation 358 'fadd' 'psum_63' <Predicate = true> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 395 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 395 'ret' 'ret_ln0' <Predicate = (icmp_ln570)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.49>
ST_11 : Operation 359 [1/1] (0.00ns)   --->   "%specpipeline_ln573 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_14" [tools.cpp:573->top.cpp:100]   --->   Operation 359 'specpipeline' 'specpipeline_ln573' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 360 [1/1] (0.00ns)   --->   "%speclooptripcount_ln572 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2304, i64 2304, i64 2304" [tools.cpp:572->top.cpp:100]   --->   Operation 360 'speclooptripcount' 'speclooptripcount_ln572' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 361 [1/1] (0.00ns)   --->   "%specloopname_ln570 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [tools.cpp:570->top.cpp:100]   --->   Operation 361 'specloopname' 'specloopname_ln570' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 362 [1/1] (0.00ns)   --->   "%bitcast_ln584 = bitcast i32 %psum_3" [tools.cpp:584->top.cpp:100]   --->   Operation 362 'bitcast' 'bitcast_ln584' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 363 [1/1] (1.49ns)   --->   "%write_ln584 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_CONV3_ACC, i32 %bitcast_ln584" [tools.cpp:584->top.cpp:100]   --->   Operation 363 'write' 'write_ln584' <Predicate = true> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_11 : Operation 364 [1/1] (0.00ns)   --->   "%bitcast_ln584_1 = bitcast i32 %psum_7" [tools.cpp:584->top.cpp:100]   --->   Operation 364 'bitcast' 'bitcast_ln584_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 365 [1/1] (1.49ns)   --->   "%write_ln584 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_CONV3_ACC_1, i32 %bitcast_ln584_1" [tools.cpp:584->top.cpp:100]   --->   Operation 365 'write' 'write_ln584' <Predicate = true> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_11 : Operation 366 [1/1] (0.00ns)   --->   "%bitcast_ln584_2 = bitcast i32 %psum_11" [tools.cpp:584->top.cpp:100]   --->   Operation 366 'bitcast' 'bitcast_ln584_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 367 [1/1] (1.49ns)   --->   "%write_ln584 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_CONV3_ACC_2, i32 %bitcast_ln584_2" [tools.cpp:584->top.cpp:100]   --->   Operation 367 'write' 'write_ln584' <Predicate = true> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_11 : Operation 368 [1/1] (0.00ns)   --->   "%bitcast_ln584_3 = bitcast i32 %psum_15" [tools.cpp:584->top.cpp:100]   --->   Operation 368 'bitcast' 'bitcast_ln584_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 369 [1/1] (1.49ns)   --->   "%write_ln584 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_CONV3_ACC_3, i32 %bitcast_ln584_3" [tools.cpp:584->top.cpp:100]   --->   Operation 369 'write' 'write_ln584' <Predicate = true> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_11 : Operation 370 [1/1] (0.00ns)   --->   "%bitcast_ln584_4 = bitcast i32 %psum_19" [tools.cpp:584->top.cpp:100]   --->   Operation 370 'bitcast' 'bitcast_ln584_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 371 [1/1] (1.49ns)   --->   "%write_ln584 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_CONV3_ACC_4, i32 %bitcast_ln584_4" [tools.cpp:584->top.cpp:100]   --->   Operation 371 'write' 'write_ln584' <Predicate = true> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_11 : Operation 372 [1/1] (0.00ns)   --->   "%bitcast_ln584_5 = bitcast i32 %psum_23" [tools.cpp:584->top.cpp:100]   --->   Operation 372 'bitcast' 'bitcast_ln584_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 373 [1/1] (1.49ns)   --->   "%write_ln584 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_CONV3_ACC_5, i32 %bitcast_ln584_5" [tools.cpp:584->top.cpp:100]   --->   Operation 373 'write' 'write_ln584' <Predicate = true> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_11 : Operation 374 [1/1] (0.00ns)   --->   "%bitcast_ln584_6 = bitcast i32 %psum_27" [tools.cpp:584->top.cpp:100]   --->   Operation 374 'bitcast' 'bitcast_ln584_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 375 [1/1] (1.49ns)   --->   "%write_ln584 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_CONV3_ACC_6, i32 %bitcast_ln584_6" [tools.cpp:584->top.cpp:100]   --->   Operation 375 'write' 'write_ln584' <Predicate = true> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_11 : Operation 376 [1/1] (0.00ns)   --->   "%bitcast_ln584_7 = bitcast i32 %psum_31" [tools.cpp:584->top.cpp:100]   --->   Operation 376 'bitcast' 'bitcast_ln584_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 377 [1/1] (1.49ns)   --->   "%write_ln584 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_CONV3_ACC_7, i32 %bitcast_ln584_7" [tools.cpp:584->top.cpp:100]   --->   Operation 377 'write' 'write_ln584' <Predicate = true> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_11 : Operation 378 [1/1] (0.00ns)   --->   "%bitcast_ln584_8 = bitcast i32 %psum_35" [tools.cpp:584->top.cpp:100]   --->   Operation 378 'bitcast' 'bitcast_ln584_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 379 [1/1] (1.49ns)   --->   "%write_ln584 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_CONV3_ACC_8, i32 %bitcast_ln584_8" [tools.cpp:584->top.cpp:100]   --->   Operation 379 'write' 'write_ln584' <Predicate = true> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_11 : Operation 380 [1/1] (0.00ns)   --->   "%bitcast_ln584_9 = bitcast i32 %psum_39" [tools.cpp:584->top.cpp:100]   --->   Operation 380 'bitcast' 'bitcast_ln584_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 381 [1/1] (1.49ns)   --->   "%write_ln584 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_CONV3_ACC_9, i32 %bitcast_ln584_9" [tools.cpp:584->top.cpp:100]   --->   Operation 381 'write' 'write_ln584' <Predicate = true> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_11 : Operation 382 [1/1] (0.00ns)   --->   "%bitcast_ln584_10 = bitcast i32 %psum_43" [tools.cpp:584->top.cpp:100]   --->   Operation 382 'bitcast' 'bitcast_ln584_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 383 [1/1] (1.49ns)   --->   "%write_ln584 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_CONV3_ACC_10, i32 %bitcast_ln584_10" [tools.cpp:584->top.cpp:100]   --->   Operation 383 'write' 'write_ln584' <Predicate = true> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_11 : Operation 384 [1/1] (0.00ns)   --->   "%bitcast_ln584_11 = bitcast i32 %psum_47" [tools.cpp:584->top.cpp:100]   --->   Operation 384 'bitcast' 'bitcast_ln584_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 385 [1/1] (1.49ns)   --->   "%write_ln584 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_CONV3_ACC_11, i32 %bitcast_ln584_11" [tools.cpp:584->top.cpp:100]   --->   Operation 385 'write' 'write_ln584' <Predicate = true> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_11 : Operation 386 [1/1] (0.00ns)   --->   "%bitcast_ln584_12 = bitcast i32 %psum_51" [tools.cpp:584->top.cpp:100]   --->   Operation 386 'bitcast' 'bitcast_ln584_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 387 [1/1] (1.49ns)   --->   "%write_ln584 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_CONV3_ACC_12, i32 %bitcast_ln584_12" [tools.cpp:584->top.cpp:100]   --->   Operation 387 'write' 'write_ln584' <Predicate = true> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_11 : Operation 388 [1/1] (0.00ns)   --->   "%bitcast_ln584_13 = bitcast i32 %psum_55" [tools.cpp:584->top.cpp:100]   --->   Operation 388 'bitcast' 'bitcast_ln584_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 389 [1/1] (1.49ns)   --->   "%write_ln584 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_CONV3_ACC_13, i32 %bitcast_ln584_13" [tools.cpp:584->top.cpp:100]   --->   Operation 389 'write' 'write_ln584' <Predicate = true> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_11 : Operation 390 [1/1] (0.00ns)   --->   "%bitcast_ln584_14 = bitcast i32 %psum_59" [tools.cpp:584->top.cpp:100]   --->   Operation 390 'bitcast' 'bitcast_ln584_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 391 [1/1] (1.49ns)   --->   "%write_ln584 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_CONV3_ACC_14, i32 %bitcast_ln584_14" [tools.cpp:584->top.cpp:100]   --->   Operation 391 'write' 'write_ln584' <Predicate = true> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_11 : Operation 392 [1/1] (0.00ns)   --->   "%bitcast_ln584_15 = bitcast i32 %psum_63" [tools.cpp:584->top.cpp:100]   --->   Operation 392 'bitcast' 'bitcast_ln584_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 393 [1/1] (1.49ns)   --->   "%write_ln584 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_CONV3_ACC_15, i32 %bitcast_ln584_15" [tools.cpp:584->top.cpp:100]   --->   Operation 393 'write' 'write_ln584' <Predicate = true> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_11 : Operation 394 [1/1] (0.00ns)   --->   "%br_ln570 = br void %VITIS_LOOP_574_2.i" [tools.cpp:570->top.cpp:100]   --->   Operation 394 'br' 'br_ln570' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.517ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln570', tools.cpp:570->top.cpp:100) of constant 0 on local variable 'h', tools.cpp:570->top.cpp:100 [164]  (0.362 ns)
	'load' operation 32 bit ('h', tools.cpp:570->top.cpp:100) on local variable 'h', tools.cpp:570->top.cpp:100 [167]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln570', tools.cpp:570->top.cpp:100) [168]  (0.793 ns)
	'store' operation 0 bit ('store_ln570', tools.cpp:570->top.cpp:100) of variable 'h', tools.cpp:570->top.cpp:100 on local variable 'h', tools.cpp:570->top.cpp:100 [399]  (0.362 ns)

 <State 2>: 1.445ns
The critical path consists of the following:
	fifo read operation ('fifo_SA_O_read', tools.cpp:582->top.cpp:100) on port 'fifo_SA_O' (tools.cpp:582->top.cpp:100) [175]  (1.445 ns)

 <State 3>: 6.047ns
The critical path consists of the following:
	'fadd' operation 32 bit ('psum', tools.cpp:582->top.cpp:100) [177]  (6.047 ns)

 <State 4>: 6.047ns
The critical path consists of the following:
	'fadd' operation 32 bit ('psum', tools.cpp:582->top.cpp:100) [177]  (6.047 ns)

 <State 5>: 6.047ns
The critical path consists of the following:
	'fadd' operation 32 bit ('psum', tools.cpp:582->top.cpp:100) [180]  (6.047 ns)

 <State 6>: 6.047ns
The critical path consists of the following:
	'fadd' operation 32 bit ('psum', tools.cpp:582->top.cpp:100) [180]  (6.047 ns)

 <State 7>: 6.047ns
The critical path consists of the following:
	'fadd' operation 32 bit ('psum', tools.cpp:582->top.cpp:100) [183]  (6.047 ns)

 <State 8>: 6.047ns
The critical path consists of the following:
	'fadd' operation 32 bit ('psum', tools.cpp:582->top.cpp:100) [183]  (6.047 ns)

 <State 9>: 6.047ns
The critical path consists of the following:
	'fadd' operation 32 bit ('psum', tools.cpp:582->top.cpp:100) [186]  (6.047 ns)

 <State 10>: 6.047ns
The critical path consists of the following:
	'fadd' operation 32 bit ('psum', tools.cpp:582->top.cpp:100) [186]  (6.047 ns)

 <State 11>: 1.495ns
The critical path consists of the following:
	fifo write operation ('write_ln584', tools.cpp:584->top.cpp:100) on port 'fifo_CONV3_ACC' (tools.cpp:584->top.cpp:100) [188]  (1.495 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
