Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Dec 21 19:08:11 2020
| Host         : DESKTOP-IDAELR9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file timer_control_sets_placed.rpt
| Design       : timer
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            4 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              31 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              94 |           26 |
| Yes          | No                    | No                     |               4 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              28 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------+------------------+------------------+----------------+
|  Clock Signal  |    Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+--------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | hour_1[3]_i_1_n_0  |                  |                3 |              4 |
|  clk_IBUF_BUFG | time_bit           | state[1]_i_1_n_0 |                2 |              4 |
|  clk_IBUF_BUFG | Ldataout           | state[1]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | Rdataout           | state[1]_i_1_n_0 |                2 |              4 |
|  clk_IBUF_BUFG |                    | cnt1[16]_i_1_n_0 |                4 |             16 |
|  clk_IBUF_BUFG | smg_bit[7]_i_1_n_0 | state[1]_i_1_n_0 |                5 |             16 |
|  clk_IBUF_BUFG |                    | cnt2[25]_i_1_n_0 |                7 |             25 |
|  clk_IBUF_BUFG |                    |                  |               17 |             31 |
|  clk_IBUF_BUFG |                    | state[1]_i_1_n_0 |               15 |             53 |
+----------------+--------------------+------------------+------------------+----------------+


