
Efinity Interface Designer Timing Report
Version: 2025.1.110.2.15
Date: 2025-07-25 18:42

Copyright (C) 2013 - 2025 Efinix Inc. All rights reserved.

Device: T120F576
Project: testing_PLLs
Timing Model: C3 (final)

---------- 1. PLL Timing Report (begin) ----------

+--------------+----------+-----------------+--------------------------+----------+-------------------+---------------------------------+---------------------------------+
| PLL Instance | Resource | Reference Clock | Core Clock Reference Pin | FB Mode  | Core Feedback Pin | PLL Compensation Delay Max (ns) | PLL Compensation Delay Min (ns) |
+--------------+----------+-----------------+--------------------------+----------+-------------------+---------------------------------+---------------------------------+
|  pll_inst1   | PLL_BR0  |     external    |                          | internal |                   |               N/A               |               N/A               |
|  pll_inst2   | PLL_BR1  |     external    |                          | internal |                   |               N/A               |               N/A               |
|  pll_inst3   | PLL_BR2  |     external    |                          | internal |                   |               N/A               |               N/A               |
+--------------+----------+-----------------+--------------------------+----------+-------------------+---------------------------------+---------------------------------+

+-------+-------------+-----------------------+
| Clock | Period (ns) | Phase Shift (degrees) |
+-------+-------------+-----------------------+
| clk_0 |    10.000   |           0           |
| clk_1 |    20.000   |           0           |
|  clk  |    10.000   |           0           |
+-------+-------------+-----------------------+

---------- PLL Timing Report (end) ----------

---------- 2. GPIO Timing Report (begin) ----------

Non-registered GPIO Configuration:
===================================

+---------------+----------+-----------+----------+----------+
| Instance Name | Pin Name | Parameter | Max (ns) | Min (ns) |
+---------------+----------+-----------+----------+----------+
|      clk0     |  clk_0_  |  GPIO_IN  |  1.919   |  0.738   |
|      clk1     |  clk_1_  |  GPIO_IN  |  1.919   |  0.738   |
|     clk__     |  clk__   |  GPIO_IN  |  1.919   |  0.738   |
+---------------+----------+-----------+----------+----------+

---------- GPIO Timing Report (end) ----------

---------- 3. JTAG Timing Report (begin) ----------

+---------------+-----------+-----------+----------+----------+
| Instance Name |  Pin Name | Parameter | Max (ns) | Min (ns) |
+---------------+-----------+-----------+----------+----------+
|     bscan     | bscan_TDI |  JTAG_IN  |  3.139   |  1.208   |
|     bscan     | bscan_TMS |  JTAG_IN  |  2.281   |  0.877   |
+---------------+-----------+-----------+----------+----------+

---------- JTAG Timing Report (end) ----------
