INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Download/pipeline_CPU2/pipeline_CPU2.srcs/sources_1/imports/sources_1/imports/8_pipeline_cpu/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Download/pipeline_CPU2/pipeline_CPU2.srcs/sources_1/imports/Sources/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Download/pipeline_CPU2/pipeline_CPU2.srcs/sources_1/imports/sources_1/imports/8_pipeline_cpu/multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
WARNING: [VRFC 10-756] identifier multiplier is used before its declaration [C:/Download/pipeline_CPU2/pipeline_CPU2.srcs/sources_1/imports/sources_1/imports/8_pipeline_cpu/multiply.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Download/pipeline_CPU2/pipeline_CPU2.srcs/sources_1/imports/sources_1/imports/8_pipeline_cpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Download/pipeline_CPU2/pipeline_CPU2.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Download/pipeline_CPU2/pipeline_CPU2.srcs/sources_1/ip/imem/sim/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Download/pipeline_CPU2/pipeline_CPU2.srcs/sources_1/imports/sources_1/imports/8_pipeline_cpu/wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Download/pipeline_CPU2/pipeline_CPU2.srcs/sources_1/imports/sources_1/imports/8_pipeline_cpu/exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Download/pipeline_CPU2/pipeline_CPU2.srcs/sources_1/imports/sources_1/imports/8_pipeline_cpu/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Download/pipeline_CPU2/pipeline_CPU2.srcs/sources_1/imports/sources_1/imports/8_pipeline_cpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Download/pipeline_CPU2/pipeline_CPU2.srcs/sources_1/imports/sources_1/imports/8_pipeline_cpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Download/pipeline_CPU2/pipeline_CPU2.srcs/sources_1/imports/sources_1/new/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Download/pipeline_CPU2/pipeline_CPU2.srcs/sources_1/imports/sources_1/imports/8_pipeline_cpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Download/pipeline_CPU2/pipeline_CPU2.srcs/sources_1/imports/sources_1/imports/8_pipeline_cpu/pipeline_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Download/pipeline_CPU2/pipeline_CPU2.srcs/sim_1/imports/8_pipeline_cpu/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Download/pipeline_CPU2/pipeline_CPU2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
