/*
 * BIF_4_1 Register documentation
 *
 * Copyright (C) 2014  Advanced Micro Devices, Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included
 * in all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN
 * AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
 */

#ifndef BIF_4_1_SH_MASK_H
#define BIF_4_1_SH_MASK_H

#define MM_INDEX__MM_OFFSET_MASK 0x7fffffff
#define MM_INDEX__MM_OFFSET__SHIFT 0x0
#define MM_INDEX__MM_APER_MASK 0x80000000
#define MM_INDEX__MM_APER__SHIFT 0x1f
#define MM_INDEX_HI__MM_OFFSET_HI_MASK 0xffffffff
#define MM_INDEX_HI__MM_OFFSET_HI__SHIFT 0x0
#define MM_DATA__MM_DATA_MASK 0xffffffff
#define MM_DATA__MM_DATA__SHIFT 0x0
#define BUS_CNTL__BIOS_ROM_WRT_EN_MASK 0x1
#define BUS_CNTL__BIOS_ROM_WRT_EN__SHIFT 0x0
#define BUS_CNTL__BIOS_ROM_DIS_MASK 0x2
#define BUS_CNTL__BIOS_ROM_DIS__SHIFT 0x1
#define BUS_CNTL__PMI_IO_DIS_MASK 0x4
#define BUS_CNTL__PMI_IO_DIS__SHIFT 0x2
#define BUS_CNTL__PMI_MEM_DIS_MASK 0x8
#define BUS_CNTL__PMI_MEM_DIS__SHIFT 0x3
#define BUS_CNTL__PMI_BM_DIS_MASK 0x10
#define BUS_CNTL__PMI_BM_DIS__SHIFT 0x4
#define BUS_CNTL__PMI_INT_DIS_MASK 0x20
#define BUS_CNTL__PMI_INT_DIS__SHIFT 0x5
#define BUS_CNTL__VGA_REG_COHERENCY_DIS_MASK 0x40
#define BUS_CNTL__VGA_REG_COHERENCY_DIS__SHIFT 0x6
#define BUS_CNTL__VGA_MEM_COHERENCY_DIS_MASK 0x80
#define BUS_CNTL__VGA_MEM_COHERENCY_DIS__SHIFT 0x7
#define BUS_CNTL__BIF_ERR_RTR_BKPRESSURE_EN_MASK 0x100
#define BUS_CNTL__BIF_ERR_RTR_BKPRESSURE_EN__SHIFT 0x8
#define BUS_CNTL__SET_AZ_TC_MASK 0x1c00
#define BUS_CNTL__SET_AZ_TC__SHIFT 0xa
#define BUS_CNTL__SET_MC_TC_MASK 0xe000
#define BUS_CNTL__SET_MC_TC__SHIFT 0xd
#define BUS_CNTL__ZERO_BE_WR_EN_MASK 0x10000
#define BUS_CNTL__ZERO_BE_WR_EN__SHIFT 0x10
#define BUS_CNTL__ZERO_BE_RD_EN_MASK 0x20000
#define BUS_CNTL__ZERO_BE_RD_EN__SHIFT 0x11
#define BUS_CNTL__RD_STALL_IO_WR_MASK 0x40000
#define BUS_CNTL__RD_STALL_IO_WR__SHIFT 0x12
#define CONFIG_CNTL__CFG_VGA_RAM_EN_MASK 0x1
#define CONFIG_CNTL__CFG_VGA_RAM_EN__SHIFT 0x0
#define CONFIG_CNTL__VGA_DIS_MASK 0x2
#define CONFIG_CNTL__VGA_DIS__SHIFT 0x1
#define CONFIG_CNTL__GENMO_MONO_ADDRESS_B_MASK 0x4
#define CONFIG_CNTL__GENMO_MONO_ADDRESS_B__SHIFT 0x2
#define CONFIG_CNTL__GRPH_ADRSEL_MASK 0x18
#define CONFIG_CNTL__GRPH_ADRSEL__SHIFT 0x3
#define CONFIG_MEMSIZE__CONFIG_MEMSIZE_MASK 0xffffffff
#define CONFIG_MEMSIZE__CONFIG_MEMSIZE__SHIFT 0x0
#define CONFIG_F0_BASE__F0_BASE_MASK 0xffffffff
#define CONFIG_F0_BASE__F0_BASE__SHIFT 0x0
#define CONFIG_APER_SIZE__APER_SIZE_MASK 0xffffffff
#define CONFIG_APER_SIZE__APER_SIZE__SHIFT 0x0
#define CONFIG_REG_APER_SIZE__REG_APER_SIZE_MASK 0xfffff
#define CONFIG_REG_APER_SIZE__REG_APER_SIZE__SHIFT 0x0
#define BIF_SCRATCH0__BIF_SCRATCH0_MASK 0xffffffff
#define BIF_SCRATCH0__BIF_SCRATCH0__SHIFT 0x0
#define BIF_SCRATCH1__BIF_SCRATCH1_MASK 0xffffffff
#define BIF_SCRATCH1__BIF_SCRATCH1__SHIFT 0x0
#define BX_RESET_EN__COR_RESET_EN_MASK 0x1
#define BX_RESET_EN__COR_RESET_EN__SHIFT 0x0
#define BX_RESET_EN__REG_RESET_EN_MASK 0x2
#define BX_RESET_EN__REG_RESET_EN__SHIFT 0x1
#define BX_RESET_EN__STY_RESET_EN_MASK 0x4
#define BX_RESET_EN__STY_RESET_EN__SHIFT 0x2
#define MM_CFGREGS_CNTL__MM_CFG_FUNC_SEL_MASK 0x7
#define MM_CFGREGS_CNTL__MM_CFG_FUNC_SEL__SHIFT 0x0
#define MM_CFGREGS_CNTL__MM_WR_TO_CFG_EN_MASK 0x8
#define MM_CFGREGS_CNTL__MM_WR_TO_CFG_EN__SHIFT 0x3
#define HW_DEBUG__HW_00_DEBUG_MASK 0x1
#define HW_DEBUG__HW_00_DEBUG__SHIFT 0x0
#define HW_DEBUG__HW_01_DEBUG_MASK 0x2
#define HW_DEBUG__HW_01_DEBUG__SHIFT 0x1
#define HW_DEBUG__HW_02_DEBUG_MASK 0x4
#define HW_DEBUG__HW_02_DEBUG__SHIFT 0x2
#define HW_DEBUG__HW_03_DEBUG_MASK 0x8
#define HW_DEBUG__HW_03_DEBUG__SHIFT 0x3
#define HW_DEBUG__HW_04_DEBUG_MASK 0x10
#define HW_DEBUG__HW_04_DEBUG__SHIFT 0x4
#define HW_DEBUG__HW_05_DEBUG_MASK 0x20
#define HW_DEBUG__HW_05_DEBUG__SHIFT 0x5
#define HW_DEBUG__HW_06_DEBUG_MASK 0x40
#define HW_DEBUG__HW_06_DEBUG__SHIFT 0x6
#define HW_DEBUG__HW_07_DEBUG_MASK 0x80
#define HW_DEBUG__HW_07_DEBUG__SHIFT 0x7
#define HW_DEBUG__HW_08_DEBUG_MASK 0x100
#define HW_DEBUG__HW_08_DEBUG__SHIFT 0x8
#define HW_DEBUG__HW_09_DEBUG_MASK 0x200
#define HW_DEBUG__HW_09_DEBUG__SHIFT 0x9
#define HW_DEBUG__HW_10_DEBUG_MASK 0x400
#define HW_DEBUG__HW_10_DEBUG__SHIFT 0xa
#define HW_DEBUG__HW_11_DEBUG_MASK 0x800
#define HW_DEBUG__HW_11_DEBUG__SHIFT 0xb
#define HW_DEBUG__HW_12_DEBUG_MASK 0x1000
#define HW_DEBUG__HW_12_DEBUG__SHIFT 0xc
#define HW_DEBUG__HW_13_DEBUG_MASK 0x2000
#define HW_DEBUG__HW_13_DEBUG__SHIFT 0xd
#define HW_DEBUG__HW_14_DEBUG_MASK 0x4000
#define HW_DEBUG__HW_14_DEBUG__SHIFT 0xe
#define HW_DEBUG__HW_15_DEBUG_MASK 0x8000
#define HW_DEBUG__HW_15_DEBUG__SHIFT 0xf
#define HW_DEBUG__HW_16_DEBUG_MASK 0x10000
#define HW_DEBUG__HW_16_DEBUG__SHIFT 0x10
#define HW_DEBUG__HW_17_DEBUG_MASK 0x20000
#define HW_DEBUG__HW_17_DEBUG__SHIFT 0x11
#define HW_DEBUG__HW_18_DEBUG_MASK 0x40000
#define HW_DEBUG__HW_18_DEBUG__SHIFT 0x12
#define HW_DEBUG__HW_19_DEBUG_MASK 0x80000
#define HW_DEBUG__HW_19_DEBUG__SHIFT 0x13
#define HW_DEBUG__HW_20_DEBUG_MASK 0x100000
#define HW_DEBUG__HW_20_DEBUG__SHIFT 0x14
#define HW_DEBUG__HW_21_DEBUG_MASK 0x200000
#define HW_DEBUG__HW_21_DEBUG__SHIFT 0x15
#define HW_DEBUG__HW_22_DEBUG_MASK 0x400000
#define HW_DEBUG__HW_22_DEBUG__SHIFT 0x16
#define HW_DEBUG__HW_23_DEBUG_MASK 0x800000
#define HW_DEBUG__HW_23_DEBUG__SHIFT 0x17
#define HW_DEBUG__HW_24_DEBUG_MASK 0x1000000
#define HW_DEBUG__HW_24_DEBUG__SHIFT 0x18
#define HW_DEBUG__HW_25_DEBUG_MASK 0x2000000
#define HW_DEBUG__HW_25_DEBUG__SHIFT 0x19
#define HW_DEBUG__HW_26_DEBUG_MASK 0x4000000
#define HW_DEBUG__HW_26_DEBUG__SHIFT 0x1a
#define HW_DEBUG__HW_27_DEBUG_MASK 0x8000000
#define HW_DEBUG__HW_27_DEBUG__SHIFT 0x1b
#define HW_DEBUG__HW_28_DEBUG_MASK 0x10000000
#define HW_DEBUG__HW_28_DEBUG__SHIFT 0x1c
#define HW_DEBUG__HW_29_DEBUG_MASK 0x20000000
#define HW_DEBUG__HW_29_DEBUG__SHIFT 0x1d
#define HW_DEBUG__HW_30_DEBUG_MASK 0x40000000
#define HW_DEBUG__HW_30_DEBUG__SHIFT 0x1e
#define HW_DEBUG__HW_31_DEBUG_MASK 0x80000000
#define HW_DEBUG__HW_31_DEBUG__SHIFT 0x1f
#define MASTER_CREDIT_CNTL__BIF_MC_RDRET_CREDIT_MASK 0x7f
#define MASTER_CREDIT_CNTL__BIF_MC_RDRET_CREDIT__SHIFT 0x0
#define MASTER_CREDIT_CNTL__BIF_AZ_RDRET_CREDIT_MASK 0x3f0000
#define MASTER_CREDIT_CNTL__BIF_AZ_RDRET_CREDIT__SHIFT 0x10
#define SLAVE_REQ_CREDIT_CNTL__BIF_SRBM_REQ_CREDIT_MASK 0x1f
#define SLAVE_REQ_CREDIT_CNTL__BIF_SRBM_REQ_CREDIT__SHIFT 0x0
#define SLAVE_REQ_CREDIT_CNTL__BIF_VGA_REQ_CREDIT_MASK 0x1e0
#define SLAVE_REQ_CREDIT_CNTL__BIF_VGA_REQ_CREDIT__SHIFT 0x5
#define SLAVE_REQ_CREDIT_CNTL__BIF_HDP_REQ_CREDIT_MASK 0x7c00
#define SLAVE_REQ_CREDIT_CNTL__BIF_HDP_REQ_CREDIT__SHIFT 0xa
#define SLAVE_REQ_CREDIT_CNTL__BIF_ROM_REQ_CREDIT_MASK 0x8000
#define SLAVE_REQ_CREDIT_CNTL__BIF_ROM_REQ_CREDIT__SHIFT 0xf
#define SLAVE_REQ_CREDIT_CNTL__BIF_AZ_REQ_CREDIT_MASK 0x100000
#define SLAVE_REQ_CREDIT_CNTL__BIF_AZ_REQ_CREDIT__SHIFT 0x14
#define SLAVE_REQ_CREDIT_CNTL__BIF_XDMA_REQ_CREDIT_MASK 0x7e000000
#define SLAVE_REQ_CREDIT_CNTL__BIF_XDMA_REQ_CREDIT__SHIFT 0x19
#define BX_RESET_CNTL__LINK_TRAIN_EN_MASK 0x1
#define BX_RESET_CNTL__LINK_TRAIN_EN__SHIFT 0x0
#define INTERRUPT_CNTL__IH_DUMMY_RD_OVERRIDE_MASK 0x1
#define INTERRUPT_CNTL__IH_DUMMY_RD_OVERRIDE__SHIFT 0x0
#define INTERRUPT_CNTL__IH_DUMMY_RD_EN_MASK 0x2
#define INTERRUPT_CNTL__IH_DUMMY_RD_EN__SHIFT 0x1
#define INTERRUPT_CNTL__IH_REQ_NONSNOOP_EN_MASK 0x8
#define INTERRUPT_CNTL__IH_REQ_NONSNOOP_EN__SHIFT 0x3
#define INTERRUPT_CNTL__IH_INTR_DLY_CNTR_MASK 0xf0
#define INTERRUPT_CNTL__IH_INTR_DLY_CNTR__SHIFT 0x4
#define INTERRUPT_CNTL__GEN_IH_INT_EN_MASK 0x100
#define INTERRUPT_CNTL__GEN_IH_INT_EN__SHIFT 0x8
#define INTERRUPT_CNTL__GEN_GPIO_INT_EN_MASK 0x1e00
#define INTERRUPT_CNTL__GEN_GPIO_INT_EN__SHIFT 0x9
#define INTERRUPT_CNTL__SELECT_INT_GPIO_OUTPUT_MASK 0x6000
#define INTERRUPT_CNTL__SELECT_INT_GPIO_OUTPUT__SHIFT 0xd
#define INTERRUPT_CNTL2__IH_DUMMY_RD_ADDR_MASK 0xffffffff
#define INTERRUPT_CNTL2__IH_DUMMY_RD_ADDR__SHIFT 0x0
#define BIF_DEBUG_CNTL__DEBUG_EN_MASK 0x1
#define BIF_DEBUG_CNTL__DEBUG_EN__SHIFT 0x0
#define BIF_DEBUG_CNTL__DEBUG_MULTIBLOCKEN_MASK 0x2
#define BIF_DEBUG_CNTL__DEBUG_MULTIBLOCKEN__SHIFT 0x1
#define BIF_DEBUG_CNTL__DEBUG_OUT_EN_MASK 0x4
#define BIF_DEBUG_CNTL__DEBUG_OUT_EN__SHIFT 0x2
#define BIF_DEBUG_CNTL__DEBUG_PAD_SEL_MASK 0x8
#define BIF_DEBUG_CNTL__DEBUG_PAD_SEL__SHIFT 0x3
#define BIF_DEBUG_CNTL__DEBUG_BYTESEL_BLK1_MASK 0x10
#define BIF_DEBUG_CNTL__DEBUG_BYTESEL_BLK1__SHIFT 0x4
#define BIF_DEBUG_CNTL__DEBUG_BYTESEL_BLK2_MASK 0x20
#define BIF_DEBUG_CNTL__DEBUG_BYTESEL_BLK2__SHIFT 0x5
#define BIF_DEBUG_CNTL__DEBUG_SYNC_EN_MASK 0x40
#define BIF_DEBUG_CNTL__DEBUG_SYNC_EN__SHIFT 0x6
#define BIF_DEBUG_CNTL__DEBUG_SWAP_MASK 0x80
#define BIF_DEBUG_CNTL__DEBUG_SWAP__SHIFT 0x7
#define BIF_DEBUG_CNTL__DEBUG_IDSEL_BLK1_MASK 0x1f00
#define BIF_DEBUG_CNTL__DEBUG_IDSEL_BLK1__SHIFT 0x8
#define BIF_DEBUG_CNTL__DEBUG_IDSEL_BLK2_MASK 0x1f0000
#define BIF_DEBUG_CNTL__DEBUG_IDSEL_BLK2__SHIFT 0x10
#define BIF_DEBUG_CNTL__DEBUG_IDSEL_XSP_MASK 0x1000000
#define BIF_DEBUG_CNTL__DEBUG_IDSEL_XSP__SHIFT 0x18
#define BIF_DEBUG_CNTL__DEBUG_SYNC_CLKSEL_MASK 0xc0000000
#define BIF_DEBUG_CNTL__DEBUG_SYNC_CLKSEL__SHIFT 0x1e
#define BIF_DEBUG_MUX__DEBUG_MUX_BLK1_MASK 0x3f
#define BIF_DEBUG_MUX__DEBUG_MUX_BLK1__SHIFT 0x0
#define BIF_DEBUG_MUX__DEBUG_MUX_BLK2_MASK 0x3f00
#define BIF_DEBUG_MUX__DEBUG_MUX_BLK2__SHIFT 0x8
#define BIF_DEBUG_OUT__DEBUG_OUTPUT_MASK 0x1ffff
#define BIF_DEBUG_OUT__DEBUG_OUTPUT__SHIFT 0x0
#define HDP_REG_COHERENCY_FLUSH_CNTL__HDP_REG_FLUSH_ADDR_MASK 0x1
#define HDP_REG_COHERENCY_FLUSH_CNTL__HDP_REG_FLUSH_ADDR__SHIFT 0x0
#define HDP_MEM_COHERENCY_FLUSH_CNTL__HDP_MEM_FLUSH_ADDR_MASK 0x1
#define HDP_MEM_COHERENCY_FLUSH_CNTL__HDP_MEM_FLUSH_ADDR__SHIFT 0x0
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_A_MASK 0x1
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_A__SHIFT 0x0
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_SEL_MASK 0x2
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_SEL__SHIFT 0x1
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_MODE_MASK 0x4
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_MODE__SHIFT 0x2
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_SPARE_MASK 0x18
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_SPARE__SHIFT 0x3
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_SN0_MASK 0x20
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_SN0__SHIFT 0x5
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_SN1_MASK 0x40
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_SN1__SHIFT 0x6
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_SN2_MASK 0x80
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_SN2__SHIFT 0x7
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_SN3_MASK 0x100
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_SN3__SHIFT 0x8
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_SLEWN_MASK 0x200
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_SLEWN__SHIFT 0x9
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_WAKE_MASK 0x400
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_WAKE__SHIFT 0xa
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_SCHMEN_MASK 0x800
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_SCHMEN__SHIFT 0xb
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_CNTL_EN_MASK 0x1000
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_CNTL_EN__SHIFT 0xc
#define SMBUS_SLV_CNTL__SMB_SOFT_RESET_MASK 0x1
#define SMBUS_SLV_CNTL__SMB_SOFT_RESET__SHIFT 0x0
#define SMBUS_SLV_CNTL__SMB_SLV_ADR_MASK 0xfe
#define SMBUS_SLV_CNTL__SMB_SLV_ADR__SHIFT 0x1
#define SMBUS_SLV_CNTL1__SMB_TIMEOUT_THRESHOLD_MASK 0x3fffff
#define SMBUS_SLV_CNTL1__SMB_TIMEOUT_THRESHOLD__SHIFT 0x0
#define SMBUS_SLV_CNTL1__SMB_XTALIN_FREQUENCY_SEL_MASK 0x1000000
#define SMBUS_SLV_CNTL1__SMB_XTALIN_FREQUENCY_SEL__SHIFT 0x18
#define SMBUS_SLV_CNTL1__SMB_TIMEOUT_DIS_MASK 0x2000000
#define SMBUS_SLV_CNTL1__SMB_TIMEOUT_DIS__SHIFT 0x19
#define SMBUS_SLV_CNTL1__SMB_DAT_HOLD_TIME_MARGIN_MASK 0xfc000000
#define SMBUS_SLV_CNTL1__SMB_DAT_HOLD_TIME_MARGIN__SHIFT 0x1a
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_A_MASK 0x1
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_A__SHIFT 0x0
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_SEL_MASK 0x2
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_SEL__SHIFT 0x1
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_MODE_MASK 0x4
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_MODE__SHIFT 0x2
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_SPARE_MASK 0x18
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_SPARE__SHIFT 0x3
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_SN0_MASK 0x20
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_SN0__SHIFT 0x5
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_SN1_MASK 0x40
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_SN1__SHIFT 0x6
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_SN2_MASK 0x80
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_SN2__SHIFT 0x7
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_SN3_MASK 0x100
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_SN3__SHIFT 0x8
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_SLEWN_MASK 0x200
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_SLEWN__SHIFT 0x9
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_WAKE_MASK 0x400
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_WAKE__SHIFT 0xa
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_SCHMEN_MASK 0x800
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_SCHMEN__SHIFT 0xb
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_CNTL_EN_MASK 0x1000
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_CNTL_EN__SHIFT 0xc
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_A_MASK 0x1
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_A__SHIFT 0x0
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_SEL_MASK 0x2
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_SEL__SHIFT 0x1
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_MODE_MASK 0x4
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_MODE__SHIFT 0x2
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_SPARE_MASK 0x18
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_SPARE__SHIFT 0x3
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_SN0_MASK 0x20
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_SN0__SHIFT 0x5
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_SN1_MASK 0x40
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_SN1__SHIFT 0x6
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_SN2_MASK 0x80
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_SN2__SHIFT 0x7
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_SN3_MASK 0x100
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_SN3__SHIFT 0x8
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_SLEWN_MASK 0x200
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_SLEWN__SHIFT 0x9
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_WAKE_MASK 0x400
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_WAKE__SHIFT 0xa
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_SCHMEN_MASK 0x800
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_SCHMEN__SHIFT 0xb
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_CNTL_EN_MASK 0x1000
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_CNTL_EN__SHIFT 0xc
#define BIF_XDMA_LO__BIF_XDMA_LOWER_BOUND_MASK 0x1fffffff
#define BIF_XDMA_LO__BIF_XDMA_LOWER_BOUND__SHIFT 0x0
#define BIF_XDMA_LO__BIF_XDMA_APER_EN_MASK 0x80000000
#define BIF_XDMA_LO__BIF_XDMA_APER_EN__SHIFT 0x1f
#define BIF_XDMA_HI__BIF_XDMA_UPPER_BOUND_MASK 0x1fffffff
#define BIF_XDMA_HI__BIF_XDMA_UPPER_BOUND__SHIFT 0x0
#define BIF_FEATURES_CONTROL_MISC__MST_BIF_REQ_EP_DIS_MASK 0x1
#define BIF_FEATURES_CONTROL_MISC__MST_BIF_REQ_EP_DIS__SHIFT 0x0
#define BIF_FEATURES_CONTROL_MISC__SLV_BIF_CPL_EP_DIS_MASK 0x2
#define BIF_FEATURES_CONTROL_MISC__SLV_BIF_CPL_EP_DIS__SHIFT 0x1
#define BIF_FEATURES_CONTROL_MISC__BIF_SLV_REQ_EP_DIS_MASK 0x4
#define BIF_FEATURES_CONTROL_MISC__BIF_SLV_REQ_EP_DIS__SHIFT 0x2
#define BIF_FEATURES_CONTROL_MISC__BIF_MST_CPL_EP_DIS_MASK 0x8
#define BIF_FEATURES_CONTROL_MISC__BIF_MST_CPL_EP_DIS__SHIFT 0x3
#define BIF_FEATURES_CONTROL_MISC__UR_PSN_PKT_REPORT_POISON_DIS_MASK 0x10
#define BIF_FEATURES_CONTROL_MISC__UR_PSN_PKT_REPORT_POISON_DIS__SHIFT 0x4
#define BIF_FEATURES_CONTROL_MISC__POST_PSN_ONLY_PKT_REPORT_UR_ALL_DIS_MASK 0x20
#define BIF_FEATURES_CONTROL_MISC__POST_PSN_ONLY_PKT_REPORT_UR_ALL_DIS__SHIFT 0x5
#define BIF_FEATURES_CONTROL_MISC__POST_PSN_ONLY_PKT_REPORT_UR_PART_DIS_MASK 0x40
#define BIF_FEATURES_CONTROL_MISC__POST_PSN_ONLY_PKT_REPORT_UR_PART_DIS__SHIFT 0x6
#define BIF_FEATURES_CONTROL_MISC__PLL_SWITCH_IMPCTL_CAL_DONE_DIS_MASK 0x80
#define BIF_FEATURES_CONTROL_MISC__PLL_SWITCH_IMPCTL_CAL_DONE_DIS__SHIFT 0x7
#define BIF_FEATURES_CONTROL_MISC__IGNORE_BE_CHECK_GASKET_COMB_DIS_MASK 0x100
#define BIF_FEATURES_CONTROL_MISC__IGNORE_BE_CHECK_GASKET_COMB_DIS__SHIFT 0x8
#define BIF_FEATURES_CONTROL_MISC__MC_BIF_REQ_ID_ROUTING_DIS_MASK 0x200
#define BIF_FEATURES_CONTROL_MISC__MC_BIF_REQ_ID_ROUTING_DIS__SHIFT 0x9
#define BIF_FEATURES_CONTROL_MISC__AZ_BIF_REQ_ID_ROUTING_DIS_MASK 0x400
#define BIF_FEATURES_CONTROL_MISC__AZ_BIF_REQ_ID_ROUTING_DIS__SHIFT 0xa
#define BIF_FEATURES_CONTROL_MISC__ATC_PRG_RESP_PASID_UR_EN_MASK 0x800
#define BIF_FEATURES_CONTROL_MISC__ATC_PRG_RESP_PASID_UR_EN__SHIFT 0xb
#define BIF_DOORBELL_CNTL__SELF_RING_DIS_MASK 0x1
#define BIF_DOORBELL_CNTL__SELF_RING_DIS__SHIFT 0x0
#define BIF_DOORBELL_CNTL__TRANS_CHECK_DIS_MASK 0x2
#define BIF_DOORBELL_CNTL__TRANS_CHECK_DIS__SHIFT 0x1
#define BIF_DOORBELL_CNTL__UNTRANS_LBACK_EN_MASK 0x4
#define BIF_DOORBELL_CNTL__UNTRANS_LBACK_EN__SHIFT 0x2
#define BIF_DOORBELL_CNTL__NON_CONSECUTIVE_BE_ZERO_DIS_MASK 0x8
#define BIF_DOORBELL_CNTL__NON_CONSECUTIVE_BE_ZERO_DIS__SHIFT 0x3
#define BIF_SLVARB_MODE__SLVARB_MODE_MASK 0x3
#define BIF_SLVARB_MODE__SLVARB_MODE__SHIFT 0x0
#define BIF_FB_EN__FB_READ_EN_MASK 0x1
#define BIF_FB_EN__FB_READ_EN__SHIFT 0x0
#define BIF_FB_EN__FB_WRITE_EN_MASK 0x2
#define BIF_FB_EN__FB_WRITE_EN__SHIFT 0x1
#define BIF_BUSNUM_CNTL1__ID_MASK_MASK 0xff
#define BIF_BUSNUM_CNTL1__ID_MASK__SHIFT 0x0
#define BIF_BUSNUM_LIST0__ID0_MASK 0xff
#define BIF_BUSNUM_LIST0__ID0__SHIFT 0x0
#define BIF_BUSNUM_LIST0__ID1_MASK 0xff00
#define BIF_BUSNUM_LIST0__ID1__SHIFT 0x8
#define BIF_BUSNUM_LIST0__ID2_MASK 0xff0000
#define BIF_BUSNUM_LIST0__ID2__SHIFT 0x10
#define BIF_BUSNUM_LIST0__ID3_MASK 0xff000000
#define BIF_BUSNUM_LIST0__ID3__SHIFT 0x18
#define BIF_BUSNUM_LIST1__ID4_MASK 0xff
#define BIF_BUSNUM_LIST1__ID4__SHIFT 0x0
#define BIF_BUSNUM_LIST1__ID5_MASK 0xff00
#define BIF_BUSNUM_LIST1__ID5__SHIFT 0x8
#define BIF_BUSNUM_LIST1__ID6_MASK 0xff0000
#define BIF_BUSNUM_LIST1__ID6__SHIFT 0x10
#define BIF_BUSNUM_LIST1__ID7_MASK 0xff000000
#define BIF_BUSNUM_LIST1__ID7__SHIFT 0x18
#define BIF_BUSNUM_CNTL2__AUTOUPDATE_SEL_MASK 0xff
#define BIF_BUSNUM_CNTL2__AUTOUPDATE_SEL__SHIFT 0x0
#define BIF_BUSNUM_CNTL2__AUTOUPDATE_EN_MASK 0x100
#define BIF_BUSNUM_CNTL2__AUTOUPDATE_EN__SHIFT 0x8
#define BIF_BUSNUM_CNTL2__HDPREG_CNTL_MASK 0x10000
#define BIF_BUSNUM_CNTL2__HDPREG_CNTL__SHIFT 0x10
#define BIF_BUSNUM_CNTL2__ERROR_MULTIPLE_ID_MATCH_MASK 0x20000
#define BIF_BUSNUM_CNTL2__ERROR_MULTIPLE_ID_MATCH__SHIFT 0x11
#define BIF_BUSY_DELAY_CNTR__DELAY_CNT_MASK 0x3f
#define BIF_BUSY_DELAY_CNTR__DELAY_CNT__SHIFT 0x0
#define BIF_PERFMON_CNTL__PERFCOUNTER_EN_MASK 0x1
#define BIF_PERFMON_CNTL__PERFCOUNTER_EN__SHIFT 0x0
#define BIF_PERFMON_CNTL__PERFCOUNTER_RESET0_MASK 0x2
#define BIF_PERFMON_CNTL__PERFCOUNTER_RESET0__SHIFT 0x1
#define BIF_PERFMON_CNTL__PERFCOUNTER_RESET1_MASK 0x4
#define BIF_PERFMON_CNTL__PERFCOUNTER_RESET1__SHIFT 0x2
#define BIF_PERFMON_CNTL__PERF_SEL0_MASK 0x1f00
#define BIF_PERFMON_CNTL__PERF_SEL0__SHIFT 0x8
#define BIF_PERFMON_CNTL__PERF_SEL1_MASK 0x3e000
#define BIF_PERFMON_CNTL__PERF_SEL1__SHIFT 0xd
#define BIF_PERFCOUNTER0_RESULT__PERFCOUNTER_RESULT_MASK 0xffffffff
#define BIF_PERFCOUNTER0_RESULT__PERFCOUNTER_RESULT__SHIFT 0x0
#define BIF_PERFCOUNTER1_RESULT__PERFCOUNTER_RESULT_MASK 0xffffffff
#define BIF_PERFCOUNTER1_RESULT__PERFCOUNTER_RESULT__SHIFT 0x0
#define SLAVE_HANG_PROTECTION_CNTL__HANG_PROTECTION_TIMER_SEL_MASK 0xe
#define SLAVE_HANG_PROTECTION_CNTL__HANG_PROTECTION_TIMER_SEL__SHIFT 0x1
#define GPU_HDP_FLUSH_REQ__CP0_MASK 0x1
#define GPU_HDP_FLUSH_REQ__CP0__SHIFT 0x0
#define GPU_HDP_FLUSH_REQ__CP1_MASK 0x2
#define GPU_HDP_FLUSH_REQ__CP1__SHIFT 0x1
#define GPU_HDP_FLUSH_REQ__CP2_MASK 0x4
#define GPU_HDP_FLUSH_REQ__CP2__SHIFT 0x2
#define GPU_HDP_FLUSH_REQ__CP3_MASK 0x8
#define GPU_HDP_FLUSH_REQ__CP3__SHIFT 0x3
#define GPU_HDP_FLUSH_REQ__CP4_MASK 0x10
#define GPU_HDP_FLUSH_REQ__CP4__SHIFT 0x4
#define GPU_HDP_FLUSH_REQ__CP5_MASK 0x20
#define GPU_HDP_FLUSH_REQ__CP5__SHIFT 0x5
#define GPU_HDP_FLUSH_REQ__CP6_MASK 0x40
#define GPU_HDP_FLUSH_REQ__CP6__SHIFT 0x6
#define GPU_HDP_FLUSH_REQ__CP7_MASK 0x80
#define GPU_HDP_FLUSH_REQ__CP7__SHIFT 0x7
#define GPU_HDP_FLUSH_REQ__CP8_MASK 0x100
#define GPU_HDP_FLUSH_REQ__CP8__SHIFT 0x8
#define GPU_HDP_FLUSH_REQ__CP9_MASK 0x200
#define GPU_HDP_FLUSH_REQ__CP9__SHIFT 0x9
#define GPU_HDP_FLUSH_REQ__SDMA0_MASK 0x400
#define GPU_HDP_FLUSH_REQ__SDMA0__SHIFT 0xa
#define GPU_HDP_FLUSH_REQ__SDMA1_MASK 0x800
#define GPU_HDP_FLUSH_REQ__SDMA1__SHIFT 0xb
#define GPU_HDP_FLUSH_DONE__CP0_MASK 0x1
#define GPU_HDP_FLUSH_DONE__CP0__SHIFT 0x0
#define GPU_HDP_FLUSH_DONE__CP1_MASK 0x2
#define GPU_HDP_FLUSH_DONE__CP1__SHIFT 0x1
#define GPU_HDP_FLUSH_DONE__CP2_MASK 0x4
#define GPU_HDP_FLUSH_DONE__CP2__SHIFT 0x2
#define GPU_HDP_FLUSH_DONE__CP3_MASK 0x8
#define GPU_HDP_FLUSH_DONE__CP3__SHIFT 0x3
#define GPU_HDP_FLUSH_DONE__CP4_MASK 0x10
#define GPU_HDP_FLUSH_DONE__CP4__SHIFT 0x4
#define GPU_HDP_FLUSH_DONE__CP5_MASK 0x20
#define GPU_HDP_FLUSH_DONE__CP5__SHIFT 0x5
#define GPU_HDP_FLUSH_DONE__CP6_MASK 0x40
#define GPU_HDP_FLUSH_DONE__CP6__SHIFT 0x6
#define GPU_HDP_FLUSH_DONE__CP7_MASK 0x80
#define GPU_HDP_FLUSH_DONE__CP7__SHIFT 0x7
#define GPU_HDP_FLUSH_DONE__CP8_MASK 0x100
#define GPU_HDP_FLUSH_DONE__CP8__SHIFT 0x8
#define GPU_HDP_FLUSH_DONE__CP9_MASK 0x200
#define GPU_HDP_FLUSH_DONE__CP9__SHIFT 0x9
#define GPU_HDP_FLUSH_DONE__SDMA0_MASK 0x400
#define GPU_HDP_FLUSH_DONE__SDMA0__SHIFT 0xa
#define GPU_HDP_FLUSH_DONE__SDMA1_MASK 0x800
#define GPU_HDP_FLUSH_DONE__SDMA1__SHIFT 0xb
#define SLAVE_HANG_ERROR__SRBM_HANG_ERROR_MASK 0x1
#define SLAVE_HANG_ERROR__SRBM_HANG_ERROR__SHIFT 0x0
#define SLAVE_HANG_ERROR__HDP_HANG_ERROR_MASK 0x2
#define SLAVE_HANG_ERROR__HDP_HANG_ERROR__SHIFT 0x1
#define SLAVE_HANG_ERROR__VGA_HANG_ERROR_MASK 0x4
#define SLAVE_HANG_ERROR__VGA_HANG_ERROR__SHIFT 0x2
#define SLAVE_HANG_ERROR__ROM_HANG_ERROR_MASK 0x8
#define SLAVE_HANG_ERROR__ROM_HANG_ERROR__SHIFT 0x3
#define SLAVE_HANG_ERROR__AUDIO_HANG_ERROR_MASK 0x10
#define SLAVE_HANG_ERROR__AUDIO_HANG_ERROR__SHIFT 0x4
#define SLAVE_HANG_ERROR__CEC_HANG_ERROR_MASK 0x20
#define SLAVE_HANG_ERROR__CEC_HANG_ERROR__SHIFT 0x5
#define SLAVE_HANG_ERROR__XDMA_HANG_ERROR_MASK 0x80
#define SLAVE_HANG_ERROR__XDMA_HANG_ERROR__SHIFT 0x7
#define SLAVE_HANG_ERROR__DOORBELL_HANG_ERROR_MASK 0x100
#define SLAVE_HANG_ERROR__DOORBELL_HANG_ERROR__SHIFT 0x8
#define SLAVE_HANG_ERROR__GARLIC_HANG_ERROR_MASK 0x200
#define SLAVE_HANG_ERROR__GARLIC_HANG_ERROR__SHIFT 0x9
#define CAPTURE_HOST_BUSNUM__CHECK_EN_MASK 0x1
#define CAPTURE_HOST_BUSNUM__CHECK_EN__SHIFT 0x0
#define HOST_BUSNUM__HOST_ID_MASK 0xffff
#define HOST_BUSNUM__HOST_ID__SHIFT 0x0
#define PEER_REG_RANGE0__START_ADDR_MASK 0xffff
#define PEER_REG_RANGE0__START_ADDR__SHIFT 0x0
#define PEER_REG_RANGE0__END_ADDR_MASK 0xffff0000
#define PEER_REG_RANGE0__END_ADDR__SHIFT 0x10
#define PEER_REG_RANGE1__START_ADDR_MASK 0xffff
#define PEER_REG_RANGE1__START_ADDR__SHIFT 0x0
#define PEER_REG_RANGE1__END_ADDR_MASK 0xffff0000
#define PEER_REG_RANGE1__END_ADDR__SHIFT 0x10
#define PEER0_FB_OFFSET_HI__PEER0_FB_OFFSET_HI_MASK 0xfffff
#define PEER0_FB_OFFSET_HI__PEER0_FB_OFFSET_HI__SHIFT 0x0
#define PEER0_FB_OFFSET_LO__PEER0_FB_OFFSET_LO_MASK 0xfffff
#define PEER0_FB_OFFSET_LO__PEER0_FB_OFFSET_LO__SHIFT 0x0
#define PEER0_FB_OFFSET_LO__PEER0_FB_EN_MASK 0x80000000
#define PEER0_FB_OFFSET_LO__PEER0_FB_EN__SHIFT 0x1f
#define PEER1_FB_OFFSET_HI__PEER1_FB_OFFSET_HI_MASK 0xfffff
#define PEER1_FB_OFFSET_HI__PEER1_FB_OFFSET_HI__SHIFT 0x0
#define PEER1_FB_OFFSET_LO__PEER1_FB_OFFSET_LO_MASK 0xfffff
#define PEER1_FB_OFFSET_LO__PEER1_FB_OFFSET_LO__SHIFT 0x0
#define PEER1_FB_OFFSET_LO__PEER1_FB_EN_MASK 0x80000000
#define PEER1_FB_OFFSET_LO__PEER1_FB_EN__SHIFT 0x1f
#define PEER2_FB_OFFSET_HI__PEER2_FB_OFFSET_HI_MASK 0xfffff
#define PEER2_FB_OFFSET_HI__PEER2_FB_OFFSET_HI__SHIFT 0x0
#define PEER2_FB_OFFSET_LO__PEER2_FB_OFFSET_LO_MASK 0xfffff
#define PEER2_FB_OFFSET_LO__PEER2_FB_OFFSET_LO__SHIFT 0x0
#define PEER2_FB_OFFSET_LO__PEER2_FB_EN_MASK 0x80000000
#define PEER2_FB_OFFSET_LO__PEER2_FB_EN__SHIFT 0x1f
#define PEER3_FB_OFFSET_HI__PEER3_FB_OFFSET_HI_MASK 0xfffff
#define PEER3_FB_OFFSET_HI__PEER3_FB_OFFSET_HI__SHIFT 0x0
#define PEER3_FB_OFFSET_LO__PEER3_FB_OFFSET_LO_MASK 0xfffff
#define PEER3_FB_OFFSET_LO__PEER3_FB_OFFSET_LO__SHIFT 0x0
#define PEER3_FB_OFFSET_LO__PEER3_FB_EN_MASK 0x80000000
#define PEER3_FB_OFFSET_LO__PEER3_FB_EN__SHIFT 0x1f
#define DBG_BYPASS_SRBM_ACCESS__DBG_BYPASS_SRBM_ACCESS_EN_MASK 0x1
#define DBG_BYPASS_SRBM_ACCESS__DBG_BYPASS_SRBM_ACCESS_EN__SHIFT 0x0
#define DBG_BYPASS_SRBM_ACCESS__DBG_APER_AD_MASK 0x1e
#define DBG_BYPASS_SRBM_ACCESS__DBG_APER_AD__SHIFT 0x1
#define SMBUS_BACO_DUMMY__SMBUS_BACO_DUMMY_DATA_MASK 0xffffffff
#define SMBUS_BACO_DUMMY__SMBUS_BACO_DUMMY_DATA__SHIFT 0x0
#define BIF_DEVFUNCNUM_LIST0__DEVFUNC_ID0_MASK 0xff
#define BIF_DEVFUNCNUM_LIST0__DEVFUNC_ID0__SHIFT 0x0
#define BIF_DEVFUNCNUM_LIST0__DEVFUNC_ID1_MASK 0xff00
#define BIF_DEVFUNCNUM_LIST0__DEVFUNC_ID1__SHIFT 0x8
#define BIF_DEVFUNCNUM_LIST0__DEVFUNC_ID2_MASK 0xff0000
#define BIF_DEVFUNCNUM_LIST0__DEVFUNC_ID2__SHIFT 0x10
#define BIF_DEVFUNCNUM_LIST0__DEVFUNC_ID3_MASK 0xff000000
#define BIF_DEVFUNCNUM_LIST0__DEVFUNC_ID3__SHIFT 0x18
#define BIF_DEVFUNCNUM_LIST1__DEVFUNC_ID4_MASK 0xff
#define BIF_DEVFUNCNUM_LIST1__DEVFUNC_ID4__SHIFT 0x0
#define BIF_DEVFUNCNUM_LIST1__DEVFUNC_ID5_MASK 0xff00
#define BIF_DEVFUNCNUM_LIST1__DEVFUNC_ID5__SHIFT 0x8
#define BIF_DEVFUNCNUM_LIST1__DEVFUNC_ID6_MASK 0xff0000
#define BIF_DEVFUNCNUM_LIST1__DEVFUNC_ID6__SHIFT 0x10
#define BIF_DEVFUNCNUM_LIST1__DEVFUNC_ID7_MASK 0xff000000
#define BIF_DEVFUNCNUM_LIST1__DEVFUNC_ID7__SHIFT 0x18
#define BACO_CNTL__BACO_EN_MASK 0x1
#define BACO_CNTL__BACO_EN__SHIFT 0x0
#define BACO_CNTL__BACO_BCLK_OFF_MASK 0x2
#define BACO_CNTL__BACO_BCLK_OFF__SHIFT 0x1
#define BACO_CNTL__BACO_ISO_DIS_MASK 0x4
#define BACO_CNTL__BACO_ISO_DIS__SHIFT 0x2
#define BACO_CNTL__BACO_POWER_OFF_MASK 0x8
#define BACO_CNTL__BACO_POWER_OFF__SHIFT 0x3
#define BACO_CNTL__BACO_RESET_EN_MASK 0x10
#define BACO_CNTL__BACO_RESET_EN__SHIFT 0x4
#define BACO_CNTL__BACO_HANG_PROTECTION_EN_MASK 0x20
#define BACO_CNTL__BACO_HANG_PROTECTION_EN__SHIFT 0x5
#define BACO_CNTL__BACO_MODE_MASK 0x40
#define BACO_CNTL__BACO_MODE__SHIFT 0x6
#define BACO_CNTL__BACO_ANA_ISO_DIS_MASK 0x80
#define BACO_CNTL__BACO_ANA_ISO_DIS__SHIFT 0x7
#define BACO_CNTL__RCU_BIF_CONFIG_DONE_MASK 0x100
#define BACO_CNTL__RCU_BIF_CONFIG_DONE__SHIFT 0x8
#define BACO_CNTL__PWRGOOD_BF_MASK 0x200
#define BACO_CNTL__PWRGOOD_BF__SHIFT 0x9
#define BACO_CNTL__PWRGOOD_GPIO_MASK 0x400
#define BACO_CNTL__PWRGOOD_GPIO__SHIFT 0xa
#define BACO_CNTL__PWRGOOD_MEM_MASK 0x800
#define BACO_CNTL__PWRGOOD_MEM__SHIFT 0xb
#define BACO_CNTL__PWRGOOD_DVO_MASK 0x1000
#define BACO_CNTL__PWRGOOD_DVO__SHIFT 0xc
#define BACO_CNTL__PWRGOOD_IDSC_MASK 0x2000
#define BACO_CNTL__PWRGOOD_IDSC__SHIFT 0xd
#define BACO_CNTL__BACO_POWER_OFF_DRAM_MASK 0x10000
#define BACO_CNTL__BACO_POWER_OFF_DRAM__SHIFT 0x10
#define BACO_CNTL__BACO_BF_MEM_PHY_ISO_CNTRL_MASK 0x20000
#define BACO_CNTL__BACO_BF_MEM_PHY_ISO_CNTRL__SHIFT 0x11
#define BF_ANA_ISO_CNTL__BF_ANA_ISO_DIS_MASK_MASK 0x1
#define BF_ANA_ISO_CNTL__BF_ANA_ISO_DIS_MASK__SHIFT 0x0
#define BF_ANA_ISO_CNTL__BF_VDDC_ISO_DIS_MASK_MASK 0x2
#define BF_ANA_ISO_CNTL__BF_VDDC_ISO_DIS_MASK__SHIFT 0x1
#define MEM_TYPE_CNTL__BF_MEM_PHY_G5_G3_MASK 0x1
#define MEM_TYPE_CNTL__BF_MEM_PHY_G5_G3__SHIFT 0x0
#define BIF_BACO_DEBUG__BIF_BACO_SCANDUMP_FLG_MASK 0x1
#define BIF_BACO_DEBUG__BIF_BACO_SCANDUMP_FLG__SHIFT 0x0
#define BIF_BACO_DEBUG_LATCH__BIF_BACO_LATCH_FLG_MASK 0x1
#define BIF_BACO_DEBUG_LATCH__BIF_BACO_LATCH_FLG__SHIFT 0x0
#define BACO_CNTL_MISC__BIF_ROM_REQ_DIS_MASK 0x1
#define BACO_CNTL_MISC__BIF_ROM_REQ_DIS__SHIFT 0x0
#define BACO_CNTL_MISC__BIF_AZ_REQ_DIS_MASK 0x2
#define BACO_CNTL_MISC__BIF_AZ_REQ_DIS__SHIFT 0x1
#define BACO_CNTL_MISC__BACO_LINK_RST_WIDTH_SEL_MASK 0xc
#define BACO_CNTL_MISC__BACO_LINK_RST_WIDTH_SEL__SHIFT 0x2
#define BIF_SSA_PWR_STATUS__SSA_GFX_PWR_STATUS_MASK 0x1
#define BIF_SSA_PWR_STATUS__SSA_GFX_PWR_STATUS__SHIFT 0x0
#define BIF_SSA_PWR_STATUS__SSA_DISP_PWR_STATUS_MASK 0x2
#define BIF_SSA_PWR_STATUS__SSA_DISP_PWR_STATUS__SHIFT 0x1
#define BIF_SSA_PWR_STATUS__SSA_MC_PWR_STATUS_MASK 0x4
#define BIF_SSA_PWR_STATUS__SSA_MC_PWR_STATUS__SHIFT 0x2
#define BIF_SSA_GFX0_LOWER__SSA_GFX0_LOWER_MASK 0x3fffc
#define BIF_SSA_GFX0_LOWER__SSA_GFX0_LOWER__SHIFT 0x2
#define BIF_SSA_GFX0_LOWER__SSA_GFX0_REG_CMP_EN_MASK 0x40000000
#define BIF_SSA_GFX0_LOWER__SSA_GFX0_REG_CMP_EN__SHIFT 0x1e
#define BIF_SSA_GFX0_LOWER__SSA_GFX0_REG_STALL_EN_MASK 0x80000000
#define BIF_SSA_GFX0_LOWER__SSA_GFX0_REG_STALL_EN__SHIFT 0x1f
#define BIF_SSA_GFX0_UPPER__SSA_GFX0_UPPER_MASK 0x3fffc
#define BIF_SSA_GFX0_UPPER__SSA_GFX0_UPPER__SHIFT 0x2
#define BIF_SSA_GFX1_LOWER__SSA_GFX1_LOWER_MASK 0x3fffc
#define BIF_SSA_GFX1_LOWER__SSA_GFX1_LOWER__SHIFT 0x2
#define BIF_SSA_GFX1_LOWER__SSA_GFX1_REG_CMP_EN_MASK 0x40000000
#define BIF_SSA_GFX1_LOWER__SSA_GFX1_REG_CMP_EN__SHIFT 0x1e
#define BIF_SSA_GFX1_LOWER__SSA_GFX1_REG_STALL_EN_MASK 0x80000000
#define BIF_SSA_GFX1_LOWER__SSA_GFX1_REG_STALL_EN__SHIFT 0x1f
#define BIF_SSA_GFX1_UPPER__SSA_GFX1_UPPER_MASK 0x3fffc
#define BIF_SSA_GFX1_UPPER__SSA_GFX1_UPPER__SHIFT 0x2
#define BIF_SSA_GFX2_LOWER__SSA_GFX2_LOWER_MASK 0x3fffc
#define BIF_SSA_GFX2_LOWER__SSA_GFX2_LOWER__SHIFT 0x2
#define BIF_SSA_GFX2_LOWER__SSA_GFX2_REG_CMP_EN_MASK 0x40000000
#define BIF_SSA_GFX2_LOWER__SSA_GFX2_REG_CMP_EN__SHIFT 0x1e
#define BIF_SSA_GFX2_LOWER__SSA_GFX2_REG_STALL_EN_MASK 0x80000000
#define BIF_SSA_GFX2_LOWER__SSA_GFX2_REG_STALL_EN__SHIFT 0x1f
#define BIF_SSA_GFX2_UPPER__SSA_GFX2_UPPER_MASK 0x3fffc
#define BIF_SSA_GFX2_UPPER__SSA_GFX2_UPPER__SHIFT 0x2
#define BIF_SSA_GFX3_LOWER__SSA_GFX3_LOWER_MASK 0x3fffc
#define BIF_SSA_GFX3_LOWER__SSA_GFX3_LOWER__SHIFT 0x2
#define BIF_SSA_GFX3_LOWER__SSA_GFX3_REG_CMP_EN_MASK 0x40000000
#define BIF_SSA_GFX3_LOWER__SSA_GFX3_REG_CMP_EN__SHIFT 0x1e
#define BIF_SSA_GFX3_LOWER__SSA_GFX3_REG_STALL_EN_MASK 0x80000000
#define BIF_SSA_GFX3_LOWER__SSA_GFX3_REG_STALL_EN__SHIFT 0x1f
#define BIF_SSA_GFX3_UPPER__SSA_GFX3_UPPER_MASK 0x3fffc
#define BIF_SSA_GFX3_UPPER__SSA_GFX3_UPPER__SHIFT 0x2
#define BIF_SSA_DISP_LOWER__SSA_DISP_LOWER_MASK 0x3fffc
#define BIF_SSA_DISP_LOWER__SSA_DISP_LOWER__SHIFT 0x2
#define BIF_SSA_DISP_LOWER__SSA_DISP_REG_CMP_EN_MASK 0x40000000
#define BIF_SSA_DISP_LOWER__SSA_DISP_REG_CMP_EN__SHIFT 0x1e
#define BIF_SSA_DISP_LOWER__SSA_DISP_REG_STALL_EN_MASK 0x80000000
#define BIF_SSA_DISP_LOWER__SSA_DISP_REG_STALL_EN__SHIFT 0x1f
#define BIF_SSA_DISP_UPPER__SSA_DISP_UPPER_MASK 0x3fffc
#define BIF_SSA_DISP_UPPER__SSA_DISP_UPPER__SHIFT 0x2
#define BIF_SSA_MC_LOWER__SSA_MC_LOWER_MASK 0x3fffc
#define BIF_SSA_MC_LOWER__SSA_MC_LOWER__SHIFT 0x2
#define BIF_SSA_MC_LOWER__SSA_MC_FB_STALL_EN_MASK 0x20000000
#define BIF_SSA_MC_LOWER__SSA_MC_FB_STALL_EN__SHIFT 0x1d
#define BIF_SSA_MC_LOWER__SSA_MC_REG_CMP_EN_MASK 0x40000000
#define BIF_SSA_MC_LOWER__SSA_MC_REG_CMP_EN__SHIFT 0x1e
#define BIF_SSA_MC_LOWER__SSA_MC_REG_STALL_EN_MASK 0x80000000
#define BIF_SSA_MC_LOWER__SSA_MC_REG_STALL_EN__SHIFT 0x1f
#define BIF_SSA_MC_UPPER__SSA_MC_UPPER_MASK 0x3fffc
#define BIF_SSA_MC_UPPER__SSA_MC_UPPER__SHIFT 0x2
#define IMPCTL_RESET__IMP_SW_RESET_MASK 0x1
#define IMPCTL_RESET__IMP_SW_RESET__SHIFT 0x0
#define GARLIC_FLUSH_CNTL__CP_RB0_WPTR_MASK 0x1
#define GARLIC_FLUSH_CNTL__CP_RB0_WPTR__SHIFT 0x0
#define GARLIC_FLUSH_CNTL__CP_RB1_WPTR_MASK 0x2
#define GARLIC_FLUSH_CNTL__CP_RB1_WPTR__SHIFT 0x1
#define GARLIC_FLUSH_CNTL__CP_RB2_WPTR_MASK 0x4
#define GARLIC_FLUSH_CNTL__CP_RB2_WPTR__SHIFT 0x2
#define GARLIC_FLUSH_CNTL__UVD_RBC_RB_WPTR_MASK 0x8
#define GARLIC_FLUSH_CNTL__UVD_RBC_RB_WPTR__SHIFT 0x3
#define GARLIC_FLUSH_CNTL__SDMA0_GFX_RB_WPTR_MASK 0x10
#define GARLIC_FLUSH_CNTL__SDMA0_GFX_RB_WPTR__SHIFT 0x4
#define GARLIC_FLUSH_CNTL__SDMA1_GFX_RB_WPTR_MASK 0x20
#define GARLIC_FLUSH_CNTL__SDMA1_GFX_RB_WPTR__SHIFT 0x5
#define GARLIC_FLUSH_CNTL__CP_DMA_ME_COMMAND_MASK 0x40
#define GARLIC_FLUSH_CNTL__CP_DMA_ME_COMMAND__SHIFT 0x6
#define GARLIC_FLUSH_CNTL__CP_DMA_PFP_COMMAND_MASK 0x80
#define GARLIC_FLUSH_CNTL__CP_DMA_PFP_COMMAND__SHIFT 0x7
#define GARLIC_FLUSH_CNTL__SAM_SAB_RBI_WPTR_MASK 0x100
#define GARLIC_FLUSH_CNTL__SAM_SAB_RBI_WPTR__SHIFT 0x8
#define GARLIC_FLUSH_CNTL__SAM_SAB_RBO_WPTR_MASK 0x200
#define GARLIC_FLUSH_CNTL__SAM_SAB_RBO_WPTR__SHIFT 0x9
#define GARLIC_FLUSH_CNTL__VCE_OUT_RB_WPTR_MASK 0x400
#define GARLIC_FLUSH_CNTL__VCE_OUT_RB_WPTR__SHIFT 0xa
#define GARLIC_FLUSH_CNTL__VCE_RB_WPTR2_MASK 0x800
#define GARLIC_FLUSH_CNTL__VCE_RB_WPTR2__SHIFT 0xb
#define GARLIC_FLUSH_CNTL__VCE_RB_WPTR_MASK 0x1000
#define GARLIC_FLUSH_CNTL__VCE_RB_WPTR__SHIFT 0xc
#define GARLIC_FLUSH_CNTL__HOST_DOORBELL_MASK 0x2000
#define GARLIC_FLUSH_CNTL__HOST_DOORBELL__SHIFT 0xd
#define GARLIC_FLUSH_CNTL__SELFRING_DOORBELL_MASK 0x4000
#define GARLIC_FLUSH_CNTL__SELFRING_DOORBELL__SHIFT 0xe
#define GARLIC_FLUSH_CNTL__DISPLAY_MASK 0x10000
#define GARLIC_FLUSH_CNTL__DISPLAY__SHIFT 0x10
#define GARLIC_FLUSH_CNTL__IGNORE_MC_DISABLE_MASK 0x40000000
#define GARLIC_FLUSH_CNTL__IGNORE_MC_DISABLE__SHIFT 0x1e
#define GARLIC_FLUSH_CNTL__DISABLE_ALL_MASK 0x80000000
#define GARLIC_FLUSH_CNTL__DISABLE_ALL__SHIFT 0x1f
#define GARLIC_FLUSH_ADDR_START_0__ENABLE_MASK 0x1
#define GARLIC_FLUSH_ADDR_START_0__ENABLE__SHIFT 0x0
#define GARLIC_FLUSH_ADDR_START_0__MODE_MASK 0x2
#define GARLIC_FLUSH_ADDR_START_0__MODE__SHIFT 0x1
#define GARLIC_FLUSH_ADDR_START_0__ADDR_START_MASK 0xfffffffc
#define GARLIC_FLUSH_ADDR_START_0__ADDR_START__SHIFT 0x2
#define GARLIC_FLUSH_ADDR_START_1__ENABLE_MASK 0x1
#define GARLIC_FLUSH_ADDR_START_1__ENABLE__SHIFT 0x0
#define GARLIC_FLUSH_ADDR_START_1__MODE_MASK 0x2
#define GARLIC_FLUSH_ADDR_START_1__MODE__SHIFT 0x1
#define GARLIC_FLUSH_ADDR_START_1__ADDR_START_MASK 0xfffffffc
#define GARLIC_FLUSH_ADDR_START_1__ADDR_START__SHIFT 0x2
#define GARLIC_FLUSH_ADDR_START_2__ENABLE_MASK 0x1
#define GARLIC_FLUSH_ADDR_START_2__ENABLE__SHIFT 0x0
#define GARLIC_FLUSH_ADDR_START_2__MODE_MASK 0x2
#define GARLIC_FLUSH_ADDR_START_2__MODE__SHIFT 0x1
#define GARLIC_FLUSH_ADDR_START_2__ADDR_START_MASK 0xfffffffc
#define GARLIC_FLUSH_ADDR_START_2__ADDR_START__SHIFT 0x2
#define GARLIC_FLUSH_ADDR_START_3__ENABLE_MASK 0x1
#define GARLIC_FLUSH_ADDR_START_3__ENABLE__SHIFT 0x0
#define GARLIC_FLUSH_ADDR_START_3__MODE_MASK 0x2
#define GARLIC_FLUSH_ADDR_START_3__MODE__SHIFT 0x1
#define GARLIC_FLUSH_ADDR_START_3__ADDR_START_MASK 0xfffffffc
#define GARLIC_FLUSH_ADDR_START_3__ADDR_START__SHIFT 0x2
#define GARLIC_FLUSH_ADDR_START_4__ENABLE_MASK 0x1
#define GARLIC_FLUSH_ADDR_START_4__ENABLE__SHIFT 0x0
#define GARLIC_FLUSH_ADDR_START_4__MODE_MASK 0x2
#define GARLIC_FLUSH_ADDR_START_4__MODE__SHIFT 0x1
#define GARLIC_FLUSH_ADDR_START_4__ADDR_START_MASK 0xfffffffc
#define GARLIC_FLUSH_ADDR_START_4__ADDR_START__SHIFT 0x2
#define GARLIC_FLUSH_ADDR_START_5__ENABLE_MASK 0x1
#define GARLIC_FLUSH_ADDR_START_5__ENABLE__SHIFT 0x0
#define GARLIC_FLUSH_ADDR_START_5__MODE_MASK 0x2
#define GARLIC_FLUSH_ADDR_START_5__MODE__SHIFT 0x1
#define GARLIC_FLUSH_ADDR_START_5__ADDR_START_MASK 0xfffffffc
#define GARLIC_FLUSH_ADDR_START_5__ADDR_START__SHIFT 0x2
#define GARLIC_FLUSH_ADDR_START_6__ENABLE_MASK 0x1
#define GARLIC_FLUSH_ADDR_START_6__ENABLE__SHIFT 0x0
#define GARLIC_FLUSH_ADDR_START_6__MODE_MASK 0x2
#define GARLIC_FLUSH_ADDR_START_6__MODE__SHIFT 0x1
#define GARLIC_FLUSH_ADDR_START_6__ADDR_START_MASK 0xfffffffc
#define GARLIC_FLUSH_ADDR_START_6__ADDR_START__SHIFT 0x2
#define GARLIC_FLUSH_ADDR_START_7__ENABLE_MASK 0x1
#define GARLIC_FLUSH_ADDR_START_7__ENABLE__SHIFT 0x0
#define GARLIC_FLUSH_ADDR_START_7__MODE_MASK 0x2
#define GARLIC_FLUSH_ADDR_START_7__MODE__SHIFT 0x1
#define GARLIC_FLUSH_ADDR_START_7__ADDR_START_MASK 0xfffffffc
#define GARLIC_FLUSH_ADDR_START_7__ADDR_START__SHIFT 0x2
#define GARLIC_FLUSH_ADDR_END_0__ADDR_END_MASK 0xfffffffc
#define GARLIC_FLUSH_ADDR_END_0__ADDR_END__SHIFT 0x2
#define GARLIC_FLUSH_ADDR_END_1__ADDR_END_MASK 0xfffffffc
#define GARLIC_FLUSH_ADDR_END_1__ADDR_END__SHIFT 0x2
#define GARLIC_FLUSH_ADDR_END_2__ADDR_END_MASK 0xfffffffc
#define GARLIC_FLUSH_ADDR_END_2__ADDR_END__SHIFT 0x2
#define GARLIC_FLUSH_ADDR_END_3__ADDR_END_MASK 0xfffffffc
#define GARLIC_FLUSH_ADDR_END_3__ADDR_END__SHIFT 0x2
#define GARLIC_FLUSH_ADDR_END_4__ADDR_END_MASK 0xfffffffc
#define GARLIC_FLUSH_ADDR_END_4__ADDR_END__SHIFT 0x2
#define GARLIC_FLUSH_ADDR_END_5__ADDR_END_MASK 0xfffffffc
#define GARLIC_FLUSH_ADDR_END_5__ADDR_END__SHIFT 0x2
#define GARLIC_FLUSH_ADDR_END_6__ADDR_END_MASK 0xfffffffc
#define GARLIC_FLUSH_ADDR_END_6__ADDR_END__SHIFT 0x2
#define GARLIC_FLUSH_ADDR_END_7__ADDR_END_MASK 0xfffffffc
#define GARLIC_FLUSH_ADDR_END_7__ADDR_END__SHIFT 0x2
#define GARLIC_FLUSH_REQ__FLUSH_REQ_MASK 0x1
#define GARLIC_FLUSH_REQ__FLUSH_REQ__SHIFT 0x0
#define GPU_GARLIC_FLUSH_REQ__CP0_MASK 0x1
#define GPU_GARLIC_FLUSH_REQ__CP0__SHIFT 0x0
#define GPU_GARLIC_FLUSH_REQ__CP1_MASK 0x2
#define GPU_GARLIC_FLUSH_REQ__CP1__SHIFT 0x1
#define GPU_GARLIC_FLUSH_REQ__CP2_MASK 0x4
#define GPU_GARLIC_FLUSH_REQ__CP2__SHIFT 0x2
#define GPU_GARLIC_FLUSH_REQ__CP3_MASK 0x8
#define GPU_GARLIC_FLUSH_REQ__CP3__SHIFT 0x3
#define GPU_GARLIC_FLUSH_REQ__CP4_MASK 0x10
#define GPU_GARLIC_FLUSH_REQ__CP4__SHIFT 0x4
#define GPU_GARLIC_FLUSH_REQ__CP5_MASK 0x20
#define GPU_GARLIC_FLUSH_REQ__CP5__SHIFT 0x5
#define GPU_GARLIC_FLUSH_REQ__CP6_MASK 0x40
#define GPU_GARLIC_FLUSH_REQ__CP6__SHIFT 0x6
#define GPU_GARLIC_FLUSH_REQ__CP7_MASK 0x80
#define GPU_GARLIC_FLUSH_REQ__CP7__SHIFT 0x7
#define GPU_GARLIC_FLUSH_REQ__CP8_MASK 0x100
#define GPU_GARLIC_FLUSH_REQ__CP8__SHIFT 0x8
#define GPU_GARLIC_FLUSH_REQ__CP9_MASK 0x200
#define GPU_GARLIC_FLUSH_REQ__CP9__SHIFT 0x9
#define GPU_GARLIC_FLUSH_REQ__SDMA0_MASK 0x400
#define GPU_GARLIC_FLUSH_REQ__SDMA0__SHIFT 0xa
#define GPU_GARLIC_FLUSH_REQ__SDMA1_MASK 0x800
#define GPU_GARLIC_FLUSH_REQ__SDMA1__SHIFT 0xb
#define GPU_GARLIC_FLUSH_DONE__CP0_MASK 0x1
#define GPU_GARLIC_FLUSH_DONE__CP0__SHIFT 0x0
#define GPU_GARLIC_FLUSH_DONE__CP1_MASK 0x2
#define GPU_GARLIC_FLUSH_DONE__CP1__SHIFT 0x1
#define GPU_GARLIC_FLUSH_DONE__CP2_MASK 0x4
#define GPU_GARLIC_FLUSH_DONE__CP2__SHIFT 0x2
#define GPU_GARLIC_FLUSH_DONE__CP3_MASK 0x8
#define GPU_GARLIC_FLUSH_DONE__CP3__SHIFT 0x3
#define GPU_GARLIC_FLUSH_DONE__CP4_MASK 0x10
#define GPU_GARLIC_FLUSH_DONE__CP4__SHIFT 0x4
#define GPU_GARLIC_FLUSH_DONE__CP5_MASK 0x20
#define GPU_GARLIC_FLUSH_DONE__CP5__SHIFT 0x5
#define GPU_GARLIC_FLUSH_DONE__CP6_MASK 0x40
#define GPU_GARLIC_FLUSH_DONE__CP6__SHIFT 0x6
#define GPU_GARLIC_FLUSH_DONE__CP7_MASK 0x80
#define GPU_GARLIC_FLUSH_DONE__CP7__SHIFT 0x7
#define GPU_GARLIC_FLUSH_DONE__CP8_MASK 0x100
#define GPU_GARLIC_FLUSH_DONE__CP8__SHIFT 0x8
#define GPU_GARLIC_FLUSH_DONE__CP9_MASK 0x200
#define GPU_GARLIC_FLUSH_DONE__CP9__SHIFT 0x9
#define GPU_GARLIC_FLUSH_DONE__SDMA0_MASK 0x400
#define GPU_GARLIC_FLUSH_DONE__SDMA0__SHIFT 0xa
#define GPU_GARLIC_FLUSH_DONE__SDMA1_MASK 0x800
#define GPU_GARLIC_FLUSH_DONE__SDMA1__SHIFT 0xb
#define GARLIC_COHE_CP_RB0_WPTR__ADDRESS_MASK 0x7fffc
#define GARLIC_COHE_CP_RB0_WPTR__ADDRESS__SHIFT 0x2
#define GARLIC_COHE_CP_RB1_WPTR__ADDRESS_MASK 0x7fffc
#define GARLIC_COHE_CP_RB1_WPTR__ADDRESS__SHIFT 0x2
#define GARLIC_COHE_CP_RB2_WPTR__ADDRESS_MASK 0x7fffc
#define GARLIC_COHE_CP_RB2_WPTR__ADDRESS__SHIFT 0x2
#define GARLIC_COHE_UVD_RBC_RB_WPTR__ADDRESS_MASK 0x7fffc
#define GARLIC_COHE_UVD_RBC_RB_WPTR__ADDRESS__SHIFT 0x2
#define GARLIC_COHE_SDMA0_GFX_RB_WPTR__ADDRESS_MASK 0x7fffc
#define GARLIC_COHE_SDMA0_GFX_RB_WPTR__ADDRESS__SHIFT 0x2
#define GARLIC_COHE_SDMA1_GFX_RB_WPTR__ADDRESS_MASK 0x7fffc
#define GARLIC_COHE_SDMA1_GFX_RB_WPTR__ADDRESS__SHIFT 0x2
#define GARLIC_COHE_CP_DMA_ME_COMMAND__ADDRESS_MASK 0x7fffc
#define GARLIC_COHE_CP_DMA_ME_COMMAND__ADDRESS__SHIFT 0x2
#define GARLIC_COHE_CP_DMA_PFP_COMMAND__ADDRESS_MASK 0x7fffc
#define GARLIC_COHE_CP_DMA_PFP_COMMAND__ADDRESS__SHIFT 0x2
#define GARLIC_COHE_SAM_SAB_RBI_WPTR__ADDRESS_MASK 0x7fffc
#define GARLIC_COHE_SAM_SAB_RBI_WPTR__ADDRESS__SHIFT 0x2
#define GARLIC_COHE_SAM_SAB_RBO_WPTR__ADDRESS_MASK 0x7fffc
#define GARLIC_COHE_SAM_SAB_RBO_WPTR__ADDRESS__SHIFT 0x2
#define GARLIC_COHE_VCE_OUT_RB_WPTR__ADDRESS_MASK 0x7fffc
#define GARLIC_COHE_VCE_OUT_RB_WPTR__ADDRESS__SHIFT 0x2
#define GARLIC_COHE_VCE_RB_WPTR2__ADDRESS_MASK 0x7fffc
#define GARLIC_COHE_VCE_RB_WPTR2__ADDRESS__SHIFT 0x2
#define GARLIC_COHE_VCE_RB_WPTR__ADDRESS_MASK 0x7fffc
#define GARLIC_COHE_VCE_RB_WPTR__ADDRESS__SHIFT 0x2
#define BIOS_SCRATCH_0__BIOS_SCRATCH_0_MASK 0xffffffff
#define BIOS_SCRATCH_0__BIOS_SCRATCH_0__SHIFT 0x0
#define BIOS_SCRATCH_1__BIOS_SCRATCH_1_MASK 0xffffffff
#define BIOS_SCRATCH_1__BIOS_SCRATCH_1__SHIFT 0x0
#define BIOS_SCRATCH_2__BIOS_SCRATCH_2_MASK 0xffffffff
#define BIOS_SCRATCH_2__BIOS_SCRATCH_2__SHIFT 0x0
#define BIOS_SCRATCH_3__BIOS_SCRATCH_3_MASK 0xffffffff
#define BIOS_SCRATCH_3__BIOS_SCRATCH_3__SHIFT 0x0
#define BIOS_SCRATCH_4__BIOS_SCRATCH_4_MASK 0xffffffff
#define BIOS_SCRATCH_4__BIOS_SCRATCH_4__SHIFT 0x0
#define BIOS_SCRATCH_5__BIOS_SCRATCH_5_MASK 0xffffffff
#define BIOS_SCRATCH_5__BIOS_SCRATCH_5__SHIFT 0x0
#define BIOS_SCRATCH_6__BIOS_SCRATCH_6_MASK 0xffffffff
#define BIOS_SCRATCH_6__BIOS_SCRATCH_6__SHIFT 0x0
#define BIOS_SCRATCH_7__BIOS_SCRATCH_7_MASK 0xffffffff
#define BIOS_SCRATCH_7__BIOS_SCRATCH_7__SHIFT 0x0
#define BIOS_SCRATCH_8__BIOS_SCRATCH_8_MASK 0xffffffff
#define BIOS_SCRATCH_8__BIOS_SCRATCH_8__SHIFT 0x0
#define BIOS_SCRATCH_9__BIOS_SCRATCH_9_MASK 0xffffffff
#define BIOS_SCRATCH_9__BIOS_SCRATCH_9__SHIFT 0x0
#define BIOS_SCRATCH_10__BIOS_SCRATCH_10_MASK 0xffffffff
#define BIOS_SCRATCH_10__BIOS_SCRATCH_10__SHIFT 0x0
#define BIOS_SCRATCH_11__BIOS_SCRATCH_11_MASK 0xffffffff
#define BIOS_SCRATCH_11__BIOS_SCRATCH_11__SHIFT 0x0
#define BIOS_SCRATCH_12__BIOS_SCRATCH_12_MASK 0xffffffff
#define BIOS_SCRATCH_12__BIOS_SCRATCH_12__SHIFT 0x0
#define BIOS_SCRATCH_13__BIOS_SCRATCH_13_MASK 0xffffffff
#define BIOS_SCRATCH_13__BIOS_SCRATCH_13__SHIFT 0x0
#define BIOS_SCRATCH_14__BIOS_SCRATCH_14_MASK 0xffffffff
#define BIOS_SCRATCH_14__BIOS_SCRATCH_14__SHIFT 0x0
#define BIOS_SCRATCH_15__BIOS_SCRATCH_15_MASK 0xffffffff
#define BIOS_SCRATCH_15__BIOS_SCRATCH_15__SHIFT 0x0
#define VENDOR_ID__VENDOR_ID_MASK 0xffff
#define VENDOR_ID__VENDOR_ID__SHIFT 0x0
#define DEVICE_ID__DEVICE_ID_MASK 0xffff
#define DEVICE_ID__DEVICE_ID__SHIFT 0x0
#define COMMAND__IO_ACCESS_EN_MASK 0x1
#define COMMAND__IO_ACCESS_EN__SHIFT 0x0
#define COMMAND__MEM_ACCESS_EN_MASK 0x2
#define COMMAND__MEM_ACCESS_EN__SHIFT 0x1
#define COMMAND__BUS_MASTER_EN_MASK 0x4
#define COMMAND__BUS_MASTER_EN__SHIFT 0x2
#define COMMAND__SPECIAL_CYCLE_EN_MASK 0x8
#define COMMAND__SPECIAL_CYCLE_EN__SHIFT 0x3
#define COMMAND__MEM_WRITE_INVALIDATE_EN_MASK 0x10
#define COMMAND__MEM_WRITE_INVALIDATE_EN__SHIFT 0x4
#define COMMAND__PAL_SNOOP_EN_MASK 0x20
#define COMMAND__PAL_SNOOP_EN__SHIFT 0x5
#define COMMAND__PARITY_ERROR_RESPONSE_MASK 0x40
#define COMMAND__PARITY_ERROR_RESPONSE__SHIFT 0x6
#define COMMAND__AD_STEPPING_MASK 0x80
#define COMMAND__AD_STEPPING__SHIFT 0x7
#define COMMAND__SERR_EN_MASK 0x100
#define COMMAND__SERR_EN__SHIFT 0x8
#define COMMAND__FAST_B2B_EN_MASK 0x200
#define COMMAND__FAST_B2B_EN__SHIFT 0x9
#define COMMAND__INT_DIS_MASK 0x400
#define COMMAND__INT_DIS__SHIFT 0xa
#define STATUS__INT_STATUS_MASK 0x8
#define STATUS__INT_STATUS__SHIFT 0x3
#define STATUS__CAP_LIST_MASK 0x10
#define STATUS__CAP_LIST__SHIFT 0x4
#define STATUS__PCI_66_EN_MASK 0x20
#define STATUS__PCI_66_EN__SHIFT 0x5
#define STATUS__FAST_BACK_CAPABLE_MASK 0x80
#define STATUS__FAST_BACK_CAPABLE__SHIFT 0x7
#define STATUS__MASTER_DATA_PARITY_ERROR_MASK 0x100
#define STATUS__MASTER_DATA_PARITY_ERROR__SHIFT 0x8
#define STATUS__DEVSEL_TIMING_MASK 0x600
#define STATUS__DEVSEL_TIMING__SHIFT 0x9
#define STATUS__SIGNAL_TARGET_ABORT_MASK 0x800
#define STATUS__SIGNAL_TARGET_ABORT__SHIFT 0xb
#define STATUS__RECEIVED_TARGET_ABORT_MASK 0x1000
#define STATUS__RECEIVED_TARGET_ABORT__SHIFT 0xc
#define STATUS__RECEIVED_MASTER_ABORT_MASK 0x2000
#define STATUS__RECEIVED_MASTER_ABORT__SHIFT 0xd
#define STATUS__SIGNALED_SYSTEM_ERROR_MASK 0x4000
#define STATUS__SIGNALED_SYSTEM_ERROR__SHIFT 0xe
#define STATUS__PARITY_ERROR_DETECTED_MASK 0x8000
#define STATUS__PARITY_ERROR_DETECTED__SHIFT 0xf
#define REVISION_ID__MINOR_REV_ID_MASK 0xf
#define REVISION_ID__MINOR_REV_ID__SHIFT 0x0
#define REVISION_ID__MAJOR_REV_ID_MASK 0xf0
#define REVISION_ID__MAJOR_REV_ID__SHIFT 0x4
#define PROG_INTERFACE__PROG_INTERFACE_MASK 0xff
#define PROG_INTERFACE__PROG_INTERFACE__SHIFT 0x0
#define SUB_CLASS__SUB_CLASS_MASK 0xff
#define SUB_CLASS__SUB_CLASS__SHIFT 0x0
#define BASE_CLASS__BASE_CLASS_MASK 0xff
#define BASE_CLASS__BASE_CLASS__SHIFT 0x0
#define CACHE_LINE__CACHE_LINE_SIZE_MASK 0xff
#define CACHE_LINE__CACHE_LINE_SIZE__SHIFT 0x0
#define LATENCY__LATENCY_TIMER_MASK 0xff
#define LATENCY__LATENCY_TIMER__SHIFT 0x0
#define HEADER__HEADER_TYPE_MASK 0x7f
#define HEADER__HEADER_TYPE__SHIFT 0x0
#define HEADER__DEVICE_TYPE_MASK 0x80
#define HEADER__DEVICE_TYPE__SHIFT 0x7
#define BIST__BIST_COMP_MASK 0xf
#define BIST__BIST_COMP__SHIFT 0x0
#define BIST__BIST_STRT_MASK 0x40
#define BIST__BIST_STRT__SHIFT 0x6
#define BIST__BIST_CAP_MASK 0x80
#define BIST__BIST_CAP__SHIFT 0x7
#define BASE_ADDR_1__BASE_ADDR_MASK 0xffffffff
#define BASE_ADDR_1__BASE_ADDR__SHIFT 0x0
#define BASE_ADDR_2__BASE_ADDR_MASK 0xffffffff
#define BASE_ADDR_2__BASE_ADDR__SHIFT 0x0
#define BASE_ADDR_3__BASE_ADDR_MASK 0xffffffff
#define BASE_ADDR_3__BASE_ADDR__SHIFT 0x0
#define BASE_ADDR_4__BASE_ADDR_MASK 0xffffffff
#define BASE_ADDR_4__BASE_ADDR__SHIFT 0x0
#define BASE_ADDR_5__BASE_ADDR_MASK 0xffffffff
#define BASE_ADDR_5__BASE_ADDR__SHIFT 0x0
#define BASE_ADDR_6__BASE_ADDR_MASK 0xffffffff
#define BASE_ADDR_6__BASE_ADDR__SHIFT 0x0
#define ROM_BASE_ADDR__BASE_ADDR_MASK 0xffffffff
#define ROM_BASE_ADDR__BASE_ADDR__SHIFT 0x0
#define CAP_PTR__CAP_PTR_MASK 0xff
#define CAP_PTR__CAP_PTR__SHIFT 0x0
#define INTERRUPT_LINE__INTERRUPT_LINE_MASK 0xff
#define INTERRUPT_LINE__INTERRUPT_LINE__SHIFT 0x0
#define INTERRUPT_PIN__INTERRUPT_PIN_MASK 0xff
#define INTERRUPT_PIN__INTERRUPT_PIN__SHIFT 0x0
#define ADAPTER_ID__SUBSYSTEM_VENDOR_ID_MASK 0xffff
#define ADAPTER_ID__SUBSYSTEM_VENDOR_ID__SHIFT 0x0
#define ADAPTER_ID__SUBSYSTEM_ID_MASK 0xffff0000
#define ADAPTER_ID__SUBSYSTEM_ID__SHIFT 0x10
#define MIN_GRANT__MIN_GNT_MASK 0xff
#define MIN_GRANT__MIN_GNT__SHIFT 0x0
#define MAX_LATENCY__MAX_LAT_MASK 0xff
#define MAX_LATENCY__MAX_LAT__SHIFT 0x0
#define VENDOR_CAP_LIST__CAP_ID_MASK 0xff
#define VENDOR_CAP_LIST__CAP_ID__SHIFT 0x0
#define VENDOR_CAP_LIST__NEXT_PTR_MASK 0xff00
#define VENDOR_CAP_LIST__NEXT_PTR__SHIFT 0x8
#define VENDOR_CAP_LIST__LENGTH_MASK 0xff0000
#define VENDOR_CAP_LIST__LENGTH__SHIFT 0x10
#define ADAPTER_ID_W__SUBSYSTEM_VENDOR_ID_MASK 0xffff
#define ADAPTER_ID_W__SUBSYSTEM_VENDOR_ID__SHIFT 0x0
#define ADAPTER_ID_W__SUBSYSTEM_ID_MASK 0xffff0000
#define ADAPTER_ID_W__SUBSYSTEM_ID__SHIFT 0x10
#define PMI_CAP_LIST__CAP_ID_MASK 0xff
#define PMI_CAP_LIST__CAP_ID__SHIFT 0x0
#define PMI_CAP_LIST__NEXT_PTR_MASK 0xff00
#define PMI_CAP_LIST__NEXT_PTR__SHIFT 0x8
#define PMI_CAP__VERSION_MASK 0x7
#define PMI_CAP__VERSION__SHIFT 0x0
#define PMI_CAP__PME_CLOCK_MASK 0x8
#define PMI_CAP__PME_CLOCK__SHIFT 0x3
#define PMI_CAP__DEV_SPECIFIC_INIT_MASK 0x20
#define PMI_CAP__DEV_SPECIFIC_INIT__SHIFT 0x5
#define PMI_CAP__AUX_CURRENT_MASK 0x1c0
#define PMI_CAP__AUX_CURRENT__SHIFT 0x6
#define PMI_CAP__D1_SUPPORT_MASK 0x200
#define PMI_CAP__D1_SUPPORT__SHIFT 0x9
#define PMI_CAP__D2_SUPPORT_MASK 0x400
#define PMI_CAP__D2_SUPPORT__SHIFT 0xa
#define PMI_CAP__PME_SUPPORT_MASK 0xf800
#define PMI_CAP__PME_SUPPORT__SHIFT 0xb
#define PMI_STATUS_CNTL__POWER_STATE_MASK 0x3
#define PMI_STATUS_CNTL__POWER_STATE__SHIFT 0x0
#define PMI_STATUS_CNTL__NO_SOFT_RESET_MASK 0x8
#define PMI_STATUS_CNTL__NO_SOFT_RESET__SHIFT 0x3
#define PMI_STATUS_CNTL__PME_EN_MASK 0x100
#define PMI_STATUS_CNTL__PME_EN__SHIFT 0x8
#define PMI_STATUS_CNTL__DATA_SELECT_MASK 0x1e00
#define PMI_STATUS_CNTL__DATA_SELECT__SHIFT 0x9
#define PMI_STATUS_CNTL__DATA_SCALE_MASK 0x6000
#define PMI_STATUS_CNTL__DATA_SCALE__SHIFT 0xd
#define PMI_STATUS_CNTL__PME_STATUS_MASK 0x8000
#define PMI_STATUS_CNTL__PME_STATUS__SHIFT 0xf
#define PMI_STATUS_CNTL__B2_B3_SUPPORT_MASK 0x400000
#define PMI_STATUS_CNTL__B2_B3_SUPPORT__SHIFT 0x16
#define PMI_STATUS_CNTL__BUS_PWR_EN_MASK 0x800000
#define PMI_STATUS_CNTL__BUS_PWR_EN__SHIFT 0x17
#define PMI_STATUS_CNTL__PMI_DATA_MASK 0xff000000
#define PMI_STATUS_CNTL__PMI_DATA__SHIFT 0x18
#define PCIE_CAP_LIST__CAP_ID_MASK 0xff
#define PCIE_CAP_LIST__CAP_ID__SHIFT 0x0
#define PCIE_CAP_LIST__NEXT_PTR_MASK 0xff00
#define PCIE_CAP_LIST__NEXT_PTR__SHIFT 0x8
#define PCIE_CAP__VERSION_MASK 0xf
#define PCIE_CAP__VERSION__SHIFT 0x0
#define PCIE_CAP__DEVICE_TYPE_MASK 0xf0
#define PCIE_CAP__DEVICE_TYPE__SHIFT 0x4
#define PCIE_CAP__SLOT_IMPLEMENTED_MASK 0x100
#define PCIE_CAP__SLOT_IMPLEMENTED__SHIFT 0x8
#define PCIE_CAP__INT_MESSAGE_NUM_MASK 0x3e00
#define PCIE_CAP__INT_MESSAGE_NUM__SHIFT 0x9
#define DEVICE_CAP__MAX_PAYLOAD_SUPPORT_MASK 0x7
#define DEVICE_CAP__MAX_PAYLOAD_SUPPORT__SHIFT 0x0
#define DEVICE_CAP__PHANTOM_FUNC_MASK 0x18
#define DEVICE_CAP__PHANTOM_FUNC__SHIFT 0x3
#define DEVICE_CAP__EXTENDED_TAG_MASK 0x20
#define DEVICE_CAP__EXTENDED_TAG__SHIFT 0x5
#define DEVICE_CAP__L0S_ACCEPTABLE_LATENCY_MASK 0x1c0
#define DEVICE_CAP__L0S_ACCEPTABLE_LATENCY__SHIFT 0x6
#define DEVICE_CAP__L1_ACCEPTABLE_LATENCY_MASK 0xe00
#define DEVICE_CAP__L1_ACCEPTABLE_LATENCY__SHIFT 0x9
#define DEVICE_CAP__ROLE_BASED_ERR_REPORTING_MASK 0x8000
#define DEVICE_CAP__ROLE_BASED_ERR_REPORTING__SHIFT 0xf
#define DEVICE_CAP__CAPTURED_SLOT_POWER_LIMIT_MASK 0x3fc0000
#define DEVICE_CAP__CAPTURED_SLOT_POWER_LIMIT__SHIFT 0x12
#define DEVICE_CAP__CAPTURED_SLOT_POWER_SCALE_MASK 0xc000000
#define DEVICE_CAP__CAPTURED_SLOT_POWER_SCALE__SHIFT 0x1a
#define DEVICE_CAP__FLR_CAPABLE_MASK 0x10000000
#define DEVICE_CAP__FLR_CAPABLE__SHIFT 0x1c
#define DEVICE_CNTL__CORR_ERR_EN_MASK 0x1
#define DEVICE_CNTL__CORR_ERR_EN__SHIFT 0x0
#define DEVICE_CNTL__NON_FATAL_ERR_EN_MASK 0x2
#define DEVICE_CNTL__NON_FATAL_ERR_EN__SHIFT 0x1
#define DEVICE_CNTL__FATAL_ERR_EN_MASK 0x4
#define DEVICE_CNTL__FATAL_ERR_EN__SHIFT 0x2
#define DEVICE_CNTL__USR_REPORT_EN_MASK 0x8
#define DEVICE_CNTL__USR_REPORT_EN__SHIFT 0x3
#define DEVICE_CNTL__RELAXED_ORD_EN_MASK 0x10
#define DEVICE_CNTL__RELAXED_ORD_EN__SHIFT 0x4
#define DEVICE_CNTL__MAX_PAYLOAD_SIZE_MASK 0xe0
#define DEVICE_CNTL__MAX_PAYLOAD_SIZE__SHIFT 0x5
#define DEVICE_CNTL__EXTENDED_TAG_EN_MASK 0x100
#define DEVICE_CNTL__EXTENDED_TAG_EN__SHIFT 0x8
#define DEVICE_CNTL__PHANTOM_FUNC_EN_MASK 0x200
#define DEVICE_CNTL__PHANTOM_FUNC_EN__SHIFT 0x9
#define DEVICE_CNTL__AUX_POWER_PM_EN_MASK 0x400
#define DEVICE_CNTL__AUX_POWER_PM_EN__SHIFT 0xa
#define DEVICE_CNTL__NO_SNOOP_EN_MASK 0x800
#define DEVICE_CNTL__NO_SNOOP_EN__SHIFT 0xb
#define DEVICE_CNTL__MAX_READ_REQUEST_SIZE_MASK 0x7000
#define DEVICE_CNTL__MAX_READ_REQUEST_SIZE__SHIFT 0xc
#define DEVICE_CNTL__INITIATE_FLR_MASK 0x8000
#define DEVICE_CNTL__INITIATE_FLR__SHIFT 0xf
#define DEVICE_STATUS__CORR_ERR_MASK 0x1
#define DEVICE_STATUS__CORR_ERR__SHIFT 0x0
#define DEVICE_STATUS__NON_FATAL_ERR_MASK 0x2
#define DEVICE_STATUS__NON_FATAL_ERR__SHIFT 0x1
#define DEVICE_STATUS__FATAL_ERR_MASK 0x4
#define DEVICE_STATUS__FATAL_ERR__SHIFT 0x2
#define DEVICE_STATUS__USR_DETECTED_MASK 0x8
#define DEVICE_STATUS__USR_DETECTED__SHIFT 0x3
#define DEVICE_STATUS__AUX_PWR_MASK 0x10
#define DEVICE_STATUS__AUX_PWR__SHIFT 0x4
#define DEVICE_STATUS__TRANSACTIONS_PEND_MASK 0x20
#define DEVICE_STATUS__TRANSACTIONS_PEND__SHIFT 0x5
#define LINK_CAP__LINK_SPEED_MASK 0xf
#define LINK_CAP__LINK_SPEED__SHIFT 0x0
#define LINK_CAP__LINK_WIDTH_MASK 0x3f0
#define LINK_CAP__LINK_WIDTH__SHIFT 0x4
#define LINK_CAP__PM_SUPPORT_MASK 0xc00
#define LINK_CAP__PM_SUPPORT__SHIFT 0xa
#define LINK_CAP__L0S_EXIT_LATENCY_MASK 0x7000
#define LINK_CAP__L0S_EXIT_LATENCY__SHIFT 0xc
#define LINK_CAP__L1_EXIT_LATENCY_MASK 0x38000
#define LINK_CAP__L1_EXIT_LATENCY__SHIFT 0xf
#define LINK_CAP__CLOCK_POWER_MANAGEMENT_MASK 0x40000
#define LINK_CAP__CLOCK_POWER_MANAGEMENT__SHIFT 0x12
#define LINK_CAP__SURPRISE_DOWN_ERR_REPORTING_MASK 0x80000
#define LINK_CAP__SURPRISE_DOWN_ERR_REPORTING__SHIFT 0x13
#define LINK_CAP__DL_ACTIVE_REPORTING_CAPABLE_MASK 0x100000
#define LINK_CAP__DL_ACTIVE_REPORTING_CAPABLE__SHIFT 0x14
#define LINK_CAP__LINK_BW_NOTIFICATION_CAP_MASK 0x200000
#define LINK_CAP__LINK_BW_NOTIFICATION_CAP__SHIFT 0x15
#define LINK_CAP__ASPM_OPTIONALITY_COMPLIANCE_MASK 0x400000
#define LINK_CAP__ASPM_OPTIONALITY_COMPLIANCE__SHIFT 0x16
#define LINK_CAP__PORT_NUMBER_MASK 0xff000000
#define LINK_CAP__PORT_NUMBER__SHIFT 0x18
#define LINK_CNTL__PM_CONTROL_MASK 0x3
#define LINK_CNTL__PM_CONTROL__SHIFT 0x0
#define LINK_CNTL__READ_CPL_BOUNDARY_MASK 0x8
#define LINK_CNTL__READ_CPL_BOUNDARY__SHIFT 0x3
#define LINK_CNTL__LINK_DIS_MASK 0x10
#define LINK_CNTL__LINK_DIS__SHIFT 0x4
#define LINK_CNTL__RETRAIN_LINK_MASK 0x20
#define LINK_CNTL__RETRAIN_LINK__SHIFT 0x5
#define LINK_CNTL__COMMON_CLOCK_CFG_MASK 0x40
#define LINK_CNTL__COMMON_CLOCK_CFG__SHIFT 0x6
#define LINK_CNTL__EXTENDED_SYNC_MASK 0x80
#define LINK_CNTL__EXTENDED_SYNC__SHIFT 0x7
#define LINK_CNTL__CLOCK_POWER_MANAGEMENT_EN_MASK 0x100
#define LINK_CNTL__CLOCK_POWER_MANAGEMENT_EN__SHIFT 0x8
#define LINK_CNTL__HW_AUTONOMOUS_WIDTH_DISABLE_MASK 0x200
#define LINK_CNTL__HW_AUTONOMOUS_WIDTH_DISABLE__SHIFT 0x9
#define LINK_CNTL__LINK_BW_MANAGEMENT_INT_EN_MASK 0x400
#define LINK_CNTL__LINK_BW_MANAGEMENT_INT_EN__SHIFT 0xa
#define LINK_CNTL__LINK_AUTONOMOUS_BW_INT_EN_MASK 0x800
#define LINK_CNTL__LINK_AUTONOMOUS_BW_INT_EN__SHIFT 0xb
#define LINK_STATUS__CURRENT_LINK_SPEED_MASK 0xf
#define LINK_STATUS__CURRENT_LINK_SPEED__SHIFT 0x0
#define LINK_STATUS__NEGOTIATED_LINK_WIDTH_MASK 0x3f0
#define LINK_STATUS__NEGOTIATED_LINK_WIDTH__SHIFT 0x4
#define LINK_STATUS__LINK_TRAINING_MASK 0x800
#define LINK_STATUS__LINK_TRAINING__SHIFT 0xb
#define LINK_STATUS__SLOT_CLOCK_CFG_MASK 0x1000
#define LINK_STATUS__SLOT_CLOCK_CFG__SHIFT 0xc
#define LINK_STATUS__DL_ACTIVE_MASK 0x2000
#define LINK_STATUS__DL_ACTIVE__SHIFT 0xd
#define LINK_STATUS__LINK_BW_MANAGEMENT_STATUS_MASK 0x4000
#define LINK_STATUS__LINK_BW_MANAGEMENT_STATUS__SHIFT 0xe
#define LINK_STATUS__LINK_AUTONOMOUS_BW_STATUS_MASK 0x8000
#define LINK_STATUS__LINK_AUTONOMOUS_BW_STATUS__SHIFT 0xf
#define DEVICE_CAP2__CPL_TIMEOUT_RANGE_SUPPORTED_MASK 0xf
#define DEVICE_CAP2__CPL_TIMEOUT_RANGE_SUPPORTED__SHIFT 0x0
#define DEVICE_CAP2__CPL_TIMEOUT_DIS_SUPPORTED_MASK 0x10
#define DEVICE_CAP2__CPL_TIMEOUT_DIS_SUPPORTED__SHIFT 0x4
#define DEVICE_CAP2__ARI_FORWARDING_SUPPORTED_MASK 0x20
#define DEVICE_CAP2__ARI_FORWARDING_SUPPORTED__SHIFT 0x5
#define DEVICE_CAP2__NO_RO_ENABLED_P2P_PASSING_MASK 0x400
#define DEVICE_CAP2__NO_RO_ENABLED_P2P_PASSING__SHIFT 0xa
#define DEVICE_CAP2__LTR_SUPPORTED_MASK 0x800
#define DEVICE_CAP2__LTR_SUPPORTED__SHIFT 0xb
#define DEVICE_CAP2__TPH_CPLR_SUPPORTED_MASK 0x3000
#define DEVICE_CAP2__TPH_CPLR_SUPPORTED__SHIFT 0xc
#define DEVICE_CAP2__OBFF_SUPPORTED_MASK 0xc0000
#define DEVICE_CAP2__OBFF_SUPPORTED__SHIFT 0x12
#define DEVICE_CAP2__EXTENDED_FMT_FIELD_SUPPORTED_MASK 0x100000
#define DEVICE_CAP2__EXTENDED_FMT_FIELD_SUPPORTED__SHIFT 0x14
#define DEVICE_CAP2__END_END_TLP_PREFIX_SUPPORTED_MASK 0x200000
#define DEVICE_CAP2__END_END_TLP_PREFIX_SUPPORTED__SHIFT 0x15
#define DEVICE_CAP2__MAX_END_END_TLP_PREFIXES_MASK 0xc00000
#define DEVICE_CAP2__MAX_END_END_TLP_PREFIXES__SHIFT 0x16
#define DEVICE_CNTL2__CPL_TIMEOUT_VALUE_MASK 0xf
#define DEVICE_CNTL2__CPL_TIMEOUT_VALUE__SHIFT 0x0
#define DEVICE_CNTL2__CPL_TIMEOUT_DIS_MASK 0x10
#define DEVICE_CNTL2__CPL_TIMEOUT_DIS__SHIFT 0x4
#define DEVICE_CNTL2__ARI_FORWARDING_EN_MASK 0x20
#define DEVICE_CNTL2__ARI_FORWARDING_EN__SHIFT 0x5
#define DEVICE_CNTL2__IDO_REQUEST_ENABLE_MASK 0x100
#define DEVICE_CNTL2__IDO_REQUEST_ENABLE__SHIFT 0x8
#define DEVICE_CNTL2__IDO_COMPLETION_ENABLE_MASK 0x200
#define DEVICE_CNTL2__IDO_COMPLETION_ENABLE__SHIFT 0x9
#define DEVICE_CNTL2__LTR_EN_MASK 0x400
#define DEVICE_CNTL2__LTR_EN__SHIFT 0xa
#define DEVICE_CNTL2__OBFF_EN_MASK 0x6000
#define DEVICE_CNTL2__OBFF_EN__SHIFT 0xd
#define DEVICE_CNTL2__END_END_TLP_PREFIX_BLOCKING_MASK 0x8000
#define DEVICE_CNTL2__END_END_TLP_PREFIX_BLOCKING__SHIFT 0xf
#define DEVICE_STATUS2__RESERVED_MASK 0xffff
#define DEVICE_STATUS2__RESERVED__SHIFT 0x0
#define LINK_CAP2__SUPPORTED_LINK_SPEED_MASK 0xfe
#define LINK_CAP2__SUPPORTED_LINK_SPEED__SHIFT 0x1
#define LINK_CAP2__CROSSLINK_SUPPORTED_MASK 0x100
#define LINK_CAP2__CROSSLINK_SUPPORTED__SHIFT 0x8
#define LINK_CAP2__RESERVED_MASK 0xfffffe00
#define LINK_CAP2__RESERVED__SHIFT 0x9
#define LINK_CNTL2__TARGET_LINK_SPEED_MASK 0xf
#define LINK_CNTL2__TARGET_LINK_SPEED__SHIFT 0x0
#define LINK_CNTL2__ENTER_COMPLIANCE_MASK 0x10
#define LINK_CNTL2__ENTER_COMPLIANCE__SHIFT 0x4
#define LINK_CNTL2__HW_AUTONOMOUS_SPEED_DISABLE_MASK 0x20
#define LINK_CNTL2__HW_AUTONOMOUS_SPEED_DISABLE__SHIFT 0x5
#define LINK_CNTL2__SELECTABLE_DEEMPHASIS_MASK 0x40
#define LINK_CNTL2__SELECTABLE_DEEMPHASIS__SHIFT 0x6
#define LINK_CNTL2__XMIT_MARGIN_MASK 0x380
#define LINK_CNTL2__XMIT_MARGIN__SHIFT 0x7
#define LINK_CNTL2__ENTER_MOD_COMPLIANCE_MASK 0x400
#define LINK_CNTL2__ENTER_MOD_COMPLIANCE__SHIFT 0xa
#define LINK_CNTL2__COMPLIANCE_SOS_MASK 0x800
#define LINK_CNTL2__COMPLIANCE_SOS__SHIFT 0xb
#define LINK_CNTL2__COMPLIANCE_DEEMPHASIS_MASK 0xf000
#define LINK_CNTL2__COMPLIANCE_DEEMPHASIS__SHIFT 0xc
#define LINK_STATUS2__CUR_DEEMPHASIS_LEVEL_MASK 0x1
#define LINK_STATUS2__CUR_DEEMPHASIS_LEVEL__SHIFT 0x0
#define LINK_STATUS2__EQUALIZATION_COMPLETE_MASK 0x2
#define LINK_STATUS2__EQUALIZATION_COMPLETE__SHIFT 0x1
#define LINK_STATUS2__EQUALIZATION_PHASE1_SUCCESS_MASK 0x4
#define LINK_STATUS2__EQUALIZATION_PHASE1_SUCCESS__SHIFT 0x2
#define LINK_STATUS2__EQUALIZATION_PHASE2_SUCCESS_MASK 0x8
#define LINK_STATUS2__EQUALIZATION_PHASE2_SUCCESS__SHIFT 0x3
#define LINK_STATUS2__EQUALIZATION_PHASE3_SUCCESS_MASK 0x10
#define LINK_STATUS2__EQUALIZATION_PHASE3_SUCCESS__SHIFT 0x4
#define LINK_STATUS2__LINK_EQUALIZATION_REQUEST_MASK 0x20
#define LINK_STATUS2__LINK_EQUALIZATION_REQUEST__SHIFT 0x5
#define MSI_CAP_LIST__CAP_ID_MASK 0xff
#define MSI_CAP_LIST__CAP_ID__SHIFT 0x0
#define MSI_CAP_LIST__NEXT_PTR_MASK 0xff00
#define MSI_CAP_LIST__NEXT_PTR__SHIFT 0x8
#define MSI_MSG_CNTL__MSI_EN_MASK 0x1
#define MSI_MSG_CNTL__MSI_EN__SHIFT 0x0
#define MSI_MSG_CNTL__MSI_MULTI_CAP_MASK 0xe
#define MSI_MSG_CNTL__MSI_MULTI_CAP__SHIFT 0x1
#define MSI_MSG_CNTL__MSI_MULTI_EN_MASK 0x70
#define MSI_MSG_CNTL__MSI_MULTI_EN__SHIFT 0x4
#define MSI_MSG_CNTL__MSI_64BIT_MASK 0x80
#define MSI_MSG_CNTL__MSI_64BIT__SHIFT 0x7
#define MSI_MSG_ADDR_LO__MSI_MSG_ADDR_LO_MASK 0xfffffffc
#define MSI_MSG_ADDR_LO__MSI_MSG_ADDR_LO__SHIFT 0x2
#define MSI_MSG_ADDR_HI__MSI_MSG_ADDR_HI_MASK 0xffffffff
#define MSI_MSG_ADDR_HI__MSI_MSG_ADDR_HI__SHIFT 0x0
#define MSI_MSG_DATA_64__MSI_DATA_64_MASK 0xffff
#define MSI_MSG_DATA_64__MSI_DATA_64__SHIFT 0x0
#define MSI_MSG_DATA__MSI_DATA_MASK 0xffff
#define MSI_MSG_DATA__MSI_DATA__SHIFT 0x0
#define PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST__CAP_ID_MASK 0xffff
#define PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST__CAP_ID__SHIFT 0x0
#define PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST__CAP_VER_MASK 0xf0000
#define PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST__CAP_VER__SHIFT 0x10
#define PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST__NEXT_PTR_MASK 0xfff00000
#define PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST__NEXT_PTR__SHIFT 0x14
#define PCIE_VENDOR_SPECIFIC_HDR__VSEC_ID_MASK 0xffff
#define PCIE_VENDOR_SPECIFIC_HDR__VSEC_ID__SHIFT 0x0
#define PCIE_VENDOR_SPECIFIC_HDR__VSEC_REV_MASK 0xf0000
#define PCIE_VENDOR_SPECIFIC_HDR__VSEC_REV__SHIFT 0x10
#define PCIE_VENDOR_SPECIFIC_HDR__VSEC_LENGTH_MASK 0xfff00000
#define PCIE_VENDOR_SPECIFIC_HDR__VSEC_LENGTH__SHIFT 0x14
#define PCIE_VENDOR_SPECIFIC1__SCRATCH_MASK 0xffffffff
#define PCIE_VENDOR_SPECIFIC1__SCRATCH__SHIFT 0x0
#define PCIE_VENDOR_SPECIFIC2__SCRATCH_MASK 0xffffffff
#define PCIE_VENDOR_SPECIFIC2__SCRATCH__SHIFT 0x0
#define PCIE_VC_ENH_CAP_LIST__CAP_ID_MASK 0xffff
#define PCIE_VC_ENH_CAP_LIST__CAP_ID__SHIFT 0x0
#define PCIE_VC_ENH_CAP_LIST__CAP_VER_MASK 0xf0000
#define PCIE_VC_ENH_CAP_LIST__CAP_VER__SHIFT 0x10
#define PCIE_VC_ENH_CAP_LIST__NEXT_PTR_MASK 0xfff00000
#define PCIE_VC_ENH_CAP_LIST__NEXT_PTR__SHIFT 0x14
#define PCIE_PORT_VC_CAP_REG1__EXT_VC_COUNT_MASK 0x7
#define PCIE_PORT_VC_CAP_REG1__EXT_VC_COUNT__SHIFT 0x0
#define PCIE_PORT_VC_CAP_REG1__LOW_PRIORITY_EXT_VC_COUNT_MASK 0x70
#define PCIE_PORT_VC_CAP_REG1__LOW_PRIORITY_EXT_VC_COUNT__SHIFT 0x4
#define PCIE_PORT_VC_CAP_REG1__REF_CLK_MASK 0x300
#define PCIE_PORT_VC_CAP_REG1__REF_CLK__SHIFT 0x8
#define PCIE_PORT_VC_CAP_REG1__PORT_ARB_TABLE_ENTRY_SIZE_MASK 0xc00
#define PCIE_PORT_VC_CAP_REG1__PORT_ARB_TABLE_ENTRY_SIZE__SHIFT 0xa
#define PCIE_PORT_VC_CAP_REG2__VC_ARB_CAP_MASK 0xff
#define PCIE_PORT_VC_CAP_REG2__VC_ARB_CAP__SHIFT 0x0
#define PCIE_PORT_VC_CAP_REG2__VC_ARB_TABLE_OFFSET_MASK 0xff000000
#define PCIE_PORT_VC_CAP_REG2__VC_ARB_TABLE_OFFSET__SHIFT 0x18
#define PCIE_PORT_VC_CNTL__LOAD_VC_ARB_TABLE_MASK 0x1
#define PCIE_PORT_VC_CNTL__LOAD_VC_ARB_TABLE__SHIFT 0x0
#define PCIE_PORT_VC_CNTL__VC_ARB_SELECT_MASK 0xe
#define PCIE_PORT_VC_CNTL__VC_ARB_SELECT__SHIFT 0x1
#define PCIE_PORT_VC_STATUS__VC_ARB_TABLE_STATUS_MASK 0x1
#define PCIE_PORT_VC_STATUS__VC_ARB_TABLE_STATUS__SHIFT 0x0
#define PCIE_VC0_RESOURCE_CAP__PORT_ARB_CAP_MASK 0xff
#define PCIE_VC0_RESOURCE_CAP__PORT_ARB_CAP__SHIFT 0x0
#define PCIE_VC0_RESOURCE_CAP__REJECT_SNOOP_TRANS_MASK 0x8000
#define PCIE_VC0_RESOURCE_CAP__REJECT_SNOOP_TRANS__SHIFT 0xf
#define PCIE_VC0_RESOURCE_CAP__MAX_TIME_SLOTS_MASK 0x3f0000
#define PCIE_VC0_RESOURCE_CAP__MAX_TIME_SLOTS__SHIFT 0x10
#define PCIE_VC0_RESOURCE_CAP__PORT_ARB_TABLE_OFFSET_MASK 0xff000000
#define PCIE_VC0_RESOURCE_CAP__PORT_ARB_TABLE_OFFSET__SHIFT 0x18
#define PCIE_VC0_RESOURCE_CNTL__TC_VC_MAP_TC0_MASK 0x1
#define PCIE_VC0_RESOURCE_CNTL__TC_VC_MAP_TC0__SHIFT 0x0
#define PCIE_VC0_RESOURCE_CNTL__TC_VC_MAP_TC1_7_MASK 0xfe
#define PCIE_VC0_RESOURCE_CNTL__TC_VC_MAP_TC1_7__SHIFT 0x1
#define PCIE_VC0_RESOURCE_CNTL__LOAD_PORT_ARB_TABLE_MASK 0x10000
#define PCIE_VC0_RESOURCE_CNTL__LOAD_PORT_ARB_TABLE__SHIFT 0x10
#define PCIE_VC0_RESOURCE_CNTL__PORT_ARB_SELECT_MASK 0xe0000
#define PCIE_VC0_RESOURCE_CNTL__PORT_ARB_SELECT__SHIFT 0x11
#define PCIE_VC0_RESOURCE_CNTL__VC_ID_MASK 0x7000000
#define PCIE_VC0_RESOURCE_CNTL__VC_ID__SHIFT 0x18
#define PCIE_VC0_RESOURCE_CNTL__VC_ENABLE_MASK 0x80000000
#define PCIE_VC0_RESOURCE_CNTL__VC_ENABLE__SHIFT 0x1f
#define PCIE_VC0_RESOURCE_STATUS__PORT_ARB_TABLE_STATUS_MASK 0x1
#define PCIE_VC0_RESOURCE_STATUS__PORT_ARB_TABLE_STATUS__SHIFT 0x0
#define PCIE_VC0_RESOURCE_STATUS__VC_NEGOTIATION_PENDING_MASK 0x2
#define PCIE_VC0_RESOURCE_STATUS__VC_NEGOTIATION_PENDING__SHIFT 0x1
#define PCIE_VC1_RESOURCE_CAP__PORT_ARB_CAP_MASK 0xff
#define PCIE_VC1_RESOURCE_CAP__PORT_ARB_CAP__SHIFT 0x0
#define PCIE_VC1_RESOURCE_CAP__REJECT_SNOOP_TRANS_MASK 0x8000
#define PCIE_VC1_RESOURCE_CAP__REJECT_SNOOP_TRANS__SHIFT 0xf
#define PCIE_VC1_RESOURCE_CAP__MAX_TIME_SLOTS_MASK 0x3f0000
#define PCIE_VC1_RESOURCE_CAP__MAX_TIME_SLOTS__SHIFT 0x10
#define PCIE_VC1_RESOURCE_CAP__PORT_ARB_TABLE_OFFSET_MASK 0xff000000
#define PCIE_VC1_RESOURCE_CAP__PORT_ARB_TABLE_OFFSET__SHIFT 0x18
#define PCIE_VC1_RESOURCE_CNTL__TC_VC_MAP_TC0_MASK 0x1
#define PCIE_VC1_RESOURCE_CNTL__TC_VC_MAP_TC0__SHIFT 0x0
#define PCIE_VC1_RESOURCE_CNTL__TC_VC_MAP_TC1_7_MASK 0xfe
#define PCIE_VC1_RESOURCE_CNTL__TC_VC_MAP_TC1_7__SHIFT 0x1
#define PCIE_VC1_RESOURCE_CNTL__LOAD_PORT_ARB_TABLE_MASK 0x10000
#define PCIE_VC1_RESOURCE_CNTL__LOAD_PORT_ARB_TABLE__SHIFT 0x10
#define PCIE_VC1_RESOURCE_CNTL__PORT_ARB_SELECT_MASK 0xe0000
#define PCIE_VC1_RESOURCE_CNTL__PORT_ARB_SELECT__SHIFT 0x11
#define PCIE_VC1_RESOURCE_CNTL__VC_ID_MASK 0x7000000
#define PCIE_VC1_RESOURCE_CNTL__VC_ID__SHIFT 0x18
#define PCIE_VC1_RESOURCE_CNTL__VC_ENABLE_MASK 0x80000000
#define PCIE_VC1_RESOURCE_CNTL__VC_ENABLE__SHIFT 0x1f
#define PCIE_VC1_RESOURCE_STATUS__PORT_ARB_TABLE_STATUS_MASK 0x1
#define PCIE_VC1_RESOURCE_STATUS__PORT_ARB_TABLE_STATUS__SHIFT 0x0
#define PCIE_VC1_RESOURCE_STATUS__VC_NEGOTIATION_PENDING_MASK 0x2
#define PCIE_VC1_RESOURCE_STATUS__VC_NEGOTIATION_PENDING__SHIFT 0x1
#define PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST__CAP_ID_MASK 0xffff
#define PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST__CAP_ID__SHIFT 0x0
#define PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST__CAP_VER_MASK 0xf0000
#define PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST__CAP_VER__SHIFT 0x10
#define PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST__NEXT_PTR_MASK 0xfff00000
#define PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST__NEXT_PTR__SHIFT 0x14
#define PCIE_DEV_SERIAL_NUM_DW1__SERIAL_NUMBER_LO_MASK 0xffffffff
#define PCIE_DEV_SERIAL_NUM_DW1__SERIAL_NUMBER_LO__SHIFT 0x0
#define PCIE_DEV_SERIAL_NUM_DW2__SERIAL_NUMBER_HI_MASK 0xffffffff
#define PCIE_DEV_SERIAL_NUM_DW2__SERIAL_NUMBER_HI__SHIFT 0x0
#define PCIE_ADV_ERR_RPT_ENH_CAP_LIST__CAP_ID_MASK 0xffff
#define PCIE_ADV_ERR_RPT_ENH_CAP_LIST__CAP_ID__SHIFT 0x0
#define PCIE_ADV_ERR_RPT_ENH_CAP_LIST__CAP_VER_MASK 0xf0000
#define PCIE_ADV_ERR_RPT_ENH_CAP_LIST__CAP_VER__SHIFT 0x10
#define PCIE_ADV_ERR_RPT_ENH_CAP_LIST__NEXT_PTR_MASK 0xfff00000
#define PCIE_ADV_ERR_RPT_ENH_CAP_LIST__NEXT_PTR__SHIFT 0x14
#define PCIE_UNCORR_ERR_STATUS__DLP_ERR_STATUS_MASK 0x10
#define PCIE_UNCORR_ERR_STATUS__DLP_ERR_STATUS__SHIFT 0x4
#define PCIE_UNCORR_ERR_STATUS__SURPDN_ERR_STATUS_MASK 0x20
#define PCIE_UNCORR_ERR_STATUS__SURPDN_ERR_STATUS__SHIFT 0x5
#define PCIE_UNCORR_ERR_STATUS__PSN_ERR_STATUS_MASK 0x1000
#define PCIE_UNCORR_ERR_STATUS__PSN_ERR_STATUS__SHIFT 0xc
#define PCIE_UNCORR_ERR_STATUS__FC_ERR_STATUS_MASK 0x2000
#define PCIE_UNCORR_ERR_STATUS__FC_ERR_STATUS__SHIFT 0xd
#define PCIE_UNCORR_ERR_STATUS__CPL_TIMEOUT_STATUS_MASK 0x4000
#define PCIE_UNCORR_ERR_STATUS__CPL_TIMEOUT_STATUS__SHIFT 0xe
#define PCIE_UNCORR_ERR_STATUS__CPL_ABORT_ERR_STATUS_MASK 0x8000
#define PCIE_UNCORR_ERR_STATUS__CPL_ABORT_ERR_STATUS__SHIFT 0xf
#define PCIE_UNCORR_ERR_STATUS__UNEXP_CPL_STATUS_MASK 0x10000
#define PCIE_UNCORR_ERR_STATUS__UNEXP_CPL_STATUS__SHIFT 0x10
#define PCIE_UNCORR_ERR_STATUS__RCV_OVFL_STATUS_MASK 0x20000
#define PCIE_UNCORR_ERR_STATUS__RCV_OVFL_STATUS__SHIFT 0x11
#define PCIE_UNCORR_ERR_STATUS__MAL_TLP_STATUS_MASK 0x40000
#define PCIE_UNCORR_ERR_STATUS__MAL_TLP_STATUS__SHIFT 0x12
#define PCIE_UNCORR_ERR_STATUS__ECRC_ERR_STATUS_MASK 0x80000
#define PCIE_UNCORR_ERR_STATUS__ECRC_ERR_STATUS__SHIFT 0x13
#define PCIE_UNCORR_ERR_STATUS__UNSUPP_REQ_ERR_STATUS_MASK 0x100000
#define PCIE_UNCORR_ERR_STATUS__UNSUPP_REQ_ERR_STATUS__SHIFT 0x14
#define PCIE_UNCORR_ERR_STATUS__ACS_VIOLATION_STATUS_MASK 0x200000
#define PCIE_UNCORR_ERR_STATUS__ACS_VIOLATION_STATUS__SHIFT 0x15
#define PCIE_UNCORR_ERR_STATUS__UNCORR_INT_ERR_STATUS_MASK 0x400000
#define PCIE_UNCORR_ERR_STATUS__UNCORR_INT_ERR_STATUS__SHIFT 0x16
#define PCIE_UNCORR_ERR_STATUS__MC_BLOCKED_TLP_STATUS_MASK 0x800000
#define PCIE_UNCORR_ERR_STATUS__MC_BLOCKED_TLP_STATUS__SHIFT 0x17
#define PCIE_UNCORR_ERR_STATUS__ATOMICOP_EGRESS_BLOCKED_STATUS_MASK 0x1000000
#define PCIE_UNCORR_ERR_STATUS__ATOMICOP_EGRESS_BLOCKED_STATUS__SHIFT 0x18
#define PCIE_UNCORR_ERR_STATUS__TLP_PREFIX_BLOCKED_ERR_STATUS_MASK 0x2000000
#define PCIE_UNCORR_ERR_STATUS__TLP_PREFIX_BLOCKED_ERR_STATUS__SHIFT 0x19
#define PCIE_UNCORR_ERR_MASK__DLP_ERR_MASK_MASK 0x10
#define PCIE_UNCORR_ERR_MASK__DLP_ERR_MASK__SHIFT 0x4
#define PCIE_UNCORR_ERR_MASK__SURPDN_ERR_MASK_MASK 0x20
#define PCIE_UNCORR_ERR_MASK__SURPDN_ERR_MASK__SHIFT 0x5
#define PCIE_UNCORR_ERR_MASK__PSN_ERR_MASK_MASK 0x1000
#define PCIE_UNCORR_ERR_MASK__PSN_ERR_MASK__SHIFT 0xc
#define PCIE_UNCORR_ERR_MASK__FC_ERR_MASK_MASK 0x2000
#define PCIE_UNCORR_ERR_MASK__FC_ERR_MASK__SHIFT 0xd
#define PCIE_UNCORR_ERR_MASK__CPL_TIMEOUT_MASK_MASK 0x4000
#define PCIE_UNCORR_ERR_MASK__CPL_TIMEOUT_MASK__SHIFT 0xe
#define PCIE_UNCORR_ERR_MASK__CPL_ABORT_ERR_MASK_MASK 0x8000
#define PCIE_UNCORR_ERR_MASK__CPL_ABORT_ERR_MASK__SHIFT 0xf
#define PCIE_UNCORR_ERR_MASK__UNEXP_CPL_MASK_MASK 0x10000
#define PCIE_UNCORR_ERR_MASK__UNEXP_CPL_MASK__SHIFT 0x10
#define PCIE_UNCORR_ERR_MASK__RCV_OVFL_MASK_MASK 0x20000
#define PCIE_UNCORR_ERR_MASK__RCV_OVFL_MASK__SHIFT 0x11
#define PCIE_UNCORR_ERR_MASK__MAL_TLP_MASK_MASK 0x40000
#define PCIE_UNCORR_ERR_MASK__MAL_TLP_MASK__SHIFT 0x12
#define PCIE_UNCORR_ERR_MASK__ECRC_ERR_MASK_MASK 0x80000
#define PCIE_UNCORR_ERR_MASK__ECRC_ERR_MASK__SHIFT 0x13
#define PCIE_UNCORR_ERR_MASK__UNSUPP_REQ_ERR_MASK_MASK 0x100000
#define PCIE_UNCORR_ERR_MASK__UNSUPP_REQ_ERR_MASK__SHIFT 0x14
#define PCIE_UNCORR_ERR_MASK__ACS_VIOLATION_MASK_MASK 0x200000
#define PCIE_UNCORR_ERR_MASK__ACS_VIOLATION_MASK__SHIFT 0x15
#define PCIE_UNCORR_ERR_MASK__UNCORR_INT_ERR_MASK_MASK 0x400000
#define PCIE_UNCORR_ERR_MASK__UNCORR_INT_ERR_MASK__SHIFT 0x16
#define PCIE_UNCORR_ERR_MASK__MC_BLOCKED_TLP_MASK_MASK 0x800000
#define PCIE_UNCORR_ERR_MASK__MC_BLOCKED_TLP_MASK__SHIFT 0x17
#define PCIE_UNCORR_ERR_MASK__ATOMICOP_EGRESS_BLOCKED_MASK_MASK 0x1000000
#define PCIE_UNCORR_ERR_MASK__ATOMICOP_EGRESS_BLOCKED_MASK__SHIFT 0x18
#define PCIE_UNCORR_ERR_MASK__TLP_PREFIX_BLOCKED_ERR_MASK_MASK 0x2000000
#define PCIE_UNCORR_ERR_MASK__TLP_PREFIX_BLOCKED_ERR_MASK__SHIFT 0x19
#define PCIE_UNCORR_ERR_SEVERITY__DLP_ERR_SEVERITY_MASK 0x10
#define PCIE_UNCORR_ERR_SEVERITY__DLP_ERR_SEVERITY__SHIFT 0x4
#define PCIE_UNCORR_ERR_SEVERITY__SURPDN_ERR_SEVERITY_MASK 0x20
#define PCIE_UNCORR_ERR_SEVERITY__SURPDN_ERR_SEVERITY__SHIFT 0x5
#define PCIE_UNCORR_ERR_SEVERITY__PSN_ERR_SEVERITY_MASK 0x1000
#define PCIE_UNCORR_ERR_SEVERITY__PSN_ERR_SEVERITY__SHIFT 0xc
#define PCIE_UNCORR_ERR_SEVERITY__FC_ERR_SEVERITY_MASK 0x2000
#define PCIE_UNCORR_ERR_SEVERITY__FC_ERR_SEVERITY__SHIFT 0xd
#define PCIE_UNCORR_ERR_SEVERITY__CPL_TIMEOUT_SEVERITY_MASK 0x4000
#define PCIE_UNCORR_ERR_SEVERITY__CPL_TIMEOUT_SEVERITY__SHIFT 0xe
#define PCIE_UNCORR_ERR_SEVERITY__CPL_ABORT_ERR_SEVERITY_MASK 0x8000
#define PCIE_UNCORR_ERR_SEVERITY__CPL_ABORT_ERR_SEVERITY__SHIFT 0xf
#define PCIE_UNCORR_ERR_SEVERITY__UNEXP_CPL_SEVERITY_MASK 0x10000
#define PCIE_UNCORR_ERR_SEVERITY__UNEXP_CPL_SEVERITY__SHIFT 0x10
#define PCIE_UNCORR_ERR_SEVERITY__RCV_OVFL_SEVERITY_MASK 0x20000
#define PCIE_UNCORR_ERR_SEVERITY__RCV_OVFL_SEVERITY__SHIFT 0x11
#define PCIE_UNCORR_ERR_SEVERITY__MAL_TLP_SEVERITY_MASK 0x40000
#define PCIE_UNCORR_ERR_SEVERITY__MAL_TLP_SEVERITY__SHIFT 0x12
#define PCIE_UNCORR_ERR_SEVERITY__ECRC_ERR_SEVERITY_MASK 0x80000
#define PCIE_UNCORR_ERR_SEVERITY__ECRC_ERR_SEVERITY__SHIFT 0x13
#define PCIE_UNCORR_ERR_SEVERITY__UNSUPP_REQ_ERR_SEVERITY_MASK 0x100000
#define PCIE_UNCORR_ERR_SEVERITY__UNSUPP_REQ_ERR_SEVERITY__SHIFT 0x14
#define PCIE_UNCORR_ERR_SEVERITY__ACS_VIOLATION_SEVERITY_MASK 0x200000
#define PCIE_UNCORR_ERR_SEVERITY__ACS_VIOLATION_SEVERITY__SHIFT 0x15
#define PCIE_UNCORR_ERR_SEVERITY__UNCORR_INT_ERR_SEVERITY_MASK 0x400000
#define PCIE_UNCORR_ERR_SEVERITY__UNCORR_INT_ERR_SEVERITY__SHIFT 0x16
#define PCIE_UNCORR_ERR_SEVERITY__MC_BLOCKED_TLP_SEVERITY_MASK 0x800000
#define PCIE_UNCORR_ERR_SEVERITY__MC_BLOCKED_TLP_SEVERITY__SHIFT 0x17
#define PCIE_UNCORR_ERR_SEVERITY__ATOMICOP_EGRESS_BLOCKED_SEVERITY_MASK 0x1000000
#define PCIE_UNCORR_ERR_SEVERITY__ATOMICOP_EGRESS_BLOCKED_SEVERITY__SHIFT 0x18
#define PCIE_UNCORR_ERR_SEVERITY__TLP_PREFIX_BLOCKED_ERR_SEVERITY_MASK 0x2000000
#define PCIE_UNCORR_ERR_SEVERITY__TLP_PREFIX_BLOCKED_ERR_SEVERITY__SHIFT 0x19
#define PCIE_CORR_ERR_STATUS__RCV_ERR_STATUS_MASK 0x1
#define PCIE_CORR_ERR_STATUS__RCV_ERR_STATUS__SHIFT 0x0
#define PCIE_CORR_ERR_STATUS__BAD_TLP_STATUS_MASK 0x40
#define PCIE_CORR_ERR_STATUS__BAD_TLP_STATUS__SHIFT 0x6
#define PCIE_CORR_ERR_STATUS__BAD_DLLP_STATUS_MASK 0x80
#define PCIE_CORR_ERR_STATUS__BAD_DLLP_STATUS__SHIFT 0x7
#define PCIE_CORR_ERR_STATUS__REPLAY_NUM_ROLLOVER_STATUS_MASK 0x100
#define PCIE_CORR_ERR_STATUS__REPLAY_NUM_ROLLOVER_STATUS__SHIFT 0x8
#define PCIE_CORR_ERR_STATUS__REPLAY_TIMER_TIMEOUT_STATUS_MASK 0x1000
#define PCIE_CORR_ERR_STATUS__REPLAY_TIMER_TIMEOUT_STATUS__SHIFT 0xc
#define PCIE_CORR_ERR_STATUS__ADVISORY_NONFATAL_ERR_STATUS_MASK 0x2000
#define PCIE_CORR_ERR_STATUS__ADVISORY_NONFATAL_ERR_STATUS__SHIFT 0xd
#define PCIE_CORR_ERR_STATUS__CORR_INT_ERR_STATUS_MASK 0x4000
#define PCIE_CORR_ERR_STATUS__CORR_INT_ERR_STATUS__SHIFT 0xe
#define PCIE_CORR_ERR_STATUS__HDR_LOG_OVFL_STATUS_MASK 0x8000
#define PCIE_CORR_ERR_STATUS__HDR_LOG_OVFL_STATUS__SHIFT 0xf
#define PCIE_CORR_ERR_MASK__RCV_ERR_MASK_MASK 0x1
#define PCIE_CORR_ERR_MASK__RCV_ERR_MASK__SHIFT 0x0
#define PCIE_CORR_ERR_MASK__BAD_TLP_MASK_MASK 0x40
#define PCIE_CORR_ERR_MASK__BAD_TLP_MASK__SHIFT 0x6
#define PCIE_CORR_ERR_MASK__BAD_DLLP_MASK_MASK 0x80
#define PCIE_CORR_ERR_MASK__BAD_DLLP_MASK__SHIFT 0x7
#define PCIE_CORR_ERR_MASK__REPLAY_NUM_ROLLOVER_MASK_MASK 0x100
#define PCIE_CORR_ERR_MASK__REPLAY_NUM_ROLLOVER_MASK__SHIFT 0x8
#define PCIE_CORR_ERR_MASK__REPLAY_TIMER_TIMEOUT_MASK_MASK 0x1000
#define PCIE_CORR_ERR_MASK__REPLAY_TIMER_TIMEOUT_MASK__SHIFT 0xc
#define PCIE_CORR_ERR_MASK__ADVISORY_NONFATAL_ERR_MASK_MASK 0x2000
#define PCIE_CORR_ERR_MASK__ADVISORY_NONFATAL_ERR_MASK__SHIFT 0xd
#define PCIE_CORR_ERR_MASK__CORR_INT_ERR_MASK_MASK 0x4000
#define PCIE_CORR_ERR_MASK__CORR_INT_ERR_MASK__SHIFT 0xe
#define PCIE_CORR_ERR_MASK__HDR_LOG_OVFL_MASK_MASK 0x8000
#define PCIE_CORR_ERR_MASK__HDR_LOG_OVFL_MASK__SHIFT 0xf
#define PCIE_ADV_ERR_CAP_CNTL__FIRST_ERR_PTR_MASK 0x1f
#define PCIE_ADV_ERR_CAP_CNTL__FIRST_ERR_PTR__SHIFT 0x0
#define PCIE_ADV_ERR_CAP_CNTL__ECRC_GEN_CAP_MASK 0x20
#define PCIE_ADV_ERR_CAP_CNTL__ECRC_GEN_CAP__SHIFT 0x5
#define PCIE_ADV_ERR_CAP_CNTL__ECRC_GEN_EN_MASK 0x40
#define PCIE_ADV_ERR_CAP_CNTL__ECRC_GEN_EN__SHIFT 0x6
#define PCIE_ADV_ERR_CAP_CNTL__ECRC_CHECK_CAP_MASK 0x80
#define PCIE_ADV_ERR_CAP_CNTL__ECRC_CHECK_CAP__SHIFT 0x7
#define PCIE_ADV_ERR_CAP_CNTL__ECRC_CHECK_EN_MASK 0x100
#define PCIE_ADV_ERR_CAP_CNTL__ECRC_CHECK_EN__SHIFT 0x8
#define PCIE_ADV_ERR_CAP_CNTL__MULTI_HDR_RECD_CAP_MASK 0x200
#define PCIE_ADV_ERR_CAP_CNTL__MULTI_HDR_RECD_CAP__SHIFT 0x9
#define PCIE_ADV_ERR_CAP_CNTL__MULTI_HDR_RECD_EN_MASK 0x400
#define PCIE_ADV_ERR_CAP_CNTL__MULTI_HDR_RECD_EN__SHIFT 0xa
#define PCIE_ADV_ERR_CAP_CNTL__TLP_PREFIX_LOG_PRESENT_MASK 0x800
#define PCIE_ADV_ERR_CAP_CNTL__TLP_PREFIX_LOG_PRESENT__SHIFT 0xb
#define PCIE_HDR_LOG0__TLP_HDR_MASK 0xffffffff
#define PCIE_HDR_LOG0__TLP_HDR__SHIFT 0x0
#define PCIE_HDR_LOG1__TLP_HDR_MASK 0xffffffff
#define PCIE_HDR_LOG1__TLP_HDR__SHIFT 0x0
#define PCIE_HDR_LOG2__TLP_HDR_MASK 0xffffffff
#define PCIE_HDR_LOG2__TLP_HDR__SHIFT 0x0
#define PCIE_HDR_LOG3__TLP_HDR_MASK 0xffffffff
#define PCIE_HDR_LOG3__TLP_HDR__SHIFT 0x0
#define PCIE_TLP_PREFIX_LOG0__TLP_PREFIX_MASK 0xffffffff
#define PCIE_TLP_PREFIX_LOG0__TLP_PREFIX__SHIFT 0x0
#define PCIE_TLP_PREFIX_LOG1__TLP_PREFIX_MASK 0xffffffff
#define PCIE_TLP_PREFIX_LOG1__TLP_PREFIX__SHIFT 0x0
#define PCIE_TLP_PREFIX_LOG2__TLP_PREFIX_MASK 0xffffffff
#define PCIE_TLP_PREFIX_LOG2__TLP_PREFIX__SHIFT 0x0
#define PCIE_TLP_PREFIX_LOG3__TLP_PREFIX_MASK 0xffffffff
#define PCIE_TLP_PREFIX_LOG3__TLP_PREFIX__SHIFT 0x0
#define PCIE_BAR_ENH_CAP_LIST__CAP_ID_MASK 0xffff
#define PCIE_BAR_ENH_CAP_LIST__CAP_ID__SHIFT 0x0
#define PCIE_BAR_ENH_CAP_LIST__CAP_VER_MASK 0xf0000
#define PCIE_BAR_ENH_CAP_LIST__CAP_VER__SHIFT 0x10
#define PCIE_BAR_ENH_CAP_LIST__NEXT_PTR_MASK 0xfff00000
#define PCIE_BAR_ENH_CAP_LIST__NEXT_PTR__SHIFT 0x14
#define PCIE_BAR1_CAP__BAR_SIZE_SUPPORTED_MASK 0xfffff0
#define PCIE_BAR1_CAP__BAR_SIZE_SUPPORTED__SHIFT 0x4
#define PCIE_BAR1_CNTL__BAR_INDEX_MASK 0x7
#define PCIE_BAR1_CNTL__BAR_INDEX__SHIFT 0x0
#define PCIE_BAR1_CNTL__BAR_TOTAL_NUM_MASK 0xe0
#define PCIE_BAR1_CNTL__BAR_TOTAL_NUM__SHIFT 0x5
#define PCIE_BAR1_CNTL__BAR_SIZE_MASK 0x1f00
#define PCIE_BAR1_CNTL__BAR_SIZE__SHIFT 0x8
#define PCIE_BAR2_CAP__BAR_SIZE_SUPPORTED_MASK 0xfffff0
#define PCIE_BAR2_CAP__BAR_SIZE_SUPPORTED__SHIFT 0x4
#define PCIE_BAR2_CNTL__BAR_INDEX_MASK 0x7
#define PCIE_BAR2_CNTL__BAR_INDEX__SHIFT 0x0
#define PCIE_BAR2_CNTL__BAR_TOTAL_NUM_MASK 0xe0
#define PCIE_BAR2_CNTL__BAR_TOTAL_NUM__SHIFT 0x5
#define PCIE_BAR2_CNTL__BAR_SIZE_MASK 0x1f00
#define PCIE_BAR2_CNTL__BAR_SIZE__SHIFT 0x8
#define PCIE_BAR3_CAP__BAR_SIZE_SUPPORTED_MASK 0xfffff0
#define PCIE_BAR3_CAP__BAR_SIZE_SUPPORTED__SHIFT 0x4
#define PCIE_BAR3_CNTL__BAR_INDEX_MASK 0x7
#define PCIE_BAR3_CNTL__BAR_INDEX__SHIFT 0x0
#define PCIE_BAR3_CNTL__BAR_TOTAL_NUM_MASK 0xe0
#define PCIE_BAR3_CNTL__BAR_TOTAL_NUM__SHIFT 0x5
#define PCIE_BAR3_CNTL__BAR_SIZE_MASK 0x1f00
#define PCIE_BAR3_CNTL__BAR_SIZE__SHIFT 0x8
#define PCIE_BAR4_CAP__BAR_SIZE_SUPPORTED_MASK 0xfffff0
#define PCIE_BAR4_CAP__BAR_SIZE_SUPPORTED__SHIFT 0x4
#define PCIE_BAR4_CNTL__BAR_INDEX_MASK 0x7
#define PCIE_BAR4_CNTL__BAR_INDEX__SHIFT 0x0
#define PCIE_BAR4_CNTL__BAR_TOTAL_NUM_MASK 0xe0
#define PCIE_BAR4_CNTL__BAR_TOTAL_NUM__SHIFT 0x5
#define PCIE_BAR4_CNTL__BAR_SIZE_MASK 0x1f00
#define PCIE_BAR4_CNTL__BAR_SIZE__SHIFT 0x8
#define PCIE_BAR5_CAP__BAR_SIZE_SUPPORTED_MASK 0xfffff0
#define PCIE_BAR5_CAP__BAR_SIZE_SUPPORTED__SHIFT 0x4
#define PCIE_BAR5_CNTL__BAR_INDEX_MASK 0x7
#define PCIE_BAR5_CNTL__BAR_INDEX__SHIFT 0x0
#define PCIE_BAR5_CNTL__BAR_TOTAL_NUM_MASK 0xe0
#define PCIE_BAR5_CNTL__BAR_TOTAL_NUM__SHIFT 0x5
#define PCIE_BAR5_CNTL__BAR_SIZE_MASK 0x1f00
#define PCIE_BAR5_CNTL__BAR_SIZE__SHIFT 0x8
#define PCIE_BAR6_CAP__BAR_SIZE_SUPPORTED_MASK 0xfffff0
#define PCIE_BAR6_CAP__BAR_SIZE_SUPPORTED__SHIFT 0x4
#define PCIE_BAR6_CNTL__BAR_INDEX_MASK 0x7
#define PCIE_BAR6_CNTL__BAR_INDEX__SHIFT 0x0
#define PCIE_BAR6_CNTL__BAR_TOTAL_NUM_MASK 0xe0
#define PCIE_BAR6_CNTL__BAR_TOTAL_NUM__SHIFT 0x5
#define PCIE_BAR6_CNTL__BAR_SIZE_MASK 0x1f00
#define PCIE_BAR6_CNTL__BAR_SIZE__SHIFT 0x8
#define PCIE_PWR_BUDGET_ENH_CAP_LIST__CAP_ID_MASK 0xffff
#define PCIE_PWR_BUDGET_ENH_CAP_LIST__CAP_ID__SHIFT 0x0
#define PCIE_PWR_BUDGET_ENH_CAP_LIST__CAP_VER_MASK 0xf0000
#define PCIE_PWR_BUDGET_ENH_CAP_LIST__CAP_VER__SHIFT 0x10
#define PCIE_PWR_BUDGET_ENH_CAP_LIST__NEXT_PTR_MASK 0xfff00000
#define PCIE_PWR_BUDGET_ENH_CAP_LIST__NEXT_PTR__SHIFT 0x14
#define PCIE_PWR_BUDGET_DATA_SELECT__DATA_SELECT_MASK 0xff
#define PCIE_PWR_BUDGET_DATA_SELECT__DATA_SELECT__SHIFT 0x0
#define PCIE_PWR_BUDGET_DATA__BASE_POWER_MASK 0xff
#define PCIE_PWR_BUDGET_DATA__BASE_POWER__SHIFT 0x0
#define PCIE_PWR_BUDGET_DATA__DATA_SCALE_MASK 0x300
#define PCIE_PWR_BUDGET_DATA__DATA_SCALE__SHIFT 0x8
#define PCIE_PWR_BUDGET_DATA__PM_SUB_STATE_MASK 0x1c00
#define PCIE_PWR_BUDGET_DATA__PM_SUB_STATE__SHIFT 0xa
#define PCIE_PWR_BUDGET_DATA__PM_STATE_MASK 0x6000
#define PCIE_PWR_BUDGET_DATA__PM_STATE__SHIFT 0xd
#define PCIE_PWR_BUDGET_DATA__TYPE_MASK 0x38000
#define PCIE_PWR_BUDGET_DATA__TYPE__SHIFT 0xf
#define PCIE_PWR_BUDGET_DATA__POWER_RAIL_MASK 0x1c0000
#define PCIE_PWR_BUDGET_DATA__POWER_RAIL__SHIFT 0x12
#define PCIE_PWR_BUDGET_CAP__SYSTEM_ALLOCATED_MASK 0x1
#define PCIE_PWR_BUDGET_CAP__SYSTEM_ALLOCATED__SHIFT 0x0
#define PCIE_DPA_ENH_CAP_LIST__CAP_ID_MASK 0xffff
#define PCIE_DPA_ENH_CAP_LIST__CAP_ID__SHIFT 0x0
#define PCIE_DPA_ENH_CAP_LIST__CAP_VER_MASK 0xf0000
#define PCIE_DPA_ENH_CAP_LIST__CAP_VER__SHIFT 0x10
#define PCIE_DPA_ENH_CAP_LIST__NEXT_PTR_MASK 0xfff00000
#define PCIE_DPA_ENH_CAP_LIST__NEXT_PTR__SHIFT 0x14
#define PCIE_DPA_CAP__SUBSTATE_MAX_MASK 0x1f
#define PCIE_DPA_CAP__SUBSTATE_MAX__SHIFT 0x0
#define PCIE_DPA_CAP__TRANS_LAT_UNIT_MASK 0x300
#define PCIE_DPA_CAP__TRANS_LAT_UNIT__SHIFT 0x8
#define PCIE_DPA_CAP__PWR_ALLOC_SCALE_MASK 0x3000
#define PCIE_DPA_CAP__PWR_ALLOC_SCALE__SHIFT 0xc
#define PCIE_DPA_CAP__TRANS_LAT_VAL_0_MASK 0xff0000
#define PCIE_DPA_CAP__TRANS_LAT_VAL_0__SHIFT 0x10
#define PCIE_DPA_CAP__TRANS_LAT_VAL_1_MASK 0xff000000
#define PCIE_DPA_CAP__TRANS_LAT_VAL_1__SHIFT 0x18
#define PCIE_DPA_LATENCY_INDICATOR__TRANS_LAT_INDICATOR_BITS_MASK 0xff
#define PCIE_DPA_LATENCY_INDICATOR__TRANS_LAT_INDICATOR_BITS__SHIFT 0x0
#define PCIE_DPA_STATUS__SUBSTATE_STATUS_MASK 0x1f
#define PCIE_DPA_STATUS__SUBSTATE_STATUS__SHIFT 0x0
#define PCIE_DPA_STATUS__SUBSTATE_CNTL_ENABLED_MASK 0x100
#define PCIE_DPA_STATUS__SUBSTATE_CNTL_ENABLED__SHIFT 0x8
#define PCIE_DPA_CNTL__SUBSTATE_CNTL_MASK 0x1f
#define PCIE_DPA_CNTL__SUBSTATE_CNTL__SHIFT 0x0
#define PCIE_DPA_SUBSTATE_PWR_ALLOC_0__SUBSTATE_PWR_ALLOC_MASK 0xff
#define PCIE_DPA_SUBSTATE_PWR_ALLOC_0__SUBSTATE_PWR_ALLOC__SHIFT 0x0
#define PCIE_DPA_SUBSTATE_PWR_ALLOC_1__SUBSTATE_PWR_ALLOC_MASK 0xff
#define PCIE_DPA_SUBSTATE_PWR_ALLOC_1__SUBSTATE_PWR_ALLOC__SHIFT 0x0
#define PCIE_DPA_SUBSTATE_PWR_ALLOC_2__SUBSTATE_PWR_ALLOC_MASK 0xff
#define PCIE_DPA_SUBSTATE_PWR_ALLOC_2__SUBSTATE_PWR_ALLOC__SHIFT 0x0
#define PCIE_DPA_SUBSTATE_PWR_ALLOC_3__SUBSTATE_PWR_ALLOC_MASK 0xff
#define PCIE_DPA_SUBSTATE_PWR_ALLOC_3__SUBSTATE_PWR_ALLOC__SHIFT 0x0
#define PCIE_DPA_SUBSTATE_PWR_ALLOC_4__SUBSTATE_PWR_ALLOC_MASK 0xff
#define PCIE_DPA_SUBSTATE_PWR_ALLOC_4__SUBSTATE_PWR_ALLOC__SHIFT 0x0
#define PCIE_DPA_SUBSTATE_PWR_ALLOC_5__SUBSTATE_PWR_ALLOC_MASK 0xff
#define PCIE_DPA_SUBSTATE_PWR_ALLOC_5__SUBSTATE_PWR_ALLOC__SHIFT 0x0
#define PCIE_DPA_SUBSTATE_PWR_ALLOC_6__SUBSTATE_PWR_ALLOC_MASK 0xff
#define PCIE_DPA_SUBSTATE_PWR_ALLOC_6__SUBSTATE_PWR_ALLOC__SHIFT 0x0
#define PCIE_DPA_SUBSTATE_PWR_ALLOC_7__SUBSTATE_PWR_ALLOC_MASK 0xff
#define PCIE_DPA_SUBSTATE_PWR_ALLOC_7__SUBSTATE_PWR_ALLOC__SHIFT 0x0
#define PCIE_SECONDARY_ENH_CAP_LIST__CAP_ID_MASK 0xffff
#define PCIE_SECONDARY_ENH_CAP_LIST__CAP_ID__SHIFT 0x0
#define PCIE_SECONDARY_ENH_CAP_LIST__CAP_VER_MASK 0xf0000
#define PCIE_SECONDARY_ENH_CAP_LIST__CAP_VER__SHIFT 0x10
#define PCIE_SECONDARY_ENH_CAP_LIST__NEXT_PTR_MASK 0xfff00000
#define PCIE_SECONDARY_ENH_CAP_LIST__NEXT_PTR__SHIFT 0x14
#define PCIE_LINK_CNTL3__PERFORM_EQUALIZATION_MASK 0x1
#define PCIE_LINK_CNTL3__PERFORM_EQUALIZATION__SHIFT 0x0
#define PCIE_LINK_CNTL3__LINK_EQUALIZATION_REQ_INT_EN_MASK 0x2
#define PCIE_LINK_CNTL3__LINK_EQUALIZATION_REQ_INT_EN__SHIFT 0x1
#define PCIE_LINK_CNTL3__RESERVED_MASK 0xfffffffc
#define PCIE_LINK_CNTL3__RESERVED__SHIFT 0x2
#define PCIE_LANE_ERROR_STATUS__LANE_ERROR_STATUS_BITS_MASK 0xffff
#define PCIE_LANE_ERROR_STATUS__LANE_ERROR_STATUS_BITS__SHIFT 0x0
#define PCIE_LANE_ERROR_STATUS__RESERVED_MASK 0xffff0000
#define PCIE_LANE_ERROR_STATUS__RESERVED__SHIFT 0x10
#define PCIE_LANE_0_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET_MASK 0xf
#define PCIE_LANE_0_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET__SHIFT 0x0
#define PCIE_LANE_0_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK 0x70
#define PCIE_LANE_0_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT__SHIFT 0x4
#define PCIE_LANE_0_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET_MASK 0xf00
#define PCIE_LANE_0_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET__SHIFT 0x8
#define PCIE_LANE_0_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT_MASK 0x7000
#define PCIE_LANE_0_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT__SHIFT 0xc
#define PCIE_LANE_0_EQUALIZATION_CNTL__RESERVED_MASK 0x8000
#define PCIE_LANE_0_EQUALIZATION_CNTL__RESERVED__SHIFT 0xf
#define PCIE_LANE_1_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET_MASK 0xf
#define PCIE_LANE_1_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET__SHIFT 0x0
#define PCIE_LANE_1_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK 0x70
#define PCIE_LANE_1_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT__SHIFT 0x4
#define PCIE_LANE_1_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET_MASK 0xf00
#define PCIE_LANE_1_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET__SHIFT 0x8
#define PCIE_LANE_1_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT_MASK 0x7000
#define PCIE_LANE_1_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT__SHIFT 0xc
#define PCIE_LANE_1_EQUALIZATION_CNTL__RESERVED_MASK 0x8000
#define PCIE_LANE_1_EQUALIZATION_CNTL__RESERVED__SHIFT 0xf
#define PCIE_LANE_2_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET_MASK 0xf
#define PCIE_LANE_2_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET__SHIFT 0x0
#define PCIE_LANE_2_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK 0x70
#define PCIE_LANE_2_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT__SHIFT 0x4
#define PCIE_LANE_2_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET_MASK 0xf00
#define PCIE_LANE_2_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET__SHIFT 0x8
#define PCIE_LANE_2_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT_MASK 0x7000
#define PCIE_LANE_2_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT__SHIFT 0xc
#define PCIE_LANE_2_EQUALIZATION_CNTL__RESERVED_MASK 0x8000
#define PCIE_LANE_2_EQUALIZATION_CNTL__RESERVED__SHIFT 0xf
#define PCIE_LANE_3_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET_MASK 0xf
#define PCIE_LANE_3_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET__SHIFT 0x0
#define PCIE_LANE_3_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK 0x70
#define PCIE_LANE_3_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT__SHIFT 0x4
#define PCIE_LANE_3_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET_MASK 0xf00
#define PCIE_LANE_3_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET__SHIFT 0x8
#define PCIE_LANE_3_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT_MASK 0x7000
#define PCIE_LANE_3_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT__SHIFT 0xc
#define PCIE_LANE_3_EQUALIZATION_CNTL__RESERVED_MASK 0x8000
#define PCIE_LANE_3_EQUALIZATION_CNTL__RESERVED__SHIFT 0xf
#define PCIE_LANE_4_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET_MASK 0xf
#define PCIE_LANE_4_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET__SHIFT 0x0
#define PCIE_LANE_4_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK 0x70
#define PCIE_LANE_4_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT__SHIFT 0x4
#define PCIE_LANE_4_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET_MASK 0xf00
#define PCIE_LANE_4_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET__SHIFT 0x8
#define PCIE_LANE_4_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT_MASK 0x7000
#define PCIE_LANE_4_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT__SHIFT 0xc
#define PCIE_LANE_4_EQUALIZATION_CNTL__RESERVED_MASK 0x8000
#define PCIE_LANE_4_EQUALIZATION_CNTL__RESERVED__SHIFT 0xf
#define PCIE_LANE_5_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET_MASK 0xf
#define PCIE_LANE_5_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET__SHIFT 0x0
#define PCIE_LANE_5_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK 0x70
#define PCIE_LANE_5_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT__SHIFT 0x4
#define PCIE_LANE_5_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET_MASK 0xf00
#define PCIE_LANE_5_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET__SHIFT 0x8
#define PCIE_LANE_5_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT_MASK 0x7000
#define PCIE_LANE_5_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT__SHIFT 0xc
#define PCIE_LANE_5_EQUALIZATION_CNTL__RESERVED_MASK 0x8000
#define PCIE_LANE_5_EQUALIZATION_CNTL__RESERVED__SHIFT 0xf
#define PCIE_LANE_6_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET_MASK 0xf
#define PCIE_LANE_6_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET__SHIFT 0x0
#define PCIE_LANE_6_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK 0x70
#define PCIE_LANE_6_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT__SHIFT 0x4
#define PCIE_LANE_6_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET_MASK 0xf00
#define PCIE_LANE_6_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET__SHIFT 0x8
#define PCIE_LANE_6_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT_MASK 0x7000
#define PCIE_LANE_6_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT__SHIFT 0xc
#define PCIE_LANE_6_EQUALIZATION_CNTL__RESERVED_MASK 0x8000
#define PCIE_LANE_6_EQUALIZATION_CNTL__RESERVED__SHIFT 0xf
#define PCIE_LANE_7_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET_MASK 0xf
#define PCIE_LANE_7_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET__SHIFT 0x0
#define PCIE_LANE_7_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK 0x70
#define PCIE_LANE_7_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT__SHIFT 0x4
#define PCIE_LANE_7_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET_MASK 0xf00
#define PCIE_LANE_7_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET__SHIFT 0x8
#define PCIE_LANE_7_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT_MASK 0x7000
#define PCIE_LANE_7_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT__SHIFT 0xc
#define PCIE_LANE_7_EQUALIZATION_CNTL__RESERVED_MASK 0x8000
#define PCIE_LANE_7_EQUALIZATION_CNTL__RESERVED__SHIFT 0xf
#define PCIE_LANE_8_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET_MASK 0xf
#define PCIE_LANE_8_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET__SHIFT 0x0
#define PCIE_LANE_8_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK 0x70
#define PCIE_LANE_8_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT__SHIFT 0x4
#define PCIE_LANE_8_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET_MASK 0xf00
#define PCIE_LANE_8_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET__SHIFT 0x8
#define PCIE_LANE_8_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT_MASK 0x7000
#define PCIE_LANE_8_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT__SHIFT 0xc
#define PCIE_LANE_8_EQUALIZATION_CNTL__RESERVED_MASK 0x8000
#define PCIE_LANE_8_EQUALIZATION_CNTL__RESERVED__SHIFT 0xf
#define PCIE_LANE_9_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET_MASK 0xf
#define PCIE_LANE_9_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET__SHIFT 0x0
#define PCIE_LANE_9_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK 0x70
#define PCIE_LANE_9_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT__SHIFT 0x4
#define PCIE_LANE_9_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET_MASK 0xf00
#define PCIE_LANE_9_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET__SHIFT 0x8
#define PCIE_LANE_9_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT_MASK 0x7000
#define PCIE_LANE_9_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT__SHIFT 0xc
#define PCIE_LANE_9_EQUALIZATION_CNTL__RESERVED_MASK 0x8000
#define PCIE_LANE_9_EQUALIZATION_CNTL__RESERVED__SHIFT 0xf
#define PCIE_LANE_10_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET_MASK 0xf
#define PCIE_LANE_10_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET__SHIFT 0x0
#define PCIE_LANE_10_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK 0x70
#define PCIE_LANE_10_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT__SHIFT 0x4
#define PCIE_LANE_10_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET_MASK 0xf00
#define PCIE_LANE_10_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET__SHIFT 0x8
#define PCIE_LANE_10_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT_MASK 0x7000
#define PCIE_LANE_10_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT__SHIFT 0xc
#define PCIE_LANE_10_EQUALIZATION_CNTL__RESERVED_MASK 0x8000
#define PCIE_LANE_10_EQUALIZATION_CNTL__RESERVED__SHIFT 0xf
#define PCIE_LANE_11_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET_MASK 0xf
#define PCIE_LANE_11_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET__SHIFT 0x0
#define PCIE_LANE_11_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK 0x70
#define PCIE_LANE_11_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT__SHIFT 0x4
#define PCIE_LANE_11_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET_MASK 0xf00
#define PCIE_LANE_11_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET__SHIFT 0x8
#define PCIE_LANE_11_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT_MASK 0x7000
#define PCIE_LANE_11_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT__SHIFT 0xc
#define PCIE_LANE_11_EQUALIZATION_CNTL__RESERVED_MASK 0x8000
#define PCIE_LANE_11_EQUALIZATION_CNTL__RESERVED__SHIFT 0xf
#define PCIE_LANE_12_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET_MASK 0xf
#define PCIE_LANE_12_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET__SHIFT 0x0
#define PCIE_LANE_12_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK 0x70
#define PCIE_LANE_12_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT__SHIFT 0x4
#define PCIE_LANE_12_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET_MASK 0xf00
#define PCIE_LANE_12_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET__SHIFT 0x8
#define PCIE_LANE_12_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT_MASK 0x7000
#define PCIE_LANE_12_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT__SHIFT 0xc
#define PCIE_LANE_12_EQUALIZATION_CNTL__RESERVED_MASK 0x8000
#define PCIE_LANE_12_EQUALIZATION_CNTL__RESERVED__SHIFT 0xf
#define PCIE_LANE_13_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET_MASK 0xf
#define PCIE_LANE_13_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET__SHIFT 0x0
#define PCIE_LANE_13_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK 0x70
#define PCIE_LANE_13_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT__SHIFT 0x4
#define PCIE_LANE_13_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET_MASK 0xf00
#define PCIE_LANE_13_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET__SHIFT 0x8
#define PCIE_LANE_13_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT_MASK 0x7000
#define PCIE_LANE_13_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT__SHIFT 0xc
#define PCIE_LANE_13_EQUALIZATION_CNTL__RESERVED_MASK 0x8000
#define PCIE_LANE_13_EQUALIZATION_CNTL__RESERVED__SHIFT 0xf
#define PCIE_LANE_14_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET_MASK 0xf
#define PCIE_LANE_14_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET__SHIFT 0x0
#define PCIE_LANE_14_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK 0x70
#define PCIE_LANE_14_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT__SHIFT 0x4
#define PCIE_LANE_14_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET_MASK 0xf00
#define PCIE_LANE_14_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET__SHIFT 0x8
#define PCIE_LANE_14_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT_MASK 0x7000
#define PCIE_LANE_14_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT__SHIFT 0xc
#define PCIE_LANE_14_EQUALIZATION_CNTL__RESERVED_MASK 0x8000
#define PCIE_LANE_14_EQUALIZATION_CNTL__RESERVED__SHIFT 0xf
#define PCIE_LANE_15_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET_MASK 0xf
#define PCIE_LANE_15_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET__SHIFT 0x0
#define PCIE_LANE_15_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK 0x70
#define PCIE_LANE_15_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT__SHIFT 0x4
#define PCIE_LANE_15_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET_MASK 0xf00
#define PCIE_LANE_15_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET__SHIFT 0x8
#define PCIE_LANE_15_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT_MASK 0x7000
#define PCIE_LANE_15_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT__SHIFT 0xc
#define PCIE_LANE_15_EQUALIZATION_CNTL__RESERVED_MASK 0x8000
#define PCIE_LANE_15_EQUALIZATION_CNTL__RESERVED__SHIFT 0xf
#define PCIE_ACS_ENH_CAP_LIST__CAP_ID_MASK 0xffff
#define PCIE_ACS_ENH_CAP_LIST__CAP_ID__SHIFT 0x0
#define PCIE_ACS_ENH_CAP_LIST__CAP_VER_MASK 0xf0000
#define PCIE_ACS_ENH_CAP_LIST__CAP_VER__SHIFT 0x10
#define PCIE_ACS_ENH_CAP_LIST__NEXT_PTR_MASK 0xfff00000
#define PCIE_ACS_ENH_CAP_LIST__NEXT_PTR__SHIFT 0x14
#define PCIE_ACS_CAP__SOURCE_VALIDATION_MASK 0x1
#define PCIE_ACS_CAP__SOURCE_VALIDATION__SHIFT 0x0
#define PCIE_ACS_CAP__TRANSLATION_BLOCKING_MASK 0x2
#define PCIE_ACS_CAP__TRANSLATION_BLOCKING__SHIFT 0x1
#define PCIE_ACS_CAP__P2P_REQUEST_REDIRECT_MASK 0x4
#define PCIE_ACS_CAP__P2P_REQUEST_REDIRECT__SHIFT 0x2
#define PCIE_ACS_CAP__P2P_COMPLETION_REDIRECT_MASK 0x8
#define PCIE_ACS_CAP__P2P_COMPLETION_REDIRECT__SHIFT 0x3
#define PCIE_ACS_CAP__UPSTREAM_FORWARDING_MASK 0x10
#define PCIE_ACS_CAP__UPSTREAM_FORWARDING__SHIFT 0x4
#define PCIE_ACS_CAP__P2P_EGRESS_CONTROL_MASK 0x20
#define PCIE_ACS_CAP__P2P_EGRESS_CONTROL__SHIFT 0x5
#define PCIE_ACS_CAP__DIRECT_TRANSLATED_P2P_MASK 0x40
#define PCIE_ACS_CAP__DIRECT_TRANSLATED_P2P__SHIFT 0x6
#define PCIE_ACS_CAP__EGRESS_CONTROL_VECTOR_SIZE_MASK 0xff00
#define PCIE_ACS_CAP__EGRESS_CONTROL_VECTOR_SIZE__SHIFT 0x8
#define PCIE_ACS_CNTL__SOURCE_VALIDATION_EN_MASK 0x1
#define PCIE_ACS_CNTL__SOURCE_VALIDATION_EN__SHIFT 0x0
#define PCIE_ACS_CNTL__TRANSLATION_BLOCKING_EN_MASK 0x2
#define PCIE_ACS_CNTL__TRANSLATION_BLOCKING_EN__SHIFT 0x1
#define PCIE_ACS_CNTL__P2P_REQUEST_REDIRECT_EN_MASK 0x4
#define PCIE_ACS_CNTL__P2P_REQUEST_REDIRECT_EN__SHIFT 0x2
#define PCIE_ACS_CNTL__P2P_COMPLETION_REDIRECT_EN_MASK 0x8
#define PCIE_ACS_CNTL__P2P_COMPLETION_REDIRECT_EN__SHIFT 0x3
#define PCIE_ACS_CNTL__UPSTREAM_FORWARDING_EN_MASK 0x10
#define PCIE_ACS_CNTL__UPSTREAM_FORWARDING_EN__SHIFT 0x4
#define PCIE_ACS_CNTL__P2P_EGRESS_CONTROL_EN_MASK 0x20
#define PCIE_ACS_CNTL__P2P_EGRESS_CONTROL_EN__SHIFT 0x5
#define PCIE_ACS_CNTL__DIRECT_TRANSLATED_P2P_EN_MASK 0x40
#define PCIE_ACS_CNTL__DIRECT_TRANSLATED_P2P_EN__SHIFT 0x6
#define PCIE_ATS_ENH_CAP_LIST__CAP_ID_MASK 0xffff
#define PCIE_ATS_ENH_CAP_LIST__CAP_ID__SHIFT 0x0
#define PCIE_ATS_ENH_CAP_LIST__CAP_VER_MASK 0xf0000
#define PCIE_ATS_ENH_CAP_LIST__CAP_VER__SHIFT 0x10
#define PCIE_ATS_ENH_CAP_LIST__NEXT_PTR_MASK 0xfff00000
#define PCIE_ATS_ENH_CAP_LIST__NEXT_PTR__SHIFT 0x14
#define PCIE_ATS_CAP__INVALIDATE_Q_DEPTH_MASK 0x1f
#define PCIE_ATS_CAP__INVALIDATE_Q_DEPTH__SHIFT 0x0
#define PCIE_ATS_CAP__PAGE_ALIGNED_REQUEST_MASK 0x20
#define PCIE_ATS_CAP__PAGE_ALIGNED_REQUEST__SHIFT 0x5
#define PCIE_ATS_CAP__GLOBAL_INVALIDATE_SUPPORTED_MASK 0x40
#define PCIE_ATS_CAP__GLOBAL_INVALIDATE_SUPPORTED__SHIFT 0x6
#define PCIE_ATS_CNTL__STU_MASK 0x1f
#define PCIE_ATS_CNTL__STU__SHIFT 0x0
#define PCIE_ATS_CNTL__ATC_ENABLE_MASK 0x8000
#define PCIE_ATS_CNTL__ATC_ENABLE__SHIFT 0xf
#define PCIE_PAGE_REQ_ENH_CAP_LIST__CAP_ID_MASK 0xffff
#define PCIE_PAGE_REQ_ENH_CAP_LIST__CAP_ID__SHIFT 0x0
#define PCIE_PAGE_REQ_ENH_CAP_LIST__CAP_VER_MASK 0xf0000
#define PCIE_PAGE_REQ_ENH_CAP_LIST__CAP_VER__SHIFT 0x10
#define PCIE_PAGE_REQ_ENH_CAP_LIST__NEXT_PTR_MASK 0xfff00000
#define PCIE_PAGE_REQ_ENH_CAP_LIST__NEXT_PTR__SHIFT 0x14
#define PCIE_PAGE_REQ_CNTL__PRI_ENABLE_MASK 0x1
#define PCIE_PAGE_REQ_CNTL__PRI_ENABLE__SHIFT 0x0
#define PCIE_PAGE_REQ_CNTL__PRI_RESET_MASK 0x2
#define PCIE_PAGE_REQ_CNTL__PRI_RESET__SHIFT 0x1
#define PCIE_PAGE_REQ_STATUS__RESPONSE_FAILURE_MASK 0x1
#define PCIE_PAGE_REQ_STATUS__RESPONSE_FAILURE__SHIFT 0x0
#define PCIE_PAGE_REQ_STATUS__UNEXPECTED_PAGE_REQ_GRP_INDEX_MASK 0x2
#define PCIE_PAGE_REQ_STATUS__UNEXPECTED_PAGE_REQ_GRP_INDEX__SHIFT 0x1
#define PCIE_PAGE_REQ_STATUS__STOPPED_MASK 0x100
#define PCIE_PAGE_REQ_STATUS__STOPPED__SHIFT 0x8
#define PCIE_PAGE_REQ_STATUS__PRG_RESPONSE_PASID_REQUIRED_MASK 0x8000
#define PCIE_PAGE_REQ_STATUS__PRG_RESPONSE_PASID_REQUIRED__SHIFT 0xf
#define PCIE_OUTSTAND_PAGE_REQ_CAPACITY__OUTSTAND_PAGE_REQ_CAPACITY_MASK 0xffffffff
#define PCIE_OUTSTAND_PAGE_REQ_CAPACITY__OUTSTAND_PAGE_REQ_CAPACITY__SHIFT 0x0
#define PCIE_OUTSTAND_PAGE_REQ_ALLOC__OUTSTAND_PAGE_REQ_ALLOC_MASK 0xffffffff
#define PCIE_OUTSTAND_PAGE_REQ_ALLOC__OUTSTAND_PAGE_REQ_ALLOC__SHIFT 0x0
#define PCIE_PASID_ENH_CAP_LIST__CAP_ID_MASK 0xffff
#define PCIE_PASID_ENH_CAP_LIST__CAP_ID__SHIFT 0x0
#define PCIE_PASID_ENH_CAP_LIST__CAP_VER_MASK 0xf0000
#define PCIE_PASID_ENH_CAP_LIST__CAP_VER__SHIFT 0x10
#define PCIE_PASID_ENH_CAP_LIST__NEXT_PTR_MASK 0xfff00000
#define PCIE_PASID_ENH_CAP_LIST__NEXT_PTR__SHIFT 0x14
#define PCIE_PASID_CAP__PASID_EXE_PERMISSION_SUPPORTED_MASK 0x2
#define PCIE_PASID_CAP__PASID_EXE_PERMISSION_SUPPORTED__SHIFT 0x1
#define PCIE_PASID_CAP__PASID_PRIV_MODE_SUPPORTED_MASK 0x4
#define PCIE_PASID_CAP__PASID_PRIV_MODE_SUPPORTED__SHIFT 0x2
#define PCIE_PASID_CAP__MAX_PASID_WIDTH_MASK 0x1f00
#define PCIE_PASID_CAP__MAX_PASID_WIDTH__SHIFT 0x8
#define PCIE_PASID_CNTL__PASID_ENABLE_MASK 0x1
#define PCIE_PASID_CNTL__PASID_ENABLE__SHIFT 0x0
#define PCIE_PASID_CNTL__PASID_EXE_PERMISSION_ENABLE_MASK 0x2
#define PCIE_PASID_CNTL__PASID_EXE_PERMISSION_ENABLE__SHIFT 0x1
#define PCIE_PASID_CNTL__PASID_PRIV_MODE_SUPPORTED_ENABLE_MASK 0x4
#define PCIE_PASID_CNTL__PASID_PRIV_MODE_SUPPORTED_ENABLE__SHIFT 0x2
#define PCIE_TPH_REQR_ENH_CAP_LIST__CAP_ID_MASK 0xffff
#define PCIE_TPH_REQR_ENH_CAP_LIST__CAP_ID__SHIFT 0x0
#define PCIE_TPH_REQR_ENH_CAP_LIST__CAP_VER_MASK 0xf0000
#define PCIE_TPH_REQR_ENH_CAP_LIST__CAP_VER__SHIFT 0x10
#define PCIE_TPH_REQR_ENH_CAP_LIST__NEXT_PTR_MASK 0xfff00000
#define PCIE_TPH_REQR_ENH_CAP_LIST__NEXT_PTR__SHIFT 0x14
#define PCIE_TPH_REQR_CAP__TPH_REQR_NO_ST_MODE_SUPPORTED_MASK 0x1
#define PCIE_TPH_REQR_CAP__TPH_REQR_NO_ST_MODE_SUPPORTED__SHIFT 0x0
#define PCIE_TPH_REQR_CAP__TPH_REQR_INT_VEC_MODE_SUPPORTED_MASK 0x2
#define PCIE_TPH_REQR_CAP__TPH_REQR_INT_VEC_MODE_SUPPORTED__SHIFT 0x1
#define PCIE_TPH_REQR_CAP__TPH_REQR_DEV_SPC_MODE_SUPPORTED_MASK 0x4
#define PCIE_TPH_REQR_CAP__TPH_REQR_DEV_SPC_MODE_SUPPORTED__SHIFT 0x2
#define PCIE_TPH_REQR_CAP__TPH_REQR_EXTND_TPH_REQR_SUPPORED_MASK 0x100
#define PCIE_TPH_REQR_CAP__TPH_REQR_EXTND_TPH_REQR_SUPPORED__SHIFT 0x8
#define PCIE_TPH_REQR_CAP__TPH_REQR_ST_TABLE_LOCATION_MASK 0x600
#define PCIE_TPH_REQR_CAP__TPH_REQR_ST_TABLE_LOCATION__SHIFT 0x9
#define PCIE_TPH_REQR_CAP__TPH_REQR_ST_TABLE_SIZE_MASK 0x7ff0000
#define PCIE_TPH_REQR_CAP__TPH_REQR_ST_TABLE_SIZE__SHIFT 0x10
#define PCIE_TPH_REQR_CNTL__TPH_REQR_ST_MODE_SEL_MASK 0x7
#define PCIE_TPH_REQR_CNTL__TPH_REQR_ST_MODE_SEL__SHIFT 0x0
#define PCIE_TPH_REQR_CNTL__TPH_REQR_EN_MASK 0x300
#define PCIE_TPH_REQR_CNTL__TPH_REQR_EN__SHIFT 0x8
#define PCIE_MC_ENH_CAP_LIST__CAP_ID_MASK 0xffff
#define PCIE_MC_ENH_CAP_LIST__CAP_ID__SHIFT 0x0
#define PCIE_MC_ENH_CAP_LIST__CAP_VER_MASK 0xf0000
#define PCIE_MC_ENH_CAP_LIST__CAP_VER__SHIFT 0x10
#define PCIE_MC_ENH_CAP_LIST__NEXT_PTR_MASK 0xfff00000
#define PCIE_MC_ENH_CAP_LIST__NEXT_PTR__SHIFT 0x14
#define PCIE_MC_CAP__MC_MAX_GROUP_MASK 0x3f
#define PCIE_MC_CAP__MC_MAX_GROUP__SHIFT 0x0
#define PCIE_MC_CAP__MC_WIN_SIZE_REQ_MASK 0x3f00
#define PCIE_MC_CAP__MC_WIN_SIZE_REQ__SHIFT 0x8
#define PCIE_MC_CAP__MC_ECRC_REGEN_SUPP_MASK 0x8000
#define PCIE_MC_CAP__MC_ECRC_REGEN_SUPP__SHIFT 0xf
#define PCIE_MC_CNTL__MC_NUM_GROUP_MASK 0x3f
#define PCIE_MC_CNTL__MC_NUM_GROUP__SHIFT 0x0
#define PCIE_MC_CNTL__MC_ENABLE_MASK 0x8000
#define PCIE_MC_CNTL__MC_ENABLE__SHIFT 0xf
#define PCIE_MC_ADDR0__MC_INDEX_POS_MASK 0x3f
#define PCIE_MC_ADDR0__MC_INDEX_POS__SHIFT 0x0
#define PCIE_MC_ADDR0__MC_BASE_ADDR_0_MASK 0xfffff000
#define PCIE_MC_ADDR0__MC_BASE_ADDR_0__SHIFT 0xc
#define PCIE_MC_ADDR1__MC_BASE_ADDR_1_MASK 0xffffffff
#define PCIE_MC_ADDR1__MC_BASE_ADDR_1__SHIFT 0x0
#define PCIE_MC_RCV0__MC_RECEIVE_0_MASK 0xffffffff
#define PCIE_MC_RCV0__MC_RECEIVE_0__SHIFT 0x0
#define PCIE_MC_RCV1__MC_RECEIVE_1_MASK 0xffffffff
#define PCIE_MC_RCV1__MC_RECEIVE_1__SHIFT 0x0
#define PCIE_MC_BLOCK_ALL0__MC_BLOCK_ALL_0_MASK 0xffffffff
#define PCIE_MC_BLOCK_ALL0__MC_BLOCK_ALL_0__SHIFT 0x0
#define PCIE_MC_BLOCK_ALL1__MC_BLOCK_ALL_1_MASK 0xffffffff
#define PCIE_MC_BLOCK_ALL1__MC_BLOCK_ALL_1__SHIFT 0x0
#define PCIE_MC_BLOCK_UNTRANSLATED_0__MC_BLOCK_UNTRANSLATED_0_MASK 0xffffffff
#define PCIE_MC_BLOCK_UNTRANSLATED_0__MC_BLOCK_UNTRANSLATED_0__SHIFT 0x0
#define PCIE_MC_BLOCK_UNTRANSLATED_1__MC_BLOCK_UNTRANSLATED_1_MASK 0xffffffff
#define PCIE_MC_BLOCK_UNTRANSLATED_1__MC_BLOCK_UNTRANSLATED_1__SHIFT 0x0
#define PCIE_LTR_ENH_CAP_LIST__CAP_ID_MASK 0xffff
#define PCIE_LTR_ENH_CAP_LIST__CAP_ID__SHIFT 0x0
#define PCIE_LTR_ENH_CAP_LIST__CAP_VER_MASK 0xf0000
#define PCIE_LTR_ENH_CAP_LIST__CAP_VER__SHIFT 0x10
#define PCIE_LTR_ENH_CAP_LIST__NEXT_PTR_MASK 0xfff00000
#define PCIE_LTR_ENH_CAP_LIST__NEXT_PTR__SHIFT 0x14
#define PCIE_LTR_CAP__LTR_MAX_S_LATENCY_VALUE_MASK 0x3ff
#define PCIE_LTR_CAP__LTR_MAX_S_LATENCY_VALUE__SHIFT 0x0
#define PCIE_LTR_CAP__LTR_MAX_S_LATENCY_SCALE_MASK 0x1c00
#define PCIE_LTR_CAP__LTR_MAX_S_LATENCY_SCALE__SHIFT 0xa
#define PCIE_LTR_CAP__LTR_MAX_NS_LATENCY_VALUE_MASK 0x3ff0000
#define PCIE_LTR_CAP__LTR_MAX_NS_LATENCY_VALUE__SHIFT 0x10
#define PCIE_LTR_CAP__LTR_MAX_NS_LATENCY_SCALE_MASK 0x1c000000
#define PCIE_LTR_CAP__LTR_MAX_NS_LATENCY_SCALE__SHIFT 0x1a
#define PCIE_INDEX__PCIE_INDEX_MASK 0xffffffff
#define PCIE_INDEX__PCIE_INDEX__SHIFT 0x0
#define PCIE_DATA__PCIE_DATA_MASK 0xffffffff
#define PCIE_DATA__PCIE_DATA__SHIFT 0x0
#define PCIE_INDEX_2__PCIE_INDEX_MASK 0xffffffff
#define PCIE_INDEX_2__PCIE_INDEX__SHIFT 0x0
#define PCIE_DATA_2__PCIE_DATA_MASK 0xffffffff
#define PCIE_DATA_2__PCIE_DATA__SHIFT 0x0
#define PCIE_RESERVED__PCIE_RESERVED_MASK 0xffffffff
#define PCIE_RESERVED__PCIE_RESERVED__SHIFT 0x0
#define PCIE_SCRATCH__PCIE_SCRATCH_MASK 0xffffffff
#define PCIE_SCRATCH__PCIE_SCRATCH__SHIFT 0x0
#define PCIE_HW_DEBUG__HW_00_DEBUG_MASK 0x1
#define PCIE_HW_DEBUG__HW_00_DEBUG__SHIFT 0x0
#define PCIE_HW_DEBUG__HW_01_DEBUG_MASK 0x2
#define PCIE_HW_DEBUG__HW_01_DEBUG__SHIFT 0x1
#define PCIE_HW_DEBUG__HW_02_DEBUG_MASK 0x4
#define PCIE_HW_DEBUG__HW_02_DEBUG__SHIFT 0x2
#define PCIE_HW_DEBUG__HW_03_DEBUG_MASK 0x8
#define PCIE_HW_DEBUG__HW_03_DEBUG__SHIFT 0x3
#define PCIE_HW_DEBUG__HW_04_DEBUG_MASK 0x10
#define PCIE_HW_DEBUG__HW_04_DEBUG__SHIFT 0x4
#define PCIE_HW_DEBUG__HW_05_DEBUG_MASK 0x20
#define PCIE_HW_DEBUG__HW_05_DEBUG__SHIFT 0x5
#define PCIE_HW_DEBUG__HW_06_DEBUG_MASK 0x40
#define PCIE_HW_DEBUG__HW_06_DEBUG__SHIFT 0x6
#define PCIE_HW_DEBUG__HW_07_DEBUG_MASK 0x80
#define PCIE_HW_DEBUG__HW_07_DEBUG__SHIFT 0x7
#define PCIE_HW_DEBUG__HW_08_DEBUG_MASK 0x100
#define PCIE_HW_DEBUG__HW_08_DEBUG__SHIFT 0x8
#define PCIE_HW_DEBUG__HW_09_DEBUG_MASK 0x200
#define PCIE_HW_DEBUG__HW_09_DEBUG__SHIFT 0x9
#define PCIE_HW_DEBUG__HW_10_DEBUG_MASK 0x400
#define PCIE_HW_DEBUG__HW_10_DEBUG__SHIFT 0xa
#define PCIE_HW_DEBUG__HW_11_DEBUG_MASK 0x800
#define PCIE_HW_DEBUG__HW_11_DEBUG__SHIFT 0xb
#define PCIE_HW_DEBUG__HW_12_DEBUG_MASK 0x1000
#define PCIE_HW_DEBUG__HW_12_DEBUG__SHIFT 0xc
#define PCIE_HW_DEBUG__HW_13_DEBUG_MASK 0x2000
#define PCIE_HW_DEBUG__HW_13_DEBUG__SHIFT 0xd
#define PCIE_HW_DEBUG__HW_14_DEBUG_MASK 0x4000
#define PCIE_HW_DEBUG__HW_14_DEBUG__SHIFT 0xe
#define PCIE_HW_DEBUG__HW_15_DEBUG_MASK 0x8000
#define PCIE_HW_DEBUG__HW_15_DEBUG__SHIFT 0xf
#define PCIE_RX_NUM_NAK__RX_NUM_NAK_MASK 0xffffffff
#define PCIE_RX_NUM_NAK__RX_NUM_NAK__SHIFT 0x0
#define PCIE_RX_NUM_NAK_GENERATED__RX_NUM_NAK_GENERATED_MASK 0xffffffff
#define PCIE_RX_NUM_NAK_GENERATED__RX_NUM_NAK_GENERATED__SHIFT 0x0
#define PCIE_CNTL__HWINIT_WR_LOCK_MASK 0x1
#define PCIE_CNTL__HWINIT_WR_LOCK__SHIFT 0x0
#define PCIE_CNTL__LC_HOT_PLUG_DELAY_SEL_MASK 0xe
#define PCIE_CNTL__LC_HOT_PLUG_DELAY_SEL__SHIFT 0x1
#define PCIE_CNTL__UR_ERR_REPORT_DIS_MASK 0x80
#define PCIE_CNTL__UR_ERR_REPORT_DIS__SHIFT 0x7
#define PCIE_CNTL__PCIE_MALFORM_ATOMIC_OPS_MASK 0x100
#define PCIE_CNTL__PCIE_MALFORM_ATOMIC_OPS__SHIFT 0x8
#define PCIE_CNTL__PCIE_HT_NP_MEM_WRITE_MASK 0x200
#define PCIE_CNTL__PCIE_HT_NP_MEM_WRITE__SHIFT 0x9
#define PCIE_CNTL__RX_SB_ADJ_PAYLOAD_SIZE_MASK 0x1c00
#define PCIE_CNTL__RX_SB_ADJ_PAYLOAD_SIZE__SHIFT 0xa
#define PCIE_CNTL__RX_RCB_ATS_UC_DIS_MASK 0x8000
#define PCIE_CNTL__RX_RCB_ATS_UC_DIS__SHIFT 0xf
#define PCIE_CNTL__RX_RCB_REORDER_EN_MASK 0x10000
#define PCIE_CNTL__RX_RCB_REORDER_EN__SHIFT 0x10
#define PCIE_CNTL__RX_RCB_INVALID_SIZE_DIS_MASK 0x20000
#define PCIE_CNTL__RX_RCB_INVALID_SIZE_DIS__SHIFT 0x11
#define PCIE_CNTL__RX_RCB_UNEXP_CPL_DIS_MASK 0x40000
#define PCIE_CNTL__RX_RCB_UNEXP_CPL_DIS__SHIFT 0x12
#define PCIE_CNTL__RX_RCB_CPL_TIMEOUT_TEST_MODE_MASK 0x80000
#define PCIE_CNTL__RX_RCB_CPL_TIMEOUT_TEST_MODE__SHIFT 0x13
#define PCIE_CNTL__RX_RCB_CHANNEL_ORDERING_MASK 0x100000
#define PCIE_CNTL__RX_RCB_CHANNEL_ORDERING__SHIFT 0x14
#define PCIE_CNTL__RX_RCB_WRONG_ATTR_DIS_MASK 0x200000
#define PCIE_CNTL__RX_RCB_WRONG_ATTR_DIS__SHIFT 0x15
#define PCIE_CNTL__RX_RCB_WRONG_FUNCNUM_DIS_MASK 0x400000
#define PCIE_CNTL__RX_RCB_WRONG_FUNCNUM_DIS__SHIFT 0x16
#define PCIE_CNTL__RX_ATS_TRAN_CPL_SPLIT_DIS_MASK 0x800000
#define PCIE_CNTL__RX_ATS_TRAN_CPL_SPLIT_DIS__SHIFT 0x17
#define PCIE_CNTL__TX_CPL_DEBUG_MASK 0x3f000000
#define PCIE_CNTL__TX_CPL_DEBUG__SHIFT 0x18
#define PCIE_CNTL__RX_IGNORE_LTR_MSG_UR_MASK 0x40000000
#define PCIE_CNTL__RX_IGNORE_LTR_MSG_UR__SHIFT 0x1e
#define PCIE_CNTL__RX_CPL_POSTED_REQ_ORD_EN_MASK 0x80000000
#define PCIE_CNTL__RX_CPL_POSTED_REQ_ORD_EN__SHIFT 0x1f
#define PCIE_CONFIG_CNTL__DYN_CLK_LATENCY_MASK 0xf
#define PCIE_CONFIG_CNTL__DYN_CLK_LATENCY__SHIFT 0x0
#define PCIE_CONFIG_CNTL__CI_MAX_PAYLOAD_SIZE_MODE_MASK 0x10000
#define PCIE_CONFIG_CNTL__CI_MAX_PAYLOAD_SIZE_MODE__SHIFT 0x10
#define PCIE_CONFIG_CNTL__CI_PRIV_MAX_PAYLOAD_SIZE_MASK 0xe0000
#define PCIE_CONFIG_CNTL__CI_PRIV_MAX_PAYLOAD_SIZE__SHIFT 0x11
#define PCIE_CONFIG_CNTL__CI_MAX_READ_REQUEST_SIZE_MODE_MASK 0x100000
#define PCIE_CONFIG_CNTL__CI_MAX_READ_REQUEST_SIZE_MODE__SHIFT 0x14
#define PCIE_CONFIG_CNTL__CI_PRIV_MAX_READ_REQUEST_SIZE_MASK 0xe00000
#define PCIE_CONFIG_CNTL__CI_PRIV_MAX_READ_REQUEST_SIZE__SHIFT 0x15
#define PCIE_CONFIG_CNTL__CI_MAX_READ_SAFE_MODE_MASK 0x1000000
#define PCIE_CONFIG_CNTL__CI_MAX_READ_SAFE_MODE__SHIFT 0x18
#define PCIE_CONFIG_CNTL__CI_EXTENDED_TAG_EN_OVERRIDE_MASK 0x6000000
#define PCIE_CONFIG_CNTL__CI_EXTENDED_TAG_EN_OVERRIDE__SHIFT 0x19
#define PCIE_DEBUG_CNTL__DEBUG_PORT_EN_MASK 0xff
#define PCIE_DEBUG_CNTL__DEBUG_PORT_EN__SHIFT 0x0
#define PCIE_DEBUG_CNTL__DEBUG_SELECT_MASK 0x100
#define PCIE_DEBUG_CNTL__DEBUG_SELECT__SHIFT 0x8
#define PCIE_DEBUG_CNTL__DEBUG_LANE_EN_MASK 0xffff0000
#define PCIE_DEBUG_CNTL__DEBUG_LANE_EN__SHIFT 0x10
#define PCIE_INT_CNTL__CORR_ERR_INT_EN_MASK 0x1
#define PCIE_INT_CNTL__CORR_ERR_INT_EN__SHIFT 0x0
#define PCIE_INT_CNTL__NON_FATAL_ERR_INT_EN_MASK 0x2
#define PCIE_INT_CNTL__NON_FATAL_ERR_INT_EN__SHIFT 0x1
#define PCIE_INT_CNTL__FATAL_ERR_INT_EN_MASK 0x4
#define PCIE_INT_CNTL__FATAL_ERR_INT_EN__SHIFT 0x2
#define PCIE_INT_CNTL__USR_DETECTED_INT_EN_MASK 0x8
#define PCIE_INT_CNTL__USR_DETECTED_INT_EN__SHIFT 0x3
#define PCIE_INT_CNTL__MISC_ERR_INT_EN_MASK 0x10
#define PCIE_INT_CNTL__MISC_ERR_INT_EN__SHIFT 0x4
#define PCIE_INT_CNTL__POWER_STATE_CHG_INT_EN_MASK 0x40
#define PCIE_INT_CNTL__POWER_STATE_CHG_INT_EN__SHIFT 0x6
#define PCIE_INT_CNTL__LINK_BW_INT_EN_MASK 0x80
#define PCIE_INT_CNTL__LINK_BW_INT_EN__SHIFT 0x7
#define PCIE_INT_CNTL__QUIESCE_RCVD_INT_EN_MASK 0x100
#define PCIE_INT_CNTL__QUIESCE_RCVD_INT_EN__SHIFT 0x8
#define PCIE_INT_STATUS__CORR_ERR_INT_STATUS_MASK 0x1
#define PCIE_INT_STATUS__CORR_ERR_INT_STATUS__SHIFT 0x0
#define PCIE_INT_STATUS__NON_FATAL_ERR_INT_STATUS_MASK 0x2
#define PCIE_INT_STATUS__NON_FATAL_ERR_INT_STATUS__SHIFT 0x1
#define PCIE_INT_STATUS__FATAL_ERR_INT_STATUS_MASK 0x4
#define PCIE_INT_STATUS__FATAL_ERR_INT_STATUS__SHIFT 0x2
#define PCIE_INT_STATUS__USR_DETECTED_INT_STATUS_MASK 0x8
#define PCIE_INT_STATUS__USR_DETECTED_INT_STATUS__SHIFT 0x3
#define PCIE_INT_STATUS__MISC_ERR_INT_STATUS_MASK 0x10
#define PCIE_INT_STATUS__MISC_ERR_INT_STATUS__SHIFT 0x4
#define PCIE_INT_STATUS__POWER_STATE_CHG_INT_STATUS_MASK 0x40
#define PCIE_INT_STATUS__POWER_STATE_CHG_INT_STATUS__SHIFT 0x6
#define PCIE_INT_STATUS__LINK_BW_INT_STATUS_MASK 0x80
#define PCIE_INT_STATUS__LINK_BW_INT_STATUS__SHIFT 0x7
#define PCIE_INT_STATUS__QUIESCE_RCVD_INT_STATUS_MASK 0x100
#define PCIE_INT_STATUS__QUIESCE_RCVD_INT_STATUS__SHIFT 0x8
#define PCIE_CNTL2__TX_ARB_ROUND_ROBIN_EN_MASK 0x1
#define PCIE_CNTL2__TX_ARB_ROUND_ROBIN_EN__SHIFT 0x0
#define PCIE_CNTL2__TX_ARB_SLV_LIMIT_MASK 0x3e
#define PCIE_CNTL2__TX_ARB_SLV_LIMIT__SHIFT 0x1
#define PCIE_CNTL2__TX_ARB_MST_LIMIT_MASK 0x7c0
#define PCIE_CNTL2__TX_ARB_MST_LIMIT__SHIFT 0x6
#define PCIE_CNTL2__TX_BLOCK_TLP_ON_PM_DIS_MASK 0x800
#define PCIE_CNTL2__TX_BLOCK_TLP_ON_PM_DIS__SHIFT 0xb
#define PCIE_CNTL2__SLV_MEM_LS_EN_MASK 0x10000
#define PCIE_CNTL2__SLV_MEM_LS_EN__SHIFT 0x10
#define PCIE_CNTL2__SLV_MEM_AGGRESSIVE_LS_EN_MASK 0x20000
#define PCIE_CNTL2__SLV_MEM_AGGRESSIVE_LS_EN__SHIFT 0x11
#define PCIE_CNTL2__MST_MEM_LS_EN_MASK 0x40000
#define PCIE_CNTL2__MST_MEM_LS_EN__SHIFT 0x12
#define PCIE_CNTL2__REPLAY_MEM_LS_EN_MASK 0x80000
#define PCIE_CNTL2__REPLAY_MEM_LS_EN__SHIFT 0x13
#define PCIE_CNTL2__SLV_MEM_SD_EN_MASK 0x100000
#define PCIE_CNTL2__SLV_MEM_SD_EN__SHIFT 0x14
#define PCIE_CNTL2__SLV_MEM_AGGRESSIVE_SD_EN_MASK 0x200000
#define PCIE_CNTL2__SLV_MEM_AGGRESSIVE_SD_EN__SHIFT 0x15
#define PCIE_CNTL2__MST_MEM_SD_EN_MASK 0x400000
#define PCIE_CNTL2__MST_MEM_SD_EN__SHIFT 0x16
#define PCIE_CNTL2__REPLAY_MEM_SD_EN_MASK 0x800000
#define PCIE_CNTL2__REPLAY_MEM_SD_EN__SHIFT 0x17
#define PCIE_CNTL2__RX_NP_MEM_WRITE_ENCODING_MASK 0x1f000000
#define PCIE_CNTL2__RX_NP_MEM_WRITE_ENCODING__SHIFT 0x18
#define PCIE_RX_CNTL2__RX_IGNORE_EP_INVALIDPASID_UR_MASK 0x1
#define PCIE_RX_CNTL2__RX_IGNORE_EP_INVALIDPASID_UR__SHIFT 0x0
#define PCIE_RX_CNTL2__RX_IGNORE_EP_TRANSMRD_UR_MASK 0x2
#define PCIE_RX_CNTL2__RX_IGNORE_EP_TRANSMRD_UR__SHIFT 0x1
#define PCIE_RX_CNTL2__RX_IGNORE_EP_TRANSMWR_UR_MASK 0x4
#define PCIE_RX_CNTL2__RX_IGNORE_EP_TRANSMWR_UR__SHIFT 0x2
#define PCIE_RX_CNTL2__RX_IGNORE_EP_ATSTRANSREQ_UR_MASK 0x8
#define PCIE_RX_CNTL2__RX_IGNORE_EP_ATSTRANSREQ_UR__SHIFT 0x3
#define PCIE_RX_CNTL2__RX_IGNORE_EP_PAGEREQMSG_UR_MASK 0x10
#define PCIE_RX_CNTL2__RX_IGNORE_EP_PAGEREQMSG_UR__SHIFT 0x4
#define PCIE_RX_CNTL2__RX_IGNORE_EP_INVCPL_UR_MASK 0x20
#define PCIE_RX_CNTL2__RX_IGNORE_EP_INVCPL_UR__SHIFT 0x5
#define PCIE_RX_CNTL2__RX_RCB_LATENCY_EN_MASK 0x100
#define PCIE_RX_CNTL2__RX_RCB_LATENCY_EN__SHIFT 0x8
#define PCIE_RX_CNTL2__RX_RCB_LATENCY_SCALE_MASK 0xe00
#define PCIE_RX_CNTL2__RX_RCB_LATENCY_SCALE__SHIFT 0x9
#define PCIE_RX_CNTL2__RX_RCB_LATENCY_MAX_COUNT_MASK 0x3ff0000
#define PCIE_RX_CNTL2__RX_RCB_LATENCY_MAX_COUNT__SHIFT 0x10
#define PCIE_TX_F0_ATTR_CNTL__TX_F0_IDO_OVERRIDE_P_MASK 0x3
#define PCIE_TX_F0_ATTR_CNTL__TX_F0_IDO_OVERRIDE_P__SHIFT 0x0
#define PCIE_TX_F0_ATTR_CNTL__TX_F0_IDO_OVERRIDE_NP_MASK 0xc
#define PCIE_TX_F0_ATTR_CNTL__TX_F0_IDO_OVERRIDE_NP__SHIFT 0x2
#define PCIE_TX_F0_ATTR_CNTL__TX_F0_IDO_OVERRIDE_CPL_MASK 0x30
#define PCIE_TX_F0_ATTR_CNTL__TX_F0_IDO_OVERRIDE_CPL__SHIFT 0x4
#define PCIE_TX_F0_ATTR_CNTL__TX_F0_RO_OVERRIDE_P_MASK 0xc0
#define PCIE_TX_F0_ATTR_CNTL__TX_F0_RO_OVERRIDE_P__SHIFT 0x6
#define PCIE_TX_F0_ATTR_CNTL__TX_F0_RO_OVERRIDE_NP_MASK 0x300
#define PCIE_TX_F0_ATTR_CNTL__TX_F0_RO_OVERRIDE_NP__SHIFT 0x8
#define PCIE_TX_F0_ATTR_CNTL__TX_F0_SNR_OVERRIDE_P_MASK 0xc00
#define PCIE_TX_F0_ATTR_CNTL__TX_F0_SNR_OVERRIDE_P__SHIFT 0xa
#define PCIE_TX_F0_ATTR_CNTL__TX_F0_SNR_OVERRIDE_NP_MASK 0x3000
#define PCIE_TX_F0_ATTR_CNTL__TX_F0_SNR_OVERRIDE_NP__SHIFT 0xc
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F1_IDO_OVERRIDE_P_MASK 0x3
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F1_IDO_OVERRIDE_P__SHIFT 0x0
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F1_IDO_OVERRIDE_NP_MASK 0xc
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F1_IDO_OVERRIDE_NP__SHIFT 0x2
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F1_IDO_OVERRIDE_CPL_MASK 0x30
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F1_IDO_OVERRIDE_CPL__SHIFT 0x4
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F1_RO_OVERRIDE_P_MASK 0xc0
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F1_RO_OVERRIDE_P__SHIFT 0x6
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F1_RO_OVERRIDE_NP_MASK 0x300
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F1_RO_OVERRIDE_NP__SHIFT 0x8
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F1_SNR_OVERRIDE_P_MASK 0xc00
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F1_SNR_OVERRIDE_P__SHIFT 0xa
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F1_SNR_OVERRIDE_NP_MASK 0x3000
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F1_SNR_OVERRIDE_NP__SHIFT 0xc
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F2_IDO_OVERRIDE_P_MASK 0x30000
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F2_IDO_OVERRIDE_P__SHIFT 0x10
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F2_IDO_OVERRIDE_NP_MASK 0xc0000
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F2_IDO_OVERRIDE_NP__SHIFT 0x12
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F2_IDO_OVERRIDE_CPL_MASK 0x300000
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F2_IDO_OVERRIDE_CPL__SHIFT 0x14
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F2_RO_OVERRIDE_P_MASK 0xc00000
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F2_RO_OVERRIDE_P__SHIFT 0x16
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F2_RO_OVERRIDE_NP_MASK 0x3000000
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F2_RO_OVERRIDE_NP__SHIFT 0x18
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F2_SNR_OVERRIDE_P_MASK 0xc000000
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F2_SNR_OVERRIDE_P__SHIFT 0x1a
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F2_SNR_OVERRIDE_NP_MASK 0x30000000
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F2_SNR_OVERRIDE_NP__SHIFT 0x1c
#define PCIE_CI_CNTL__CI_SLAVE_SPLIT_MODE_MASK 0x4
#define PCIE_CI_CNTL__CI_SLAVE_SPLIT_MODE__SHIFT 0x2
#define PCIE_CI_CNTL__CI_SLAVE_GEN_USR_DIS_MASK 0x8
#define PCIE_CI_CNTL__CI_SLAVE_GEN_USR_DIS__SHIFT 0x3
#define PCIE_CI_CNTL__CI_MST_CMPL_DUMMY_DATA_MASK 0x10
#define PCIE_CI_CNTL__CI_MST_CMPL_DUMMY_DATA__SHIFT 0x4
#define PCIE_CI_CNTL__CI_SLV_RC_RD_REQ_SIZE_MASK 0xc0
#define PCIE_CI_CNTL__CI_SLV_RC_RD_REQ_SIZE__SHIFT 0x6
#define PCIE_CI_CNTL__CI_SLV_ORDERING_DIS_MASK 0x100
#define PCIE_CI_CNTL__CI_SLV_ORDERING_DIS__SHIFT 0x8
#define PCIE_CI_CNTL__CI_RC_ORDERING_DIS_MASK 0x200
#define PCIE_CI_CNTL__CI_RC_ORDERING_DIS__SHIFT 0x9
#define PCIE_CI_CNTL__CI_SLV_CPL_ALLOC_DIS_MASK 0x400
#define PCIE_CI_CNTL__CI_SLV_CPL_ALLOC_DIS__SHIFT 0xa
#define PCIE_CI_CNTL__CI_SLV_CPL_ALLOC_MODE_MASK 0x800
#define PCIE_CI_CNTL__CI_SLV_CPL_ALLOC_MODE__SHIFT 0xb
#define PCIE_CI_CNTL__CI_SLV_CPL_ALLOC_SOR_MASK 0x1000
#define PCIE_CI_CNTL__CI_SLV_CPL_ALLOC_SOR__SHIFT 0xc
#define PCIE_CI_CNTL__CI_MST_IGNORE_PAGE_ALIGNED_REQUEST_MASK 0x2000
#define PCIE_CI_CNTL__CI_MST_IGNORE_PAGE_ALIGNED_REQUEST__SHIFT 0xd
#define PCIE_BUS_CNTL__PMI_INT_DIS_MASK 0x40
#define PCIE_BUS_CNTL__PMI_INT_DIS__SHIFT 0x6
#define PCIE_BUS_CNTL__IMMEDIATE_PMI_DIS_MASK 0x80
#define PCIE_BUS_CNTL__IMMEDIATE_PMI_DIS__SHIFT 0x7
#define PCIE_BUS_CNTL__TRUE_PM_STATUS_EN_MASK 0x1000
#define PCIE_BUS_CNTL__TRUE_PM_STATUS_EN__SHIFT 0xc
#define PCIE_LC_STATE6__LC_PREV_STATE24_MASK 0x3f
#define PCIE_LC_STATE6__LC_PREV_STATE24__SHIFT 0x0
#define PCIE_LC_STATE6__LC_PREV_STATE25_MASK 0x3f00
#define PCIE_LC_STATE6__LC_PREV_STATE25__SHIFT 0x8
#define PCIE_LC_STATE6__LC_PREV_STATE26_MASK 0x3f0000
#define PCIE_LC_STATE6__LC_PREV_STATE26__SHIFT 0x10
#define PCIE_LC_STATE6__LC_PREV_STATE27_MASK 0x3f000000
#define PCIE_LC_STATE6__LC_PREV_STATE27__SHIFT 0x18
#define PCIE_LC_STATE7__LC_PREV_STATE28_MASK 0x3f
#define PCIE_LC_STATE7__LC_PREV_STATE28__SHIFT 0x0
#define PCIE_LC_STATE7__LC_PREV_STATE29_MASK 0x3f00
#define PCIE_LC_STATE7__LC_PREV_STATE29__SHIFT 0x8
#define PCIE_LC_STATE7__LC_PREV_STATE30_MASK 0x3f0000
#define PCIE_LC_STATE7__LC_PREV_STATE30__SHIFT 0x10
#define PCIE_LC_STATE7__LC_PREV_STATE31_MASK 0x3f000000
#define PCIE_LC_STATE7__LC_PREV_STATE31__SHIFT 0x18
#define PCIE_LC_STATE8__LC_PREV_STATE32_MASK 0x3f
#define PCIE_LC_STATE8__LC_PREV_STATE32__SHIFT 0x0
#define PCIE_LC_STATE8__LC_PREV_STATE33_MASK 0x3f00
#define PCIE_LC_STATE8__LC_PREV_STATE33__SHIFT 0x8
#define PCIE_LC_STATE8__LC_PREV_STATE34_MASK 0x3f0000
#define PCIE_LC_STATE8__LC_PREV_STATE34__SHIFT 0x10
#define PCIE_LC_STATE8__LC_PREV_STATE35_MASK 0x3f000000
#define PCIE_LC_STATE8__LC_PREV_STATE35__SHIFT 0x18
#define PCIE_LC_STATE9__LC_PREV_STATE36_MASK 0x3f
#define PCIE_LC_STATE9__LC_PREV_STATE36__SHIFT 0x0
#define PCIE_LC_STATE9__LC_PREV_STATE37_MASK 0x3f00
#define PCIE_LC_STATE9__LC_PREV_STATE37__SHIFT 0x8
#define PCIE_LC_STATE9__LC_PREV_STATE38_MASK 0x3f0000
#define PCIE_LC_STATE9__LC_PREV_STATE38__SHIFT 0x10
#define PCIE_LC_STATE9__LC_PREV_STATE39_MASK 0x3f000000
#define PCIE_LC_STATE9__LC_PREV_STATE39__SHIFT 0x18
#define PCIE_LC_STATE10__LC_PREV_STATE40_MASK 0x3f
#define PCIE_LC_STATE10__LC_PREV_STATE40__SHIFT 0x0
#define PCIE_LC_STATE10__LC_PREV_STATE41_MASK 0x3f00
#define PCIE_LC_STATE10__LC_PREV_STATE41__SHIFT 0x8
#define PCIE_LC_STATE10__LC_PREV_STATE42_MASK 0x3f0000
#define PCIE_LC_STATE10__LC_PREV_STATE42__SHIFT 0x10
#define PCIE_LC_STATE10__LC_PREV_STATE43_MASK 0x3f000000
#define PCIE_LC_STATE10__LC_PREV_STATE43__SHIFT 0x18
#define PCIE_LC_STATE11__LC_PREV_STATE44_MASK 0x3f
#define PCIE_LC_STATE11__LC_PREV_STATE44__SHIFT 0x0
#define PCIE_LC_STATE11__LC_PREV_STATE45_MASK 0x3f00
#define PCIE_LC_STATE11__LC_PREV_STATE45__SHIFT 0x8
#define PCIE_LC_STATE11__LC_PREV_STATE46_MASK 0x3f0000
#define PCIE_LC_STATE11__LC_PREV_STATE46__SHIFT 0x10
#define PCIE_LC_STATE11__LC_PREV_STATE47_MASK 0x3f000000
#define PCIE_LC_STATE11__LC_PREV_STATE47__SHIFT 0x18
#define PCIE_LC_STATUS1__LC_REVERSE_RCVR_MASK 0x1
#define PCIE_LC_STATUS1__LC_REVERSE_RCVR__SHIFT 0x0
#define PCIE_LC_STATUS1__LC_REVERSE_XMIT_MASK 0x2
#define PCIE_LC_STATUS1__LC_REVERSE_XMIT__SHIFT 0x1
#define PCIE_LC_STATUS1__LC_OPERATING_LINK_WIDTH_MASK 0x1c
#define PCIE_LC_STATUS1__LC_OPERATING_LINK_WIDTH__SHIFT 0x2
#define PCIE_LC_STATUS1__LC_DETECTED_LINK_WIDTH_MASK 0xe0
#define PCIE_LC_STATUS1__LC_DETECTED_LINK_WIDTH__SHIFT 0x5
#define PCIE_LC_STATUS2__LC_TOTAL_INACTIVE_LANES_MASK 0xffff
#define PCIE_LC_STATUS2__LC_TOTAL_INACTIVE_LANES__SHIFT 0x0
#define PCIE_LC_STATUS2__LC_TURN_ON_LANE_MASK 0xffff0000
#define PCIE_LC_STATUS2__LC_TURN_ON_LANE__SHIFT 0x10
#define PCIE_WPR_CNTL__WPR_RESET_HOT_RST_EN_MASK 0x1
#define PCIE_WPR_CNTL__WPR_RESET_HOT_RST_EN__SHIFT 0x0
#define PCIE_WPR_CNTL__WPR_RESET_LNK_DWN_EN_MASK 0x2
#define PCIE_WPR_CNTL__WPR_RESET_LNK_DWN_EN__SHIFT 0x1
#define PCIE_WPR_CNTL__WPR_RESET_LNK_DIS_EN_MASK 0x4
#define PCIE_WPR_CNTL__WPR_RESET_LNK_DIS_EN__SHIFT 0x2
#define PCIE_WPR_CNTL__WPR_RESET_COR_EN_MASK 0x8
#define PCIE_WPR_CNTL__WPR_RESET_COR_EN__SHIFT 0x3
#define PCIE_WPR_CNTL__WPR_RESET_REG_EN_MASK 0x10
#define PCIE_WPR_CNTL__WPR_RESET_REG_EN__SHIFT 0x4
#define PCIE_WPR_CNTL__WPR_RESET_STY_EN_MASK 0x20
#define PCIE_WPR_CNTL__WPR_RESET_STY_EN__SHIFT 0x5
#define PCIE_WPR_CNTL__WPR_RESET_PHY_EN_MASK 0x40
#define PCIE_WPR_CNTL__WPR_RESET_PHY_EN__SHIFT 0x6
#define PCIE_RX_LAST_TLP0__RX_LAST_TLP0_MASK 0xffffffff
#define PCIE_RX_LAST_TLP0__RX_LAST_TLP0__SHIFT 0x0
#define PCIE_RX_LAST_TLP1__RX_LAST_TLP1_MASK 0xffffffff
#define PCIE_RX_LAST_TLP1__RX_LAST_TLP1__SHIFT 0x0
#define PCIE_RX_LAST_TLP2__RX_LAST_TLP2_MASK 0xffffffff
#define PCIE_RX_LAST_TLP2__RX_LAST_TLP2__SHIFT 0x0
#define PCIE_RX_LAST_TLP3__RX_LAST_TLP3_MASK 0xffffffff
#define PCIE_RX_LAST_TLP3__RX_LAST_TLP3__SHIFT 0x0
#define PCIE_TX_LAST_TLP0__TX_LAST_TLP0_MASK 0xffffffff
#define PCIE_TX_LAST_TLP0__TX_LAST_TLP0__SHIFT 0x0
#define PCIE_TX_LAST_TLP1__TX_LAST_TLP1_MASK 0xffffffff
#define PCIE_TX_LAST_TLP1__TX_LAST_TLP1__SHIFT 0x0
#define PCIE_TX_LAST_TLP2__TX_LAST_TLP2_MASK 0xffffffff
#define PCIE_TX_LAST_TLP2__TX_LAST_TLP2__SHIFT 0x0
#define PCIE_TX_LAST_TLP3__TX_LAST_TLP3_MASK 0xffffffff
#define PCIE_TX_LAST_TLP3__TX_LAST_TLP3__SHIFT 0x0
#define PCIE_I2C_REG_ADDR_EXPAND__I2C_REG_ADDR_MASK 0x1ffff
#define PCIE_I2C_REG_ADDR_EXPAND__I2C_REG_ADDR__SHIFT 0x0
#define PCIE_I2C_REG_DATA__I2C_REG_DATA_MASK 0xffffffff
#define PCIE_I2C_REG_DATA__I2C_REG_DATA__SHIFT 0x0
#define PCIE_CFG_CNTL__CFG_EN_DEC_TO_HIDDEN_REG_MASK 0x1
#define PCIE_CFG_CNTL__CFG_EN_DEC_TO_HIDDEN_REG__SHIFT 0x0
#define PCIE_CFG_CNTL__CFG_EN_DEC_TO_GEN2_HIDDEN_REG_MASK 0x2
#define PCIE_CFG_CNTL__CFG_EN_DEC_TO_GEN2_HIDDEN_REG__SHIFT 0x1
#define PCIE_CFG_CNTL__CFG_EN_DEC_TO_GEN3_HIDDEN_REG_MASK 0x4
#define PCIE_CFG_CNTL__CFG_EN_DEC_TO_GEN3_HIDDEN_REG__SHIFT 0x2
#define PCIE_P_CNTL__P_PWRDN_EN_MASK 0x1
#define PCIE_P_CNTL__P_PWRDN_EN__SHIFT 0x0
#define PCIE_P_CNTL__P_SYMALIGN_MODE_MASK 0x2
#define PCIE_P_CNTL__P_SYMALIGN_MODE__SHIFT 0x1
#define PCIE_P_CNTL__P_SYMALIGN_HW_DEBUG_MASK 0x4
#define PCIE_P_CNTL__P_SYMALIGN_HW_DEBUG__SHIFT 0x2
#define PCIE_P_CNTL__P_ELASTDESKEW_HW_DEBUG_MASK 0x8
#define PCIE_P_CNTL__P_ELASTDESKEW_HW_DEBUG__SHIFT 0x3
#define PCIE_P_CNTL__P_IGNORE_CRC_ERR_MASK 0x10
#define PCIE_P_CNTL__P_IGNORE_CRC_ERR__SHIFT 0x4
#define PCIE_P_CNTL__P_IGNORE_LEN_ERR_MASK 0x20
#define PCIE_P_CNTL__P_IGNORE_LEN_ERR__SHIFT 0x5
#define PCIE_P_CNTL__P_IGNORE_EDB_ERR_MASK 0x40
#define PCIE_P_CNTL__P_IGNORE_EDB_ERR__SHIFT 0x6
#define PCIE_P_CNTL__P_IGNORE_IDL_ERR_MASK 0x80
#define PCIE_P_CNTL__P_IGNORE_IDL_ERR__SHIFT 0x7
#define PCIE_P_CNTL__P_IGNORE_TOK_ERR_MASK 0x100
#define PCIE_P_CNTL__P_IGNORE_TOK_ERR__SHIFT 0x8
#define PCIE_P_CNTL__P_BLK_LOCK_MODE_MASK 0x1000
#define PCIE_P_CNTL__P_BLK_LOCK_MODE__SHIFT 0xc
#define PCIE_P_CNTL__P_ALWAYS_USE_FAST_TXCLK_MASK 0x2000
#define PCIE_P_CNTL__P_ALWAYS_USE_FAST_TXCLK__SHIFT 0xd
#define PCIE_P_CNTL__P_ELEC_IDLE_MODE_MASK 0xc000
#define PCIE_P_CNTL__P_ELEC_IDLE_MODE__SHIFT 0xe
#define PCIE_P_CNTL__DLP_IGNORE_IN_L1_EN_MASK 0x10000
#define PCIE_P_CNTL__DLP_IGNORE_IN_L1_EN__SHIFT 0x10
#define PCIE_P_BUF_STATUS__P_OVERFLOW_ERR_MASK 0xffff
#define PCIE_P_BUF_STATUS__P_OVERFLOW_ERR__SHIFT 0x0
#define PCIE_P_BUF_STATUS__P_UNDERFLOW_ERR_MASK 0xffff0000
#define PCIE_P_BUF_STATUS__P_UNDERFLOW_ERR__SHIFT 0x10
#define PCIE_P_DECODER_STATUS__P_DECODE_ERR_MASK 0xffff
#define PCIE_P_DECODER_STATUS__P_DECODE_ERR__SHIFT 0x0
#define PCIE_P_MISC_STATUS__P_DESKEW_ERR_MASK 0xff
#define PCIE_P_MISC_STATUS__P_DESKEW_ERR__SHIFT 0x0
#define PCIE_P_MISC_STATUS__P_SYMUNLOCK_ERR_MASK 0xffff0000
#define PCIE_P_MISC_STATUS__P_SYMUNLOCK_ERR__SHIFT 0x10
#define PCIE_P_RCV_L0S_FTS_DET__P_RCV_L0S_FTS_DET_MIN_MASK 0xff
#define PCIE_P_RCV_L0S_FTS_DET__P_RCV_L0S_FTS_DET_MIN__SHIFT 0x0
#define PCIE_P_RCV_L0S_FTS_DET__P_RCV_L0S_FTS_DET_MAX_MASK 0xff00
#define PCIE_P_RCV_L0S_FTS_DET__P_RCV_L0S_FTS_DET_MAX__SHIFT 0x8
#define PCIE_OBFF_CNTL__TX_OBFF_PRIV_DISABLE_MASK 0x1
#define PCIE_OBFF_CNTL__TX_OBFF_PRIV_DISABLE__SHIFT 0x0
#define PCIE_OBFF_CNTL__TX_OBFF_WAKE_SIMPLE_MODE_EN_MASK 0x2
#define PCIE_OBFF_CNTL__TX_OBFF_WAKE_SIMPLE_MODE_EN__SHIFT 0x1
#define PCIE_OBFF_CNTL__TX_OBFF_HOSTMEM_TO_ACTIVE_MASK 0x4
#define PCIE_OBFF_CNTL__TX_OBFF_HOSTMEM_TO_ACTIVE__SHIFT 0x2
#define PCIE_OBFF_CNTL__TX_OBFF_SLVCPL_TO_ACTIVE_MASK 0x8
#define PCIE_OBFF_CNTL__TX_OBFF_SLVCPL_TO_ACTIVE__SHIFT 0x3
#define PCIE_OBFF_CNTL__TX_OBFF_WAKE_MAX_PULSE_WIDTH_MASK 0xf0
#define PCIE_OBFF_CNTL__TX_OBFF_WAKE_MAX_PULSE_WIDTH__SHIFT 0x4
#define PCIE_OBFF_CNTL__TX_OBFF_WAKE_MAX_TWO_FALLING_WIDTH_MASK 0xf00
#define PCIE_OBFF_CNTL__TX_OBFF_WAKE_MAX_TWO_FALLING_WIDTH__SHIFT 0x8
#define PCIE_OBFF_CNTL__TX_OBFF_WAKE_SAMPLING_PERIOD_MASK 0xf000
#define PCIE_OBFF_CNTL__TX_OBFF_WAKE_SAMPLING_PERIOD__SHIFT 0xc
#define PCIE_OBFF_CNTL__TX_OBFF_INTR_TO_ACTIVE_MASK 0x10000
#define PCIE_OBFF_CNTL__TX_OBFF_INTR_TO_ACTIVE__SHIFT 0x10
#define PCIE_OBFF_CNTL__TX_OBFF_ERR_TO_ACTIVE_MASK 0x20000
#define PCIE_OBFF_CNTL__TX_OBFF_ERR_TO_ACTIVE__SHIFT 0x11
#define PCIE_OBFF_CNTL__TX_OBFF_ANY_MSG_TO_ACTIVE_MASK 0x40000
#define PCIE_OBFF_CNTL__TX_OBFF_ANY_MSG_TO_ACTIVE__SHIFT 0x12
#define PCIE_OBFF_CNTL__TX_OBFF_PENDING_REQ_TO_ACTIVE_MASK 0xf00000
#define PCIE_OBFF_CNTL__TX_OBFF_PENDING_REQ_TO_ACTIVE__SHIFT 0x14
#define PCIE_TX_LTR_CNTL__LTR_PRIV_S_SHORT_VALUE_MASK 0x7
#define PCIE_TX_LTR_CNTL__LTR_PRIV_S_SHORT_VALUE__SHIFT 0x0
#define PCIE_TX_LTR_CNTL__LTR_PRIV_S_LONG_VALUE_MASK 0x38
#define PCIE_TX_LTR_CNTL__LTR_PRIV_S_LONG_VALUE__SHIFT 0x3
#define PCIE_TX_LTR_CNTL__LTR_PRIV_S_REQUIREMENT_MASK 0x40
#define PCIE_TX_LTR_CNTL__LTR_PRIV_S_REQUIREMENT__SHIFT 0x6
#define PCIE_TX_LTR_CNTL__LTR_PRIV_NS_SHORT_VALUE_MASK 0x380
#define PCIE_TX_LTR_CNTL__LTR_PRIV_NS_SHORT_VALUE__SHIFT 0x7
#define PCIE_TX_LTR_CNTL__LTR_PRIV_NS_LONG_VALUE_MASK 0x1c00
#define PCIE_TX_LTR_CNTL__LTR_PRIV_NS_LONG_VALUE__SHIFT 0xa
#define PCIE_TX_LTR_CNTL__LTR_PRIV_NS_REQUIREMENT_MASK 0x2000
#define PCIE_TX_LTR_CNTL__LTR_PRIV_NS_REQUIREMENT__SHIFT 0xd
#define PCIE_TX_LTR_CNTL__LTR_PRIV_MSG_DIS_IN_PM_NON_D0_MASK 0x4000
#define PCIE_TX_LTR_CNTL__LTR_PRIV_MSG_DIS_IN_PM_NON_D0__SHIFT 0xe
#define PCIE_TX_LTR_CNTL__LTR_PRIV_RST_LTR_IN_DL_DOWN_MASK 0x8000
#define PCIE_TX_LTR_CNTL__LTR_PRIV_RST_LTR_IN_DL_DOWN__SHIFT 0xf
#define PCIE_PERF_COUNT_CNTL__GLOBAL_COUNT_EN_MASK 0x1
#define PCIE_PERF_COUNT_CNTL__GLOBAL_COUNT_EN__SHIFT 0x0
#define PCIE_PERF_COUNT_CNTL__GLOBAL_SHADOW_WR_MASK 0x2
#define PCIE_PERF_COUNT_CNTL__GLOBAL_SHADOW_WR__SHIFT 0x1
#define PCIE_PERF_COUNT_CNTL__GLOBAL_COUNT_RESET_MASK 0x4
#define PCIE_PERF_COUNT_CNTL__GLOBAL_COUNT_RESET__SHIFT 0x2
#define PCIE_PERF_CNTL_TXCLK__EVENT0_SEL_MASK 0xff
#define PCIE_PERF_CNTL_TXCLK__EVENT0_SEL__SHIFT 0x0
#define PCIE_PERF_CNTL_TXCLK__EVENT1_SEL_MASK 0xff00
#define PCIE_PERF_CNTL_TXCLK__EVENT1_SEL__SHIFT 0x8
#define PCIE_PERF_CNTL_TXCLK__COUNTER0_UPPER_MASK 0xff0000
#define PCIE_PERF_CNTL_TXCLK__COUNTER0_UPPER__SHIFT 0x10
#define PCIE_PERF_CNTL_TXCLK__COUNTER1_UPPER_MASK 0xff000000
#define PCIE_PERF_CNTL_TXCLK__COUNTER1_UPPER__SHIFT 0x18
#define PCIE_PERF_COUNT0_TXCLK__COUNTER0_MASK 0xffffffff
#define PCIE_PERF_COUNT0_TXCLK__COUNTER0__SHIFT 0x0
#define PCIE_PERF_COUNT1_TXCLK__COUNTER1_MASK 0xffffffff
#define PCIE_PERF_COUNT1_TXCLK__COUNTER1__SHIFT 0x0
#define PCIE_PERF_CNTL_MST_R_CLK__EVENT0_SEL_MASK 0xff
#define PCIE_PERF_CNTL_MST_R_CLK__EVENT0_SEL__SHIFT 0x0
#define PCIE_PERF_CNTL_MST_R_CLK__EVENT1_SEL_MASK 0xff00
#define PCIE_PERF_CNTL_MST_R_CLK__EVENT1_SEL__SHIFT 0x8
#define PCIE_PERF_CNTL_MST_R_CLK__COUNTER0_UPPER_MASK 0xff0000
#define PCIE_PERF_CNTL_MST_R_CLK__COUNTER0_UPPER__SHIFT 0x10
#define PCIE_PERF_CNTL_MST_R_CLK__COUNTER1_UPPER_MASK 0xff000000
#define PCIE_PERF_CNTL_MST_R_CLK__COUNTER1_UPPER__SHIFT 0x18
#define PCIE_PERF_COUNT0_MST_R_CLK__COUNTER0_MASK 0xffffffff
#define PCIE_PERF_COUNT0_MST_R_CLK__COUNTER0__SHIFT 0x0
#define PCIE_PERF_COUNT1_MST_R_CLK__COUNTER1_MASK 0xffffffff
#define PCIE_PERF_COUNT1_MST_R_CLK__COUNTER1__SHIFT 0x0
#define PCIE_PERF_CNTL_MST_C_CLK__EVENT0_SEL_MASK 0xff
#define PCIE_PERF_CNTL_MST_C_CLK__EVENT0_SEL__SHIFT 0x0
#define PCIE_PERF_CNTL_MST_C_CLK__EVENT1_SEL_MASK 0xff00
#define PCIE_PERF_CNTL_MST_C_CLK__EVENT1_SEL__SHIFT 0x8
#define PCIE_PERF_CNTL_MST_C_CLK__COUNTER0_UPPER_MASK 0xff0000
#define PCIE_PERF_CNTL_MST_C_CLK__COUNTER0_UPPER__SHIFT 0x10
#define PCIE_PERF_CNTL_MST_C_CLK__COUNTER1_UPPER_MASK 0xff000000
#define PCIE_PERF_CNTL_MST_C_CLK__COUNTER1_UPPER__SHIFT 0x18
#define PCIE_PERF_COUNT0_MST_C_CLK__COUNTER0_MASK 0xffffffff
#define PCIE_PERF_COUNT0_MST_C_CLK__COUNTER0__SHIFT 0x0
#define PCIE_PERF_COUNT1_MST_C_CLK__COUNTER1_MASK 0xffffffff
#define PCIE_PERF_COUNT1_MST_C_CLK__COUNTER1__SHIFT 0x0
#define PCIE_PERF_CNTL_SLV_R_CLK__EVENT0_SEL_MASK 0xff
#define PCIE_PERF_CNTL_SLV_R_CLK__EVENT0_SEL__SHIFT 0x0
#define PCIE_PERF_CNTL_SLV_R_CLK__EVENT1_SEL_MASK 0xff00
#define PCIE_PERF_CNTL_SLV_R_CLK__EVENT1_SEL__SHIFT 0x8
#define PCIE_PERF_CNTL_SLV_R_CLK__COUNTER0_UPPER_MASK 0xff0000
#define PCIE_PERF_CNTL_SLV_R_CLK__COUNTER0_UPPER__SHIFT 0x10
#define PCIE_PERF_CNTL_SLV_R_CLK__COUNTER1_UPPER_MASK 0xff000000
#define PCIE_PERF_CNTL_SLV_R_CLK__COUNTER1_UPPER__SHIFT 0x18
#define PCIE_PERF_COUNT0_SLV_R_CLK__COUNTER0_MASK 0xffffffff
#define PCIE_PERF_COUNT0_SLV_R_CLK__COUNTER0__SHIFT 0x0
#define PCIE_PERF_COUNT1_SLV_R_CLK__COUNTER1_MASK 0xffffffff
#define PCIE_PERF_COUNT1_SLV_R_CLK__COUNTER1__SHIFT 0x0
#define PCIE_PERF_CNTL_SLV_S_C_CLK__EVENT0_SEL_MASK 0xff
#define PCIE_PERF_CNTL_SLV_S_C_CLK__EVENT0_SEL__SHIFT 0x0
#define PCIE_PERF_CNTL_SLV_S_C_CLK__EVENT1_SEL_MASK 0xff00
#define PCIE_PERF_CNTL_SLV_S_C_CLK__EVENT1_SEL__SHIFT 0x8
#define PCIE_PERF_CNTL_SLV_S_C_CLK__COUNTER0_UPPER_MASK 0xff0000
#define PCIE_PERF_CNTL_SLV_S_C_CLK__COUNTER0_UPPER__SHIFT 0x10
#define PCIE_PERF_CNTL_SLV_S_C_CLK__COUNTER1_UPPER_MASK 0xff000000
#define PCIE_PERF_CNTL_SLV_S_C_CLK__COUNTER1_UPPER__SHIFT 0x18
#define PCIE_PERF_COUNT0_SLV_S_C_CLK__COUNTER0_MASK 0xffffffff
#define PCIE_PERF_COUNT0_SLV_S_C_CLK__COUNTER0__SHIFT 0x0
#define PCIE_PERF_COUNT1_SLV_S_C_CLK__COUNTER1_MASK 0xffffffff
#define PCIE_PERF_COUNT1_SLV_S_C_CLK__COUNTER1__SHIFT 0x0
#define PCIE_PERF_CNTL_SLV_NS_C_CLK__EVENT0_SEL_MASK 0xff
#define PCIE_PERF_CNTL_SLV_NS_C_CLK__EVENT0_SEL__SHIFT 0x0
#define PCIE_PERF_CNTL_SLV_NS_C_CLK__EVENT1_SEL_MASK 0xff00
#define PCIE_PERF_CNTL_SLV_NS_C_CLK__EVENT1_SEL__SHIFT 0x8
#define PCIE_PERF_CNTL_SLV_NS_C_CLK__COUNTER0_UPPER_MASK 0xff0000
#define PCIE_PERF_CNTL_SLV_NS_C_CLK__COUNTER0_UPPER__SHIFT 0x10
#define PCIE_PERF_CNTL_SLV_NS_C_CLK__COUNTER1_UPPER_MASK 0xff000000
#define PCIE_PERF_CNTL_SLV_NS_C_CLK__COUNTER1_UPPER__SHIFT 0x18
#define PCIE_PERF_COUNT0_SLV_NS_C_CLK__COUNTER0_MASK 0xffffffff
#define PCIE_PERF_COUNT0_SLV_NS_C_CLK__COUNTER0__SHIFT 0x0
#define PCIE_PERF_COUNT1_SLV_NS_C_CLK__COUNTER1_MASK 0xffffffff
#define PCIE_PERF_COUNT1_SLV_NS_C_CLK__COUNTER1__SHIFT 0x0
#define PCIE_PERF_CNTL_EVENT0_PORT_SEL__PERF0_PORT_SEL_TXCLK_MASK 0xf
#define PCIE_PERF_CNTL_EVENT0_PORT_SEL__PERF0_PORT_SEL_TXCLK__SHIFT 0x0
#define PCIE_PERF_CNTL_EVENT0_PORT_SEL__PERF0_PORT_SEL_MST_R_CLK_MASK 0xf0
#define PCIE_PERF_CNTL_EVENT0_PORT_SEL__PERF0_PORT_SEL_MST_R_CLK__SHIFT 0x4
#define PCIE_PERF_CNTL_EVENT0_PORT_SEL__PERF0_PORT_SEL_MST_C_CLK_MASK 0xf00
#define PCIE_PERF_CNTL_EVENT0_PORT_SEL__PERF0_PORT_SEL_MST_C_CLK__SHIFT 0x8
#define PCIE_PERF_CNTL_EVENT0_PORT_SEL__PERF0_PORT_SEL_SLV_R_CLK_MASK 0xf000
#define PCIE_PERF_CNTL_EVENT0_PORT_SEL__PERF0_PORT_SEL_SLV_R_CLK__SHIFT 0xc
#define PCIE_PERF_CNTL_EVENT0_PORT_SEL__PERF0_PORT_SEL_SLV_S_C_CLK_MASK 0xf0000
#define PCIE_PERF_CNTL_EVENT0_PORT_SEL__PERF0_PORT_SEL_SLV_S_C_CLK__SHIFT 0x10
#define PCIE_PERF_CNTL_EVENT0_PORT_SEL__PERF0_PORT_SEL_SLV_NS_C_CLK_MASK 0xf00000
#define PCIE_PERF_CNTL_EVENT0_PORT_SEL__PERF0_PORT_SEL_SLV_NS_C_CLK__SHIFT 0x14
#define PCIE_PERF_CNTL_EVENT0_PORT_SEL__PERF0_PORT_SEL_TXCLK2_MASK 0xf000000
#define PCIE_PERF_CNTL_EVENT0_PORT_SEL__PERF0_PORT_SEL_TXCLK2__SHIFT 0x18
#define PCIE_PERF_CNTL_EVENT1_PORT_SEL__PERF1_PORT_SEL_TXCLK_MASK 0xf
#define PCIE_PERF_CNTL_EVENT1_PORT_SEL__PERF1_PORT_SEL_TXCLK__SHIFT 0x0
#define PCIE_PERF_CNTL_EVENT1_PORT_SEL__PERF1_PORT_SEL_MST_R_CLK_MASK 0xf0
#define PCIE_PERF_CNTL_EVENT1_PORT_SEL__PERF1_PORT_SEL_MST_R_CLK__SHIFT 0x4
#define PCIE_PERF_CNTL_EVENT1_PORT_SEL__PERF1_PORT_SEL_MST_C_CLK_MASK 0xf00
#define PCIE_PERF_CNTL_EVENT1_PORT_SEL__PERF1_PORT_SEL_MST_C_CLK__SHIFT 0x8
#define PCIE_PERF_CNTL_EVENT1_PORT_SEL__PERF1_PORT_SEL_SLV_R_CLK_MASK 0xf000
#define PCIE_PERF_CNTL_EVENT1_PORT_SEL__PERF1_PORT_SEL_SLV_R_CLK__SHIFT 0xc
#define PCIE_PERF_CNTL_EVENT1_PORT_SEL__PERF1_PORT_SEL_SLV_S_C_CLK_MASK 0xf0000
#define PCIE_PERF_CNTL_EVENT1_PORT_SEL__PERF1_PORT_SEL_SLV_S_C_CLK__SHIFT 0x10
#define PCIE_PERF_CNTL_EVENT1_PORT_SEL__PERF1_PORT_SEL_SLV_NS_C_CLK_MASK 0xf00000
#define PCIE_PERF_CNTL_EVENT1_PORT_SEL__PERF1_PORT_SEL_SLV_NS_C_CLK__SHIFT 0x14
#define PCIE_PERF_CNTL_EVENT1_PORT_SEL__PERF1_PORT_SEL_TXCLK2_MASK 0xf000000
#define PCIE_PERF_CNTL_EVENT1_PORT_SEL__PERF1_PORT_SEL_TXCLK2__SHIFT 0x18
#define PCIE_PERF_CNTL_TXCLK2__EVENT0_SEL_MASK 0xff
#define PCIE_PERF_CNTL_TXCLK2__EVENT0_SEL__SHIFT 0x0
#define PCIE_PERF_CNTL_TXCLK2__EVENT1_SEL_MASK 0xff00
#define PCIE_PERF_CNTL_TXCLK2__EVENT1_SEL__SHIFT 0x8
#define PCIE_PERF_CNTL_TXCLK2__COUNTER0_UPPER_MASK 0xff0000
#define PCIE_PERF_CNTL_TXCLK2__COUNTER0_UPPER__SHIFT 0x10
#define PCIE_PERF_CNTL_TXCLK2__COUNTER1_UPPER_MASK 0xff000000
#define PCIE_PERF_CNTL_TXCLK2__COUNTER1_UPPER__SHIFT 0x18
#define PCIE_PERF_COUNT0_TXCLK2__COUNTER0_MASK 0xffffffff
#define PCIE_PERF_COUNT0_TXCLK2__COUNTER0__SHIFT 0x0
#define PCIE_PERF_COUNT1_TXCLK2__COUNTER1_MASK 0xffffffff
#define PCIE_PERF_COUNT1_TXCLK2__COUNTER1__SHIFT 0x0
#define PCIE_STRAP_F0__STRAP_F0_EN_MASK 0x1
#define PCIE_STRAP_F0__STRAP_F0_EN__SHIFT 0x0
#define PCIE_STRAP_F0__STRAP_F0_LEGACY_DEVICE_TYPE_EN_MASK 0x2
#define PCIE_STRAP_F0__STRAP_F0_LEGACY_DEVICE_TYPE_EN__SHIFT 0x1
#define PCIE_STRAP_F0__STRAP_F0_MSI_EN_MASK 0x4
#define PCIE_STRAP_F0__STRAP_F0_MSI_EN__SHIFT 0x2
#define PCIE_STRAP_F0__STRAP_F0_VC_EN_MASK 0x8
#define PCIE_STRAP_F0__STRAP_F0_VC_EN__SHIFT 0x3
#define PCIE_STRAP_F0__STRAP_F0_DSN_EN_MASK 0x10
#define PCIE_STRAP_F0__STRAP_F0_DSN_EN__SHIFT 0x4
#define PCIE_STRAP_F0__STRAP_F0_AER_EN_MASK 0x20
#define PCIE_STRAP_F0__STRAP_F0_AER_EN__SHIFT 0x5
#define PCIE_STRAP_F0__STRAP_F0_ACS_EN_MASK 0x40
#define PCIE_STRAP_F0__STRAP_F0_ACS_EN__SHIFT 0x6
#define PCIE_STRAP_F0__STRAP_F0_BAR_EN_MASK 0x80
#define PCIE_STRAP_F0__STRAP_F0_BAR_EN__SHIFT 0x7
#define PCIE_STRAP_F0__STRAP_F0_PWR_EN_MASK 0x100
#define PCIE_STRAP_F0__STRAP_F0_PWR_EN__SHIFT 0x8
#define PCIE_STRAP_F0__STRAP_F0_DPA_EN_MASK 0x200
#define PCIE_STRAP_F0__STRAP_F0_DPA_EN__SHIFT 0x9
#define PCIE_STRAP_F0__STRAP_F0_ATS_EN_MASK 0x400
#define PCIE_STRAP_F0__STRAP_F0_ATS_EN__SHIFT 0xa
#define PCIE_STRAP_F0__STRAP_F0_PAGE_REQ_EN_MASK 0x800
#define PCIE_STRAP_F0__STRAP_F0_PAGE_REQ_EN__SHIFT 0xb
#define PCIE_STRAP_F0__STRAP_F0_PASID_EN_MASK 0x1000
#define PCIE_STRAP_F0__STRAP_F0_PASID_EN__SHIFT 0xc
#define PCIE_STRAP_F0__STRAP_F0_ECRC_CHECK_EN_MASK 0x2000
#define PCIE_STRAP_F0__STRAP_F0_ECRC_CHECK_EN__SHIFT 0xd
#define PCIE_STRAP_F0__STRAP_F0_ECRC_GEN_EN_MASK 0x4000
#define PCIE_STRAP_F0__STRAP_F0_ECRC_GEN_EN__SHIFT 0xe
#define PCIE_STRAP_F0__STRAP_F0_CPL_ABORT_ERR_EN_MASK 0x8000
#define PCIE_STRAP_F0__STRAP_F0_CPL_ABORT_ERR_EN__SHIFT 0xf
#define PCIE_STRAP_F0__STRAP_F0_POISONED_ADVISORY_NONFATAL_MASK 0x10000
#define PCIE_STRAP_F0__STRAP_F0_POISONED_ADVISORY_NONFATAL__SHIFT 0x10
#define PCIE_STRAP_F0__STRAP_F0_MC_EN_MASK 0x20000
#define PCIE_STRAP_F0__STRAP_F0_MC_EN__SHIFT 0x11
#define PCIE_STRAP_F1__STRAP_F1_EN_MASK 0x1
#define PCIE_STRAP_F1__STRAP_F1_EN__SHIFT 0x0
#define PCIE_STRAP_F1__STRAP_F1_LEGACY_DEVICE_TYPE_EN_MASK 0x2
#define PCIE_STRAP_F1__STRAP_F1_LEGACY_DEVICE_TYPE_EN__SHIFT 0x1
#define PCIE_STRAP_F1__STRAP_F1_MSI_EN_MASK 0x4
#define PCIE_STRAP_F1__STRAP_F1_MSI_EN__SHIFT 0x2
#define PCIE_STRAP_F1__STRAP_F1_VC_EN_MASK 0x8
#define PCIE_STRAP_F1__STRAP_F1_VC_EN__SHIFT 0x3
#define PCIE_STRAP_F1__STRAP_F1_DSN_EN_MASK 0x10
#define PCIE_STRAP_F1__STRAP_F1_DSN_EN__SHIFT 0x4
#define PCIE_STRAP_F1__STRAP_F1_AER_EN_MASK 0x20
#define PCIE_STRAP_F1__STRAP_F1_AER_EN__SHIFT 0x5
#define PCIE_STRAP_F1__STRAP_F1_ACS_EN_MASK 0x40
#define PCIE_STRAP_F1__STRAP_F1_ACS_EN__SHIFT 0x6
#define PCIE_STRAP_F1__STRAP_F1_BAR_EN_MASK 0x80
#define PCIE_STRAP_F1__STRAP_F1_BAR_EN__SHIFT 0x7
#define PCIE_STRAP_F1__STRAP_F1_PWR_EN_MASK 0x100
#define PCIE_STRAP_F1__STRAP_F1_PWR_EN__SHIFT 0x8
#define PCIE_STRAP_F1__STRAP_F1_DPA_EN_MASK 0x200
#define PCIE_STRAP_F1__STRAP_F1_DPA_EN__SHIFT 0x9
#define PCIE_STRAP_F1__STRAP_F1_ATS_EN_MASK 0x400
#define PCIE_STRAP_F1__STRAP_F1_ATS_EN__SHIFT 0xa
#define PCIE_STRAP_F1__STRAP_F1_PAGE_REQ_EN_MASK 0x800
#define PCIE_STRAP_F1__STRAP_F1_PAGE_REQ_EN__SHIFT 0xb
#define PCIE_STRAP_F1__STRAP_F1_PASID_EN_MASK 0x1000
#define PCIE_STRAP_F1__STRAP_F1_PASID_EN__SHIFT 0xc
#define PCIE_STRAP_F1__STRAP_F1_ECRC_CHECK_EN_MASK 0x2000
#define PCIE_STRAP_F1__STRAP_F1_ECRC_CHECK_EN__SHIFT 0xd
#define PCIE_STRAP_F1__STRAP_F1_ECRC_GEN_EN_MASK 0x4000
#define PCIE_STRAP_F1__STRAP_F1_ECRC_GEN_EN__SHIFT 0xe
#define PCIE_STRAP_F1__STRAP_F1_CPL_ABORT_ERR_EN_MASK 0x8000
#define PCIE_STRAP_F1__STRAP_F1_CPL_ABORT_ERR_EN__SHIFT 0xf
#define PCIE_STRAP_F1__STRAP_F1_POISONED_ADVISORY_NONFATAL_MASK 0x10000
#define PCIE_STRAP_F1__STRAP_F1_POISONED_ADVISORY_NONFATAL__SHIFT 0x10
#define PCIE_STRAP_F2__STRAP_F2_EN_MASK 0x1
#define PCIE_STRAP_F2__STRAP_F2_EN__SHIFT 0x0
#define PCIE_STRAP_F2__STRAP_F2_LEGACY_DEVICE_TYPE_EN_MASK 0x2
#define PCIE_STRAP_F2__STRAP_F2_LEGACY_DEVICE_TYPE_EN__SHIFT 0x1
#define PCIE_STRAP_F2__STRAP_F2_MSI_EN_MASK 0x4
#define PCIE_STRAP_F2__STRAP_F2_MSI_EN__SHIFT 0x2
#define PCIE_STRAP_F2__STRAP_F2_VC_EN_MASK 0x8
#define PCIE_STRAP_F2__STRAP_F2_VC_EN__SHIFT 0x3
#define PCIE_STRAP_F2__STRAP_F2_DSN_EN_MASK 0x10
#define PCIE_STRAP_F2__STRAP_F2_DSN_EN__SHIFT 0x4
#define PCIE_STRAP_F2__STRAP_F2_AER_EN_MASK 0x20
#define PCIE_STRAP_F2__STRAP_F2_AER_EN__SHIFT 0x5
#define PCIE_STRAP_F2__STRAP_F2_ACS_EN_MASK 0x40
#define PCIE_STRAP_F2__STRAP_F2_ACS_EN__SHIFT 0x6
#define PCIE_STRAP_F2__STRAP_F2_BAR_EN_MASK 0x80
#define PCIE_STRAP_F2__STRAP_F2_BAR_EN__SHIFT 0x7
#define PCIE_STRAP_F2__STRAP_F2_PWR_EN_MASK 0x100
#define PCIE_STRAP_F2__STRAP_F2_PWR_EN__SHIFT 0x8
#define PCIE_STRAP_F2__STRAP_F2_DPA_EN_MASK 0x200
#define PCIE_STRAP_F2__STRAP_F2_DPA_EN__SHIFT 0x9
#define PCIE_STRAP_F2__STRAP_F2_ATS_EN_MASK 0x400
#define PCIE_STRAP_F2__STRAP_F2_ATS_EN__SHIFT 0xa
#define PCIE_STRAP_F2__STRAP_F2_PAGE_REQ_EN_MASK 0x800
#define PCIE_STRAP_F2__STRAP_F2_PAGE_REQ_EN__SHIFT 0xb
#define PCIE_STRAP_F2__STRAP_F2_PASID_EN_MASK 0x1000
#define PCIE_STRAP_F2__STRAP_F2_PASID_EN__SHIFT 0xc
#define PCIE_STRAP_F2__STRAP_F2_ECRC_CHECK_EN_MASK 0x2000
#define PCIE_STRAP_F2__STRAP_F2_ECRC_CHECK_EN__SHIFT 0xd
#define PCIE_STRAP_F2__STRAP_F2_ECRC_GEN_EN_MASK 0x4000
#define PCIE_STRAP_F2__STRAP_F2_ECRC_GEN_EN__SHIFT 0xe
#define PCIE_STRAP_F2__STRAP_F2_CPL_ABORT_ERR_EN_MASK 0x8000
#define PCIE_STRAP_F2__STRAP_F2_CPL_ABORT_ERR_EN__SHIFT 0xf
#define PCIE_STRAP_F2__STRAP_F2_POISONED_ADVISORY_NONFATAL_MASK 0x10000
#define PCIE_STRAP_F2__STRAP_F2_POISONED_ADVISORY_NONFATAL__SHIFT 0x10
#define PCIE_STRAP_F3__RESERVED_MASK 0xffffffff
#define PCIE_STRAP_F3__RESERVED__SHIFT 0x0
#define PCIE_STRAP_F4__RESERVED_MASK 0xffffffff
#define PCIE_STRAP_F4__RESERVED__SHIFT 0x0
#define PCIE_STRAP_F5__RESERVED_MASK 0xffffffff
#define PCIE_STRAP_F5__RESERVED__SHIFT 0x0
#define PCIE_STRAP_F6__RESERVED_MASK 0xffffffff
#define PCIE_STRAP_F6__RESERVED__SHIFT 0x0
#define PCIE_STRAP_F7__RESERVED_MASK 0xffffffff
#define PCIE_STRAP_F7__RESERVED__SHIFT 0x0
#define PCIE_STRAP_MISC__STRAP_LINK_CONFIG_MASK 0xf
#define PCIE_STRAP_MISC__STRAP_LINK_CONFIG__SHIFT 0x0
#define PCIE_STRAP_MISC__STRAP_TL_ALT_BUF_EN_MASK 0x10
#define PCIE_STRAP_MISC__STRAP_TL_ALT_BUF_EN__SHIFT 0x4
#define PCIE_STRAP_MISC__STRAP_MAX_PASID_WIDTH_MASK 0x1f00
#define PCIE_STRAP_MISC__STRAP_MAX_PASID_WIDTH__SHIFT 0x8
#define PCIE_STRAP_MISC__STRAP_PASID_EXE_PERMISSION_SUPPORTED_MASK 0x2000
#define PCIE_STRAP_MISC__STRAP_PASID_EXE_PERMISSION_SUPPORTED__SHIFT 0xd
#define PCIE_STRAP_MISC__STRAP_PASID_PRIV_MODE_SUPPORTED_MASK 0x4000
#define PCIE_STRAP_MISC__STRAP_PASID_PRIV_MODE_SUPPORTED__SHIFT 0xe
#define PCIE_STRAP_MISC__STRAP_PASID_GLOBAL_INVALIDATE_SUPPORTED_MASK 0x8000
#define PCIE_STRAP_MISC__STRAP_PASID_GLOBAL_INVALIDATE_SUPPORTED__SHIFT 0xf
#define PCIE_STRAP_MISC__STRAP_CLK_PM_EN_MASK 0x1000000
#define PCIE_STRAP_MISC__STRAP_CLK_PM_EN__SHIFT 0x18
#define PCIE_STRAP_MISC__STRAP_ECN1P1_EN_MASK 0x2000000
#define PCIE_STRAP_MISC__STRAP_ECN1P1_EN__SHIFT 0x19
#define PCIE_STRAP_MISC__STRAP_EXT_VC_COUNT_MASK 0x4000000
#define PCIE_STRAP_MISC__STRAP_EXT_VC_COUNT__SHIFT 0x1a
#define PCIE_STRAP_MISC__STRAP_REVERSE_ALL_MASK 0x10000000
#define PCIE_STRAP_MISC__STRAP_REVERSE_ALL__SHIFT 0x1c
#define PCIE_STRAP_MISC__STRAP_MST_ADR64_EN_MASK 0x20000000
#define PCIE_STRAP_MISC__STRAP_MST_ADR64_EN__SHIFT 0x1d
#define PCIE_STRAP_MISC__STRAP_FLR_EN_MASK 0x40000000
#define PCIE_STRAP_MISC__STRAP_FLR_EN__SHIFT 0x1e
#define PCIE_STRAP_MISC__STRAP_INTERNAL_ERR_EN_MASK 0x80000000
#define PCIE_STRAP_MISC__STRAP_INTERNAL_ERR_EN__SHIFT 0x1f
#define PCIE_STRAP_MISC2__STRAP_GEN2_COMPLIANCE_MASK 0x2
#define PCIE_STRAP_MISC2__STRAP_GEN2_COMPLIANCE__SHIFT 0x1
#define PCIE_STRAP_MISC2__STRAP_MSTCPL_TIMEOUT_EN_MASK 0x4
#define PCIE_STRAP_MISC2__STRAP_MSTCPL_TIMEOUT_EN__SHIFT 0x2
#define PCIE_STRAP_MISC2__STRAP_GEN3_COMPLIANCE_MASK 0x8
#define PCIE_STRAP_MISC2__STRAP_GEN3_COMPLIANCE__SHIFT 0x3
#define PCIE_STRAP_MISC2__STRAP_TPH_SUPPORTED_MASK 0x10
#define PCIE_STRAP_MISC2__STRAP_TPH_SUPPORTED__SHIFT 0x4
#define PCIE_STRAP_PI__STRAP_QUICKSIM_START_MASK 0x1
#define PCIE_STRAP_PI__STRAP_QUICKSIM_START__SHIFT 0x0
#define PCIE_STRAP_PI__STRAP_TEST_TOGGLE_PATTERN_MASK 0x10000000
#define PCIE_STRAP_PI__STRAP_TEST_TOGGLE_PATTERN__SHIFT 0x1c
#define PCIE_STRAP_PI__STRAP_TEST_TOGGLE_MODE_MASK 0x20000000
#define PCIE_STRAP_PI__STRAP_TEST_TOGGLE_MODE__SHIFT 0x1d
#define PCIE_STRAP_I2C_BD__STRAP_BIF_I2C_SLV_ADR_MASK 0x7f
#define PCIE_STRAP_I2C_BD__STRAP_BIF_I2C_SLV_ADR__SHIFT 0x0
#define PCIE_STRAP_I2C_BD__STRAP_BIF_DBG_I2C_EN_MASK 0x80
#define PCIE_STRAP_I2C_BD__STRAP_BIF_DBG_I2C_EN__SHIFT 0x7
#define PCIE_PRBS_CLR__PRBS_CLR_MASK 0xffff
#define PCIE_PRBS_CLR__PRBS_CLR__SHIFT 0x0
#define PCIE_PRBS_CLR__PRBS_CHECKER_DEBUG_BUS_SELECT_MASK 0xf0000
#define PCIE_PRBS_CLR__PRBS_CHECKER_DEBUG_BUS_SELECT__SHIFT 0x10
#define PCIE_PRBS_STATUS1__PRBS_ERRSTAT_MASK 0xffff
#define PCIE_PRBS_STATUS1__PRBS_ERRSTAT__SHIFT 0x0
#define PCIE_PRBS_STATUS1__PRBS_LOCKED_MASK 0xffff0000
#define PCIE_PRBS_STATUS1__PRBS_LOCKED__SHIFT 0x10
#define PCIE_PRBS_STATUS2__PRBS_BITCNT_DONE_MASK 0xffff
#define PCIE_PRBS_STATUS2__PRBS_BITCNT_DONE__SHIFT 0x0
#define PCIE_PRBS_FREERUN__PRBS_FREERUN_MASK 0xffff
#define PCIE_PRBS_FREERUN__PRBS_FREERUN__SHIFT 0x0
#define PCIE_PRBS_MISC__PRBS_EN_MASK 0x1
#define PCIE_PRBS_MISC__PRBS_EN__SHIFT 0x0
#define PCIE_PRBS_MISC__PRBS_TEST_MODE_MASK 0x6
#define PCIE_PRBS_MISC__PRBS_TEST_MODE__SHIFT 0x1
#define PCIE_PRBS_MISC__PRBS_USER_PATTERN_TOGGLE_MASK 0x8
#define PCIE_PRBS_MISC__PRBS_USER_PATTERN_TOGGLE__SHIFT 0x3
#define PCIE_PRBS_MISC__PRBS_8BIT_SEL_MASK 0x10
#define PCIE_PRBS_MISC__PRBS_8BIT_SEL__SHIFT 0x4
#define PCIE_PRBS_MISC__PRBS_COMMA_NUM_MASK 0x60
#define PCIE_PRBS_MISC__PRBS_COMMA_NUM__SHIFT 0x5
#define PCIE_PRBS_MISC__PRBS_LOCK_CNT_MASK 0xf80
#define PCIE_PRBS_MISC__PRBS_LOCK_CNT__SHIFT 0x7
#define PCIE_PRBS_MISC__PRBS_DATA_RATE_MASK 0xc000
#define PCIE_PRBS_MISC__PRBS_DATA_RATE__SHIFT 0xe
#define PCIE_PRBS_MISC__PRBS_CHK_ERR_MASK_MASK 0xffff0000
#define PCIE_PRBS_MISC__PRBS_CHK_ERR_MASK__SHIFT 0x10
#define PCIE_PRBS_USER_PATTERN__PRBS_USER_PATTERN_MASK 0x3fffffff
#define PCIE_PRBS_USER_PATTERN__PRBS_USER_PATTERN__SHIFT 0x0
#define PCIE_PRBS_LO_BITCNT__PRBS_LO_BITCNT_MASK 0xffffffff
#define PCIE_PRBS_LO_BITCNT__PRBS_LO_BITCNT__SHIFT 0x0
#define PCIE_PRBS_HI_BITCNT__PRBS_HI_BITCNT_MASK 0xff
#define PCIE_PRBS_HI_BITCNT__PRBS_HI_BITCNT__SHIFT 0x0
#define PCIE_PRBS_ERRCNT_0__PRBS_ERRCNT_0_MASK 0xffffffff
#define PCIE_PRBS_ERRCNT_0__PRBS_ERRCNT_0__SHIFT 0x0
#define PCIE_PRBS_ERRCNT_1__PRBS_ERRCNT_1_MASK 0xffffffff
#define PCIE_PRBS_ERRCNT_1__PRBS_ERRCNT_1__SHIFT 0x0
#define PCIE_PRBS_ERRCNT_2__PRBS_ERRCNT_2_MASK 0xffffffff
#define PCIE_PRBS_ERRCNT_2__PRBS_ERRCNT_2__SHIFT 0x0
#define PCIE_PRBS_ERRCNT_3__PRBS_ERRCNT_3_MASK 0xffffffff
#define PCIE_PRBS_ERRCNT_3__PRBS_ERRCNT_3__SHIFT 0x0
#define PCIE_PRBS_ERRCNT_4__PRBS_ERRCNT_4_MASK 0xffffffff
#define PCIE_PRBS_ERRCNT_4__PRBS_ERRCNT_4__SHIFT 0x0
#define PCIE_PRBS_ERRCNT_5__PRBS_ERRCNT_5_MASK 0xffffffff
#define PCIE_PRBS_ERRCNT_5__PRBS_ERRCNT_5__SHIFT 0x0
#define PCIE_PRBS_ERRCNT_6__PRBS_ERRCNT_6_MASK 0xffffffff
#define PCIE_PRBS_ERRCNT_6__PRBS_ERRCNT_6__SHIFT 0x0
#define PCIE_PRBS_ERRCNT_7__PRBS_ERRCNT_7_MASK 0xffffffff
#define PCIE_PRBS_ERRCNT_7__PRBS_ERRCNT_7__SHIFT 0x0
#define PCIE_PRBS_ERRCNT_8__PRBS_ERRCNT_8_MASK 0xffffffff
#define PCIE_PRBS_ERRCNT_8__PRBS_ERRCNT_8__SHIFT 0x0
#define PCIE_PRBS_ERRCNT_9__PRBS_ERRCNT_9_MASK 0xffffffff
#define PCIE_PRBS_ERRCNT_9__PRBS_ERRCNT_9__SHIFT 0x0
#define PCIE_PRBS_ERRCNT_10__PRBS_ERRCNT_10_MASK 0xffffffff
#define PCIE_PRBS_ERRCNT_10__PRBS_ERRCNT_10__SHIFT 0x0
#define PCIE_PRBS_ERRCNT_11__PRBS_ERRCNT_11_MASK 0xffffffff
#define PCIE_PRBS_ERRCNT_11__PRBS_ERRCNT_11__SHIFT 0x0
#define PCIE_PRBS_ERRCNT_12__PRBS_ERRCNT_12_MASK 0xffffffff
#define PCIE_PRBS_ERRCNT_12__PRBS_ERRCNT_12__SHIFT 0x0
#define PCIE_PRBS_ERRCNT_13__PRBS_ERRCNT_13_MASK 0xffffffff
#define PCIE_PRBS_ERRCNT_13__PRBS_ERRCNT_13__SHIFT 0x0
#define PCIE_PRBS_ERRCNT_14__PRBS_ERRCNT_14_MASK 0xffffffff
#define PCIE_PRBS_ERRCNT_14__PRBS_ERRCNT_14__SHIFT 0x0
#define PCIE_PRBS_ERRCNT_15__PRBS_ERRCNT_15_MASK 0xffffffff
#define PCIE_PRBS_ERRCNT_15__PRBS_ERRCNT_15__SHIFT 0x0
#define PCIE_F0_DPA_CAP__TRANS_LAT_UNIT_MASK 0x300
#define PCIE_F0_DPA_CAP__TRANS_LAT_UNIT__SHIFT 0x8
#define PCIE_F0_DPA_CAP__PWR_ALLOC_SCALE_MASK 0x3000
#define PCIE_F0_DPA_CAP__PWR_ALLOC_SCALE__SHIFT 0xc
#define PCIE_F0_DPA_CAP__TRANS_LAT_VAL_0_MASK 0xff0000
#define PCIE_F0_DPA_CAP__TRANS_LAT_VAL_0__SHIFT 0x10
#define PCIE_F0_DPA_CAP__TRANS_LAT_VAL_1_MASK 0xff000000
#define PCIE_F0_DPA_CAP__TRANS_LAT_VAL_1__SHIFT 0x18
#define PCIE_F0_DPA_LATENCY_INDICATOR__TRANS_LAT_INDICATOR_BITS_MASK 0xff
#define PCIE_F0_DPA_LATENCY_INDICATOR__TRANS_LAT_INDICATOR_BITS__SHIFT 0x0
#define PCIE_F0_DPA_CNTL__SUBSTATE_STATUS_MASK 0x1f
#define PCIE_F0_DPA_CNTL__SUBSTATE_STATUS__SHIFT 0x0
#define PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0__SUBSTATE_PWR_ALLOC_MASK 0xff
#define PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0__SUBSTATE_PWR_ALLOC__SHIFT 0x0
#define PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1__SUBSTATE_PWR_ALLOC_MASK 0xff
#define PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1__SUBSTATE_PWR_ALLOC__SHIFT 0x0
#define PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2__SUBSTATE_PWR_ALLOC_MASK 0xff
#define PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2__SUBSTATE_PWR_ALLOC__SHIFT 0x0
#define PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3__SUBSTATE_PWR_ALLOC_MASK 0xff
#define PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3__SUBSTATE_PWR_ALLOC__SHIFT 0x0
#define PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4__SUBSTATE_PWR_ALLOC_MASK 0xff
#define PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4__SUBSTATE_PWR_ALLOC__SHIFT 0x0
#define PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5__SUBSTATE_PWR_ALLOC_MASK 0xff
#define PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5__SUBSTATE_PWR_ALLOC__SHIFT 0x0
#define PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6__SUBSTATE_PWR_ALLOC_MASK 0xff
#define PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6__SUBSTATE_PWR_ALLOC__SHIFT 0x0
#define PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7__SUBSTATE_PWR_ALLOC_MASK 0xff
#define PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7__SUBSTATE_PWR_ALLOC__SHIFT 0x0
#define PCIEP_RESERVED__PCIEP_RESERVED_MASK 0xffffffff
#define PCIEP_RESERVED__PCIEP_RESERVED__SHIFT 0x0
#define PCIEP_SCRATCH__PCIEP_SCRATCH_MASK 0xffffffff
#define PCIEP_SCRATCH__PCIEP_SCRATCH__SHIFT 0x0
#define PCIEP_HW_DEBUG__HW_00_DEBUG_MASK 0x1
#define PCIEP_HW_DEBUG__HW_00_DEBUG__SHIFT 0x0
#define PCIEP_HW_DEBUG__HW_01_DEBUG_MASK 0x2
#define PCIEP_HW_DEBUG__HW_01_DEBUG__SHIFT 0x1
#define PCIEP_HW_DEBUG__HW_02_DEBUG_MASK 0x4
#define PCIEP_HW_DEBUG__HW_02_DEBUG__SHIFT 0x2
#define PCIEP_HW_DEBUG__HW_03_DEBUG_MASK 0x8
#define PCIEP_HW_DEBUG__HW_03_DEBUG__SHIFT 0x3
#define PCIEP_HW_DEBUG__HW_04_DEBUG_MASK 0x10
#define PCIEP_HW_DEBUG__HW_04_DEBUG__SHIFT 0x4
#define PCIEP_HW_DEBUG__HW_05_DEBUG_MASK 0x20
#define PCIEP_HW_DEBUG__HW_05_DEBUG__SHIFT 0x5
#define PCIEP_HW_DEBUG__HW_06_DEBUG_MASK 0x40
#define PCIEP_HW_DEBUG__HW_06_DEBUG__SHIFT 0x6
#define PCIEP_HW_DEBUG__HW_07_DEBUG_MASK 0x80
#define PCIEP_HW_DEBUG__HW_07_DEBUG__SHIFT 0x7
#define PCIEP_HW_DEBUG__HW_08_DEBUG_MASK 0x100
#define PCIEP_HW_DEBUG__HW_08_DEBUG__SHIFT 0x8
#define PCIEP_HW_DEBUG__HW_09_DEBUG_MASK 0x200
#define PCIEP_HW_DEBUG__HW_09_DEBUG__SHIFT 0x9
#define PCIEP_HW_DEBUG__HW_10_DEBUG_MASK 0x400
#define PCIEP_HW_DEBUG__HW_10_DEBUG__SHIFT 0xa
#define PCIEP_HW_DEBUG__HW_11_DEBUG_MASK 0x800
#define PCIEP_HW_DEBUG__HW_11_DEBUG__SHIFT 0xb
#define PCIEP_HW_DEBUG__HW_12_DEBUG_MASK 0x1000
#define PCIEP_HW_DEBUG__HW_12_DEBUG__SHIFT 0xc
#define PCIEP_HW_DEBUG__HW_13_DEBUG_MASK 0x2000
#define PCIEP_HW_DEBUG__HW_13_DEBUG__SHIFT 0xd
#define PCIEP_HW_DEBUG__HW_14_DEBUG_MASK 0x4000
#define PCIEP_HW_DEBUG__HW_14_DEBUG__SHIFT 0xe
#define PCIEP_HW_DEBUG__HW_15_DEBUG_MASK 0x8000
#define PCIEP_HW_DEBUG__HW_15_DEBUG__SHIFT 0xf
#define PCIEP_PORT_CNTL__SLV_PORT_REQ_EN_MASK 0x1
#define PCIEP_PORT_CNTL__SLV_PORT_REQ_EN__SHIFT 0x0
#define PCIEP_PORT_CNTL__CI_SNOOP_OVERRIDE_MASK 0x2
#define PCIEP_PORT_CNTL__CI_SNOOP_OVERRIDE__SHIFT 0x1
#define PCIEP_PORT_CNTL__HOTPLUG_MSG_EN_MASK 0x4
#define PCIEP_PORT_CNTL__HOTPLUG_MSG_EN__SHIFT 0x2
#define PCIEP_PORT_CNTL__NATIVE_PME_EN_MASK 0x8
#define PCIEP_PORT_CNTL__NATIVE_PME_EN__SHIFT 0x3
#define PCIEP_PORT_CNTL__PWR_FAULT_EN_MASK 0x10
#define PCIEP_PORT_CNTL__PWR_FAULT_EN__SHIFT 0x4
#define PCIEP_PORT_CNTL__PMI_BM_DIS_MASK 0x20
#define PCIEP_PORT_CNTL__PMI_BM_DIS__SHIFT 0x5
#define PCIEP_PORT_CNTL__SEQNUM_DEBUG_MODE_MASK 0x40
#define PCIEP_PORT_CNTL__SEQNUM_DEBUG_MODE__SHIFT 0x6
#define PCIEP_PORT_CNTL__CI_SLV_CPL_STATIC_ALLOC_LIMIT_S_MASK 0x7f00
#define PCIEP_PORT_CNTL__CI_SLV_CPL_STATIC_ALLOC_LIMIT_S__SHIFT 0x8
#define PCIEP_PORT_CNTL__CI_MAX_CPL_PAYLOAD_SIZE_MODE_MASK 0x30000
#define PCIEP_PORT_CNTL__CI_MAX_CPL_PAYLOAD_SIZE_MODE__SHIFT 0x10
#define PCIEP_PORT_CNTL__CI_PRIV_MAX_CPL_PAYLOAD_SIZE_MASK 0x1c0000
#define PCIEP_PORT_CNTL__CI_PRIV_MAX_CPL_PAYLOAD_SIZE__SHIFT 0x12
#define PCIE_TX_CNTL__TX_SNR_OVERRIDE_MASK 0xc00
#define PCIE_TX_CNTL__TX_SNR_OVERRIDE__SHIFT 0xa
#define PCIE_TX_CNTL__TX_RO_OVERRIDE_MASK 0x3000
#define PCIE_TX_CNTL__TX_RO_OVERRIDE__SHIFT 0xc
#define PCIE_TX_CNTL__TX_PACK_PACKET_DIS_MASK 0x4000
#define PCIE_TX_CNTL__TX_PACK_PACKET_DIS__SHIFT 0xe
#define PCIE_TX_CNTL__TX_FLUSH_TLP_DIS_MASK 0x8000
#define PCIE_TX_CNTL__TX_FLUSH_TLP_DIS__SHIFT 0xf
#define PCIE_TX_CNTL__TX_CPL_PASS_P_MASK 0x100000
#define PCIE_TX_CNTL__TX_CPL_PASS_P__SHIFT 0x14
#define PCIE_TX_CNTL__TX_NP_PASS_P_MASK 0x200000
#define PCIE_TX_CNTL__TX_NP_PASS_P__SHIFT 0x15
#define PCIE_TX_CNTL__TX_CLEAR_EXTRA_PM_REQS_MASK 0x400000
#define PCIE_TX_CNTL__TX_CLEAR_EXTRA_PM_REQS__SHIFT 0x16
#define PCIE_TX_CNTL__TX_FC_UPDATE_TIMEOUT_DIS_MASK 0x800000
#define PCIE_TX_CNTL__TX_FC_UPDATE_TIMEOUT_DIS__SHIFT 0x17
#define PCIE_TX_CNTL__TX_F0_TPH_DIS_MASK 0x1000000
#define PCIE_TX_CNTL__TX_F0_TPH_DIS__SHIFT 0x18
#define PCIE_TX_CNTL__TX_F1_TPH_DIS_MASK 0x2000000
#define PCIE_TX_CNTL__TX_F1_TPH_DIS__SHIFT 0x19
#define PCIE_TX_CNTL__TX_F2_TPH_DIS_MASK 0x4000000
#define PCIE_TX_CNTL__TX_F2_TPH_DIS__SHIFT 0x1a
#define PCIE_TX_REQUESTER_ID__TX_REQUESTER_ID_FUNCTION_MASK 0x7
#define PCIE_TX_REQUESTER_ID__TX_REQUESTER_ID_FUNCTION__SHIFT 0x0
#define PCIE_TX_REQUESTER_ID__TX_REQUESTER_ID_DEVICE_MASK 0xf8
#define PCIE_TX_REQUESTER_ID__TX_REQUESTER_ID_DEVICE__SHIFT 0x3
#define PCIE_TX_REQUESTER_ID__TX_REQUESTER_ID_BUS_MASK 0xff00
#define PCIE_TX_REQUESTER_ID__TX_REQUESTER_ID_BUS__SHIFT 0x8
#define PCIE_TX_VENDOR_SPECIFIC__TX_VENDOR_DATA_MASK 0xffffff
#define PCIE_TX_VENDOR_SPECIFIC__TX_VENDOR_DATA__SHIFT 0x0
#define PCIE_TX_REQUEST_NUM_CNTL__TX_NUM_OUTSTANDING_NP_MASK 0x3f000000
#define PCIE_TX_REQUEST_NUM_CNTL__TX_NUM_OUTSTANDING_NP__SHIFT 0x18
#define PCIE_TX_REQUEST_NUM_CNTL__TX_NUM_OUTSTANDING_NP_VC1_EN_MASK 0x40000000
#define PCIE_TX_REQUEST_NUM_CNTL__TX_NUM_OUTSTANDING_NP_VC1_EN__SHIFT 0x1e
#define PCIE_TX_REQUEST_NUM_CNTL__TX_NUM_OUTSTANDING_NP_EN_MASK 0x80000000
#define PCIE_TX_REQUEST_NUM_CNTL__TX_NUM_OUTSTANDING_NP_EN__SHIFT 0x1f
#define PCIE_TX_SEQ__TX_NEXT_TRANSMIT_SEQ_MASK 0xfff
#define PCIE_TX_SEQ__TX_NEXT_TRANSMIT_SEQ__SHIFT 0x0
#define PCIE_TX_SEQ__TX_ACKD_SEQ_MASK 0xfff0000
#define PCIE_TX_SEQ__TX_ACKD_SEQ__SHIFT 0x10
#define PCIE_TX_REPLAY__TX_REPLAY_NUM_MASK 0x7
#define PCIE_TX_REPLAY__TX_REPLAY_NUM__SHIFT 0x0
#define PCIE_TX_REPLAY__TX_REPLAY_TIMER_OVERWRITE_MASK 0x8000
#define PCIE_TX_REPLAY__TX_REPLAY_TIMER_OVERWRITE__SHIFT 0xf
#define PCIE_TX_REPLAY__TX_REPLAY_TIMER_MASK 0xffff0000
#define PCIE_TX_REPLAY__TX_REPLAY_TIMER__SHIFT 0x10
#define PCIE_TX_ACK_LATENCY_LIMIT__TX_ACK_LATENCY_LIMIT_MASK 0xfff
#define PCIE_TX_ACK_LATENCY_LIMIT__TX_ACK_LATENCY_LIMIT__SHIFT 0x0
#define PCIE_TX_ACK_LATENCY_LIMIT__TX_ACK_LATENCY_LIMIT_OVERWRITE_MASK 0x1000
#define PCIE_TX_ACK_LATENCY_LIMIT__TX_ACK_LATENCY_LIMIT_OVERWRITE__SHIFT 0xc
#define PCIE_TX_CREDITS_ADVT_P__TX_CREDITS_ADVT_PD_MASK 0xfff
#define PCIE_TX_CREDITS_ADVT_P__TX_CREDITS_ADVT_PD__SHIFT 0x0
#define PCIE_TX_CREDITS_ADVT_P__TX_CREDITS_ADVT_PH_MASK 0xff0000
#define PCIE_TX_CREDITS_ADVT_P__TX_CREDITS_ADVT_PH__SHIFT 0x10
#define PCIE_TX_CREDITS_ADVT_NP__TX_CREDITS_ADVT_NPD_MASK 0xfff
#define PCIE_TX_CREDITS_ADVT_NP__TX_CREDITS_ADVT_NPD__SHIFT 0x0
#define PCIE_TX_CREDITS_ADVT_NP__TX_CREDITS_ADVT_NPH_MASK 0xff0000
#define PCIE_TX_CREDITS_ADVT_NP__TX_CREDITS_ADVT_NPH__SHIFT 0x10
#define PCIE_TX_CREDITS_ADVT_CPL__TX_CREDITS_ADVT_CPLD_MASK 0xfff
#define PCIE_TX_CREDITS_ADVT_CPL__TX_CREDITS_ADVT_CPLD__SHIFT 0x0
#define PCIE_TX_CREDITS_ADVT_CPL__TX_CREDITS_ADVT_CPLH_MASK 0xff0000
#define PCIE_TX_CREDITS_ADVT_CPL__TX_CREDITS_ADVT_CPLH__SHIFT 0x10
#define PCIE_TX_CREDITS_INIT_P__TX_CREDITS_INIT_PD_MASK 0xfff
#define PCIE_TX_CREDITS_INIT_P__TX_CREDITS_INIT_PD__SHIFT 0x0
#define PCIE_TX_CREDITS_INIT_P__TX_CREDITS_INIT_PH_MASK 0xff0000
#define PCIE_TX_CREDITS_INIT_P__TX_CREDITS_INIT_PH__SHIFT 0x10
#define PCIE_TX_CREDITS_INIT_NP__TX_CREDITS_INIT_NPD_MASK 0xfff
#define PCIE_TX_CREDITS_INIT_NP__TX_CREDITS_INIT_NPD__SHIFT 0x0
#define PCIE_TX_CREDITS_INIT_NP__TX_CREDITS_INIT_NPH_MASK 0xff0000
#define PCIE_TX_CREDITS_INIT_NP__TX_CREDITS_INIT_NPH__SHIFT 0x10
#define PCIE_TX_CREDITS_INIT_CPL__TX_CREDITS_INIT_CPLD_MASK 0xfff
#define PCIE_TX_CREDITS_INIT_CPL__TX_CREDITS_INIT_CPLD__SHIFT 0x0
#define PCIE_TX_CREDITS_INIT_CPL__TX_CREDITS_INIT_CPLH_MASK 0xff0000
#define PCIE_TX_CREDITS_INIT_CPL__TX_CREDITS_INIT_CPLH__SHIFT 0x10
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_ERR_PD_MASK 0x1
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_ERR_PD__SHIFT 0x0
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_ERR_PH_MASK 0x2
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_ERR_PH__SHIFT 0x1
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_ERR_NPD_MASK 0x4
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_ERR_NPD__SHIFT 0x2
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_ERR_NPH_MASK 0x8
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_ERR_NPH__SHIFT 0x3
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_ERR_CPLD_MASK 0x10
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_ERR_CPLD__SHIFT 0x4
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_ERR_CPLH_MASK 0x20
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_ERR_CPLH__SHIFT 0x5
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_CUR_STATUS_PD_MASK 0x10000
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_CUR_STATUS_PD__SHIFT 0x10
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_CUR_STATUS_PH_MASK 0x20000
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_CUR_STATUS_PH__SHIFT 0x11
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_CUR_STATUS_NPD_MASK 0x40000
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_CUR_STATUS_NPD__SHIFT 0x12
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_CUR_STATUS_NPH_MASK 0x80000
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_CUR_STATUS_NPH__SHIFT 0x13
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_CUR_STATUS_CPLD_MASK 0x100000
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_CUR_STATUS_CPLD__SHIFT 0x14
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_CUR_STATUS_CPLH_MASK 0x200000
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_CUR_STATUS_CPLH__SHIFT 0x15
#define PCIE_TX_CREDITS_FCU_THRESHOLD__TX_FCU_THRESHOLD_P_VC0_MASK 0x7
#define PCIE_TX_CREDITS_FCU_THRESHOLD__TX_FCU_THRESHOLD_P_VC0__SHIFT 0x0
#define PCIE_TX_CREDITS_FCU_THRESHOLD__TX_FCU_THRESHOLD_NP_VC0_MASK 0x70
#define PCIE_TX_CREDITS_FCU_THRESHOLD__TX_FCU_THRESHOLD_NP_VC0__SHIFT 0x4
#define PCIE_TX_CREDITS_FCU_THRESHOLD__TX_FCU_THRESHOLD_CPL_VC0_MASK 0x700
#define PCIE_TX_CREDITS_FCU_THRESHOLD__TX_FCU_THRESHOLD_CPL_VC0__SHIFT 0x8
#define PCIE_TX_CREDITS_FCU_THRESHOLD__TX_FCU_THRESHOLD_P_VC1_MASK 0x70000
#define PCIE_TX_CREDITS_FCU_THRESHOLD__TX_FCU_THRESHOLD_P_VC1__SHIFT 0x10
#define PCIE_TX_CREDITS_FCU_THRESHOLD__TX_FCU_THRESHOLD_NP_VC1_MASK 0x700000
#define PCIE_TX_CREDITS_FCU_THRESHOLD__TX_FCU_THRESHOLD_NP_VC1__SHIFT 0x14
#define PCIE_TX_CREDITS_FCU_THRESHOLD__TX_FCU_THRESHOLD_CPL_VC1_MASK 0x7000000
#define PCIE_TX_CREDITS_FCU_THRESHOLD__TX_FCU_THRESHOLD_CPL_VC1__SHIFT 0x18
#define PCIE_P_PORT_LANE_STATUS__PORT_LANE_REVERSAL_MASK 0x1
#define PCIE_P_PORT_LANE_STATUS__PORT_LANE_REVERSAL__SHIFT 0x0
#define PCIE_P_PORT_LANE_STATUS__PHY_LINK_WIDTH_MASK 0x7e
#define PCIE_P_PORT_LANE_STATUS__PHY_LINK_WIDTH__SHIFT 0x1
#define PCIE_FC_P__PD_CREDITS_MASK 0xff
#define PCIE_FC_P__PD_CREDITS__SHIFT 0x0
#define PCIE_FC_P__PH_CREDITS_MASK 0xff00
#define PCIE_FC_P__PH_CREDITS__SHIFT 0x8
#define PCIE_FC_NP__NPD_CREDITS_MASK 0xff
#define PCIE_FC_NP__NPD_CREDITS__SHIFT 0x0
#define PCIE_FC_NP__NPH_CREDITS_MASK 0xff00
#define PCIE_FC_NP__NPH_CREDITS__SHIFT 0x8
#define PCIE_FC_CPL__CPLD_CREDITS_MASK 0xff
#define PCIE_FC_CPL__CPLD_CREDITS__SHIFT 0x0
#define PCIE_FC_CPL__CPLH_CREDITS_MASK 0xff00
#define PCIE_FC_CPL__CPLH_CREDITS__SHIFT 0x8
#define PCIE_ERR_CNTL__ERR_REPORTING_DIS_MASK 0x1
#define PCIE_ERR_CNTL__ERR_REPORTING_DIS__SHIFT 0x0
#define PCIE_ERR_CNTL__STRAP_FIRST_RCVD_ERR_LOG_MASK 0x2
#define PCIE_ERR_CNTL__STRAP_FIRST_RCVD_ERR_LOG__SHIFT 0x1
#define PCIE_ERR_CNTL__RX_DROP_ECRC_FAILURES_MASK 0x4
#define PCIE_ERR_CNTL__RX_DROP_ECRC_FAILURES__SHIFT 0x2
#define PCIE_ERR_CNTL__TX_GENERATE_LCRC_ERR_MASK 0x10
#define PCIE_ERR_CNTL__TX_GENERATE_LCRC_ERR__SHIFT 0x4
#define PCIE_ERR_CNTL__RX_GENERATE_LCRC_ERR_MASK 0x20
#define PCIE_ERR_CNTL__RX_GENERATE_LCRC_ERR__SHIFT 0x5
#define PCIE_ERR_CNTL__TX_GENERATE_ECRC_ERR_MASK 0x40
#define PCIE_ERR_CNTL__TX_GENERATE_ECRC_ERR__SHIFT 0x6
#define PCIE_ERR_CNTL__RX_GENERATE_ECRC_ERR_MASK 0x80
#define PCIE_ERR_CNTL__RX_GENERATE_ECRC_ERR__SHIFT 0x7
#define PCIE_ERR_CNTL__AER_HDR_LOG_TIMEOUT_MASK 0x700
#define PCIE_ERR_CNTL__AER_HDR_LOG_TIMEOUT__SHIFT 0x8
#define PCIE_ERR_CNTL__AER_HDR_LOG_F0_TIMER_EXPIRED_MASK 0x800
#define PCIE_ERR_CNTL__AER_HDR_LOG_F0_TIMER_EXPIRED__SHIFT 0xb
#define PCIE_ERR_CNTL__AER_HDR_LOG_F1_TIMER_EXPIRED_MASK 0x1000
#define PCIE_ERR_CNTL__AER_HDR_LOG_F1_TIMER_EXPIRED__SHIFT 0xc
#define PCIE_ERR_CNTL__AER_HDR_LOG_F2_TIMER_EXPIRED_MASK 0x2000
#define PCIE_ERR_CNTL__AER_HDR_LOG_F2_TIMER_EXPIRED__SHIFT 0xd
#define PCIE_ERR_CNTL__CI_P_SLV_BUF_RD_HALT_STATUS_MASK 0x4000
#define PCIE_ERR_CNTL__CI_P_SLV_BUF_RD_HALT_STATUS__SHIFT 0xe
#define PCIE_ERR_CNTL__CI_NP_SLV_BUF_RD_HALT_STATUS_MASK 0x8000
#define PCIE_ERR_CNTL__CI_NP_SLV_BUF_RD_HALT_STATUS__SHIFT 0xf
#define PCIE_ERR_CNTL__CI_SLV_BUF_HALT_RESET_MASK 0x10000
#define PCIE_ERR_CNTL__CI_SLV_BUF_HALT_RESET__SHIFT 0x10
#define PCIE_ERR_CNTL__SEND_ERR_MSG_IMMEDIATELY_MASK 0x20000
#define PCIE_ERR_CNTL__SEND_ERR_MSG_IMMEDIATELY__SHIFT 0x11
#define PCIE_ERR_CNTL__STRAP_POISONED_ADVISORY_NONFATAL_MASK 0x40000
#define PCIE_ERR_CNTL__STRAP_POISONED_ADVISORY_NONFATAL__SHIFT 0x12
#define PCIE_RX_CNTL__RX_IGNORE_IO_ERR_MASK 0x1
#define PCIE_RX_CNTL__RX_IGNORE_IO_ERR__SHIFT 0x0
#define PCIE_RX_CNTL__RX_IGNORE_BE_ERR_MASK 0x2
#define PCIE_RX_CNTL__RX_IGNORE_BE_ERR__SHIFT 0x1
#define PCIE_RX_CNTL__RX_IGNORE_MSG_ERR_MASK 0x4
#define PCIE_RX_CNTL__RX_IGNORE_MSG_ERR__SHIFT 0x2
#define PCIE_RX_CNTL__RX_IGNORE_CRC_ERR_MASK 0x8
#define PCIE_RX_CNTL__RX_IGNORE_CRC_ERR__SHIFT 0x3
#define PCIE_RX_CNTL__RX_IGNORE_CFG_ERR_MASK 0x10
#define PCIE_RX_CNTL__RX_IGNORE_CFG_ERR__SHIFT 0x4
#define PCIE_RX_CNTL__RX_IGNORE_CPL_ERR_MASK 0x20
#define PCIE_RX_CNTL__RX_IGNORE_CPL_ERR__SHIFT 0x5
#define PCIE_RX_CNTL__RX_IGNORE_EP_ERR_MASK 0x40
#define PCIE_RX_CNTL__RX_IGNORE_EP_ERR__SHIFT 0x6
#define PCIE_RX_CNTL__RX_IGNORE_LEN_MISMATCH_ERR_MASK 0x80
#define PCIE_RX_CNTL__RX_IGNORE_LEN_MISMATCH_ERR__SHIFT 0x7
#define PCIE_RX_CNTL__RX_IGNORE_MAX_PAYLOAD_ERR_MASK 0x100
#define PCIE_RX_CNTL__RX_IGNORE_MAX_PAYLOAD_ERR__SHIFT 0x8
#define PCIE_RX_CNTL__RX_IGNORE_TC_ERR_MASK 0x200
#define PCIE_RX_CNTL__RX_IGNORE_TC_ERR__SHIFT 0x9
#define PCIE_RX_CNTL__RX_IGNORE_CFG_UR_MASK 0x400
#define PCIE_RX_CNTL__RX_IGNORE_CFG_UR__SHIFT 0xa
#define PCIE_RX_CNTL__RX_IGNORE_IO_UR_MASK 0x800
#define PCIE_RX_CNTL__RX_IGNORE_IO_UR__SHIFT 0xb
#define PCIE_RX_CNTL__RX_IGNORE_AT_ERR_MASK 0x1000
#define PCIE_RX_CNTL__RX_IGNORE_AT_ERR__SHIFT 0xc
#define PCIE_RX_CNTL__RX_NAK_IF_FIFO_FULL_MASK 0x2000
#define PCIE_RX_CNTL__RX_NAK_IF_FIFO_FULL__SHIFT 0xd
#define PCIE_RX_CNTL__RX_GEN_ONE_NAK_MASK 0x4000
#define PCIE_RX_CNTL__RX_GEN_ONE_NAK__SHIFT 0xe
#define PCIE_RX_CNTL__RX_FC_INIT_FROM_REG_MASK 0x8000
#define PCIE_RX_CNTL__RX_FC_INIT_FROM_REG__SHIFT 0xf
#define PCIE_RX_CNTL__RX_RCB_CPL_TIMEOUT_MASK 0x70000
#define PCIE_RX_CNTL__RX_RCB_CPL_TIMEOUT__SHIFT 0x10
#define PCIE_RX_CNTL__RX_RCB_CPL_TIMEOUT_MODE_MASK 0x80000
#define PCIE_RX_CNTL__RX_RCB_CPL_TIMEOUT_MODE__SHIFT 0x13
#define PCIE_RX_CNTL__RX_PCIE_CPL_TIMEOUT_DIS_MASK 0x100000
#define PCIE_RX_CNTL__RX_PCIE_CPL_TIMEOUT_DIS__SHIFT 0x14
#define PCIE_RX_CNTL__RX_IGNORE_SHORTPREFIX_ERR_MASK 0x200000
#define PCIE_RX_CNTL__RX_IGNORE_SHORTPREFIX_ERR__SHIFT 0x15
#define PCIE_RX_CNTL__RX_IGNORE_MAXPREFIX_ERR_MASK 0x400000
#define PCIE_RX_CNTL__RX_IGNORE_MAXPREFIX_ERR__SHIFT 0x16
#define PCIE_RX_CNTL__RX_IGNORE_CPLPREFIX_ERR_MASK 0x800000
#define PCIE_RX_CNTL__RX_IGNORE_CPLPREFIX_ERR__SHIFT 0x17
#define PCIE_RX_CNTL__RX_IGNORE_INVALIDPASID_ERR_MASK 0x1000000
#define PCIE_RX_CNTL__RX_IGNORE_INVALIDPASID_ERR__SHIFT 0x18
#define PCIE_RX_CNTL__RX_IGNORE_NOT_PASID_UR_MASK 0x2000000
#define PCIE_RX_CNTL__RX_IGNORE_NOT_PASID_UR__SHIFT 0x19
#define PCIE_RX_EXPECTED_SEQNUM__RX_EXPECTED_SEQNUM_MASK 0xfff
#define PCIE_RX_EXPECTED_SEQNUM__RX_EXPECTED_SEQNUM__SHIFT 0x0
#define PCIE_RX_VENDOR_SPECIFIC__RX_VENDOR_DATA_MASK 0xffffff
#define PCIE_RX_VENDOR_SPECIFIC__RX_VENDOR_DATA__SHIFT 0x0
#define PCIE_RX_VENDOR_SPECIFIC__RX_VENDOR_STATUS_MASK 0x1000000
#define PCIE_RX_VENDOR_SPECIFIC__RX_VENDOR_STATUS__SHIFT 0x18
#define PCIE_RX_CNTL3__RX_IGNORE_RC_TRANSMRDPASID_UR_MASK 0x1
#define PCIE_RX_CNTL3__RX_IGNORE_RC_TRANSMRDPASID_UR__SHIFT 0x0
#define PCIE_RX_CNTL3__RX_IGNORE_RC_TRANSMWRPASID_UR_MASK 0x2
#define PCIE_RX_CNTL3__RX_IGNORE_RC_TRANSMWRPASID_UR__SHIFT 0x1
#define PCIE_RX_CNTL3__RX_IGNORE_RC_PRGRESPMSG_UR_MASK 0x4
#define PCIE_RX_CNTL3__RX_IGNORE_RC_PRGRESPMSG_UR__SHIFT 0x2
#define PCIE_RX_CNTL3__RX_IGNORE_RC_INVREQ_UR_MASK 0x8
#define PCIE_RX_CNTL3__RX_IGNORE_RC_INVREQ_UR__SHIFT 0x3
#define PCIE_RX_CNTL3__RX_IGNORE_RC_INVCPLPASID_UR_MASK 0x10
#define PCIE_RX_CNTL3__RX_IGNORE_RC_INVCPLPASID_UR__SHIFT 0x4
#define PCIE_RX_CREDITS_ALLOCATED_P__RX_CREDITS_ALLOCATED_PD_MASK 0xfff
#define PCIE_RX_CREDITS_ALLOCATED_P__RX_CREDITS_ALLOCATED_PD__SHIFT 0x0
#define PCIE_RX_CREDITS_ALLOCATED_P__RX_CREDITS_ALLOCATED_PH_MASK 0xff0000
#define PCIE_RX_CREDITS_ALLOCATED_P__RX_CREDITS_ALLOCATED_PH__SHIFT 0x10
#define PCIE_RX_CREDITS_ALLOCATED_NP__RX_CREDITS_ALLOCATED_NPD_MASK 0xfff
#define PCIE_RX_CREDITS_ALLOCATED_NP__RX_CREDITS_ALLOCATED_NPD__SHIFT 0x0
#define PCIE_RX_CREDITS_ALLOCATED_NP__RX_CREDITS_ALLOCATED_NPH_MASK 0xff0000
#define PCIE_RX_CREDITS_ALLOCATED_NP__RX_CREDITS_ALLOCATED_NPH__SHIFT 0x10
#define PCIE_RX_CREDITS_ALLOCATED_CPL__RX_CREDITS_ALLOCATED_CPLD_MASK 0xfff
#define PCIE_RX_CREDITS_ALLOCATED_CPL__RX_CREDITS_ALLOCATED_CPLD__SHIFT 0x0
#define PCIE_RX_CREDITS_ALLOCATED_CPL__RX_CREDITS_ALLOCATED_CPLH_MASK 0xff0000
#define PCIE_RX_CREDITS_ALLOCATED_CPL__RX_CREDITS_ALLOCATED_CPLH__SHIFT 0x10
#define PCIE_LC_CNTL__LC_DONT_ENTER_L23_IN_D0_MASK 0x2
#define PCIE_LC_CNTL__LC_DONT_ENTER_L23_IN_D0__SHIFT 0x1
#define PCIE_LC_CNTL__LC_RESET_L_IDLE_COUNT_EN_MASK 0x4
#define PCIE_LC_CNTL__LC_RESET_L_IDLE_COUNT_EN__SHIFT 0x2
#define PCIE_LC_CNTL__LC_RESET_LINK_MASK 0x8
#define PCIE_LC_CNTL__LC_RESET_LINK__SHIFT 0x3
#define PCIE_LC_CNTL__LC_16X_CLEAR_TX_PIPE_MASK 0xf0
#define PCIE_LC_CNTL__LC_16X_CLEAR_TX_PIPE__SHIFT 0x4
#define PCIE_LC_CNTL__LC_L0S_INACTIVITY_MASK 0xf00
#define PCIE_LC_CNTL__LC_L0S_INACTIVITY__SHIFT 0x8
#define PCIE_LC_CNTL__LC_L1_INACTIVITY_MASK 0xf000
#define PCIE_LC_CNTL__LC_L1_INACTIVITY__SHIFT 0xc
#define PCIE_LC_CNTL__LC_PMI_TO_L1_DIS_MASK 0x10000
#define PCIE_LC_CNTL__LC_PMI_TO_L1_DIS__SHIFT 0x10
#define PCIE_LC_CNTL__LC_INC_N_FTS_EN_MASK 0x20000
#define PCIE_LC_CNTL__LC_INC_N_FTS_EN__SHIFT 0x11
#define PCIE_LC_CNTL__LC_LOOK_FOR_IDLE_IN_L1L23_MASK 0xc0000
#define PCIE_LC_CNTL__LC_LOOK_FOR_IDLE_IN_L1L23__SHIFT 0x12
#define PCIE_LC_CNTL__LC_FACTOR_IN_EXT_SYNC_MASK 0x100000
#define PCIE_LC_CNTL__LC_FACTOR_IN_EXT_SYNC__SHIFT 0x14
#define PCIE_LC_CNTL__LC_WAIT_FOR_PM_ACK_DIS_MASK 0x200000
#define PCIE_LC_CNTL__LC_WAIT_FOR_PM_ACK_DIS__SHIFT 0x15
#define PCIE_LC_CNTL__LC_WAKE_FROM_L23_MASK 0x400000
#define PCIE_LC_CNTL__LC_WAKE_FROM_L23__SHIFT 0x16
#define PCIE_LC_CNTL__LC_L1_IMMEDIATE_ACK_MASK 0x800000
#define PCIE_LC_CNTL__LC_L1_IMMEDIATE_ACK__SHIFT 0x17
#define PCIE_LC_CNTL__LC_ASPM_TO_L1_DIS_MASK 0x1000000
#define PCIE_LC_CNTL__LC_ASPM_TO_L1_DIS__SHIFT 0x18
#define PCIE_LC_CNTL__LC_DELAY_COUNT_MASK 0x6000000
#define PCIE_LC_CNTL__LC_DELAY_COUNT__SHIFT 0x19
#define PCIE_LC_CNTL__LC_DELAY_L0S_EXIT_MASK 0x8000000
#define PCIE_LC_CNTL__LC_DELAY_L0S_EXIT__SHIFT 0x1b
#define PCIE_LC_CNTL__LC_DELAY_L1_EXIT_MASK 0x10000000
#define PCIE_LC_CNTL__LC_DELAY_L1_EXIT__SHIFT 0x1c
#define PCIE_LC_CNTL__LC_EXTEND_WAIT_FOR_EL_IDLE_MASK 0x20000000
#define PCIE_LC_CNTL__LC_EXTEND_WAIT_FOR_EL_IDLE__SHIFT 0x1d
#define PCIE_LC_CNTL__LC_ESCAPE_L1L23_EN_MASK 0x40000000
#define PCIE_LC_CNTL__LC_ESCAPE_L1L23_EN__SHIFT 0x1e
#define PCIE_LC_CNTL__LC_GATE_RCVR_IDLE_MASK 0x80000000
#define PCIE_LC_CNTL__LC_GATE_RCVR_IDLE__SHIFT 0x1f
#define PCIE_LC_CNTL2__LC_TIMED_OUT_STATE_MASK 0x3f
#define PCIE_LC_CNTL2__LC_TIMED_OUT_STATE__SHIFT 0x0
#define PCIE_LC_CNTL2__LC_STATE_TIMED_OUT_MASK 0x40
#define PCIE_LC_CNTL2__LC_STATE_TIMED_OUT__SHIFT 0x6
#define PCIE_LC_CNTL2__LC_LOOK_FOR_BW_REDUCTION_MASK 0x80
#define PCIE_LC_CNTL2__LC_LOOK_FOR_BW_REDUCTION__SHIFT 0x7
#define PCIE_LC_CNTL2__LC_MORE_TS2_EN_MASK 0x100
#define PCIE_LC_CNTL2__LC_MORE_TS2_EN__SHIFT 0x8
#define PCIE_LC_CNTL2__LC_X12_NEGOTIATION_DIS_MASK 0x200
#define PCIE_LC_CNTL2__LC_X12_NEGOTIATION_DIS__SHIFT 0x9
#define PCIE_LC_CNTL2__LC_LINK_UP_REVERSAL_EN_MASK 0x400
#define PCIE_LC_CNTL2__LC_LINK_UP_REVERSAL_EN__SHIFT 0xa
#define PCIE_LC_CNTL2__LC_ILLEGAL_STATE_MASK 0x800
#define PCIE_LC_CNTL2__LC_ILLEGAL_STATE__SHIFT 0xb
#define PCIE_LC_CNTL2__LC_ILLEGAL_STATE_RESTART_EN_MASK 0x1000
#define PCIE_LC_CNTL2__LC_ILLEGAL_STATE_RESTART_EN__SHIFT 0xc
#define PCIE_LC_CNTL2__LC_WAIT_FOR_OTHER_LANES_MODE_MASK 0x2000
#define PCIE_LC_CNTL2__LC_WAIT_FOR_OTHER_LANES_MODE__SHIFT 0xd
#define PCIE_LC_CNTL2__LC_ELEC_IDLE_MODE_MASK 0xc000
#define PCIE_LC_CNTL2__LC_ELEC_IDLE_MODE__SHIFT 0xe
#define PCIE_LC_CNTL2__LC_DISABLE_INFERRED_ELEC_IDLE_DET_MASK 0x10000
#define PCIE_LC_CNTL2__LC_DISABLE_INFERRED_ELEC_IDLE_DET__SHIFT 0x10
#define PCIE_LC_CNTL2__LC_ALLOW_PDWN_IN_L1_MASK 0x20000
#define PCIE_LC_CNTL2__LC_ALLOW_PDWN_IN_L1__SHIFT 0x11
#define PCIE_LC_CNTL2__LC_ALLOW_PDWN_IN_L23_MASK 0x40000
#define PCIE_LC_CNTL2__LC_ALLOW_PDWN_IN_L23__SHIFT 0x12
#define PCIE_LC_CNTL2__LC_DEASSERT_RX_EN_IN_L0S_MASK 0x80000
#define PCIE_LC_CNTL2__LC_DEASSERT_RX_EN_IN_L0S__SHIFT 0x13
#define PCIE_LC_CNTL2__LC_BLOCK_EL_IDLE_IN_L0_MASK 0x100000
#define PCIE_LC_CNTL2__LC_BLOCK_EL_IDLE_IN_L0__SHIFT 0x14
#define PCIE_LC_CNTL2__LC_RCV_L0_TO_RCV_L0S_DIS_MASK 0x200000
#define PCIE_LC_CNTL2__LC_RCV_L0_TO_RCV_L0S_DIS__SHIFT 0x15
#define PCIE_LC_CNTL2__LC_ASSERT_INACTIVE_DURING_HOLD_MASK 0x400000
#define PCIE_LC_CNTL2__LC_ASSERT_INACTIVE_DURING_HOLD__SHIFT 0x16
#define PCIE_LC_CNTL2__LC_WAIT_FOR_LANES_IN_LW_NEG_MASK 0x1800000
#define PCIE_LC_CNTL2__LC_WAIT_FOR_LANES_IN_LW_NEG__SHIFT 0x17
#define PCIE_LC_CNTL2__LC_PWR_DOWN_NEG_OFF_LANES_MASK 0x2000000
#define PCIE_LC_CNTL2__LC_PWR_DOWN_NEG_OFF_LANES__SHIFT 0x19
#define PCIE_LC_CNTL2__LC_DISABLE_LOST_SYM_LOCK_ARCS_MASK 0x4000000
#define PCIE_LC_CNTL2__LC_DISABLE_LOST_SYM_LOCK_ARCS__SHIFT 0x1a
#define PCIE_LC_CNTL2__LC_LINK_BW_NOTIFICATION_DIS_MASK 0x8000000
#define PCIE_LC_CNTL2__LC_LINK_BW_NOTIFICATION_DIS__SHIFT 0x1b
#define PCIE_LC_CNTL2__LC_PMI_L1_WAIT_FOR_SLV_IDLE_MASK 0x10000000
#define PCIE_LC_CNTL2__LC_PMI_L1_WAIT_FOR_SLV_IDLE__SHIFT 0x1c
#define PCIE_LC_CNTL2__LC_TEST_TIMER_SEL_MASK 0x60000000
#define PCIE_LC_CNTL2__LC_TEST_TIMER_SEL__SHIFT 0x1d
#define PCIE_LC_CNTL2__LC_ENABLE_INFERRED_ELEC_IDLE_FOR_PI_MASK 0x80000000
#define PCIE_LC_CNTL2__LC_ENABLE_INFERRED_ELEC_IDLE_FOR_PI__SHIFT 0x1f
#define PCIE_LC_CNTL3__LC_SELECT_DEEMPHASIS_MASK 0x1
#define PCIE_LC_CNTL3__LC_SELECT_DEEMPHASIS__SHIFT 0x0
#define PCIE_LC_CNTL3__LC_SELECT_DEEMPHASIS_CNTL_MASK 0x6
#define PCIE_LC_CNTL3__LC_SELECT_DEEMPHASIS_CNTL__SHIFT 0x1
#define PCIE_LC_CNTL3__LC_RCVD_DEEMPHASIS_MASK 0x8
#define PCIE_LC_CNTL3__LC_RCVD_DEEMPHASIS__SHIFT 0x3
#define PCIE_LC_CNTL3__LC_COMP_TO_DETECT_MASK 0x10
#define PCIE_LC_CNTL3__LC_COMP_TO_DETECT__SHIFT 0x4
#define PCIE_LC_CNTL3__LC_RESET_TSX_CNT_IN_RLOCK_EN_MASK 0x20
#define PCIE_LC_CNTL3__LC_RESET_TSX_CNT_IN_RLOCK_EN__SHIFT 0x5
#define PCIE_LC_CNTL3__LC_AUTO_SPEED_CHANGE_ATTEMPTS_ALLOWED_MASK 0xc0
#define PCIE_LC_CNTL3__LC_AUTO_SPEED_CHANGE_ATTEMPTS_ALLOWED__SHIFT 0x6
#define PCIE_LC_CNTL3__LC_AUTO_SPEED_CHANGE_ATTEMPT_FAILED_MASK 0x100
#define PCIE_LC_CNTL3__LC_AUTO_SPEED_CHANGE_ATTEMPT_FAILED__SHIFT 0x8
#define PCIE_LC_CNTL3__LC_CLR_FAILED_AUTO_SPD_CHANGE_CNT_MASK 0x200
#define PCIE_LC_CNTL3__LC_CLR_FAILED_AUTO_SPD_CHANGE_CNT__SHIFT 0x9
#define PCIE_LC_CNTL3__LC_ENHANCED_HOT_PLUG_EN_MASK 0x400
#define PCIE_LC_CNTL3__LC_ENHANCED_HOT_PLUG_EN__SHIFT 0xa
#define PCIE_LC_CNTL3__LC_RCVR_DET_EN_OVERRIDE_MASK 0x800
#define PCIE_LC_CNTL3__LC_RCVR_DET_EN_OVERRIDE__SHIFT 0xb
#define PCIE_LC_CNTL3__LC_EHP_RX_PHY_CMD_MASK 0x3000
#define PCIE_LC_CNTL3__LC_EHP_RX_PHY_CMD__SHIFT 0xc
#define PCIE_LC_CNTL3__LC_EHP_TX_PHY_CMD_MASK 0xc000
#define PCIE_LC_CNTL3__LC_EHP_TX_PHY_CMD__SHIFT 0xe
#define PCIE_LC_CNTL3__LC_CHIP_BIF_USB_IDLE_EN_MASK 0x10000
#define PCIE_LC_CNTL3__LC_CHIP_BIF_USB_IDLE_EN__SHIFT 0x10
#define PCIE_LC_CNTL3__LC_L1_BLOCK_RECONFIG_EN_MASK 0x20000
#define PCIE_LC_CNTL3__LC_L1_BLOCK_RECONFIG_EN__SHIFT 0x11
#define PCIE_LC_CNTL3__LC_AUTO_DISABLE_SPEED_SUPPORT_EN_MASK 0x40000
#define PCIE_LC_CNTL3__LC_AUTO_DISABLE_SPEED_SUPPORT_EN__SHIFT 0x12
#define PCIE_LC_CNTL3__LC_AUTO_DISABLE_SPEED_SUPPORT_MAX_FAIL_SEL_MASK 0x180000
#define PCIE_LC_CNTL3__LC_AUTO_DISABLE_SPEED_SUPPORT_MAX_FAIL_SEL__SHIFT 0x13
#define PCIE_LC_CNTL3__LC_FAST_L1_ENTRY_EXIT_EN_MASK 0x200000
#define PCIE_LC_CNTL3__LC_FAST_L1_ENTRY_EXIT_EN__SHIFT 0x15
#define PCIE_LC_CNTL3__LC_RXPHYCMD_INACTIVE_EN_MODE_MASK 0x400000
#define PCIE_LC_CNTL3__LC_RXPHYCMD_INACTIVE_EN_MODE__SHIFT 0x16
#define PCIE_LC_CNTL3__LC_DSC_DONT_ENTER_L23_AFTER_PME_ACK_MASK 0x800000
#define PCIE_LC_CNTL3__LC_DSC_DONT_ENTER_L23_AFTER_PME_ACK__SHIFT 0x17
#define PCIE_LC_CNTL3__LC_HW_VOLTAGE_IF_CONTROL_MASK 0x3000000
#define PCIE_LC_CNTL3__LC_HW_VOLTAGE_IF_CONTROL__SHIFT 0x18
#define PCIE_LC_CNTL3__LC_VOLTAGE_TIMER_SEL_MASK 0x3c000000
#define PCIE_LC_CNTL3__LC_VOLTAGE_TIMER_SEL__SHIFT 0x1a
#define PCIE_LC_CNTL3__LC_GO_TO_RECOVERY_MASK 0x40000000
#define PCIE_LC_CNTL3__LC_GO_TO_RECOVERY__SHIFT 0x1e
#define PCIE_LC_CNTL3__LC_N_EIE_SEL_MASK 0x80000000
#define PCIE_LC_CNTL3__LC_N_EIE_SEL__SHIFT 0x1f
#define PCIE_LC_CNTL4__LC_TX_ENABLE_BEHAVIOUR_MASK 0x3
#define PCIE_LC_CNTL4__LC_TX_ENABLE_BEHAVIOUR__SHIFT 0x0
#define PCIE_LC_CNTL4__LC_BYPASS_EQ_MASK 0x10
#define PCIE_LC_CNTL4__LC_BYPASS_EQ__SHIFT 0x4
#define PCIE_LC_CNTL4__LC_REDO_EQ_MASK 0x20
#define PCIE_LC_CNTL4__LC_REDO_EQ__SHIFT 0x5
#define PCIE_LC_CNTL4__LC_EXTEND_EIEOS_MASK 0x40
#define PCIE_LC_CNTL4__LC_EXTEND_EIEOS__SHIFT 0x6
#define PCIE_LC_CNTL4__LC_IGNORE_PARITY_MASK 0x80
#define PCIE_LC_CNTL4__LC_IGNORE_PARITY__SHIFT 0x7
#define PCIE_LC_CNTL4__LC_EQ_SEARCH_MODE_MASK 0x300
#define PCIE_LC_CNTL4__LC_EQ_SEARCH_MODE__SHIFT 0x8
#define PCIE_LC_CNTL4__LC_DSC_CHECK_COEFFS_IN_RLOCK_MASK 0x400
#define PCIE_LC_CNTL4__LC_DSC_CHECK_COEFFS_IN_RLOCK__SHIFT 0xa
#define PCIE_LC_CNTL4__LC_USC_EQ_NOT_REQD_MASK 0x800
#define PCIE_LC_CNTL4__LC_USC_EQ_NOT_REQD__SHIFT 0xb
#define PCIE_LC_CNTL4__LC_USC_GO_TO_EQ_MASK 0x1000
#define PCIE_LC_CNTL4__LC_USC_GO_TO_EQ__SHIFT 0xc
#define PCIE_LC_CNTL4__LC_SET_QUIESCE_MASK 0x2000
#define PCIE_LC_CNTL4__LC_SET_QUIESCE__SHIFT 0xd
#define PCIE_LC_CNTL4__LC_QUIESCE_RCVD_MASK 0x4000
#define PCIE_LC_CNTL4__LC_QUIESCE_RCVD__SHIFT 0xe
#define PCIE_LC_CNTL4__LC_UNEXPECTED_COEFFS_RCVD_MASK 0x8000
#define PCIE_LC_CNTL4__LC_UNEXPECTED_COEFFS_RCVD__SHIFT 0xf
#define PCIE_LC_CNTL4__LC_BYPASS_EQ_REQ_PHASE_MASK 0x10000
#define PCIE_LC_CNTL4__LC_BYPASS_EQ_REQ_PHASE__SHIFT 0x10
#define PCIE_LC_CNTL4__LC_FORCE_PRESET_IN_EQ_REQ_PHASE_MASK 0x20000
#define PCIE_LC_CNTL4__LC_FORCE_PRESET_IN_EQ_REQ_PHASE__SHIFT 0x11
#define PCIE_LC_CNTL4__LC_FORCE_PRESET_VALUE_MASK 0x3c0000
#define PCIE_LC_CNTL4__LC_FORCE_PRESET_VALUE__SHIFT 0x12
#define PCIE_LC_CNTL4__LC_USC_DELAY_DLLPS_MASK 0x400000
#define PCIE_LC_CNTL4__LC_USC_DELAY_DLLPS__SHIFT 0x16
#define PCIE_LC_CNTL4__LC_PCIE_TX_FULL_SWING_MASK 0x800000
#define PCIE_LC_CNTL4__LC_PCIE_TX_FULL_SWING__SHIFT 0x17
#define PCIE_LC_CNTL4__LC_EQ_WAIT_FOR_EVAL_DONE_MASK 0x1000000
#define PCIE_LC_CNTL4__LC_EQ_WAIT_FOR_EVAL_DONE__SHIFT 0x18
#define PCIE_LC_CNTL4__LC_8GT_SKIP_ORDER_EN_MASK 0x2000000
#define PCIE_LC_CNTL4__LC_8GT_SKIP_ORDER_EN__SHIFT 0x19
#define PCIE_LC_CNTL4__LC_WAIT_FOR_MORE_TS_IN_RLOCK_MASK 0xfc000000
#define PCIE_LC_CNTL4__LC_WAIT_FOR_MORE_TS_IN_RLOCK__SHIFT 0x1a
#define PCIE_LC_CNTL5__LC_EQ_FS_0_MASK 0x3f
#define PCIE_LC_CNTL5__LC_EQ_FS_0__SHIFT 0x0
#define PCIE_LC_CNTL5__LC_EQ_FS_8_MASK 0xfc0
#define PCIE_LC_CNTL5__LC_EQ_FS_8__SHIFT 0x6
#define PCIE_LC_CNTL5__LC_EQ_LF_0_MASK 0x3f000
#define PCIE_LC_CNTL5__LC_EQ_LF_0__SHIFT 0xc
#define PCIE_LC_CNTL5__LC_EQ_LF_8_MASK 0xfc0000
#define PCIE_LC_CNTL5__LC_EQ_LF_8__SHIFT 0x12
#define PCIE_LC_BW_CHANGE_CNTL__LC_BW_CHANGE_INT_EN_MASK 0x1
#define PCIE_LC_BW_CHANGE_CNTL__LC_BW_CHANGE_INT_EN__SHIFT 0x0
#define PCIE_LC_BW_CHANGE_CNTL__LC_HW_INIT_SPEED_CHANGE_MASK 0x2
#define PCIE_LC_BW_CHANGE_CNTL__LC_HW_INIT_SPEED_CHANGE__SHIFT 0x1
#define PCIE_LC_BW_CHANGE_CNTL__LC_SW_INIT_SPEED_CHANGE_MASK 0x4
#define PCIE_LC_BW_CHANGE_CNTL__LC_SW_INIT_SPEED_CHANGE__SHIFT 0x2
#define PCIE_LC_BW_CHANGE_CNTL__LC_OTHER_INIT_SPEED_CHANGE_MASK 0x8
#define PCIE_LC_BW_CHANGE_CNTL__LC_OTHER_INIT_SPEED_CHANGE__SHIFT 0x3
#define PCIE_LC_BW_CHANGE_CNTL__LC_RELIABILITY_SPEED_CHANGE_MASK 0x10
#define PCIE_LC_BW_CHANGE_CNTL__LC_RELIABILITY_SPEED_CHANGE__SHIFT 0x4
#define PCIE_LC_BW_CHANGE_CNTL__LC_FAILED_SPEED_NEG_MASK 0x20
#define PCIE_LC_BW_CHANGE_CNTL__LC_FAILED_SPEED_NEG__SHIFT 0x5
#define PCIE_LC_BW_CHANGE_CNTL__LC_LONG_LW_CHANGE_MASK 0x40
#define PCIE_LC_BW_CHANGE_CNTL__LC_LONG_LW_CHANGE__SHIFT 0x6
#define PCIE_LC_BW_CHANGE_CNTL__LC_SHORT_LW_CHANGE_MASK 0x80
#define PCIE_LC_BW_CHANGE_CNTL__LC_SHORT_LW_CHANGE__SHIFT 0x7
#define PCIE_LC_BW_CHANGE_CNTL__LC_LW_CHANGE_OTHER_MASK 0x100
#define PCIE_LC_BW_CHANGE_CNTL__LC_LW_CHANGE_OTHER__SHIFT 0x8
#define PCIE_LC_BW_CHANGE_CNTL__LC_LW_CHANGE_FAILED_MASK 0x200
#define PCIE_LC_BW_CHANGE_CNTL__LC_LW_CHANGE_FAILED__SHIFT 0x9
#define PCIE_LC_BW_CHANGE_CNTL__LC_LINK_BW_NOTIFICATION_DETECT_MODE_MASK 0x400
#define PCIE_LC_BW_CHANGE_CNTL__LC_LINK_BW_NOTIFICATION_DETECT_MODE__SHIFT 0xa
#define PCIE_LC_TRAINING_CNTL__LC_TRAINING_CNTL_MASK 0xf
#define PCIE_LC_TRAINING_CNTL__LC_TRAINING_CNTL__SHIFT 0x0
#define PCIE_LC_TRAINING_CNTL__LC_COMPLIANCE_RECEIVE_MASK 0x10
#define PCIE_LC_TRAINING_CNTL__LC_COMPLIANCE_RECEIVE__SHIFT 0x4
#define PCIE_LC_TRAINING_CNTL__LC_LOOK_FOR_MORE_NON_MATCHING_TS1_MASK 0x20
#define PCIE_LC_TRAINING_CNTL__LC_LOOK_FOR_MORE_NON_MATCHING_TS1__SHIFT 0x5
#define PCIE_LC_TRAINING_CNTL__LC_L0S_L1_TRAINING_CNTL_EN_MASK 0x40
#define PCIE_LC_TRAINING_CNTL__LC_L0S_L1_TRAINING_CNTL_EN__SHIFT 0x6
#define PCIE_LC_TRAINING_CNTL__LC_L1_LONG_WAKE_FIX_EN_MASK 0x80
#define PCIE_LC_TRAINING_CNTL__LC_L1_LONG_WAKE_FIX_EN__SHIFT 0x7
#define PCIE_LC_TRAINING_CNTL__LC_POWER_STATE_MASK 0x700
#define PCIE_LC_TRAINING_CNTL__LC_POWER_STATE__SHIFT 0x8
#define PCIE_LC_TRAINING_CNTL__LC_DONT_GO_TO_L0S_IF_L1_ARMED_MASK 0x800
#define PCIE_LC_TRAINING_CNTL__LC_DONT_GO_TO_L0S_IF_L1_ARMED__SHIFT 0xb
#define PCIE_LC_TRAINING_CNTL__LC_INIT_SPD_CHG_WITH_CSR_EN_MASK 0x1000
#define PCIE_LC_TRAINING_CNTL__LC_INIT_SPD_CHG_WITH_CSR_EN__SHIFT 0xc
#define PCIE_LC_TRAINING_CNTL__LC_DISABLE_TRAINING_BIT_ARCH_MASK 0x2000
#define PCIE_LC_TRAINING_CNTL__LC_DISABLE_TRAINING_BIT_ARCH__SHIFT 0xd
#define PCIE_LC_TRAINING_CNTL__LC_EXTEND_WAIT_FOR_SKP_MASK 0x10000
#define PCIE_LC_TRAINING_CNTL__LC_EXTEND_WAIT_FOR_SKP__SHIFT 0x10
#define PCIE_LC_TRAINING_CNTL__LC_AUTONOMOUS_CHANGE_OFF_MASK 0x20000
#define PCIE_LC_TRAINING_CNTL__LC_AUTONOMOUS_CHANGE_OFF__SHIFT 0x11
#define PCIE_LC_TRAINING_CNTL__LC_UPCONFIGURE_CAP_OFF_MASK 0x40000
#define PCIE_LC_TRAINING_CNTL__LC_UPCONFIGURE_CAP_OFF__SHIFT 0x12
#define PCIE_LC_TRAINING_CNTL__LC_HW_LINK_DIS_EN_MASK 0x80000
#define PCIE_LC_TRAINING_CNTL__LC_HW_LINK_DIS_EN__SHIFT 0x13
#define PCIE_LC_TRAINING_CNTL__LC_LINK_DIS_BY_HW_MASK 0x100000
#define PCIE_LC_TRAINING_CNTL__LC_LINK_DIS_BY_HW__SHIFT 0x14
#define PCIE_LC_TRAINING_CNTL__LC_STATIC_TX_PIPE_COUNT_EN_MASK 0x200000
#define PCIE_LC_TRAINING_CNTL__LC_STATIC_TX_PIPE_COUNT_EN__SHIFT 0x15
#define PCIE_LC_TRAINING_CNTL__LC_ASPM_L1_NAK_TIMER_SEL_MASK 0xc00000
#define PCIE_LC_TRAINING_CNTL__LC_ASPM_L1_NAK_TIMER_SEL__SHIFT 0x16
#define PCIE_LC_TRAINING_CNTL__LC_DONT_DEASSERT_RX_EN_IN_R_SPEED_MASK 0x1000000
#define PCIE_LC_TRAINING_CNTL__LC_DONT_DEASSERT_RX_EN_IN_R_SPEED__SHIFT 0x18
#define PCIE_LC_TRAINING_CNTL__LC_DONT_DEASSERT_RX_EN_IN_TEST_MASK 0x2000000
#define PCIE_LC_TRAINING_CNTL__LC_DONT_DEASSERT_RX_EN_IN_TEST__SHIFT 0x19
#define PCIE_LC_TRAINING_CNTL__LC_RESET_ASPM_L1_NAK_TIMER_MASK 0x4000000
#define PCIE_LC_TRAINING_CNTL__LC_RESET_ASPM_L1_NAK_TIMER__SHIFT 0x1a
#define PCIE_LC_TRAINING_CNTL__LC_SHORT_RCFG_TIMEOUT_MASK 0x8000000
#define PCIE_LC_TRAINING_CNTL__LC_SHORT_RCFG_TIMEOUT__SHIFT 0x1b
#define PCIE_LC_TRAINING_CNTL__LC_ALLOW_TX_L1_CONTROL_MASK 0x10000000
#define PCIE_LC_TRAINING_CNTL__LC_ALLOW_TX_L1_CONTROL__SHIFT 0x1c
#define PCIE_LC_TRAINING_CNTL__LC_WAIT_FOR_FOM_VALID_AFTER_TRACK_MASK 0x20000000
#define PCIE_LC_TRAINING_CNTL__LC_WAIT_FOR_FOM_VALID_AFTER_TRACK__SHIFT 0x1d
#define PCIE_LC_TRAINING_CNTL__LC_EXTEND_EQ_REQ_TIME_MASK 0xc0000000
#define PCIE_LC_TRAINING_CNTL__LC_EXTEND_EQ_REQ_TIME__SHIFT 0x1e
#define PCIE_LC_LINK_WIDTH_CNTL__LC_LINK_WIDTH_MASK 0x7
#define PCIE_LC_LINK_WIDTH_CNTL__LC_LINK_WIDTH__SHIFT 0x0
#define PCIE_LC_LINK_WIDTH_CNTL__LC_LINK_WIDTH_RD_MASK 0x70
#define PCIE_LC_LINK_WIDTH_CNTL__LC_LINK_WIDTH_RD__SHIFT 0x4
#define PCIE_LC_LINK_WIDTH_CNTL__LC_RECONFIG_ARC_MISSING_ESCAPE_MASK 0x80
#define PCIE_LC_LINK_WIDTH_CNTL__LC_RECONFIG_ARC_MISSING_ESCAPE__SHIFT 0x7
#define PCIE_LC_LINK_WIDTH_CNTL__LC_RECONFIG_NOW_MASK 0x100
#define PCIE_LC_LINK_WIDTH_CNTL__LC_RECONFIG_NOW__SHIFT 0x8
#define PCIE_LC_LINK_WIDTH_CNTL__LC_RENEGOTIATION_SUPPORT_MASK 0x200
#define PCIE_LC_LINK_WIDTH_CNTL__LC_RENEGOTIATION_SUPPORT__SHIFT 0x9
#define PCIE_LC_LINK_WIDTH_CNTL__LC_RENEGOTIATE_EN_MASK 0x400
#define PCIE_LC_LINK_WIDTH_CNTL__LC_RENEGOTIATE_EN__SHIFT 0xa
#define PCIE_LC_LINK_WIDTH_CNTL__LC_SHORT_RECONFIG_EN_MASK 0x800
#define PCIE_LC_LINK_WIDTH_CNTL__LC_SHORT_RECONFIG_EN__SHIFT 0xb
#define PCIE_LC_LINK_WIDTH_CNTL__LC_UPCONFIGURE_SUPPORT_MASK 0x1000
#define PCIE_LC_LINK_WIDTH_CNTL__LC_UPCONFIGURE_SUPPORT__SHIFT 0xc
#define PCIE_LC_LINK_WIDTH_CNTL__LC_UPCONFIGURE_DIS_MASK 0x2000
#define PCIE_LC_LINK_WIDTH_CNTL__LC_UPCONFIGURE_DIS__SHIFT 0xd
#define PCIE_LC_LINK_WIDTH_CNTL__LC_UPCFG_WAIT_FOR_RCVR_DIS_MASK 0x4000
#define PCIE_LC_LINK_WIDTH_CNTL__LC_UPCFG_WAIT_FOR_RCVR_DIS__SHIFT 0xe
#define PCIE_LC_LINK_WIDTH_CNTL__LC_UPCFG_TIMER_SEL_MASK 0x8000
#define PCIE_LC_LINK_WIDTH_CNTL__LC_UPCFG_TIMER_SEL__SHIFT 0xf
#define PCIE_LC_LINK_WIDTH_CNTL__LC_DEASSERT_TX_PDNB_MASK 0x10000
#define PCIE_LC_LINK_WIDTH_CNTL__LC_DEASSERT_TX_PDNB__SHIFT 0x10
#define PCIE_LC_LINK_WIDTH_CNTL__LC_L1_RECONFIG_EN_MASK 0x20000
#define PCIE_LC_LINK_WIDTH_CNTL__LC_L1_RECONFIG_EN__SHIFT 0x11
#define PCIE_LC_LINK_WIDTH_CNTL__LC_DYNLINK_MST_EN_MASK 0x40000
#define PCIE_LC_LINK_WIDTH_CNTL__LC_DYNLINK_MST_EN__SHIFT 0x12
#define PCIE_LC_LINK_WIDTH_CNTL__LC_DUAL_END_RECONFIG_EN_MASK 0x80000
#define PCIE_LC_LINK_WIDTH_CNTL__LC_DUAL_END_RECONFIG_EN__SHIFT 0x13
#define PCIE_LC_LINK_WIDTH_CNTL__LC_UPCONFIGURE_CAPABLE_MASK 0x100000
#define PCIE_LC_LINK_WIDTH_CNTL__LC_UPCONFIGURE_CAPABLE__SHIFT 0x14
#define PCIE_LC_LINK_WIDTH_CNTL__LC_DYN_LANES_PWR_STATE_MASK 0x600000
#define PCIE_LC_LINK_WIDTH_CNTL__LC_DYN_LANES_PWR_STATE__SHIFT 0x15
#define PCIE_LC_LINK_WIDTH_CNTL__LC_EQ_REVERSAL_LOGIC_EN_MASK 0x800000
#define PCIE_LC_LINK_WIDTH_CNTL__LC_EQ_REVERSAL_LOGIC_EN__SHIFT 0x17
#define PCIE_LC_N_FTS_CNTL__LC_XMIT_N_FTS_MASK 0xff
#define PCIE_LC_N_FTS_CNTL__LC_XMIT_N_FTS__SHIFT 0x0
#define PCIE_LC_N_FTS_CNTL__LC_XMIT_N_FTS_OVERRIDE_EN_MASK 0x100
#define PCIE_LC_N_FTS_CNTL__LC_XMIT_N_FTS_OVERRIDE_EN__SHIFT 0x8
#define PCIE_LC_N_FTS_CNTL__LC_XMIT_FTS_BEFORE_RECOVERY_MASK 0x200
#define PCIE_LC_N_FTS_CNTL__LC_XMIT_FTS_BEFORE_RECOVERY__SHIFT 0x9
#define PCIE_LC_N_FTS_CNTL__LC_XMIT_N_FTS_LIMIT_MASK 0xff0000
#define PCIE_LC_N_FTS_CNTL__LC_XMIT_N_FTS_LIMIT__SHIFT 0x10
#define PCIE_LC_N_FTS_CNTL__LC_N_FTS_MASK 0xff000000
#define PCIE_LC_N_FTS_CNTL__LC_N_FTS__SHIFT 0x18
#define PCIE_LC_SPEED_CNTL__LC_GEN2_EN_STRAP_MASK 0x1
#define PCIE_LC_SPEED_CNTL__LC_GEN2_EN_STRAP__SHIFT 0x0
#define PCIE_LC_SPEED_CNTL__LC_GEN3_EN_STRAP_MASK 0x2
#define PCIE_LC_SPEED_CNTL__LC_GEN3_EN_STRAP__SHIFT 0x1
#define PCIE_LC_SPEED_CNTL__LC_TARGET_LINK_SPEED_OVERRIDE_EN_MASK 0x4
#define PCIE_LC_SPEED_CNTL__LC_TARGET_LINK_SPEED_OVERRIDE_EN__SHIFT 0x2
#define PCIE_LC_SPEED_CNTL__LC_TARGET_LINK_SPEED_OVERRIDE_MASK 0x18
#define PCIE_LC_SPEED_CNTL__LC_TARGET_LINK_SPEED_OVERRIDE__SHIFT 0x3
#define PCIE_LC_SPEED_CNTL__LC_FORCE_EN_SW_SPEED_CHANGE_MASK 0x20
#define PCIE_LC_SPEED_CNTL__LC_FORCE_EN_SW_SPEED_CHANGE__SHIFT 0x5
#define PCIE_LC_SPEED_CNTL__LC_FORCE_DIS_SW_SPEED_CHANGE_MASK 0x40
#define PCIE_LC_SPEED_CNTL__LC_FORCE_DIS_SW_SPEED_CHANGE__SHIFT 0x6
#define PCIE_LC_SPEED_CNTL__LC_FORCE_EN_HW_SPEED_CHANGE_MASK 0x80
#define PCIE_LC_SPEED_CNTL__LC_FORCE_EN_HW_SPEED_CHANGE__SHIFT 0x7
#define PCIE_LC_SPEED_CNTL__LC_FORCE_DIS_HW_SPEED_CHANGE_MASK 0x100
#define PCIE_LC_SPEED_CNTL__LC_FORCE_DIS_HW_SPEED_CHANGE__SHIFT 0x8
#define PCIE_LC_SPEED_CNTL__LC_INITIATE_LINK_SPEED_CHANGE_MASK 0x200
#define PCIE_LC_SPEED_CNTL__LC_INITIATE_LINK_SPEED_CHANGE__SHIFT 0x9
#define PCIE_LC_SPEED_CNTL__LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_MASK 0xc00
#define PCIE_LC_SPEED_CNTL__LC_SPEED_CHANGE_ATTEMPTS_ALLOWED__SHIFT 0xa
#define PCIE_LC_SPEED_CNTL__LC_SPEED_CHANGE_ATTEMPT_FAILED_MASK 0x1000
#define PCIE_LC_SPEED_CNTL__LC_SPEED_CHANGE_ATTEMPT_FAILED__SHIFT 0xc
#define PCIE_LC_SPEED_CNTL__LC_CURRENT_DATA_RATE_MASK 0x6000
#define PCIE_LC_SPEED_CNTL__LC_CURRENT_DATA_RATE__SHIFT 0xd
#define PCIE_LC_SPEED_CNTL__LC_DONT_CLR_TARGET_SPD_CHANGE_STATUS_MASK 0x8000
#define PCIE_LC_SPEED_CNTL__LC_DONT_CLR_TARGET_SPD_CHANGE_STATUS__SHIFT 0xf
#define PCIE_LC_SPEED_CNTL__LC_CLR_FAILED_SPD_CHANGE_CNT_MASK 0x10000
#define PCIE_LC_SPEED_CNTL__LC_CLR_FAILED_SPD_CHANGE_CNT__SHIFT 0x10
#define PCIE_LC_SPEED_CNTL__LC_1_OR_MORE_TS2_SPEED_ARC_EN_MASK 0x20000
#define PCIE_LC_SPEED_CNTL__LC_1_OR_MORE_TS2_SPEED_ARC_EN__SHIFT 0x11
#define PCIE_LC_SPEED_CNTL__LC_OTHER_SIDE_EVER_SENT_GEN2_MASK 0x40000
#define PCIE_LC_SPEED_CNTL__LC_OTHER_SIDE_EVER_SENT_GEN2__SHIFT 0x12
#define PCIE_LC_SPEED_CNTL__LC_OTHER_SIDE_SUPPORTS_GEN2_MASK 0x80000
#define PCIE_LC_SPEED_CNTL__LC_OTHER_SIDE_SUPPORTS_GEN2__SHIFT 0x13
#define PCIE_LC_SPEED_CNTL__LC_OTHER_SIDE_EVER_SENT_GEN3_MASK 0x100000
#define PCIE_LC_SPEED_CNTL__LC_OTHER_SIDE_EVER_SENT_GEN3__SHIFT 0x14
#define PCIE_LC_SPEED_CNTL__LC_OTHER_SIDE_SUPPORTS_GEN3_MASK 0x200000
#define PCIE_LC_SPEED_CNTL__LC_OTHER_SIDE_SUPPORTS_GEN3__SHIFT 0x15
#define PCIE_LC_SPEED_CNTL__LC_AUTO_RECOVERY_DIS_MASK 0x400000
#define PCIE_LC_SPEED_CNTL__LC_AUTO_RECOVERY_DIS__SHIFT 0x16
#define PCIE_LC_SPEED_CNTL__LC_SPEED_CHANGE_STATUS_MASK 0x800000
#define PCIE_LC_SPEED_CNTL__LC_SPEED_CHANGE_STATUS__SHIFT 0x17
#define PCIE_LC_SPEED_CNTL__LC_DATA_RATE_ADVERTISED_MASK 0x3000000
#define PCIE_LC_SPEED_CNTL__LC_DATA_RATE_ADVERTISED__SHIFT 0x18
#define PCIE_LC_SPEED_CNTL__LC_CHECK_DATA_RATE_MASK 0x4000000
#define PCIE_LC_SPEED_CNTL__LC_CHECK_DATA_RATE__SHIFT 0x1a
#define PCIE_LC_SPEED_CNTL__LC_MULT_UPSTREAM_AUTO_SPD_CHNG_EN_MASK 0x8000000
#define PCIE_LC_SPEED_CNTL__LC_MULT_UPSTREAM_AUTO_SPD_CHNG_EN__SHIFT 0x1b
#define PCIE_LC_SPEED_CNTL__LC_INIT_SPEED_NEG_IN_L0s_EN_MASK 0x10000000
#define PCIE_LC_SPEED_CNTL__LC_INIT_SPEED_NEG_IN_L0s_EN__SHIFT 0x1c
#define PCIE_LC_SPEED_CNTL__LC_INIT_SPEED_NEG_IN_L1_EN_MASK 0x20000000
#define PCIE_LC_SPEED_CNTL__LC_INIT_SPEED_NEG_IN_L1_EN__SHIFT 0x1d
#define PCIE_LC_SPEED_CNTL__LC_DONT_CHECK_EQTS_IN_RCFG_MASK 0x40000000
#define PCIE_LC_SPEED_CNTL__LC_DONT_CHECK_EQTS_IN_RCFG__SHIFT 0x1e
#define PCIE_LC_SPEED_CNTL__LC_DELAY_COEFF_UPDATE_DIS_MASK 0x80000000
#define PCIE_LC_SPEED_CNTL__LC_DELAY_COEFF_UPDATE_DIS__SHIFT 0x1f
#define PCIE_LC_CDR_CNTL__LC_CDR_TEST_OFF_MASK 0xfff
#define PCIE_LC_CDR_CNTL__LC_CDR_TEST_OFF__SHIFT 0x0
#define PCIE_LC_CDR_CNTL__LC_CDR_TEST_SETS_MASK 0xfff000
#define PCIE_LC_CDR_CNTL__LC_CDR_TEST_SETS__SHIFT 0xc
#define PCIE_LC_CDR_CNTL__LC_CDR_SET_TYPE_MASK 0x3000000
#define PCIE_LC_CDR_CNTL__LC_CDR_SET_TYPE__SHIFT 0x18
#define PCIE_LC_LANE_CNTL__LC_CORRUPTED_LANES_MASK 0xffff
#define PCIE_LC_LANE_CNTL__LC_CORRUPTED_LANES__SHIFT 0x0
#define PCIE_LC_LANE_CNTL__LC_LANE_DIS_MASK 0xffff0000
#define PCIE_LC_LANE_CNTL__LC_LANE_DIS__SHIFT 0x10
#define PCIE_LC_FORCE_COEFF__LC_FORCE_COEFF_MASK 0x1
#define PCIE_LC_FORCE_COEFF__LC_FORCE_COEFF__SHIFT 0x0
#define PCIE_LC_FORCE_COEFF__LC_FORCE_PRE_CURSOR_MASK 0x7e
#define PCIE_LC_FORCE_COEFF__LC_FORCE_PRE_CURSOR__SHIFT 0x1
#define PCIE_LC_FORCE_COEFF__LC_FORCE_CURSOR_MASK 0x1f80
#define PCIE_LC_FORCE_COEFF__LC_FORCE_CURSOR__SHIFT 0x7
#define PCIE_LC_FORCE_COEFF__LC_FORCE_POST_CURSOR_MASK 0x7e000
#define PCIE_LC_FORCE_COEFF__LC_FORCE_POST_CURSOR__SHIFT 0xd
#define PCIE_LC_FORCE_COEFF__LC_3X3_COEFF_SEARCH_EN_MASK 0x80000
#define PCIE_LC_FORCE_COEFF__LC_3X3_COEFF_SEARCH_EN__SHIFT 0x13
#define PCIE_LC_BEST_EQ_SETTINGS__LC_BEST_PRESET_MASK 0xf
#define PCIE_LC_BEST_EQ_SETTINGS__LC_BEST_PRESET__SHIFT 0x0
#define PCIE_LC_BEST_EQ_SETTINGS__LC_BEST_PRECURSOR_MASK 0x3f0
#define PCIE_LC_BEST_EQ_SETTINGS__LC_BEST_PRECURSOR__SHIFT 0x4
#define PCIE_LC_BEST_EQ_SETTINGS__LC_BEST_CURSOR_MASK 0xfc00
#define PCIE_LC_BEST_EQ_SETTINGS__LC_BEST_CURSOR__SHIFT 0xa
#define PCIE_LC_BEST_EQ_SETTINGS__LC_BEST_POSTCURSOR_MASK 0x3f0000
#define PCIE_LC_BEST_EQ_SETTINGS__LC_BEST_POSTCURSOR__SHIFT 0x10
#define PCIE_LC_BEST_EQ_SETTINGS__LC_BEST_FOM_MASK 0x3fc00000
#define PCIE_LC_BEST_EQ_SETTINGS__LC_BEST_FOM__SHIFT 0x16
#define PCIE_LC_FORCE_EQ_REQ_COEFF__LC_FORCE_COEFF_IN_EQ_REQ_PHASE_MASK 0x1
#define PCIE_LC_FORCE_EQ_REQ_COEFF__LC_FORCE_COEFF_IN_EQ_REQ_PHASE__SHIFT 0x0
#define PCIE_LC_FORCE_EQ_REQ_COEFF__LC_FORCE_PRE_CURSOR_REQ_MASK 0x7e
#define PCIE_LC_FORCE_EQ_REQ_COEFF__LC_FORCE_PRE_CURSOR_REQ__SHIFT 0x1
#define PCIE_LC_FORCE_EQ_REQ_COEFF__LC_FORCE_CURSOR_REQ_MASK 0x1f80
#define PCIE_LC_FORCE_EQ_REQ_COEFF__LC_FORCE_CURSOR_REQ__SHIFT 0x7
#define PCIE_LC_FORCE_EQ_REQ_COEFF__LC_FORCE_POST_CURSOR_REQ_MASK 0x7e000
#define PCIE_LC_FORCE_EQ_REQ_COEFF__LC_FORCE_POST_CURSOR_REQ__SHIFT 0xd
#define PCIE_LC_FORCE_EQ_REQ_COEFF__LC_FS_OTHER_END_MASK 0x1f80000
#define PCIE_LC_FORCE_EQ_REQ_COEFF__LC_FS_OTHER_END__SHIFT 0x13
#define PCIE_LC_FORCE_EQ_REQ_COEFF__LC_LF_OTHER_END_MASK 0x7e000000
#define PCIE_LC_FORCE_EQ_REQ_COEFF__LC_LF_OTHER_END__SHIFT 0x19
#define PCIE_LC_STATE0__LC_CURRENT_STATE_MASK 0x3f
#define PCIE_LC_STATE0__LC_CURRENT_STATE__SHIFT 0x0
#define PCIE_LC_STATE0__LC_PREV_STATE1_MASK 0x3f00
#define PCIE_LC_STATE0__LC_PREV_STATE1__SHIFT 0x8
#define PCIE_LC_STATE0__LC_PREV_STATE2_MASK 0x3f0000
#define PCIE_LC_STATE0__LC_PREV_STATE2__SHIFT 0x10
#define PCIE_LC_STATE0__LC_PREV_STATE3_MASK 0x3f000000
#define PCIE_LC_STATE0__LC_PREV_STATE3__SHIFT 0x18
#define PCIE_LC_STATE1__LC_PREV_STATE4_MASK 0x3f
#define PCIE_LC_STATE1__LC_PREV_STATE4__SHIFT 0x0
#define PCIE_LC_STATE1__LC_PREV_STATE5_MASK 0x3f00
#define PCIE_LC_STATE1__LC_PREV_STATE5__SHIFT 0x8
#define PCIE_LC_STATE1__LC_PREV_STATE6_MASK 0x3f0000
#define PCIE_LC_STATE1__LC_PREV_STATE6__SHIFT 0x10
#define PCIE_LC_STATE1__LC_PREV_STATE7_MASK 0x3f000000
#define PCIE_LC_STATE1__LC_PREV_STATE7__SHIFT 0x18
#define PCIE_LC_STATE2__LC_PREV_STATE8_MASK 0x3f
#define PCIE_LC_STATE2__LC_PREV_STATE8__SHIFT 0x0
#define PCIE_LC_STATE2__LC_PREV_STATE9_MASK 0x3f00
#define PCIE_LC_STATE2__LC_PREV_STATE9__SHIFT 0x8
#define PCIE_LC_STATE2__LC_PREV_STATE10_MASK 0x3f0000
#define PCIE_LC_STATE2__LC_PREV_STATE10__SHIFT 0x10
#define PCIE_LC_STATE2__LC_PREV_STATE11_MASK 0x3f000000
#define PCIE_LC_STATE2__LC_PREV_STATE11__SHIFT 0x18
#define PCIE_LC_STATE3__LC_PREV_STATE12_MASK 0x3f
#define PCIE_LC_STATE3__LC_PREV_STATE12__SHIFT 0x0
#define PCIE_LC_STATE3__LC_PREV_STATE13_MASK 0x3f00
#define PCIE_LC_STATE3__LC_PREV_STATE13__SHIFT 0x8
#define PCIE_LC_STATE3__LC_PREV_STATE14_MASK 0x3f0000
#define PCIE_LC_STATE3__LC_PREV_STATE14__SHIFT 0x10
#define PCIE_LC_STATE3__LC_PREV_STATE15_MASK 0x3f000000
#define PCIE_LC_STATE3__LC_PREV_STATE15__SHIFT 0x18
#define PCIE_LC_STATE4__LC_PREV_STATE16_MASK 0x3f
#define PCIE_LC_STATE4__LC_PREV_STATE16__SHIFT 0x0
#define PCIE_LC_STATE4__LC_PREV_STATE17_MASK 0x3f00
#define PCIE_LC_STATE4__LC_PREV_STATE17__SHIFT 0x8
#define PCIE_LC_STATE4__LC_PREV_STATE18_MASK 0x3f0000
#define PCIE_LC_STATE4__LC_PREV_STATE18__SHIFT 0x10
#define PCIE_LC_STATE4__LC_PREV_STATE19_MASK 0x3f000000
#define PCIE_LC_STATE4__LC_PREV_STATE19__SHIFT 0x18
#define PCIE_LC_STATE5__LC_PREV_STATE20_MASK 0x3f
#define PCIE_LC_STATE5__LC_PREV_STATE20__SHIFT 0x0
#define PCIE_LC_STATE5__LC_PREV_STATE21_MASK 0x3f00
#define PCIE_LC_STATE5__LC_PREV_STATE21__SHIFT 0x8
#define PCIE_LC_STATE5__LC_PREV_STATE22_MASK 0x3f0000
#define PCIE_LC_STATE5__LC_PREV_STATE22__SHIFT 0x10
#define PCIE_LC_STATE5__LC_PREV_STATE23_MASK 0x3f000000
#define PCIE_LC_STATE5__LC_PREV_STATE23__SHIFT 0x18
#define PCIEP_STRAP_LC__STRAP_FTS_yTSx_COUNT_MASK 0x3
#define PCIEP_STRAP_LC__STRAP_FTS_yTSx_COUNT__SHIFT 0x0
#define PCIEP_STRAP_LC__STRAP_LONG_yTSx_COUNT_MASK 0xc
#define PCIEP_STRAP_LC__STRAP_LONG_yTSx_COUNT__SHIFT 0x2
#define PCIEP_STRAP_LC__STRAP_MED_yTSx_COUNT_MASK 0x30
#define PCIEP_STRAP_LC__STRAP_MED_yTSx_COUNT__SHIFT 0x4
#define PCIEP_STRAP_LC__STRAP_SHORT_yTSx_COUNT_MASK 0xc0
#define PCIEP_STRAP_LC__STRAP_SHORT_yTSx_COUNT__SHIFT 0x6
#define PCIEP_STRAP_LC__STRAP_SKIP_INTERVAL_MASK 0x700
#define PCIEP_STRAP_LC__STRAP_SKIP_INTERVAL__SHIFT 0x8
#define PCIEP_STRAP_LC__STRAP_BYPASS_RCVR_DET_MASK 0x800
#define PCIEP_STRAP_LC__STRAP_BYPASS_RCVR_DET__SHIFT 0xb
#define PCIEP_STRAP_LC__STRAP_COMPLIANCE_DIS_MASK 0x1000
#define PCIEP_STRAP_LC__STRAP_COMPLIANCE_DIS__SHIFT 0xc
#define PCIEP_STRAP_LC__STRAP_FORCE_COMPLIANCE_MASK 0x2000
#define PCIEP_STRAP_LC__STRAP_FORCE_COMPLIANCE__SHIFT 0xd
#define PCIEP_STRAP_LC__STRAP_REVERSE_LC_LANES_MASK 0x4000
#define PCIEP_STRAP_LC__STRAP_REVERSE_LC_LANES__SHIFT 0xe
#define PCIEP_STRAP_LC__STRAP_AUTO_RC_SPEED_NEGOTIATION_DIS_MASK 0x8000
#define PCIEP_STRAP_LC__STRAP_AUTO_RC_SPEED_NEGOTIATION_DIS__SHIFT 0xf
#define PCIEP_STRAP_LC__STRAP_LANE_NEGOTIATION_MASK 0x70000
#define PCIEP_STRAP_LC__STRAP_LANE_NEGOTIATION__SHIFT 0x10
#define PCIEP_STRAP_MISC__STRAP_REVERSE_LANES_MASK 0x1
#define PCIEP_STRAP_MISC__STRAP_REVERSE_LANES__SHIFT 0x0
#define PCIEP_STRAP_MISC__STRAP_E2E_PREFIX_EN_MASK 0x2
#define PCIEP_STRAP_MISC__STRAP_E2E_PREFIX_EN__SHIFT 0x1
#define PCIEP_STRAP_MISC__STRAP_EXTENDED_FMT_SUPPORTED_MASK 0x4
#define PCIEP_STRAP_MISC__STRAP_EXTENDED_FMT_SUPPORTED__SHIFT 0x2
#define PCIEP_STRAP_MISC__STRAP_OBFF_SUPPORTED_MASK 0x18
#define PCIEP_STRAP_MISC__STRAP_OBFF_SUPPORTED__SHIFT 0x3
#define PCIEP_STRAP_MISC__STRAP_LTR_SUPPORTED_MASK 0x20
#define PCIEP_STRAP_MISC__STRAP_LTR_SUPPORTED__SHIFT 0x5
#define PCIEP_BCH_ECC_CNTL__STRAP_BCH_ECC_EN_MASK 0x1
#define PCIEP_BCH_ECC_CNTL__STRAP_BCH_ECC_EN__SHIFT 0x0
#define PCIEP_BCH_ECC_CNTL__BCH_ECC_ERROR_THRESHOLD_MASK 0xff00
#define PCIEP_BCH_ECC_CNTL__BCH_ECC_ERROR_THRESHOLD__SHIFT 0x8
#define PCIEP_BCH_ECC_CNTL__BCH_ECC_ERROR_STATUS_MASK 0xffff0000
#define PCIEP_BCH_ECC_CNTL__BCH_ECC_ERROR_STATUS__SHIFT 0x10
#define PB0_GLB_CTRL_REG0__BACKUP_MASK 0xffff
#define PB0_GLB_CTRL_REG0__BACKUP__SHIFT 0x0
#define PB0_GLB_CTRL_REG0__CFG_IDLEDET_TH_MASK 0x30000
#define PB0_GLB_CTRL_REG0__CFG_IDLEDET_TH__SHIFT 0x10
#define PB0_GLB_CTRL_REG0__DBG_RX2TXBYP_SEL_MASK 0x700000
#define PB0_GLB_CTRL_REG0__DBG_RX2TXBYP_SEL__SHIFT 0x14
#define PB0_GLB_CTRL_REG0__DBG_RXFEBYP_EN_MASK 0x800000
#define PB0_GLB_CTRL_REG0__DBG_RXFEBYP_EN__SHIFT 0x17
#define PB0_GLB_CTRL_REG0__DBG_RXPRBS_CLR_MASK 0x1000000
#define PB0_GLB_CTRL_REG0__DBG_RXPRBS_CLR__SHIFT 0x18
#define PB0_GLB_CTRL_REG0__DBG_RXTOGGLE_EN_MASK 0x2000000
#define PB0_GLB_CTRL_REG0__DBG_RXTOGGLE_EN__SHIFT 0x19
#define PB0_GLB_CTRL_REG0__DBG_TX2RXLBACK_EN_MASK 0x4000000
#define PB0_GLB_CTRL_REG0__DBG_TX2RXLBACK_EN__SHIFT 0x1a
#define PB0_GLB_CTRL_REG0__TXCFG_CMGOOD_RANGE_MASK 0xc0000000
#define PB0_GLB_CTRL_REG0__TXCFG_CMGOOD_RANGE__SHIFT 0x1e
#define PB0_GLB_CTRL_REG1__RXDBG_CDR_FR_BYP_EN_MASK 0x1
#define PB0_GLB_CTRL_REG1__RXDBG_CDR_FR_BYP_EN__SHIFT 0x0
#define PB0_GLB_CTRL_REG1__RXDBG_CDR_FR_BYP_VAL_MASK 0x7e
#define PB0_GLB_CTRL_REG1__RXDBG_CDR_FR_BYP_VAL__SHIFT 0x1
#define PB0_GLB_CTRL_REG1__RXDBG_CDR_PH_BYP_EN_MASK 0x80
#define PB0_GLB_CTRL_REG1__RXDBG_CDR_PH_BYP_EN__SHIFT 0x7
#define PB0_GLB_CTRL_REG1__RXDBG_CDR_PH_BYP_VAL_MASK 0x3f00
#define PB0_GLB_CTRL_REG1__RXDBG_CDR_PH_BYP_VAL__SHIFT 0x8
#define PB0_GLB_CTRL_REG1__RXDBG_D0TH_BYP_EN_MASK 0x4000
#define PB0_GLB_CTRL_REG1__RXDBG_D0TH_BYP_EN__SHIFT 0xe
#define PB0_GLB_CTRL_REG1__RXDBG_D0TH_BYP_VAL_MASK 0x3f8000
#define PB0_GLB_CTRL_REG1__RXDBG_D0TH_BYP_VAL__SHIFT 0xf
#define PB0_GLB_CTRL_REG1__RXDBG_D1TH_BYP_EN_MASK 0x400000
#define PB0_GLB_CTRL_REG1__RXDBG_D1TH_BYP_EN__SHIFT 0x16
#define PB0_GLB_CTRL_REG1__RXDBG_D1TH_BYP_VAL_MASK 0x3f800000
#define PB0_GLB_CTRL_REG1__RXDBG_D1TH_BYP_VAL__SHIFT 0x17
#define PB0_GLB_CTRL_REG1__TST_LOSPDTST_EN_MASK 0x40000000
#define PB0_GLB_CTRL_REG1__TST_LOSPDTST_EN__SHIFT 0x1e
#define PB0_GLB_CTRL_REG1__PLL_CFG_DISPCLK_DIV_MASK 0x80000000
#define PB0_GLB_CTRL_REG1__PLL_CFG_DISPCLK_DIV__SHIFT 0x1f
#define PB0_GLB_CTRL_REG2__RXDBG_D2TH_BYP_EN_MASK 0x1
#define PB0_GLB_CTRL_REG2__RXDBG_D2TH_BYP_EN__SHIFT 0x0
#define PB0_GLB_CTRL_REG2__RXDBG_D2TH_BYP_VAL_MASK 0xfe
#define PB0_GLB_CTRL_REG2__RXDBG_D2TH_BYP_VAL__SHIFT 0x1
#define PB0_GLB_CTRL_REG2__RXDBG_D3TH_BYP_EN_MASK 0x100
#define PB0_GLB_CTRL_REG2__RXDBG_D3TH_BYP_EN__SHIFT 0x8
#define PB0_GLB_CTRL_REG2__RXDBG_D3TH_BYP_VAL_MASK 0xfe00
#define PB0_GLB_CTRL_REG2__RXDBG_D3TH_BYP_VAL__SHIFT 0x9
#define PB0_GLB_CTRL_REG2__RXDBG_DXTH_BYP_EN_MASK 0x10000
#define PB0_GLB_CTRL_REG2__RXDBG_DXTH_BYP_EN__SHIFT 0x10
#define PB0_GLB_CTRL_REG2__RXDBG_DXTH_BYP_VAL_MASK 0xfe0000
#define PB0_GLB_CTRL_REG2__RXDBG_DXTH_BYP_VAL__SHIFT 0x11
#define PB0_GLB_CTRL_REG2__RXDBG_ETH_BYP_EN_MASK 0x1000000
#define PB0_GLB_CTRL_REG2__RXDBG_ETH_BYP_EN__SHIFT 0x18
#define PB0_GLB_CTRL_REG2__RXDBG_ETH_BYP_VAL_MASK 0xfe000000
#define PB0_GLB_CTRL_REG2__RXDBG_ETH_BYP_VAL__SHIFT 0x19
#define PB0_GLB_CTRL_REG3__RXDBG_SEL_MASK 0x1f
#define PB0_GLB_CTRL_REG3__RXDBG_SEL__SHIFT 0x0
#define PB0_GLB_CTRL_REG3__BG_CFG_LC_REG_VREF0_SEL_MASK 0x60
#define PB0_GLB_CTRL_REG3__BG_CFG_LC_REG_VREF0_SEL__SHIFT 0x5
#define PB0_GLB_CTRL_REG3__BG_CFG_LC_REG_VREF1_SEL_MASK 0x180
#define PB0_GLB_CTRL_REG3__BG_CFG_LC_REG_VREF1_SEL__SHIFT 0x7
#define PB0_GLB_CTRL_REG3__BG_CFG_RO_REG_VREF_SEL_MASK 0x600
#define PB0_GLB_CTRL_REG3__BG_CFG_RO_REG_VREF_SEL__SHIFT 0x9
#define PB0_GLB_CTRL_REG3__BG_DBG_VREFBYP_EN_MASK 0x800
#define PB0_GLB_CTRL_REG3__BG_DBG_VREFBYP_EN__SHIFT 0xb
#define PB0_GLB_CTRL_REG3__BG_DBG_IREFBYP_EN_MASK 0x1000
#define PB0_GLB_CTRL_REG3__BG_DBG_IREFBYP_EN__SHIFT 0xc
#define PB0_GLB_CTRL_REG3__BG_DBG_ANALOG_SEL_MASK 0x1c000
#define PB0_GLB_CTRL_REG3__BG_DBG_ANALOG_SEL__SHIFT 0xe
#define PB0_GLB_CTRL_REG3__DBG_DLL_CLK_SEL_MASK 0x1c0000
#define PB0_GLB_CTRL_REG3__DBG_DLL_CLK_SEL__SHIFT 0x12
#define PB0_GLB_CTRL_REG3__PLL_DISPCLK_CMOS_SEL_MASK 0x200000
#define PB0_GLB_CTRL_REG3__PLL_DISPCLK_CMOS_SEL__SHIFT 0x15
#define PB0_GLB_CTRL_REG3__DBG_RXPI_OFFSET_BYP_EN_MASK 0x400000
#define PB0_GLB_CTRL_REG3__DBG_RXPI_OFFSET_BYP_EN__SHIFT 0x16
#define PB0_GLB_CTRL_REG3__DBG_RXPI_OFFSET_BYP_VAL_MASK 0x7800000
#define PB0_GLB_CTRL_REG3__DBG_RXPI_OFFSET_BYP_VAL__SHIFT 0x17
#define PB0_GLB_CTRL_REG3__DBG_RXSWAPDX_BYP_EN_MASK 0x8000000
#define PB0_GLB_CTRL_REG3__DBG_RXSWAPDX_BYP_EN__SHIFT 0x1b
#define PB0_GLB_CTRL_REG3__DBG_RXSWAPDX_BYP_VAL_MASK 0x70000000
#define PB0_GLB_CTRL_REG3__DBG_RXSWAPDX_BYP_VAL__SHIFT 0x1c
#define PB0_GLB_CTRL_REG3__DBG_RXLEQ_DCATTN_BYP_OVR_DISABLE_MASK 0x80000000
#define PB0_GLB_CTRL_REG3__DBG_RXLEQ_DCATTN_BYP_OVR_DISABLE__SHIFT 0x1f
#define PB0_GLB_CTRL_REG4__DBG_RXAPU_INST_MASK 0xffff
#define PB0_GLB_CTRL_REG4__DBG_RXAPU_INST__SHIFT 0x0
#define PB0_GLB_CTRL_REG4__DBG_RXDFEMUX_BYP_VAL_MASK 0x30000
#define PB0_GLB_CTRL_REG4__DBG_RXDFEMUX_BYP_VAL__SHIFT 0x10
#define PB0_GLB_CTRL_REG4__DBG_RXDFEMUX_BYP_EN_MASK 0x40000
#define PB0_GLB_CTRL_REG4__DBG_RXDFEMUX_BYP_EN__SHIFT 0x12
#define PB0_GLB_CTRL_REG4__DBG_RXAPU_EXEC_MASK 0x3c00000
#define PB0_GLB_CTRL_REG4__DBG_RXAPU_EXEC__SHIFT 0x16
#define PB0_GLB_CTRL_REG4__DBG_RXDLL_VREG_REF_SEL_MASK 0x4000000
#define PB0_GLB_CTRL_REG4__DBG_RXDLL_VREG_REF_SEL__SHIFT 0x1a
#define PB0_GLB_CTRL_REG4__PWRGOOD_OVRD_MASK 0x8000000
#define PB0_GLB_CTRL_REG4__PWRGOOD_OVRD__SHIFT 0x1b
#define PB0_GLB_CTRL_REG4__DBG_RXRDATA_GATING_DISABLE_MASK 0x10000000
#define PB0_GLB_CTRL_REG4__DBG_RXRDATA_GATING_DISABLE__SHIFT 0x1c
#define PB0_GLB_CTRL_REG5__DBG_RXAPU_MODE_MASK 0xff
#define PB0_GLB_CTRL_REG5__DBG_RXAPU_MODE__SHIFT 0x0
#define PB0_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_SCI_UPDT_L0T3_MASK 0x1
#define PB0_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_SCI_UPDT_L0T3__SHIFT 0x0
#define PB0_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_SCI_UPDT_L4T7_MASK 0x2
#define PB0_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_SCI_UPDT_L4T7__SHIFT 0x1
#define PB0_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_SCI_UPDT_L8T11_MASK 0x4
#define PB0_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_SCI_UPDT_L8T11__SHIFT 0x2
#define PB0_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_SCI_UPDT_L12T15_MASK 0x8
#define PB0_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_SCI_UPDT_L12T15__SHIFT 0x3
#define PB0_GLB_SCI_STAT_OVRD_REG0__IGNR_IMPCAL_ACTIVE_SCI_UPDT_MASK 0x10
#define PB0_GLB_SCI_STAT_OVRD_REG0__IGNR_IMPCAL_ACTIVE_SCI_UPDT__SHIFT 0x4
#define PB0_GLB_SCI_STAT_OVRD_REG0__TXNIMP_MASK 0xf00
#define PB0_GLB_SCI_STAT_OVRD_REG0__TXNIMP__SHIFT 0x8
#define PB0_GLB_SCI_STAT_OVRD_REG0__TXPIMP_MASK 0xf000
#define PB0_GLB_SCI_STAT_OVRD_REG0__TXPIMP__SHIFT 0xc
#define PB0_GLB_SCI_STAT_OVRD_REG0__RXIMP_MASK 0xf0000
#define PB0_GLB_SCI_STAT_OVRD_REG0__RXIMP__SHIFT 0x10
#define PB0_GLB_SCI_STAT_OVRD_REG0__IMPCAL_ACTIVE_MASK 0x100000
#define PB0_GLB_SCI_STAT_OVRD_REG0__IMPCAL_ACTIVE__SHIFT 0x14
#define PB0_GLB_SCI_STAT_OVRD_REG1__IGNR_MODE_SCI_UPDT_L0T3_MASK 0x1
#define PB0_GLB_SCI_STAT_OVRD_REG1__IGNR_MODE_SCI_UPDT_L0T3__SHIFT 0x0
#define PB0_GLB_SCI_STAT_OVRD_REG1__IGNR_FREQDIV_SCI_UPDT_L0T3_MASK 0x2
#define PB0_GLB_SCI_STAT_OVRD_REG1__IGNR_FREQDIV_SCI_UPDT_L0T3__SHIFT 0x1
#define PB0_GLB_SCI_STAT_OVRD_REG1__IGNR_DLL_LOCK_SCI_UPDT_L0T3_MASK 0x4
#define PB0_GLB_SCI_STAT_OVRD_REG1__IGNR_DLL_LOCK_SCI_UPDT_L0T3__SHIFT 0x2
#define PB0_GLB_SCI_STAT_OVRD_REG1__DLL_LOCK_0_MASK 0x1000
#define PB0_GLB_SCI_STAT_OVRD_REG1__DLL_LOCK_0__SHIFT 0xc
#define PB0_GLB_SCI_STAT_OVRD_REG1__DLL_LOCK_1_MASK 0x2000
#define PB0_GLB_SCI_STAT_OVRD_REG1__DLL_LOCK_1__SHIFT 0xd
#define PB0_GLB_SCI_STAT_OVRD_REG1__DLL_LOCK_2_MASK 0x4000
#define PB0_GLB_SCI_STAT_OVRD_REG1__DLL_LOCK_2__SHIFT 0xe
#define PB0_GLB_SCI_STAT_OVRD_REG1__DLL_LOCK_3_MASK 0x8000
#define PB0_GLB_SCI_STAT_OVRD_REG1__DLL_LOCK_3__SHIFT 0xf
#define PB0_GLB_SCI_STAT_OVRD_REG1__MODE_0_MASK 0x30000
#define PB0_GLB_SCI_STAT_OVRD_REG1__MODE_0__SHIFT 0x10
#define PB0_GLB_SCI_STAT_OVRD_REG1__FREQDIV_0_MASK 0xc0000
#define PB0_GLB_SCI_STAT_OVRD_REG1__FREQDIV_0__SHIFT 0x12
#define PB0_GLB_SCI_STAT_OVRD_REG1__MODE_1_MASK 0x300000
#define PB0_GLB_SCI_STAT_OVRD_REG1__MODE_1__SHIFT 0x14
#define PB0_GLB_SCI_STAT_OVRD_REG1__FREQDIV_1_MASK 0xc00000
#define PB0_GLB_SCI_STAT_OVRD_REG1__FREQDIV_1__SHIFT 0x16
#define PB0_GLB_SCI_STAT_OVRD_REG1__MODE_2_MASK 0x3000000
#define PB0_GLB_SCI_STAT_OVRD_REG1__MODE_2__SHIFT 0x18
#define PB0_GLB_SCI_STAT_OVRD_REG1__FREQDIV_2_MASK 0xc000000
#define PB0_GLB_SCI_STAT_OVRD_REG1__FREQDIV_2__SHIFT 0x1a
#define PB0_GLB_SCI_STAT_OVRD_REG1__MODE_3_MASK 0x30000000
#define PB0_GLB_SCI_STAT_OVRD_REG1__MODE_3__SHIFT 0x1c
#define PB0_GLB_SCI_STAT_OVRD_REG1__FREQDIV_3_MASK 0xc0000000
#define PB0_GLB_SCI_STAT_OVRD_REG1__FREQDIV_3__SHIFT 0x1e
#define PB0_GLB_SCI_STAT_OVRD_REG2__IGNR_MODE_SCI_UPDT_L4T7_MASK 0x1
#define PB0_GLB_SCI_STAT_OVRD_REG2__IGNR_MODE_SCI_UPDT_L4T7__SHIFT 0x0
#define PB0_GLB_SCI_STAT_OVRD_REG2__IGNR_FREQDIV_SCI_UPDT_L4T7_MASK 0x2
#define PB0_GLB_SCI_STAT_OVRD_REG2__IGNR_FREQDIV_SCI_UPDT_L4T7__SHIFT 0x1
#define PB0_GLB_SCI_STAT_OVRD_REG2__IGNR_DLL_LOCK_SCI_UPDT_L4T7_MASK 0x4
#define PB0_GLB_SCI_STAT_OVRD_REG2__IGNR_DLL_LOCK_SCI_UPDT_L4T7__SHIFT 0x2
#define PB0_GLB_SCI_STAT_OVRD_REG2__DLL_LOCK_4_MASK 0x1000
#define PB0_GLB_SCI_STAT_OVRD_REG2__DLL_LOCK_4__SHIFT 0xc
#define PB0_GLB_SCI_STAT_OVRD_REG2__DLL_LOCK_5_MASK 0x2000
#define PB0_GLB_SCI_STAT_OVRD_REG2__DLL_LOCK_5__SHIFT 0xd
#define PB0_GLB_SCI_STAT_OVRD_REG2__DLL_LOCK_6_MASK 0x4000
#define PB0_GLB_SCI_STAT_OVRD_REG2__DLL_LOCK_6__SHIFT 0xe
#define PB0_GLB_SCI_STAT_OVRD_REG2__DLL_LOCK_7_MASK 0x8000
#define PB0_GLB_SCI_STAT_OVRD_REG2__DLL_LOCK_7__SHIFT 0xf
#define PB0_GLB_SCI_STAT_OVRD_REG2__MODE_4_MASK 0x30000
#define PB0_GLB_SCI_STAT_OVRD_REG2__MODE_4__SHIFT 0x10
#define PB0_GLB_SCI_STAT_OVRD_REG2__FREQDIV_4_MASK 0xc0000
#define PB0_GLB_SCI_STAT_OVRD_REG2__FREQDIV_4__SHIFT 0x12
#define PB0_GLB_SCI_STAT_OVRD_REG2__MODE_5_MASK 0x300000
#define PB0_GLB_SCI_STAT_OVRD_REG2__MODE_5__SHIFT 0x14
#define PB0_GLB_SCI_STAT_OVRD_REG2__FREQDIV_5_MASK 0xc00000
#define PB0_GLB_SCI_STAT_OVRD_REG2__FREQDIV_5__SHIFT 0x16
#define PB0_GLB_SCI_STAT_OVRD_REG2__MODE_6_MASK 0x3000000
#define PB0_GLB_SCI_STAT_OVRD_REG2__MODE_6__SHIFT 0x18
#define PB0_GLB_SCI_STAT_OVRD_REG2__FREQDIV_6_MASK 0xc000000
#define PB0_GLB_SCI_STAT_OVRD_REG2__FREQDIV_6__SHIFT 0x1a
#define PB0_GLB_SCI_STAT_OVRD_REG2__MODE_7_MASK 0x30000000
#define PB0_GLB_SCI_STAT_OVRD_REG2__MODE_7__SHIFT 0x1c
#define PB0_GLB_SCI_STAT_OVRD_REG2__FREQDIV_7_MASK 0xc0000000
#define PB0_GLB_SCI_STAT_OVRD_REG2__FREQDIV_7__SHIFT 0x1e
#define PB0_GLB_SCI_STAT_OVRD_REG3__IGNR_MODE_SCI_UPDT_L8T11_MASK 0x1
#define PB0_GLB_SCI_STAT_OVRD_REG3__IGNR_MODE_SCI_UPDT_L8T11__SHIFT 0x0
#define PB0_GLB_SCI_STAT_OVRD_REG3__IGNR_FREQDIV_SCI_UPDT_L8T11_MASK 0x2
#define PB0_GLB_SCI_STAT_OVRD_REG3__IGNR_FREQDIV_SCI_UPDT_L8T11__SHIFT 0x1
#define PB0_GLB_SCI_STAT_OVRD_REG3__IGNR_DLL_LOCK_SCI_UPDT_L8T11_MASK 0x4
#define PB0_GLB_SCI_STAT_OVRD_REG3__IGNR_DLL_LOCK_SCI_UPDT_L8T11__SHIFT 0x2
#define PB0_GLB_SCI_STAT_OVRD_REG3__DLL_LOCK_8_MASK 0x1000
#define PB0_GLB_SCI_STAT_OVRD_REG3__DLL_LOCK_8__SHIFT 0xc
#define PB0_GLB_SCI_STAT_OVRD_REG3__DLL_LOCK_9_MASK 0x2000
#define PB0_GLB_SCI_STAT_OVRD_REG3__DLL_LOCK_9__SHIFT 0xd
#define PB0_GLB_SCI_STAT_OVRD_REG3__DLL_LOCK_10_MASK 0x4000
#define PB0_GLB_SCI_STAT_OVRD_REG3__DLL_LOCK_10__SHIFT 0xe
#define PB0_GLB_SCI_STAT_OVRD_REG3__DLL_LOCK_11_MASK 0x8000
#define PB0_GLB_SCI_STAT_OVRD_REG3__DLL_LOCK_11__SHIFT 0xf
#define PB0_GLB_SCI_STAT_OVRD_REG3__MODE_8_MASK 0x30000
#define PB0_GLB_SCI_STAT_OVRD_REG3__MODE_8__SHIFT 0x10
#define PB0_GLB_SCI_STAT_OVRD_REG3__FREQDIV_8_MASK 0xc0000
#define PB0_GLB_SCI_STAT_OVRD_REG3__FREQDIV_8__SHIFT 0x12
#define PB0_GLB_SCI_STAT_OVRD_REG3__MODE_9_MASK 0x300000
#define PB0_GLB_SCI_STAT_OVRD_REG3__MODE_9__SHIFT 0x14
#define PB0_GLB_SCI_STAT_OVRD_REG3__FREQDIV_9_MASK 0xc00000
#define PB0_GLB_SCI_STAT_OVRD_REG3__FREQDIV_9__SHIFT 0x16
#define PB0_GLB_SCI_STAT_OVRD_REG3__MODE_10_MASK 0x3000000
#define PB0_GLB_SCI_STAT_OVRD_REG3__MODE_10__SHIFT 0x18
#define PB0_GLB_SCI_STAT_OVRD_REG3__FREQDIV_10_MASK 0xc000000
#define PB0_GLB_SCI_STAT_OVRD_REG3__FREQDIV_10__SHIFT 0x1a
#define PB0_GLB_SCI_STAT_OVRD_REG3__MODE_11_MASK 0x30000000
#define PB0_GLB_SCI_STAT_OVRD_REG3__MODE_11__SHIFT 0x1c
#define PB0_GLB_SCI_STAT_OVRD_REG3__FREQDIV_11_MASK 0xc0000000
#define PB0_GLB_SCI_STAT_OVRD_REG3__FREQDIV_11__SHIFT 0x1e
#define PB0_GLB_SCI_STAT_OVRD_REG4__IGNR_MODE_SCI_UPDT_L12T15_MASK 0x1
#define PB0_GLB_SCI_STAT_OVRD_REG4__IGNR_MODE_SCI_UPDT_L12T15__SHIFT 0x0
#define PB0_GLB_SCI_STAT_OVRD_REG4__IGNR_FREQDIV_SCI_UPDT_L12T15_MASK 0x2
#define PB0_GLB_SCI_STAT_OVRD_REG4__IGNR_FREQDIV_SCI_UPDT_L12T15__SHIFT 0x1
#define PB0_GLB_SCI_STAT_OVRD_REG4__IGNR_DLL_LOCK_SCI_UPDT_L12T15_MASK 0x4
#define PB0_GLB_SCI_STAT_OVRD_REG4__IGNR_DLL_LOCK_SCI_UPDT_L12T15__SHIFT 0x2
#define PB0_GLB_SCI_STAT_OVRD_REG4__DLL_LOCK_12_MASK 0x1000
#define PB0_GLB_SCI_STAT_OVRD_REG4__DLL_LOCK_12__SHIFT 0xc
#define PB0_GLB_SCI_STAT_OVRD_REG4__DLL_LOCK_13_MASK 0x2000
#define PB0_GLB_SCI_STAT_OVRD_REG4__DLL_LOCK_13__SHIFT 0xd
#define PB0_GLB_SCI_STAT_OVRD_REG4__DLL_LOCK_14_MASK 0x4000
#define PB0_GLB_SCI_STAT_OVRD_REG4__DLL_LOCK_14__SHIFT 0xe
#define PB0_GLB_SCI_STAT_OVRD_REG4__DLL_LOCK_15_MASK 0x8000
#define PB0_GLB_SCI_STAT_OVRD_REG4__DLL_LOCK_15__SHIFT 0xf
#define PB0_GLB_SCI_STAT_OVRD_REG4__MODE_12_MASK 0x30000
#define PB0_GLB_SCI_STAT_OVRD_REG4__MODE_12__SHIFT 0x10
#define PB0_GLB_SCI_STAT_OVRD_REG4__FREQDIV_12_MASK 0xc0000
#define PB0_GLB_SCI_STAT_OVRD_REG4__FREQDIV_12__SHIFT 0x12
#define PB0_GLB_SCI_STAT_OVRD_REG4__MODE_13_MASK 0x300000
#define PB0_GLB_SCI_STAT_OVRD_REG4__MODE_13__SHIFT 0x14
#define PB0_GLB_SCI_STAT_OVRD_REG4__FREQDIV_13_MASK 0xc00000
#define PB0_GLB_SCI_STAT_OVRD_REG4__FREQDIV_13__SHIFT 0x16
#define PB0_GLB_SCI_STAT_OVRD_REG4__MODE_14_MASK 0x3000000
#define PB0_GLB_SCI_STAT_OVRD_REG4__MODE_14__SHIFT 0x18
#define PB0_GLB_SCI_STAT_OVRD_REG4__FREQDIV_14_MASK 0xc000000
#define PB0_GLB_SCI_STAT_OVRD_REG4__FREQDIV_14__SHIFT 0x1a
#define PB0_GLB_SCI_STAT_OVRD_REG4__MODE_15_MASK 0x30000000
#define PB0_GLB_SCI_STAT_OVRD_REG4__MODE_15__SHIFT 0x1c
#define PB0_GLB_SCI_STAT_OVRD_REG4__FREQDIV_15_MASK 0xc0000000
#define PB0_GLB_SCI_STAT_OVRD_REG4__FREQDIV_15__SHIFT 0x1e
#define PB0_GLB_OVRD_REG0__TXPDTERM_VAL_OVRD_VAL_MASK 0xffff
#define PB0_GLB_OVRD_REG0__TXPDTERM_VAL_OVRD_VAL__SHIFT 0x0
#define PB0_GLB_OVRD_REG0__TXPUTERM_VAL_OVRD_VAL_MASK 0xffff0000
#define PB0_GLB_OVRD_REG0__TXPUTERM_VAL_OVRD_VAL__SHIFT 0x10
#define PB0_GLB_OVRD_REG1__TXPDTERM_VAL_OVRD_EN_MASK 0x1
#define PB0_GLB_OVRD_REG1__TXPDTERM_VAL_OVRD_EN__SHIFT 0x0
#define PB0_GLB_OVRD_REG1__TXPUTERM_VAL_OVRD_EN_MASK 0x2
#define PB0_GLB_OVRD_REG1__TXPUTERM_VAL_OVRD_EN__SHIFT 0x1
#define PB0_GLB_OVRD_REG1__TST_LOSPDTST_RST_OVRD_EN_MASK 0x4
#define PB0_GLB_OVRD_REG1__TST_LOSPDTST_RST_OVRD_EN__SHIFT 0x2
#define PB0_GLB_OVRD_REG1__TST_LOSPDTST_RST_OVRD_VAL_MASK 0x8
#define PB0_GLB_OVRD_REG1__TST_LOSPDTST_RST_OVRD_VAL__SHIFT 0x3
#define PB0_GLB_OVRD_REG1__RXTERM_VAL_OVRD_EN_MASK 0x8000
#define PB0_GLB_OVRD_REG1__RXTERM_VAL_OVRD_EN__SHIFT 0xf
#define PB0_GLB_OVRD_REG1__RXTERM_VAL_OVRD_VAL_MASK 0xffff0000
#define PB0_GLB_OVRD_REG1__RXTERM_VAL_OVRD_VAL__SHIFT 0x10
#define PB0_GLB_OVRD_REG2__BG_PWRON_OVRD_EN_MASK 0x1
#define PB0_GLB_OVRD_REG2__BG_PWRON_OVRD_EN__SHIFT 0x0
#define PB0_GLB_OVRD_REG2__BG_PWRON_OVRD_VAL_MASK 0x2
#define PB0_GLB_OVRD_REG2__BG_PWRON_OVRD_VAL__SHIFT 0x1
#define PB0_HW_DEBUG__PB0_HW_00_DEBUG_MASK 0x1
#define PB0_HW_DEBUG__PB0_HW_00_DEBUG__SHIFT 0x0
#define PB0_HW_DEBUG__PB0_HW_01_DEBUG_MASK 0x2
#define PB0_HW_DEBUG__PB0_HW_01_DEBUG__SHIFT 0x1
#define PB0_HW_DEBUG__PB0_HW_02_DEBUG_MASK 0x4
#define PB0_HW_DEBUG__PB0_HW_02_DEBUG__SHIFT 0x2
#define PB0_HW_DEBUG__PB0_HW_03_DEBUG_MASK 0x8
#define PB0_HW_DEBUG__PB0_HW_03_DEBUG__SHIFT 0x3
#define PB0_HW_DEBUG__PB0_HW_04_DEBUG_MASK 0x10
#define PB0_HW_DEBUG__PB0_HW_04_DEBUG__SHIFT 0x4
#define PB0_HW_DEBUG__PB0_HW_05_DEBUG_MASK 0x20
#define PB0_HW_DEBUG__PB0_HW_05_DEBUG__SHIFT 0x5
#define PB0_HW_DEBUG__PB0_HW_06_DEBUG_MASK 0x40
#define PB0_HW_DEBUG__PB0_HW_06_DEBUG__SHIFT 0x6
#define PB0_HW_DEBUG__PB0_HW_07_DEBUG_MASK 0x80
#define PB0_HW_DEBUG__PB0_HW_07_DEBUG__SHIFT 0x7
#define PB0_HW_DEBUG__PB0_HW_08_DEBUG_MASK 0x100
#define PB0_HW_DEBUG__PB0_HW_08_DEBUG__SHIFT 0x8
#define PB0_HW_DEBUG__PB0_HW_09_DEBUG_MASK 0x200
#define PB0_HW_DEBUG__PB0_HW_09_DEBUG__SHIFT 0x9
#define PB0_HW_DEBUG__PB0_HW_10_DEBUG_MASK 0x400
#define PB0_HW_DEBUG__PB0_HW_10_DEBUG__SHIFT 0xa
#define PB0_HW_DEBUG__PB0_HW_11_DEBUG_MASK 0x800
#define PB0_HW_DEBUG__PB0_HW_11_DEBUG__SHIFT 0xb
#define PB0_HW_DEBUG__PB0_HW_12_DEBUG_MASK 0x1000
#define PB0_HW_DEBUG__PB0_HW_12_DEBUG__SHIFT 0xc
#define PB0_HW_DEBUG__PB0_HW_13_DEBUG_MASK 0x2000
#define PB0_HW_DEBUG__PB0_HW_13_DEBUG__SHIFT 0xd
#define PB0_HW_DEBUG__PB0_HW_14_DEBUG_MASK 0x4000
#define PB0_HW_DEBUG__PB0_HW_14_DEBUG__SHIFT 0xe
#define PB0_HW_DEBUG__PB0_HW_15_DEBUG_MASK 0x8000
#define PB0_HW_DEBUG__PB0_HW_15_DEBUG__SHIFT 0xf
#define PB0_HW_DEBUG__PB0_HW_16_DEBUG_MASK 0x10000
#define PB0_HW_DEBUG__PB0_HW_16_DEBUG__SHIFT 0x10
#define PB0_HW_DEBUG__PB0_HW_17_DEBUG_MASK 0x20000
#define PB0_HW_DEBUG__PB0_HW_17_DEBUG__SHIFT 0x11
#define PB0_HW_DEBUG__PB0_HW_18_DEBUG_MASK 0x40000
#define PB0_HW_DEBUG__PB0_HW_18_DEBUG__SHIFT 0x12
#define PB0_HW_DEBUG__PB0_HW_19_DEBUG_MASK 0x80000
#define PB0_HW_DEBUG__PB0_HW_19_DEBUG__SHIFT 0x13
#define PB0_HW_DEBUG__PB0_HW_20_DEBUG_MASK 0x100000
#define PB0_HW_DEBUG__PB0_HW_20_DEBUG__SHIFT 0x14
#define PB0_HW_DEBUG__PB0_HW_21_DEBUG_MASK 0x200000
#define PB0_HW_DEBUG__PB0_HW_21_DEBUG__SHIFT 0x15
#define PB0_HW_DEBUG__PB0_HW_22_DEBUG_MASK 0x400000
#define PB0_HW_DEBUG__PB0_HW_22_DEBUG__SHIFT 0x16
#define PB0_HW_DEBUG__PB0_HW_23_DEBUG_MASK 0x800000
#define PB0_HW_DEBUG__PB0_HW_23_DEBUG__SHIFT 0x17
#define PB0_HW_DEBUG__PB0_HW_24_DEBUG_MASK 0x1000000
#define PB0_HW_DEBUG__PB0_HW_24_DEBUG__SHIFT 0x18
#define PB0_HW_DEBUG__PB0_HW_25_DEBUG_MASK 0x2000000
#define PB0_HW_DEBUG__PB0_HW_25_DEBUG__SHIFT 0x19
#define PB0_HW_DEBUG__PB0_HW_26_DEBUG_MASK 0x4000000
#define PB0_HW_DEBUG__PB0_HW_26_DEBUG__SHIFT 0x1a
#define PB0_HW_DEBUG__PB0_HW_27_DEBUG_MASK 0x8000000
#define PB0_HW_DEBUG__PB0_HW_27_DEBUG__SHIFT 0x1b
#define PB0_HW_DEBUG__PB0_HW_28_DEBUG_MASK 0x10000000
#define PB0_HW_DEBUG__PB0_HW_28_DEBUG__SHIFT 0x1c
#define PB0_HW_DEBUG__PB0_HW_29_DEBUG_MASK 0x20000000
#define PB0_HW_DEBUG__PB0_HW_29_DEBUG__SHIFT 0x1d
#define PB0_HW_DEBUG__PB0_HW_30_DEBUG_MASK 0x40000000
#define PB0_HW_DEBUG__PB0_HW_30_DEBUG__SHIFT 0x1e
#define PB0_HW_DEBUG__PB0_HW_31_DEBUG_MASK 0x80000000
#define PB0_HW_DEBUG__PB0_HW_31_DEBUG__SHIFT 0x1f
#define PB0_STRAP_GLB_REG0__STRAP_QUICK_SIM_START_MASK 0x2
#define PB0_STRAP_GLB_REG0__STRAP_QUICK_SIM_START__SHIFT 0x1
#define PB0_STRAP_GLB_REG0__STRAP_DFT_RXBSCAN_EN_VAL_MASK 0x4
#define PB0_STRAP_GLB_REG0__STRAP_DFT_RXBSCAN_EN_VAL__SHIFT 0x2
#define PB0_STRAP_GLB_REG0__STRAP_DFT_CALIB_BYPASS_MASK 0x8
#define PB0_STRAP_GLB_REG0__STRAP_DFT_CALIB_BYPASS__SHIFT 0x3
#define PB0_STRAP_GLB_REG0__STRAP_CFG_IDLEDET_TH_MASK 0x60
#define PB0_STRAP_GLB_REG0__STRAP_CFG_IDLEDET_TH__SHIFT 0x5
#define PB0_STRAP_GLB_REG0__STRAP_RX_CFG_LEQ_DCATTN_BYP_VAL_MASK 0xf80
#define PB0_STRAP_GLB_REG0__STRAP_RX_CFG_LEQ_DCATTN_BYP_VAL__SHIFT 0x7
#define PB0_STRAP_GLB_REG0__STRAP_RX_CFG_OVR_PWRSF_MASK 0x1000
#define PB0_STRAP_GLB_REG0__STRAP_RX_CFG_OVR_PWRSF__SHIFT 0xc
#define PB0_STRAP_GLB_REG0__STRAP_RX_TRK_MODE_0__MASK 0x2000
#define PB0_STRAP_GLB_REG0__STRAP_RX_TRK_MODE_0___SHIFT 0xd
#define PB0_STRAP_GLB_REG0__STRAP_PWRGOOD_OVRD_MASK 0x4000
#define PB0_STRAP_GLB_REG0__STRAP_PWRGOOD_OVRD__SHIFT 0xe
#define PB0_STRAP_GLB_REG0__STRAP_DBG_RXDLL_VREG_REF_SEL_MASK 0x8000
#define PB0_STRAP_GLB_REG0__STRAP_DBG_RXDLL_VREG_REF_SEL__SHIFT 0xf
#define PB0_STRAP_GLB_REG0__STRAP_PLL_CFG_LC_VCO_TUNE_MASK 0xf0000
#define PB0_STRAP_GLB_REG0__STRAP_PLL_CFG_LC_VCO_TUNE__SHIFT 0x10
#define PB0_STRAP_GLB_REG0__STRAP_DBG_RXRDATA_GATING_DISABLE_MASK 0x100000
#define PB0_STRAP_GLB_REG0__STRAP_DBG_RXRDATA_GATING_DISABLE__SHIFT 0x14
#define PB0_STRAP_GLB_REG0__STRAP_DBG_RXPI_OFFSET_BYP_VAL_MASK 0x1e00000
#define PB0_STRAP_GLB_REG0__STRAP_DBG_RXPI_OFFSET_BYP_VAL__SHIFT 0x15
#define PB0_STRAP_TX_REG0__STRAP_TX_CFG_DRV0_EN_MASK 0x1e
#define PB0_STRAP_TX_REG0__STRAP_TX_CFG_DRV0_EN__SHIFT 0x1
#define PB0_STRAP_TX_REG0__STRAP_TX_CFG_DRV0_TAP_SEL_MASK 0x1e0
#define PB0_STRAP_TX_REG0__STRAP_TX_CFG_DRV0_TAP_SEL__SHIFT 0x5
#define PB0_STRAP_TX_REG0__STRAP_TX_CFG_DRV1_EN_MASK 0x3e00
#define PB0_STRAP_TX_REG0__STRAP_TX_CFG_DRV1_EN__SHIFT 0x9
#define PB0_STRAP_TX_REG0__STRAP_TX_CFG_DRV1_TAP_SEL_MASK 0x7c000
#define PB0_STRAP_TX_REG0__STRAP_TX_CFG_DRV1_TAP_SEL__SHIFT 0xe
#define PB0_STRAP_TX_REG0__STRAP_TX_CFG_DRV2_EN_MASK 0x780000
#define PB0_STRAP_TX_REG0__STRAP_TX_CFG_DRV2_EN__SHIFT 0x13
#define PB0_STRAP_TX_REG0__STRAP_TX_CFG_DRV2_TAP_SEL_MASK 0x7800000
#define PB0_STRAP_TX_REG0__STRAP_TX_CFG_DRV2_TAP_SEL__SHIFT 0x17
#define PB0_STRAP_TX_REG0__STRAP_TX_CFG_DRVX_EN_MASK 0x8000000
#define PB0_STRAP_TX_REG0__STRAP_TX_CFG_DRVX_EN__SHIFT 0x1b
#define PB0_STRAP_TX_REG0__STRAP_TX_CFG_DRVX_TAP_SEL_MASK 0x10000000
#define PB0_STRAP_TX_REG0__STRAP_TX_CFG_DRVX_TAP_SEL__SHIFT 0x1c
#define PB0_STRAP_TX_REG0__STRAP_RX_TRK_MODE_1__MASK 0x20000000
#define PB0_STRAP_TX_REG0__STRAP_RX_TRK_MODE_1___SHIFT 0x1d
#define PB0_STRAP_TX_REG0__STRAP_TX_CFG_SWING_BOOST_EN_MASK 0x40000000
#define PB0_STRAP_TX_REG0__STRAP_TX_CFG_SWING_BOOST_EN__SHIFT 0x1e
#define PB0_STRAP_RX_REG0__STRAP_RX_CFG_TH_LOOP_GAIN_MASK 0x1e
#define PB0_STRAP_RX_REG0__STRAP_RX_CFG_TH_LOOP_GAIN__SHIFT 0x1
#define PB0_STRAP_RX_REG0__STRAP_RX_CFG_DLL_FLOCK_DISABLE_MASK 0x20
#define PB0_STRAP_RX_REG0__STRAP_RX_CFG_DLL_FLOCK_DISABLE__SHIFT 0x5
#define PB0_STRAP_RX_REG0__STRAP_DBG_RXPI_OFFSET_BYP_EN_MASK 0x40
#define PB0_STRAP_RX_REG0__STRAP_DBG_RXPI_OFFSET_BYP_EN__SHIFT 0x6
#define PB0_STRAP_RX_REG0__STRAP_RX_CFG_LEQ_DCATTN_BYP_DIS_MASK 0x80
#define PB0_STRAP_RX_REG0__STRAP_RX_CFG_LEQ_DCATTN_BYP_DIS__SHIFT 0x7
#define PB0_STRAP_RX_REG0__STRAP_BG_CFG_LC_REG_VREF0_SEL_MASK 0x300
#define PB0_STRAP_RX_REG0__STRAP_BG_CFG_LC_REG_VREF0_SEL__SHIFT 0x8
#define PB0_STRAP_RX_REG0__STRAP_BG_CFG_LC_REG_VREF1_SEL_MASK 0xc00
#define PB0_STRAP_RX_REG0__STRAP_BG_CFG_LC_REG_VREF1_SEL__SHIFT 0xa
#define PB0_STRAP_RX_REG0__STRAP_RX_CFG_CDR_TIME_MASK 0xf000
#define PB0_STRAP_RX_REG0__STRAP_RX_CFG_CDR_TIME__SHIFT 0xc
#define PB0_STRAP_RX_REG0__STRAP_RX_CFG_FOM_TIME_MASK 0xf0000
#define PB0_STRAP_RX_REG0__STRAP_RX_CFG_FOM_TIME__SHIFT 0x10
#define PB0_STRAP_RX_REG0__STRAP_RX_CFG_LEQ_TIME_MASK 0xf00000
#define PB0_STRAP_RX_REG0__STRAP_RX_CFG_LEQ_TIME__SHIFT 0x14
#define PB0_STRAP_RX_REG0__STRAP_RX_CFG_OC_TIME_MASK 0xf000000
#define PB0_STRAP_RX_REG0__STRAP_RX_CFG_OC_TIME__SHIFT 0x18
#define PB0_STRAP_RX_REG0__STRAP_TX_CFG_RPTR_RST_VAL_MASK 0x70000000
#define PB0_STRAP_RX_REG0__STRAP_TX_CFG_RPTR_RST_VAL__SHIFT 0x1c
#define PB0_STRAP_RX_REG0__STRAP_RX_CFG_TERM_MODE_MASK 0x80000000
#define PB0_STRAP_RX_REG0__STRAP_RX_CFG_TERM_MODE__SHIFT 0x1f
#define PB0_STRAP_RX_REG1__STRAP_RX_CFG_CDR_PI_STPSZ_MASK 0x2
#define PB0_STRAP_RX_REG1__STRAP_RX_CFG_CDR_PI_STPSZ__SHIFT 0x1
#define PB0_STRAP_RX_REG1__STRAP_TX_DEEMPH_PRSHT_STNG_MASK 0x1c
#define PB0_STRAP_RX_REG1__STRAP_TX_DEEMPH_PRSHT_STNG__SHIFT 0x2
#define PB0_STRAP_RX_REG1__STRAP_BG_CFG_RO_REG_VREF_SEL_MASK 0x60
#define PB0_STRAP_RX_REG1__STRAP_BG_CFG_RO_REG_VREF_SEL__SHIFT 0x5
#define PB0_STRAP_RX_REG1__STRAP_RX_CFG_LEQ_POLE_BYP_DIS_MASK 0x80
#define PB0_STRAP_RX_REG1__STRAP_RX_CFG_LEQ_POLE_BYP_DIS__SHIFT 0x7
#define PB0_STRAP_RX_REG1__STRAP_RX_CFG_LEQ_POLE_BYP_VAL_MASK 0x700
#define PB0_STRAP_RX_REG1__STRAP_RX_CFG_LEQ_POLE_BYP_VAL__SHIFT 0x8
#define PB0_STRAP_RX_REG1__STRAP_RX_CFG_CDR_PH_GAIN_MASK 0x7800
#define PB0_STRAP_RX_REG1__STRAP_RX_CFG_CDR_PH_GAIN__SHIFT 0xb
#define PB0_STRAP_RX_REG1__STRAP_RX_CFG_ADAPT_MODE_MASK 0x1ff8000
#define PB0_STRAP_RX_REG1__STRAP_RX_CFG_ADAPT_MODE__SHIFT 0xf
#define PB0_STRAP_RX_REG1__STRAP_RX_CFG_DFE_TIME_MASK 0x1e000000
#define PB0_STRAP_RX_REG1__STRAP_RX_CFG_DFE_TIME__SHIFT 0x19
#define PB0_STRAP_RX_REG1__STRAP_RX_CFG_LEQ_LOOP_GAIN_MASK 0x60000000
#define PB0_STRAP_RX_REG1__STRAP_RX_CFG_LEQ_LOOP_GAIN__SHIFT 0x1d
#define PB0_STRAP_RX_REG1__STRAP_RX_CFG_LEQ_SHUNT_DIS_MASK 0x80000000
#define PB0_STRAP_RX_REG1__STRAP_RX_CFG_LEQ_SHUNT_DIS__SHIFT 0x1f
#define PB0_STRAP_PLL_REG0__STRAP_PLL_CFG_LC_BW_CNTRL_MASK 0xe
#define PB0_STRAP_PLL_REG0__STRAP_PLL_CFG_LC_BW_CNTRL__SHIFT 0x1
#define PB0_STRAP_PLL_REG0__STRAP_PLL_CFG_LC_LF_CNTRL_MASK 0x1ff0
#define PB0_STRAP_PLL_REG0__STRAP_PLL_CFG_LC_LF_CNTRL__SHIFT 0x4
#define PB0_STRAP_PLL_REG0__STRAP_TX_RXDET_X1_SSF_MASK 0x2000
#define PB0_STRAP_PLL_REG0__STRAP_TX_RXDET_X1_SSF__SHIFT 0xd
#define PB0_STRAP_PLL_REG0__STRAP_PLL_CFG_RO_VTOI_BIAS_CNTRL_DIS_MASK 0x8000
#define PB0_STRAP_PLL_REG0__STRAP_PLL_CFG_RO_VTOI_BIAS_CNTRL_DIS__SHIFT 0xf
#define PB0_STRAP_PLL_REG0__STRAP_PLL_CFG_RO_BW_CNTRL_MASK 0xff0000
#define PB0_STRAP_PLL_REG0__STRAP_PLL_CFG_RO_BW_CNTRL__SHIFT 0x10
#define PB0_STRAP_PLL_REG0__STRAP_PLL_STRAP_SEL_MASK 0x1000000
#define PB0_STRAP_PLL_REG0__STRAP_PLL_STRAP_SEL__SHIFT 0x18
#define PB0_STRAP_PIN_REG0__STRAP_TX_DEEMPH_EN_MASK 0x2
#define PB0_STRAP_PIN_REG0__STRAP_TX_DEEMPH_EN__SHIFT 0x1
#define PB0_STRAP_PIN_REG0__STRAP_TX_FULL_SWING_MASK 0x4
#define PB0_STRAP_PIN_REG0__STRAP_TX_FULL_SWING__SHIFT 0x2
#define PB0_DFT_JIT_INJ_REG0__DFT_NUM_STEPS_MASK 0x3f
#define PB0_DFT_JIT_INJ_REG0__DFT_NUM_STEPS__SHIFT 0x0
#define PB0_DFT_JIT_INJ_REG0__DFT_DISABLE_ERR_MASK 0x80
#define PB0_DFT_JIT_INJ_REG0__DFT_DISABLE_ERR__SHIFT 0x7
#define PB0_DFT_JIT_INJ_REG0__DFT_CLK_PER_STEP_MASK 0xf00
#define PB0_DFT_JIT_INJ_REG0__DFT_CLK_PER_STEP__SHIFT 0x8
#define PB0_DFT_JIT_INJ_REG0__DFT_MODE_CDR_EN_MASK 0x100000
#define PB0_DFT_JIT_INJ_REG0__DFT_MODE_CDR_EN__SHIFT 0x14
#define PB0_DFT_JIT_INJ_REG0__DFT_EN_RECOVERY_MASK 0x200000
#define PB0_DFT_JIT_INJ_REG0__DFT_EN_RECOVERY__SHIFT 0x15
#define PB0_DFT_JIT_INJ_REG0__DFT_INCR_SWP_EN_MASK 0x400000
#define PB0_DFT_JIT_INJ_REG0__DFT_INCR_SWP_EN__SHIFT 0x16
#define PB0_DFT_JIT_INJ_REG0__DFT_DECR_SWP_EN_MASK 0x800000
#define PB0_DFT_JIT_INJ_REG0__DFT_DECR_SWP_EN__SHIFT 0x17
#define PB0_DFT_JIT_INJ_REG0__DFT_RECOVERY_TIME_MASK 0xff000000
#define PB0_DFT_JIT_INJ_REG0__DFT_RECOVERY_TIME__SHIFT 0x18
#define PB0_DFT_JIT_INJ_REG1__DFT_BYPASS_VALUE_MASK 0xff
#define PB0_DFT_JIT_INJ_REG1__DFT_BYPASS_VALUE__SHIFT 0x0
#define PB0_DFT_JIT_INJ_REG1__DFT_BYPASS_EN_MASK 0x100
#define PB0_DFT_JIT_INJ_REG1__DFT_BYPASS_EN__SHIFT 0x8
#define PB0_DFT_JIT_INJ_REG1__DFT_BLOCK_EN_MASK 0x10000
#define PB0_DFT_JIT_INJ_REG1__DFT_BLOCK_EN__SHIFT 0x10
#define PB0_DFT_JIT_INJ_REG1__DFT_NUM_OF_TESTS_MASK 0xe0000
#define PB0_DFT_JIT_INJ_REG1__DFT_NUM_OF_TESTS__SHIFT 0x11
#define PB0_DFT_JIT_INJ_REG1__DFT_CHECK_TIME_MASK 0xf00000
#define PB0_DFT_JIT_INJ_REG1__DFT_CHECK_TIME__SHIFT 0x14
#define PB0_DFT_JIT_INJ_REG2__DFT_LANE_EN_MASK 0xffff
#define PB0_DFT_JIT_INJ_REG2__DFT_LANE_EN__SHIFT 0x0
#define PB0_DFT_DEBUG_CTRL_REG0__DFT_PHY_DEBUG_EN_MASK 0x1
#define PB0_DFT_DEBUG_CTRL_REG0__DFT_PHY_DEBUG_EN__SHIFT 0x0
#define PB0_DFT_DEBUG_CTRL_REG0__DFT_PHY_DEBUG_MODE_MASK 0x3e
#define PB0_DFT_DEBUG_CTRL_REG0__DFT_PHY_DEBUG_MODE__SHIFT 0x1
#define PB0_DFT_JIT_INJ_STAT_REG0__DFT_STAT_DECR_MASK 0xff
#define PB0_DFT_JIT_INJ_STAT_REG0__DFT_STAT_DECR__SHIFT 0x0
#define PB0_DFT_JIT_INJ_STAT_REG0__DFT_STAT_INCR_MASK 0xff00
#define PB0_DFT_JIT_INJ_STAT_REG0__DFT_STAT_INCR__SHIFT 0x8
#define PB0_DFT_JIT_INJ_STAT_REG0__DFT_STAT_FINISHED_MASK 0x10000
#define PB0_DFT_JIT_INJ_STAT_REG0__DFT_STAT_FINISHED__SHIFT 0x10
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_TST_LOSPDTST_SRC_MASK 0x1
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_TST_LOSPDTST_SRC__SHIFT 0x0
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_LEFT_EN_LUT_ENTRY_LS0_MASK 0x2
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_LEFT_EN_LUT_ENTRY_LS0__SHIFT 0x1
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_LEFT_EN_LUT_ENTRY_LS1_MASK 0x4
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_LEFT_EN_LUT_ENTRY_LS1__SHIFT 0x2
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_LEFT_EN_LUT_ENTRY_LS2_MASK 0x8
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_LEFT_EN_LUT_ENTRY_LS2__SHIFT 0x3
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_RIGHT_EN_LUT_ENTRY_LS0_MASK 0x10
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_RIGHT_EN_LUT_ENTRY_LS0__SHIFT 0x4
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_RIGHT_EN_LUT_ENTRY_LS1_MASK 0x20
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_RIGHT_EN_LUT_ENTRY_LS1__SHIFT 0x5
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_RIGHT_EN_LUT_ENTRY_LS2_MASK 0x40
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_RIGHT_EN_LUT_ENTRY_LS2__SHIFT 0x6
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_PWRON_LUT_ENTRY_LS2_MASK 0x80
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_PWRON_LUT_ENTRY_LS2__SHIFT 0x7
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_PWRON_LUT_ENTRY_LS2_MASK 0x100
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_PWRON_LUT_ENTRY_LS2__SHIFT 0x8
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_LEFT_EN_LUT_ENTRY_LS0_MASK 0x200
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_LEFT_EN_LUT_ENTRY_LS0__SHIFT 0x9
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_LEFT_EN_LUT_ENTRY_LS1_MASK 0x400
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_LEFT_EN_LUT_ENTRY_LS1__SHIFT 0xa
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_LEFT_EN_LUT_ENTRY_LS2_MASK 0x800
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_LEFT_EN_LUT_ENTRY_LS2__SHIFT 0xb
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_RIGHT_EN_LUT_ENTRY_LS0_MASK 0x1000
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_RIGHT_EN_LUT_ENTRY_LS0__SHIFT 0xc
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_RIGHT_EN_LUT_ENTRY_LS1_MASK 0x2000
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_RIGHT_EN_LUT_ENTRY_LS1__SHIFT 0xd
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_RIGHT_EN_LUT_ENTRY_LS2_MASK 0x4000
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_RIGHT_EN_LUT_ENTRY_LS2__SHIFT 0xe
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_LEFT_LEFT_EN_GATING_EN_MASK 0x10000
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_LEFT_LEFT_EN_GATING_EN__SHIFT 0x10
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_LEFT_RIGHT_EN_GATING_EN_MASK 0x20000
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_LEFT_RIGHT_EN_GATING_EN__SHIFT 0x11
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_RIGHT_LEFT_EN_GATING_EN_MASK 0x40000
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_RIGHT_LEFT_EN_GATING_EN__SHIFT 0x12
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_RIGHT_RIGHT_EN_GATING_EN_MASK 0x80000
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_RIGHT_RIGHT_EN_GATING_EN__SHIFT 0x13
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_LEFT_LEFT_EN_GATING_EN_MASK 0x100000
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_LEFT_LEFT_EN_GATING_EN__SHIFT 0x14
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_LEFT_RIGHT_EN_GATING_EN_MASK 0x200000
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_LEFT_RIGHT_EN_GATING_EN__SHIFT 0x15
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_RIGHT_LEFT_EN_GATING_EN_MASK 0x400000
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_RIGHT_LEFT_EN_GATING_EN__SHIFT 0x16
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_RIGHT_RIGHT_EN_GATING_EN_MASK 0x800000
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_RIGHT_RIGHT_EN_GATING_EN__SHIFT 0x17
#define PB0_PLL_RO0_CTRL_REG0__PLL_DBG_RO_ANALOG_SEL_0_MASK 0x3
#define PB0_PLL_RO0_CTRL_REG0__PLL_DBG_RO_ANALOG_SEL_0__SHIFT 0x0
#define PB0_PLL_RO0_CTRL_REG0__PLL_DBG_RO_EXT_RESET_EN_0_MASK 0x4
#define PB0_PLL_RO0_CTRL_REG0__PLL_DBG_RO_EXT_RESET_EN_0__SHIFT 0x2
#define PB0_PLL_RO0_CTRL_REG0__PLL_DBG_RO_VCTL_ADC_EN_0_MASK 0x8
#define PB0_PLL_RO0_CTRL_REG0__PLL_DBG_RO_VCTL_ADC_EN_0__SHIFT 0x3
#define PB0_PLL_RO0_CTRL_REG0__PLL_DBG_RO_LF_CNTRL_0_MASK 0x7f0
#define PB0_PLL_RO0_CTRL_REG0__PLL_DBG_RO_LF_CNTRL_0__SHIFT 0x4
#define PB0_PLL_RO0_CTRL_REG0__PLL_TST_RO_USAMPLE_EN_0_MASK 0x800
#define PB0_PLL_RO0_CTRL_REG0__PLL_TST_RO_USAMPLE_EN_0__SHIFT 0xb
#define PB0_PLL_RO0_OVRD_REG0__PLL_CFG_RO_BW_CNTRL_OVRD_VAL_0_MASK 0xff
#define PB0_PLL_RO0_OVRD_REG0__PLL_CFG_RO_BW_CNTRL_OVRD_VAL_0__SHIFT 0x0
#define PB0_PLL_RO0_OVRD_REG0__PLL_CFG_RO_BW_CNTRL_OVRD_EN_0_MASK 0x100
#define PB0_PLL_RO0_OVRD_REG0__PLL_CFG_RO_BW_CNTRL_OVRD_EN_0__SHIFT 0x8
#define PB0_PLL_RO0_OVRD_REG0__PLL_CFG_RO_CORECLK_DIV_OVRD_VAL_0_MASK 0xe00
#define PB0_PLL_RO0_OVRD_REG0__PLL_CFG_RO_CORECLK_DIV_OVRD_VAL_0__SHIFT 0x9
#define PB0_PLL_RO0_OVRD_REG0__PLL_CFG_RO_CORECLK_DIV_OVRD_EN_0_MASK 0x1000
#define PB0_PLL_RO0_OVRD_REG0__PLL_CFG_RO_CORECLK_DIV_OVRD_EN_0__SHIFT 0xc
#define PB0_PLL_RO0_OVRD_REG0__PLL_CFG_RO_CORECLK_EN_OVRD_VAL_0_MASK 0x2000
#define PB0_PLL_RO0_OVRD_REG0__PLL_CFG_RO_CORECLK_EN_OVRD_VAL_0__SHIFT 0xd
#define PB0_PLL_RO0_OVRD_REG0__PLL_CFG_RO_CORECLK_EN_OVRD_EN_0_MASK 0x4000
#define PB0_PLL_RO0_OVRD_REG0__PLL_CFG_RO_CORECLK_EN_OVRD_EN_0__SHIFT 0xe
#define PB0_PLL_RO0_OVRD_REG0__PLL_CFG_RO_FBDIV_OVRD_VAL_0_MASK 0xfff8000
#define PB0_PLL_RO0_OVRD_REG0__PLL_CFG_RO_FBDIV_OVRD_VAL_0__SHIFT 0xf
#define PB0_PLL_RO0_OVRD_REG0__PLL_CFG_RO_FBDIV_OVRD_EN_0_MASK 0x10000000
#define PB0_PLL_RO0_OVRD_REG0__PLL_CFG_RO_FBDIV_OVRD_EN_0__SHIFT 0x1c
#define PB0_PLL_RO0_OVRD_REG0__PLL_CFG_RO_VTOI_BIAS_CNTRL_OVRD_VAL_0_MASK 0x40000000
#define PB0_PLL_RO0_OVRD_REG0__PLL_CFG_RO_VTOI_BIAS_CNTRL_OVRD_VAL_0__SHIFT 0x1e
#define PB0_PLL_RO0_OVRD_REG0__PLL_CFG_RO_VTOI_BIAS_CNTRL_OVRD_EN_0_MASK 0x80000000
#define PB0_PLL_RO0_OVRD_REG0__PLL_CFG_RO_VTOI_BIAS_CNTRL_OVRD_EN_0__SHIFT 0x1f
#define PB0_PLL_RO0_OVRD_REG1__PLL_CFG_RO_REFDIV_OVRD_VAL_0_MASK 0x1f
#define PB0_PLL_RO0_OVRD_REG1__PLL_CFG_RO_REFDIV_OVRD_VAL_0__SHIFT 0x0
#define PB0_PLL_RO0_OVRD_REG1__PLL_CFG_RO_REFDIV_OVRD_EN_0_MASK 0x20
#define PB0_PLL_RO0_OVRD_REG1__PLL_CFG_RO_REFDIV_OVRD_EN_0__SHIFT 0x5
#define PB0_PLL_RO0_OVRD_REG1__PLL_CFG_RO_VCO_MODE_OVRD_VAL_0_MASK 0xc0
#define PB0_PLL_RO0_OVRD_REG1__PLL_CFG_RO_VCO_MODE_OVRD_VAL_0__SHIFT 0x6
#define PB0_PLL_RO0_OVRD_REG1__PLL_CFG_RO_VCO_MODE_OVRD_EN_0_MASK 0x100
#define PB0_PLL_RO0_OVRD_REG1__PLL_CFG_RO_VCO_MODE_OVRD_EN_0__SHIFT 0x8
#define PB0_PLL_RO0_OVRD_REG1__PLL_RO_HSCLK_LEFT_EN_OVRD_VAL_0_MASK 0x200
#define PB0_PLL_RO0_OVRD_REG1__PLL_RO_HSCLK_LEFT_EN_OVRD_VAL_0__SHIFT 0x9
#define PB0_PLL_RO0_OVRD_REG1__PLL_RO_HSCLK_LEFT_EN_OVRD_EN_0_MASK 0x400
#define PB0_PLL_RO0_OVRD_REG1__PLL_RO_HSCLK_LEFT_EN_OVRD_EN_0__SHIFT 0xa
#define PB0_PLL_RO0_OVRD_REG1__PLL_RO_HSCLK_RIGHT_EN_OVRD_VAL_0_MASK 0x800
#define PB0_PLL_RO0_OVRD_REG1__PLL_RO_HSCLK_RIGHT_EN_OVRD_VAL_0__SHIFT 0xb
#define PB0_PLL_RO0_OVRD_REG1__PLL_RO_HSCLK_RIGHT_EN_OVRD_EN_0_MASK 0x1000
#define PB0_PLL_RO0_OVRD_REG1__PLL_RO_HSCLK_RIGHT_EN_OVRD_EN_0__SHIFT 0xc
#define PB0_PLL_RO0_OVRD_REG1__PLL_RO_PWRON_OVRD_VAL_0_MASK 0x2000
#define PB0_PLL_RO0_OVRD_REG1__PLL_RO_PWRON_OVRD_VAL_0__SHIFT 0xd
#define PB0_PLL_RO0_OVRD_REG1__PLL_RO_PWRON_OVRD_EN_0_MASK 0x4000
#define PB0_PLL_RO0_OVRD_REG1__PLL_RO_PWRON_OVRD_EN_0__SHIFT 0xe
#define PB0_PLL_RO0_OVRD_REG1__PLL_CFG_RO_REFCLK_SRC_OVRD_VAL_0_MASK 0x380000
#define PB0_PLL_RO0_OVRD_REG1__PLL_CFG_RO_REFCLK_SRC_OVRD_VAL_0__SHIFT 0x13
#define PB0_PLL_RO0_OVRD_REG1__PLL_CFG_RO_REFCLK_SRC_OVRD_EN_0_MASK 0x400000
#define PB0_PLL_RO0_OVRD_REG1__PLL_CFG_RO_REFCLK_SRC_OVRD_EN_0__SHIFT 0x16
#define PB0_PLL_RO0_SCI_STAT_OVRD_REG0__PLL_RO0_IGNR_PLLPWR_SCI_UPDT_MASK 0x1
#define PB0_PLL_RO0_SCI_STAT_OVRD_REG0__PLL_RO0_IGNR_PLLPWR_SCI_UPDT__SHIFT 0x0
#define PB0_PLL_RO0_SCI_STAT_OVRD_REG0__PLL_RO0_IGNR_FREQMODE_SCI_UPDT_MASK 0x2
#define PB0_PLL_RO0_SCI_STAT_OVRD_REG0__PLL_RO0_IGNR_FREQMODE_SCI_UPDT__SHIFT 0x1
#define PB0_PLL_RO0_SCI_STAT_OVRD_REG0__PLL_RO0_PLLPWR_MASK 0x70
#define PB0_PLL_RO0_SCI_STAT_OVRD_REG0__PLL_RO0_PLLPWR__SHIFT 0x4
#define PB0_PLL_RO0_SCI_STAT_OVRD_REG0__PLL_RO0_FREQMODE_MASK 0x300
#define PB0_PLL_RO0_SCI_STAT_OVRD_REG0__PLL_RO0_FREQMODE__SHIFT 0x8
#define PB0_PLL_RO1_SCI_STAT_OVRD_REG0__PLL_RO1_IGNR_PLLPWR_SCI_UPDT_MASK 0x1
#define PB0_PLL_RO1_SCI_STAT_OVRD_REG0__PLL_RO1_IGNR_PLLPWR_SCI_UPDT__SHIFT 0x0
#define PB0_PLL_RO1_SCI_STAT_OVRD_REG0__PLL_RO1_IGNR_FREQMODE_SCI_UPDT_MASK 0x2
#define PB0_PLL_RO1_SCI_STAT_OVRD_REG0__PLL_RO1_IGNR_FREQMODE_SCI_UPDT__SHIFT 0x1
#define PB0_PLL_RO1_SCI_STAT_OVRD_REG0__PLL_RO1_PLLPWR_MASK 0x70
#define PB0_PLL_RO1_SCI_STAT_OVRD_REG0__PLL_RO1_PLLPWR__SHIFT 0x4
#define PB0_PLL_RO1_SCI_STAT_OVRD_REG0__PLL_RO1_FREQMODE_MASK 0x300
#define PB0_PLL_RO1_SCI_STAT_OVRD_REG0__PLL_RO1_FREQMODE__SHIFT 0x8
#define PB0_PLL_RO2_SCI_STAT_OVRD_REG0__PLL_RO2_IGNR_PLLPWR_SCI_UPDT_MASK 0x1
#define PB0_PLL_RO2_SCI_STAT_OVRD_REG0__PLL_RO2_IGNR_PLLPWR_SCI_UPDT__SHIFT 0x0
#define PB0_PLL_RO2_SCI_STAT_OVRD_REG0__PLL_RO2_IGNR_FREQMODE_SCI_UPDT_MASK 0x2
#define PB0_PLL_RO2_SCI_STAT_OVRD_REG0__PLL_RO2_IGNR_FREQMODE_SCI_UPDT__SHIFT 0x1
#define PB0_PLL_RO2_SCI_STAT_OVRD_REG0__PLL_RO2_PLLPWR_MASK 0x70
#define PB0_PLL_RO2_SCI_STAT_OVRD_REG0__PLL_RO2_PLLPWR__SHIFT 0x4
#define PB0_PLL_RO2_SCI_STAT_OVRD_REG0__PLL_RO2_FREQMODE_MASK 0x300
#define PB0_PLL_RO2_SCI_STAT_OVRD_REG0__PLL_RO2_FREQMODE__SHIFT 0x8
#define PB0_PLL_RO3_SCI_STAT_OVRD_REG0__PLL_RO3_IGNR_PLLPWR_SCI_UPDT_MASK 0x1
#define PB0_PLL_RO3_SCI_STAT_OVRD_REG0__PLL_RO3_IGNR_PLLPWR_SCI_UPDT__SHIFT 0x0
#define PB0_PLL_RO3_SCI_STAT_OVRD_REG0__PLL_RO3_IGNR_FREQMODE_SCI_UPDT_MASK 0x2
#define PB0_PLL_RO3_SCI_STAT_OVRD_REG0__PLL_RO3_IGNR_FREQMODE_SCI_UPDT__SHIFT 0x1
#define PB0_PLL_RO3_SCI_STAT_OVRD_REG0__PLL_RO3_PLLPWR_MASK 0x70
#define PB0_PLL_RO3_SCI_STAT_OVRD_REG0__PLL_RO3_PLLPWR__SHIFT 0x4
#define PB0_PLL_RO3_SCI_STAT_OVRD_REG0__PLL_RO3_FREQMODE_MASK 0x300
#define PB0_PLL_RO3_SCI_STAT_OVRD_REG0__PLL_RO3_FREQMODE__SHIFT 0x8
#define PB0_PLL_LC0_CTRL_REG0__PLL_DBG_LC_ANALOG_SEL_0_MASK 0x3
#define PB0_PLL_LC0_CTRL_REG0__PLL_DBG_LC_ANALOG_SEL_0__SHIFT 0x0
#define PB0_PLL_LC0_CTRL_REG0__PLL_DBG_LC_EXT_RESET_EN_0_MASK 0x4
#define PB0_PLL_LC0_CTRL_REG0__PLL_DBG_LC_EXT_RESET_EN_0__SHIFT 0x2
#define PB0_PLL_LC0_CTRL_REG0__PLL_DBG_LC_VCTL_ADC_EN_0_MASK 0x8
#define PB0_PLL_LC0_CTRL_REG0__PLL_DBG_LC_VCTL_ADC_EN_0__SHIFT 0x3
#define PB0_PLL_LC0_CTRL_REG0__PLL_TST_LC_USAMPLE_EN_0_MASK 0x10
#define PB0_PLL_LC0_CTRL_REG0__PLL_TST_LC_USAMPLE_EN_0__SHIFT 0x4
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_BW_CNTRL_OVRD_VAL_0_MASK 0x7
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_BW_CNTRL_OVRD_VAL_0__SHIFT 0x0
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_BW_CNTRL_OVRD_EN_0_MASK 0x8
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_BW_CNTRL_OVRD_EN_0__SHIFT 0x3
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_CORECLK_DIV_OVRD_VAL_0_MASK 0x70
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_CORECLK_DIV_OVRD_VAL_0__SHIFT 0x4
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_CORECLK_DIV_OVRD_EN_0_MASK 0x80
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_CORECLK_DIV_OVRD_EN_0__SHIFT 0x7
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_CORECLK_EN_OVRD_VAL_0_MASK 0x100
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_CORECLK_EN_OVRD_VAL_0__SHIFT 0x8
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_CORECLK_EN_OVRD_EN_0_MASK 0x200
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_CORECLK_EN_OVRD_EN_0__SHIFT 0x9
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_FBDIV_OVRD_VAL_0_MASK 0x3fc00
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_FBDIV_OVRD_VAL_0__SHIFT 0xa
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_FBDIV_OVRD_EN_0_MASK 0x40000
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_FBDIV_OVRD_EN_0__SHIFT 0x12
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_LF_CNTRL_OVRD_VAL_0_MASK 0xff80000
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_LF_CNTRL_OVRD_VAL_0__SHIFT 0x13
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_LF_CNTRL_OVRD_EN_0_MASK 0x10000000
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_LF_CNTRL_OVRD_EN_0__SHIFT 0x1c
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_REFDIV_OVRD_VAL_0_MASK 0x60000000
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_REFDIV_OVRD_VAL_0__SHIFT 0x1d
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_REFDIV_OVRD_EN_0_MASK 0x80000000
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_REFDIV_OVRD_EN_0__SHIFT 0x1f
#define PB0_PLL_LC0_OVRD_REG1__PLL_CFG_LC_REFCLK_SRC_OVRD_VAL_0_MASK 0x7
#define PB0_PLL_LC0_OVRD_REG1__PLL_CFG_LC_REFCLK_SRC_OVRD_VAL_0__SHIFT 0x0
#define PB0_PLL_LC0_OVRD_REG1__PLL_CFG_LC_REFCLK_SRC_OVRD_EN_0_MASK 0x8
#define PB0_PLL_LC0_OVRD_REG1__PLL_CFG_LC_REFCLK_SRC_OVRD_EN_0__SHIFT 0x3
#define PB0_PLL_LC0_OVRD_REG1__PLL_LC_HSCLK_LEFT_EN_OVRD_VAL_0_MASK 0x10
#define PB0_PLL_LC0_OVRD_REG1__PLL_LC_HSCLK_LEFT_EN_OVRD_VAL_0__SHIFT 0x4
#define PB0_PLL_LC0_OVRD_REG1__PLL_LC_HSCLK_LEFT_EN_OVRD_EN_0_MASK 0x20
#define PB0_PLL_LC0_OVRD_REG1__PLL_LC_HSCLK_LEFT_EN_OVRD_EN_0__SHIFT 0x5
#define PB0_PLL_LC0_OVRD_REG1__PLL_LC_HSCLK_RIGHT_EN_OVRD_VAL_0_MASK 0x40
#define PB0_PLL_LC0_OVRD_REG1__PLL_LC_HSCLK_RIGHT_EN_OVRD_VAL_0__SHIFT 0x6
#define PB0_PLL_LC0_OVRD_REG1__PLL_LC_HSCLK_RIGHT_EN_OVRD_EN_0_MASK 0x80
#define PB0_PLL_LC0_OVRD_REG1__PLL_LC_HSCLK_RIGHT_EN_OVRD_EN_0__SHIFT 0x7
#define PB0_PLL_LC0_OVRD_REG1__PLL_LC_PWRON_OVRD_VAL_0_MASK 0x100
#define PB0_PLL_LC0_OVRD_REG1__PLL_LC_PWRON_OVRD_VAL_0__SHIFT 0x8
#define PB0_PLL_LC0_OVRD_REG1__PLL_LC_PWRON_OVRD_EN_0_MASK 0x200
#define PB0_PLL_LC0_OVRD_REG1__PLL_LC_PWRON_OVRD_EN_0__SHIFT 0x9
#define PB0_PLL_LC0_OVRD_REG1__PLL_CFG_LC_VCO_TUNE_OVRD_VAL_0_MASK 0x3c000
#define PB0_PLL_LC0_OVRD_REG1__PLL_CFG_LC_VCO_TUNE_OVRD_VAL_0__SHIFT 0xe
#define PB0_PLL_LC0_OVRD_REG1__PLL_CFG_LC_VCO_TUNE_OVRD_EN_0_MASK 0x40000
#define PB0_PLL_LC0_OVRD_REG1__PLL_CFG_LC_VCO_TUNE_OVRD_EN_0__SHIFT 0x12
#define PB0_PLL_LC0_SCI_STAT_OVRD_REG0__PLL_LC0_IGNR_PLLPWR_SCI_UPDT_MASK 0x1
#define PB0_PLL_LC0_SCI_STAT_OVRD_REG0__PLL_LC0_IGNR_PLLPWR_SCI_UPDT__SHIFT 0x0
#define PB0_PLL_LC0_SCI_STAT_OVRD_REG0__PLL_LC0_IGNR_FREQMODE_SCI_UPDT_MASK 0x2
#define PB0_PLL_LC0_SCI_STAT_OVRD_REG0__PLL_LC0_IGNR_FREQMODE_SCI_UPDT__SHIFT 0x1
#define PB0_PLL_LC0_SCI_STAT_OVRD_REG0__PLL_LC0_PLLPWR_MASK 0x70
#define PB0_PLL_LC0_SCI_STAT_OVRD_REG0__PLL_LC0_PLLPWR__SHIFT 0x4
#define PB0_PLL_LC0__PLL_LC0_SCI_STAT_OVRD_REG0_L_LC0_OVRD_REG1__PLL__PLL_LC0_SCI_STAT_TAT_OVRD_REG0_L_LC0TAT_OVRD_REG0_L_LC0_OVRD_REG1__PLL__PLL_LC0_SCI_STAT_TAT_OVRD_REG0_L_LC0TA2RSTATNR_PLLPWR_SCI_UPDT_MASK 0x1
#define PB0_PLL_LC0_AT_TAT_OVRD_REG0_L_LC0TA2RSTATNR_PLLPWR_SCI_UPDT_MAHIFT 0x0
#define PB0_PLL_LC0_AT_TAT_OVRD_REG0_L_LC0TA2RSTATNR_PLEQMODE_SCI_UPDT_MASK 0x2
#define PB0_PLL_LC0_AT_TAT_OVRD_REG0_L_LC0TA2RSTATNR_PLEQMODE_SCI_UPDT_MAHIFT 0x1
#define PB0_PLL_LC0_AT_TAT_OVRD_REG0_L_LC0TA2RSTATLPWR_MASK 0x70
#define PB0_PLL_LC0_AT_TAT_OVRD_REG0_L_LC0TA2RSTATLPWR_MAHIFT 0x4
#define PB0_PLL_LC0_AT_TAT_OVRD_REG0_L_LC0TA2RSTATLC0_OVRD_REG1__PLL__PLL_LC0_SCI_STAT_TAT_TAT_OVRD_REG0_L_LC0TA2RSTATLC0_OVRD_VRD_REG1__PLL__PLL_LC0_SCI_STSCI_STAT_OVRD_REG0__PLL_ROSTSCNR_PLLPWR_SCI_UPDT_MASK 0x1
#define PB0_PLL_LC0_SCI_STAT_OVRD_REG0__PLL_ROSTSCNR_PLLPWR_SCI_UPDT_MAHIFT 0x0
#define PB0_PLL_LC0_SCI_STAT_OVRD_REG0__PLL_ROSTSCNR_PLEQMODE_SCI_UPDT_MASK 0x2
#define PB0_PLL_LC0_SCI_STAT_OVRD_REG0__PLL_ROSTSCNR_PLEQMODE_SCI_UPDT_MASTAT_OVRD_REG0__PLL_ROSTSCNR_PLEQMODE_SCI_UPDTI_UPDT_MASTAT_OVRD_EQMLL_ROSTSCNR_PLEQMODE_SCI_UPDTI_UPDT_MASTAT_PIMODE_SCI_UPDT_MASK 0x2
#dSTAT_OVRD_REG0__PLL_ROSTSCNR_PLHSCLK_RIGHT_EN_OVRD_VAL_0_MAS_PLI_UPDTIOlPLL_LC0_SCI_STAT_TAT_TAT_OVRD_REG0_L_LC0TA2RSTAT_EN_OVRD_VAL_0_MAS_PLI_UPDTIOlPLL_LC0_SCI_STAT_TAT__REG0__PLL_ROSTSCNR_PLLPWR_SC_EN_OVRD_VAL_0_MAS_PLI_UPDTIOlPLL_L_SCI_STAT_OVRD_REG0__PLL_ROSTSCNR_PLLPWR_SCI__EN_OVRD_VAL_0_MAS_PLI_UPDTIOlPLL_L_SCI_STAT_OVRD_REG0__PLL_ROSTSCNR_PLEQMODE_SCI__EN_OVRD_VAL_0_MAS_PLI_UPDTIOlLC0_SCI_STAT_OVRD_REG0__PLL_ROSTSCN_EN_OVRD_VAL_0_MAS_PLI_UPDTIOlLC0_SCI_PLL_ROSTSCNR_PLEQMODE_SCI_UP_EN_OVRD_VAL_0_MAS_PLI_UPDTIOlTSCNR_PLEQMODE_SCI_UPDTI_UPDT_MASTAT_P_EN_OVRD_VAL_0_MAS_PLI_UPDTIOlTSCNR_PLE0__PLL_ROSTSCNR_PLHSCLKRXHIFT 0x16
#definAIN__SHIFT 0xb
#deGENSK 0xc0000TRL_REG0__PLL_TRXHIFT 0x16
#definAIN__SHIFT 0xb
#deGENSK_REG0__PLL_ROSTSCNR_PLLRXHIFT 0x16
#definAIN__SHIFT 0xb
#deGEN2C0_OVRD_RE0__PLL_CFG_LC_CORXHIFT 0x16
#definAIN__SHIFT 0xb
#deGEN2CC0_OVRD_REG0__PLL_CFG_LRXHIFT 0x16
#definAIN__SHIFT 0xb
#deGEN3K 0xc0000TRG0__PLL_CFG_LC_REFRXHIFT 0x16
#definAIN__SHIFT 0xb
#deGEN3K_HSCLK_LEFT_LEFT_EN_GATIRXHIFT 0x16
#definAIN__SHIFT 0x#defR_PLEQMODE_S000
#define PB0_GLB_SRXHIFT 0x16
#definAIN__SHIFT 0x#defR_PLEO_VTOI_BIAS_CNTRL_OVRD_VRXHIFT 0x16
#de1inAIN__SHTEP_FRine PBCNTRL_OVRD_VRXHIFT 0x16
#de1inAIN__SHTEP_FRine P_FRine PBCNTRL_OVRAT_OVRD_EQMLL_ROSTSR_SHTEP_FRine PBCNTRSTAT_OVRD_REG0__PLL_ROST_P_EN_OVRD_VAL_0_MAS_PLI_UPDTIOlTN_OVRD_VAL_0_MAS_PLI_UP_PLL_ROST_P_EN_OVRD_VAL_0_MAS_PLI_UPDTIO3e PBCNTRSTTAT_OVRD_REG0__PLL_ROST_P_EN_OVRD_VAL_0_MAS_PLI_UPDTIO3_OVRD_VAL_0_MAS_PLI_UPDTIOlTSCNR_PLE0__OVRD_VAL_0_MASSTRAP_RXHIFT 0x16
#denAIN__SHIFT 0x#defR_PLEQMODE_S0OVRD_VAL_0_MASSTRAP_RXHIFT _SHIFT 0xb
#define PB0_efR_PLEQMODE_S0OVRD_VAL_0_MASSTRAP_RXHIF2 0x16
#denAIIN__SHIFT 0x#defR_PLEQMODE_S0OVRD_VAL_0_MASSTRAP_RXHIFB0_GLB_SCI_STAT_OVRD_REG4_efR_PLEQMODE_S0OVRD_VAL_0_MASSTRAP_RXHIF3 0x16
#denAIITAT_OVRD_REG4_efR_PLEQMODE_S0OVRD_VAL_0_MASSTRAP_RXHIF3  0x16
#definAIN__SHIFT 0xb
#deGEN3K_HSCOVRD_VAL_0_MASS_REG0__SHIFT 0x16
#dG_RO_BW_CNTRL_MASK 0xb
#deGEN3K_HSCOVRD_VAL_0_MASS_REG0__SHIFT  0x16
#def0_MAS_PLI_UPDTIOlTSCNR_PLE0__OVRD_VAL_0_MASS_REG0__SHIF2C_PWRON_OVRO_BW_CNTRL_MASK 0xb
#deGEN3K_HSCOVRD_VAL_0_MASS_REG0__SHIFB0_GLB_SCI_S9_CNTRL_MASK 0xb
#deGEN3K_HSCOVRD_VAL_0_MASS_REG0__SHIF3_0_MASK 0x3c0BW_CNTRL_MASK 0xb
#deGEN3K_HSCOVRD_VAL_0_MASS_REG0__SHIF3  0x16
#deffinAIN__SHIFT 0xb
#deGEN2CC0_OVRD_VAL_0STRAP_DBG_RXPI_ERXHIFT 0x16
#d_DRV2_TAP_SEL_MASK 00xb
#deGEN2CC0_OVRD_VAL_0STRAP_DBG_RXPI_ERXHIFT  0x16
#defbAP_SEL_MASK 00xb
#deGEN2CC0_OVRD_VAL_0STRAP_DBG_RXPI_ERXHIF2 0x16
#dG_RO_BWTAP_SEL_MASK 00xb
#deGEN2CC0_OVRD_VAL_0STRAP_DBG_RXPI_ERXHIFB0_GLB_SCI_Sb
#define PB0_efR_PLEQMODE_S0OVRD_VAL_0STRAP_DBG_RXPI_ERXHIF3C_PWRON_OVRO_BWTAP_SEL_MASK 00xb
#deGEN2CC0_OVRD_VAL_0STRAP_DBG_RXPI_ERXHIF3  0x16
#defdAP_SEL_MASK 00xb
#deGEN2CC0_OVRD_V PB0_GHLD_ASRT_TOAP_L
#define PB0#definAIN__SHIFT 0x#defR_PLEQMODE_S0OVRD_V PB0_GHLD_ASRT_TOAP_L
#defT 0x16
#definAIN__SHIFT 0x#defR_PLEO_VT2VRD_VAL_0_MASB0_DFHIFT 0x16
#denAIN__SHIFT 0x#defR_PLEQMODE_S02VRD_VAL_0_MASB0_DFHIFT _SHIFT 0xb
#define PB0_efR_PLEQMODE_S02VRD_VAL_0_MASB0_DFHIF2 0x16
#denAIIN__SHIFT 0x#defR_PLEQMODE_S02VRD_VAL_0_MASB0_DFHIF2 _GLB_SCI_STAT_OVRD_REG4_efR_PLEQMODE_S02VRD_VAL_0_MASB0_DFHIF3 0x16
#denAIITAT_OVRD_REG4_efR_PLEQMODE_S02VRD_VAL_0_MASB0_DFHIF3  0x16
#definAIN__SHIFT 0xb
#deGEN3K_HSC2VRD_VAL_0STRA_STRAP_RX_XHIFT 0x16
#definAIN__SHIFT 0x#defR_PLEQMODE_S02VRD_VAL_0STRA_STRAP_RX_XHIFT 0x16
#def0_MAS_PLI_UPDTIOlTSCNR_PLE0__2VRD_VAL_0STRA_STRAP_RX_XHI2fine PB0#definA_MAS_PLI_UPDTIOlTSCNR_PLE0__2VRD_VAL_0STRA_STRAP_RX_XHI2f 0x16
#deffinAIN__SHIFT 0xb
#deGEN2CC0_2VRD_VAL_0STRA_STRAP_RX_XHI3T 0x16
#definAIA_MAS_PLI_UPDTIOlTSCNR_PLE0__2VRD_VAL_0STRA_STRAP_RX_XHI30_GLB_SCI_Sb
#define PB0_efR_PLEQMODE_S02VRD_VP_L
#defASRT_TOA PB0_GHLD_ine PB0#definAIN__SHIFT 0x#defR_PLEQMODE_S02VRD_VP_L
#defASRT_TOA PB0_GHLD_T 0x16
#definAIN__SHIFT 0x#defR_PLEO_VT3VRD_VAL_0_MAS_PLERXHIFT 0x16
#d1inAIN__SHIFT 0x#defR_PLEO_VT3VRD_VAL_0_MAS_PLERXHIFT __SHTEP_FRine P_FRine PBCNTRL_OVRAT_OV3VRD_VAL_0_MAS_PLERXHIF2S_PLI_UPDTIOlPLL_L_SCIBCNTRL_OVRAT_OV3VRD_VAL_0_MAS_PLERXHIF2S_PLI_UPDTIOlPLL_L_SCI_SBCNTRL_OVRAT_OV3VRD_VAL_0_MAS_PLERXHIF3_0_MASK 0OlPLL_L_SCI_SBCNTRL_OVRAT_OV3VRD_VAL_0_MAS_PLERXHIF3_C_ANALOG_SEL_0__SHIFT 0BCNTRL_OVRAT_OV3VRD_VAL_0RX_REG1__HIFT 0x16
#denAIAIN__SHIFT 0x#defR_PLEQMODE_S03VRD_VAL_0RX_REG1__HIFT  0x16
#definAIN__SHIFT 0xb
#deGEN3K_HSC3VRD_VAL_0RX_REG1__HIF2 0x16
#denAIIAIN__SHIFT 0x#defR_PLEQMODE_S03VRD_VAL_0RX_REG1__HIF2T 0x16
#def0_MAS_PLI_UPDTIOlTSCNR_PLE0__3VRD_VAL_0RX_REG1__HIF3 0x16
#denAIITAIN__SHIFT 0x#defR_PLEQMODE_S03VRD_VAL_0RX_REG1__HIF30_GLB_SCI_Sb
#define PB0_efR_PLEQMODE_S04VRD_VAL_0TRAPBER_HIFT 0x16
#d7
#define PB0_efR_PLEQMODE_S04VRD_VAL_0TRAPBER_HIFT __SHTEP_FRine P_FRine PBCNTRL_OVRAT_OV4VRD_VAL_0TRAPBER_HIF2 0x16
#d30_MAS_PLI_UPDTIOlTSCNR_PLE0__4VRD_VAL_0TRAPBER_HIF2 _0__SHIFT 0x0
#define PIOlTSCNR_PLE0__4VRD_VAL_0TRAPBER_HIF3 0x16
#d1cRine P_FRine PBCNTRL_OVRAT_OV4VRD_VAL_0TRAPBER_HIF30_GLB_SCI_6ine P_FRine PBCNTRL_OVRAT_OV4VRD_VAL_0STRAP_RX_CFG_LEQ_HIFT 0x16
#dx100
#define PB0BCNTRL_OVRAT_OV4VRD_VAL_0STRAP_RX_CFG_LEQ_HIFT C_PWRON_OVRD_VAL_0__SHIBCNTRL_OVRAT_OV4VRD_VAL_0STRAP_RX_CFG_LEQ_HIF2 0x16
#d7TAIN__SHIFT 0x#defR_PLEQMODE_S04VRD_VAL_0STRAP_RX_CFG_LEQ_HIF2 _SHIFT 0xb
#define PB0_efR_PLEQMODE_S04VRD_VAL_0STRAP_RX_CFG_LEQ_HIF3T 0x16
#dx4000
#define PB0efR_PLEQMODE_S04VRD_VAL_0STRAP_RX_CFG_LEQ_HIF3TEN_0__SHIFT 0xe
#defineBCNTRL_OVRAT_OV4VRD_VAL_0TRAPEG1__HIFT 0x16
#denAIAIN__SHIFT 0x#defR_PLEQMODE_S04VRD_VAL_0TRAPEG1__HIFT  0x16
#definAIN__SHIFT 0xb
#deGEN3K_HSC4VRD_VAL_0TRAPEG1__HIF2 0x16
#denAIIAIN__SHIFT 0x#defR_PLEQMODE_S04VRD_VAL_0TRAPEG1__HIF2  0x16
#def0_MAS_PLI_UPDTIOlTSCNR_PLE0__4VRD_VAL_0TRAPEG1__HIF3 0x16
#denAIITAIN__SHIFT 0x#defR_PLEQMODE_S04VRD_VAL_0TRAPEG1__HIF3 _GLB_SCI_Sb
#define PB0_efR_PLEQMODE_S05VRD_VAL_0STRAP_DBG_RXPI_LEQ_HIFT 0x16
#d1FT 0xe
#defineBCNTRL_OVRAT_OV5VRD_VAL_0STRAP_DBG_RXPI_LEQ_HIFT __SHTEP_FRine P_FRine PBCNTRL_OVRAT_OV5VRD_VAL_0STRAP_DBG_RXPI_LEQ_HIF2 0x16
#d3eRine P_FRine PBCNTRL_OVRAT_OV5VRD_VAL_0STRAP_DBG_RXPI_LEQ_HIF2 L_0__SHIFT 0x4
#define BCNTRL_OVRAT_OV5VRD_VAL_0STRAP_DBG_RXPI_LEQ_HIF3 0x16
#d7finAIN__SHIFT 0xb
#deGEN2C0_OVR5VRD_VAL_0STRAP_DBG_RXPI_LEQ_HIF3  0x16
#definAIN__SHIFT 0xb
#deGEN2CC0_5VRD_VAL_0STRAP_RX_CFG_ERXHIFT 0x16
#d_DRVinAIN__SHIFT 0xb
#deGEN2CC0_5VRD_VAL_0STRAP_RX_CFG_ERXHIFT EN_0__SHIFT 0xe
#defineBCNTRL_OVRAT_OV5VRD_VAL_0STRAP_RX_CFG_ERXHIF2 0x16
#dG_RO_T 0xe
#defineBCNTRL_OVRAT_OV5VRD_VAL_0STRAP_RX_CFG_ERXHIF2 _GLB_SCI_STAT_OVRD_REG4_efR_PLEQMODE_S05VRD_VAL_0STRAP_RX_CFG_ERXHIF3C_PWRON_OVRO_AT_OVRD_REG4_efR_PLEQMODE_S05VRD_VAL_0STRAP_RX_CFG_ERXHIF3C_GLB_SCI_SIOlPLL_L_SCI_SBCNTRL_OVRAT_OV5VRD_VAL_0STRAP_RX_CERXHIFT 0x16
#d0x3c000
#define PBBCNTRL_OVRAT_OV5VRD_VAL_0STRAP_RX_CERXHIFT _0__SHIFT 0xe
#define PBBCNTRL_OVRAT_OV5VRD_VAL_0STRAP_RX_CERXHIF0
#define PBc000
#define PBBCNTRL_OVRAT_OV5VRD_VAL_0STRAP_RX_CERXHIF2 _GLB_SCI_S 0x0
#define PIOlTSCNR_PLE0__5VRD_VAL_0STRAP_RX_CERXHIF3 0x16
#dG_RO_000
#define PBBCNTRL_OVRAT_OV5VRD_VAL_0STRAP_RX_CERXHIF3  0x16
#definAIN__SHIFT 0xb
#deGEN3K_HSC5VRD_VAL_0EG0__STRAPHIFT 0x16
#d_DRV2_TAP_SEL_MASK 00xb
#deGEN2CC0_5VRD_VAL_0EG0__STRAPHIFT  0x16
#defbAP_SEL_MASK 00xb
#deGEN2CC0_5VRD_VAL_0EG0__STRAPHIF2 0x16
#dG_RO_BWTAP_SEL_MASK 00xb
#deGEN2CC0_5VRD_VAL_0EG0__STRAPHIF2 _GLB_SCI_Sb
#define PB0_efR_PLEQMODE_S05VRD_VAL_0EG0__STRAPHIF3C_PWRON_OVRO_BWTAP_SEL_MASK 00xb
#deGEN2CC0_5VRD_VAL_0EG0__STRAPHIF3C 0x16
#defdAP_SEL_MASK 00xb
#deGEN2CC0_5VRD_VFORCEEG0__LB_SRXCN_ELS2OFF_TOA00
#define 00
#define PB0_PLL_RO0xb
#deGEN2CC0_5VRD_VFORCEEG0__LB_SRXCN_ELS2OFF_TOA00
#T 0x16
#definAIN__SHIFT 0x#defR_PLEO_VT5VRD_V PB0_GAUX_OVRD_RAP_TX_CFG_RPTR_RST_VAL_MASK 0x7000x#defR_PLEO_VT5VRD_V PB0_GAUX_OVRD_RAP_TX_0__SHIFT 0x1d
#define P0x#defR_PLEO_VT6VRD_VAL_0STRAEG1__HIFT 0x16
#dex1d
#define P0x#defR_PLEO_VT6VRD_VAL_0STRAEG1__HIFT __SHTEP_FRine P_FRine PBCNTRL_OVRAT_OV6VRD_VAL_0STRAEG1__HIFne PBCNTRSTAT_OVRD_REG0__PLL_ROST_P_EN_6VRD_VAL_0STRAEG1__HIFneN_OVRD_VAL_0_MAS_PLI_UP_PLL_ROST_P_EN_6VRD_VAL_0STRAEG1__HIF3e PBCNTRSTTAT_OVRD_REG0__PLL_ROST_P_EN_6VRD_VAL_0STRAEG1__HIF3eOVRD_VAL_0_MAS_PLI_UPDTIOlTSCNR_PLE0__6VRD_VAL_0AP_RX_REHIFT 0x16
#denAIN__SHIFT 0x#defR_PLEQMODE_S06VRD_VAL_0AP_RX_REHIFT _SHIFT 0xb
#define PB0_efR_PLEQMODE_S06VRD_VAL_0AP_RX_REHIF2 0x16
#denAIIN__SHIFT 0x#defR_PLEQMODE_S06VRD_VAL_0AP_RX_REHIF2 _GLB_SCI_STAT_OVRD_REG4_efR_PLEQMODE_S06VRD_VAL_0AP_RX_REHIF3 0x16
#denAIITAT_OVRD_REG4_efR_PLEQMODE_S06VRD_VAL_0AP_RX_REHIF3  0x16
#definAIN__SHIFT 0xb
#deGEN3K_HSC6VRD_VFRD_TENDLL_RO_PWRON_LUT_ENT0 PB0_DFT_MASK 0xff80000
nAIN__SHIFT 0xb
#deGEN3K_HSC6VRD_VFRD_TENDLL_RO_PWRON_LUT_ENT0 PB0_DFT_M 0x16
#def0_MAS_PLI_UPDTIOlTSCNR_PLE0__6VRD_VFRD_TENDLL_RO_PWRON_LUT_ENT2#define 00
#def_MAS_PLI_UPDTIOlTSCNR_PLE0__6VRD_VFRD_TENDLL_RO_PWRON_LUT_ENT2# 0x16
#deffinAIN__SHIFT 0xb
#deGEN2CC0_6VRD_VAUX_OVRD_RS1_MASK 0x400
#define PB#def_MAS_PLI_UPDTIOlTSCNR_PLE0__6VRD_VAUX_OVRD_RS1_MASK 0x400
 0x16
#defbAP_SEL_MASK 00xb
#deGEN2CC0_6VRD_V PB0_GHLD_L0S_EARLY_EXI_CFG_LEQ_LOOPG_RO_BWTAP_SEL_MASK 00xb
#deGEN2CC0_6VRD_V PB0_GHLD_L0S_EARLY_EXI_CFG_L_GLB_SCI_Sb
#define PB0_efR_PLEQMODE_S07VRD_VAL_0EHA_STRAP_RX_XHIFT 0x16
#ex1d
#define P0x#defR_PLEO_VT7VRD_VAL_0EHA_STRAP_RX_XHIFT__SHTEP_FRine P_FRine PBCNTRL_OVRAT_OV7VRD_VAL_0EHA_STRAP_RX_XHIne PBCNTRSTAT_OVRD_REG0__PLL_ROST_P_EN_7VRD_VAL_0EHA_STRAP_RX_XHIneN_OVRD_VAL_0_MAS_PLI_UP_PLL_ROST_P_EN_7VRD_VAL_0EHA_STRAP_RX_XHI3e PBCNTRSTTAT_OVRD_REG0__PLL_ROST_P_EN_7VRD_VAL_0EHA_STRAP_RX_XHI3eOVRD_VAL_0_MAS_PLI_UPDTIOlTSCNR_PLE0__7VRD_VP_L
#defWRON_LUT_ENT0 PB0_DFT_MASK 0xff800_MAS_PLI_UPDTIOlTSCNR_PLE0__7VRD_VP_L
#defWRON_LUT_ENT0 PB0_DFT_M_SHIFT 0xb
#define PB0_efR_PLEQMODE_S07VRD_VP_L
#defWRON_LUT_ENT2C_PWRON_OVRO
#define PB0_efR_PLEQMODE_S07VRD_VP_L
#defWRON_LUT_ENT2C_SHIFT 0xdAP_SEL_MASK 00xb
#deGEN2CC0_7VRD_VP0__OVRD_RS1_MASK 0x400
#defineOVRO_AT_OVRD_REG4_efR_PLEQMODE_S07VRD_VP0__OVRD_RS1_MASK 0x400
_GLB_SCI_SIOlPLL_L_SCI_SBCNTRL_OVRAT_OV7VRD_VAL_0P0__CS_REEQ_HIFT 0x16
#d1cVRO_AT_OVRD_REG4_efR_PLEQMODE_S07VRD_VAL_0P0__CS_REEQ_HIFT _0__SHIFT 0xe
#define PBBCNTRL_OVRAT_OV7VRD_VAL_0P0__CS_REEQ_HIF0
#defineeO_BWTAP_SEL_MASK 00xb
#deGEN2CC0_7VRD_VAL_0P0__CS_REEQ_HIF0
_0__SHIFT T 0x4
#define BCNTRL_OVRAT_OV7VRD_VAL_0P0__CS_REEQ_HIF3 0x16
#d7RO_BWTAP_SEL_MASK 00xb
#deGEN2CC0_7VRD_VAL_0P0__CS_REEQ_HIF3  0x16
#def0_MAS_PLI_UPDTIOlTSCNR_PLE0__7VRD_VAL_0P0__STRAP_RX_CFG_THIFT 0x16
#d_DRV2_TAP_SEL_MASK 00xb
#deGEN2CC0_7VRD_VAL_0P0__STRAP_RX_CFG_THIFT  0x16
#defbAP_SEL_MASK 00xb
#deGEN2CC0_7VRD_VAL_0P0__STRAP_RX_CFG_THIF2 0x16
#dG_RO_BWTAP_SEL_MASK 00xb
#deGEN2CC0_7VRD_VAL_0P0__STRAP_RX_CFG_THIF2 _GLB_SCI_Sb
#define PB0_efR_PLEQMODE_S07VRD_VAL_0P0__STRAP_RX_CFG_THIF3C_PWRON_OVRO_BWTAP_SEL_MASK 00xb
#deGEN2CC0_7VRD_VAL_0P0__STRAP_RX_CFG_THIF3C 0x16
#defdAP_SEL_MASK 00xb
#deGEN2CC0_8VRD_VP0__TRAP_0_DFT_JIT_IN 0x0
#define PIOlTSCNR_PLE0__8VRD_VP0__TRAP_0_DFT__SHTEP_FRine P_FRine PBCNTRL_OVRAT_OV8VRD_VP0__SPEEDCHANGE___PLL_0_DFT_JIT_INb
#define PB0_efR_PLEQMODE_S08VRD_VP0__SPEEDCHANGE___PLL_0_DFTC_ANALOG_SEL_0__SHIFT 0BCNTRL__PLEQMODE_SCI_UPDTI__SCI_RXCN_EVAL_0_MASL0T3 0x16
#dGEL_0__SHIFT 0BCNTRL__PLEQMODE_SCI_UPDTI__SCI_RXCN_EVAL_0_MASL0T3 __SHTEP_FRine P_FRine PBCNTRL__PLEQMODE_SCI_UPDTI__SCI_RXCN_EVAL_0_MASL4T7S_PLI_UPDTIOlPLL_L_SCIBCNTRL__PLEQMODE_SCI_UPDTI__SCI_RXCN_EVAL_0_MASL4T7S_PLI_UPDTIOlPLL_L_SCI_SBCNTRL__PLEQMODE_SCI_UPDTI__SCI_RXCN_EVAL_0_MASL8T12
#define PB0_PLL_RO_GLBCNTRL__PLEQMODE_SCI_UPDTI__SCI_RXCN_EVAL_0_MASL8T12
C_ANALOG_SEL_0__SHIFT 0BCNTRL__PLEQMODE_SCI_UPDTI__SCI_RXCN_EVAL_0_MASL12T15_0_MASK 0x7
#define PBBCNTRL__PLEQMODE_SCI_UPDTI__SCI_RXCN_EVAL_0_MASL12T15__0__SHIFT 0x0
#define PIOlTSCN_PLEQMODE_SCI_UPDTI__SCI_ELECIDLEDETENEVAL_0_MASL0T3 0x16
#dGRine P_FRine PBCNTRL__PLEQMODE_SCI_UPDTI__SCI_ELECIDLEDETENEVAL_0_MASL0T3 N_OVRD_VAL_0_MAS_PLI_UP_PLL_RO_PLEQMODE_SCI_UPDTI__SCI_ELECIDLEDETENEVAL_0_MASL4T7S_PLI_UPDRine P_FRine PBCNTRL__PLEQMODE_SCI_UPDTI__SCI_ELECIDLEDETENEVAL_0_MASL4T7S_PLI_UPDTT 0x4
#define BCNTRL__PLEQMODE_SCI_UPDTI__SCI_ELECIDLEDETENEVAL_0_MASL8T12
#define Rine P_FRine PBCNTRL__PLEQMODE_SCI_UPDTI__SCI_ELECIDLEDETENEVAL_0_MASL8T12
C_ANALOG_6ine P_FRine PBCNTRL__PLEQMODE_SCI_UPDTI__SCI_ELECIDLEDETENEVAL_0_MASL12T15_0_MASK 0Rine P_FRine PBCNTRL__PLEQMODE_SCI_UPDTI__SCI_ELECIDLEDETENEVAL_0_MASL12T15__0__SHIFT7
#define PB0_efR_PLE_PLEQMODE_SCI_UPDTI__SCI_RXC__PLLHINTEVAL_0_MASL0T3 0x16
#dGRRine P_FRine PBCNTRL__PLEQMODE_SCI_UPDTI__SCI_RXC__PLLHINTEVAL_0_MASL0T3 OVRD_VAL_0_MAS_PLI_UPDTIOlTSCN_PLEQMODE_SCI_UPDTI__SCI_RXC__PLLHINTEVAL_0_MASL4T7S_PLI_UPDRRine P_FRine PBCNTRL__PLEQMODE_SCI_UPDTI__SCI_RXC__PLLHINTEVAL_0_MASL4T7S_PLI_UPDTVRD_VAL_0__SHIBCNTRL__PLEQMODE_SCI_UPDTI__SCI_RXC__PLLHINTEVAL_0_MASL8T12
#define RRine P_FRine PBCNTRL__PLEQMODE_SCI_UPDTI__SCI_RXC__PLLHINTEVAL_0_MASL8T12
C_ANALOG_finAIN__SHIFT 0xb
#de_PLEQMODE_SCI_UPDTI__SCI_RXC__PLLHINTEVAL_0_MASL12T15_0_MASK 0RRine P_FRine PBCNTRL__PLEQMODE_SCI_UPDTI__SCI_RXC__PLLHINTEVAL_0_MASL12T15__0__SHIFTbAP_SEL_MASK 00xb
#de_PLEQMODE_SCI_UPDTI__SCI_ENCFG_TRAPVAL_0_MASL0T3 0x16
#dGRRRine P_FRine PBCNTRL__PLEQMODE_SCI_UPDTI__SCI_ENCFG_TRAPVAL_0_MASL0T3 _SHIFT 0xb
#define PB0_efR_PLE_PLEQMODE_SCI_UPDTI__SCI_ENCFG_TRAPVAL_0_MASL4T7S_PLI_UPDRRRine P_FRine PBCNTRL__PLEQMODE_SCI_UPDTI__SCI_ENCFG_TRAPVAL_0_MASL4T7S_PLI_UPDTdAP_SEL_MASK 00xb
#de_PLEQMODE_SCI_UPDTI__SCI_ENCFG_TRAPVAL_0_MASL8T12
#define RRRine P_FRine PBCNTRL__PLEQMODE_SCI_UPDTI__SCI_ENCFG_TRAPVAL_0_MASL8T12
C_ANALOG_finAIN__SHIFT 0x#defR_PLEQMODE_SCI_UPDTI__SCI_ENCFG_TRAPVAL_0_MASL12T15_0_MASK 0RRRine P_FRine PBCNTRL__PLEQMODE_SCI_UPDTI__SCI_ENCFG_TRAPVAL_0_MASL12T15__0__SHIFTex1d
#define P0x#defR_PLEQMODE_SCI_UPDTI__SCI_REQUESTTRAPVAL_0_MASL0T3 0x16
#dGRRRRine P_FRine PBCNTRL__PLEQMODE_SCI_UPDTI__SCI_REQUESTTRAPVAL_0_MASL0T3 _GLB_SCI_STAT_OVRD_REG4_efR_PLE_PLEQMODE_SCI_UPDTI__SCI_REQUESTTRAPVAL_0_MASL4T7S_PLI_UPDRRRTAT_OVRD_REG4_efR_PLE_PLEQMODE_SCI_UPDTI__SCI_REQUESTTRAPVAL_0_MASL4T7S_GLB_SCI_SIOlPLL_L_SCI_SBCNTRL__PLEQMODE_SCI_UPDTI__SCI_REQUESTTRAPVAL_0_MASL8T12
#define RRRTAT_OVRD_REG4_efR_PLE_PLEQMODE_SCI_UPDTI__SCI_REQUESTTRAPVAL_0_MASL8T12
C_ANALOG_ 0xe
#define PBBCNTRL__PLEQMODE_SCI_UPDTI__SCI_REQUESTTRAPVAL_0_MASL12T15_0_MASK 0RRRTAT_OVRD_REG4_efR_PLE_PLEQMODE_SCI_UPDTI__SCI_REQUESTTRAPVAL_0_MASL12T15__0__SHIFTS 0x0
#define PIOlTSCN_PLEQMODE_SCI_UPDTI__SCI_RESPONSEOVRD_VAL_0_MASL0T3 0x16
#dGRRRRTAT_OVRD_REG4_efR_PLE_PLEQMODE_SCI_UPDTI__SCI_RESPONSEOVRD_VAL_0_MASL0T3  0x16
#definAIN__SHIFT 0xb
#deG_PLEQMODE_SCI_UPDTI__SCI_RESPONSEOVRD_VAL_0_MASL4T7S_PLI_UPDRRRTTAT_OVRD_REG4_efR_PLE_PLEQMODE_SCI_UPDTI__SCI_RESPONSEOVRD_VAL_0_MASL4T7S_GLB_SCI_ST 0x4
#define BCNTRL__PLEQMODE_SCI_UPDTI__SCI_RESPONSEOVRD_VAL_0_MASL8T12
#define RRRTTAT_OVRD_REG4_efR_PLE_PLEQMODE_SCI_UPDTI__SCI_RESPONSEOVRD_VAL_0_MASL8T12
C_ANALOG_ 6ine P_FRine PBCNTRL__PLEQMODE_SCI_UPDTI__SCI_RESPONSEOVRD_VAL_0_MASL12T15_0_MASK 0RRRTTAT_OVRD_REG4_efR_PLE_PLEQMODE_SCI_UPDTI__SCI_RESPONSEOVRD_VAL_0_MASL12T15__0__SHIFTS7
#define PB0_efR_PLE_SCI_UPDTI_D_V PB0_GHLD_N_OVRD_EN0x16
#dGEL_0__SHIFT 0BCNTRL__SCI_UPDTI_D_V PB0_GHLD_N_OVRD_EN__SHTEP_FRine P_FRine PBCNTRL__SCI_UPDTI_D_V PB0_GHLD_N_OVRdefine PB00xe
#define PBBCNTRL__SCI_UPDTI_D_V PB0_GHLD_N_OVRdef_PLI_UPDTIOlPLL_L_SCI_SBCNTRL__SCI_UPDTI_D_V PB0_GLB_SN_OVRD_EN0x16
#dinAIN__SHIFT 0xb
#deG_SCI_UPDTI_D_V PB0_GLB_SN_OVRD_ENC_ANALOG_SEL_0__SHIFT 0BCNTRL__SCI_UPDTI_D_V PB0_GLB_SN_OVRdefine PB00_MAS_PLI_UPDTIOlTSCN_SCI_UPDTI_D_V PB0_GLB_SN_OVRdef_0__SHIFT 0x0
#define PIOlTSCN_SCI_UPDTI_D_VAL_0P_CNTRL_OVRD_EN_0_ine PB0#d0x0
#define PIOlTSCN_SCI_UPDTI_D_VAL_0P_CNTRL_OVRD_EN_0_C_ANALOG_6ine P_FRine PBCNTRL__SCI_UPDTI_D_VAL_0P_CNTRL_OVRD_EEPB0_DFT_JIT_INJ_REG1__DFTBCNTRL__SCI_UPDTI_D_VAL_0P_CNTRL_OVRD_EEPBOVRD_VAL_0_MAS_PLI_UPDTIOlTSCN_SCI_UPDTI_D_VAL_0P0__SREQ_RO_REFDIV_OVRD_PLI_UPDRRine P_FRine PBCNTRL__SCI_UPDTI_D_VAL_0P0__SREQ_RO_REFDIV_OVRD_PLI_UPDTVRD_VAL_0__SHIBCNTRL__SCI_UPDTI_D_VAL_0P0__SREQ_RO_REFDIV_EN
#define RRine P_FRine PBCNTRL__SCI_UPDTI_D_VAL_0P0__SREQ_RO_REFDIV_EN
C_ANALOG_finAIN__SHIFT 0xb
#de_SCI_UPDTI_D_VAL_0PLLEFCLKELEFDIV_OVRD_PLI_UP0RRine P_FRine PBCNTRL__SCI_UPDTI_D_VAL_0PLLEFCLKELEFDIV_OVRD_0__SHIFTbAP_SEL_MASK 00xb
#de_SCI_UPDTI_D_VAL_0PLLEFCLKELEFDIV_EPB0_DFT_JIT_Rine P_FRine PBCNTRL__SCI_UPDTI_D_VAL_0PLLEFCLKELEFDIV_EN
C_ANALOG_b
#define PB0_efR_PLE_SCI_UPDTI_D_VAL_0R_CNTRL_OVRD_EN_0_ine PB0DRRRine P_FRine PBCNTRL__SCI_UPDTI_D_VAL_0R_CNTRL_OVRD_EN_0__PLI_UPDTdAP_SEL_MASK 00xb
#de_SCI_UPDTI_D_VAL_0R_CNTRL_OVRD_EEN
#define RRRine P_FRine PBCNTRL__SCI_UPDTI_D_VAL_0R_CNTRL_OVRD_EEN
C_ANALOG_finAIN__SHIFT 0x#defR_SCI_UPDTI_D_VP_L
#defFDIV_OVRD_PLI_UP0RRRine P_FRine PBCNTRL__SCI_UPDTI_D_VP_L
#defFDIV_OVRD_0__SHIFTex1d
#define P0x#defR_SCI_UPDTI_D_VP_L
#defFDIV_E#define PB0_PLL_RO_GLB_CTRL0x#defR_SCI_UPDTI_D_VP_L
#defFDIV_E#d_GLB_SCI_STAT_OVRD_REG4_efR_PLE_SCI_UPDTI_D_VP0__OVRD_RVRD_EN_0_ine PB0DRRRTAT_OVRD_REG4_efR_PLE_SCI_UPDTI_D_VP0__OVRD_RVRD_EN_0__GLB_SCI_SIOlPLL_L_SCI_SBCNTRL__SCI_UPDTI_D_VP0__OVRD_RVRD_EEfine PB0_PLL_RO_GLB_CTRL_REBCNTRL__SCI_UPDTI_D_VP0__OVRD_RVRD_EEfiC_ANALOG_ 0xe
#define PBBCNTRL__SCI_UPDTI_D_VFRD_TENDLL_RO_PFDIV_OVRD_PLI_UP0RRRRO_GLB_CTRL_REBCNTRL__SCI_UPDTI_D_VFRD_TENDLL_RO_PFDIV_OVRD_0__SHIFTS 0x0
#define PIOlTSCN_SCI_UPDTI_D_VFRD_TENDLL_RO_PFDIV_Efine PB0_PLL_RO_GLB_CTRL_REGIOlTSCN_SCI_UPDTI_D_VFRD_TENDLL_RO_PFDIV_Efi 0x16
#definAIN__SHIFT 0xb
#deG_SCI_UPDTI_D_VIDLEDET_OVRD_RVRD_EN_0_ine PB0DRRRTO_GLB_CTRL_REGIOlTSCN_SCI_UPDTI_D_VIDLEDET_OVRD_RVRD_EN_0__GLB_SCI_ST 0x4
#define BCNTRL__SCI_UPDTI_D_VIDLEDET_OVRD_RVRD_EEfine PB0_PLL_RO_GLB_CTRL_REGBCNTRL__SCI_UPDTI_D_VIDLEDET_OVRD_RVRD_EEfiC_ANALOG_ 6ine P_FRine PBCNTRL__SCI_UPDTI_D_VEG0__defFDIV_OVRD_PLI_UP0RRRRO_GLB_CTRL_REGBCNTRL__SCI_UPDTI_D_VEG0__defFDIV_OVRD_0__SHIFTS7
#define PB0_efR_PLE_SCI_UPDTI_D_VEG0__defFDIV_Efine PB0_PLL_ROO_GLB_CTRL_REGBCNTRL__SCI_UPDTI_D_VEG0__defFDIV_EfiC_ANALOG_ 0_MAS_PLI_UPDTIOlTSCN_SCI_UPDTI_D_V UX_OVRD_RN_OVRD_EN0x16
#dGVRO_BWTAP_SEL_MASK 00xb
#de_SCI_UPDTI_D_V UX_OVRD_RN_OVRD_EN_GLB_SCI_Sb
#define PB0_efR_PLE_SCI_UPDTI_D_V UX_OVRD_RN_OVREefine PB0_PLL_RWTAP_SEL_MASK 00xb
#de_SCI_UPDTI_D_V UX_OVRD_RN_OVREfiC_ANALOG_ dAP_SEL_MASK 00xb
#de_SCI_UPDTI_D_V PB0_GTRAPN_OVRD_EN0x16
#diPLL_RWTAP_SEL_MASK 00xb
#de_SCI_UPDTI_D_V PB0_GTRAPN_OVRD_ENT 0x16
#definAIN__SHIFT 0x#defR_SCI_UPDTI_D_V PB0_GTRAPN_OVREine PB0_PLL_RO_WTAP_SEL_MASK 00xb
#de_SCI_UPDTI_D_V PB0_GTRAPN_OVREfiC_ANALOG_ ex1d
#define P0x#defR_SCI_UPDOVRD_V PB0_GTRK_N_OVRD_EN0x16
#dGEL_0__SHIFT 0BCNTRL__SCI_UPDOVRD_V PB0_GTRK_N_OVRD_EN__SHTEP_FRine P_FRine PBCNTRL__SCI_UPDOVRD_V PB0_GTRK_N_OVRdefine PB00xe
#define PBBCNTRL__SCI_UPDOVRD_V PB0_GTRK_N_OVRdef_PLI_UPDTIOlPLL_L_SCI_SBCNLANEdefine PB0_PLBCNBACKUPUSAMPLE_EN_0_MASK 0x800
#BCNLANEdefine PB0_PLBCNBACKUPUSA__SHTEP_FRine P_FRine PBCNLANEdefine PB0_PLBCN_CTROVRD_REG0__PLL_RO3_FfinAIN__SHIFT 0xb
#LANEdefine PB0_PLBCN_CTROVRD_REG0__PLC_ANALOG_finAIN__SHIFT 0xbLANEdefine PB0_PLBCN0_CTBSCAN_DFT_MASK 0xff800_MAS_PLI_UPDTIOlLANEdefine PB0_PLBCN0_CTBSCAN_DFT_MC_ANALOG_b
#define PB0_efRLANEdefine PB0_PLBCNAL_0AVR_OVRSF_OVRD_EN_0_MASK 0x1000
#defefRLANEdefine PB0_PLBCNAL_0AVR_OVRSF_OV_PLI_UPDTdAP_SEL_MASK 00xbLANEde_PLEQMODE_SCI_UPDTI_RXCN_EMASK 0x80000000
#define0xbLANEde_PLEQMODE_SCI_UPDTI_RXCN_EMA__SHTEP_FRine P_FRine PBCNLANEde_PLEQMODE_SCI_UPDTI_ELECIDLEDETENEL_0_MASK 0x7
#define PBBCNLANEde_PLEQMODE_SCI_UPDTI_ELECIDLEDETENEL__0__SHIFT 0x0
#define PIOlLANEde_PLEQMODE_SCI_UPDTI_RXC__PLLHINTEEN_0_MASK 0x8
#define PBIOlLANEde_PLEQMODE_SCI_UPDTI_RXC__PLLHINTEENN_OVRD_VAL_0_MAS_PLI_UP_PLLANEde_PLEQMODE_SCI_UPDTI_ENCFG_TRAP_0_MASK 0x40
#define PB0_PLLANEde_PLEQMODE_SCI_UPDTI_ENCFG_TRAP_0_0__SHIFT7
#define PB0_efRLANEde_PLEQMODE_SCI_UPDTI_REQUESTTRAPN_OVRD_EN_0_MASK 0x80
#deefRLANEde_PLEQMODE_SCI_UPDTI_REQUESTTRAPN_OVRD_VAL_0_MAS_PLI_UPDTIOlLANEde_PLEQMODE_SCI_UPDTI_RESPONSEOVRD_LC_PWRON_OVRD_VAL_0_MASK IOlLANEde_PLEQMODE_SCI_UPDTI_RESPONSEOVRD_LC_PLI_UPDTVRD_VAL_0__SHIBCNLANE1efine PB0_PLBCNBACKUPU1AMPLE_EN_0_MASK 0x800
#BCNLANE1efine PB0_PLBCNBACKUPU1A__SHTEP_FRine P_FRine PBCNLANE1efine PB0_PLBCN_CTROVRD_REG0__1LL_RO3_FfinAIN__SHIFT 0xb
#LANE1efine PB0_PLBCN_CTROVRD_REG0__1LC_ANALOG_finAIN__SHIFT 0xbLANE1efine PB0_PLBCN0_CTBSCAN_DFT1MASK 0xff800_MAS_PLI_UPDTIOlLANE1efine PB0_PLBCN0_CTBSCAN_DFT1MC_ANALOG_b
#define PB0_efRLANE1efine PB0_PLBCNAL_0AVR_OVRSF_1VRD_EN_0_MASK 0x1000
#defefRLANE1efine PB0_PLBCNAL_0AVR_OVRSF_1V_PLI_UPDTdAP_SEL_MASK 00xbLANEfine PB0_PLL_LC0_AT_TARXCN_ET 0x16
#d7
#define PB0_efRLANEfine PB0_PLL_LC0_AT_TARXCN_ET __SHTEP_FRine P_FRine PBCNLANE1e_PLEQMODE_SCI_UPDTI_ELECIDLEDETENE1_0_MASK 0x7
#define PBBCNLANE1e_PLEQMODE_SCI_UPDTI_ELECIDLEDETENE1__0__SHIFT 0x0
#define PIOlLANEfine PB0_PLL_LC0_AT_TARXC__PLLHINTE1N_0_MASK 0x8
#define PBIOlLANEfine PB0_PLL_LC0_AT_TARXC__PLLHINTE1NN_OVRD_VAL_0_MAS_PLI_UP_PLLANE1e_PLEQMODE_SCI_UPDTI_ENCFG_TRAP10_MASK 0x40
#define PB0_PLLANE1e_PLEQMODE_SCI_UPDTI_ENCFG_TRAP10_0__SHIFT7
#define PB0_efRLANEfine PB0_PLL_LC0_AT_TAREQUESTTRAP1_OVRD_EN_0_MASK 0x80
#deefRLANEfine PB0_PLL_LC0_AT_TAREQUESTTRAP1_OVRD_VAL_0_MAS_PLI_UPDTIOlLANEfine PB0_PLL_LC0_AT_TARESPONSEOVRD_1C_PWRON_OVRD_VAL_0_MASK IOlLANEfine PB0_PLL_LC0_AT_TARESPONSEOVRD_1C_PLI_UPDTVRD_VAL_0__SHIBCNLANE2efine PB0_PLBCNBACKUPU2AMPLE_EN_0_MASK 0x800
#BCNLANE2efine PB0_PLBCNBACKUPU2A__SHTEP_FRine P_FRine PBCNLANE2efine PB0_PLBCN_CTROVRD_REG0__2LL_RO3_FfinAIN__SHIFT 0xb
#LANE2efine PB0_PLBCN_CTROVRD_REG0__2LC_ANALOG_finAIN__SHIFT 0xbLANE2efine PB0_PLBCN0_CTBSCAN_DFT2MASK 0xff800_MAS_PLI_UPDTIOlLANE2efine PB0_PLBCN0_CTBSCAN_DFT2MC_ANALOG_b
#define PB0_efRLANE2efine PB0_PLBCNAL_0AVR_OVRSF_2C_PWRON_OVRO
#define PB0_efRLANE2efine PB0_PLBCNAL_0AVR_OVRSF_2C_PLI_UPDTdAP_SEL_MASK 00xbLANENR_PLEQMODE_SCI_UPDTI_RXCN_E2 0x16
#d7
#define PB0_efRLANENR_PLEQMODE_SCI_UPDTI_RXCN_E2 __SHTEP_FRine P_FRine PBCNLANE2e_PLEQMODE_SCI_UPDTI_ELECIDLEDETENE2_0_MASK 0x7
#define PBBCNLANE2e_PLEQMODE_SCI_UPDTI_ELECIDLEDETENE2__0__SHIFT 0x0
#define PIOlLANENR_PLEQMODE_SCI_UPDTI_RXC__PLLHINTE2N_0_MASK 0x8
#define PBIOlLANENR_PLEQMODE_SCI_UPDTI_RXC__PLLHINTE2NN_OVRD_VAL_0_MAS_PLI_UP_PLLANE2e_PLEQMODE_SCI_UPDTI_ENCFG_TRAP20_MASK 0x40
#define PB0_PLLANE2e_PLEQMODE_SCI_UPDTI_ENCFG_TRAP20_0__SHIFT7
#define PB0_efRLANENR_PLEQMODE_SCI_UPDTI_REQUESTTRAP2_OVRD_EN_0_MASK 0x80
#deefRLANENR_PLEQMODE_SCI_UPDTI_REQUESTTRAP2_OVRD_VAL_0_MAS_PLI_UPDTIOlLANENR_PLEQMODE_SCI_UPDTI_RESPONSEOVRD_2C_PWRON_OVRD_VAL_0_MASK IOlLANENR_PLEQMODE_SCI_UPDTI_RESPONSEOVRD_2C_PLI_UPDTVRD_VAL_0__SHIBCNLANE3efine PB0_PLBCNBACKUPU3AMPLE_EN_0_MASK 0x800
#BCNLANE3efine PB0_PLBCNBACKUPU3A__SHTEP_FRine P_FRine PBCNLANE3efine PB0_PLBCN_CTROVRD_REG0__3LL_RO3_FfinAIN__SHIFT 0xb
#LANE3efine PB0_PLBCN_CTROVRD_REG0__3LC_ANALOG_finAIN__SHIFT 0xbLANE3efine PB0_PLBCN0_CTBSCAN_DFT3 0x16
#dGRRRine P_FRine PBCNLANE3efine PB0_PLBCN0_CTBSCAN_DFT3 C_ANALOG_b
#define PB0_efRLANE3efine PB0_PLBCNAL_0AVR_OVRSF_3C_PWRON_OVRO
#define PB0_efRLANE3efine PB0_PLBCNAL_0AVR_OVRSF_3C_PLI_UPDTdAP_SEL_MASK 00xbLANENR_PLEQMODE_SCI_UPDTI_RXCN_E3 0x16
#d7
#define PB0_efRLANENR_PLEQMODE_SCI_UPDTI_RXCN_E3 __SHTEP_FRine P_FRine PBCNLANE3e_PLEQMODE_SCI_UPDTI_ELECIDLEDETENE3_0_MASK 0x7
#define PBBCNLANE3e_PLEQMODE_SCI_UPDTI_ELECIDLEDETENE3__0__SHIFT 0x0
#define PIOlLANENR_PLEQMODE_SCI_UPDTI_RXC__PLLHINTE3N_0_MASK 0x8
#define PBIOlLANENR_PLEQMODE_SCI_UPDTI_RXC__PLLHINTE3NN_OVRD_VAL_0_MAS_PLI_UP_PLLANE3e_PLEQMODE_SCI_UPDTI_ENCFG_TRAP30_MASK 0x40
#define PB0_PLLANE3e_PLEQMODE_SCI_UPDTI_ENCFG_TRAP30_0__SHIFT7
#define PB0_efRLANENR_PLEQMODE_SCI_UPDTI_REQUESTTRAP3 0x16
#dGRRine P_FRine PBCNLANENR_PLEQMODE_SCI_UPDTI_REQUESTTRAP3 OVRD_VAL_0_MAS_PLI_UPDTIOlLANENR_PLEQMODE_SCI_UPDTI_RESPONSEOVRD_3C_PWRON_OVRD_VAL_0_MASK IOlLANENR_PLEQMODE_SCI_UPDTI_RESPONSEOVRD_3C_PLI_UPDTVRD_VAL_0__SHIBCNLANE4efine PB0_PLBCNBACKUPU4AMPLE_EN_0_MASK 0x800
#BCNLANE4efine PB0_PLBCNBACKUPU4A__SHTEP_FRine P_FRine PBCNLANE4efine PB0_PLBCN_CTROVRD_REG0__4LL_RO3_FfinAIN__SHIFT 0xb
#LANE4efine PB0_PLBCN_CTROVRD_REG0__4LC_ANALOG_finAIN__SHIFT 0xbLANE4efine PB0_PLBCN0_CTBSCAN_DFT4 0x16
#dGRRRine P_FRine PBCNLANE4efine PB0_PLBCN0_CTBSCAN_DFT4 C_ANALOG_b
#define PB0_efRLANE4efine PB0_PLBCNAL_0AVR_OVRSF_4C_PWRON_OVRO
#define PB0_efRLANE4efine PB0_PLBCNAL_0AVR_OVRSF_4C_PLI_UPDTdAP_SEL_MASK 00xbLANE4R_PLEQMODE_SCI_UPDTI_RXCN_E4 0x16
#d7
#define PB0_efRLANE4R_PLEQMODE_SCI_UPDTI_RXCN_E4 __SHTEP_FRine P_FRine PBCNLANE4e_PLEQMODE_SCI_UPDTI_ELECIDLEDETENE4_0_MASK 0x7
#define PBBCNLANE4e_PLEQMODE_SCI_UPDTI_ELECIDLEDETENE4__0__SHIFT 0x0
#define PIOlLANE4R_PLEQMODE_SCI_UPDTI_RXC__PLLHINTE4N_0_MASK 0x8
#define PBIOlLANE4R_PLEQMODE_SCI_UPDTI_RXC__PLLHINTE4NN_OVRD_VAL_0_MAS_PLI_UP_PLLANE4e_PLEQMODE_SCI_UPDTI_ENCFG_TRAP40_MASK 0x40
#define PB0_PLLANE4e_PLEQMODE_SCI_UPDTI_ENCFG_TRAP40_0__SHIFT7
#define PB0_efRLANE4R_PLEQMODE_SCI_UPDTI_REQUESTTRAP4 0x16
#dGRRine P_FRine PBCNLANE4R_PLEQMODE_SCI_UPDTI_REQUESTTRAP4 OVRD_VAL_0_MAS_PLI_UPDTIOlLANE4R_PLEQMODE_SCI_UPDTI_RESPONSEOVRD_4C_PWRON_OVRD_VAL_0_MASK IOlLANE4R_PLEQMODE_SCI_UPDTI_RESPONSEOVRD_4C_PLI_UPDTVRD_VAL_0__SHIBCNLANE5efine PB0_PLBCNBACKUPU5AMPLE_EN_0_MASK 0x800
#BCNLANE5efine PB0_PLBCNBACKUPU5A__SHTEP_FRine P_FRine PBCNLANE5efine PB0_PLBCN_CTROVRD_REG0__5LL_RO3_FfinAIN__SHIFT 0xb
#LANE5efine PB0_PLBCN_CTROVRD_REG0__5LC_ANALOG_finAIN__SHIFT 0xbLANE5efine PB0_PLBCN0_CTBSCAN_DFT5 0x16
#dGRRRine P_FRine PBCNLANE5efine PB0_PLBCN0_CTBSCAN_DFT5 C_ANALOG_b
#define PB0_efRLANE5efine PB0_PLBCNAL_0AVR_OVRSF_5C_PWRON_OVRO
#define PB0_efRLANE5efine PB0_PLBCNAL_0AVR_OVRSF_5C_PLI_UPDTdAP_SEL_MASK 00xbLANE5R_PLEQMODE_SCI_UPDTI_RXCN_E5 0x16
#d7
#define PB0_efRLANE5R_PLEQMODE_SCI_UPDTI_RXCN_E5 __SHTEP_FRine P_FRine PBCNLANE5e_PLEQMODE_SCI_UPDTI_ELECIDLEDETENE5_0_MASK 0x7
#define PBBCNLANE5e_PLEQMODE_SCI_UPDTI_ELECIDLEDETENE5__0__SHIFT 0x0
#define PIOlLANE5R_PLEQMODE_SCI_UPDTI_RXC__PLLHINTE5N_0_MASK 0x8
#define PBIOlLANE5R_PLEQMODE_SCI_UPDTI_RXC__PLLHINTE5NN_OVRD_VAL_0_MAS_PLI_UP_PLLANE5e_PLEQMODE_SCI_UPDTI_ENCFG_TRAP5_0_MASK 0Rine P_FRine PBCNLANE5e_PLEQMODE_SCI_UPDTI_ENCFG_TRAP5__0__SHIFT7
#define PB0_efRLANE5R_PLEQMODE_SCI_UPDTI_REQUESTTRAP5 0x16
#dGRRine P_FRine PBCNLANE5R_PLEQMODE_SCI_UPDTI_REQUESTTRAP5 OVRD_VAL_0_MAS_PLI_UPDTIOlLANE5R_PLEQMODE_SCI_UPDTI_RESPONSEOVRD_5C_PWRON_OVRD_VAL_0_MASK IOlLANE5R_PLEQMODE_SCI_UPDTI_RESPONSEOVRD_5C_PLI_UPDTVRD_VAL_0__SHIBCNLANE6efine PB0_PLBCNBACKUPU6AMPLE_EN_0_MASK 0x800
#BCNLANE6efine PB0_PLBCNBACKUPU6A__SHTEP_FRine P_FRine PBCNLANE6efine PB0_PLBCN_CTROVRD_REG0__6LL_RO3_FfinAIN__SHIFT 0xb
#LANE6efine PB0_PLBCN_CTROVRD_REG0__6LC_ANALOG_finAIN__SHIFT 0xbLANE6efine PB0_PLBCN0_CTBSCAN_DFT6 0x16
#dGRRRine P_FRine PBCNLANE6efine PB0_PLBCN0_CTBSCAN_DFT6 C_ANALOG_b
#define PB0_efRLANE6efine PB0_PLBCNAL_0AVR_OVRSF_6C_PWRON_OVRO
#define PB0_efRLANE6efine PB0_PLBCNAL_0AVR_OVRSF_6C_PLI_UPDTdAP_SEL_MASK 00xbLANE6R_PLEQMODE_SCI_UPDTI_RXCN_E6 0x16
#d7
#define PB0_efRLANE6R_PLEQMODE_SCI_UPDTI_RXCN_E6 __SHTEP_FRine P_FRine PBCNLANE6e_PLEQMODE_SCI_UPDTI_ELECIDLEDETENE6_0_MASK 0x7
#define PBBCNLANE6e_PLEQMODE_SCI_UPDTI_ELECIDLEDETENE6__0__SHIFT 0x0
#define PIOlLANE6R_PLEQMODE_SCI_UPDTI_RXC__PLLHINTE6N_0_MASK 0x8
#define PBIOlLANE6R_PLEQMODE_SCI_UPDTI_RXC__PLLHINTE6NN_OVRD_VAL_0_MAS_PLI_UP_PLLANE6e_PLEQMODE_SCI_UPDTI_ENCFG_TRAP6_0_MASK 0Rine P_FRine PBCNLANE6e_PLEQMODE_SCI_UPDTI_ENCFG_TRAP6__0__SHIFT7
#define PB0_efRLANE6R_PLEQMODE_SCI_UPDTI_REQUESTTRAP6 0x16
#dGRRine P_FRine PBCNLANE6R_PLEQMODE_SCI_UPDTI_REQUESTTRAP6 OVRD_VAL_0_MAS_PLI_UPDTIOlLANE6R_PLEQMODE_SCI_UPDTI_RESPONSEOVRD_6C_PWRON_OVRD_VAL_0_MASK IOlLANE6R_PLEQMODE_SCI_UPDTI_RESPONSEOVRD_6C_PLI_UPDTVRD_VAL_0__SHIBCNLANE7efine PB0_PLBCNBACKUPU7AMPLE_EN_0_MASK 0x800
#BCNLANE7efine PB0_PLBCNBACKUPU7A__SHTEP_FRine P_FRine PBCNLANE7efine PB0_PLBCN_CTROVRD_REG0__7LL_RO3_FfinAIN__SHIFT 0xb
#LANE7efine PB0_PLBCN_CTROVRD_REG0__7LC_ANALOG_finAIN__SHIFT 0xbLANE7efine PB0_PLBCN0_CTBSCAN_DFT7 0x16
#dGRRRine P_FRine PBCNLANE7efine PB0_PLBCN0_CTBSCAN_DFT7 C_ANALOG_b
#define PB0_efRLANE7efine PB0_PLBCNAL_0AVR_OVRSF_7S_PLI_UPDRRRine P_FRine PBCNLANE7efine PB0_PLBCNAL_0AVR_OVRSF_7S_PLI_UPDTdAP_SEL_MASK 00xbLANE7R_PLEQMODE_SCI_UPDTI_RXCN_E7 0x16
#d7
#define PB0_efRLANE7R_PLEQMODE_SCI_UPDTI_RXCN_E7 __SHTEP_FRine P_FRine PBCNLANE7e_PLEQMODE_SCI_UPDTI_ELECIDLEDETENE7_0_MASK 0x7
#define PBBCNLANE7e_PLEQMODE_SCI_UPDTI_ELECIDLEDETENE7__0__SHIFT 0x0
#define PIOlLANE7R_PLEQMODE_SCI_UPDTI_RXC__PLLHINTE7N_0_MASK 0x8
#define PBIOlLANE7R_PLEQMODE_SCI_UPDTI_RXC__PLLHINTE7NN_OVRD_VAL_0_MAS_PLI_UP_PLLANE7e_PLEQMODE_SCI_UPDTI_ENCFG_TRAP7_0_MASK 0Rine P_FRine PBCNLANE7e_PLEQMODE_SCI_UPDTI_ENCFG_TRAP7__0__SHIFT7
#define PB0_efRLANE7R_PLEQMODE_SCI_UPDTI_REQUESTTRAP7 0x16
#dGRRine P_FRine PBCNLANE7R_PLEQMODE_SCI_UPDTI_REQUESTTRAP7 OVRD_VAL_0_MAS_PLI_UPDTIOlLANE7R_PLEQMODE_SCI_UPDTI_RESPONSEOVRD_7S_PLI_UPDRRine P_FRine PBCNLANE7R_PLEQMODE_SCI_UPDTI_RESPONSEOVRD_7S_PLI_UPDTVRD_VAL_0__SHIBCNLANE8efine PB0_PLBCNBACKUPU8AMPLE_EN_0_MASK 0x800
#BCNLANE8efine PB0_PLBCNBACKUPU8A__SHTEP_FRine P_FRine PBCNLANE8efine PB0_PLBCN_CTROVRD_REG0__8LL_RO3_FfinAIN__SHIFT 0xb
#LANE8efine PB0_PLBCN_CTROVRD_REG0__8LC_ANALOG_finAIN__SHIFT 0xbLANE8efine PB0_PLBCN0_CTBSCAN_DFT8 0x16
#dGRRRine P_FRine PBCNLANE8efine PB0_PLBCN0_CTBSCAN_DFT8 C_ANALOG_b
#define PB0_efRLANE8efine PB0_PLBCNAL_0AVR_OVRSF_8S_PLI_UPDRRRine P_FRine PBCNLANE8efine PB0_PLBCNAL_0AVR_OVRSF_8S_PLI_UPDTdAP_SEL_MASK 00xbLANE8R_PLEQMODE_SCI_UPDTI_RXCN_E8 0x16
#d7
#define PB0_efRLANE8R_PLEQMODE_SCI_UPDTI_RXCN_E8 __SHTEP_FRine P_FRine PBCNLANE8e_PLEQMODE_SCI_UPDTI_ELECIDLEDETENE8_0_MASK 0x7
#define PBBCNLANE8e_PLEQMODE_SCI_UPDTI_ELECIDLEDETENE8__0__SHIFT 0x0
#define PIOlLANE8R_PLEQMODE_SCI_UPDTI_RXC__PLLHINTE8N_0_MASK 0x8
#define PBIOlLANE8R_PLEQMODE_SCI_UPDTI_RXC__PLLHINTE8NN_OVRD_VAL_0_MAS_PLI_UP_PLLANE8e_PLEQMODE_SCI_UPDTI_ENCFG_TRAP8_0_MASK 0Rine P_FRine PBCNLANE8e_PLEQMODE_SCI_UPDTI_ENCFG_TRAP8__0__SHIFT7
#define PB0_efRLANE8R_PLEQMODE_SCI_UPDTI_REQUESTTRAP8 0x16
#dGRRine P_FRine PBCNLANE8R_PLEQMODE_SCI_UPDTI_REQUESTTRAP8 OVRD_VAL_0_MAS_PLI_UPDTIOlLANE8R_PLEQMODE_SCI_UPDTI_RESPONSEOVRD_8S_PLI_UPDRRine P_FRine PBCNLANE8R_PLEQMODE_SCI_UPDTI_RESPONSEOVRD_8S_PLI_UPDTVRD_VAL_0__SHIBCNLANE9efine PB0_PLBCNBACKUPU9AMPLE_EN_0_MASK 0x800
#BCNLANE9efine PB0_PLBCNBACKUPU9A__SHTEP_FRine P_FRine PBCNLANE9efine PB0_PLBCN_CTROVRD_REG0__9LL_RO3_FfinAIN__SHIFT 0xb
#LANE9efine PB0_PLBCN_CTROVRD_REG0__9LC_ANALOG_finAIN__SHIFT 0xbLANE9efine PB0_PLBCN0_CTBSCAN_DFT9 0x16
#dGRRRine P_FRine PBCNLANE9efine PB0_PLBCN0_CTBSCAN_DFT9 C_ANALOG_b
#define PB0_efRLANE9efine PB0_PLBCNAL_0AVR_OVRSF_9S_PLI_UPDRRRine P_FRine PBCNLANE9efine PB0_PLBCNAL_0AVR_OVRSF_9S_PLI_UPDTdAP_SEL_MASK 00xbLANE9R_PLEQMODE_SCI_UPDTI_RXCN_E9 0x16
#d7
#define PB0_efRLANE9R_PLEQMODE_SCI_UPDTI_RXCN_E9 __SHTEP_FRine P_FRine PBCNLANE9e_PLEQMODE_SCI_UPDTI_ELECIDLEDETENE9_0_MASK 0x7
#define PBBCNLANE9e_PLEQMODE_SCI_UPDTI_ELECIDLEDETENE9__0__SHIFT 0x0
#define PIOlLANE9R_PLEQMODE_SCI_UPDTI_RXC__PLLHINTE9N_0_MASK 0x8
#define PBIOlLANE9R_PLEQMODE_SCI_UPDTI_RXC__PLLHINTE9NN_OVRD_VAL_0_MAS_PLI_UP_PLLANE9e_PLEQMODE_SCI_UPDTI_ENCFG_TRAP9_0_MASK 0Rine P_FRine PBCNLANE9e_PLEQMODE_SCI_UPDTI_ENCFG_TRAP9__0__SHIFT7
#define PB0_efRLANE9R_PLEQMODE_SCI_UPDTI_REQUESTTRAP9 0x16
#dGRRine P_FRine PBCNLANE9R_PLEQMODE_SCI_UPDTI_REQUESTTRAP9 OVRD_VAL_0_MAS_PLI_UPDTIOlLANE9R_PLEQMODE_SCI_UPDTI_RESPONSEOVRD_9S_PLI_UPDRRine P_FRine PBCNLANE9R_PLEQMODE_SCI_UPDTI_RESPONSEOVRD_9S_PLI_UPDTVRD_VAL_0__SHIBCNLANE1define PB0_PLBCNBACKUPU1SAMPLE_EN_0_MASK 0x800
#BCNLANE1define PB0_PLBCNBACKUPU1SA__SHTEP_FRine P_FRine PBCNLANE1define PB0_PLBCN_CTROVRD_REG0__1PLL_RO3_FfinAIN__SHIFT 0xb
#LANE1define PB0_PLBCN_CTROVRD_REG0__1PLC_ANALOG_finAIN__SHIFT 0xbLANE1define PB0_PLBCN0_CTBSCAN_DFT1_MASK 0xff800_MAS_PLI_UPDTIOlLANE1define PB0_PLBCN0_CTBSCAN_DFT1_MC_ANALOG_b
#define PB0_efRLANE1define PB0_PLBCNAL_0AVR_OVRSF_1OVRD_EN_0_MASK 0x1000
#defefRLANE1define PB0_PLBCNAL_0AVR_OVRSF_1OV_PLI_UPDTdAP_SEL_MASK 00xbLANEfde_PLEQMODE_SCI_UPDTI_RXCN_E1MASK 0x80000000
#define0xbLANEfde_PLEQMODE_SCI_UPDTI_RXCN_E1MA__SHTEP_FRine P_FRine PBCNLANE1de_PLEQMODE_SCI_UPDTI_ELECIDLEDETENE1L_0_MASK 0x7
#define PBBCNLANE1de_PLEQMODE_SCI_UPDTI_ELECIDLEDETENE1L__0__SHIFT 0x0
#define PIOlLANEfde_PLEQMODE_SCI_UPDTI_RXC__PLLHINTE1EN_0_MASK 0x8
#define PBIOlLANEfde_PLEQMODE_SCI_UPDTI_RXC__PLLHINTE1ENN_OVRD_VAL_0_MAS_PLI_UP_PLLANE1de_PLEQMODE_SCI_UPDTI_ENCFG_TRAP1_0_MASK 0x40
#define PB0_PLLANE1de_PLEQMODE_SCI_UPDTI_ENCFG_TRAP1_0_0__SHIFT7
#define PB0_efRLANEfde_PLEQMODE_SCI_UPDTI_REQUESTTRAP1N_OVRD_EN_0_MASK 0x80
#deefRLANEfde_PLEQMODE_SCI_UPDTI_REQUESTTRAP1N_OVRD_VAL_0_MAS_PLI_UPDTIOlLANEfde_PLEQMODE_SCI_UPDTI_RESPONSEOVRD_1LC_PWRON_OVRD_VAL_0_MASK IOlLANEfde_PLEQMODE_SCI_UPDTI_RESPONSEOVRD_1LC_PLI_UPDTVRD_VAL_0__SHIBCNLANE11efine PB0_PLBCNBACKUPU11AMPLE_EN_0_MASK 0x800
#BCNLANE11efine PB0_PLBCNBACKUPU11A__SHTEP_FRine P_FRine PBCNLANE11efine PB0_PLBCN_CTROVRD_REG0__11LL_RO3_FfinAIN__SHIFT 0xb
#LANE11efine PB0_PLBCN_CTROVRD_REG0__11LC_ANALOG_finAIN__SHIFT 0xbLANE11efine PB0_PLBCN0_CTBSCAN_DFT11MASK 0xff800_MAS_PLI_UPDTIOlLANE11efine PB0_PLBCN0_CTBSCAN_DFT11MC_ANALOG_b
#define PB0_efRLANE11efine PB0_PLBCNAL_0AVR_OVRSF_11VRD_EN_0_MASK 0x1000
#defefRLANE11efine PB0_PLBCNAL_0AVR_OVRSF_11V_PLI_UPDTdAP_SEL_MASK 00xbLANEffine PB0_PLL_LC0_AT_TARXCN_ETT 0x16
#d7
#define PB0_efRLANEffine PB0_PLL_LC0_AT_TARXCN_ETT __SHTEP_FRine P_FRine PBCNLANE11e_PLEQMODE_SCI_UPDTI_ELECIDLEDETENE11_0_MASK 0x7
#define PBBCNLANE11e_PLEQMODE_SCI_UPDTI_ELECIDLEDETENE11__0__SHIFT 0x0
#define PIOlLANEffine PB0_PLL_LC0_AT_TARXC__PLLHINTE11N_0_MASK 0x8
#define PBIOlLANEffine PB0_PLL_LC0_AT_TARXC__PLLHINTE11NN_OVRD_VAL_0_MAS_PLI_UP_PLLANE11e_PLEQMODE_SCI_UPDTI_ENCFG_TRAP110_MASK 0x40
#define PB0_PLLANE11e_PLEQMODE_SCI_UPDTI_ENCFG_TRAP110_0__SHIFT7
#define PB0_efRLANEffine PB0_PLL_LC0_AT_TAREQUESTTRAP11_OVRD_EN_0_MASK 0x80
#deefRLANEffine PB0_PLL_LC0_AT_TAREQUESTTRAP11_OVRD_VAL_0_MAS_PLI_UPDTIOlLANEffine PB0_PLL_LC0_AT_TARESPONSEOVRD_11C_PWRON_OVRD_VAL_0_MASK IOlLANEffine PB0_PLL_LC0_AT_TARESPONSEOVRD_11C_PLI_UPDTVRD_VAL_0__SHIBCNLANE12efine PB0_PLBCNBACKUPU12AMPLE_EN_0_MASK 0x800
#BCNLANE12efine PB0_PLBCNBACKUPU12A__SHTEP_FRine P_FRine PBCNLANE12efine PB0_PLBCN_CTROVRD_REG0__12LL_RO3_FfinAIN__SHIFT 0xb
#LANE12efine PB0_PLBCN_CTROVRD_REG0__12LC_ANALOG_finAIN__SHIFT 0xbLANE12efine PB0_PLBCN0_CTBSCAN_DFT12MASK 0xff800_MAS_PLI_UPDTIOlLANE12efine PB0_PLBCN0_CTBSCAN_DFT12MC_ANALOG_b
#define PB0_efRLANE12efine PB0_PLBCNAL_0AVR_OVRSF_12C_PWRON_OVRO
#define PB0_efRLANE12efine PB0_PLBCNAL_0AVR_OVRSF_12C_PLI_UPDTdAP_SEL_MASK 00xbLANEfNR_PLEQMODE_SCI_UPDTI_RXCN_E12 0x16
#d7
#define PB0_efRLANEfNR_PLEQMODE_SCI_UPDTI_RXCN_E12 __SHTEP_FRine P_FRine PBCNLANE12e_PLEQMODE_SCI_UPDTI_ELECIDLEDETENE12_0_MASK 0x7
#define PBBCNLANE12e_PLEQMODE_SCI_UPDTI_ELECIDLEDETENE12__0__SHIFT 0x0
#define PIOlLANEfNR_PLEQMODE_SCI_UPDTI_RXC__PLLHINTE12N_0_MASK 0x8
#define PBIOlLANEfNR_PLEQMODE_SCI_UPDTI_RXC__PLLHINTE12NN_OVRD_VAL_0_MAS_PLI_UP_PLLANE12e_PLEQMODE_SCI_UPDTI_ENCFG_TRAP120_MASK 0x40
#define PB0_PLLANE12e_PLEQMODE_SCI_UPDTI_ENCFG_TRAP120_0__SHIFT7
#define PB0_efRLANEfNR_PLEQMODE_SCI_UPDTI_REQUESTTRAP12_OVRD_EN_0_MASK 0x80
#deefRLANEfNR_PLEQMODE_SCI_UPDTI_REQUESTTRAP12_OVRD_VAL_0_MAS_PLI_UPDTIOlLANEfNR_PLEQMODE_SCI_UPDTI_RESPONSEOVRD_12C_PWRON_OVRD_VAL_0_MASK IOlLANEfNR_PLEQMODE_SCI_UPDTI_RESPONSEOVRD_12C_PLI_UPDTVRD_VAL_0__SHIBCNLANE13efine PB0_PLBCNBACKUPU13AMPLE_EN_0_MASK 0x800
#BCNLANE13efine PB0_PLBCNBACKUPU13A__SHTEP_FRine P_FRine PBCNLANE13efine PB0_PLBCN_CTROVRD_REG0__13LL_RO3_FfinAIN__SHIFT 0xb
#LANE13efine PB0_PLBCN_CTROVRD_REG0__13LC_ANALOG_finAIN__SHIFT 0xbLANE13efine PB0_PLBCN0_CTBSCAN_DFT13 0x16
#dGRRRine P_FRine PBCNLANE13efine PB0_PLBCN0_CTBSCAN_DFT13 C_ANALOG_b
#define PB0_efRLANE13efine PB0_PLBCNAL_0AVR_OVRSF_13C_PWRON_OVRO
#define PB0_efRLANE13efine PB0_PLBCNAL_0AVR_OVRSF_13C_PLI_UPDTdAP_SEL_MASK 00xbLANEfNR_PLEQMODE_SCI_UPDTI_RXCN_E13 0x16
#d7
#define PB0_efRLANEfNR_PLEQMODE_SCI_UPDTI_RXCN_E13 __SHTEP_FRine P_FRine PBCNLANE13e_PLEQMODE_SCI_UPDTI_ELECIDLEDETENE13_0_MASK 0x7
#define PBBCNLANE13e_PLEQMODE_SCI_UPDTI_ELECIDLEDETENE13__0__SHIFT 0x0
#define PIOlLANEfNR_PLEQMODE_SCI_UPDTI_RXC__PLLHINTE13N_0_MASK 0x8
#define PBIOlLANEfNR_PLEQMODE_SCI_UPDTI_RXC__PLLHINTE13NN_OVRD_VAL_0_MAS_PLI_UP_PLLANE13e_PLEQMODE_SCI_UPDTI_ENCFG_TRAP130_MASK 0x40
#define PB0_PLLANE13e_PLEQMODE_SCI_UPDTI_ENCFG_TRAP130_0__SHIFT7
#define PB0_efRLANEfNR_PLEQMODE_SCI_UPDTI_REQUESTTRAP13 0x16
#dGRRine P_FRine PBCNLANEfNR_PLEQMODE_SCI_UPDTI_REQUESTTRAP13 OVRD_VAL_0_MAS_PLI_UPDTIOlLANEfNR_PLEQMODE_SCI_UPDTI_RESPONSEOVRD_13C_PWRON_OVRD_VAL_0_MASK IOlLANEfNR_PLEQMODE_SCI_UPDTI_RESPONSEOVRD_13C_PLI_UPDTVRD_VAL_0__SHIBCNLANE14efine PB0_PLBCNBACKUPU14AMPLE_EN_0_MASK 0x800
#BCNLANE14efine PB0_PLBCNBACKUPU14A__SHTEP_FRine P_FRine PBCNLANE14efine PB0_PLBCN_CTROVRD_REG0__14LL_RO3_FfinAIN__SHIFT 0xb
#LANE14efine PB0_PLBCN_CTROVRD_REG0__14LC_ANALOG_finAIN__SHIFT 0xbLANE14efine PB0_PLBCN0_CTBSCAN_DFT14 0x16
#dGRRRine P_FRine PBCNLANE14efine PB0_PLBCN0_CTBSCAN_DFT14 C_ANALOG_b
#define PB0_efRLANE14efine PB0_PLBCNAL_0AVR_OVRSF_14C_PWRON_OVRO
#define PB0_efRLANE14efine PB0_PLBCNAL_0AVR_OVRSF_14C_PLI_UPDTdAP_SEL_MASK 00xbLANEf4R_PLEQMODE_SCI_UPDTI_RXCN_E14 0x16
#d7
#define PB0_efRLANEf4R_PLEQMODE_SCI_UPDTI_RXCN_E14 __SHTEP_FRine P_FRine PBCNLANE14e_PLEQMODE_SCI_UPDTI_ELECIDLEDETENE14_0_MASK 0x7
#define PBBCNLANE14e_PLEQMODE_SCI_UPDTI_ELECIDLEDETENE14__0__SHIFT 0x0
#define PIOlLANEf4R_PLEQMODE_SCI_UPDTI_RXC__PLLHINTE14N_0_MASK 0x8
#define PBIOlLANEf4R_PLEQMODE_SCI_UPDTI_RXC__PLLHINTE14NN_OVRD_VAL_0_MAS_PLI_UP_PLLANE14e_PLEQMODE_SCI_UPDTI_ENCFG_TRAP140_MASK 0x40
#define PB0_PLLANE14e_PLEQMODE_SCI_UPDTI_ENCFG_TRAP140_0__SHIFT7
#define PB0_efRLANEf4R_PLEQMODE_SCI_UPDTI_REQUESTTRAP14 0x16
#dGRRine P_FRine PBCNLANEf4R_PLEQMODE_SCI_UPDTI_REQUESTTRAP14 OVRD_VAL_0_MAS_PLI_UPDTIOlLANEf4R_PLEQMODE_SCI_UPDTI_RESPONSEOVRD_14C_PWRON_OVRD_VAL_0_MASK IOlLANEf4R_PLEQMODE_SCI_UPDTI_RESPONSEOVRD_14C_PLI_UPDTVRD_VAL_0__SHIBCNLANE15efine PB0_PLBCNBACKUPU15AMPLE_EN_0_MASK 0x800
#BCNLANE15efine PB0_PLBCNBACKUPU15A__SHTEP_FRine P_FRine PBCNLANE15efine PB0_PLBCN_CTROVRD_REG0__15LL_RO3_FfinAIN__SHIFT 0xb
#LANE15efine PB0_PLBCN_CTROVRD_REG0__15LC_ANALOG_finAIN__SHIFT 0xbLANE15efine PB0_PLBCN0_CTBSCAN_DFT15 0x16
#dGRRRine P_FRine PBCNLANE15efine PB0_PLBCN0_CTBSCAN_DFT15 C_ANALOG_b
#define PB0_efRLANE15efine PB0_PLBCNAL_0AVR_OVRSF_15C_PWRON_OVRO
#define PB0_efRLANE15efine PB0_PLBCNAL_0AVR_OVRSF_15C_PLI_UPDTdAP_SEL_MASK 00xbLANEf5R_PLEQMODE_SCI_UPDTI_RXCN_E15 0x16
#d7
#define PB0_efRLANEf5R_PLEQMODE_SCI_UPDTI_RXCN_E15 __SHTEP_FRine P_FRine PBCNLANE15e_PLEQMODE_SCI_UPDTI_ELECIDLEDETENE15_0_MASK 0x7
#define PBBCNLANE15e_PLEQMODE_SCI_UPDTI_ELECIDLEDETENE15__0__SHIFT 0x0
#define PIOlLANEf5R_PLEQMODE_SCI_UPDTI_RXC__PLLHINTE15N_0_MASK 0x8
#define PBIOlLANEf5R_PLEQMODE_SCI_UPDTI_RXC__PLLHINTE15NN_OVRD_VAL_0_MAS_PLI_UP_PLLANE15e_PLEQMODE_SCI_UPDTI_ENCFG_TRAP15_0_MASK 0Rine P_FRine PBCNLANE15e_PLEQMODE_SCI_UPDTI_ENCFG_TRAP15__0__SHIFT7
#define PB0_efRLANEf5R_PLEQMODE_SCI_UPDTI_REQUESTTRAP15 0x16
#dGRRine P_FRine PBCNLANEf5R_PLEQMODE_SCI_UPDTI_REQUESTTRAP15 OVRD_VAL_0_MAS_PLI_UPDTIOlLANEf5R_PLEQMODE_SCI_UPDTI_RESPONSEOVRD_15C_PWRON_OVRD_VAL_0_MASK IOlLANEf5R_PLEQMODE_SCI_UPDTI_RESPONSEOVRD_15C_PLI_UPDTVRD_VAL_0__SHITfR_PLEQMODE_S0TI_TfRDRV_DATA_ASRT_DLYRD_EN0x16
#d7RD_VAL_0__SHITfR_PLEQMODE_S0TI_TfRDRV_DATA_ASRT_DLYRD_EN__SHTEP_FRine P_FRine PTfR_PLEQMODE_S0TI_TfRDRV_DATA_DSRT_DLYRD_EN0x16
#d38ine P_FRine PTfR_PLEQMODE_S0TI_TfRDRV_DATA_DSRT_DLYRD_EN_0__SHIFT 0x0
#define PTfR_PLEQMODE_S0TI_TfRAL_0RPTRGLB_SD_ENHIFT 0x16
#d70Rine P_FRine PTfR_PLEQMODE_S0TI_TfRAL_0RPTRGLB_SD_ENHIFT OVRD_VAL_0_MAS_PLI_UPDTTfR_PLEQMODE_S0TI_TfRAL_0RPTRGLB_SD_ENHIF2N0x16
#d380Rine P_FRine PTfR_PLEQMODE_S0TI_TfRAL_0RPTRGLB_SD_ENHIF2C_PLI_UPDTbine P_FRine PTfR_PLEQMODE_S0TI_TfRAL_0RPTRGLB_SD_ENHIF3 0x16
#dGcVRO
#define PB0_TfR_PLEQMODE_S0TI_TfRAL_0RPTRGLB_SD_ENHIF3 _PLI_UPDTe
#define PB0_TfR_PLEQMODE_S0TI_TfRQMOGGEREQMODE0x16
#d6O_WTAP_SEL_MASK 0TfR_PLEQMODE_S0TI_TfRQMOGGEREQMODE_PLI_UPDTSIOlPLL_L_SCI_STfR_PLEQMODE_S0TI_TfRDATA__L
#GATING_0_MASK 0R_WTAP_SEL_MASK 0TfR_PLEQMODE_S0TI_TfRDATA__L
#GATING__PLI_UPDTS 0x0
#define PTfR_PLEQMODE_S0TI_TfRP__PLL_0CFG_TBYPAS_LEQ_LOOPG_RO_B0x0
#define PTfR_PLEQMODE_S0TI_TfRP__PLL_0CFG_TBYPAS_L_PLI_UPDTS4
#define PB0_TfR_PLEQMODE_S0TI_TfRAOEFF_ROUNVREefine PB0_PLL_R
#define PB0_TfR_PLEQMODE_S0TI_TfRAOEFF_ROUNVREef_PLI_UPDTS5
#define PB0_TfR_PLEQMODE_S0TI_TfRAOEFF_ROUNVRDIR_VEREine PB0PLL_RO_GLB_CTRL_REGTfR_PLEQMODE_S0TI_TfRAOEFF_ROUNVRDIR_VERE_PLI_UPDTS6AP_SEL_MASK 0TfR_PLEQMODE_S0TI_TfRD_L
#defWSX_ALWAYS_Oine PB0_PLL_RO_AP_SEL_MASK 0TfR_PLEQMODE_S0TI_TfRD_L
#defWSX_ALWAYS_Oin_PLI_UPDTS7RD_VAL_0__SHITfR_PLEQMODE_S0TI_TfRFRD_TENDLL_RO_PIN_OFF_EQ_LOOPG_RO_B_AP_SEL_MASK 0TfR_PLEQMODE_S0TI_TfRFRD_TENDLL_RO_PIN_OFF__PLI_UPDTS0_MAS_PLI_UPDTTfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX1_DFT_MASK 0xff_MAS_PLI_UPDTTfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX1_DFT_M__SHTEP_FRine P_FRine PTfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX1_DFT1C_PWRON_Oine P_FRine PTfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX1_DFT1C_PLI_UPDTSine P_FRine PTfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX1_DFT2#define 0ine P_FRine PTfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX1_DFT2#_PLI_UPDTOine P_FRine PTfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX1_DFT3_0_MASK 0x7
#define PBTfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX1_DFT3__0__SHIFT 0x0
#define PTfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX1_DFT4 0x16
#dGR0x0
#define PTfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX1_DFT4 N_OVRD_VAL_0_MAS_PLI_UPTfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX1_DFT5C_PWRON_OV_0_MAS_PLI_UPTfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX1_DFT5CN_OVRD_VA5
#define PB0_TfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX1_DFT6Eine PB0PL
#define PB0_TfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX1_DFT6EN_OVRD_VA6AP_SEL_MASK 0TfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX1_DFT7_0_MASK 0Rine P_FRine PTfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX1_DFT7__0__SHIFT7
#define PB0_TfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX1_DFT8 0x16
#dGRRine P_FRine PTfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX1_DFT8 OVRD_VAL_0_MAS_PLI_UPDTTfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX1_DFT9S_PLI_UPDRRine P_FRine PTfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX1_DFT9S_PLI_UPDTVRD_VAL_0__SHITfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX1_DFT10Eine PB0PLLRD_VAL_0__SHITfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX1_DFT10EC_ANALOG_finAIN__SHIFT TfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX1_DFT1T 0x16
#d_DRinAIN__SHIFT TfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX1_DFT1T _PLI_UPDTbine P_FRine PTfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX1_DFT12MASK 0xff800_MAS_PLI_UPDTTfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX1_DFT12MC_ANALOG_b
#define PB0_TfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX1_DFT13C_PWRON_OVRO
#define PB0_TfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX1_DFT13C_PLI_UPDTdAP_SEL_MASK 0TfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX1_DFT14Eine PB0PLL_AP_SEL_MASK 0TfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX1_DFT14E_PLI_UPDTe
#define PB0_TfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX1_DFT15_0_MASK 0RRRine P_FRine PTfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX1_DFT15__PLI_UPDTfine P_FRine PTfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX2#defW0T1MASK 0xff800Rine P_FRine PTfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX2#defW0T1M_PLI_UPDTSRine P_FRine PTfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX2#defW2T3C_PWRON_OVRO_ine P_FRine PTfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX2#defW2T3C_PLI_UPDTSIOlPLL_L_SCI_STfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX2#defW4T5Eine PB0PLL_ROlPLL_L_SCI_STfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX2#defW4T5E_PLI_UPDTSOine P_FRine PTfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX2#defW6T7_0_MASK 0R_WTAP_SEL_MASK 0TfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX2#defW6T7__PLI_UPDTS 0x0
#define PTfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX2#defW8T9LEQ_LOOPG_RO_B0x0
#define PTfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX2#defW8T9L_PLI_UPDTS4
#define PB0_TfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX2#defW10T11VRD_EN_0_MAS_B0x0
#define PTfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX2#defW10T11V_PLI_UPDTS5
#define PB0_TfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX2#defW12T13C_PWRON_PLL_RO_GLB_CTRL_REGTfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX2#defW12T13C_PLI_UPDTS6AP_SEL_MASK 0TfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX2#defW14T15_0_MASK 0RRRTTAT_OVRD_REG4_TfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX2#defW14T15__PLI_UPDTS7RD_VAL_0__SHITfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX4#defW0T3_EQ_LOOPG_RO_B_AP_SEL_MASK 0TfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX4#defW0T3__PLI_UPDTS0_MAS_PLI_UPDTTfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX4#defW4T7S_PLI_UPDRRRTT_AP_SEL_MASK 0TfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX4#defW4T7S_GLB_SCI_SVRD_VAL_0__SHITfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX4#defW8T12
#define RRRTT_AP_SEL_MASK 0TfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX4#defW8T12
C_ANALOG_ finAIN__SHIFT TfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX4#defW12T15_0_MASK 0RRRTT_AP_SEL_MASK 0TfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX4#defW12T15__0__SHIFTSbine P_FRine PTfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX8#defW0T7_EQ_LOOPG_RO_B__AP_SEL_MASK 0TfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX8#defW0T7__0__SHIFTSb
#define PB0_TfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX8#defW8T15S_PLI_UPDRRRTT__AP_SEL_MASK 0TfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX8#defW8T15__0__SHIFTSdAP_SEL_MASK 0TfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX16#defW0T15
#define RRRTT_Rine P_FRine PTfR_PLELANE_SKEWEQMODE_TfRAL_0GROUPX16#defW0T15
_0__SHIFTSe
#define PB0_TfR_PLE_PLEQMODE_SCI_UPDTI__SCI_TXCN_E_PLE0_MASL0T3 0x16
#dG
#define PB0_TfR_PLE_PLEQMODE_SCI_UPDTI__SCI_TXCN_E_PLE0_MASL0T3 __SHTEP_FRine P_FRine PTfR_PLE_PLEQMODE_SCI_UPDTI__SCI_TXCN_E_PLE0_MASL4T7S_PLI_UPDine P_FRine PTfR_PLE_PLEQMODE_SCI_UPDTI__SCI_TXCN_E_PLE0_MASL4T7S_PLI_UPDTSine P_FRine PTfR_PLE_PLEQMODE_SCI_UPDTI__SCI_TXCN_E_PLE0_MASL8T12
#define ine P_FRine PTfR_PLE_PLEQMODE_SCI_UPDTI__SCI_TXCN_E_PLE0_MASL8T12
_PLI_UPDTOine P_FRine PTfR_PLE_PLEQMODE_SCI_UPDTI__SCI_TXCN_E_PLE0_MASL12T15_0_MASK 0ine P_FRine PTfR_PLE_PLEQMODE_SCI_UPDTI__SCI_TXCN_E_PLE0_MASL12T15__0__SHIFT 0x0
#define PTfR_PLE_PLEQMODE_SCI_UPDTI__SCI_INCOHERENTCKE_PLE0_MASL0T3 0x16
#dGRine P_FRine PTfR_PLE_PLEQMODE_SCI_UPDTI__SCI_INCOHERENTCKE_PLE0_MASL0T3 N_OVRD_VAL_0_MAS_PLI_UPTfR_PLE_PLEQMODE_SCI_UPDTI__SCI_INCOHERENTCKE_PLE0_MASL4T7S_PLI_UPDR_0_MAS_PLI_UPTfR_PLE_PLEQMODE_SCI_UPDTI__SCI_INCOHERENTCKE_PLE0_MASL4T7SN_OVRD_VA5
#define PB0_TfR_PLE_PLEQMODE_SCI_UPDTI__SCI_INCOHERENTCKE_PLE0_MASL8T12
#define R
#define PB0_TfR_PLE_PLEQMODE_SCI_UPDTI__SCI_INCOHERENTCKE_PLE0_MASL8T12
N_OVRD_VA6AP_SEL_MASK 0TfR_PLE_PLEQMODE_SCI_UPDTI__SCI_INCOHERENTCKE_PLE0_MASL12T15_0_MASK 0RAP_SEL_MASK 0TfR_PLE_PLEQMODE_SCI_UPDTI__SCI_INCOHERENTCKE_PLE0_MASL12T15__0__SHIFT7
#define PB0_TfR_PLE_PLEQMODE_SCI_UPDTI__SCI_AOEFFICIENTIDE_PLE0_MASL0T3 0x16
#dGRRAP_SEL_MASK 0TfR_PLE_PLEQMODE_SCI_UPDTI__SCI_AOEFFICIENTIDE_PLE0_MASL0T3 OVRD_VAL_0_MAS_PLI_UPDTTfR_PLE_PLEQMODE_SCI_UPDTI__SCI_AOEFFICIENTIDE_PLE0_MASL4T7S_PLI_UPDRR_MAS_PLI_UPDTTfR_PLE_PLEQMODE_SCI_UPDTI__SCI_AOEFFICIENTIDE_PLE0_MASL4T7S_PLI_UPDTVRD_VAL_0__SHITfR_PLE_PLEQMODE_SCI_UPDTI__SCI_AOEFFICIENTIDE_PLE0_MASL8T12
#define RRRD_VAL_0__SHITfR_PLE_PLEQMODE_SCI_UPDTI__SCI_AOEFFICIENTIDE_PLE0_MASL8T12
C_ANALOG_finAIN__SHIFT TfR_PLE_PLEQMODE_SCI_UPDTI__SCI_AOEFFICIENTIDE_PLE0_MASL12T15_0_MASK 0RRinAIN__SHIFT TfR_PLE_PLEQMODE_SCI_UPDTI__SCI_AOEFFICIENTIDE_PLE0_MASL12T15__PLI_UPDTbine P_FRine PTfR_PLE_PLEQMODE_SCI_UPDTI__SCI_AOEFFICIENTE_PLE0_MASL0T3 0x16
#dGRRRinAIN__SHIFT TfR_PLE_PLEQMODE_SCI_UPDTI__SCI_AOEFFICIENTE_PLE0_MASL0T3 OVRD_VAL_b
#define PB0_TfR_PLE_PLEQMODE_SCI_UPDTI__SCI_AOEFFICIENTE_PLE0_MASL4T7S_PLI_UPDRRR
#define PB0_TfR_PLE_PLEQMODE_SCI_UPDTI__SCI_AOEFFICIENTE_PLE0_MASL4T7S_PLI_UPDTdAP_SEL_MASK 0TfR_PLE_PLEQMODE_SCI_UPDTI__SCI_AOEFFICIENTE_PLE0_MASL8T12
#define RRRAP_SEL_MASK 0TfR_PLE_PLEQMODE_SCI_UPDTI__SCI_AOEFFICIENTE_PLE0_MASL8T12
_PLI_UPDTe
#define PB0_TfR_PLE_PLEQMODE_SCI_UPDTI__SCI_AOEFFICIENTE_PLE0_MASL12T15_0_MASK 0RRR
#define PB0_TfR_PLE_PLEQMODE_SCI_UPDTI__SCI_AOEFFICIENTE_PLE0_MASL12T15__PLI_UPDTfine P_FRine PTfR_PLEAOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT_MASK 0xff_MAS_PLI_UPDTTfR_PLEAOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT_M__SHTEP_FRine P_FRine PTfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT1C_PWRON_Oine P_FRine PTfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT1C_PLI_UPDTSine P_FRine PTfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT2#define 0ine P_FRine PTfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT2#_PLI_UPDTOine P_FRine PTfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT3_0_MASK 0x7
#define PBTfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT3__0__SHIFT 0x0
#define PTfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT4 0x16
#dGR0x0
#define PTfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT4 N_OVRD_VAL_0_MAS_PLI_UPTfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT5C_PWRON_OV_0_MAS_PLI_UPTfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT5CN_OVRD_VA5
#define PB0_TfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT6Eine PB0PL
#define PB0_TfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT6EN_OVRD_VA6AP_SEL_MASK 0TfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT7_0_MASK 0Rine P_FRine PTfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT7__0__SHIFT7
#define PB0_TfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT8 0x16
#dGRRine P_FRine PTfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT8 OVRD_VAL_0_MAS_PLI_UPDTTfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT9S_PLI_UPDRRine P_FRine PTfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT9S_PLI_UPDTVRD_VAL_0__SHITfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT10Eine PB0PLLRD_VAL_0__SHITfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT10EC_ANALOG_finAIN__SHIFT TfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT1T 0x16
#d_DRinAIN__SHIFT TfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT1T _PLI_UPDTbine P_FRine PTfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT12MASK 0xff800_MAS_PLI_UPDTTfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT12MOVRD_VAL_b
#define PB0_TfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT13C_PWRON_OVRO
#define PB0_TfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT13C_PLI_UPDTdAP_SEL_MASK 0TfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT14Eine PB0PLL_AP_SEL_MASK 0TfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT14E_PLI_UPDTe
#define PB0_TfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT15_0_MASK 0RRR
#define PB0_TfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT15__PLI_UPDTfine P_FRine PTfR_PLEAOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT16 0x16
#dGRRRR
#define PB0_TfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT16EN_OVRD_VAGR0x0
#define PTfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT17S_PLI_UPDRRRT0x0
#define PTfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT17S_PLI_UPDTSIOlPLL_L_SCI_STfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT18Eine PB0PLL_T0x0
#define PTfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT18 OVRD_VAL_SOine P_FRine PTfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT19_0_MASK 0RRRT0x0
#define PTfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT19L_PLI_UPDTS 0x0
#define PTfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT2_MASK 0xff800RT0x0
#define PTfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT20EC_ANALOG_S4
#define PB0_TfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT21VRD_EN_0_MAS_B0x0
#define PTfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT21V_PLI_UPDTS5
#define PB0_TfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT22Eine PB0PLL_TB0x0
#define PTfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT22MOVRD_VAL_S6AP_SEL_MASK 0TfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT23_0_MASK 0RRRTB0x0
#define PTfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT23__PLI_UPDTS7
#define PB0_TfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT24MASK 0xff800RTB0x0
#define PTfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT24E_PLI_UPDTS0_MAS_PLI_UPDTTfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT25S_PLI_UPDRRRTT__MAS_PLI_UPDTTfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT25S_GLB_SCI_SVRD_VAL_0__SHITfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT26Eine PB0PLL_TB__MAS_PLI_UPDTTfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT26EN_OVRD_VAGfinAIN__SHIFT TfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT27_0_MASK 0R_WTB__MAS_PLI_UPDTTfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT27S_PLI_UPDTSbine P_FRine PTfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT28MASK 0xff800RTB__MAS_PLI_UPDTTfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT28 OVRD_VAL_Sb
#define PB0_TfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT29S_PLI_UPDRRRTT___MAS_PLI_UPDTTfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT29L_PLI_UPDTSdAP_SEL_MASK 0TfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT30Eine PB0PLL_TB___MAS_PLI_UPDTTfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT30EC_ANALOG_Se
#define PB0_TfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT31_0_MASK 0R_WTB___MAS_PLI_UPDTTfR_PLEQOEFF_ACCEPL_0CFG_TUPDTI_ACCEPL_ENTRYT31V_PLI_UPDTSfine P_FRine PTfR_PLEAOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT32MASK 0xff_MAS_PLI_UPDTTfR_PLEAOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT32M__SHTEP_FRine P_FRine PTfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT33C_PWRON_Oine P_FRine PTfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT33C_PLI_UPDTSine P_FRine PTfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT34#define 0ine P_FRine PTfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT34#_PLI_UPDTOine P_FRine PTfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT35_0_MASK 0ine P_FRine PTfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT35__0__SHIFT 0x0
#define PTfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT36 0x16
#dGR0x0
#define PTfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT36 N_OVRD_VAL_0_MAS_PLI_UPTfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT37S_PLI_UPDR_0_MAS_PLI_UPTfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT37SN_OVRD_VA5
#define PB0_TfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT38Eine PB0PL
#define PB0_TfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT38EN_OVRD_VA6AP_SEL_MASK 0TfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT39_0_MASK 0Rine P_FRine PTfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT39__0__SHIFT7
#define PB0_TfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT4N_OVRD_EN_0_MASK 0x80
#deTfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT4N_OVRD_VAL_0_MAS_PLI_UPDTTfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT41C_PWRON_OVRD_VAL_0_MASK TfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT41C_PLI_UPDTVRD_VAL_0__SHITfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT42Eine PB0PLLRD_VAL_0__SHITfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT42EC_ANALOG_finAIN__SHIFT TfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT43 0x16
#d_DRinAIN__SHIFT TfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT43 _PLI_UPDTbine P_FRine PTfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT44 0x16
#dGRRRine P_FRine PTfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT44 OVRD_VAL_b
#define PB0_TfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT45C_PWRON_OVRO
#define PB0_TfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT45C_PLI_UPDTdAP_SEL_MASK 0TfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT46Eine PB0PLL_AP_SEL_MASK 0TfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT46E_PLI_UPDTe
#define PB0_TfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT47_0_MASK 0RRR
#define PB0_TfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT47__PLI_UPDTfine P_FRine PTfR_PLEAOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT48 0x16
#dGRRRR
#define PB0_TfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT48 N_OVRD_VAGR0x0
#define PTfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT49S_PLI_UPDRRRT0x0
#define PTfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT49S_PLI_UPDTSIOlPLL_L_SCI_STfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT50Eine PB0PLL_T0x0
#define PTfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT50EOVRD_VAL_SOine P_FRine PTfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT51_0_MASK 0RRRT0x0
#define PTfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT51__PLI_UPDTS 0x0
#define PTfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT52MASK 0xff800RT0x0
#define PTfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT52MC_ANALOG_S4
#define PB0_TfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT53VRD_EN_0_MAS_B0x0
#define PTfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT53V_PLI_UPDTS5
#define PB0_TfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT54Eine PB0PLL_TB0x0
#define PTfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT54EOVRD_VAL_S6AP_SEL_MASK 0TfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT55_0_MASK 0RRRTTAT_OVRD_REG4_TfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT55__PLI_UPDTS7
#define PB0_TfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT56MASK 0xff800RTB0x0
#define PTfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT56M_PLI_UPDTS0_MAS_PLI_UPDTTfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT57S_PLI_UPDRRRTT_AP_SEL_MASK 0TfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT57S_GLB_SCI_SVRD_VAL_0__SHITfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT58Eine PB0PLL_TB__MAS_PLI_UPDTTfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT58EN_OVRD_VAGfinAIN__SHIFT TfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT59_0_MASK 0R_WTB__MAS_PLI_UPDTTfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT59__PLI_UPDTSbine P_FRine PTfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT60MASK 0xff800RTB__MAS_PLI_UPDTTfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT60MOVRD_VAL_Sb
#define PB0_TfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT61S_PLI_UPDRRRTT___MAS_PLI_UPDTTfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT61S_PLI_UPDTSdAP_SEL_MASK 0TfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT62Eine PB0PLL_TB___MAS_PLI_UPDTTfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT62EC_ANALOG_Se
#define PB0_TfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT63_0_MASK 0R_WTB___MAS_PLI_UPDTTfR_PLEQOEFF_ACCEPL_0CFG_TUPD1I_ACCEPL_ENTRYT63__PLI_UPDTSfine P_FRine PTfR_PLEAOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT64MASK 0xff_MAS_PLI_UPDTTfR_PLEAOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT64M__SHTEP_FRine P_FRine PTfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT65C_PWRON_Oine P_FRine PTfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT65C_PLI_UPDTSine P_FRine PTfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT66#define 0ine P_FRine PTfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT66#_PLI_UPDTOine P_FRine PTfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT67_0_MASK 0x7
#define PBTfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT67__0__SHIFT 0x0
#define PTfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT68 0x16
#dGR0x0
#define PTfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT68 N_OVRD_VAL_0_MAS_PLI_UPTfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT69S_PLI_UPDR_0_MAS_PLI_UPTfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT69SN_OVRD_VA5
#define PB0_TfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT70Eine PB0PL
#define PB0_TfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT70EN_OVRD_VA6AP_SEL_MASK 0TfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT710_MASK 0x40
#define PB0TfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT710_0__SHIFT7
#define PB0_TfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT72_OVRD_EN_0_MASK 0x80
#deTfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT72_OVRD_VAL_0_MAS_PLI_UPDTTfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT73C_PWRON_OVRD_VAL_0_MASK TfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT73C_PLI_UPDTVRD_VAL_0__SHITfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT74Eine PB0PLLRD_VAL_0__SHITfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT74EC_ANALOG_finAIN__SHIFT TfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT75_0_MASK 0RRinAIN__SHIFT TfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT75__PLI_UPDTbine P_FRine PTfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT76 0x16
#dGRRRine P_FRine PTfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT76 OVRD_VAL_b
#define PB0_TfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT77S_PLI_UPDRRR
#define PB0_TfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT77S_PLI_UPDTdAP_SEL_MASK 0TfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT78Eine PB0PLL_AP_SEL_MASK 0TfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT78E_PLI_UPDTe
#define PB0_TfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT79_0_MASK 0RRR
#define PB0_TfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT79__PLI_UPDTfine P_FRine PTfR_PLEAOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT80 0x16
#dGRRRR
#define PB0_TfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT80 N_OVRD_VAGR0x0
#define PTfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT81S_PLI_UPDRRRT0x0
#define PTfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT81S_PLI_UPDTSIOlPLL_L_SCI_STfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT82Eine PB0PLL_T0x0
#define PTfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT82EOVRD_VAL_SOine P_FRine PTfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT83_0_MASK 0RRRT0x0
#define PTfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT83__PLI_UPDTS 0x0
#define PTfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT84MASK 0xff800RT0x0
#define PTfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT84MC_ANALOG_S4
#define PB0_TfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT85VRD_EN_0_MAS_B0x0
#define PTfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT85V_PLI_UPDTS5
#define PB0_TfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT86Eine PB0PLL_TB0x0
#define PTfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT86EOVRD_VAL_S6AP_SEL_MASK 0TfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT87_0_MASK 0RRRTTAT_OVRD_REG4_TfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT87__PLI_UPDTS7
#define PB0_TfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT88MASK 0xff800RTB
#define PB0_TfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT88M_PLI_UPDTS0_MAS_PLI_UPDTTfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT89S_PLI_UPDRRRTT__MAS_PLI_UPDTTfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT89S_GLB_SCI_SVRD_VAL_0__SHITfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT90Eine PB0PLL_TB_RD_VAL_0__SHITfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT90EN_OVRD_VAGfinAIN__SHIFT TfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT91_0_MASK 0R_WTB_inAIN__SHIFT TfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT91__PLI_UPDTSbine P_FRine PTfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT92MASK 0xff800RTB__MAS_PLI_UPDTTfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT92MOVRD_VAL_Sb
#define PB0_TfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT93S_PLI_UPDRRRTT___MAS_PLI_UPDTTfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT93S_PLI_UPDTSdAP_SEL_MASK 0TfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT94Eine PB0PLL_TB___MAS_PLI_UPDTTfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT94EC_ANALOG_Se
#define PB0_TfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT95_0_MASK 0RRRTT___MAS_PLI_UPDTTfR_PLEQOEFF_ACCEPL_0CFG_TUPD2I_ACCEPL_ENTRYT95__PLI_UPDTSfine P_FRine PTfR_PLEAOEFF_ACCEPL_0CFG_TUPD3I_ACCEPL_ENTRYT96MASK 0xff_MAS_PLI_UPDTTfR_PLEAOEFF_ACCEPL_0CFG_TUPD3I_ACCEPL_ENTRYT96M__SHTEP_FRine P_FRine PTfR_PLEQOEFF_ACCEPL_0CFG_TUPD3I_ACCEPL_ENTRYT97S_PLI_UPDine P_FRine PTfR_PLEQOEFF_ACCEPL_0CFG_TUPD3I_ACCEPL_ENTRYT97S_PLI_UPDTSine P_FRine PTfR_PLEQOEFF_ACCEPL_0CFG_TUPD3I_ACCEPL_ENTRYT98#define 0ine P_FRine PTfR_PLEQOEFF_ACCEPL_0CFG_TUPD3I_ACCEPL_ENTRYT98#_PLI_UPDTOine P_FRine PTfR_PLEQOEFF_ACCEPL_0CFG_TUPD3I_ACCEPL_ENTRYT99_0_MASK 0x7
#define PBTfR_PLEQOEFF_ACCEPL_0CFG_TUPD3I_ACCEPL_ENTRYT99__0__SHIFT 0x0
#define PTfR_PLEQOEFF_ACCEPL_0CFG_TUPD3I_ACCEPL_ENTRYTf80 0x16
#dGR0x0
#define PTfR_PLEQOEFF_ACCEPL_0CFG_TUPD3I_ACCEPL_ENTRYTf80 N_OVRD_VAL_0_MAS_PLI_UPTfR_PLEQOEFF_ACCEPL_0CFG_TUPD3I_ACCEPL_ENTRYTf81S_PLI_UPDR_0_MAS_PLI_UPTfR_PLEQOEFF_ACCEPL_0CFG_TUPD3I_ACCEPL_ENTRYTf81SN_OVRD_VA5
#define PB0_TfR_PLEQOEFF_ACCEPL_0CFG_TUPD3I_ACCEPL_ENTRYTf82Eine PB0PL
#define PB0_TfR_PLEQOEFF_ACCEPL_0CFG_TUPD3I_ACCEPL_ENTRYTf82EN_OVRD_VA6AP_SEL_MASK 0TfR_PLEQOEFF_ACCEPL_0CFG_TUPD3I_ACCEPL_ENTRYTf830_MASK 0x40
#define PB0TfR_PLEQOEFF_ACCEPL_0CFG_TUPD3I_ACCEPL_ENTRYTf830_0__SHIFT7
#define PB0_TfR_PLEQOEFF_ACCEPL_0CFG_TUPD3I_ACCEPL_ENTRYTf84 0x16
#dGRRine P_FRine PTfR_PLEQOEFF_ACCEPL_0CFG_TUPD3I_ACCEPL_ENTRYTf84 OVRD_VAL_0_MAS_PLI_UPDTTfR_PLEQOEFF_ACCEPL_0CFG_TUPD3I_ACCEPL_ENTRYTf85C_PWRON_OVRD_VAL_0_MASK TfR_PLEQOEFF_ACCEPL_0CFG_TUPD3I_ACCEPL_ENTRYTf85C_PLI_UPDTVRD_VAL_0__SHITfR_PLEQOEFF_ACCEPL_0CFG_TUPD3I_ACCEPL_ENTRYTf86Eine PB0PLLRD_VAL_0__SHITfR_PLEQOEFF_ACCEPL_0CFG_TUPD3I_ACCEPL_ENTRYTf86EC_ANALOG_finAIN__SHIFT TfR_PLEQOEFF_ACCEPL_0CFG_TUPD3I_ACCEPL_ENTRYTf87_0_MASK 0RRinAIN__SHIFT TfR_PLEQOEFF_ACCEPL_0CFG_TUPD3I_ACCEPL_ENTRYTf87__PLI_UPDTbine P_FRine PTfR_PLEQOEFF_ACCEPL_0CFG_TUPD3I_ACCEPL_ENTRYTf88 0x16
#dGRRRine P_FRine PTfR_PLEQOEFF_ACCEPL_0CFG_TUPD3I_ACCEPL_ENTRYTf88 OVRD_VAL_b
#define PB0_TfR_PLEQOEFF_ACCEPL_0CFG_TUPD3I_ACCEPL_ENTRYTf89S_PLI_UPDRRR
#define PB0_TfR_PLEQOEFF_ACCEPL_0CFG_TUPD3I_ACCEPL_ENTRYTf89S_PLI_UPDTdAP_SEL_MASK 0TfR_PLE_SCI_UPDTI_TfRAL_0D_L
#DIVE_SCI_D_EN0x16
#d7RD_VAL_0__SHITfR_PLE_SCI_UPDTI_TfRAL_0D_L
#DIVE_SCI_D_EN__SHTEP_FRine P_FRine PTfR_PLE_SCI_UPDTI_TfRAL_0D_L
#DIVE_SCI_Eefine PB00_MAS_PLI_UPDTTfR_PLE_SCI_UPDTI_TfRAL_0D_L
#DIVE_SCI_Eef_0__SHIFT 0x0
#define PTfR_PLE_SCI_UPDTI_TfRAL_0DRV0_EefHIFT _SCI_D_EN0x16
#dfRine P_FRine PTfR_PLE_SCI_UPDTI_TfRAL_0DRV0_EefHIFT _SCI_D_ENN_OVRD_VAL_0_MAS_PLI_UPTfR_PLE_SCI_UPDTI_TfRAL_0DRV0_Eef_SCI_Eefine PB0GRRine P_FRine PTfR_PLE_SCI_UPDTI_TfRAL_0DRV0_Eef_SCI_EefOVRD_VAL_0_MAS_PLI_UPDTTfR_PLE_SCI_UPDTI_TfRAL_0DRV0_TAPEG0__HIFT _SCI_D_EN0x16
#d1eRRine P_FRine PTfR_PLE_SCI_UPDTI_TfRAL_0DRV0_TAPEG0__HIFT _SCI_D_EN_PLI_UPDTVRD_VAL_0__SHITfR_PLE_SCI_UPDTI_TfRAL_0DRV0_TAPEG0___SCI_Eefine PB0DRRR
#define PB0_TfR_PLE_SCI_UPDTI_TfRAL_0DRV0_TAPEG0___SCI_Eef_PLI_UPDTdAP_SEL_MASK 0TfR_PLE_SCI_UPDTI_TfRAL_0DRV1_EefHIFT _SCI_D_EN0x16
#d7cVRO
#define PB0_TfR_PLE_SCI_UPDTI_TfRAL_0DRV1_EefHIFT _SCI_D_EN_PLI_UPDTe
#define PB0_TfR_PLE_SCI_UPDTI_TfRAL_0DRV1_Eef_SCI_Eefine PB00TT___MAS_PLI_UPDTTfR_PLE_SCI_UPDTI_TfRAL_0DRV1_Eef_SCI_Eef_PLI_UPDTS 0x0
#define PTfR_PLE_SCI_UPDTI_TfRAL_0DRV1_TAPEG0__HIFT _SCI_D_EN0x16
#d1fRTT___MAS_PLI_UPDTTfR_PLE_SCI_UPDTI_TfRAL_0DRV1_TAPEG0__HIFT _SCI_D_ENC_ANALOG_S4
#define PB0_TfR_PLE_SCI_UPDTI_TfRAL_0DRV1_TAPEG0___SCI_Eefine PB0DRRRT___MAS_PLI_UPDTTfR_PLE_SCI_UPDTI_TfRAL_0DRV1_TAPEG0___SCI_Eef_PLI_UPDTSVRD_VAL_0__SHITfR_PLE_SCI_UPDTI_TfRAL_0DRV2_EefHIFT _SCI_D_EN0x16
#d3cRRRT___MAS_PLI_UPDTTfR_PLE_SCI_UPDTI_TfRAL_0DRV2_EefHIFT _SCI_D_ENN_OVRD_VAGfinAIN__SHIFT TfR_PLE_SCI_UPDTI_TfRAL_0DRV2_Eef_SCI_Eefine PB0PLL_TB___MAS_PLI_UPDTTfR_PLE_SCI_UPDTI_TfRAL_0DRV2_Eef_SCI_EefC_ANALOG_Se
#define PB0_TfR_PLE_SCI_UPD1I_TfRAL_0DRV2_TAPEG0__HIFT _SCI_D_EN0x16
#dfine P_FRine PTfR_PLE_SCI_UPD1I_TfRAL_0DRV2_TAPEG0__HIFT _SCI_D_EN__SHTEP_FRine P_FRine PTfR_PLE_SCI_UPD1I_TfRAL_0DRV2_TAPEG0___SCI_Eefine PB0GRine P_FRine PTfR_PLE_SCI_UPD1I_TfRAL_0DRV2_TAPEG0___SCI_EefN_OVRD_VAL_0_MAS_PLI_UPTfR_PLE_SCI_UPD1I_TfRAL_0DRVX_EefHIFT _SCI_D_EN0x16
#dDR_0_MAS_PLI_UPTfR_PLE_SCI_UPD1I_TfRAL_0DRVX_EefHIFT _SCI_D_ENN_OVRD_VA5
#define PB0_TfR_PLE_SCI_UPD1I_TfRAL_0DRVX_Eef_SCI_Eefine PB0PL
#define PB0_TfR_PLE_SCI_UPD1I_TfRAL_0DRVX_Eef_SCI_EefN_OVRD_VA6AP_SEL_MASK 0TfR_PLE_SCI_UPD1I_TfRAL_0DRVX_TAPEG0__HIFT _SCI_D_EN0x16
#dx40
#define PB0TfR_PLE_SCI_UPD1I_TfRAL_0DRVX_TAPEG0__HIFT _SCI_D_EN_0__SHIFT7
#define PB0_TfR_PLE_SCI_UPD1I_TfRAL_0DRVX_TAPEG0___SCI_Eefine PB0GRRine P_FRine PTfR_PLE_SCI_UPD1I_TfRAL_0DRVX_TAPEG0___SCI_EefOVRD_VAL_0_MAS_PLI_UPDTTfR_PLE_SCI_UPD1I_TfRAL_0PLL_L
#G0___SCI_D_EN0x16
#dDRRine P_FRine PTfR_PLE_SCI_UPD1I_TfRAL_0PLL_L
#G0___SCI_D_EN_PLI_UPDTVRD_VAL_0__SHITfR_PLE_SCI_UPD1I_TfRAL_0PLL_L
#G0___SCI_Eefine PB0PLLRD_VAL_0__SHITfR_PLE_SCI_UPD1I_TfRAL_0PLL_L
#G0___SCI_EefC_ANALOG_finAIN__SHIFT TfR_PLE_SCI_UPD1I_TfRAL_0T_L
#DIVE_SCI_D_EN0x16
#d0RRinAIN__SHIFT TfR_PLE_SCI_UPD1I_TfRAL_0T_L
#DIVE_SCI_D_EN_PLI_UPDTbine P_FRine PTfR_PLE_SCI_UPD1I_TfRAL_0T_L
#DIVE_SCI_Eefine PB0GRRRinAIN__SHIFT TfR_PLE_SCI_UPD1I_TfRAL_0T_L
#DIVE_SCI_EefC_ANALOG_b
#define PB0_TfR_PLE_SCI_UPD1I_TfRAMDET_Eef_SCI_D_EN0x16
#dDRRRinAIN__SHIFT TfR_PLE_SCI_UPD1I_TfRAMDET_Eef_SCI_D_EN_PLI_UPDTdAP_SEL_MASK 0TfR_PLE_SCI_UPD1I_TfRAMDET_Eef_SCI_Eefine PB0PLL_AP_SEL_MASK 0TfR_PLE_SCI_UPD1I_TfRAMDET_Eef_SCI_Eef_PLI_UPDTe
#define PB0_TfR_PLE_SCI_UPD1I_TfRDATA_Ief_SCI_D_EN0x16
#d1ff0RRR
#define PB0_TfR_PLE_SCI_UPD1I_TfRDATA_Ief_SCI_D_EN_PLI_UPDTfine P_FRine PTfR_PLE_SCI_UPD1I_TfRDATA_Ief_SCI_Eefine PB0DRRRT___MAS_PLI_UPDTTfR_PLE_SCI_UPD1I_TfRDATA_Ief_SCI_Eef_PLI_UPDTSVRD_VAL_0__SHITfR_PLE_SCI_UPD1I_TfRRPTRGLB_ef_SCI_D_EN0x16
#dPLL_TB_RD_VAL_0__SHITfR_PLE_SCI_UPD1I_TfRRPTRGLB_ef_SCI_D_ENN_OVRD_VAGfinAIN__SHIFT TfR_PLE_SCI_UPD1I_TfRRPTRGLB_ef_SCI_Eefine PB00TT__B_RD_VAL_0__SHITfR_PLE_SCI_UPD1I_TfRRPTRGLB_ef_SCI_Eef_PLI_UPDTSbine P_FRine PTfR_PLE_SCI_UPD1I_TfRRXDET_Eef_SCI_D_EN0x16
#df800RTB__MAS_PLI_UPDTTfR_PLE_SCI_UPD1I_TfRRXDET_Eef_SCI_D_ENOVRD_VAL_Sb
#define PB0_TfR_PLE_SCI_UPD1I_TfRRXDET_Eef_SCI_Eefine PB0DRRRT____MAS_PLI_UPDTTfR_PLE_SCI_UPD1I_TfRRXDET_Eef_SCI_Eef_PLI_UPDTSdAP_SEL_MASK 0TfR_PLE_SCI_UPD1I_TfRWPTRGLB_ef_SCI_D_EN0x16
#dPLL_TB___MAS_PLI_UPDTTfR_PLE_SCI_UPD1I_TfRWPTRGLB_ef_SCI_D_ENC_ANALOG_Se
#define PB0_TfR_PLE_SCI_UPD1I_TfRWPTRGLB_ef_SCI_Eefine PB00TT__B___MAS_PLI_UPDTTfR_PLE_SCI_UPD1I_TfRWPTRGLB_ef_SCI_Eef_PLI_UPDTSfine P_FRine PTfR_PLE_SCI_UPD2I_TfRWRITE_Eef_SCI_D_EN0x16
#dfine P_FRine PTfR_PLE_SCI_UPD2I_TfRWRITE_Eef_SCI_D_EN__SHTEP_FRine P_FRine PTfR_PLE_SCI_UPD2I_TfRWRITE_Eef_SCI_Eefine PB0Dine P_FRine PTfR_PLE_SCI_UPD2I_TfRWRITE_Eef_SCI_Eef_PLI_UPDTSine P_FRine PTfR_PLE_SCI_UPD2I_TfRAL_0GROUPX1_DFT_SCI_D_EN0x16
#dPine P_FRine PTfR_PLE_SCI_UPD2I_TfRAL_0GROUPX1_DFT_SCI_D_EN_PLI_UPDTOine P_FRine PTfR_PLE_SCI_UPD2I_TfRAL_0GROUPX1_DFT_SCI_Eefine PB00_MAS_PLI_UPDTTfR_PLE_SCI_UPD2I_TfRAL_0GROUPX1_DFT_SCI_Eef_0__SHIFT 0x0
#define PTfR_PLE_SCI_UPD2I_TfRAL_0GROUPX2_Eef_SCI_D_EN0x16
#df80x0
#define PTfR_PLE_SCI_UPD2I_TfRAL_0GROUPX2_Eef_SCI_D_ENN_OVRD_VAL_0_MAS_PLI_UPTfR_PLE_SCI_UPD2I_TfRAL_0GROUPX2_Eef_SCI_Eefine PB0DR_0_MAS_PLI_UPTfR_PLE_SCI_UPD2I_TfRAL_0GROUPX2_Eef_SCI_EefN_OVRD_VA5
#define PB0_TfR_PLE_SCI_UPD2I_TfRAL_0GROUPX4_DFT_SCI_D_EN0x16
#dPR_0_MAS_PLI_UPTfR_PLE_SCI_UPD2I_TfRAL_0GROUPX4_Eef_SCI_D_ENN_OVRD_VA6AP_SEL_MASK 0TfR_PLE_SCI_UPD2I_TfRAL_0GROUPX4_Eef_SCI_Eefine PB00TAP_SEL_MASK 0TfR_PLE_SCI_UPD2I_TfRAL_0GROUPX4_Eef_SCI_Eef_0__SHIFT7
#define PB0_TfR_PLE_SCI_UPD2I_TfRAL_0GROUPX8_Eef_SCI_D_EN0x16
#df80
#define PB0_TfR_PLE_SCI_UPD2I_TfRAL_0GROUPX8_Eef_SCI_D_ENOVRD_VAL_0_MAS_PLI_UPDTTfR_PLE_SCI_UPD2I_TfRAL_0GROUPX8_Eef_SCI_Eefine PB0DRR_MAS_PLI_UPDTTfR_PLE_SCI_UPD2I_TfRAL_0GROUPX8_Eef_SCI_Eef_PLI_UPDTVRD_VAL_0__SHITfR_PLE_SCI_UPD2I_TfRAL_0GROUPX16_DFT_SCI_D_EN0x16
#dPRR_MAS_PLI_UPDTTfR_PLE_SCI_UPD2I_TfRAL_0GROUPX16_DFT_SCI_D_ENC_ANALOG_finAIN__SHIFT TfR_PLE_SCI_UPD2I_TfRAL_0GROUPX16_DFT_SCI_Eefine PB00TTinAIN__SHIFT TfR_PLE_SCI_UPD2I_TfRAL_0GROUPX16_DFT_SCI_Eef_PLI_UPDTbine P_FRine PTfR_PLE_SCI_UPD2I_TfRAL_0DRV0_EefHIF2 _SCI_D_EN0x16
#dfB___MAS_PLI_UPDTTfR_PLE_SCI_UPD2I_TfRAL_0DRV0_EefHIF2 _SCI_D_ENC_ANALOG_b
#define PB0_TfR_PLE_SCI_UPD2I_TfRAL_0DRV0_TAPEG0__HIF2 _SCI_D_EN0x16
#dfB____MAS_PLI_UPDTTfR_PLE_SCI_UPD2I_TfRAL_0DRV0_TAPEG0__HIF2 _SCI_D_ENN_OVRD_VAGR0x0
#define PTfR_PLE_SCI_UPD2I_TfRAL_0DRV1_EefHIF2 _SCI_D_EN0x16
#d1fRTT___MAS_PLI_UPDTTfR_PLE_SCI_UPD2I_TfRAL_0DRV1_EefHIF2 _SCI_D_ENC_ANALOG_S4
#define PB0_TfR_PLE_SCI_UPD2I_TfRAL_0DRV1_TAPEG0__HIF2 _SCI_D_EN0x16
#d3eT__B___MAS_PLI_UPDTTfR_PLE_SCI_UPD2I_TfRAL_0DRV1_TAPEG0__HIF2 _SCI_D_EN_PLI_UPDTSVRD_VAL_0__SHITfR_PLE_SCI_UPD3I_TfRAL_0DRV2_EefHIF2 _SCI_D_EN0x16
#dfRD_VAL_0__SHITfR_PLE_SCI_UPD3I_TfRAL_0DRV2_EefHIF2 _SCI_D_EN__SHTEP_FRine P_FRine PTfR_PLE_SCI_UPD3I_TfRAL_0DRV2_TAPEG0__HIF2 _SCI_D_EN0x16
#dfBine P_FRine PTfR_PLE_SCI_UPD3I_TfRAL_0DRV2_TAPEG0__HIF2 _SCI_D_ENN_OVRD_VAL_0_MAS_PLI_UPTfR_PLE_SCI_UPD3I_TfRAL_0DRVX_EefHIF2 _SCI_D_EN0x16
#d1___MAS_PLI_UPDTTfR_PLE_SCI_UPD3I_TfRAL_0DRVX_EefHIF2 _SCI_D_ENOVRD_VAL_0_MAS_PLI_UPDTTfR_PLE_SCI_UPD3I_TfRAL_0DRVX_TAPEG0__HIF2 _SCI_D_EN0x16
#dDRR_MAS_PLI_UPDTTfR_PLE_SCI_UPD3I_TfRAL_0DRVX_TAPEG0__HIF2 _SCI_D_EN_PLI_UPDTVRD_VAL_0__SHITfR_PLE_SCI_UPD3I_TfRAL_0DRV0_EefHIF3 _SCI_D_EN0x16
#d3finAIN__SHIFT 0xTfR_PLE_SCI_UPD3I_TfRAL_0DRV0_EefHIF3 _SCI_D_ENC_ANALOG_finAIN__SHIFT TfR_PLE_SCI_UPD3I_TfRAL_0DRV0_TAPEG0__HIF3 _SCI_D_EN0x16
#d3finnAIN__SHIFT 0xTfR_PLE_SCI_UPD3I_TfRAL_0DRV0_TAPEG0__HIF3 _SCI_D_EN_PLI_UPDTe
#define PB0_TfR_PLE_SCI_UPD3I_TfRAL_0DRV1_EefHIF3 _SCI_D_EN0x16
#d7cVROnAIN__SHIFT 0xTfR_PLE_SCI_UPD3I_TfRAL_0DRV1_EefHIF3 _SCI_D_ENOVRD_VAL_SOine P_FRine PTfR_PLE_SCI_UPD3I_TfRAL_0DRV1_TAPEG0__HIF3 _SCI_D_EN0x16
#df0RRRTTAT_OVRD_REG4_TfR_PLE_SCI_UPD3I_TfRAL_0DRV1_TAPEG0__HIF3 _SCI_D_EN_PLI_UPDTS7
#define PB0_TfR_PLE_SCI_UPD3I_TfRAL_0DRV2_EefHIF3 _SCI_D_EN0x16
#dfTT__B___MAS_PLI_UPDTTfR_PLE_SCI_UPD3I_TfRAL_0DRV2_EefHIF3 _SCI_D_ENOVRD_VAL_Sb
#define PB0_TfR_PLE_SCI_UPD4I_TfRAL_0DRV2_TAPEG0__HIF3 _SCI_D_EN0x16
#df
#define PB0_TfR_PLE_SCI_UPD4I_TfRAL_0DRV2_TAPEG0__HIF3 _SCI_D_EN__SHTEP_FRine P_FRine PTfR_PLE_SCI_UPD4I_TfRAL_0DRVX_EefHIF3 _SCI_D_EN0x16
#dGR0x0
#define PTfR_PLE_SCI_UPD4I_TfRAL_0DRVX_EefHIF3 _SCI_D_ENN_OVRD_VAL_0_MAS_PLI_UPTfR_PLE_SCI_UPD4I_TfRAL_0DRVX_TAPEG0__HIF3 _SCI_D_EN0x16
#dDR_0_MAS_PLI_UPTfR_PLE_SCI_UPD4I_TfRAL_0DRVX_TAPEG0__HIF3 _SCI_D_ENN_OVRD_VA5
#define PB0_TfRLANE0EQMODE_S0TI_TfRAL_0DISP_L
#MODET_MASK 0xff_MAS_PLI_UPDTTfRLANE0EQMODE_S0TI_TfRAL_0DISP_L
#MODET_M__SHTEP_FRine P_FRine PTfRLANE0EQMODE_S0TI_TfRAL_0INV_DATA_0fine PB0Dine P_FRine PTfRLANE0EQMODE_S0TI_TfRAL_0INV_DATA_0f_PLI_UPDTSine P_FRine PTfRLANE0EQMODE_S0TI_TfRAL_0SWING_BOOST_Eef0N0x16
#dPine P_FRine PTfRLANE0EQMODE_S0TI_TfRAL_0SWING_BOOST_Eef0N_PLI_UPDTOine P_FRine PTfRLANE0EQMODE_S0TI_TfRDBG_PRBS_Eef0N0x16
#d0_MAS_PLI_UPDTTfRLANE0EQMODE_S0TI_TfRDBG_PRBS_Eef0N_0__SHIFT 0x0
#define PTfRLANE0E_SCI_UPDTI_TfRD_L
#def_SCI_D_EN_MASK 0xff_MAS_PLI_UPDTTfRLANE0E_SCI_UPDTI_TfRD_L
#def_SCI_D_EN_M__SHTEP_FRine P_FRine PTfRLANE0E_SCI_UPDTI_TfRD_L
#def_SCI_Eef0N0x16
#dOine P_FRine PTfRLANE0E_SCI_UPDTI_TfRD_L
#def_SCI_Eef0N_PLI_UPDTSine P_FRine PTfRLANE0E_SCI_UPDTI_TfRDRV_DATA_def_SCI_D_EN_MASK 0xfPine P_FRine PTfRLANE0E_SCI_UPDTI_TfRDRV_DATA_def_SCI_D_EN_M_PLI_UPDTOine P_FRine PTfRLANE0E_SCI_UPDTI_TfRDRV_DATA_def_SCI_Eef0N0x16
#d0_MAS_PLI_UPDTTfRLANE0E_SCI_UPDTI_TfRDRV_DATA_def_SCI_Eef0N_0__SHIFT 0x0
#define PTfRLANE0E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_D_EN_MASK 0xffRine P_FRine PTfRLANE0E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_D_EN_MN_OVRD_VAL_0_MAS_PLI_UPTfRLANE0E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_Eef0N0x16
#dORine P_FRine PTfRLANE0E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_Eef0N_0__SHIFT5
#define PB0_TfRLANE0E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_D_EN_MASK 0xfPRine P_FRine PTfRLANE0E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_D_EN_MN_OVRD_VA6AP_SEL_MASK 0TfRLANE0E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_Eef0N0x16
#d0Rine P_FRine PTfRLANE0E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_Eef0N_0__SHIFT7
#define PB0_TfRLANE0E_PLEQMODE_SCI_UPDTI_TXCN_E0N0x16
#d7
#define PB0_TfRLANE0E_PLEQMODE_SCI_UPDTI_TXCN_E0N__SHTEP_FRine P_FRine PTfRLANE0E_PLEQMODE_SCI_UPDTI__NCOHERENTCKE0N0x16
#d0_MAS_PLI_UPDTTfRLANE0E_PLEQMODE_SCI_UPDTI__NCOHERENTCKE0N_0__SHIFT 0x0
#define PTfRLANE0E_PLEQMODE_SCI_UPDTI_TXMARGE0N0x16
#d7Rine P_FRine PTfRLANE0E_PLEQMODE_SCI_UPDTI_TXMARGE0NN_OVRD_VAL_0_MAS_PLI_UPTfRLANE0E_PLEQMODE_SCI_UPDTI_DEEMPHf0N0x16
#d0Rine P_FRine PTfRLANE0E_PLEQMODE_SCI_UPDTI_DEEMPHf0N_0__SHIFT7
#define PB0_TfRLANE0E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDE0N0x16
#d3___MAS_PLI_UPDTTfRLANE0E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDE0NOVRD_VAL_0_MAS_PLI_UPDTTfRLANE0E_PLEQMODE_SCI_UPDTI_QOEFFICIENTE0N0x16
#dffinAIN__SHIFT 0xTfRLANE0E_PLEQMODE_SCI_UPDTI_QOEFFICIENTE0NC_ANALOG_finAIN__SHIFT TfRLANE1EQMODE_S0TI_TfRAL_0DISP_L
#MODET1MASK 0xff_MAS_PLI_UPDTTfRLANE1EQMODE_S0TI_TfRAL_0DISP_L
#MODET1M__SHTEP_FRine P_FRine PTfRLANE1EQMODE_S0TI_TfRAL_0INV_DATA_1C_PWRON_Oine P_FRine PTfRLANE1EQMODE_S0TI_TfRAL_0INV_DATA_1C_PLI_UPDTSine P_FRine PTfRLANE1EQMODE_S0TI_TfRAL_0SWING_BOOST_Eef2
#define ine P_FRine PTfRLANE1EQMODE_S0TI_TfRAL_0SWING_BOOST_Eef2
_PLI_UPDTOine P_FRine PTfRLANE1EQMODE_S0TI_TfRDBG_PRBS_Eef1N0x16
#d0_MAS_PLI_UPDTTfRLANE1EQMODE_S0TI_TfRDBG_PRBS_Eef1N_0__SHIFT 0x0
#define PTfRLANE1E_SCI_UPDTI_TfRD_L
#def_SCI_D_EN1MASK 0xff_MAS_PLI_UPDTTfRLANE1E_SCI_UPDTI_TfRD_L
#def_SCI_D_EN1M__SHTEP_FRine P_FRine PTfRLANE1E_SCI_UPDTI_TfRD_L
#def_SCI_Eef1C_PWRON_Oine P_FRine PTfRLANE1E_SCI_UPDTI_TfRD_L
#def_SCI_Eef1C_PLI_UPDTSine P_FRine PTfRLANE1E_SCI_UPDTI_TfRDRV_DATA_def_SCI_D_EN2
#define ine P_FRine PTfRLANE1E_SCI_UPDTI_TfRDRV_DATA_def_SCI_D_EN2
_PLI_UPDTOine P_FRine PTfRLANE1E_SCI_UPDTI_TfRDRV_DATA_def_SCI_Eef1N0x16
#d0_MAS_PLI_UPDTTfRLANE1E_SCI_UPDTI_TfRDRV_DATA_def_SCI_Eef1N_0__SHIFT 0x0
#define PTfRLANE1E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_D_EN1MASK 0xffRine P_FRine PTfRLANE1E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_D_EN1MN_OVRD_VAL_0_MAS_PLI_UPTfRLANE1E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_Eef1C_PWRON_ORine P_FRine PTfRLANE1E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_Eef1N_0__SHIFT5
#define PB0_TfRLANE1E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_D_EN2
#define R
#define PB0_TfRLANE1E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_D_EN2
N_OVRD_VA6AP_SEL_MASK 0TfRLANE1E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_Eef1N0x16
#d0R
#define PB0_TfRLANE1E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_Eef1N_0__SHIFT7
#define PB0_TfRLANE1E_PLEQMODE_SCI_UPDTI_TXCN_E1N0x16
#d7
#define PB0_TfRLANE1E_PLEQMODE_SCI_UPDTI_TXCN_E1N__SHTEP_FRine P_FRine PTfRLANE1E_PLEQMODE_SCI_UPDTI__NCOHERENTCKE1N0x16
#d0_MAS_PLI_UPDTTfRLANE1E_PLEQMODE_SCI_UPDTI__NCOHERENTCKE1N_0__SHIFT 0x0
#define PTfRLANE1E_PLEQMODE_SCI_UPDTI_TXMARGE1N0x16
#d7Rine P_FRine PTfRLANE1E_PLEQMODE_SCI_UPDTI_TXMARGE1NN_OVRD_VAL_0_MAS_PLI_UPTfRLANE1E_PLEQMODE_SCI_UPDTI_DEEMPHf1N0x16
#d0R
#define PB0_TfRLANE1E_PLEQMODE_SCI_UPDTI_DEEMPHf1N_0__SHIFT7
#define PB0_TfRLANE1E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDE1N0x16
#d3___MAS_PLI_UPDTTfRLANE1E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDE1NOVRD_VAL_0_MAS_PLI_UPDTTfRLANE1E_PLEQMODE_SCI_UPDTI_QOEFFICIENTE1N0x16
#dffinAIN__SHIFT 0xTfRLANE1E_PLEQMODE_SCI_UPDTI_QOEFFICIENTE1NC_ANALOG_finAIN__SHIFT TfRLANE2EQMODE_S0TI_TfRAL_0DISP_L
#MODET2MASK 0xff_MAS_PLI_UPDTTfRLANE2EQMODE_S0TI_TfRAL_0DISP_L
#MODET2M__SHTEP_FRine P_FRine PTfRLANE2EQMODE_S0TI_TfRAL_0INV_DATA_2C_PWRON_Oine P_FRine PTfRLANE2EQMODE_S0TI_TfRAL_0INV_DATA_2C_PLI_UPDTSine P_FRine PTfRLANE2EQMODE_S0TI_TfRAL_0SWING_BOOST_Eef2#define 0ine P_FRine PTfRLANE2EQMODE_S0TI_TfRAL_0SWING_BOOST_Eef2#_PLI_UPDTOine P_FRine PTfRLANE2EQMODE_S0TI_TfRDBG_PRBS_Eef2N0x16
#d0_MAS_PLI_UPDTTfRLANE2EQMODE_S0TI_TfRDBG_PRBS_Eef2N_0__SHIFT 0x0
#define PTfRLANE2E_SCI_UPDTI_TfRD_L
#def_SCI_D_EN2MASK 0xff_MAS_PLI_UPDTTfRLANE2E_SCI_UPDTI_TfRD_L
#def_SCI_D_EN2M__SHTEP_FRine P_FRine PTfRLANE2E_SCI_UPDTI_TfRD_L
#def_SCI_Eef2C_PWRON_Oine P_FRine PTfRLANE2E_SCI_UPDTI_TfRD_L
#def_SCI_Eef2C_PLI_UPDTSine P_FRine PTfRLANE2E_SCI_UPDTI_TfRDRV_DATA_def_SCI_D_EN2#define 0ine P_FRine PTfRLANE2E_SCI_UPDTI_TfRDRV_DATA_def_SCI_D_EN2#_PLI_UPDTOine P_FRine PTfRLANE2E_SCI_UPDTI_TfRDRV_DATA_def_SCI_Eef2N0x16
#d0_MAS_PLI_UPDTTfRLANE2E_SCI_UPDTI_TfRDRV_DATA_def_SCI_Eef2N_0__SHIFT 0x0
#define PTfRLANE2E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_D_EN2MASK 0xffRine P_FRine PTfRLANE2E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_D_EN2MN_OVRD_VAL_0_MAS_PLI_UPTfRLANE2E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_Eef2C_PWRON_ORine P_FRine PTfRLANE2E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_Eef2N_0__SHIFT5
#define PB0_TfRLANE2E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_D_EN2Eine PB0PL
#define PB0_TfRLANE2E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_D_EN2EN_OVRD_VA6AP_SEL_MASK 0TfRLANE2E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_Eef2N0x16
#d0L
#define PB0_TfRLANE2E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_Eef2N_0__SHIFT7
#define PB0_TfRLANE2E_PLEQMODE_SCI_UPDTI_TXCN_E2N0x16
#d7
#define PB0_TfRLANE2E_PLEQMODE_SCI_UPDTI_TXCN_E2N__SHTEP_FRine P_FRine PTfRLANE2E_PLEQMODE_SCI_UPDTI__NCOHERENTCKE2N0x16
#d0_MAS_PLI_UPDTTfRLANE2E_PLEQMODE_SCI_UPDTI__NCOHERENTCKE2N_0__SHIFT 0x0
#define PTfRLANE2E_PLEQMODE_SCI_UPDTI_TXMARGE2N0x16
#d7Rine P_FRine PTfRLANE2E_PLEQMODE_SCI_UPDTI_TXMARGE2NN_OVRD_VAL_0_MAS_PLI_UPTfRLANE2E_PLEQMODE_SCI_UPDTI_DEEMPHf2N0x16
#d0L
#define PB0_TfRLANE2E_PLEQMODE_SCI_UPDTI_DEEMPHf2N_0__SHIFT7
#define PB0_TfRLANE2E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDE2N0x16
#d3___MAS_PLI_UPDTTfRLANE2E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDE2NOVRD_VAL_0_MAS_PLI_UPDTTfRLANE2E_PLEQMODE_SCI_UPDTI_QOEFFICIENTE2N0x16
#dffinAIN__SHIFT 0xTfRLANE2E_PLEQMODE_SCI_UPDTI_QOEFFICIENTE2NC_ANALOG_finAIN__SHIFT TfRLANE3EQMODE_S0TI_TfRAL_0DISP_L
#MODET3MASK 0xff_MAS_PLI_UPDTTfRLANE3EQMODE_S0TI_TfRAL_0DISP_L
#MODET3M__SHTEP_FRine P_FRine PTfRLANE3EQMODE_S0TI_TfRAL_0INV_DATA_3C_PWRON_Oine P_FRine PTfRLANE3EQMODE_S0TI_TfRAL_0INV_DATA_3C_PLI_UPDTSine P_FRine PTfRLANE3EQMODE_S0TI_TfRAL_0SWING_BOOST_Eef3#define 0ine P_FRine PTfRLANE3EQMODE_S0TI_TfRAL_0SWING_BOOST_Eef3#_PLI_UPDTOine P_FRine PTfRLANE3EQMODE_S0TI_TfRDBG_PRBS_Eef3_0_MASK 0x7
#define PBTfRLANE3EQMODE_S0TI_TfRDBG_PRBS_Eef3__0__SHIFT 0x0
#define PTfRLANE3E_SCI_UPDTI_TfRD_L
#def_SCI_D_EN3MASK 0xff_MAS_PLI_UPDTTfRLANE3E_SCI_UPDTI_TfRD_L
#def_SCI_D_EN3M__SHTEP_FRine P_FRine PTfRLANE3E_SCI_UPDTI_TfRD_L
#def_SCI_Eef3C_PWRON_Oine P_FRine PTfRLANE3E_SCI_UPDTI_TfRD_L
#def_SCI_Eef3C_PLI_UPDTSine P_FRine PTfRLANE3E_SCI_UPDTI_TfRDRV_DATA_def_SCI_D_EN3#define 0ine P_FRine PTfRLANE3E_SCI_UPDTI_TfRDRV_DATA_def_SCI_D_EN3#_PLI_UPDTOine P_FRine PTfRLANE3E_SCI_UPDTI_TfRDRV_DATA_def_SCI_Eef3_0_MASK 0x7
#define PBTfRLANE3E_SCI_UPDTI_TfRDRV_DATA_def_SCI_Eef3__0__SHIFT 0x0
#define PTfRLANE3E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_D_EN3MASK 0xffRine P_FRine PTfRLANE3E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_D_EN3MN_OVRD_VAL_0_MAS_PLI_UPTfRLANE3E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_Eef3C_PWRON_ORine P_FRine PTfRLANE3E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_Eef3__0__SHIFT5
#define PB0_TfRLANE3E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_D_EN3Eine PB0PL
#define PB0_TfRLANE3E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_D_EN3EN_OVRD_VA6AP_SEL_MASK 0TfRLANE3E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_Eef3_0_MASK 0L
#define PB0_TfRLANE3E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_Eef3__0__SHIFT7
#define PB0_TfRLANE3E_PLEQMODE_SCI_UPDTI_TXCN_E3N0x16
#d7
#define PB0_TfRLANE3E_PLEQMODE_SCI_UPDTI_TXCN_E3N__SHTEP_FRine P_FRine PTfRLANE3E_PLEQMODE_SCI_UPDTI__NCOHERENTCKE3_0_MASK 0x7
#define PBTfRLANE3E_PLEQMODE_SCI_UPDTI__NCOHERENTCKE3__0__SHIFT 0x0
#define PTfRLANE3E_PLEQMODE_SCI_UPDTI_TXMARGE3N0x16
#d7Rine P_FRine PTfRLANE3E_PLEQMODE_SCI_UPDTI_TXMARGE3NN_OVRD_VAL_0_MAS_PLI_UPTfRLANE3E_PLEQMODE_SCI_UPDTI_DEEMPHf3_0_MASK 0L
#define PB0_TfRLANE3E_PLEQMODE_SCI_UPDTI_DEEMPHf3__0__SHIFT7
#define PB0_TfRLANE3E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDE3N0x16
#d3___MAS_PLI_UPDTTfRLANE3E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDE3NOVRD_VAL_0_MAS_PLI_UPDTTfRLANE3E_PLEQMODE_SCI_UPDTI_QOEFFICIENTE3N0x16
#dffinAIN__SHIFT 0xTfRLANE3E_PLEQMODE_SCI_UPDTI_QOEFFICIENTE3NC_ANALOG_finAIN__SHIFT TfRLANE4EQMODE_S0TI_TfRAL_0DISP_L
#MODET4MASK 0xff_MAS_PLI_UPDTTfRLANE4EQMODE_S0TI_TfRAL_0DISP_L
#MODET4M__SHTEP_FRine P_FRine PTfRLANE4EQMODE_S0TI_TfRAL_0INV_DATA_4C_PWRON_Oine P_FRine PTfRLANE4EQMODE_S0TI_TfRAL_0INV_DATA_4C_PLI_UPDTSine P_FRine PTfRLANE4EQMODE_S0TI_TfRAL_0SWING_BOOST_Eef4#define 0ine P_FRine PTfRLANE4EQMODE_S0TI_TfRAL_0SWING_BOOST_Eef4#_PLI_UPDTOine P_FRine PTfRLANE4EQMODE_S0TI_TfRDBG_PRBS_Eef4_0_MASK 0x7
#define PBTfRLANE4EQMODE_S0TI_TfRDBG_PRBS_Eef4__0__SHIFT 0x0
#define PTfRLANE4E_SCI_UPDTI_TfRD_L
#def_SCI_D_EN4MASK 0xff_MAS_PLI_UPDTTfRLANE4E_SCI_UPDTI_TfRD_L
#def_SCI_D_EN4M__SHTEP_FRine P_FRine PTfRLANE4E_SCI_UPDTI_TfRD_L
#def_SCI_Eef4C_PWRON_Oine P_FRine PTfRLANE4E_SCI_UPDTI_TfRD_L
#def_SCI_Eef4C_PLI_UPDTSine P_FRine PTfRLANE4E_SCI_UPDTI_TfRDRV_DATA_def_SCI_D_EN4#define 0ine P_FRine PTfRLANE4E_SCI_UPDTI_TfRDRV_DATA_def_SCI_D_EN4#_PLI_UPDTOine P_FRine PTfRLANE4E_SCI_UPDTI_TfRDRV_DATA_def_SCI_Eef4_0_MASK 0x7
#define PBTfRLANE4E_SCI_UPDTI_TfRDRV_DATA_def_SCI_Eef4__0__SHIFT 0x0
#define PTfRLANE4E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_D_EN4MASK 0xffRine P_FRine PTfRLANE4E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_D_EN4MN_OVRD_VAL_0_MAS_PLI_UPTfRLANE4E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_Eef4C_PWRON_ORine P_FRine PTfRLANE4E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_Eef4__0__SHIFT5
#define PB0_TfRLANE4E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_D_EN4Eine PB0PL
#define PB0_TfRLANE4E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_D_EN4EN_OVRD_VA6AP_SEL_MASK 0TfRLANE4E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_Eef4_0_MASK 0L
#define PB0_TfRLANE4E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_Eef4__0__SHIFT7
#define PB0_TfRLANE4E_PLEQMODE_SCI_UPDTI_TXCN_E4N0x16
#d7
#define PB0_TfRLANE4E_PLEQMODE_SCI_UPDTI_TXCN_E4N__SHTEP_FRine P_FRine PTfRLANE4E_PLEQMODE_SCI_UPDTI__NCOHERENTCKE4_0_MASK 0x7
#define PBTfRLANE4E_PLEQMODE_SCI_UPDTI__NCOHERENTCKE4__0__SHIFT 0x0
#define PTfRLANE4E_PLEQMODE_SCI_UPDTI_TXMARGE4N0x16
#d7Rine P_FRine PTfRLANE4E_PLEQMODE_SCI_UPDTI_TXMARGE4NN_OVRD_VAL_0_MAS_PLI_UPTfRLANE4E_PLEQMODE_SCI_UPDTI_DEEMPHf4_0_MASK 0L
#define PB0_TfRLANE4E_PLEQMODE_SCI_UPDTI_DEEMPHf4__0__SHIFT7
#define PB0_TfRLANE4E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDE4N0x16
#d3___MAS_PLI_UPDTTfRLANE4E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDE4NOVRD_VAL_0_MAS_PLI_UPDTTfRLANE4E_PLEQMODE_SCI_UPDTI_QOEFFICIENTE4N0x16
#dffinAIN__SHIFT 0xTfRLANE4E_PLEQMODE_SCI_UPDTI_QOEFFICIENTE4NC_ANALOG_finAIN__SHIFT TfRLANE5EQMODE_S0TI_TfRAL_0DISP_L
#MODET5MASK 0xff_MAS_PLI_UPDTTfRLANE5EQMODE_S0TI_TfRAL_0DISP_L
#MODET5M__SHTEP_FRine P_FRine PTfRLANE5EQMODE_S0TI_TfRAL_0INV_DATA_5C_PWRON_Oine P_FRine PTfRLANE5EQMODE_S0TI_TfRAL_0INV_DATA_5C_PLI_UPDTSine P_FRine PTfRLANE5EQMODE_S0TI_TfRAL_0SWING_BOOST_Eef5#define 0ine P_FRine PTfRLANE5EQMODE_S0TI_TfRAL_0SWING_BOOST_Eef5#_PLI_UPDTOine P_FRine PTfRLANE5EQMODE_S0TI_TfRDBG_PRBS_Eef5_0_MASK 0ine P_FRine PTfRLANE5EQMODE_S0TI_TfRDBG_PRBS_Eef5__0__SHIFT 0x0
#define PTfRLANE5E_SCI_UPDTI_TfRD_L
#def_SCI_D_EN5MASK 0xff_MAS_PLI_UPDTTfRLANE5E_SCI_UPDTI_TfRD_L
#def_SCI_D_EN5M__SHTEP_FRine P_FRine PTfRLANE5E_SCI_UPDTI_TfRD_L
#def_SCI_Eef5C_PWRON_Oine P_FRine PTfRLANE5E_SCI_UPDTI_TfRD_L
#def_SCI_Eef5C_PLI_UPDTSine P_FRine PTfRLANE5E_SCI_UPDTI_TfRDRV_DATA_def_SCI_D_EN5#define 0ine P_FRine PTfRLANE5E_SCI_UPDTI_TfRDRV_DATA_def_SCI_D_EN5#_PLI_UPDTOine P_FRine PTfRLANE5E_SCI_UPDTI_TfRDRV_DATA_def_SCI_Eef5_0_MASK 0ine P_FRine PTfRLANE5E_SCI_UPDTI_TfRDRV_DATA_def_SCI_Eef5__0__SHIFT 0x0
#define PTfRLANE5E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_D_EN5MASK 0xffRine P_FRine PTfRLANE5E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_D_EN5MN_OVRD_VAL_0_MAS_PLI_UPTfRLANE5E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_Eef5C_PWRON_ORine P_FRine PTfRLANE5E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_Eef5__0__SHIFT5
#define PB0_TfRLANE5E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_D_EN5Eine PB0PL
#define PB0_TfRLANE5E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_D_EN5EN_OVRD_VA6AP_SEL_MASK 0TfRLANE5E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_Eef5_0_MASK 0L
#define PB0_TfRLANE5E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_Eef5__0__SHIFT7
#define PB0_TfRLANE5E_PLEQMODE_SCI_UPDTI_TXCN_E5N0x16
#d7
#define PB0_TfRLANE5E_PLEQMODE_SCI_UPDTI_TXCN_E5N__SHTEP_FRine P_FRine PTfRLANE5E_PLEQMODE_SCI_UPDTI__NCOHERENTCKE5_0_MASK 0ine P_FRine PTfRLANE5E_PLEQMODE_SCI_UPDTI__NCOHERENTCKE5__0__SHIFT 0x0
#define PTfRLANE5E_PLEQMODE_SCI_UPDTI_TXMARGE5N0x16
#d7Rine P_FRine PTfRLANE5E_PLEQMODE_SCI_UPDTI_TXMARGE5NN_OVRD_VAL_0_MAS_PLI_UPTfRLANE5E_PLEQMODE_SCI_UPDTI_DEEMPHf5_0_MASK 0L
#define PB0_TfRLANE5E_PLEQMODE_SCI_UPDTI_DEEMPHf5__0__SHIFT7
#define PB0_TfRLANE5E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDE5N0x16
#d3___MAS_PLI_UPDTTfRLANE5E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDE5NOVRD_VAL_0_MAS_PLI_UPDTTfRLANE5E_PLEQMODE_SCI_UPDTI_QOEFFICIENTE5N0x16
#dffinAIN__SHIFT 0xTfRLANE5E_PLEQMODE_SCI_UPDTI_QOEFFICIENTE5NC_ANALOG_finAIN__SHIFT TfRLANE6EQMODE_S0TI_TfRAL_0DISP_L
#MODET6MASK 0xff_MAS_PLI_UPDTTfRLANE6EQMODE_S0TI_TfRAL_0DISP_L
#MODET6M__SHTEP_FRine P_FRine PTfRLANE6EQMODE_S0TI_TfRAL_0INV_DATA_6C_PWRON_Oine P_FRine PTfRLANE6EQMODE_S0TI_TfRAL_0INV_DATA_6C_PLI_UPDTSine P_FRine PTfRLANE6EQMODE_S0TI_TfRAL_0SWING_BOOST_Eef6#define 0ine P_FRine PTfRLANE6EQMODE_S0TI_TfRAL_0SWING_BOOST_Eef6#_PLI_UPDTOine P_FRine PTfRLANE6EQMODE_S0TI_TfRDBG_PRBS_Eef6_0_MASK 0ine P_FRine PTfRLANE6EQMODE_S0TI_TfRDBG_PRBS_Eef6__0__SHIFT 0x0
#define PTfRLANE6E_SCI_UPDTI_TfRD_L
#def_SCI_D_EN6MASK 0xff_MAS_PLI_UPDTTfRLANE6E_SCI_UPDTI_TfRD_L
#def_SCI_D_EN6M__SHTEP_FRine P_FRine PTfRLANE6E_SCI_UPDTI_TfRD_L
#def_SCI_Eef6C_PWRON_Oine P_FRine PTfRLANE6E_SCI_UPDTI_TfRD_L
#def_SCI_Eef6C_PLI_UPDTSine P_FRine PTfRLANE6E_SCI_UPDTI_TfRDRV_DATA_def_SCI_D_EN6#define 0ine P_FRine PTfRLANE6E_SCI_UPDTI_TfRDRV_DATA_def_SCI_D_EN6#_PLI_UPDTOine P_FRine PTfRLANE6E_SCI_UPDTI_TfRDRV_DATA_def_SCI_Eef6_0_MASK 0ine P_FRine PTfRLANE6E_SCI_UPDTI_TfRDRV_DATA_def_SCI_Eef6__0__SHIFT 0x0
#define PTfRLANE6E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_D_EN6MASK 0xffRine P_FRine PTfRLANE6E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_D_EN6MN_OVRD_VAL_0_MAS_PLI_UPTfRLANE6E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_Eef6C_PWRON_ORine P_FRine PTfRLANE6E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_Eef6__0__SHIFT5
#define PB0_TfRLANE6E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_D_EN6Eine PB0PL
#define PB0_TfRLANE6E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_D_EN6EN_OVRD_VA6AP_SEL_MASK 0TfRLANE6E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_Eef6_0_MASK 0L
#define PB0_TfRLANE6E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_Eef6__0__SHIFT7
#define PB0_TfRLANE6E_PLEQMODE_SCI_UPDTI_TXCN_E6N0x16
#d7
#define PB0_TfRLANE6E_PLEQMODE_SCI_UPDTI_TXCN_E6N__SHTEP_FRine P_FRine PTfRLANE6E_PLEQMODE_SCI_UPDTI__NCOHERENTCKE6_0_MASK 0ine P_FRine PTfRLANE6E_PLEQMODE_SCI_UPDTI__NCOHERENTCKE6__0__SHIFT 0x0
#define PTfRLANE6E_PLEQMODE_SCI_UPDTI_TXMARGE6N0x16
#d7Rine P_FRine PTfRLANE6E_PLEQMODE_SCI_UPDTI_TXMARGE6NN_OVRD_VAL_0_MAS_PLI_UPTfRLANE6E_PLEQMODE_SCI_UPDTI_DEEMPHf6_0_MASK 0L
#define PB0_TfRLANE6E_PLEQMODE_SCI_UPDTI_DEEMPHf6__0__SHIFT7
#define PB0_TfRLANE6E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDE6N0x16
#d3___MAS_PLI_UPDTTfRLANE6E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDE6NOVRD_VAL_0_MAS_PLI_UPDTTfRLANE6E_PLEQMODE_SCI_UPDTI_QOEFFICIENTE6N0x16
#dffinAIN__SHIFT 0xTfRLANE6E_PLEQMODE_SCI_UPDTI_QOEFFICIENTE6NC_ANALOG_finAIN__SHIFT TfRLANE7EQMODE_S0TI_TfRAL_0DISP_L
#MODET7MASK 0xff_MAS_PLI_UPDTTfRLANE7EQMODE_S0TI_TfRAL_0DISP_L
#MODET7M__SHTEP_FRine P_FRine PTfRLANE7EQMODE_S0TI_TfRAL_0INV_DATA_7S_PLI_UPDine P_FRine PTfRLANE7EQMODE_S0TI_TfRAL_0INV_DATA_7S_PLI_UPDTSine P_FRine PTfRLANE7EQMODE_S0TI_TfRAL_0SWING_BOOST_Eef7#define 0ine P_FRine PTfRLANE7EQMODE_S0TI_TfRAL_0SWING_BOOST_Eef7#_PLI_UPDTOine P_FRine PTfRLANE7EQMODE_S0TI_TfRDBG_PRBS_Eef7_0_MASK 0x7
#define PBTfRLANE7EQMODE_S0TI_TfRDBG_PRBS_Eef7__0__SHIFT 0x0
#define PTfRLANE7E_SCI_UPDTI_TfRD_L
#def_SCI_D_EN7MASK 0xff_MAS_PLI_UPDTTfRLANE7E_SCI_UPDTI_TfRD_L
#def_SCI_D_EN7M__SHTEP_FRine P_FRine PTfRLANE7E_SCI_UPDTI_TfRD_L
#def_SCI_Eef7S_PLI_UPDine P_FRine PTfRLANE7E_SCI_UPDTI_TfRD_L
#def_SCI_Eef7S_PLI_UPDTSine P_FRine PTfRLANE7E_SCI_UPDTI_TfRDRV_DATA_def_SCI_D_EN7#define 0ine P_FRine PTfRLANE7E_SCI_UPDTI_TfRDRV_DATA_def_SCI_D_EN7#_PLI_UPDTOine P_FRine PTfRLANE7E_SCI_UPDTI_TfRDRV_DATA_def_SCI_Eef7_0_MASK 0x7
#define PBTfRLANE7E_SCI_UPDTI_TfRDRV_DATA_def_SCI_Eef7__0__SHIFT 0x0
#define PTfRLANE7E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_D_EN7MASK 0xffRine P_FRine PTfRLANE7E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_D_EN7MN_OVRD_VAL_0_MAS_PLI_UPTfRLANE7E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_Eef7S_PLI_UPDRine P_FRine PTfRLANE7E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_Eef7__0__SHIFT5
#define PB0_TfRLANE7E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_D_EN7Eine PB0PL
#define PB0_TfRLANE7E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_D_EN7EN_OVRD_VA6AP_SEL_MASK 0TfRLANE7E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_Eef7_0_MASK 0L
#define PB0_TfRLANE7E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_Eef7__0__SHIFT7
#define PB0_TfRLANE7E_PLEQMODE_SCI_UPDTI_TXCN_E7N0x16
#d7
#define PB0_TfRLANE7E_PLEQMODE_SCI_UPDTI_TXCN_E7N__SHTEP_FRine P_FRine PTfRLANE7E_PLEQMODE_SCI_UPDTI__NCOHERENTCKE7_0_MASK 0x7
#define PBTfRLANE7E_PLEQMODE_SCI_UPDTI__NCOHERENTCKE7__0__SHIFT 0x0
#define PTfRLANE7E_PLEQMODE_SCI_UPDTI_TXMARGE7N0x16
#d7Rine P_FRine PTfRLANE7E_PLEQMODE_SCI_UPDTI_TXMARGE7NN_OVRD_VAL_0_MAS_PLI_UPTfRLANE7E_PLEQMODE_SCI_UPDTI_DEEMPHf7_0_MASK 0L
#define PB0_TfRLANE7E_PLEQMODE_SCI_UPDTI_DEEMPHf7__0__SHIFT7
#define PB0_TfRLANE7E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDE7N0x16
#d3___MAS_PLI_UPDTTfRLANE7E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDE7NOVRD_VAL_0_MAS_PLI_UPDTTfRLANE7E_PLEQMODE_SCI_UPDTI_QOEFFICIENTE7N0x16
#dffinAIN__SHIFT 0xTfRLANE7E_PLEQMODE_SCI_UPDTI_QOEFFICIENTE7NC_ANALOG_finAIN__SHIFT TfRLANE8EQMODE_S0TI_TfRAL_0DISP_L
#MODET8MASK 0xff_MAS_PLI_UPDTTfRLANE8EQMODE_S0TI_TfRAL_0DISP_L
#MODET8M__SHTEP_FRine P_FRine PTfRLANE8EQMODE_S0TI_TfRAL_0INV_DATA_8S_PLI_UPDine P_FRine PTfRLANE8EQMODE_S0TI_TfRAL_0INV_DATA_8S_PLI_UPDTSine P_FRine PTfRLANE8EQMODE_S0TI_TfRAL_0SWING_BOOST_Eef8#define 0ine P_FRine PTfRLANE8EQMODE_S0TI_TfRAL_0SWING_BOOST_Eef8#_PLI_UPDTOine P_FRine PTfRLANE8EQMODE_S0TI_TfRDBG_PRBS_Eef8_0_MASK 0x7
#define PBTfRLANE8EQMODE_S0TI_TfRDBG_PRBS_Eef8__0__SHIFT 0x0
#define PTfRLANE8E_SCI_UPDTI_TfRD_L
#def_SCI_D_EN8MASK 0xff_MAS_PLI_UPDTTfRLANE8E_SCI_UPDTI_TfRD_L
#def_SCI_D_EN8M__SHTEP_FRine P_FRine PTfRLANE8E_SCI_UPDTI_TfRD_L
#def_SCI_Eef8S_PLI_UPDine P_FRine PTfRLANE8E_SCI_UPDTI_TfRD_L
#def_SCI_Eef8S_PLI_UPDTSine P_FRine PTfRLANE8E_SCI_UPDTI_TfRDRV_DATA_def_SCI_D_EN8#define 0ine P_FRine PTfRLANE8E_SCI_UPDTI_TfRDRV_DATA_def_SCI_D_EN8#_PLI_UPDTOine P_FRine PTfRLANE8E_SCI_UPDTI_TfRDRV_DATA_def_SCI_Eef8_0_MASK 0x7
#define PBTfRLANE8E_SCI_UPDTI_TfRDRV_DATA_def_SCI_Eef8__0__SHIFT 0x0
#define PTfRLANE8E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_D_EN8MASK 0xffRine P_FRine PTfRLANE8E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_D_EN8MN_OVRD_VAL_0_MAS_PLI_UPTfRLANE8E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_Eef8S_PLI_UPDRine P_FRine PTfRLANE8E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_Eef8__0__SHIFT5
#define PB0_TfRLANE8E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_D_EN8Eine PB0PL
#define PB0_TfRLANE8E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_D_EN8EN_OVRD_VA6AP_SEL_MASK 0TfRLANE8E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_Eef8_0_MASK 0L
#define PB0_TfRLANE8E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_Eef8__0__SHIFT7
#define PB0_TfRLANE8E_PLEQMODE_SCI_UPDTI_TXCN_E8N0x16
#d7
#define PB0_TfRLANE8E_PLEQMODE_SCI_UPDTI_TXCN_E8N__SHTEP_FRine P_FRine PTfRLANE8E_PLEQMODE_SCI_UPDTI__NCOHERENTCKE8_0_MASK 0x7
#define PBTfRLANE8E_PLEQMODE_SCI_UPDTI__NCOHERENTCKE8__0__SHIFT 0x0
#define PTfRLANE8E_PLEQMODE_SCI_UPDTI_TXMARGE8N0x16
#d7Rine P_FRine PTfRLANE8E_PLEQMODE_SCI_UPDTI_TXMARGE8NN_OVRD_VAL_0_MAS_PLI_UPTfRLANE8E_PLEQMODE_SCI_UPDTI_DEEMPHf8_0_MASK 0L
#define PB0_TfRLANE8E_PLEQMODE_SCI_UPDTI_DEEMPHf8__0__SHIFT7
#define PB0_TfRLANE8E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDE8N0x16
#d3___MAS_PLI_UPDTTfRLANE8E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDE8NOVRD_VAL_0_MAS_PLI_UPDTTfRLANE8E_PLEQMODE_SCI_UPDTI_QOEFFICIENTE8N0x16
#dffinAIN__SHIFT 0xTfRLANE8E_PLEQMODE_SCI_UPDTI_QOEFFICIENTE8NC_ANALOG_finAIN__SHIFT TfRLANE9EQMODE_S0TI_TfRAL_0DISP_L
#MODET9MASK 0xff_MAS_PLI_UPDTTfRLANE9EQMODE_S0TI_TfRAL_0DISP_L
#MODET9M__SHTEP_FRine P_FRine PTfRLANE9EQMODE_S0TI_TfRAL_0INV_DATA_9S_PLI_UPDine P_FRine PTfRLANE9EQMODE_S0TI_TfRAL_0INV_DATA_9S_PLI_UPDTSine P_FRine PTfRLANE9EQMODE_S0TI_TfRAL_0SWING_BOOST_Eef9#define 0ine P_FRine PTfRLANE9EQMODE_S0TI_TfRAL_0SWING_BOOST_Eef9#_PLI_UPDTOine P_FRine PTfRLANE9EQMODE_S0TI_TfRDBG_PRBS_Eef9_0_MASK 0x7
#define PBTfRLANE9EQMODE_S0TI_TfRDBG_PRBS_Eef9__0__SHIFT 0x0
#define PTfRLANE9E_SCI_UPDTI_TfRD_L
#def_SCI_D_EN9MASK 0xff_MAS_PLI_UPDTTfRLANE9E_SCI_UPDTI_TfRD_L
#def_SCI_D_EN9M__SHTEP_FRine P_FRine PTfRLANE9E_SCI_UPDTI_TfRD_L
#def_SCI_Eef9S_PLI_UPDine P_FRine PTfRLANE9E_SCI_UPDTI_TfRD_L
#def_SCI_Eef9S_PLI_UPDTSine P_FRine PTfRLANE9E_SCI_UPDTI_TfRDRV_DATA_def_SCI_D_EN9#define 0ine P_FRine PTfRLANE9E_SCI_UPDTI_TfRDRV_DATA_def_SCI_D_EN9#_PLI_UPDTOine P_FRine PTfRLANE9E_SCI_UPDTI_TfRDRV_DATA_def_SCI_Eef9_0_MASK 0x7
#define PBTfRLANE9E_SCI_UPDTI_TfRDRV_DATA_def_SCI_Eef9__0__SHIFT 0x0
#define PTfRLANE9E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_D_EN9MASK 0xffRine P_FRine PTfRLANE9E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_D_EN9MN_OVRD_VAL_0_MAS_PLI_UPTfRLANE9E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_Eef9S_PLI_UPDRine P_FRine PTfRLANE9E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_Eef9__0__SHIFT5
#define PB0_TfRLANE9E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_D_EN9Eine PB0PL
#define PB0_TfRLANE9E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_D_EN9EN_OVRD_VA6AP_SEL_MASK 0TfRLANE9E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_Eef9_0_MASK 0L
#define PB0_TfRLANE9E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_Eef9__0__SHIFT7
#define PB0_TfRLANE9E_PLEQMODE_SCI_UPDTI_TXCN_E9N0x16
#d7
#define PB0_TfRLANE9E_PLEQMODE_SCI_UPDTI_TXCN_E9N__SHTEP_FRine P_FRine PTfRLANE9E_PLEQMODE_SCI_UPDTI__NCOHERENTCKE9_0_MASK 0x7
#define PBTfRLANE9E_PLEQMODE_SCI_UPDTI__NCOHERENTCKE9__0__SHIFT 0x0
#define PTfRLANE9E_PLEQMODE_SCI_UPDTI_TXMARGE9N0x16
#d7Rine P_FRine PTfRLANE9E_PLEQMODE_SCI_UPDTI_TXMARGE9NN_OVRD_VAL_0_MAS_PLI_UPTfRLANE9E_PLEQMODE_SCI_UPDTI_DEEMPHf9_0_MASK 0L
#define PB0_TfRLANE9E_PLEQMODE_SCI_UPDTI_DEEMPHf9__0__SHIFT7
#define PB0_TfRLANE9E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDE9N0x16
#d3___MAS_PLI_UPDTTfRLANE9E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDE9NOVRD_VAL_0_MAS_PLI_UPDTTfRLANE9E_PLEQMODE_SCI_UPDTI_QOEFFICIENTE9N0x16
#dffinAIN__SHIFT 0xTfRLANE9E_PLEQMODE_SCI_UPDTI_QOEFFICIENTE9NC_ANALOG_finAIN__SHIFT TfRLANE10EQMODE_S0TI_TfRAL_0DISP_L
#MODET1_MASK 0xff_MAS_PLI_UPDTTfRLANE10EQMODE_S0TI_TfRAL_0DISP_L
#MODET1_M__SHTEP_FRine P_FRine PTfRLANE10EQMODE_S0TI_TfRAL_0INV_DATA_10N0x16
#dOine P_FRine PTfRLANE10EQMODE_S0TI_TfRAL_0INV_DATA_10N_PLI_UPDTSine P_FRine PTfRLANE10EQMODE_S0TI_TfRAL_0SWING_BOOST_Eef2_MASK 0xfPine P_FRine PTfRLANE10EQMODE_S0TI_TfRAL_0SWING_BOOST_Eef2_M_PLI_UPDTOine P_FRine PTfRLANE10EQMODE_S0TI_TfRDBG_PRBS_Eef10N0x16
#d0_MAS_PLI_UPDTTfRLANE10EQMODE_S0TI_TfRDBG_PRBS_Eef10N_0__SHIFT 0x0
#define PTfRLANE10E_SCI_UPDTI_TfRD_L
#def_SCI_D_EN1_MASK 0xff_MAS_PLI_UPDTTfRLANE10E_SCI_UPDTI_TfRD_L
#def_SCI_D_EN1_M__SHTEP_FRine P_FRine PTfRLANE10E_SCI_UPDTI_TfRD_L
#def_SCI_Eef10N0x16
#dOine P_FRine PTfRLANE10E_SCI_UPDTI_TfRD_L
#def_SCI_Eef10N_PLI_UPDTSine P_FRine PTfRLANE10E_SCI_UPDTI_TfRDRV_DATA_def_SCI_D_EN2_MASK 0xfPine P_FRine PTfRLANE10E_SCI_UPDTI_TfRDRV_DATA_def_SCI_D_EN2_M_PLI_UPDTOine P_FRine PTfRLANE10E_SCI_UPDTI_TfRDRV_DATA_def_SCI_Eef10N0x16
#d0_MAS_PLI_UPDTTfRLANE10E_SCI_UPDTI_TfRDRV_DATA_def_SCI_Eef10N_0__SHIFT 0x0
#define PTfRLANE10E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_D_EN1_MASK 0xffRine P_FRine PTfRLANE10E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_D_EN1_MN_OVRD_VAL_0_MAS_PLI_UPTfRLANE10E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_Eef10N0x16
#dORine P_FRine PTfRLANE10E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_Eef10N_0__SHIFT5
#define PB0_TfRLANE10E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_D_EN1_MASK 0xfPRine P_FRine PTfRLANE10E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_D_EN1_MN_OVRD_VA6AP_SEL_MASK 0TfRLANE10E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_Eef10N0x16
#d0Rine P_FRine PTfRLANE10E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_Eef10N_0__SHIFT7
#define PB0_TfRLANE10E_PLEQMODE_SCI_UPDTI_TXCN_E10N0x16
#d7
#define PB0_TfRLANE10E_PLEQMODE_SCI_UPDTI_TXCN_E10N__SHTEP_FRine P_FRine PTfRLANE10E_PLEQMODE_SCI_UPDTI__NCOHERENTCKE10N0x16
#d0_MAS_PLI_UPDTTfRLANE10E_PLEQMODE_SCI_UPDTI__NCOHERENTCKE10N_0__SHIFT 0x0
#define PTfRLANE10E_PLEQMODE_SCI_UPDTI_TXMARGE10N0x16
#d7Rine P_FRine PTfRLANE10E_PLEQMODE_SCI_UPDTI_TXMARGE10NN_OVRD_VAL_0_MAS_PLI_UPTfRLANE10E_PLEQMODE_SCI_UPDTI_DEEMPHf10N0x16
#d0Rine P_FRine PTfRLANE10E_PLEQMODE_SCI_UPDTI_DEEMPHf10N_0__SHIFT7
#define PB0_TfRLANE10E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDE10N0x16
#d3___MAS_PLI_UPDTTfRLANE10E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDE10NOVRD_VAL_0_MAS_PLI_UPDTTfRLANE10E_PLEQMODE_SCI_UPDTI_QOEFFICIENTE10N0x16
#dffinAIN__SHIFT 0xTfRLANE10E_PLEQMODE_SCI_UPDTI_QOEFFICIENTE10NC_ANALOG_finAIN__SHIFT TfRLANE11EQMODE_S0TI_TfRAL_0DISP_L
#MODET11MASK 0xff_MAS_PLI_UPDTTfRLANE11EQMODE_S0TI_TfRAL_0DISP_L
#MODET11M__SHTEP_FRine P_FRine PTfRLANE11EQMODE_S0TI_TfRAL_0INV_DATA_11C_PWRON_Oine P_FRine PTfRLANE11EQMODE_S0TI_TfRAL_0INV_DATA_11C_PLI_UPDTSine P_FRine PTfRLANE11EQMODE_S0TI_TfRAL_0SWING_BOOST_Eef22
#define ine P_FRine PTfRLANE11EQMODE_S0TI_TfRAL_0SWING_BOOST_Eef22
_PLI_UPDTOine P_FRine PTfRLANE11EQMODE_S0TI_TfRDBG_PRBS_Eef11N0x16
#d0_MAS_PLI_UPDTTfRLANE11EQMODE_S0TI_TfRDBG_PRBS_Eef11N_0__SHIFT 0x0
#define PTfRLANE11E_SCI_UPDTI_TfRD_L
#def_SCI_D_EN11MASK 0xff_MAS_PLI_UPDTTfRLANE11E_SCI_UPDTI_TfRD_L
#def_SCI_D_EN11M__SHTEP_FRine P_FRine PTfRLANE11E_SCI_UPDTI_TfRD_L
#def_SCI_Eef11C_PWRON_Oine P_FRine PTfRLANE11E_SCI_UPDTI_TfRD_L
#def_SCI_Eef11C_PLI_UPDTSine P_FRine PTfRLANE11E_SCI_UPDTI_TfRDRV_DATA_def_SCI_D_EN22
#define ine P_FRine PTfRLANE11E_SCI_UPDTI_TfRDRV_DATA_def_SCI_D_EN22
_PLI_UPDTOine P_FRine PTfRLANE11E_SCI_UPDTI_TfRDRV_DATA_def_SCI_Eef11N0x16
#d0_MAS_PLI_UPDTTfRLANE11E_SCI_UPDTI_TfRDRV_DATA_def_SCI_Eef11N_0__SHIFT 0x0
#define PTfRLANE11E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_D_EN11MASK 0xffRine P_FRine PTfRLANE11E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_D_EN11MN_OVRD_VAL_0_MAS_PLI_UPTfRLANE11E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_Eef11C_PWRON_ORine P_FRine PTfRLANE11E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_Eef11C_0__SHIFT5
#define PB0_TfRLANE11E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_D_EN22
#define R
#define PB0_TfRLANE11E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_D_EN22
N_OVRD_VA6AP_SEL_MASK 0TfRLANE11E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_Eef11N0x16
#d0R
#define PB0_TfRLANE11E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_Eef11N_0__SHIFT7
#define PB0_TfRLANE11E_PLEQMODE_SCI_UPDTI_TXCN_E11N0x16
#d7
#define PB0_TfRLANE11E_PLEQMODE_SCI_UPDTI_TXCN_E11N__SHTEP_FRine P_FRine PTfRLANE11E_PLEQMODE_SCI_UPDTI__NCOHERENTCKE11N0x16
#d0_MAS_PLI_UPDTTfRLANE11E_PLEQMODE_SCI_UPDTI__NCOHERENTCKE11N_0__SHIFT 0x0
#define PTfRLANE11E_PLEQMODE_SCI_UPDTI_TXMARGE11N0x16
#d7Rine P_FRine PTfRLANE11E_PLEQMODE_SCI_UPDTI_TXMARGE11NN_OVRD_VAL_0_MAS_PLI_UPTfRLANE11E_PLEQMODE_SCI_UPDTI_DEEMPHf11N0x16
#d0R
#define PB0_TfRLANE11E_PLEQMODE_SCI_UPDTI_DEEMPHf11N_0__SHIFT7
#define PB0_TfRLANE11E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDE11N0x16
#d3___MAS_PLI_UPDTTfRLANE11E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDE11NOVRD_VAL_0_MAS_PLI_UPDTTfRLANE11E_PLEQMODE_SCI_UPDTI_QOEFFICIENTE11N0x16
#dffinAIN__SHIFT 0xTfRLANE11E_PLEQMODE_SCI_UPDTI_QOEFFICIENTE11NC_ANALOG_finAIN__SHIFT TfRLANE12EQMODE_S0TI_TfRAL_0DISP_L
#MODET12MASK 0xff_MAS_PLI_UPDTTfRLANE12EQMODE_S0TI_TfRAL_0DISP_L
#MODET12M__SHTEP_FRine P_FRine PTfRLANE12EQMODE_S0TI_TfRAL_0INV_DATA_12C_PWRON_Oine P_FRine PTfRLANE12EQMODE_S0TI_TfRAL_0INV_DATA_12C_PLI_UPDTSine P_FRine PTfRLANE12EQMODE_S0TI_TfRAL_0SWING_BOOST_Eef12#define 0ine P_FRine PTfRLANE12EQMODE_S0TI_TfRAL_0SWING_BOOST_Eef12#_PLI_UPDTOine P_FRine PTfRLANE12EQMODE_S0TI_TfRDBG_PRBS_Eef12N0x16
#d0_MAS_PLI_UPDTTfRLANE12EQMODE_S0TI_TfRDBG_PRBS_Eef12N_0__SHIFT 0x0
#define PTfRLANE12E_SCI_UPDTI_TfRD_L
#def_SCI_D_EN12MASK 0xff_MAS_PLI_UPDTTfRLANE12E_SCI_UPDTI_TfRD_L
#def_SCI_D_EN12M__SHTEP_FRine P_FRine PTfRLANE12E_SCI_UPDTI_TfRD_L
#def_SCI_Eef12C_PWRON_Oine P_FRine PTfRLANE12E_SCI_UPDTI_TfRD_L
#def_SCI_Eef12C_PLI_UPDTSine P_FRine PTfRLANE12E_SCI_UPDTI_TfRDRV_DATA_def_SCI_D_EN22#define 0ine P_FRine PTfRLANE12E_SCI_UPDTI_TfRDRV_DATA_def_SCI_D_EN22#_PLI_UPDTOine P_FRine PTfRLANE12E_SCI_UPDTI_TfRDRV_DATA_def_SCI_Eef12N0x16
#d0_MAS_PLI_UPDTTfRLANE12E_SCI_UPDTI_TfRDRV_DATA_def_SCI_Eef12N_0__SHIFT 0x0
#define PTfRLANE12E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_D_EN12MASK 0xffRine P_FRine PTfRLANE12E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_D_EN12MN_OVRD_VAL_0_MAS_PLI_UPTfRLANE12E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_Eef12C_PWRON_ORine P_FRine PTfRLANE12E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_Eef12C_0__SHIFT5
#define PB0_TfRLANE12E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_D_EN12Eine PB0PL
#define PB0_TfRLANE12E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_D_EN12EN_OVRD_VA6AP_SEL_MASK 0TfRLANE12E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_Eef12N0x16
#d0L
#define PB0_TfRLANE12E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_Eef12N_0__SHIFT7
#define PB0_TfRLANE12E_PLEQMODE_SCI_UPDTI_TXCN_E12N0x16
#d7
#define PB0_TfRLANE12E_PLEQMODE_SCI_UPDTI_TXCN_E12N__SHTEP_FRine P_FRine PTfRLANE12E_PLEQMODE_SCI_UPDTI__NCOHERENTCKE12N0x16
#d0_MAS_PLI_UPDTTfRLANE12E_PLEQMODE_SCI_UPDTI__NCOHERENTCKE12N_0__SHIFT 0x0
#define PTfRLANE12E_PLEQMODE_SCI_UPDTI_TXMARGE12N0x16
#d7Rine P_FRine PTfRLANE12E_PLEQMODE_SCI_UPDTI_TXMARGE12NN_OVRD_VAL_0_MAS_PLI_UPTfRLANE12E_PLEQMODE_SCI_UPDTI_DEEMPHf12N0x16
#d0L
#define PB0_TfRLANE12E_PLEQMODE_SCI_UPDTI_DEEMPHf12N_0__SHIFT7
#define PB0_TfRLANE12E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDE12N0x16
#d3___MAS_PLI_UPDTTfRLANE12E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDE12NOVRD_VAL_0_MAS_PLI_UPDTTfRLANE12E_PLEQMODE_SCI_UPDTI_QOEFFICIENTE12N0x16
#dffinAIN__SHIFT 0xTfRLANE12E_PLEQMODE_SCI_UPDTI_QOEFFICIENTE12NC_ANALOG_finAIN__SHIFT TfRLANE13EQMODE_S0TI_TfRAL_0DISP_L
#MODET13MASK 0xff_MAS_PLI_UPDTTfRLANE13EQMODE_S0TI_TfRAL_0DISP_L
#MODET13M__SHTEP_FRine P_FRine PTfRLANE13EQMODE_S0TI_TfRAL_0INV_DATA_13C_PWRON_Oine P_FRine PTfRLANE13EQMODE_S0TI_TfRAL_0INV_DATA_13C_PLI_UPDTSine P_FRine PTfRLANE13EQMODE_S0TI_TfRAL_0SWING_BOOST_Eef13#define 0ine P_FRine PTfRLANE13EQMODE_S0TI_TfRAL_0SWING_BOOST_Eef13#_PLI_UPDTOine P_FRine PTfRLANE13EQMODE_S0TI_TfRDBG_PRBS_Eef13_0_MASK 0x7
#define PBTfRLANE13EQMODE_S0TI_TfRDBG_PRBS_Eef13__0__SHIFT 0x0
#define PTfRLANE13E_SCI_UPDTI_TfRD_L
#def_SCI_D_EN13MASK 0xff_MAS_PLI_UPDTTfRLANE13E_SCI_UPDTI_TfRD_L
#def_SCI_D_EN13M__SHTEP_FRine P_FRine PTfRLANE13E_SCI_UPDTI_TfRD_L
#def_SCI_Eef13C_PWRON_Oine P_FRine PTfRLANE13E_SCI_UPDTI_TfRD_L
#def_SCI_Eef13C_PLI_UPDTSine P_FRine PTfRLANE13E_SCI_UPDTI_TfRDRV_DATA_def_SCI_D_EN23#define 0ine P_FRine PTfRLANE13E_SCI_UPDTI_TfRDRV_DATA_def_SCI_D_EN23#_PLI_UPDTOine P_FRine PTfRLANE13E_SCI_UPDTI_TfRDRV_DATA_def_SCI_Eef13_0_MASK 0x7
#define PBTfRLANE13E_SCI_UPDTI_TfRDRV_DATA_def_SCI_Eef13__0__SHIFT 0x0
#define PTfRLANE13E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_D_EN13MASK 0xffRine P_FRine PTfRLANE13E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_D_EN13MN_OVRD_VAL_0_MAS_PLI_UPTfRLANE13E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_Eef13C_PWRON_ORine P_FRine PTfRLANE13E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_Eef13C_0__SHIFT5
#define PB0_TfRLANE13E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_D_EN13Eine PB0PL
#define PB0_TfRLANE13E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_D_EN13EN_OVRD_VA6AP_SEL_MASK 0TfRLANE13E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_Eef13_0_MASK 0L
#define PB0_TfRLANE13E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_Eef13__0__SHIFT7
#define PB0_TfRLANE13E_PLEQMODE_SCI_UPDTI_TXCN_E13N0x16
#d7
#define PB0_TfRLANE13E_PLEQMODE_SCI_UPDTI_TXCN_E13N__SHTEP_FRine P_FRine PTfRLANE13E_PLEQMODE_SCI_UPDTI__NCOHERENTCKE13_0_MASK 0x7
#define PBTfRLANE13E_PLEQMODE_SCI_UPDTI__NCOHERENTCKE13__0__SHIFT 0x0
#define PTfRLANE13E_PLEQMODE_SCI_UPDTI_TXMARGE13N0x16
#d7Rine P_FRine PTfRLANE13E_PLEQMODE_SCI_UPDTI_TXMARGE13NN_OVRD_VAL_0_MAS_PLI_UPTfRLANE13E_PLEQMODE_SCI_UPDTI_DEEMPHf13_0_MASK 0L
#define PB0_TfRLANE13E_PLEQMODE_SCI_UPDTI_DEEMPHf13__0__SHIFT7
#define PB0_TfRLANE13E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDE13N0x16
#d3___MAS_PLI_UPDTTfRLANE13E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDE13NOVRD_VAL_0_MAS_PLI_UPDTTfRLANE13E_PLEQMODE_SCI_UPDTI_QOEFFICIENTE13N0x16
#dffinAIN__SHIFT 0xTfRLANE13E_PLEQMODE_SCI_UPDTI_QOEFFICIENTE13NC_ANALOG_finAIN__SHIFT TfRLANE14EQMODE_S0TI_TfRAL_0DISP_L
#MODET14MASK 0xff_MAS_PLI_UPDTTfRLANE14EQMODE_S0TI_TfRAL_0DISP_L
#MODET14M__SHTEP_FRine P_FRine PTfRLANE14EQMODE_S0TI_TfRAL_0INV_DATA_14C_PWRON_Oine P_FRine PTfRLANE14EQMODE_S0TI_TfRAL_0INV_DATA_14C_PLI_UPDTSine P_FRine PTfRLANE14EQMODE_S0TI_TfRAL_0SWING_BOOST_Eef14#define 0ine P_FRine PTfRLANE14EQMODE_S0TI_TfRAL_0SWING_BOOST_Eef14#_PLI_UPDTOine P_FRine PTfRLANE14EQMODE_S0TI_TfRDBG_PRBS_Eef14_0_MASK 0x7
#define PBTfRLANE14EQMODE_S0TI_TfRDBG_PRBS_Eef14__0__SHIFT 0x0
#define PTfRLANE14E_SCI_UPDTI_TfRD_L
#def_SCI_D_EN14MASK 0xff_MAS_PLI_UPDTTfRLANE14E_SCI_UPDTI_TfRD_L
#def_SCI_D_EN14M__SHTEP_FRine P_FRine PTfRLANE14E_SCI_UPDTI_TfRD_L
#def_SCI_Eef14C_PWRON_Oine P_FRine PTfRLANE14E_SCI_UPDTI_TfRD_L
#def_SCI_Eef14C_PLI_UPDTSine P_FRine PTfRLANE14E_SCI_UPDTI_TfRDRV_DATA_def_SCI_D_EN24#define 0ine P_FRine PTfRLANE14E_SCI_UPDTI_TfRDRV_DATA_def_SCI_D_EN24#_PLI_UPDTOine P_FRine PTfRLANE14E_SCI_UPDTI_TfRDRV_DATA_def_SCI_Eef14_0_MASK 0x7
#define PBTfRLANE14E_SCI_UPDTI_TfRDRV_DATA_def_SCI_Eef14__0__SHIFT 0x0
#define PTfRLANE14E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_D_EN14MASK 0xffRine P_FRine PTfRLANE14E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_D_EN14MN_OVRD_VAL_0_MAS_PLI_UPTfRLANE14E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_Eef14C_PWRON_ORine P_FRine PTfRLANE14E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_Eef14__0__SHIFT5
#define PB0_TfRLANE14E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_D_EN14Eine PB0PL
#define PB0_TfRLANE14E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_D_EN14EN_OVRD_VA6AP_SEL_MASK 0TfRLANE14E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_Eef14_0_MASK 0L
#define PB0_TfRLANE14E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_Eef14__0__SHIFT7
#define PB0_TfRLANE14E_PLEQMODE_SCI_UPDTI_TXCN_E14N0x16
#d7
#define PB0_TfRLANE14E_PLEQMODE_SCI_UPDTI_TXCN_E14N__SHTEP_FRine P_FRine PTfRLANE14E_PLEQMODE_SCI_UPDTI__NCOHERENTCKE14_0_MASK 0x7
#define PBTfRLANE14E_PLEQMODE_SCI_UPDTI__NCOHERENTCKE14__0__SHIFT 0x0
#define PTfRLANE14E_PLEQMODE_SCI_UPDTI_TXMARGE14N0x16
#d7Rine P_FRine PTfRLANE14E_PLEQMODE_SCI_UPDTI_TXMARGE14NN_OVRD_VAL_0_MAS_PLI_UPTfRLANE14E_PLEQMODE_SCI_UPDTI_DEEMPHf14_0_MASK 0L
#define PB0_TfRLANE14E_PLEQMODE_SCI_UPDTI_DEEMPHf14__0__SHIFT7
#define PB0_TfRLANE14E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDE14N0x16
#d3___MAS_PLI_UPDTTfRLANE14E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDE14NOVRD_VAL_0_MAS_PLI_UPDTTfRLANE14E_PLEQMODE_SCI_UPDTI_QOEFFICIENTE14N0x16
#dffinAIN__SHIFT 0xTfRLANE14E_PLEQMODE_SCI_UPDTI_QOEFFICIENTE14NC_ANALOG_finAIN__SHIFT TfRLANE15EQMODE_S0TI_TfRAL_0DISP_L
#MODET15MASK 0xff_MAS_PLI_UPDTTfRLANE15EQMODE_S0TI_TfRAL_0DISP_L
#MODET15M__SHTEP_FRine P_FRine PTfRLANE15EQMODE_S0TI_TfRAL_0INV_DATA_15C_PWRON_Oine P_FRine PTfRLANE15EQMODE_S0TI_TfRAL_0INV_DATA_15C_PLI_UPDTSine P_FRine PTfRLANE15EQMODE_S0TI_TfRAL_0SWING_BOOST_Eef15#define 0ine P_FRine PTfRLANE15EQMODE_S0TI_TfRAL_0SWING_BOOST_Eef15#_PLI_UPDTOine P_FRine PTfRLANE15EQMODE_S0TI_TfRDBG_PRBS_Eef15_0_MASK 0ine P_FRine PTfRLANE15EQMODE_S0TI_TfRDBG_PRBS_Eef15__0__SHIFT 0x0
#define PTfRLANE15E_SCI_UPDTI_TfRD_L
#def_SCI_D_EN15MASK 0xff_MAS_PLI_UPDTTfRLANE15E_SCI_UPDTI_TfRD_L
#def_SCI_D_EN15M__SHTEP_FRine P_FRine PTfRLANE15E_SCI_UPDTI_TfRD_L
#def_SCI_Eef15C_PWRON_Oine P_FRine PTfRLANE15E_SCI_UPDTI_TfRD_L
#def_SCI_Eef15C_PLI_UPDTSine P_FRine PTfRLANE15E_SCI_UPDTI_TfRDRV_DATA_def_SCI_D_EN25#define 0ine P_FRine PTfRLANE15E_SCI_UPDTI_TfRDRV_DATA_def_SCI_D_EN25#_PLI_UPDTOine P_FRine PTfRLANE15E_SCI_UPDTI_TfRDRV_DATA_def_SCI_Eef15_0_MASK 0ine P_FRine PTfRLANE15E_SCI_UPDTI_TfRDRV_DATA_def_SCI_Eef15__0__SHIFT 0x0
#define PTfRLANE15E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_D_EN15MASK 0xffRine P_FRine PTfRLANE15E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_D_EN15MN_OVRD_VAL_0_MAS_PLI_UPTfRLANE15E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_Eef15C_PWRON_ORine P_FRine PTfRLANE15E_SCI_UPDTI_TfRDRV_L_RO_P_SCI_Eef15C_0__SHIFT5
#define PB0_TfRLANE15E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_D_EN15Eine PB0PL
#define PB0_TfRLANE15E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_D_EN15EN_OVRD_VA6AP_SEL_MASK 0TfRLANE15E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_Eef15_0_MASK 0L
#define PB0_TfRLANE15E_SCI_UPDTI_TfRFRD_TENDLL_RO_P_SCI_Eef15__0__SHIFT7
#define PB0_TfRLANE15E_PLEQMODE_SCI_UPDTI_TXCN_E15N0x16
#d7
#define PB0_TfRLANE15E_PLEQMODE_SCI_UPDTI_TXCN_E15N__SHTEP_FRine P_FRine PTfRLANE15E_PLEQMODE_SCI_UPDTI__NCOHERENTCKE15_0_MASK 0ine P_FRine PTfRLANE15E_PLEQMODE_SCI_UPDTI__NCOHERENTCKE15__0__SHIFT 0x0
#define PTfRLANE15E_PLEQMODE_SCI_UPDTI_TXMARGE15N0x16
#d7Rine P_FRine PTfRLANE15E_PLEQMODE_SCI_UPDTI_TXMARGE15NN_OVRD_VAL_0_MAS_PLI_UPTfRLANE15E_PLEQMODE_SCI_UPDTI_DEEMPHf15_0_MASK 0L
#define PB0_TfRLANE15E_PLEQMODE_SCI_UPDTI_DEEMPHf15__0__SHIFT7
#define PB0_TfRLANE15E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDE15N0x16
#d3___MAS_PLI_UPDTTfRLANE15E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDE15NOVRD_VAL_0_MAS_PLI_UPDTTfRLANE15E_PLEQMODE_SCI_UPDTI_QOEFFICIENTE15N0x16
#dffinAIN__SHIFT 0xTfRLANE15E_PLEQMODE_SCI_UPDTI_QOEFFICIENTE15NC_ANALOG_finAIN__SHIF1_GLBEQMODE_S0TI_BACKUPN0x16
#dffffinAIN__SHIF1_GLBEQMODE_S0TI_BACKUPN__SHTEP_FRine P_FRine1_GLBEQMODE_S0TI_AL_0IDLEDET_THN0x16
#d3__0Rine P_FRine1_GLBEQMODE_S0TI_AL_0IDLEDET_THN_PLI_UPDTSRine P_FRine1_GLBEQMODE_S0TI_DBG_RX2TXBYP_SELN0x16
#d7R__0Rine P_FRine1_GLBEQMODE_S0TI_DBG_RX2TXBYP_SELN_PLI_UPDTS4ine P_FRine1_GLBEQMODE_S0TI_DBG_RXFEBYP_Eef0_MASK 0L__0Rine P_FRine1_GLBEQMODE_S0TI_DBG_RXFEBYP_Eef_PLI_UPDTS7ine P_FRine1_GLBEQMODE_S0TI_DBG_RXPRBS_CLRMASK 0xffRL__0Rine P_FRine1_GLBEQMODE_S0TI_DBG_RXPRBS_CLRM_PLI_UPDTS8ine P_FRine1_GLBEQMODE_S0TI_DBG_RXTOGGLE_Eef0_MASK 2RL__0Rine P_FRine1_GLBEQMODE_S0TI_DBG_RXTOGGLE_Eef_PLI_UPDTS9ine P_FRine1_GLBEQMODE_S0TI_DBG_TX2RXLBACK_Eef0_MASK 4RL__0Rine P_FRine1_GLBEQMODE_S0TI_DBG_TX2RXLBACK_Eef_PLI_UPDTSfinAIN__SHIF1_GLBEQMODE_S0TI_TXAL_0CMGOOI_UANGEf0_MASK c0RL__0Rine P_FRine1_GLBEQMODE_S0TI_TXAL_0CMGOOI_UANGEf_PLI_UPDTSeine P_FRine1_GLBEQMODE_S01__RXDBG_CDRRFR_BYP_Eef0_MASK 1ine P_FRine1_GLBEQMODE_S01__RXDBG_CDRRFR_BYP_Eef__SHTEP_FRine P_FRine1_GLBEQMODE_S01__RXDBG_CDRRFR_BYP_D_EN0x16
#d7eine P_FRine1_GLBEQMODE_S01__RXDBG_CDRRFR_BYP_D_EN_PLI_UPDTSine P_FRine1_GLBEQMODE_S01__RXDBG_CDRRPHfBYP_Eef0_MASK 0Line P_FRine1_GLBEQMODE_S01__RXDBG_CDRRPHfBYP_Eef_0__SHIFT7
#define PB1_GLBEQMODE_S01__RXDBG_CDRRPHfBYP_D_EN0x16
#d3f0Rine P_FRine1_GLBEQMODE_S01__RXDBG_CDRRPHfBYP_D_ENOVRD_VAL_0_MAS_PLI_UP1_GLBEQMODE_S01__RXDBG_D0THfBYP_Eef0_MASK 4_0Rine P_FRine1_GLBEQMODE_S01__RXDBG_D0THfBYP_EefOVRD_VAL_eine P_FRine1_GLBEQMODE_S01__RXDBG_D0THfBYP_D_EN0x16
#d3f8_0Rine P_FRine1_GLBEQMODE_S01__RXDBG_D0THfBYP_D_ENOVRD_VAL_finAIN__SHIF1_GLBEQMODE_S01__RXDBG_D1THfBYP_Eef0_MASK 4_0R0Rine P_FRine1_GLBEQMODE_S01__RXDBG_D1THfBYP_EefOVRD_VAL_16ine P_FRine1_GLBEQMODE_S01__RXDBG_D1THfBYP_D_EN0x16
#d3f8_0R0Rine P_FRine1_GLBEQMODE_S01__RXDBG_D1THfBYP_D_EN_PLI_UPDTS7
#define PB1_GLBEQMODE_S01__TST_LOSPDTST_Eef0_MASK 4RL__0RRine P_FRine1_GLBEQMODE_S01__TST_LOSPDTST_Eef_PLI_UPDTSeine P_FRine1_GLBEQMODE_S01__PLLRAL_0DISP_L
#DIVf0_MASK 0L__0RRRine P_FRine1_GLBEQMODE_S01__PLLRAL_0DISP_L
#DIVf_PLI_UPDTSfinAIN__SHIF1_GLBEQMODE_S02__RXDBG_D2THfBYP_Eef0_MASK Sine P_FRine1_GLBEQMODE_S02__RXDBG_D2THfBYP_Eef__SHTEP_FRine P_FRine1_GLBEQMODE_S02__RXDBG_D2THfBYP_D_EN0x16
#dfeine P_FRine1_GLBEQMODE_S02__RXDBG_D2THfBYP_D_EN_PLI_UPDTSine P_FRine1_GLBEQMODE_S02__RXDBG_D3THfBYP_Eef0_MASK SRRine P_FRine1_GLBEQMODE_S02__RXDBG_D3THfBYP_EefOVRD_VAL_0_MAS_PLI_UP1_GLBEQMODE_S02__RXDBG_D3THfBYP_D_EN0x16
#dfeRRine P_FRine1_GLBEQMODE_S02__RXDBG_D3THfBYP_D_EN_PLI_UPDT9ine P_FRine1_GLBEQMODE_S02__RXDBG_DXTHfBYP_Eef0_MASK SRRRRine P_FRine1_GLBEQMODE_S02__RXDBG_DXTHfBYP_EefOVRD_VAL_1Rine P_FRine1_GLBEQMODE_S02__RXDBG_DXTHfBYP_D_EN0x16
#dfeRRRRine P_FRine1_GLBEQMODE_S02__RXDBG_DXTHfBYP_D_EN_PLI_UPDTSSine P_FRine1_GLBEQMODE_S02__RXDBG_ETHfBYP_Eef0_MASK SRRRRRRine P_FRine1_GLBEQMODE_S02__RXDBG_ETHfBYP_EefOVRD_VAL_10_MAS_PLI_UP1_GLBEQMODE_S02__RXDBG_ETHfBYP_D_EN0x16
#dfeRRRRRRine P_FRine1_GLBEQMODE_S02__RXDBG_ETHfBYP_D_EN_PLI_UPDTS9ine P_FRine1_GLBEQMODE_S03__RXDBG_SELN0x16
#dSfinAIN__SHIF1_GLBEQMODE_S03__RXDBG_SELN__SHTEP_FRine P_FRine1_GLBEQMODE_S03__BG_CL_0LCE_S0_VREF0_SELN0x16
#d6Rine P_FRine1_GLBEQMODE_S03__BG_CL_0LCE_S0_VREF0_SELN_0__SHIFT5
#define PB1_GLBEQMODE_S03__BG_CL_0LCE_S0_VREF1_SELN0x16
#dS0Line P_FRine1_GLBEQMODE_S03__BG_CL_0LCE_S0_VREF1_SELN_0__SHIFT7
#define PB1_GLBEQMODE_S03__BG_CL_0ROE_S0_VREF_SELN0x16
#d6RLine P_FRine1_GLBEQMODE_S03__BG_CL_0ROE_S0_VREF_SELN_PLI_UPDT9ine P_FRine1_GLBEQMODE_S03__BG_DBG_VREFBYP_Eef0_MASK 0L_ine P_FRine1_GLBEQMODE_S03__BG_DBG_VREFBYP_Eef_PLI_UPDTbine P_FRine1_GLBEQMODE_S03__BG_DBG_IREFBYP_Eef0_MASK 1RRRine P_FRine1_GLBEQMODE_S03__BG_DBG_IREFBYP_Eef_PLI_UPDTcine P_FRine1_GLBEQMODE_S03__BG_DBG_ANALOG_SELN0x16
#dScRRRine P_FRine1_GLBEQMODE_S03__BG_DBG_ANALOG_SELNOVRD_VAL_eine P_FRine1_GLBEQMODE_S03I_DBG_DLLRAL
#SELN0x16
#dScRRRRine P_FRine1_GLBEQMODE_S03__DBG_DLLRAL
#SELN_PLI_UPDTS2ine P_FRine1_GLBEQMODE_S03__PLLRDISP_L
#CMOS#SELN0x16
#d2RRRRRine P_FRine1_GLBEQMODE_S03__PLLRDISP_L
#CMOS#SELN_PLI_UPDTS5
#define PB1_GLBEQMODE_S03__DBG_RXPI_OFFSET_BYP_Eef0_MASK 4_0R0Rine P_FRine1_GLBEQMODE_S03__DBG_RXPI_OFFSET_BYP_EefOVRD_VAL_16ine P_FRine1_GLBEQMODE_S03__DBG_RXPI_OFFSET_BYP_D_EN0x16
#d78_0R0Rine P_FRine1_GLBEQMODE_S03__DBG_RXPI_OFFSET_BYP_D_EN_PLI_UPDTS7
#define PB1_GLBEQMODE_S03__DBG_RXSWAPDXfBYP_Eef0_MASK 0L_0R0Rine P_FRine1_GLBEQMODE_S03__DBG_RXSWAPDXfBYP_Eef_PLI_UPDTSbine P_FRine1_GLBEQMODE_S03__DBG_RXSWAPDXfBYP_D_EN0x16
#d7L__0RRRine P_FRine1_GLBEQMODE_S03__DBG_RXSWAPDXfBYP_D_EN_PLI_UPDTScine P_FRine1_GLBEQMODE_S03__DBG_RXLEQ_DCATTNfBYP_OVRRDISABLEf0_MASK 0L__0RRRine P_FRine1_GLBEQMODE_S03__DBG_RXLEQ_DCATTNfBYP_OVRRDISABLEf_PLI_UPDTSfinAIN__SHIF1_GLBEQMODE_S04__DBG_RXAPU_INST_0x16
#dffffinAIN__SHIF1_GLBEQMODE_S04__DBG_RXAPU_INST___SHTEP_FRine P_FRine1_GLBEQMODE_S04__DBG_RXDFEMUXfBYP_D_EN0x16
#d3__0Rine P_FRine1_GLBEQMODE_S04__DBG_RXDFEMUXfBYP_D_ENOVRD_VAL_1Rine P_FRine1_GLBEQMODE_S04__DBG_RXDFEMUXfBYP_Eef0_MASK 4_0R0ine P_FRine1_GLBEQMODE_S04__DBG_RXDFEMUXfBYP_Eef_PLI_UPDTS2ine P_FRine1_GLBEQMODE_S04__DBG_RXAPU_EXECN0x16
#d3c_0RRRine P_FRine1_GLBEQMODE_S04__DBG_RXAPU_EXECNOVRD_VAL_16ine P_FRine1_GLBEQMODE_S04__DBG_RXDLLRV_S0_REF_SELN0x16
#d4RL__0Rine P_FRine1_GLBEQMODE_S04__DBG_RXDLLRV_S0_REF_SELN_PLI_UPDTSfinAIN__SHIF1_GLBEQMODE_S04__PWRGOOI__SCI_0_MASK 0L_0R0Rine P_FRine1_GLBEQMODE_S04__PWRGOOI__SCI__PLI_UPDTSbine P_FRine1_GLBEQMODE_S04__DBG_RXRDATA_GATING_DISABLEf0_MASK 1L__0RRRine P_FRine1_GLBEQMODE_S04__DBG_RXRDATA_GATING_DISABLEf_PLI_UPDTScine P_FRine1_GLBEQMODE_S05__DBG_RXAPU_MODET0x16
#dffine P_FRine1_GLBEQMODE_S05__DBG_RXAPU_MODET__SHTEP_FRine P_FRine1_GLBE_PLEQMODE_SCI_UPDTI__GNR_ALLR_PLEUPDT_L0T3MASK 0xff_MAS_PLI_UP1_GLBE_PLEQMODE_SCI_UPDTI__GNR_ALLR_PLEUPDT_L0T3M__SHTEP_FRine P_FRine1_GLBE_PLEQMODE_SCI_UPDTI__GNR_ALLR_PLEUPDT_L4T7S_PLI_UPDine P_FRine1_GLBE_PLEQMODE_SCI_UPDTI__GNR_ALLR_PLEUPDT_L4T7S_PLI_UPDTSine P_FRine1_GLBE_PLEQMODE_SCI_UPDTI__GNR_ALLR_PLEUPDT_L8T22
#define ine P_FRine1_GLBE_PLEQMODE_SCI_UPDTI__GNR_ALLR_PLEUPDT_L8T22
_PLI_UPDTOine P_FRine1_GLBE_PLEQMODE_SCI_UPDTI__GNR_ALLR_PLEUPDT_L12T15_0_MASK 0ine P_FRine1_GLBE_PLEQMODE_SCI_UPDTI__GNR_ALLR_PLEUPDT_L12T15__0__SHIFT 0x0
#define1_GLBE_PLEQMODE_SCI_UPDTI__GNR_IMPC_ENACTIVER_PLEUPDT_ASK 0xffRine P_FRine1_GLBE_PLEQMODE_SCI_UPDTI__GNR_IMPC_ENACTIVER_PLEUPDT_N_OVRD_VAL_0_MAS_PLI_1_GLBE_PLEQMODE_SCI_UPDTI_TXNIMPT0x16
#dfRRine P_FRine1_GLBE_PLEQMODE_SCI_UPDTI_TXNIMPTOVRD_VAL_0_MAS_PLI_UP1_GLBE_PLEQMODE_SCI_UPDTI_TXCIMPT0x16
#dfRRRine P_FRine1_GLBE_PLEQMODE_SCI_UPDTI_TXPIMPTOVRD_VAL_cine P_FRine1_GLBE_PLEQMODE_SCI_UPDTI_RXIMPT0x16
#dfRRRRine P_FRine1_GLBE_PLEQMODE_SCI_UPDTI_RXIMPTOVRD_VAL_1Rine P_FRine1_GLBE_PLEQMODE_SCI_UPDTI__MPC_ENACTIVER0_MASK 1L__0Rine P_FRine1_GLBE_PLEQMODE_SCI_UPDTI__MPC_ENACTIVER_PLI_UPDTS4ine P_FRine1_GLBE_PLEQMODE_SCI_UPD1I__GNR_MODET_PLEUPDT_L0T3MASK 0xff_MAS_PLI_UP1_GLBE_PLEQMODE_SCI_UPD1I__GNR_MODET_PLEUPDT_L0T3M__SHTEP_FRine P_FRine1_GLBE_PLEQMODE_SCI_UPD1I__GNR_FREQDIVf_PLEUPDT_L0T3MASK 0xfOine P_FRine1_GLBE_PLEQMODE_SCI_UPD1I__GNR_FREQDIVf_PLEUPDT_L0T3M_PLI_UPDTSine P_FRine1_GLBE_PLEQMODE_SCI_UPD1I__GNR_DLLRLOCKf_PLEUPDT_L0T3MASK 0xf4ine P_FRine1_GLBE_PLEQMODE_SCI_UPD1I__GNR_DLLRLOCKf_PLEUPDT_L0T3M_PLI_UPDTOine P_FRine1_GLBE_PLEQMODE_SCI_UPD1I_DLLRLOCKf0f0_MASK 1RRRine P_FRine1_GLBE_PLEQMODE_SCI_UPD1I_DLLRLOCKf0fOVRD_VAL_cine P_FRine1_GLBE_PLEQMODE_SCI_UPD1I_DLLRLOCKf1N0x16
#d2RRRine P_FRine1_GLBE_PLEQMODE_SCI_UPD1I_DLLRLOCKf1NOVRD_VAL_dine P_FRine1_GLBE_PLEQMODE_SCI_UPD1I_DLLRLOCKf2N0x16
#d4RL_ine P_FRine1_GLBE_PLEQMODE_SCI_UPD1I_DLLRLOCKf2NOVRD_VAL_eine P_FRine1_GLBE_PLEQMODE_SCI_UPD1I_DLLRLOCKf3_0_MASK 0L_0ine P_FRine1_GLBE_PLEQMODE_SCI_UPD1I_DLLRLOCKf3_OVRD_VAL_finAIN__SHIF1_GLBE_PLEQMODE_SCI_UPD1I_MODET0N0x16
#d3__0Rine P_FRine1_GLBE_PLEQMODE_SCI_UPD1I_MODET0NOVRD_VAL_1Rine P_FRine1_GLBE_PLEQMODE_SCI_UPD1I_FREQDIVf0N0x16
#dcRRRRine P_FRine1_GLBE_PLEQMODE_SCI_UPD1I_FREQDIVf0N_PLI_UPDTS2ine P_FRine1_GLBE_PLEQMODE_SCI_UPD1I_MODET1N0x16
#d3__0RRine P_FRine1_GLBE_PLEQMODE_SCI_UPD1I_MODET1R_PLI_UPDTS4ine P_FRine1_GLBE_PLEQMODE_SCI_UPD1I_FREQDIVf1N0x16
#dcRRRRRine P_FRine1_GLBE_PLEQMODE_SCI_UPD1I_FREQDIVf1NOVRD_VAL_16ine P_FRine1_GLBE_PLEQMODE_SCI_UPD1I_MODET2N0x16
#d3__0RRRine P_FRine1_GLBE_PLEQMODE_SCI_UPD1I_MODET2C_PLI_UPDTS0_MAS_PLI_UP1_GLBE_PLEQMODE_SCI_UPD1I_FREQDIVf2N0x16
#dcRRRRRRine P_FRine1_GLBE_PLEQMODE_SCI_UPD1I_FREQDIVf2N_PLI_UPDTSfinAIN__SHIF1_GLBE_PLEQMODE_SCI_UPD1I_MODET3N0x16
#d3__0RRRRine P_FRine1_GLBE_PLEQMODE_SCI_UPD1I_MODET3f_PLI_UPDTScine P_FRine1_GLBE_PLEQMODE_SCI_UPD1I_FREQDIVf3N0x16
#dcRRRRRRRine P_FRine1_GLBE_PLEQMODE_SCI_UPD1I_FREQDIVf3f_PLI_UPDTSeine P_FRine1_GLBE_PLEQMODE_SCI_UPD2I__GNR_MODET_PLEUPDT_L4T7S_PLI_UPSine P_FRine1_GLBE_PLEQMODE_SCI_UPD2I__GNR_MODET_PLEUPDT_L4T7S__SHTEP_FRine P_FRine1_GLBE_PLEQMODE_SCI_UPD2I__GNR_FREQDIVf_PLEUPDT_L4T7S_PLI_UPDine P_FRine1_GLBE_PLEQMODE_SCI_UPD2I__GNR_FREQDIVf_PLEUPDT_L4T7S_PLI_UPDTSine P_FRine1_GLBE_PLEQMODE_SCI_UPD2I__GNR_DLLRLOCKf_PLEUPDT_L4T7S_PLI_UP4ine P_FRine1_GLBE_PLEQMODE_SCI_UPD2I__GNR_DLLRLOCKf_PLEUPDT_L4T7S_PLI_UPDTOine P_FRine1_GLBE_PLEQMODE_SCI_UPD2I_DLLRLOCKf4f0_MASK 1RRRine P_FRine1_GLBE_PLEQMODE_SCI_UPD2I_DLLRLOCKf4fOVRD_VAL_cine P_FRine1_GLBE_PLEQMODE_SCI_UPD2I_DLLRLOCKf5N0x16
#d2RRRine P_FRine1_GLBE_PLEQMODE_SCI_UPD2I_DLLRLOCKf5NOVRD_VAL_dine P_FRine1_GLBE_PLEQMODE_SCI_UPD2I_DLLRLOCKf6N0x16
#d4RL_ine P_FRine1_GLBE_PLEQMODE_SCI_UPD2I_DLLRLOCKf6NOVRD_VAL_eine P_FRine1_GLBE_PLEQMODE_SCI_UPD2I_DLLRLOCKf7_0_MASK 0L_0ine P_FRine1_GLBE_PLEQMODE_SCI_UPD2I_DLLRLOCKf7_OVRD_VAL_finAIN__SHIF1_GLBE_PLEQMODE_SCI_UPD2I_MODET4N0x16
#d3__0Rine P_FRine1_GLBE_PLEQMODE_SCI_UPD2I_MODET4NOVRD_VAL_1Rine P_FRine1_GLBE_PLEQMODE_SCI_UPD2I_FREQDIVf4N0x16
#dcRRRRine P_FRine1_GLBE_PLEQMODE_SCI_UPD2I_FREQDIVf4N_PLI_UPDTS2ine P_FRine1_GLBE_PLEQMODE_SCI_UPD2I_MODET5N0x16
#d3__0RRine P_FRine1_GLBE_PLEQMODE_SCI_UPD2I_MODET5N_PLI_UPDTS4ine P_FRine1_GLBE_PLEQMODE_SCI_UPD2I_FREQDIVf5N0x16
#dcRRRRRine P_FRine1_GLBE_PLEQMODE_SCI_UPD2I_FREQDIVf5NOVRD_VAL_16ine P_FRine1_GLBE_PLEQMODE_SCI_UPD2I_MODET6N0x16
#d3__0RRRine P_FRine1_GLBE_PLEQMODE_SCI_UPD2I_MODET6N_PLI_UPDTS0_MAS_PLI_UP1_GLBE_PLEQMODE_SCI_UPD2I_FREQDIVf6N0x16
#dcRRRRRRine P_FRine1_GLBE_PLEQMODE_SCI_UPD2I_FREQDIVf6N_PLI_UPDTSfinAIN__SHIF1_GLBE_PLEQMODE_SCI_UPD2I_MODET7N0x16
#d3__0RRRRine P_FRine1_GLBE_PLEQMODE_SCI_UPD2I_MODET7N_PLI_UPDTScine P_FRine1_GLBE_PLEQMODE_SCI_UPD2I_FREQDIVf7N0x16
#dcRRRRRRRine P_FRine1_GLBE_PLEQMODE_SCI_UPD2I_FREQDIVf7N_PLI_UPDTSeine P_FRine1_GLBE_PLEQMODE_SCI_UPD3I__GNR_MODET_PLEUPDT_L8T22
#defineSine P_FRine1_GLBE_PLEQMODE_SCI_UPD3I__GNR_MODET_PLEUPDT_L8T22
__SHTEP_FRine P_FRine1_GLBE_PLEQMODE_SCI_UPD3I__GNR_FREQDIVf_PLEUPDT_L8T22
#define2ine P_FRine1_GLBE_PLEQMODE_SCI_UPD3I__GNR_FREQDIVf_PLEUPDT_L8T22
_PLI_UPDTSine P_FRine1_GLBE_PLEQMODE_SCI_UPD3I__GNR_DLLRLOCKf_PLEUPDT_L8T22
#define ine P_FRine1_GLBE_PLEQMODE_SCI_UPD3I__GNR_DLLRLOCKf_PLEUPDT_L8T22
_PLI_UPDTOine P_FRine1_GLBE_PLEQMODE_SCI_UPD3I_DLLRLOCKf8f0_MASK 1RRRine P_FRine1_GLBE_PLEQMODE_SCI_UPD3I_DLLRLOCKf8fOVRD_VAL_cine P_FRine1_GLBE_PLEQMODE_SCI_UPD3I_DLLRLOCKf9N0x16
#d2RRRine P_FRine1_GLBE_PLEQMODE_SCI_UPD3I_DLLRLOCKf9NOVRD_VAL_dine P_FRine1_GLBE_PLEQMODE_SCI_UPD3I_DLLRLOCKf1_MASK 0xfPRRRine P_FRine1_GLBE_PLEQMODE_SCI_UPD3I_DLLRLOCKf10NC_ANALOG_eine P_FRine1_GLBE_PLEQMODE_SCI_UPD3I_DLLRLOCKf11_0_MASK 0L_0ine P_FRine1_GLBE_PLEQMODE_SCI_UPD3I_DLLRLOCKf11_OVRD_VAL_finAIN__SHIF1_GLBE_PLEQMODE_SCI_UPD3_#MODET8MASK 0xf3__0Rine P_FRine1_GLBE_PLEQMODE_SCI_UPD3_#MODET8MOVRD_VAL_1Rine P_FRine1_GLBE_PLEQMODE_SCI_UPD3I_FREQDIVf8N0x16
#dcRRRRine P_FRine1_GLBE_PLEQMODE_SCI_UPD3I_FREQDIVf8N_PLI_UPDTS2ine P_FRine1_GLBE_PLEQMODE_SCI_UPD3_#MODET9N0x16
#d3__0RRine P_FRine1_GLBE_PLEQMODE_SCI_UPD3_#MODET9N_PLI_UPDTS4ine P_FRine1_GLBE_PLEQMODE_SCI_UPD3I_FREQDIVf9N0x16
#dcRRRRRine P_FRine1_GLBE_PLEQMODE_SCI_UPD3I_FREQDIVf9NOVRD_VAL_16ine P_FRine1_GLBE_PLEQMODE_SCI_UPD3_#MODET10N0x16
#d3__0RRRine P_FRine1_GLBE_PLEQMODE_SCI_UPD3_#MODET10N_PLI_UPDTS0_MAS_PLI_UP1_GLBE_PLEQMODE_SCI_UPD3I_FREQDIVf10N0x16
#dcRRRRRRine P_FRine1_GLBE_PLEQMODE_SCI_UPD3I_FREQDIVf10N_PLI_UPDTSfinAIN__SHIF1_GLBE_PLEQMODE_SCI_UPD3_#MODET11N0x16
#d3__0RRRRine P_FRine1_GLBE_PLEQMODE_SCI_UPD3_#MODET11N_PLI_UPDTScine P_FRine1_GLBE_PLEQMODE_SCI_UPD3I_FREQDIVf11N0x16
#dcRRRRRRRine P_FRine1_GLBE_PLEQMODE_SCI_UPD3I_FREQDIVf11N_PLI_UPDTSeine P_FRine1_GLBE_PLEQMODE_SCI_UPD4I__GNR_MODET_PLEUPDT_L12T15_0_MASK Sine P_FRine1_GLBE_PLEQMODE_SCI_UPD4I__GNR_MODET_PLEUPDT_L12T15___SHTEP_FRine P_FRine1_GLBE_PLEQMODE_SCI_UPD4I__GNR_FREQDIVf_PLEUPDT_L12T15_0_MASK 2ine P_FRine1_GLBE_PLEQMODE_SCI_UPD4I__GNR_FREQDIVf_PLEUPDT_L12T15__PLI_UPDTSine P_FRine1_GLBE_PLEQMODE_SCI_UPD4I__GNR_DLLRLOCKf_PLEUPDT_L12T15_0_MASK 4ine P_FRine1_GLBE_PLEQMODE_SCI_UPD4I__GNR_DLLRLOCKf_PLEUPDT_L12T15__PLI_UPDTOine P_FRine1_GLBE_PLEQMODE_SCI_UPD4I_DLLRLOCKf12f0_MASK 1RRRine P_FRine1_GLBE_PLEQMODE_SCI_UPD4I_DLLRLOCKf12fOVRD_VAL_cine P_FRine1_GLBE_PLEQMODE_SCI_UPD4I_DLLRLOCKf13N0x16
#d2RRRine P_FRine1_GLBE_PLEQMODE_SCI_UPD4I_DLLRLOCKf13NOVRD_VAL_dine P_FRine1_GLBE_PLEQMODE_SCI_UPD4I_DLLRLOCKf14MASK 0xfPRRRine P_FRine1_GLBE_PLEQMODE_SCI_UPD4I_DLLRLOCKf14MC_ANALOG_eine P_FRine1_GLBE_PLEQMODE_SCI_UPD4I_DLLRLOCKf15_0_MASK 0L_0ine P_FRine1_GLBE_PLEQMODE_SCI_UPD4I_DLLRLOCKf15_OVRD_VAL_finAIN__SHIF1_GLBE_PLEQMODE_SCI_UPD4_#MODET12MASK 0xf3__0Rine P_FRine1_GLBE_PLEQMODE_SCI_UPD4_#MODET12MOVRD_VAL_1Rine P_FRine1_GLBE_PLEQMODE_SCI_UPD4I_FREQDIVf12N0x16
#dcRRRRine P_FRine1_GLBE_PLEQMODE_SCI_UPD4I_FREQDIVf12N_PLI_UPDTS2ine P_FRine1_GLBE_PLEQMODE_SCI_UPD4_#MODET13N0x16
#d3__0RRine P_FRine1_GLBE_PLEQMODE_SCI_UPD4_#MODET13N_PLI_UPDTS4ine P_FRine1_GLBE_PLEQMODE_SCI_UPD4I_FREQDIVf13N0x16
#dcRRRRRine P_FRine1_GLBE_PLEQMODE_SCI_UPD4I_FREQDIVf13NOVRD_VAL_16ine P_FRine1_GLBE_PLEQMODE_SCI_UPD4_#MODET14N0x16
#d3__0RRRine P_FRine1_GLBE_PLEQMODE_SCI_UPD4_#MODET14N_PLI_UPDTS0_MAS_PLI_UP1_GLBE_PLEQMODE_SCI_UPD4I_FREQDIVf14N0x16
#dcRRRRRRine P_FRine1_GLBE_PLEQMODE_SCI_UPD4I_FREQDIVf14N_PLI_UPDTSfinAIN__SHIF1_GLBE_PLEQMODE_SCI_UPD4_#MODET15N0x16
#d3__0RRRRine P_FRine1_GLBE_PLEQMODE_SCI_UPD4_#MODET15N_PLI_UPDTScine P_FRine1_GLBE_PLEQMODE_SCI_UPD4I_FREQDIVf15N0x16
#dcRRRRRRRine P_FRine1_GLBE_PLEQMODE_SCI_UPD4I_FREQDIVf15N_PLI_UPDTSeine P_FRine1_GLBE_SCI_UPDTI_TXPDTERM_D_EN_SCI_D_EN0x16
#dffffinAIN__SHIF1_GLBE_SCI_UPDTI_TXPDTERM_D_EN_SCI_D_EN__SHTEP_FRine P_FRine1_GLBE_SCI_UPDTI_TXPUTERM_D_EN_SCI_D_EN0x16
#dffffRRRRine P_FRine1_GLBE_SCI_UPDTI_TXPUTERM_D_EN_SCI_D_ENOVRD_VAL_1Rine P_FRine1_GLBE_SCI_UPD1I_TXPDTERM_D_EN_SCI_Eef0_MASK Sine P_FRine1_GLBE_SCI_UPD1I_TXPDTERM_D_EN_SCI_Eef__SHTEP_FRine P_FRine1_GLBE_SCI_UPD1I_TXPUTERM_D_EN_SCI_Eef0_MASK 2ine P_FRine1_GLBE_SCI_UPD1I_TXPUTERM_D_EN_SCI_Eef_PLI_UPDTSine P_FRine1_GLBE_SCI_UPD1I_TST_LOSPDTST_RSTN_SCI_Eef0_MASK 4ine P_FRine1_GLBE_SCI_UPD1I_TST_LOSPDTST_RSTN_SCI_Eef_PLI_UPDTOine P_FRine1_GLBE_SCI_UPD1I_TST_LOSPDTST_RSTN_SCI_D_EN0x16
#d0_MAS_PLI_UP1_GLBE_SCI_UPD1I_TST_LOSPDTST_RSTN_SCI_D_EN_0__SHIFT 0x0
#define1_GLBE_SCI_UPD1I_RXTERM_D_EN_SCI_Eef0_MASK 0L_0ine P_FRine1_GLBE_SCI_UPD1I_RXTERM_D_EN_SCI_EefOVRD_VAL_finAIN__SHIF1_GLBE_SCI_UPD1I_RXTERM_D_EN_SCI_D_EN0x16
#dffffRRRRine P_FRine1_GLBE_SCI_UPD1I_RXTERM_D_EN_SCI_D_ENOVRD_VAL_1Rine P_FRine1_GLBE_SCI_UPD2__BG_L_RO_P_SCI_Eef0_MASK Sine P_FRine1_GLBE_SCI_UPD2__BG_L_RO_P_SCI_Eef__SHTEP_FRine P_FRine1_GLBE_SCI_UPD2__BG_L_RO_P_SCI_D_EN0x16
#dOine P_FRine1_GLBE_SCI_UPD2__BG_L_RO_P_SCI_D_EN_PLI_UPDTSine P_FRine1_HW_DEBUG__ne1_HW_00_DEBUG_0_MASK Sine P_FRine1_HW_DEBUG__ne1_HW_00_DEBUG___SHTEP_FRine P_FRine1_HW_DEBUG__ne1_HW_01_DEBUG_0_MASK 2ine P_FRine1_HW_DEBUG__ne1_HW_01_DEBUG__PLI_UPDTSine P_FRine1_HW_DEBUG__ne1_HW_02_DEBUG_0_MASK 4ine P_FRine1_HW_DEBUG__ne1_HW_02_DEBUG__PLI_UPDTOine P_FRine1_HW_DEBUG__ne1_HW_03_DEBUG_0_MASK 8ine P_FRine1_HW_DEBUG__ne1_HW_03_DEBUG__0__SHIFT 0x0
#define1_HW_DEBUG__ne1_HW_04_DEBUG_0_MASK SRine P_FRine1_HW_DEBUG__ne1_HW_04_DEBUG__0__SHIFT4ine P_FRine1_HW_DEBUG__ne1_HW_05_DEBUG_0_MASK 2Rine P_FRine1_HW_DEBUG__ne1_HW_05_DEBUG__0__SHIFT5ine P_FRine1_HW_DEBUG__ne1_HW_06_DEBUG_0_MASK 4Rine P_FRine1_HW_DEBUG__ne1_HW_06_DEBUG__0__SHIFT6ine P_FRine1_HW_DEBUG__ne1_HW_07_DEBUG_0_MASK 8Rine P_FRine1_HW_DEBUG__ne1_HW_07_DEBUG__0__SHIFT7ine P_FRine1_HW_DEBUG__ne1_HW_08_DEBUG_0_MASK SRRine P_FRine1_HW_DEBUG__ne1_HW_08_DEBUG__0__SHIFT8ine P_FRine1_HW_DEBUG__ne1_HW_09_DEBUG_0_MASK 2RRine P_FRine1_HW_DEBUG__ne1_HW_09_DEBUG__0__SHIFT9ine P_FRine1_HW_DEBUG__ne1_HW_10_DEBUG_0_MASK 4RRine P_FRine1_HW_DEBUG__ne1_HW_10_DEBUG___SHTEP_Faine P_FRine1_HW_DEBUG__ne1_HW_11_DEBUG_0_MASK 8RRine P_FRine1_HW_DEBUG__ne1_HW_11_DEBUG__PLI_UPDTbine P_FRine1_HW_DEBUG__ne1_HW_12_DEBUG_0_MASK SRRRine P_FRine1_HW_DEBUG__ne1_HW_12_DEBUG__PLI_UPDTcine P_FRine1_HW_DEBUG__ne1_HW_13_DEBUG_0_MASK 2RRRine P_FRine1_HW_DEBUG__ne1_HW_13_DEBUG__0__SHIFTdine P_FRine1_HW_DEBUG__ne1_HW_14_DEBUG_0_MASK 4RRRine P_FRine1_HW_DEBUG__ne1_HW_14_DEBUG__0__SHIFTeine P_FRine1_HW_DEBUG__ne1_HW_15_DEBUG_0_MASK 8RRRine P_FRine1_HW_DEBUG__ne1_HW_15_DEBUG__0__SHIFTfine P_FRine1_HW_DEBUG__ne1_HW_16_DEBUG_0_MASK SRRRRine P_FRine1_HW_DEBUG__ne1_HW_16_DEBUG__0__SHIFTSRine P_FRine1_HW_DEBUG__ne1_HW_17_DEBUG_0_MASK 2RRRRine P_FRine1_HW_DEBUG__ne1_HW_17_DEBUG__PLI_UPDTSSine P_FRine1_HW_DEBUG__ne1_HW_18_DEBUG_0_MASK 4RRRRine P_FRine1_HW_DEBUG__ne1_HW_18_DEBUG__0__SHIFT1Oine P_FRine1_HW_DEBUG__ne1_HW_19_DEBUG_0_MASK 8RRRRine P_FRine1_HW_DEBUG__ne1_HW_19_DEBUG__0__SHIFT1 0x0
#define1_HW_DEBUG__ne1_HW_20_DEBUG_0_MASK SRRRRRine P_FRine1_HW_DEBUG__ne1_HW_20_DEBUG__PLI_UPDTS4ine P_FRine1_HW_DEBUG__ne1_HW_21_DEBUG_0_MASK 2RRRRRine P_FRine1_HW_DEBUG__ne1_HW_21_DEBUG__PLI_UPDTS5ine P_FRine1_HW_DEBUG__ne1_HW_22_DEBUG_0_MASK 4RRRRRine P_FRine1_HW_DEBUG__ne1_HW_22_DEBUG__PLI_UPDT16ine P_FRine1_HW_DEBUG__ne1_HW_23_DEBUG_0_MASK 8RRRRRine P_FRine1_HW_DEBUG__ne1_HW_23_DEBUG__0__SHIFT17ine P_FRine1_HW_DEBUG__ne1_HW_24_DEBUG_0_MASK SRRRRRRine P_FRine1_HW_DEBUG__ne1_HW_24_DEBUG__0__SHIFT18ine P_FRine1_HW_DEBUG__ne1_HW_25_DEBUG_0_MASK 2RRRRRRine P_FRine1_HW_DEBUG__ne1_HW_25_DEBUG__0__SHIFT19ine P_FRine1_HW_DEBUG__ne1_HW_26_DEBUG_0_MASK 4RRRRRRine P_FRine1_HW_DEBUG__ne1_HW_26_DEBUG__0__SHIFTSaine P_FRine1_HW_DEBUG__ne1_HW_27_DEBUG_0_MASK 8RRRRRRine P_FRine1_HW_DEBUG__ne1_HW_27_DEBUG__PLI_UPDTSbine P_FRine1_HW_DEBUG__ne1_HW_28_DEBUG_0_MASK SRRRRRRRine P_FRine1_HW_DEBUG__ne1_HW_28_DEBUG__0__SHIFT1cine P_FRine1_HW_DEBUG__ne1_HW_29_DEBUG_0_MASK 2RRRRRRRine P_FRine1_HW_DEBUG__ne1_HW_29_DEBUG__0__SHIFT1dine P_FRine1_HW_DEBUG__ne1_HW_30_DEBUG_0_MASK 4RRRRRRRine P_FRine1_HW_DEBUG__ne1_HW_30_DEBUG__PLI_UPDTSeine P_FRine1_HW_DEBUG__ne1_HW_31_DEBUG_0_MASK 8RRRRRRRine P_FRine1_HW_DEBUG__ne1_HW_31_DEBUG__PLI_UPDTSfine P_FRine1_STRAP_GLBEUPDTI_STRAP_QUICKf_IMEQMORT_0_MASK 2ine P_FRine1_STRAP_GLBEUPDTI_STRAP_QUICKf_IMEQMORT__PLI_UPDTSine P_FRine1_STRAP_GLBEUPDTI_STRAP_DFT_RXBSCAN_EefD_EN0x16
#d4ine P_FRine1_STRAP_GLBEUPDTI_STRAP_DFT_RXBSCAN_EefD_EN_PLI_UPDTOine P_FRine1_STRAP_GLBEUPDTI_STRAP_DFT_CALIBfBYPASS_0_MASK 8ine P_FRine1_STRAP_GLBEUPDTI_STRAP_DFT_CALIBfBYPASS__0__SHIFT 0x0
#define1_STRAP_GLBEUPDTI_STRAP_AL_0IDLEDET_THN0x16
#d6Rine P_FRine1_STRAP_GLBEUPDTI_STRAP_AL_0IDLEDET_THN_0__SHIFT5ine P_FRine1_STRAP_GLBEUPDTI_STRAP_RfRAL_0LEQ_DCATTNfBYP_D_EN0x16
#df8Rine P_FRine1_STRAP_GLBEUPDTI_STRAP_RfRAL_0LEQ_DCATTNfBYP_D_EN_0__SHIFT7ine P_FRine1_STRAP_GLBEUPDTI_STRAP_RfRAL_0_SC_L_RSF_0_MASK SRRRine P_FRine1_STRAP_GLBEUPDTI_STRAP_RfRAL_0_SC_L_RSF__PLI_UPDTcine P_FRine1_STRAP_GLBEUPDTI_STRAP_RfRTRK_MODET0NO0_MASK 2RRRine P_FRine1_STRAP_GLBEUPDTI_STRAP_RfRTRK_MODET0NO_0__SHIFTdine P_FRine1_STRAP_GLBEUPDTI_STRAP_PWRGOOI__SCI_0_MASK 4RRRine P_FRine1_STRAP_GLBEUPDTI_STRAP_PWRGOOI__SCI__0__SHIFTeine P_FRine1_STRAP_GLBEUPDTI_STRAP_DBG_RXDLLRV_S0_REF_SELN0x16
#d8RRRine P_FRine1_STRAP_GLBEUPDTI_STRAP_DBG_RXDLLRV_S0_REF_SELN_0__SHIFTfine P_FRine1_STRAP_GLBEUPDTI_STRAP_PLLRAL_0LC_VCO_TUNET0x16
#dfRRRRine P_FRine1_STRAP_GLBEUPDTI_STRAP_PLLRAL_0LC_VCO_TUNET_0__SHIFTSRine P_FRine1_STRAP_GLBEUPDTI_STRAP_DBG_RXRDATA_GATING_DISABLEf0_MASK 1L__0Rine P_FRine1_STRAP_GLBEUPDTI_STRAP_DBG_RXRDATA_GATING_DISABLEf_PLI_UPDTS4ine P_FRine1_STRAP_GLBEUPDTI_STRAP_DBG_RXPI_OFFSET_BYP_D_EN0x16
#d1eL__0Rine P_FRine1_STRAP_GLBEUPDTI_STRAP_DBG_RXPI_OFFSET_BYP_D_EN_PLI_UPDTS5ine P_FRine1_STRAP_TXEUPDTI_STRAP_TfRAL_0DRV0_Eef0_MASK Seine P_FRine1_STRAP_TXEUPDTI_STRAP_TfRAL_0DRV0_Eef_PLI_UPDTSine P_FRine1_STRAP_TXEUPDTI_STRAP_TfRAL_0DRV0_TAP_SELN0x16
#d1eLine P_FRine1_STRAP_TXEUPDTI_STRAP_TfRAL_0DRV0_TAP_SELN_0__SHIFT5ine P_FRine1_STRAP_TXEUPDTI_STRAP_TfRAL_0DRV1_Eef0_MASK 3eRRine P_FRine1_STRAP_TXEUPDTI_STRAP_TfRAL_0DRV1_Eef_0__SHIFT9ine P_FRine1_STRAP_TXEUPDTI_STRAP_TfRAL_0DRV1_TAP_SELN0x16
#d7cRRRine P_FRine1_STRAP_TXEUPDTI_STRAP_TfRAL_0DRV1_TAP_SELN_0__SHIFTeine P_FRine1_STRAP_TXEUPDTI_STRAP_TfRAL_0DRV2_Eef0_MASK 78RRRRine P_FRine1_STRAP_TXEUPDTI_STRAP_TfRAL_0DRV2_Eef_0__SHIFT1 0x0
#define1_STRAP_TXEUPDTI_STRAP_TfRAL_0DRV2_TAP_SELN0x16
#d78RRRRRine P_FRine1_STRAP_TXEUPDTI_STRAP_TfRAL_0DRV2_TAP_SELN_0__SHIFT17ine P_FRine1_STRAP_TXEUPDTI_STRAP_TfRAL_0DRVX_Eef0_MASK 0L_0R0Rine P_FRine1_STRAP_TXEUPDTI_STRAP_TfRAL_0DRVX_Eef_PLI_UPDTSbine P_FRine1_STRAP_TXEUPDTI_STRAP_TfRAL_0DRVX_TAP_SELN0x16
#d1RRRRRRRine P_FRine1_STRAP_TXEUPDTI_STRAP_TfRAL_0DRVX_TAP_SELN_0__SHIFT1cine P_FRine1_STRAP_TXEUPDTI_STRAP_RfRTRK_MODET1__0_MASK 2RRRRRRRine P_FRine1_STRAP_TXEUPDTI_STRAP_RfRTRK_MODET1___0__SHIFT1dine P_FRine1_STRAP_TXEUPDTI_STRAP_TfRAL_0SWING_BOOST_Eef0_MASK 4RRRRRRRine P_FRine1_STRAP_TXEUPDTI_STRAP_TfRAL_0SWING_BOOST_Eef_PLI_UPDTSeine P_FRine1_STRAP_RfRUPDTI_STRAP_RfRAL_0THNLOOP_GAIef0_MASK Seine P_FRine1_STRAP_RfRUPDTI_STRAP_RfRAL_0THNLOOP_GAIef_PLI_UPDTSine P_FRine1_STRAP_RfRUPDTI_STRAP_RfRAL_0DLLRFLOCKfDISABLEf0_MASK 2Rine P_FRine1_STRAP_RfRUPDTI_STRAP_RfRAL_0DLLRFLOCKfDISABLEf_0__SHIFT5ine P_FRine1_STRAP_RfRUPDTI_STRAP_DBG_RXPI_OFFSET_BYP_Eef0_MASK 4_ine P_FRine1_STRAP_RfRUPDTI_STRAP_DBG_RXPI_OFFSET_BYP_Eef_0__SHIFT6ine P_FRine1_STRAP_RfRUPDTI_STRAP_RfRAL_0LEQ_DCATTNfBYP_DIS_0_MASK 8Rine P_FRine1_STRAP_RfRUPDTI_STRAP_RfRAL_0LEQ_DCATTNfBYP_DIS__0__SHIFT7ine P_FRine1_STRAP_RfRUPDTI_STRAP_BG_CL_0LCE_S0_VREF0_SELN0x16
#d3RRine P_FRine1_STRAP_RfRUPDTI_STRAP_BG_CL_0LCE_S0_VREF0_SELN_0__SHIFT8ine P_FRine1_STRAP_RfRUPDTI_STRAP_BG_CL_0LCE_S0_VREF1_SELN0x16
#dcRRine P_FRine1_STRAP_RfRUPDTI_STRAP_BG_CL_0LCE_S0_VREF1_SELN_0__SHIFTaine P_FRine1_STRAP_RfRUPDTI_STRAP_RfRAL_0CDRRTIMET0x16
#dfRRRine P_FRine1_STRAP_RfRUPDTI_STRAP_RfRAL_0CDRRTIMET_PLI_UPDTcine P_FRine1_STRAP_RfRUPDTI_STRAP_RfRAL_0FOMRTIMET0x16
#dfRRRRine P_FRine1_STRAP_RfRUPDTI_STRAP_RfRAL_0FOMRTIMET_0__SHIFTSRine P_FRine1_STRAP_RfRUPDTI_STRAP_RfRAL_0LEQ_TIMET0x16
#dfRRRRRine P_FRine1_STRAP_RfRUPDTI_STRAP_RfRAL_0LEQ_TIMET_PLI_UPDTS4ine P_FRine1_STRAP_RfRUPDTI_STRAP_RfRAL_0OC_TIMET0x16
#dfRRRRRRine P_FRine1_STRAP_RfRUPDTI_STRAP_RfRAL_0OC_TIMET_0__SHIFT18ine P_FRine1_STRAP_RfRUPDTI_STRAP_TfRAL_0RPTR_RSTND_EN0x16
#d7L__0RRRine P_FRine1_STRAP_RfRUPDTI_STRAP_TfRAL_0RPTR_RSTND_EN_0__SHIFT1cine P_FRine1_STRAP_RfRUPDTI_STRAP_RfRAL_0TERM_MODET0x16
#d8RRRRRRRine P_FRine1_STRAP_RfRUPDTI_STRAP_RfRAL_0TERM_MODET_PLI_UPDTSfine P_FRine1_STRAP_RfRUPD1I_STRAP_RfRAL_0CDRRPLEQMPSZ_0_MASK 2ine P_FRine1_STRAP_RfRUPD1I_STRAP_RfRAL_0CDRRPLEQMPSZ__PLI_UPDTSine P_FRine1_STRAP_RfRUPD1I_STRAP_TfRDEEMPHfPRSHT_STNG_0_MASK Scine P_FRine1_STRAP_RfRUPD1I_STRAP_TfRDEEMPHfPRSHT_STNG__PLI_UPDTOine P_FRine1_STRAP_RfRUPD1I_STRAP_BG_CL_0ROE_S0_VREF_SELN0x16
#d6Rine P_FRine1_STRAP_RfRUPD1I_STRAP_BG_CL_0ROE_S0_VREF_SELN_0__SHIFT5ine P_FRine1_STRAP_RfRUPD1I_STRAP_RfRAL_0LEQ_POLEfBYP_DIS_0_MASK 8Rine P_FRine1_STRAP_RfRUPD1I_STRAP_RfRAL_0LEQ_POLEfBYP_DIS__0__SHIFT7ine P_FRine1_STRAP_RfRUPD1I_STRAP_RfRAL_0LEQ_POLEfBYP_D_EN0x16
#d7L_ine P_FRine1_STRAP_RfRUPD1I_STRAP_RfRAL_0LEQ_POLEfBYP_D_EN_0__SHIFT8ine P_FRine1_STRAP_RfRUPD1I_STRAP_RfRAL_0CDRRPH_GAIef0_MASK 78RRine P_FRine1_STRAP_RfRUPD1I_STRAP_RfRAL_0CDRRPH_GAIef_PLI_UPDTbine P_FRine1_STRAP_RfRUPD1I_STRAP_RfRAL_0ADAPT_MODET0x16
#d1ff8_0Rine P_FRine1_STRAP_RfRUPD1I_STRAP_RfRAL_0ADAPT_MODET_0__SHIFTfine P_FRine1_STRAP_RfRUPD1I_STRAP_RfRAL_0DFE_TIMET0x16
#d1eRRRRRRine P_FRine1_STRAP_RfRUPD1I_STRAP_RfRAL_0DFE_TIMET_0__SHIFT19ine P_FRine1_STRAP_RfRUPD1I_STRAP_RfRAL_0LEQ_LOOP_GAIef0_MASK 6RRRRRRRine P_FRine1_STRAP_RfRUPD1I_STRAP_RfRAL_0LEQ_LOOP_GAIef_0__SHIFT1dine P_FRine1_STRAP_RfRUPD1I_STRAP_RfRAL_0LEQ_SHUNT_DIS_0_MASK 8RRRRRRRine P_FRine1_STRAP_RfRUPD1I_STRAP_RfRAL_0LEQ_SHUNT_DIS__PLI_UPDTSfine P_FRine1_STRAP_PLLRUPDTI_STRAP_PLLRAL_0LC_BW_CNMODE0_MASK eine P_FRine1_STRAP_PLLRUPDTI_STRAP_PLLRAL_0LC_BW_CNMODE_PLI_UPDTSine P_FRine1_STRAP_PLLRUPDTI_STRAP_PLLRAL_0LC_LF_CNMODE0_MASK 1ffRine P_FRine1_STRAP_PLLRUPDTI_STRAP_PLLRAL_0LC_LF_CNMODE_0__SHIFT4ine P_FRine1_STRAP_PLLRUPDTI_STRAP_TXEUXDET_X1_SSF_0_MASK 2RRRine P_FRine1_STRAP_PLLRUPDTI_STRAP_TXEUXDET_X1_SSF__0__SHIFTdine P_FRine1_STRAP_PLLRUPDTI_STRAP_PLLRAL_0ROEVTOI_BIAS_CNMODEDIS_0_MASK 8RRRine P_FRine1_STRAP_PLLRUPDTI_STRAP_PLLRAL_0ROEVTOI_BIAS_CNMODEDIS__0__SHIFTfine P_FRine1_STRAP_PLLRUPDTI_STRAP_PLLRAL_0ROEBW_CNMODE0_MASK ffRRRRine P_FRine1_STRAP_PLLRUPDTI_STRAP_PLLRAL_0ROEBW_CNMODE_0__SHIFTSRine P_FRine1_STRAP_PLLRUPDTI_STRAP_PLLRSTRAP_SELN0x16
#d1RRRRRRine P_FRine1_STRAP_PLLRUPDTI_STRAP_PLLRSTRAP_SELN_0__SHIFT18ine P_FRine1_STRAP_PIefUPDTI_STRAP_TXEDEEMPHfEef0_MASK 2ine P_FRine1_STRAP_PIefUPDTI_STRAP_TXEDEEMPHfEef_PLI_UPDTSine P_FRine1_STRAP_PIefUPDTI_STRAP_TXEFULLRSWING_0x16
#d4ine P_FRine1_STRAP_PIefUPDTI_STRAP_TXEFULLRSWING__PLI_UPDTOine P_FRine1_DFT_JIT_INJfUPDTI_DFT_NUMEQMEPS_0_MASK 3fine P_FRine1_DFT_JIT_INJfUPDTI_DFT_NUMEQMEPS___SHTEP_FRine P_FRine1_DFT_JIT_INJfUPDTI_DFT_DISABLEfERR_0_MASK 8Rine P_FRine1_DFT_JIT_INJfUPDTI_DFT_DISABLEfERR__0__SHIFT7ine P_FRine1_DFT_JIT_INJfUPDTI_DFT__L
#PEREQMEPT0x16
#dfRRine P_FRine1_DFT_JIT_INJfUPDTI_DFT__L
#PEREQMEPT_0__SHIFT8ine P_FRine1_DFT_JIT_INJfUPDTI_DFT_MODETCDRREef0_MASK SRRRRRine P_FRine1_DFT_JIT_INJfUPDTI_DFT_MODETCDRREef_PLI_UPDTS4ine P_FRine1_DFT_JIT_INJfUPDTI_DFT_EefUPCOVERY_0_MASK 2RRRRRine P_FRine1_DFT_JIT_INJfUPDTI_DFT_EefUPCOVERY__PLI_UPDTS5ine P_FRine1_DFT_JIT_INJfUPDTI_DFT_INCREQWP_Eef0_MASK 4_0R0Rine P_FRine1_DFT_JIT_INJfUPDTI_DFT_INCREQWP_Eef_PLI_UPDT16ine P_FRine1_DFT_JIT_INJfUPDTI_DFT_DECREQWP_Eef0_MASK 8RRRRRine P_FRine1_DFT_JIT_INJfUPDTI_DFT_DECREQWP_Eef_0__SHIFT17ine P_FRine1_DFT_JIT_INJfUPDTI_DFT_UPCOVERY_TIMET0x16
#dffRRRRRRine P_FRine1_DFT_JIT_INJfUPDTI_DFT_UPCOVERY_TIMET_0__SHIFT18ine P_FRine1_DFT_JIT_INJfUPD1I_DFT_BYPASS_D_EUET0x16
#dffine P_FRine1_DFT_JIT_INJfUPD1I_DFT_BYPASS_D_EUET__SHTEP_FRine P_FRine1_DFT_JIT_INJfUPD1I_DFT_BYPASS_Eef0_MASK SRRine P_FRine1_DFT_JIT_INJfUPD1I_DFT_BYPASS_Eef_0__SHIFT8ine P_FRine1_DFT_JIT_INJfUPD1I_DFT_BLOCKfEef0_MASK SRRRRine P_FRine1_DFT_JIT_INJfUPD1I_DFT_BLOCKfEef_0__SHIFTSRine P_FRine1_DFT_JIT_INJfUPD1I_DFT_NUMEOF0TESTS_0_MASK eRRRRine P_FRine1_DFT_JIT_INJfUPD1I_DFT_NUMEOF0TESTS__PLI_UPDTSSine P_FRine1_DFT_JIT_INJfUPD1I_DFT_CHECKfTIMET0x16
#dfRRRRRine P_FRine1_DFT_JIT_INJfUPD1I_DFT_CHECKfTIMET_PLI_UPDTS4ine P_FRine1_DFT_JIT_INJfUPD2I_DFT_LANEfEef0_MASK ffffinAIN__SHIF1_DFT_JIT_INJfUPD2I_DFT_LANEfEef__SHTEP_FRine P_FRine1_DFT_DEBUG_QMODE_S0TI_DFT_PHY_DEBUG_Eef0_MASK Sine P_FRine1_DFT_DEBUG_QMODE_S0TI_DFT_PHY_DEBUG_Eef__SHTEP_FRine P_FRine1_DFT_DEBUG_QMODE_S0TI_DFT_PHY_DEBUG_MODET0x16
#d3eine P_FRine1_DFT_DEBUG_QMODE_S0TI_DFT_PHY_DEBUG_MODET_PLI_UPDTSine P_FRine1_DFT_JIT_INJfQMODE_S0TI_DFT_QMODEDECRE0x16
#dffine P_FRine1_DFT_JIT_INJfQMODE_S0TI_DFT_QMODEDECRE__SHTEP_FRine P_FRine1_DFT_JIT_INJfQMODE_S0TI_DFT_QMODEINCRE0x16
#dffRRine P_FRine1_DFT_JIT_INJfQMODE_S0TI_DFT_QMODEINCRE_0__SHIFT8ine P_FRine1_DFT_JIT_INJfQMODE_S0TI_DFT_QMODEFINISHEDf0_MASK SRRRRine P_FRine1_DFT_JIT_INJfQMODE_S0TI_DFT_QMODEFINISHEDf_0__SHIFTSRine P_FRine1_PLLRUO_GLBEQMODE_S0TI_PLLRTST_LOSPDTST_SRCf0_MASK Sine P_FRine1_PLLRUO_GLBEQMODE_S0TI_PLLRTST_LOSPDTST_SRCf__SHTEP_FRine P_FRine1_PLLRUO_GLBEQMODE_S0TI_PLLRUO_HS_L
#LEFT_EefLUT_EeTRY_LS0f0_MASK 2ine P_FRine1_PLLRUO_GLBEQMODE_S0TI_PLLRUO_HS_L
#LEFT_EefLUT_EeTRY_LS0f_PLI_UPDTSine P_FRine1_PLLRUO_GLBEQMODE_S0TI_PLLRUO_HS_L
#LEFT_EefLUT_EeTRY_LS2
#define ine P_FRine1_PLLRUO_GLBEQMODE_S0TI_PLLRUO_HS_L
#LEFT_EefLUT_EeTRY_LS2
_PLI_UPDTOine P_FRine1_PLLRUO_GLBEQMODE_S0TI_PLLRUO_HS_L
#LEFT_EefLUT_EeTRY_LS2N0x16
#d8ine P_FRine1_PLLRUO_GLBEQMODE_S0TI_PLLRUO_HS_L
#LEFT_EefLUT_EeTRY_LS2N_0__SHIFT 0x0
#define1_PLLRUO_GLBEQMODE_S0TI_PLLRUO_HS_L
#RIGHT_EefLUT_EeTRY_LS0f0_MASK SRine P_FRine1_PLLRUO_GLBEQMODE_S0TI_PLLRUO_HS_L
#RIGHT_EefLUT_EeTRY_LS0f_0__SHIFT4ine P_FRine1_PLLRUO_GLBEQMODE_S0TI_PLLRUO_HS_L
#RIGHT_EefLUT_EeTRY_LS1N0x16
#d2Rine P_FRine1_PLLRUO_GLBEQMODE_S0TI_PLLRUO_HS_L
#RIGHT_EefLUT_EeTRY_LS1N_0__SHIFT5ine P_FRine1_PLLRUO_GLBEQMODE_S0TI_PLLRUO_HS_L
#RIGHT_EefLUT_EeTRY_LS2N0x16
#d4Rine P_FRine1_PLLRUO_GLBEQMODE_S0TI_PLLRUO_HS_L
#RIGHT_EefLUT_EeTRY_LS2N_0__SHIFT6ine P_FRine1_PLLRUO_GLBEQMODE_S0TI_PLLRUO_L_RO_PLUT_EeTRY_LS2N0x16
#d8Rine P_FRine1_PLLRUO_GLBEQMODE_S0TI_PLLRUO_L_RO_PLUT_EeTRY_LS2N_0__SHIFT7ine P_FRine1_PLLRUO_GLBEQMODE_S0TI_PLLRLC_L_RO_PLUT_EeTRY_LS2N0x16
#dSRRine P_FRine1_PLLRUO_GLBEQMODE_S0TI_PLLRLC_L_RO_PLUT_EeTRY_LS2N_0__SHIFT8ine P_FRine1_PLLRUO_GLBEQMODE_S0TI_PLLRLC_HS_L
#LEFT_EefLUT_EeTRY_LS0f0_MASK 2RRine P_FRine1_PLLRUO_GLBEQMODE_S0TI_PLLRLC_HS_L
#LEFT_EefLUT_EeTRY_LS0f_PLI_UPDT9ine P_FRine1_PLLRUO_GLBEQMODE_S0TI_PLLRLC_HS_L
#LEFT_EefLUT_EeTRY_LS1f0_MASK 4_0ine P_FRine1_PLLRUO_GLBEQMODE_S0TI_PLLRLC_HS_L
#LEFT_EefLUT_EeTRY_LS1f_0__SHIFTaine P_FRine1_PLLRUO_GLBEQMODE_S0TI_PLLRLC_HS_L
#LEFT_EefLUT_EeTRY_LS2N0x16
#d8R0ine P_FRine1_PLLRUO_GLBEQMODE_S0TI_PLLRLC_HS_L
#LEFT_EefLUT_EeTRY_LS2N_0__SHIFTbine P_FRine1_PLLRUO_GLBEQMODE_S0TI_PLLRLC_HS_L
#RIGHT_EefLUT_EeTRY_LS0f0_MASK SRR0ine P_FRine1_PLLRUO_GLBEQMODE_S0TI_PLLRLC_HS_L
#RIGHT_EefLUT_EeTRY_LS0f_0__SHIFTcine P_FRine1_PLLRUO_GLBEQMODE_S0TI_PLLRLC_HS_L
#RIGHT_EefLUT_EeTRY_LS1N0x16
#d2RRRine P_FRine1_PLLRUO_GLBEQMODE_S0TI_PLLRLC_HS_L
#RIGHT_EefLUT_EeTRY_LS1N_0__SHIFTdine P_FRine1_PLLRUO_GLBEQMODE_S0TI_PLLRLC_HS_L
#RIGHT_EefLUT_EeTRY_LS2N0x16
#d4RL_ine P_FRine1_PLLRUO_GLBEQMODE_S0TI_PLLRLC_HS_L
#RIGHT_EefLUT_EeTRY_LS2N_0__SHIFTeine P_FRine1_PLLRUO_GLBEQMODE_S0TI_PLLRUO_HS_L
#LEFT_LEFT_EefGATING_Eef0_MASK SRRRRine P_FRine1_PLLRUO_GLBEQMODE_S0TI_PLLRUO_HS_L
#LEFT_LEFT_EefGATING_Eef_0__SHIFTSRine P_FRine1_PLLRUO_GLBEQMODE_S0TI_PLLRUO_HS_L
#LEFT_RIGHT_EefGATING_Eef0_MASK 2RRRRine P_FRine1_PLLRUO_GLBEQMODE_S0TI_PLLRUO_HS_L
#LEFT_RIGHT_EefGATING_Eef_PLI_UPDTSSine P_FRine1_PLLRUO_GLBEQMODE_S0TI_PLLRUO_HS_L
#RIGHT_LEFT_EefGATING_Eef0_MASK 4RRRRine P_FRine1_PLLRUO_GLBEQMODE_S0TI_PLLRUO_HS_L
#RIGHT_LEFT_EefGATING_Eef_0__SHIFT1Oine P_FRine1_PLLRUO_GLBEQMODE_S0TI_PLLRUO_HS_L
#RIGHT_RIGHT_EefGATING_Eef0_MASK 8RRRRine P_FRine1_PLLRUO_GLBEQMODE_S0TI_PLLRUO_HS_L
#RIGHT_RIGHT_EefGATING_Eef_0__SHIFT1 0x0
#define1_PLLRUO_GLBEQMODE_S0TI_PLLRLC_HS_L
#LEFT_LEFT_EefGATING_Eef0_MASK SRRRR0ine P_FRine1_PLLRUO_GLBEQMODE_S0TI_PLLRLC_HS_L
#LEFT_LEFT_EefGATING_Eef_0__SHIFT14ine P_FRine1_PLLRUO_GLBEQMODE_S0TI_PLLRLC_HS_L
#LEFT_RIGHT_EefGATING_Eef0_MASK 2RRRR0ine P_FRine1_PLLRUO_GLBEQMODE_S0TI_PLLRLC_HS_L
#LEFT_RIGHT_EefGATING_Eef_0__SHIFT15ine P_FRine1_PLLRUO_GLBEQMODE_S0TI_PLLRLC_HS_L
#RIGHT_LEFT_EefGATING_Eef0_MASK 4RRRR_ine P_FRine1_PLLRUO_GLBEQMODE_S0TI_PLLRLC_HS_L
#RIGHT_LEFT_EefGATING_Eef_0__SHIFT16ine P_FRine1_PLLRUO_GLBEQMODE_S0TI_PLLRLC_HS_L
#RIGHT_RIGHT_EefGATING_Eef0_MASK 8RRRR_ine P_FRine1_PLLRUO_GLBEQMODE_S0TI_PLLRLC_HS_L
#RIGHT_RIGHT_EefGATING_Eef_0__SHIFT17ine P_FRine1_PLLRUO0EQMODE_S0TI_PLLRDBG_RO_ANALOG_SELN0N0x16
#d3ine P_FRine1_PLLRUO0EQMODE_S0TI_PLLRDBG_RO_ANALOG_SELN0N__SHTEP_FRine P_FRine1_PLLRUO0EQMODE_S0TI_PLLRDBG_RO_EXDE_SSET_Eef0
#define ine P_FRine1_PLLRUO0EQMODE_S0TI_PLLRDBG_RO_EXDE_SSET_Eef0
_PLI_UPDTOine P_FRine1_PLLRUO0EQMODE_S0TI_PLLRDBG_RO_VCTL_ADC_Eef0
#define8ine P_FRine1_PLLRUO0EQMODE_S0TI_PLLRDBG_RO_VCTL_ADC_Eef0
_0__SHIFT 0x0
#define1_PLLRUO0EQMODE_S0TI_PLLRDBG_RO_LF_CNMODE0
#define7fRine P_FRine1_PLLRUO0EQMODE_S0TI_PLLRDBG_RO_LF_CNMODE0
_0__SHIFT4ine P_FRine1_PLLRUO0EQMODE_S0TI_PLLRTST_RO_USAMPLE_Eef0N0x16
#d8R0ine P_FRine1_PLLRUO0EQMODE_S0TI_PLLRTST_RO_USAMPLE_Eef0N_0__SHIFTbine P_FRine1_PLLRUO0E_SCI_UPDTI_PLLRAL_0ROEBW_CNMODE_SCI_D_EN0E0x16
#dffine P_FRine1_PLLRUO0E_SCI_UPDTI_PLLRAL_0ROEBW_CNMODE_SCI_D_EN0E__SHTEP_FRine P_FRine1_PLLRUO0E_SCI_UPDTI_PLLRAL_0ROEBW_CNMODE_SCI_Eef0N0x16
#dSRRine P_FRine1_PLLRUO0E_SCI_UPDTI_PLLRAL_0ROEBW_CNMODE_SCI_Eef0N_0__SHIFT8ine P_FRine1_PLLRUO0E_SCI_UPDTI_PLLRAL_0ROECORE_L
#DIVf_SCI_D_EN0E0x16
#deRRine P_FRine1_PLLRUO0E_SCI_UPDTI_PLLRAL_0ROECORE_L
#DIVf_SCI_D_EN0E_PLI_UPDT9ine P_FRine1_PLLRUO0E_SCI_UPDTI_PLLRAL_0ROECORE_L
#DIVf_SCI_Eef0N0x16
#dSRRRine P_FRine1_PLLRUO0E_SCI_UPDTI_PLLRAL_0ROECORE_L
#DIVf_SCI_Eef0N_0__SHIFTcine P_FRine1_PLLRUO0E_SCI_UPDTI_PLLRAL_0ROECORE_L
#ENf_SCI_D_EN0E0x16
#d2RRRine P_FRine1_PLLRUO0E_SCI_UPDTI_PLLRAL_0ROECORE_L
#ENf_SCI_D_EN0E_0__SHIFTdine P_FRine1_PLLRUO0E_SCI_UPDTI_PLLRAL_0ROECORE_L
#ENf_SCI_Eef0
#define RRRine P_FRine1_PLLRUO0E_SCI_UPDTI_PLLRAL_0ROECORE_L
#ENf_SCI_Eef0N_0__SHIFTeine P_FRine1_PLLRUO0E_SCI_UPDTI_PLLRAL_0ROEFBDIVf_SCI_D_EN0E0x16
#dfff8_0Rine P_FRine1_PLLRUO0E_SCI_UPDTI_PLLRAL_0ROEFBDIVf_SCI_D_EN0E_0__SHIFTfine P_FRine1_PLLRUO0E_SCI_UPDTI_PLLRAL_0ROEFBDIVf_SCI_Eef0N0x16
#dSRRRRRR_ine P_FRine1_PLLRUO0E_SCI_UPDTI_PLLRAL_0ROEFBDIVf_SCI_Eef0N_0__SHIFT1cine P_FRine1_PLLRUO0E_SCI_UPDTI_PLLRAL_0ROEVTOI_BIAS_CNMODE_SCI_D_EN0E0x16
#d4RRRRRRRine P_FRine1_PLLRUO0E_SCI_UPDTI_PLLRAL_0ROEVTOI_BIAS_CNMODE_SCI_D_EN0E_PLI_UPDTSeine P_FRine1_PLLRUO0E_SCI_UPDTI_PLLRAL_0ROEVTOI_BIAS_CNMODE_SCI_Eef0N0x16
#d8R0RRRRRine P_FRine1_PLLRUO0E_SCI_UPDTI_PLLRAL_0ROEVTOI_BIAS_CNMODE_SCI_Eef0N_0__SHIFT1fine P_FRine1_PLLRUO0E_SCI_UPD1I_PLLRAL_0ROEREFDIVf_SCI_D_EN0E0x16
#d1fine P_FRine1_PLLRUO0E_SCI_UPD1I_PLLRAL_0ROEREFDIVf_SCI_D_EN0E__SHTEP_FRine P_FRine1_PLLRUO0E_SCI_UPD1I_PLLRAL_0ROEREFDIVf_SCI_Eef0N0x16
#d2Rine P_FRine1_PLLRUO0E_SCI_UPD1I_PLLRAL_0ROEREFDIVf_SCI_Eef0N_0__SHIFT5ine P_FRine1_PLLRUO0E_SCI_UPD1I_PLLRAL_0ROEVCO_MODET_SCI_D_EN0E0x16
#dcRine P_FRine1_PLLRUO0E_SCI_UPD1I_PLLRAL_0ROEVCO_MODET_SCI_D_EN0E_0__SHIFT6ine P_FRine1_PLLRUO0E_SCI_UPD1I_PLLRAL_0ROEVCO_MODET_SCI_Eef0N0x16
#dSRRine P_FRine1_PLLRUO0E_SCI_UPD1I_PLLRAL_0ROEVCO_MODET_SCI_Eef0N_0__SHIFT8ine P_FRine1_PLLRUO0E_SCI_UPD1I_PLLRUO_HS_L
#LEFT_Eef_SCI_D_EN0E0x16
#d2RRine P_FRine1_PLLRUO0E_SCI_UPD1I_PLLRUO_HS_L
#LEFT_Eef_SCI_D_EN0E_PLI_UPDT9ine P_FRine1_PLLRUO0E_SCI_UPD1I_PLLRUO_HS_L
#LEFT_Eef_SCI_Eef0
#define RRine P_FRine1_PLLRUO0E_SCI_UPD1I_PLLRUO_HS_L
#LEFT_Eef_SCI_Eef0
_0__SHIFTaine P_FRine1_PLLRUO0E_SCI_UPD1I_PLLRUO_HS_L
#RIGHT_Eef_SCI_D_EN0E0x16
#d8R0ine P_FRine1_PLLRUO0E_SCI_UPD1I_PLLRUO_HS_L
#RIGHT_Eef_SCI_D_EN0E_0__SHIFTbine P_FRine1_PLLRUO0E_SCI_UPD1I_PLLRUO_HS_L
#RIGHT_Eef_SCI_Eef0N0x16
#dSRRRine P_FRine1_PLLRUO0E_SCI_UPD1I_PLLRUO_HS_L
#RIGHT_Eef_SCI_Eef0N_0__SHIFTcine P_FRine1_PLLRUO0E_SCI_UPD1I_PLLRUO_L_RO_P_SCI_D_EN0E0x16
#d2RRRine P_FRine1_PLLRUO0E_SCI_UPD1I_PLLRUO_L_RO_P_SCI_D_EN0E_0__SHIFTdine P_FRine1_PLLRUO0E_SCI_UPD1I_PLLRUO_L_RO_P_SCI_Eef0
#define RRRine P_FRine1_PLLRUO0E_SCI_UPD1I_PLLRUO_L_RO_P_SCI_Eef0
_0__SHIFTeine P_FRine1_PLLRUO0E_SCI_UPD1I_PLLRAL_0ROEREFAL
#SRCP_SCI_D_EN0E0x16
#d38RRRRine P_FRine1_PLLRUO0E_SCI_UPD1I_PLLRAL_0ROEREFAL
#SRCP_SCI_D_EN0E_0__SHIFT1 0x0
#define1_PLLRUO0E_SCI_UPD1I_PLLRAL_0ROEREFAL
#SRCP_SCI_Eef0
#define RRRRRine P_FRine1_PLLRUO0E_SCI_UPD1I_PLLRAL_0ROEREFAL
#SRCP_SCI_Eef0N_0__SHIFT16ine P_FRine1_PLLRUO0E_PLEQMODE_SCI_UPDTI_PLLRUO0__GNR_PLLL_Rf_PLEUPDT_0_MASK Sine P_FRine1_PLLRUO0E_PLEQMODE_SCI_UPDTI_PLLRUO0__GNR_PLLL_Rf_PLEUPDT___SHTEP_FRine P_FRine1_PLLRUO0E_PLEQMODE_SCI_UPDTI_PLLRUO0__GNR_FREQMODET_PLEUPDT_0_MASK 2ine P_FRine1_PLLRUO0E_PLEQMODE_SCI_UPDTI_PLLRUO0__GNR_FREQMODET_PLEUPDT__PLI_UPDTSine P_FRine1_PLLRUO0E_PLEQMODE_SCI_UPDTI_PLLRUO0_PLLL_Rf0x16
#d7Line P_FRine1_PLLRUO0E_PLEQMODE_SCI_UPDTI_PLLRUO0_PLLL_Rf_0__SHIFT4ine P_FRine1_PLLRUO0E_PLEQMODE_SCI_UPDTI_PLLRUO0_FREQMODET0x16
#d3RRine P_FRine1_PLLRUO0E_PLEQMODE_SCI_UPDTI_PLLRUO0_FREQMODET_0__SHIFT8ine P_FRine1_PLLRUO1E_PLEQMODE_SCI_UPDTI_PLLRUO1__GNR_PLLL_Rf_PLEUPDT_0_MASK Sine P_FRine1_PLLRUO1E_PLEQMODE_SCI_UPDTI_PLLRUO1__GNR_PLLL_Rf_PLEUPDT___SHTEP_FRine P_FRine1_PLLRUO1E_PLEQMODE_SCI_UPDTI_PLLRUO1__GNR_FREQMODET_PLEUPDT_0_MASK 2ine P_FRine1_PLLRUO1E_PLEQMODE_SCI_UPDTI_PLLRUO1__GNR_FREQMODET_PLEUPDT__PLI_UPDTSine P_FRine1_PLLRUO1E_PLEQMODE_SCI_UPDTI_PLLRUO1_PLLL_Rf0x16
#d7Line P_FRine1_PLLRUO1E_PLEQMODE_SCI_UPDTI_PLLRUO1_PLLL_Rf_0__SHIFT4ine P_FRine1_PLLRUO1E_PLEQMODE_SCI_UPDTI_PLLRUO1_FREQMODET0x16
#d3RRine P_FRine1_PLLRUO1E_PLEQMODE_SCI_UPDTI_PLLRUO1_FREQMODET_0__SHIFT8ine P_FRine1_PLLRUO2E_PLEQMODE_SCI_UPDTI_PLLRUO2__GNR_PLLL_Rf_PLEUPDT_0_MASK Sine P_FRine1_PLLRUO2E_PLEQMODE_SCI_UPDTI_PLLRUO2__GNR_PLLL_Rf_PLEUPDT___SHTEP_FRine P_FRine1_PLLRUO2E_PLEQMODE_SCI_UPDTI_PLLRUO2__GNR_FREQMODET_PLEUPDT_0_MASK 2ine P_FRine1_PLLRUO2E_PLEQMODE_SCI_UPDTI_PLLRUO2__GNR_FREQMODET_PLEUPDT__PLI_UPDTSine P_FRine1_PLLRUO2E_PLEQMODE_SCI_UPDTI_PLLRUO2_PLLL_Rf0x16
#d7Line P_FRine1_PLLRUO2E_PLEQMODE_SCI_UPDTI_PLLRUO2_PLLL_Rf_0__SHIFT4ine P_FRine1_PLLRUO2E_PLEQMODE_SCI_UPDTI_PLLRUO2_FREQMODET0x16
#d3RRine P_FRine1_PLLRUO2E_PLEQMODE_SCI_UPDTI_PLLRUO2_FREQMODET_0__SHIFT8ine P_FRine1_PLLRUO3E_PLEQMODE_SCI_UPDTI_PLLRUO3__GNR_PLLL_Rf_PLEUPDT_0_MASK Sine P_FRine1_PLLRUO3E_PLEQMODE_SCI_UPDTI_PLLRUO3__GNR_PLLL_Rf_PLEUPDT___SHTEP_FRine P_FRine1_PLLRUO3E_PLEQMODE_SCI_UPDTI_PLLRUO3__GNR_FREQMODET_PLEUPDT_0_MASK 2ine P_FRine1_PLLRUO3E_PLEQMODE_SCI_UPDTI_PLLRUO3__GNR_FREQMODET_PLEUPDT__PLI_UPDTSine P_FRine1_PLLRUO3E_PLEQMODE_SCI_UPDTI_PLLRUO3_PLLL_Rf0x16
#d7Line P_FRine1_PLLRUO3E_PLEQMODE_SCI_UPDTI_PLLRUO3_PLLL_Rf_0__SHIFT4ine P_FRine1_PLLRUO3E_PLEQMODE_SCI_UPDTI_PLLRUO3_FREQMODET0x16
#d3RRine P_FRine1_PLLRUO3E_PLEQMODE_SCI_UPDTI_PLLRUO3_FREQMODET_0__SHIFT8ine P_FRine1_PLLRLC0EQMODE_S0TI_PLLRDBG_LC_ANALOG_SELN0N0x16
#d3ine P_FRine1_PLLRLC0EQMODE_S0TI_PLLRDBG_LC_ANALOG_SELN0N__SHTEP_FRine P_FRine1_PLLRLC0EQMODE_S0TI_PLLRDBG_LC_EXDE_SSET_Eef0
#define ine P_FRine1_PLLRLC0EQMODE_S0TI_PLLRDBG_LC_EXDE_SSET_Eef0
_PLI_UPDTOine P_FRine1_PLLRLC0EQMODE_S0TI_PLLRDBG_LC_VCTL_ADC_Eef0
#define8ine P_FRine1_PLLRLC0EQMODE_S0TI_PLLRDBG_LC_VCTL_ADC_Eef0
_0__SHIFT 0x0
#define1_PLLRLC0EQMODE_S0TI_PLLRTST_LC_USAMPLE_Eef0N0x16
#dSRine P_FRine1_PLLRLC0EQMODE_S0TI_PLLRTST_LC_USAMPLE_Eef0N_0__SHIFT4ine P_FRine1_PLLRLC0E_SCI_UPDTI_PLLRAL_0LC_BW_CNMODE_SCI_D_EN0E0x16
#d7ine P_FRine1_PLLRLC0E_SCI_UPDTI_PLLRAL_0LC_BW_CNMODE_SCI_D_EN0E__SHTEP_FRine P_FRine1_PLLRLC0E_SCI_UPDTI_PLLRAL_0LC_BW_CNMODE_SCI_Eef0
#define8ine P_FRine1_PLLRLC0E_SCI_UPDTI_PLLRAL_0LC_BW_CNMODE_SCI_Eef0
_0__SHIFT 0x0
#define1_PLLRLC0E_SCI_UPDTI_PLLRAL_0LC_CORE_L
#DIVf_SCI_D_EN0E0x16
#d7Line P_FRine1_PLLRLC0E_SCI_UPDTI_PLLRAL_0LC_CORE_L
#DIVf_SCI_D_EN0E_0__SHIFT4ine P_FRine1_PLLRLC0E_SCI_UPDTI_PLLRAL_0LC_CORE_L
#DIVf_SCI_Eef0N0x16
#d8Rine P_FRine1_PLLRLC0E_SCI_UPDTI_PLLRAL_0LC_CORE_L
#DIVf_SCI_Eef0N_0__SHIFT7ine P_FRine1_PLLRLC0E_SCI_UPDTI_PLLRAL_0LC_CORE_L
#Eef_SCI_D_EN0E0x16
#dSRRine P_FRine1_PLLRLC0E_SCI_UPDTI_PLLRAL_0LC_CORE_L
#Eef_SCI_D_EN0E_0__SHIFT8ine P_FRine1_PLLRLC0E_SCI_UPDTI_PLLRAL_0LC_CORE_L
#Eef_SCI_Eef0N0x16
#d2RRine P_FRine1_PLLRLC0E_SCI_UPDTI_PLLRAL_0LC_CORE_L
#Eef_SCI_Eef0N_0__SHIFT9ine P_FRine1_PLLRLC0E_SCI_UPDTI_PLLRAL_0LC_FBDIVf_SCI_D_EN0E0x16
#d3fcRRine P_FRine1_PLLRLC0E_SCI_UPDTI_PLLRAL_0LC_FBDIVf_SCI_D_EN0E_0__SHIFTaine P_FRine1_PLLRLC0E_SCI_UPDTI_PLLRAL_0LC_FBDIVf_SCI_Eef0
#define RRRRine P_FRine1_PLLRLC0E_SCI_UPDTI_PLLRAL_0LC_FBDIVf_SCI_Eef0
_0__SHIFT1Oine P_FRine1_PLLRLC0E_SCI_UPDTI_PLLRAL_0LC_LF_CNMODE_SCI_D_EN0E0x16
#dff8RRRRine P_FRine1_PLLRLC0E_SCI_UPDTI_PLLRAL_0LC_LF_CNMODE_SCI_D_EN0E_0__SHIFT1 0x0
#define1_PLLRLC0E_SCI_UPDTI_PLLRAL_0LC_LF_CNMODE_SCI_Eef0N0x16
#dSRRRRRR_ine P_FRine1_PLLRLC0E_SCI_UPDTI_PLLRAL_0LC_LF_CNMODE_SCI_Eef0N_0__SHIFT1cine P_FRine1_PLLRLC0E_SCI_UPDTI_PLLRAL_0LC_REFDIVf_SCI_D_EN0E0x16
#d6RRRRRRRine P_FRine1_PLLRLC0E_SCI_UPDTI_PLLRAL_0LC_REFDIVf_SCI_D_EN0E_0__SHIFT1dine P_FRine1_PLLRLC0E_SCI_UPDTI_PLLRAL_0LC_REFDIVf_SCI_Eef0N0x16
#d8R0RRRRRine P_FRine1_PLLRLC0E_SCI_UPDTI_PLLRAL_0LC_REFDIVf_SCI_Eef0N_0__SHIFT1fine P_FRine1_PLLRLC0E_SCI_UPD1I_PLLRAL_0LC_REFAL
#SRCP_SCI_D_EN0E0x16
#d7ine P_FRine1_PLLRLC0E_SCI_UPD1I_PLLRAL_0LC_REFAL
#SRCP_SCI_D_EN0E__SHTEP_FRine P_FRine1_PLLRLC0E_SCI_UPD1I_PLLRAL_0LC_REFAL
#SRCP_SCI_Eef0
#define8ine P_FRine1_PLLRLC0E_SCI_UPD1I_PLLRAL_0LC_REFAL
#SRCP_SCI_Eef0
_0__SHIFT 0x0
#define1_PLLRLC0E_SCI_UPD1I_PLLRLC_HS_L
#LEFT_Eef_SCI_D_EN0E0x16
#dSR0x0
#define1_PLLRLC0E_SCI_UPD1I_PLLRLC_HS_L
#LEFT_Eef_SCI_D_EN0E_0__SHIFT4ine P_FRine1_PLLRLC0E_SCI_UPD1I_PLLRLC_HS_L
#LEFT_Eef_SCI_Eef0N0x16
#d2Rine P_FRine1_PLLRLC0E_SCI_UPD1I_PLLRLC_HS_L
#LEFT_Eef_SCI_Eef0N_0__SHIFT5ine P_FRine1_PLLRLC0E_SCI_UPD1I_PLLRLC_HS_L
#RIGHT_Eef_SCI_D_EN0E0x16
#d4Rine P_FRine1_PLLRLC0E_SCI_UPD1I_PLLRLC_HS_L
#RIGHT_Eef_SCI_D_EN0E_0__SHIFT6ine P_FRine1_PLLRLC0E_SCI_UPD1I_PLLRLC_HS_L
#RIGHT_Eef_SCI_Eef0N0x16
#d8Rine P_FRine1_PLLRLC0E_SCI_UPD1I_PLLRLC_HS_L
#RIGHT_Eef_SCI_Eef0N_0__SHIFT7ine P_FRine1_PLLRLC0E_SCI_UPD1I_PLLRLC_L_RO_P_SCI_D_EN0E0x16
#dSRRine P_FRine1_PLLRLC0E_SCI_UPD1I_PLLRLC_L_RO_P_SCI_D_EN0E_0__SHIFT8ine P_FRine1_PLLRLC0E_SCI_UPD1I_PLLRLC_L_RO_P_SCI_Eef0N0x16
#d2RRine P_FRine1_PLLRLC0E_SCI_UPD1I_PLLRLC_L_RO_P_SCI_Eef0N_0__SHIFT9ine P_FRine1_PLLRLC0E_SCI_UPD1I_PLLRAL_0LC_VCO_TUNET_SCI_D_EN0E0x16
#d3cRRRine P_FRine1_PLLRLC0E_SCI_UPD1I_PLLRAL_0LC_VCO_TUNET_SCI_D_EN0E_0__SHIFTeine P_FRine1_PLLRLC0E_SCI_UPD1I_PLLRAL_0LC_VCO_TUNET_SCI_Eef0
#define RRRRine P_FRine1_PLLRLC0E_SCI_UPD1I_PLLRAL_0LC_VCO_TUNET_SCI_Eef0
_0__SHIFT1Oine P_FRine1_PLLRLC0E_PLEQMODE_SCI_UPDTI_PLLRLC0E_GNR_PLLL_Rf_PLEUPDT_0_MASK Sine P_FRine1_PLLRLC0E_PLEQMODE_SCI_UPDTI_PLLRLC0E_GNR_PLLL_Rf_PLEUPDT___SHTEP_FRine P_FRine1_PLLRLC0E_PLEQMODE_SCI_UPDTI_PLLRLC0E_GNR_FREQMODET_PLEUPDT_0_MASK 2ine P_FRine1_PLLRLC0E_PLEQMODE_SCI_UPDTI_PLLRLC0E_GNR_FREQMODET_PLEUPDT__PLI_UPDTSine P_FRine1_PLLRLC0E_PLEQMODE_SCI_UPDTI_PLLRLC0EPLLL_Rf0x16
#d7Line P_FRine1_PLLRLC0E_PLEQMODE_SCI_UPDTI_PLLRLC0EPLLL_Rf_0__SHIFT4ine P_FRine1_PLLRLC0E_PLEQMODE_SCI_UPDTI_PLLRLC0EFREQMODET0x16
#d3RRine P_FRine1_PLLRLC0E_PLEQMODE_SCI_UPDTI_PLLRLC0EFREQMODET_0__SHIFT8ine P_FRine1_PLLRLC1E_PLEQMODE_SCI_UPDTI_PLLRLC1E_GNR_PLLL_Rf_PLEUPDT_0_MASK Sine P_FRine1_PLLRLC1E_PLEQMODE_SCI_UPDTI_PLLRLC1E_GNR_PLLL_Rf_PLEUPDT___SHTEP_FRine P_FRine1_PLLRLC1E_PLEQMODE_SCI_UPDTI_PLLRLC1E_GNR_FREQMODET_PLEUPDT_0_MASK 2ine P_FRine1_PLLRLC1E_PLEQMODE_SCI_UPDTI_PLLRLC1E_GNR_FREQMODET_PLEUPDT__PLI_UPDTSine P_FRine1_PLLRLC1E_PLEQMODE_SCI_UPDTI_PLLRLC1EPLLL_Rf0x16
#d7Line P_FRine1_PLLRLC1E_PLEQMODE_SCI_UPDTI_PLLRLC1EPLLL_Rf_0__SHIFT4ine P_FRine1_PLLRLC1E_PLEQMODE_SCI_UPDTI_PLLRLC1EFREQMODET0x16
#d3RRine P_FRine1_PLLRLC1E_PLEQMODE_SCI_UPDTI_PLLRLC1EFREQMODET_0__SHIFT8ine P_FRine1_PLLRLC2E_PLEQMODE_SCI_UPDTI_PLLRLC2E_GNR_PLLL_Rf_PLEUPDT_0_MASK Sine P_FRine1_PLLRLC2E_PLEQMODE_SCI_UPDTI_PLLRLC2E_GNR_PLLL_Rf_PLEUPDT___SHTEP_FRine P_FRine1_PLLRLC2E_PLEQMODE_SCI_UPDTI_PLLRLC2E_GNR_FREQMODET_PLEUPDT_0_MASK 2ine P_FRine1_PLLRLC2E_PLEQMODE_SCI_UPDTI_PLLRLC2E_GNR_FREQMODET_PLEUPDT__PLI_UPDTSine P_FRine1_PLLRLC2E_PLEQMODE_SCI_UPDTI_PLLRLC2EPLLL_Rf0x16
#d7Line P_FRine1_PLLRLC2E_PLEQMODE_SCI_UPDTI_PLLRLC2EPLLL_Rf_0__SHIFT4ine P_FRine1_PLLRLC2E_PLEQMODE_SCI_UPDTI_PLLRLC2EFREQMODET0x16
#d3RRine P_FRine1_PLLRLC2E_PLEQMODE_SCI_UPDTI_PLLRLC2EFREQMODET_0__SHIFT8ine P_FRine1_PLLRLC3E_PLEQMODE_SCI_UPDTI_PLLRLC3E_GNR_PLLL_Rf_PLEUPDT_0_MASK Sine P_FRine1_PLLRLC3E_PLEQMODE_SCI_UPDTI_PLLRLC3E_GNR_PLLL_Rf_PLEUPDT___SHTEP_FRine P_FRine1_PLLRLC3E_PLEQMODE_SCI_UPDTI_PLLRLC3E_GNR_FREQMODET_PLEUPDT_0_MASK 2ine P_FRine1_PLLRLC3E_PLEQMODE_SCI_UPDTI_PLLRLC3E_GNR_FREQMODET_PLEUPDT__PLI_UPDTSine P_FRine1_PLLRLC3E_PLEQMODE_SCI_UPDTI_PLLRLC3EPLLL_Rf0x16
#d7Line P_FRine1_PLLRLC3E_PLEQMODE_SCI_UPDTI_PLLRLC3EPLLL_Rf_0__SHIFT4ine P_FRine1_PLLRLC3E_PLEQMODE_SCI_UPDTI_PLLRLC3EFREQMODET0x16
#d3RRine P_FRine1_PLLRLC3E_PLEQMODE_SCI_UPDTI_PLLRLC3EFREQMODET_0__SHIFT8ine P_FRine1_RX_GLBEQMODE_S0TI_RfRAL_0ADAPT_MODETGEN1N0x16
#d3ffine P_FRine1_RX_GLBEQMODE_S0TI_RfRAL_0ADAPT_MODETGEN1N__SHTEP_FRine P_FRine1_RX_GLBEQMODE_S0TI_RfRAL_0ADAPT_MODETGEN2E0x16
#dffcRRine P_FRine1_RX_GLBEQMODE_S0TI_RfRAL_0ADAPT_MODETGEN2E_0__SHIFTaine P_FRine1_RX_GLBEQMODE_S0TI_RfRAL_0ADAPT_MODETGEN3N0x16
#d3ffRRRRRine P_FRine1_RX_GLBEQMODE_S0TI_RfRAL_0ADAPT_MODETGEN3N_0__SHIFT14ine P_FRine1_RX_GLBEQMODE_S0TI_RfRAL_0ADAPT_RSTNMODET0x16
#dcRRRRRRRine P_FRine1_RX_GLBEQMODE_S0TI_RfRAL_0ADAPT_RSTNMODET_PLI_UPDTSeine P_FRine1_RX_GLBEQMODE_S01I_RfRAL_0CDRRFR_GAIefGEN1N0x16
#dfine P_FRine1_RX_GLBEQMODE_S01I_RfRAL_0CDRRFR_GAIefGEN1N__SHTEP_FRine P_FRine1_RX_GLBEQMODE_S01I_RfRAL_0CDRRFR_GAIefGEN2E0x16
#dfRine P_FRine1_RX_GLBEQMODE_S01I_RfRAL_0CDRRFR_GAIefGEN2E_0__SHIFT4ine P_FRine1_RX_GLBEQMODE_S01I_RfRAL_0CDRRFR_GAIefGEN3E0x16
#dfRRine P_FRine1_RX_GLBEQMODE_S01I_RfRAL_0CDRRFR_GAIefGEN3T_0__SHIFT8ine P_FRine1_RX_GLBEQMODE_S01I_RfRAL_0CDRRPH_GAIefGEN1N0x16
#dfRRRine P_FRine1_RX_GLBEQMODE_S01I_RfRAL_0CDRRPH_GAIefGEN1N_0__SHIFTcine P_FRine1_RX_GLBEQMODE_S01I_RfRAL_0CDRRPH_GAIefGEN2N0x16
#dfRRRRine P_FRine1_RX_GLBEQMODE_S01I_RfRAL_0CDRRPH_GAIefGEN2MOVRD_VAL_1Rine P_FRine1_RX_GLBEQMODE_S01I_RfRAL_0CDRRPH_GAIefGEN3N0x16
#dfRRRRRine P_FRine1_RX_GLBEQMODE_S01I_RfRAL_0CDRRPH_GAIefGEN3N_0__SHIFT14ine P_FRine1_RX_GLBEQMODE_S01I_RfRAL_0CDRRPLEQMPSZ_GEN1N0x16
#d1RRRRRRine P_FRine1_RX_GLBEQMODE_S01I_RfRAL_0CDRRPLEQMPSZ_GEN1N_0__SHIFT18ine P_FRine1_RX_GLBEQMODE_S01I_RfRAL_0CDRRPLEQMPSZ_GEN2N0x16
#d2RRRRRRine P_FRine1_RX_GLBEQMODE_S01I_RfRAL_0CDRRPLEQMPSZ_GEN2MOVRD_VAL_19ine P_FRine1_RX_GLBEQMODE_S01I_RfRAL_0CDRRPLEQMPSZ_GEN3
#define RRRRRRine P_FRine1_RX_GLBEQMODE_S01I_RfRAL_0CDRRPLEQMPSZ_GEN3N_0__SHIFT1aine P_FRine1_RX_GLBEQMODE_S01I_RfRAL_0LEQ_DCATTNfBYP_EefGEN1N0x16
#d0L_0R0Rine P_FRine1_RX_GLBEQMODE_S01I_RfRAL_0LEQ_DCATTNfBYP_EefGEN1N_0__SHIFT1bine P_FRine1_RX_GLBEQMODE_S01I_RfRAL_0LEQ_DCATTNfBYP_EefGEN2N0x16
#d1RRRRRRRine P_FRine1_RX_GLBEQMODE_S01I_RfRAL_0LEQ_DCATTNfBYP_EefGEN2MOVRD_VAL_1cine P_FRine1_RX_GLBEQMODE_S01I_RfRAL_0LEQ_DCATTNfBYP_EefGEN3N0x16
#d2RRRRRRRine P_FRine1_RX_GLBEQMODE_S01I_RfRAL_0LEQ_DCATTNfBYP_EefGEN3N_0__SHIFT1dine P_FRine1_RX_GLBEQMODE_S01I_RfRADAPT_HLD_ASRT_TO_DCLKfEef0_MASK cRRRRRRRine P_FRine1_RX_GLBEQMODE_S01I_RfRADAPT_HLD_ASRT_TO_DCLKfEef_PLI_UPDTSeine P_FRine1_RX_GLBEQMODE_S02I_RfRAL_0CDRRTIMETGEN1N0x16
#dfRRRine P_FRine1_RX_GLBEQMODE_S02I_RfRAL_0CDRRTIMETGEN1N_0__SHIFTcine P_FRine1_RX_GLBEQMODE_S02I_RfRAL_0CDRRTIMETGEN2N0x16
#dfRRRRine P_FRine1_RX_GLBEQMODE_S02I_RfRAL_0CDRRTIMETGEN2NOVRD_VAL_1Rine P_FRine1_RX_GLBEQMODE_S02I_RfRAL_0CDRRTIMETGEN3N0x16
#dfRRRRRine P_FRine1_RX_GLBEQMODE_S02I_RfRAL_0CDRRTIMETGEN3N_0__SHIFT14ine P_FRine1_RX_GLBEQMODE_S02I_RfRAL_0LEQ_LOOP_GAIefGEN1N0x16
#d3RRRRRRine P_FRine1_RX_GLBEQMODE_S02I_RfRAL_0LEQ_LOOP_GAIefGEN1N_0__SHIFT18ine P_FRine1_RX_GLBEQMODE_S02I_RfRAL_0LEQ_LOOP_GAIefGEN2f0_MASK cRRRRRRine P_FRine1_RX_GLBEQMODE_S02I_RfRAL_0LEQ_LOOP_GAIefGEN2f_0__SHIFT1aine P_FRine1_RX_GLBEQMODE_S02I_RfRAL_0LEQ_LOOP_GAIefGEN3N0x16
#d3RRRRRRRine P_FRine1_RX_GLBEQMODE_S02I_RfRAL_0LEQ_LOOP_GAIefGEN3MOVRD_VAL_1cine P_FRine1_RX_GLBEQMODE_S02I_RfRDCLKfEefASRT_TO_ADAPT_HLD_0_MASK cRRRRRRRine P_FRine1_RX_GLBEQMODE_S02I_RfRDCLKfEefASRT_TO_ADAPT_HLD__PLI_UPDTSeine P_FRine1_RX_GLBEQMODE_S03I_RfRAL_0CDRRFR_EefGEN1N0x16
#d1ine P_FRine1_RX_GLBEQMODE_S03I_RfRAL_0CDRRFR_EefGEN1N__SHTEP_FRine P_FRine1_RX_GLBEQMODE_S03I_RfRAL_0CDRRFR_EefGEN2_0_MASK 2ine P_FRine1_RX_GLBEQMODE_S03I_RfRAL_0CDRRFR_EefGEN2__PLI_UPDTSine P_FRine1_RX_GLBEQMODE_S03I_RfRAL_0CDRRFR_EefGEN3
#define ine P_FRine1_RX_GLBEQMODE_S03I_RfRAL_0CDRRFR_EefGEN3
_PLI_UPDTOine P_FRine1_RX_GLBEQMODE_S03I_RfRAL_0DFE_TIMETGEN1N0x16
#dfRRRRRine P_FRine1_RX_GLBEQMODE_S03I_RfRAL_0DFE_TIMETGEN1N_0__SHIFT14ine P_FRine1_RX_GLBEQMODE_S03I_RfRAL_0DFE_TIMETGEN2N0x16
#dfRRRRRRine P_FRine1_RX_GLBEQMODE_S03I_RfRAL_0DFE_TIMETGEN2N_0__SHIFT18ine P_FRine1_RX_GLBEQMODE_S03I_RfRAL_0DFE_TIMETGEN3N0x16
#dfRRRRRRRine P_FRine1_RX_GLBEQMODE_S03I_RfRAL_0DFE_TIMETGEN3MOVRD_VAL_1cine P_FRine1_RX_GLBEQMODE_S04I_RfRAL_0FOMRBERTGEN1N0x16
#d7ine P_FRine1_RX_GLBEQMODE_S04I_RfRAL_0FOMRBERTGEN1N__SHTEP_FRine P_FRine1_RX_GLBEQMODE_S04I_RfRAL_0FOMRBERTGEN2N0x16
#d38ine P_FRine1_RX_GLBEQMODE_S04I_RfRAL_0FOMRBERTGEN2N_0__SHIFT 0x0
#define1_RX_GLBEQMODE_S04I_RfRAL_0FOMRBERTGEN3N0x16
#d1cRine P_FRine1_RX_GLBEQMODE_S04I_RfRAL_0FOMRBERTGEN3MOVRD_VAL_6ine P_FRine1_RX_GLBEQMODE_S04I_RfRAL_0LEQ_POLEfBYP_D_ENGEN1N0x16
#deRRine P_FRine1_RX_GLBEQMODE_S04I_RfRAL_0LEQ_POLEfBYP_D_ENGEN1N_0__SHIFT9ine P_FRine1_RX_GLBEQMODE_S04I_RfRAL_0LEQ_POLEfBYP_D_ENGEN2N0x16
#d7RRRine P_FRine1_RX_GLBEQMODE_S04I_RfRAL_0LEQ_POLEfBYP_D_ENGEN2N_0__SHIFTcine P_FRine1_RX_GLBEQMODE_S04I_RfRAL_0LEQ_POLEfBYP_D_ENGEN3N0x16
#d38_0Rine P_FRine1_RX_GLBEQMODE_S04I_RfRAL_0LEQ_POLEfBYP_D_ENGEN3N_0__SHIFTfine P_FRine1_RX_GLBEQMODE_S04I_RfRAL_0FOMRTIMETGEN1N0x16
#dfRRRRRine P_FRine1_RX_GLBEQMODE_S04I_RfRAL_0FOMRTIMETGEN1N_0__SHIFT14ine P_FRine1_RX_GLBEQMODE_S04I_RfRAL_0FOMRTIMETGEN2N0x16
#dfRRRRRRine P_FRine1_RX_GLBEQMODE_S04I_RfRAL_0FOMRTIMETGEN2N_0__SHIFT18ine P_FRine1_RX_GLBEQMODE_S04I_RfRAL_0FOMRTIMETGEN3N0x16
#dfRRRRRRRine P_FRine1_RX_GLBEQMODE_S04I_RfRAL_0FOMRTIMETGEN3NOVRD_VAL_1cine P_FRine1_RX_GLBEQMODE_S05I_RfRAL_0LEQ_DCATTNfBYP_D_ENGEN1N0x16
#d1fine P_FRine1_RX_GLBEQMODE_S05I_RfRAL_0LEQ_DCATTNfBYP_D_ENGEN1N__SHTEP_FRine P_FRine1_RX_GLBEQMODE_S05I_RfRAL_0LEQ_DCATTNfBYP_D_ENGEN2N0x16
#d3eRine P_FRine1_RX_GLBEQMODE_S05I_RfRAL_0LEQ_DCATTNfBYP_D_ENGEN2N_0__SHIFT5ine P_FRine1_RX_GLBEQMODE_S05I_RfRAL_0LEQ_DCATTNfBYP_D_ENGEN3N0x16
#d7cRRine P_FRine1_RX_GLBEQMODE_S05I_RfRAL_0LEQ_DCATTNfBYP_D_ENGEN3N_0__SHIFTaine P_FRine1_RX_GLBEQMODE_S05I_RfRAL_0LEQ_POLEfBYP_EefGEN1N0x16
#d0L_0ine P_FRine1_RX_GLBEQMODE_S05I_RfRAL_0LEQ_POLEfBYP_EefGEN1N_0__SHIFTfine P_FRine1_RX_GLBEQMODE_S05I_RfRAL_0LEQ_POLEfBYP_EefGEN2N0x16
#d1RRRRine P_FRine1_RX_GLBEQMODE_S05I_RfRAL_0LEQ_POLEfBYP_EefGEN2NOVRD_VAL_1Rine P_FRine1_RX_GLBEQMODE_S05I_RfRAL_0LEQ_POLEfBYP_EefGEN3N0x16
#d2RRRRine P_FRine1_RX_GLBEQMODE_S05I_RfRAL_0LEQ_POLEfBYP_EefGEN3NOVRD_VAL_1Sine P_FRine1_RX_GLBEQMODE_S05I_RfRAL_0LEQ_SHUNT_EefGEN1N0x16
#d RRRRine P_FRine1_RX_GLBEQMODE_S05I_RfRAL_0LEQ_SHUNT_EefGEN1N_0__SHIFT1Oine P_FRine1_RX_GLBEQMODE_S05I_RfRAL_0LEQ_SHUNT_EefGEN2N0x16
#d8R0RRine P_FRine1_RX_GLBEQMODE_S05I_RfRAL_0LEQ_SHUNT_EefGEN2NOVRD_VAL_1 0x0
#define1_RX_GLBEQMODE_S05I_RfRAL_0LEQ_SHUNT_EefGEN3N0x16
#d1RRRRRine P_FRine1_RX_GLBEQMODE_S05I_RfRAL_0LEQ_SHUNT_EefGEN3N_0__SHIFT14ine P_FRine1_RX_GLBEQMODE_S05I_RfRAL_0TERM_MODETGEN1N0x16
#d0L_0R0Rine P_FRine1_RX_GLBEQMODE_S05I_RfRAL_0TERM_MODETGEN1N_0__SHIFT1bine P_FRine1_RX_GLBEQMODE_S05I_RfRAL_0TERM_MODETGEN2N0x16
#d1RRRRRRRine P_FRine1_RX_GLBEQMODE_S05I_RfRAL_0TERM_MODETGEN2NOVRD_VAL_1cine P_FRine1_RX_GLBEQMODE_S05I_RfRAL_0TERM_MODETGEN3N0x16
#d2RRRRRRRine P_FRine1_RX_GLBEQMODE_S05I_RfRAL_0TERM_MODETGEN3N_0__SHIFT1dine P_FRine1_RX_GLBEQMODE_S05I_RfRFORCE0DLLRRSTNRXL_RfLS2OFF_TO_LS0f0_MASK 4RRRRRRRine P_FRine1_RX_GLBEQMODE_S05I_RfRFORCE0DLLRRSTNRXL_RfLS2OFF_TO_LS0f_PLI_UPDTSeine P_FRine1_RX_GLBEQMODE_S05I_RfRADAPT_AUX_L_RO_PMODET0x16
#d8RRRRRRRine P_FRine1_RX_GLBEQMODE_S05I_RfRADAPT_AUX_L_RO_PMODET_0__SHIFT1fine P_FRine1_RX_GLBEQMODE_S06I_RfRAL_0LEQ_TIMETGEN1N0x16
#dfine P_FRine1_RX_GLBEQMODE_S06I_RfRAL_0LEQ_TIMETGEN1N__SHTEP_FRine P_FRine1_RX_GLBEQMODE_S06I_RfRAL_0LEQ_TIMETGEN2E0x16
#dfRine P_FRine1_RX_GLBEQMODE_S06I_RfRAL_0LEQ_TIMETGEN2E_0__SHIFT4ine P_FRine1_RX_GLBEQMODE_S06I_RfRAL_0LEQ_TIMETGEN3E0x16
#dfRRine P_FRine1_RX_GLBEQMODE_S06I_RfRAL_0LEQ_TIMETGEN3E_0__SHIFT8ine P_FRine1_RX_GLBEQMODE_S06I_RfRAL_0OC_TIMETGEN1N0x16
#dfRRRine P_FRine1_RX_GLBEQMODE_S06I_RfRAL_0OC_TIMETGEN1N_0__SHIFTcine P_FRine1_RX_GLBEQMODE_S06I_RfRAL_0OC_TIMETGEN2N0x16
#dfRRRRine P_FRine1_RX_GLBEQMODE_S06I_RfRAL_0OC_TIMETGEN2NOVRD_VAL_1Rine P_FRine1_RX_GLBEQMODE_S06I_RfRAL_0OC_TIMETGEN3N0x16
#dfRRRRRine P_FRine1_RX_GLBEQMODE_S06I_RfRAL_0OC_TIMETGEN3N_0__SHIFT14ine P_FRine1_RX_GLBEQMODE_S06I_RfRFRO_TEND_L_RO_PLUT_EeTRY_LS0TCDRREef0N0x16
#dSRRRRRRine P_FRine1_RX_GLBEQMODE_S06I_RfRFRO_TEND_L_RO_PLUT_EeTRY_LS0TCDRREef0N_0__SHIFT18ine P_FRine1_RX_GLBEQMODE_S06I_RfRFRO_TEND_L_RO_PLUT_EeTRY_LS2f0_MASK 4RRRRRRine P_FRine1_RX_GLBEQMODE_S06I_RfRFRO_TEND_L_RO_PLUT_EeTRY_LS2f_0__SHIFT1aine P_FRine1_RX_GLBEQMODE_S06I_RfRAUX_L_RO_PLUT_EeTRY_LS2N0x16
#d8R0RRRRine P_FRine1_RX_GLBEQMODE_S06I_RfRAUX_L_RO_PLUT_EeTRY_LS2N_0__SHIFT1bine P_FRine1_RX_GLBEQMODE_S06I_RfRADAPT_HLD_L0S_EARLY_EXIT_DIS_0_MASK 1RRRRRRRine P_FRine1_RX_GLBEQMODE_S06I_RfRADAPT_HLD_L0S_EARLY_EXIT_DIS_OVRD_VAL_1cine P_FRine1_RX_GLBEQMODE_S07I_RfRAL_0TH_LOOP_GAIefGEN1N0x16
#dfine P_FRine1_RX_GLBEQMODE_S07I_RfRAL_0TH_LOOP_GAIefGEN1N__SHTEP_FRine P_FRine1_RX_GLBEQMODE_S07I_RfRAL_0TH_LOOP_GAIefGEN2E0x16
#dfRine P_FRine1_RX_GLBEQMODE_S07I_RfRAL_0TH_LOOP_GAIefGEN2E_0__SHIFT4ine P_FRine1_RX_GLBEQMODE_S07I_RfRAL_0TH_LOOP_GAIefGEN3E0x16
#dfRRine P_FRine1_RX_GLBEQMODE_S07I_RfRAL_0TH_LOOP_GAIefGEN3E_0__SHIFT8ine P_FRine1_RX_GLBEQMODE_S07I_RfRDCLKfEefLUT_EeTRY_LS0TCDRREef0N0x16
#dSRRRine P_FRine1_RX_GLBEQMODE_S07I_RfRDCLKfEefLUT_EeTRY_LS0TCDRREef0N_0__SHIFTcine P_FRine1_RX_GLBEQMODE_S07I_RfRDCLKfEefLUT_EeTRY_LS2N0x16
#d2RRRine P_FRine1_RX_GLBEQMODE_S07I_RfRDCLKfEefLUT_EeTRY_LS2N_0__SHIFTdine P_FRine1_RX_GLBEQMODE_S07I_RfRDLLRL_RO_PLUT_EeTRY_LS2N0x16
#d2RRRRine P_FRine1_RX_GLBEQMODE_S07I_RfRDLLRL_RO_PLUT_EeTRY_LS2NOVRD_VAL_1Sine P_FRine1_RX_GLBEQMODE_S07I_RfRAL_0DLLRCPLEQEENGEN1N0x16
#d1cRRRRine P_FRine1_RX_GLBEQMODE_S07I_RfRAL_0DLLRCPLEQEENGEN1N_0__SHIFT1Oine P_FRine1_RX_GLBEQMODE_S07I_RfRAL_0DLLRCPLEQEENGEN2N0x16
#deRRRRRine P_FRine1_RX_GLBEQMODE_S07I_RfRAL_0DLLRCPLEQEENGEN2N_0__SHIFT15ine P_FRine1_RX_GLBEQMODE_S07I_RfRAL_0DLLRCPLEQEENGEN3N0x16
#d7RRRRRRine P_FRine1_RX_GLBEQMODE_S07I_RfRAL_0DLLRCPLEQEENGEN3N_0__SHIFT18ine P_FRine1_RX_GLBEQMODE_S07I_RfRAL_0DLLRFLOCKfDISABLEfGEN1N0x16
#d0L_0R0Rine P_FRine1_RX_GLBEQMODE_S07I_RfRAL_0DLLRFLOCKfDISABLEfGEN1N_0__SHIFT1bine P_FRine1_RX_GLBEQMODE_S07I_RfRAL_0DLLRFLOCKfDISABLEfGEN2N0x16
#d1RRRRRRRine P_FRine1_RX_GLBEQMODE_S07I_RfRAL_0DLLRFLOCKfDISABLEfGEN2NOVRD_VAL_1cine P_FRine1_RX_GLBEQMODE_S07I_RfRAL_0DLLRFLOCKfDISABLEfGEN3N0x16
#d2RRRRRRRine P_FRine1_RX_GLBEQMODE_S07I_RfRAL_0DLLRFLOCKfDISABLEfGEN3N_0__SHIFT1dine P_FRine1_RX_GLBEQMODE_S08I_RfRDLLRLOCKfTIMET0x16
#d 0x0
#define1_RX_GLBEQMODE_S08I_RfRDLLRLOCKfTIMET__SHTEP_FRine P_FRine1_RX_GLBEQMODE_S08I_RfRDLLRSPEEDCHANGE__SSET_TIMET0x16
#dcine P_FRine1_RX_GLBEQMODE_S08I_RfRDLLRSPEEDCHANGE__SSET_TIMET_PLI_UPDTOine P_FRine1_RX_GLBE_PLEQMODE_SCI_UPDTI__GNR_RXL_Rf_PLEUPDT_L0T3N0x16
#d1ine P_FRine1_RX_GLBE_PLEQMODE_SCI_UPDTI__GNR_RXL_Rf_PLEUPDT_L0T3N__SHTEP_FRine P_FRine1_RX_GLBE_PLEQMODE_SCI_UPDTI__GNR_RXL_Rf_PLEUPDT_L4T7_0_MASK 2ine P_FRine1_RX_GLBE_PLEQMODE_SCI_UPDTI__GNR_RXL_Rf_PLEUPDT_L4T7__PLI_UPDTSine P_FRine1_RX_GLBE_PLEQMODE_SCI_UPDTI__GNR_RXL_Rf_PLEUPDT_L8T12
#define ine P_FRine1_RX_GLBE_PLEQMODE_SCI_UPDTI__GNR_RXL_Rf_PLEUPDT_L8T12
_PLI_UPDTOine P_FRine1_RX_GLBE_PLEQMODE_SCI_UPDTI__GNR_RXL_Rf_PLEUPDT_L12T15
#define8ine P_FRine1_RX_GLBE_PLEQMODE_SCI_UPDTI__GNR_RXL_Rf_PLEUPDT_L12T15
_0__SHIFT 0x0
#define1_RX_GLBE_PLEQMODE_SCI_UPDTI__GNR_ELECIDLEDETENf_PLEUPDT_L0T3N0x16
#d1Rine P_FRine1_RX_GLBE_PLEQMODE_SCI_UPDTI__GNR_ELECIDLEDETENf_PLEUPDT_L0T3N_0__SHIFT4ine P_FRine1_RX_GLBE_PLEQMODE_SCI_UPDTI__GNR_ELECIDLEDETENf_PLEUPDT_L4T7_0_MASK 2Rine P_FRine1_RX_GLBE_PLEQMODE_SCI_UPDTI__GNR_ELECIDLEDETENf_PLEUPDT_L4T7__PLI_UPDT5ine P_FRine1_RX_GLBE_PLEQMODE_SCI_UPDTI__GNR_ELECIDLEDETENf_PLEUPDT_L8T12
#define Rine P_FRine1_RX_GLBE_PLEQMODE_SCI_UPDTI__GNR_ELECIDLEDETENf_PLEUPDT_L8T12
_PLI_UPDT6ine P_FRine1_RX_GLBE_PLEQMODE_SCI_UPDTI__GNR_ELECIDLEDETENf_PLEUPDT_L12T15
#define8Rine P_FRine1_RX_GLBE_PLEQMODE_SCI_UPDTI__GNR_ELECIDLEDETENf_PLEUPDT_L12T15
_0__SHIFT7ine P_FRine1_RX_GLBE_PLEQMODE_SCI_UPDTI__GNR_RXL_SSETHINTf_PLEUPDT_L0T3N0x16
#d1RRine P_FRine1_RX_GLBE_PLEQMODE_SCI_UPDTI__GNR_RXL_SSETHINTf_PLEUPDT_L0T3N_0__SHIFT8ine P_FRine1_RX_GLBE_PLEQMODE_SCI_UPDTI__GNR_RXL_SSETHINTf_PLEUPDT_L4T7_0_MASK 2RRine P_FRine1_RX_GLBE_PLEQMODE_SCI_UPDTI__GNR_RXL_SSETHINTf_PLEUPDT_L4T7__PLI_UPDT9ine P_FRine1_RX_GLBE_PLEQMODE_SCI_UPDTI__GNR_RXL_SSETHINTf_PLEUPDT_L8T12
#define RRine P_FRine1_RX_GLBE_PLEQMODE_SCI_UPDTI__GNR_RXL_SSETHINTf_PLEUPDT_L8T12
_PLI_UPDTaine P_FRine1_RX_GLBE_PLEQMODE_SCI_UPDTI__GNR_RXL_SSETHINTf_PLEUPDT_L12T15
#define8RRine P_FRine1_RX_GLBE_PLEQMODE_SCI_UPDTI__GNR_RXL_SSETHINTf_PLEUPDT_L12T15
_0__SHIFTbine P_FRine1_RX_GLBE_PLEQMODE_SCI_UPDTI__GNR_ENABLEFOMR_PLEUPDT_L0T3N0x16
#d1RRRine P_FRine1_RX_GLBE_PLEQMODE_SCI_UPDTI__GNR_ENABLEFOMR_PLEUPDT_L0T3N_0__SHIFTcine P_FRine1_RX_GLBE_PLEQMODE_SCI_UPDTI__GNR_ENABLEFOMR_PLEUPDT_L4T7_0_MASK 2RRRine P_FRine1_RX_GLBE_PLEQMODE_SCI_UPDTI__GNR_ENABLEFOMR_PLEUPDT_L4T7__PLI_UPDTdine P_FRine1_RX_GLBE_PLEQMODE_SCI_UPDTI__GNR_ENABLEFOMR_PLEUPDT_L8T12
#define RRRine P_FRine1_RX_GLBE_PLEQMODE_SCI_UPDTI__GNR_ENABLEFOMR_PLEUPDT_L8T12
_PLI_UPDTeine P_FRine1_RX_GLBE_PLEQMODE_SCI_UPDTI__GNR_ENABLEFOMR_PLEUPDT_L12T15
#define8RRRine P_FRine1_RX_GLBE_PLEQMODE_SCI_UPDTI__GNR_ENABLEFOMR_PLEUPDT_L12T15
_0__SHIFTfine P_FRine1_RX_GLBE_PLEQMODE_SCI_UPDTI__GNR_REQUESTFOMR_PLEUPDT_L0T3N0x16
#d1RRRRine P_FRine1_RX_GLBE_PLEQMODE_SCI_UPDTI__GNR_REQUESTFOMR_PLEUPDT_L0T3NOVRD_VAL_1Rine P_FRine1_RX_GLBE_PLEQMODE_SCI_UPDTI__GNR_REQUESTFOMR_PLEUPDT_L4T7_0_MASK 2RRRRine P_FRine1_RX_GLBE_PLEQMODE_SCI_UPDTI__GNR_REQUESTFOMR_PLEUPDT_L4T7_OVRD_VAL_1Sine P_FRine1_RX_GLBE_PLEQMODE_SCI_UPDTI__GNR_REQUESTFOMR_PLEUPDT_L8T12
#define RRRRine P_FRine1_RX_GLBE_PLEQMODE_SCI_UPDTI__GNR_REQUESTFOMR_PLEUPDT_L8T12
_PLI_UPDT1Oine P_FRine1_RX_GLBE_PLEQMODE_SCI_UPDTI__GNR_REQUESTFOMR_PLEUPDT_L12T15
#define8RRRRine P_FRine1_RX_GLBE_PLEQMODE_SCI_UPDTI__GNR_REQUESTFOMR_PLEUPDT_L12T15
_0__SHIFT1 0x0
#define1_RX_GLBE_PLEQMODE_SCI_UPDTI__GNR_RESPONSEMODET_PLEUPDT_L0T3N0x16
#d1RRRRRine P_FRine1_RX_GLBE_PLEQMODE_SCI_UPDTI__GNR_RESPONSEMODET_PLEUPDT_L0T3N_0__SHIFT14ine P_FRine1_RX_GLBE_PLEQMODE_SCI_UPDTI__GNR_RESPONSEMODET_PLEUPDT_L4T7_0_MASK 2RRRRRine P_FRine1_RX_GLBE_PLEQMODE_SCI_UPDTI__GNR_RESPONSEMODET_PLEUPDT_L4T7_OVRD_VAL_15ine P_FRine1_RX_GLBE_PLEQMODE_SCI_UPDTI__GNR_RESPONSEMODET_PLEUPDT_L8T12
#define RRRRRine P_FRine1_RX_GLBE_PLEQMODE_SCI_UPDTI__GNR_RESPONSEMODET_PLEUPDT_L8T12
_PLI_UPDT16ine P_FRine1_RX_GLBE_PLEQMODE_SCI_UPDTI__GNR_RESPONSEMODET_PLEUPDT_L12T15
#define8RRRRRine P_FRine1_RX_GLBE_PLEQMODE_SCI_UPDTI__GNR_RESPONSEMODET_PLEUPDT_L12T15
_0__SHIFT17ine P_FRine1_RX_GLBE_SCI_UPDTI_RfRADAPT_HLD__SCI_D_EN0x16
#d1ine P_FRine1_RX_GLBE_SCI_UPDTI_RfRADAPT_HLD__SCI_D_EN__SHTEP_FRine P_FRine1_RX_GLBE_SCI_UPDTI_RfRADAPT_HLD__SCI_Eef0_MASK Oine P_FRine1_RX_GLBE_SCI_UPDTI_RfRADAPT_HLD__SCI_Eef_PLI_UPDTSine P_FRine1_RX_GLBE_SCI_UPDTI_RfRADAPT_RSTN_SCI_D_EN0x16
#d4ine P_FRine1_RX_GLBE_SCI_UPDTI_RfRADAPT_RSTN_SCI_D_EN_PLI_UPDTOine P_FRine1_RX_GLBE_SCI_UPDTI_RfRADAPT_RSTN_SCI_Eef0_MASK 8ine P_FRine1_RX_GLBE_SCI_UPDTI_RfRADAPT_RSTN_SCI_Eef_0__SHIFT 0x0
#define1_RX_GLBE_SCI_UPDTI_RfRAL_0D_L
#DIVf_SCI_D_EN0_MASK cR0x0
#define1_RX_GLBE_SCI_UPDTI_RfRAL_0D_L
#DIVf_SCI_D_EN_PLI_UPDT6ine P_FRine1_RX_GLBE_SCI_UPDTI_RfRAL_0D_L
#DIVf_SCI_Eef0_MASK SRRine P_FRine1_RX_GLBE_SCI_UPDTI_RfRAL_0D_L
#DIVf_SCI_Eef_0__SHIFT8ine P_FRine1_RX_GLBE_SCI_UPDTI_RfRAL_0DLLRFREQ_MODET_SCI_D_EN0_MASK 2RRine P_FRine1_RX_GLBE_SCI_UPDTI_RfRAL_0DLLRFREQ_MODET_SCI_D_EN_PLI_UPDT9ine P_FRine1_RX_GLBE_SCI_UPDTI_RfRAL_0DLLRFREQ_MODET_SCI_EN
#define RRine P_FRine1_RX_GLBE_SCI_UPDTI_RfRAL_0DLLRFREQ_MODET_SCI_EN
_PLI_UPDTaine P_FRine1_RX_GLBE_SCI_UPDTI_RfRAL_0PLLAL
#SELT_SCI_D_EN0_MASK 8RRine P_FRine1_RX_GLBE_SCI_UPDTI_RfRAL_0PLLAL
#SELT_SCI_D_EN_0__SHIFTbine P_FRine1_RX_GLBE_SCI_UPDTI_RfRAL_0PLLAL
#SELT_SCI_Eef0_MASK SRRRine P_FRine1_RX_GLBE_SCI_UPDTI_RfRAL_0PLLAL
#SELT_SCI_EN
_PLI_UPDTcine P_FRine1_RX_GLBE_SCI_UPDTI_RfRAL_0R_L
#DIVf_SCI_D_EN0_MASK 2RRRine P_FRine1_RX_GLBE_SCI_UPDTI_RfRAL_0R_L
#DIVf_SCI_D_EN_PLI_UPDTdine P_FRine1_RX_GLBE_SCI_UPDTI_RfRAL_0R_L
#DIVf_SCI_EN
#define RRRine P_FRine1_RX_GLBE_SCI_UPDTI_RfRAL_0R_L
#DIVf_SCI_EN
_PLI_UPDTeine P_FRine1_RX_GLBE_SCI_UPDTI_RfRDCLKfEef_SCI_D_EN0_MASK 8RRRine P_FRine1_RX_GLBE_SCI_UPDTI_RfRDCLKfEef_SCI_D_EN_0__SHIFTfine P_FRine1_RX_GLBE_SCI_UPDTI_RfRDCLKfEef_SCI_Eef0_MASK SRRRRine P_FRine1_RX_GLBE_SCI_UPDTI_RfRDCLKfEef_SCI_EefOVRD_VAL_1Rine P_FRine1_RX_GLBE_SCI_UPDTI_RfRDLLRL_RO_P_SCI_D_EN0_MASK 2RRRRine P_FRine1_RX_GLBE_SCI_UPDTI_RfRDLLRL_RO_P_SCI_D_ENOVRD_VAL_1Sine P_FRine1_RX_GLBE_SCI_UPDTI_RfRDLLRL_RO_P_SCI_Eef0_MASK 4RRRRine P_FRine1_RX_GLBE_SCI_UPDTI_RfRDLLRL_RO_P_SCI_Eef_PLI_UPDT1Oine P_FRine1_RX_GLBE_SCI_UPDTI_RfRFRO_TEND_L_RO_P_SCI_D_EN0_MASK 8RRRRine P_FRine1_RX_GLBE_SCI_UPDTI_RfRFRO_TEND_L_RO_P_SCI_D_EN_0__SHIFT1 0x0
#define1_RX_GLBE_SCI_UPDTI_RfRFRO_TEND_L_RO_P_SCI_Eef0_MASK SRRRR0ine P_FRine1_RX_GLBE_SCI_UPDTI_RfRFRO_TEND_L_RO_P_SCI_Eef_0__SHIFT14ine P_FRine1_RX_GLBE_SCI_UPDTI_RfRIDLEDETRL_RO_P_SCI_D_EN0_MASK 2RRRR0ine P_FRine1_RX_GLBE_SCI_UPDTI_RfRIDLEDETRL_RO_P_SCI_D_ENOVRD_VAL_15ine P_FRine1_RX_GLBE_SCI_UPDTI_RfRIDLEDETRL_RO_P_SCI_Eef0_MASK 4RRRR_ine P_FRine1_RX_GLBE_SCI_UPDTI_RfRIDLEDETRL_RO_P_SCI_Eef_PLI_UPDT16ine P_FRine1_RX_GLBE_SCI_UPDTI_RfRTERM_Eef_SCI_D_EN0_MASK 8RRRR_ine P_FRine1_RX_GLBE_SCI_UPDTI_RfRTERM_Eef_SCI_D_EN_0__SHIFT17ine P_FRine1_RX_GLBE_SCI_UPDTI_RfRTERM_Eef_SCI_Eef0_MASK SRRRR0_ine P_FRine1_RX_GLBE_SCI_UPDTI_RfRTERM_Eef_SCI_Eef_PLI_UPDT18ine P_FRine1_RX_GLBE_SCI_UPDTI_RfRAUX_L_RO_P_SCI_D_EN0x16
#d1RRRRRRRine P_FRine1_RX_GLBE_SCI_UPDTI_RfRAUX_L_RO_P_SCI_D_ENOVRD_VAL_1cine P_FRine1_RX_GLBE_SCI_UPDTI_RfRAUX_L_RO_P_SCI_Eef0_MASK 2RRRR0RRine P_FRine1_RX_GLBE_SCI_UPDTI_RfRAUX_L_RO_P_SCI_Eef_PLI_UPDT1dine P_FRine1_RX_GLBE_SCI_UPDTI_RfRADAPT_FOMR_SCI_D_EN0x16
#d4RRRR0RRine P_FRine1_RX_GLBE_SCI_UPDTI_RfRADAPT_FOMR_SCI_D_EN_PLI_UPDTSeine P_FRine1_RX_GLBE_SCI_UPDTI_RfRADAPT_FOMR_SCI_Eef0_MASK 8RRRR_RRine P_FRine1_RX_GLBE_SCI_UPDTI_RfRADAPT_FOMR_SCI_Eef_PLI_UPDT1fine P_FRine1_RX_GLBE_SCI_UPD1I_RfRADAPT_TRK__SCI_D_EN0x16
#d1ine P_FRine1_RX_GLBE_SCI_UPD1I_RfRADAPT_TRK__SCI_D_EN__SHTEP_FRine P_FRine1_RX_GLBE_SCI_UPD1I_RfRADAPT_TRK__SCI_Eef0_MASK Oine P_FRine1_RX_GLBE_SCI_UPD1I_RfRADAPT_TRK__SCI_Eef_PLI_UPDTSine P_FRine1_RX_LANE0EQMODE_S0TI_RX_BACKUPN0E0x16
#dffine P_FRine1_RX_LANE0EQMODE_S0TI_RX_BACKUPN0E__SHTEP_FRine P_FRine1_RX_LANE0EQMODE_S0TI_RX_DBG_ANALOG_SELN0N0x16
#dcRRine P_FRine1_RX_LANE0EQMODE_S0TI_RX_DBG_ANALOG_SELN0N_PLI_UPDTaine P_FRine1_RX_LANE0EQMODE_S0TI_RX_TST_BSCANREef0N0x16
#dSRRRine P_FRine1_RX_LANE0EQMODE_S0TI_RX_TST_BSCANREef0N_PLI_UPDTcine P_FRine1_RX_LANE0EQMODE_S0TI_RX_AL_0OVR_L_RSFN0E0x16
#d2RRRine P_FRine1_RX_LANE0EQMODE_S0TI_RX_AL_0OVR_L_RSFN0E_PLI_UPDTdine P_FRine1_RX_LANE0E_PLEQMODE_SCI_UPDTI_RXL_Rf0E0x16
#d7ine P_FRine1_RX_LANE0E_PLEQMODE_SCI_UPDTI_RXL_Rf0E__SHTEP_FRine P_FRine1_RX_LANE0E_PLEQMODE_SCI_UPDTI_ELECIDLEDETENf0
#define8ine P_FRine1_RX_LANE0E_PLEQMODE_SCI_UPDTI_ELECIDLEDETENf0
_0__SHIFT 0x0
#define1_RX_LANE0E_PLEQMODE_SCI_UPDTI_RXL_SSETHINTf0E0x16
#d7Line P_FRine1_RX_LANE0E_PLEQMODE_SCI_UPDTI_RXL_SSETHINTf0E_0__SHIFT4ine P_FRine1_RX_LANE0E_PLEQMODE_SCI_UPDTI_ENABLEFOMR0N0x16
#d8Rine P_FRine1_RX_LANE0E_PLEQMODE_SCI_UPDTI_ENABLEFOMR0N_0__SHIFT7ine P_FRine1_RX_LANE0E_PLEQMODE_SCI_UPDTI_REQUESTFOMR0E0x16
#dSRRine P_FRine1_RX_LANE0E_PLEQMODE_SCI_UPDTI_REQUESTFOMR0E_0__SHIFT8ine P_FRine1_RX_LANE0E_PLEQMODE_SCI_UPDTI_RESPONSEMODET0N0x16
#d2RRine P_FRine1_RX_LANE0E_PLEQMODE_SCI_UPDTI_RESPONSEMODET0N_PLI_UPDT9ine P_FRine1_RX_LANE1EQMODE_S0TI_RX_BACKUPN1E0x16
#dffine P_FRine1_RX_LANE1EQMODE_S0TI_RX_BACKUPN1E__SHTEP_FRine P_FRine1_RX_LANE1EQMODE_S0TI_RX_DBG_ANALOG_SELN1N0x16
#dcRRine P_FRine1_RX_LANE1EQMODE_S0TI_RX_DBG_ANALOG_SELN1N_PLI_UPDTaine P_FRine1_RX_LANE1EQMODE_S0TI_RX_TST_BSCANREef1N0x16
#dSRRRine P_FRine1_RX_LANE1EQMODE_S0TI_RX_TST_BSCANREef1N_PLI_UPDTcine P_FRine1_RX_LANE1EQMODE_S0TI_RX_AL_0OVR_L_RSFN1E0x16
#d2RRRine P_FRine1_RX_LANE1EQMODE_S0TI_RX_AL_0OVR_L_RSFN1E_PLI_UPDTdine P_FRine1_RX_LANE1E_PLEQMODE_SCI_UPDTI_RXL_Rf1N0x16
#d7ine P_FRine1_RX_LANE1E_PLEQMODE_SCI_UPDTI_RXL_Rf1N__SHTEP_FRine P_FRine1_RX_LANE1E_PLEQMODE_SCI_UPDTI_ELECIDLEDETENf1
#define8ine P_FRine1_RX_LANE1E_PLEQMODE_SCI_UPDTI_ELECIDLEDETENf1
_0__SHIFT 0x0
#define1_RX_LANE1E_PLEQMODE_SCI_UPDTI_RXL_SSETHINTf1E0x16
#d7Line P_FRine1_RX_LANE1E_PLEQMODE_SCI_UPDTI_RXL_SSETHINTf1E_0__SHIFT4ine P_FRine1_RX_LANE1E_PLEQMODE_SCI_UPDTI_ENABLEFOMR1N0x16
#d8Rine P_FRine1_RX_LANE1E_PLEQMODE_SCI_UPDTI_ENABLEFOMR1N_0__SHIFT7ine P_FRine1_RX_LANE1E_PLEQMODE_SCI_UPDTI_REQUESTFOMR1E0x16
#dSRRine P_FRine1_RX_LANE1E_PLEQMODE_SCI_UPDTI_REQUESTFOMR1E_0__SHIFT8ine P_FRine1_RX_LANE1E_PLEQMODE_SCI_UPDTI_RESPONSEMODET1N0x16
#d2RRine P_FRine1_RX_LANE1E_PLEQMODE_SCI_UPDTI_RESPONSEMODET1N_PLI_UPDT9ine P_FRine1_RX_LANE2EQMODE_S0TI_RX_BACKUPN2E0x16
#dffine P_FRine1_RX_LANE2EQMODE_S0TI_RX_BACKUPN2E__SHTEP_FRine P_FRine1_RX_LANE2EQMODE_S0TI_RX_DBG_ANALOG_SELN2N0x16
#dcRRine P_FRine1_RX_LANE2EQMODE_S0TI_RX_DBG_ANALOG_SELN2N_PLI_UPDTaine P_FRine1_RX_LANE2EQMODE_S0TI_RX_TST_BSCANREef2N0x16
#dSRRRine P_FRine1_RX_LANE2EQMODE_S0TI_RX_TST_BSCANREef2N_PLI_UPDTcine P_FRine1_RX_LANE2EQMODE_S0TI_RX_AL_0OVR_L_RSFN2N0x16
#d2RRRine P_FRine1_RX_LANE2EQMODE_S0TI_RX_AL_0OVR_L_RSFN2N_PLI_UPDTdine P_FRine1_RX_LANE2E_PLEQMODE_SCI_UPDTI_RXL_Rf2N0x16
#d7ine P_FRine1_RX_LANE2E_PLEQMODE_SCI_UPDTI_RXL_Rf2N__SHTEP_FRine P_FRine1_RX_LANE2E_PLEQMODE_SCI_UPDTI_ELECIDLEDETENf2
#define8ine P_FRine1_RX_LANE2E_PLEQMODE_SCI_UPDTI_ELECIDLEDETENf2
_0__SHIFT 0x0
#define1_RX_LANE2E_PLEQMODE_SCI_UPDTI_RXL_SSETHINTf2E0x16
#d7Line P_FRine1_RX_LANE2E_PLEQMODE_SCI_UPDTI_RXL_SSETHINTf2E_0__SHIFT4ine P_FRine1_RX_LANE2E_PLEQMODE_SCI_UPDTI_ENABLEFOMR2N0x16
#d8Rine P_FRine1_RX_LANE2E_PLEQMODE_SCI_UPDTI_ENABLEFOMR2N_0__SHIFT7ine P_FRine1_RX_LANE2E_PLEQMODE_SCI_UPDTI_REQUESTFOMR2E0x16
#dSRRine P_FRine1_RX_LANE2E_PLEQMODE_SCI_UPDTI_REQUESTFOMR2E_0__SHIFT8ine P_FRine1_RX_LANE2E_PLEQMODE_SCI_UPDTI_RESPONSEMODET2N0x16
#d2RRine P_FRine1_RX_LANE2E_PLEQMODE_SCI_UPDTI_RESPONSEMODET2N_PLI_UPDT9ine P_FRine1_RX_LANE3EQMODE_S0TI_RX_BACKUPN3E0x16
#dffine P_FRine1_RX_LANE3EQMODE_S0TI_RX_BACKUPN3E__SHTEP_FRine P_FRine1_RX_LANE3EQMODE_S0TI_RX_DBG_ANALOG_SELN3N0x16
#dcRRine P_FRine1_RX_LANE3EQMODE_S0TI_RX_DBG_ANALOG_SELN3N_PLI_UPDTaine P_FRine1_RX_LANE3EQMODE_S0TI_RX_TST_BSCANREef3N0x16
#d1RRRine P_FRine1_RX_LANE3EQMODE_S0TI_RX_TST_BSCANREef3N_PLI_UPDTcine P_FRine1_RX_LANE3EQMODE_S0TI_RX_AL_0OVR_L_RSFN3N0x16
#d2RRRine P_FRine1_RX_LANE3EQMODE_S0TI_RX_AL_0OVR_L_RSFN3N_PLI_UPDTdine P_FRine1_RX_LANE3E_PLEQMODE_SCI_UPDTI_RXL_Rf3N0x16
#d7ine P_FRine1_RX_LANE3E_PLEQMODE_SCI_UPDTI_RXL_Rf3N__SHTEP_FRine P_FRine1_RX_LANE3E_PLEQMODE_SCI_UPDTI_ELECIDLEDETENf3
#define8ine P_FRine1_RX_LANE3E_PLEQMODE_SCI_UPDTI_ELECIDLEDETENf3
_0__SHIFT 0x0
#define1_RX_LANE3E_PLEQMODE_SCI_UPDTI_RXL_SSETHINTf3E0x16
#d7Line P_FRine1_RX_LANE3E_PLEQMODE_SCI_UPDTI_RXL_SSETHINTf3E_0__SHIFT4ine P_FRine1_RX_LANE3E_PLEQMODE_SCI_UPDTI_ENABLEFOMR3N0x16
#d8Rine P_FRine1_RX_LANE3E_PLEQMODE_SCI_UPDTI_ENABLEFOMR3N_0__SHIFT7ine P_FRine1_RX_LANE3E_PLEQMODE_SCI_UPDTI_REQUESTFOMR3N0x16
#d1RRine P_FRine1_RX_LANE3E_PLEQMODE_SCI_UPDTI_REQUESTFOMR3N_0__SHIFT8ine P_FRine1_RX_LANE3E_PLEQMODE_SCI_UPDTI_RESPONSEMODET3N0x16
#d2RRine P_FRine1_RX_LANE3E_PLEQMODE_SCI_UPDTI_RESPONSEMODET3N_PLI_UPDT9ine P_FRine1_RX_LANE4EQMODE_S0TI_RX_BACKUPN4E0x16
#dffine P_FRine1_RX_LANE4EQMODE_S0TI_RX_BACKUPN4E__SHTEP_FRine P_FRine1_RX_LANE4EQMODE_S0TI_RX_DBG_ANALOG_SELN4N0x16
#dcRRine P_FRine1_RX_LANE4EQMODE_S0TI_RX_DBG_ANALOG_SELN4N_PLI_UPDTaine P_FRine1_RX_LANE4EQMODE_S0TI_RX_TST_BSCANREef4N0x16
#d1RRRine P_FRine1_RX_LANE4EQMODE_S0TI_RX_TST_BSCANREef4N_PLI_UPDTcine P_FRine1_RX_LANE4EQMODE_S0TI_RX_AL_0OVR_L_RSFN4N0x16
#d2RRRine P_FRine1_RX_LANE4EQMODE_S0TI_RX_AL_0OVR_L_RSFN4N_PLI_UPDTdine P_FRine1_RX_LANE4E_PLEQMODE_SCI_UPDTI_RXL_Rf4N0x16
#d7ine P_FRine1_RX_LANE4E_PLEQMODE_SCI_UPDTI_RXL_Rf4N__SHTEP_FRine P_FRine1_RX_LANE4E_PLEQMODE_SCI_UPDTI_ELECIDLEDETENf4
#define8ine P_FRine1_RX_LANE4E_PLEQMODE_SCI_UPDTI_ELECIDLEDETENf4
_0__SHIFT 0x0
#define1_RX_LANE4E_PLEQMODE_SCI_UPDTI_RXL_SSETHINTf4E0x16
#d7Line P_FRine1_RX_LANE4E_PLEQMODE_SCI_UPDTI_RXL_SSETHINTf4E_0__SHIFT4ine P_FRine1_RX_LANE4E_PLEQMODE_SCI_UPDTI_ENABLEFOMR4N0x16
#d8Rine P_FRine1_RX_LANE4E_PLEQMODE_SCI_UPDTI_ENABLEFOMR4N_0__SHIFT7ine P_FRine1_RX_LANE4E_PLEQMODE_SCI_UPDTI_REQUESTFOMR4N0x16
#d1RRine P_FRine1_RX_LANE4E_PLEQMODE_SCI_UPDTI_REQUESTFOMR4N_0__SHIFT8ine P_FRine1_RX_LANE4E_PLEQMODE_SCI_UPDTI_RESPONSEMODET4N0x16
#d2RRine P_FRine1_RX_LANE4E_PLEQMODE_SCI_UPDTI_RESPONSEMODET4N_PLI_UPDT9ine P_FRine1_RX_LANE5EQMODE_S0TI_RX_BACKUPN5E0x16
#dffine P_FRine1_RX_LANE5EQMODE_S0TI_RX_BACKUPN5E__SHTEP_FRine P_FRine1_RX_LANE5EQMODE_S0TI_RX_DBG_ANALOG_SELN5N0x16
#dcRRine P_FRine1_RX_LANE5EQMODE_S0TI_RX_DBG_ANALOG_SELN5N_PLI_UPDTaine P_FRine1_RX_LANE5EQMODE_S0TI_RX_TST_BSCANREef5N0x16
#d1RRRine P_FRine1_RX_LANE5EQMODE_S0TI_RX_TST_BSCANREef5N_PLI_UPDTcine P_FRine1_RX_LANE5EQMODE_S0TI_RX_AL_0OVR_L_RSFN5N0x16
#d2RRRine P_FRine1_RX_LANE5EQMODE_S0TI_RX_AL_0OVR_L_RSFN5N_PLI_UPDTdine P_FRine1_RX_LANE5E_PLEQMODE_SCI_UPDTI_RXL_Rf5N0x16
#d7ine P_FRine1_RX_LANE5E_PLEQMODE_SCI_UPDTI_RXL_Rf5N__SHTEP_FRine P_FRine1_RX_LANE5E_PLEQMODE_SCI_UPDTI_ELECIDLEDETENf5
#define8ine P_FRine1_RX_LANE5E_PLEQMODE_SCI_UPDTI_ELECIDLEDETENf5
_0__SHIFT 0x0
#define1_RX_LANE5E_PLEQMODE_SCI_UPDTI_RXL_SSETHINTf5E0x16
#d7Line P_FRine1_RX_LANE5E_PLEQMODE_SCI_UPDTI_RXL_SSETHINTf5E_0__SHIFT4ine P_FRine1_RX_LANE5E_PLEQMODE_SCI_UPDTI_ENABLEFOMR5
#define8Rine P_FRine1_RX_LANE5E_PLEQMODE_SCI_UPDTI_ENABLEFOMR5
_0__SHIFT7ine P_FRine1_RX_LANE5E_PLEQMODE_SCI_UPDTI_REQUESTFOMR5N0x16
#d1RRine P_FRine1_RX_LANE5E_PLEQMODE_SCI_UPDTI_REQUESTFOMR5N_0__SHIFT8ine P_FRine1_RX_LANE5E_PLEQMODE_SCI_UPDTI_RESPONSEMODET5N0x16
#d2RRine P_FRine1_RX_LANE5E_PLEQMODE_SCI_UPDTI_RESPONSEMODET5N_PLI_UPDT9ine P_FRine1_RX_LANE6EQMODE_S0TI_RX_BACKUPN6E0x16
#dffine P_FRine1_RX_LANE6EQMODE_S0TI_RX_BACKUPN6E__SHTEP_FRine P_FRine1_RX_LANE6EQMODE_S0TI_RX_DBG_ANALOG_SELN6N0x16
#dcRRine P_FRine1_RX_LANE6EQMODE_S0TI_RX_DBG_ANALOG_SELN6N_PLI_UPDTaine P_FRine1_RX_LANE6EQMODE_S0TI_RX_TST_BSCANREef6N0x16
#d1RRRine P_FRine1_RX_LANE6EQMODE_S0TI_RX_TST_BSCANREef6N_PLI_UPDTcine P_FRine1_RX_LANE6EQMODE_S0TI_RX_AL_0OVR_L_RSFN6N0x16
#d2RRRine P_FRine1_RX_LANE6EQMODE_S0TI_RX_AL_0OVR_L_RSFN6N_PLI_UPDTdine P_FRine1_RX_LANE6E_PLEQMODE_SCI_UPDTI_RXL_Rf6N0x16
#d7ine P_FRine1_RX_LANE6E_PLEQMODE_SCI_UPDTI_RXL_Rf6N__SHTEP_FRine P_FRine1_RX_LANE6E_PLEQMODE_SCI_UPDTI_ELECIDLEDETENf6
#define8ine P_FRine1_RX_LANE6E_PLEQMODE_SCI_UPDTI_ELECIDLEDETENf6
_0__SHIFT 0x0
#define1_RX_LANE6E_PLEQMODE_SCI_UPDTI_RXL_SSETHINTf6E0x16
#d7Line P_FRine1_RX_LANE6E_PLEQMODE_SCI_UPDTI_RXL_SSETHINTf6E_0__SHIFT4ine P_FRine1_RX_LANE6E_PLEQMODE_SCI_UPDTI_ENABLEFOMR6
#define8Rine P_FRine1_RX_LANE6E_PLEQMODE_SCI_UPDTI_ENABLEFOMR6
_0__SHIFT7ine P_FRine1_RX_LANE6E_PLEQMODE_SCI_UPDTI_REQUESTFOMR6N0x16
#d1RRine P_FRine1_RX_LANE6E_PLEQMODE_SCI_UPDTI_REQUESTFOMR6N_0__SHIFT8ine P_FRine1_RX_LANE6E_PLEQMODE_SCI_UPDTI_RESPONSEMODET6N0x16
#d2RRine P_FRine1_RX_LANE6E_PLEQMODE_SCI_UPDTI_RESPONSEMODET6N_PLI_UPDT9ine P_FRine1_RX_LANE7EQMODE_S0TI_RX_BACKUPN7E0x16
#dffine P_FRine1_RX_LANE7EQMODE_S0TI_RX_BACKUPN7E__SHTEP_FRine P_FRine1_RX_LANE7EQMODE_S0TI_RX_DBG_ANALOG_SELN7N0x16
#dcRRine P_FRine1_RX_LANE7EQMODE_S0TI_RX_DBG_ANALOG_SELN7N_PLI_UPDTaine P_FRine1_RX_LANE7EQMODE_S0TI_RX_TST_BSCANREef7N0x16
#d1RRRine P_FRine1_RX_LANE7EQMODE_S0TI_RX_TST_BSCANREef7N_PLI_UPDTcine P_FRine1_RX_LANE7EQMODE_S0TI_RX_AL_0OVR_L_RSFN7_0_MASK 2RRRine P_FRine1_RX_LANE7EQMODE_S0TI_RX_AL_0OVR_L_RSFN7__PLI_UPDTdine P_FRine1_RX_LANE7E_PLEQMODE_SCI_UPDTI_RXL_Rf7N0x16
#d7ine P_FRine1_RX_LANE7E_PLEQMODE_SCI_UPDTI_RXL_Rf7N__SHTEP_FRine P_FRine1_RX_LANE7E_PLEQMODE_SCI_UPDTI_ELECIDLEDETENf7
#define8ine P_FRine1_RX_LANE7E_PLEQMODE_SCI_UPDTI_ELECIDLEDETENf7
_0__SHIFT 0x0
#define1_RX_LANE7E_PLEQMODE_SCI_UPDTI_RXL_SSETHINTf7E0x16
#d7Line P_FRine1_RX_LANE7E_PLEQMODE_SCI_UPDTI_RXL_SSETHINTf7E_0__SHIFT4ine P_FRine1_RX_LANE7E_PLEQMODE_SCI_UPDTI_ENABLEFOMR7
#define8Rine P_FRine1_RX_LANE7E_PLEQMODE_SCI_UPDTI_ENABLEFOMR7
_0__SHIFT7ine P_FRine1_RX_LANE7E_PLEQMODE_SCI_UPDTI_REQUESTFOMR7N0x16
#d1RRine P_FRine1_RX_LANE7E_PLEQMODE_SCI_UPDTI_REQUESTFOMR7N_0__SHIFT8ine P_FRine1_RX_LANE7E_PLEQMODE_SCI_UPDTI_RESPONSEMODET7_0_MASK 2RRine P_FRine1_RX_LANE7E_PLEQMODE_SCI_UPDTI_RESPONSEMODET7__PLI_UPDT9ine P_FRine1_RX_LANE8EQMODE_S0TI_RX_BACKUPN8E0x16
#dffine P_FRine1_RX_LANE8EQMODE_S0TI_RX_BACKUPN8E__SHTEP_FRine P_FRine1_RX_LANE8EQMODE_S0TI_RX_DBG_ANALOG_SELN8N0x16
#dcRRine P_FRine1_RX_LANE8EQMODE_S0TI_RX_DBG_ANALOG_SELN8N_PLI_UPDTaine P_FRine1_RX_LANE8EQMODE_S0TI_RX_TST_BSCANREef8N0x16
#d1RRRine P_FRine1_RX_LANE8EQMODE_S0TI_RX_TST_BSCANREef8N_PLI_UPDTcine P_FRine1_RX_LANE8EQMODE_S0TI_RX_AL_0OVR_L_RSFN8_0_MASK 2RRRine P_FRine1_RX_LANE8EQMODE_S0TI_RX_AL_0OVR_L_RSFN8__PLI_UPDTdine P_FRine1_RX_LANE8E_PLEQMODE_SCI_UPDTI_RXL_Rf8N0x16
#d7ine P_FRine1_RX_LANE8E_PLEQMODE_SCI_UPDTI_RXL_Rf8N__SHTEP_FRine P_FRine1_RX_LANE8E_PLEQMODE_SCI_UPDTI_ELECIDLEDETENf8
#define8ine P_FRine1_RX_LANE8E_PLEQMODE_SCI_UPDTI_ELECIDLEDETENf8
_0__SHIFT 0x0
#define1_RX_LANE8E_PLEQMODE_SCI_UPDTI_RXL_SSETHINTf8E0x16
#d7Line P_FRine1_RX_LANE8E_PLEQMODE_SCI_UPDTI_RXL_SSETHINTf8E_0__SHIFT4ine P_FRine1_RX_LANE8E_PLEQMODE_SCI_UPDTI_ENABLEFOMR8
#define8Rine P_FRine1_RX_LANE8E_PLEQMODE_SCI_UPDTI_ENABLEFOMR8
_0__SHIFT7ine P_FRine1_RX_LANE8E_PLEQMODE_SCI_UPDTI_REQUESTFOMR8N0x16
#d1RRine P_FRine1_RX_LANE8E_PLEQMODE_SCI_UPDTI_REQUESTFOMR8N_0__SHIFT8ine P_FRine1_RX_LANE8E_PLEQMODE_SCI_UPDTI_RESPONSEMODET8_0_MASK 2RRine P_FRine1_RX_LANE8E_PLEQMODE_SCI_UPDTI_RESPONSEMODET8__PLI_UPDT9ine P_FRine1_RX_LANE9EQMODE_S0TI_RX_BACKUPN9E0x16
#dffine P_FRine1_RX_LANE9EQMODE_S0TI_RX_BACKUPN9E__SHTEP_FRine P_FRine1_RX_LANE9EQMODE_S0TI_RX_DBG_ANALOG_SELN9N0x16
#dcRRine P_FRine1_RX_LANE9EQMODE_S0TI_RX_DBG_ANALOG_SELN9N_PLI_UPDTaine P_FRine1_RX_LANE9EQMODE_S0TI_RX_TST_BSCANREef9N0x16
#d1RRRine P_FRine1_RX_LANE9EQMODE_S0TI_RX_TST_BSCANREef9N_PLI_UPDTcine P_FRine1_RX_LANE9EQMODE_S0TI_RX_AL_0OVR_L_RSFN9_0_MASK 2RRRine P_FRine1_RX_LANE9EQMODE_S0TI_RX_AL_0OVR_L_RSFN9__PLI_UPDTdine P_FRine1_RX_LANE9E_PLEQMODE_SCI_UPDTI_RXL_Rf9N0x16
#d7ine P_FRine1_RX_LANE9E_PLEQMODE_SCI_UPDTI_RXL_Rf9N__SHTEP_FRine P_FRine1_RX_LANE9E_PLEQMODE_SCI_UPDTI_ELECIDLEDETENf9
#define8ine P_FRine1_RX_LANE9E_PLEQMODE_SCI_UPDTI_ELECIDLEDETENf9
_0__SHIFT 0x0
#define1_RX_LANE9E_PLEQMODE_SCI_UPDTI_RXL_SSETHINTf9E0x16
#d7Line P_FRine1_RX_LANE9E_PLEQMODE_SCI_UPDTI_RXL_SSETHINTf9E_0__SHIFT4ine P_FRine1_RX_LANE9E_PLEQMODE_SCI_UPDTI_ENABLEFOMR9
#define8Rine P_FRine1_RX_LANE9E_PLEQMODE_SCI_UPDTI_ENABLEFOMR9
_0__SHIFT7ine P_FRine1_RX_LANE9E_PLEQMODE_SCI_UPDTI_REQUESTFOMR9N0x16
#d1RRine P_FRine1_RX_LANE9E_PLEQMODE_SCI_UPDTI_REQUESTFOMR9N_0__SHIFT8ine P_FRine1_RX_LANE9E_PLEQMODE_SCI_UPDTI_RESPONSEMODET9_0_MASK 2RRine P_FRine1_RX_LANE9E_PLEQMODE_SCI_UPDTI_RESPONSEMODET9__PLI_UPDT9ine P_FRine1_RX_LANE10EQMODE_S0TI_RX_BACKUPN10E0x16
#dffine P_FRine1_RX_LANE10EQMODE_S0TI_RX_BACKUPN10E__SHTEP_FRine P_FRine1_RX_LANE10EQMODE_S0TI_RX_DBG_ANALOG_SELN10N0x16
#dcRRine P_FRine1_RX_LANE10EQMODE_S0TI_RX_DBG_ANALOG_SELN10N_PLI_UPDTaine P_FRine1_RX_LANE10EQMODE_S0TI_RX_TST_BSCANREef10N0x16
#dSRRRine P_FRine1_RX_LANE10EQMODE_S0TI_RX_TST_BSCANREef10N_PLI_UPDTcine P_FRine1_RX_LANE10EQMODE_S0TI_RX_AL_0OVR_L_RSFN10E0x16
#d2RRRine P_FRine1_RX_LANE10EQMODE_S0TI_RX_AL_0OVR_L_RSFN10E_PLI_UPDTdine P_FRine1_RX_LANE10E_PLEQMODE_SCI_UPDTI_RXL_Rf10E0x16
#d7ine P_FRine1_RX_LANE10E_PLEQMODE_SCI_UPDTI_RXL_Rf10E__SHTEP_FRine P_FRine1_RX_LANE10E_PLEQMODE_SCI_UPDTI_ELECIDLEDETENf10
#define8ine P_FRine1_RX_LANE10E_PLEQMODE_SCI_UPDTI_ELECIDLEDETENf10
_0__SHIFT 0x0
#define1_RX_LANE10E_PLEQMODE_SCI_UPDTI_RXL_SSETHINTf10E0x16
#d7Line P_FRine1_RX_LANE10E_PLEQMODE_SCI_UPDTI_RXL_SSETHINTf10E_0__SHIFT4ine P_FRine1_RX_LANE10E_PLEQMODE_SCI_UPDTI_ENABLEFOMR10N0x16
#d8Rine P_FRine1_RX_LANE10E_PLEQMODE_SCI_UPDTI_ENABLEFOMR10N_0__SHIFT7ine P_FRine1_RX_LANE10E_PLEQMODE_SCI_UPDTI_REQUESTFOMR10E0x16
#dSRRine P_FRine1_RX_LANE10E_PLEQMODE_SCI_UPDTI_REQUESTFOMR10E_0__SHIFT8ine P_FRine1_RX_LANE10E_PLEQMODE_SCI_UPDTI_RESPONSEMODET10N0x16
#d2RRine P_FRine1_RX_LANE10E_PLEQMODE_SCI_UPDTI_RESPONSEMODET10N_PLI_UPDT9ine P_FRine1_RX_LANE11EQMODE_S0TI_RX_BACKUPN11E0x16
#dffine P_FRine1_RX_LANE11EQMODE_S0TI_RX_BACKUPN11E__SHTEP_FRine P_FRine1_RX_LANE11EQMODE_S0TI_RX_DBG_ANALOG_SELN11N0x16
#dcRRine P_FRine1_RX_LANE11EQMODE_S0TI_RX_DBG_ANALOG_SELN11N_PLI_UPDTaine P_FRine1_RX_LANE11EQMODE_S0TI_RX_TST_BSCANREef11N0x16
#dSRRRine P_FRine1_RX_LANE11EQMODE_S0TI_RX_TST_BSCANREef11N_PLI_UPDTcine P_FRine1_RX_LANE11EQMODE_S0TI_RX_AL_0OVR_L_RSFN11E0x16
#d2RRRine P_FRine1_RX_LANE11EQMODE_S0TI_RX_AL_0OVR_L_RSFN11E_PLI_UPDTdine P_FRine1_RX_LANE11E_PLEQMODE_SCI_UPDTI_RXL_Rf11N0x16
#d7ine P_FRine1_RX_LANE11E_PLEQMODE_SCI_UPDTI_RXL_Rf11N__SHTEP_FRine P_FRine1_RX_LANE11E_PLEQMODE_SCI_UPDTI_ELECIDLEDETENf11
#define8ine P_FRine1_RX_LANE11E_PLEQMODE_SCI_UPDTI_ELECIDLEDETENf11
_0__SHIFT 0x0
#define1_RX_LANE11E_PLEQMODE_SCI_UPDTI_RXL_SSETHINTf11E0x16
#d7Line P_FRine1_RX_LANE11E_PLEQMODE_SCI_UPDTI_RXL_SSETHINTf11E_0__SHIFT4ine P_FRine1_RX_LANE11E_PLEQMODE_SCI_UPDTI_ENABLEFOMR11N0x16
#d8Rine P_FRine1_RX_LANE11E_PLEQMODE_SCI_UPDTI_ENABLEFOMR11N_0__SHIFT7ine P_FRine1_RX_LANE11E_PLEQMODE_SCI_UPDTI_REQUESTFOMR11E0x16
#dSRRine P_FRine1_RX_LANE11E_PLEQMODE_SCI_UPDTI_REQUESTFOMR11E_0__SHIFT8ine P_FRine1_RX_LANE11E_PLEQMODE_SCI_UPDTI_RESPONSEMODET11N0x16
#d2RRine P_FRine1_RX_LANE11E_PLEQMODE_SCI_UPDTI_RESPONSEMODET11N_PLI_UPDT9ine P_FRine1_RX_LANE12EQMODE_S0TI_RX_BACKUPN12E0x16
#dffine P_FRine1_RX_LANE12EQMODE_S0TI_RX_BACKUPN12E__SHTEP_FRine P_FRine1_RX_LANE12EQMODE_S0TI_RX_DBG_ANALOG_SELN12N0x16
#dcRRine P_FRine1_RX_LANE12EQMODE_S0TI_RX_DBG_ANALOG_SELN12N_PLI_UPDTaine P_FRine1_RX_LANE12EQMODE_S0TI_RX_TST_BSCANREef12N0x16
#dSRRRine P_FRine1_RX_LANE12EQMODE_S0TI_RX_TST_BSCANREef12N_PLI_UPDTcine P_FRine1_RX_LANE12EQMODE_S0TI_RX_AL_0OVR_L_RSFN12N0x16
#d2RRRine P_FRine1_RX_LANE12EQMODE_S0TI_RX_AL_0OVR_L_RSFN12N_PLI_UPDTdine P_FRine1_RX_LANE12E_PLEQMODE_SCI_UPDTI_RXL_Rf12N0x16
#d7ine P_FRine1_RX_LANE12E_PLEQMODE_SCI_UPDTI_RXL_Rf12N__SHTEP_FRine P_FRine1_RX_LANE12E_PLEQMODE_SCI_UPDTI_ELECIDLEDETENf12
#define8ine P_FRine1_RX_LANE12E_PLEQMODE_SCI_UPDTI_ELECIDLEDETENf12
_0__SHIFT 0x0
#define1_RX_LANE12E_PLEQMODE_SCI_UPDTI_RXL_SSETHINTf12E0x16
#d7Line P_FRine1_RX_LANE12E_PLEQMODE_SCI_UPDTI_RXL_SSETHINTf12E_0__SHIFT4ine P_FRine1_RX_LANE12E_PLEQMODE_SCI_UPDTI_ENABLEFOMR12N0x16
#d8Rine P_FRine1_RX_LANE12E_PLEQMODE_SCI_UPDTI_ENABLEFOMR12N_0__SHIFT7ine P_FRine1_RX_LANE12E_PLEQMODE_SCI_UPDTI_REQUESTFOMR12E0x16
#dSRRine P_FRine1_RX_LANE12E_PLEQMODE_SCI_UPDTI_REQUESTFOMR12E_0__SHIFT8ine P_FRine1_RX_LANE12E_PLEQMODE_SCI_UPDTI_RESPONSEMODET12N0x16
#d2RRine P_FRine1_RX_LANE12E_PLEQMODE_SCI_UPDTI_RESPONSEMODET12N_PLI_UPDT9ine P_FRine1_RX_LANE13EQMODE_S0TI_RX_BACKUPN13E0x16
#dffine P_FRine1_RX_LANE13EQMODE_S0TI_RX_BACKUPN13E__SHTEP_FRine P_FRine1_RX_LANE13EQMODE_S0TI_RX_DBG_ANALOG_SELN13N0x16
#dcRRine P_FRine1_RX_LANE13EQMODE_S0TI_RX_DBG_ANALOG_SELN13N_PLI_UPDTaine P_FRine1_RX_LANE13EQMODE_S0TI_RX_TST_BSCANREef13N0x16
#d1RRRine P_FRine1_RX_LANE13EQMODE_S0TI_RX_TST_BSCANREef13N_PLI_UPDTcine P_FRine1_RX_LANE13EQMODE_S0TI_RX_AL_0OVR_L_RSFN13N0x16
#d2RRRine P_FRine1_RX_LANE13EQMODE_S0TI_RX_AL_0OVR_L_RSFN13N_PLI_UPDTdine P_FRine1_RX_LANE13E_PLEQMODE_SCI_UPDTI_RXL_Rf13N0x16
#d7ine P_FRine1_RX_LANE13E_PLEQMODE_SCI_UPDTI_RXL_Rf13N__SHTEP_FRine P_FRine1_RX_LANE13E_PLEQMODE_SCI_UPDTI_ELECIDLEDETENf13
#define8ine P_FRine1_RX_LANE13E_PLEQMODE_SCI_UPDTI_ELECIDLEDETENf13
_0__SHIFT 0x0
#define1_RX_LANE13E_PLEQMODE_SCI_UPDTI_RXL_SSETHINTf13E0x16
#d7Line P_FRine1_RX_LANE13E_PLEQMODE_SCI_UPDTI_RXL_SSETHINTf13E_0__SHIFT4ine P_FRine1_RX_LANE13E_PLEQMODE_SCI_UPDTI_ENABLEFOMR13N0x16
#d8Rine P_FRine1_RX_LANE13E_PLEQMODE_SCI_UPDTI_ENABLEFOMR13N_0__SHIFT7ine P_FRine1_RX_LANE13E_PLEQMODE_SCI_UPDTI_REQUESTFOMR13N0x16
#d1RRine P_FRine1_RX_LANE13E_PLEQMODE_SCI_UPDTI_REQUESTFOMR13N_0__SHIFT8ine P_FRine1_RX_LANE13E_PLEQMODE_SCI_UPDTI_RESPONSEMODET13N0x16
#d2RRine P_FRine1_RX_LANE13E_PLEQMODE_SCI_UPDTI_RESPONSEMODET13N_PLI_UPDT9ine P_FRine1_RX_LANE14EQMODE_S0TI_RX_BACKUPN14E0x16
#dffine P_FRine1_RX_LANE14EQMODE_S0TI_RX_BACKUPN14E__SHTEP_FRine P_FRine1_RX_LANE14EQMODE_S0TI_RX_DBG_ANALOG_SELN14N0x16
#dcRRine P_FRine1_RX_LANE14EQMODE_S0TI_RX_DBG_ANALOG_SELN14N_PLI_UPDTaine P_FRine1_RX_LANE14EQMODE_S0TI_RX_TST_BSCANREef14N0x16
#d1RRRine P_FRine1_RX_LANE14EQMODE_S0TI_RX_TST_BSCANREef14N_PLI_UPDTcine P_FRine1_RX_LANE14EQMODE_S0TI_RX_AL_0OVR_L_RSFN14N0x16
#d2RRRine P_FRine1_RX_LANE14EQMODE_S0TI_RX_AL_0OVR_L_RSFN14N_PLI_UPDTdine P_FRine1_RX_LANE14E_PLEQMODE_SCI_UPDTI_RXL_Rf14N0x16
#d7ine P_FRine1_RX_LANE14E_PLEQMODE_SCI_UPDTI_RXL_Rf14N__SHTEP_FRine P_FRine1_RX_LANE14E_PLEQMODE_SCI_UPDTI_ELECIDLEDETENf14
#define8ine P_FRine1_RX_LANE14E_PLEQMODE_SCI_UPDTI_ELECIDLEDETENf14
_0__SHIFT 0x0
#define1_RX_LANE14E_PLEQMODE_SCI_UPDTI_RXL_SSETHINTf14E0x16
#d7Line P_FRine1_RX_LANE14E_PLEQMODE_SCI_UPDTI_RXL_SSETHINTf14E_0__SHIFT4ine P_FRine1_RX_LANE14E_PLEQMODE_SCI_UPDTI_ENABLEFOMR14N0x16
#d8Rine P_FRine1_RX_LANE14E_PLEQMODE_SCI_UPDTI_ENABLEFOMR14N_0__SHIFT7ine P_FRine1_RX_LANE14E_PLEQMODE_SCI_UPDTI_REQUESTFOMR14N0x16
#d1RRine P_FRine1_RX_LANE14E_PLEQMODE_SCI_UPDTI_REQUESTFOMR14N_0__SHIFT8ine P_FRine1_RX_LANE14E_PLEQMODE_SCI_UPDTI_RESPONSEMODET14N0x16
#d2RRine P_FRine1_RX_LANE14E_PLEQMODE_SCI_UPDTI_RESPONSEMODET14N_PLI_UPDT9ine P_FRine1_RX_LANE15EQMODE_S0TI_RX_BACKUPN15E0x16
#dffine P_FRine1_RX_LANE15EQMODE_S0TI_RX_BACKUPN15E__SHTEP_FRine P_FRine1_RX_LANE15EQMODE_S0TI_RX_DBG_ANALOG_SELN15N0x16
#dcRRine P_FRine1_RX_LANE15EQMODE_S0TI_RX_DBG_ANALOG_SELN15N_PLI_UPDTaine P_FRine1_RX_LANE15EQMODE_S0TI_RX_TST_BSCANREef15N0x16
#d1RRRine P_FRine1_RX_LANE15EQMODE_S0TI_RX_TST_BSCANREef15N_PLI_UPDTcine P_FRine1_RX_LANE15EQMODE_S0TI_RX_AL_0OVR_L_RSFN15N0x16
#d2RRRine P_FRine1_RX_LANE15EQMODE_S0TI_RX_AL_0OVR_L_RSFN15N_PLI_UPDTdine P_FRine1_RX_LANE15E_PLEQMODE_SCI_UPDTI_RXL_Rf15N0x16
#d7ine P_FRine1_RX_LANE15E_PLEQMODE_SCI_UPDTI_RXL_Rf15N__SHTEP_FRine P_FRine1_RX_LANE15E_PLEQMODE_SCI_UPDTI_ELECIDLEDETENf15
#define8ine P_FRine1_RX_LANE15E_PLEQMODE_SCI_UPDTI_ELECIDLEDETENf15
_0__SHIFT 0x0
#define1_RX_LANE15E_PLEQMODE_SCI_UPDTI_RXL_SSETHINTf15E0x16
#d7Line P_FRine1_RX_LANE15E_PLEQMODE_SCI_UPDTI_RXL_SSETHINTf15E_0__SHIFT4ine P_FRine1_RX_LANE15E_PLEQMODE_SCI_UPDTI_ENABLEFOMR15
#define8Rine P_FRine1_RX_LANE15E_PLEQMODE_SCI_UPDTI_ENABLEFOMR15
_0__SHIFT7ine P_FRine1_RX_LANE15E_PLEQMODE_SCI_UPDTI_REQUESTFOMR15N0x16
#d1RRine P_FRine1_RX_LANE15E_PLEQMODE_SCI_UPDTI_REQUESTFOMR15N_0__SHIFT8ine P_FRine1_RX_LANE15E_PLEQMODE_SCI_UPDTI_RESPONSEMODET15N0x16
#d2RRine P_FRine1_RX_LANE15E_PLEQMODE_SCI_UPDTI_RESPONSEMODET15N_PLI_UPDT9ine P_FRine1_TX_GLBEQMODE_S0TI_TX_DRV_DATA_ASRT_DLY_D_EN0x16
#d7ine P_FRine1_TX_GLBEQMODE_S0TI_TX_DRV_DATA_ASRT_DLY_D_EN__SHTEP_FRine P_FRine1_TX_GLBEQMODE_S0TI_TX_DRV_DATA_DSRT_DLY_D_EN0x16
#d38ine P_FRine1_TX_GLBEQMODE_S0TI_TX_DRV_DATA_DSRT_DLY_D_EN_0__SHIFT 0x0
#define1_TX_GLBEQMODE_S0TI_TX_AL_0RPTR_RSTND_ENGEN1N0x16
#d70Rine P_FRine1_TX_GLBEQMODE_S0TI_TX_AL_0RPTR_RSTND_ENGEN1N_0__SHIFT8ine P_FRine1_TX_GLBEQMODE_S0TI_TX_AL_0RPTR_RSTND_ENGEN2N0x16
#d380Rine P_FRine1_TX_GLBEQMODE_S0TI_TX_AL_0RPTR_RSTND_ENGEN2N_PLI_UPDTbine P_FRine1_TX_GLBEQMODE_S0TI_TX_AL_0RPTR_RSTND_ENGEN3N0x16
#d1cRRRine P_FRine1_TX_GLBEQMODE_S0TI_TX_AL_0RPTR_RSTND_ENGEN3N_PLI_UPDTeine P_FRine1_TX_GLBEQMODE_S0TI_TX_QMOGGEREQMODE0x16
#d6R_RRine P_FRine1_TX_GLBEQMODE_S0TI_TX_QMOGGEREQMODE_PLI_UPDT1Sine P_FRine1_TX_GLBEQMODE_S0TI_TX_DATA_CLKfGATING
#define8R_RRine P_FRine1_TX_GLBEQMODE_S0TI_TX_DATA_CLKfGATING
_PLI_UPDT1 0x0
#define1_TX_GLBEQMODE_S0TI_TX_P_SSET_TABLEfBYPASS_0_MASK 1RRRRR0x0
#define1_TX_GLBEQMODE_S0TI_TX_P_SSET_TABLEfBYPASS__PLI_UPDT14ine P_FRine1_TX_GLBEQMODE_S0TI_TX_AOEFF_ROUNI_Eef0_MASK 2RRRR0ine P_FRine1_TX_GLBEQMODE_S0TI_TX_AOEFF_ROUNI_Eef_PLI_UPDT15ine P_FRine1_TX_GLBEQMODE_S0TI_TX_AOEFF_ROUNI_DIR_VERE0_MASK 4RRRR_ine P_FRine1_TX_GLBEQMODE_S0TI_TX_AOEFF_ROUNI_DIR_VERE_PLI_UPDT16ine P_FRine1_TX_GLBEQMODE_S0TI_TX_DCLKfEefLSX_ALWAYS_Oef0_MASK 8RRRR_ine P_FRine1_TX_GLBEQMODE_S0TI_TX_DCLKfEefLSX_ALWAYS_Oef_PLI_UPDT17ine P_FRine1_TX_GLBEQMODE_S0TI_TX_FRO_TEND_L_RO_PIN_OFF_0_MASK 1RRRRR_ine P_FRine1_TX_GLBEQMODE_S0TI_TX_FRO_TEND_L_RO_PIN_OFF__PLI_UPDT18ine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX1REef0N0x16
#dSine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX1REef0N__SHTEP_FRine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX1REef1N0x16
#d2ine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX1REef1N_PLI_UPDT1ine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX1REef2f0_MASK 4ine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX1REef2f_PLI_UPDT2ine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX1REef3
#define8ine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX1REef3
_0__SHIFT 0x0
#define1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX1REef4N0x16
#d1R0x0
#define1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX1REef4N_0__SHIFT4ine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX1REef5N0x16
#d2Rine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX1REef5N_0__SHIFT5ine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX1REef6E0_MASK 4Rine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX1REef6E_0__SHIFT6ine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX1REef7
#define8Rine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX1REef7
_0__SHIFT7ine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX1REef8N0x16
#d1RRine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX1REef8N_0__SHIFT8ine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX1REef9_0_MASK 2RRine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX1REef9__PLI_UPDT9ine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX1REef10E0_MASK 4RRine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX1REef10E_PLI_UPDTaine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX1REef11N0x16
#d0L_ine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX1REef11N_PLI_UPDTbine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX1REef12N0x16
#dSRRRine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX1REef12N_PLI_UPDTcine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX1REef13N0x16
#d2RRRine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX1REef13N_PLI_UPDTdine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX1REef14E0_MASK 4RRRine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX1REef14E_PLI_UPDTeine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX1REef15
#define8RRRine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX1REef15
_PLI_UPDTfine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX2fEefL0T1N0x16
#dSRRRRine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX2fEefL0T1N_PLI_UPDT1Rine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX2fEefL2T3N0x16
#d2RRRRine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX2fEefL2T3N_PLI_UPDT1Sine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX2fEefL4T5E0_MASK 4RRRRine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX2fEefL4T5E_PLI_UPDT12ine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX2fEefL6T7
#define8R_RRine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX2fEefL6T7
_PLI_UPDT1 0x0
#define1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX2fEefL8T9_0_MASK 1RRRRR0x0
#define1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX2fEefL8T9__PLI_UPDT14ine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX2fEefL10T11E0x16
#d2RRRRR0x0
#define1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX2fEefL10T11E_PLI_UPDT15ine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX2fEefL12T13N0x16
#d4RRRR_ine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX2fEefL12T13N_PLI_UPDT16ine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX2fEefL14T15
#define8RRRRRine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX2fEefL14T15
_PLI_UPDT17ine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX4fEefL0T3_0_MASK 1RRRRR_ine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX4fEefL0T3__PLI_UPDT18ine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX4fEefL4T7_0_MASK 2RRRRR_ine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX4fEefL4T7_OVRD_VAL_19ine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX4fEefL8T12
#define RRRRR_ine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX4fEefL8T12
_PLI_UPDT1aine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX4fEefL12T15
#define8RRRRR_ine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX4fEefL12T15
_0__SHIFT1bine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX8fEefL0T7_0_MASK 1RRRRR__ine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX8fEefL0T7__0__SHIFT1cine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX8fEefL8T15_0_MASK 2RRRRR__ine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX8fEefL8T15
_0__SHIFT1dine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX16fEefL0T15
#define RRRRR_Rine P_FRine1_TX_GLBELANE_SKEWEQMODE_TX_AL_0GROUPX16fEefL0T15
_0__SHIFT1eine P_FRine1_TX_GLBE_PLEQMODE_SCI_UPDTI__GNR_TXL_Rf_PLEUPDT_L0T3N0x16
#d1ine P_FRine1_TX_GLBE_PLEQMODE_SCI_UPDTI__GNR_TXL_Rf_PLEUPDT_L0T3N__SHTEP_FRine P_FRine1_TX_GLBE_PLEQMODE_SCI_UPDTI__GNR_TXL_Rf_PLEUPDT_L4T7_0_MASK 2ine P_FRine1_TX_GLBE_PLEQMODE_SCI_UPDTI__GNR_TXL_Rf_PLEUPDT_L4T7__PLI_UPDT1ine P_FRine1_TX_GLBE_PLEQMODE_SCI_UPDTI__GNR_TXL_Rf_PLEUPDT_L8T12
#define ine P_FRine1_TX_GLBE_PLEQMODE_SCI_UPDTI__GNR_TXL_Rf_PLEUPDT_L8T12
_PLI_UPDT2ine P_FRine1_TX_GLBE_PLEQMODE_SCI_UPDTI__GNR_TXL_Rf_PLEUPDT_L12T15
#define8ine P_FRine1_TX_GLBE_PLEQMODE_SCI_UPDTI__GNR_TXL_Rf_PLEUPDT_L12T15
_0__SHIFT 0x0
#define1_TX_GLBE_PLEQMODE_SCI_UPDTI__GNR_INCOHERENTCKf_PLEUPDT_L0T3N0x16
#d1Rine P_FRine1_TX_GLBE_PLEQMODE_SCI_UPDTI__GNR_INCOHERENTCKf_PLEUPDT_L0T3N_0__SHIFT4ine P_FRine1_TX_GLBE_PLEQMODE_SCI_UPDTI__GNR_INCOHERENTCKf_PLEUPDT_L4T7_0_MASK 2Rine P_FRine1_TX_GLBE_PLEQMODE_SCI_UPDTI__GNR_INCOHERENTCKf_PLEUPDT_L4T7__0__SHIFT5ine P_FRine1_TX_GLBE_PLEQMODE_SCI_UPDTI__GNR_INCOHERENTCKf_PLEUPDT_L8T12
#define Rine P_FRine1_TX_GLBE_PLEQMODE_SCI_UPDTI__GNR_INCOHERENTCKf_PLEUPDT_L8T12
_0__SHIFT6ine P_FRine1_TX_GLBE_PLEQMODE_SCI_UPDTI__GNR_INCOHERENTCKf_PLEUPDT_L12T15
#define8Rine P_FRine1_TX_GLBE_PLEQMODE_SCI_UPDTI__GNR_INCOHERENTCKf_PLEUPDT_L12T15
_0__SHIFT7ine P_FRine1_TX_GLBE_PLEQMODE_SCI_UPDTI__GNR_AOEFFICIENTIDf_PLEUPDT_L0T3N0x16
#d1RRine P_FRine1_TX_GLBE_PLEQMODE_SCI_UPDTI__GNR_AOEFFICIENTIDf_PLEUPDT_L0T3N_0__SHIFT8ine P_FRine1_TX_GLBE_PLEQMODE_SCI_UPDTI__GNR_AOEFFICIENTIDf_PLEUPDT_L4T7_0_MASK 2RRine P_FRine1_TX_GLBE_PLEQMODE_SCI_UPDTI__GNR_AOEFFICIENTIDf_PLEUPDT_L4T7__PLI_UPDT9ine P_FRine1_TX_GLBE_PLEQMODE_SCI_UPDTI__GNR_AOEFFICIENTIDf_PLEUPDT_L8T12
#define RRine P_FRine1_TX_GLBE_PLEQMODE_SCI_UPDTI__GNR_AOEFFICIENTIDf_PLEUPDT_L8T12
_PLI_UPDTaine P_FRine1_TX_GLBE_PLEQMODE_SCI_UPDTI__GNR_AOEFFICIENTIDf_PLEUPDT_L12T15
#define8RRine P_FRine1_TX_GLBE_PLEQMODE_SCI_UPDTI__GNR_AOEFFICIENTIDf_PLEUPDT_L12T15
_PLI_UPDTbine P_FRine1_TX_GLBE_PLEQMODE_SCI_UPDTI__GNR_AOEFFICIENTf_PLEUPDT_L0T3N0x16
#d1RRRine P_FRine1_TX_GLBE_PLEQMODE_SCI_UPDTI__GNR_AOEFFICIENTf_PLEUPDT_L0T3N_0__SHIFTcine P_FRine1_TX_GLBE_PLEQMODE_SCI_UPDTI__GNR_AOEFFICIENTf_PLEUPDT_L4T7_0_MASK 2RRRine P_FRine1_TX_GLBE_PLEQMODE_SCI_UPDTI__GNR_AOEFFICIENTf_PLEUPDT_L4T7__PLI_UPDTdine P_FRine1_TX_GLBE_PLEQMODE_SCI_UPDTI__GNR_AOEFFICIENTf_PLEUPDT_L8T12
#define RRRine P_FRine1_TX_GLBE_PLEQMODE_SCI_UPDTI__GNR_AOEFFICIENTf_PLEUPDT_L8T12
_PLI_UPDTeine P_FRine1_TX_GLBE_PLEQMODE_SCI_UPDTI__GNR_AOEFFICIENTf_PLEUPDT_L12T15
#define8RRRine P_FRine1_TX_GLBE_PLEQMODE_SCI_UPDTI__GNR_AOEFFICIENTf_PLEUPDT_L12T15
_PLI_UPDTfine P_FRine1_TX_GLBEAOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf0N0x16
#dSine P_FRine1_TX_GLBEAOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf0N__SHTEP_FRine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf1N0x16
#d2ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf1N_PLI_UPDT1ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf2f0_MASK 4ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf2f_PLI_UPDT2ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf3
#define8ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf3
_0__SHIFT 0x0
#define1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf4N0x16
#d1R0x0
#define1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf4N_0__SHIFT4ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf5N0x16
#d2Rine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf5N_0__SHIFT5ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf6E0_MASK 4Rine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf6E_0__SHIFT6ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf7
#define8Rine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf7
_0__SHIFT7ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf8N0x16
#d1RRine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf8N_0__SHIFT8ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf9_0_MASK 2RRine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf9__PLI_UPDT9ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf10E0_MASK 4RRine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf10E_PLI_UPDTaine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf11N0x16
#d0L_ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf11N_PLI_UPDTbine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf12N0x16
#dSRRRine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf12N_0__SHIFTcine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf13N0x16
#d2RRRine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf13N_PLI_UPDTdine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf14E0_MASK 4RRRine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf14E_PLI_UPDTeine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf15
#define8RRRine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf15
_PLI_UPDTfine P_FRine1_TX_GLBEAOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf16N0x16
#d1RRRRine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf16E_0__SHIFT1R0x0
#define1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf17_0_MASK 2RRRR0x0
#define1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf17__PLI_UPDT1Sine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf18E0_MASK 4RRRR0x0
#define1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf18N_0__SHIFT12ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf19
#define8RRRR0x0
#define1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf19__PLI_UPDT1 0x0
#define1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf20N0x16
#dSRRRRR0x0
#define1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf20E_PLI_UPDT14ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf21E0x16
#d2RRRRR0x0
#define1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf21E_PLI_UPDT15ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf22E0_MASK 4RRRRR0x0
#define1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf22N_0__SHIFT16ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf23
#define8RRRRR0x0
#define1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf23__PLI_UPDT17ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf24N0x16
#dSRRRRRR0x0
#define1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf24E_PLI_UPDT18ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf25_0_MASK 2RRRRR_ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf25_OVRD_VAL_19ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf26E0_MASK 4RRRRR_ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf26E_0__SHIFT1aine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf27
#define8R_RRR_ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf27__PLI_UPDT1bine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf28N0x16
#dSRRRRRR_ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf28N_0__SHIFT1cine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf29_0_MASK 2RRRRR__ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf29__PLI_UPDT1dine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf30E0_MASK 4RRRRR__ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf30E_PLI_UPDT1eine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf31
#define8R_RRR__ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPDTI_ACCEPT_ENTRYf31E_PLI_UPDT1fine P_FRine1_TX_GLBEAOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf32N0x16
#dSine P_FRine1_TX_GLBEAOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf32N__SHTEP_FRine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf33N0x16
#d2ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf33N_PLI_UPDT1ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf34f0_MASK 4ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf34f_PLI_UPDT2ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf35
#define8ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf35
_0__SHIFT 0x0
#define1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf36N0x16
#d1R0x0
#define1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf36N_0__SHIFT4ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf37_0_MASK 2Rine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf37__0__SHIFT5ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf38E0_MASK 4Rine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf38E_0__SHIFT6ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf39
#define8Rine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf39
_0__SHIFT7ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf40E0x16
#dSRRine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf40E_0__SHIFT8ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf41N0x16
#d2RRine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf41N_PLI_UPDT9ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf42E0_MASK 4RRine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf42E_PLI_UPDTaine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf43N0x16
#d0L_ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf43N_PLI_UPDTbine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf44N0x16
#d1RRRine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf44N_0__SHIFTcine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf45N0x16
#d2RRRine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf45N_PLI_UPDTdine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf46E0_MASK 4RRRine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf46E_PLI_UPDTeine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf47
#define8RRRine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf47
_PLI_UPDTfine P_FRine1_TX_GLBEAOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf48N0x16
#d1RRRRine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf48N_0__SHIFT1R0x0
#define1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf49_0_MASK 2RRRR0x0
#define1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf49__PLI_UPDT1Sine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf50E0_MASK 4RRRR0x0
#define1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf50E_0__SHIFT12ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf51
#define8RRRR0x0
#define1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf51
_PLI_UPDT1 0x0
#define1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf52N0x16
#dSRRRRR0x0
#define1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf52N_PLI_UPDT14ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf53E0x16
#d2RRRRR0x0
#define1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf53E_PLI_UPDT15ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf54E0_MASK 4RRRRR0x0
#define1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf54E_0__SHIFT16ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf55
#define8RRRRRine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf55
_PLI_UPDT17ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf56N0x16
#dSRRRRRR0x0
#define1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf56N_PLI_UPDT18ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf57_0_MASK 2RRRRR_ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf57_OVRD_VAL_19ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf58E0_MASK 4RRRRR_ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf58E_0__SHIFT1aine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf59
#define8R_RRR_ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf59
_PLI_UPDT1bine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf60N0x16
#dSRRRRRR_ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf60N_0__SHIFT1cine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf61_0_MASK 2RRRRR__ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf61__PLI_UPDT1dine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf62E0_MASK 4RRRRR__ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf62E_PLI_UPDT1eine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf63
#define8R_RRR__ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD1I_ACCEPT_ENTRYf63
_PLI_UPDT1fine P_FRine1_TX_GLBEAOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf64N0x16
#dSine P_FRine1_TX_GLBEAOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf64N__SHTEP_FRine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf65N0x16
#d2ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf65N_PLI_UPDT1ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf66f0_MASK 4ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf66f_PLI_UPDT2ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf67
#define8ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf67
_0__SHIFT 0x0
#define1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf68N0x16
#d1R0x0
#define1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf68N_0__SHIFT4ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf69_0_MASK 2Rine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf69__0__SHIFT5ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf70E0_MASK 4Rine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf70E_0__SHIFT6ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf71N0x16
#d8Rine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf71N_0__SHIFT7ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf72E0x16
#dSRRine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf72E_0__SHIFT8ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf73N0x16
#d2RRine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf73N_PLI_UPDT9ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf74E0_MASK 4RRine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf74E_PLI_UPDTaine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf75
#define8RRine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf75
_PLI_UPDTbine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf76N0x16
#d1RRRine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf76N_0__SHIFTcine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf77_0_MASK 2RRRine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf77__PLI_UPDTdine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf78E0_MASK 4RRRine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf78E_PLI_UPDTeine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf79
#define8RRRine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf79
_PLI_UPDTfine P_FRine1_TX_GLBEAOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf80N0x16
#d1RRRRine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf80N_0__SHIFT1R0x0
#define1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf81_0_MASK 2RRRR0x0
#define1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf81__PLI_UPDT1Sine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf82E0_MASK 4RRRR0x0
#define1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf82E_0__SHIFT12ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf83
#define8RRRR0x0
#define1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf83
_PLI_UPDT1 0x0
#define1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf84N0x16
#dSRRRRR0x0
#define1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf84N_PLI_UPDT14ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf85E0x16
#d2RRRRR0x0
#define1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf85E_PLI_UPDT15ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf86E0_MASK 4RRRRR0x0
#define1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf86E_0__SHIFT16ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf87
#define8RRRRRine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf87
_PLI_UPDT17ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf88N0x16
#dSRRRRRRine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf88N_PLI_UPDT18ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf89_0_MASK 2RRRRR_ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf89_OVRD_VAL_19ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf90E0_MASK 4RRRRR_ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf90E_0__SHIFT1aine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf91
#define8R_RRR_ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf91
_PLI_UPDT1bine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf92N0x16
#dSRRRRRR_ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf92N_0__SHIFT1cine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf93_0_MASK 2RRRRR__ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf93__PLI_UPDT1dine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf94E0_MASK 4RRRRR__ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf94E_PLI_UPDT1eine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf95
#define8RRRRR__ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD2I_ACCEPT_ENTRYf95
_PLI_UPDT1fine P_FRine1_TX_GLBEAOEFF_ACCEPT_TABLEfUPD3I_ACCEPT_ENTRYf96N0x16
#dSine P_FRine1_TX_GLBEAOEFF_ACCEPT_TABLEfUPD3I_ACCEPT_ENTRYf96N__SHTEP_FRine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD3I_ACCEPT_ENTRYf97_0_MASK 2ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD3I_ACCEPT_ENTRYf97__PLI_UPDT1ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD3I_ACCEPT_ENTRYf98f0_MASK 4ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD3I_ACCEPT_ENTRYf98f_PLI_UPDT2ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD3I_ACCEPT_ENTRYf99
#define8ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD3I_ACCEPT_ENTRYf99
_0__SHIFT 0x0
#define1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD3I_ACCEPT_ENTRYfSRRN0x16
#d1R0x0
#define1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD3I_ACCEPT_ENTRYfSRRN_0__SHIFT4ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD3I_ACCEPT_ENTRYfSR1_0_MASK 2Rine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD3I_ACCEPT_ENTRYfSR1__0__SHIFT5ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD3I_ACCEPT_ENTRYfSR2E0_MASK 4Rine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD3I_ACCEPT_ENTRYfSR2E_0__SHIFT6ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD3I_ACCEPT_ENTRYfSR3N0x16
#d8Rine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD3I_ACCEPT_ENTRYfSR3N_0__SHIFT7ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD3I_ACCEPT_ENTRYfSR4N0x16
#d1RRine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD3I_ACCEPT_ENTRYfSR4N_0__SHIFT8ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD3I_ACCEPT_ENTRYfSR5N0x16
#d2RRine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD3I_ACCEPT_ENTRYfSR5N_PLI_UPDT9ine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD3I_ACCEPT_ENTRYfSR6E0_MASK 4RRine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD3I_ACCEPT_ENTRYfSR6E_PLI_UPDTaine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD3I_ACCEPT_ENTRYfSR7
#define8RRine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD3I_ACCEPT_ENTRYfSR7
_PLI_UPDTbine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD3I_ACCEPT_ENTRYfSR8N0x16
#d1RRRine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD3I_ACCEPT_ENTRYfSR8N_0__SHIFTcine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD3I_ACCEPT_ENTRYfSR9_0_MASK 2RRRine P_FRine1_TX_GLBEQOEFF_ACCEPT_TABLEfUPD3I_ACCEPT_ENTRYfSR9__PLI_UPDTdine P_FRine1_TX_GLBE_SCI_UPDTI_TX_AL_0DCLKfDIVE_SCI_D_EN0x16
#d7ine P_FRine1_TX_GLBE_SCI_UPDTI_TX_AL_0DCLKfDIVE_SCI_D_EN__SHTEP_FRine P_FRine1_TX_GLBE_SCI_UPDTI_TX_AL_0DCLKfDIVE_SCI_Eef0_MASK 8ine P_FRine1_TX_GLBE_SCI_UPDTI_TX_AL_0DCLKfDIVE_SCI_Eef_0__SHIFT 0x0
#define1_TX_GLBE_SCI_UPDTI_TX_AL_0DRV0_EefGEN1N_SCI_D_EN0x16
#dfRine P_FRine1_TX_GLBE_SCI_UPDTI_TX_AL_0DRV0_EefGEN1N_SCI_D_EN_0__SHIFT4ine P_FRine1_TX_GLBE_SCI_UPDTI_TX_AL_0DRV0_Eef_SCI_Eef0_MASK 1RRine P_FRine1_TX_GLBE_SCI_UPDTI_TX_AL_0DRV0_Eef_SCI_Eef_0__SHIFT8ine P_FRine1_TX_GLBE_SCI_UPDTI_TX_AL_0DRV0_TAP_SELNGEN1N_SCI_D_EN0x16
#d1eRRine P_FRine1_TX_GLBE_SCI_UPDTI_TX_AL_0DRV0_TAP_SELNGEN1N_SCI_D_EN_PLI_UPDT9ine P_FRine1_TX_GLBE_SCI_UPDTI_TX_AL_0DRV0_TAP_SELN_SCI_Eef0_MASK 2RRRine P_FRine1_TX_GLBE_SCI_UPDTI_TX_AL_0DRV0_TAP_SELN_SCI_Eef_PLI_UPDTdine P_FRine1_TX_GLBE_SCI_UPDTI_TX_AL_0DRV1_EefGEN1N_SCI_D_EN0x16
#d7cRRRine P_FRine1_TX_GLBE_SCI_UPDTI_TX_AL_0DRV1_EefGEN1N_SCI_D_EN_PLI_UPDTeine P_FRine1_TX_GLBE_SCI_UPDTI_TX_AL_0DRV1_Eef_SCI_Eef0_MASK 8RR__ine P_FRine1_TX_GLBE_SCI_UPDTI_TX_AL_0DRV1_Eef_SCI_Eef_PLI_UPDT1 0x0
#define1_TX_GLBE_SCI_UPDTI_TX_AL_0DRV1_TAP_SELNGEN1N_SCI_D_EN0x16
#d1fRRR__ine P_FRine1_TX_GLBE_SCI_UPDTI_TX_AL_0DRV1_TAP_SELNGEN1N_SCI_D_EN_PLI_UPDT14ine P_FRine1_TX_GLBE_SCI_UPDTI_TX_AL_0DRV1_TAP_SELN_SCI_Eef0_MASK 2RRRR__ine P_FRine1_TX_GLBE_SCI_UPDTI_TX_AL_0DRV1_TAP_SELN_SCI_Eef_PLI_UPDT19ine P_FRine1_TX_GLBE_SCI_UPDTI_TX_AL_0DRV2_EefGEN1N_SCI_D_EN0x16
#d3cRRRR__ine P_FRine1_TX_GLBE_SCI_UPDTI_TX_AL_0DRV2_EefGEN1N_SCI_D_EN_0__SHIFT1aine P_FRine1_TX_GLBE_SCI_UPDTI_TX_AL_0DRV2_Eef_SCI_Eef0_MASK 4RRRRR__ine P_FRine1_TX_GLBE_SCI_UPDTI_TX_AL_0DRV2_Eef_SCI_Eef_PLI_UPDT1eine P_FRine1_TX_GLBE_SCI_UPD1I_TX_AL_0DRV2_TAP_SELNGEN1N_SCI_D_EN0x16
#dfine P_FRine1_TX_GLBE_SCI_UPD1I_TX_AL_0DRV2_TAP_SELNGEN1N_SCI_D_EN__SHTEP_FRine P_FRine1_TX_GLBE_SCI_UPD1I_TX_AL_0DRV2_TAP_SELN_SCI_Eef0_MASK 1Rine P_FRine1_TX_GLBE_SCI_UPD1I_TX_AL_0DRV2_TAP_SELN_SCI_Eef_0__SHIFT4ine P_FRine1_TX_GLBE_SCI_UPD1I_TX_AL_0DRVX_EefGEN1N_SCI_D_EN0x16
#d2Rine P_FRine1_TX_GLBE_SCI_UPD1I_TX_AL_0DRVX_EefGEN1N_SCI_D_EN_0__SHIFT5ine P_FRine1_TX_GLBE_SCI_UPD1I_TX_AL_0DRVX_Eef_SCI_Eef0_MASK 4Rine P_FRine1_TX_GLBE_SCI_UPD1I_TX_AL_0DRVX_Eef_SCI_Eef_0__SHIFT6ine P_FRine1_TX_GLBE_SCI_UPD1I_TX_AL_0DRVX_TAP_SELNGEN1N_SCI_D_EN0x16
#d8Rine P_FRine1_TX_GLBE_SCI_UPD1I_TX_AL_0DRVX_TAP_SELNGEN1N_SCI_D_EN_0__SHIFT7ine P_FRine1_TX_GLBE_SCI_UPD1I_TX_AL_0DRVX_TAP_SELN_SCI_Eef0_MASK 1RRine P_FRine1_TX_GLBE_SCI_UPD1I_TX_AL_0DRVX_TAP_SELN_SCI_Eef_0__SHIFT8ine P_FRine1_TX_GLBE_SCI_UPD1I_TX_AL_0PLLCLKfSELN_SCI_D_EN0x16
#d2RRine P_FRine1_TX_GLBE_SCI_UPD1I_TX_AL_0PLLCLKfSELN_SCI_D_EN_PLI_UPDT9ine P_FRine1_TX_GLBE_SCI_UPD1I_TX_AL_0PLLCLKfSELN_SCI_Eef0_MASK 4RRine P_FRine1_TX_GLBE_SCI_UPD1I_TX_AL_0PLLCLKfSELN_SCI_Eef_PLI_UPDTaine P_FRine1_TX_GLBE_SCI_UPD1I_TX_AL_0TCLKfDIVE_SCI_D_EN0x16
#d8RRine P_FRine1_TX_GLBE_SCI_UPD1I_TX_AL_0TCLKfDIVE_SCI_D_EN_PLI_UPDTbine P_FRine1_TX_GLBE_SCI_UPD1I_TX_AL_0TCLKfDIVE_SCI_Eef0_MASK 1RRRine P_FRine1_TX_GLBE_SCI_UPD1I_TX_AL_0TCLKfDIVE_SCI_Eef_PLI_UPDTcine P_FRine1_TX_GLBE_SCI_UPD1I_TX_AMDET_Eef_SCI_D_EN0x16
#d2RRRine P_FRine1_TX_GLBE_SCI_UPD1I_TX_AMDET_Eef_SCI_D_EN_PLI_UPDTdine P_FRine1_TX_GLBE_SCI_UPD1I_TX_AMDET_Eef_SCI_Eef0_MASK 4RRRine P_FRine1_TX_GLBE_SCI_UPD1I_TX_AMDET_Eef_SCI_Eef_PLI_UPDTeine P_FRine1_TX_GLBE_SCI_UPD1I_TX_DATA_Ief_SCI_D_EN0x16
#d1ff8RRRine P_FRine1_TX_GLBE_SCI_UPD1I_TX_DATA_Ief_SCI_D_EN_PLI_UPDTfine P_FRine1_TX_GLBE_SCI_UPD1I_TX_DATA_Ief_SCI_Eef0_MASK 2RRRR__ine P_FRine1_TX_GLBE_SCI_UPD1I_TX_DATA_Ief_SCI_Eef_PLI_UPDT19ine P_FRine1_TX_GLBE_SCI_UPD1I_TX_RPTR_RSTef_SCI_D_EN0x16
#d4RRRRR_ine P_FRine1_TX_GLBE_SCI_UPD1I_TX_RPTR_RSTef_SCI_D_EN_0__SHIFT1aine P_FRine1_TX_GLBE_SCI_UPD1I_TX_RPTR_RSTef_SCI_Eef0_MASK 8RR__R_ine P_FRine1_TX_GLBE_SCI_UPD1I_TX_RPTR_RSTef_SCI_Eef_PLI_UPDT1bine P_FRine1_TX_GLBE_SCI_UPD1I_TX_RXDET_Eef_SCI_D_EN0x16
#dSRRRRRR_ine P_FRine1_TX_GLBE_SCI_UPD1I_TX_RXDET_Eef_SCI_D_EN_0__SHIFT1cine P_FRine1_TX_GLBE_SCI_UPD1I_TX_RXDET_Eef_SCI_Eef0_MASK 2RRRR___ine P_FRine1_TX_GLBE_SCI_UPD1I_TX_RXDET_Eef_SCI_Eef_PLI_UPDT1dine P_FRine1_TX_GLBE_SCI_UPD1I_TX_WPTR_RSTef_SCI_D_EN0x16
#d4RRRRR__ine P_FRine1_TX_GLBE_SCI_UPD1I_TX_WPTR_RSTef_SCI_D_EN_PLI_UPDT1eine P_FRine1_TX_GLBE_SCI_UPD1I_TX_WPTR_RSTef_SCI_Eef0_MASK 8RR__R__ine P_FRine1_TX_GLBE_SCI_UPD1I_TX_WPTR_RSTef_SCI_Eef_PLI_UPDT1fine P_FRine1_TX_GLBE_SCI_UPD2I_TX_WRITE_Eef_SCI_D_EN0x16
#dSine P_FRine1_TX_GLBE_SCI_UPD2I_TX_WRITE_Eef_SCI_D_EN__SHTEP_FRine P_FRine1_TX_GLBE_SCI_UPD2I_TX_WRITE_Eef_SCI_Eef0_MASK 2ine P_FRine1_TX_GLBE_SCI_UPD2I_TX_WRITE_Eef_SCI_Eef_PLI_UPDT1ine P_FRine1_TX_GLBE_SCI_UPD2I_TX_AL_0GROUPX1REef_SCI_D_EN0x16
#d4ine P_FRine1_TX_GLBE_SCI_UPD2I_TX_AL_0GROUPX1REef_SCI_D_EN_PLI_UPDT2ine P_FRine1_TX_GLBE_SCI_UPD2I_TX_AL_0GROUPX1REef_SCI_Eef0_MASK 8ine P_FRine1_TX_GLBE_SCI_UPD2I_TX_AL_0GROUPX1REef_SCI_Eef_0__SHIFT 0x0
#define1_TX_GLBE_SCI_UPD2I_TX_AL_0GROUPX2_Eef_SCI_D_EN0x16
#dSR0x0
#define1_TX_GLBE_SCI_UPD2I_TX_AL_0GROUPX2_Eef_SCI_D_EN_0__SHIFT4ine P_FRine1_TX_GLBE_SCI_UPD2I_TX_AL_0GROUPX2_Eef_SCI_Eef0_MASK 2Rine P_FRine1_TX_GLBE_SCI_UPD2I_TX_AL_0GROUPX2_Eef_SCI_Eef_0__SHIFT5ine P_FRine1_TX_GLBE_SCI_UPD2I_TX_AL_0GROUPX4REef_SCI_D_EN0x16
#d4Rine P_FRine1_TX_GLBE_SCI_UPD2I_TX_AL_0GROUPX4_Eef_SCI_D_EN_0__SHIFT6ine P_FRine1_TX_GLBE_SCI_UPD2I_TX_AL_0GROUPX4_Eef_SCI_Eef0_MASK 8Rine P_FRine1_TX_GLBE_SCI_UPD2I_TX_AL_0GROUPX4_Eef_SCI_Eef_0__SHIFT7ine P_FRine1_TX_GLBE_SCI_UPD2I_TX_AL_0GROUPX8_Eef_SCI_D_EN0x16
#dSRRine P_FRine1_TX_GLBE_SCI_UPD2I_TX_AL_0GROUPX8_Eef_SCI_D_EN_0__SHIFT8ine P_FRine1_TX_GLBE_SCI_UPD2I_TX_AL_0GROUPX8_Eef_SCI_Eef0_MASK 2RRine P_FRine1_TX_GLBE_SCI_UPD2I_TX_AL_0GROUPX8_Eef_SCI_Eef_PLI_UPDT9ine P_FRine1_TX_GLBE_SCI_UPD2I_TX_AL_0GROUPX16REef_SCI_D_EN0x16
#d4RRine P_FRine1_TX_GLBE_SCI_UPD2I_TX_AL_0GROUPX16REef_SCI_D_EN_PLI_UPDTaine P_FRine1_TX_GLBE_SCI_UPD2I_TX_AL_0GROUPX16REef_SCI_Eef0_MASK 8RRine P_FRine1_TX_GLBE_SCI_UPD2I_TX_AL_0GROUPX16REef_SCI_Eef_PLI_UPDTbine P_FRine1_TX_GLBE_SCI_UPD2I_TX_AL_0DRV0_EefGEN2N_SCI_D_EN0x16
#dfR__ine P_FRine1_TX_GLBE_SCI_UPD2I_TX_AL_0DRV0_EefGEN2N_SCI_D_EN_PLI_UPDTcine P_FRine1_TX_GLBE_SCI_UPD2I_TX_AL_0DRV0_TAP_SELNGEN2N_SCI_D_EN0x16
#dfR___ine P_FRine1_TX_GLBE_SCI_UPD2I_TX_AL_0DRV0_TAP_SELNGEN2N_SCI_D_EN_0__SHIFT1R0x0
#define1_TX_GLBE_SCI_UPD2I_TX_AL_0DRV1_EefGEN2N_SCI_D_EN0x16
#d1fRRR__ine P_FRine1_TX_GLBE_SCI_UPD2I_TX_AL_0DRV1_EefGEN2N_SCI_D_EN_PLI_UPDT14ine P_FRine1_TX_GLBE_SCI_UPD2I_TX_AL_0DRV1_TAP_SELNGEN2N_SCI_D_EN0x16
#d3eR__R__ine P_FRine1_TX_GLBE_SCI_UPD2I_TX_AL_0DRV1_TAP_SELNGEN2N_SCI_D_EN_PLI_UPDT19ine P_FRine1_TX_GLBE_SCI_UPD3I_TX_AL_0DRV2_EefGEN2N_SCI_D_EN0x16
#dfine P_FRine1_TX_GLBE_SCI_UPD3I_TX_AL_0DRV2_EefGEN2N_SCI_D_EN__SHTEP_FRine P_FRine1_TX_GLBE_SCI_UPD3I_TX_AL_0DRV2_TAP_SELNGEN2N_SCI_D_EN0x16
#dfRine P_FRine1_TX_GLBE_SCI_UPD3I_TX_AL_0DRV2_TAP_SELNGEN2N_SCI_D_EN_0__SHIFT4ine P_FRine1_TX_GLBE_SCI_UPD3I_TX_AL_0DRVX_EefGEN2N_SCI_D_EN0x16
#d1__ine P_FRine1_TX_GLBE_SCI_UPD3I_TX_AL_0DRVX_EefGEN2N_SCI_D_EN_0__SHIFT8ine P_FRine1_TX_GLBE_SCI_UPD3I_TX_AL_0DRVX_TAP_SELNGEN2N_SCI_D_EN0x16
#d2RRine P_FRine1_TX_GLBE_SCI_UPD3I_TX_AL_0DRVX_TAP_SELNGEN2N_SCI_D_EN_PLI_UPDT9ine P_FRine1_TX_GLBE_SCI_UPD3I_TX_AL_0DRV0_EefGEN3N_SCI_D_EN0x16
#d3cRRine P_FRine1_TX_GLBE_SCI_UPD3I_TX_AL_0DRV0_EefGEN3N_SCI_D_EN_PLI_UPDTaine P_FRine1_TX_GLBE_SCI_UPD3I_TX_AL_0DRV0_TAP_SELNGEN3N_SCI_D_EN0x16
#d3cRRRine P_FRine1_TX_GLBE_SCI_UPD3I_TX_AL_0DRV0_TAP_SELNGEN3N_SCI_D_EN_PLI_UPDTeine P_FRine1_TX_GLBE_SCI_UPD3I_TX_AL_0DRV1_EefGEN3N_SCI_D_EN0x16
#d7cRRRRine P_FRine1_TX_GLBE_SCI_UPD3I_TX_AL_0DRV1_EefGEN3N_SCI_D_EN_0__SHIFT12ine P_FRine1_TX_GLBE_SCI_UPD3I_TX_AL_0DRV1_TAP_SELNGEN3N_SCI_D_EN0x16
#df8RRRRRine P_FRine1_TX_GLBE_SCI_UPD3I_TX_AL_0DRV1_TAP_SELNGEN3N_SCI_D_EN_PLI_UPDT17ine P_FRine1_TX_GLBE_SCI_UPD3I_TX_AL_0DRV2_EefGEN3N_SCI_D_EN0x16
#dfRR__R__ine P_FRine1_TX_GLBE_SCI_UPD3I_TX_AL_0DRV2_EefGEN3N_SCI_D_EN_0__SHIFT1cine P_FRine1_TX_GLBE_SCI_UPD4I_TX_AL_0DRV2_TAP_SELNGEN3N_SCI_D_EN0x16
#dfine P_FRine1_TX_GLBE_SCI_UPD4I_TX_AL_0DRV2_TAP_SELNGEN3N_SCI_D_EN__SHTEP_FRine P_FRine1_TX_GLBE_SCI_UPD4I_TX_AL_0DRVX_EefGEN3N_SCI_D_EN0x16
#d1R0x0
#define1_TX_GLBE_SCI_UPD4I_TX_AL_0DRVX_EefGEN3N_SCI_D_EN_0__SHIFT4ine P_FRine1_TX_GLBE_SCI_UPD4I_TX_AL_0DRVX_TAP_SELNGEN3N_SCI_D_EN0x16
#d2Rine P_FRine1_TX_GLBE_SCI_UPD4I_TX_AL_0DRVX_TAP_SELNGEN3N_SCI_D_EN_0__SHIFT5ine P_FRine1_TX_LANE0EQMODE_S0TI_TX_AL_0DISPCLKfMODEf0N0x16
#dSine P_FRine1_TX_LANE0EQMODE_S0TI_TX_AL_0DISPCLKfMODEf0N__SHTEP_FRine P_FRine1_TX_LANE0EQMODE_S0TI_TX_AL_0INV_DATA_0f0_MASK 2ine P_FRine1_TX_LANE0EQMODE_S0TI_TX_AL_0INV_DATA_0f_PLI_UPDT1ine P_FRine1_TX_LANE0EQMODE_S0TI_TX_AL_0SWING
BOOST_Eef0N0x16
#d4ine P_FRine1_TX_LANE0EQMODE_S0TI_TX_AL_0SWING
BOOST_Eef0N_PLI_UPDT2ine P_FRine1_TX_LANE0EQMODE_S0TI_TX_DBG_PRBS_Eef0N0x16
#d8ine P_FRine1_TX_LANE0EQMODE_S0TI_TX_DBG_PRBS_Eef0N_0__SHIFT 0x0
#define1_TX_LANE0E_SCI_UPDTI_TX_DCLKfEef_SCI_D_EN0N0x16
#dSine P_FRine1_TX_LANE0E_SCI_UPDTI_TX_DCLKfEef_SCI_D_EN0N__SHTEP_FRine P_FRine1_TX_LANE0E_SCI_UPDTI_TX_DCLKfEef_SCI_Eef0N0x16
#d2ine P_FRine1_TX_LANE0E_SCI_UPDTI_TX_DCLKfEef_SCI_Eef0N_PLI_UPDT1ine P_FRine1_TX_LANE0E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_D_EN0N0x16
#d4ine P_FRine1_TX_LANE0E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_D_EN0N_PLI_UPDT2ine P_FRine1_TX_LANE0E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_Eef0N0x16
#d8ine P_FRine1_TX_LANE0E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_Eef0N_0__SHIFT 0x0
#define1_TX_LANE0E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_D_EN0N0x16
#dSRine P_FRine1_TX_LANE0E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_D_EN0N_0__SHIFT4ine P_FRine1_TX_LANE0E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_Eef0N0x16
#d2Rine P_FRine1_TX_LANE0E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_Eef0N_0__SHIFT5ine P_FRine1_TX_LANE0E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_D_EN0N0x16
#d4Rine P_FRine1_TX_LANE0E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_D_EN0N_0__SHIFT6ine P_FRine1_TX_LANE0E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_Eef0N0x16
#d8Rine P_FRine1_TX_LANE0E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_Eef0N_0__SHIFT7ine P_FRine1_TX_LANE0E_PLEQMODE_SCI_UPDTI_TXL_Rf0N0x16
#d7ine P_FRine1_TX_LANE0E_PLEQMODE_SCI_UPDTI_TXL_Rf0N__SHTEP_FRine P_FRine1_TX_LANE0E_PLEQMODE_SCI_UPDTI__NCOHERENTCKf0N0x16
#d8ine P_FRine1_TX_LANE0E_PLEQMODE_SCI_UPDTI__NCOHERENTCKf0N_0__SHIFT 0x0
#define1_TX_LANE0E_PLEQMODE_SCI_UPDTI_TXMARGf0N0x16
#d7Rine P_FRine1_TX_LANE0E_PLEQMODE_SCI_UPDTI_TXMARGf0N_0__SHIFT4ine P_FRine1_TX_LANE0E_PLEQMODE_SCI_UPDTI_DEEMPHf0N0x16
#d8Rine P_FRine1_TX_LANE0E_PLEQMODE_SCI_UPDTI_DEEMPHf0N_0__SHIFT7ine P_FRine1_TX_LANE0E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDf0N0x16
#d3__ine P_FRine1_TX_LANE0E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDf0N_0__SHIFT8ine P_FRine1_TX_LANE0E_PLEQMODE_SCI_UPDTI_QOEFFICIENTf0N0x16
#dfcRRine P_FRine1_TX_LANE0E_PLEQMODE_SCI_UPDTI_QOEFFICIENTf0N_PLI_UPDTaine P_FRine1_TX_LANE1EQMODE_S0TI_TX_AL_0DISPCLKfMODEf1N0x16
#dSine P_FRine1_TX_LANE1EQMODE_S0TI_TX_AL_0DISPCLKfMODEf1N__SHTEP_FRine P_FRine1_TX_LANE1EQMODE_S0TI_TX_AL_0INV_DATA_1N0x16
#d2ine P_FRine1_TX_LANE1EQMODE_S0TI_TX_AL_0INV_DATA_1N_PLI_UPDT1ine P_FRine1_TX_LANE1EQMODE_S0TI_TX_AL_0SWING
BOOST_Eef2
#define ine P_FRine1_TX_LANE1EQMODE_S0TI_TX_AL_0SWING
BOOST_Eef2
_PLI_UPDT2ine P_FRine1_TX_LANE1EQMODE_S0TI_TX_DBG_PRBS_Eef1N0x16
#d8ine P_FRine1_TX_LANE1EQMODE_S0TI_TX_DBG_PRBS_Eef1N_0__SHIFT 0x0
#define1_TX_LANE1E_SCI_UPDTI_TX_DCLKfEef_SCI_D_EN1N0x16
#dSine P_FRine1_TX_LANE1E_SCI_UPDTI_TX_DCLKfEef_SCI_D_EN1N__SHTEP_FRine P_FRine1_TX_LANE1E_SCI_UPDTI_TX_DCLKfEef_SCI_Eef1N0x16
#d2ine P_FRine1_TX_LANE1E_SCI_UPDTI_TX_DCLKfEef_SCI_Eef1N_PLI_UPDT1ine P_FRine1_TX_LANE1E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_D_EN2
#define ine P_FRine1_TX_LANE1E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_D_EN2
_PLI_UPDT2ine P_FRine1_TX_LANE1E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_Eef1N0x16
#d8ine P_FRine1_TX_LANE1E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_Eef1N_0__SHIFT 0x0
#define1_TX_LANE1E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_D_EN1N0x16
#dSRine P_FRine1_TX_LANE1E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_D_EN1N_0__SHIFT4ine P_FRine1_TX_LANE1E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_Eef1N0x16
#d2Rine P_FRine1_TX_LANE1E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_Eef1N_0__SHIFT5ine P_FRine1_TX_LANE1E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_D_EN2
#define Rine P_FRine1_TX_LANE1E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_D_EN2
_0__SHIFT6ine P_FRine1_TX_LANE1E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_Eef1N0x16
#d8Rine P_FRine1_TX_LANE1E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_Eef1N_0__SHIFT7ine P_FRine1_TX_LANE1E_PLEQMODE_SCI_UPDTI_TXL_Rf1N0x16
#d7ine P_FRine1_TX_LANE1E_PLEQMODE_SCI_UPDTI_TXL_Rf1N__SHTEP_FRine P_FRine1_TX_LANE1E_PLEQMODE_SCI_UPDTI__NCOHERENTCKf1N0x16
#d8ine P_FRine1_TX_LANE1E_PLEQMODE_SCI_UPDTI__NCOHERENTCKf1N_0__SHIFT 0x0
#define1_TX_LANE1E_PLEQMODE_SCI_UPDTI_TXMARGf1N0x16
#d7Rine P_FRine1_TX_LANE1E_PLEQMODE_SCI_UPDTI_TXMARGf1N_0__SHIFT4ine P_FRine1_TX_LANE1E_PLEQMODE_SCI_UPDTI_DEEMPHf1N0x16
#d8Rine P_FRine1_TX_LANE1E_PLEQMODE_SCI_UPDTI_DEEMPHf1N_0__SHIFT7ine P_FRine1_TX_LANE1E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDf1N0x16
#d3__ine P_FRine1_TX_LANE1E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDf1N_0__SHIFT8ine P_FRine1_TX_LANE1E_PLEQMODE_SCI_UPDTI_QOEFFICIENTf1N0x16
#dfcRRine P_FRine1_TX_LANE1E_PLEQMODE_SCI_UPDTI_QOEFFICIENTf1N_PLI_UPDTaine P_FRine1_TX_LANE2EQMODE_S0TI_TX_AL_0DISPCLKfMODEf2N0x16
#dSine P_FRine1_TX_LANE2EQMODE_S0TI_TX_AL_0DISPCLKfMODEf2N__SHTEP_FRine P_FRine1_TX_LANE2EQMODE_S0TI_TX_AL_0INV_DATA_2N0x16
#d2ine P_FRine1_TX_LANE2EQMODE_S0TI_TX_AL_0INV_DATA_2N_PLI_UPDT1ine P_FRine1_TX_LANE2EQMODE_S0TI_TX_AL_0SWING
BOOST_Eef2f0_MASK 4ine P_FRine1_TX_LANE2EQMODE_S0TI_TX_AL_0SWING
BOOST_Eef2f_PLI_UPDT2ine P_FRine1_TX_LANE2EQMODE_S0TI_TX_DBG_PRBS_Eef2N0x16
#d8ine P_FRine1_TX_LANE2EQMODE_S0TI_TX_DBG_PRBS_Eef2N_0__SHIFT 0x0
#define1_TX_LANE2E_SCI_UPDTI_TX_DCLKfEef_SCI_D_EN2N0x16
#dSine P_FRine1_TX_LANE2E_SCI_UPDTI_TX_DCLKfEef_SCI_D_EN2N__SHTEP_FRine P_FRine1_TX_LANE2E_SCI_UPDTI_TX_DCLKfEef_SCI_Eef2N0x16
#d2ine P_FRine1_TX_LANE2E_SCI_UPDTI_TX_DCLKfEef_SCI_Eef2N_PLI_UPDT1ine P_FRine1_TX_LANE2E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_D_EN2f0_MASK 4ine P_FRine1_TX_LANE2E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_D_EN2f_PLI_UPDT2ine P_FRine1_TX_LANE2E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_Eef2N0x16
#d8ine P_FRine1_TX_LANE2E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_Eef2N_0__SHIFT 0x0
#define1_TX_LANE2E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_D_EN2N0x16
#dSRine P_FRine1_TX_LANE2E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_D_EN2N_0__SHIFT4ine P_FRine1_TX_LANE2E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_Eef2N0x16
#d2Rine P_FRine1_TX_LANE2E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_Eef2N_0__SHIFT5ine P_FRine1_TX_LANE2E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_D_EN2E0_MASK 4Rine P_FRine1_TX_LANE2E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_D_EN2E_0__SHIFT6ine P_FRine1_TX_LANE2E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_Eef2N0x16
#d8Rine P_FRine1_TX_LANE2E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_Eef2N_0__SHIFT7ine P_FRine1_TX_LANE2E_PLEQMODE_SCI_UPDTI_TXL_Rf2N0x16
#d7ine P_FRine1_TX_LANE2E_PLEQMODE_SCI_UPDTI_TXL_Rf2N__SHTEP_FRine P_FRine1_TX_LANE2E_PLEQMODE_SCI_UPDTI__NCOHERENTCKf2N0x16
#d8ine P_FRine1_TX_LANE2E_PLEQMODE_SCI_UPDTI__NCOHERENTCKf2N_0__SHIFT 0x0
#define1_TX_LANE2E_PLEQMODE_SCI_UPDTI_TXMARGf2N0x16
#d7Rine P_FRine1_TX_LANE2E_PLEQMODE_SCI_UPDTI_TXMARGf2N_0__SHIFT4ine P_FRine1_TX_LANE2E_PLEQMODE_SCI_UPDTI_DEEMPHf2N0x16
#d8Rine P_FRine1_TX_LANE2E_PLEQMODE_SCI_UPDTI_DEEMPHf2N_0__SHIFT7ine P_FRine1_TX_LANE2E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDf2N0x16
#d3__ine P_FRine1_TX_LANE2E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDf2N_0__SHIFT8ine P_FRine1_TX_LANE2E_PLEQMODE_SCI_UPDTI_QOEFFICIENTf2N0x16
#dfcRRine P_FRine1_TX_LANE2E_PLEQMODE_SCI_UPDTI_QOEFFICIENTf2N_PLI_UPDTaine P_FRine1_TX_LANE3EQMODE_S0TI_TX_AL_0DISPCLKfMODEf3N0x16
#dSine P_FRine1_TX_LANE3EQMODE_S0TI_TX_AL_0DISPCLKfMODEf3N__SHTEP_FRine P_FRine1_TX_LANE3EQMODE_S0TI_TX_AL_0INV_DATA_3N0x16
#d2ine P_FRine1_TX_LANE3EQMODE_S0TI_TX_AL_0INV_DATA_3N_PLI_UPDT1ine P_FRine1_TX_LANE3EQMODE_S0TI_TX_AL_0SWING
BOOST_Eef3f0_MASK 4ine P_FRine1_TX_LANE3EQMODE_S0TI_TX_AL_0SWING
BOOST_Eef3f_PLI_UPDT2ine P_FRine1_TX_LANE3EQMODE_S0TI_TX_DBG_PRBS_Eef3
#define8ine P_FRine1_TX_LANE3EQMODE_S0TI_TX_DBG_PRBS_Eef3
_0__SHIFT 0x0
#define1_TX_LANE3E_SCI_UPDTI_TX_DCLKfEef_SCI_D_EN3N0x16
#dSine P_FRine1_TX_LANE3E_SCI_UPDTI_TX_DCLKfEef_SCI_D_EN3N__SHTEP_FRine P_FRine1_TX_LANE3E_SCI_UPDTI_TX_DCLKfEef_SCI_Eef3N0x16
#d2ine P_FRine1_TX_LANE3E_SCI_UPDTI_TX_DCLKfEef_SCI_Eef3N_PLI_UPDT1ine P_FRine1_TX_LANE3E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_D_EN3f0_MASK 4ine P_FRine1_TX_LANE3E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_D_EN3f_PLI_UPDT2ine P_FRine1_TX_LANE3E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_Eef3
#define8ine P_FRine1_TX_LANE3E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_Eef3
_0__SHIFT 0x0
#define1_TX_LANE3E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_D_EN3N0x16
#dSRine P_FRine1_TX_LANE3E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_D_EN3N_0__SHIFT4ine P_FRine1_TX_LANE3E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_Eef3N0x16
#d2Rine P_FRine1_TX_LANE3E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_Eef3
_0__SHIFT5ine P_FRine1_TX_LANE3E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_D_EN3E0_MASK 4Rine P_FRine1_TX_LANE3E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_D_EN3E_0__SHIFT6ine P_FRine1_TX_LANE3E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_Eef3
#define8Rine P_FRine1_TX_LANE3E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_Eef3
_0__SHIFT7ine P_FRine1_TX_LANE3E_PLEQMODE_SCI_UPDTI_TXL_Rf3N0x16
#d7ine P_FRine1_TX_LANE3E_PLEQMODE_SCI_UPDTI_TXL_Rf3N__SHTEP_FRine P_FRine1_TX_LANE3E_PLEQMODE_SCI_UPDTI__NCOHERENTCKf3
#define8ine P_FRine1_TX_LANE3E_PLEQMODE_SCI_UPDTI__NCOHERENTCKf3
_0__SHIFT 0x0
#define1_TX_LANE3E_PLEQMODE_SCI_UPDTI_TXMARGf3N0x16
#d7Rine P_FRine1_TX_LANE3E_PLEQMODE_SCI_UPDTI_TXMARGf3N_0__SHIFT4ine P_FRine1_TX_LANE3E_PLEQMODE_SCI_UPDTI_DEEMPHf3
#define8Rine P_FRine1_TX_LANE3E_PLEQMODE_SCI_UPDTI_DEEMPHf3
_0__SHIFT7ine P_FRine1_TX_LANE3E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDf3N0x16
#d3__ine P_FRine1_TX_LANE3E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDf3N_0__SHIFT8ine P_FRine1_TX_LANE3E_PLEQMODE_SCI_UPDTI_QOEFFICIENTf3N0x16
#dfcRRine P_FRine1_TX_LANE3E_PLEQMODE_SCI_UPDTI_QOEFFICIENTf3N_PLI_UPDTaine P_FRine1_TX_LANE4EQMODE_S0TI_TX_AL_0DISPCLKfMODEf4N0x16
#dSine P_FRine1_TX_LANE4EQMODE_S0TI_TX_AL_0DISPCLKfMODEf4N__SHTEP_FRine P_FRine1_TX_LANE4EQMODE_S0TI_TX_AL_0INV_DATA_4N0x16
#d2ine P_FRine1_TX_LANE4EQMODE_S0TI_TX_AL_0INV_DATA_4N_PLI_UPDT1ine P_FRine1_TX_LANE4EQMODE_S0TI_TX_AL_0SWING
BOOST_Eef4f0_MASK 4ine P_FRine1_TX_LANE4EQMODE_S0TI_TX_AL_0SWING
BOOST_Eef4f_PLI_UPDT2ine P_FRine1_TX_LANE4EQMODE_S0TI_TX_DBG_PRBS_Eef4
#define8ine P_FRine1_TX_LANE4EQMODE_S0TI_TX_DBG_PRBS_Eef4
_0__SHIFT 0x0
#define1_TX_LANE4E_SCI_UPDTI_TX_DCLKfEef_SCI_D_EN4N0x16
#dSine P_FRine1_TX_LANE4E_SCI_UPDTI_TX_DCLKfEef_SCI_D_EN4N__SHTEP_FRine P_FRine1_TX_LANE4E_SCI_UPDTI_TX_DCLKfEef_SCI_Eef4N0x16
#d2ine P_FRine1_TX_LANE4E_SCI_UPDTI_TX_DCLKfEef_SCI_Eef4N_PLI_UPDT1ine P_FRine1_TX_LANE4E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_D_EN4f0_MASK 4ine P_FRine1_TX_LANE4E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_D_EN4f_PLI_UPDT2ine P_FRine1_TX_LANE4E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_Eef4
#define8ine P_FRine1_TX_LANE4E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_Eef4
_0__SHIFT 0x0
#define1_TX_LANE4E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_D_EN4N0x16
#dSRine P_FRine1_TX_LANE4E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_D_EN4N_0__SHIFT4ine P_FRine1_TX_LANE4E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_Eef4N0x16
#d2Rine P_FRine1_TX_LANE4E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_Eef4
_0__SHIFT5ine P_FRine1_TX_LANE4E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_D_EN4E0_MASK 4Rine P_FRine1_TX_LANE4E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_D_EN4E_0__SHIFT6ine P_FRine1_TX_LANE4E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_Eef4
#define8Rine P_FRine1_TX_LANE4E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_Eef4
_0__SHIFT7ine P_FRine1_TX_LANE4E_PLEQMODE_SCI_UPDTI_TXL_Rf4N0x16
#d7ine P_FRine1_TX_LANE4E_PLEQMODE_SCI_UPDTI_TXL_Rf4N__SHTEP_FRine P_FRine1_TX_LANE4E_PLEQMODE_SCI_UPDTI__NCOHERENTCKf4
#define8ine P_FRine1_TX_LANE4E_PLEQMODE_SCI_UPDTI__NCOHERENTCKf4
_0__SHIFT 0x0
#define1_TX_LANE4E_PLEQMODE_SCI_UPDTI_TXMARGf4N0x16
#d7Rine P_FRine1_TX_LANE4E_PLEQMODE_SCI_UPDTI_TXMARGf4N_0__SHIFT4ine P_FRine1_TX_LANE4E_PLEQMODE_SCI_UPDTI_DEEMPHf4
#define8Rine P_FRine1_TX_LANE4E_PLEQMODE_SCI_UPDTI_DEEMPHf4
_0__SHIFT7ine P_FRine1_TX_LANE4E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDf4N0x16
#d3__ine P_FRine1_TX_LANE4E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDf4N_0__SHIFT8ine P_FRine1_TX_LANE4E_PLEQMODE_SCI_UPDTI_QOEFFICIENTf4N0x16
#dfcRRine P_FRine1_TX_LANE4E_PLEQMODE_SCI_UPDTI_QOEFFICIENTf4N_PLI_UPDTaine P_FRine1_TX_LANE5EQMODE_S0TI_TX_AL_0DISPCLKfMODEf5N0x16
#dSine P_FRine1_TX_LANE5EQMODE_S0TI_TX_AL_0DISPCLKfMODEf5N__SHTEP_FRine P_FRine1_TX_LANE5EQMODE_S0TI_TX_AL_0INV_DATA_5N0x16
#d2ine P_FRine1_TX_LANE5EQMODE_S0TI_TX_AL_0INV_DATA_5N_PLI_UPDT1ine P_FRine1_TX_LANE5EQMODE_S0TI_TX_AL_0SWING
BOOST_Eef5f0_MASK 4ine P_FRine1_TX_LANE5EQMODE_S0TI_TX_AL_0SWING
BOOST_Eef5f_PLI_UPDT2ine P_FRine1_TX_LANE5EQMODE_S0TI_TX_DBG_PRBS_Eef5
#define8ine P_FRine1_TX_LANE5EQMODE_S0TI_TX_DBG_PRBS_Eef5
_0__SHIFT 0x0
#define1_TX_LANE5E_SCI_UPDTI_TX_DCLKfEef_SCI_D_EN5N0x16
#dSine P_FRine1_TX_LANE5E_SCI_UPDTI_TX_DCLKfEef_SCI_D_EN5N__SHTEP_FRine P_FRine1_TX_LANE5E_SCI_UPDTI_TX_DCLKfEef_SCI_Eef5N0x16
#d2ine P_FRine1_TX_LANE5E_SCI_UPDTI_TX_DCLKfEef_SCI_Eef5N_PLI_UPDT1ine P_FRine1_TX_LANE5E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_D_EN5f0_MASK 4ine P_FRine1_TX_LANE5E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_D_EN5f_PLI_UPDT2ine P_FRine1_TX_LANE5E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_Eef5
#define8ine P_FRine1_TX_LANE5E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_Eef5
_0__SHIFT 0x0
#define1_TX_LANE5E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_D_EN5N0x16
#dSRine P_FRine1_TX_LANE5E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_D_EN5N_0__SHIFT4ine P_FRine1_TX_LANE5E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_Eef5N0x16
#d2Rine P_FRine1_TX_LANE5E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_Eef5
_0__SHIFT5ine P_FRine1_TX_LANE5E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_D_EN5E0_MASK 4Rine P_FRine1_TX_LANE5E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_D_EN5E_0__SHIFT6ine P_FRine1_TX_LANE5E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_Eef5
#define8Rine P_FRine1_TX_LANE5E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_Eef5
_0__SHIFT7ine P_FRine1_TX_LANE5E_PLEQMODE_SCI_UPDTI_TXL_Rf5N0x16
#d7ine P_FRine1_TX_LANE5E_PLEQMODE_SCI_UPDTI_TXL_Rf5N__SHTEP_FRine P_FRine1_TX_LANE5E_PLEQMODE_SCI_UPDTI__NCOHERENTCKf5
#define8ine P_FRine1_TX_LANE5E_PLEQMODE_SCI_UPDTI__NCOHERENTCKf5
_0__SHIFT 0x0
#define1_TX_LANE5E_PLEQMODE_SCI_UPDTI_TXMARGf5N0x16
#d7Rine P_FRine1_TX_LANE5E_PLEQMODE_SCI_UPDTI_TXMARGf5N_0__SHIFT4ine P_FRine1_TX_LANE5E_PLEQMODE_SCI_UPDTI_DEEMPHf5
#define8Rine P_FRine1_TX_LANE5E_PLEQMODE_SCI_UPDTI_DEEMPHf5
_0__SHIFT7ine P_FRine1_TX_LANE5E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDf5N0x16
#d3__ine P_FRine1_TX_LANE5E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDf5N_0__SHIFT8ine P_FRine1_TX_LANE5E_PLEQMODE_SCI_UPDTI_QOEFFICIENTf5N0x16
#dfcRRine P_FRine1_TX_LANE5E_PLEQMODE_SCI_UPDTI_QOEFFICIENTf5N_PLI_UPDTaine P_FRine1_TX_LANE6EQMODE_S0TI_TX_AL_0DISPCLKfMODEf6N0x16
#dSine P_FRine1_TX_LANE6EQMODE_S0TI_TX_AL_0DISPCLKfMODEf6N__SHTEP_FRine P_FRine1_TX_LANE6EQMODE_S0TI_TX_AL_0INV_DATA_6N0x16
#d2ine P_FRine1_TX_LANE6EQMODE_S0TI_TX_AL_0INV_DATA_6N_PLI_UPDT1ine P_FRine1_TX_LANE6EQMODE_S0TI_TX_AL_0SWING
BOOST_Eef6f0_MASK 4ine P_FRine1_TX_LANE6EQMODE_S0TI_TX_AL_0SWING
BOOST_Eef6f_PLI_UPDT2ine P_FRine1_TX_LANE6EQMODE_S0TI_TX_DBG_PRBS_Eef6
#define8ine P_FRine1_TX_LANE6EQMODE_S0TI_TX_DBG_PRBS_Eef6
_0__SHIFT 0x0
#define1_TX_LANE6E_SCI_UPDTI_TX_DCLKfEef_SCI_D_EN6N0x16
#dSine P_FRine1_TX_LANE6E_SCI_UPDTI_TX_DCLKfEef_SCI_D_EN6N__SHTEP_FRine P_FRine1_TX_LANE6E_SCI_UPDTI_TX_DCLKfEef_SCI_Eef6N0x16
#d2ine P_FRine1_TX_LANE6E_SCI_UPDTI_TX_DCLKfEef_SCI_Eef6N_PLI_UPDT1ine P_FRine1_TX_LANE6E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_D_EN6f0_MASK 4ine P_FRine1_TX_LANE6E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_D_EN6f_PLI_UPDT2ine P_FRine1_TX_LANE6E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_Eef6
#define8ine P_FRine1_TX_LANE6E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_Eef6
_0__SHIFT 0x0
#define1_TX_LANE6E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_D_EN6N0x16
#dSRine P_FRine1_TX_LANE6E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_D_EN6N_0__SHIFT4ine P_FRine1_TX_LANE6E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_Eef6N0x16
#d2Rine P_FRine1_TX_LANE6E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_Eef6
_0__SHIFT5ine P_FRine1_TX_LANE6E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_D_EN6E0_MASK 4Rine P_FRine1_TX_LANE6E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_D_EN6E_0__SHIFT6ine P_FRine1_TX_LANE6E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_Eef6
#define8Rine P_FRine1_TX_LANE6E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_Eef6
_0__SHIFT7ine P_FRine1_TX_LANE6E_PLEQMODE_SCI_UPDTI_TXL_Rf6N0x16
#d7ine P_FRine1_TX_LANE6E_PLEQMODE_SCI_UPDTI_TXL_Rf6N__SHTEP_FRine P_FRine1_TX_LANE6E_PLEQMODE_SCI_UPDTI__NCOHERENTCKf6
#define8ine P_FRine1_TX_LANE6E_PLEQMODE_SCI_UPDTI__NCOHERENTCKf6
_0__SHIFT 0x0
#define1_TX_LANE6E_PLEQMODE_SCI_UPDTI_TXMARGf6N0x16
#d7Rine P_FRine1_TX_LANE6E_PLEQMODE_SCI_UPDTI_TXMARGf6N_0__SHIFT4ine P_FRine1_TX_LANE6E_PLEQMODE_SCI_UPDTI_DEEMPHf6
#define8Rine P_FRine1_TX_LANE6E_PLEQMODE_SCI_UPDTI_DEEMPHf6
_0__SHIFT7ine P_FRine1_TX_LANE6E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDf6N0x16
#d3__ine P_FRine1_TX_LANE6E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDf6N_0__SHIFT8ine P_FRine1_TX_LANE6E_PLEQMODE_SCI_UPDTI_QOEFFICIENTf6N0x16
#dfcRRine P_FRine1_TX_LANE6E_PLEQMODE_SCI_UPDTI_QOEFFICIENTf6N_PLI_UPDTaine P_FRine1_TX_LANE7EQMODE_S0TI_TX_AL_0DISPCLKfMODEf7N0x16
#dSine P_FRine1_TX_LANE7EQMODE_S0TI_TX_AL_0DISPCLKfMODEf7N__SHTEP_FRine P_FRine1_TX_LANE7EQMODE_S0TI_TX_AL_0INV_DATA_7_0_MASK 2ine P_FRine1_TX_LANE7EQMODE_S0TI_TX_AL_0INV_DATA_7__PLI_UPDT1ine P_FRine1_TX_LANE7EQMODE_S0TI_TX_AL_0SWING
BOOST_Eef7f0_MASK 4ine P_FRine1_TX_LANE7EQMODE_S0TI_TX_AL_0SWING
BOOST_Eef7f_PLI_UPDT2ine P_FRine1_TX_LANE7EQMODE_S0TI_TX_DBG_PRBS_Eef7
#define8ine P_FRine1_TX_LANE7EQMODE_S0TI_TX_DBG_PRBS_Eef7
_0__SHIFT 0x0
#define1_TX_LANE7E_SCI_UPDTI_TX_DCLKfEef_SCI_D_EN7N0x16
#dSine P_FRine1_TX_LANE7E_SCI_UPDTI_TX_DCLKfEef_SCI_D_EN7N__SHTEP_FRine P_FRine1_TX_LANE7E_SCI_UPDTI_TX_DCLKfEef_SCI_Eef7_0_MASK 2ine P_FRine1_TX_LANE7E_SCI_UPDTI_TX_DCLKfEef_SCI_Eef7__PLI_UPDT1ine P_FRine1_TX_LANE7E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_D_EN7f0_MASK 4ine P_FRine1_TX_LANE7E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_D_EN7f_PLI_UPDT2ine P_FRine1_TX_LANE7E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_Eef7
#define8ine P_FRine1_TX_LANE7E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_Eef7
_0__SHIFT 0x0
#define1_TX_LANE7E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_D_EN7N0x16
#dSRine P_FRine1_TX_LANE7E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_D_EN7N_0__SHIFT4ine P_FRine1_TX_LANE7E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_Eef7_0_MASK 2Rine P_FRine1_TX_LANE7E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_Eef7
_0__SHIFT5ine P_FRine1_TX_LANE7E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_D_EN7E0_MASK 4Rine P_FRine1_TX_LANE7E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_D_EN7E_0__SHIFT6ine P_FRine1_TX_LANE7E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_Eef7
#define8Rine P_FRine1_TX_LANE7E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_Eef7
_0__SHIFT7ine P_FRine1_TX_LANE7E_PLEQMODE_SCI_UPDTI_TXL_Rf7N0x16
#d7ine P_FRine1_TX_LANE7E_PLEQMODE_SCI_UPDTI_TXL_Rf7N__SHTEP_FRine P_FRine1_TX_LANE7E_PLEQMODE_SCI_UPDTI__NCOHERENTCKf7
#define8ine P_FRine1_TX_LANE7E_PLEQMODE_SCI_UPDTI__NCOHERENTCKf7
_0__SHIFT 0x0
#define1_TX_LANE7E_PLEQMODE_SCI_UPDTI_TXMARGf7N0x16
#d7Rine P_FRine1_TX_LANE7E_PLEQMODE_SCI_UPDTI_TXMARGf7N_0__SHIFT4ine P_FRine1_TX_LANE7E_PLEQMODE_SCI_UPDTI_DEEMPHf7
#define8Rine P_FRine1_TX_LANE7E_PLEQMODE_SCI_UPDTI_DEEMPHf7
_0__SHIFT7ine P_FRine1_TX_LANE7E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDf7N0x16
#d3__ine P_FRine1_TX_LANE7E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDf7N_0__SHIFT8ine P_FRine1_TX_LANE7E_PLEQMODE_SCI_UPDTI_QOEFFICIENTf7N0x16
#dfcRRine P_FRine1_TX_LANE7E_PLEQMODE_SCI_UPDTI_QOEFFICIENTf7N_PLI_UPDTaine P_FRine1_TX_LANE8EQMODE_S0TI_TX_AL_0DISPCLKfMODEf8N0x16
#dSine P_FRine1_TX_LANE8EQMODE_S0TI_TX_AL_0DISPCLKfMODEf8N__SHTEP_FRine P_FRine1_TX_LANE8EQMODE_S0TI_TX_AL_0INV_DATA_8_0_MASK 2ine P_FRine1_TX_LANE8EQMODE_S0TI_TX_AL_0INV_DATA_8__PLI_UPDT1ine P_FRine1_TX_LANE8EQMODE_S0TI_TX_AL_0SWING
BOOST_Eef8f0_MASK 4ine P_FRine1_TX_LANE8EQMODE_S0TI_TX_AL_0SWING
BOOST_Eef8f_PLI_UPDT2ine P_FRine1_TX_LANE8EQMODE_S0TI_TX_DBG_PRBS_Eef8
#define8ine P_FRine1_TX_LANE8EQMODE_S0TI_TX_DBG_PRBS_Eef8
_0__SHIFT 0x0
#define1_TX_LANE8E_SCI_UPDTI_TX_DCLKfEef_SCI_D_EN8N0x16
#dSine P_FRine1_TX_LANE8E_SCI_UPDTI_TX_DCLKfEef_SCI_D_EN8N__SHTEP_FRine P_FRine1_TX_LANE8E_SCI_UPDTI_TX_DCLKfEef_SCI_Eef8_0_MASK 2ine P_FRine1_TX_LANE8E_SCI_UPDTI_TX_DCLKfEef_SCI_Eef8__PLI_UPDT1ine P_FRine1_TX_LANE8E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_D_EN8f0_MASK 4ine P_FRine1_TX_LANE8E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_D_EN8f_PLI_UPDT2ine P_FRine1_TX_LANE8E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_Eef8
#define8ine P_FRine1_TX_LANE8E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_Eef8
_0__SHIFT 0x0
#define1_TX_LANE8E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_D_EN8N0x16
#dSRine P_FRine1_TX_LANE8E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_D_EN8N_0__SHIFT4ine P_FRine1_TX_LANE8E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_Eef8_0_MASK 2Rine P_FRine1_TX_LANE8E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_Eef8
_0__SHIFT5ine P_FRine1_TX_LANE8E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_D_EN8E0_MASK 4Rine P_FRine1_TX_LANE8E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_D_EN8E_0__SHIFT6ine P_FRine1_TX_LANE8E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_Eef8
#define8Rine P_FRine1_TX_LANE8E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_Eef8
_0__SHIFT7ine P_FRine1_TX_LANE8E_PLEQMODE_SCI_UPDTI_TXL_Rf8N0x16
#d7ine P_FRine1_TX_LANE8E_PLEQMODE_SCI_UPDTI_TXL_Rf8N__SHTEP_FRine P_FRine1_TX_LANE8E_PLEQMODE_SCI_UPDTI__NCOHERENTCKf8
#define8ine P_FRine1_TX_LANE8E_PLEQMODE_SCI_UPDTI__NCOHERENTCKf8
_0__SHIFT 0x0
#define1_TX_LANE8E_PLEQMODE_SCI_UPDTI_TXMARGf8N0x16
#d7Rine P_FRine1_TX_LANE8E_PLEQMODE_SCI_UPDTI_TXMARGf8N_0__SHIFT4ine P_FRine1_TX_LANE8E_PLEQMODE_SCI_UPDTI_DEEMPHf8
#define8Rine P_FRine1_TX_LANE8E_PLEQMODE_SCI_UPDTI_DEEMPHf8
_0__SHIFT7ine P_FRine1_TX_LANE8E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDf8N0x16
#d3__ine P_FRine1_TX_LANE8E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDf8N_0__SHIFT8ine P_FRine1_TX_LANE8E_PLEQMODE_SCI_UPDTI_QOEFFICIENTf8N0x16
#dfcRRine P_FRine1_TX_LANE8E_PLEQMODE_SCI_UPDTI_QOEFFICIENTf8N_PLI_UPDTaine P_FRine1_TX_LANE9EQMODE_S0TI_TX_AL_0DISPCLKfMODEf9N0x16
#dSine P_FRine1_TX_LANE9EQMODE_S0TI_TX_AL_0DISPCLKfMODEf9N__SHTEP_FRine P_FRine1_TX_LANE9EQMODE_S0TI_TX_AL_0INV_DATA_9_0_MASK 2ine P_FRine1_TX_LANE9EQMODE_S0TI_TX_AL_0INV_DATA_9__PLI_UPDT1ine P_FRine1_TX_LANE9EQMODE_S0TI_TX_AL_0SWING
BOOST_Eef9f0_MASK 4ine P_FRine1_TX_LANE9EQMODE_S0TI_TX_AL_0SWING
BOOST_Eef9f_PLI_UPDT2ine P_FRine1_TX_LANE9EQMODE_S0TI_TX_DBG_PRBS_Eef9
#define8ine P_FRine1_TX_LANE9EQMODE_S0TI_TX_DBG_PRBS_Eef9
_0__SHIFT 0x0
#define1_TX_LANE9E_SCI_UPDTI_TX_DCLKfEef_SCI_D_EN9N0x16
#dSine P_FRine1_TX_LANE9E_SCI_UPDTI_TX_DCLKfEef_SCI_D_EN9N__SHTEP_FRine P_FRine1_TX_LANE9E_SCI_UPDTI_TX_DCLKfEef_SCI_Eef9_0_MASK 2ine P_FRine1_TX_LANE9E_SCI_UPDTI_TX_DCLKfEef_SCI_Eef9__PLI_UPDT1ine P_FRine1_TX_LANE9E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_D_EN9f0_MASK 4ine P_FRine1_TX_LANE9E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_D_EN9f_PLI_UPDT2ine P_FRine1_TX_LANE9E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_Eef9
#define8ine P_FRine1_TX_LANE9E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_Eef9
_0__SHIFT 0x0
#define1_TX_LANE9E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_D_EN9N0x16
#dSRine P_FRine1_TX_LANE9E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_D_EN9N_0__SHIFT4ine P_FRine1_TX_LANE9E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_Eef9_0_MASK 2Rine P_FRine1_TX_LANE9E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_Eef9
_0__SHIFT5ine P_FRine1_TX_LANE9E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_D_EN9E0_MASK 4Rine P_FRine1_TX_LANE9E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_D_EN9E_0__SHIFT6ine P_FRine1_TX_LANE9E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_Eef9
#define8Rine P_FRine1_TX_LANE9E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_Eef9
_0__SHIFT7ine P_FRine1_TX_LANE9E_PLEQMODE_SCI_UPDTI_TXL_Rf9N0x16
#d7ine P_FRine1_TX_LANE9E_PLEQMODE_SCI_UPDTI_TXL_Rf9N__SHTEP_FRine P_FRine1_TX_LANE9E_PLEQMODE_SCI_UPDTI__NCOHERENTCKf9
#define8ine P_FRine1_TX_LANE9E_PLEQMODE_SCI_UPDTI__NCOHERENTCKf9
_0__SHIFT 0x0
#define1_TX_LANE9E_PLEQMODE_SCI_UPDTI_TXMARGf9N0x16
#d7Rine P_FRine1_TX_LANE9E_PLEQMODE_SCI_UPDTI_TXMARGf9N_0__SHIFT4ine P_FRine1_TX_LANE9E_PLEQMODE_SCI_UPDTI_DEEMPHf9
#define8Rine P_FRine1_TX_LANE9E_PLEQMODE_SCI_UPDTI_DEEMPHf9
_0__SHIFT7ine P_FRine1_TX_LANE9E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDf9N0x16
#d3__ine P_FRine1_TX_LANE9E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDf9N_0__SHIFT8ine P_FRine1_TX_LANE9E_PLEQMODE_SCI_UPDTI_QOEFFICIENTf9N0x16
#dfcRRine P_FRine1_TX_LANE9E_PLEQMODE_SCI_UPDTI_QOEFFICIENTf9N_PLI_UPDTaine P_FRine1_TX_LANE10EQMODE_S0TI_TX_AL_0DISPCLKfMODEf10N0x16
#dSine P_FRine1_TX_LANE10EQMODE_S0TI_TX_AL_0DISPCLKfMODEf10N__SHTEP_FRine P_FRine1_TX_LANE10EQMODE_S0TI_TX_AL_0INV_DATA_10N0x16
#d2ine P_FRine1_TX_LANE10EQMODE_S0TI_TX_AL_0INV_DATA_10N_PLI_UPDT1ine P_FRine1_TX_LANE10EQMODE_S0TI_TX_AL_0SWING
BOOST_Eef20N0x16
#d4ine P_FRine1_TX_LANE10EQMODE_S0TI_TX_AL_0SWING
BOOST_Eef20N_PLI_UPDT2ine P_FRine1_TX_LANE10EQMODE_S0TI_TX_DBG_PRBS_Eef10N0x16
#d8ine P_FRine1_TX_LANE10EQMODE_S0TI_TX_DBG_PRBS_Eef10N_0__SHIFT 0x0
#define1_TX_LANE10E_SCI_UPDTI_TX_DCLKfEef_SCI_D_EN10N0x16
#dSine P_FRine1_TX_LANE10E_SCI_UPDTI_TX_DCLKfEef_SCI_D_EN10N__SHTEP_FRine P_FRine1_TX_LANE10E_SCI_UPDTI_TX_DCLKfEef_SCI_Eef10N0x16
#d2ine P_FRine1_TX_LANE10E_SCI_UPDTI_TX_DCLKfEef_SCI_Eef10N_PLI_UPDT1ine P_FRine1_TX_LANE10E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_D_EN20N0x16
#d4ine P_FRine1_TX_LANE10E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_D_EN20N_PLI_UPDT2ine P_FRine1_TX_LANE10E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_Eef10N0x16
#d8ine P_FRine1_TX_LANE10E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_Eef10N_0__SHIFT 0x0
#define1_TX_LANE10E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_D_EN10N0x16
#dSRine P_FRine1_TX_LANE10E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_D_EN10N_0__SHIFT4ine P_FRine1_TX_LANE10E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_Eef10N0x16
#d2Rine P_FRine1_TX_LANE10E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_Eef10N_0__SHIFT5ine P_FRine1_TX_LANE10E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_D_EN10N0x16
#d4Rine P_FRine1_TX_LANE10E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_D_EN10N_0__SHIFT6ine P_FRine1_TX_LANE10E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_Eef10N0x16
#d8Rine P_FRine1_TX_LANE10E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_Eef10N_0__SHIFT7ine P_FRine1_TX_LANE10E_PLEQMODE_SCI_UPDTI_TXL_Rf10N0x16
#d7ine P_FRine1_TX_LANE10E_PLEQMODE_SCI_UPDTI_TXL_Rf10N__SHTEP_FRine P_FRine1_TX_LANE10E_PLEQMODE_SCI_UPDTI__NCOHERENTCKf10N0x16
#d8ine P_FRine1_TX_LANE10E_PLEQMODE_SCI_UPDTI__NCOHERENTCKf10N_0__SHIFT 0x0
#define1_TX_LANE10E_PLEQMODE_SCI_UPDTI_TXMARGf10N0x16
#d7Rine P_FRine1_TX_LANE10E_PLEQMODE_SCI_UPDTI_TXMARGf10N_0__SHIFT4ine P_FRine1_TX_LANE10E_PLEQMODE_SCI_UPDTI_DEEMPHf10N0x16
#d8Rine P_FRine1_TX_LANE10E_PLEQMODE_SCI_UPDTI_DEEMPHf10N_0__SHIFT7ine P_FRine1_TX_LANE10E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDf10N0x16
#d3__ine P_FRine1_TX_LANE10E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDf10N_0__SHIFT8ine P_FRine1_TX_LANE10E_PLEQMODE_SCI_UPDTI_QOEFFICIENTf10N0x16
#dfcRRine P_FRine1_TX_LANE10E_PLEQMODE_SCI_UPDTI_QOEFFICIENTf10N_PLI_UPDTaine P_FRine1_TX_LANE11EQMODE_S0TI_TX_AL_0DISPCLKfMODEf11N0x16
#dSine P_FRine1_TX_LANE11EQMODE_S0TI_TX_AL_0DISPCLKfMODEf11N__SHTEP_FRine P_FRine1_TX_LANE11EQMODE_S0TI_TX_AL_0INV_DATA_11N0x16
#d2ine P_FRine1_TX_LANE11EQMODE_S0TI_TX_AL_0INV_DATA_11N_PLI_UPDT1ine P_FRine1_TX_LANE11EQMODE_S0TI_TX_AL_0SWING
BOOST_Eef22
#define ine P_FRine1_TX_LANE11EQMODE_S0TI_TX_AL_0SWING
BOOST_Eef22
_PLI_UPDT2ine P_FRine1_TX_LANE11EQMODE_S0TI_TX_DBG_PRBS_Eef11N0x16
#d8ine P_FRine1_TX_LANE11EQMODE_S0TI_TX_DBG_PRBS_Eef11N_0__SHIFT 0x0
#define1_TX_LANE11E_SCI_UPDTI_TX_DCLKfEef_SCI_D_EN11N0x16
#dSine P_FRine1_TX_LANE11E_SCI_UPDTI_TX_DCLKfEef_SCI_D_EN11N__SHTEP_FRine P_FRine1_TX_LANE11E_SCI_UPDTI_TX_DCLKfEef_SCI_Eef11N0x16
#d2ine P_FRine1_TX_LANE11E_SCI_UPDTI_TX_DCLKfEef_SCI_Eef11N_PLI_UPDT1ine P_FRine1_TX_LANE11E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_D_EN22
#define ine P_FRine1_TX_LANE11E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_D_EN22
_PLI_UPDT2ine P_FRine1_TX_LANE11E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_Eef11N0x16
#d8ine P_FRine1_TX_LANE11E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_Eef11N_0__SHIFT 0x0
#define1_TX_LANE11E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_D_EN11N0x16
#dSRine P_FRine1_TX_LANE11E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_D_EN11N_0__SHIFT4ine P_FRine1_TX_LANE11E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_Eef11N0x16
#d2Rine P_FRine1_TX_LANE11E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_Eef11N_0__SHIFT5ine P_FRine1_TX_LANE11E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_D_EN22
#define Rine P_FRine1_TX_LANE11E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_D_EN22
_0__SHIFT6ine P_FRine1_TX_LANE11E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_Eef11N0x16
#d8Rine P_FRine1_TX_LANE11E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_Eef11N_0__SHIFT7ine P_FRine1_TX_LANE11E_PLEQMODE_SCI_UPDTI_TXL_Rf11N0x16
#d7ine P_FRine1_TX_LANE11E_PLEQMODE_SCI_UPDTI_TXL_Rf11N__SHTEP_FRine P_FRine1_TX_LANE11E_PLEQMODE_SCI_UPDTI__NCOHERENTCKf11N0x16
#d8ine P_FRine1_TX_LANE11E_PLEQMODE_SCI_UPDTI__NCOHERENTCKf11N_0__SHIFT 0x0
#define1_TX_LANE11E_PLEQMODE_SCI_UPDTI_TXMARGf11N0x16
#d7Rine P_FRine1_TX_LANE11E_PLEQMODE_SCI_UPDTI_TXMARGf11N_0__SHIFT4ine P_FRine1_TX_LANE11E_PLEQMODE_SCI_UPDTI_DEEMPHf11N0x16
#d8Rine P_FRine1_TX_LANE11E_PLEQMODE_SCI_UPDTI_DEEMPHf11N_0__SHIFT7ine P_FRine1_TX_LANE11E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDf11N0x16
#d3__ine P_FRine1_TX_LANE11E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDf11N_0__SHIFT8ine P_FRine1_TX_LANE11E_PLEQMODE_SCI_UPDTI_QOEFFICIENTf11N0x16
#dfcRRine P_FRine1_TX_LANE11E_PLEQMODE_SCI_UPDTI_QOEFFICIENTf11N_PLI_UPDTaine P_FRine1_TX_LANE12EQMODE_S0TI_TX_AL_0DISPCLKfMODEf12N0x16
#dSine P_FRine1_TX_LANE12EQMODE_S0TI_TX_AL_0DISPCLKfMODEf12N__SHTEP_FRine P_FRine1_TX_LANE12EQMODE_S0TI_TX_AL_0INV_DATA_12N0x16
#d2ine P_FRine1_TX_LANE12EQMODE_S0TI_TX_AL_0INV_DATA_12N_PLI_UPDT1ine P_FRine1_TX_LANE12EQMODE_S0TI_TX_AL_0SWING
BOOST_Eef12f0_MASK 4ine P_FRine1_TX_LANE12EQMODE_S0TI_TX_AL_0SWING
BOOST_Eef12f_PLI_UPDT2ine P_FRine1_TX_LANE12EQMODE_S0TI_TX_DBG_PRBS_Eef12N0x16
#d8ine P_FRine1_TX_LANE12EQMODE_S0TI_TX_DBG_PRBS_Eef12N_0__SHIFT 0x0
#define1_TX_LANE12E_SCI_UPDTI_TX_DCLKfEef_SCI_D_EN12N0x16
#dSine P_FRine1_TX_LANE12E_SCI_UPDTI_TX_DCLKfEef_SCI_D_EN12N__SHTEP_FRine P_FRine1_TX_LANE12E_SCI_UPDTI_TX_DCLKfEef_SCI_Eef12N0x16
#d2ine P_FRine1_TX_LANE12E_SCI_UPDTI_TX_DCLKfEef_SCI_Eef12N_PLI_UPDT1ine P_FRine1_TX_LANE12E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_D_EN22f0_MASK 4ine P_FRine1_TX_LANE12E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_D_EN22f_PLI_UPDT2ine P_FRine1_TX_LANE12E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_Eef12N0x16
#d8ine P_FRine1_TX_LANE12E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_Eef12N_0__SHIFT 0x0
#define1_TX_LANE12E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_D_EN12N0x16
#dSRine P_FRine1_TX_LANE12E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_D_EN12N_0__SHIFT4ine P_FRine1_TX_LANE12E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_Eef12N0x16
#d2Rine P_FRine1_TX_LANE12E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_Eef12N_0__SHIFT5ine P_FRine1_TX_LANE12E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_D_EN12E0_MASK 4Rine P_FRine1_TX_LANE12E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_D_EN12E_0__SHIFT6ine P_FRine1_TX_LANE12E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_Eef12N0x16
#d8Rine P_FRine1_TX_LANE12E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_Eef12N_0__SHIFT7ine P_FRine1_TX_LANE12E_PLEQMODE_SCI_UPDTI_TXL_Rf12N0x16
#d7ine P_FRine1_TX_LANE12E_PLEQMODE_SCI_UPDTI_TXL_Rf12N__SHTEP_FRine P_FRine1_TX_LANE12E_PLEQMODE_SCI_UPDTI__NCOHERENTCKf12N0x16
#d8ine P_FRine1_TX_LANE12E_PLEQMODE_SCI_UPDTI__NCOHERENTCKf12N_0__SHIFT 0x0
#define1_TX_LANE12E_PLEQMODE_SCI_UPDTI_TXMARGf12N0x16
#d7Rine P_FRine1_TX_LANE12E_PLEQMODE_SCI_UPDTI_TXMARGf12N_0__SHIFT4ine P_FRine1_TX_LANE12E_PLEQMODE_SCI_UPDTI_DEEMPHf12N0x16
#d8Rine P_FRine1_TX_LANE12E_PLEQMODE_SCI_UPDTI_DEEMPHf12N_0__SHIFT7ine P_FRine1_TX_LANE12E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDf12N0x16
#d3__ine P_FRine1_TX_LANE12E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDf12N_0__SHIFT8ine P_FRine1_TX_LANE12E_PLEQMODE_SCI_UPDTI_QOEFFICIENTf12N0x16
#dfcRRine P_FRine1_TX_LANE12E_PLEQMODE_SCI_UPDTI_QOEFFICIENTf12N_PLI_UPDTaine P_FRine1_TX_LANE13EQMODE_S0TI_TX_AL_0DISPCLKfMODEf13N0x16
#dSine P_FRine1_TX_LANE13EQMODE_S0TI_TX_AL_0DISPCLKfMODEf13N__SHTEP_FRine P_FRine1_TX_LANE13EQMODE_S0TI_TX_AL_0INV_DATA_13N0x16
#d2ine P_FRine1_TX_LANE13EQMODE_S0TI_TX_AL_0INV_DATA_13N_PLI_UPDT1ine P_FRine1_TX_LANE13EQMODE_S0TI_TX_AL_0SWING
BOOST_Eef13f0_MASK 4ine P_FRine1_TX_LANE13EQMODE_S0TI_TX_AL_0SWING
BOOST_Eef13f_PLI_UPDT2ine P_FRine1_TX_LANE13EQMODE_S0TI_TX_DBG_PRBS_Eef13
#define8ine P_FRine1_TX_LANE13EQMODE_S0TI_TX_DBG_PRBS_Eef13
_0__SHIFT 0x0
#define1_TX_LANE13E_SCI_UPDTI_TX_DCLKfEef_SCI_D_EN13N0x16
#dSine P_FRine1_TX_LANE13E_SCI_UPDTI_TX_DCLKfEef_SCI_D_EN13N__SHTEP_FRine P_FRine1_TX_LANE13E_SCI_UPDTI_TX_DCLKfEef_SCI_Eef13N0x16
#d2ine P_FRine1_TX_LANE13E_SCI_UPDTI_TX_DCLKfEef_SCI_Eef13N_PLI_UPDT1ine P_FRine1_TX_LANE13E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_D_EN23f0_MASK 4ine P_FRine1_TX_LANE13E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_D_EN23f_PLI_UPDT2ine P_FRine1_TX_LANE13E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_Eef13
#define8ine P_FRine1_TX_LANE13E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_Eef13
_0__SHIFT 0x0
#define1_TX_LANE13E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_D_EN13N0x16
#dSRine P_FRine1_TX_LANE13E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_D_EN13N_0__SHIFT4ine P_FRine1_TX_LANE13E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_Eef13N0x16
#d2Rine P_FRine1_TX_LANE13E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_Eef13N_0__SHIFT5ine P_FRine1_TX_LANE13E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_D_EN13E0_MASK 4Rine P_FRine1_TX_LANE13E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_D_EN13E_0__SHIFT6ine P_FRine1_TX_LANE13E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_Eef13
#define8Rine P_FRine1_TX_LANE13E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_Eef13
_0__SHIFT7ine P_FRine1_TX_LANE13E_PLEQMODE_SCI_UPDTI_TXL_Rf13N0x16
#d7ine P_FRine1_TX_LANE13E_PLEQMODE_SCI_UPDTI_TXL_Rf13N__SHTEP_FRine P_FRine1_TX_LANE13E_PLEQMODE_SCI_UPDTI__NCOHERENTCKf13
#define8ine P_FRine1_TX_LANE13E_PLEQMODE_SCI_UPDTI__NCOHERENTCKf13
_0__SHIFT 0x0
#define1_TX_LANE13E_PLEQMODE_SCI_UPDTI_TXMARGf13N0x16
#d7Rine P_FRine1_TX_LANE13E_PLEQMODE_SCI_UPDTI_TXMARGf13N_0__SHIFT4ine P_FRine1_TX_LANE13E_PLEQMODE_SCI_UPDTI_DEEMPHf13
#define8Rine P_FRine1_TX_LANE13E_PLEQMODE_SCI_UPDTI_DEEMPHf13
_0__SHIFT7ine P_FRine1_TX_LANE13E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDf13N0x16
#d3__ine P_FRine1_TX_LANE13E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDf13N_0__SHIFT8ine P_FRine1_TX_LANE13E_PLEQMODE_SCI_UPDTI_QOEFFICIENTf13N0x16
#dfcRRine P_FRine1_TX_LANE13E_PLEQMODE_SCI_UPDTI_QOEFFICIENTf13N_PLI_UPDTaine P_FRine1_TX_LANE14EQMODE_S0TI_TX_AL_0DISPCLKfMODEf14N0x16
#dSine P_FRine1_TX_LANE14EQMODE_S0TI_TX_AL_0DISPCLKfMODEf14N__SHTEP_FRine P_FRine1_TX_LANE14EQMODE_S0TI_TX_AL_0INV_DATA_14N0x16
#d2ine P_FRine1_TX_LANE14EQMODE_S0TI_TX_AL_0INV_DATA_14N_PLI_UPDT1ine P_FRine1_TX_LANE14EQMODE_S0TI_TX_AL_0SWING
BOOST_Eef14f0_MASK 4ine P_FRine1_TX_LANE14EQMODE_S0TI_TX_AL_0SWING
BOOST_Eef14f_PLI_UPDT2ine P_FRine1_TX_LANE14EQMODE_S0TI_TX_DBG_PRBS_Eef14
#define8ine P_FRine1_TX_LANE14EQMODE_S0TI_TX_DBG_PRBS_Eef14
_0__SHIFT 0x0
#define1_TX_LANE14E_SCI_UPDTI_TX_DCLKfEef_SCI_D_EN14N0x16
#dSine P_FRine1_TX_LANE14E_SCI_UPDTI_TX_DCLKfEef_SCI_D_EN14N__SHTEP_FRine P_FRine1_TX_LANE14E_SCI_UPDTI_TX_DCLKfEef_SCI_Eef14N0x16
#d2ine P_FRine1_TX_LANE14E_SCI_UPDTI_TX_DCLKfEef_SCI_Eef14N_PLI_UPDT1ine P_FRine1_TX_LANE14E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_D_EN24f0_MASK 4ine P_FRine1_TX_LANE14E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_D_EN24f_PLI_UPDT2ine P_FRine1_TX_LANE14E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_Eef14
#define8ine P_FRine1_TX_LANE14E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_Eef14
_0__SHIFT 0x0
#define1_TX_LANE14E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_D_EN14N0x16
#dSRine P_FRine1_TX_LANE14E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_D_EN14N_0__SHIFT4ine P_FRine1_TX_LANE14E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_Eef14N0x16
#d2Rine P_FRine1_TX_LANE14E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_Eef14
_0__SHIFT5ine P_FRine1_TX_LANE14E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_D_EN14E0_MASK 4Rine P_FRine1_TX_LANE14E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_D_EN14E_0__SHIFT6ine P_FRine1_TX_LANE14E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_Eef14
#define8Rine P_FRine1_TX_LANE14E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_Eef14
_0__SHIFT7ine P_FRine1_TX_LANE14E_PLEQMODE_SCI_UPDTI_TXL_Rf14N0x16
#d7ine P_FRine1_TX_LANE14E_PLEQMODE_SCI_UPDTI_TXL_Rf14N__SHTEP_FRine P_FRine1_TX_LANE14E_PLEQMODE_SCI_UPDTI__NCOHERENTCKf14
#define8ine P_FRine1_TX_LANE14E_PLEQMODE_SCI_UPDTI__NCOHERENTCKf14
_0__SHIFT 0x0
#define1_TX_LANE14E_PLEQMODE_SCI_UPDTI_TXMARGf14N0x16
#d7Rine P_FRine1_TX_LANE14E_PLEQMODE_SCI_UPDTI_TXMARGf14N_0__SHIFT4ine P_FRine1_TX_LANE14E_PLEQMODE_SCI_UPDTI_DEEMPHf14
#define8Rine P_FRine1_TX_LANE14E_PLEQMODE_SCI_UPDTI_DEEMPHf14
_0__SHIFT7ine P_FRine1_TX_LANE14E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDf14N0x16
#d3__ine P_FRine1_TX_LANE14E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDf14N_0__SHIFT8ine P_FRine1_TX_LANE14E_PLEQMODE_SCI_UPDTI_QOEFFICIENTf14N0x16
#dfcRRine P_FRine1_TX_LANE14E_PLEQMODE_SCI_UPDTI_QOEFFICIENTf14N_PLI_UPDTaine P_FRine1_TX_LANE15EQMODE_S0TI_TX_AL_0DISPCLKfMODEf15N0x16
#dSine P_FRine1_TX_LANE15EQMODE_S0TI_TX_AL_0DISPCLKfMODEf15N__SHTEP_FRine P_FRine1_TX_LANE15EQMODE_S0TI_TX_AL_0INV_DATA_15N0x16
#d2ine P_FRine1_TX_LANE15EQMODE_S0TI_TX_AL_0INV_DATA_15N_PLI_UPDT1ine P_FRine1_TX_LANE15EQMODE_S0TI_TX_AL_0SWING
BOOST_Eef15f0_MASK 4ine P_FRine1_TX_LANE15EQMODE_S0TI_TX_AL_0SWING
BOOST_Eef15f_PLI_UPDT2ine P_FRine1_TX_LANE15EQMODE_S0TI_TX_DBG_PRBS_Eef15
#define8ine P_FRine1_TX_LANE15EQMODE_S0TI_TX_DBG_PRBS_Eef15
_0__SHIFT 0x0
#define1_TX_LANE15E_SCI_UPDTI_TX_DCLKfEef_SCI_D_EN15N0x16
#dSine P_FRine1_TX_LANE15E_SCI_UPDTI_TX_DCLKfEef_SCI_D_EN15N__SHTEP_FRine P_FRine1_TX_LANE15E_SCI_UPDTI_TX_DCLKfEef_SCI_Eef15N0x16
#d2ine P_FRine1_TX_LANE15E_SCI_UPDTI_TX_DCLKfEef_SCI_Eef15N_PLI_UPDT1ine P_FRine1_TX_LANE15E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_D_EN25f0_MASK 4ine P_FRine1_TX_LANE15E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_D_EN25f_PLI_UPDT2ine P_FRine1_TX_LANE15E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_Eef15
#define8ine P_FRine1_TX_LANE15E_SCI_UPDTI_TX_DRV_DATA_Eef_SCI_Eef15
_0__SHIFT 0x0
#define1_TX_LANE15E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_D_EN15N0x16
#dSRine P_FRine1_TX_LANE15E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_D_EN15N_0__SHIFT4ine P_FRine1_TX_LANE15E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_Eef15N0x16
#d2Rine P_FRine1_TX_LANE15E_SCI_UPDTI_TX_DRV_L_RO_P_SCI_Eef15N_0__SHIFT5ine P_FRine1_TX_LANE15E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_D_EN15E0_MASK 4Rine P_FRine1_TX_LANE15E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_D_EN15E_0__SHIFT6ine P_FRine1_TX_LANE15E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_Eef15
#define8Rine P_FRine1_TX_LANE15E_SCI_UPDTI_TX_FRO_TEND_L_RO_P_SCI_Eef15
_0__SHIFT7ine P_FRine1_TX_LANE15E_PLEQMODE_SCI_UPDTI_TXL_Rf15N0x16
#d7ine P_FRine1_TX_LANE15E_PLEQMODE_SCI_UPDTI_TXL_Rf15N__SHTEP_FRine P_FRine1_TX_LANE15E_PLEQMODE_SCI_UPDTI__NCOHERENTCKf15
#define8ine P_FRine1_TX_LANE15E_PLEQMODE_SCI_UPDTI__NCOHERENTCKf15
_0__SHIFT 0x0
#define1_TX_LANE15E_PLEQMODE_SCI_UPDTI_TXMARGf15N0x16
#d7Rine P_FRine1_TX_LANE15E_PLEQMODE_SCI_UPDTI_TXMARGf15N_0__SHIFT4ine P_FRine1_TX_LANE15E_PLEQMODE_SCI_UPDTI_DEEMPHf15
#define8Rine P_FRine1_TX_LANE15E_PLEQMODE_SCI_UPDTI_DEEMPHf15
_0__SHIFT7ine P_FRine1_TX_LANE15E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDf15N0x16
#d3__ine P_FRine1_TX_LANE15E_PLEQMODE_SCI_UPDTI_QOEFFICIENTIDf15N_0__SHIFT8ine P_FRine1_TX_LANE15E_PLEQMODE_SCI_UPDTI_QOEFFICIENTf15N0x16
#dfcRRine P_FRine1_TX_LANE15E_PLEQMODE_SCI_UPDTI_QOEFFICIENTf15N_PLI_UPDTaine P_FRine0_PIFE_PRATCH__PIFE_PRATCH_0x16
#dffffffffine P_FRine0_PIFE_PRATCH__PIFE_PRATCH___SHTEP_FRine P_FRine0_PIFEHW_DEBUG__Pe0_PIFEHW_00_DEBUG_0x16
#dSine P_FRine0_PIFEHW_DEBUG__Pe0_PIFEHW_00_DEBUG___SHTEP_FRine P_FRine0_PIFEHW_DEBUG__Pe0_PIFEHW_01_DEBUG_0x16
#d2ine P_FRine0_PIFEHW_DEBUG__Pe0_PIFEHW_01_DEBUG__PLI_UPDT1ine P_FRine0_PIFEHW_DEBUG__Pe0_PIFEHW_02_DEBUG_0x16
#d4ine P_FRine0_PIFEHW_DEBUG__Pe0_PIFEHW_02_DEBUG__PLI_UPDT2ine P_FRine0_PIFEHW_DEBUG__Pe0_PIFEHW_03_DEBUG_0x16
#d8ine P_FRine0_PIFEHW_DEBUG__Pe0_PIFEHW_03_DEBUG__0__SHIFT 0x0
#define0_PIFEHW_DEBUG__Pe0_PIFEHW_04_DEBUG_0x16
#dSRine P_FRine0_PIFEHW_DEBUG__Pe0_PIFEHW_04_DEBUG__0__SHIFT4ine P_FRine0_PIFEHW_DEBUG__Pe0_PIFEHW_05_DEBUG_0x16
#d2Rine P_FRine0_PIFEHW_DEBUG__Pe0_PIFEHW_05_DEBUG__0__SHIFT5ine P_FRine0_PIFEHW_DEBUG__Pe0_PIFEHW_06_DEBUG_0x16
#d4Rine P_FRine0_PIFEHW_DEBUG__Pe0_PIFEHW_06_DEBUG__0__SHIFT6ine P_FRine0_PIFEHW_DEBUG__Pe0_PIFEHW_07_DEBUG_0x16
#d8Rine P_FRine0_PIFEHW_DEBUG__Pe0_PIFEHW_07_DEBUG__0__SHIFT7ine P_FRine0_PIFEHW_DEBUG__Pe0_PIFEHW_08_DEBUG_0x16
#dSRRine P_FRine0_PIFEHW_DEBUG__Pe0_PIFEHW_08_DEBUG__0__SHIFT8ine P_FRine0_PIFEHW_DEBUG__Pe0_PIFEHW_09_DEBUG_0x16
#d2RRine P_FRine0_PIFEHW_DEBUG__Pe0_PIFEHW_09_DEBUG__0__SHIFT9ine P_FRine0_PIFEHW_DEBUG__Pe0_PIFEHW_10_DEBUG_0x16
#d4RRine P_FRine0_PIFEHW_DEBUG__Pe0_PIFEHW_10_DEBUG___SHTEP_Faine P_FRine0_PIFEHW_DEBUG__Pe0_PIFEHW_11_DEBUG_0x16
#d8RRine P_FRine0_PIFEHW_DEBUG__Pe0_PIFEHW_11_DEBUG__PLI_UPDTbine P_FRine0_PIFEHW_DEBUG__Pe0_PIFEHW_12_DEBUG_0x16
#dSRRRine P_FRine0_PIFEHW_DEBUG__Pe0_PIFEHW_12_DEBUG__PLI_UPDTcine P_FRine0_PIFEHW_DEBUG__Pe0_PIFEHW_13_DEBUG_0x16
#d2RRRine P_FRine0_PIFEHW_DEBUG__Pe0_PIFEHW_13_DEBUG__0__SHIFTdine P_FRine0_PIFEHW_DEBUG__Pe0_PIFEHW_14_DEBUG_0x16
#d4RRRine P_FRine0_PIFEHW_DEBUG__Pe0_PIFEHW_14_DEBUG__0__SHIFTeine P_FRine0_PIFEHW_DEBUG__Pe0_PIFEHW_15_DEBUG_0x16
#d8RRRine P_FRine0_PIFEHW_DEBUG__Pe0_PIFEHW_15_DEBUG__0__SHIFTfine P_FRine0_PIFEPRG6_EPRG_SPEEDCHANGEEQMEP4_DELAYN0x16
#d3ffffine P_FRine0_PIFEPRG6_EPRG_SPEEDCHANGEEQMEP4_DELAYN__SHTEP_FRine P_FRine0_PIFEPRG7_EPRG_SPEEDCHANGEEQMEP4_FIRSTGEN3_DELAYN0x16
#d3ffffine P_FRine0_PIFEPRG7_EPRG_SPEEDCHANGEEQMEP4_FIRSTGEN3_DELAYN__SHTEP_FRine P_FRine0_PIFECNTLN__ERI_ENAL_0ENABLE_0x16
#dSine P_FRine0_PIFECNTLN__ERI_ENAL_0ENABLE___SHTEP_FRine P_FRine0_PIFECNTLN_DA_FIFO_UPSET_0N0x16
#d2ine P_FRine0_PIFECNTLN_DA_FIFO_UPSET_0N_PLI_UPDT1ine P_FRine0_PIFECNTLN_PHY_CR_EefMODEf0x16
#d4ine P_FRine0_PIFECNTLN_PHY_CR_EefMODEf_PLI_UPDT2ine P_FRine0_PIFECNTLN_PHYCMD_CR_EefMODEf0x16
#d8ine P_FRine0_PIFECNTLN_PHYCMD_CR_EefMODEf_0__SHIFT 0x0
#define0_PIFECNTLN_EI_DET_CYCLE_0ODEf0x16
#dSRine P_FRine0_PIFECNTLN_EI_DET_CYCLE_0ODEf_0__SHIFT4ine P_FRine0_PIFECNTLN_DA_FIFO_UPSET_1N0x16
#d2Rine P_FRine0_PIFECNTLN_DA_FIFO_UPSET_1N_0__SHIFT5ine P_FRine0_PIFECNTLN_RXDETECT_FIFO_UPSET_MODEf0x16
#d4Rine P_FRine0_PIFECNTLN_RXDETECT_FIFO_UPSET_MODEf_0__SHIFT6ine P_FRine0_PIFECNTLN_RXDETECT_TX_L_RfMODEf0x16
#d8Rine P_FRine0_PIFECNTLN_RXDETECT_TX_L_RfMODEf_0__SHIFT7ine P_FRine0_PIFECNTLN_DIVINIT_0ODEf0x16
#dSRRine P_FRine0_PIFECNTLN_DIVINIT_0ODEf_0__SHIFT8ine P_FRine0_PIFECNTLN_DA_FIFO_UPSET_2_0x16
#d2RRine P_FRine0_PIFECNTLN_DA_FIFO_UPSET_2__0__SHIFT9ine P_FRine0_PIFECNTLN_PLL_BINDING
ENABLE_0x16
#d4RRine P_FRine0_PIFECNTLN_PLL_BINDING
ENABLE___SHTEP_Faine P_FRine0_PIFECNTLN__C_CALIB_DONEECNTLN0x16
#d8RRine P_FRine0_PIFECNTLN__C_CALIB_DONEECNTLN_PLI_UPDTbine P_FRine0_PIFECNTLN_DIVINIT_ENABLE_0x16
#dSRRRine P_FRine0_PIFECNTLN_DIVINIT_ENABLE__PLI_UPDTcine P_FRine0_PIFECNTLN_DA_FIFO_UPSET_3_0x16
#d2RRRine P_FRine0_PIFECNTLN_DA_FIFO_UPSET_3__0__SHIFTdine P_FRine0_PIFECNTLN_PLL0_IN_GEN3_MODEf0x16
#d4RRRine P_FRine0_PIFECNTLN_PLL0_IN_GEN3_MODEf_0__SHIFTeine P_FRine0_PIFECNTLN_FORCE_TxFreqEquZeroinDTM_EefMx16
#d8RRRine P_FRine0_PIFECNTLN_FORCE_TxFreqEquZeroinDTM_Eef_0__SHIFTfine P_FRine0_PIFECNTLN_TXGND_TIME_0x16
#dSRRRRine P_FRine0_PIFECNTLN_TXGND_TIME__PLI_UPDT1Rine P_FRine0_PIFECNTLN_LS2_EXIT_TIME_0x16
#deRRRRine P_FRine0_PIFECNTLN_LS2_EXIT_TIME__PLI_UPDT11ine P_FRine0_PIFECNTLN_EI_CYCLE_OFF_TIME_0x16
#d70RRRRine P_FRine0_PIFECNTLN_EI_CYCLE_OFF_TIME__PLI_UPDT14ine P_FRine0_PIFECNTLN_EXIT_L0S_INIT_DISfMx16
#d8RRRRRine P_FRine0_PIFECNTLN_EXIT_L0S_INIT_DISf_PLI_UPDT17ine P_FRine0_PIFECNTLN_RXEefGATER_0x16
#df0RRRRRine P_FRine0_PIFECNTLN_RXEefGATER__PLI_UPDT18ine P_FRine0_PIFECNTLN_EXTEND_WAIT_FOR_RAMPUP_0x16
#dSRRRRRRRine P_FRine0_PIFECNTLN_EXTEND_WAIT_FOR_RAMPUP__PLI_UPDT1cine P_FRine0_PIFECNTLN_IGNORE_TxDataValid_EP_DISfMx16
#d2RRRRRRRine P_FRine0_PIFECNTLN_IGNORE_TxDataValid_EP_DISf_PLI_UPDT1dine P_FRine0_PIFECNTLN_PHYUPSPONSEMODEfON_RXDET_EefMx16
#d4RRRRRRRine P_FRine0_PIFECNTLN_PHYUPSPONSEMODEfON_RXDET_Eef_PLI_UPDT1eine P_FRine0_PIFEPAIRING
_X2_LANE_1N0N0x16
#dSine P_FRine0_PIFEPAIRING
_X2_LANE_1N0N__SHTEP_FRine P_FRine0_PIFEPAIRING
_X2_LANE_3_2N0x16
#d2ine P_FRine0_PIFEPAIRING
_X2_LANE_3_2N_PLI_UPDT1ine P_FRine0_PIFEPAIRING
_X2_LANE_5N4f0_MASK 4ine P_FRine0_PIFEPAIRING
_X2_LANE_5N4f_PLI_UPDT2ine P_FRine0_PIFEPAIRING
_X2_LANE_7f6
#define8ine P_FRine0_PIFEPAIRING
_X2_LANE_7f6
_0__SHIFT 0x0
#define0_PIFEPAIRING
_X2_LANE_9N8N0x16
#dSRine P_FRine0_PIFEPAIRING
_X2_LANE_9N8N_0__SHIFT4ine P_FRine0_PIFEPAIRING
_X2_LANE_11f10N0x16
#d2Rine P_FRine0_PIFEPAIRING
_X2_LANE_11f10N_0__SHIFT5ine P_FRine0_PIFEPAIRING
_X2_LANE_13N12E0_MASK 4Rine P_FRine0_PIFEPAIRING
_X2_LANE_13N12E_0__SHIFT6ine P_FRine0_PIFEPAIRING
_X2_LANE_15f14
#define8Rine P_FRine0_PIFEPAIRING
_X2_LANE_15f14
_0__SHIFT7ine P_FRine0_PIFEPAIRING
_X4_LANE_3_0f0x16
#dSRRine P_FRine0_PIFEPAIRING
_X4_LANE_3_0f_0__SHIFT8ine P_FRine0_PIFEPAIRING
_X4_LANE_7_4_0x16
#d2RRine P_FRine0_PIFEPAIRING
_X4_LANE_7_4__0__SHIFT9ine P_FRine0_PIFEPAIRING
_X4_LANE_11f8_0x16
#d4RRine P_FRine0_PIFEPAIRING
_X4_LANE_11f8___SHTEP_Faine P_FRine0_PIFEPAIRING
_X4_LANE_15f12N0x16
#d8RRine P_FRine0_PIFEPAIRING
_X4_LANE_15N12E_0__SHIFTbine P_FRine0_PIFEPAIRING
_X8_LANE_7_0_0x16
#dSRRRRine P_FRine0_PIFEPAIRING
_X8_LANE_7_0__PLI_UPDT1Rine P_FRine0_PIFEPAIRING
_X8_LANE_15N8fMx16
#d2RRRRine P_FRine0_PIFEPAIRING
_X8_LANE_15N8f_PLI_UPDT11ine P_FRine0_PIFEPAIRING
_X16_LANE_15N0_0x16
#dSRRRRRine P_FRine0_PIFEPAIRING
_X16_LANE_15N0__PLI_UPDT14ine P_FRine0_PIFEPAIRING
_MULTI_PIFEMx16
#d2RRRRRRine P_FRine0_PIFEPAIRING
_MULTI_PIFE_PLI_UPDT19ine P_FRine0_PIFEPWRDOWN_TI_TX_POWER_QMODE_IN_TXS2_0N0x16
#d7ine P_FRine0_PIFEPWRDOWN_TI_TX_POWER_QMODE_IN_TXS2_0N__SHTEP_FRine P_FRine0_PIFEPWRDOWN_TI_FORCE_RXEefIN_L0s_0N0x16
#d8ine P_FRine0_PIFEPWRDOWN_TI_FORCE_RXEefIN_L0s_0N_0__SHIFT 0x0
#define0_PIFEPWRDOWN_TI_RX_POWER_QMODE_IN_RXS2_0N0x16
#d7Rine P_FRine0_PIFEPWRDOWN_TI_RX_POWER_QMODE_IN_RXS2_0N_0__SHIFT4ine P_FRine0_PIFEPWRDOWN_TI_PLL_POWER_QMODE_IN_TXS2_0N0x16
#d38Rine P_FRine0_PIFEPWRDOWN_TI_PLL_POWER_QMODE_IN_TXS2_0N_0__SHIFT7ine P_FRine0_PIFEPWRDOWN_TI_PLL_POWER_QMODE_IN_OFF_0_0x16
#dScRRine P_FRine0_PIFEPWRDOWN_TI_PLL_POWER_QMODE_IN_OFF_0___SHTEP_Faine P_FRine0_PIFEPWRDOWN_TI_TX2P5CLKfCLOCKfGATING
EN_0_0x16
#dSRRRRine P_FRine0_PIFEPWRDOWN_TI_TX2P5CLKfCLOCKfGATING
EN_0__PLI_UPDT1Rine P_FRine0_PIFEPWRDOWN_TI_PLL_RAMP_UP_TIME_0_0x16
#d70RRRRRine P_FRine0_PIFEPWRDOWN_TI_PLL_RAMP_UP_TIME_0__PLI_UPDT18ine P_FRine0_PIFEPWRDOWN_TI_PLLL_RfOVERRIDEfEN_0_0x16
#dSRRRRRRRine P_FRine0_PIFEPWRDOWN_TI_PLLL_RfOVERRIDEfEN_0__PLI_UPDT1cine P_FRine0_PIFEPWRDOWN_TI_PLLL_RfOVERRIDEfD_EN0_0x16
#deRRRRRRRine P_FRine0_PIFEPWRDOWN_TI_PLLL_RfOVERRIDEfD_EN0__PLI_UPDT1dine P_FRine0_PIFEPWRDOWN_1I_TX_POWER_QMODE_IN_TXS2_1N0x16
#d7ine P_FRine0_PIFEPWRDOWN_1I_TX_POWER_QMODE_IN_TXS2_1N__SHTEP_FRine P_FRine0_PIFEPWRDOWN_1I_FORCE_RXEefIN_L0s_1N0x16
#d8ine P_FRine0_PIFEPWRDOWN_1I_FORCE_RXEefIN_L0s_1N_0__SHIFT 0x0
#define0_PIFEPWRDOWN_1I_RX_POWER_QMODE_IN_RXS2_1N0x16
#d7Rine P_FRine0_PIFEPWRDOWN_1I_RX_POWER_QMODE_IN_RXS2_1N_0__SHIFT4ine P_FRine0_PIFEPWRDOWN_1I_PLL_POWER_QMODE_IN_TXS2_1N0x16
#d38Rine P_FRine0_PIFEPWRDOWN_1I_PLL_POWER_QMODE_IN_TXS2_1N_0__SHIFT7ine P_FRine0_PIFEPWRDOWN_1I_PLL_POWER_QMODE_IN_OFF_1_0x16
#dScRRine P_FRine0_PIFEPWRDOWN_1I_PLL_POWER_QMODE_IN_OFF_1___SHTEP_Faine P_FRine0_PIFEPWRDOWN_1I_TX2P5CLKfCLOCKfGATING
EN_1_0x16
#dSRRRRine P_FRine0_PIFEPWRDOWN_1I_TX2P5CLKfCLOCKfGATING
EN_1__PLI_UPDT1Rine P_FRine0_PIFEPWRDOWN_1I_PLL_RAMP_UP_TIME_1_0x16
#d70RRRRRine P_FRine0_PIFEPWRDOWN_1I_PLL_RAMP_UP_TIME_1__PLI_UPDT18ine P_FRine0_PIFEPWRDOWN_1I_PLLL_RfOVERRIDEfEN_1_0x16
#dSRRRRRRRine P_FRine0_PIFEPWRDOWN_1I_PLLL_RfOVERRIDEfEN_1__PLI_UPDT1cine P_FRine0_PIFEPWRDOWN_1I_PLLL_RfOVERRIDEfD_EN1_0x16
#deRRRRRRRine P_FRine0_PIFEPWRDOWN_1I_PLLL_RfOVERRIDEfD_EN1__PLI_UPDT1dine P_FRine0_PIFECNTL2N_RXDETECT_PRG_EefMx16
#d1ine P_FRine0_PIFECNTL2N_RXDETECT_PRG_Eef__SHTEP_FRine P_FRine0_PIFECNTL2N_RXDETECT_SAMPL_TIME_0x16
#d6ine P_FRine0_PIFECNTL2N_RXDETECT_SAMPL_TIME__PLI_UPDT1ine P_FRine0_PIFECNTL2I_PLL_RAMP_UP_TIME_PRG_EefMx16
#d8ine P_FRine0_PIFECNTL2I_PLL_RAMP_UP_TIME_PRG_Eef_0__SHIFT 0x0
#define0_PIFECNTL2N_LS2_EXIT_TIME_PRG_EefMx16
#d1Rine P_FRine0_PIFECNTL2N_LS2_EXIT_TIME_PRG_Eef_0__SHIFT4ine P_FRine0_PIFECNTL2N__ERVICE2EQMEP4_DELAYNPRG_EefMx16
#d2Rine P_FRine0_PIFECNTL2N__ERVICE2EQMEP4_DELAYNPRG_Eef_0__SHIFT5ine P_FRine0_PIFECNTL2N__ERVICE3EQMEP4_DELAYNPRG_EefMx16
#d4Rine P_FRine0_PIFECNTL2N__ERVICE3EQMEP4_DELAYNPRG_Eef_0__SHIFT6ine P_FRine0_PIFECNTL2N_RXDETECT_OVERRIDEfEN_0x16
#d8Rine P_FRine0_PIFECNTL2N_RXDETECT_OVERRIDEfEN__0__SHIFT7ine P_FRine0_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN0_0x16
#dSRRine P_FRine0_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN0__0__SHIFT8ine P_FRine0_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN1N0x16
#d2RRine P_FRine0_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN1__PLI_UPDT9ine P_FRine0_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN2E0_MASK 4RRine P_FRine0_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN2N_PLI_UPDTaine P_FRine0_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN3
#define8RRine P_FRine0_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN3__0__SHIFTbine P_FRine0_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN4_0x16
#dSRRRine P_FRine0_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN4__PLI_UPDTcine P_FRine0_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN5EMx16
#d2RRRine P_FRine0_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN5E_0__SHIFTdine P_FRine0_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN6E0_MASK 4RRRine P_FRine0_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN6
_0__SHIFTeine P_FRine0_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN7
#define8RRRine P_FRine0_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN7N_PLI_UPDTfine P_FRine0_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN8_0x16
#dSRRRRine P_FRine0_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN8__PLI_UPDT1Rine P_FRine0_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN9EMx16
#d2RRRRine P_FRine0_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN9E_PLI_UPDT11ine P_FRine0_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN10E0_MASK 4RRRRine P_FRine0_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN10__PLI_UPDT12ine P_FRine0_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN11
#define8RRRRine P_FRine0_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN11__PLI_UPDT1 0x0
#define0_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN12_0x16
#dSRRRRR0x0
#define0_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN12__PLI_UPDT14ine P_FRine0_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN13_0x16
#d2RRRRR0x0
#define0_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN13N_PLI_UPDT15ine P_FRine0_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN14E0_MASK 4RRRRR0x0
#define0_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN14N_PLI_UPDT16ine P_FRine0_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN15E0_MASK 8RRRRRine P_FRine0_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN15E_PLI_UPDT17ine P_FRine0_PIFECNTL2N_RXPHYQMODUS_DELAYN0x16
#d70RRRRRine P_FRine0_PIFECNTL2N_RXPHYQMODUS_DELAYN_PLI_UPDT18ine P_FRine0_PIFECNTL2N_RX_QMOGGERING
MODEf0x16
#d8RRRRRRine P_FRine0_PIFECNTL2N_RX_QMOGGERING
MODEf_PLI_UPDT1bine P_FRine0_PIFECNTL2N_SPEEDCHANGEEQMEP2_DELAYNPRG_EefMx16
#dSRRRRRRRine P_FRine0_PIFECNTL2N_SPEEDCHANGEEQMEP2_DELAYNPRG_Eef_PLI_UPDT1cine P_FRine0_PIFECNTL2N_RX_QMOGGERING
DISABLE_0x16
#d2RRRRRRRine P_FRine0_PIFECNTL2N_RX_QMOGGERING
DISABLE__PLI_UPDT1dine P_FRine0_PIFECNTL2N_PLL1_ALWAYSfON_EefMx16
#d4RRRRRRRine P_FRine0_PIFECNTL2N_PLL1_ALWAYSfON_Eef_PLI_UPDT1eine P_FRine0_PIFECNTL2N_SPEEDCHANGEEQMEP4_DELAYNFORCE_LONG_EefMx16
#d8RRRRRRRine P_FRine0_PIFECNTL2N_SPEEDCHANGEEQMEP4_DELAYNFORCE_LONG_Eef_PLI_UPDT1fine P_FRine0_PIFETXPHYQMODUS_ETXPHYQMODUS_0N0x16
#dSine P_FRine0_PIFETXPHYQMODUS_ETXPHYQMODUS_0N__SHTEP_FRine P_FRine0_PIFETXPHYQMODUS_ETXPHYQMODUS_1N0x16
#d2ine P_FRine0_PIFETXPHYQMODUS_ETXPHYQMODUS_1N_PLI_UPDT1ine P_FRine0_PIFETXPHYQMODUS_ETXPHYQMODUS_2f0_MASK 4ine P_FRine0_PIFETXPHYQMODUS_ETXPHYQMODUS_2f_PLI_UPDT2ine P_FRine0_PIFETXPHYQMODUS_ETXPHYQMODUS_3
#define8ine P_FRine0_PIFETXPHYQMODUS_ETXPHYQMODUS_3
_0__SHIFT 0x0
#define0_PIFETXPHYQMODUS_ETXPHYQMODUS_4N0x16
#dSRine P_FRine0_PIFETXPHYQMODUS_ETXPHYQMODUS_4N_0__SHIFT4ine P_FRine0_PIFETXPHYQMODUS_ETXPHYQMODUS_5N0x16
#d2Rine P_FRine0_PIFETXPHYQMODUS_ETXPHYQMODUS_5N_0__SHIFT5ine P_FRine0_PIFETXPHYQMODUS_ETXPHYQMODUS_6fMx16
#d4Rine P_FRine0_PIFETXPHYQMODUS_ETXPHYQMODUS_6f_0__SHIFT6ine P_FRine0_PIFETXPHYQMODUS_ETXPHYQMODUS_7
#define8Rine P_FRine0_PIFETXPHYQMODUS_ETXPHYQMODUS_7
_0__SHIFT7ine P_FRine0_PIFETXPHYQMODUS_ETXPHYQMODUS_8_0x16
#dSRRine P_FRine0_PIFETXPHYQMODUS_ETXPHYQMODUS_8__0__SHIFT8ine P_FRine0_PIFETXPHYQMODUS_ETXPHYQMODUS_9N0x16
#d2RRine P_FRine0_PIFETXPHYQMODUS_ETXPHYQMODUS_9N_PLI_UPDT9ine P_FRine0_PIFETXPHYQMODUS_ETXPHYQMODUS_10E0_MASK 4RRine P_FRine0_PIFETXPHYQMODUS_ETXPHYQMODUS_10E_PLI_UPDTaine P_FRine0_PIFETXPHYQMODUS_ETXPHYQMODUS_11
#define8RRine P_FRine0_PIFETXPHYQMODUS_ETXPHYQMODUS_11
_0__SHIFTbine P_FRine0_PIFETXPHYQMODUS_ETXPHYQMODUS_12_0x16
#dSRRRine P_FRine0_PIFETXPHYQMODUS_ETXPHYQMODUS_12__PLI_UPDTcine P_FRine0_PIFETXPHYQMODUS_ETXPHYQMODUS_13_0x16
#d2RRRine P_FRine0_PIFETXPHYQMODUS_ETXPHYQMODUS_13__0__SHIFTdine P_FRine0_PIFETXPHYQMODUS_ETXPHYQMODUS_14E0_MASK 4RRRine P_FRine0_PIFETXPHYQMODUS_ETXPHYQMODUS_14E_0__SHIFTeine P_FRine0_PIFETXPHYQMODUS_ETXPHYQMODUS_15
#define8RRRine P_FRine0_PIFETXPHYQMODUS_ETXPHYQMODUS_15
_PLI_UPDTfine P_FRine0_PIFE_C_CTLN__C_CALIBRATIOefMx16
#d1ine P_FRine0_PIFE_C_CTLN__C_CALIBRATIOef__SHTEP_FRine P_FRine0_PIFE_C_CTLN__C_RXDETECT_0x16
#d2ine P_FRine0_PIFE_C_CTLN__C_RXDETECT__PLI_UPDT1ine P_FRine0_PIFE_C_CTLN__C_EXIT_L1_TO_L0S_0_MASK 4ine P_FRine0_PIFE_C_CTLN__C_EXIT_L1_TO_L0S__PLI_UPDT2ine P_FRine0_PIFE_C_CTLN__C_EXIT_L1_TO_L0
#define8ine P_FRine0_PIFE_C_CTLN__C_EXIT_L1_TO_L0
_0__SHIFT 0x0
#define0_PIFE_C_CTLN__C_ENTER_L1_FROM_L0S_0_MASK SRine P_FRine0_PIFE_C_CTLN__C_ENTER_L1_FROM_L0S__0__SHIFT4ine P_FRine0_PIFE_C_CTLN__C_ENTER_L1_FROM_L0N0x16
#d2Rine P_FRine0_PIFE_C_CTLN__C_ENTER_L1_FROM_L0N_0__SHIFT5ine P_FRine0_PIFE_C_CTLN__C_SPEED_CHANGEEMx16
#d4Rine P_FRine0_PIFE_C_CTLN__C_SPEED_CHANGEE_0__SHIFT6ine P_FRine0_PIFE_C_CTLN__C_PHASE_1_0x16
#dSRRine P_FRine0_PIFE_C_CTLN__C_PHASE_1__0__SHIFT8ine P_FRine0_PIFE_C_CTLN__C_PHASE_2_0x16
#d2RRine P_FRine0_PIFE_C_CTLN__C_PHASE_2__PLI_UPDT9ine P_FRine0_PIFE_C_CTLN__C_PHASE_3E0_MASK 4RRine P_FRine0_PIFE_C_CTLN__C_PHASE_3E_PLI_UPDTaine P_FRine0_PIFE_C_CTLN__C_PHASE_4
#define8RRine P_FRine0_PIFE_C_CTLN__C_PHASE_4
_0__SHIFTbine P_FRine0_PIFE_C_CTLN__C_PHASE_5_0x16
#dSRRRine P_FRine0_PIFE_C_CTLN__C_PHASE_5__PLI_UPDTcine P_FRine0_PIFE_C_CTLN__C_PHASE_6_0x16
#d2RRRine P_FRine0_PIFE_C_CTLN__C_PHASE_6__0__SHIFTdine P_FRine0_PIFE_C_CTLN__C_PHASE_7E0_MASK 4RRRine P_FRine0_PIFE_C_CTLN__C_PHASE_7E_0__SHIFTeine P_FRine0_PIFE_C_CTLN__C_PHASE_8
#define8RRRine P_FRine0_PIFE_C_CTLN__C_PHASE_8
_PLI_UPDTfine P_FRine0_PIFE_C_CTLN__C_LANE_0_UPSUME_0x16
#dSRRRRine P_FRine0_PIFE_C_CTLN__C_LANE_0_UPSUME__PLI_UPDT1Rine P_FRine0_PIFE_C_CTLN__C_LANE_1_UPSUME_0x16
#d2RRRRine P_FRine0_PIFE_C_CTLN__C_LANE_1_UPSUME__PLI_UPDT11ine P_FRine0_PIFE_C_CTLN__C_LANE_2_UPSUME_0x16
#d4RRRRine P_FRine0_PIFE_C_CTLN__C_LANE_2_UPSUME__PLI_UPDT12ine P_FRine0_PIFE_C_CTLN__C_LANE_3_UPSUME_0x16
#d8RRRRine P_FRine0_PIFE_C_CTLN__C_LANE_3_UPSUME__PLI_UPDT1 0x0
#define0_PIFE_C_CTLN__C_LANE_4_UPSUME_0x16
#dSRRRRRine P_FRine0_PIFE_C_CTLN__C_LANE_4_UPSUME__PLI_UPDT14ine P_FRine0_PIFE_C_CTLN__C_LANE_5NUPSUME_0x16
#d2RRRRRine P_FRine0_PIFE_C_CTLN__C_LANE_5_UPSUME__PLI_UPDT15ine P_FRine0_PIFE_C_CTLN__C_LANE_6_UPSUME_0x16
#d4RRRRRine P_FRine0_PIFE_C_CTLN__C_LANE_6_UPSUME__PLI_UPDT16ine P_FRine0_PIFE_C_CTLN__C_LANE_7_UPSUME_0x16
#d8RRRRRine P_FRine0_PIFE_C_CTLN__C_LANE_7_UPSUME__PLI_UPDT17ine P_FRine0_PIFE_C_CTLN__C_LANE_8_UPSUME_0x16
#dSRRRRRRine P_FRine0_PIFE_C_CTLN__C_LANE_8_UPSUME__PLI_UPDT18ine P_FRine0_PIFE_C_CTLN__C_LANE_9NUPSUME_0x16
#d2RRRRRRine P_FRine0_PIFE_C_CTLN__C_LANE_9_UPSUME__PLI_UPDT19ine P_FRine0_PIFE_C_CTLN__C_LANE_10_UPSUME_0x16
#d4RRRRRRine P_FRine0_PIFE_C_CTLN__C_LANE_10_UPSUME__PLI_UPDT1aine P_FRine0_PIFE_C_CTLN__C_LANE_11fUPSUME_0x16
#d8RRRRRRine P_FRine0_PIFE_C_CTLN__C_LANE_11_UPSUME__PLI_UPDT1bine P_FRine0_PIFE_C_CTLN__C_LANE_12_UPSUME_0x16
#dSRRRRRRRine P_FRine0_PIFE_C_CTLN__C_LANE_12_UPSUME__PLI_UPDT1cine P_FRine0_PIFE_C_CTLN__C_LANE_13_UPSUME_0x16
#d2RRRRRRRine P_FRine0_PIFE_C_CTLN__C_LANE_13_UPSUME__PLI_UPDT1dine P_FRine0_PIFE_C_CTLN__C_LANE_14_UPSUME_0x16
#d4RRRRRRRine P_FRine0_PIFE_C_CTLN__C_LANE_14_UPSUME__PLI_UPDT1eine P_FRine0_PIFE_C_CTLN__C_LANE_15NUPSUME_0x16
#d8RRRRRRRine P_FRine0_PIFE_C_CTLN__C_LANE_15NUPSUME__PLI_UPDT1fine P_FRine0_PIFEPWRDOWN_2I_TX_POWER_QMODE_IN_TXS2_2N0x16
#d7ine P_FRine0_PIFEPWRDOWN_2I_TX_POWER_QMODE_IN_TXS2_2N__SHTEP_FRine P_FRine0_PIFEPWRDOWN_2I_FORCE_RXEefIN_L0s_2N0x16
#d8ine P_FRine0_PIFEPWRDOWN_2I_FORCE_RXEefIN_L0s_2N_0__SHIFT 0x0
#define0_PIFEPWRDOWN_2I_RX_POWER_QMODE_IN_RXS2_2N0x16
#d7Rine P_FRine0_PIFEPWRDOWN_2I_RX_POWER_QMODE_IN_RXS2_2N_0__SHIFT4ine P_FRine0_PIFEPWRDOWN_2I_PLL_POWER_QMODE_IN_TXS2_2N0x16
#d38Rine P_FRine0_PIFEPWRDOWN_2I_PLL_POWER_QMODE_IN_TXS2_2N_0__SHIFT7ine P_FRine0_PIFEPWRDOWN_2I_PLL_POWER_QMODE_IN_OFF_2_0x16
#dScRRine P_FRine0_PIFEPWRDOWN_2I_PLL_POWER_QMODE_IN_OFF_2___SHTEP_Faine P_FRine0_PIFEPWRDOWN_2I_TX2P5CLKfCLOCKfGATING
EN_2_0x16
#dSRRRRine P_FRine0_PIFEPWRDOWN_2I_TX2P5CLKfCLOCKfGATING
EN_2__PLI_UPDT1Rine P_FRine0_PIFEPWRDOWN_2I_PLL_RAMP_UP_TIME_2N0x16
#d7RRRRRRine P_FRine0_PIFEPWRDOWN_2I_PLL_RAMP_UP_TIME_2N_PLI_UPDT18ine P_FRine0_PIFEPWRDOWN_2I_PLLL_RfOVERRIDEfEN_2_0x16
#dSRRRRRRRine P_FRine0_PIFEPWRDOWN_2I_PLLL_RfOVERRIDEfEN_2__PLI_UPDT1cine P_FRine0_PIFEPWRDOWN_2I_PLLL_RfOVERRIDEfD_EN2E0_MASK eRRRRRRRine P_FRine0_PIFEPWRDOWN_2I_PLLL_RfOVERRIDEfD_EN2E_PLI_UPDT1dine P_FRine0_PIFEPWRDOWN_3I_TX_POWER_QMODE_IN_TXS2_3N0x16
#d7ine P_FRine0_PIFEPWRDOWN_3I_TX_POWER_QMODE_IN_TXS2_3N__SHTEP_FRine P_FRine0_PIFEPWRDOWN_3I_FORCE_RXEefIN_L0s_3
#define8ine P_FRine0_PIFEPWRDOWN_3I_FORCE_RXEefIN_L0s_3
_0__SHIFT 0x0
#define0_PIFEPWRDOWN_3I_RX_POWER_QMODE_IN_RXS2_3N0x16
#d7Rine P_FRine0_PIFEPWRDOWN_3I_RX_POWER_QMODE_IN_RXS2_3N_0__SHIFT4ine P_FRine0_PIFEPWRDOWN_3I_PLL_POWER_QMODE_IN_TXS2_3N0x16
#d38Rine P_FRine0_PIFEPWRDOWN_3I_PLL_POWER_QMODE_IN_TXS2_3N_0__SHIFT7ine P_FRine0_PIFEPWRDOWN_3I_PLL_POWER_QMODE_IN_OFF_3_0x16
#dScRRine P_FRine0_PIFEPWRDOWN_3I_PLL_POWER_QMODE_IN_OFF_3___SHTEP_Faine P_FRine0_PIFEPWRDOWN_3I_TX2P5CLKfCLOCKfGATING
EN_3_0x16
#dSRRRRine P_FRine0_PIFEPWRDOWN_3I_TX2P5CLKfCLOCKfGATING
EN_3__PLI_UPDT1Rine P_FRine0_PIFEPWRDOWN_3I_PLL_RAMP_UP_TIME_3N0x16
#d7RRRRRRine P_FRine0_PIFEPWRDOWN_3I_PLL_RAMP_UP_TIME_3N_PLI_UPDT18ine P_FRine0_PIFEPWRDOWN_3I_PLLL_RfOVERRIDEfEN_3_0x16
#dSRRRRRRRine P_FRine0_PIFEPWRDOWN_3I_PLLL_RfOVERRIDEfEN_3__PLI_UPDT1cine P_FRine0_PIFEPWRDOWN_3I_PLLL_RfOVERRIDEfD_EN3
#defineeRRRRRRRine P_FRine0_PIFEPWRDOWN_3I_PLLL_RfOVERRIDEfD_EN3
_PLI_UPDT1dine P_FRine0_PIFE_C_CTL2N__ERI_ENAL_0PERLANE_DISABLE_0N0x16
#dSine P_FRine0_PIFE_C_CTL2N__ERI_ENAL_0PERLANE_DISABLE_0N__SHTEP_FRine P_FRine0_PIFE_C_CTL2N__ERI_ENAL_0PERLANE_DISABLE_1N0x16
#d2ine P_FRine0_PIFE_C_CTL2N__ERI_ENAL_0PERLANE_DISABLE_1N_PLI_UPDT1ine P_FRine0_PIFE_C_CTL2N__ERI_ENAL_0PERLANE_DISABLE_2f0_MASK 4ine P_FRine0_PIFE_C_CTL2N__ERI_ENAL_0PERLANE_DISABLE_2f_PLI_UPDT2ine P_FRine0_PIFE_C_CTL2N__ERI_ENAL_0PERLANE_DISABLE_3
#define8ine P_FRine0_PIFE_C_CTL2N__ERI_ENAL_0PERLANE_DISABLE_3
_0__SHIFT 0x0
#define0_PIFE_C_CTL2N__ERI_ENAL_0PERLANE_DISABLE_4N0x16
#dSRine P_FRine0_PIFE_C_CTL2N__ERI_ENAL_0PERLANE_DISABLE_4N_0__SHIFT4ine P_FRine0_PIFE_C_CTL2N__ERI_ENAL_0PERLANE_DISABLE_5N0x16
#d2Rine P_FRine0_PIFE_C_CTL2N__ERI_ENAL_0PERLANE_DISABLE_5N_0__SHIFT5ine P_FRine0_PIFE_C_CTL2N__ERI_ENAL_0PERLANE_DISABLE_6fMx16
#d4Rine P_FRine0_PIFE_C_CTL2N__ERI_ENAL_0PERLANE_DISABLE_6f_0__SHIFT6ine P_FRine0_PIFE_C_CTL2N__ERI_ENAL_0PERLANE_DISABLE_7
#define8Rine P_FRine0_PIFE_C_CTL2N__ERI_ENAL_0PERLANE_DISABLE_7
_0__SHIFT7ine P_FRine0_PIFE_C_CTL2N__ERI_ENAL_0PERLANE_DISABLE_8_0x16
#dSRRine P_FRine0_PIFE_C_CTL2N__ERI_ENAL_0PERLANE_DISABLE_8__0__SHIFT8ine P_FRine0_PIFE_C_CTL2N__ERI_ENAL_0PERLANE_DISABLE_9N0x16
#d2RRine P_FRine0_PIFE_C_CTL2N__ERI_ENAL_0PERLANE_DISABLE_9N_PLI_UPDT9ine P_FRine0_PIFE_C_CTL2N__ERI_ENAL_0PERLANE_DISABLE_10E0_MASK 4RRine P_FRine0_PIFE_C_CTL2N__ERI_ENAL_0PERLANE_DISABLE_10E_PLI_UPDTaine P_FRine0_PIFE_C_CTL2N__ERI_ENAL_0PERLANE_DISABLE_11
#define8RRine P_FRine0_PIFE_C_CTL2N__ERI_ENAL_0PERLANE_DISABLE_11
_0__SHIFTbine P_FRine0_PIFE_C_CTL2N__ERI_ENAL_0PERLANE_DISABLE_12_0x16
#dSRRRine P_FRine0_PIFE_C_CTL2N__ERI_ENAL_0PERLANE_DISABLE_12__PLI_UPDTcine P_FRine0_PIFE_C_CTL2N__ERI_ENAL_0PERLANE_DISABLE_13_0x16
#d2RRRine P_FRine0_PIFE_C_CTL2N__ERI_ENAL_0PERLANE_DISABLE_13__0__SHIFTdine P_FRine0_PIFE_C_CTL2N__ERI_ENAL_0PERLANE_DISABLE_14E0_MASK 4RRRine P_FRine0_PIFE_C_CTL2N__ERI_ENAL_0PERLANE_DISABLE_14E_0__SHIFTeine P_FRine0_PIFE_C_CTL2N__ERI_ENAL_0PERLANE_DISABLE_15
#define8RRRine P_FRine0_PIFE_C_CTL2N__ERI_ENAL_0PERLANE_DISABLE_15
_PLI_UPDTfine P_FRine0_PIFEPRDTI_PRG_RXDETECT_SAMPL_TIME_0x16
#d3ffffine P_FRine0_PIFEPRGTI_PRG_RXDETECT_SAMPL_TIME___SHTEP_FRine P_FRine0_PIFEPRG1I_PRG_PLL_RAMP_UP_TIME_0x16
#d3ffffine P_FRine0_PIFEPRG1I_PRG_PLL_RAMP_UP_TIME___SHTEP_FRine P_FRine0_PIFEPRG2_EPRG_SERVICE2EQMEP4_DELAYN0x16
#d3ffffine P_FRine0_PIFEPRG2_EPRG_SERVICE2EQMEP4_DELAYN__SHTEP_FRine P_FRine0_PIFEPRG3_EPRG_SERVICE3EQMEP4_DELAYN0x16
#d3ffffine P_FRine0_PIFEPRG3_EPRG_SERVICE3EQMEP4_DELAYN__SHTEP_FRine P_FRine0_PIFEPRG4_EPRG_SPEEDCHANGEEQMEP2_DELAYN0x16
#d3ffffine P_FRine0_PIFEPRG4_EPRG_SPEEDCHANGEEQMEP2_DELAYN__SHTEP_FRine P_FRine0_PIFEPRG5_EPRG_LS2_EXIT_TIME_0x16
#d3ffffine P_FRine0_PIFEPRG5_EPRG_LS2_EXIT_TIME___SHTEP_FRine P_FRine0_PIFEPDNBfOVERRIDEfTI_TX_PDNBfOVERRIDEfEN_0_0x16
#dSine P_FRine0_PIFEPDNBfOVERRIDEfTI_TX_PDNBfOVERRIDEfEN_0___SHTEP_FRine P_FRine0_PIFEPDNBfOVERRIDEfTI_TX_PDNBfOVERRIDEfD_EN0_0x16
#deine P_FRine0_PIFEPDNBfOVERRIDEfTI_TX_PDNBfOVERRIDEfD_EN0__PLI_UPDT1ine P_FRine0_PIFEPDNBfOVERRIDEfTI_RX_PDNBfOVERRIDEfEN_0_0x16
#dSRine P_FRine0_PIFEPDNBfOVERRIDEfTI_RX_PDNBfOVERRIDEfEN_0__0__SHIFT4ine P_FRine0_PIFEPDNBfOVERRIDEfTI_RX_PDNBfOVERRIDEfD_EN0_0x16
#deRine P_FRine0_PIFEPDNBfOVERRIDEfTI_RX_PDNBfOVERRIDEfD_EN0__0__SHIFT5ine P_FRine0_PIFEPDNBfOVERRIDEfTI_RXEef_SERRIDEfEN_0_0x16
#dSRRine P_FRine0_PIFEPDNBfOVERRIDEfTI_RXEef_SERRIDEfEN_0__0__SHIFT8ine P_FRine0_PIFEPDNBfOVERRIDEfTI_RXEef_SERRIDEfD_EN0_0x16
#d2RRine P_FRine0_PIFEPDNBfOVERRIDEfTI_RXEef_SERRIDEfD_EN0__PLI_UPDT9ine P_FRine0_PIFEPDNBfOVERRIDEfTI_TXL_RfOVERRIDEfEN_0_0x16
#d4RRine P_FRine0_PIFEPDNBfOVERRIDEfTI_TXL_RfOVERRIDEfEN_0___SHTEP_Faine P_FRine0_PIFEPDNBfOVERRIDEfTI_TXL_RfOVERRIDEfD_EN0_0x16
#d38RRine P_FRine0_PIFEPDNBfOVERRIDEfTI_TXL_RfOVERRIDEfD_EN0__0__SHIFTbine P_FRine0_PIFEPDNBfOVERRIDEfTI_RXL_RfOVERRIDEfEN_0_0x16
#d4RRRine P_FRine0_PIFEPDNBfOVERRIDEfTI_RXL_RfOVERRIDEfEN_0___SHTEP_Feine P_FRine0_PIFEPDNBfOVERRIDEfTI_RXL_RfOVERRIDEfD_EN0_0x16
#d38RRRine P_FRine0_PIFEPDNBfOVERRIDEfTI_RXL_RfOVERRIDEfD_EN0__0__SHIFTfine P_FRine0_PIFEPDNBfOVERRIDEf1I_TX_PDNBfOVERRIDEfEN_1_0x16
#dSine P_FRine0_PIFEPDNBfOVERRIDEf1I_TX_PDNBfOVERRIDEfEN_1___SHTEP_FRine P_FRine0_PIFEPDNBfOVERRIDEf1I_TX_PDNBfOVERRIDEfD_EN1_0x16
#deine P_FRine0_PIFEPDNBfOVERRIDEf1I_TX_PDNBfOVERRIDEfD_EN1__PLI_UPDT1ine P_FRine0_PIFEPDNBfOVERRIDEf1I_RX_PDNBfOVERRIDEfEN_1_0x16
#dSRine P_FRine0_PIFEPDNBfOVERRIDEf1I_RX_PDNBfOVERRIDEfEN_1__0__SHIFT4ine P_FRine0_PIFEPDNBfOVERRIDEf1I_RX_PDNBfOVERRIDEfD_EN1_0x16
#deRine P_FRine0_PIFEPDNBfOVERRIDEf1I_RX_PDNBfOVERRIDEfD_EN1__0__SHIFT5ine P_FRine0_PIFEPDNBfOVERRIDEf1I_RXEef_SERRIDEfEN_1_0x16
#dSRRine P_FRine0_PIFEPDNBfOVERRIDEf1I_RXEef_SERRIDEfEN_1__0__SHIFT8ine P_FRine0_PIFEPDNBfOVERRIDEf1I_RXEef_SERRIDEfD_EN1N0x16
#d2RRine P_FRine0_PIFEPDNBfOVERRIDEf1I_RXEef_SERRIDEfD_EN1N_PLI_UPDT9ine P_FRine0_PIFEPDNBfOVERRIDEf1I_TXL_RfOVERRIDEfEN_1_0x16
#d4RRine P_FRine0_PIFEPDNBfOVERRIDEf1I_TXL_RfOVERRIDEfEN_1___SHTEP_Faine P_FRine0_PIFEPDNBfOVERRIDEf1I_TXL_RfOVERRIDEfD_EN1N0x16
#d38RRine P_FRine0_PIFEPDNBfOVERRIDEf1I_TXL_RfOVERRIDEfD_EN1N_0__SHIFTbine P_FRine0_PIFEPDNBfOVERRIDEf1I_RXL_RfOVERRIDEfEN_1_0x16
#d4RRRine P_FRine0_PIFEPDNBfOVERRIDEf1I_RXL_RfOVERRIDEfEN_1___SHTEP_Feine P_FRine0_PIFEPDNBfOVERRIDEf1I_RXL_RfOVERRIDEfD_EN1N0x16
#d38RRRine P_FRine0_PIFEPDNBfOVERRIDEf1I_RXL_RfOVERRIDEfD_EN1N_0__SHIFTfine P_FRine0_PIFEPDNBfOVERRIDEf2I_TX_PDNBfOVERRIDEfEN_2_0x16
#dSine P_FRine0_PIFEPDNBfOVERRIDEf2I_TX_PDNBfOVERRIDEfEN_2___SHTEP_FRine P_FRine0_PIFEPDNBfOVERRIDEf2I_TX_PDNBfOVERRIDEfD_EN2E0_MASK eine P_FRine0_PIFEPDNBfOVERRIDEf2I_TX_PDNBfOVERRIDEfD_EN2E_PLI_UPDT1ine P_FRine0_PIFEPDNBfOVERRIDEf2I_RX_PDNBfOVERRIDEfEN_2_0x16
#dSRine P_FRine0_PIFEPDNBfOVERRIDEf2I_RX_PDNBfOVERRIDEfEN_2__0__SHIFT4ine P_FRine0_PIFEPDNBfOVERRIDEf2I_RX_PDNBfOVERRIDEfD_EN2E0_MASK eRine P_FRine0_PIFEPDNBfOVERRIDEf2I_RX_PDNBfOVERRIDEfD_EN2E_0__SHIFT5ine P_FRine0_PIFEPDNBfOVERRIDEf2I_RXEef_SERRIDEfEN_2_0x16
#dSRRine P_FRine0_PIFEPDNBfOVERRIDEf2I_RXEef_SERRIDEfEN_2__0__SHIFT8ine P_FRine0_PIFEPDNBfOVERRIDEf2I_RXEef_SERRIDEfD_EN2E0_MASK 2RRine P_FRine0_PIFEPDNBfOVERRIDEf2I_RXEef_SERRIDEfD_EN2E_PLI_UPDT9ine P_FRine0_PIFEPDNBfOVERRIDEf2I_TXL_RfOVERRIDEfEN_2E0_MASK 4RRine P_FRine0_PIFEPDNBfOVERRIDEf2I_TXL_RfOVERRIDEfEN_2E__SHTEP_Faine P_FRine0_PIFEPDNBfOVERRIDEf2I_TXL_RfOVERRIDEfD_EN2E0_MASK 38RRine P_FRine0_PIFEPDNBfOVERRIDEf2I_TXL_RfOVERRIDEfD_EN2E_0__SHIFTbine P_FRine0_PIFEPDNBfOVERRIDEf2I_RXL_RfOVERRIDEfEN_2_0x16
#d4RRRine P_FRine0_PIFEPDNBfOVERRIDEf2I_RXL_RfOVERRIDEfEN_2___SHTEP_Feine P_FRine0_PIFEPDNBfOVERRIDEf2I_RXL_RfOVERRIDEfD_EN2E0_MASK 38RRRine P_FRine0_PIFEPDNBfOVERRIDEf2I_RXL_RfOVERRIDEfD_EN2E_0__SHIFTfine P_FRine0_PIFEPDNBfOVERRIDEf3I_TX_PDNBfOVERRIDEfEN_3N0x16
#dSine P_FRine0_PIFEPDNBfOVERRIDEf3I_TX_PDNBfOVERRIDEfEN_3N__SHTEP_FRine P_FRine0_PIFEPDNBfOVERRIDEf3I_TX_PDNBfOVERRIDEfD_EN3
#defineeine P_FRine0_PIFEPDNBfOVERRIDEf3I_TX_PDNBfOVERRIDEfD_EN3
_PLI_UPDT1ine P_FRine0_PIFEPDNBfOVERRIDEf3I_RX_PDNBfOVERRIDEfEN_3N0x16
#dSRine P_FRine0_PIFEPDNBfOVERRIDEf3I_RX_PDNBfOVERRIDEfEN_3N_0__SHIFT4ine P_FRine0_PIFEPDNBfOVERRIDEf3I_RX_PDNBfOVERRIDEfD_EN3
#defineeRine P_FRine0_PIFEPDNBfOVERRIDEf3I_RX_PDNBfOVERRIDEfD_EN3
_0__SHIFT5ine P_FRine0_PIFEPDNBfOVERRIDEf3I_RXEef_SERRIDEfEN_3_0x16
#dSRRine P_FRine0_PIFEPDNBfOVERRIDEf3I_RXEef_SERRIDEfEN_3__0__SHIFT8ine P_FRine0_PIFEPDNBfOVERRIDEf3I_RXEef_SERRIDEfD_EN3
#define2RRine P_FRine0_PIFEPDNBfOVERRIDEf3I_RXEef_SERRIDEfD_EN3
_PLI_UPDT9ine P_FRine0_PIFEPDNBfOVERRIDEf3I_TXL_RfOVERRIDEfEN_3E0_MASK 4RRine P_FRine0_PIFEPDNBfOVERRIDEf3I_TXL_RfOVERRIDEfEN_3E__SHTEP_Faine P_FRine0_PIFEPDNBfOVERRIDEf3I_TXL_RfOVERRIDEfD_EN3
#define38RRine P_FRine0_PIFEPDNBfOVERRIDEf3I_TXL_RfOVERRIDEfD_EN3
_0__SHIFTbine P_FRine0_PIFEPDNBfOVERRIDEf3I_RXL_RfOVERRIDEfEN_3_0x16
#d4RRRine P_FRine0_PIFEPDNBfOVERRIDEf3I_RXL_RfOVERRIDEfEN_3___SHTEP_Feine P_FRine0_PIFEPDNBfOVERRIDEf3I_RXL_RfOVERRIDEfD_EN3
#define38RRRine P_FRine0_PIFEPDNBfOVERRIDEf3I_RXL_RfOVERRIDEfD_EN3
_0__SHIFTfine P_FRine0_PIFEPDNBfOVERRIDEf4I_TX_PDNBfOVERRIDEfEN_4N0x16
#dSine P_FRine0_PIFEPDNBfOVERRIDEf4I_TX_PDNBfOVERRIDEfEN_4N__SHTEP_FRine P_FRine0_PIFEPDNBfOVERRIDEf4I_TX_PDNBfOVERRIDEfD_EN4_0x16
#deine P_FRine0_PIFEPDNBfOVERRIDEf4I_TX_PDNBfOVERRIDEfD_EN4__PLI_UPDT1ine P_FRine0_PIFEPDNBfOVERRIDEf4I_RX_PDNBfOVERRIDEfEN_4N0x16
#dSRine P_FRine0_PIFEPDNBfOVERRIDEf4I_RX_PDNBfOVERRIDEfEN_4N_0__SHIFT4ine P_FRine0_PIFEPDNBfOVERRIDEf4I_RX_PDNBfOVERRIDEfD_EN4_0x16
#deRine P_FRine0_PIFEPDNBfOVERRIDEf4I_RX_PDNBfOVERRIDEfD_EN4__PLI_UPDT5ine P_FRine0_PIFEPDNBfOVERRIDEf4I_RXEef_SERRIDEfEN_4_0x16
#dSRRine P_FRine0_PIFEPDNBfOVERRIDEf4I_RXEef_SERRIDEfEN_4__0__SHIFT8ine P_FRine0_PIFEPDNBfOVERRIDEf4I_RXEef_SERRIDEfD_EN4_0x16
#d2RRine P_FRine0_PIFEPDNBfOVERRIDEf4I_RXEef_SERRIDEfD_EN4__PLI_UPDT9ine P_FRine0_PIFEPDNBfOVERRIDEf4I_TXL_RfOVERRIDEfEN_4E0_MASK 4RRine P_FRine0_PIFEPDNBfOVERRIDEf4I_TXL_RfOVERRIDEfEN_4E__SHTEP_Faine P_FRine0_PIFEPDNBfOVERRIDEf4I_TXL_RfOVERRIDEfD_EN4_0x16
#d38RRine P_FRine0_PIFEPDNBfOVERRIDEf4I_TXL_RfOVERRIDEfD_EN4__0__SHIFTbine P_FRine0_PIFEPDNBfOVERRIDEf4I_RXL_RfOVERRIDEfEN_4E0_MASK 4RRRine P_FRine0_PIFEPDNBfOVERRIDEf4I_RXL_RfOVERRIDEfEN_4E__SHTEP_Feine P_FRine0_PIFEPDNBfOVERRIDEf4I_RXL_RfOVERRIDEfD_EN4_0x16
#d38RRRine P_FRine0_PIFEPDNBfOVERRIDEf4I_RXL_RfOVERRIDEfD_EN4__0__SHIFTfine P_FRine0_PIFEPDNBfOVERRIDEf5I_TX_PDNBfOVERRIDEfEN_5N0x16
#dSine P_FRine0_PIFEPDNBfOVERRIDEf5I_TX_PDNBfOVERRIDEfEN_5N__SHTEP_FRine P_FRine0_PIFEPDNBfOVERRIDEf5I_TX_PDNBfOVERRIDEfD_EN5EMx16
#deine P_FRine0_PIFEPDNBfOVERRIDEf5I_TX_PDNBfOVERRIDEfD_EN5E_PLI_UPDT1ine P_FRine0_PIFEPDNBfOVERRIDEf5I_RX_PDNBfOVERRIDEfEN_5N0x16
#dSRine P_FRine0_PIFEPDNBfOVERRIDEf5I_RX_PDNBfOVERRIDEfEN_5N_0__SHIFT4ine P_FRine0_PIFEPDNBfOVERRIDEf5I_RX_PDNBfOVERRIDEfD_EN5EMx16
#deRine P_FRine0_PIFEPDNBfOVERRIDEf5I_RX_PDNBfOVERRIDEfD_EN5E_PLI_UPDT5ine P_FRine0_PIFEPDNBfOVERRIDEf5I_RXEef_SERRIDEfEN_5_0x16
#dSRRine P_FRine0_PIFEPDNBfOVERRIDEf5I_RXEef_SERRIDEfEN_5__0__SHIFT8ine P_FRine0_PIFEPDNBfOVERRIDEf5I_RXEef_SERRIDEfD_EN5EMx16
#d2RRine P_FRine0_PIFEPDNBfOVERRIDEf5I_RXEef_SERRIDEfD_EN5E_PLI_UPDT9ine P_FRine0_PIFEPDNBfOVERRIDEf5I_TXL_RfOVERRIDEfEN_5E0_MASK 4RRine P_FRine0_PIFEPDNBfOVERRIDEf5I_TXL_RfOVERRIDEfEN_5E__SHTEP_Faine P_FRine0_PIFEPDNBfOVERRIDEf5I_TXL_RfOVERRIDEfD_EN5EMx16
#d38RRine P_FRine0_PIFEPDNBfOVERRIDEf5I_TXL_RfOVERRIDEfD_EN5E_0__SHIFTbine P_FRine0_PIFEPDNBfOVERRIDEf5I_RXL_RfOVERRIDEfEN_5E0_MASK 4RRRine P_FRine0_PIFEPDNBfOVERRIDEf5I_RXL_RfOVERRIDEfEN_5E__SHTEP_Feine P_FRine0_PIFEPDNBfOVERRIDEf5I_RXL_RfOVERRIDEfD_EN5EMx16
#d38RRRine P_FRine0_PIFEPDNBfOVERRIDEf5I_RXL_RfOVERRIDEfD_EN5E_0__SHIFTfine P_FRine0_PIFEPDNBfOVERRIDEf6I_TX_PDNBfOVERRIDEfEN_6N0x16
#dSine P_FRine0_PIFEPDNBfOVERRIDEf6I_TX_PDNBfOVERRIDEfEN_6N__SHTEP_FRine P_FRine0_PIFEPDNBfOVERRIDEf6I_TX_PDNBfOVERRIDEfD_EN6E0_MASK eine P_FRine0_PIFEPDNBfOVERRIDEf6I_TX_PDNBfOVERRIDEfD_EN6E_PLI_UPDT1ine P_FRine0_PIFEPDNBfOVERRIDEf6I_RX_PDNBfOVERRIDEfEN_6N0x16
#dSRine P_FRine0_PIFEPDNBfOVERRIDEf6I_RX_PDNBfOVERRIDEfEN_6N_0__SHIFT4ine P_FRine0_PIFEPDNBfOVERRIDEf6I_RX_PDNBfOVERRIDEfD_EN6E0_MASK eRine P_FRine0_PIFEPDNBfOVERRIDEf6I_RX_PDNBfOVERRIDEfD_EN6E_PLI_UPDT5ine P_FRine0_PIFEPDNBfOVERRIDEf6I_RXEef_SERRIDEfEN_6_0x16
#dSRRine P_FRine0_PIFEPDNBfOVERRIDEf6I_RXEef_SERRIDEfEN_6__0__SHIFT8ine P_FRine0_PIFEPDNBfOVERRIDEf6I_RXEef_SERRIDEfD_EN6E0_MASK 2RRine P_FRine0_PIFEPDNBfOVERRIDEf6I_RXEef_SERRIDEfD_EN6E_PLI_UPDT9ine P_FRine0_PIFEPDNBfOVERRIDEf6I_TXL_RfOVERRIDEfEN_6E0_MASK 4RRine P_FRine0_PIFEPDNBfOVERRIDEf6I_TXL_RfOVERRIDEfEN_6E__SHTEP_Faine P_FRine0_PIFEPDNBfOVERRIDEf6I_TXL_RfOVERRIDEfD_EN6E0_MASK 38RRine P_FRine0_PIFEPDNBfOVERRIDEf6I_TXL_RfOVERRIDEfD_EN6E_0__SHIFTbine P_FRine0_PIFEPDNBfOVERRIDEf6I_RXL_RfOVERRIDEfEN_6E0_MASK 4RRRine P_FRine0_PIFEPDNBfOVERRIDEf6I_RXL_RfOVERRIDEfEN_6E__SHTEP_Feine P_FRine0_PIFEPDNBfOVERRIDEf6I_RXL_RfOVERRIDEfD_EN6E0_MASK 38RRRine P_FRine0_PIFEPDNBfOVERRIDEf6I_RXL_RfOVERRIDEfD_EN6E_0__SHIFTfine P_FRine0_PIFEPDNBfOVERRIDEf7I_TX_PDNBfOVERRIDEfEN_7N0x16
#dSine P_FRine0_PIFEPDNBfOVERRIDEf7I_TX_PDNBfOVERRIDEfEN_7N__SHTEP_FRine P_FRine0_PIFEPDNBfOVERRIDEf7I_TX_PDNBfOVERRIDEfD_EN7
#defineeine P_FRine0_PIFEPDNBfOVERRIDEf7I_TX_PDNBfOVERRIDEfD_EN7
_PLI_UPDT1ine P_FRine0_PIFEPDNBfOVERRIDEf7I_RX_PDNBfOVERRIDEfEN_7N0x16
#dSRine P_FRine0_PIFEPDNBfOVERRIDEf7I_RX_PDNBfOVERRIDEfEN_7N_0__SHIFT4ine P_FRine0_PIFEPDNBfOVERRIDEf7I_RX_PDNBfOVERRIDEfD_EN7
#defineeRine P_FRine0_PIFEPDNBfOVERRIDEf7I_RX_PDNBfOVERRIDEfD_EN7
_PLI_UPDT5ine P_FRine0_PIFEPDNBfOVERRIDEf7I_RXEef_SERRIDEfEN_7_0x16
#dSRRine P_FRine0_PIFEPDNBfOVERRIDEf7I_RXEef_SERRIDEfEN_7__0__SHIFT8ine P_FRine0_PIFEPDNBfOVERRIDEf7I_RXEef_SERRIDEfD_EN7
#define2RRine P_FRine0_PIFEPDNBfOVERRIDEf7I_RXEef_SERRIDEfD_EN7
_PLI_UPDT9ine P_FRine0_PIFEPDNBfOVERRIDEf7I_TXL_RfOVERRIDEfEN_7E0_MASK 4RRine P_FRine0_PIFEPDNBfOVERRIDEf7I_TXL_RfOVERRIDEfEN_7E__SHTEP_Faine P_FRine0_PIFEPDNBfOVERRIDEf7I_TXL_RfOVERRIDEfD_EN7
#define38RRine P_FRine0_PIFEPDNBfOVERRIDEf7I_TXL_RfOVERRIDEfD_EN7
_0__SHIFTbine P_FRine0_PIFEPDNBfOVERRIDEf7I_RXL_RfOVERRIDEfEN_7E0_MASK 4RRRine P_FRine0_PIFEPDNBfOVERRIDEf7I_RXL_RfOVERRIDEfEN_7E__SHTEP_Feine P_FRine0_PIFEPDNBfOVERRIDEf7I_RXL_RfOVERRIDEfD_EN7
#define38RRRine P_FRine0_PIFEPDNBfOVERRIDEf7I_RXL_RfOVERRIDEfD_EN7N_PLI_UPDTfine P_FRine0_PIFESEQ_QMODUS_0N__EQ_CALIBRATIOef0N0x16
#dSine P_FRine0_PIFE_EQ_QMODUS_0N__EQ_CALIBRATIOef0N__SHTEP_FRine P_FRine0_PIFE_EQ_QMODUS_0N__EQ_RXDETECT_0N0x16
#d2ine P_FRine0_PIFE_EQ_QMODUS_0N__EQ_RXDETECT_0N_PLI_UPDT1ine P_FRine0_PIFE_EQ_QMODUS_0N__EQ_EXIT_L1_TO_L0S_0_0x16
#d4ine P_FRine0_PIFE_EQ_QMODUS_0N__EQ_EXIT_L1_TO_L0S_0__PLI_UPDT2ine P_FRine0_PIFE_EQ_QMODUS_0N__EQ_EXIT_L1_TO_L0_0N0x16
#d8ine P_FRine0_PIFE_EQ_QMODUS_0N__EQ_EXIT_L1_TO_L0_0N_0__SHIFT 0x0
#define0_PIFE_EQ_QMODUS_0N__EQ_ENTER_L1_FROM_L0S_0_0x16
#dSRine P_FRine0_PIFE_EQ_QMODUS_0N__EQ_ENTER_L1_FROM_L0S_0__0__SHIFT4ine P_FRine0_PIFE_EQ_QMODUS_0N__EQ_ENTER_L1_FROM_L0_0N0x16
#d2Rine P_FRine0_PIFE_EQ_QMODUS_0N__EQ_ENTER_L1_FROM_L0_0N_0__SHIFT5ine P_FRine0_PIFE_EQ_QMODUS_0N__EQ_SPEED_CHANGEE0_0x16
#d4Rine P_FRine0_PIFE_EQ_QMODUS_0N__EQ_SPEED_CHANGEE0__0__SHIFT6ine P_FRine0_PIFE_EQ_QMODUS_0N__EQ_PHASE_0_0x16
#d70Rine P_FRine0_PIFE_EQ_QMODUS_0N__EQ_PHASE_0__0__SHIFT8ine P_FRine0_PIFE_EQ_QMODUS_1N__EQ_CALIBRATIOef1_0x16
#dSine P_FRine0_PIFE_EQ_QMODUS_1N__EQ_CALIBRATIOef1___SHTEP_FRine P_FRine0_PIFE_EQ_QMODUS_1N__EQ_RXDETECT_1N0x16
#d2ine P_FRine0_PIFE_EQ_QMODUS_1N__EQ_RXDETECT_1N_PLI_UPDT1ine P_FRine0_PIFE_EQ_QMODUS_1N__EQ_EXIT_L1_TO_L0S_1_0x16
#d4ine P_FRine0_PIFE_EQ_QMODUS_1N__EQ_EXIT_L1_TO_L0S_1__PLI_UPDT2ine P_FRine0_PIFE_EQ_QMODUS_1N__EQ_EXIT_L1_TO_L0_1N0x16
#d8ine P_FRine0_PIFE_EQ_QMODUS_1N__EQ_EXIT_L1_TO_L0_1N_0__SHIFT 0x0
#define0_PIFE_EQ_QMODUS_1N__EQ_ENTER_L1_FROM_L0S_1_0x16
#dSRine P_FRine0_PIFE_EQ_QMODUS_1N__EQ_ENTER_L1_FROM_L0S_1__0__SHIFT4ine P_FRine0_PIFE_EQ_QMODUS_1N__EQ_ENTER_L1_FROM_L0_1N0x16
#d2Rine P_FRine0_PIFE_EQ_QMODUS_1N__EQ_ENTER_L1_FROM_L0_1N_0__SHIFT5ine P_FRine0_PIFE_EQ_QMODUS_1N__EQ_SPEED_CHANGEE1_0x16
#d4Rine P_FRine0_PIFE_EQ_QMODUS_1N__EQ_SPEED_CHANGEE1__0__SHIFT6ine P_FRine0_PIFE_EQ_QMODUS_1N__EQ_PHASE_1_0x16
#d70Rine P_FRine0_PIFE_EQ_QMODUS_1N__EQ_PHASE_1__0__SHIFT8ine P_FRine0_PIFE_EQ_QMODUS_2N__EQ_CALIBRATIOef2_0x16
#dSine P_FRine0_PIFE_EQ_QMODUS_2N__EQ_CALIBRATIOef2___SHTEP_FRine P_FRine0_PIFE_EQ_QMODUS_2N__EQ_RXDETECT_2N0x16
#d2ine P_FRine0_PIFE_EQ_QMODUS_2N__EQ_RXDETECT_2N_PLI_UPDT1ine P_FRine0_PIFE_EQ_QMODUS_2N__EQ_EXIT_L1_TO_L0S_2f0_MASK 4ine P_FRine0_PIFE_EQ_QMODUS_2N__EQ_EXIT_L1_TO_L0S_2f_PLI_UPDT2ine P_FRine0_PIFE_EQ_QMODUS_2N__EQ_EXIT_L1_TO_L0_2N0x16
#d8ine P_FRine0_PIFE_EQ_QMODUS_2N__EQ_EXIT_L1_TO_L0_2N_0__SHIFT 0x0
#define0_PIFE_EQ_QMODUS_2N__EQ_ENTER_L1_FROM_L0S_2_0x16
#dSRine P_FRine0_PIFE_EQ_QMODUS_2N__EQ_ENTER_L1_FROM_L0S_2__0__SHIFT4ine P_FRine0_PIFE_EQ_QMODUS_2N__EQ_ENTER_L1_FROM_L0N2E0_MASK 2Rine P_FRine0_PIFE_EQ_QMODUS_2N__EQ_ENTER_L1_FROM_L0N2E_0__SHIFT5ine P_FRine0_PIFE_EQ_QMODUS_2N__EQ_SPEED_CHANGEE2E0_MASK 4Rine P_FRine0_PIFE_EQ_QMODUS_2N__EQ_SPEED_CHANGEE2E_0__SHIFT6ine P_FRine0_PIFE_EQ_QMODUS_2N__EQ_PHASE_2_0x16
#d70Rine P_FRine0_PIFE_EQ_QMODUS_2N__EQ_PHASE_2__0__SHIFT8ine P_FRine0_PIFE_EQ_QMODUS_3N__EQ_CALIBRATIOef3N0x16
#dSine P_FRine0_PIFE_EQ_QMODUS_3N__EQ_CALIBRATIOef3N__SHTEP_FRine P_FRine0_PIFE_EQ_QMODUS_3N__EQ_RXDETECT_3N0x16
#d2ine P_FRine0_PIFE_EQ_QMODUS_3N__EQ_RXDETECT_3N_PLI_UPDT1ine P_FRine0_PIFE_EQ_QMODUS_3N__EQ_EXIT_L1_TO_L0S_3f0_MASK 4ine P_FRine0_PIFE_EQ_QMODUS_3N__EQ_EXIT_L1_TO_L0S_3f_PLI_UPDT2ine P_FRine0_PIFE_EQ_QMODUS_3N__EQ_EXIT_L1_TO_L0_3
#define8ine P_FRine0_PIFE_EQ_QMODUS_3N__EQ_EXIT_L1_TO_L0_3
_0__SHIFT 0x0
#define0_PIFE_EQ_QMODUS_3N__EQ_ENTER_L1_FROM_L0S_3N0x16
#dSRine P_FRine0_PIFE_EQ_QMODUS_3N__EQ_ENTER_L1_FROM_L0S_3N_0__SHIFT4ine P_FRine0_PIFE_EQ_QMODUS_3N__EQ_ENTER_L1_FROM_L0N3
#define2Rine P_FRine0_PIFE_EQ_QMODUS_3N__EQ_ENTER_L1_FROM_L0N3
_0__SHIFT5ine P_FRine0_PIFE_EQ_QMODUS_3N__EQ_SPEED_CHANGEE3E0_MASK 4Rine P_FRine0_PIFE_EQ_QMODUS_3N__EQ_SPEED_CHANGEE3E_0__SHIFT6ine P_FRine0_PIFE_EQ_QMODUS_3N__EQ_PHASE_3_0x16
#d70Rine P_FRine0_PIFE_EQ_QMODUS_3N__EQ_PHASE_3__0__SHIFT8ine P_FRine0_PIFE_EQ_QMODUS_4N__EQ_CALIBRATIOef4N0x16
#dSine P_FRine0_PIFE_EQ_QMODUS_4N__EQ_CALIBRATIOef4N__SHTEP_FRine P_FRine0_PIFE_EQ_QMODUS_4N__EQ_RXDETECT_4N0x16
#d2ine P_FRine0_PIFE_EQ_QMODUS_4N__EQ_RXDETECT_4N_PLI_UPDT1ine P_FRine0_PIFE_EQ_QMODUS_4N__EQ_EXIT_L1_TO_L0S_4f0_MASK 4ine P_FRine0_PIFE_EQ_QMODUS_4N__EQ_EXIT_L1_TO_L0S_4f_PLI_UPDT2ine P_FRine0_PIFE_EQ_QMODUS_4N__EQ_EXIT_L1_TO_L0_4
#define8ine P_FRine0_PIFE_EQ_QMODUS_4N__EQ_EXIT_L1_TO_L0_4
_0__SHIFT 0x0
#define0_PIFE_EQ_QMODUS_4N__EQ_ENTER_L1_FROM_L0S_4N0x16
#dSRine P_FRine0_PIFE_EQ_QMODUS_4N__EQ_ENTER_L1_FROM_L0S_4N_0__SHIFT4ine P_FRine0_PIFE_EQ_QMODUS_4N__EQ_ENTER_L1_FROM_L0N4_0x16
#d2Rine P_FRine0_PIFE_EQ_QMODUS_4N__EQ_ENTER_L1_FROM_L0N4__0__SHIFT5ine P_FRine0_PIFE_EQ_QMODUS_4N__EQ_SPEED_CHANGEE4E0_MASK 4Rine P_FRine0_PIFE_EQ_QMODUS_4N__EQ_SPEED_CHANGEE4E_0__SHIFT6ine P_FRine0_PIFE_EQ_QMODUS_4N__EQ_PHASE_4_0x16
#d70Rine P_FRine0_PIFE_EQ_QMODUS_4N__EQ_PHASE_4__0__SHIFT8ine P_FRine0_PIFE_EQ_QMODUS_5N__EQ_CALIBRATIOef5N0x16
#dSine P_FRine0_PIFE_EQ_QMODUS_5N__EQ_CALIBRATIOef5N__SHTEP_FRine P_FRine0_PIFE_EQ_QMODUS_5N__EQ_RXDETECT_5N0x16
#d2ine P_FRine0_PIFE_EQ_QMODUS_5N__EQ_RXDETECT_5N_PLI_UPDT1ine P_FRine0_PIFE_EQ_QMODUS_5N__EQ_EXIT_L1_TO_L0S_5f0_MASK 4ine P_FRine0_PIFE_EQ_QMODUS_5N__EQ_EXIT_L1_TO_L0S_5f_PLI_UPDT2ine P_FRine0_PIFE_EQ_QMODUS_5N__EQ_EXIT_L1_TO_L0_5f0_MASK 8ine P_FRine0_PIFE_EQ_QMODUS_5N__EQ_EXIT_L1_TO_L0_5f_0__SHIFT 0x0
#define0_PIFE_EQ_QMODUS_5N__EQ_ENTER_L1_FROM_L0S_5N0x16
#dSRine P_FRine0_PIFE_EQ_QMODUS_5N__EQ_ENTER_L1_FROM_L0S_5N_0__SHIFT4ine P_FRine0_PIFE_EQ_QMODUS_5N__EQ_ENTER_L1_FROM_L0_5N0x16
#d2Rine P_FRine0_PIFE_EQ_QMODUS_5N__EQ_ENTER_L1_FROM_L0_5N_0__SHIFT5ine P_FRine0_PIFE_EQ_QMODUS_5N__EQ_SPEED_CHANGEE5E0_MASK 4Rine P_FRine0_PIFE_EQ_QMODUS_5N__EQ_SPEED_CHANGEE5E_0__SHIFT6ine P_FRine0_PIFE_EQ_QMODUS_5N__EQ_PHASE_5_0x16
#d70Rine P_FRine0_PIFE_EQ_QMODUS_5N__EQ_PHASE_5__0__SHIFT8ine P_FRine0_PIFE_EQ_QMODUS_6N__EQ_CALIBRATIOef6N0x16
#dSine P_FRine0_PIFE_EQ_QMODUS_6N__EQ_CALIBRATIOef6N__SHTEP_FRine P_FRine0_PIFE_EQ_QMODUS_6N__EQ_RXDETECT_6N0x16
#d2ine P_FRine0_PIFE_EQ_QMODUS_6N__EQ_RXDETECT_6N_PLI_UPDT1ine P_FRine0_PIFE_EQ_QMODUS_6N__EQ_EXIT_L1_TO_L0S_6f0_MASK 4ine P_FRine0_PIFE_EQ_QMODUS_6N__EQ_EXIT_L1_TO_L0S_6f_PLI_UPDT2ine P_FRine0_PIFE_EQ_QMODUS_6N__EQ_EXIT_L1_TO_L0_6f0_MASK 8ine P_FRine0_PIFE_EQ_QMODUS_6N__EQ_EXIT_L1_TO_L0_6f_0__SHIFT 0x0
#define0_PIFE_EQ_QMODUS_6N__EQ_ENTER_L1_FROM_L0S_6N0x16
#dSRine P_FRine0_PIFE_EQ_QMODUS_6N__EQ_ENTER_L1_FROM_L0S_6N_0__SHIFT4ine P_FRine0_PIFE_EQ_QMODUS_6N__EQ_ENTER_L1_FROM_L0N6E0_MASK 2Rine P_FRine0_PIFE_EQ_QMODUS_6N__EQ_ENTER_L1_FROM_L0N6E_0__SHIFT5ine P_FRine0_PIFE_EQ_QMODUS_6N__EQ_SPEED_CHANGEE6fMx16
#d4Rine P_FRine0_PIFE_EQ_QMODUS_6N__EQ_SPEED_CHANGEE6f_0__SHIFT6ine P_FRine0_PIFE_EQ_QMODUS_6N__EQ_PHASE_6_0x16
#d70Rine P_FRine0_PIFE_EQ_QMODUS_6N__EQ_PHASE_6__0__SHIFT8ine P_FRine0_PIFE_EQ_QMODUS_7N__EQ_CALIBRATIOef7N0x16
#dSine P_FRine0_PIFE_EQ_QMODUS_7N__EQ_CALIBRATIOef7N__SHTEP_FRine P_FRine0_PIFE_EQ_QMODUS_7N__EQ_RXDETECT_7N0x16
#d2ine P_FRine0_PIFE_EQ_QMODUS_7N__EQ_RXDETECT_7N_PLI_UPDT1ine P_FRine0_PIFE_EQ_QMODUS_7N__EQ_EXIT_L1_TO_L0S_7f0_MASK 4ine P_FRine0_PIFE_EQ_QMODUS_7N__EQ_EXIT_L1_TO_L0S_7f_PLI_UPDT2ine P_FRine0_PIFE_EQ_QMODUS_7N__EQ_EXIT_L1_TO_L0_7
#define8ine P_FRine0_PIFE_EQ_QMODUS_7N__EQ_EXIT_L1_TO_L0_7
_0__SHIFT 0x0
#define0_PIFE_EQ_QMODUS_7N__EQ_ENTER_L1_FROM_L0S_7N0x16
#dSRine P_FRine0_PIFE_EQ_QMODUS_7N__EQ_ENTER_L1_FROM_L0S_7N_0__SHIFT4ine P_FRine0_PIFE_EQ_QMODUS_7N__EQ_ENTER_L1_FROM_L0N7
#define2Rine P_FRine0_PIFE_EQ_QMODUS_7N__EQ_ENTER_L1_FROM_L0N7
_0__SHIFT5ine P_FRine0_PIFE_EQ_QMODUS_7N__EQ_SPEED_CHANGEE7fMx16
#d4Rine P_FRine0_PIFE_EQ_QMODUS_7N__EQ_SPEED_CHANGEE7f_0__SHIFT6ine P_FRine0_PIFE_EQ_QMODUS_7N__EQ_PHASE_7_0x16
#d70Rine P_FRine0_PIFE_EQ_QMODUS_7N__EQ_PHASE_7__0__SHIFT8ine P_FRine0_PIFEPDNBfOVERRIDEf8I_TX_PDNBfOVERRIDEfEN_8N0x16
#dSine P_FRine0_PIFEPDNBfOVERRIDEf8I_TX_PDNBfOVERRIDEfEN_8N__SHTEP_FRine P_FRine0_PIFEPDNBfOVERRIDEf8I_TX_PDNBfOVERRIDEfD_EN8_0x16
#deine P_FRine0_PIFEPDNBfOVERRIDEf8I_TX_PDNBfOVERRIDEfD_EN8__PLI_UPDT1ine P_FRine0_PIFEPDNBfOVERRIDEf8I_RX_PDNBfOVERRIDEfEN_8N0x16
#dSRine P_FRine0_PIFEPDNBfOVERRIDEf8I_RX_PDNBfOVERRIDEfEN_8N_0__SHIFT4ine P_FRine0_PIFEPDNBfOVERRIDEf8I_RX_PDNBfOVERRIDEfD_EN8_0x16
#deRine P_FRine0_PIFEPDNBfOVERRIDEf8I_RX_PDNBfOVERRIDEfD_EN8__PLI_UPDT5ine P_FRine0_PIFEPDNBfOVERRIDEf8I_RXEef_SERRIDEfEN_8_0x16
#dSRRine P_FRine0_PIFEPDNBfOVERRIDEf8I_RXEef_SERRIDEfEN_8__0__SHIFT8ine P_FRine0_PIFEPDNBfOVERRIDEf8I_RXEef_SERRIDEfD_EN8
#define2RRine P_FRine0_PIFEPDNBfOVERRIDEf8I_RXEef_SERRIDEfD_EN8__PLI_UPDT9ine P_FRine0_PIFEPDNBfOVERRIDEf8I_TXL_RfOVERRIDEfEN_8fMx16
#d4RRine P_FRine0_PIFEPDNBfOVERRIDEf8I_TXL_RfOVERRIDEfEN_8f__SHTEP_Faine P_FRine0_PIFEPDNBfOVERRIDEf8I_TXL_RfOVERRIDEfD_EN8
#define38RRine P_FRine0_PIFEPDNBfOVERRIDEf8I_TXL_RfOVERRIDEfD_EN8
_0__SHIFTbine P_FRine0_PIFEPDNBfOVERRIDEf8I_RXL_RfOVERRIDEfEN_8fMx16
#d4RRRine P_FRine0_PIFEPDNBfOVERRIDEf8I_RXL_RfOVERRIDEfEN_8f__SHTEP_Feine P_FRine0_PIFEPDNBfOVERRIDEf8I_RXL_RfOVERRIDEfD_EN8
#define38RRRine P_FRine0_PIFEPDNBfOVERRIDEf8I_RXL_RfOVERRIDEfD_EN8
_0__SHIFTfine P_FRine0_PIFEPDNBfOVERRIDEf9I_TX_PDNBfOVERRIDEfEN_9N0x16
#dSine P_FRine0_PIFEPDNBfOVERRIDEf9I_TX_PDNBfOVERRIDEfEN_9N__SHTEP_FRine P_FRine0_PIFEPDNBfOVERRIDEf9I_TX_PDNBfOVERRIDEfD_EN9EMx16
#deine P_FRine0_PIFEPDNBfOVERRIDEf9I_TX_PDNBfOVERRIDEfD_EN9E_PLI_UPDT1ine P_FRine0_PIFEPDNBfOVERRIDEf9I_RX_PDNBfOVERRIDEfEN_9N0x16
#dSRine P_FRine0_PIFEPDNBfOVERRIDEf9I_RX_PDNBfOVERRIDEfEN_9N_0__SHIFT4ine P_FRine0_PIFEPDNBfOVERRIDEf9I_RX_PDNBfOVERRIDEfD_EN9EMx16
#deRine P_FRine0_PIFEPDNBfOVERRIDEf9I_RX_PDNBfOVERRIDEfD_EN9E_PLI_UPDT5ine P_FRine0_PIFEPDNBfOVERRIDEf9I_RXEef_SERRIDEfEN_9_0x16
#dSRRine P_FRine0_PIFEPDNBfOVERRIDEf9I_RXEef_SERRIDEfEN_9__0__SHIFT8ine P_FRine0_PIFEPDNBfOVERRIDEf9I_RXEef_SERRIDEfD_EN9EMx16
#d2RRine P_FRine0_PIFEPDNBfOVERRIDEf9I_RXEef_SERRIDEfD_EN9E_PLI_UPDT9ine P_FRine0_PIFEPDNBfOVERRIDEf9I_TXL_RfOVERRIDEfEN_9fMx16
#d4RRine P_FRine0_PIFEPDNBfOVERRIDEf9I_TXL_RfOVERRIDEfEN_9f__SHTEP_Faine P_FRine0_PIFEPDNBfOVERRIDEf9I_TXL_RfOVERRIDEfD_EN9EMx16
#d38RRine P_FRine0_PIFEPDNBfOVERRIDEf9I_TXL_RfOVERRIDEfD_EN9E_0__SHIFTbine P_FRine0_PIFEPDNBfOVERRIDEf9I_RXL_RfOVERRIDEfEN_9fMx16
#d4RRRine P_FRine0_PIFEPDNBfOVERRIDEf9I_RXL_RfOVERRIDEfEN_9f__SHTEP_Feine P_FRine0_PIFEPDNBfOVERRIDEf9I_RXL_RfOVERRIDEfD_EN9EMx16
#d38RRRine P_FRine0_PIFEPDNBfOVERRIDEf9I_RXL_RfOVERRIDEfD_EN9E_0__SHIFTfine P_FRine0_PIFEPDNBfOVERRIDEf1TI_TX_PDNBfOVERRIDEfEN_10_0x16
#dSine P_FRine0_PIFEPDNBfOVERRIDEf1TI_TX_PDNBfOVERRIDEfEN_10___SHTEP_FRine P_FRine0_PIFEPDNBfOVERRIDEf1TI_TX_PDNBfOVERRIDEfD_EN10E0_MASK eine P_FRine0_PIFEPDNBfOVERRIDEf1TI_TX_PDNBfOVERRIDEfD_EN10E_PLI_UPDT1ine P_FRine0_PIFEPDNBfOVERRIDEf1TI_RX_PDNBfOVERRIDEfEN_10_0x16
#dSRine P_FRine0_PIFEPDNBfOVERRIDEf1TI_RX_PDNBfOVERRIDEfEN_10__0__SHIFT4ine P_FRine0_PIFEPDNBfOVERRIDEf1TI_RX_PDNBfOVERRIDEfD_EN10E0_MASK eRine P_FRine0_PIFEPDNBfOVERRIDEf1TI_RX_PDNBfOVERRIDEfD_EN10E_PLI_UPDT5ine P_FRine0_PIFEPDNBfOVERRIDEf1TI_RXEef_SERRIDEfEN_10_0x16
#dSRRine P_FRine0_PIFEPDNBfOVERRIDEf1TI_RXEef_SERRIDEfEN_10__0__SHIFT8ine P_FRine0_PIFEPDNBfOVERRIDEf1TI_RXEef_SERRIDEfD_EN10E0_MASK 2RRine P_FRine0_PIFEPDNBfOVERRIDEf1TI_RXEef_SERRIDEfD_EN10E_PLI_UPDT9ine P_FRine0_PIFEPDNBfOVERRIDEf1TI_TXL_RfOVERRIDEfEN_10E0_MASK 4RRine P_FRine0_PIFEPDNBfOVERRIDEf1TI_TXL_RfOVERRIDEfEN_10E__SHTEP_Faine P_FRine0_PIFEPDNBfOVERRIDEf1TI_TXL_RfOVERRIDEfD_EN10E0_MASK 38RRine P_FRine0_PIFEPDNBfOVERRIDEf1TI_TXL_RfOVERRIDEfD_EN10E_0__SHIFTbine P_FRine0_PIFEPDNBfOVERRIDEf1TI_RXL_RfOVERRIDEfEN_10_0x16
#d4RRRine P_FRine0_PIFEPDNBfOVERRIDEf1TI_RXL_RfOVERRIDEfEN_10___SHTEP_Feine P_FRine0_PIFEPDNBfOVERRIDEf1TI_RXL_RfOVERRIDEfD_EN10E0_MASK 38RRRine P_FRine0_PIFEPDNBfOVERRIDEf1TI_RXL_RfOVERRIDEfD_EN10E_0__SHIFTfine P_FRine0_PIFEPDNBfOVERRIDEf11I_TX_PDNBfOVERRIDEfEN_11_0x16
#dSine P_FRine0_PIFEPDNBfOVERRIDEf11I_TX_PDNBfOVERRIDEfEN_11___SHTEP_FRine P_FRine0_PIFEPDNBfOVERRIDEf11I_TX_PDNBfOVERRIDEfD_EN11_0x16
#deine P_FRine0_PIFEPDNBfOVERRIDEf11I_TX_PDNBfOVERRIDEfD_EN11__PLI_UPDT1ine P_FRine0_PIFEPDNBfOVERRIDEf11I_RX_PDNBfOVERRIDEfEN_11_0x16
#dSRine P_FRine0_PIFEPDNBfOVERRIDEf11I_RX_PDNBfOVERRIDEfEN_11__0__SHIFT4ine P_FRine0_PIFEPDNBfOVERRIDEf11I_RX_PDNBfOVERRIDEfD_EN11_0x16
#deRine P_FRine0_PIFEPDNBfOVERRIDEf11I_RX_PDNBfOVERRIDEfD_EN11__PLI_UPDT5ine P_FRine0_PIFEPDNBfOVERRIDEf11I_RXEef_SERRIDEfEN_11_0x16
#dSRRine P_FRine0_PIFEPDNBfOVERRIDEf11I_RXEef_SERRIDEfEN_11__0__SHIFT8ine P_FRine0_PIFEPDNBfOVERRIDEf11I_RXEef_SERRIDEfD_EN11N0x16
#d2RRine P_FRine0_PIFEPDNBfOVERRIDEf11I_RXEef_SERRIDEfD_EN11N_PLI_UPDT9ine P_FRine0_PIFEPDNBfOVERRIDEf11I_TXL_RfOVERRIDEfEN_11_0x16
#d4RRine P_FRine0_PIFEPDNBfOVERRIDEf11I_TXL_RfOVERRIDEfEN_11___SHTEP_Faine P_FRine0_PIFEPDNBfOVERRIDEf11I_TXL_RfOVERRIDEfD_EN11N0x16
#d38RRine P_FRine0_PIFEPDNBfOVERRIDEf11I_TXL_RfOVERRIDEfD_EN11N_0__SHIFTbine P_FRine0_PIFEPDNBfOVERRIDEf11I_RXL_RfOVERRIDEfEN_11_0x16
#d4RRRine P_FRine0_PIFEPDNBfOVERRIDEf11I_RXL_RfOVERRIDEfEN_11___SHTEP_Feine P_FRine0_PIFEPDNBfOVERRIDEf11I_RXL_RfOVERRIDEfD_EN11N0x16
#d38RRRine P_FRine0_PIFEPDNBfOVERRIDEf11I_RXL_RfOVERRIDEfD_EN11N_0__SHIFTfine P_FRine0_PIFEPDNBfOVERRIDEf12I_TX_PDNBfOVERRIDEfEN_12_0x16
#dSine P_FRine0_PIFEPDNBfOVERRIDEf12I_TX_PDNBfOVERRIDEfEN_12___SHTEP_FRine P_FRine0_PIFEPDNBfOVERRIDEf12I_TX_PDNBfOVERRIDEfD_EN12E0_MASK eine P_FRine0_PIFEPDNBfOVERRIDEf12I_TX_PDNBfOVERRIDEfD_EN12E_PLI_UPDT1ine P_FRine0_PIFEPDNBfOVERRIDEf12I_RX_PDNBfOVERRIDEfEN_12_0x16
#dSRine P_FRine0_PIFEPDNBfOVERRIDEf12I_RX_PDNBfOVERRIDEfEN_12__0__SHIFT4ine P_FRine0_PIFEPDNBfOVERRIDEf12I_RX_PDNBfOVERRIDEfD_EN12E0_MASK eRine P_FRine0_PIFEPDNBfOVERRIDEf12I_RX_PDNBfOVERRIDEfD_EN12E_PLI_UPDT5ine P_FRine0_PIFEPDNBfOVERRIDEf12I_RXEef_SERRIDEfEN_12_0x16
#dSRRine P_FRine0_PIFEPDNBfOVERRIDEf12I_RXEef_SERRIDEfEN_12__0__SHIFT8ine P_FRine0_PIFEPDNBfOVERRIDEf12I_RXEef_SERRIDEfD_EN12E0_MASK 2RRine P_FRine0_PIFEPDNBfOVERRIDEf12I_RXEef_SERRIDEfD_EN12E_PLI_UPDT9ine P_FRine0_PIFEPDNBfOVERRIDEf12I_TXL_RfOVERRIDEfEN_12E0_MASK 4RRine P_FRine0_PIFEPDNBfOVERRIDEf12I_TXL_RfOVERRIDEfEN_12E__SHTEP_Faine P_FRine0_PIFEPDNBfOVERRIDEf12I_TXL_RfOVERRIDEfD_EN12E0_MASK 38RRine P_FRine0_PIFEPDNBfOVERRIDEf12I_TXL_RfOVERRIDEfD_EN12E_0__SHIFTbine P_FRine0_PIFEPDNBfOVERRIDEf12I_RXL_RfOVERRIDEfEN_12_0x16
#d4RRRine P_FRine0_PIFEPDNBfOVERRIDEf12I_RXL_RfOVERRIDEfEN_12___SHTEP_Feine P_FRine0_PIFEPDNBfOVERRIDEf12I_RXL_RfOVERRIDEfD_EN12E0_MASK 38RRRine P_FRine0_PIFEPDNBfOVERRIDEf12I_RXL_RfOVERRIDEfD_EN12E_0__SHIFTfine P_FRine0_PIFEPDNBfOVERRIDEf13I_TX_PDNBfOVERRIDEfEN_13N0x16
#dSine P_FRine0_PIFEPDNBfOVERRIDEf13I_TX_PDNBfOVERRIDEfEN_13N__SHTEP_FRine P_FRine0_PIFEPDNBfOVERRIDEf13I_TX_PDNBfOVERRIDEfD_EN13
#defineeine P_FRine0_PIFEPDNBfOVERRIDEf13I_TX_PDNBfOVERRIDEfD_EN13
_PLI_UPDT1ine P_FRine0_PIFEPDNBfOVERRIDEf13I_RX_PDNBfOVERRIDEfEN_13N0x16
#dSRine P_FRine0_PIFEPDNBfOVERRIDEf13I_RX_PDNBfOVERRIDEfEN_13N_0__SHIFT4ine P_FRine0_PIFEPDNBfOVERRIDEf13I_RX_PDNBfOVERRIDEfD_EN13
#defineeRine P_FRine0_PIFEPDNBfOVERRIDEf13I_RX_PDNBfOVERRIDEfD_EN13
_PLI_UPDT5ine P_FRine0_PIFEPDNBfOVERRIDEf13I_RXEef_SERRIDEfEN_13_0x16
#dSRRine P_FRine0_PIFEPDNBfOVERRIDEf13I_RXEef_SERRIDEfEN_13__0__SHIFT8ine P_FRine0_PIFEPDNBfOVERRIDEf13I_RXEef_SERRIDEfD_EN13
#define2RRine P_FRine0_PIFEPDNBfOVERRIDEf13I_RXEef_SERRIDEfD_EN13
_PLI_UPDT9ine P_FRine0_PIFEPDNBfOVERRIDEf13I_TXL_RfOVERRIDEfEN_13E0_MASK 4RRine P_FRine0_PIFEPDNBfOVERRIDEf13I_TXL_RfOVERRIDEfEN_13E__SHTEP_Faine P_FRine0_PIFEPDNBfOVERRIDEf13I_TXL_RfOVERRIDEfD_EN13
#define38RRine P_FRine0_PIFEPDNBfOVERRIDEf13I_TXL_RfOVERRIDEfD_EN13
_0__SHIFTbine P_FRine0_PIFEPDNBfOVERRIDEf13I_RXL_RfOVERRIDEfEN_13_0x16
#d4RRRine P_FRine0_PIFEPDNBfOVERRIDEf13I_RXL_RfOVERRIDEfEN_13___SHTEP_Feine P_FRine0_PIFEPDNBfOVERRIDEf13I_RXL_RfOVERRIDEfD_EN13
#define38RRRine P_FRine0_PIFEPDNBfOVERRIDEf13I_RXL_RfOVERRIDEfD_EN13
_0__SHIFTfine P_FRine0_PIFEPDNBfOVERRIDEf14I_TX_PDNBfOVERRIDEfEN_14N0x16
#dSine P_FRine0_PIFEPDNBfOVERRIDEf14I_TX_PDNBfOVERRIDEfEN_14N__SHTEP_FRine P_FRine0_PIFEPDNBfOVERRIDEf14I_TX_PDNBfOVERRIDEfD_EN14_0x16
#deine P_FRine0_PIFEPDNBfOVERRIDEf14I_TX_PDNBfOVERRIDEfD_EN14__PLI_UPDT1ine P_FRine0_PIFEPDNBfOVERRIDEf14I_RX_PDNBfOVERRIDEfEN_14N0x16
#dSRine P_FRine0_PIFEPDNBfOVERRIDEf14I_RX_PDNBfOVERRIDEfEN_14N_0__SHIFT4ine P_FRine0_PIFEPDNBfOVERRIDEf14I_RX_PDNBfOVERRIDEfD_EN14_0x16
#deRine P_FRine0_PIFEPDNBfOVERRIDEf14I_RX_PDNBfOVERRIDEfD_EN14__PLI_UPDT5ine P_FRine0_PIFEPDNBfOVERRIDEf14I_RXEef_SERRIDEfEN_14_0x16
#dSRRine P_FRine0_PIFEPDNBfOVERRIDEf14I_RXEef_SERRIDEfEN_14__0__SHIFT8ine P_FRine0_PIFEPDNBfOVERRIDEf14I_RXEef_SERRIDEfD_EN14_0x16
#d2RRine P_FRine0_PIFEPDNBfOVERRIDEf14I_RXEef_SERRIDEfD_EN14__PLI_UPDT9ine P_FRine0_PIFEPDNBfOVERRIDEf14I_TXL_RfOVERRIDEfEN_14E0_MASK 4RRine P_FRine0_PIFEPDNBfOVERRIDEf14I_TXL_RfOVERRIDEfEN_14E__SHTEP_Faine P_FRine0_PIFEPDNBfOVERRIDEf14I_TXL_RfOVERRIDEfD_EN14_0x16
#d38RRine P_FRine0_PIFEPDNBfOVERRIDEf14I_TXL_RfOVERRIDEfD_EN14__0__SHIFTbine P_FRine0_PIFEPDNBfOVERRIDEf14I_RXL_RfOVERRIDEfEN_14E0_MASK 4RRRine P_FRine0_PIFEPDNBfOVERRIDEf14I_RXL_RfOVERRIDEfEN_14E__SHTEP_Feine P_FRine0_PIFEPDNBfOVERRIDEf14I_RXL_RfOVERRIDEfD_EN14_0x16
#d38RRRine P_FRine0_PIFEPDNBfOVERRIDEf14I_RXL_RfOVERRIDEfD_EN14__0__SHIFTfine P_FRine0_PIFEPDNBfOVERRIDEf15I_TX_PDNBfOVERRIDEfEN_15N0x16
#dSine P_FRine0_PIFEPDNBfOVERRIDEf15I_TX_PDNBfOVERRIDEfEN_15N__SHTEP_FRine P_FRine0_PIFEPDNBfOVERRIDEf15I_TX_PDNBfOVERRIDEfD_EN15EMx16
#deine P_FRine0_PIFEPDNBfOVERRIDEf15I_TX_PDNBfOVERRIDEfD_EN15E_PLI_UPDT1ine P_FRine0_PIFEPDNBfOVERRIDEf15I_RX_PDNBfOVERRIDEfEN_15N0x16
#dSRine P_FRine0_PIFEPDNBfOVERRIDEf15I_RX_PDNBfOVERRIDEfEN_15N_0__SHIFT4ine P_FRine0_PIFEPDNBfOVERRIDEf15I_RX_PDNBfOVERRIDEfD_EN15EMx16
#deRine P_FRine0_PIFEPDNBfOVERRIDEf15I_RX_PDNBfOVERRIDEfD_EN15E_PLI_UPDT5ine P_FRine0_PIFEPDNBfOVERRIDEf15I_RXEef_SERRIDEfEN_15_0x16
#dSRRine P_FRine0_PIFEPDNBfOVERRIDEf15I_RXEef_SERRIDEfEN_15__0__SHIFT8ine P_FRine0_PIFEPDNBfOVERRIDEf15I_RXEef_SERRIDEfD_EN15EMx16
#d2RRine P_FRine0_PIFEPDNBfOVERRIDEf15I_RXEef_SERRIDEfD_EN15E_PLI_UPDT9ine P_FRine0_PIFEPDNBfOVERRIDEf15I_TXL_RfOVERRIDEfEN_15E0_MASK 4RRine P_FRine0_PIFEPDNBfOVERRIDEf15I_TXL_RfOVERRIDEfEN_15E__SHTEP_Faine P_FRine0_PIFEPDNBfOVERRIDEf15I_TXL_RfOVERRIDEfD_EN15EMx16
#d38RRine P_FRine0_PIFEPDNBfOVERRIDEf15I_TXL_RfOVERRIDEfD_EN15E_0__SHIFTbine P_FRine0_PIFEPDNBfOVERRIDEf15I_RXL_RfOVERRIDEfEN_15E0_MASK 4RRRine P_FRine0_PIFEPDNBfOVERRIDEf15I_RXL_RfOVERRIDEfEN_15E__SHTEP_Feine P_FRine0_PIFEPDNBfOVERRIDEf15I_RXL_RfOVERRIDEfD_EN15EMx16
#d38RRRine P_FRine0_PIFEPDNBfOVERRIDEf15I_RXL_RfOVERRIDEfD_EN15E_0__SHIFTfine P_FRine0_PIFE_EQ_QMODUS_8N__EQ_CALIBRATIOef8N0x16
#dSine P_FRine0_PIFE_EQ_QMODUS_8N__EQ_CALIBRATIOef8N__SHTEP_FRine P_FRine0_PIFE_EQ_QMODUS_8N__EQ_RXDETECT_8
#define2ine P_FRine0_PIFE_EQ_QMODUS_8N__EQ_RXDETECT_8
_PLI_UPDT1ine P_FRine0_PIFE_EQ_QMODUS_8N__EQ_EXIT_L1_TO_L0S_8fMx16
#d4ine P_FRine0_PIFE_EQ_QMODUS_8N__EQ_EXIT_L1_TO_L0S_8f_PLI_UPDT2ine P_FRine0_PIFE_EQ_QMODUS_8N__EQ_EXIT_L1_TO_L0_8fMx16
#d8ine P_FRine0_PIFE_EQ_QMODUS_8N__EQ_EXIT_L1_TO_L0_8f_0__SHIFT 0x0
#define0_PIFE_EQ_QMODUS_8N__EQ_ENTER_L1_FROM_L0S_8N0x16
#dSRine P_FRine0_PIFE_EQ_QMODUS_8N__EQ_ENTER_L1_FROM_L0S_8N_0__SHIFT4ine P_FRine0_PIFE_EQ_QMODUS_8N__EQ_ENTER_L1_FROM_L0N8
#define2Rine P_FRine0_PIFE_EQ_QMODUS_8N__EQ_ENTER_L1_FROM_L0N8
_0__SHIFT5ine P_FRine0_PIFE_EQ_QMODUS_8N__EQ_SPEED_CHANGEE8fMx16
#d4Rine P_FRine0_PIFE_EQ_QMODUS_8N__EQ_SPEED_CHANGEE8f_0__SHIFT6ine P_FRine0_PIFE_EQ_QMODUS_8N__EQ_PHASE_8fMx16
#d70Rine P_FRine0_PIFE_EQ_QMODUS_8N__EQ_PHASE_8f_0__SHIFT8ine P_FRine0_PIFE_EQ_QMODUS_9N__EQ_CALIBRATIOef9N0x16
#dSine P_FRine0_PIFE_EQ_QMODUS_9N__EQ_CALIBRATIOef9N__SHTEP_FRine P_FRine0_PIFE_EQ_QMODUS_9N__EQ_RXDETECT_9
#define2ine P_FRine0_PIFE_EQ_QMODUS_9N__EQ_RXDETECT_9
_PLI_UPDT1ine P_FRine0_PIFE_EQ_QMODUS_9N__EQ_EXIT_L1_TO_L0S_9fMx16
#d4ine P_FRine0_PIFE_EQ_QMODUS_9N__EQ_EXIT_L1_TO_L0S_9f_PLI_UPDT2ine P_FRine0_PIFE_EQ_QMODUS_9N__EQ_EXIT_L1_TO_L0_9fMx16
#d8ine P_FRine0_PIFE_EQ_QMODUS_9N__EQ_EXIT_L1_TO_L0_9f_0__SHIFT 0x0
#define0_PIFE_EQ_QMODUS_9N__EQ_ENTER_L1_FROM_L0S_9N0x16
#dSRine P_FRine0_PIFE_EQ_QMODUS_9N__EQ_ENTER_L1_FROM_L0S_9N_0__SHIFT4ine P_FRine0_PIFE_EQ_QMODUS_9N__EQ_ENTER_L1_FROM_L0N9EMx16
#d2Rine P_FRine0_PIFE_EQ_QMODUS_9N__EQ_ENTER_L1_FROM_L0N9E_0__SHIFT5ine P_FRine0_PIFE_EQ_QMODUS_9N__EQ_SPEED_CHANGEE9fMx16
#d4Rine P_FRine0_PIFE_EQ_QMODUS_9N__EQ_SPEED_CHANGEE9f_0__SHIFT6ine P_FRine0_PIFE_EQ_QMODUS_9N__EQ_PHASE_9fMx16
#d70Rine P_FRine0_PIFE_EQ_QMODUS_9N__EQ_PHASE_9f_0__SHIFT8ine P_FRine0_PIFE_EQ_QMODUS_10N__EQ_CALIBRATIOef10_0x16
#dSine P_FRine0_PIFE_EQ_QMODUS_10N__EQ_CALIBRATIOef10___SHTEP_FRine P_FRine0_PIFE_EQ_QMODUS_10N__EQ_RXDETECT_10N0x16
#d2ine P_FRine0_PIFE_EQ_QMODUS_10N__EQ_RXDETECT_10N_PLI_UPDT1ine P_FRine0_PIFE_EQ_QMODUS_10N__EQ_EXIT_L1_TO_L0S_10_0x16
#d4ine P_FRine0_PIFE_EQ_QMODUS_10N__EQ_EXIT_L1_TO_L0S_10__PLI_UPDT2ine P_FRine0_PIFE_EQ_QMODUS_10N__EQ_EXIT_L1_TO_L0_10_0x16
#d8ine P_FRine0_PIFE_EQ_QMODUS_10N__EQ_EXIT_L1_TO_L0_10__0__SHIFT 0x0
#define0_PIFE_EQ_QMODUS_10N__EQ_ENTER_L1_FROM_L0S_10_0x16
#dSRine P_FRine0_PIFE_EQ_QMODUS_10N__EQ_ENTER_L1_FROM_L0S_10__0__SHIFT4ine P_FRine0_PIFE_EQ_QMODUS_10N__EQ_ENTER_L1_FROM_L0N10E0_MASK 2Rine P_FRine0_PIFE_EQ_QMODUS_10N__EQ_ENTER_L1_FROM_L0N10E_0__SHIFT5ine P_FRine0_PIFE_EQ_QMODUS_10N__EQ_SPEED_CHANGEE10_0x16
#d4Rine P_FRine0_PIFE_EQ_QMODUS_10N__EQ_SPEED_CHANGEE10__0__SHIFT6ine P_FRine0_PIFE_EQ_QMODUS_10N__EQ_PHASE_10_0x16
#d70Rine P_FRine0_PIFE_EQ_QMODUS_10N__EQ_PHASE_10__0__SHIFT8ine P_FRine0_PIFE_EQ_QMODUS_11N__EQ_CALIBRATIOef11_0x16
#dSine P_FRine0_PIFE_EQ_QMODUS_11N__EQ_CALIBRATIOef11___SHTEP_FRine P_FRine0_PIFE_EQ_QMODUS_11N__EQ_RXDETECT_11N0x16
#d2ine P_FRine0_PIFE_EQ_QMODUS_11N__EQ_RXDETECT_11N_PLI_UPDT1ine P_FRine0_PIFE_EQ_QMODUS_11N__EQ_EXIT_L1_TO_L0S_11_0x16
#d4ine P_FRine0_PIFE_EQ_QMODUS_11N__EQ_EXIT_L1_TO_L0S_11__PLI_UPDT2ine P_FRine0_PIFE_EQ_QMODUS_11N__EQ_EXIT_L1_TO_L0_11N0x16
#d8ine P_FRine0_PIFE_EQ_QMODUS_11N__EQ_EXIT_L1_TO_L0_11N_0__SHIFT 0x0
#define0_PIFE_EQ_QMODUS_11N__EQ_ENTER_L1_FROM_L0S_11_0x16
#dSRine P_FRine0_PIFE_EQ_QMODUS_11N__EQ_ENTER_L1_FROM_L0S_11__0__SHIFT4ine P_FRine0_PIFE_EQ_QMODUS_11N__EQ_ENTER_L1_FROM_L0_11N0x16
#d2Rine P_FRine0_PIFE_EQ_QMODUS_11N__EQ_ENTER_L1_FROM_L0_11N_0__SHIFT5ine P_FRine0_PIFE_EQ_QMODUS_11N__EQ_SPEED_CHANGEE11_0x16
#d4Rine P_FRine0_PIFE_EQ_QMODUS_11N__EQ_SPEED_CHANGEE11__0__SHIFT6ine P_FRine0_PIFE_EQ_QMODUS_11N__EQ_PHASE_11_0x16
#d70Rine P_FRine0_PIFE_EQ_QMODUS_11N__EQ_PHASE_11__0__SHIFT8ine P_FRine0_PIFE_EQ_QMODUS_12N__EQ_CALIBRATIOef12_0x16
#dSine P_FRine0_PIFE_EQ_QMODUS_12N__EQ_CALIBRATIOef12___SHTEP_FRine P_FRine0_PIFE_EQ_QMODUS_12N__EQ_RXDETECT_12N0x16
#d2ine P_FRine0_PIFE_EQ_QMODUS_12N__EQ_RXDETECT_12N_PLI_UPDT1ine P_FRine0_PIFE_EQ_QMODUS_12N__EQ_EXIT_L1_TO_L0S_12f0_MASK 4ine P_FRine0_PIFE_EQ_QMODUS_12N__EQ_EXIT_L1_TO_L0S_12f_PLI_UPDT2ine P_FRine0_PIFE_EQ_QMODUS_12N__EQ_EXIT_L1_TO_L0_12N0x16
#d8ine P_FRine0_PIFE_EQ_QMODUS_12N__EQ_EXIT_L1_TO_L0_12N_0__SHIFT 0x0
#define0_PIFE_EQ_QMODUS_12N__EQ_ENTER_L1_FROM_L0S_12_0x16
#dSRine P_FRine0_PIFE_EQ_QMODUS_12N__EQ_ENTER_L1_FROM_L0S_12__0__SHIFT4ine P_FRine0_PIFE_EQ_QMODUS_12N__EQ_ENTER_L1_FROM_L0N12E0_MASK 2Rine P_FRine0_PIFE_EQ_QMODUS_12N__EQ_ENTER_L1_FROM_L0N12E_0__SHIFT5ine P_FRine0_PIFE_EQ_QMODUS_12N__EQ_SPEED_CHANGEE12E0_MASK 4Rine P_FRine0_PIFE_EQ_QMODUS_12N__EQ_SPEED_CHANGEE12E_0__SHIFT6ine P_FRine0_PIFE_EQ_QMODUS_12N__EQ_PHASE_12_0x16
#d70Rine P_FRine0_PIFE_EQ_QMODUS_12N__EQ_PHASE_12__0__SHIFT8ine P_FRine0_PIFE_EQ_QMODUS_13N__EQ_CALIBRATIOef13N0x16
#dSine P_FRine0_PIFE_EQ_QMODUS_13N__EQ_CALIBRATIOef13N__SHTEP_FRine P_FRine0_PIFE_EQ_QMODUS_13N__EQ_RXDETECT_13N0x16
#d2ine P_FRine0_PIFE_EQ_QMODUS_13N__EQ_RXDETECT_13N_PLI_UPDT1ine P_FRine0_PIFE_EQ_QMODUS_13N__EQ_EXIT_L1_TO_L0S_13f0_MASK 4ine P_FRine0_PIFE_EQ_QMODUS_13N__EQ_EXIT_L1_TO_L0S_13f_PLI_UPDT2ine P_FRine0_PIFE_EQ_QMODUS_13N__EQ_EXIT_L1_TO_L0_13
#define8ine P_FRine0_PIFE_EQ_QMODUS_13N__EQ_EXIT_L1_TO_L0_13
_0__SHIFT 0x0
#define0_PIFE_EQ_QMODUS_13N__EQ_ENTER_L1_FROM_L0S_13N0x16
#dSRine P_FRine0_PIFE_EQ_QMODUS_13N__EQ_ENTER_L1_FROM_L0S_13N_0__SHIFT4ine P_FRine0_PIFE_EQ_QMODUS_13N__EQ_ENTER_L1_FROM_L0N13
#define2Rine P_FRine0_PIFE_EQ_QMODUS_13N__EQ_ENTER_L1_FROM_L0N13
_0__SHIFT5ine P_FRine0_PIFE_EQ_QMODUS_13N__EQ_SPEED_CHANGEE13E0_MASK 4Rine P_FRine0_PIFE_EQ_QMODUS_13N__EQ_SPEED_CHANGEE13E_0__SHIFT6ine P_FRine0_PIFE_EQ_QMODUS_13N__EQ_PHASE_13_0x16
#d70Rine P_FRine0_PIFE_EQ_QMODUS_13N__EQ_PHASE_13__0__SHIFT8ine P_FRine0_PIFE_EQ_QMODUS_14N__EQ_CALIBRATIOef14N0x16
#dSine P_FRine0_PIFE_EQ_QMODUS_14N__EQ_CALIBRATIOef14N__SHTEP_FRine P_FRine0_PIFE_EQ_QMODUS_14N__EQ_RXDETECT_14N0x16
#d2ine P_FRine0_PIFE_EQ_QMODUS_14N__EQ_RXDETECT_14N_PLI_UPDT1ine P_FRine0_PIFE_EQ_QMODUS_14N__EQ_EXIT_L1_TO_L0S_14f0_MASK 4ine P_FRine0_PIFE_EQ_QMODUS_14N__EQ_EXIT_L1_TO_L0S_14f_PLI_UPDT2ine P_FRine0_PIFE_EQ_QMODUS_14N__EQ_EXIT_L1_TO_L0_14
#define8ine P_FRine0_PIFE_EQ_QMODUS_14N__EQ_EXIT_L1_TO_L0_14
_0__SHIFT 0x0
#define0_PIFE_EQ_QMODUS_14N__EQ_ENTER_L1_FROM_L0S_14N0x16
#dSRine P_FRine0_PIFE_EQ_QMODUS_14N__EQ_ENTER_L1_FROM_L0S_14N_0__SHIFT4ine P_FRine0_PIFE_EQ_QMODUS_14N__EQ_ENTER_L1_FROM_L0N14_0x16
#d2Rine P_FRine0_PIFE_EQ_QMODUS_14N__EQ_ENTER_L1_FROM_L0N14__0__SHIFT5ine P_FRine0_PIFE_EQ_QMODUS_14N__EQ_SPEED_CHANGEE14E0_MASK 4Rine P_FRine0_PIFE_EQ_QMODUS_14N__EQ_SPEED_CHANGEE14E_0__SHIFT6ine P_FRine0_PIFE_EQ_QMODUS_14N__EQ_PHASE_14_0x16
#d70Rine P_FRine0_PIFE_EQ_QMODUS_14N__EQ_PHASE_14__0__SHIFT8ine P_FRine0_PIFE_EQ_QMODUS_15N__EQ_CALIBRATIOef15N0x16
#dSine P_FRine0_PIFE_EQ_QMODUS_15N__EQ_CALIBRATIOef15N__SHTEP_FRine P_FRine0_PIFE_EQ_QMODUS_15N__EQ_RXDETECT_15N0x16
#d2ine P_FRine0_PIFE_EQ_QMODUS_15N__EQ_RXDETECT_15N_PLI_UPDT1ine P_FRine0_PIFE_EQ_QMODUS_15N__EQ_EXIT_L1_TO_L0S_15f0_MASK 4ine P_FRine0_PIFE_EQ_QMODUS_15N__EQ_EXIT_L1_TO_L0S_15f_PLI_UPDT2ine P_FRine0_PIFE_EQ_QMODUS_15N__EQ_EXIT_L1_TO_L0_15f0_MASK 8ine P_FRine0_PIFE_EQ_QMODUS_15N__EQ_EXIT_L1_TO_L0_15f_0__SHIFT 0x0
#define0_PIFE_EQ_QMODUS_15N__EQ_ENTER_L1_FROM_L0S_15N0x16
#dSRine P_FRine0_PIFE_EQ_QMODUS_15N__EQ_ENTER_L1_FROM_L0S_15N_0__SHIFT4ine P_FRine0_PIFE_EQ_QMODUS_15N__EQ_ENTER_L1_FROM_L0_15N0x16
#d2Rine P_FRine0_PIFE_EQ_QMODUS_15N__EQ_ENTER_L1_FROM_L0_15N_0__SHIFT5ine P_FRine0_PIFE_EQ_QMODUS_15N__EQ_SPEED_CHANGEE15E0_MASK 4Rine P_FRine0_PIFE_EQ_QMODUS_15N__EQ_SPEED_CHANGEE15E_0__SHIFT6ine P_FRine0_PIFE_EQ_QMODUS_15N__EQ_PHASE_15_0x16
#d70Rine P_FRine0_PIFE_EQ_QMODUS_15N__EQ_PHASE_15__0__SHIFT8ine P_FRine1_PIFE_CRATCH__PIFE_CRATCH_0x16
#dffffffffine P_FRine1_PIFE_CRATCH__PIFE_CRATCH___SHTEP_FRine P_FRine1_PIFEHW_DEBUG__Pe1_PIFEHW_00_DEBUG_0x16
#dSine P_FRine1_PIFEHW_DEBUG__Pe1_PIFEHW_00_DEBUG___SHTEP_FRine P_FRine1_PIFEHW_DEBUG__Pe1_PIFEHW_01_DEBUG_0x16
#d2ine P_FRine1_PIFEHW_DEBUG__Pe1_PIFEHW_01_DEBUG__PLI_UPDT1ine P_FRine1_PIFEHW_DEBUG__Pe1_PIFEHW_02_DEBUG_0x16
#d4ine P_FRine1_PIFEHW_DEBUG__Pe1_PIFEHW_02_DEBUG__PLI_UPDT2ine P_FRine1_PIFEHW_DEBUG__Pe1_PIFEHW_03_DEBUG_0x16
#d8ine P_FRine1_PIFEHW_DEBUG__Pe1_PIFEHW_03_DEBUG__0__SHIFT 0x0
#define1_PIFEHW_DEBUG__Pe1_PIFEHW_04_DEBUG_0x16
#dSRine P_FRine1_PIFEHW_DEBUG__Pe1_PIFEHW_04_DEBUG__0__SHIFT4ine P_FRine1_PIFEHW_DEBUG__Pe1_PIFEHW_05_DEBUG_0x16
#d2Rine P_FRine1_PIFEHW_DEBUG__Pe1_PIFEHW_05_DEBUG__0__SHIFT5ine P_FRine1_PIFEHW_DEBUG__Pe1_PIFEHW_06_DEBUG_0x16
#d4Rine P_FRine1_PIFEHW_DEBUG__Pe1_PIFEHW_06_DEBUG__0__SHIFT6ine P_FRine1_PIFEHW_DEBUG__Pe1_PIFEHW_07_DEBUG_0x16
#d8Rine P_FRine1_PIFEHW_DEBUG__Pe1_PIFEHW_07_DEBUG__0__SHIFT7ine P_FRine1_PIFEHW_DEBUG__Pe1_PIFEHW_08_DEBUG_0x16
#dSRRine P_FRine1_PIFEHW_DEBUG__Pe1_PIFEHW_08_DEBUG__0__SHIFT8ine P_FRine1_PIFEHW_DEBUG__Pe1_PIFEHW_09_DEBUG_0x16
#d2RRine P_FRine1_PIFEHW_DEBUG__Pe1_PIFEHW_09_DEBUG__0__SHIFT9ine P_FRine1_PIFEHW_DEBUG__Pe1_PIFEHW_10_DEBUG_0x16
#d4RRine P_FRine1_PIFEHW_DEBUG__Pe1_PIFEHW_10_DEBUG___SHTEP_Faine P_FRine1_PIFEHW_DEBUG__Pe1_PIFEHW_11_DEBUG_0x16
#d8RRine P_FRine1_PIFEHW_DEBUG__Pe1_PIFEHW_11_DEBUG__PLI_UPDTbine P_FRine1_PIFEHW_DEBUG__Pe1_PIFEHW_12_DEBUG_0x16
#dSRRRine P_FRine1_PIFEHW_DEBUG__Pe1_PIFEHW_12_DEBUG__PLI_UPDTcine P_FRine1_PIFEHW_DEBUG__Pe1_PIFEHW_13_DEBUG_0x16
#d2RRRine P_FRine1_PIFEHW_DEBUG__Pe1_PIFEHW_13_DEBUG__0__SHIFTdine P_FRine1_PIFEHW_DEBUG__Pe1_PIFEHW_14_DEBUG_0x16
#d4RRRine P_FRine1_PIFEHW_DEBUG__Pe1_PIFEHW_14_DEBUG__0__SHIFTeine P_FRine1_PIFEHW_DEBUG__Pe1_PIFEHW_15_DEBUG_0x16
#d8RRRine P_FRine1_PIFEHW_DEBUG__Pe1_PIFEHW_15_DEBUG__0__SHIFTfine P_FRine1_PIFEPRG6_EPRG_SPEEDCHANGEESTEP4_DELAYEMx16
#d3ffffine P_FRine1_PIFEPRG6_EPRG_SPEEDCHANGEESTEP4_DELAYE__SHTEP_FRine P_FRine1_PIFEPRG7_EPRG_SPEEDCHANGEESTEP4_FIRSTGEN3_DELAYEMx16
#d3ffffine P_FRine1_PIFEPRG7_EPRG_SPEEDCHANGEESTEP4_FIRSTGEN3_DELAYE__SHTEP_FRine P_FRine1_PIFECNTLN__ERIAL_CFG_ENABLE_0x16
#dSine P_FRine1_PIFECNTLN__ERIAL_CFG_ENABLE___SHTEP_FRine P_FRine1_PIFECNTLN_DA_FIFO_RESET_0N0x16
#d2ine P_FRine1_PIFECNTLN_DA_FIFO_RESET_0N_PLI_UPDT1ine P_FRine1_PIFECNTLN_PHY_CRfEN_MODE_0x16
#d4ine P_FRine1_PIFECNTLN_PHY_CRfEN_MODE__PLI_UPDT2ine P_FRine1_PIFECNTLN_PHYCMD_CRfEN_MODE_0x16
#d8ine P_FRine1_PIFECNTLN_PHYCMD_CRfEN_MODE__0__SHIFT 0x0
#define1_PIFECNTLN_EI_DET_CYCLE_0ODE_0x16
#dSRine P_FRine1_PIFECNTLN_EI_DET_CYCLE_0ODE__0__SHIFT4ine P_FRine1_PIFECNTLN_DA_FIFO_RESET_1N0x16
#d2Rine P_FRine1_PIFECNTLN_DA_FIFO_RESET_1N_0__SHIFT5ine P_FRine1_PIFECNTLN_RXDETECT_FIFO_RESET_MODE_0x16
#d4Rine P_FRine1_PIFECNTLN_RXDETECT_FIFO_RESET_MODE__0__SHIFT6ine P_FRine1_PIFECNTLN_RXDETECT_TX_PWR_MODE_0x16
#d8Rine P_FRine1_PIFECNTLN_RXDETECT_TX_PWR_MODE__0__SHIFT7ine P_FRine1_PIFECNTLN_DIVINIT_0ODE_0x16
#dSRRine P_FRine1_PIFECNTLN_DIVINIT_0ODE__0__SHIFT8ine P_FRine1_PIFECNTLN_DA_FIFO_RESET_2E0_MASK 2RRine P_FRine1_PIFECNTLN_DA_FIFO_RESET_2E_0__SHIFT9ine P_FRine1_PIFECNTLN_PLL_BINDING_ENABLE_0x16
#d4RRine P_FRine1_PIFECNTLN_PLL_BINDING_ENABLE___SHTEP_Faine P_FRine1_PIFECNTLN__C_CALIB_DONEECNTLN0x16
#d8RRine P_FRine1_PIFECNTLN__C_CALIB_DONEECNTLN_PLI_UPDTbine P_FRine1_PIFECNTLN_DIVINIT_ENABLE_0x16
#dSRRRine P_FRine1_PIFECNTLN_DIVINIT_ENABLE__PLI_UPDTcine P_FRine1_PIFECNTLN_DA_FIFO_RESET_3_0x16
#d2RRRine P_FRine1_PIFECNTLN_DA_FIFO_RESET_3__0__SHIFTdine P_FRine1_PIFECNTLN_PLL0_IN_GEN3_MODE_0x16
#d4RRRine P_FRine1_PIFECNTLN_PLL0_IN_GEN3_MODE__0__SHIFTeine P_FRine1_PIFECNTLN_FORCE_TxFreqEquZeroinDTMfEN_Mx16
#d8RRRine P_FRine1_PIFECNTLN_FORCE_TxFreqEquZeroinDTMfEN__0__SHIFTfine P_FRine1_PIFECNTLN_TXGND_TIME_0x16
#dSRRRRine P_FRine1_PIFECNTLN_TXGND_TIME__PLI_UPDT1Rine P_FRine1_PIFECNTLN_LS2_EXIT_TIME_0x16
#deRRRRine P_FRine1_PIFECNTLN_LS2_EXIT_TIME__PLI_UPDT11ine P_FRine1_PIFECNTLN_EI_CYCLE_OFF_TIME_0x16
#d70RRRRine P_FRine1_PIFECNTLN_EI_CYCLE_OFF_TIME__PLI_UPDT14ine P_FRine1_PIFECNTLN_EXIT_L0S_INIT_DIS_Mx16
#d8RRRRRine P_FRine1_PIFECNTLN_EXIT_L0S_INIT_DIS__PLI_UPDT17ine P_FRine1_PIFECNTLN_RXEefGATER_0x16
#df0RRRRRine P_FRine1_PIFECNTLN_RXEefGATER__PLI_UPDT18ine P_FRine1_PIFECNTLN_EXTEND_WAIT_FOR_RAMPUP_0x16
#dSRRRRRRRine P_FRine1_PIFECNTLN_EXTEND_WAIT_FOR_RAMPUP__PLI_UPDT1cine P_FRine1_PIFECNTLN_IGNORE_TxDataValid_EP_DIS_Mx16
#d2RRRRRRRine P_FRine1_PIFECNTLN_IGNORE_TxDataValid_EP_DIS__PLI_UPDT1dine P_FRine1_PIFECNTLN_PHYRESPONSEMODE_ON_RXDETfEN_Mx16
#d4RRRRRRRine P_FRine1_PIFECNTLN_PHYRESPONSEMODE_ON_RXDETfEN__PLI_UPDT1eine P_FRine1_PIFEPAIRING__X2_LANEE1f0N0x16
#dSine P_FRine1_PIFEPAIRING__X2_LANEE1f0N__SHTEP_FRine P_FRine1_PIFEPAIRING__X2_LANEE3_2N0x16
#d2ine P_FRine1_PIFEPAIRING__X2_LANEE3_2N_PLI_UPDT1ine P_FRine1_PIFEPAIRING__X2_LANEE5_4f0_MASK 4ine P_FRine1_PIFEPAIRING__X2_LANEE5_4f_PLI_UPDT2ine P_FRine1_PIFEPAIRING__X2_LANEE7_6f0_MASK 8ine P_FRine1_PIFEPAIRING__X2_LANEE7_6f_0__SHIFT 0x0
#define1_PIFEPAIRING__X2_LANEE9_8N0x16
#dSRine P_FRine1_PIFEPAIRING__X2_LANEE9_8N_0__SHIFT4ine P_FRine1_PIFEPAIRING__X2_LANEE11N10E0_MASK 2Rine P_FRine1_PIFEPAIRING__X2_LANEE11N10E_0__SHIFT5ine P_FRine1_PIFEPAIRING__X2_LANEE13E12E0_MASK 4Rine P_FRine1_PIFEPAIRING__X2_LANEE13E12E_0__SHIFT6ine P_FRine1_PIFEPAIRING__X2_LANEE15_14
#define8Rine P_FRine1_PIFEPAIRING__X2_LANEE15_14__0__SHIFT7ine P_FRine1_PIFEPAIRING__X4_LANEE3_0_0x16
#dSRRine P_FRine1_PIFEPAIRING__X4_LANEE3_0__0__SHIFT8ine P_FRine1_PIFEPAIRING__X4_LANEE7_4_0x16
#d2RRine P_FRine1_PIFEPAIRING__X4_LANEE7_4__0__SHIFT9ine P_FRine1_PIFEPAIRING__X4_LANEE11N8fMx16
#d4RRine P_FRine1_PIFEPAIRING__X4_LANEE11N8f__SHTEP_Faine P_FRine1_PIFEPAIRING__X4_LANEE15_12N0x16
#d8RRine P_FRine1_PIFEPAIRING__X4_LANEE15N12E_0__SHIFTbine P_FRine1_PIFEPAIRING__X8_LANEE7_0_0x16
#dSRRRRine P_FRine1_PIFEPAIRING__X8_LANEE7_0__PLI_UPDT1Rine P_FRine1_PIFEPAIRING__X8_LANEE15N8_Mx16
#d2RRRRine P_FRine1_PIFEPAIRING__X8_LANEE15N8__PLI_UPDT11ine P_FRine1_PIFEPAIRING__X16_LANEE15N0_0x16
#dSRRRRRine P_FRine1_PIFEPAIRING__X16_LANEE15N0__PLI_UPDT14ine P_FRine1_PIFEPAIRING__MULTI_PIFEMx16
#d2RRRRRRine P_FRine1_PIFEPAIRING__MULTI_PIFE_PLI_UPDT19ine P_FRine1_PIFEPWRDOWef0N_TX_POWER_QMODE_IN_TXS2_0_0x16
#d7ine P_FRine1_PIFEPWRDOWef0N_TX_POWER_QMODE_IN_TXS2_0___SHTEP_FRine P_FRine1_PIFEPWRDOWef0N_FORCE_RXEefIN_L0s_0N0x16
#d8ine P_FRine1_PIFEPWRDOWef0N_FORCE_RXEefIN_L0s_0N_0__SHIFT 0x0
#define1_PIFEPWRDOWef0N_RX_POWER_QMODE_IN_RXS2_0_0x16
#d7Rine P_FRine1_PIFEPWRDOWef0N_RX_POWER_QMODE_IN_RXS2_0__0__SHIFT4ine P_FRine1_PIFEPWRDOWef0N_PLL_POWER_QMODE_IN_TXS2_0_0x16
#d38Rine P_FRine1_PIFEPWRDOWef0N_PLL_POWER_QMODE_IN_TXS2_0__0__SHIFT7ine P_FRine1_PIFEPWRDOWef0N_PLL_POWER_QMODE_IN_OFF_0_0x16
#dScRRine P_FRine1_PIFEPWRDOWef0N_PLL_POWER_QMODE_IN_OFF_0___SHTEP_Faine P_FRine1_PIFEPWRDOWef0N_TX2P5CLK_CLOCKfGATING_EN_0_0x16
#dSRRRRine P_FRine1_PIFEPWRDOWef0N_TX2P5CLK_CLOCKfGATING_EN_0__PLI_UPDT1Rine P_FRine1_PIFEPWRDOWef0N_PLL_RAMP_UP_TIME_0_0x16
#d70RRRRRine P_FRine1_PIFEPWRDOWef0N_PLL_RAMP_UP_TIME_0__PLI_UPDT18ine P_FRine1_PIFEPWRDOWef0N_PLLL_RfOVERRIDEfEN_0_0x16
#dSRRRRRRRine P_FRine1_PIFEPWRDOWef0N_PLLL_RfOVERRIDEfEN_0__PLI_UPDT1cine P_FRine1_PIFEPWRDOWef0N_PLLL_RfOVERRIDEfD_EN0_0x16
#deRRRRRRRine P_FRine1_PIFEPWRDOWef0N_PLLL_RfOVERRIDEfD_EN0__PLI_UPDT1dine P_FRine1_PIFEPWRDOWef1N_TX_POWER_QMODE_IN_TXS2_1_0x16
#d7ine P_FRine1_PIFEPWRDOWef1N_TX_POWER_QMODE_IN_TXS2_1___SHTEP_FRine P_FRine1_PIFEPWRDOWef1N_FORCE_RXEefIN_L0s_1N0x16
#d8ine P_FRine1_PIFEPWRDOWef1N_FORCE_RXEefIN_L0s_1N_0__SHIFT 0x0
#define1_PIFEPWRDOWef1N_RX_POWER_QMODE_IN_RXS2_1_0x16
#d7Rine P_FRine1_PIFEPWRDOWef1N_RX_POWER_QMODE_IN_RXS2_1__0__SHIFT4ine P_FRine1_PIFEPWRDOWef1N_PLL_POWER_QMODE_IN_TXS2_1_0x16
#d38Rine P_FRine1_PIFEPWRDOWef1N_PLL_POWER_QMODE_IN_TXS2_1__0__SHIFT7ine P_FRine1_PIFEPWRDOWef1N_PLL_POWER_QMODE_IN_OFF_1_0x16
#dScRRine P_FRine1_PIFEPWRDOWef1N_PLL_POWER_QMODE_IN_OFF_1___SHTEP_Faine P_FRine1_PIFEPWRDOWef1N_TX2P5CLK_CLOCKfGATING_EN_1_0x16
#dSRRRRine P_FRine1_PIFEPWRDOWef1N_TX2P5CLK_CLOCKfGATING_EN_1__PLI_UPDT1Rine P_FRine1_PIFEPWRDOWef1N_PLL_RAMP_UP_TIME_1_0x16
#d70RRRRRine P_FRine1_PIFEPWRDOWef1N_PLL_RAMP_UP_TIME_1__PLI_UPDT18ine P_FRine1_PIFEPWRDOWef1N_PLLL_RfOVERRIDEfEN_1_0x16
#dSRRRRRRRine P_FRine1_PIFEPWRDOWef1N_PLLL_RfOVERRIDEfEN_1__PLI_UPDT1cine P_FRine1_PIFEPWRDOWef1N_PLLL_RfOVERRIDEfD_EN1_0x16
#deRRRRRRRine P_FRine1_PIFEPWRDOWef1N_PLLL_RfOVERRIDEfD_EN1__PLI_UPDT1dine P_FRine1_PIFECNTL2N_RXDETECT_PRG_EN_Mx16
#d1ine P_FRine1_PIFECNTL2N_RXDETECT_PRG_EN___SHTEP_FRine P_FRine1_PIFECNTL2N_RXDETECT_SAMPL_TIME_0x16
#d6ine P_FRine1_PIFECNTL2N_RXDETECT_SAMPL_TIME__PLI_UPDT1ine P_FRine1_PIFECNTL2N_PLL_RAMP_UP_TIME_PRG_EN_Mx16
#d8ine P_FRine1_PIFECNTL2N_PLL_RAMP_UP_TIME_PRG_EN__0__SHIFT 0x0
#define1_PIFECNTL2N_LS2_EXIT_TIME_PRG_EN_Mx16
#d1Rine P_FRine1_PIFECNTL2N_LS2_EXIT_TIME_PRG_EN__0__SHIFT4ine P_FRine1_PIFECNTL2N__ERVICE2ESTEP4_DELAYEPRG_EN_Mx16
#d2Rine P_FRine1_PIFECNTL2N__ERVICE2ESTEP4_DELAYEPRG_EN__0__SHIFT5ine P_FRine1_PIFECNTL2N__ERVICE3ESTEP4_DELAYEPRG_EN_Mx16
#d4Rine P_FRine1_PIFECNTL2N__ERVICE3ESTEP4_DELAYEPRG_EN__0__SHIFT6ine P_FRine1_PIFECNTL2N_RXDETECT_OVERRIDEfEN_0x16
#d8Rine P_FRine1_PIFECNTL2N_RXDETECT_OVERRIDEfEN__0__SHIFT7ine P_FRine1_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN0_0x16
#dSRRine P_FRine1_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN0__0__SHIFT8ine P_FRine1_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN1N0x16
#d2RRine P_FRine1_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN1N_0__SHIFT9ine P_FRine1_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN2E0_MASK 4RRine P_FRine1_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN2E__SHTEP_Faine P_FRine1_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN3
#define8RRine P_FRine1_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN3
_0__SHIFTbine P_FRine1_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN4_0x16
#dSRRRine P_FRine1_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN4__0__SHIFTcine P_FRine1_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN5EMx16
#d2RRRine P_FRine1_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN5__0__SHIFTdine P_FRine1_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN6fMx16
#d4RRRine P_FRine1_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN6f_0__SHIFTeine P_FRine1_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN7
#define8RRRine P_FRine1_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN7__0__SHIFTfine P_FRine1_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN8_0x16
#dSRRRRine P_FRine1_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN8__PLI_UPDT1Rine P_FRine1_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN9EMx16
#d2RRRRine P_FRine1_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN9
_PLI_UPDT11ine P_FRine1_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN10_0x16
#d4RRRRine P_FRine1_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN10__PLI_UPDT12ine P_FRine1_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN11
#define8RRRRine P_FRine1_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN11__PLI_UPDT1 0x0
#define1_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN12_0x16
#dSRRRRR0x0
#define1_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN12__PLI_UPDT14ine P_FRine1_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN13_0x16
#d2RRRRR0x0
#define1_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN13N_PLI_UPDT15ine P_FRine1_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN14E0_MASK 4RRRRR0x0
#define1_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN14N_PLI_UPDT16ine P_FRine1_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN15EMx16
#d8RRRRRine P_FRine1_PIFECNTL2N_RXDETECT_OVERRIDEfD_EN15E_PLI_UPDT17ine P_FRine1_PIFECNTL2I_RXLHYQMODUS_DELAYEMx16
#d70RRRRRine P_FRine1_PIFECNTL2I_RXLHYQMODUS_DELAYE_PLI_UPDT18ine P_FRine1_PIFECNTL2I_RX_QMOGGERING_MODE_0x16
#d8RRRRRRine P_FRine1_PIFECNTL2I_RX_QMOGGERING_MODE__PLI_UPDT1bine P_FRine1_PIFECNTL2N_SPEEDCHANGEESTEP2_DELAYEPRG_EN_Mx16
#dSRRRRRRRine P_FRine1_PIFECNTL2N_SPEEDCHANGEESTEP2_DELAYEPRG_EN__PLI_UPDT1cine P_FRine1_PIFECNTL2I_RX_QMOGGERING_DISABLE_0x16
#d2RRRRRRRine P_FRine1_PIFECNTL2I_RX_QMOGGERING_DISABLE__PLI_UPDT1dine P_FRine1_PIFECNTL2N_PLL1_ALWAYS_ON_EN_Mx16
#d4RRRRRRRine P_FRine1_PIFECNTL2N_PLL1_ALWAYS_ON_EN__PLI_UPDT1eine P_FRine1_PIFECNTL2N_SPEEDCHANGEESTEP4_DELAYEFORCE_LONGfEN_Mx16
#d8RRRRRRRine P_FRine1_PIFECNTL2N_SPEEDCHANGEESTEP4_DELAYEFORCE_LONGfEN__PLI_UPDT1fine P_FRine1_PIFETXLHYQMODUS_ETXLHYQMODUS_0N0x16
#dSine P_FRine1_PIFETXLHYQMODUS_ETXLHYQMODUS_0N__SHTEP_FRine P_FRine1_PIFETXLHYQMODUS_ETXLHYQMODUS_1N0x16
#d2ine P_FRine1_PIFETXLHYQMODUS_ETXLHYQMODUS_1N_PLI_UPDT1ine P_FRine1_PIFETXLHYQMODUS_ETXLHYQMODUS_2f0_MASK 4ine P_FRine1_PIFETXLHYQMODUS_ETXLHYQMODUS_2f_PLI_UPDT2ine P_FRine1_PIFETXLHYQMODUS_ETXLHYQMODUS_3
#define8ine P_FRine1_PIFETXLHYQMODUS_ETXLHYQMODUS_3
_0__SHIFT 0x0
#define1_PIFETXLHYQMODUS_ETXLHYQMODUS_4N0x16
#dSRine P_FRine1_PIFETXLHYQMODUS_ETXLHYQMODUS_4N_0__SHIFT4ine P_FRine1_PIFETXLHYQMODUS_ETXLHYQMODUS_5N0x16
#d2Rine P_FRine1_PIFETXLHYQMODUS_ETXLHYQMODUS_5N_0__SHIFT5ine P_FRine1_PIFETXLHYQMODUS_ETXLHYQMODUS_6fMx16
#d4Rine P_FRine1_PIFETXLHYQMODUS_ETXLHYQMODUS_6f_0__SHIFT6ine P_FRine1_PIFETXLHYQMODUS_ETXLHYQMODUS_7_0x16
#d8Rine P_FRine1_PIFETXLHYQMODUS_ETXLHYQMODUS_7__0__SHIFT7ine P_FRine1_PIFETXLHYQMODUS_ETXLHYQMODUS_8_0x16
#dSRRine P_FRine1_PIFETXLHYQMODUS_ETXLHYQMODUS_8__0__SHIFT8ine P_FRine1_PIFETXLHYQMODUS_ETXLHYQMODUS_9EMx16
#d2RRine P_FRine1_PIFETXLHYQMODUS_ETXLHYQMODUS_9E_0__SHIFT9ine P_FRine1_PIFETXLHYQMODUS_ETXLHYQMODUS_10E0_MASK 4RRine P_FRine1_PIFETXLHYQMODUS_ETXLHYQMODUS_10E__SHTEP_Faine P_FRine1_PIFETXLHYQMODUS_ETXLHYQMODUS_11
#define8RRine P_FRine1_PIFETXLHYQMODUS_ETXLHYQMODUS_11
_0__SHIFTbine P_FRine1_PIFETXLHYQMODUS_ETXLHYQMODUS_12_0x16
#dSRRRine P_FRine1_PIFETXLHYQMODUS_ETXLHYQMODUS_12__0__SHIFTcine P_FRine1_PIFETXLHYQMODUS_ETXLHYQMODUS_13_0x16
#d2RRRine P_FRine1_PIFETXLHYQMODUS_ETXLHYQMODUS_13__0__SHIFTdine P_FRine1_PIFETXLHYQMODUS_ETXLHYQMODUS_14E0_MASK 4RRRine P_FRine1_PIFETXLHYQMODUS_ETXLHYQMODUS_14E_0__SHIFTeine P_FRine1_PIFETXLHYQMODUS_ETXLHYQMODUS_15
#define8RRRine P_FRine1_PIFETXLHYQMODUS_ETXLHYQMODUS_15
_0__SHIFTfine P_FRine1_PIFE_C_CTLN__C_CALIBRATIOef0x16
#dSine P_FRine1_PIFE_C_CTLN__C_CALIBRATIOef__SHTEP_FRine P_FRine1_PIFE_C_CTLN__C_RXDETECT_0x16
#d2ine P_FRine1_PIFE_C_CTLN__C_RXDETECT__PLI_UPDT1ine P_FRine1_PIFE_C_CTLN__C_EXIT_L1_TO_L0S_0_MASK 4ine P_FRine1_PIFE_C_CTLN__C_EXIT_L1_TO_L0S__PLI_UPDT2ine P_FRine1_PIFE_C_CTLN__C_EXIT_L1_TO_L0
#define8ine P_FRine1_PIFE_C_CTLN__C_EXIT_L1_TO_L0
_0__SHIFT 0x0
#define1_PIFE_C_CTLN__C_ENTER_L1_FROM_L0S_0x16
#dSRine P_FRine1_PIFE_C_CTLN__C_ENTER_L1_FROM_L0S__0__SHIFT4ine P_FRine1_PIFE_C_CTLN__C_ENTER_L1_FROM_L0N0x16
#d2Rine P_FRine1_PIFE_C_CTLN__C_ENTER_L1_FROM_L0N_0__SHIFT5ine P_FRine1_PIFE_C_CTLN__C_SPEED_CHANGEEMx16
#d4Rine P_FRine1_PIFE_C_CTLN__C_SPEED_CHANGEE_0__SHIFT6ine P_FRine1_PIFE_C_CTLN__C_PHASE_1_0x16
#dSRRine P_FRine1_PIFE_C_CTLN__C_PHASE_1__0__SHIFT8ine P_FRine1_PIFE_C_CTLN__C_PHASE_2E0_MASK 2RRine P_FRine1_PIFE_C_CTLN__C_PHASE_2E_0__SHIFT9ine P_FRine1_PIFE_C_CTLN__C_PHASE_3E0_MASK 4RRine P_FRine1_PIFE_C_CTLN__C_PHASE_3E__SHTEP_Faine P_FRine1_PIFE_C_CTLN__C_PHASE_4
#define8RRine P_FRine1_PIFE_C_CTLN__C_PHASE_4
_0__SHIFTbine P_FRine1_PIFE_C_CTLN__C_PHASE_5_0x16
#dSRRRine P_FRine1_PIFE_C_CTLN__C_PHASE_5__0__SHIFTcine P_FRine1_PIFE_C_CTLN__C_PHASE_6_0x16
#d2RRRine P_FRine1_PIFE_C_CTLN__C_PHASE_6__0__SHIFTdine P_FRine1_PIFE_C_CTLN__C_PHASE_7E0_MASK 4RRRine P_FRine1_PIFE_C_CTLN__C_PHASE_7E_0__SHIFTeine P_FRine1_PIFE_C_CTLN__C_PHASE_8
#define8RRRine P_FRine1_PIFE_C_CTLN__C_PHASE_8
_0__SHIFTfine P_FRine1_PIFE_C_CTLN__C_LANEE0_RESUME_0x16
#dSRRRRine P_FRine1_PIFE_C_CTLN__C_LANEE0_RESUME__PLI_UPDT1Rine P_FRine1_PIFE_C_CTLN__C_LANEE1_RESUME_0x16
#d2RRRRine P_FRine1_PIFE_C_CTLN__C_LANEE1_RESUME__PLI_UPDT11ine P_FRine1_PIFE_C_CTLN__C_LANEE2_RESUME_0x16
#d4RRRRine P_FRine1_PIFE_C_CTLN__C_LANEE2_RESUME__PLI_UPDT12ine P_FRine1_PIFE_C_CTLN__C_LANEE3_RESUME_0x16
#d8RRRRine P_FRine1_PIFE_C_CTLN__C_LANEE3_RESUME__PLI_UPDT1 0x0
#define1_PIFE_C_CTLN__C_LANEE4_RESUME_0x16
#dSRRRRRine P_FRine1_PIFE_C_CTLN__C_LANEE4_RESUME__PLI_UPDT14ine P_FRine1_PIFE_C_CTLN__C_LANEE5_RESUME_0x16
#d2RRRRRine P_FRine1_PIFE_C_CTLN__C_LANEE5_RESUME__PLI_UPDT15ine P_FRine1_PIFE_C_CTLN__C_LANEE6_RESUME_0x16
#d4RRRRRine P_FRine1_PIFE_C_CTLN__C_LANEE6_RESUME__PLI_UPDT16ine P_FRine1_PIFE_C_CTLN__C_LANEE7_RESUME_0x16
#d8RRRRRine P_FRine1_PIFE_C_CTLN__C_LANEE7_RESUME__PLI_UPDT17ine P_FRine1_PIFE_C_CTLN__C_LANEE8_RESUME_0x16
#dSRRRRRRine P_FRine1_PIFE_C_CTLN__C_LANEE8_RESUME__PLI_UPDT18ine P_FRine1_PIFE_C_CTLN__C_LANEE9_RESUME_0x16
#d2RRRRRRine P_FRine1_PIFE_C_CTLN__C_LANEE9_RESUME__PLI_UPDT19ine P_FRine1_PIFE_C_CTLN__C_LANEE10_RESUME_0x16
#d4RRRRRRine P_FRine1_PIFE_C_CTLN__C_LANEE10_RESUME__PLI_UPDT1aine P_FRine1_PIFE_C_CTLN__C_LANEE11NRESUME_0x16
#d8RRRRRRine P_FRine1_PIFE_C_CTLN__C_LANEE11_RESUME__PLI_UPDT1bine P_FRine1_PIFE_C_CTLN__C_LANEE12_RESUME_0x16
#dSRRRRRRRine P_FRine1_PIFE_C_CTLN__C_LANEE12_RESUME__PLI_UPDT1cine P_FRine1_PIFE_C_CTLN__C_LANEE13_RESUME_0x16
#d2RRRRRRRine P_FRine1_PIFE_C_CTLN__C_LANEE13_RESUME__PLI_UPDT1dine P_FRine1_PIFE_C_CTLN__C_LANEE14_RESUME_0x16
#d4RRRRRRRine P_FRine1_PIFE_C_CTLN__C_LANEE14_RESUME__PLI_UPDT1eine P_FRine1_PIFE_C_CTLN__C_LANEE15_RESUME_0x16
#d8RRRRRRRine P_FRine1_PIFE_C_CTLN__C_LANEE15_RESUME__PLI_UPDT1fine P_FRine1_PIFEPWRDOWef2N_TX_POWER_QMODE_IN_TXS2_2_0x16
#d7ine P_FRine1_PIFEPWRDOWef2N_TX_POWER_QMODE_IN_TXS2_2___SHTEP_FRine P_FRine1_PIFEPWRDOWef2N_FORCE_RXEefIN_L0s_2N0x16
#d8ine P_FRine1_PIFEPWRDOWef2N_FORCE_RXEefIN_L0s_2N_0__SHIFT 0x0
#define1_PIFEPWRDOWef2N_RX_POWER_QMODE_IN_RXS2_2_0x16
#d700x0
#define1_PIFEPWRDOWef2N_RX_POWER_QMODE_IN_RXS2_2__0__SHIFT4ine P_FRine1_PIFEPWRDOWef2N_PLL_POWER_QMODE_IN_TXS2_2E0_MASK 38Rine P_FRine1_PIFEPWRDOWef2N_PLL_POWER_QMODE_IN_TXS2_2E_0__SHIFT7ine P_FRine1_PIFEPWRDOWef2N_PLL_POWER_QMODE_IN_OFF_2_0x16
#dScRRine P_FRine1_PIFEPWRDOWef2N_PLL_POWER_QMODE_IN_OFF_2___SHTEP_Faine P_FRine1_PIFEPWRDOWef2N_TX2P5CLK_CLOCKfGATING_EN_2_0x16
#dSRRRRine P_FRine1_PIFEPWRDOWef2N_TX2P5CLK_CLOCKfGATING_EN_2__PLI_UPDT1Rine P_FRine1_PIFEPWRDOWef2N_PLL_RAMP_UP_TIME_2_0x16
#d70RRRRRine P_FRine1_PIFEPWRDOWef2N_PLL_RAMP_UP_TIME_2__PLI_UPDT18ine P_FRine1_PIFEPWRDOWef2N_PLLL_RfOVERRIDEfEN_2_0x16
#dSRRRRRRRine P_FRine1_PIFEPWRDOWef2N_PLLL_RfOVERRIDEfEN_2__PLI_UPDT1cine P_FRine1_PIFEPWRDOWef2N_PLLL_RfOVERRIDEfD_EN2E0_MASK eRRRRRRRine P_FRine1_PIFEPWRDOWef2N_PLLL_RfOVERRIDEfD_EN2E_PLI_UPDT1dine P_FRine1_PIFEPWRDOWef3N_TX_POWER_QMODE_IN_TXS2_3_0x16
#d7ine P_FRine1_PIFEPWRDOWef3N_TX_POWER_QMODE_IN_TXS2_3___SHTEP_FRine P_FRine1_PIFEPWRDOWef3N_FORCE_RXEefIN_L0s_3
#define8ine P_FRine1_PIFEPWRDOWef3N_FORCE_RXEefIN_L0s_3
_0__SHIFT 0x0
#define1_PIFEPWRDOWef3N_RX_POWER_QMODE_IN_RXS2_3_0x16
#d700x0
#define1_PIFEPWRDOWef3N_RX_POWER_QMODE_IN_RXS2_3__0__SHIFT4ine P_FRine1_PIFEPWRDOWef3N_PLL_POWER_QMODE_IN_TXS2_3E0_MASK 38Rine P_FRine1_PIFEPWRDOWef3N_PLL_POWER_QMODE_IN_TXS2_3E_0__SHIFT7ine P_FRine1_PIFEPWRDOWef3N_PLL_POWER_QMODE_IN_OFF_3_0x16
#dScRRine P_FRine1_PIFEPWRDOWef3N_PLL_POWER_QMODE_IN_OFF_3___SHTEP_Faine P_FRine1_PIFEPWRDOWef3N_TX2P5CLK_CLOCKfGATING_EN_3_0x16
#dSRRRRine P_FRine1_PIFEPWRDOWef3N_TX2P5CLK_CLOCKfGATING_EN_3__PLI_UPDT1Rine P_FRine1_PIFEPWRDOWef3N_PLL_RAMP_UP_TIME_3_0x16
#d70RRRRRine P_FRine1_PIFEPWRDOWef3N_PLL_RAMP_UP_TIME_3__PLI_UPDT18ine P_FRine1_PIFEPWRDOWef3N_PLLL_RfOVERRIDEfEN_3_0x16
#dSRRRRRRRine P_FRine1_PIFEPWRDOWef3N_PLLL_RfOVERRIDEfEN_3__PLI_UPDT1cine P_FRine1_PIFEPWRDOWef3N_PLLL_RfOVERRIDEfD_EN3
#defineeRRRRRRRine P_FRine1_PIFEPWRDOWef3N_PLLL_RfOVERRIDEfD_EN3
_PLI_UPDT1dine P_FRine1_PIFE_C_CTL2N__ERIAL_CFG_PERLANEEDISABLE_0N0x16
#dSine P_FRine1_PIFE_C_CTL2N__ERIAL_CFG_PERLANEEDISABLE_0N__SHTEP_FRine P_FRine1_PIFE_C_CTL2N__ERIAL_CFG_PERLANEEDISABLE_1N0x16
#d2ine P_FRine1_PIFE_C_CTL2N__ERIAL_CFG_PERLANEEDISABLE_1N_PLI_UPDT1ine P_FRine1_PIFE_C_CTL2N__ERIAL_CFG_PERLANEEDISABLE_2f0_MASK 4ine P_FRine1_PIFE_C_CTL2N__ERIAL_CFG_PERLANEEDISABLE_2f_PLI_UPDT2ine P_FRine1_PIFE_C_CTL2N__ERIAL_CFG_PERLANEEDISABLE_3
#define8ine P_FRine1_PIFE_C_CTL2N__ERIAL_CFG_PERLANEEDISABLE_3
_0__SHIFT 0x0
#define1_PIFE_C_CTL2N__ERIAL_CFG_PERLANEEDISABLE_4N0x16
#dSRine P_FRine1_PIFE_C_CTL2N__ERIAL_CFG_PERLANEEDISABLE_4N_0__SHIFT4ine P_FRine1_PIFE_C_CTL2N__ERIAL_CFG_PERLANEEDISABLE_5N0x16
#d2Rine P_FRine1_PIFE_C_CTL2N__ERIAL_CFG_PERLANEEDISABLE_5N_0__SHIFT5ine P_FRine1_PIFE_C_CTL2N__ERIAL_CFG_PERLANEEDISABLE_6fMx16
#d4Rine P_FRine1_PIFE_C_CTL2N__ERIAL_CFG_PERLANEEDISABLE_6f_0__SHIFT6ine P_FRine1_PIFE_C_CTL2N__ERIAL_CFG_PERLANEEDISABLE_7_0x16
#d8Rine P_FRine1_PIFE_C_CTL2N__ERIAL_CFG_PERLANEEDISABLE_7__0__SHIFT7ine P_FRine1_PIFE_C_CTL2N__ERIAL_CFG_PERLANEEDISABLE_8_0x16
#dSRRine P_FRine1_PIFE_C_CTL2N__ERIAL_CFG_PERLANEEDISABLE_8__0__SHIFT8ine P_FRine1_PIFE_C_CTL2N__ERIAL_CFG_PERLANEEDISABLE_9EMx16
#d2RRine P_FRine1_PIFE_C_CTL2N__ERIAL_CFG_PERLANEEDISABLE_9E_0__SHIFT9ine P_FRine1_PIFE_C_CTL2N__ERIAL_CFG_PERLANEEDISABLE_10E0_MASK 4RRine P_FRine1_PIFE_C_CTL2N__ERIAL_CFG_PERLANEEDISABLE_10E__SHTEP_Faine P_FRine1_PIFE_C_CTL2N__ERIAL_CFG_PERLANEEDISABLE_11
#define8RRine P_FRine1_PIFE_C_CTL2N__ERIAL_CFG_PERLANEEDISABLE_11
_0__SHIFTbine P_FRine1_PIFE_C_CTL2N__ERIAL_CFG_PERLANEEDISABLE_12_0x16
#dSRRRine P_FRine1_PIFE_C_CTL2N__ERIAL_CFG_PERLANEEDISABLE_12__0__SHIFTcine P_FRine1_PIFE_C_CTL2N__ERIAL_CFG_PERLANEEDISABLE_13_0x16
#d2RRRine P_FRine1_PIFE_C_CTL2N__ERIAL_CFG_PERLANEEDISABLE_13__0__SHIFTdine P_FRine1_PIFE_C_CTL2N__ERIAL_CFG_PERLANEEDISABLE_14E0_MASK 4RRRine P_FRine1_PIFE_C_CTL2N__ERIAL_CFG_PERLANEEDISABLE_14E_0__SHIFTeine P_FRine1_PIFE_C_CTL2N__ERIAL_CFG_PERLANEEDISABLE_15
#define8RRRine P_FRine1_PIFE_C_CTL2N__ERIAL_CFG_PERLANEEDISABLE_15
_0__SHIFTfine P_FRine1_PIFEPRG0_EPRG_RXDETECT_SAMPL_TIME_0x16
#d3ffffine P_FRine1_PIFEPRG0_EPRG_RXDETECT_SAMPL_TIME___SHTEP_FRine P_FRine1_PIFEPRG1_EPRG_PLL_RAMP_UP_TIME_0x16
#d3ffffine P_FRine1_PIFEPRG1_EPRG_PLL_RAMP_UP_TIME___SHTEP_FRine P_FRine1_PIFEPRG2_EPRG_SERVICE2ESTEP4_DELAYE0x16
#d3ffffine P_FRine1_PIFEPRG2_EPRG_SERVICE2ESTEP4_DELAYE__SHTEP_FRine P_FRine1_PIFEPRG3_EPRG_SERVICE3ESTEP4_DELAYE0x16
#d3ffffine P_FRine1_PIFEPRG3_EPRG_SERVICE3ESTEP4_DELAYE__SHTEP_FRine P_FRine1_PIFEPRG4_EPRG_SPEEDCHANGEESTEP2_DELAYE0x16
#d3ffffine P_FRine1_PIFEPRG4_EPRG_SPEEDCHANGEESTEP2_DELAYE__SHTEP_FRine P_FRine1_PIFEPRG5_EPRG_LS2_EXIT_TIME_0x16
#d3ffffine P_FRine1_PIFEPRG5_EPRG_LS2_EXIT_TIME___SHTEP_FRine P_FRine1_PIFEPDNBfOVERRIDEf0I_TX_PDNBfOVERRIDEfEN_0N0x16
#dSine P_FRine1_PIFEPDNBfOVERRIDEf0I_TX_PDNBfOVERRIDEfEN_0N__SHTEP_FRine P_FRine1_PIFEPDNBfOVERRIDEf0I_TX_PDNBfOVERRIDEfD_EN0_0x16
#deine P_FRine1_PIFEPDNBfOVERRIDEf0I_TX_PDNBfOVERRIDEfD_EN0__PLI_UPDT1ine P_FRine1_PIFEPDNBfOVERRIDEf0I_RX_PDNBfOVERRIDEfEN_0_0x16
#dSRine P_FRine1_PIFEPDNBfOVERRIDEf0I_RX_PDNBfOVERRIDEfEN_0__0__SHIFT4ine P_FRine1_PIFEPDNBfOVERRIDEf0I_RX_PDNBfOVERRIDEfD_EN0_0x16
#deRine P_FRine1_PIFEPDNBfOVERRIDEf0I_RX_PDNBfOVERRIDEfD_EN0__0__SHIFT5ine P_FRine1_PIFEPDNBfOVERRIDEf0I_RXEef_SERRIDEfEN_0_0x16
#dSRRine P_FRine1_PIFEPDNBfOVERRIDEf0I_RXEef_SERRIDEfEN_0__0__SHIFT8ine P_FRine1_PIFEPDNBfOVERRIDEf0I_RXEef_SERRIDEfD_EN0_0x16
#d2RRine P_FRine1_PIFEPDNBfOVERRIDEf0I_RXEef_SERRIDEfD_EN0__0__SHIFT9ine P_FRine1_PIFEPDNBfOVERRIDEf0I_TXL_RfOVERRIDEfEN_0_0x16
#d4RRine P_FRine1_PIFEPDNBfOVERRIDEf0I_TXL_RfOVERRIDEfEN_0___SHTEP_Faine P_FRine1_PIFEPDNBfOVERRIDEf0I_TXL_RfOVERRIDEfD_EN0_0x16
#d38RRine P_FRine1_PIFEPDNBfOVERRIDEf0I_TXL_RfOVERRIDEfD_EN0__0__SHIFTbine P_FRine1_PIFEPDNBfOVERRIDEf0I_RXL_RfOVERRIDEfEN_0_0x16
#d4RRRine P_FRine1_PIFEPDNBfOVERRIDEf0I_RXL_RfOVERRIDEfEN_0___SHTEP_Feine P_FRine1_PIFEPDNBfOVERRIDEf0I_RXL_RfOVERRIDEfD_EN0_0x16
#d38RRRine P_FRine1_PIFEPDNBfOVERRIDEf0I_RXL_RfOVERRIDEfD_EN0__0__SHIFTfine P_FRine1_PIFEPDNBfOVERRIDEf1I_TX_PDNBfOVERRIDEfEN_1N0x16
#dSine P_FRine1_PIFEPDNBfOVERRIDEf1I_TX_PDNBfOVERRIDEfEN_1N__SHTEP_FRine P_FRine1_PIFEPDNBfOVERRIDEf1I_TX_PDNBfOVERRIDEfD_EN1_0x16
#deine P_FRine1_PIFEPDNBfOVERRIDEf1I_TX_PDNBfOVERRIDEfD_EN1__PLI_UPDT1ine P_FRine1_PIFEPDNBfOVERRIDEf1I_RX_PDNBfOVERRIDEfEN_1_0x16
#dSRine P_FRine1_PIFEPDNBfOVERRIDEf1I_RX_PDNBfOVERRIDEfEN_1__0__SHIFT4ine P_FRine1_PIFEPDNBfOVERRIDEf1I_RX_PDNBfOVERRIDEfD_EN1_0x16
#deRine P_FRine1_PIFEPDNBfOVERRIDEf1I_RX_PDNBfOVERRIDEfD_EN1__0__SHIFT5ine P_FRine1_PIFEPDNBfOVERRIDEf1I_RXEef_SERRIDEfEN_1_0x16
#dSRRine P_FRine1_PIFEPDNBfOVERRIDEf1I_RXEef_SERRIDEfEN_1__0__SHIFT8ine P_FRine1_PIFEPDNBfOVERRIDEf1I_RXEef_SERRIDEfD_EN1N0x16
#d2RRine P_FRine1_PIFEPDNBfOVERRIDEf1I_RXEef_SERRIDEfD_EN1N_0__SHIFT9ine P_FRine1_PIFEPDNBfOVERRIDEf1I_TXL_RfOVERRIDEfEN_1_0x16
#d4RRine P_FRine1_PIFEPDNBfOVERRIDEf1I_TXL_RfOVERRIDEfEN_1___SHTEP_Faine P_FRine1_PIFEPDNBfOVERRIDEf1I_TXL_RfOVERRIDEfD_EN1N0x16
#d38RRine P_FRine1_PIFEPDNBfOVERRIDEf1I_TXL_RfOVERRIDEfD_EN1N_0__SHIFTbine P_FRine1_PIFEPDNBfOVERRIDEf1I_RXL_RfOVERRIDEfEN_1_0x16
#d4RRRine P_FRine1_PIFEPDNBfOVERRIDEf1I_RXL_RfOVERRIDEfEN_1___SHTEP_Feine P_FRine1_PIFEPDNBfOVERRIDEf1I_RXL_RfOVERRIDEfD_EN1N0x16
#d38RRRine P_FRine1_PIFEPDNBfOVERRIDEf1I_RXL_RfOVERRIDEfD_EN1N_0__SHIFTfine P_FRine1_PIFEPDNBfOVERRIDEf2I_TX_PDNBfOVERRIDEfEN_2_0x16
#dSine P_FRine1_PIFEPDNBfOVERRIDEf2I_TX_PDNBfOVERRIDEfEN_2___SHTEP_FRine P_FRine1_PIFEPDNBfOVERRIDEf2I_TX_PDNBfOVERRIDEfD_EN2E0_MASK eine P_FRine1_PIFEPDNBfOVERRIDEf2I_TX_PDNBfOVERRIDEfD_EN2E_PLI_UPDT1ine P_FRine1_PIFEPDNBfOVERRIDEf2I_RX_PDNBfOVERRIDEfEN_2_0x16
#dSRine P_FRine1_PIFEPDNBfOVERRIDEf2I_RX_PDNBfOVERRIDEfEN_2__0__SHIFT4ine P_FRine1_PIFEPDNBfOVERRIDEf2I_RX_PDNBfOVERRIDEfD_EN2E0_MASK eRine P_FRine1_PIFEPDNBfOVERRIDEf2I_RX_PDNBfOVERRIDEfD_EN2E_0__SHIFT5ine P_FRine1_PIFEPDNBfOVERRIDEf2I_RXEef_SERRIDEfEN_2_0x16
#dSRRine P_FRine1_PIFEPDNBfOVERRIDEf2I_RXEef_SERRIDEfEN_2__0__SHIFT8ine P_FRine1_PIFEPDNBfOVERRIDEf2I_RXEef_SERRIDEfD_EN2E0_MASK 2RRine P_FRine1_PIFEPDNBfOVERRIDEf2I_RXEef_SERRIDEfD_EN2E_0__SHIFT9ine P_FRine1_PIFEPDNBfOVERRIDEf2I_TXL_RfOVERRIDEfEN_2E0_MASK 4RRine P_FRine1_PIFEPDNBfOVERRIDEf2I_TXL_RfOVERRIDEfEN_2E__SHTEP_Faine P_FRine1_PIFEPDNBfOVERRIDEf2I_TXL_RfOVERRIDEfD_EN2E0_MASK 38RRine P_FRine1_PIFEPDNBfOVERRIDEf2I_TXL_RfOVERRIDEfD_EN2E_0__SHIFTbine P_FRine1_PIFEPDNBfOVERRIDEf2I_RXL_RfOVERRIDEfEN_2_0x16
#d4RRRine P_FRine1_PIFEPDNBfOVERRIDEf2I_RXL_RfOVERRIDEfEN_2___SHTEP_Feine P_FRine1_PIFEPDNBfOVERRIDEf2I_RXL_RfOVERRIDEfD_EN2E0_MASK 38RRRine P_FRine1_PIFEPDNBfOVERRIDEf2I_RXL_RfOVERRIDEfD_EN2E_0__SHIFTfine P_FRine1_PIFEPDNBfOVERRIDEf3I_TX_PDNBfOVERRIDEfEN_3N0x16
#dSine P_FRine1_PIFEPDNBfOVERRIDEf3I_TX_PDNBfOVERRIDEfEN_3N__SHTEP_FRine P_FRine1_PIFEPDNBfOVERRIDEf3I_TX_PDNBfOVERRIDEfD_EN3
#defineeine P_FRine1_PIFEPDNBfOVERRIDEf3I_TX_PDNBfOVERRIDEfD_EN3
_PLI_UPDT1ine P_FRine1_PIFEPDNBfOVERRIDEf3I_RX_PDNBfOVERRIDEfEN_3N0x16
#dSRine P_FRine1_PIFEPDNBfOVERRIDEf3I_RX_PDNBfOVERRIDEfEN_3N_0__SHIFT4ine P_FRine1_PIFEPDNBfOVERRIDEf3I_RX_PDNBfOVERRIDEfD_EN3
#defineeRine P_FRine1_PIFEPDNBfOVERRIDEf3I_RX_PDNBfOVERRIDEfD_EN3
_0__SHIFT5ine P_FRine1_PIFEPDNBfOVERRIDEf3I_RXEef_SERRIDEfEN_3_0x16
#dSRRine P_FRine1_PIFEPDNBfOVERRIDEf3I_RXEef_SERRIDEfEN_3__0__SHIFT8ine P_FRine1_PIFEPDNBfOVERRIDEf3I_RXEef_SERRIDEfD_EN3
#define2RRine P_FRine1_PIFEPDNBfOVERRIDEf3I_RXEef_SERRIDEfD_EN3
_0__SHIFT9ine P_FRine1_PIFEPDNBfOVERRIDEf3I_TXL_RfOVERRIDEfEN_3E0_MASK 4RRine P_FRine1_PIFEPDNBfOVERRIDEf3I_TXL_RfOVERRIDEfEN_3E__SHTEP_Faine P_FRine1_PIFEPDNBfOVERRIDEf3I_TXL_RfOVERRIDEfD_EN3
#define38RRine P_FRine1_PIFEPDNBfOVERRIDEf3I_TXL_RfOVERRIDEfD_EN3
_0__SHIFTbine P_FRine1_PIFEPDNBfOVERRIDEf3I_RXL_RfOVERRIDEfEN_3_0x16
#d4RRRine P_FRine1_PIFEPDNBfOVERRIDEf3I_RXL_RfOVERRIDEfEN_3___SHTEP_Feine P_FRine1_PIFEPDNBfOVERRIDEf3I_RXL_RfOVERRIDEfD_EN3
#define38RRRine P_FRine1_PIFEPDNBfOVERRIDEf3I_RXL_RfOVERRIDEfD_EN3
_0__SHIFTfine P_FRine1_PIFEPDNBfOVERRIDEf4I_TX_PDNBfOVERRIDEfEN_4N0x16
#dSine P_FRine1_PIFEPDNBfOVERRIDEf4I_TX_PDNBfOVERRIDEfEN_4N__SHTEP_FRine P_FRine1_PIFEPDNBfOVERRIDEf4I_TX_PDNBfOVERRIDEfD_EN4_0x16
#deine P_FRine1_PIFEPDNBfOVERRIDEf4I_TX_PDNBfOVERRIDEfD_EN4__PLI_UPDT1ine P_FRine1_PIFEPDNBfOVERRIDEf4I_RX_PDNBfOVERRIDEfEN_4N0x16
#dSRine P_FRine1_PIFEPDNBfOVERRIDEf4I_RX_PDNBfOVERRIDEfEN_4N_0__SHIFT4ine P_FRine1_PIFEPDNBfOVERRIDEf4I_RX_PDNBfOVERRIDEfD_EN4_0x16
#deRine P_FRine1_PIFEPDNBfOVERRIDEf4I_RX_PDNBfOVERRIDEfD_EN4__PLI_UPDT5ine P_FRine1_PIFEPDNBfOVERRIDEf4I_RXEef_SERRIDEfEN_4_0x16
#dSRRine P_FRine1_PIFEPDNBfOVERRIDEf4I_RXEef_SERRIDEfEN_4__0__SHIFT8ine P_FRine1_PIFEPDNBfOVERRIDEf4I_RXEef_SERRIDEfD_EN4_0x16
#d2RRine P_FRine1_PIFEPDNBfOVERRIDEf4I_RXEef_SERRIDEfD_EN4__0__SHIFT9ine P_FRine1_PIFEPDNBfOVERRIDEf4I_TXL_RfOVERRIDEfEN_4E0_MASK 4RRine P_FRine1_PIFEPDNBfOVERRIDEf4I_TXL_RfOVERRIDEfEN_4E__SHTEP_Faine P_FRine1_PIFEPDNBfOVERRIDEf4I_TXL_RfOVERRIDEfD_EN4_0x16
#d38RRine P_FRine1_PIFEPDNBfOVERRIDEf4I_TXL_RfOVERRIDEfD_EN4__0__SHIFTbine P_FRine1_PIFEPDNBfOVERRIDEf4I_RXL_RfOVERRIDEfEN_4E0_MASK 4RRRine P_FRine1_PIFEPDNBfOVERRIDEf4I_RXL_RfOVERRIDEfEN_4E__SHTEP_Feine P_FRine1_PIFEPDNBfOVERRIDEf4I_RXL_RfOVERRIDEfD_EN4_0x16
#d38RRRine P_FRine1_PIFEPDNBfOVERRIDEf4I_RXL_RfOVERRIDEfD_EN4__0__SHIFTfine P_FRine1_PIFEPDNBfOVERRIDEf5I_TX_PDNBfOVERRIDEfEN_5N0x16
#dSine P_FRine1_PIFEPDNBfOVERRIDEf5I_TX_PDNBfOVERRIDEfEN_5N__SHTEP_FRine P_FRine1_PIFEPDNBfOVERRIDEf5I_TX_PDNBfOVERRIDEfD_EN5EMx16
#deine P_FRine1_PIFEPDNBfOVERRIDEf5I_TX_PDNBfOVERRIDEfD_EN5E_PLI_UPDT1ine P_FRine1_PIFEPDNBfOVERRIDEf5I_RX_PDNBfOVERRIDEfEN_5N0x16
#dSRine P_FRine1_PIFEPDNBfOVERRIDEf5I_RX_PDNBfOVERRIDEfEN_5N_0__SHIFT4ine P_FRine1_PIFEPDNBfOVERRIDEf5I_RX_PDNBfOVERRIDEfD_EN5EMx16
#deRine P_FRine1_PIFEPDNBfOVERRIDEf5I_RX_PDNBfOVERRIDEfD_EN5E_PLI_UPDT5ine P_FRine1_PIFEPDNBfOVERRIDEf5I_RXEef_SERRIDEfEN_5_0x16
#dSRRine P_FRine1_PIFEPDNBfOVERRIDEf5I_RXEef_SERRIDEfEN_5__0__SHIFT8ine P_FRine1_PIFEPDNBfOVERRIDEf5I_RXEef_SERRIDEfD_EN5EMx16
#d2RRine P_FRine1_PIFEPDNBfOVERRIDEf5I_RXEef_SERRIDEfD_EN5E_0__SHIFT9ine P_FRine1_PIFEPDNBfOVERRIDEf5I_TXL_RfOVERRIDEfEN_5E0_MASK 4RRine P_FRine1_PIFEPDNBfOVERRIDEf5I_TXL_RfOVERRIDEfEN_5E__SHTEP_Faine P_FRine1_PIFEPDNBfOVERRIDEf5I_TXL_RfOVERRIDEfD_EN5EMx16
#d38RRine P_FRine1_PIFEPDNBfOVERRIDEf5I_TXL_RfOVERRIDEfD_EN5E_0__SHIFTbine P_FRine1_PIFEPDNBfOVERRIDEf5I_RXL_RfOVERRIDEfEN_5E0_MASK 4RRRine P_FRine1_PIFEPDNBfOVERRIDEf5I_RXL_RfOVERRIDEfEN_5E__SHTEP_Feine P_FRine1_PIFEPDNBfOVERRIDEf5I_RXL_RfOVERRIDEfD_EN5EMx16
#d38RRRine P_FRine1_PIFEPDNBfOVERRIDEf5I_RXL_RfOVERRIDEfD_EN5E_0__SHIFTfine P_FRine1_PIFEPDNBfOVERRIDEf6I_TX_PDNBfOVERRIDEfEN_6N0x16
#dSine P_FRine1_PIFEPDNBfOVERRIDEf6I_TX_PDNBfOVERRIDEfEN_6N__SHTEP_FRine P_FRine1_PIFEPDNBfOVERRIDEf6I_TX_PDNBfOVERRIDEfD_EN6fMx16
#deine P_FRine1_PIFEPDNBfOVERRIDEf6I_TX_PDNBfOVERRIDEfD_EN6f_PLI_UPDT1ine P_FRine1_PIFEPDNBfOVERRIDEf6I_RX_PDNBfOVERRIDEfEN_6N0x16
#dSRine P_FRine1_PIFEPDNBfOVERRIDEf6I_RX_PDNBfOVERRIDEfEN_6N_0__SHIFT4ine P_FRine1_PIFEPDNBfOVERRIDEf6I_RX_PDNBfOVERRIDEfD_EN6fMx16
#deRine P_FRine1_PIFEPDNBfOVERRIDEf6I_RX_PDNBfOVERRIDEfD_EN6f_PLI_UPDT5ine P_FRine1_PIFEPDNBfOVERRIDEf6I_RXEef_SERRIDEfEN_6_0x16
#dSRRine P_FRine1_PIFEPDNBfOVERRIDEf6I_RXEef_SERRIDEfEN_6__0__SHIFT8ine P_FRine1_PIFEPDNBfOVERRIDEf6I_RXEef_SERRIDEfD_EN6fMx16
#d2RRine P_FRine1_PIFEPDNBfOVERRIDEf6I_RXEef_SERRIDEfD_EN6f_0__SHIFT9ine P_FRine1_PIFEPDNBfOVERRIDEf6I_TXL_RfOVERRIDEfEN_6E0_MASK 4RRine P_FRine1_PIFEPDNBfOVERRIDEf6I_TXL_RfOVERRIDEfEN_6E__SHTEP_Faine P_FRine1_PIFEPDNBfOVERRIDEf6I_TXL_RfOVERRIDEfD_EN6fMx16
#d38RRine P_FRine1_PIFEPDNBfOVERRIDEf6I_TXL_RfOVERRIDEfD_EN6f_0__SHIFTbine P_FRine1_PIFEPDNBfOVERRIDEf6I_RXL_RfOVERRIDEfEN_6fMx16
#d4RRRine P_FRine1_PIFEPDNBfOVERRIDEf6I_RXL_RfOVERRIDEfEN_6f__SHTEP_Feine P_FRine1_PIFEPDNBfOVERRIDEf6I_RXL_RfOVERRIDEfD_EN6fMx16
#d38RRRine P_FRine1_PIFEPDNBfOVERRIDEf6I_RXL_RfOVERRIDEfD_EN6f_0__SHIFTfine P_FRine1_PIFEPDNBfOVERRIDEf7I_TX_PDNBfOVERRIDEfEN_7N0x16
#dSine P_FRine1_PIFEPDNBfOVERRIDEf7I_TX_PDNBfOVERRIDEfEN_7N__SHTEP_FRine P_FRine1_PIFEPDNBfOVERRIDEf7I_TX_PDNBfOVERRIDEfD_EN7
#defineeine P_FRine1_PIFEPDNBfOVERRIDEf7I_TX_PDNBfOVERRIDEfD_EN7
_PLI_UPDT1ine P_FRine1_PIFEPDNBfOVERRIDEf7I_RX_PDNBfOVERRIDEfEN_7N0x16
#dSRine P_FRine1_PIFEPDNBfOVERRIDEf7I_RX_PDNBfOVERRIDEfEN_7N_0__SHIFT4ine P_FRine1_PIFEPDNBfOVERRIDEf7I_RX_PDNBfOVERRIDEfD_EN7
#defineeRine P_FRine1_PIFEPDNBfOVERRIDEf7I_RX_PDNBfOVERRIDEfD_EN7
_PLI_UPDT5ine P_FRine1_PIFEPDNBfOVERRIDEf7I_RXEef_SERRIDEfEN_7_0x16
#dSRRine P_FRine1_PIFEPDNBfOVERRIDEf7I_RXEef_SERRIDEfEN_7__0__SHIFT8ine P_FRine1_PIFEPDNBfOVERRIDEf7I_RXEef_SERRIDEfD_EN7
#define2RRine P_FRine1_PIFEPDNBfOVERRIDEf7I_RXEef_SERRIDEfD_EN7
_0__SHIFT9ine P_FRine1_PIFEPDNBfOVERRIDEf7I_TXL_RfOVERRIDEfEN_7E0_MASK 4RRine P_FRine1_PIFEPDNBfOVERRIDEf7I_TXL_RfOVERRIDEfEN_7E__SHTEP_Faine P_FRine1_PIFEPDNBfOVERRIDEf7I_TXL_RfOVERRIDEfD_EN7
#define38RRine P_FRine1_PIFEPDNBfOVERRIDEf7I_TXL_RfOVERRIDEfD_EN7
_0__SHIFTbine P_FRine1_PIFEPDNBfOVERRIDEf7I_RXL_RfOVERRIDEfEN_7E0_MASK 4RRRine P_FRine1_PIFEPDNBfOVERRIDEf7I_RXL_RfOVERRIDEfEN_7E__SHTEP_Feine P_FRine1_PIFEPDNBfOVERRIDEf7I_RXL_RfOVERRIDEfD_EN7
#define38RRRine P_FRine1_PIFEPDNBfOVERRIDEf7I_RXL_RfOVERRIDEfD_EN7__0__SHIFTfine P_FRine1_PIFE_EQ_QMODUS_0__0EQ_CALIBRATIOef0N0x16
#dSine P_FRine1_PIFE_EQ_QMODUS_0__0EQ_CALIBRATIOef0N__SHTEP_FRine P_FRine1_PIFE_EQ_QMODUS_0__0EQ_RXDETECT_0N0x16
#d2ine P_FRine1_PIFE_EQ_QMODUS_0__0EQ_RXDETECT_0N_PLI_UPDT1ine P_FRine1_PIFE_EQ_QMODUS_0__0EQ_EXIT_L1_TO_L0S_0_0x16
#d4ine P_FRine1_PIFE_EQ_QMODUS_0__0EQ_EXIT_L1_TO_L0S_0__PLI_UPDT2ine P_FRine1_PIFE_EQ_QMODUS_0__0EQ_EXIT_L1_TO_L0_0N0x16
#d8ine P_FRine1_PIFE_EQ_QMODUS_0__0EQ_EXIT_L1_TO_L0_0N_0__SHIFT 0x0
#define1_PIFE_EQ_QMODUS_0__0EQ_ENTER_L1_FROM_L0S_0_0x16
#dSRine P_FRine1_PIFE_EQ_QMODUS_0__0EQ_ENTER_L1_FROM_L0S_0__0__SHIFT4ine P_FRine1_PIFE_EQ_QMODUS_0__0EQ_ENTER_L1_FROM_L0_0N0x16
#d2Rine P_FRine1_PIFE_EQ_QMODUS_0__0EQ_ENTER_L1_FROM_L0_0N_0__SHIFT5ine P_FRine1_PIFE_EQ_QMODUS_0__0EQ_SPEED_CHANGEE0_0x16
#d4Rine P_FRine1_PIFE_EQ_QMODUS_0__0EQ_SPEED_CHANGEE0__0__SHIFT6ine P_FRine1_PIFE_EQ_QMODUS_0__0EQ_PHASE_0_0x16
#d70Rine P_FRine1_PIFE_EQ_QMODUS_0__0EQ_PHASE_0__0__SHIFT8ine P_FRine1_PIFE_EQ_QMODUS_1__0EQ_CALIBRATIOef1N0x16
#dSine P_FRine1_PIFE_EQ_QMODUS_1__0EQ_CALIBRATIOef1N__SHTEP_FRine P_FRine1_PIFE_EQ_QMODUS_1__0EQ_RXDETECT_1N0x16
#d2ine P_FRine1_PIFE_EQ_QMODUS_1__0EQ_RXDETECT_1N_PLI_UPDT1ine P_FRine1_PIFE_EQ_QMODUS_1__0EQ_EXIT_L1_TO_L0S_1_0x16
#d4ine P_FRine1_PIFE_EQ_QMODUS_1__0EQ_EXIT_L1_TO_L0S_1__PLI_UPDT2ine P_FRine1_PIFE_EQ_QMODUS_1__0EQ_EXIT_L1_TO_L0_1N0x16
#d8ine P_FRine1_PIFE_EQ_QMODUS_1__0EQ_EXIT_L1_TO_L0_1N_0__SHIFT 0x0
#define1_PIFE_EQ_QMODUS_1__0EQ_ENTER_L1_FROM_L0S_1_0x16
#dSRine P_FRine1_PIFE_EQ_QMODUS_1__0EQ_ENTER_L1_FROM_L0S_1__0__SHIFT4ine P_FRine1_PIFE_EQ_QMODUS_1__0EQ_ENTER_L1_FROM_L0_1N0x16
#d2Rine P_FRine1_PIFE_EQ_QMODUS_1__0EQ_ENTER_L1_FROM_L0_1N_0__SHIFT5ine P_FRine1_PIFE_EQ_QMODUS_1__0EQ_SPEED_CHANGEE1_0x16
#d4Rine P_FRine1_PIFE_EQ_QMODUS_1__0EQ_SPEED_CHANGEE1__0__SHIFT6ine P_FRine1_PIFE_EQ_QMODUS_1__0EQ_PHASE_1_0x16
#d70Rine P_FRine1_PIFE_EQ_QMODUS_1__0EQ_PHASE_1__0__SHIFT8ine P_FRine1_PIFE_EQ_QMODUS_2__0EQ_CALIBRATIOef2_0x16
#dSine P_FRine1_PIFE_EQ_QMODUS_2__0EQ_CALIBRATIOef2___SHTEP_FRine P_FRine1_PIFE_EQ_QMODUS_2__0EQ_RXDETECT_2N0x16
#d2ine P_FRine1_PIFE_EQ_QMODUS_2__0EQ_RXDETECT_2N_PLI_UPDT1ine P_FRine1_PIFE_EQ_QMODUS_2__0EQ_EXIT_L1_TO_L0S_2f0_MASK 4ine P_FRine1_PIFE_EQ_QMODUS_2__0EQ_EXIT_L1_TO_L0S_2f_PLI_UPDT2ine P_FRine1_PIFE_EQ_QMODUS_2__0EQ_EXIT_L1_TO_L0_2N0x16
#d8ine P_FRine1_PIFE_EQ_QMODUS_2__0EQ_EXIT_L1_TO_L0_2N_0__SHIFT 0x0
#define1_PIFE_EQ_QMODUS_2__0EQ_ENTER_L1_FROM_L0S_2_0x16
#dSRine P_FRine1_PIFE_EQ_QMODUS_2__0EQ_ENTER_L1_FROM_L0S_2__0__SHIFT4ine P_FRine1_PIFE_EQ_QMODUS_2__0EQ_ENTER_L1_FROM_L0N2E0_MASK 2Rine P_FRine1_PIFE_EQ_QMODUS_2__0EQ_ENTER_L1_FROM_L0N2E_0__SHIFT5ine P_FRine1_PIFE_EQ_QMODUS_2__0EQ_SPEED_CHANGEE2E0_MASK 4Rine P_FRine1_PIFE_EQ_QMODUS_2__0EQ_SPEED_CHANGEE2E_0__SHIFT6ine P_FRine1_PIFE_EQ_QMODUS_2__0EQ_PHASE_2_0x16
#d70Rine P_FRine1_PIFE_EQ_QMODUS_2__0EQ_PHASE_2__0__SHIFT8ine P_FRine1_PIFE_EQ_QMODUS_3__0EQ_CALIBRATIOef3N0x16
#dSine P_FRine1_PIFE_EQ_QMODUS_3__0EQ_CALIBRATIOef3N__SHTEP_FRine P_FRine1_PIFE_EQ_QMODUS_3__0EQ_RXDETECT_3N0x16
#d2ine P_FRine1_PIFE_EQ_QMODUS_3__0EQ_RXDETECT_3N_PLI_UPDT1ine P_FRine1_PIFE_EQ_QMODUS_3__0EQ_EXIT_L1_TO_L0S_3f0_MASK 4ine P_FRine1_PIFE_EQ_QMODUS_3__0EQ_EXIT_L1_TO_L0S_3f_PLI_UPDT2ine P_FRine1_PIFE_EQ_QMODUS_3__0EQ_EXIT_L1_TO_L0_3
#define8ine P_FRine1_PIFE_EQ_QMODUS_3__0EQ_EXIT_L1_TO_L0_3
_0__SHIFT 0x0
#define1_PIFE_EQ_QMODUS_3__0EQ_ENTER_L1_FROM_L0S_3N0x16
#dSRine P_FRine1_PIFE_EQ_QMODUS_3__0EQ_ENTER_L1_FROM_L0S_3N_0__SHIFT4ine P_FRine1_PIFE_EQ_QMODUS_3__0EQ_ENTER_L1_FROM_L0N3
#define2Rine P_FRine1_PIFE_EQ_QMODUS_3__0EQ_ENTER_L1_FROM_L0N3
_0__SHIFT5ine P_FRine1_PIFE_EQ_QMODUS_3__0EQ_SPEED_CHANGEE3E0_MASK 4Rine P_FRine1_PIFE_EQ_QMODUS_3__0EQ_SPEED_CHANGEE3E_0__SHIFT6ine P_FRine1_PIFE_EQ_QMODUS_3__0EQ_PHASE_3_0x16
#d70Rine P_FRine1_PIFE_EQ_QMODUS_3__0EQ_PHASE_3__0__SHIFT8ine P_FRine1_PIFE_EQ_QMODUS_4__0EQ_CALIBRATIOef4N0x16
#dSine P_FRine1_PIFE_EQ_QMODUS_4__0EQ_CALIBRATIOef4N__SHTEP_FRine P_FRine1_PIFE_EQ_QMODUS_4__0EQ_RXDETECT_4N0x16
#d2ine P_FRine1_PIFE_EQ_QMODUS_4__0EQ_RXDETECT_4N_PLI_UPDT1ine P_FRine1_PIFE_EQ_QMODUS_4__0EQ_EXIT_L1_TO_L0S_4f0_MASK 4ine P_FRine1_PIFE_EQ_QMODUS_4__0EQ_EXIT_L1_TO_L0S_4f_PLI_UPDT2ine P_FRine1_PIFE_EQ_QMODUS_4__0EQ_EXIT_L1_TO_L0_4
#define8ine P_FRine1_PIFE_EQ_QMODUS_4__0EQ_EXIT_L1_TO_L0_4
_0__SHIFT 0x0
#define1_PIFE_EQ_QMODUS_4__0EQ_ENTER_L1_FROM_L0S_4N0x16
#dSRine P_FRine1_PIFE_EQ_QMODUS_4__0EQ_ENTER_L1_FROM_L0S_4N_0__SHIFT4ine P_FRine1_PIFE_EQ_QMODUS_4__0EQ_ENTER_L1_FROM_L0N4_0x16
#d2Rine P_FRine1_PIFE_EQ_QMODUS_4__0EQ_ENTER_L1_FROM_L0N4__0__SHIFT5ine P_FRine1_PIFE_EQ_QMODUS_4__0EQ_SPEED_CHANGEE4E0_MASK 4Rine P_FRine1_PIFE_EQ_QMODUS_4__0EQ_SPEED_CHANGEE4E_0__SHIFT6ine P_FRine1_PIFE_EQ_QMODUS_4__0EQ_PHASE_4_0x16
#d70Rine P_FRine1_PIFE_EQ_QMODUS_4__0EQ_PHASE_4__0__SHIFT8ine P_FRine1_PIFE_EQ_QMODUS_5__0EQ_CALIBRATIOef5N0x16
#dSine P_FRine1_PIFE_EQ_QMODUS_5__0EQ_CALIBRATIOef5N__SHTEP_FRine P_FRine1_PIFE_EQ_QMODUS_5__0EQ_RXDETECT_5N0x16
#d2ine P_FRine1_PIFE_EQ_QMODUS_5__0EQ_RXDETECT_5N_PLI_UPDT1ine P_FRine1_PIFE_EQ_QMODUS_5__0EQ_EXIT_L1_TO_L0S_5f0_MASK 4ine P_FRine1_PIFE_EQ_QMODUS_5__0EQ_EXIT_L1_TO_L0S_5f_PLI_UPDT2ine P_FRine1_PIFE_EQ_QMODUS_5__0EQ_EXIT_L1_TO_L0_5f0_MASK 8ine P_FRine1_PIFE_EQ_QMODUS_5__0EQ_EXIT_L1_TO_L0_5f_0__SHIFT 0x0
#define1_PIFE_EQ_QMODUS_5__0EQ_ENTER_L1_FROM_L0S_5N0x16
#dSRine P_FRine1_PIFE_EQ_QMODUS_5__0EQ_ENTER_L1_FROM_L0S_5N_0__SHIFT4ine P_FRine1_PIFE_EQ_QMODUS_5__0EQ_ENTER_L1_FROM_L0_5N0x16
#d2Rine P_FRine1_PIFE_EQ_QMODUS_5__0EQ_ENTER_L1_FROM_L0_5N_0__SHIFT5ine P_FRine1_PIFE_EQ_QMODUS_5__0EQ_SPEED_CHANGEE5E0_MASK 4Rine P_FRine1_PIFE_EQ_QMODUS_5__0EQ_SPEED_CHANGEE5E_0__SHIFT6ine P_FRine1_PIFE_EQ_QMODUS_5__0EQ_PHASE_5_0x16
#d70Rine P_FRine1_PIFE_EQ_QMODUS_5__0EQ_PHASE_5__0__SHIFT8ine P_FRine1_PIFE_EQ_QMODUS_6__0EQ_CALIBRATIOef6N0x16
#dSine P_FRine1_PIFE_EQ_QMODUS_6__0EQ_CALIBRATIOef6N__SHTEP_FRine P_FRine1_PIFE_EQ_QMODUS_6__0EQ_RXDETECT_6N0x16
#d2ine P_FRine1_PIFE_EQ_QMODUS_6__0EQ_RXDETECT_6N_PLI_UPDT1ine P_FRine1_PIFE_EQ_QMODUS_6__0EQ_EXIT_L1_TO_L0S_6f0_MASK 4ine P_FRine1_PIFE_EQ_QMODUS_6__0EQ_EXIT_L1_TO_L0S_6f_PLI_UPDT2ine P_FRine1_PIFE_EQ_QMODUS_6__0EQ_EXIT_L1_TO_L0_6f0_MASK 8ine P_FRine1_PIFE_EQ_QMODUS_6__0EQ_EXIT_L1_TO_L0_6f_0__SHIFT 0x0
#define1_PIFE_EQ_QMODUS_6__0EQ_ENTER_L1_FROM_L0S_6N0x16
#dSRine P_FRine1_PIFE_EQ_QMODUS_6__0EQ_ENTER_L1_FROM_L0S_6N_0__SHIFT4ine P_FRine1_PIFE_EQ_QMODUS_6__0EQ_ENTER_L1_FROM_L0N6fMx16
#d2Rine P_FRine1_PIFE_EQ_QMODUS_6__0EQ_ENTER_L1_FROM_L0N6f_0__SHIFT5ine P_FRine1_PIFE_EQ_QMODUS_6__0EQ_SPEED_CHANGEE6fMx16
#d4Rine P_FRine1_PIFE_EQ_QMODUS_6__0EQ_SPEED_CHANGEE6f_0__SHIFT6ine P_FRine1_PIFE_EQ_QMODUS_6__0EQ_PHASE_6_0x16
#d70Rine P_FRine1_PIFE_EQ_QMODUS_6__0EQ_PHASE_6__0__SHIFT8ine P_FRine1_PIFE_EQ_QMODUS_7__0EQ_CALIBRATIOef7N0x16
#dSine P_FRine1_PIFE_EQ_QMODUS_7__0EQ_CALIBRATIOef7N__SHTEP_FRine P_FRine1_PIFE_EQ_QMODUS_7__0EQ_RXDETECT_7N0x16
#d2ine P_FRine1_PIFE_EQ_QMODUS_7__0EQ_RXDETECT_7N_PLI_UPDT1ine P_FRine1_PIFE_EQ_QMODUS_7__0EQ_EXIT_L1_TO_L0S_7f0_MASK 4ine P_FRine1_PIFE_EQ_QMODUS_7__0EQ_EXIT_L1_TO_L0S_7f_PLI_UPDT2ine P_FRine1_PIFE_EQ_QMODUS_7__0EQ_EXIT_L1_TO_L0_7_0x16
#d8ine P_FRine1_PIFE_EQ_QMODUS_7__0EQ_EXIT_L1_TO_L0_7__0__SHIFT 0x0
#define1_PIFE_EQ_QMODUS_7__0EQ_ENTER_L1_FROM_L0S_7N0x16
#dSRine P_FRine1_PIFE_EQ_QMODUS_7__0EQ_ENTER_L1_FROM_L0S_7N_0__SHIFT4ine P_FRine1_PIFE_EQ_QMODUS_7__0EQ_ENTER_L1_FROM_L0N7
#define2Rine P_FRine1_PIFE_EQ_QMODUS_7__0EQ_ENTER_L1_FROM_L0N7
_0__SHIFT5ine P_FRine1_PIFE_EQ_QMODUS_7__0EQ_SPEED_CHANGEE7fMx16
#d4Rine P_FRine1_PIFE_EQ_QMODUS_7__0EQ_SPEED_CHANGEE7f_0__SHIFT6ine P_FRine1_PIFE_EQ_QMODUS_7__0EQ_PHASE_7_0x16
#d70Rine P_FRine1_PIFE_EQ_QMODUS_7__0EQ_PHASE_7__0__SHIFT8ine P_FRine1_PIFEPDNBfOVERRIDEf8I_TX_PDNBfOVERRIDEfEN_8N0x16
#dSine P_FRine1_PIFEPDNBfOVERRIDEf8I_TX_PDNBfOVERRIDEfEN_8N__SHTEP_FRine P_FRine1_PIFEPDNBfOVERRIDEf8I_TX_PDNBfOVERRIDEfD_EN8_0x16
#deine P_FRine1_PIFEPDNBfOVERRIDEf8I_TX_PDNBfOVERRIDEfD_EN8__PLI_UPDT1ine P_FRine1_PIFEPDNBfOVERRIDEf8I_RX_PDNBfOVERRIDEfEN_8N0x16
#dSRine P_FRine1_PIFEPDNBfOVERRIDEf8I_RX_PDNBfOVERRIDEfEN_8N_0__SHIFT4ine P_FRine1_PIFEPDNBfOVERRIDEf8I_RX_PDNBfOVERRIDEfD_EN8_0x16
#deRine P_FRine1_PIFEPDNBfOVERRIDEf8I_RX_PDNBfOVERRIDEfD_EN8__PLI_UPDT5ine P_FRine1_PIFEPDNBfOVERRIDEf8I_RXEef_SERRIDEfEN_8_0x16
#dSRRine P_FRine1_PIFEPDNBfOVERRIDEf8I_RXEef_SERRIDEfEN_8__0__SHIFT8ine P_FRine1_PIFEPDNBfOVERRIDEf8I_RXEef_SERRIDEfD_EN8
#define2RRine P_FRine1_PIFEPDNBfOVERRIDEf8I_RXEef_SERRIDEfD_EN8__PLI_UPDT9ine P_FRine1_PIFEPDNBfOVERRIDEf8I_TXL_RfOVERRIDEfEN_8fMx16
#d4RRine P_FRine1_PIFEPDNBfOVERRIDEf8I_TXL_RfOVERRIDEfEN_8f__SHTEP_Faine P_FRine1_PIFEPDNBfOVERRIDEf8I_TXL_RfOVERRIDEfD_EN8
#define38RRine P_FRine1_PIFEPDNBfOVERRIDEf8I_TXL_RfOVERRIDEfD_EN8
_0__SHIFTbine P_FRine1_PIFEPDNBfOVERRIDEf8I_RXL_RfOVERRIDEfEN_8fMx16
#d4RRRine P_FRine1_PIFEPDNBfOVERRIDEf8I_RXL_RfOVERRIDEfEN_8f__SHTEP_Feine P_FRine1_PIFEPDNBfOVERRIDEf8I_RXL_RfOVERRIDEfD_EN8
#define38RRRine P_FRine1_PIFEPDNBfOVERRIDEf8I_RXL_RfOVERRIDEfD_EN8
_0__SHIFTfine P_FRine1_PIFEPDNBfOVERRIDEf9I_TX_PDNBfOVERRIDEfEN_9N0x16
#dSine P_FRine1_PIFEPDNBfOVERRIDEf9I_TX_PDNBfOVERRIDEfEN_9N__SHTEP_FRine P_FRine1_PIFEPDNBfOVERRIDEf9I_TX_PDNBfOVERRIDEfD_EN9EMx16
#deine P_FRine1_PIFEPDNBfOVERRIDEf9I_TX_PDNBfOVERRIDEfD_EN9E_PLI_UPDT1ine P_FRine1_PIFEPDNBfOVERRIDEf9I_RX_PDNBfOVERRIDEfEN_9N0x16
#dSRine P_FRine1_PIFEPDNBfOVERRIDEf9I_RX_PDNBfOVERRIDEfEN_9N_0__SHIFT4ine P_FRine1_PIFEPDNBfOVERRIDEf9I_RX_PDNBfOVERRIDEfD_EN9EMx16
#deRine P_FRine1_PIFEPDNBfOVERRIDEf9I_RX_PDNBfOVERRIDEfD_EN9E_PLI_UPDT5ine P_FRine1_PIFEPDNBfOVERRIDEf9I_RXEef_SERRIDEfEN_9_0x16
#dSRRine P_FRine1_PIFEPDNBfOVERRIDEf9I_RXEef_SERRIDEfEN_9__0__SHIFT8ine P_FRine1_PIFEPDNBfOVERRIDEf9I_RXEef_SERRIDEfD_EN9EMx16
#d2RRine P_FRine1_PIFEPDNBfOVERRIDEf9I_RXEef_SERRIDEfD_EN9E_PLI_UPDT9ine P_FRine1_PIFEPDNBfOVERRIDEf9I_TXL_RfOVERRIDEfEN_9fMx16
#d4RRine P_FRine1_PIFEPDNBfOVERRIDEf9I_TXL_RfOVERRIDEfEN_9f__SHTEP_Faine P_FRine1_PIFEPDNBfOVERRIDEf9I_TXL_RfOVERRIDEfD_EN9EMx16
#d38RRine P_FRine1_PIFEPDNBfOVERRIDEf9I_TXL_RfOVERRIDEfD_EN9E_0__SHIFTbine P_FRine1_PIFEPDNBfOVERRIDEf9I_RXL_RfOVERRIDEfEN_9fMx16
#d4RRRine P_FRine1_PIFEPDNBfOVERRIDEf9I_RXL_RfOVERRIDEfEN_9f__SHTEP_Feine P_FRine1_PIFEPDNBfOVERRIDEf9I_RXL_RfOVERRIDEfD_EN9EMx16
#d38RRRine P_FRine1_PIFEPDNBfOVERRIDEf9I_RXL_RfOVERRIDEfD_EN9E_0__SHIFTfine P_FRine1_PIFEPDNBfOVERRIDEf10I_TX_PDNBfOVERRIDEfEN_10N0x16
#dSine P_FRine1_PIFEPDNBfOVERRIDEf10I_TX_PDNBfOVERRIDEfEN_10N__SHTEP_FRine P_FRine1_PIFEPDNBfOVERRIDEf10I_TX_PDNBfOVERRIDEfD_EN10_0x16
#deine P_FRine1_PIFEPDNBfOVERRIDEf10I_TX_PDNBfOVERRIDEfD_EN10__PLI_UPDT1ine P_FRine1_PIFEPDNBfOVERRIDEf10I_RX_PDNBfOVERRIDEfEN_10_0x16
#dSRine P_FRine1_PIFEPDNBfOVERRIDEf10I_RX_PDNBfOVERRIDEfEN_10__0__SHIFT4ine P_FRine1_PIFEPDNBfOVERRIDEf10I_RX_PDNBfOVERRIDEfD_EN10_0x16
#deRine P_FRine1_PIFEPDNBfOVERRIDEf10I_RX_PDNBfOVERRIDEfD_EN10__PLI_UPDT5ine P_FRine1_PIFEPDNBfOVERRIDEf10I_RXEef_SERRIDEfEN_10_0x16
#dSRRine P_FRine1_PIFEPDNBfOVERRIDEf10I_RXEef_SERRIDEfEN_10__0__SHIFT8ine P_FRine1_PIFEPDNBfOVERRIDEf10I_RXEef_SERRIDEfD_EN10_0x16
#d2RRine P_FRine1_PIFEPDNBfOVERRIDEf10I_RXEef_SERRIDEfD_EN10__PLI_UPDT9ine P_FRine1_PIFEPDNBfOVERRIDEf10I_TXL_RfOVERRIDEfEN_10E0_MASK 4RRine P_FRine1_PIFEPDNBfOVERRIDEf10I_TXL_RfOVERRIDEfEN_10E__SHTEP_Faine P_FRine1_PIFEPDNBfOVERRIDEf10I_TXL_RfOVERRIDEfD_EN10_0x16
#d38RRine P_FRine1_PIFEPDNBfOVERRIDEf10I_TXL_RfOVERRIDEfD_EN10__0__SHIFTbine P_FRine1_PIFEPDNBfOVERRIDEf10I_RXL_RfOVERRIDEfEN_10_0x16
#d4RRRine P_FRine1_PIFEPDNBfOVERRIDEf10I_RXL_RfOVERRIDEfEN_10___SHTEP_Feine P_FRine1_PIFEPDNBfOVERRIDEf10I_RXL_RfOVERRIDEfD_EN10_0x16
#d38RRRine P_FRine1_PIFEPDNBfOVERRIDEf10I_RXL_RfOVERRIDEfD_EN10__0__SHIFTfine P_FRine1_PIFEPDNBfOVERRIDEf11I_TX_PDNBfOVERRIDEfEN_11N0x16
#dSine P_FRine1_PIFEPDNBfOVERRIDEf11I_TX_PDNBfOVERRIDEfEN_11N__SHTEP_FRine P_FRine1_PIFEPDNBfOVERRIDEf11I_TX_PDNBfOVERRIDEfD_EN11_0x16
#deine P_FRine1_PIFEPDNBfOVERRIDEf11I_TX_PDNBfOVERRIDEfD_EN11__PLI_UPDT1ine P_FRine1_PIFEPDNBfOVERRIDEf11I_RX_PDNBfOVERRIDEfEN_11_0x16
#dSRine P_FRine1_PIFEPDNBfOVERRIDEf11I_RX_PDNBfOVERRIDEfEN_11__0__SHIFT4ine P_FRine1_PIFEPDNBfOVERRIDEf11I_RX_PDNBfOVERRIDEfD_EN11_0x16
#deRine P_FRine1_PIFEPDNBfOVERRIDEf11I_RX_PDNBfOVERRIDEfD_EN11__PLI_UPDT5ine P_FRine1_PIFEPDNBfOVERRIDEf11I_RXEef_SERRIDEfEN_11_0x16
#dSRRine P_FRine1_PIFEPDNBfOVERRIDEf11I_RXEef_SERRIDEfEN_11__0__SHIFT8ine P_FRine1_PIFEPDNBfOVERRIDEf11I_RXEef_SERRIDEfD_EN11N0x16
#d2RRine P_FRine1_PIFEPDNBfOVERRIDEf11I_RXEef_SERRIDEfD_EN11N_PLI_UPDT9ine P_FRine1_PIFEPDNBfOVERRIDEf11I_TXL_RfOVERRIDEfEN_11_0x16
#d4RRine P_FRine1_PIFEPDNBfOVERRIDEf11I_TXL_RfOVERRIDEfEN_11___SHTEP_Faine P_FRine1_PIFEPDNBfOVERRIDEf11I_TXL_RfOVERRIDEfD_EN11N0x16
#d38RRine P_FRine1_PIFEPDNBfOVERRIDEf11I_TXL_RfOVERRIDEfD_EN11N_0__SHIFTbine P_FRine1_PIFEPDNBfOVERRIDEf11I_RXL_RfOVERRIDEfEN_11_0x16
#d4RRRine P_FRine1_PIFEPDNBfOVERRIDEf11I_RXL_RfOVERRIDEfEN_11___SHTEP_Feine P_FRine1_PIFEPDNBfOVERRIDEf11I_RXL_RfOVERRIDEfD_EN11N0x16
#d38RRRine P_FRine1_PIFEPDNBfOVERRIDEf11I_RXL_RfOVERRIDEfD_EN11N_0__SHIFTfine P_FRine1_PIFEPDNBfOVERRIDEf12I_TX_PDNBfOVERRIDEfEN_12_0x16
#dSine P_FRine1_PIFEPDNBfOVERRIDEf12I_TX_PDNBfOVERRIDEfEN_12___SHTEP_FRine P_FRine1_PIFEPDNBfOVERRIDEf12I_TX_PDNBfOVERRIDEfD_EN12E0_MASK eine P_FRine1_PIFEPDNBfOVERRIDEf12I_TX_PDNBfOVERRIDEfD_EN12E_PLI_UPDT1ine P_FRine1_PIFEPDNBfOVERRIDEf12I_RX_PDNBfOVERRIDEfEN_12_0x16
#dSRine P_FRine1_PIFEPDNBfOVERRIDEf12I_RX_PDNBfOVERRIDEfEN_12__0__SHIFT4ine P_FRine1_PIFEPDNBfOVERRIDEf12I_RX_PDNBfOVERRIDEfD_EN12E0_MASK eRine P_FRine1_PIFEPDNBfOVERRIDEf12I_RX_PDNBfOVERRIDEfD_EN12E_PLI_UPDT5ine P_FRine1_PIFEPDNBfOVERRIDEf12I_RXEef_SERRIDEfEN_12_0x16
#dSRRine P_FRine1_PIFEPDNBfOVERRIDEf12I_RXEef_SERRIDEfEN_12__0__SHIFT8ine P_FRine1_PIFEPDNBfOVERRIDEf12I_RXEef_SERRIDEfD_EN12E0_MASK 2RRine P_FRine1_PIFEPDNBfOVERRIDEf12I_RXEef_SERRIDEfD_EN12E_PLI_UPDT9ine P_FRine1_PIFEPDNBfOVERRIDEf12I_TXL_RfOVERRIDEfEN_12E0_MASK 4RRine P_FRine1_PIFEPDNBfOVERRIDEf12I_TXL_RfOVERRIDEfEN_12E__SHTEP_Faine P_FRine1_PIFEPDNBfOVERRIDEf12I_TXL_RfOVERRIDEfD_EN12E0_MASK 38RRine P_FRine1_PIFEPDNBfOVERRIDEf12I_TXL_RfOVERRIDEfD_EN12E_0__SHIFTbine P_FRine1_PIFEPDNBfOVERRIDEf12I_RXL_RfOVERRIDEfEN_12_0x16
#d4RRRine P_FRine1_PIFEPDNBfOVERRIDEf12I_RXL_RfOVERRIDEfEN_12___SHTEP_Feine P_FRine1_PIFEPDNBfOVERRIDEf12I_RXL_RfOVERRIDEfD_EN12E0_MASK 38RRRine P_FRine1_PIFEPDNBfOVERRIDEf12I_RXL_RfOVERRIDEfD_EN12E_0__SHIFTfine P_FRine1_PIFEPDNBfOVERRIDEf13I_TX_PDNBfOVERRIDEfEN_13N0x16
#dSine P_FRine1_PIFEPDNBfOVERRIDEf13I_TX_PDNBfOVERRIDEfEN_13N__SHTEP_FRine P_FRine1_PIFEPDNBfOVERRIDEf13I_TX_PDNBfOVERRIDEfD_EN13
#defineeine P_FRine1_PIFEPDNBfOVERRIDEf13I_TX_PDNBfOVERRIDEfD_EN13
_PLI_UPDT1ine P_FRine1_PIFEPDNBfOVERRIDEf13I_RX_PDNBfOVERRIDEfEN_13N0x16
#dSRine P_FRine1_PIFEPDNBfOVERRIDEf13I_RX_PDNBfOVERRIDEfEN_13N_0__SHIFT4ine P_FRine1_PIFEPDNBfOVERRIDEf13I_RX_PDNBfOVERRIDEfD_EN13
#defineeRine P_FRine1_PIFEPDNBfOVERRIDEf13I_RX_PDNBfOVERRIDEfD_EN13
_PLI_UPDT5ine P_FRine1_PIFEPDNBfOVERRIDEf13I_RXEef_SERRIDEfEN_13_0x16
#dSRRine P_FRine1_PIFEPDNBfOVERRIDEf13I_RXEef_SERRIDEfEN_13__0__SHIFT8ine P_FRine1_PIFEPDNBfOVERRIDEf13I_RXEef_SERRIDEfD_EN13
#define2RRine P_FRine1_PIFEPDNBfOVERRIDEf13I_RXEef_SERRIDEfD_EN13
_PLI_UPDT9ine P_FRine1_PIFEPDNBfOVERRIDEf13I_TXL_RfOVERRIDEfEN_13E0_MASK 4RRine P_FRine1_PIFEPDNBfOVERRIDEf13I_TXL_RfOVERRIDEfEN_13E__SHTEP_Faine P_FRine1_PIFEPDNBfOVERRIDEf13I_TXL_RfOVERRIDEfD_EN13
#define38RRine P_FRine1_PIFEPDNBfOVERRIDEf13I_TXL_RfOVERRIDEfD_EN13
_0__SHIFTbine P_FRine1_PIFEPDNBfOVERRIDEf13I_RXL_RfOVERRIDEfEN_13_0x16
#d4RRRine P_FRine1_PIFEPDNBfOVERRIDEf13I_RXL_RfOVERRIDEfEN_13___SHTEP_Feine P_FRine1_PIFEPDNBfOVERRIDEf13I_RXL_RfOVERRIDEfD_EN13
#define38RRRine P_FRine1_PIFEPDNBfOVERRIDEf13I_RXL_RfOVERRIDEfD_EN13
_0__SHIFTfine P_FRine1_PIFEPDNBfOVERRIDEf14I_TX_PDNBfOVERRIDEfEN_14N0x16
#dSine P_FRine1_PIFEPDNBfOVERRIDEf14I_TX_PDNBfOVERRIDEfEN_14N__SHTEP_FRine P_FRine1_PIFEPDNBfOVERRIDEf14I_TX_PDNBfOVERRIDEfD_EN14_0x16
#deine P_FRine1_PIFEPDNBfOVERRIDEf14I_TX_PDNBfOVERRIDEfD_EN14__PLI_UPDT1ine P_FRine1_PIFEPDNBfOVERRIDEf14I_RX_PDNBfOVERRIDEfEN_14N0x16
#dSRine P_FRine1_PIFEPDNBfOVERRIDEf14I_RX_PDNBfOVERRIDEfEN_14N_0__SHIFT4ine P_FRine1_PIFEPDNBfOVERRIDEf14I_RX_PDNBfOVERRIDEfD_EN14_0x16
#deRine P_FRine1_PIFEPDNBfOVERRIDEf14I_RX_PDNBfOVERRIDEfD_EN14__PLI_UPDT5ine P_FRine1_PIFEPDNBfOVERRIDEf14I_RXEef_SERRIDEfEN_14_0x16
#dSRRine P_FRine1_PIFEPDNBfOVERRIDEf14I_RXEef_SERRIDEfEN_14__0__SHIFT8ine P_FRine1_PIFEPDNBfOVERRIDEf14I_RXEef_SERRIDEfD_EN14_0x16
#d2RRine P_FRine1_PIFEPDNBfOVERRIDEf14I_RXEef_SERRIDEfD_EN14__PLI_UPDT9ine P_FRine1_PIFEPDNBfOVERRIDEf14I_TXL_RfOVERRIDEfEN_14E0_MASK 4RRine P_FRine1_PIFEPDNBfOVERRIDEf14I_TXL_RfOVERRIDEfEN_14E__SHTEP_Faine P_FRine1_PIFEPDNBfOVERRIDEf14I_TXL_RfOVERRIDEfD_EN14_0x16
#d38RRine P_FRine1_PIFEPDNBfOVERRIDEf14I_TXL_RfOVERRIDEfD_EN14__0__SHIFTbine P_FRine1_PIFEPDNBfOVERRIDEf14I_RXL_RfOVERRIDEfEN_14E0_MASK 4RRRine P_FRine1_PIFEPDNBfOVERRIDEf14I_RXL_RfOVERRIDEfEN_14E__SHTEP_Feine P_FRine1_PIFEPDNBfOVERRIDEf14I_RXL_RfOVERRIDEfD_EN14_0x16
#d38RRRine P_FRine1_PIFEPDNBfOVERRIDEf14I_RXL_RfOVERRIDEfD_EN14__0__SHIFTfine P_FRine1_PIFEPDNBfOVERRIDEf15I_TX_PDNBfOVERRIDEfEN_15N0x16
#dSine P_FRine1_PIFEPDNBfOVERRIDEf15I_TX_PDNBfOVERRIDEfEN_15N__SHTEP_FRine P_FRine1_PIFEPDNBfOVERRIDEf15I_TX_PDNBfOVERRIDEfD_EN15EMx16
#deine P_FRine1_PIFEPDNBfOVERRIDEf15I_TX_PDNBfOVERRIDEfD_EN15E_PLI_UPDT1ine P_FRine1_PIFEPDNBfOVERRIDEf15I_RX_PDNBfOVERRIDEfEN_15N0x16
#dSRine P_FRine1_PIFEPDNBfOVERRIDEf15I_RX_PDNBfOVERRIDEfEN_15N_0__SHIFT4ine P_FRine1_PIFEPDNBfOVERRIDEf15I_RX_PDNBfOVERRIDEfD_EN15EMx16
#deRine P_FRine1_PIFEPDNBfOVERRIDEf15I_RX_PDNBfOVERRIDEfD_EN15E_PLI_UPDT5ine P_FRine1_PIFEPDNBfOVERRIDEf15I_RXEef_SERRIDEfEN_15_0x16
#dSRRine P_FRine1_PIFEPDNBfOVERRIDEf15I_RXEef_SERRIDEfEN_15__0__SHIFT8ine P_FRine1_PIFEPDNBfOVERRIDEf15I_RXEef_SERRIDEfD_EN15EMx16
#d2RRine P_FRine1_PIFEPDNBfOVERRIDEf15I_RXEef_SERRIDEfD_EN15E_PLI_UPDT9ine P_FRine1_PIFEPDNBfOVERRIDEf15I_TXL_RfOVERRIDEfEN_15E0_MASK 4RRine P_FRine1_PIFEPDNBfOVERRIDEf15I_TXL_RfOVERRIDEfEN_15E__SHTEP_Faine P_FRine1_PIFEPDNBfOVERRIDEf15I_TXL_RfOVERRIDEfD_EN15EMx16
#d38RRine P_FRine1_PIFEPDNBfOVERRIDEf15I_TXL_RfOVERRIDEfD_EN15E_0__SHIFTbine P_FRine1_PIFEPDNBfOVERRIDEf15I_RXL_RfOVERRIDEfEN_15E0_MASK 4RRRine P_FRine1_PIFEPDNBfOVERRIDEf15I_RXL_RfOVERRIDEfEN_15E__SHTEP_Feine P_FRine1_PIFEPDNBfOVERRIDEf15I_RXL_RfOVERRIDEfD_EN15EMx16
#d38RRRine P_FRine1_PIFEPDNBfOVERRIDEf15I_RXL_RfOVERRIDEfD_EN15E_0__SHIFTfine P_FRine1_PIFE_EQ_QMODUS_8__0EQ_CALIBRATIOef8N0x16
#dSine P_FRine1_PIFE_EQ_QMODUS_8__0EQ_CALIBRATIOef8N__SHTEP_FRine P_FRine1_PIFE_EQ_QMODUS_8__0EQ_RXDETECT_8
#define2ine P_FRine1_PIFE_EQ_QMODUS_8__0EQ_RXDETECT_8
_PLI_UPDT1ine P_FRine1_PIFE_EQ_QMODUS_8__0EQ_EXIT_L1_TO_L0S_8fMx16
#d4ine P_FRine1_PIFE_EQ_QMODUS_8__0EQ_EXIT_L1_TO_L0S_8f_PLI_UPDT2ine P_FRine1_PIFE_EQ_QMODUS_8__0EQ_EXIT_L1_TO_L0_8fMx16
#d8ine P_FRine1_PIFE_EQ_QMODUS_8__0EQ_EXIT_L1_TO_L0_8f_0__SHIFT 0x0
#define1_PIFE_EQ_QMODUS_8__0EQ_ENTER_L1_FROM_L0S_8N0x16
#dSRine P_FRine1_PIFE_EQ_QMODUS_8__0EQ_ENTER_L1_FROM_L0S_8N_0__SHIFT4ine P_FRine1_PIFE_EQ_QMODUS_8__0EQ_ENTER_L1_FROM_L0N8
#define2Rine P_FRine1_PIFE_EQ_QMODUS_8__0EQ_ENTER_L1_FROM_L0N8
_0__SHIFT5ine P_FRine1_PIFE_EQ_QMODUS_8__0EQ_SPEED_CHANGEE8fMx16
#d4Rine P_FRine1_PIFE_EQ_QMODUS_8__0EQ_SPEED_CHANGEE8f_0__SHIFT6ine P_FRine1_PIFE_EQ_QMODUS_8__0EQ_PHASE_8fMx16
#d70Rine P_FRine1_PIFE_EQ_QMODUS_8__0EQ_PHASE_8f_0__SHIFT8ine P_FRine1_PIFE_EQ_QMODUS_9__0EQ_CALIBRATIOef9N0x16
#dSine P_FRine1_PIFE_EQ_QMODUS_9__0EQ_CALIBRATIOef9N__SHTEP_FRine P_FRine1_PIFE_EQ_QMODUS_9__0EQ_RXDETECT_9
#define2ine P_FRine1_PIFE_EQ_QMODUS_9__0EQ_RXDETECT_9
_PLI_UPDT1ine P_FRine1_PIFE_EQ_QMODUS_9__0EQ_EXIT_L1_TO_L0S_9fMx16
#d4ine P_FRine1_PIFE_EQ_QMODUS_9__0EQ_EXIT_L1_TO_L0S_9f_PLI_UPDT2ine P_FRine1_PIFE_EQ_QMODUS_9__0EQ_EXIT_L1_TO_L0_9fMx16
#d8ine P_FRine1_PIFE_EQ_QMODUS_9__0EQ_EXIT_L1_TO_L0_9f_0__SHIFT 0x0
#define1_PIFE_EQ_QMODUS_9__0EQ_ENTER_L1_FROM_L0S_9N0x16
#dSRine P_FRine1_PIFE_EQ_QMODUS_9__0EQ_ENTER_L1_FROM_L0S_9N_0__SHIFT4ine P_FRine1_PIFE_EQ_QMODUS_9__0EQ_ENTER_L1_FROM_L0N9EMx16
#d2Rine P_FRine1_PIFE_EQ_QMODUS_9__0EQ_ENTER_L1_FROM_L0N9E_0__SHIFT5ine P_FRine1_PIFE_EQ_QMODUS_9__0EQ_SPEED_CHANGEE9fMx16
#d4Rine P_FRine1_PIFE_EQ_QMODUS_9__0EQ_SPEED_CHANGEE9f_0__SHIFT6ine P_FRine1_PIFE_EQ_QMODUS_9__0EQ_PHASE_9fMx16
#d70Rine P_FRine1_PIFE_EQ_QMODUS_9__0EQ_PHASE_9f_0__SHIFT8ine P_FRine1_PIFE_EQ_QMODUS_10__0EQ_CALIBRATIOef10N0x16
#dSine P_FRine1_PIFE_EQ_QMODUS_10__0EQ_CALIBRATIOef10N__SHTEP_FRine P_FRine1_PIFE_EQ_QMODUS_10__0EQ_RXDETECT_10N0x16
#d2ine P_FRine1_PIFE_EQ_QMODUS_10__0EQ_RXDETECT_10N_PLI_UPDT1ine P_FRine1_PIFE_EQ_QMODUS_10__0EQ_EXIT_L1_TO_L0S_10_0x16
#d4ine P_FRine1_PIFE_EQ_QMODUS_10__0EQ_EXIT_L1_TO_L0S_10__PLI_UPDT2ine P_FRine1_PIFE_EQ_QMODUS_10__0EQ_EXIT_L1_TO_L0_10_0x16
#d8ine P_FRine1_PIFE_EQ_QMODUS_10__0EQ_EXIT_L1_TO_L0_10__0__SHIFT 0x0
#define1_PIFE_EQ_QMODUS_10__0EQ_ENTER_L1_FROM_L0S_10_0x16
#dSRine P_FRine1_PIFE_EQ_QMODUS_10__0EQ_ENTER_L1_FROM_L0S_10__0__SHIFT4ine P_FRine1_PIFE_EQ_QMODUS_10__0EQ_ENTER_L1_FROM_L0N10_0x16
#d2Rine P_FRine1_PIFE_EQ_QMODUS_10__0EQ_ENTER_L1_FROM_L0N10__0__SHIFT5ine P_FRine1_PIFE_EQ_QMODUS_10__0EQ_SPEED_CHANGEE10_0x16
#d4Rine P_FRine1_PIFE_EQ_QMODUS_10__0EQ_SPEED_CHANGEE10__0__SHIFT6ine P_FRine1_PIFE_EQ_QMODUS_10__0EQ_PHASE_10_0x16
#d70Rine P_FRine1_PIFE_EQ_QMODUS_10__0EQ_PHASE_10__0__SHIFT8ine P_FRine1_PIFE_EQ_QMODUS_11__0EQ_CALIBRATIOef11N0x16
#dSine P_FRine1_PIFE_EQ_QMODUS_11__0EQ_CALIBRATIOef11N__SHTEP_FRine P_FRine1_PIFE_EQ_QMODUS_11__0EQ_RXDETECT_11N0x16
#d2ine P_FRine1_PIFE_EQ_QMODUS_11__0EQ_RXDETECT_11N_PLI_UPDT1ine P_FRine1_PIFE_EQ_QMODUS_11__0EQ_EXIT_L1_TO_L0S_11_0x16
#d4ine P_FRine1_PIFE_EQ_QMODUS_11__0EQ_EXIT_L1_TO_L0S_11__PLI_UPDT2ine P_FRine1_PIFE_EQ_QMODUS_11__0EQ_EXIT_L1_TO_L0_11N0x16
#d8ine P_FRine1_PIFE_EQ_QMODUS_11__0EQ_EXIT_L1_TO_L0_11N_0__SHIFT 0x0
#define1_PIFE_EQ_QMODUS_11__0EQ_ENTER_L1_FROM_L0S_11_0x16
#dSRine P_FRine1_PIFE_EQ_QMODUS_11__0EQ_ENTER_L1_FROM_L0S_11__0__SHIFT4ine P_FRine1_PIFE_EQ_QMODUS_11__0EQ_ENTER_L1_FROM_L0_11N0x16
#d2Rine P_FRine1_PIFE_EQ_QMODUS_11__0EQ_ENTER_L1_FROM_L0_11N_0__SHIFT5ine P_FRine1_PIFE_EQ_QMODUS_11__0EQ_SPEED_CHANGEE11_0x16
#d4Rine P_FRine1_PIFE_EQ_QMODUS_11__0EQ_SPEED_CHANGEE11__0__SHIFT6ine P_FRine1_PIFE_EQ_QMODUS_11__0EQ_PHASE_11_0x16
#d70Rine P_FRine1_PIFE_EQ_QMODUS_11__0EQ_PHASE_11__0__SHIFT8ine P_FRine1_PIFE_EQ_QMODUS_12__0EQ_CALIBRATIOef12_0x16
#dSine P_FRine1_PIFE_EQ_QMODUS_12__0EQ_CALIBRATIOef12___SHTEP_FRine P_FRine1_PIFE_EQ_QMODUS_12__0EQ_RXDETECT_12N0x16
#d2ine P_FRine1_PIFE_EQ_QMODUS_12__0EQ_RXDETECT_12N_PLI_UPDT1ine P_FRine1_PIFE_EQ_QMODUS_12__0EQ_EXIT_L1_TO_L0S_12f0_MASK 4ine P_FRine1_PIFE_EQ_QMODUS_12__0EQ_EXIT_L1_TO_L0S_12f_PLI_UPDT2ine P_FRine1_PIFE_EQ_QMODUS_12__0EQ_EXIT_L1_TO_L0_12N0x16
#d8ine P_FRine1_PIFE_EQ_QMODUS_12__0EQ_EXIT_L1_TO_L0_12N_0__SHIFT 0x0
#define1_PIFE_EQ_QMODUS_12__0EQ_ENTER_L1_FROM_L0S_12_0x16
#dSRine P_FRine1_PIFE_EQ_QMODUS_12__0EQ_ENTER_L1_FROM_L0S_12__0__SHIFT4ine P_FRine1_PIFE_EQ_QMODUS_12__0EQ_ENTER_L1_FROM_L0N12E0_MASK 2Rine P_FRine1_PIFE_EQ_QMODUS_12__0EQ_ENTER_L1_FROM_L0N12E_0__SHIFT5ine P_FRine1_PIFE_EQ_QMODUS_12__0EQ_SPEED_CHANGEE12E0_MASK 4Rine P_FRine1_PIFE_EQ_QMODUS_12__0EQ_SPEED_CHANGEE12E_0__SHIFT6ine P_FRine1_PIFE_EQ_QMODUS_12__0EQ_PHASE_12_0x16
#d70Rine P_FRine1_PIFE_EQ_QMODUS_12__0EQ_PHASE_12__0__SHIFT8ine P_FRine1_PIFE_EQ_QMODUS_13__0EQ_CALIBRATIOef13N0x16
#dSine P_FRine1_PIFE_EQ_QMODUS_13__0EQ_CALIBRATIOef13N__SHTEP_FRine P_FRine1_PIFE_EQ_QMODUS_13__0EQ_RXDETECT_13N0x16
#d2ine P_FRine1_PIFE_EQ_QMODUS_13__0EQ_RXDETECT_13N_PLI_UPDT1ine P_FRine1_PIFE_EQ_QMODUS_13__0EQ_EXIT_L1_TO_L0S_13f0_MASK 4ine P_FRine1_PIFE_EQ_QMODUS_13__0EQ_EXIT_L1_TO_L0S_13f_PLI_UPDT2ine P_FRine1_PIFE_EQ_QMODUS_13__0EQ_EXIT_L1_TO_L0_13
#define8ine P_FRine1_PIFE_EQ_QMODUS_13__0EQ_EXIT_L1_TO_L0_13
_0__SHIFT 0x0
#define1_PIFE_EQ_QMODUS_13__0EQ_ENTER_L1_FROM_L0S_13N0x16
#dSRine P_FRine1_PIFE_EQ_QMODUS_13__0EQ_ENTER_L1_FROM_L0S_13N_0__SHIFT4ine P_FRine1_PIFE_EQ_QMODUS_13__0EQ_ENTER_L1_FROM_L0N13
#define2Rine P_FRine1_PIFE_EQ_QMODUS_13__0EQ_ENTER_L1_FROM_L0N13
_0__SHIFT5ine P_FRine1_PIFE_EQ_QMODUS_13__0EQ_SPEED_CHANGEE13E0_MASK 4Rine P_FRine1_PIFE_EQ_QMODUS_13__0EQ_SPEED_CHANGEE13E_0__SHIFT6ine P_FRine1_PIFE_EQ_QMODUS_13__0EQ_PHASE_13_0x16
#d70Rine P_FRine1_PIFE_EQ_QMODUS_13__0EQ_PHASE_13__0__SHIFT8ine P_FRine1_PIFE_EQ_QMODUS_14__0EQ_CALIBRATIOef14N0x16
#dSine P_FRine1_PIFE_EQ_QMODUS_14__0EQ_CALIBRATIOef14N__SHTEP_FRine P_FRine1_PIFE_EQ_QMODUS_14__0EQ_RXDETECT_14N0x16
#d2ine P_FRine1_PIFE_EQ_QMODUS_14__0EQ_RXDETECT_14N_PLI_UPDT1ine P_FRine1_PIFE_EQ_QMODUS_14__0EQ_EXIT_L1_TO_L0S_14f0_MASK 4ine P_FRine1_PIFE_EQ_QMODUS_14__0EQ_EXIT_L1_TO_L0S_14f_PLI_UPDT2ine P_FRine1_PIFE_EQ_QMODUS_14__0EQ_EXIT_L1_TO_L0_14
#define8ine P_FRine1_PIFE_EQ_QMODUS_14__0EQ_EXIT_L1_TO_L0_14
_0__SHIFT 0x0
#define1_PIFE_EQ_QMODUS_14__0EQ_ENTER_L1_FROM_L0S_14N0x16
#dSRine P_FRine1_PIFE_EQ_QMODUS_14__0EQ_ENTER_L1_FROM_L0S_14N_0__SHIFT4ine P_FRine1_PIFE_EQ_QMODUS_14__0EQ_ENTER_L1_FROM_L0N14_0x16
#d2Rine P_FRine1_PIFE_EQ_QMODUS_14__0EQ_ENTER_L1_FROM_L0N14__0__SHIFT5ine P_FRine1_PIFE_EQ_QMODUS_14__0EQ_SPEED_CHANGEE14E0_MASK 4Rine P_FRine1_PIFE_EQ_QMODUS_14__0EQ_SPEED_CHANGEE14E_0__SHIFT6ine P_FRine1_PIFE_EQ_QMODUS_14__0EQ_PHASE_14_0x16
#d70Rine P_FRine1_PIFE_EQ_QMODUS_14__0EQ_PHASE_14__0__SHIFT8ine P_FRine1_PIFE_EQ_QMODUS_15__0EQ_CALIBRATIOef15N0x16
#dSine P_FRine1_PIFE_EQ_QMODUS_15__0EQ_CALIBRATIOef15N__SHTEP_FRine P_FRine1_PIFE_EQ_QMODUS_15__0EQ_RXDETECT_15N0x16
#d2ine P_FRine1_PIFE_EQ_QMODUS_15__0EQ_RXDETECT_15N_PLI_UPDT1ine P_FRine1_PIFE_EQ_QMODUS_15__0EQ_EXIT_L1_TO_L0S_15f0_MASK 4ine P_FRine1_PIFE_EQ_QMODUS_15__0EQ_EXIT_L1_TO_L0S_15f_PLI_UPDT2ine P_FRine1_PIFE_EQ_QMODUS_15__0EQ_EXIT_L1_TO_L0_15f0_MASK 8ine P_FRine1_PIFE_EQ_QMODUS_15__0EQ_EXIT_L1_TO_L0_15f_0__SHIFT 0x0
#define1_PIFE_EQ_QMODUS_15__0EQ_ENTER_L1_FROM_L0S_15N0x16
#dSRine P_FRine1_PIFE_EQ_QMODUS_15__0EQ_ENTER_L1_FROM_L0S_15N_0__SHIFT4ine P_FRine1_PIFE_EQ_QMODUS_15__0EQ_ENTER_L1_FROM_L0_15N0x16
#d2Rine P_FRine1_PIFE_EQ_QMODUS_15__0EQ_ENTER_L1_FROM_L0_15N_0__SHIFT5ine P_FRine1_PIFE_EQ_QMODUS_15__0EQ_SPEED_CHANGEE15E0_MASK 4Rine P_FRine1_PIFE_EQ_QMODUS_15__0EQ_SPEED_CHANGEE15E_0__SHIFT6ine P_FRine1_PIFE_EQ_QMODUS_15__0EQ_PHASE_15_0x16
#d70Rine P_FRine1_PIFE_EQ_QMODUS_15__0EQ_PHASE_15__0__SHIFT8ine P_FRiBIFERFE_SNOOP_REG__REG_SNOOP_ARBITER_0x16
#dSine P_FRiBIFERFE_SNOOP_REG__REG_SNOOP_ARBITER___SHTEP_FRine P_FRiBIFERFE_SNOOP_REG__REG_SNOOP_ALL0x1TER_0x16
#d2ine P_FRiBIFERFE_SNOOP_REG__REG_SNOOP_ALL0x1TER__PLI_UPDT1ine P_FRiBIFERFE_WARMRST_CNTL__REG_RST_warmRstRfeEn_0x16
#dSine P_FRiBIFERFE_WARMRST_CNTL__REG_RST_warmRstRfeEn___SHTEP_FRine P_FRiBIFERFE_WARMRST_CNTL__REG_RST_warmRstImpEn_0x16
#d2ine P_FRiBIFERFE_WARMRST_CNTL__REG_RST_warmRstImpEn__PLI_UPDT1ine P_FRiBIFERFE_SOFTRST_CNTL__REG_RST_rstTimer_0x16
#dffffine P_FRiBIFERFE_SOFTRST_CNTL__REG_RST_rstTimer___SHTEP_FRine P_FRiBIFERFE_SOFTRST_CNTL__REG_RST_softRstPropEn_0x16
#d4RRR0RRRine P_FRiBIFERFE_SOFTRST_CNTL__REG_RST_softRstPropEn__PLI_UPDT1eine P_FRiBIFERFE_SOFTRST_CNTL__SoftRstRegf0_MASK 8RRR0RRRine P_FRiBIFERFE_SOFTRST_CNTL__SoftRstRegf_PLI_UPDT1fine P_FRiBIFERFE_IMPRST_CNTL__REG_RST_impEn_0x16
#d1ine P_FRiBIFERFE_IMPRST_CNTL__REG_RST_impEn___SHTEP_FRine P_FRiBIFERFE_CLIENT_SOFTRST_TRIGGER__CLIENT0ERFE_RFEWDBIFErst_0x16
#d1ine P_FRiBIFERFE_CLIENT_SOFTRST_TRIGGER__CLIENT0ERFE_RFEWDBIFErst___SHTEP_FRine P_FRiBIFERFE_CLIENT_SOFTRST_TRIGGER__CLIENT1ERFE_RFEWDBIFErst_0x16
#d2ine P_FRiBIFERFE_CLIENT_SOFTRST_TRIGGER__CLIENT1ERFE_RFEWDBIFErst__PLI_UPDT1ine P_FRiBIFERFE_0x1TER_SOFTRST_TRIGGER__BUErst_0x16
#d1ine P_FRiBIFERFE_0x1TER_SOFTRST_TRIGGER__BUErst___SHTEP_FRine P_FRiBIFERFE_0x1TER_SOFTRST_TRIGGER__RWREG_RFEWDBIFErst_0x16
#d2ine P_FRiBIFERFE_0x1TER_SOFTRST_TRIGGER__RWREG_RFEWDBIFErst__PLI_UPDT1ine P_FRiBIFERFE_0x1TER_SOFTRST_TRIGGER__BXErst_0x16
#d4ine P_FRiBIFERFE_0x1TER_SOFTRST_TRIGGER__BXErst__PLI_UPDT2ine P_FRiBIFEPWDN_COMMAND__REG_BUEpw_cmd_0x16
#d1ine P_FRiBIFEPWDN_COMMAND__REG_BUEpw_cmd___SHTEP_FRine P_FRiBIFEPWDN_COMMAND__REG_RWREG_RFEWDBIFEpw_cmd_0x16
#d2ine P_FRiBIFEPWDN_COMMAND__REG_RWREG_RFEWDBIFEpw_cmd__PLI_UPDT1ine P_FRiBIFEPWDN_COMMAND__REG_BXEpw_cmd_0x16
#d4ine P_FRiBIFEPWDN_COMMAND__REG_BXEpw_cmd__PLI_UPDT2ine P_FRiBIFEPWDN_QMODUS__BUEREG_pw_status_0x16
#d1ine P_FRiBIFEPWDN_QMODUS__BUEREG_pw_status___SHTEP_FRine P_FRiBIFEPWDN_QMODUS__RWREG_RFEWDBIFEREG_pw_status_0x16
#d2ine P_FRiBIFEPWDN_QMODUS__RWREG_RFEWDBIFEREG_pw_status__PLI_UPDT1ine P_FRiBIFEPWDN_QMODUS__BXEREG_pw_status_0x16
#d4ine P_FRiBIFEPWDN_QMODUS__BXEREG_pw_status__PLI_UPDT2ine P_FRiBIFERFE_0ST_BUECMDQMODUS__REG_BUEclkGate_timer_0x16
#dffine P_FRiBIFERFE_0ST_BUECMDQMODUS__REG_BUEclkGate_timer___SHTEP_FRine P_FRiBIFERFE_0ST_BUECMDQMODUS__REG_BUEclkSetup_timer_0x16
#dfRRine P_FRiBIFERFE_0ST_BUECMDQMODUS__REG_BUEclkSetup_timer__0__SHIFT8ine P_FRiBIFERFE_0ST_BUECMDQMODUS__REG_BUEtimeout_timer_0x16
#dff0RRRine P_FRiBIFERFE_0ST_BUECMDQMODUS__REG_BUEtimeout_timer__PLI_UPDT1Rine P_FRiBIFERFE_0ST_BUECMDQMODUS__BUERFE_mstTimeout_0x16
#dSRR0RRRine P_FRiBIFERFE_0ST_BUECMDQMODUS__BUERFE_mstTimeout__PLI_UPDT18ine P_FRiBIFERFE_0ST_RWREG_RFEWDBIFECMDQMODUS__REG_RWREG_RFEWDBIFEclkGate_timer_0x16
#dffine P_FRiBIFERFE_0ST_RWREG_RFEWDBIFECMDQMODUS__REG_RWREG_RFEWDBIFEclkGate_timer___SHTEP_FRine P_FRiBIFERFE_0ST_RWREG_RFEWDBIFECMDQMODUS__REG_RWREG_RFEWDBIFEclkSetup_timer_0x16
#dfRRine P_FRiBIFERFE_0ST_RWREG_RFEWDBIFECMDQMODUS__REG_RWREG_RFEWDBIFEclkSetup_timer__0__SHIFT8ine P_FRiBIFERFE_0ST_RWREG_RFEWDBIFECMDQMODUS__REG_RWREG_RFEWDBIFEtimeout_timer_0x16
#dff0RRRine P_FRiBIFERFE_0ST_RWREG_RFEWDBIFECMDQMODUS__REG_RWREG_RFEWDBIFEtimeout_timer__PLI_UPDT1Rine P_FRiBIFERFE_0ST_RWREG_RFEWDBIFECMDQMODUS__RWREG_RFEWDBIFERFE_mstTimeout_0x16
#dSRR0RRRine P_FRiBIFERFE_0ST_RWREG_RFEWDBIFECMDQMODUS__RWREG_RFEWDBIFERFE_mstTimeout__PLI_UPDT18ine P_FRiBIFERFE_0ST_BXECMDQMODUS__REG_BXEclkGate_timer_0x16
#dffine P_FRiBIFERFE_0ST_BXECMDQMODUS__REG_BXEclkGate_timer___SHTEP_FRine P_FRiBIFERFE_0ST_BXECMDQMODUS__REG_BXEclkSetup_timer_0x16
#dfRRine P_FRiBIFERFE_0ST_BXECMDQMODUS__REG_BXEclkSetup_timer__0__SHIFT8ine P_FRiBIFERFE_0ST_BXECMDQMODUS__REG_BXEtimeout_timer_0x16
#dff0RRRine P_FRiBIFERFE_0ST_BXECMDQMODUS__REG_BXEtimeout_timer__PLI_UPDT1Rine P_FRiBIFERFE_0ST_BXECMDQMODUS__BXERFE_mstTimeout_0x16
#dSRR0RRRine P_FRiBIFERFE_0ST_BXECMDQMODUS__BXERFE_mstTimeout__PLI_UPDT18ine P_FRiBIFERFE_0ST_TMOUT_QMODUS__MstTmoutStatus_0x16
#d1ine P_FRiBIFERFE_0ST_TMOUT_QMODUS__MstTmoutStatus___SHTEP_FRine P_FRiBIFERFE_0MCFG_CNTL__CLIENT0ERFE_RFEWDBIFEMM_WR_TO_CFG_EN_0x16
#d1ine P_FRiBIFERFE_0MCFG_CNTL__CLIENT0ERFE_RFEWDBIFEMM_WR_TO_CFG_EN___SHTEP_FRine P_FRiBIFERFE_0MCFG_CNTL__CLIENT0ERFE_RFEWDBIFEMM_CFG_FUNC_SELEMx16
#deine P_FRiBIFERFE_0MCFG_CNTL__CLIENT0ERFE_RFEWDBIFEMM_CFG_FUNC_SELE_PLI_UPDT1ine P_FRiBIFERFE_0MCFG_CNTL__CLIENT1ERFE_RFEWDBIFEMM_WR_TO_CFG_EN_0x16
#d1Rine P_FRiBIFERFE_0MCFG_CNTL__CLIENT1ERFE_RFEWDBIFEMM_WR_TO_CFG_EN__0__SHIFT4ine P_FRiBIFERFE_0MCFG_CNTL__CLIENT1ERFE_RFEWDBIFEMM_CFG_FUNC_SELEMx16
#deRine P_FRiBIFERFE_0MCFG_CNTL__CLIENT1ERFE_RFEWDBIFEMM_CFG_FUNC_SELE_PLI_UPDT5ine P_FRiBIFECCERFE_IMPfOVERRIDECNTL__STRAP_PLL_RX_IMPD_EN0x16
#d1eine P_FRiBIFECCERFE_IMPfOVERRIDECNTL__STRAP_PLL_RX_IMPD_EN_PLI_UPDT1ine P_FRiBIFECCERFE_IMPfOVERRIDECNTL__STRAP_PLL_RX_IMPD_ENEN_0x16
#d20ine P_FRiBIFECCERFE_IMPfOVERRIDECNTL__STRAP_PLL_RX_IMPD_ENEN__PLI_UPDT5ine P_FRiBIFECCERFE_IMPfOVERRIDECNTL__STRAP_PLL_TX_IMPD_ENPDEMx16
#d3c0ine P_FRiBIFECCERFE_IMPfOVERRIDECNTL__STRAP_PLL_TX_IMPD_ENPDE_0__SHIFT6ine P_FRiBIFECCERFE_IMPfOVERRIDECNTL__STRAP_PLL_TX_IMPD_ENEN_PDEMx16
#d400ine P_FRiBIFECCERFE_IMPfOVERRIDECNTL__STRAP_PLL_TX_IMPD_ENEN_PDE__SHTEP_Faine P_FRiBIFECCERFE_IMPfOVERRIDECNTL__STRAP_PLL_TX_IMPD_ENPU_0x16
#d7800ine P_FRiBIFECCERFE_IMPfOVERRIDECNTL__STRAP_PLL_TX_IMPD_ENPU__0__SHIFTbine P_FRiBIFECCERFE_IMPfOVERRIDECNTL__STRAP_PLL_TX_IMPD_ENEN_PU_0x16
#d8RRRine P_FRiBIFECCERFE_IMPfOVERRIDECNTL__STRAP_PLL_TX_IMPD_ENEN_PU__0__SHIFTfine P_FRiBIFECCERFE_IMPfOVERRIDECNTL__STRAP_PLL_IMPfDBG_ANALOG_EN_0x16
#d1RRRRine P_FRiBIFECCERFE_IMPfOVERRIDECNTL__STRAP_PLL_IMPfDBG_ANALOG_EN__PLI_UPDT1Rine P_FRiBIFEIMPCTL_SMPLCNTL__FORCE_DONE_0x16
#d1ine P_FRiBIFEIMPCTL_SMPLCNTL__FORCE_DONE___SHTEP_FRine P_FRiBIFEIMPCTL_SMPLCNTL__RxPDNBf0x16
#d2ine P_FRiBIFEIMPCTL_SMPLCNTL__RxPDNBf_PLI_UPDT1ine P_FRiBIFEIMPCTL_SMPLCNTL__TxPDNBfpd_0x16
#d4ine P_FRiBIFEIMPCTL_SMPLCNTL__TxPDNBfpd__PLI_UPDT2ine P_FRiBIFEIMPCTL_SMPLCNTL__TxPDNBfpuf0_MASK 8ine P_FRiBIFEIMPCTL_SMPLCNTL__TxPDNBfpuf_0__SHIFT 0x0
#defiBIFEIMPCTL_SMPLCNTL__SAMPLE_PERIODEMx16
#d1fRRine P_FRiBIFEIMPCTL_SMPLCNTL__SAMPLE_PERIODE_0__SHIFT8ine P_FRiBIFEIMPCTL_SMPLCNTL__EXTEND_SAMPLESEMx16
#d2RRRine P_FRiBIFEIMPCTL_SMPLCNTL__EXTEND_SAMPLESE_0__SHIFTdine P_FRiBIFEIMPCTL_SMPLCNTL__FORCE_ENABLEEMx16
#d400Rine P_FRiBIFEIMPCTL_SMPLCNTL__FORCE_ENABLEE__SHTEP_Feine P_FRiBIFEIMPCTL_SMPLCNTL__SETUP_TIMEEMx16
#df8RRRine P_FRiBIFEIMPCTL_SMPLCNTL__SETUP_TIMEE_0__SHIFTfine P_FRiBIFEIMPCTL_SMPLCNTL__LOWER_SAMPLE_THRESHEMx16
#d3fR0RRRine P_FRiBIFEIMPCTL_SMPLCNTL__LOWER_SAMPLE_THRESHE_PLI_UPDT14ine P_FRiBIFEIMPCTL_SMPLCNTL__UPPER_SAMPLE_THRESHEMx16
#dfcRR0RRRine P_FRiBIFEIMPCTL_SMPLCNTL__UPPER_SAMPLE_THRESHE_PLI_UPDT1aine P_FRiBIFEIMPCTL_RXCNTL__RX_ADJUST_0x16
#d7ine P_FRiBIFEIMPCTL_RXCNTL__RX_ADJUST___SHTEP_FRine P_FRiBIFEIMPCTL_RXCNTL__RX_BIAS_HIGHf0_MASK 8ine P_FRiBIFEIMPCTL_RXCNTL__RX_BIAS_HIGHf_0__SHIFT 0x0
#defiBIFEIMPCTL_RXCNTL__CONT_AFTER_RX_DECT_0x16
#d1Rine P_FRiBIFEIMPCTL_RXCNTL__CONT_AFTER_RX_DECT__0__SHIFT4ine P_FRiBIFEIMPCTL_RXCNTL__SUSPEND_0_MASK 4Rine P_FRiBIFEIMPCTL_RXCNTL__SUSPEND__0__SHIFT6ine P_FRiBIFEIMPCTL_RXCNTL__FORCE_RST_0x16
#d8Rine P_FRiBIFEIMPCTL_RXCNTL__FORCE_RST__0__SHIFT7ine P_FRiBIFEIMPCTL_RXCNTL__LOWER_RX_ADJ_THRESHEMx16
#dfRRine P_FRiBIFEIMPCTL_RXCNTL__LOWER_RX_ADJ_THRESHE_0__SHIFT8ine P_FRiBIFEIMPCTL_RXCNTL__LOWER_RX_ADJ_0x16
#d1RRRine P_FRiBIFEIMPCTL_RXCNTL__LOWER_RX_ADJ__0__SHIFTcine P_FRiBIFEIMPCTL_RXCNTL__UPPER_RX_ADJ_THRESHEMx16
#d1eRRRine P_FRiBIFEIMPCTL_RXCNTL__UPPER_RX_ADJ_THRESHE_0__SHIFTdine P_FRiBIFEIMPCTL_RXCNTL__UPPER_RX_ADJ_Mx16
#d2RRRRine P_FRiBIFEIMPCTL_RXCNTL__UPPER_RX_ADJ__PLI_UPDT11ine P_FRiBIFEIMPCTL_RXCNTL__RX_IMPfLOCKEDEMx16
#d400RRine P_FRiBIFEIMPCTL_RXCNTL__RX_IMPfLOCKEDE_PLI_UPDT12ine P_FRiBIFEIMPCTL_RXCNTL__RX_IMPfREADBACK_SELEMx16
#d800RRine P_FRiBIFEIMPCTL_RXCNTL__RX_IMPfREADBACK_SELE_PLI_UPDT1 0x0
#defiBIFEIMPCTL_RXCNTL__RX_IMPfREADBACK_Mx16
#dfRR0RRine P_FRiBIFEIMPCTL_RXCNTL__RX_IMPfREADBACK__PLI_UPDT14ine P_FRiBIFEIMPCTL_RXCNTL__RX_CMPfAMBIG_0x16
#dSRR0RRRRine P_FRiBIFEIMPCTL_RXCNTL__RX_CMPfAMBIG__PLI_UPDT1cine P_FRiBIFEIMPCTL_RXCNTL__C_ENDONE_0x16
#d2RR0RRRRine P_FRiBIFEIMPCTL_RXCNTL__C_ENDONE__PLI_UPDT1dine P_FRiBIFEIMPCTL_TXCNTL_pd__TX_ADJUST_pd_0x16
#d7ine P_FRiBIFEIMPCTL_TXCNTL_pd__TX_ADJUST_pd___SHTEP_FRine P_FRiBIFEIMPCTL_TXCNTL_pd__TX_BIAS_HIGHfpd_0x16
#d8ine P_FRiBIFEIMPCTL_TXCNTL_pd__TX_BIAS_HIGHfpd__0__SHIFT 0x0
#defiBIFEIMPCTL_TXCNTL_pd__LOWER_TX_ADJ_THRESHEpd_0x16
#dfRRine P_FRiBIFEIMPCTL_TXCNTL_pd__LOWER_TX_ADJ_THRESHEpd__0__SHIFT8ine P_FRiBIFEIMPCTL_TXCNTL_pd__LOWER_TX_ADJ_pd_0x16
#d1RRRine P_FRiBIFEIMPCTL_TXCNTL_pd__LOWER_TX_ADJ_pd__0__SHIFTcine P_FRiBIFEIMPCTL_TXCNTL_pd__UPPER_TX_ADJ_THRESHEpd_0x16
#d1eRRRine P_FRiBIFEIMPCTL_TXCNTL_pd__UPPER_TX_ADJ_THRESHEpd__0__SHIFTdine P_FRiBIFEIMPCTL_TXCNTL_pd__UPPER_TX_ADJ_pd_0x16
#d2RRRRine P_FRiBIFEIMPCTL_TXCNTL_pd__UPPER_TX_ADJ_pd__PLI_UPDT11ine P_FRiBIFEIMPCTL_TXCNTL_pd__TX_IMPfLOCKEDEpd_0x16
#d4RRRRine P_FRiBIFEIMPCTL_TXCNTL_pd__TX_IMPfLOCKEDEpd__PLI_UPDT12ine P_FRiBIFEIMPCTL_TXCNTL_pd__TX_IMPfREADBACK_SELEpd_0x16
#d8RRRRine P_FRiBIFEIMPCTL_TXCNTL_pd__TX_IMPfREADBACK_SELEpd__PLI_UPDT1 0x0
#defiBIFEIMPCTL_TXCNTL_pd__TX_IMPfREADBACK_pd_0x16
#dfRRRRRine P_FRiBIFEIMPCTL_TXCNTL_pd__TX_IMPfREADBACK_pd__PLI_UPDT14ine P_FRiBIFEIMPCTL_TXCNTL_pd__TX_CMPfAMBIG_pd_0x16
#d1RRRRRRRine P_FRiBIFEIMPCTL_TXCNTL_pd__TX_CMPfAMBIG_pd__PLI_UPDT1cine P_FRiBIFEIMPCTL_TXCNTL_pu__TX_ADJUST_pu_0x16
#d7ine P_FRiBIFEIMPCTL_TXCNTL_pu__TX_ADJUST_pu___SHTEP_FRine P_FRiBIFEIMPCTL_TXCNTL_pu__TX_BIAS_HIGHfpuf0_MASK 8ine P_FRiBIFEIMPCTL_TXCNTL_pu__TX_BIAS_HIGHfpuf_0__SHIFT 0x0
#defiBIFEIMPCTL_TXCNTL_pu__LOWER_TX_ADJ_THRESHEpu_0x16
#dfRRine P_FRiBIFEIMPCTL_TXCNTL_pu__LOWER_TX_ADJ_THRESHEpu__0__SHIFT8ine P_FRiBIFEIMPCTL_TXCNTL_pu__LOWER_TX_ADJ_pu_0x16
#d1RRRine P_FRiBIFEIMPCTL_TXCNTL_pu__LOWER_TX_ADJ_pu__0__SHIFTcine P_FRiBIFEIMPCTL_TXCNTL_pu__UPPER_TX_ADJ_THRESHEpu_0x16
#d1eRRRine P_FRiBIFEIMPCTL_TXCNTL_pu__UPPER_TX_ADJ_THRESHEpu__0__SHIFTdine P_FRiBIFEIMPCTL_TXCNTL_pu__UPPER_TX_ADJ_pu_0x16
#d2RRRRine P_FRiBIFEIMPCTL_TXCNTL_pu__UPPER_TX_ADJ_pu__PLI_UPDT11ine P_FRiBIFEIMPCTL_TXCNTL_pu__TX_IMPfLOCKEDEpu_0x16
#d4RRRRine P_FRiBIFEIMPCTL_TXCNTL_pu__TX_IMPfLOCKEDEpu__PLI_UPDT12ine P_FRiBIFEIMPCTL_TXCNTL_pu__TX_IMPfREADBACK_SELEpu_0x16
#d8RRRRine P_FRiBIFEIMPCTL_TXCNTL_pu__TX_IMPfREADBACK_SELEpu__PLI_UPDT1 0x0
#defiBIFEIMPCTL_TXCNTL_pu__TX_IMPfREADBACK_pu_0x16
#dfRRRRRine P_FRiBIFEIMPCTL_TXCNTL_pu__TX_IMPfREADBACK_pu__PLI_UPDT14ine P_FRiBIFEIMPCTL_TXCNTL_pu__TX_CMPfAMBIG_pu_0x16
#d1RRRRRRRine P_FRiBIFEIMPCTL_TXCNTL_pu__TX_CMPfAMBIG_pu__PLI_UPDT1cine P_FRiBIFEIMPCTL_CONTINUOUS_CALIBRATIOefPERIODE_UPDATE_PERIODEMx16
#dffffffffine P_FRiBIFEIMPCTL_CONTINUOUS_CALIBRATIOefPERIODE_UPDATE_PERIODE__SHTEP_FRine P_FRiBIFECLOCKS_BITS__OBFF_XSL_FORCE_REFCLK_Mx16
#d1ine P_FRiBIFECLOCKS_BITS__OBFF_XSL_FORCE_REFCLK___SHTEP_FRine P_FRiBIFELNCNT_RESET__RESET_LNCNT_EN_0x16
#d1ine P_FRiBIFELNCNT_RESET__RESET_LNCNT_EN___SHTEP_FRine P_FRiLNCNT_CONTROL__LNCNT_ACC_MODE_0x16
#d1ine P_FRiLNCNT_CONTROL__LNCNT_ACC_MODE___SHTEP_FRine P_FRiLNCNT_CONTROL__LNCNT_REF_TIMEBASE_0x16
#d6ine P_FRiLNCNT_CONTROL__LNCNT_REF_TIMEBASE__PLI_UPDT1ine P_FRiNEW_REFCLKB_TIMER__REG_STOP_REFCLK_EN_0x16
#d1ine P_FRiNEW_REFCLKB_TIMER__REG_STOP_REFCLK_EN___SHTEP_FRine P_FRiNEW_REFCLKB_TIMER__STOP_REFCLK_TIMER_Mx16
#d1ffffeine P_FRiNEW_REFCLKB_TIMER__STOP_REFCLK_TIMER__PLI_UPDT1ine P_FRiNEW_REFCLKB_TIMER__REFCLK_ON_0x16
#d2RR0RRine P_FRiNEW_REFCLKB_TIMER__REFCLK_ON__PLI_UPDT15ine P_FRiNEW_REFCLKB_TIMER_1__PHY_PLL_PDWN_TIMER_Mx16
#d3ffine P_FRiNEW_REFCLKB_TIMER_1__PHY_PLL_PDWN_TIMER___SHTEP_FRine P_FRiNEW_REFCLKB_TIMER_1__PLL0EPDNBfEN_0x16
#d4RRine P_FRiNEW_REFCLKB_TIMER_1__PLL0EPDNBfEN___SHTEP_Faine P_FRiBIFECLK_PDWN_DELAY_TIMER__TIMER_Mx16
#d3ffine P_FRiBIFECLK_PDWN_DELAY_TIMER__TIMER___SHTEP_FRine P_FRiBIFERESET_EN___OFT_RST_0ODE_0x16
#d2ine P_FRiBIFERESET_EN___OFT_RST_0ODE__PLI_UPDT1ine P_FRiBIFERESET_EN__PHY_RESET_EN_0x16
#d4ine P_FRiBIFERESET_EN__PHY_RESET_EN__PLI_UPDT2ine P_FRiBIFERESET_EN__COR_RESET_EN_0x16
#d8ine P_FRiBIFERESET_EN__COR_RESET_EN__0__SHIFT 0x0
#defiBIFERESET_EN__REG_RESET_EN_0x16
#d1Rine P_FRiBIFERESET_EN__REG_RESET_EN__0__SHIFT4ine P_FRiBIFERESET_EN__0TY_RESET_EN_0x16
#d2Rine P_FRiBIFERESET_EN___TY_RESET_EN__PLI_UPDT5ine P_FRiBIFERESET_EN__CFG_RESET_EN_0x16
#d4Rine P_FRiBIFERESET_EN__CFG_RESET_EN__0__SHIFT6ine P_FRiBIFERESET_EN__DRV_RESET_EN_0x16
#d8Rine P_FRiBIFERESET_EN__DRV_RESET_EN__0__SHIFT7ine P_FRiBIFERESET_EN__RESET_CFGREG_ONLY_EN_0x16
#d1RRine P_FRiBIFERESET_EN__RESET_CFGREG_ONLY_EN__0__SHIFT8ine P_FRiBIFERESET_EN__HOT_RESET_EN_0x16
#d2RRine P_FRiBIFERESET_EN__HOT_RESET_EN__0__SHIFT9ine P_FRiBIFERESET_EN__LINK_DISABLEERESET_EN_0x16
#d4RRine P_FRiBIFERESET_EN__LINK_DISABLEERESET_EN___SHTEP_Faine P_FRiBIFERESET_EN__LINK_DOWN_RESET_EN_0x16
#d8RRine P_FRiBIFERESET_EN__LINK_DOWN_RESET_EN__0__SHIFTbine P_FRiBIFERESET_EN__CFG_RESET_PULSE_WIDTHEMx16
#d3fR0Rine P_FRiBIFERESET_EN__CFG_RESET_PULSE_WIDTHE_0__SHIFTcine P_FRiBIFERESET_EN__DRV_RESET_DELAY_SELEMx16
#dc0RRRine P_FRiBIFERESET_EN__DRV_RESET_DELAY_SELE_PLI_UPDT12ine P_FRiBIFERESET_EN__PIFERSTB_EN_0x16
#d1RRRRRine P_FRiBIFERESET_EN__PIFERSTB_EN__PLI_UPDT14ine P_FRiBIFERESET_EN__PIFESTRAP_ALLVALID_EN_0x16
#d2RRRRRine P_FRiBIFERESET_EN__PIFESTRAP_ALLVALID_EN__PLI_UPDT15ine P_FRiBIFERESET_EN__BIFECOR_RESET_EN_0x16
#d4RRRRRine P_FRiBIFERESET_EN__BIFECOR_RESET_EN__PLI_UPDT16ine P_FRiBIFERESET_EN__FUNC0_FLR_EN_0x16
#d8RRRRRine P_FRiBIFERESET_EN__FUNC0_FLR_EN__PLI_UPDT17ine P_FRiBIFERESET_EN__FUNC1_FLR_EN_0x16
#dSRR0RRRine P_FRiBIFERESET_EN__FUNC1_FLR_EN__PLI_UPDT18ine P_FRiBIFERESET_EN__FUNC2_FLR_EN_0x16
#d2RR0RRRine P_FRiBIFERESET_EN__FUNC2_FLR_EN__PLI_UPDT19ine P_FRiBIFERESET_EN__FUNC0_RESET_DELAY_SELEMx16
#dc0RRRRRine P_FRiBIFERESET_EN__FUNC0_RESET_DELAY_SELE_PLI_UPDT1aine P_FRiBIFERESET_EN__FUNC1_RESET_DELAY_SELEMx16
#d3RRR0RRRine P_FRiBIFERESET_EN__FUNC1_RESET_DELAY_SELE_PLI_UPDT1cine P_FRiBIFERESET_EN__FUNC2_RESET_DELAY_SELEMx16
#dc0RRRRRRine P_FRiBIFERESET_EN__FUNC2_RESET_DELAY_SELE_PLI_UPDT1eine P_FRiBIFEPIFETXCLK_SWITCH_TIMER__PLL0EACK_TIMER_Mx16
#d7ine P_FRiBIFEPIFETXCLK_SWITCH_TIMER__PLL0EACK_TIMER___SHTEP_FRine P_FRiBIFEPIFETXCLK_SWITCH_TIMER__PLL1EACK_TIMER_Mx16
#d38ine P_FRiBIFEPIFETXCLK_SWITCH_TIMER__PLL1EACK_TIMER__0__SHIFT 0x0
#defiBIFEPIFETXCLK_SWITCH_TIMER__PLL_SWITCH_TIMER_Mx16
#d3c0ine P_FRiBIFEPIFETXCLK_SWITCH_TIMER__PLL_SWITCH_TIMER__0__SHIFT6ine P_FRiBIFEBACO_MSIC__BIFEXTALIN_SELEMx16
#d1ine P_FRiBIFEBACO_MSIC__BIFEXTALIN_SELE__SHTEP_FRine P_FRiBIFEBACO_MSIC__BACO_LINK_RST_SELEMx16
#d6ine P_FRiBIFEBACO_MSIC__BACO_LINK_RST_SELE_PLI_UPDT1ine P_FRiBIFERESET_CNTL__STRAP_EN_0x16
#d1ine P_FRiBIFERESET_CNTL__STRAP_EN___SHTEP_FRine P_FRiBIFERESET_CNTL__RST_DONE_0x16
#d2ine P_FRiBIFERESET_CNTL__RST_DONE__PLI_UPDT1ine P_FRiBIFERESET_CNTL__LINK_TRAIN_EN_0x16
#d4ine P_FRiBIFERESET_CNTL__LINK_TRAIN_EN__PLI_UPDT2ine P_FRiBIFERESET_CNTL__STRAP_ALL_VALID_0x16
#d8ine P_FRiBIFERESET_CNTL__STRAP_ALL_VALID__0__SHIFT 0x0
#defiBIFERESET_CNTL__RECAP_STRAP_WARMRST_0x16
#d1RRine P_FRiBIFERESET_CNTL__RECAP_STRAP_WARMRST__0__SHIFT8ine P_FRiBIFERESET_CNTL__HOLD_LKTRN_WARMRST_DIS_0x16
#d2RRine P_FRiBIFERESET_CNTL__HOLD_LKTRN_WARMRST_DIS__0__SHIFT9ine P_FRiBIFERFE_CNTL_MISC__ADAPT_pif0_bu_reg_accessMode_0x16
#d1ine P_FRiBIFERFE_CNTL_MISC__ADAPT_pif0_bu_reg_accessMode___SHTEP_FRine P_FRiBIFERFE_CNTL_MISC__ADAPT_pif1_bu_reg_accessMode_0x16
#d2ine P_FRiBIFERFE_CNTL_MISC__ADAPT_pif1_bu_reg_accessMode__PLI_UPDT1ine P_FRiBIFERFE_CNTL_MISC__ADAPT_pwreg_bu_reg_accessMode_0x16
#d4ine P_FRiBIFERFE_CNTL_MISC__ADAPT_pwreg_bu_reg_accessMode__PLI_UPDT2ine P_FRiBIFERFE_CNTL_MISC__ADAPT_pciecore0_bu_reg_accessMode_0x16
#d8ine P_FRiBIFERFE_CNTL_MISC__ADAPT_pciecore0_bu_reg_accessMode__0__SHIFT 0
#endif /*iBIFE4_1_SHEMx16_H */
