#ifndef __CMUCAL_NODE_H__
#define __CMUCAL_NODE_H__

#include "../cmucal.h"

/*=================CMUCAL version: S5E9110================================*/

enum clk_id {
	OSCCLK_RCO_APM = FIXED_RATE_TYPE,
	CLK_DLL_DCO,
	OSCCLK_APM,
	CLK_RCO_APM__ALV,
	OSCCLK_RCO_CHUB__ALV,
	RTCCLK_CHUB__ALV,
	CLK_RCO_CHUB__ALV,
	OSCCLK_RCO_CMGP,
	OSCCLK_CMGP,
	CLK_RCO_CMGP,
	OSCCLK_TOP,
	OSCCLK_CORE,
	OSCCLK_CPUCL0,
	OSCCLK_EMBEDDED_CPUCL0,
	OSCCLK_DISPAUD,
	IOCLK_AUDIOCDCLK0,
	IOCLK_AUDIOCDCLK1,
	CLK_DEBUG_DECON,
	TICK_USB,
	OSCCLK_FSYS,
	O_USB20_PHY_CLOCK,
	OSCCLK_G3D,
	OSCCLK_IS,
	OSCCLK_MFCMSCL,
	OSCCLK_MIF,
	CLKCMU_MIF_SWITCH_CLKOUT,
	OSCCLK_PERI,
	OSCCLK_RCO_VTS__ALV,
	CLK_RCO_VTS__ALV,
	RTCCLK_VTS__ALV,
	end_of_fixed_rate,
	num_of_fixed_rate = end_of_fixed_rate - FIXED_RATE_TYPE,

	CLKCMU_OTP = FIXED_FACTOR_TYPE,
	CLK_MIF_BUSD,
	end_of_fixed_factor,
	num_of_fixed_factor = end_of_fixed_factor - FIXED_FACTOR_TYPE,

	PLL_SHARED0 = PLL_TYPE,
	PLL_SHARED1,
	PLL_MMC,
	PLL_CPUCL0,
	PLL_AUD,
	PLL_MIF,
	end_of_pll,
	num_of_pll = end_of_pll - PLL_TYPE,

	MUX_CLK_APM_BUS = MUX_TYPE,
	MUX_CLKCMU_CHUB_BUS,
	MUX_CLKCMU_VTS_BUS,
	MUX_CLK_CHUB_BUS,
	CLK_CHUB_TIMER_FCLK,
	MUX_CLK_CHUB_USI0,
	MUX_CLK_CHUB_I2C0,
	MUX_CLK_CHUB_I2C1,
	MUX_CLK_CMGP_ADC,
	MUX_CLK_CMGP_I2C0,
	MUX_CLK_CMGP_USI0,
	MUX_CLK_CMGP_USI1,
	MUX_CLK_CMGP_USI2,
	MUX_CLK_CMGP_USI3,
	MUX_CLK_CMGP_I2C1,
	MUX_CLK_CMGP_I2C2,
	MUX_CLK_CMGP_I2C3,
	MUX_CLKCMU_DISPAUD_DISP,
	MUX_CLKCMU_FSYS_BUS,
	MUX_CLKCMU_FSYS_MMC_EMBD,
	MUX_CLKCMU_PERI_BUS,
	MUX_CLKCMU_PERI_IP,
	MUX_CLKCMU_FSYS_MMC_CARD,
	MUX_CLKCMU_CIS_CLK0,
	MUX_CLKCMU_CIS_CLK1,
	MUX_CMU_CMUREF,
	MUX_CLK_CMU_CMUREF,
	MUX_CLKCMU_APM_BUS,
	MUX_CLKCMU_MIF_BUSP,
	MUX_CLKCMU_FSYS_USB20DRD,
	MUX_CLKCMU_IS_BUS,
	MUX_CLKCMU_IS_VRA,
	MUX_CLKCMU_CPUCL0_SWITCH,
	MUX_CLKCMU_G3D_BUS,
	MUX_CLKCMU_DISPAUD_CPU,
	MUX_CLKCMU_MIF_SWITCH,
	MUX_CLKCMU_CPUCL0_DBG,
	MUX_CLKCMU_MFCMSCL_MFC,
	MUX_CLKCMU_MFCMSCL_MSCL,
	MUX_CLKCMU_PERI_UART,
	MUX_CLKCMU_CORE_BUS,
	MUX_CLKCMU_CORE_SSS,
	MUX_CLK_CORE_GIC,
	MUX_CLK_CPUCL0_PLL,
	MUX_CLK_AUD_CPU,
	MUX_CLK_AUD_UAIF0,
	MUX_CLK_AUD_UAIF1,
	MUX_CLK_AUD_CPU_HCH,
	MUX_CLK_AUD_FM,
	MUX_CLK_MIF_DDRPHY_CLK2X,
	MUX_MIF_CMUREF,
	MUX_CLK_PERI_USI00_USI,
	MUX_CLK_PERI_SPI,
	MUX_CLK_VTS_BUS,
	APM_CMU_APM_CLKOUT,
	CHUB_CMU_CHUB_CLKOUT,
	CMGP_CMU_CMGP_CLKOUT,
	CMU_CMU_TOP_CLKOUT,
	CORE_CMU_CORE_CLKOUT,
	CPUCL0_CMU_CPUCL0_CLKOUT,
	CPUCL0_EMBEDDED_CMU_CPUCL0_CLKOUT,
	DISPAUD_CMU_DISPAUD_CLKOUT,
	FSYS_CMU_FSYS_CLKOUT,
	G3D_CMU_G3D_CLKOUT,
	IS_CMU_IS_CLKOUT,
	MFCMSCL_CMU_MFCMSCL_CLKOUT,
	MIF_CMU_MIF_CLKOUT,
	PERI_CMU_PERI_CLKOUT,
	VTS_CMU_VTS_CLKOUT,


	MUX_CLKCMU_APM_BUS_USER = ((MASK_OF_ID & VTS_CMU_VTS_CLKOUT) | USER_MUX_TYPE) + 1,
	MUX_DLL_USER,
	MUX_CLK_RCO_APM_USER,
	MUX_CLKCMU_CHUB_BUS_USER,
	MUX_CLK_RCO_CHUB_USER,
	MUX_CLKCMU_CORE_BUS_USER,
	MUX_CLKCMU_CORE_SSS_USER,
	MUX_CLKCMU_CPUCL0_SWITCH_USER,
	MUX_CLKCMU_CPUCL0_DBG_USER,
	MUX_CLKCMU_DISPAUD_CPU_USER,
	MUX_CLKCMU_DISPAUD_DISP_USER,
	MUX_TICK_USB_USER,
	MUX_CLKCMU_FSYS_BUS_USER,
	MUX_CLKCMU_FSYS_MMC_CARD_USER,
	MUX_CLKCMU_FSYS_MMC_EMBD_USER,
	MUX_CLKCMU_FSYS_USB20DRD_USER,
	MUX_CLKCMU_G3D_BUS_USER,
	MUX_CLKCMU_IS_BUS_USER,
	MUX_CLKCMU_IS_VRA_USER,
	MUX_CLKCMU_MFCMSCL_MSCL_USER,
	MUX_CLKCMU_MFCMSCL_MFC_USER,
	MUX_CLKCMU_MIF_BUSP_USER,
	MUX_CLKCMU_PERI_BUS_USER,
	MUX_CLKCMU_PERI_IP_USER,
	MUX_CLKCMU_PERI_UART_USER,
	MUX_CLKCMU_VTS_BUS_USER,
	MUX_CLK_RCO_VTS_USER,
	end_of_mux,
	num_of_mux = (end_of_mux - MUX_TYPE) & MASK_OF_ID,

	DIV_CLK_APM_BUS = DIV_TYPE,
	CLKCMU_VTS_BUS,
	CLKCMU_CHUB_BUS,
	DIV_CLK_CHUB_BUS,
	DIV_CLK_CHUB_USI0,
	DIV_CLK_CHUB_I2C0,
	DIV_CLK_CHUB_I2C1,
	DIV_CLK_CMGP_ADC,
	DIV_CLK_CMGP_I2C0,
	DIV_CLK_CMGP_USI0,
	DIV_CLK_CMGP_USI1,
	DIV_CLK_CMGP_USI2,
	DIV_CLK_CMGP_USI3,
	DIV_CLK_CMGP_I2C1,
	DIV_CLK_CMGP_I2C2,
	DIV_CLK_CMGP_I2C3,
	CLKCMU_DISPAUD_DISP,
	CLKCMU_FSYS_BUS,
	AP2CP_SHARED0_PLL_CLK,
	CLKCMU_PERI_BUS,
	CLKCMU_PERI_IP,
	CLKCMU_APM_BUS,
	CLKCMU_FSYS_MMC_CARD,
	CLKCMU_CIS_CLK0,
	CLKCMU_CIS_CLK1,
	CLKCMU_FSYS_MMC_EMBD,
	AP2CP_SHARED1_PLL_CLK,
	DIV_CLK_CMU_CMUREF,
	PLL_SHARED0_DIV3,
	CLKCMU_CPUCL0_DBG,
	PLL_SHARED0_DIV2,
	PLL_SHARED0_DIV4,
	PLL_SHARED1_DIV2,
	PLL_SHARED1_DIV4,
	CLKCMU_MIF_BUSP,
	PLL_SHARED1_DIV3,
	CLKCMU_FSYS_USB20DRD,
	CLKCMU_IS_BUS,
	CLKCMU_IS_VRA,
	CLKCMU_CPUCL0_SWITCH,
	CLKCMU_G3D_BUS,
	CLKCMU_DISPAUD_CPU,
	CLKCMU_MFCMSCL_MFC,
	CLKCMU_MFCMSCL_MSCL,
	CLKCMU_PERI_UART,
	CLKCMU_CORE_BUS,
	AP2CP_SHARED2_PLL_CLK,
	CLKCMU_CORE_SSS,
	DIV_CLK_CORE_BUSP,
	DIV_CLK_CPUCL0_PCLK,
	DIV_CLK_CPUCL0_CMUREF,
	DIV_CLK_CLUSTER0_ACLK,
	DIV_CLK_CLUSTER0_CNTCLK,
	DIV_CLK_CPUCL0_PCLKDBG,
	DIV_CLK_AUD_CPU,
	DIV_CLK_AUD_CPU_PCLKDBG,
	DIV_CLK_AUD_CPU_ACLK,
	DIV_CLK_AUD_UAIF0,
	DIV_CLK_AUD_AUDIF,
	DIV_CLK_AUD_UAIF1,
	DIV_CLK_DISPAUD_BUSP,
	DIV_CLK_AUD_BUS,
	DIV_CLK_AUD_UAIF2,
	DIV_CLK_AUD_FM_SPDY,
	DIV_CLK_AUD_FM,
	DIV_CLK_AUD_DMIC,
	DIV_CLK_AUD_MCLK,
	DIV_CLK_G3D_BUSP,
	DIV_CLK_IS_BUSP,
	DIV_CLK_MFCMSCL_BUSP,
	DIV_CLK_PERI_HSI2C,
	DIV_CLK_PERI_SPI,
	DIV_CLK_PERI_USI00_I2C,
	DIV_CLK_PERI_USI00_USI,
	DIV_CLK_VTS_DMIC_IF,
	DIV_CLK_VTS_DMIC,
	DIV_CLK_VTS_DMIC_IF_DIV2,
	DIV_CLK_VTS_BUS,

	DIV_CLK_CPUCL0_CPU = (DIV_CLK_VTS_BUS | CONST_DIV_TYPE) + 1,
	end_of_div,
	num_of_div = (end_of_div - DIV_TYPE) & MASK_OF_ID,

	GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK = GATE_TYPE,
	GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK,
	GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_APM_WLBT_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_RSTnSYNC_CLK_APM_BUS_IPCLKPORT_CLK,
	GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK,
	GATE_CLKCMU_CHUB_BUS,
	CLKCMU_CMGP_BUS,
	GOUT_BLK_APM_UID_PEM_IPCLKPORT_I_CLK,
	GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK,
	GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_LHM_AXI_C_MODEM_IPCLKPORT_I_CLK,
	GOUT_BLK_APM_UID_LHM_AXI_C_GNSS_IPCLKPORT_I_CLK,
	GOUT_BLK_APM_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_AP_WLBT_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_WLBT_CHUB_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_WLBT_ABOX_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_APBIF_PMU_INTR_GEN_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_LHM_AXI_C_WLBT_IPCLKPORT_I_CLK,
	GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK,
	GOUT_BLK_APM_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_CP_WLBT_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_RSTnSYNC_CLK_APM_GREBE_IPCLKPORT_CLK,
	GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK,
	GATE_CLKCMU_VTS_BUS,
	GOUT_BLK_APM_UID_LHM_AXI_C_CHUB_IPCLKPORT_I_CLK,
	GOUT_BLK_APM_UID_LHM_AXI_C_VTS_IPCLKPORT_I_CLK,
	GOUT_BLK_APM_UID_LHS_AXI_LP_CHUB_IPCLKPORT_I_CLK,
	GOUT_BLK_APM_UID_LHS_AXI_LP_VTS_IPCLKPORT_I_CLK,
	GOUT_BLK_APM_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_GNSS_WLBT_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_DTZPC_APM_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_RSTnSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK,
	CLK_BLK_APM_UID_RSTnSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK,
	GOUT_BLK_APM_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_APBIF_GPIO_CMGPALV_IPCLKPORT_PCLK,
	CLK_BLK_CHUB_UID_CHUB_CMU_CHUB_IPCLKPORT_PCLK,
	GOUT_BLK_CHUB_UID_BAAW_D_CHUB_IPCLKPORT_I_PCLK,
	GOUT_BLK_CHUB_UID_BAAW_P_APM_CHUB_IPCLKPORT_I_PCLK,
	GOUT_BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK,
	GOUT_BLK_CHUB_UID_LHM_AXI_LP_CHUB_IPCLKPORT_I_CLK,
	GOUT_BLK_CHUB_UID_LHM_AXI_P_CHUB_IPCLKPORT_I_CLK,
	GOUT_BLK_CHUB_UID_LHS_AXI_D_CHUB_IPCLKPORT_I_CLK,
	GOUT_BLK_CHUB_UID_LHS_AXI_C_CHUB_IPCLKPORT_I_CLK,
	GOUT_BLK_CHUB_UID_PDMA_CHUB_IPCLKPORT_ACLK,
	GOUT_BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_i_PCLK_S0,
	GOUT_BLK_CHUB_UID_RSTnSYNC_CLK_CHUB_BUS_IPCLKPORT_CLK,
	CLK_BLK_CHUB_UID_RSTnSYNC_CLK_CHUB_OSCCLK_RCO_IPCLKPORT_CLK,
	CLK_BLK_CHUB_UID_RSTnSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK,
	GOUT_BLK_CHUB_UID_SWEEPER_D_CHUB_IPCLKPORT_ACLK,
	GOUT_BLK_CHUB_UID_SWEEPER_P_APM_CHUB_IPCLKPORT_ACLK,
	GOUT_BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK,
	GOUT_BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK,
	GOUT_BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK,
	GOUT_BLK_CHUB_UID_AHB_BUSMATRIX_CHUB_IPCLKPORT_HCLK,
	GOUT_BLK_CHUB_UID_D_TZPC_CHUB_IPCLKPORT_PCLK,
	GOUT_BLK_CHUB_UID_BPS_AXI_LP_CHUB_IPCLKPORT_I_CLK,
	GOUT_BLK_CHUB_UID_BPS_AXI_P_CHUB_IPCLKPORT_I_CLK,
	GOUT_BLK_CHUB_UID_USI_CHUB00_IPCLKPORT_IPCLK,
	GOUT_BLK_CHUB_UID_USI_CHUB00_IPCLKPORT_PCLK,
	GOUT_BLK_CHUB_UID_I2C_CHUB00_IPCLKPORT_IPCLK,
	GOUT_BLK_CHUB_UID_I2C_CHUB00_IPCLKPORT_PCLK,
	GOUT_BLK_CHUB_UID_I2C_CHUB01_IPCLKPORT_IPCLK,
	GOUT_BLK_CHUB_UID_I2C_CHUB01_IPCLKPORT_PCLK,
	GOUT_BLK_CHUB_UID_CHUB_RTC_APBIF_IPCLKPORT_PCLK,
	GOUT_BLK_CHUB_UID_GPIO_CMGPALV_CHUB_APBIF_IPCLKPORT_PCLK,
	GOUT_BLK_CHUB_UID_RSTnSYNC_CLK_CHUB_USI0_IPCLKPORT_CLK,
	GOUT_BLK_CHUB_UID_RSTnSYNC_CLK_CHUB_I2C0_IPCLKPORT_CLK,
	GOUT_BLK_CHUB_UID_RSTnSYNC_CLK_CHUB_I2C1_IPCLKPORT_CLK,
	GOUT_BLK_CHUB_UID_RSTnSYNC_CLK_CHUB_TIMER_IPCLKPORT_CLK,
	CLK_BLK_CMGP_UID_CMGP_CMU_CMGP_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_SYSREG_CMGP2WLBT_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_GPIO_CMGP_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S0,
	GOUT_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_CHUB_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_RSTnSYNC_CLK_CMGP_BUS_IPCLKPORT_CLK,
	CLK_BLK_CMGP_UID_RSTnSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK,
	GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_DTZPC_CMGP_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK,
	GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK,
	GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK,
	GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK,
	GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK,
	GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_RSTnSYNC_CLK_CMGP_I2C0_IPCLKPORT_CLK,
	GOUT_BLK_CMGP_UID_RSTnSYNC_CLK_CMGP_I2C1_IPCLKPORT_CLK,
	GOUT_BLK_CMGP_UID_RSTnSYNC_CLK_CMGP_I2C2_IPCLKPORT_CLK,
	GOUT_BLK_CMGP_UID_RSTnSYNC_CLK_CMGP_I2C3_IPCLKPORT_CLK,
	GOUT_BLK_CMGP_UID_RSTnSYNC_CLK_CMGP_USI0_IPCLKPORT_CLK,
	GOUT_BLK_CMGP_UID_RSTnSYNC_CLK_CMGP_USI1_IPCLKPORT_CLK,
	GOUT_BLK_CMGP_UID_RSTnSYNC_CLK_CMGP_USI2_IPCLKPORT_CLK,
	GOUT_BLK_CMGP_UID_RSTnSYNC_CLK_CMGP_USI3_IPCLKPORT_CLK,
	GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK,
	GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK,
	GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK,
	GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S1,
	GOUT_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK,
	GATE_CLKCMU_DISPAUD_DISP,
	GATE_CLKCMU_FSYS_MMC_EMBD,
	GATE_CLKCMU_FSYS_BUS,
	GATE_CLKCMU_MODEM_SHARED0,
	GATE_CLKCMU_PERI_BUS,
	GATE_CLKCMU_PERI_IP,
	GATE_CLKCMU_APM_BUS,
	GATE_CLKCMU_FSYS_MMC_CARD,
	GATE_CLKCMU_CIS_CLK0,
	GATE_CLKCMU_CIS_CLK1,
	GATE_CLKCMU_MODEM_SHARED1,
	GATE_CLKCMU_CPUCL0_DBG,
	GATE_CLKCMU_MIF_BUSP,
	GATE_CLKCMU_IS_BUS,
	GATE_CLKCMU_IS_VRA,
	GATE_CLKCMU_CPUCL0_SWITCH,
	GATE_CLKCMU_G3D_BUS,
	GATE_CLKCMU_DISPAUD_CPU,
	CLKCMU_MIF_SWITCH,
	GATE_CLKCMU_MFCMSCL_MFC,
	GATE_CLKCMU_MFCMSCL_MSCL,
	GATE_CLKCMU_PERI_UART,
	CLK_BLK_CMU_UID_OTP_IPCLKPORT_CLK,
	GATE_CLKCMU_CORE_BUS,
	GATE_CLKCMU_FSYS_USB20DRD,
	GATE_CLKCMU_MODEM_SHARED2,
	GATE_CLKCMU_CORE_SSS,
	GOUT_BLK_CORE_UID_AD_APB_DIT_IPCLKPORT_PCLKM,
	GOUT_BLK_CORE_UID_AD_APB_PDMA0_IPCLKPORT_PCLKM,
	GOUT_BLK_CORE_UID_AD_APB_SPDMA_IPCLKPORT_PCLKM,
	GOUT_BLK_CORE_UID_AD_AXI_GIC_IPCLKPORT_ACLKM,
	GOUT_BLK_CORE_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK,
	GOUT_BLK_CORE_UID_BAAW_P_CHUB_IPCLKPORT_I_PCLK,
	GOUT_BLK_CORE_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK,
	GOUT_BLK_CORE_UID_BAAW_P_WLBT_IPCLKPORT_I_PCLK,
	GOUT_BLK_CORE_UID_DIT_IPCLKPORT_iClkL2A,
	GOUT_BLK_CORE_UID_GIC400_AIHWACG_IPCLKPORT_CLK,
	GOUT_BLK_CORE_UID_LHM_AXI_D_IS_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_AXI_D_MFCMSCL_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_AXI_D_VTS_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_AXI_D_DPU_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_AXI_D_FSYS_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_AXI_D0_MODEM_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_AXI_D1_MODEM_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_AXI_D_ABOX_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_AXI_D_CHUB_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_AXI_D_CSSYS_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_AXI_D_GNSS_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_AXI_D_WLBT_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_CHUB_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_DISPAUD_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_FSYS_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_GNSS_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_IS_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_MFCMSCL_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_VTS_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_MODEM_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_PERI_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_WLBT_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_PDMA_CORE_IPCLKPORT_ACLK_PDMA0,
	GOUT_BLK_CORE_UID_RSTnSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK,
	GOUT_BLK_CORE_UID_RSTnSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_CORE_UID_RSTnSYNC_CLK_CORE_BUSP_OCC_IPCLKPORT_CLK,
	GOUT_BLK_CORE_UID_RSTnSYNC_CLK_CORE_GIC_IPCLKPORT_CLK,
	GOUT_BLK_CORE_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_SIREX_IPCLKPORT_i_ACLK,
	GOUT_BLK_CORE_UID_SIREX_IPCLKPORT_i_PCLK,
	GOUT_BLK_CORE_UID_SPDMA_CORE_IPCLKPORT_ACLK_PDMA1,
	GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_pclk,
	GOUT_BLK_CORE_UID_TREX_D_NRT_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_TREX_D_NRT_IPCLKPORT_pclk,
	GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK_P_CORE,
	GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_pclk,
	GOUT_BLK_CORE_UID_XIU_D_CORE_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_LHM_AXI_D_CPUCL0_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_i_ACLK,
	GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_i_PCLK,
	GOUT_BLK_CORE_UID_SSS_IPCLKPORT_i_PCLK,
	GOUT_BLK_CORE_UID_BAAW_P_VTS_IPCLKPORT_I_PCLK,
	GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK,
	CLK_BLK_CORE_UID_RSTnSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_CORE_UID_LHM_AXI_D_G3D_IPCLKPORT_I_CLK,
	CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_AD_AXI_SSS_IPCLKPORT_ACLKM,
	GOUT_BLK_CORE_UID_RSTnSYNC_CLK_CORE_SSS_IPCLKPORT_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_P_CORE,
	GOUT_BLK_CORE_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM,
	GOUT_BLK_CORE_UID_SSS_IPCLKPORT_i_ACLK,
	CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_MCLK,
	CLK_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_MCLK_P_CORE,
	CLK_BLK_CORE_UID_TREX_D_NRT_IPCLKPORT_MCLK,
	GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK,
	GOUT_BLK_CPUCL0_UID_RSTnSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK,
	CLK_BLK_CPUCL0_UID_RSTnSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL0_UID_RSTnSYNC_CLK_CPUCL0_DBG_IPCLKPORT_CLK,
	CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK,
	GATE_CLK_CLUSTER0_CPU,
	GOUT_BLK_CPUCL0_UID_ADM_APB_G_CSSYS_MIF_IPCLKPORT_PCLKM,
	GOUT_BLK_CPUCL0_UID_ADS_AHB_G_CSSYS_SSS_IPCLKPORT_HCLKS,
	GOUT_BLK_CPUCL0_UID_ADS_APB_G_DUMP_PC_CPUCL0_IPCLKPORT_PCLKS,
	GOUT_BLK_CPUCL0_UID_AD_APB_P_DUMP_PC_CPUCL0_IPCLKPORT_PCLKM,
	GOUT_BLK_CPUCL0_UID_DUMP_PC_CPUCL0_IPCLKPORT_I_PCLK,
	GOUT_BLK_CPUCL0_UID_LHS_AXI_D_CSSYS_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_CSSYS_DBG_IPCLKPORT_PCLKDBG,
	GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_i_clk,
	GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK,
	GOUT_BLK_CPUCL0_UID_RSTnSYNC_CLK_CPUCL0_ACLK_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL0_UID_LHS_AXI_D_CPUCL0_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_RSTnSYNC_CLK_CPUCL0_PCLKDBG_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL0_UID_ADM_APB_G_DUMP_PC_CPUCL0_IPCLKPORT_PCLKM,
	GOUT_BLK_CPUCL0_UID_AD_APB_P_DUMP_PC_CPUCL0_IPCLKPORT_PCLKS,
	GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_CCLK_ASB,
	GOUT_BLK_DISPAUD_UID_AXI_US_32to128_IPCLKPORT_aclk,
	GOUT_BLK_DISPAUD_UID_RSTnSYNC_CLK_AUD_CPU_CLKIN_IPCLKPORT_CLK,
	GOUT_BLK_DISPAUD_UID_RSTnSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK,
	GOUT_BLK_DISPAUD_UID_RSTnSYNC_CLK_DISPAUD_AUD_IPCLKPORT_CLK,
	GOUT_BLK_DISPAUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM,
	GOUT_BLK_DISPAUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK,
	GOUT_BLK_DISPAUD_UID_WDT_AUD_IPCLKPORT_PCLK,
	CLK_BLK_DISPAUD_UID_RSTnSYNC_CLK_DISPAUD_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_DISPAUD_UID_DFTMUX_DISPAUD_IPCLKPORT_AUD_CODEC_MCLK,
	GOUT_BLK_DISPAUD_UID_PPMU_ABOX_IPCLKPORT_ACLK,
	GOUT_BLK_DISPAUD_UID_PPMU_ABOX_IPCLKPORT_PCLK,
	GOUT_BLK_DISPAUD_UID_SMMU_ABOX_IPCLKPORT_CLK,
	GOUT_BLK_DISPAUD_UID_LHS_AXI_D_DPU_IPCLKPORT_I_CLK,
	GOUT_BLK_DISPAUD_UID_RSTnSYNC_CLK_DISPAUD_DISP_IPCLKPORT_CLK,
	GOUT_BLK_DISPAUD_UID_RSTnSYNC_CLK_DISPAUD_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_DISPAUD_UID_PPMU_DPU_IPCLKPORT_ACLK,
	GOUT_BLK_DISPAUD_UID_PPMU_DPU_IPCLKPORT_PCLK,
	GOUT_BLK_DISPAUD_UID_SYSREG_DISPAUD_IPCLKPORT_PCLK,
	GOUT_BLK_DISPAUD_UID_LHM_AXI_P_DISPAUD_IPCLKPORT_I_CLK,
	GOUT_BLK_DISPAUD_UID_RSTnSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK,
	CLK_BLK_DISPAUD_UID_DISPAUD_CMU_DISPAUD_IPCLKPORT_PCLK,
	GOUT_BLK_DISPAUD_UID_LHS_AXI_D_ABOX_IPCLKPORT_I_CLK,
	GOUT_BLK_DISPAUD_UID_SMMU_DPU_IPCLKPORT_CLK,
	GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_CCLK_DBG,
	GOUT_BLK_DISPAUD_UID_DPU_IPCLKPORT_ACLK_DECON,
	GOUT_BLK_DISPAUD_UID_DPU_IPCLKPORT_ACLK_DPP,
	GOUT_BLK_DISPAUD_UID_DPU_IPCLKPORT_ACLK_DMA,
	GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_ACLK,
	CLK_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0,
	CLK_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1,
	CLK_BLK_DISPAUD_UID_RSTnSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK,
	CLK_BLK_DISPAUD_UID_RSTnSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK,
	GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_CCLK_CA7,
	GOUT_BLK_DISPAUD_UID_GPIO_DISPAUD_IPCLKPORT_PCLK,
	CLK_BLK_DISPAUD_UID_RSTnSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK,
	GOUT_BLK_DISPAUD_UID_D_TZPC_DISPAUD_IPCLKPORT_PCLK,
	GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_SPDY,
	GOUT_BLK_DISPAUD_UID_AD_APB_DECON0_IPCLKPORT_PCLKM,
	GOUT_BLK_DISPAUD_UID_AD_APB_SMMU_ABOX_IPCLKPORT_PCLKM,
	GOUT_BLK_DISPAUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKS,
	GOUT_BLK_DISPAUD_UID_DMIC_IPCLKPORT_CLK,
	CLK_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2,
	GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_ACLK_IRQ,
	GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_OSC_SPDY,
	GOUT_BLK_FSYS_UID_RSTnSYNC_CLK_FSYS_BUS_IPCLKPORT_CLK,
	GOUT_BLK_FSYS_UID_GPIO_FSYS_IPCLKPORT_PCLK,
	GOUT_BLK_FSYS_UID_LHM_AXI_P_FSYS_IPCLKPORT_I_CLK,
	GOUT_BLK_FSYS_UID_LHS_AXI_D_FSYS_IPCLKPORT_I_CLK,
	GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_ACLK,
	GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_PCLK,
	GOUT_BLK_FSYS_UID_SYSREG_FSYS_IPCLKPORT_PCLK,
	CLK_BLK_FSYS_UID_RSTnSYNC_CLK_FSYS_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_FSYS_UID_XIU_D_FSYS_IPCLKPORT_ACLK,
	CLK_BLK_FSYS_UID_FSYS_CMU_FSYS_IPCLKPORT_PCLK,
	GOUT_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_I_ACLK,
	GOUT_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_I_ACLK,
	GOUT_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_SDCLKIN,
	GOUT_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_SDCLKIN,
	GOUT_BLK_FSYS_UID_D_TZPC_FSYS_IPCLKPORT_PCLK,
	GOUT_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_ACLK_PHYCTRL_20,
	GOUT_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_bus_clk_early,
	GOUT_BLK_FSYS_UID_US_64to128_FSYS_IPCLKPORT_aclk,
	CLK_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_I_USB20DRD_REF_CLK_50,
	CLK_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_I_USB20_PHY_REFCLK_26,
	GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK,
	GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK,
	GOUT_BLK_G3D_UID_RSTnSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_G3D_UID_RSTnSYNC_CLK_G3D_BUSD_IPCLKPORT_CLK,
	CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK,
	GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK,
	CLK_BLK_G3D_UID_G3D_IPCLKPORT_CLK,
	GOUT_BLK_G3D_UID_LHS_AXI_D_G3D_IPCLKPORT_I_CLK,
	GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK,
	GOUT_BLK_G3D_UID_ASYNC_G3D_P_IPCLKPORT_PCLKM,
	CLK_BLK_IS_UID_IS_CMU_IS_IPCLKPORT_PCLK,
	GOUT_BLK_IS_UID_RSTnSYNC_CLK_IS_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_IS_UID_RSTnSYNC_CLK_IS_BUSD_IPCLKPORT_CLK,
	GOUT_BLK_IS_UID_RSTnSYNC_CLK_IS_VRA_IPCLKPORT_CLK,
	GOUT_BLK_IS_UID_SYSREG_IS_IPCLKPORT_PCLK,
	GOUT_BLK_IS_UID_LHM_AXI_P_IS_IPCLKPORT_I_CLK,
	GOUT_BLK_IS_UID_LHS_AXI_D_IS_IPCLKPORT_I_CLK,
	GOUT_BLK_IS_UID_is3p21p0_IS_IPCLKPORT_ACLK_XIU_ASYNCM_VRA,
	GOUT_BLK_IS_UID_is3p21p0_IS_IPCLKPORT_ACLK_XIU_ASYNCS_VRA,
	GOUT_BLK_IS_UID_is3p21p0_IS_IPCLKPORT_ACLK_PPMU_IS,
	GOUT_BLK_IS_UID_is3p21p0_IS_IPCLKPORT_PCLK_PPMU_IS,
	GOUT_BLK_IS_UID_is3p21p0_IS_IPCLKPORT_ACLK_SMMU_IS,
	GOUT_BLK_IS_UID_is3p21p0_IS_IPCLKPORT_ACLK_ISP,
	GOUT_BLK_IS_UID_is3p21p0_IS_IPCLKPORT_ACLK_VRA,
	GOUT_BLK_IS_UID_is3p21p0_IS_IPCLKPORT_ACLK_XIU_D_IS,
	GOUT_BLK_IS_UID_is3p21p0_IS_IPCLKPORT_ACLK_MCSC,
	GOUT_BLK_IS_UID_is3p21p0_IS_IPCLKPORT_APB_ASYNC_CSIS_PCLKM,
	GOUT_BLK_IS_UID_D_TZPC_IS_IPCLKPORT_PCLK,
	GOUT_BLK_IS_UID_is3p21p0_IS_IPCLKPORT_APB_ASYNC_CSIS_PCLKS,
	GOUT_BLK_IS_UID_is3p21p0_IS_IPCLKPORT_APB_ASYNC_ISP_PCLKM,
	GOUT_BLK_IS_UID_is3p21p0_IS_IPCLKPORT_APB_ASYNC_ISP_PCLKS,
	GOUT_BLK_IS_UID_is3p21p0_IS_IPCLKPORT_APB_ASYNC_MCSC_PCLKM,
	GOUT_BLK_IS_UID_is3p21p0_IS_IPCLKPORT_APB_ASYNC_MCSC_PCLKS,
	GOUT_BLK_IS_UID_is3p21p0_IS_IPCLKPORT_APB_ASYNC_VRA_PCLKS,
	GOUT_BLK_IS_UID_is3p21p0_IS_IPCLKPORT_APB_ASYNC_SMMU_IS_NS_PCLKM,
	GOUT_BLK_IS_UID_is3p21p0_IS_IPCLKPORT_APB_ASYNC_SMMU_IS_NS_PCLKS,
	GOUT_BLK_IS_UID_is3p21p0_IS_IPCLKPORT_APB_ASYNC_SMMU_IS_S_PCLKM,
	GOUT_BLK_IS_UID_is3p21p0_IS_IPCLKPORT_APB_ASYNC_SMMU_IS_S_PCLKS,
	GOUT_BLK_IS_UID_is3p21p0_IS_IPCLKPORT_ACLK_XIU_P_IS,
	GOUT_BLK_IS_UID_is3p21p0_IS_IPCLKPORT_ACLK_AXI2APB_IS0,
	GOUT_BLK_IS_UID_is3p21p0_IS_IPCLKPORT_ACLK_AXI2APB_IS1,
	GOUT_BLK_IS_UID_is3p21p0_IS_IPCLKPORT_ACLK_CSIS,
	GOUT_BLK_IS_UID_is3p21p0_IS_IPCLKPORT_CLK_CSIS0,
	GOUT_BLK_IS_UID_is3p21p0_IS_IPCLKPORT_APB_ASYNC_CSIS_DMA_PCLKM,
	GOUT_BLK_IS_UID_is3p21p0_IS_IPCLKPORT_APB_ASYNC_CSIS_DMA_PCLKS,
	GOUT_BLK_IS_UID_is3p21p0_IS_IPCLKPORT_ACLK_CSIS_DMA,
	GOUT_BLK_IS_UID_is3p21p0_IS_IPCLKPORT_APB_ASYNC_VRA_PCLKM,
	CLK_BLK_MFCMSCL_UID_MFCMSCL_CMU_MFCMSCL_IPCLKPORT_PCLK,
	GOUT_BLK_MFCMSCL_UID_MFC_IPCLKPORT_ACLK,
	GOUT_BLK_MFCMSCL_UID_PPMU_MFCMSCL_IPCLKPORT_PCLK,
	GOUT_BLK_MFCMSCL_UID_SYSREG_MFCMSCL_IPCLKPORT_PCLK,
	GOUT_BLK_MFCMSCL_UID_M2M_IPCLKPORT_ACLK,
	GOUT_BLK_MFCMSCL_UID_RSTnSYNC_CLK_MFCMSCL_MFC_IPCLKPORT_CLK,
	GOUT_BLK_MFCMSCL_UID_RSTnSYNC_CLK_MFCMSCL_MSCL_IPCLKPORT_CLK,
	GOUT_BLK_MFCMSCL_UID_RSTnSYNC_CLK_MFCMSCL_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_MFCMSCL_UID_LHM_AXI_P_MFCMSCL_IPCLKPORT_I_CLK,
	GOUT_BLK_MFCMSCL_UID_RSTnSYNC_CLK_MFCMSCL_MFC_SW_RESET_IPCLKPORT_CLK,
	GOUT_BLK_MFCMSCL_UID_JPEG_IPCLKPORT_ACLK,
	GOUT_BLK_MFCMSCL_UID_D_TZPC_MFCMSCL_IPCLKPORT_PCLK,
	GOUT_BLK_MFCMSCL_UID_LHS_AXI_D_MFCMSCL_IPCLKPORT_I_CLK,
	GOUT_BLK_MFCMSCL_UID_AXI2APB_MFCMSCL_IPCLKPORT_ACLK,
	GOUT_BLK_MFCMSCL_UID_AS_APB_JPEG_IPCLKPORT_PCLKM,
	GOUT_BLK_MFCMSCL_UID_AS_APB_MFC_IPCLKPORT_PCLKM,
	GOUT_BLK_MFCMSCL_UID_AS_APB_SYSMMU_NS_MFCMSCL_IPCLKPORT_PCLKM,
	GOUT_BLK_MFCMSCL_UID_AS_APB_SYSMMU_S_MFCMSCL_IPCLKPORT_PCLKM,
	GOUT_BLK_MFCMSCL_UID_XIU_D_MFCMSCL_IPCLKPORT_ACLK,
	GOUT_BLK_MFCMSCL_UID_PPMU_MFCMSCL_IPCLKPORT_ACLK,
	GOUT_BLK_MFCMSCL_UID_SYSMMU_MFCMSCL_IPCLKPORT_CLK,
	GOUT_BLK_MFCMSCL_UID_AS_APB_MCSC_IPCLKPORT_PCLKM,
	GOUT_BLK_MFCMSCL_UID_AS_APB_M2M_IPCLKPORT_PCLKM,
	GOUT_BLK_MFCMSCL_UID_MCSC_IPCLKPORT_I_CLK,
	GOUT_BLK_MFCMSCL_UID_AS_AXI_M2M_IPCLKPORT_ACLKM,
	GOUT_BLK_MFCMSCL_UID_AS_AXI_M2M_IPCLKPORT_ACLKS,
	CLK_BLK_MIF_UID_RSTnSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_MIF_UID_PPMU_DMC_CPU_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_QE_DMC_CPU_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_RSTnSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK,
	CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_PF,
	GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_SECURE,
	GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK,
	CLK_BLK_MIF_UID_QE_DMC_CPU_IPCLKPORT_ACLK,
	CLK_BLK_MIF_UID_RSTnSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK,
	CLK_BLK_MIF_UID_DMC_IPCLKPORT_ACLK,
	CLK_BLK_MODEM_UID_MODEM_CMU_MODEM_IPCLKPORT_PCLK,
	CLK_BLK_PERI_UID_RSTnSYNC_CLK_PERI_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_PERI_UID_BUSIF_TMU_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_LHM_AXI_P_PERI_IPCLKPORT_I_CLK,
	GOUT_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_RSTnSYNC_CLK_PERI_BUS_IPCLKPORT_CLK,
	GOUT_BLK_PERI_UID_SYSREG_PERI_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_WDT_CLUSTER0_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_MCT_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_PWM_MOTOR_IPCLKPORT_i_PCLK_S0,
	GOUT_BLK_PERI_UID_GPIO_PERI_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_USI_SPI_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_USI_UART_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_USI_I2C_0_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_USI00_I2C_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_USI00_USI_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_RSTnSYNC_CLK_PERI_UART_IPCLKPORT_CLK,
	GATE_CLK_PERI_HSI2C,
	GATE_CLK_PERI_USI00_I2C,
	GOUT_BLK_PERI_UID_RSTnSYNC_CLK_PERI_HSI2C_IPCLKPORT_CLK,
	GOUT_BLK_PERI_UID_RSTnSYNC_CLK_PERI_SPI_IPCLKPORT_CLK,
	GOUT_BLK_PERI_UID_RSTnSYNC_CLK_PERI_USI00_I2C_IPCLKPORT_CLK,
	GOUT_BLK_PERI_UID_RSTnSYNC_CLK_PERI_USI00_USI_IPCLKPORT_CLK,
	CLK_BLK_PERI_UID_PERI_CMU_PERI_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_USI_UART_IPCLKPORT_IPCLK,
	GOUT_BLK_PERI_UID_USI_I2C_0_IPCLKPORT_IPCLK,
	GOUT_BLK_PERI_UID_I2C_0_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_I2C_1_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_I2C_2_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_USI_SPI_IPCLKPORT_IPCLK,
	GOUT_BLK_PERI_UID_USI00_I2C_IPCLKPORT_IPCLK,
	GOUT_BLK_PERI_UID_USI00_USI_IPCLKPORT_IPCLK,
	GOUT_BLK_PERI_UID_D_TZPC_PERI_IPCLKPORT_PCLK,
	CLK_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK,
	CLK_BLK_VTS_UID_VTS_CMU_VTS_IPCLKPORT_PCLK,
	GOUT_BLK_VTS_UID_AHB_BUSMATRIX_IPCLKPORT_HCLK,
	GOUT_BLK_VTS_UID_CORTEXM4INTEGRATION_IPCLKPORT_FCLK,
	GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK,
	GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK,
	GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_HCLK,
	GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_PCLK,
	GOUT_BLK_VTS_UID_DMIC_IF_IPCLKPORT_PCLK,
	GOUT_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_CLK,
	CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_CLK_DIV2,
	GOUT_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK,
	GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK,
	GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS,
	GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK,
	GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_BUS,
	GOUT_BLK_VTS_UID_RSTnSYNC_CLK_VTS_BUS_IPCLKPORT_CLK,
	GOUT_BLK_VTS_UID_RSTnSYNC_CLK_VTS_DMIC_IF_IPCLKPORT_CLK,
	GOUT_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK,
	GOUT_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK,
	CLK_BLK_VTS_UID_u_DMIC_CLK_MUX_IPCLKPORT_D0,
	GOUT_BLK_VTS_UID_LHM_AXI_P_VTS_IPCLKPORT_I_CLK,
	GOUT_BLK_VTS_UID_LHM_AXI_LP_VTS_IPCLKPORT_I_CLK,
	GOUT_BLK_VTS_UID_XHB_P_VTS_IPCLKPORT_CLK,
	GOUT_BLK_VTS_UID_XHB_LP_VTS_IPCLKPORT_CLK,
	GOUT_BLK_VTS_UID_BAAW_D_VTS_IPCLKPORT_I_PCLK,
	GOUT_BLK_VTS_UID_BAAW_C_VTS_IPCLKPORT_I_PCLK,
	GOUT_BLK_VTS_UID_D_TZPC_VTS_IPCLKPORT_PCLK,
	GOUT_BLK_VTS_UID_SWEEPER_C_VTS_IPCLKPORT_ACLK,
	GOUT_BLK_VTS_UID_SWEEPER_D_VTS_IPCLKPORT_ACLK,
	GOUT_BLK_VTS_UID_LHS_AXI_C_VTS_IPCLKPORT_I_CLK,
	GOUT_BLK_VTS_UID_LHS_AXI_D_VTS_IPCLKPORT_I_CLK,
	GOUT_BLK_VTS_UID_BPS_P_VTS_IPCLKPORT_I_CLK,
	GOUT_BLK_VTS_UID_BPS_LP_VTS_IPCLKPORT_I_CLK,
	GOUT_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK,
	GOUT_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK,
	GOUT_BLK_VTS_UID_TIMER_IPCLKPORT_PCLK,
	end_of_gate,
	num_of_gate = end_of_gate - GATE_TYPE,
};

#endif