`timescale 1ns / 1ps
module CPU(input clk,
           input reset,
			  output [7:0] Programcounter,
			  output [7:0] Instruction);
                
wire [7:0] PC, Instr, ReadData, WriteData, AluResult;
wire RegDst,RegWrite, ALUSrc, Jump, MemtoReg, PCSrc , Zero, MemWrite;
wire [0:0] AluControl;
   
Datapath datapath(clk, reset, RegDst,RegWrite, ALUSrc,Jump,MemtoReg ,
                     PCSrc,AluControl,ReadData, Instr, PC, Zero, 
                     WriteData,AluResult);


Control_unit control_unit(Instr[7:6], Instr[0], Zero,MemtoReg,MemWrite,
                        ALUSrc, RegDst, RegWrite, Jump, PCSrc, AluControl);

Ram data_memory(clk,MemWrite,AluResult, WriteData, ReadData);

Rom instr_memory(PC,Instr);

assign Programcounter = PC;
assign Instruction = Instr;

endmodule
