
AVRA   Ver. 1.4.2 ATtiny85_uOS.asm Sat Dec 13 13:16:26 2025


         ; "$Id: ATtiny85_uOS.asm,v 1.28 2025/12/13 10:14:37 administrateur Exp $"
         
         ; - Projet: ATtiny85_uOS.asm
         ;
         ; - Avertissement: Etude pour l'utilisation d'un ATtiny85-20
         ;   => Le DigiSpark utilise un ATtiny85-10 cadence a 10 Mhz
         ;
         ; - TODO: Version minimaliste: Allumage fixe de la Led RED au RESET 
         
          .include		"tn85def.inc"              ; Labels and identifiers for tiny85
         ;***** THIS IS A MACHINE GENERATED FILE - DO NOT EDIT ********************
         ;***** Created: 2011-02-09 12:04 ******* Source: ATtiny85.xml ************
         ;*************************************************************************
         ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
         ;* 
         ;* Number            : AVR000
         ;* File Name         : "tn85def.inc"
         ;* Title             : Register/Bit Definitions for the ATtiny85
         ;* Date              : 2011-02-09
         ;* Version           : 2.35
         ;* Support E-mail    : avr@atmel.com
         ;* Target MCU        : ATtiny85
         ;* 
         ;* DESCRIPTION
         ;* When including this file in the assembly program file, all I/O register 
         ;* names and I/O register bit names appearing in the data book can be used.
         ;* In addition, the six registers forming the three data pointers X, Y and 
         ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
         ;* SRAM is also defined 
         ;* 
         ;* The Register names are represented by their hexadecimal address.
         ;* 
         ;* The Register Bit names are represented by their bit number (0-7).
         ;* 
         ;* Please observe the difference in using the bit names with instructions
         ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
         ;* (skip if bit in register set/cleared). The following example illustrates
         ;* this:
         ;* 
         ;* in    r16,PORTB             ;read PORTB latch
         ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
         ;* out   PORTB,r16             ;output to PORTB
         ;* 
         ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
         ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
         ;* rjmp  TOV0_is_set           ;jump if set
         ;* ...                         ;otherwise do something else
         ;*************************************************************************
         
          #ifndef _TN85DEF_INC_
          #define _TN85DEF_INC_
         
         
          #pragma partinc 0
         
         ; ***** SPECIFY DEVICE ***************************************************
          .device ATtiny85
          #pragma AVRPART ADMIN PART_NAME ATtiny85
          .equ	SIGNATURE_000	= 0x1e
          .equ	SIGNATURE_001	= 0x93
          .equ	SIGNATURE_002	= 0x0b
         
          #pragma AVRPART CORE CORE_VERSION V2
          #pragma AVRPART CORE NEW_INSTRUCTIONS lpm rd,z+
         
         
         ; ***** I/O REGISTER DEFINITIONS *****************************************
         ; NOTE:
         ; Definitions marked "MEMORY MAPPED"are extended I/O ports
         ; and cannot be used with IN/OUT instructions
          .equ	SREG	= 0x3f
          .equ	SPL	= 0x3d
          .equ	SPH	= 0x3e
          .equ	GIMSK	= 0x3b
          .equ	GIFR	= 0x3a
          .equ	TIMSK	= 0x39
          .equ	TIFR	= 0x38
          .equ	SPMCSR	= 0x37
          .equ	MCUCR	= 0x35
          .equ	MCUSR	= 0x34
          .equ	TCCR0B	= 0x33
          .equ	TCNT0	= 0x32
          .equ	OSCCAL	= 0x31
          .equ	TCCR1	= 0x30
          .equ	TCNT1	= 0x2f
          .equ	OCR1A	= 0x2e
          .equ	OCR1C	= 0x2d
          .equ	GTCCR	= 0x2c
          .equ	OCR1B	= 0x2b
          .equ	TCCR0A	= 0x2a
          .equ	OCR0A	= 0x29
          .equ	OCR0B	= 0x28
          .equ	PLLCSR	= 0x27
          .equ	CLKPR	= 0x26
          .equ	DT1A	= 0x25
          .equ	DT1B	= 0x24
          .equ	DTPS	= 0x23
          .equ	DWDR	= 0x22
          .equ	WDTCR	= 0x21
          .equ	PRR	= 0x20
          .equ	EEARH	= 0x1f
          .equ	EEARL	= 0x1e
          .equ	EEDR	= 0x1d
          .equ	EECR	= 0x1c
          .equ	PORTB	= 0x18
          .equ	DDRB	= 0x17
          .equ	PINB	= 0x16
          .equ	PCMSK	= 0x15
          .equ	DIDR0	= 0x14
          .equ	GPIOR2	= 0x13
          .equ	GPIOR1	= 0x12
          .equ	GPIOR0	= 0x11
          .equ	USIBR	= 0x10
          .equ	USIDR	= 0x0f
          .equ	USISR	= 0x0e
          .equ	USICR	= 0x0d
          .equ	ACSR	= 0x08
          .equ	ADMUX	= 0x07
          .equ	ADCSRA	= 0x06
          .equ	ADCH	= 0x05
          .equ	ADCL	= 0x04
          .equ	ADCSRB	= 0x03
         
         
         ; ***** BIT DEFINITIONS **************************************************
         
         ; ***** PORTB ************************
         ; PORTB - Data Register, Port B
          .equ	PORTB0	= 0	; 
          .equ	PB0	= 0	; For compatibility
          .equ	PORTB1	= 1	; 
          .equ	PB1	= 1	; For compatibility
          .equ	PORTB2	= 2	; 
          .equ	PB2	= 2	; For compatibility
          .equ	PORTB3	= 3	; 
          .equ	PB3	= 3	; For compatibility
          .equ	PORTB4	= 4	; 
          .equ	PB4	= 4	; For compatibility
          .equ	PORTB5	= 5	; 
          .equ	PB5	= 5	; For compatibility
         
         ; DDRB - Data Direction Register, Port B
          .equ	DDB0	= 0	; 
          .equ	DDB1	= 1	; 
          .equ	DDB2	= 2	; 
          .equ	DDB3	= 3	; 
          .equ	DDB4	= 4	; 
          .equ	DDB5	= 5	; 
         
         ; PINB - Input Pins, Port B
          .equ	PINB0	= 0	; 
          .equ	PINB1	= 1	; 
          .equ	PINB2	= 2	; 
          .equ	PINB3	= 3	; 
          .equ	PINB4	= 4	; 
          .equ	PINB5	= 5	; 
         
         
         ; ***** ANALOG_COMPARATOR ************
         ; ADCSRB - ADC Control and Status Register B
          .equ	ACME	= 6	; Analog Comparator Multiplexer Enable
         
         ; ACSR - Analog Comparator Control And Status Register
          .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
          .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
          .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
          .equ	ACI	= 4	; Analog Comparator Interrupt Flag
          .equ	ACO	= 5	; Analog Compare Output
          .equ	ACBG	= 6	; Analog Comparator Bandgap Select
          .equ	AINBG	= ACBG	; For compatibility
          .equ	ACD	= 7	; Analog Comparator Disable
         
         ; DIDR0 - 
          .equ	AIN0D	= 0	; AIN0 Digital Input Disable
          .equ	AIN1D	= 1	; AIN1 Digital Input Disable
         
         
         ; ***** AD_CONVERTER *****************
         ; ADMUX - The ADC multiplexer Selection Register
          .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
          .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
          .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
          .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
          .equ	REFS2	= 4	; Reference Selection Bit 2
          .equ	ADLAR	= 5	; Left Adjust Result
          .equ	REFS0	= 6	; Reference Selection Bit 0
          .equ	REFS1	= 7	; Reference Selection Bit 1
         
         ; ADCSRA - The ADC Control and Status register
          .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
          .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
          .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
          .equ	ADIE	= 3	; ADC Interrupt Enable
          .equ	ADIF	= 4	; ADC Interrupt Flag
          .equ	ADATE	= 5	; ADC Auto Trigger Enable
          .equ	ADSC	= 6	; ADC Start Conversion
          .equ	ADEN	= 7	; ADC Enable
         
         ; ADCH - ADC Data Register High Byte
          .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
          .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
          .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
          .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
          .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
          .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
          .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
          .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
         
         ; ADCL - ADC Data Register Low Byte
          .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
          .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
          .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
          .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
          .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
          .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
          .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
          .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
         
         ; ADCSRB - ADC Control and Status Register B
          .equ	ADTS0	= 0	; ADC Auto Trigger Source 0
          .equ	ADTS1	= 1	; ADC Auto Trigger Source 1
          .equ	ADTS2	= 2	; ADC Auto Trigger Source 2
          .equ	IPR	= 5	; Input Polarity Mode
          .equ	BIN	= 7	; Bipolar Input Mode
         
         ; DIDR0 - Digital Input Disable Register 0
          .equ	ADC1D	= 2	; ADC1 Digital input Disable
          .equ	ADC3D	= 3	; ADC3 Digital input Disable
          .equ	ADC2D	= 4	; ADC2 Digital input Disable
          .equ	ADC0D	= 5	; ADC0 Digital input Disable
         
         
         ; ***** USI **************************
         ; USIBR - USI Buffer Register
          .equ	USIBR0	= 0	; USI Buffer Register bit 0
          .equ	USIBR1	= 1	; USI Buffer Register bit 1
          .equ	USIBR2	= 2	; USI Buffer Register bit 2
          .equ	USIBR3	= 3	; USI Buffer Register bit 3
          .equ	USIBR4	= 4	; USI Buffer Register bit 4
          .equ	USIBR5	= 5	; USI Buffer Register bit 5
          .equ	USIBR6	= 6	; USI Buffer Register bit 6
          .equ	USIBR7	= 7	; USI Buffer Register bit 7
         
         ; USIDR - USI Data Register
          .equ	USIDR0	= 0	; USI Data Register bit 0
          .equ	USIDR1	= 1	; USI Data Register bit 1
          .equ	USIDR2	= 2	; USI Data Register bit 2
          .equ	USIDR3	= 3	; USI Data Register bit 3
          .equ	USIDR4	= 4	; USI Data Register bit 4
          .equ	USIDR5	= 5	; USI Data Register bit 5
          .equ	USIDR6	= 6	; USI Data Register bit 6
          .equ	USIDR7	= 7	; USI Data Register bit 7
         
         ; USISR - USI Status Register
          .equ	USICNT0	= 0	; USI Counter Value Bit 0
          .equ	USICNT1	= 1	; USI Counter Value Bit 1
          .equ	USICNT2	= 2	; USI Counter Value Bit 2
          .equ	USICNT3	= 3	; USI Counter Value Bit 3
          .equ	USIDC	= 4	; Data Output Collision
          .equ	USIPF	= 5	; Stop Condition Flag
          .equ	USIOIF	= 6	; Counter Overflow Interrupt Flag
          .equ	USISIF	= 7	; Start Condition Interrupt Flag
         
         ; USICR - USI Control Register
          .equ	USITC	= 0	; Toggle Clock Port Pin
          .equ	USICLK	= 1	; Clock Strobe
          .equ	USICS0	= 2	; USI Clock Source Select Bit 0
          .equ	USICS1	= 3	; USI Clock Source Select Bit 1
          .equ	USIWM0	= 4	; USI Wire Mode Bit 0
          .equ	USIWM1	= 5	; USI Wire Mode Bit 1
          .equ	USIOIE	= 6	; Counter Overflow Interrupt Enable
          .equ	USISIE	= 7	; Start Condition Interrupt Enable
         
         
         ; ***** EXTERNAL_INTERRUPT ***********
         ; MCUCR - MCU Control Register
          .equ	ISC00	= 0	; Interrupt Sense Control 0 Bit 0
          .equ	ISC01	= 1	; Interrupt Sense Control 0 Bit 1
         
         ; GIMSK - General Interrupt Mask Register
          .equ	GICR	= GIMSK	; For compatibility
          .equ	PCIE	= 5	; Pin Change Interrupt Enable
          .equ	INT0	= 6	; External Interrupt Request 0 Enable
         
         ; GIFR - General Interrupt Flag register
          .equ	PCIF	= 5	; Pin Change Interrupt Flag
          .equ	INTF0	= 6	; External Interrupt Flag 0
         
         ; PCMSK - Pin Change Enable Mask
          .equ	PCINT0	= 0	; Pin Change Enable Mask Bit 0
          .equ	PCINT1	= 1	; Pin Change Enable Mask Bit 1
          .equ	PCINT2	= 2	; Pin Change Enable Mask Bit 2
          .equ	PCINT3	= 3	; Pin Change Enable Mask Bit 3
          .equ	PCINT4	= 4	; Pin Change Enable Mask Bit 4
          .equ	PCINT5	= 5	; Pin Change Enable Mask Bit 5
         
         
         ; ***** EEPROM ***********************
         ; EEARL - EEPROM Address Register Low Byte
          .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
          .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
          .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
          .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
          .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
          .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
          .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
          .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
         
         ; EEARH - EEPROM Address Register High Byte
          .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 0
         
         ; EEDR - EEPROM Data Register
          .equ	EEDR0	= 0	; EEPROM Data Register bit 0
          .equ	EEDR1	= 1	; EEPROM Data Register bit 1
          .equ	EEDR2	= 2	; EEPROM Data Register bit 2
          .equ	EEDR3	= 3	; EEPROM Data Register bit 3
          .equ	EEDR4	= 4	; EEPROM Data Register bit 4
          .equ	EEDR5	= 5	; EEPROM Data Register bit 5
          .equ	EEDR6	= 6	; EEPROM Data Register bit 6
          .equ	EEDR7	= 7	; EEPROM Data Register bit 7
         
         ; EECR - EEPROM Control Register
          .equ	EERE	= 0	; EEPROM Read Enable
          .equ	EEPE	= 1	; EEPROM Write Enable
          .equ	EEMPE	= 2	; EEPROM Master Write Enable
          .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
          .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
          .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
         
         
         ; ***** WATCHDOG *********************
         ; WDTCR - Watchdog Timer Control Register
          .equ	WDTCSR	= WDTCR	; For compatibility
          .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
          .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
          .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
          .equ	WDE	= 3	; Watch Dog Enable
          .equ	WDCE	= 4	; Watchdog Change Enable
          .equ	WDTOE	= WDCE	; For compatibility
          .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
          .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
          .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
         
         
         ; ***** TIMER_COUNTER_0 **************
         ; TIMSK - Timer/Counter Interrupt Mask Register
          .equ	TOIE0	= 1	; Timer/Counter0 Overflow Interrupt Enable
          .equ	OCIE0B	= 3	; Timer/Counter0 Output Compare Match B Interrupt Enable
          .equ	OCIE0A	= 4	; Timer/Counter0 Output Compare Match A Interrupt Enable
         
         ; TIFR - Timer/Counter0 Interrupt Flag register
          .equ	TOV0	= 1	; Timer/Counter0 Overflow Flag
          .equ	OCF0B	= 3	; Timer/Counter0 Output Compare Flag 0B
          .equ	OCF0A	= 4	; Timer/Counter0 Output Compare Flag 0A
         
         ; TCCR0A - Timer/Counter  Control Register A
          .equ	WGM00	= 0	; Waveform Generation Mode
          .equ	WGM01	= 1	; Waveform Generation Mode
          .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
          .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
          .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
          .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
         
         ; TCCR0B - Timer/Counter Control Register B
          .equ	CS00	= 0	; Clock Select
          .equ	CS01	= 1	; Clock Select
          .equ	CS02	= 2	; Clock Select
          .equ	WGM02	= 3	; 
          .equ	FOC0B	= 6	; Force Output Compare B
          .equ	FOC0A	= 7	; Force Output Compare A
         
         ; TCNT0 - Timer/Counter0
          .equ	TCNT0_0	= 0	; 
          .equ	TCNT0_1	= 1	; 
          .equ	TCNT0_2	= 2	; 
          .equ	TCNT0_3	= 3	; 
          .equ	TCNT0_4	= 4	; 
          .equ	TCNT0_5	= 5	; 
          .equ	TCNT0_6	= 6	; 
          .equ	TCNT0_7	= 7	; 
         
         ; OCR0A - Timer/Counter0 Output Compare Register
          .equ	OCR0_0	= 0	; 
          .equ	OCR0_1	= 1	; 
          .equ	OCR0_2	= 2	; 
          .equ	OCR0_3	= 3	; 
          .equ	OCR0_4	= 4	; 
          .equ	OCR0_5	= 5	; 
          .equ	OCR0_6	= 6	; 
          .equ	OCR0_7	= 7	; 
         
         ; OCR0B - Timer/Counter0 Output Compare Register
         ;.equ	OCR0_0	= 0	; 
         ;.equ	OCR0_1	= 1	; 
         ;.equ	OCR0_2	= 2	; 
         ;.equ	OCR0_3	= 3	; 
         ;.equ	OCR0_4	= 4	; 
         ;.equ	OCR0_5	= 5	; 
         ;.equ	OCR0_6	= 6	; 
         ;.equ	OCR0_7	= 7	; 
         
         ; GTCCR - General Timer/Counter Control Register
          .equ	PSR0	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
          .equ	TSM	= 7	; Timer/Counter Synchronization Mode
         
         
         ; ***** TIMER_COUNTER_1 **************
         ; TCCR1 - Timer/Counter Control Register
          .equ	CS10	= 0	; Clock Select Bits
          .equ	CS11	= 1	; Clock Select Bits
          .equ	CS12	= 2	; Clock Select Bits
          .equ	CS13	= 3	; Clock Select Bits
          .equ	COM1A0	= 4	; Compare Output Mode, Bit 1
          .equ	COM1A1	= 5	; Compare Output Mode, Bit 0
          .equ	PWM1A	= 6	; Pulse Width Modulator Enable
          .equ	CTC1	= 7	; Clear Timer/Counter on Compare Match
         
         ; TCNT1 - Timer/Counter Register
          .equ	TCNT1_0	= 0	; Timer/Counter Register Bit 0
          .equ	TCNT1_1	= 1	; Timer/Counter Register Bit 1
          .equ	TCNT1_2	= 2	; Timer/Counter Register Bit 2
          .equ	TCNT1_3	= 3	; Timer/Counter Register Bit 3
          .equ	TCNT1_4	= 4	; Timer/Counter Register Bit 4
          .equ	TCNT1_5	= 5	; Timer/Counter Register Bit 5
          .equ	TCNT1_6	= 6	; Timer/Counter Register Bit 6
          .equ	TCNT1_7	= 7	; Timer/Counter Register Bit 7
         
         ; OCR1A - Output Compare Register
          .equ	OCR1A0	= 0	; Output Compare Register A Bit 0
          .equ	OCR1A1	= 1	; Output Compare Register A Bit 1
          .equ	OCR1A2	= 2	; Output Compare Register A Bit 2
          .equ	OCR1A3	= 3	; Output Compare Register A Bit 3
          .equ	OCR1A4	= 4	; Output Compare Register A Bit 4
          .equ	OCR1A5	= 5	; Output Compare Register A Bit 5
          .equ	OCR1A6	= 6	; Output Compare Register A Bit 6
          .equ	OCR1A7	= 7	; Output Compare Register A Bit 7
         
         ; OCR1B - Output Compare Register
          .equ	OCR1B0	= 0	; Output Compare Register B Bit 0
          .equ	OCR1B1	= 1	; Output Compare Register B Bit 1
          .equ	OCR1B2	= 2	; Output Compare Register B Bit 2
          .equ	OCR1B3	= 3	; Output Compare Register B Bit 3
          .equ	OCR1B4	= 4	; Output Compare Register B Bit 4
          .equ	OCR1B5	= 5	; Output Compare Register B Bit 5
          .equ	OCR1B6	= 6	; Output Compare Register B Bit 6
          .equ	OCR1B7	= 7	; Output Compare Register B Bit 7
         
         ; OCR1C - Output compare register
          .equ	OCR1C0	= 0	; 
          .equ	OCR1C1	= 1	; 
          .equ	OCR1C2	= 2	; 
          .equ	OCR1C3	= 3	; 
          .equ	OCR1C4	= 4	; 
          .equ	OCR1C5	= 5	; 
          .equ	OCR1C6	= 6	; 
          .equ	OCR1C7	= 7	; 
         
         ; TIMSK - Timer/Counter Interrupt Mask Register
          .equ	TOIE1	= 2	; Timer/Counter1 Overflow Interrupt Enable
          .equ	OCIE1B	= 5	; OCIE1A: Timer/Counter1 Output Compare B Interrupt Enable
          .equ	OCIE1A	= 6	; OCIE1A: Timer/Counter1 Output Compare Interrupt Enable
         
         ; TIFR - Timer/Counter Interrupt Flag Register
          .equ	TOV1	= 2	; Timer/Counter1 Overflow Flag
          .equ	OCF1B	= 5	; Timer/Counter1 Output Compare Flag 1B
          .equ	OCF1A	= 6	; Timer/Counter1 Output Compare Flag 1A
         
         ; GTCCR - Timer counter control register
          .equ	PSR1	= 1	; Prescaler Reset Timer/Counter1
          .equ	FOC1A	= 2	; Force Output Compare 1A
          .equ	FOC1B	= 3	; Force Output Compare Match 1B
          .equ	COM1B0	= 4	; Comparator B Output Mode
          .equ	COM1B1	= 5	; Comparator B Output Mode
          .equ	PWM1B	= 6	; Pulse Width Modulator B Enable
         
         ; DTPS - Dead time prescaler register
          .equ	DTPS0	= 0	; 
          .equ	DTPS1	= 1	; 
         
         ; DT1A - Dead time value register
          .equ	DTVL0	= 0	; 
          .equ	DTVL1	= 1	; 
          .equ	DTVL2	= 2	; 
          .equ	DTVL3	= 3	; 
          .equ	DTVH0	= 4	; 
          .equ	DTVH1	= 5	; 
          .equ	DTVH2	= 6	; 
          .equ	DTVH3	= 7	; 
         
         ; DT1B - Dead time value B
         ;.equ	DTVL0	= 0	; 
         ;.equ	DTVL1	= 1	; 
         ;.equ	DTVL2	= 2	; 
         ;.equ	DTVL3	= 3	; 
         ;.equ	DTVH0	= 4	; 
         ;.equ	DTVH1	= 5	; 
         ;.equ	DTVH2	= 6	; 
         ;.equ	DTVH3	= 7	; 
         
         
         ; ***** BOOT_LOAD ********************
         ; SPMCSR - Store Program Memory Control Register
          .equ	SPMEN	= 0	; Store Program Memory Enable
          .equ	PGERS	= 1	; Page Erase
          .equ	PGWRT	= 2	; Page Write
          .equ	RFLB	= 3	; Read fuse and lock bits
          .equ	CTPB	= 4	; Clear temporary page buffer
         
         
         ; ***** CPU **************************
         ; SREG - Status Register
          .equ	SREG_C	= 0	; Carry Flag
          .equ	SREG_Z	= 1	; Zero Flag
          .equ	SREG_N	= 2	; Negative Flag
          .equ	SREG_V	= 3	; Two's Complement Overflow Flag
          .equ	SREG_S	= 4	; Sign Bit
          .equ	SREG_H	= 5	; Half Carry Flag
          .equ	SREG_T	= 6	; Bit Copy Storage
          .equ	SREG_I	= 7	; Global Interrupt Enable
         
         ; MCUCR - MCU Control Register
         ;.equ	ISC00	= 0	; Interrupt Sense Control 0 bit 0
         ;.equ	ISC01	= 1	; Interrupt Sense Control 0 bit 1
          .equ	SM0	= 3	; Sleep Mode Select Bit 0
          .equ	SM1	= 4	; Sleep Mode Select Bit 1
          .equ	SE	= 5	; Sleep Enable
          .equ	PUD	= 6	; Pull-up Disable
         
         ; MCUSR - MCU Status register
          .equ	PORF	= 0	; Power-On Reset Flag
          .equ	EXTRF	= 1	; External Reset Flag
          .equ	BORF	= 2	; Brown-out Reset Flag
          .equ	WDRF	= 3	; Watchdog Reset Flag
         
         ; PRR - Power Reduction Register
          .equ	PRADC	= 0	; Power Reduction ADC
          .equ	PRUSI	= 1	; Power Reduction USI
          .equ	PRTIM0	= 2	; Power Reduction Timer/Counter0
          .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
         
         ; OSCCAL - Oscillator Calibration Register
          .equ	CAL0	= 0	; Oscillatro Calibration Value Bit 0
          .equ	CAL1	= 1	; Oscillatro Calibration Value Bit 1
          .equ	CAL2	= 2	; Oscillatro Calibration Value Bit 2
          .equ	CAL3	= 3	; Oscillatro Calibration Value Bit 3
          .equ	CAL4	= 4	; Oscillatro Calibration Value Bit 4
          .equ	CAL5	= 5	; Oscillatro Calibration Value Bit 5
          .equ	CAL6	= 6	; Oscillatro Calibration Value Bit 6
          .equ	CAL7	= 7	; Oscillatro Calibration Value Bit 7
         
         ; PLLCSR - PLL Control and status register
          .equ	PLOCK	= 0	; PLL Lock detector
          .equ	PLLE	= 1	; PLL Enable
          .equ	PCKE	= 2	; PCK Enable
          .equ	LSM	= 7	; Low speed mode
         
         ; CLKPR - Clock Prescale Register
          .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
          .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
          .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
          .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
          .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
         
         ; DWDR - debugWire data register
          .equ	DWDR0	= 0	; 
          .equ	DWDR1	= 1	; 
          .equ	DWDR2	= 2	; 
          .equ	DWDR3	= 3	; 
          .equ	DWDR4	= 4	; 
          .equ	DWDR5	= 5	; 
          .equ	DWDR6	= 6	; 
          .equ	DWDR7	= 7	; 
         
         ; GPIOR2 - General Purpose IO register 2
          .equ	GPIOR20	= 0	; 
          .equ	GPIOR21	= 1	; 
          .equ	GPIOR22	= 2	; 
          .equ	GPIOR23	= 3	; 
          .equ	GPIOR24	= 4	; 
          .equ	GPIOR25	= 5	; 
          .equ	GPIOR26	= 6	; 
          .equ	GPIOR27	= 7	; 
         
         ; GPIOR1 - General Purpose register 1
          .equ	GPIOR10	= 0	; 
          .equ	GPIOR11	= 1	; 
          .equ	GPIOR12	= 2	; 
          .equ	GPIOR13	= 3	; 
          .equ	GPIOR14	= 4	; 
          .equ	GPIOR15	= 5	; 
          .equ	GPIOR16	= 6	; 
          .equ	GPIOR17	= 7	; 
         
         ; GPIOR0 - General purpose register 0
          .equ	GPIOR00	= 0	; 
          .equ	GPIOR01	= 1	; 
          .equ	GPIOR02	= 2	; 
          .equ	GPIOR03	= 3	; 
          .equ	GPIOR04	= 4	; 
          .equ	GPIOR05	= 5	; 
          .equ	GPIOR06	= 6	; 
          .equ	GPIOR07	= 7	; 
         
         
         
         ; ***** LOCKSBITS ********************************************************
          .equ	LB1	= 0	; Lockbit
          .equ	LB2	= 1	; Lockbit
         
         
         ; ***** FUSES ************************************************************
         ; LOW fuse bits
          .equ	CKSEL0	= 0	; Select Clock source
          .equ	CKSEL1	= 1	; Select Clock source
          .equ	CKSEL2	= 2	; Select Clock source
          .equ	CKSEL3	= 3	; Select Clock source
          .equ	SUT0	= 4	; Select start-up time
          .equ	SUT1	= 5	; Select start-up time
          .equ	CKOUT	= 6	; Clock Output Enable
          .equ	CKDIV8	= 7	; Divide clock by 8
         
         ; HIGH fuse bits
          .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
          .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
          .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
          .equ	EESAVE	= 3	; EEPROM memory is preserved through the Chip Erase
          .equ	WDTON	= 4	; Watchdog Timer always on
          .equ	SPIEN	= 5	; Enable Serial Program and Data Downloading
          .equ	DWEN	= 6	; DebugWIRE Enable
          .equ	RSTDISBL	= 7	; External Reset disable
         
         ; EXTENDED fuse bits
          .equ	SELFPRGEN	= 0	; Self-Programming Enable
         
         
         
         ; ***** CPU REGISTER DEFINITIONS *****************************************
          .def	XH	= r27
          .def	XL	= r26
          .def	YH	= r29
          .def	YL	= r28
          .def	ZH	= r31
          .def	ZL	= r30
         
         
         
         ; ***** DATA MEMORY DECLARATIONS *****************************************
          .equ	FLASHEND	= 0x0fff	; Note: Word address
          .equ	IOEND	= 0x003f
          .equ	SRAM_START	= 0x0060
          .equ	SRAM_SIZE	= 512
          .equ	RAMEND	= 0x025f
          .equ	XRAMEND	= 0x0000
          .equ	E2END	= 0x01ff
          .equ	EEPROMEND	= 0x01ff
          .equ	EEADRBITS	= 9
          #pragma AVRPART MEMORY PROG_FLASH 8192
          #pragma AVRPART MEMORY EEPROM 512
          #pragma AVRPART MEMORY INT_SRAM SIZE 512
          #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
         
         
         
         ; ***** BOOTLOADER DECLARATIONS ******************************************
          .equ	NRWW_START_ADDR	= 0x0
          .equ	NRWW_STOP_ADDR	= 0xfff
          .equ	RWW_START_ADDR	= 0x0
          .equ	RWW_STOP_ADDR	= 0x0
          .equ	PAGESIZE	= 32
         
         
         
         ; ***** INTERRUPT VECTORS ************************************************
          .equ	INT0addr	= 0x0001	; External Interrupt 0
          .equ	PCI0addr	= 0x0002	; Pin change Interrupt Request 0
          .equ	OC1Aaddr	= 0x0003	; Timer/Counter1 Compare Match 1A
          .equ	OVF1addr	= 0x0004	; Timer/Counter1 Overflow
          .equ	OVF0addr	= 0x0005	; Timer/Counter0 Overflow
          .equ	ERDYaddr	= 0x0006	; EEPROM Ready
          .equ	ACIaddr	= 0x0007	; Analog comparator
          .equ	ADCCaddr	= 0x0008	; ADC Conversion ready
          .equ	OC1Baddr	= 0x0009	; Timer/Counter1 Compare Match B
          .equ	OC0Aaddr	= 0x000a	; Timer/Counter0 Compare Match A
          .equ	OC0Baddr	= 0x000b	; Timer/Counter0 Compare Match B
          .equ	WDTaddr	= 0x000c	; Watchdog Time-out
          .equ	USI_STARTaddr	= 0x000d	; USI START
          .equ	USI_OVFaddr	= 0x000e	; USI Overflow
         
          .equ	INT_VECTORS_SIZE	= 15	; size in words
         
          #endif  /* _TN85DEF_INC_ */
         
         ; ***** END OF FILE ******************************************************
          ; ***** END OF FILE ******************************************************
         
          .include		"ATtiny85_uOS.h"
         ; "$Id: ATtiny85_uOS.h,v 1.10 2025/12/12 15:41:46 administrateur Exp $"
         
         ; Registres de travail (dedies)
         ;
          .def		REG_R0				= r0
          .def		REG_R1				= r1
          .def		REG_R2				= r2
          .def		REG_R3				= r3
          .def		REG_R4				= r4
          .def		REG_R4				= r4
          .def		REG_R5				= r5		; Registre dedie a 'uos_delay_1uS'
          .def		REG_R7				= r7
          .def		REG_R8				= r8
          .def		REG_R9				= r9
          .def		REG_R10				= r10
          .def		REG_R11				= r11
         
          .def		REG_R12				= r12
          .def		REG_R13				= r13
          .def		REG_R14				= r14
         
          .def		REG_SAVE_SREG		= r15		; Sauvegarde temporaire de SREG dans les methodes ISR
         
         ; Fin: Registres de travail (dedies)
         
         ; Registres de travail temporaires (dedies et banalises)
          .def		REG_TEMP_R16		= r16
          .def		REG_TEMP_R17		= r17
          .def		REG_TEMP_R18		= r18
          .def		REG_TEMP_R19		= r19
          .def		REG_TEMP_R20		= r20
          .def		REG_TEMP_R21		= r21		; Warning: Utilise dans 'tim1_compa_isr' (Cf. TODO: @ Dysfonctionnement...)
          .def		REG_TEMP_R22		= r22		; Warning: Utilise dans 'tim1_compa_isr' (Cf. TODO: @ Dysfonctionnement...)
         
          .def		REG_PORTB_OUT		= r23		; Dedie a l'image du PORTB en sortie (Leds, Pulse, TXD, etc.)
          .def		REG_FLAGS_0			= r24		; Flags #0
          .def		REG_FLAGS_1			= r25		; Flags #1
         
          .def		REG_X_LSB			= r26		; XL
          .def		REG_X_MSB			= r27		; XH
          .def		REG_Y_LSB			= r28		; YL
          .def		REG_Y_MSB			= r29		; YH
          .def		REG_Z_LSB			= r30		; ZL
          .def		REG_Z_MSB			= r31		; ZH
         ; Fin: Registres de travail temporaires (dedies et banalises)
         
         ; Definition des masques de bits [0x00, 0x01, ..., 0xff] pour les opcodes suivants:
         ; - ori  -> Logical OR with Immediate
         ; - andi -> Logical AND with Immediate (Faire le complement a 1 ou (0xFF - MSK_BITX))
         ; - cbr  -> Clear Bits in Register (= andif avec constante complementee a (0xFF - K))
         ; - sbr  -> Set Bits in Register (= ori)
         ;
          #define	MSK_BIT7				(1 << 7)
          #define	MSK_BIT6				(1 << 6)
          #define	MSK_BIT5				(1 << 5)
          #define	MSK_BIT4				(1 << 4)
          #define	MSK_BIT3				(1 << 3)
          #define	MSK_BIT2				(1 << 2)
          #define	MSK_BIT1				(1 << 1)
          #define	MSK_BIT0				(1 << 0)
         
         ; Definition des index de bits [0, 1, ..., 7] pour les opcodes suivants:
         ; - bld       -> Bit Load from the T Flag in SREG to a Bit in Register
         ; - bst       -> Bit Store from Bit in Register to T Flag in SREG
         ; - cbi/sbi   -> Clear Bit in I/O Register / Set Bit in I/O Register
         ; - sbic/sbis -> Skip if Bit in I/O Register is Cleared / Skip if Bit in I/O Register is Set
         ; - sbrc/sbrs -> Skip if Bit in Register is Cleared / Skip if Bit in Register is Set
         ; - bclr/bset -> Bit Clear / Bit Set in SREG
         ; - brbc/brbs -> Branch if Bit in SREG is Cleared / Set
         ;
          #define	IDX_BIT7				7
          #define	IDX_BIT6				6
          #define	IDX_BIT5				5
          #define	IDX_BIT4				4
          #define	IDX_BIT3				3
          #define	IDX_BIT2				2
          #define	IDX_BIT1				1
          #define	IDX_BIT0				0
         
         ; Definitions pour le pilotage avec ori/and/cbr/sbr
         ; - PORTB<4>: Led RED								0/1: Eteinte/Allumee
         ; - PORTB<3>: Led GREEN								0/1: Eteinte/Allumee
         ; - PORTB<2>: Led YELLOW							0/1: Eteinte/Allumee
         ;             et I/O 1-Wire
         ; - PORTB<1>: Led RED Interne au DigiSpark	0/1: Allumee/Eteinte
         ;             et Uart/TXD -> Platine/TXD
         
          #define	MSK_BIT_LED_RED			MSK_BIT4
          #define	MSK_BIT_LED_GREEN			MSK_BIT3
          #define	MSK_BIT_LED_YELLOW		MSK_BIT2
          #define	MSK_BIT_LED_RED_INT		MSK_BIT1
         
          #define	MSK_BIT_TXD					MSK_BIT1		; Emission sur RXD du FT232R (Meme sortie que la Led RED Interne)
          #define	MSK_BIT_PULSE_IT			MSK_BIT4		; Remarque: Meme sortie que la Led RED Externe
         
          #define	IDX_BIT_LED_RED			IDX_BIT4
          #define	IDX_BIT_LED_GREEN			IDX_BIT3
         
         ; Definitions pour ajout comportemental:
          #define	FLG_BEHAVIOR_MARK_IN_TIM1_COMPA_IDX		IDX_BIT0	; Pulse --\__/--... en entree/sortie de l'It 'tim1_compa_isr'
          #define	FLG_BEHAVIOR_MARK_IN_PCINT0_IDX			IDX_BIT1	; Pulse --\__/--... en entree/sortie de l'It 'pcint0_isr'
          #define	FLG_BEHAVIOR_MARK_IN_RX_REC_BIT_IDX		IDX_BIT2	; Pulse --\__/--... en entree/sortie de 'tim1_compa_isr_rx_rec_bit'
         
          #define	FLG_BEHAVIOR_ADDON_FOUND_IDX				IDX_BIT4	; Programme ADDON trouve (prolongations traitements)
          #define	FLG_BEHAVIOR_ADDON_FOUND_MSK				MSK_BIT4
         
          #define	CPT_CALIBRATION								2
          #define	FLG_BEHAVIOR_CALIBRATION_1_uS				IDX_BIT7
         
         ; Gestion de l'UART
         ; -----------------
         ; - FLG_0_UART_DETECT_LINE_IDLE: Passage a 1 si ligne RXD a l'etat haut durant au moins 10 bits;
         ;   => Soit 40 acquisitions concecutives espacees de 13uS = 520uS correspondant a 10 bits a 9600 bauds
         ; - FLG_0_UART_DETECT_BIT_START: Si 'FLG_0_UART_DETECT_LINE_IDLE' a 1, passage a 1 sur detection du bit START
         ;   => Acquisition au moyen de la detection du front descendant sur RXD (cf. 'int0_isr')
         ;   => Conservation de 'FLG_0_UART_DETECT_LINE_IDLE' et de 'FLG_0_UART_DETECT_BIT_START' a 1 jusqu'a
         ;      la fin de l'acquisition d'un byte UART (1 start + 8 datas + 1 stop)
         ;      => Passage a 0 de 'FLG_0_UART_DETECT_BIT_START' pour relancer la detaction du bit START
         ; - FLG_0_UART_DETECT_BYTE: Passage a 1 pour indiquer donnee UART disponible jusqu'a sa lecture
         ;   pour traitement (ie. ecriture dans la FIFO/UART RX)
         ;
         ; => 1 - L'acquisition des donnees UART commence des que les 2 flags 'FLG_0_UART_DETECT_LINE_IDLE' et
         ;    'FLG_0_UART_DETECT_BIT_START' sont a 1
         ;
         ;    2 - A la fin de l'acquisition, le flag 'FLG_0_UART_DETECT_BIT_START' est remis a 0
         ;        pour une detection du bit START
         ;
         ;    => 'FLG_0_UART_DETECT_LINE_IDLE' est remis a 0 sur erreur de communication comme:
         ;       - Pas de bit START lu au 1st bit apres la detection --\__ (Frame Error)
         ;       - Pas de bit STOP lu au 10th bit (Frame Error)
         ;       - Donnee non attendue @ protocole
         ;       - A completer...
         ;
         ; Flags generaux REG_FLAGS_0 (masques et index) defini dans la registre r24
          #define	FLG_0_PERIODE_1MS_MSK					MSK_BIT0
          #define	FLG_0_UART_DETECT_LINE_IDLE_MSK		MSK_BIT1
          #define	FLG_0_UART_DETECT_BIT_START_MSK		MSK_BIT2
          #define	FLG_0_UART_RX_BYTE_RECEIVED_MSK		MSK_BIT3
          #define	FLG_0_UART_TX_TO_SEND_MSK				MSK_BIT4		; Donnees Data/Tx a emettre
          #define	FLG_0_PRINT_SKIP_MSK						MSK_BIT5		; Saut des methodes 'print_xxx' si affirme
          #define	FLG_0_UART_RX_BYTE_START_ERROR_MSK	MSK_BIT6
          #define	FLG_0_UART_RX_BYTE_STOP_ERROR_MSK	MSK_BIT7
         
          #define	FLG_0_PERIODE_1MS_IDX					IDX_BIT0
          #define	FLG_0_UART_DETECT_LINE_IDLE_IDX		IDX_BIT1
          #define	FLG_0_UART_DETECT_BIT_START_IDX		IDX_BIT2
          #define	FLG_0_UART_RX_BYTE_RECEIVED_IDX		IDX_BIT3
          #define	FLG_0_UART_TX_TO_SEND_IDX				IDX_BIT4		; Donnees Data/Tx a emettre
          #define	FLG_0_PRINT_SKIP_IDX						IDX_BIT5		; Saut des methodes 'print_xxx' si affirme
          #define	FLG_0_UART_RX_BYTE_START_ERROR_IDX	IDX_BIT6
          #define	FLG_0_UART_RX_BYTE_STOP_ERROR_IDX	IDX_BIT7
         
         ; Flags generaux REG_FLAGS_1 (masques et index) defini dans la registre r25
         ; Etats des FIFO/UART/Rx et Tx + Donnees Rx recues et Tx a emettre
          #define	FLG_1_UART_FIFO_RX_NOT_EMPTY_MSK		MSK_BIT0
          #define	FLG_1_UART_FIFO_RX_FULL_MSK			MSK_BIT1
          #define	FLG_1_UART_RX_RECEIVE_MSK				MSK_BIT2		; Donnees Data/Rx recues
          #define	FLG_1_CONNECTED_MSK						MSK_BIT3
          #define	FLG_1_UART_FIFO_TX_NOT_EMPTY_MSK		MSK_BIT4
          #define	FLG_1_UART_FIFO_TX_FULL_MSK			MSK_BIT5
          #define	FLG_1_UART_FIFO_TX_TO_SEND_MSK		MSK_BIT6
          #define	FLG_1_LED_RED_ON_MSK						MSK_BIT7
         
          #define	FLG_1_UART_FIFO_RX_NOT_EMPTY_IDX		IDX_BIT0
          #define	FLG_1_UART_FIFO_RX_FULL_IDX			IDX_BIT1
          #define	FLG_1_UART_RX_RECEIVE_IDX				IDX_BIT2		; Donnees Data/Rx recues
          #define	FLG_1_CONNECTED_IDX						IDX_BIT3	
          #define	FLG_1_UART_FIFO_TX_NOT_EMPTY_IDX		IDX_BIT4
          #define	FLG_1_UART_FIFO_TX_FULL_IDX			IDX_BIT5
          #define	FLG_1_UART_FIFO_TX_TO_SEND_IDX		IDX_BIT6
          #define	FLG_1_LED_RED_ON_IDX						IDX_BIT7
         
          #define EXTENSION_SETUP					0
          #define EXTENSION_BACKGROUND			1
          #define EXTENSION_1_MS					2
          #define EXTENSION_COMMANDS				3
          #define EXTENSION_BUTTON				4
         
         ; 1st adresse de la SRAM [0x60...0xFF]
          .dseg
D:000060    G_BEHAVIOR:						.byte		1		; Pilotage du comportement (pas d'ajout de comportement si egal a 0)
D:000061    G_CALIBRATION:					.byte		1
         
D:000062    G_TICK_1MS:						.byte		1		; Compatbilisation des 1mS
D:000063    G_TICK_1MS_INIT:				.byte		1
         
         ; Fin: Definitions pour ajout comportemental
         
D:000064    G_CHENILLARD_MSB:				.byte		1		; Chenillard d'allumage/extinction Led GREEN
D:000065    G_CHENILLARD_LSB:				.byte		1		; au travers d'un mot de 16 bits (16 x 125mS = 2 Sec)
         
D:000066    G_NBR_VALUE_TRACE:			.byte		1
D:000067    G_NBR_ERRORS:					.byte		1
         
         ; End of file
         
          
         
          .cseg
          .org	0x0000 
         	; Table des 15 vecteurs d'interruption
C:000000 c010      	rjmp		main					; Vector:  1 - reset
C:000001 c00e      	rjmp		int0_isr				; Vector:  2 - int0_isr
C:000002 c1ed      	rjmp		pcint0_isr			; Vector:  3 - pcint0_isr
C:000003 c13c      	rjmp		tim1_compa_isr		; Vector:  4 - tim1_compa_isr
C:000004 c00b      	rjmp		tim1_ovf_isr		; Vector:  5 - tim1_ovf_isr
C:000005 c00a      	rjmp		tim0_ovf_isr		; Vector:  6 - tim0_ovf_isr
C:000006 c009      	rjmp		ee_rdy_isr			; Vector:  7 - ee_rdy_isr
C:000007 c008      	rjmp		ana_cmp_isr			; Vector:  8 - ana_cmp_isr
C:000008 c007      	rjmp		adc_isr				; Vector:  9 - adc_isr
C:000009 c006      	rjmp		tim1_compb_isr		; Vector: 10 - tim1_compb_isr
C:00000a c005      	rjmp		tim0_compa_isr		; Vector: 11 - tim0_compa_isr
C:00000b c004      	rjmp		tim0_compb_isr 	; Vector: 12 - tim0_compb_isr
C:00000c c003      	rjmp		wdt_isr				; Vector: 13 - wdt_isr
C:00000d c002      	rjmp		usi_start_isr		; Vector: 14 - usi_start_isr
C:00000e c001      	rjmp		usi_ovf_isr			; Vector: 15 - usi_ovf_isr
         
C:00000f 0000      	nop		; Evite le message "Warning : Improve: Skip equal to 0"
         
         ; Its non supportees => Mise sur voie de garage
          int0_isr:
          tim1_ovf_isr:
          tim0_ovf_isr:
          ee_rdy_isr:
          ana_cmp_isr:
          adc_isr:
          tim1_compb_isr:
          tim0_compa_isr:
          tim0_compb_isr:
          wdt_isr:
          usi_start_isr:
          usi_ovf_isr:
         
C:000010 c0fb      	rjmp		forever_2
         
         ; Fin: Its non supportees
         
         ; Entree du programme
         ; - Initialisation de la SRAM
         ; - Initialisation materielle
         ; - Test Leds
         ; - Print du bandeau et des infos EEPROM
         
         ; #1 Boucle avec:
         ;   - Comptabilisation de 1 mS
         ;   #2 Toutes les 1 mS    
         ;     - Gestion des timers
         ;     - Presentation
         ;     - Interpretation de la commande recue
         ;   #3 Sans attente de l'expiration de 1 mS
         ;     - Test et emission eventuelle d'un caractere de la FIFO de transmission
         ;     - Presentation des erreurs fugitives et persistante
         ;   #4 Retour en #1
         ;
         ; Le "tick" de cadencement fixe a 26uS, la reception avec la mise en FIFO des
         ; caracteres recus et la gestion du bouton sont effectues sous interruption
         ; en // des traitements executes dans la boucle #1
         ;
          main:
         
          setup:	; Remarque: Equivalent de la methode 'setup()' dans l'ecosysteme Arduino ;-)
C:000011 d051      	rcall		init_sram_fill			; Initialisation de la SRAM
C:000012 d061      	rcall		init_sram_values		; Initialisation de valeurs particulieres
C:000013 d093      	rcall		init_hard				; Initialisation du materiel
C:000014 d0c9      	rcall		test_leds			 	; Test Leds
         
         	; Initialisation timer 'TIMER_LED_GREEN' pour le chenillard Led GREEN
C:000015 e015      	ldi		REG_TEMP_R17, TIMER_LED_GREEN
C:000016 e72d      	ldi		REG_TEMP_R18, (125 % 256)
C:000017 e030      	ldi		REG_TEMP_R19, (125 / 256)
C:000018 ec48      	ldi		REG_TEMP_R20, low(exec_timer_led_green)
C:000019 e052      	ldi		REG_TEMP_R21, high(exec_timer_led_green)
C:00001a d243      	rcall		start_timer
         
C:00001b 9478      	sei						; Set all interrupts for send prompts
         
          setup_cold:
         	; Preparation emission des prompts d'accueil
         	; => Prompt d'accueil
C:00001c e0f0      	ldi		REG_Z_MSB, ((text_whoami << 1) / 256)
C:00001d eae2      	ldi		REG_Z_LSB, ((text_whoami << 1) % 256)
C:00001e d365      	rcall		push_text_in_fifo_tx
         
C:00001f d3b8      	rcall		set_infos_from_eeprom
         
C:000020 6490      	sbr		REG_FLAGS_1, FLG_1_UART_FIFO_TX_TO_SEND_MSK
         	; Fin: Preparation emission des prompts d'accueil ('whoami' et 'eeprom')
         
C:000021 d014      	rcall		addon_search_methods
         
C:000022 e010      	ldi		REG_TEMP_R17, EXTENSION_SETUP
C:000023 d022      	rcall		exec_extension_addon
         
          loop:		; Remarque: Equivalent de la methode 'loop()' dans l'ecosysteme Arduino ;-)
         	; Gestion de l'attente expiration des 1ms
C:000024 ff80      	sbrs		REG_FLAGS_0, FLG_0_PERIODE_1MS_IDX		; 1mS expiree ?
C:000025 c00b      	rjmp		loop_background								; Non -> Traitements en fond de tache
         
         	; Oui -> Traitements toutes les 1mS
         	; => Expiration de 1mS => Nouvelle periode de 1mS
         	; => call 'gestion_timer' (execution du traitement associe a chaque timer qui expire)
         	; => reinitialisation 'G_TICK_1MS' (copie atomique ;-)
         	; => Effacement 'FLG_0_PERIODE_1MS' -> Relance de la comptabilisation des 1mS
         
          loop_1_ms:
C:000026 9110 0063 	lds		REG_TEMP_R17, G_TICK_1MS_INIT
C:000028 9310 0062 	sts		G_TICK_1MS, REG_TEMP_R17
         
C:00002a 7f8e      	cbr		REG_FLAGS_0, FLG_0_PERIODE_1MS_MSK
         
C:00002b d20b      	rcall		gestion_timer		; Gestion des timers
         
         	; Traitements toutes les 1mS
         	; ---
         	; Presentation etat 'Detect Line Idle'
C:00002c d2c0      	rcall		test_detect_line_idle
         
         	; Presentation sur Led GREEN mode "Connecte/Non Connecte"
C:00002d d692      	rcall		presentation_connexion
         
          #ifndef USE_MINIMALIST
         	; Interpretation de la commande recue
C:00002e d3eb      	rcall		interpret_command
          #endif
         
C:00002f e012      	ldi		REG_TEMP_R17, EXTENSION_1_MS
C:000030 d015      	rcall		exec_extension_addon
         
         	; ---
         	; Fin: Traitements toutes les 1mS
         
          loop_background:
         	; Traitements en background
         	; Test et emission eventuelle d'un caractere de la FIFO/Tx
         	; => Effectue des que possible des lors que 'FLG_1_UART_FIFO_TX_TO_SEND'
         	;    est a 1 et que 'FLG_0_UART_TX_TO_SEND' est a 0
         	;    => Traitement en fond de tache pour cadencer l'emission au max des 9600 bauds
C:000031 d372      	rcall		fifo_tx_to_send_async
         
         	; Presentation erreurs sur Led RED Externe
C:000032 d65d      	rcall		presentation_error
         
C:000033 e011      	ldi		REG_TEMP_R17, EXTENSION_BACKGROUND
C:000034 d011      	rcall		exec_extension_addon
         
          loop_end:
C:000035 cfee      	rjmp		loop
         
         
         ; -----------
         ; Determination si les 5 vecteurs de "prolongation" definis dans le cas d'un ADDON
         ; -----------
          addon_search_methods:
C:000036 e6ea      	ldi		REG_Z_LSB, low(end_of_prg_uos << 1)
C:000037 e0fe      	ldi		REG_Z_MSB, high(end_of_prg_uos << 1)
         
C:000038 e01a      	ldi		REG_TEMP_R17, (2 * 5)
         
          addon_search_loop:
C:000039 9105      	lpm		REG_TEMP_R16, Z+
C:00003a 3f0f      	cpi		REG_TEMP_R16, 0xFF
C:00003b f421      	brne		addon_found
         
         	; Parcours de tous les bytes des 5 vecteurs
         	; => ADDON non trouve si tous les octets sont a 0xFF car 0xFFFF n'est
         	;    pas un opcode valide et correspond a la valeur apres un "erase"
C:00003c 9631      	adiw		REG_Z_LSB, 1
C:00003d 951a      	dec		REG_TEMP_R17
C:00003e f7d1      	brne		addon_search_loop
         
          addon_not_found:
C:00003f c005      	rjmp		addon_end
         
          addon_found:
C:000040 9100 0060 	lds		REG_TEMP_R16, G_BEHAVIOR
C:000042 6100      	sbr		REG_TEMP_R16, FLG_BEHAVIOR_ADDON_FOUND_MSK
C:000043 9300 0060 	sts		G_BEHAVIOR, REG_TEMP_R16
         
          addon_end:
C:000045 9508      	ret
         ; -----------
         
         ; -----------
         ; Appel eventuel a l'extension contenue dans 'REG_TEMP_R17'
         ; 1 - EXTENSION_SETUP
         ; 2 - EXTENSION_BACKGROUND
         ; 3 - EXTENSION_1_MS
         ; 4 - EXTENSION_COMMANDS
         ; 5 - EXTENSION_BUTTON
         ; -----------
          exec_extension_addon:
C:000046 9120 0060 	lds		REG_TEMP_R18, G_BEHAVIOR
C:000048 ff24      	sbrs		REG_TEMP_R18, FLG_BEHAVIOR_ADDON_FOUND_IDX
C:000049 c006      	rjmp		exec_extension_addon_rtn
         
         	; Appel au vecteur @ 'REG_TEMP_R17'
C:00004a e3e5      	ldi		REG_Z_LSB, low(end_of_prg_uos)
C:00004b e0f7      	ldi		REG_Z_MSB, high(end_of_prg_uos)
C:00004c 0fe1      	add		REG_Z_LSB, REG_TEMP_R17
C:00004d 2711      	clr		REG_TEMP_R17	
C:00004e 1ff1      	adc		REG_Z_MSB, REG_TEMP_R17
         
C:00004f 9509      	icall
         	; Fin: Appel au vecteur @ 'REG_TEMP_R17'
         
          exec_extension_addon_rtn:
C:000050 9508      	ret
         ; -----------
         
          text_whoami:
          .db	"### ATtiny85_uOS $Revision: 1.28 $", CHAR_LF, CHAR_NULL
C:000051 23232320415474696E7938355F754F5320245265766973696F6E3A20312E323820240A00
         
          .include		"ATtiny85_uOS_Macros.def"
         ; "$Id: ATtiny85_uOS_Macros.def,v 1.1 2025/11/25 17:29:59 administrateur Exp $
         
          .cseg
         ; --------
         ; Macros de pilotage du PORTB en sortie
          .macro setLedRedOff			; 0/1: On/Off
          	cbr		REG_FLAGS_1, FLG_1_LED_RED_ON_MSK	; Led RED Externe eteinte (Pulse --\_/--- possible)
          	sbr		REG_PORTB_OUT, MSK_BIT_LED_RED	
          	out		PORTB, REG_PORTB_OUT					; Raffraichissement du PORTB
          .endm
         
          .macro setLedRedOn			; 0/1: On/Off
          	sbr		REG_FLAGS_1, FLG_1_LED_RED_ON_MSK	; Led RED Externe allumee (Pulse --\_/--- inhibee)
          	cbr		REG_PORTB_OUT, MSK_BIT_LED_RED
          	out		PORTB, REG_PORTB_OUT					; Raffraichissement du PORTB
          .endm
         
          .macro setLedYellowOff		; 0/1: On/Off
          	sbr		REG_PORTB_OUT, MSK_BIT_LED_YELLOW	
          	out		PORTB, REG_PORTB_OUT					; Raffraichissement du PORTB
          .endm
         
          .macro setLedYellowOn		; 0/1: On/Off
          	cbr		REG_PORTB_OUT, MSK_BIT_LED_YELLOW
          	out		PORTB, REG_PORTB_OUT					; Raffraichissement du PORTB
          .endm
         
          .macro setLedGreenOff		; 0/1: On/Off
          	sbr		REG_PORTB_OUT, MSK_BIT_LED_GREEN
          	out		PORTB, REG_PORTB_OUT					; Raffraichissement du PORTB
          .endm
         
          .macro setLedGreenOn			; 0/1: On/Off
          	cbr		REG_PORTB_OUT, MSK_BIT_LED_GREEN	
          	out		PORTB, REG_PORTB_OUT					; Raffraichissement du PORTB
          .endm
         
          .macro setLedRedIntOn		; 0/1: Off/On
          	sbr		REG_PORTB_OUT, MSK_BIT_LED_RED_INT
          	out		PORTB, REG_PORTB_OUT					; Raffraichissement du PORTB
          .endm
         
          .macro setLedRedIntOff		; 0/1: Off/On
          	cbr		REG_PORTB_OUT, MSK_BIT_LED_RED_INT
          	out		PORTB, REG_PORTB_OUT					; Raffraichissement du PORTB
          .endm
         
          .macro setPulseItUp			; Sortie au niveau haut de la pulse It
          	sbr		REG_PORTB_OUT, MSK_BIT_PULSE_IT
          	out		PORTB, REG_PORTB_OUT					; Raffraichissement du PORTB
          .endm
         
          .macro setPulseItDown		; Sortie au niveau bas de la pulse It
          	cbr		REG_PORTB_OUT, MSK_BIT_PULSE_IT
          	out		PORTB, REG_PORTB_OUT					; Raffraichissement du PORTB
          .endm
         
          .macro setTxdLow				; 0: Low
          	cbr		REG_PORTB_OUT, MSK_BIT_TXD
          	out		PORTB, REG_PORTB_OUT					; Raffraichissement du PORTB
          .endm
         
          .macro setTxdHigh				; 1: High
          	sbr		REG_PORTB_OUT, MSK_BIT_TXD
          	out		PORTB, REG_PORTB_OUT					; Raffraichissement du PORTB
          .endm
         ; Fin: Macros de pilotage du PORTB en sortie
         
         ; End of file
         
          
         
          .include		"ATtiny85_uOS_Misc.asm"
         ; "$Id: ATtiny85_uOS_Misc.asm,v 1.9 2025/12/08 18:07:37 administrateur Exp $"
         
          .include		"ATtiny85_uOS_Misc.h"
         ; "$Id: ATtiny85_uOS_Misc.h,v 1.1 2025/11/25 16:56:59 administrateur Exp $"
         
         ; Definitions pour le calcul du crc8-maxim
          #define	CRC8_POLYNOMIAL	0x8C			; Masque pour le calcul du CR8-MAXIM
         
          .dseg
D:000068    G_CALC_CRC8:		.byte		1				; Calcul du crc8-maxim cumulee byte par byte
         
         ; End of file
         
          
         
          .cseg
         ; ---------
         ; Initialisation de la SRAM
         ; - Pas d'initialisation des 2 derniers bytes (retour de la fonction)
         ;
         ; Registres utilises (non sauvegardes/restaures):
         ;    REG_TEMP_R16 -> Valeur d'initialisation de la SRAM
         ; ---------
          init_sram_fill:
C:000063 ef0f      	ldi		REG_TEMP_R16, 0xff
C:000064 e0b2      	ldi		REG_X_MSB, high(RAMEND - 2)
C:000065 e5ad      	ldi		REG_X_LSB, low(RAMEND - 2)
         
          init_sram_fill_loop_a:
         	; Initialisation a 0xff de la STACK
         	; => Permet de connaitre la profondeur maximale de la pile d'appel
C:000066 930c      	st			X, REG_TEMP_R16
C:000067 9711      	sbiw		REG_X_LSB, 1
C:000068 30b1      	cpi		REG_X_MSB, high(G_SRAM_END_OF_USE)
C:000069 f7e1      	brne		init_sram_fill_loop_a
C:00006a 36af      	cpi		REG_X_LSB, low(G_SRAM_END_OF_USE - 1)	
C:00006b f7d1      	brne		init_sram_fill_loop_a
         
C:00006c 2700      	clr		REG_TEMP_R16
         
         	; Initialisation a 0x00 du reste de la SRAM
         	; => Permet de connaitre la profondeur de la pile d'appel
          init_sram_fill_loop_b:
C:00006d 930c      	st			X, REG_TEMP_R16
C:00006e 9711      	sbiw		REG_X_LSB, 1
C:00006f 30b0      	cpi		REG_X_MSB, high(SRAM_START - 1)
C:000070 f7e1      	brne		init_sram_fill_loop_b
C:000071 35af      	cpi		REG_X_LSB, low(SRAM_START - 1)	
C:000072 f7d1      	brne		init_sram_fill_loop_b
         
         	; Fin initialisation [SRAM_START, ..., (RAMEND - 2)]
C:000073 9508      	ret
         ; ---------
         
         ; ---------
         ; Initialisation de valeurs particulieres dans la SRAM
         ;
         ; Variables initialisees:
         ; - G_TICK_1MS_LSB:G_TICK_1MS_MSB -> Periode pour 1mS a partir de 13uS
         ;
         ; Registres utilises (non sauvegardes/restaures):
         ;    REG_TEMP_R16
         ;    REG_TEMP_R17 
         ; ---------
          init_sram_values:
         	; Initialisation periode de 1mS @ 26uS
C:000074 e206      	ldi		REG_TEMP_R16, PERIODE_1MS
C:000075 9300 0063 	sts		G_TICK_1MS_INIT, REG_TEMP_R16
C:000077 9300 0062 	sts		G_TICK_1MS, REG_TEMP_R16
         
         	; Initialisation du chenillard Led GREEN
         	; => 1 creneau de 125mS  _/--\________ toutes les 1 Sec (mode non connecte)
C:000079 e001      	ldi		REG_TEMP_R16, 0x01
C:00007a 9300 0064 	sts		G_CHENILLARD_MSB, REG_TEMP_R16
C:00007c 9300 0065 	sts		G_CHENILLARD_LSB, REG_TEMP_R16
         
         	; Preparation reception bit RXD
C:00007e 9100 00ab 	lds		REG_TEMP_R16, G_DURATION_DETECT_LINE_IDLE_MSB
C:000080 9110 00ac 	lds		REG_TEMP_R17, G_DURATION_DETECT_LINE_IDLE_LSB
         
C:000082 9300 00af 	sts		G_UART_CPT_LINE_IDLE_MSB, REG_TEMP_R16
C:000084 9310 00ae 	sts		G_UART_CPT_LINE_IDLE_LSB, REG_TEMP_R17
         	; Fin: Preparation reception bit RXD
         
         	; Initialisation des definitions pour la vitesse UART/Rx et UART/Tx
         	; Reprise des definitions de 'const_for_bauds_rate'
         	; @ 'G_BAUDS_IDX' recopie de l'EEPROM
         
            ; Lecture de l'index des Bauds
C:000086 e0b0      	ldi		REG_X_MSB, high(EEPROM_ADDR_BAUDS_IDX);
C:000087 e0aa      	ldi		REG_X_LSB, low(EEPROM_ADDR_BAUDS_IDX);
C:000088 d33c      	rcall		eeprom_read_byte
         
         	; Test dans la plage [0, 1, ..., 6]
         	; => Forcage a 1 pour 9600 bauds si pas dans la plage
C:000089 3007      	cpi		REG_TEMP_R16, (6 + 1)
C:00008a f008      	brlo		init_sram_values_set_bauds_index
C:00008b e001      	ldi		REG_TEMP_R16, 1
         
          init_sram_values_set_bauds_index:
C:00008c 9300 00a9 	sts		G_BAUDS_IDX, REG_TEMP_R16
         
C:00008e e0f7      	ldi		REG_Z_MSB, high(const_for_bauds_rate << 1)
C:00008f e6ee      	ldi		REG_Z_LSB, low(const_for_bauds_rate << 1)
         
         	; Pointage sur l'adresse ('const_for_bauds_rate' + 4 * 'G_BAUDS_IDX')
C:000090 9100 00a9 	lds		REG_TEMP_R16, G_BAUDS_IDX
C:000092 0f00      	lsl		REG_TEMP_R16						; x 2
C:000093 0f00      	lsl		REG_TEMP_R16						; x 2
C:000094 0fe0      	add		REG_Z_LSB, REG_TEMP_R16
C:000095 2700      	clr		REG_TEMP_R16						; Report de la Carry
C:000096 1ff0      	adc		REG_Z_MSB, REG_TEMP_R16
         
         	; Lecture des 4 definitions...
C:000097 9115      	lpm		REG_TEMP_R17, Z+
C:000098 9310 00aa 	sts		G_BAUDS_VALUE, REG_TEMP_R17
C:00009a 9115      	lpm		REG_TEMP_R17, Z+
C:00009b 9310 00ab 	sts		G_DURATION_DETECT_LINE_IDLE_MSB, REG_TEMP_R17
C:00009d 9115      	lpm		REG_TEMP_R17, Z+
C:00009e 9310 00ac 	sts		G_DURATION_DETECT_LINE_IDLE_LSB, REG_TEMP_R17
C:0000a0 9115      	lpm		REG_TEMP_R17, Z+
C:0000a1 9310 00ad 	sts		G_DURATION_WAIT_READ_BIT_START, REG_TEMP_R17
         	; Fin: Initialisation des definitions pour la vitesse UART/Rx et UART/Tx
         
C:0000a3 e002      	ldi		REG_TEMP_R16, CPT_CALIBRATION
C:0000a4 9300 0061 	sts		G_CALIBRATION, REG_TEMP_R16
         
C:0000a6 9508      	ret
         ; ---------
         
         ; ---------
         ; Initialisation du materiel
         ; - Cadencement a 26uS par le timer materiel #1 (ATtiny85 cadence a 16 MHz - 62.5 nS / cycle)
         ; - Detection changement d'etat sur RXD sur la pin PINB<0> (PCINT0)
         ;
         ; Registres utilises (non sauvegardes/restaures):
         ;    REG_TEMP_R16 -> Valeur d'initialisation des registres materiels
         ;
         ; Calculs pour le cadencement @ a la vitesse de l'UART logiciel (ATtiny85 cadence a 16 MHz)
         ; - Periode de PCK et CK: 62.5 nS
         ;   => Le but est de cadencer par debordement Timer/Counter1 a 26 uS 
         ;      => 26 uS correspondent a 26000/62.5 = 416 cycles d'horloge a 16 MHz
         ;         => 416 etant > 255 -> le prescaler TCCR1 est requis avec CS1[3:0]: Clock Select Bits 3, 2, 1, and 0
         ;         => Prescaler sur PCK: 1/2, 1/4, 1/8, 1/16 et 1/32
         ;            avec 5 configurations possibles; a savoir:
         ;            - 208 si prescaler /2  CS1[3:0]: 0010
         ;            - 104 si prescaler /4  CS1[3:0]: 0011
         ;            -  52 si prescaler /8  CS1[3:0]: 0100
         ;            -  26 si prescaler /16 CS1[3:0]: 0101
         ;            -  13 si prescaler /32 CS1[3:0]: 0110
         ; ---------
          init_hard:
         	; Configuration du timer materiel #1 pour une It toutes les 26uS
C:0000a7 e10e      	ldi		REG_TEMP_R16, (MSK_BIT_PULSE_IT | MSK_BIT_LED_RED | MSK_BIT_LED_GREEN | MSK_BIT_LED_YELLOW | MSK_BIT_LED_RED_INT)
C:0000a8 bb07      	out		DDRB, REG_TEMP_R16
         
         	; Initialisation du cadencement a 26 uS
         	; TCCR1: Timer/Counter1 Control Register
         	; - CTC1: Set Timer/Counter on Compare Match
         	; OCR1C: Timer/Counter1 Output Compare RegisterC (value)
C:0000a9 e802      	ldi		REG_TEMP_R16, (1 << CTC1 | 1 << CS11)					; CS1[3:0]: 0010
C:0000aa ed10      	ldi		REG_TEMP_R17, (416 / 2)										; prescaler /2
         
          #if 0		; Sequences d'initialisations a titre de documentation ;-)
          #endif
         
C:0000ab bf00      	out		TCCR1, REG_TEMP_R16
C:0000ac 0000      	nop
C:0000ad bd1d      	out		OCR1C, REG_TEMP_R17
         	; Fin: Initialisation du cadencement a 26 uS
         
         	; TIMSK: Timer/Counter Interrupt Mask Register
         	; - OCIE1A: Timer/Counter1 Output Compare Interrupt Enable
C:0000ae e400      	ldi		REG_TEMP_R16, (1 << OCIE1A)
C:0000af bf09      	out		TIMSK, REG_TEMP_R16
         
         	; TIFR: Timer/Counter Interrupt Flag Register
         	; - OCF1A: Set Output Compare Flag 1A
C:0000b0 e400      	ldi		REG_TEMP_R16, (1 << OCF1A)
C:0000b1 bf08      	out		TIFR, REG_TEMP_R16
         	; Fin: Configuration du timer #1 pour une It toutes les 13uS
         
         	; Configuration de PINB<0> (RXD) pour une interruption sur changement d'etat --\__ et __/--
C:0000b2 e001      	ldi		REG_TEMP_R16, (1 << PCINT0)
C:0000b3 bb05      	out		PCMSK, REG_TEMP_R16
         
C:0000b4 e200      	ldi		REG_TEMP_R16, (1 << PCIE)
C:0000b5 bf0b      	out		GIMSK, REG_TEMP_R16
         
            ; Configuration du PULLUP sur PORTB<0> (RXD et Button)
C:0000b6 e001         ldi      REG_TEMP_R16, 0x01
C:0000b7 bb08         out      PORTB, REG_TEMP_R16
         
C:0000b8 9508      	ret
         ; ---------
         
         ; ---------
         ; delay_big
         ; => Delay "long" de duree fixe @ REG_TEMP_R16, REG_TEMP_R17 et REG_TEMP_R18
         ;
         ; delay_big_2(REG_TEMP_R16)
         ; => Ne doit pas etre appelee sous It
         ;
          delay_big:
C:0000b9 e208      	ldi		REG_TEMP_R16, 40
         
          delay_big_2:
C:0000ba e71d      	ldi		REG_TEMP_R17, 125
         
          delay_big_more:
C:0000bb ef2a      	ldi		REG_TEMP_R18, 250
         
          delay_big_more_1:
C:0000bc 952a      	dec		REG_TEMP_R18
C:0000bd 0000      	nop									; Wait 1 cycle
C:0000be f7e9      	brne		delay_big_more_1
C:0000bf 951a      	dec		REG_TEMP_R17
C:0000c0 f7d1      	brne		delay_big_more
C:0000c1 950a      	dec		REG_TEMP_R16
C:0000c2 f7b9      	brne		delay_big_2
C:0000c3 9508      	ret
         ; ---------
         
         ; ---------
         ; delay_1uS avec un ATtiny85 16 MHz
         ; => Delai de 1uS
         ;
          delay_1uS:
C:0000c4 0000      	nop				; 4 + 1 Cycles (rcall ou call + nop)
C:0000c5 0000      	nop				;   +	1
C:0000c6 0000      	nop				;   + 1
C:0000c7 0000      	nop				;   + 1
C:0000c8 0000      	nop				;   + 1
C:0000c9 0000      	nop				;   + 1
         
          #if 1
C:0000ca 0000      	nop				;   + 1
C:0000cb 0000      	nop				;   + 1
C:0000cc 0000      	nop				;   + 1
          #endif
         
C:0000cd 9508      	ret				;   + 4 = 18 Cycles ~= 1uS
         ; ---------
         
         ; ---------
         ; delay_1uS avec un ATtiny85 cadence a 16 MHz (62.5 nS / cycle)
         ; avec calibration...
         ;
         ; Warning: 'G_CALIBRATION' != 0
         ;
         ; Nbr de cycles @ 'REG_R5'
         ; - REG_R1 = 1 -> 12 cycles
         ; - REG_R1 = 2 -> 15 cycles (+3 cycles) -> 15 * 62.5 nS = 0.9375 uS => Valeur mesuree de ~1uS ;-)
         ; - REG_R1 = 3 -> 18 cycles (+3 cycles) -> 18 * 65.5 nS = 1.125 uS
         ; - etc.
         ;
          uos_delay_1uS:
C:0000ce 9050 0061 	lds		REG_R5, G_CALIBRATION		;  4 (rcall ou call) + 2 cycles
         
          uos_delay_1uS_loop:
C:0000d0 945a      	dec		REG_R5							; Content of 'REG_R5' x cycle(s)
C:0000d1 f7f1      	brne		uos_delay_1uS_loop			; +2 ou +1 cycles
         
C:0000d2 9508      	ret											; +4 cycles
         ; ---------
         
         ; ---------
          uos_delay_10uS:
C:0000d3 dffa      	rcall		uos_delay_1uS					; #0
C:0000d4 dff9      	rcall		uos_delay_1uS					; #1
C:0000d5 dff8      	rcall		uos_delay_1uS					; #2
C:0000d6 dff7      	rcall		uos_delay_1uS					; #3
C:0000d7 dff6      	rcall		uos_delay_1uS					; #4
C:0000d8 dff5      	rcall		uos_delay_1uS					; #5
C:0000d9 dff4      	rcall		uos_delay_1uS					; #6
C:0000da dff3      	rcall		uos_delay_1uS					; #7
C:0000db dff2      	rcall		uos_delay_1uS					; #8
C:0000dc dff1      	rcall		uos_delay_1uS					; #9
         
C:0000dd 9508      	ret
         ; ---------
         
         ; ---------
         ; test_leds
         ; => Allumage des 3 Leds RED, GREEN et RED Interne
         ;    puis extinction une par une
         ;
          test_leds:
C:0000de 2777      	clr		REG_PORTB_OUT
         
C:0000df   +  	setLedRedOn
C:0000df 6890      sbr		REG_FLAGS_1, FLG_1_LED_RED_ON_MSK	

C:0000e0 7e7f      cbr		REG_PORTB_OUT, MSK_BIT_LED_RED
C:0000e1 bb78      out		PORTB, REG_PORTB_OUT					

C:0000e2   +  	setLedGreenOn
C:0000e2 7f77      cbr		REG_PORTB_OUT, MSK_BIT_LED_GREEN	
C:0000e3 bb78      out		PORTB, REG_PORTB_OUT					

C:0000e4   +  	setLedYellowOn
C:0000e4 7f7b      cbr		REG_PORTB_OUT, MSK_BIT_LED_YELLOW
C:0000e5 bb78      out		PORTB, REG_PORTB_OUT					

         
C:0000e6 e500      	ldi		REG_TEMP_R16, 80
C:0000e7 dfd3      	rcall		delay_big_more
         
C:0000e8   +  	setLedRedOff
C:0000e8 779f      cbr		REG_FLAGS_1, FLG_1_LED_RED_ON_MSK	

C:0000e9 6170      sbr		REG_PORTB_OUT, MSK_BIT_LED_RED	
C:0000ea bb78      out		PORTB, REG_PORTB_OUT					

C:0000eb e500      	ldi      REG_TEMP_R16, 80
C:0000ec dfce      	rcall		delay_big_more
         
C:0000ed   +  	setLedGreenOff
C:0000ed 6078      sbr		REG_PORTB_OUT, MSK_BIT_LED_GREEN
C:0000ee bb78      out		PORTB, REG_PORTB_OUT					

C:0000ef e500      	ldi      REG_TEMP_R16, 80
C:0000f0 dfca      	rcall		delay_big_more
         
C:0000f1   +  	setLedYellowOff
C:0000f1 6074      sbr		REG_PORTB_OUT, MSK_BIT_LED_YELLOW	
C:0000f2 bb78      out		PORTB, REG_PORTB_OUT					

C:0000f3 e500      	ldi      REG_TEMP_R16, 80
C:0000f4 dfc6      	rcall		delay_big_more
         
C:0000f5 9508      	ret
         ; ---------
         
         ; ---------
         ; Trace par un double creneau --\__/--\__/------ sur la Pulse It
         ; ---------
          trace_in_it_double_1uS:
C:0000f6 dfcd      	rcall		delay_1uS
C:0000f7 dfcc      	rcall		delay_1uS
C:0000f8 6170      	sbr		REG_PORTB_OUT, MSK_BIT_PULSE_IT
C:0000f9 bb78      	out		PORTB, REG_PORTB_OUT				; Raffraichissement du PORTB
C:0000fa dfc9      	rcall		delay_1uS
C:0000fb dfc8      	rcall		delay_1uS
C:0000fc 7e7f      	cbr		REG_PORTB_OUT, MSK_BIT_PULSE_IT
C:0000fd bb78      	out		PORTB, REG_PORTB_OUT				; Raffraichissement du PORTB
C:0000fe dfc5      	rcall		delay_1uS
C:0000ff dfc4      	rcall		delay_1uS
C:000100 6170      	sbr		REG_PORTB_OUT, MSK_BIT_PULSE_IT
C:000101 bb78      	out		PORTB, REG_PORTB_OUT				; Raffraichissement du PORTB
         
C:000102 9508      	ret
         ; ---------
         
         ; ---------
         ; Maj du compteur d'erreurs
         ; ---------
          update_errors:
C:000103 9100 0067 	lds		REG_TEMP_R16, G_NBR_ERRORS
C:000105 9503      	inc		REG_TEMP_R16
C:000106 9300 0067 	sts		G_NBR_ERRORS, REG_TEMP_R16
C:000108 9508      	ret
         ; ---------
         
         ; ---------
         ; Mise sur voie de garage avec clignotement Led RED
         ; ---------
          forever_1:
C:000109 94f8      	cli
C:00010a e104      	ldi		REG_TEMP_R16, 20	; Clignotement rapide
C:00010b c002      	rjmp		forever_init
         
          forever_2:
C:00010c 94f8      	cli
C:00010d e208      	ldi		REG_TEMP_R16, 40	; Clignotement lent
         
          forever_init:
         	; Extinction de toutes les Leds
C:00010e   +  	setLedGreenOff
C:00010e 6078      sbr		REG_PORTB_OUT, MSK_BIT_LED_GREEN
C:00010f bb78      out		PORTB, REG_PORTB_OUT					

C:000110   +  	setLedYellowOff
C:000110 6074      sbr		REG_PORTB_OUT, MSK_BIT_LED_YELLOW	
C:000111 bb78      out		PORTB, REG_PORTB_OUT					

C:000112   +  	setLedRedOff
C:000112 779f      cbr		REG_FLAGS_1, FLG_1_LED_RED_ON_MSK	

C:000113 6170      sbr		REG_PORTB_OUT, MSK_BIT_LED_RED	
C:000114 bb78      out		PORTB, REG_PORTB_OUT					

C:000115   +  	setLedRedIntOff
C:000115 7f7d      cbr		REG_PORTB_OUT, MSK_BIT_LED_RED_INT
C:000116 bb78      out		PORTB, REG_PORTB_OUT					

         
          forever_loop:
C:000117 930f      	push		REG_TEMP_R16			; Save/Restore temporisation dans REG_TEMP_R16
C:000118   +  	setLedRedOn
C:000118 6890      sbr		REG_FLAGS_1, FLG_1_LED_RED_ON_MSK	

C:000119 7e7f      cbr		REG_PORTB_OUT, MSK_BIT_LED_RED
C:00011a bb78      out		PORTB, REG_PORTB_OUT					

C:00011b df9e      	rcall		delay_big_2
C:00011c 910f      	pop		REG_TEMP_R16
C:00011d 930f      	push		REG_TEMP_R16
C:00011e   +  	setLedRedOff
C:00011e 779f      cbr		REG_FLAGS_1, FLG_1_LED_RED_ON_MSK	

C:00011f 6170      sbr		REG_PORTB_OUT, MSK_BIT_LED_RED	
C:000120 bb78      out		PORTB, REG_PORTB_OUT					

C:000121 df98      	rcall		delay_big_2
C:000122 910f      	pop		REG_TEMP_R16
C:000123 cff3      	rjmp		forever_loop
         ; ---------
         
         ; ---------
         ; Calcul du CRC8-MAXIM
         ;
         ; Input:  G_CALC_CRC8 and REG_TEMP_R16
         ; Output: G_CALC_CRC8 updated for retry
         ; ---------
          calc_crc8_maxim:
C:000124 930f      	push		REG_TEMP_R16
C:000125 931f      	push		REG_TEMP_R17
C:000126 932f      	push		REG_TEMP_R18
C:000127 933f      	push		REG_TEMP_R19
         
C:000128 2f10      	mov		REG_TEMP_R17, REG_TEMP_R16
C:000129 9130 0068 	lds		REG_TEMP_R19, G_CALC_CRC8
         
C:00012b e028      	ldi		REG_TEMP_R18, 8
         
          calc_crc8_maxim_loop_bit:
C:00012c 2f03      	mov		REG_TEMP_R16, REG_TEMP_R19	; 'REG_TEMP_R19' contient le CRC8 calcule
C:00012d 2701      	eor		REG_TEMP_R16, REG_TEMP_R17	; 'REG_TEMP_R17' contient le byte a inserer dans le polynome
C:00012e 7001      	andi		REG_TEMP_R16, 0x01			; carry = ((crc ^ i__byte) & 0x01);
         
C:00012f 94e8      	clt											; 'T' determine le report de la carry	
C:000130 f009      	breq		calc_crc8_maxim_a
C:000131 9468      	set
         
          calc_crc8_maxim_a:
C:000132 9536      	lsr		REG_TEMP_R19					; crc >>= 1;
C:000133 f416      	brtc		calc_crc8_maxim_b
         
C:000134 e80c      	ldi		REG_TEMP_R16, CRC8_POLYNOMIAL
C:000135 2730      	eor		REG_TEMP_R19, REG_TEMP_R16					; crc ^= (carry ? CRC8_POLYNOMIAL: 0x00);
         
          calc_crc8_maxim_b:
C:000136 9330 0068 	sts		G_CALC_CRC8, REG_TEMP_R19
         
C:000138 9516      	lsr		REG_TEMP_R17									; i__byte >>= 1
         
C:000139 952a      	dec		REG_TEMP_R18
C:00013a f789      	brne		calc_crc8_maxim_loop_bit
         
C:00013b 913f      	pop		REG_TEMP_R19
C:00013c 912f      	pop		REG_TEMP_R18
C:00013d 911f      	pop		REG_TEMP_R17
C:00013e 910f      	pop		REG_TEMP_R16
         
C:00013f 9508      	ret
         ; ---------
         
         ; End of file
         
          
          .include		"ATtiny85_uOS_Interrupts.asm"
         ; "$Id: ATtiny85_uOS_Interrupts.asm,v 1.4 2025/12/08 13:24:43 administrateur Exp $"
         
          .include		"ATtiny85_uOS_Interrupts.h"
         ; "$Id: ATtiny85_uOS_Interrupts.h,v 1.1 2025/11/25 18:11:16 administrateur Exp $"
         
         ; Periode du tick materiel pour un ATtiny85 cadence a 20 Mhz
         ; Remarque: La duree de 26 uS permet un echantillonage pour gerer la liason
         ;           UART a 19200 bauds car 1 bit toutes les 52 uS
         ;           => Pour les vitesses 9600, 4800, ..., 600 et 300 bauds la duree
         ;              d'echantillonage est un multiple de 26 uS ;-)
         ;
          #define	PERIODE_1MS					(1000 / 26)		; Cadencement par TMR0 de 26 uS
         
         ; Definition de la pin PINB<0> (INT0) dediee a RXD
          #define	IDX_BIT_RXD					IDX_BIT0
         
         ; End of file
         
          
         
          .cseg
         ; ---------
         ; tim1_compa_isr
         ;
         ; Methode appele a chaque expiration du timer #1 interne (26 uS)
         ;
         ; => Traitements (Nbr de cycles maximal):
         ;    0 - Entree dans l'It + gestion de la pulse         -> 33 cycles max
         ;
         ;    1 - tim1_compa_isr_acq_rxd:     Acquisition de RXD pour detection ligne IDLE   -> 18 cycles max
         ;    2 - tim1_compa_isr_tx_send_bit: Emission d'un bit sur TXD + uart_fifo_rx_write -> 39 + 30 cycles max
         ;    3 - tim1_compa_isr_rx_rec_bit:  Reception d'un bit sur RXD                     -> 67 cycles max
         ;    4 - tim1_compa_isr_cpt_1ms:     Comptabilisation de 1 mS                       -> 15 cycles max
         ;
         ;      - Sortie de l'It + gestion de la pulse           -> 28 cycles max
         ;
         ;    => Total si les 4 traitements sont executes dans le meme tick: 28 + 169 + 33 = 230 cycles max
         ;
         ; Registres utilises:
         ;    REG_X_LSB:REG_X_MSB -> Comptabilisation des ticks dans 'G_TICK_1MS'
         ;    REG_TEMP_R16        -> Travail
         ;    REG_TEMP_R17        -> Travail
         ;    REG_TEMP_R18        -> Travail
         ;    REG_TEMP_R19        -> Travail
         ;    REG_PORTB_OUT       -> Image du PORTB
         ;    REG_SAVE_SREG       -> Sauvegarde temporaire de SREG
         ; ---------
          tim1_compa_isr:
C:000140 92ff      	push		REG_SAVE_SREG
C:000141 b6ff      	in			REG_SAVE_SREG, SREG
         
C:000142 93af      	push		REG_X_LSB
C:000143 93bf      	push		REG_X_MSB
C:000144 930f      	push		REG_TEMP_R16
C:000145 931f      	push		REG_TEMP_R17
C:000146 932f      	push		REG_TEMP_R18
C:000147 933f      	push		REG_TEMP_R19
C:000148 934f      	push		REG_TEMP_R20
C:000149 935f      	push		REG_TEMP_R21
C:00014a 936f      	push		REG_TEMP_R22
         
         ; ---------
         	; Determination du comportement
C:00014b 9100 0060 	lds		REG_TEMP_R16, G_BEHAVIOR
C:00014d ff00      	sbrs		REG_TEMP_R16, FLG_BEHAVIOR_MARK_IN_TIM1_COMPA_IDX
C:00014e c002      	rjmp		tim1_compa_isr_more
         
         	; Creneau --\_/--- pour indiquer la charge de travail dans l'It
         	; => Pas de maj de 'REG_PORTB_OUT' si Led RED Externe allumee (sortie a 0)
         	;    => Revient a ne pas generer la Pulse --\_/----
C:00014f ff97      	sbrs		REG_FLAGS_1, FLG_1_LED_RED_ON_IDX
C:000150 7e7f      	cbr		REG_PORTB_OUT, MSK_BIT_PULSE_IT
         
          tim1_compa_isr_more:
C:000151 bb78      	out		PORTB, REG_PORTB_OUT						; Raffraichissement du PORTB
         
         ; ---------
         	; Lecture RXD pour detecter la ligne IDLE si pas deja detectee
C:000152 fd81      	sbrc		REG_FLAGS_0, FLG_0_UART_DETECT_LINE_IDLE_IDX		; Line IDLE detectee ?
C:000153 c013      	rjmp		tim1_compa_isr_tx_send_bit								; Oui => Ignore acquisition
         
         ; ---------
         	; Acquisition de RXD pour detection ligne IDLE (RXD durant au moins 10 bits -> 10 * 104 uS)
          tim1_compa_isr_acq_rxd:
C:000154 9bb0      	sbis		PINB, IDX_BIT_RXD
C:000155 c008      	rjmp		tim1_compa_isr_acq_rxd_low
         
          tim1_compa_isr_acq_rxd_high:
C:000156 91b0 00af 	lds		REG_X_MSB, G_UART_CPT_LINE_IDLE_MSB		; Reprise du compteur
C:000158 91a0 00ae 	lds		REG_X_LSB, G_UART_CPT_LINE_IDLE_LSB
         
C:00015a 9711      	sbiw		REG_X_LSB, 1						; X -= 1 sur 16 bits
C:00015b f439      	brne		tim1_compa_isr_acq_rxd_end
         
         	; RXD a l'etat haut durant au moins 11 bits => Detection ligne IDLE
C:00015c 6082      	sbr		REG_FLAGS_0, FLG_0_UART_DETECT_LINE_IDLE_MSK
C:00015d c005      	rjmp		tim1_compa_isr_acq_rxd_end
         
          tim1_compa_isr_acq_rxd_low:
C:00015e 7f8d      	cbr		REG_FLAGS_0, FLG_0_UART_DETECT_LINE_IDLE_MSK
         
C:00015f 91b0 00ab 	lds		REG_X_MSB, G_DURATION_DETECT_LINE_IDLE_MSB		; RXD a l'etat bas ->  Reinit compteur
C:000161 91a0 00ac 	lds		REG_X_LSB, G_DURATION_DETECT_LINE_IDLE_LSB
         
          tim1_compa_isr_acq_rxd_end:
C:000163 93b0 00af 	sts		G_UART_CPT_LINE_IDLE_MSB, REG_X_MSB		; Maj compteur d'acquisition
C:000165 93a0 00ae 	sts		G_UART_CPT_LINE_IDLE_LSB, REG_X_LSB
         	; Fin: Acquisition de RXD pour detection ligne IDLE
         
         ; ---------
         	; Emission d'un bit sur TXD
          tim1_compa_isr_tx_send_bit:
C:000167 ff84      	sbrs		REG_FLAGS_0, FLG_0_UART_TX_TO_SEND_IDX			; Byte a emettre TXD ?
C:000168 c021      	rjmp		tim1_compa_isr_rx_rec_bit							; Non
         
C:000169 9120 00b3 	lds		REG_TEMP_R18, G_UART_CPT_NBR_BITS_TX			; Oui: Compteur de bits [11, 10, 9, ..., 0]
C:00016b 9110 00b1 	lds		REG_TEMP_R17, G_UART_CPT_DURATION_1BIT_TX		;      Compteur d'attente 104 uS [3, 2, 1, 0]  
C:00016d 2311      	tst		REG_TEMP_R17											; Fin de la duree d'attente de 104 uS ?
C:00016e f4b1      	brne		tim1_compa_isr_tx_send_bit_dec_duration
         
         	; Au 1st traitement, 'G_UART_CPT_DURATION_1BIT_TX' est initialise a 0 pour debuter
         	; immediatement la 1st attente de 104 uS -> reste donc 3 attentes a comptabiliser pour
         	; emettre le bit suivant
         	; 'G_UART_CPT_NBR_BITS_TX' est initialise a 11 pour 10 bits car represente 0 correspondra
         	; a la fin du 10th bits -> Effacement de 'FLG_0_UART_TX_TO_SEND' pour indiquer la fin
         	; de l'emission des 1 Bit Start + 8 Datas + 1, 2, ... Bit(s) Stop
         
         	; Initialisation pour un Baud Rate configurable
C:00016f 9110 00aa 	lds		REG_TEMP_R17, G_BAUDS_VALUE
         
C:000171 9150 00b6 	lds		REG_TEMP_R21, G_UART_BYTE_TX_LSB	; Reprise de la serialisation
C:000173 9160 00b7 	lds		REG_TEMP_R22, G_UART_BYTE_TX_MSB
         
C:000175 7f7d      	cbr		REG_PORTB_OUT, MSK_BIT_TXD			; Emission d'un '0' a priori
C:000176 fd50      	sbrc		REG_TEMP_R21, 0						; par rapport a REG_TEMP_R21<0>
         
C:000177 6072      	sbr		REG_PORTB_OUT, MSK_BIT_TXD			; ... et non, emission d'un '1'
         
C:000178 bb78      	out		PORTB, REG_PORTB_OUT					; Ecriture PORTB sans attendre la sortie de l'It
         
C:000179 9408      	sec													; Propagation Carry a 1 (MSB ne contient que des '1' ;-)
C:00017a 9567      	ror		REG_TEMP_R22							; Serialisation...
C:00017b 9557      	ror		REG_TEMP_R21							; Preparation nouveau REG_TEMP_R21<0> a emettre
         
C:00017c 9350 00b6 	sts		G_UART_BYTE_TX_LSB, REG_TEMP_R21	; Maj pour la prochaine expiration des 104 uS
C:00017e 9360 00b7 	sts		G_UART_BYTE_TX_MSB, REG_TEMP_R22
         
C:000180 952a      	dec		REG_TEMP_R18										; Test si les 10 bits ont ete emis ?
C:000181 f421      	brne		tim1_compa_isr_tx_send_bit_update
         
C:000182 7e8f      	cbr		REG_FLAGS_0, FLG_0_UART_TX_TO_SEND_MSK		; Oui: Fin de l'emission des 10 bits
         
C:000183 6072      	sbr		REG_PORTB_OUT, MSK_BIT_TXD    	; TXD a l'etat haut
C:000184 c005      	rjmp		tim1_compa_isr_tx_send_bit_end
         
          tim1_compa_isr_tx_send_bit_dec_duration:
C:000185 951a      	dec		REG_TEMP_R17
         
          tim1_compa_isr_tx_send_bit_update:
C:000186 9310 00b1 	sts		G_UART_CPT_DURATION_1BIT_TX, REG_TEMP_R17
C:000188 9320 00b3 	sts		G_UART_CPT_NBR_BITS_TX, REG_TEMP_R18
         
          tim1_compa_isr_tx_send_bit_end:
         	; Fin: Emission d'un bit sur TXD
         
         ; ---------
         	; Reception d'un bit sur RXD
         	; => Acquisition si 'FLG_0_UART_DETECT_LINE_IDLE' et 'FLG_0_UART_DETECT_BIT_START' a 1 
          tim1_compa_isr_rx_rec_bit:
         
C:00018a ff81      	sbrs		REG_FLAGS_0, FLG_0_UART_DETECT_LINE_IDLE_IDX
C:00018b c041      	rjmp		tim1_compa_isr_rx_rec_bit_end
         
C:00018c ff82      	sbrs		REG_FLAGS_0, FLG_0_UART_DETECT_BIT_START_IDX
C:00018d c03f      	rjmp		tim1_compa_isr_rx_rec_bit_end
         
         	; Fin de la duree d'attente de 52uS (Bit Start) ou 104 uS (Data et Bit Stop) ?
C:00018e 9110 00b0 	lds		REG_TEMP_R17, G_UART_CPT_DURATION_1BIT_RX
C:000190 9120 00b2 	lds		REG_TEMP_R18, G_UART_CPT_NBR_BITS_RX
         
C:000192 2311      	tst		REG_TEMP_R17
C:000193 f5b1      	brne		tim1_compa_isr_rx_rec_bit_dec_duration
         
         	; Marquage du moment d'acquisition
         	; Determination du comportement
C:000194 9110 0060 	lds		REG_TEMP_R17, G_BEHAVIOR
C:000196 ff12      	sbrs		REG_TEMP_R17, FLG_BEHAVIOR_MARK_IN_RX_REC_BIT_IDX
C:000197 c003      	rjmp		tim1_compa_isr_rx_rec_bit_more
         
         	; => Pas de maj de 'REG_PORTB_OUT' si Led RED Externe allumee (sortie a 0)
         	;    => Revient a ne pas generer la Pulse --\_/----
C:000198 ff97      	sbrs		REG_FLAGS_1, FLG_1_LED_RED_ON_IDX
C:000199 7e7f      	cbr		REG_PORTB_OUT, MSK_BIT_PULSE_IT
C:00019a bb78      	out		PORTB, REG_PORTB_OUT						; Raffraichissement du PORTB
         
          tim1_compa_isr_rx_rec_bit_more:
         	; Reinitialisation de la duree d'attente
C:00019b 9110 00aa 	lds		REG_TEMP_R17, G_BAUDS_VALUE
C:00019d 9310 00b0 	sts		G_UART_CPT_DURATION_1BIT_RX, REG_TEMP_R17
         
         	; Lecture RXD au milieu bit
C:00019f 9488      	clc											; A priori RXD a 0
C:0001a0 99b0      	sbic		PINB, IDX_BIT_RXD
C:0001a1 9408      	sec											; et Non: RXD a 1
         
C:0001a2 9160 00b5 	lds		REG_TEMP_R22, G_UART_BYTE_RX_MSB		; Reprise du mot de reception RXD sur 16 bits
C:0001a4 9150 00b4 	lds		REG_TEMP_R21, G_UART_BYTE_RX_LSB
C:0001a6 9567      	ror		REG_TEMP_R22								; Construction de sDDD DDDD DS00 0000 ([S]tart/[s]top)
C:0001a7 9557      	ror		REG_TEMP_R21								; par propagation de la Carry (Bit LSB recu en premier)
C:0001a8 9360 00b5 	sts		G_UART_BYTE_RX_MSB, REG_TEMP_R22
C:0001aa 9350 00b4 	sts		G_UART_BYTE_RX_LSB, REG_TEMP_R21
         
         	; Fin: Marquage du moment d'acquisition
         	; => Pas de maj de 'REG_PORTB_OUT' si Led RED Externe allumee (sortie a 0)
         	;    => Revient a ne pas generer la Pulse --\_/----
C:0001ac fd97      	sbrc		REG_FLAGS_1, FLG_1_LED_RED_ON_IDX
C:0001ad c003      	rjmp		tim1_compa_isr_rx_rec_ignore_pulse
         
C:0001ae df15      	rcall		delay_1uS
C:0001af df14      	rcall		delay_1uS
C:0001b0 6170      	sbr		REG_PORTB_OUT, MSK_BIT_PULSE_IT
         
          tim1_compa_isr_rx_rec_ignore_pulse:
C:0001b1 bb78      	out		PORTB, REG_PORTB_OUT				; Raffraichissement du PORTB
         
         	; Comptabilisation du bit lu
C:0001b2 952a      	dec		REG_TEMP_R18
C:0001b3 9320 00b2 	sts		G_UART_CPT_NBR_BITS_RX, REG_TEMP_R18
         
C:0001b5 f4b9      	brne		tim1_compa_isr_rx_rec_bit_end
         
         	; Les 10 ont ete lus...
         	; => Bit Start de nouveau a detecter
C:0001b6 7f8b      	cbr		REG_FLAGS_0, FLG_0_UART_DETECT_BIT_START_MSK
         
         	; Extraction des Bits Start/Stop et 8 bits de donnees
C:0001b7 0f55      	lsl		REG_TEMP_R21	; Recuperation des 8 bits dans 'REG_TEMP_R21' et Bit Stop dans la Carry
C:0001b8 1f66      	rol		REG_TEMP_R22	; Donnees recues D7...D0 dans 'REG_TEMP_R22' et Bit Start dans 'REG_TEMP_R22<D7>'
         
         	; Reception complete (G_UART_BYTE_RX_MSB:LSB (R21:R22) ?= sDDD DDDD DS00 0000)
         	; => Test du bit Start ('0')
C:0001b9 fd57      	sbrc		REG_TEMP_R21, IDX_BIT7			; Test du Bit Start dans 'REG_TEMP_R22<D7>' (erreur si a 1)
C:0001ba c009      	rjmp		tim1_compa_isr_rx_rec_bit_start_err
         
         	; => Detection Break (Bit Stop a '0' et Datas a 0x00)
         	; => Test du bit Stop ('1')
C:0001bb f020      	brcs		tim1_compa_isr_rx_rec_bit_ok	; Test du Bit Stop dans la Carry (Ok si a 1)
         
         	; => Test des Datas a 0x00
C:0001bc 2366      	tst		REG_TEMP_R22
C:0001bd f441      	brne		tim1_compa_isr_rx_rec_bit_stop_err
         
          tim1_compa_isr_rx_rec_break:
         	; Detection d'un byte "break" (10 bits a 0 succedant un etat de RXD a 1)
C:0001be 7f8e      	cbr		REG_FLAGS_0, FLG_0_UART_DETECT_LINE_IDLE_IDX		; Line Idle de nouveau a detecter
C:0001bf c00d      	rjmp		tim1_compa_isr_rx_rec_bit_end
         
          tim1_compa_isr_rx_rec_bit_ok:
C:0001c0 2e16      	mov		REG_R1, REG_TEMP_R22
C:0001c1 d138      	rcall		uart_fifo_rx_write
          
C:0001c2 6088      	sbr		REG_FLAGS_0, FLG_0_UART_RX_BYTE_RECEIVED_MSK		; Donnee recue valide ou "Break" disponible
C:0001c3 c009      	rjmp		tim1_compa_isr_rx_rec_bit_end
         	; Reception complete sans erreur et byte recu disponible dans 'REG_TEMP_R21'
         
          tim1_compa_isr_rx_rec_bit_start_err:
C:0001c4 6480      	sbr		REG_FLAGS_0, FLG_0_UART_RX_BYTE_START_ERROR_MSK
C:0001c5 c001      	rjmp		tim1_compa_isr_rx_rec_bit_err
         
          tim1_compa_isr_rx_rec_bit_stop_err:
C:0001c6 6880      	sbr		REG_FLAGS_0, FLG_0_UART_RX_BYTE_STOP_ERROR_MSK
         
          tim1_compa_isr_rx_rec_bit_err:
         	; Effacement des Flags pour une nouvelle reception correcte
C:0001c7 7f8c      	cbr		REG_FLAGS_0, (FLG_0_UART_DETECT_LINE_IDLE_IDX | FLG_0_UART_DETECT_BIT_START_IDX | FLG_0_UART_RX_BYTE_RECEIVED_IDX)
         
         	; Comptabilisation des erreurs RXD et FIFO
C:0001c8 df3a      	rcall		update_errors
C:0001c9 c003      	rjmp		tim1_compa_isr_rx_rec_bit_end
         
          tim1_compa_isr_rx_rec_bit_dec_duration:
C:0001ca 951a      	dec		REG_TEMP_R17
C:0001cb 9310 00b0 	sts		G_UART_CPT_DURATION_1BIT_RX, REG_TEMP_R17
         
          tim1_compa_isr_rx_rec_bit_end:
         	; Fin: Reception d'un bit sur RXD
         ; ---------
         
         	; Comptabilisation de 1 mS
          tim1_compa_isr_cpt_1ms:
         	; => Si 'FLG_0_PERIODE_1MS' est a 1 (1mS atteinte a la precedente It) => Ne rien faire en attendre
         	;       que 'FLG_0_PERIODE_1MS' passe a 0
         	; => Sinon; si 'G_TICK_1MS' passe a 0 (1mS atteinte) => 'FLG_0_PERIODE_1MS' = 1 => Non maj 'G_TICK_1MS'
         	;    Sinon decrementation et maj 'G_TICK_1MS'
         	;
C:0001cd fd80      	sbrc		REG_FLAGS_0, FLG_0_PERIODE_1MS_IDX
C:0001ce c009      	rjmp		tim1_compa_isr_cpt_1ms_end
         
C:0001cf 91a0 0062 	lds		REG_X_LSB, G_TICK_1MS
C:0001d1 23aa      	tst		REG_X_LSB							; X ?= 0
C:0001d2 f411      	brne		tim1_compa_isr_cpt_1ms_dec		; 
         
C:0001d3 6081      	sbr		REG_FLAGS_0, FLG_0_PERIODE_1MS_MSK		; Oui: Set 'FLG_0_PERIODE_1MS'
C:0001d4 c003      	rjmp		tim1_compa_isr_cpt_1ms_end					; Fin sans maj de 'G_TICK_1MS'
         
          tim1_compa_isr_cpt_1ms_dec:
C:0001d5 50a1      	subi		REG_X_LSB, 1			
C:0001d6 93a0 0062 	sts		G_TICK_1MS, REG_X_LSB
         
          tim1_compa_isr_cpt_1ms_end:
         	; Fin: Comptabilisation de 1 mS
         
         ; ---------
         	; Reecriture des flags generaux
         
         	; Fin: Creneau --\_/---
         	; => Pas de maj de 'REG_PORTB_OUT' si Led RED Externe allumee (sortie a 0)
         	;    => Revient a ne pas generer la Pulse --\_/----
C:0001d8 ff97      	sbrs		REG_FLAGS_1, FLG_1_LED_RED_ON_IDX
C:0001d9 6170      	sbr		REG_PORTB_OUT, MSK_BIT_PULSE_IT
C:0001da bb78      	out		PORTB, REG_PORTB_OUT				; Raffraichissement du PORTB
         
         	; Qualification 'delay_1uS'
C:0001db 9110 0060 	lds		REG_TEMP_R17, G_BEHAVIOR
C:0001dd ff17      	sbrs		REG_TEMP_R17, FLG_BEHAVIOR_CALIBRATION_1_uS
C:0001de c005      	rjmp		tim1_compa_isr_cpt_1ms_rtn
         
C:0001df 7e7f      	cbr		REG_PORTB_OUT, MSK_BIT_PULSE_IT
C:0001e0 bb78      	out		PORTB, REG_PORTB_OUT				; Raffraichissement du PORTB
         
C:0001e1 def1      	rcall		uos_delay_10uS
         
C:0001e2 6170      	sbr		REG_PORTB_OUT, MSK_BIT_PULSE_IT
C:0001e3 bb78      	out		PORTB, REG_PORTB_OUT				; Raffraichissement du PORTB
         	; Fin: Qualification 'delay_1uS'
         
          tim1_compa_isr_cpt_1ms_rtn:
C:0001e4 916f      	pop		REG_TEMP_R22
C:0001e5 915f      	pop		REG_TEMP_R21
C:0001e6 914f      	pop		REG_TEMP_R20
C:0001e7 913f      	pop		REG_TEMP_R19
C:0001e8 912f      	pop		REG_TEMP_R18
C:0001e9 911f      	pop		REG_TEMP_R17
C:0001ea 910f      	pop		REG_TEMP_R16
C:0001eb 91bf      	pop		REG_X_MSB
C:0001ec 91af      	pop		REG_X_LSB
         
C:0001ed beff      	out		SREG, REG_SAVE_SREG
C:0001ee 90ff      	pop		REG_SAVE_SREG
         
C:0001ef 9518      	reti
         ; ---------
         
         ; ---------
         ; pcint0_isr
         ;
         ; Methode appelee sur changement d'etat sur PINB<0> (RXD)
         ; => Detection du Bit UART/START si REG_FLAGS_0<FLG_0_UART_DETECT_BIT_START> a 0
         ;    apres une detection reussie d'une ligne IDLE REG_FLAGS_0<FLG_0_UART_DETECT_LINE_IDLE> a 1
         ;    ou la reception d'un byte UART (1 Start + 8 Datas + 1 ou 2 Stop)
         ;
         ; Registres utilises (sauvegardes/restaures):
         ;    REG_TEMP_R16 -> Travail
         ; ---------
          pcint0_isr:
C:0001f0 92ff      	push		REG_SAVE_SREG
C:0001f1 b6ff      	in			REG_SAVE_SREG, SREG
         
C:0001f2 93bf      	push		REG_X_MSB
C:0001f3 93af      	push		REG_X_LSB
C:0001f4 93df      	push		REG_Y_MSB
C:0001f5 93cf      	push		REG_Y_LSB
C:0001f6 930f      	push		REG_TEMP_R16
C:0001f7 931f      	push		REG_TEMP_R17
C:0001f8 932f      	push		REG_TEMP_R18
C:0001f9 933f      	push		REG_TEMP_R19
         
         	; Fronts montant et descendant detectes sur RXD
C:0001fa 99b0      	sbic		PINB, IDX_BIT_RXD
C:0001fb c001      	rjmp		pcint0_isr_rising			; RXD a 1
C:0001fc c003      	rjmp		pcint0_isr_falling		; RXD a 0
         
          pcint0_isr_rising:
         
         	; Detection du front montant sur RXD __/--
         	; => Arret du timer 'TIMER_APPUI_BOUTON_DETECT'
C:0001fd e013      	ldi		REG_TEMP_R17, TIMER_APPUI_BOUTON_DETECT
C:0001fe d072      	rcall		stop_timer
         
C:0001ff c02c      	rjmp		pcint0_isr_rtn
         
          pcint0_isr_falling:
C:000200 ff81      	sbrs		REG_FLAGS_0, FLG_0_UART_DETECT_LINE_IDLE_IDX		; Line IDLE detectee ?
C:000201 c02a      	rjmp		pcint0_isr_rtn												; Non => Ignore --\__ sur RXD
         
C:000202 fd82      	sbrc		REG_FLAGS_0, FLG_0_UART_DETECT_BIT_START_IDX		; Bit START detecte ?
C:000203 c028      	rjmp		pcint0_isr_rtn												; Oui => Ignore --\__ sur RXD
         
         	; Marquage du moment d'acquisition
         	; Determination du comportement
C:000204 9110 0060 	lds		REG_TEMP_R17, G_BEHAVIOR
C:000206 ff11      	sbrs		REG_TEMP_R17, FLG_BEHAVIOR_MARK_IN_PCINT0_IDX
C:000207 c003      	rjmp		pcint0_isr_falling_more
         
         	; => Pas de maj de 'REG_PORTB_OUT' si Led RED Externe allumee (sortie a 0)
         	;    => Revient a ne pas generer la Pulse --\_/----
C:000208 ff97      	sbrs		REG_FLAGS_1, FLG_1_LED_RED_ON_IDX
C:000209 7e7f      	cbr		REG_PORTB_OUT, MSK_BIT_PULSE_IT
C:00020a bb78      	out		PORTB, REG_PORTB_OUT						; Raffraichissement du PORTB
         
          pcint0_isr_falling_more:
         	; Raz erreurs Bits Start et Bit Stop
C:00020b 7b8f      	cbr		REG_FLAGS_0, FLG_0_UART_RX_BYTE_START_ERROR_MSK
C:00020c 778f      	cbr		REG_FLAGS_0, FLG_0_UART_RX_BYTE_STOP_ERROR_MSK
         
C:00020d 6084      	sbr		REG_FLAGS_0, FLG_0_UART_DETECT_BIT_START_MSK		; Bit Start detecte
C:00020e 7f87      	cbr		REG_FLAGS_0, FLG_0_UART_RX_BYTE_RECEIVED_MSK		; Donnee valide a recevoir
         
         	; Rearmement timer pour "annuler" tous les rebonds < 50mS
C:00020f e014      	ldi		REG_TEMP_R17, TIMER_RXD_ANTI_REBONDS
C:000210 e322      	ldi		REG_TEMP_R18, (50 % 256)
C:000211 e030      	ldi		REG_TEMP_R19, (50 / 256)
C:000212 ec46      	ldi		REG_TEMP_R20, low(exec_timer_anti_rebound)
C:000213 e052      	ldi		REG_TEMP_R21, high(exec_timer_anti_rebound)
C:000214 d049      	rcall		start_timer
         
         	; Rearmement timer 'TIMER_APPUI_BOUTON_DETECT'
C:000215 e013      	ldi		REG_TEMP_R17, TIMER_APPUI_BOUTON_DETECT
C:000216 e624      	ldi		REG_TEMP_R18, (100 % 256)
C:000217 e030      	ldi		REG_TEMP_R19, (100 / 256)
C:000218 eb45      	ldi		REG_TEMP_R20, low(exec_timer_push_button_detect)
C:000219 e052      	ldi		REG_TEMP_R21, high(exec_timer_push_button_detect)
C:00021a d043      	rcall		start_timer
         
         	; Preparation reception bit RXD
C:00021b 9100 00ad 	lds		REG_TEMP_R16, G_DURATION_WAIT_READ_BIT_START		; Attente de 26uS * x avant de lire le Bit Start
C:00021d 9300 00b0 	sts		G_UART_CPT_DURATION_1BIT_RX, REG_TEMP_R16
         
C:00021f e00a      	ldi		REG_TEMP_R16, 10			; 10 bits: 1 Bit Start + 8 Datas + 1 Bit Stop
C:000220 9300 00b2 	sts		G_UART_CPT_NBR_BITS_RX, REG_TEMP_R16
         
C:000222 2700      	clr		REG_TEMP_R16
C:000223 9300 00b5 	sts		G_UART_BYTE_RX_MSB, REG_TEMP_R16
C:000225 9300 00b4 	sts		G_UART_BYTE_RX_LSB, REG_TEMP_R16
         	; Fin: Preparation reception bit RXD (a supprimer a terme)
         
         	; Fin: Marquage du moment d'acquisition
         	; => Pas de maj de 'REG_PORTB_OUT' si Led RED Externe allumee (sortie a 0)
         	;    => Revient a ne pas generer la Pulse --\_/----
C:000227 fd97      	sbrc		REG_FLAGS_1, FLG_1_LED_RED_ON_IDX
C:000228 c002      	rjmp		pcint0_isr_ignore_pulse
         
C:000229 decc      	rcall		trace_in_it_double_1uS
C:00022a 6170      	sbr		REG_PORTB_OUT, MSK_BIT_PULSE_IT
         
          pcint0_isr_ignore_pulse:
C:00022b bb78      	out		PORTB, REG_PORTB_OUT						; Raffraichissement du PORTB
         
          pcint0_isr_rtn:
C:00022c 913f      	pop		REG_TEMP_R19
C:00022d 912f      	pop		REG_TEMP_R18
C:00022e 911f      	pop		REG_TEMP_R17
C:00022f 910f      	pop		REG_TEMP_R16
C:000230 91cf      	pop		REG_Y_LSB
C:000231 91df      	pop		REG_Y_MSB
C:000232 91af      	pop		REG_X_LSB
C:000233 91bf      	pop		REG_X_MSB
         
C:000234 beff      	out		SREG, REG_SAVE_SREG
C:000235 90ff      	pop		REG_SAVE_SREG
C:000236 9518      	reti
         ; ---------
          ; ---------
          .include		"ATtiny85_uOS_Timers.asm"
         ; "$Id: ATtiny85_uOS_Timers.asm,v 1.19 2025/12/12 15:41:46 administrateur Exp $"
         
          .include		"ATtiny85_uOS_Timers.h"
         ; "$Id:"
         
         ; Attribution des 'NBR_TIMER' timers #0, #1, ..., #15
         ; => Le traitement associe a chaque timer est effectue dans l'ordre de son index
          #define	NBR_TIMER							16
         
          #define	TIMER_CONNECT						0
          #define	TIMER_ERROR							1
          #define	TIMER_APPUI_BOUTON_LED			2
          #define	TIMER_APPUI_BOUTON_DETECT		3
          #define	TIMER_RXD_ANTI_REBONDS			4
          #define	TIMER_LED_GREEN					5
         
          .dseg
         
         ; Valeurs sur 16 bits des 'NBR_TIMER' accedees par indexation @ G_TIMER_0_LSB:G_TIMER_0_MSB
D:000069    G_TIMER_0:						.byte		2
D:00006b    G_TIMER_SPACE:					.byte		2 * (NBR_TIMER - 1)
         
         ; Contextes sur 16 bits des 'NBR_TIMER' accedees par indexation @ 'G_TIMER_ADDRESS_0'
         ; => Le contexte est en fait l'adresse d'execution du callback
         ;    => TODO: A renommer...
D:000089    G_TIMER_ADDRESS_0:			.byte		2	; 2 bytes pour le contexte
D:00008b    G_TIMER_ADDRESS_SPACE_0:	.byte		2 * (NBR_TIMER - 1)
         
         ; End of file
         
          
         
          .cseg
         
         ; ---------
         ; Gestion des timers 16 bits; Durees [0, 1 mS, ..., ~65 Sec]
         ;
         ; Registres utilises (non sauvegardes/restaures):
         ;    REG_X_LSB:REG_X_MSB -> Valeur du timer #N et decrementation sur 16 bits
         ;    REG_Y_LSB:REG_Y_MSB -> Indexation du timer #N
         ;    REG_Z_LSB:REG_Z_MSB -> Adresse d'execution a l'expiration du timer #N (au moyen de 'icall' @Z)
         ;    REG_TEMP_R16        -> Compteur Timer #N dans la plage [#0, #1, #(NBR_TIMER - 1)]
         ; ---------
          gestion_timer:
         	; Comptabilisation dans tous les timers armes
C:000237 2700      	clr		REG_TEMP_R16
         
C:000238 e6c9      	ldi		REG_Y_LSB, (G_TIMER_0 % 256)			; Table des valeurs sur 16 bits des timers
C:000239 e0d0      	ldi		REG_Y_MSB, (G_TIMER_0 / 256)	
         
          gestion_timer_loop:
C:00023a 81a8      	ldd		REG_X_LSB, Y+0					; X = Duree du Timer #N
C:00023b 81b9      	ldd		REG_X_MSB, Y+1
C:00023c 9610      	adiw		REG_X_LSB, 0					; Duree ?= 0
C:00023d f0d1      	breq		gestion_timer_next			; Passage au prochain timer si duree a 0
         
          gestion_timer_decrement:
         	; Le Timer #N est arme et non expire => Decrementation sur 16 bits et mise a jour duree
C:00023e 9711      	sbiw		REG_X_LSB, 1
         
C:00023f 83a8      	std		Y+0, REG_X_LSB
C:000240 83b9      	std		Y+1, REG_X_MSB
         
C:000241 f4b1      	brne		gestion_timer_next
         
         	; Sauvegarde du contexte
C:000242 930f      	push		REG_TEMP_R16
C:000243 93ef      	push		REG_Z_LSB
C:000244 93ff      	push		REG_Z_MSB
C:000245 93cf      	push		REG_Y_LSB
C:000246 93df      	push		REG_Y_MSB
C:000247 93af      	push		REG_X_LSB
C:000248 93bf      	push		REG_X_MSB
         
         	; Timer #N expire => Execution la methode initialisee dans le contexte si != 0x0000
C:000249 d049      	rcall		get_address_timer	
         
C:00024a 2344      	tst		REG_TEMP_R20
C:00024b f419      	brne		gestion_timer_execute
C:00024c 2355      	tst		REG_TEMP_R21
C:00024d f409      	brne		gestion_timer_execute
         
         	; L'adresse est a 0x0000 -> Ignore
C:00024e c002      	rjmp		gestion_timer_restore
         
          gestion_timer_execute:
         	; L'adresse n'est pas a 0x0000 -> Execution effective @ Z ...
C:00024f 01fa      	movw		REG_Z_LSB, REG_TEMP_R20			; Adresse d'execution
C:000250 9509      	icall
         
          gestion_timer_restore:
         	; Restauration du contexte
C:000251 91bf      	pop		REG_X_MSB
C:000252 91af      	pop		REG_X_LSB
C:000253 91df      	pop		REG_Y_MSB
C:000254 91cf      	pop		REG_Y_LSB
C:000255 91ff      	pop		REG_Z_MSB
C:000256 91ef      	pop		REG_Z_LSB
C:000257 910f      	pop		REG_TEMP_R16
         
          gestion_timer_next:
         	; Passage au prochain timer
C:000258 9631      	adiw		REG_Z_LSB, 1					; Adresse du traitement associe au prochain timer
C:000259 9622      	adiw		REG_Y_LSB, 2					; Acces au prochain timer de 16 bits
C:00025a 9503      	inc		REG_TEMP_R16					; +1 dans le compteur de timer
C:00025b 3100      	cpi		REG_TEMP_R16, NBR_TIMER		; Tous les timers sont maj [#0, #1, #(NBR_TIMER - 1)] ?
C:00025c f6e9      	brne		gestion_timer_loop			; TBC: brmi
         
          gestion_timer_rtn:
C:00025d 9508      	ret
         ; ---------
         
         ; ---------
         ; Armement d'un timer #N avec une duree sur 16 bits
         ; => La duree est ajoutee a celle restante permettant ainsi un rearmement
         ;    avant l'expiration a l'image d'un watchdog
         ;    => Warning: le timer peut ne jamais expirer si plusieurs armement sans un 'stop_timer'
         ;                car la duree est augmentee a chaque armement
         ;
         ; Usage:
         ;      ldi        REG_TEMP_R17, <timer_num>         ; Num in range [0, 1, ..., (NBR_TIMER-1)]
         ;      ldi			REG_TEMP_R18, <timer_value_lsb>   ; LSB value
         ;      ldi			REG_TEMP_R19, <timer_value_msb>   ; MSB value
         ;      ldi			REG_TEMP_R20, <address_lsb>   	 ; LSB value
         ;      ldi			REG_TEMP_R21, <address_msb>   	 ; MSB value
         ;      rcall      start_timer
         ;
         ; Registres utilises (non sauvegardes/restaures):
         ;    REG_Y_LSB:REG_Y_MSB -> Indexation du timer #N
         ;    REG_TEMP_R16        -> Registre de travail
         ;    REG_TEMP_R17        -> Num timer #N (1st argument inchange apres execution)
         ;    REG_TEMP_R18        -> Duration LSB (2nd argument)
         ;    REG_TEMP_R19        -> Duration MSB (3rd argument)
         ;    REG_TEMP_R20        -> Adresse LSB de la methode callback
         ;    REG_TEMP_R21        -> Adresse MSB de la methode callback
         ; ---------
          start_timer:
C:00025e 931f      	push		REG_TEMP_R17
         
C:00025f 3110      	cpi		REG_TEMP_R17, NBR_TIMER		; N dans la plage [0, 1, ..., (NBR_TIMER-1)] ?
C:000260 f470      	brsh		start_timer_rtn				; Ignore si REG_TEMP_R17 >= NBR_TIMER
         
         	; Calcul de l'offset...
C:000261 0f11      	lsl		REG_TEMP_R17						; REG_TEMP_R17 *= 2 (Adresse sur des mots de 16 bits)
C:000262 2700      	clr		REG_TEMP_R16						; Indexation du timer #N
         
C:000263 e6c9      	ldi		REG_Y_LSB, (G_TIMER_0 % 256)	; Adresse de base des timers
C:000264 e0d0      	ldi		REG_Y_MSB, (G_TIMER_0 / 256)
         
C:000265 0fc1      	add		REG_Y_LSB, REG_TEMP_R17			; YL += 2*N
C:000266 1fd0      	adc		REG_Y_MSB, REG_TEMP_R16			; Report C -> YH => Y contient l'adresse du timer #N
C:000267 8328      	std		Y+0, REG_TEMP_R18					; Set duration LSB
C:000268 8339      	std		Y+1, REG_TEMP_R19					; Set duration MSB
         
C:000269 e8c9      	ldi		REG_Y_LSB, (G_TIMER_ADDRESS_0 % 256)	; Adresse de base des adresses callback
C:00026a e0d0      	ldi		REG_Y_MSB, (G_TIMER_ADDRESS_0 / 256)
         
C:00026b 0fc1      	add		REG_Y_LSB, REG_TEMP_R17			; YL += 2*N
C:00026c 1fd0      	adc		REG_Y_MSB, REG_TEMP_R16			; Report C -> YH => Y contient l'adresse du timer #N
         
C:00026d 8348      	std		Y+0, REG_TEMP_R20					; Set address LSB
C:00026e 8359      	std		Y+1, REG_TEMP_R21					; Set address MSB
         
          start_timer_rtn:
C:00026f 911f      	pop		REG_TEMP_R17
C:000270 9508      	ret
         ; ---------
         
         ; ---------
         ; Arret d'un timer #N
         ;
         ; Usage:
         ;      ldi     REG_TEMP_R17, <timer_num>         ; Num in range [0, 1, ..., (NBR_TIMER-1)]
         ;      rcall   stop_timer
         ;
         ; Registres utilises (non sauvegardes/restaures):
         ;    REG_Y_LSB:REG_Y_MSB -> Indexation du timer #N
         ;    REG_TEMP_R16          -> Registre de travail
         ;    REG_TEMP_R17          -> Num timer #N (1st argument)
         ; ---------
          stop_timer:
C:000271 931f      	push		REG_TEMP_R17
         
C:000272 3110      	cpi		REG_TEMP_R17, NBR_TIMER		; N dans la plage [0, 1, ..., (NBR_TIMER-1)] ?
C:000273 f448      	brsh		stop_timer_rtn					; Ignore si REG_TEMP_R17 >= NBR_TIMER
         
C:000274 e6c9      	ldi		REG_Y_LSB, (G_TIMER_0 % 256)	; Non: Adresse de base des timers
C:000275 e0d0      	ldi		REG_Y_MSB, (G_TIMER_0 / 256)
         
C:000276 0f11      	lsl		REG_TEMP_R17						; REG_TEMP_R17 *= 2 (Adresse sur des mots de 16 bits)
C:000277 2700      	clr		REG_TEMP_R16						; Indexation du timer #N
C:000278 9488      	clc
C:000279 0fc1      	add		REG_Y_LSB, REG_TEMP_R17			; YL += 2*N
C:00027a 1fd0      	adc		REG_Y_MSB, REG_TEMP_R16			; Report C -> YH => Y contient l'adresse du timer #N
         
C:00027b 8308      	std		Y+0, REG_TEMP_R16				; Raz duration LSB
C:00027c 8309      	std		Y+1, REG_TEMP_R16				; Raz duration MSB
         
          stop_timer_rtn:
C:00027d 911f      	pop		REG_TEMP_R17
C:00027e 9508      	ret
         ; ---------
         
         ; ---------
         ; Test d'un timer #N
         ;
         ; => La duree est retournee (a zero si time non arme ou expire)
         ;
         ; Usage:
         ;      ldi        REG_TEMP_R17, <timer_num>         ; Num in range [0, 1, ..., (NBR_TIMER-1)]
         ;      rcall      start_timer
         ;
         ; Registres utilises (non sauvegardes/restaures):
         ;    REG_Y_LSB:REG_Y_MSB -> Indexation du timer #N
         ;    REG_TEMP_R16        -> Registre de travail
         ;    REG_TEMP_R17        -> Num timer #N (1st argument inchange apres execution)
         ;    REG_TEMP_R20        -> Duration LSB restante ou 0
         ;    REG_TEMP_R21        -> Duration MSB restante ou 0
         ;
         ; Retour:
         ;    Bit T de SREG   -> 0/1: Non arme ou expire / Arme en cours de decrementation
         ; ---------
          test_timer:
C:00027f 931f      	push		REG_TEMP_R17
         
C:000280 3110      	cpi		REG_TEMP_R17, NBR_TIMER		; N dans la plage [0, 1, ..., (NBR_TIMER-1)] ?
C:000281 f478      	brsh		test_timer_rtn					; Ignore si REG_TEMP_R17 >= NBR_TIMER
         
C:000282 e6c9      	ldi		REG_Y_LSB, (G_TIMER_0 % 256)	; Non: Adresse de base des timers
C:000283 e0d0      	ldi		REG_Y_MSB, (G_TIMER_0 / 256)
         
C:000284 0f11      	lsl		REG_TEMP_R17						; REG_TEMP_R17 *= 2 (Adresse sur des mots de 16 bits)
C:000285 2700      	clr		REG_TEMP_R16						; Indexation du timer #N
C:000286 9488      	clc
C:000287 0fc1      	add		REG_Y_LSB, REG_TEMP_R17			; YL += 2*N
C:000288 1fd0      	adc		REG_Y_MSB, REG_TEMP_R16			; Report C -> YH => Y contient l'adresse du timer #N
         
C:000289 8148      	ldd		REG_TEMP_R20, Y+0				; Maj dans R20:R21 de la duree restante du timer indexe par Y
C:00028a 8159      	ldd		REG_TEMP_R21, Y+1
         
C:00028b 9468      	set											; Timer a priori arme et non expire ...
C:00028c 2344      	tst		REG_TEMP_R20
C:00028d f419      	brne		test_timer_rtn
C:00028e 2355      	tst		REG_TEMP_R21
C:00028f f409      	brne		test_timer_rtn
         
C:000290 94e8      	clt											; ... et non => Timer non arme ou expire
         
          test_timer_rtn:
C:000291 911f      	pop		REG_TEMP_R17
C:000292 9508      	ret
         ; ---------
         
         ; ---------
         ; Get address de callback d'un timer #N
         ;
         ; Usage:
         ;      ldi        REG_TEMP_R16, <timer_num>         ; Num in range [0, 1, ..., (NBR_TIMER-1)]
         ;      rcall      get_address_timer
         ;
         ; Registres utilises (non sauvegardes/restaures):
         ;    REG_Y_LSB:REG_Y_MSB -> Indexation du timer #N
         ;    REG_TEMP_R16        -> Registre de travail
         ;    REG_TEMP_R17        -> Num timer #N
         ;
         ; Retour:
         ;    REG_TEMP_R20        -> Adresse LSB de la methode callback
         ;    REG_TEMP_R21        -> Adresse MSB de la methode callback
         ; ---------
          get_address_timer:
C:000293 3100      	cpi		REG_TEMP_R16, NBR_TIMER			; N dans la plage [0, 1, ..., (NBR_TIMER-1)] ?
C:000294 f458      	brcc		get_address_timer_err			; Saut si REG_TEMP_R17 >= NBR_TIMER
         
C:000295 930f      	push		REG_TEMP_R16						; Sauvegarde Num Timer
         
C:000296 e8c9      	ldi		REG_Y_LSB, (G_TIMER_ADDRESS_0 % 256)	; Non: Adresse de base des adresses callback
C:000297 e0d0      	ldi		REG_Y_MSB, (G_TIMER_ADDRESS_0 / 256)
         
C:000298 0f00      	lsl		REG_TEMP_R16						; REG_TEMP_R17 *= 2 (Adresse sur des mots de 16 bits)
         
C:000299 2711      	clr		REG_TEMP_R17						; Indexation du timer #N
C:00029a 0fc0      	add		REG_Y_LSB, REG_TEMP_R16			; YL += 2*N
C:00029b 1fd1      	adc		REG_Y_MSB, REG_TEMP_R17			; Report C -> YH => Y contient l'adresse du timer #N
         
C:00029c 8148      	ldd		REG_TEMP_R20, Y+0					; Maj dans R18:R19 du contexte
C:00029d 8159      	ldd		REG_TEMP_R21, Y+1
         
          get_address_timer_end:
C:00029e 910f      	pop		REG_TEMP_R16						; Restauration Num Timer
C:00029f 9508      	ret
         
          get_address_timer_err:
C:0002a0 9508      	ret
         ; ---------
         
         ; ---------
         ; TIMER_CONNECT
         ; ---------
          exec_timer_connect:
         	; Passage en mode connecte pour une presentation Led GREEN --\__/-----
C:0002a1 7f97      	cbr		REG_FLAGS_1, FLG_1_CONNECTED_MSK
C:0002a2 7b8f      	cbr		REG_FLAGS_0, FLG_0_UART_RX_BYTE_START_ERROR_MSK		; Effacement erreur de reception
C:0002a3 778f      	cbr		REG_FLAGS_0, FLG_0_UART_RX_BYTE_STOP_ERROR_MSK		; Effacement erreur de reception
         
         	; Retour a la presentation "Non Connecte"
C:0002a4 e001      	ldi		REG_TEMP_R16, 0x01
C:0002a5 9300 0064 	sts		G_CHENILLARD_MSB, REG_TEMP_R16
C:0002a7 9300 0065 	sts		G_CHENILLARD_LSB, REG_TEMP_R16
         
C:0002a9 9508      	ret
         ; ---------
         
         ; ---------
         ; TIMER_ERROR
         ; ---------
          exec_timer_error:
         	; Fin de la presentation des erreurs Bits Start et Bit Stop
C:0002aa 94f8      	cli
C:0002ab   +  	setLedRedOff
C:0002ab 779f      cbr		REG_FLAGS_1, FLG_1_LED_RED_ON_MSK	

C:0002ac 6170      sbr		REG_PORTB_OUT, MSK_BIT_LED_RED	
C:0002ad bb78      out		PORTB, REG_PORTB_OUT					

C:0002ae 9478      	sei
         
C:0002af 9508      	ret
         ; ---------
         
         ; ---------
         ; TIMER_APPUI_BOUTON_LED
         ; ---------
          exec_timer_push_button_led:
C:0002b0 94f8      	cli
C:0002b1   +  	setLedYellowOff
C:0002b1 6074      sbr		REG_PORTB_OUT, MSK_BIT_LED_YELLOW	
C:0002b2 bb78      out		PORTB, REG_PORTB_OUT					

C:0002b3 9478      	sei
         
C:0002b4 9508      	ret
         ; ---------
         
         ; ---------
         ; TIMER_APPUI_BOUTON_DETECT
         ; ---------
          exec_timer_push_button_detect:
         	; Presentation flash de 300mS sur Led YELLOW
C:0002b5 94f8      	cli
C:0002b6   +  	setLedYellowOn
C:0002b6 7f7b      cbr		REG_PORTB_OUT, MSK_BIT_LED_YELLOW
C:0002b7 bb78      out		PORTB, REG_PORTB_OUT					

C:0002b8 9478      	sei
         
C:0002b9 e012      	ldi		REG_TEMP_R17, TIMER_APPUI_BOUTON_LED
C:0002ba e22c      	ldi		REG_TEMP_R18, (300 % 256)
C:0002bb e031      	ldi		REG_TEMP_R19, (300 / 256)
C:0002bc eb40      	ldi		REG_TEMP_R20, low(exec_timer_push_button_led)
C:0002bd e052      	ldi		REG_TEMP_R21, high(exec_timer_push_button_led)
C:0002be df9f      	rcall		start_timer
         	; Fin: Presentation flash de 300mS sur Led YELLOW
         
         	; Emission du prompt de l'appui button
C:0002bf e0f5      	ldi		REG_Z_MSB, ((text_appui_bouton << 1) / 256)
C:0002c0 ece2      	ldi		REG_Z_LSB, ((text_appui_bouton << 1) % 256)
C:0002c1 d0c2      	rcall		push_text_in_fifo_tx
         
C:0002c2 6490      	sbr		REG_FLAGS_1, FLG_1_UART_FIFO_TX_TO_SEND_MSK
         
         	; Prolongement si module ADDON detecte
C:0002c3 e014      	ldi		REG_TEMP_R17, EXTENSION_BUTTON
C:0002c4 dd81      	rcall		exec_extension_addon
         
          exec_timer_push_button_detect_rtn:
C:0002c5 9508      	ret
         ; ---------
         
         ; ---------
         ; TIMER_RXD_ANTI_REBONDS
         ; ---------
          exec_timer_anti_rebound:
C:0002c6 7f8b      	cbr		REG_FLAGS_0, FLG_0_UART_DETECT_BIT_START_MSK
C:0002c7 9508      	ret
         ; ---------
         
         ; ---------
         ; TIMER_LED_GREEN
         ; ---------
          exec_timer_led_green:
         	; Recuperation du chenillard de presentation de la Led GREEN
C:0002c8 9100 0064 	lds		REG_TEMP_R16, G_CHENILLARD_MSB
C:0002ca 9110 0065 	lds		REG_TEMP_R17, G_CHENILLARD_LSB
         
         	; Allumage/Extinction atomique en fonction de G_CHENILLARD_LSB<0>
C:0002cc 94f8      	cli
C:0002cd 6078      	sbr		REG_PORTB_OUT, MSK_BIT_LED_GREEN		; Extinction a priori Led GREEN ...
C:0002ce fd10      	sbrc		REG_TEMP_R17, IDX_BIT0
C:0002cf 7f77      	cbr		REG_PORTB_OUT, MSK_BIT_LED_GREEN		; ... en fait, Allumage Led GREEN
C:0002d0 9478      	sei
         	; Fin: Allumage/Extinction atomique en fonction de G_CHENILLARD_LSB<0>
         
         	; Progression du chenillard
C:0002d1 9506      	lsr		REG_TEMP_R16							; G_CHENILLARD_MSB<0> -> Carry
C:0002d2 9517      	ror		REG_TEMP_R17							; Carry -> G_CHENILLARD_LSB<7> et G_CHENILLARD_LSB<0> -> Carry
         
C:0002d3 770f      	cbr		REG_TEMP_R16, MSK_BIT7				; Preparation '0' dans G_CHENILLARD_MSB<7> a priori ...
C:0002d4 f408      	brcc		exec_timer_led_green_more
C:0002d5 6800      	sbr		REG_TEMP_R16, MSK_BIT7				; ... et non, '1' dans G_CHENILLARD_MSB<7>
         
          exec_timer_led_green_more:									; Ici, G_CHENILLARD_MSB<7> reflete la Carry
C:0002d6 9300 0064 	sts		G_CHENILLARD_MSB, REG_TEMP_R16
C:0002d8 9310 0065 	sts		G_CHENILLARD_LSB, REG_TEMP_R17
         	; Fin: Chenillard de presentation de la Led GREEN
         
         	; Rearmement du Timer 'TIMER_LED_GREEN'
C:0002da e015      	ldi		REG_TEMP_R17, TIMER_LED_GREEN
C:0002db e72d      	ldi		REG_TEMP_R18, (125 % 256)
C:0002dc e030      	ldi		REG_TEMP_R19, (125 / 256)
C:0002dd ec48      	ldi		REG_TEMP_R20, low(exec_timer_led_green)
C:0002de e052      	ldi		REG_TEMP_R21, high(exec_timer_led_green)
C:0002df df7e      	rcall		start_timer
         
C:0002e0 9508      	ret
         ; ---------
         
          text_appui_bouton:
          .db	"### uOS: Button action", CHAR_LF, CHAR_NULL
C:0002E1 23232320754F533A20427574746F6E20616374696F6E0A00
         
         ; End of file
         
          
          .include		"ATtiny85_uOS_Uart.asm"
         ; "$Id: ATtiny85_uOS_Uart.asm,v 1.5 2025/12/08 13:24:43 administrateur Exp $"
         
          .include    "ATtiny85_uOS_Uart.h"
         ; "$Id: ATtiny85_uOS_Uart.h,v 1.3 2025/12/05 17:18:56 administrateur Exp $"
         
          #define	SIZE_UART_FIFO_RX		(1 << 5)		; 32 bytes -> Puissance de 2 pour un modulo par masque avec (SIZE_UART_FIFO_RX -1)
          #define	SIZE_UART_FIFO_TX		(1 << 6)		; 64 bytes -> Puissance de 2 pour un modulo par masque avec (SIZE_UART_FIFO_TX - 1)
         
         ; Constantes pour les Bauds Rate:
         ; - DURATION_WAIT_READ_BIT_START: Lecture 26 uS * x apres le front descendant
         ;   - 9600 bauds: 1
         ;   - 4800 bauds: 2
         ;   ...
          #define	DURATION_WAIT_READ_BIT_START			(1)
         ;#define	DURATION_WAIT_READ_BIT_START			(2)
         ;   
         ; - NBR_BAUDS_VALUE:
         ;   - 9600 bauds: 104 uS / 26 uS = 4 -> 3
         ;   - 4800 bauds: 208 uS / 26 uS = 8 -> 7
         ;   ...
          #define	NBR_BAUDS_VALUE							(4 - 1)
         ;#define	NBR_BAUDS_VALUE							(7 - 1)
         
         ; - DURATION_DETECT_LINE_IDLE:
         ;   - 9600 bauds: (11 * 4 * 26) 			-> RXD a l'etat haut/bas pendant au moins 11 * 104 uS
         ;   - 4800 bauds: (11 * 4 * 26 * 2)		-> RXD a l'etat haut/bas pendant au moins 11 * 208 uS
         ;   ...
          #define	DURATION_DETECT_LINE_IDLE				(11 * 4 * 26)
         ;#define	DURATION_DETECT_LINE_IDLE				(11 * 4 * 26 * 2)
         
          .dseg
D:0000a9    G_BAUDS_IDX:								.byte		1	; Index des valeurs de bauds dans 'const_for_bauds_rate'
         
D:0000aa    G_BAUDS_VALUE:								.byte		1
D:0000ab    G_DURATION_DETECT_LINE_IDLE_MSB:		.byte		1
D:0000ac    G_DURATION_DETECT_LINE_IDLE_LSB:		.byte		1
D:0000ad    G_DURATION_WAIT_READ_BIT_START:		.byte		1
         
D:0000ae    G_UART_CPT_LINE_IDLE_LSB:	.byte		1		; Compteur de 16 bits pour la detection de la ligne IDLE
D:0000af    G_UART_CPT_LINE_IDLE_MSB:	.byte		1
         
D:0000b0    G_UART_CPT_DURATION_1BIT_RX:	.byte		1	; Compteur pour l'attente avant nouvelle acquisition RXD
D:0000b1    G_UART_CPT_DURATION_1BIT_TX:	.byte		1	; Compteur pour l'attente avant emission prochain bit TXD
D:0000b2    G_UART_CPT_NBR_BITS_RX:			.byte		1	; Nommbre de bits pour l'acquisition RXD
         
D:0000b3    G_UART_CPT_NBR_BITS_TX:		.byte		1	; Nommbre de bits pour l'emission TXD
         
D:0000b4    G_UART_BYTE_RX_LSB:			.byte		1		; Mot LSB:MSB recu sur RXD (1 Start + 8 Datas + 1 ou 2 Stop)
D:0000b5    G_UART_BYTE_RX_MSB:			.byte		1		; apres serialisation a droite: 1111 11sD DDDD DDDS ([S]tart/[s]top)
         
D:0000b6    G_UART_BYTE_TX_LSB:			.byte		1		; Mot LSB:MSB a emettre sur TXD (1 Start + 8 Datas + 1 ou 2 Stop) avec une
D:0000b7    G_UART_BYTE_TX_MSB:			.byte		1		; serialisation a droite via la Carry: 1111 11sD DDDD DDDS ([S]tart/[s]top)
         
         ; FIFO UART/Rx
         
D:0000b8    G_UART_FIFO_RX_WRITE:		.byte		1
D:0000b9    G_UART_FIFO_RX_READ:			.byte		1
D:0000ba    G_UART_FIFO_RX_DATA:			.byte		(SIZE_UART_FIFO_RX - 1)		; 1st byte de la FIFO/Rx
D:0000d9    G_UART_FIFO_RX_DATA_END:	.byte		1									; Last byte de la FIFO/Rx
         
         ; FIFO UART/Tx
         
D:0000da    G_UART_FIFO_TX_WRITE:		.byte		1
D:0000db    G_UART_FIFO_TX_READ:			.byte		1
D:0000dc    G_UART_FIFO_TX_DATA:			.byte		(SIZE_UART_FIFO_TX - 1)		; 1st byte de la FIFO/Tx
D:00011b    G_UART_FIFO_TX_DATA_END:	.byte		1									; Last byte de la FIFO/Tx
         
         ; End of file
         
          
         
          .cseg
         ; ---------
          test_detect_line_idle:
C:0002ed fd81      	sbrc		REG_FLAGS_0, FLG_0_UART_DETECT_LINE_IDLE_IDX
C:0002ee c00a      	rjmp		test_detect_line_idle_rtn
         
         	; Presentation flash de 100mS sur Led YELLOW
C:0002ef 94f8      	cli
C:0002f0   +  	setLedYellowOn
C:0002f0 7f7b      cbr		REG_PORTB_OUT, MSK_BIT_LED_YELLOW
C:0002f1 bb78      out		PORTB, REG_PORTB_OUT					

C:0002f2 9478      	sei
         
         	; Presentation flash de 100mS sur Led YELLOW
C:0002f3 e012      	ldi		REG_TEMP_R17, TIMER_APPUI_BOUTON_LED
C:0002f4 e624      	ldi		REG_TEMP_R18, (100 % 256)
C:0002f5 e030      	ldi		REG_TEMP_R19, (100 / 256)
C:0002f6 eb40      	ldi		REG_TEMP_R20, low(exec_timer_push_button_led)
C:0002f7 e052      	ldi		REG_TEMP_R21, high(exec_timer_push_button_led)
C:0002f8 df65      	rcall		start_timer
         	; Fin: Presentation flash de 100mS sur Led YELLOW
         
          test_detect_line_idle_rtn:
C:0002f9 9508      	ret
         ; ---------
         
         ; ---------
         ; Gestion des FIFOs UART/Rx et UART/Tx
         ;
         ; Usages:
         ;      mov		REG_R1, <data>			; Donnee a ecrire
         ;      rcall   uart_fifo_rx|tx_write
         ;      => Retour: SREG<Bit> = 1 si FIFO/Rx|Tx pleine
         ;
         ;      rcall	uart_fifo_rx|tx_read
         ;      => Retour: Donnee dans G_STACK_RESULTS si SREG<Bit> = 1
         ;
         ; Registres utilises (non sauvegardes/restaures):
         ;    REG_X_LSB:REG_X_LSB -> Pointeur sur les pointeurs ecriture/lecture/data
         ;    REG_TEMP_R16        -> Working register
         ;    REG_TEMP_R17        -> Pointeur d'ecriture courant
         ;    REG_TEMP_R18        -> Pointeur de lecture courant
         ;
         ; Warning: Methode appelee sous l'It 'tim1_compa_isr'
         ; ---------
          uart_fifo_rx_write:
C:0002fa e0b0      	ldi		REG_X_MSB, (G_UART_FIFO_RX_DATA / 256)		; Indexation dans la FIFO/Rx
C:0002fb ebaa      	ldi		REG_X_LSB, (G_UART_FIFO_RX_DATA % 256)
C:0002fc 9110 00b8 	lds		REG_TEMP_R17, G_UART_FIFO_RX_WRITE			; Pointeur d'ecriture courant
C:0002fe 9120 00b9 	lds		REG_TEMP_R18, G_UART_FIFO_RX_READ			; Pointeur de lecture courant
         
C:000300 2700      	clr		REG_TEMP_R16
C:000301 0fa1      	add		REG_X_LSB, REG_TEMP_R17	; XL += REG_TEMP_R17
C:000302 1fb0      	adc		REG_X_MSB, REG_TEMP_R16	; XH += 0 + Carry
         
C:000303 921c      	st			X, REG_R1			; Ecriture donnee dans [G_UART_FIFO_RX_DATA, ..., G_UART_FIFO_RX_DATA_END]
         
C:000304 9513      	inc		REG_TEMP_R17
C:000305 711f      	andi		REG_TEMP_R17, (SIZE_UART_FIFO_RX - 1)		; Pointeur d'ecriture dans [0, ..., [SIZE_UART_FIFO_RX - 1)]
C:000306 9310 00b8 	sts		G_UART_FIFO_RX_WRITE, REG_TEMP_R17			; Maj pointeur d'ecriture
         
         	; Indication FIFO/Rx non vide
C:000308 6091      	sbr		REG_FLAGS_1, FLG_1_UART_FIFO_RX_NOT_EMPTY_MSK
         
         	; Indication si FIFO/Rx pleine
         	; => FIFO/Rx pleine si le pointeur d'ecriture "rejoint" le pointeur de lecture
         	;    => Soit (REG_TEMP_R17 == REG_TEMP_R18) ici
C:000309 7f9d      	cbr		REG_FLAGS_1, FLG_1_UART_FIFO_RX_FULL_MSK 		; FIFO/Rx a priori non pleine ...
C:00030a 94e8      	clt																	; SREG<T> = 0
C:00030b 1712      	cp			REG_TEMP_R17, REG_TEMP_R18
C:00030c f419      	brne		uart_fifo_rx_write_rtn
C:00030d 6092      	sbr		REG_FLAGS_1, FLG_1_UART_FIFO_RX_FULL_MSK		; ... et non, FIFO/Rx pleine
C:00030e 9468      	set																	; SREG<T> = 1
         
         	; Maj compteur d'erreurs
C:00030f ddf3      	rcall		update_errors
         
          uart_fifo_rx_write_rtn:
C:000310 9508      	ret
         ; ---------
         
         ; ---------
          uart_fifo_rx_read:
C:000311 e0b0      	ldi		REG_X_MSB, (G_UART_FIFO_RX_DATA / 256)		; Indexation dans la FIFO/Rx
C:000312 ebaa      	ldi		REG_X_LSB, (G_UART_FIFO_RX_DATA % 256)
C:000313 9110 00b8 	lds		REG_TEMP_R17, G_UART_FIFO_RX_WRITE			; Pointeur d'ecriture courant
C:000315 9120 00b9 	lds		REG_TEMP_R18, G_UART_FIFO_RX_READ			; Pointeur de lecture courant
         
         	; Sortie prematuree si rien a lire
C:000317 94e8      	clt													; A priori pas de donnee a lire
C:000318 1712      	cp			REG_TEMP_R17, REG_TEMP_R18
C:000319 f061      	breq		uart_fifo_rx_read_end				; Pointeurs egaux => FIFO/Rx trouvee vide
         
C:00031a 2700      	clr		REG_TEMP_R16
C:00031b 0fa2      	add		REG_X_LSB, REG_TEMP_R18	; XL += REG_TEMP_R18
C:00031c 1fb0      	adc		REG_X_MSB, REG_TEMP_R16	; XH += 0 + Carry
         
C:00031d 902c      	ld			REG_R2, X					; Lecture de la donnee dans [G_UART_FIFO_RX_DATA, ..., G_UART_FIFO_RX_DATA_END]
C:00031e 9468      	set										; Indication donnee disponible
         
C:00031f 9523      	inc		REG_TEMP_R18
C:000320 712f      	andi		REG_TEMP_R18, (SIZE_UART_FIFO_RX - 1)		; Pointeur de lecture dans [0, ..., [SIZE_UART_FIFO_RX - 1)]
C:000321 9320 00b9 	sts		G_UART_FIFO_RX_READ, REG_TEMP_R18
         
         	; Indication FIFO/Rx vide ou non vide apres la lecture
         	; => FIFO/Rx vide si le pointeur de lecture "rejoint" le pointeur ecriture
         	;    => Soit (REG_TEMP_R17 == REG_TEMP_R18) ici
          uart_fifo_rx_read_test_empty:
C:000323 6091      	sbr		REG_FLAGS_1, FLG_1_UART_FIFO_RX_NOT_EMPTY_MSK		; FIFO/Rx a priori non vide...
C:000324 1712      	cp			REG_TEMP_R17, REG_TEMP_R18
C:000325 f409      	brne		uart_fifo_rx_read_rtn
         
          uart_fifo_rx_read_end:
C:000326 7f9e      	cbr		REG_FLAGS_1, FLG_1_UART_FIFO_RX_NOT_EMPTY_MSK		; ... et non, FIFO/Rx vide
         
          uart_fifo_rx_read_rtn:
C:000327 9508      	ret
         ; ---------
         
         ; ---------
          uart_fifo_tx_write:
C:000328 93bf      	push		REG_X_MSB
C:000329 93af      	push		REG_X_LSB
C:00032a 931f      	push		REG_TEMP_R17
C:00032b 932f      	push		REG_TEMP_R18
         
C:00032c e0b0      	ldi		REG_X_MSB, (G_UART_FIFO_TX_DATA / 256)	; Indexation dans la FIFO/Tx et ses 2 pointeurs
C:00032d edac      	ldi		REG_X_LSB, (G_UART_FIFO_TX_DATA % 256)
C:00032e 9110 00da 	lds		REG_TEMP_R17, G_UART_FIFO_TX_WRITE			; Pointeur d'ecriture courant
C:000330 9120 00db 	lds		REG_TEMP_R18, G_UART_FIFO_TX_READ			; Pointeur de lecture courant
         
C:000332 2700      	clr		REG_TEMP_R16
C:000333 0fa1      	add		REG_X_LSB, REG_TEMP_R17			; XL += REG_TEMP_R17
C:000334 1fb0      	adc		REG_X_MSB, REG_TEMP_R16			; XH += 0 + Carry
         
C:000335 923c      	st			X, REG_R3			; Ecriture donnee dans [G_UART_FIFO_TX_DATA, ..., G_UART_FIFO_TX_DATA_END]
         
C:000336 9513      	inc		REG_TEMP_R17
C:000337 731f      	andi		REG_TEMP_R17, (SIZE_UART_FIFO_TX - 1)		; Pointeur d'ecriture dans [0, ..., [SIZE_UART_FIFO_TX - 1)]
C:000338 9310 00da 	sts		G_UART_FIFO_TX_WRITE, REG_TEMP_R17			; Maj pointeur d'ecriture
         
         	; Indication FIFO/Tx non vide
C:00033a 6190      	sbr		REG_FLAGS_1, FLG_1_UART_FIFO_TX_NOT_EMPTY_MSK
         
         	; Emision de tous les caracteres de la FIFO/Tx jusqu'au dernier des que le pointeur d'ecriture (REG_TEMP_R17)
         	; atteint le pointeur de lecture (REG_TEMP_R18) -(SIZE_UART_FIFO_TX / 2) modulo SIZE_UART_FIFO_TX
         	; => Revient a vider la FIFO/Tx des que celle-ci est pleine a 50%
         	;    => Au dessous des 50%, les caracteres seront emis en fond de tache grace a l'appel de 'fifo_tx_to_send_async'
         	;    => Evite d'appeler dans le code la methode 'fifo_tx_to_send_sync' pour ne pas saturer la FIFO/Tx ;-)
C:00033b 2f02      	mov		REG_TEMP_R16, REG_TEMP_R18
C:00033c 5200      	subi		REG_TEMP_R16, (SIZE_UART_FIFO_TX / 2)		; Seuil a 50 % d'occupation de la FIFO/Tx
C:00033d 730f      	andi		REG_TEMP_R16, (SIZE_UART_FIFO_TX - 1)		; Modulo SIZE_UART_FIFO_TX
C:00033e 1701      	cp			REG_TEMP_R16, REG_TEMP_R17
C:00033f f409      	brne		uart_fifo_tx_write_skip
         
C:000340 d06e      	rcall		fifo_tx_to_send_sync
         
          uart_fifo_tx_write_skip:
         	; Fin: Emision de tous les caracteres de la FIFO/Tx...
         
         	; Indication si FIFO pleine
         	; => FIFO pleine si le pointeur d'ecriture "rejoint" le pointeur de lecture
         	;    => Soit (REG_TEMP_R17 == REG_TEMP_R18) ici
C:000341 7d9f      	cbr		REG_FLAGS_1, FLG_1_UART_FIFO_TX_FULL_MSK 		; FIFO/Rx a priori non pleine ...
C:000342 94e8      	clt																	; SREG<T> = 0
C:000343 1712      	cp			REG_TEMP_R17, REG_TEMP_R18
C:000344 f419      	brne		uart_fifo_tx_write_rtn
C:000345 6290      	sbr		REG_FLAGS_1, FLG_1_UART_FIFO_TX_FULL_MSK		; ... et non, FIFO/Rx pleine
C:000346 9468      	set																	; SREG<T> = 1
         
         	; Ne doit jamais arrive ;-)...
         	; Mise sur voie de garage si FIFO/Tx pleine
C:000347 cdc1      	rjmp		forever_1
         
          uart_fifo_tx_write_rtn:
C:000348 912f      	pop		REG_TEMP_R18
C:000349 911f      	pop		REG_TEMP_R17
C:00034a 91af      	pop		REG_X_LSB
C:00034b 91bf      	pop		REG_X_MSB
C:00034c 9508      	ret
         ; ---------
         
         ; ---------
          uart_fifo_tx_read:
C:00034d 93bf      	push		REG_X_MSB
C:00034e 93af      	push		REG_X_LSB
C:00034f 931f      	push		REG_TEMP_R17
C:000350 932f      	push		REG_TEMP_R18
         
C:000351 e0b0      	ldi		REG_X_MSB, (G_UART_FIFO_TX_DATA / 256)	; Indexation dans la FIFO/Tx et ses 2 pointeurs
C:000352 edac      	ldi		REG_X_LSB, (G_UART_FIFO_TX_DATA % 256)
C:000353 9110 00da 	lds		REG_TEMP_R17, G_UART_FIFO_TX_WRITE			; Pointeur d'ecriture courant
C:000355 9120 00db 	lds		REG_TEMP_R18, G_UART_FIFO_TX_READ			; Pointeur d'ecriture courant
         
         	; Sortie prematuree si rien a lire
C:000357 94e8      	clt														; A priori pas de donnee a lire
C:000358 1712      	cp			REG_TEMP_R17, REG_TEMP_R18
C:000359 f061      	breq		uart_fifo_tx_read_end					; Pas de lecture => maj flags
         
C:00035a 2700      	clr		REG_TEMP_R16
C:00035b 0fa2      	add		REG_X_LSB, REG_TEMP_R18	; XL += REG_TEMP_R18
C:00035c 1fb0      	adc		REG_X_MSB, REG_TEMP_R16	; XH += 0 + Carry
         
C:00035d 904c      	ld			REG_R4, X			; Lecture de la donnee dans [G_UART_FIFO_TX_DATA, ..., G_UART_FIFO_TX_DATA_END]
C:00035e 9468      	set								; Indication donnee disponible
         
C:00035f 9523      	inc		REG_TEMP_R18
C:000360 732f      	andi		REG_TEMP_R18, (SIZE_UART_FIFO_TX - 1)		; Pointeur de lecture dans [0, ..., [SIZE_UART_FIFO_TX - 1)]
C:000361 9320 00db 	sts		G_UART_FIFO_TX_READ, REG_TEMP_R18
         
         	; Indication FIFO/Tx vide ou non vide apres la lecture
         	; => FIFO/Tx vide si le pointeur de lecture "rejoint" le pointeur ecriture
         	;    => Soit (REG_TEMP_R17 == REG_TEMP_R18) ici
          uart_fifo_tx_read_test_empty:
C:000363 6190      	sbr		REG_FLAGS_1, FLG_1_UART_FIFO_TX_NOT_EMPTY_MSK		; FIFO/Rx a priori non vide...
C:000364 1712      	cp			REG_TEMP_R17, REG_TEMP_R18
C:000365 f409      	brne		uart_fifo_tx_read_rtn
         
          uart_fifo_tx_read_end:
C:000366 7e9f      	cbr		REG_FLAGS_1, FLG_1_UART_FIFO_TX_NOT_EMPTY_MSK		; ... et non, FIFO/Rx vide
         
          uart_fifo_tx_read_rtn:
C:000367 912f      	pop		REG_TEMP_R18
C:000368 911f      	pop		REG_TEMP_R17
C:000369 91af      	pop		REG_X_LSB
C:00036a 91bf      	pop		REG_X_MSB
C:00036b 9508      	ret
         ; ---------
         
         ; ---------
         ; Emission d'un caractere sur Tx
         ; => Initialise 'G_UART_BYTE_TX_LSB:G_UART_BYTE_TX_MSB' et positionne 'FLG_1_UART_TX_TO_SEND' a 1
         ;    => Le mot constitue du Bit Start + 8 Datas + 1 ou 2 Bits Stop sera emis sous
         ;       l'It 'tim1_compa_isr' au moyen de 'G_UART_CPT_DURATION_1BIT_TX' @ 26uS et
         ;       'G_UART_CPT_NBR_BITS_TX' initialise a ((1+8+1) + x) (x Bits Stop)
         ;
         ; Usage:
         ;      mov		REG_TEMP_R16, <data>
         ;      rcall   uart_tx_send
         ;
         ; Registres utilises (sauvegardes/restaures):
         ;    REG_TEMP_R16        -> Byte a emettre
         ;    REG_TEMP_R17        -> Working register
         ; ---------
          uart_tx_send:
C:00036c 930f      	push		REG_TEMP_R16
C:00036d 931f      	push		REG_TEMP_R17
         
         	; Construction du mot a emettre avec '1111 11sD DDDD DDDS' ([S]tart/[s]top)
         	; R17:R16 = MSB:LSB = '1111 111D DDDD DDD0'
C:00036e ef1f      	ldi		REG_TEMP_R17, 0xFF	; Preparation MSB avec les 1, 2, 3, ... Bits Stop
C:00036f 0f00      	lsl		REG_TEMP_R16			; 'DDDD DDD0':  Bit Start a 0 et C = D7
C:000370 1f11      	rol		REG_TEMP_R17			; '1111 111D':  Propagation de la Carry et des Bits Stop
         
C:000371 94f8      	cli		; Copie atomique
C:000372 9300 00b6 	sts		G_UART_BYTE_TX_LSB, REG_TEMP_R16
C:000374 9310 00b7 	sts		G_UART_BYTE_TX_MSB, REG_TEMP_R17
C:000376 9478      	sei		; Fin: Copie atomique
         
         	;ldi		REG_TEMP_R16, ((1+8+1) + 1)	; 1 Bit START + 8 Datas + 1 Bit  STOP (11)
C:000377 e00c      	ldi		REG_TEMP_R16, ((1+8+1) + 2)	; 1 Bit START + 8 Datas + 2 Bits STOP (12)
         	;ldi		REG_TEMP_R16, ((1+8+1) + 3)	; 1 Bit START + 8 Datas + 3 Bits STOP (13)
C:000378 9300 00b3 	sts		G_UART_CPT_NBR_BITS_TX, REG_TEMP_R16
         
C:00037a 2700         clr		REG_TEMP_R16			; Initialisation a 0 pour faire partir l'emission immediatement
C:00037b 9300 00b1    sts		G_UART_CPT_DURATION_1BIT_TX, REG_TEMP_R16
         
C:00037d 6072      	sbr		REG_PORTB_OUT, MSK_BIT_TXD						; TXD a l'etat haut avant lancement emission
C:00037e 6180      	sbr		REG_FLAGS_0, FLG_0_UART_TX_TO_SEND_MSK		; Positionnement donnee a emettre
         
C:00037f 911f      	pop		REG_TEMP_R17
C:000380 910f      	pop		REG_TEMP_R16
C:000381 9508      	ret
         ; ---------
         
         ; ---------
         ; Mise dans la FIFO/Tx d'un texte termine par '\0'
         ;
         ; Usage:
         ;      ldi		REG_Z_MSB, <address MSB>
         ;      ldi		REG_Z_LSB, <address LSB>
         ;      rcall   push_text_in_fifo_tx
         ;
         ; Registres utilises
         ;    REG_Z_LSB:REG_Z_LSB -> Pointeur sur le texte en memoire programme (preserve)
         ;    REG_TEMP_R16        -> Working register (preserve)
         ; ---------
          uos_push_text_in_fifo_tx_skip:
          push_text_in_fifo_tx_skip:
C:000382 fd85      	sbrc		REG_FLAGS_0, FLG_0_PRINT_SKIP_IDX		; Pas de trace si 'FLG_0_PRINT_SKIP' affirme
C:000383 9508      	ret
         
          uos_push_text_in_fifo_tx:
          push_text_in_fifo_tx:
C:000384 93ff      	push		REG_Z_MSB
C:000385 93ef      	push		REG_Z_LSB
C:000386 930f      	push		REG_TEMP_R16
         
          push_text_in_fifo_tx_loop:
C:000387 9105      	lpm		REG_TEMP_R16, Z+
C:000388 3000      	cpi		REG_TEMP_R16, CHAR_NULL		; '\0' terminal ?
C:000389 f019      	breq		push_text_in_fifo_tx_end
         
C:00038a 2e30      	mov		REG_R3, REG_TEMP_R16
C:00038b df9c      	rcall		uart_fifo_tx_write
         
C:00038c cffa      	rjmp		push_text_in_fifo_tx_loop
         
          push_text_in_fifo_tx_end:
C:00038d 910f      	pop		REG_TEMP_R16
C:00038e 91ef      	pop		REG_Z_LSB
C:00038f 91ff      	pop		REG_Z_MSB
C:000390 9508      	ret
         ; ---------
         
         ; ---------
         ; Mise dans la FIFO/Tx d'un char
         ;
         ; Usage:
         ;      ldi		REG_TEMP_R16, <value>
         ;      rcall   push_1_char_in_fifo_tx
         ;
         ; Registres utilises
         ;    REG_TEMP_R16 -> Working register
         ; ---------
          uos_push_1_char_in_fifo_tx_skip:
          push_1_char_in_fifo_tx_skip:
C:000391 fd85      	sbrc		REG_FLAGS_0, FLG_0_PRINT_SKIP_IDX		; Pas de trace si 'FLG_0_PRINT_SKIP' affirme
C:000392 9508      	ret
         
          uos_push_1_char_in_fifo_tx:
          push_1_char_in_fifo_tx:
C:000393 2e30      	mov		REG_R3, REG_TEMP_R16
C:000394 df93      	rcall		uart_fifo_tx_write
         
C:000395 9508      	ret
         ; ---------
         
         ; ---------
         ; Mise dans la FIFO/Tx d'un texte lu de l'EEPROM et termine par '\0'
         ; => Si un 0xff est lu (EEPROM non initialisee), abandon de la lecture
         ; => Limitation a 8 caracteres lus pour eviter un bouclage ;-)
         ;
         ; Usage:
         ;      ldi		REG_TEMP_R18, 8
         ;      ldi		REG_X_MSB, <address MSB>
         ;      ldi		REG_X_LSB, <address LSB>
         ;      rcall   push_text_in_fifo_tx_from_eeprom
         ;
         ; ---------
          push_text_in_fifo_tx_from_eeprom_skip:
C:000396 fd85      	sbrc		REG_FLAGS_0, FLG_0_PRINT_SKIP_IDX		; Pas de trace si 'FLG_0_PRINT_SKIP' affirme
C:000397 9508      	ret
         
          push_text_in_fifo_tx_from_eeprom:
C:000398 0000      	nop
         
          push_text_in_fifo_tx_from_eeprom_loop:
C:000399 d02b      	rcall		eeprom_read_byte
         
C:00039a 3f0f      	cpi		REG_TEMP_R16, 0xff
C:00039b f031      	breq		push_text_in_fifo_tx_from_eeprom_end
         
C:00039c 2300      	tst		REG_TEMP_R16
C:00039d f021      	breq		push_text_in_fifo_tx_from_eeprom_end
         
C:00039e dff4      	rcall		push_1_char_in_fifo_tx
         
C:00039f 9611      	adiw		REG_X_LSB, 1
C:0003a0 952a      	dec		REG_TEMP_R18
C:0003a1 f7b9      	brne		push_text_in_fifo_tx_from_eeprom_loop
         
          push_text_in_fifo_tx_from_eeprom_end:
C:0003a2 9508      	ret
         ; ---------
         
C:0003a3 9508      	ret
         ; ---------
         
         ; ---------
         ; Emission asynchrone caractere par caractere de la FIFO/Tx
         ;
         ; Remarque: Methode a appeler en fond de tache permettant de vider et
         ;           emettre tous les caracteres de la FIFO/Tx jusqu'au dernier
         ;
         ; Usage:
         ;      rcall   fifo_tx_to_send_async
         ;
         ; Registres utilises
         ;    REG_TEMP_R16        -> Working register (non preserve)
         ; ---------
          fifo_tx_to_send_async:
         	; Caractere de la FIFO/Tx a emettre ?
C:0003a4 ff96      	sbrs		REG_FLAGS_1, FLG_1_UART_FIFO_TX_TO_SEND_IDX
C:0003a5 c008      	rjmp		fifo_tx_to_send_async_rtn
         
C:0003a6 fd84      	sbrc		REG_FLAGS_0, FLG_0_UART_TX_TO_SEND_IDX		; Caractere emis ?
C:0003a7 c006      	rjmp		fifo_tx_to_send_async_rtn
         
C:0003a8 dfa4      	rcall		uart_fifo_tx_read					; Oui => Lecture du caractere suivant dans FIFO/Tx
C:0003a9 f41e      	brtc		fifo_tx_to_send_async_end		; Caractere disponible ?
         
C:0003aa 2d04      	mov		REG_TEMP_R16, REG_R4				; Oui => Emission de celui-ci
C:0003ab dfc0      	rcall		uart_tx_send
C:0003ac c001      	rjmp		fifo_tx_to_send_async_rtn		; Retour et attente que ce caractere soit emis...
         
          fifo_tx_to_send_async_end:
C:0003ad 7b9f      	cbr		REG_FLAGS_1, FLG_1_UART_FIFO_TX_TO_SEND_MSK		; Non => Arret de la demande d'emission
         
          fifo_tx_to_send_async_rtn:
C:0003ae 9508      	ret
         ; ---------
         
         ; ---------
         ; Emission synchrone caractere par caractere jusqu'a vidage de la FIFO/Tx
         ;
         ; Remarque: Methode a appeler apres un appel a 'push_1_char_in_fifo_tx'
         ;           => Emision de tous les caracteres de la FIFO/Tx jusqu'au dernier
         ;
         ; Permet un forcage emission pour eviter la saturation de la FIFO/Tx
         ; => En effet, la lecture de la FIFO/Tx et l'emission ne commence qu'au
         ;    retour en fond de tache (cf. 'rcall fifo_tx_to_send_async')
         ;
         ; Usage:
         ;      rcall   fifo_tx_to_send_sync
         ;
         ; Registres utilises
         ;    REG_TEMP_R16        -> Working register (non preserve)
         ; ---------
          uos_fifo_tx_to_send_sync:
          fifo_tx_to_send_sync:
C:0003af 0000      	nop
         
          fifo_tx_to_send_sync_retry:
C:0003b0 6490      	sbr		REG_FLAGS_1, FLG_1_UART_FIFO_TX_TO_SEND_MSK
C:0003b1 dff2      	rcall		fifo_tx_to_send_async
         
C:0003b2 fd84      	sbrc		REG_FLAGS_0, FLG_0_UART_TX_TO_SEND_IDX				; Caractere emis ?
C:0003b3 cffc      	rjmp		fifo_tx_to_send_sync_retry								; Non => Retry
         
C:0003b4 fd94      	sbrc		REG_FLAGS_1, FLG_1_UART_FIFO_TX_NOT_EMPTY_IDX	; FIFO/Tx vide ?
C:0003b5 cffa      	rjmp		fifo_tx_to_send_sync_retry								; Non => Retry
         	; Fin: Emission, attente FIFO/Tx vide et dernier caractere emis
         
          fifo_tx_to_send_sync_rtn:
C:0003b6 9508      	ret
         ; ---------
         
          const_for_bauds_rate:
          .db	0x01, 0x02, 0x3C, 0x01	; 19200 bauds	; TODO: Erreur de reception cote cible non systematique
C:0003B7 01023C01
          .db	0x03, 0x04, 0x78, 0x02	;  9600 bauds
C:0003B9 03047802
          .db	0x07, 0x08, 0xF0, 0x04	;  4800 bauds
C:0003BB 0708F004
          .db	0x0F, 0x11, 0xE0, 0x08	;  2400 bauds
C:0003BD 0F11E008
          .db	0x1F, 0x23, 0xC0, 0x10	;  1200 bauds
C:0003BF 1F23C010
          .db	0x3E, 0x47, 0x80, 0x20	;   600 bauds
C:0003C1 3E478020
          .db	0x7C, 0x8F, 0x00, 0x40	;   300 bauds
C:0003C3 7C8F0040
          const_for_bauds_rate_end:
         
         ; End of file
         
          
          .include		"ATtiny85_uOS_Eeprom.asm"
         ; "$Id: ATtiny85_uOS_Eeprom.asm,v 1.6 2025/12/07 13:04:30 administrateur Exp $"
         
          .include		"ATtiny85_uOS_Eeprom.h"
         ; "$Id: ATtiny85_uOS_Eeprom.h,v 1.2 2025/12/05 17:18:56 administrateur Exp $"
         
          #define	EEPROM_ADDR_VERSION		0
          #define	EEPROM_ADDR_TYPE			8
          #define	EEPROM_ADDR_ID				9
          #define	EEPROM_ADDR_BAUDS_IDX	10
         
         ; End of file
         
          
         
          .cseg
         ; ---------
         ; Lecture d'un byte de l'EEPROM a l'adresse 'REG_X_MSB:REG_X_LSB'
         ; => Valeur retournee dans 'REG_TEMP_R16'
         ; ---------
          eeprom_read_byte:
         	; Set address
C:0003c5 bbae      	out		EEARL, REG_X_LSB
C:0003c6 bbbf      	out		EEARH, REG_X_MSB
         
         	; Lecture a l'adresse 'REG_X_MSB:REG_X_LSB'
          eeprom_read_byte_wait:
C:0003c7 99e1      	sbic		EECR, EEPE
C:0003c8 cffe      	rjmp		eeprom_read_byte_wait
         
C:0003c9 9ae0      	sbi		EECR, EERE
C:0003ca b30d      	in			REG_TEMP_R16, EEDR
         	; Fin: Lecture a l'adresse 'REG_X_MSB:REG_X_LSB'
         
C:0003cb 9508      	ret
         ; ---------
         
         ; ---------
         ; Ecriture d'un byte contenu dans 'REG_TEMP_R16' a l'adresse 'REG_X_MSB:REG_X_LSB' de l'EEPROM
         ; ---------
          eeprom_write_byte:
         	; Set address
C:0003cc bbae      	out		EEARL, REG_X_LSB
C:0003cd bbbf      	out		EEARH, REG_X_MSB
         
         	; Set data
C:0003ce bb0d      	out		EEDR, REG_TEMP_R16
         
         	; Ecriture a l'adresse 'REG_X_MSB:REG_X_LSB' d'un byte
C:0003cf 98e5      	cbi		EECR, EEPM1
C:0003d0 98e4      	cbi		EECR, EEPM0
         
         	; Sequence interruptible
C:0003d1 94f8      	cli
C:0003d2 9ae2      	sbi		EECR, EEMPE		; Start EEPROM write
C:0003d3 9ae1      	sbi		EECR, EEPE
C:0003d4 9478      	sei
         	; Fin: Sequence interruptible
         	; Fin: Ecriture a l'adresse 'REG_X_MSB:REG_X_LSB' d'un byte
         
          eeprom_write_byte_wait:
C:0003d5 99e1      	sbic		EECR, EEPE
C:0003d6 cffe      	rjmp		eeprom_write_byte_wait
         
C:0003d7 9508      	ret
         ; ---------
         
         ;--------------------
         ; Lecture et impression des informations de l'EEPROM
         ;--------------------
          set_infos_from_eeprom:
         	; => Prompt "### EEPROM..."
C:0003d8 e028      	ldi		REG_TEMP_R18, 8
C:0003d9 e0f7      	ldi		REG_Z_MSB, ((text_prompt_eeprom_version << 1) / 256)
C:0003da efe6      	ldi		REG_Z_LSB, ((text_prompt_eeprom_version << 1) % 256)
C:0003db dfa8      	rcall		push_text_in_fifo_tx
         
         	; Lecture de la version de l'EEPROM definie dans l'EEPROM
C:0003dc e0b0      	ldi		REG_X_MSB, high(EEPROM_ADDR_VERSION)
C:0003dd e0a0      	ldi		REG_X_LSB, low(EEPROM_ADDR_VERSION)
C:0003de dfb9      	rcall		push_text_in_fifo_tx_from_eeprom
C:0003df d2f3      	rcall		print_line_feed
         
         	; => Prompt "### Type..."
C:0003e0 e0f8      	ldi		REG_Z_MSB, ((text_prompt_type << 1) / 256)
C:0003e1 e0e4      	ldi		REG_Z_LSB, ((text_prompt_type << 1) % 256)
C:0003e2 dfa1      	rcall		push_text_in_fifo_tx
         
         	; Lecture du type de la platine defini dans l'EEPROM
C:0003e3 e0b0      	ldi		REG_X_MSB, high(EEPROM_ADDR_TYPE);
C:0003e4 e0a8      	ldi		REG_X_LSB, low(EEPROM_ADDR_TYPE);
C:0003e5 dfdf      	rcall		eeprom_read_byte
         
C:0003e6 9300 0166 	sts		G_HEADER_TYPE_PLATINE, REG_TEMP_R16
         
C:0003e8 d2cf      	rcall		convert_and_put_fifo_tx
C:0003e9 d2e9      	rcall		print_line_feed
         
         	; => Prompt "### Id..."
C:0003ea e0f8      	ldi		REG_Z_MSB, ((text_prompt_id << 1) / 256)
C:0003eb e1e0      	ldi		REG_Z_LSB, ((text_prompt_id << 1) % 256)
C:0003ec df97      	rcall		push_text_in_fifo_tx
         	
         	; Lecture de l'Id de la platine defini dans l'EEPROM
C:0003ed e0b0      	ldi		REG_X_MSB, high(EEPROM_ADDR_ID);
C:0003ee e0a9      	ldi		REG_X_LSB, low(EEPROM_ADDR_ID);
C:0003ef dfd5      	rcall		eeprom_read_byte
         
C:0003f0 9300 0167 	sts		G_HEADER_INDEX_PLATINE, REG_TEMP_R16
         
C:0003f2 d2c5      	rcall		convert_and_put_fifo_tx
C:0003f3 d2df      	rcall		print_line_feed
         
C:0003f4 e0f8      	ldi		REG_Z_MSB, ((text_osccal << 1) / 256)
C:0003f5 e2ea      	ldi		REG_Z_LSB, ((text_osccal << 1) % 256)
C:0003f6 df8d      	rcall		push_text_in_fifo_tx
         
C:0003f7 b701      	in			REG_TEMP_R16, OSCCAL
C:0003f8 d2bf      	rcall		convert_and_put_fifo_tx
C:0003f9 d2d9      	rcall		print_line_feed
         	; Fin: Preparation emission des prompts d'accueil
         
C:0003fa 9508      	ret
         ; ---------
         
          text_prompt_eeprom_version:
          .db	"### EEPROM: ", CHAR_NULL, CHAR_NULL
C:0003FB 23232320454550524F4D3A200000
         
          text_prompt_type:
          .db	"### Type: ", CHAR_NULL, CHAR_NULL
C:000402 23232320547970653A200000
         
          text_prompt_id:
          .db	"### Id: ", CHAR_NULL, CHAR_NULL
C:000408 2323232049643A200000
         
          text_eeprom_error:
          .db	"Err: EEPROM at ", CHAR_NULL
C:00040D 4572723A20454550524F4D2061742000
         
          text_osccal:
          .db	"OSCCAL [", CHAR_NULL, CHAR_NULL
C:000415 4F534343414C205B0000
         
         
         ; End of file
         
          
         
          #ifndef USE_MINIMALIST
          .include		"ATtiny85_uOS_Commands.asm"
         ; "$Id: ATtiny85_uOS_Commands.asm,v 1.14 2025/12/12 15:41:46 administrateur Exp $"
         
          .include		"ATtiny85_uOS_Commands.h"
         ; "$Id: ATtiny85_uOS_Commands.h,v 1.2 2025/12/01 17:36:27 administrateur Exp $"
         
          #define	CHAR_COMMAND_REC		'<'
          #define	CHAR_COMMAND_SEND		'>'
          #define	CHAR_COMMAND_MORE		'-'
          #define	CHAR_COMMAND_PLUS		'+'
          #define	CHAR_COMMAND_UNKNOWN	'?'
         
          #define	CHAR_TYPE_COMMAND_A_MIN		'a'	; Calcul du CRC8-MAXIM du programme		: "<a"
          #define	CHAR_TYPE_COMMAND_B_MAJ		'B'	; Set the Bauds rate (300, ..., 19200) : "B0|1|2|3|4|5|6"
          #define	CHAR_TYPE_COMMAND_E_READ	'e'	; Dump de l'EEPROM                     : "<eHHHH..."
          #define	CHAR_TYPE_COMMAND_F_MIN		'f'	; Lecture de la signature et des fuses : "<f"
          #define	CHAR_TYPE_COMMAND_E_WRITE	'E'	; Ecriture d'un byte dans l'EEPROM     : "<EHHHH..."
          #define	CHAR_TYPE_COMMAND_P_READ	'p'	; Dump du Programme                    : "<pHHHH..."
          #define	CHAR_TYPE_COMMAND_S_READ	's'	; Dump de la SRAM                      : "<sHHHH..."
          #define	CHAR_TYPE_COMMAND_S_WRITE	'S'	; Ecriture d'un byte dans la SRAM      : "<SHHHH..."
          #define	CHAR_TYPE_COMMAND_X			'x'	; Execution d'un programme de test     : "<xHHHH"
         
         ; Flags propres aux tests (masques et index)
          #define	FLG_TEST_COMMAND_TYPE_MSK				MSK_BIT0
          #define	FLG_TEST_COMMAND_IN_PROGRESS_MSK		MSK_BIT1
          #define	FLG_TEST_COMMAND_MORE_MSK				MSK_BIT2
          #define	FLG_TEST_COMMAND_PLUS_MSK				MSK_BIT3
          #define	FLG_TEST_COMMAND_ERROR_MSK				MSK_BIT4
          #define	FLG_TEST_SPARE_1_MSK						MSK_BIT5
          #define	FLG_TEST_EEPROM_ERROR_MSK				MSK_BIT6
          #define	FLG_TEST_SPARE_2_MSK						MSK_BIT7
         
          #define	FLG_TEST_COMMAND_TYPE_IDX				IDX_BIT0
          #define	FLG_TEST_COMMAND_IN_PROGRESS_IDX		IDX_BIT1
          #define	FLG_TEST_COMMAND_MORE_IDX				IDX_BIT2
          #define	FLG_TEST_COMMAND_PLUS_IDX				IDX_BIT3
          #define	FLG_TEST_COMMAND_ERROR_IDX				IDX_BIT4
          #define	FLG_TEST_SPARE_1_IDX						IDX_BIT5
          #define	FLG_TEST_EEPROM_ERROR_IDX				IDX_BIT6
          #define	FLG_TEST_SPARE_2_IDX						IDX_BIT7
         
          .dseg
         ; Variables specifiques aux saisies de commandes a executer
D:00011c    G_TEST_FLAGS:					.byte		1
D:00011d    G_TEST_COMMAND_TYPE:			.byte		1
D:00011e    G_TEST_VALUE_MSB:				.byte		1
D:00011f    G_TEST_VALUE_LSB:				.byte		1
D:000120    G_TEST_VALUE_MSB_MORE:		.byte		1
D:000121    G_TEST_VALUE_LSB_MORE:		.byte		1
         
D:000122    G_TEST_VALUE_DEC_MSB:		.byte		1
D:000123    G_TEST_VALUE_DEC_LSB:		.byte		1
         
         ;G_TEST_FLAGS_2:				.byte		1
         
D:000124    G_TEST_VALUES_IDX_WRK:		.byte		1				; Index sur les valeurs de 'G_TEST_VALUES_ZONE' (travail)
D:000125    G_TEST_VALUES_IDX:			.byte		1				; Index sur les valeurs de 'G_TEST_VALUES_ZONE' (disponible)
D:000126    G_TEST_VALUES_ZONE:			.byte		(2 * 32)		; Page de 32 mots
         
         ; End of file
         
          
         
          .cseg
         
         ; ---------
         ; Interpretation d'une commande recue
         ;
         ; Usage:
         ;		 rcall	interprete_command		; Lecture de la FIFO/Rx
         ;
         ; Registres utilises (sauvegarde/restaures):
         ;    REG_TEMP_R16 -> Caractere a convertir et a ajouter apres x10
         ;    REG_TEMP_R17 -> Working register
         ;    
         ; Warning: Pas de test du 'char' passe en argument dans la plage ['0,', '1', ..., '9']
         ; Remarque: Lecture de la FIFO/Rx jusqu'au vidage
         ;
         ; Retour ajoute a 'G_TEST_VALUE_MSB:G_TEST_VALUE_LSB' par decalage et sans raz
         ; => Raz a la charge de l'interpretation de la valeur
         ; ---------
          interpret_command:
         
          interpret_command_loop:
C:00041a 94f8      	cli
C:00041b def5      	rcall		uart_fifo_rx_read			; Lecture atomique
C:00041c 9478      	sei
         
C:00041d f5be      	brtc		interpret_command_rtn	; Nouvelle donnee disponible ?
         
C:00041e 9110 011c 	lds		REG_TEMP_R17, G_TEST_FLAGS
         
         	; Oui. -> Caractere dans 'REG_R2'
C:000420 2d02      	mov		REG_TEMP_R16, REG_R2
C:000421 330c      	cpi		REG_TEMP_R16, CHAR_COMMAND_REC
C:000422 f421      	brne		interpret_command_loop_more
         
         	; Le prochain caractere sera le type de la commande
C:000423 6011      	sbr		REG_TEMP_R17, FLG_TEST_COMMAND_TYPE_MSK
C:000424 9310 011c 	sts		G_TEST_FLAGS, REG_TEMP_R17
C:000426 cff3      	rjmp		interpret_command_loop
         
          interpret_command_loop_more:
C:000427 320d      	cpi		REG_TEMP_R16, CHAR_COMMAND_MORE
C:000428 f421      	brne		interpret_command_loop_more_2
         
C:000429 6014      	sbr		REG_TEMP_R17, FLG_TEST_COMMAND_MORE_MSK
C:00042a 9310 011c 	sts		G_TEST_FLAGS, REG_TEMP_R17
C:00042c cfed      	rjmp		interpret_command_loop
         
          interpret_command_loop_more_2:
C:00042d 320b      	cpi		REG_TEMP_R16, CHAR_COMMAND_PLUS
C:00042e f441      	brne		interpret_command_loop_more_2A
         
         	; Effacement de 'G_TEST_VALUES_ZONE' sur le 1st 'CHAR_COMMAND_PLUS
C:00042f ff13      	sbrs		REG_TEMP_R17, FLG_TEST_COMMAND_PLUS_IDX
C:000430 d221      	rcall		raz_value_into_zone
         
         	; Ajout 'G_TEST_VALUE_MSB_MORE:G_TEST_VALUE_LSB_MORE' a 'G_TEST_VALUES_ZONE'
         	; precedent 'CHAR_COMMAND_PLUS'
C:000431 fd13      	sbrc		REG_TEMP_R17, FLG_TEST_COMMAND_PLUS_IDX
C:000432 d233      	rcall		add_value_into_zone
         
         	; Force maj 'G_TEST_VALUE_MSB_MORE:G_TEST_VALUE_LSB_MORE'
C:000433 601c      	sbr		REG_TEMP_R17, (FLG_TEST_COMMAND_MORE_MSK | FLG_TEST_COMMAND_PLUS_MSK)
C:000434 9310 011c 	sts		G_TEST_FLAGS, REG_TEMP_R17
C:000436 cfe3      	rjmp		interpret_command_loop
         
          interpret_command_loop_more_2A:
C:000437 300a      	cpi		REG_TEMP_R16, CHAR_LF
C:000438 f429      	brne		interpret_command_loop_more_3
         
         	; Ajout 'G_TEST_VALUE_MSB_MORE:G_TEST_VALUE_LSB_MORE' a 'G_TEST_VALUES_ZONE'
C:000439 fd13      	sbrc		REG_TEMP_R17, FLG_TEST_COMMAND_PLUS_IDX
C:00043a d22b      	rcall		add_value_into_zone
         
C:00043b d033      	rcall		exec_command								; Execution de la commande
         
         	; Lancement de l'emission
C:00043c 6490      	sbr		REG_FLAGS_1, FLG_1_UART_FIFO_TX_TO_SEND_MSK
C:00043d c017      	rjmp		interpret_command_rtn
         
          interpret_command_loop_more_3:
C:00043e ff10      	sbrs		REG_TEMP_R17, FLG_TEST_COMMAND_TYPE_IDX
C:00043f c013      	rjmp		interpret_command_loop_more_4
         
C:000440 9300 011d 	sts		G_TEST_COMMAND_TYPE, REG_TEMP_R16	; Save command type
         
         	; Raz des donnees de la commande a recevoir
C:000442 2700      	clr		REG_TEMP_R16
C:000443 9300 011e 	sts		G_TEST_VALUE_MSB, REG_TEMP_R16
C:000445 9300 011f 	sts		G_TEST_VALUE_LSB, REG_TEMP_R16
C:000447 9300 0120 	sts		G_TEST_VALUE_MSB_MORE, REG_TEMP_R16
C:000449 9300 0121 	sts		G_TEST_VALUE_LSB_MORE, REG_TEMP_R16
         
C:00044b 9100 0124 	lds		REG_TEMP_R16, G_TEST_VALUES_IDX_WRK
C:00044d 9300 0125 	sts		G_TEST_VALUES_IDX, REG_TEMP_R16
         
         	; Effacement pour prendre la valeur qui suit avec eventuellement des donnees a suivre
C:00044f 7f12      	cbr		REG_TEMP_R17, (FLG_TEST_COMMAND_TYPE_MSK | FLG_TEST_COMMAND_MORE_MSK | FLG_TEST_COMMAND_PLUS_MSK)
C:000450 9310 011c 	sts		G_TEST_FLAGS, REG_TEMP_R17
C:000452 cfc7      	rjmp		interpret_command_loop
         
          interpret_command_loop_more_4:
C:000453 d1d1      	rcall		char_to_hex_incremental		; Construction de 'G_TEST_VALUE_MSB:G_TEST_VALUE_LSB'
C:000454 cfc5      	rjmp		interpret_command_loop
         
          interpret_command_rtn:
C:000455 9508      	ret
         ; ---------
         
         ; ---------
         ; - Echo de la commande avec ses parametres
         ; ---------
          uos_print_command_ok:
          print_command_ok:
         	; Echo de la commande reconnue avec uniquement l'adresse
         	; => ie. "[34>zA987-4321]"
         	;
C:000456 9110 011c 	lds		REG_TEMP_R17, G_TEST_FLAGS
C:000458 7e1f      	cbr		REG_TEMP_R17, FLG_TEST_COMMAND_ERROR_MSK
         
C:000459 e30e      	ldi		REG_TEMP_R16, CHAR_COMMAND_SEND
C:00045a c004      	rjmp		print_command
         
          uos_print_command_ko:
          print_command_ko:
         	; Echo de la commande non reconnue avec ses parametres
         	; => ie. "34?zA987-4321" si commande non reconnue
         	;
C:00045b 9110 011c 	lds		REG_TEMP_R17, G_TEST_FLAGS
C:00045d 6110      	sbr		REG_TEMP_R17, FLG_TEST_COMMAND_ERROR_MSK
         
C:00045e e30f      	ldi		REG_TEMP_R16, CHAR_COMMAND_UNKNOWN
         
          print_command:
C:00045f 9310 011c 	sts		G_TEST_FLAGS, REG_TEMP_R17					; Maj Flag 'FLG_TEST_COMMAND_ERROR'
         
C:000461 df31      	rcall		push_1_char_in_fifo_tx						; '>' eor '?'
         
C:000462 9100 011d 	lds		REG_TEMP_R16, G_TEST_COMMAND_TYPE
C:000464 df2e      	rcall		push_1_char_in_fifo_tx
         
         	; 1st argument sur 16 bits de la commande
C:000465 9100 011e 	lds		REG_TEMP_R16, G_TEST_VALUE_MSB
C:000467 d250      	rcall		convert_and_put_fifo_tx
         
C:000468 9100 011f 	lds		REG_TEMP_R16, G_TEST_VALUE_LSB
C:00046a d24d      	rcall		convert_and_put_fifo_tx
         	; Fin: Echo de la commande avec uniquement l'adresse
         
C:00046b e0fe      	ldi		REG_Z_MSB, ((text_hexa_value_lf_end << 1) / 256)
C:00046c e5e4      	ldi		REG_Z_LSB, ((text_hexa_value_lf_end << 1) % 256)
C:00046d df16      	rcall		push_text_in_fifo_tx
         
C:00046e 9508      	ret
         ; ---------
         
         ; ---------
         ; Execution de la commande recue
         ; ---------
          exec_command:
C:00046f e50b      	ldi		REG_TEMP_R16, '['
C:000470 df22      	rcall		push_1_char_in_fifo_tx
         
         	; Comptabilisation et print des executions
C:000471 9100 0066 	lds		REG_TEMP_R16, G_NBR_VALUE_TRACE
C:000473 9503      	inc		REG_TEMP_R16
C:000474 9300 0066 	sts		G_NBR_VALUE_TRACE, REG_TEMP_R16
         
         	; Compteur d'execution commande sur 8 bits
C:000476 9100 0066 	lds		REG_TEMP_R16, G_NBR_VALUE_TRACE
C:000478 d23f      	rcall		convert_and_put_fifo_tx
         
         	; Fin: Comptabilisation et print des executions
         
         	; Liste des commandes supportees
C:000479 9100 011d 	lds		REG_TEMP_R16, G_TEST_COMMAND_TYPE
         
          exec_command_test_a_min:
C:00047b 3601      	cpi		REG_TEMP_R16, CHAR_TYPE_COMMAND_A_MIN
C:00047c f189      	breq		exec_command_type_A
         
          exec_command_test_b_maj:
C:00047d 3402      	cpi		REG_TEMP_R16, CHAR_TYPE_COMMAND_B_MAJ
C:00047e f409      	brne		exec_command_test_f_min
C:00047f c073      	rjmp		exec_command_type_B
         
          exec_command_test_f_min:
C:000480 3606      	cpi		REG_TEMP_R16, CHAR_TYPE_COMMAND_F_MIN
C:000481 f409      	brne		exec_command_test_s_read
C:000482 c126      	rjmp		exec_command_type_f_min
         
          exec_command_test_s_read:
C:000483 3703      	cpi		REG_TEMP_R16, CHAR_TYPE_COMMAND_S_READ
C:000484 f409      	brne		exec_command_test_s_write
C:000485 c08b      	rjmp		exec_command_type_s_read
         
          exec_command_test_s_write:
C:000486 3503      	cpi		REG_TEMP_R16, CHAR_TYPE_COMMAND_S_WRITE
C:000487 f409      	brne		exec_command_test_e_read
C:000488 c0ab      	rjmp		exec_command_type_s_write
         
          exec_command_test_e_read:
C:000489 3605      	cpi		REG_TEMP_R16, CHAR_TYPE_COMMAND_E_READ
C:00048a f409      	brne		exec_command_test_e_write
C:00048b c0ca      	rjmp		exec_command_type_e_read
         
          exec_command_test_e_write:
C:00048c 3405      	cpi		REG_TEMP_R16, CHAR_TYPE_COMMAND_E_WRITE
C:00048d f409      	brne		exec_command_test_p
C:00048e c0e9      	rjmp		exec_command_type_e_write
         
          exec_command_test_p:
C:00048f 3700      	cpi		REG_TEMP_R16, CHAR_TYPE_COMMAND_P_READ
C:000490 f409      	brne		exec_command_test_x
C:000491 c146      	rjmp		exec_command_type_p_read
         
          exec_command_test_x:
C:000492 3708      	cpi		REG_TEMP_R16, CHAR_TYPE_COMMAND_X
C:000493 f409      	brne		exec_command_ko
C:000494 c162      	rjmp		exec_command_type_x
         	; Fin: Liste des commandes supportees par uOS
         
          exec_command_ko:
         	; La commande dans 'REG_TEMP_R16' n'est pas supportee par uOS
         	; => Prolongement si module ADDON detecte
         	;
C:000495 e013      	ldi		REG_TEMP_R17, EXTENSION_COMMANDS
C:000496 dbaf      	rcall		exec_extension_addon
C:000497 c001      	rjmp		exec_command_rtn
         
          exec_command_ko_end:
C:000498 dfc2      	rcall		print_command_ko			; Commande non reconnue
         
          exec_command_rtn:
C:000499 9508      	ret
         ; ---------
         
         ; ---------
         ; Arret si 0xFFFFFFFF trouve a l'adresse @ Z (2 premiers non programme)
         ; => Warning: Si une 2 dernieres donnees '.dseg' est definie a 0xFFFFFFFF
         ;    => Arret premature ;-)
         ; ---------
          exec_command_A_test_end:
C:00049a 93ff      	push		REG_Z_MSB
C:00049b 93ef      	push		REG_Z_LSB
C:00049c 930f      	push		REG_TEMP_R16
C:00049d 931f      	push		REG_TEMP_R17
         
C:00049e e014      	ldi		REG_TEMP_R17, 4
         
          exec_command_A_test_end_more:
C:00049f 3f0f      	cpi		REG_TEMP_R16, 0xFF
C:0004a0 f429      	brne		exec_command_A_test_end_not_found	
         
         	; 0xFF trouve -> Limitaion a 4 bytes trouves a 0xFF
         	; => Fin du calcul
C:0004a1 951a      	dec		REG_TEMP_R17
C:0004a2 f029      	breq		exec_command_A_test_end_found
         
          exec_command_A_test_end_continue:
C:0004a3 95e3      	inc		REG_Z_LSB
C:0004a4 9104      	lpm		REG_TEMP_R16, Z
C:0004a5 cff9      	rjmp		exec_command_A_test_end_more
         
          exec_command_A_test_end_not_found:
C:0004a6 9418      	sez												; Z <- 1 (return false)
C:0004a7 c001      	rjmp		exec_command_A_test_end_rtn
         
          exec_command_A_test_end_found:
C:0004a8 9498      	clz												; Z <- 0 (return true)
         
          exec_command_A_test_end_rtn:
C:0004a9 911f      	pop		REG_TEMP_R17
C:0004aa 910f      	pop		REG_TEMP_R16
C:0004ab 91ef      	pop		REG_Z_LSB
C:0004ac 91ff      	pop		REG_Z_MSB
         
C:0004ad 9508      	ret
         ; ---------
         
         ; ---------
         ; Execution de la commande 'A'
         ; ---------
          exec_command_type_A:
         
C:0004ae dfa7      	rcall		print_command_ok
         
C:0004af 27bb      	clr		REG_X_MSB			; Calcul a partir de l'adresse 0x0000
C:0004b0 27aa      	clr		REG_X_LSB
         
         	; Raz CRC8
C:0004b1 2700      	clr		REG_TEMP_R16
C:0004b2 9300 0068 	sts		G_CALC_CRC8, REG_TEMP_R16
         
          exec_command_A_loop_0:
         	; Impression de 'X' ("[0xHHHH] ")
         	; Remarque: Division par 2 car dump de word ;-)
C:0004b4 95b6      	lsr		REG_X_MSB
C:0004b5 95a7      	ror		REG_X_LSB
C:0004b6 d235      	rcall		print_2_bytes_hexa
         
         	; Retablissement de 'X' qui est toujours pair ici
C:0004b7 0faa      	lsl		REG_X_LSB
C:0004b8 1fbb      	rol		REG_X_MSB
         
         	; Impression du dump ("[0x....]")
         	; => TODO: Si saut 'end_of_program' est de la forme 0xhhh0, pas de valeur apres [0x...]
C:0004b9 e0fe      	ldi		REG_Z_MSB, ((text_hexa_value << 1) / 256)
C:0004ba e4ee      	ldi		REG_Z_LSB, ((text_hexa_value << 1) % 256)
C:0004bb dec8      	rcall		push_text_in_fifo_tx
         
C:0004bc e220      	ldi		REG_TEMP_R18, 32
         
          exec_command_A_loop_1:
         	; Valeur de la memoire programme indexee par 'REG_X_MSB:REG_X_LSB'
C:0004bd 01fd      	movw		REG_Z_LSB, REG_X_LSB
C:0004be 9611      	adiw		REG_X_LSB, 1								; Preparation prochain byte
         
         	; Calcul jusqu'a l'adresse 'end_of_program' incluse
C:0004bf e001      	ldi		REG_TEMP_R16, 0x01
C:0004c0 230a      	and		REG_TEMP_R16, REG_X_LSB
C:0004c1 f001      	breq		exec_command_A_loop_1_cont_d			; Lecture par mot
         
          exec_command_A_loop_1_cont_d:
C:0004c2 e001      	ldi		REG_TEMP_R16, 0x01
C:0004c3 27e0      	eor		REG_Z_LSB, REG_TEMP_R16		; Lecture MSB puis LSB
C:0004c4 9104      	lpm		REG_TEMP_R16, Z
         
         	; Test de la fin du programme (4 bytes a 0xFFFFFFFF)
C:0004c5 dfd4      	rcall		exec_command_A_test_end		; if (exec_command_A_test_end() == true) ?
C:0004c6 f479      	brne		exec_command_A_end			; -> Yes: La fin du programme flashe est trouvee -> Arret
         
C:0004c7 930f      	push		REG_TEMP_R16
C:0004c8 d1ef      	rcall		convert_and_put_fifo_tx
         
C:0004c9 910f      	pop		REG_TEMP_R16
C:0004ca dc59      	rcall		calc_crc8_maxim
         
C:0004cb 952a      	dec		REG_TEMP_R18
C:0004cc f781      	brne		exec_command_A_loop_1
         
C:0004cd e50d      	ldi		REG_TEMP_R16, ']'
C:0004ce dec4      	rcall		push_1_char_in_fifo_tx
         
C:0004cf 93af      	push		REG_X_LSB
C:0004d0 91a0 0068 	lds		REG_X_LSB, G_CALC_CRC8
C:0004d2 d20a      	rcall		print_1_byte_hexa
C:0004d3 d1ff      	rcall		print_line_feed
C:0004d4 91af      	pop		REG_X_LSB
         
C:0004d5 cfde      	rjmp		exec_command_A_loop_0
         
          exec_command_A_end:
C:0004d6 e50d      	ldi		REG_TEMP_R16, ']'
C:0004d7 debb      	rcall		push_1_char_in_fifo_tx
         
C:0004d8 93af      	push		REG_X_LSB
C:0004d9 91a0 0068 	lds		REG_X_LSB, G_CALC_CRC8
C:0004db d201      	rcall		print_1_byte_hexa
C:0004dc d1f6      	rcall		print_line_feed
C:0004dd 91af      	pop		REG_X_LSB
         
         	; Impression du resultat comme "[CRC8-MAXIM [0x0000][0x06f6][0x3c]]"
C:0004de 93ff      	push		REG_Z_MSB
C:0004df 93ef      	push		REG_Z_LSB
C:0004e0 e0fd      	ldi		REG_Z_MSB, ((text_crc8_maxim_label << 1) / 256)
C:0004e1 e1e2      	ldi		REG_Z_LSB, ((text_crc8_maxim_label << 1) % 256)
C:0004e2 dea1      	rcall		push_text_in_fifo_tx
C:0004e3 91ef      	pop		REG_Z_LSB
C:0004e4 91ff      	pop		REG_Z_MSB
         
C:0004e5 e0d0      	ldi		REG_Y_MSB, 0
C:0004e6 e0c0      	ldi		REG_Y_LSB, 0
C:0004e7 d22f      	rcall		print_y_reg
         
         	; Recadrage pour une adresse "imprimable"
C:0004e8 95f6      	lsr		REG_Z_MSB
C:0004e9 95e7      	ror		REG_Z_LSB
C:0004ea 9731      	sbiw		REG_Z_LSB, 1
C:0004eb d234      	rcall		print_z_reg
         	; Fin: Impression du resultat comme "[CRC8-MAXIM [0x0000][0x06f6][0x3c]]"
         
C:0004ec 93af      	push		REG_X_LSB
C:0004ed 91a0 0068 	lds		REG_X_LSB, G_CALC_CRC8
C:0004ef d1ed      	rcall		print_1_byte_hexa
C:0004f0 d1e2      	rcall		print_line_feed
C:0004f1 91af      	pop		REG_X_LSB
         
          exec_command_A_rtn:
C:0004f2 9508      	ret
         ; ---------
         
         ; ---------
         ; Execution de la commande 'B'
         ;
         ; Reprogrammation du Baud Rate
         ; - "<B0": 19200 bauds
         ; - "<B1":  9600 bauds
         ; - "<B2":  4800 bauds
         ; - "<B3":  2400 bauds
         ; - "<B4":  1200 bauds
         ; - "<B5":   600 bauds
         ; - "<B6":   300 bauds
         ; ---------
          exec_command_type_B:
         	; Recuperation de l'index
C:0004f3 27bb      	clr		REG_X_MSB
C:0004f4 91a0 011f 	lds		REG_X_LSB, G_TEST_VALUE_LSB
         
         	; Multiplication par 4 pour acceder a chaque quadruplet de la table 'const_for_bauds_rate'
         	; => Pas de report dans 'REG_X_MSB' car 6 resultats dans la plage [0, 4, 8, 12, 16, 20 et 24]]
C:0004f6 0faa      	lsl		REG_X_LSB
C:0004f7 0faa      	lsl		REG_X_LSB
         
C:0004f8 e0f7      	ldi		REG_Z_MSB, high(const_for_bauds_rate << 1)
C:0004f9 e6ee      	ldi		REG_Z_LSB, low(const_for_bauds_rate << 1)
C:0004fa 0fea      	add		REG_Z_LSB, REG_X_LSB	
C:0004fb 1ffb      	adc		REG_Z_MSB, REG_X_MSB	
         
         	; Adresse du dernier quadruplet cadree sur un mot
C:0004fc e816      	ldi		REG_TEMP_R17, low((const_for_bauds_rate_end - 1 - 1) << 1)
C:0004fd 171e      	cp			REG_TEMP_R17, REG_Z_LSB
C:0004fe e017      	ldi		REG_TEMP_R17, high((const_for_bauds_rate_end - 1 - 1) << 1)
C:0004ff 071f      	cpc		REG_TEMP_R17, REG_Z_MSB
C:000500 f072      	brmi		exec_command_type_B_ko		; Z <= 'Adresse du dernier quadruplet' ?
         
          exec_command_type_B_ok:			; -> Yes (adresse de copie dans la plage ;-)
C:000501 e0b0      	ldi		REG_X_MSB, high(G_BAUDS_VALUE)
C:000502 eaaa      	ldi		REG_X_LSB, low(G_BAUDS_VALUE)
         
         	; Recopie atomique...
C:000503 94f8      	cli
C:000504 9105      	lpm		REG_TEMP_R16, Z+
C:000505 930d      	st			X+, REG_TEMP_R16
C:000506 9105      	lpm		REG_TEMP_R16, Z+
C:000507 930d      	st			X+, REG_TEMP_R16
C:000508 9105      	lpm		REG_TEMP_R16, Z+
C:000509 930d      	st			X+, REG_TEMP_R16
C:00050a 9105      	lpm		REG_TEMP_R16, Z+
C:00050b 930d      	st			X+, REG_TEMP_R16
C:00050c 9478      	sei
         
C:00050d df48      	rcall		print_command_ok			; Commande executee
C:00050e 9508      	ret
         
          exec_command_type_B_ko:					; -> No (adresse de copie hors de la plage ;-)
C:00050f df4b      	rcall		print_command_ko			; Commande non executee (index trop grand)
C:000510 9508      	ret
         ; ---------
         
         ; ---------
         ; Execution de la commande 's'
         ; => Dump de la SRAM: "<sAAAA-BBBB" avec:
         ;    - 0xAAAA: l'adresse du 1st byte a lire (si 0xAAAA == 0x0000 => Debut en SRAM_START
         ;    - 0xBBBB: le nombre de blocs de 16 bytes
         ;    - La lecture et l'emission sont effectuees 8 bytes par 8 bytes
         ;      avec une limitation des adresses dans la plage [SRAM_START, ..., RAMEND]
         ;
         ; Reponse: "[NN>sAAAA-BBBB]"
         ;          "[0xAAAA] [0xd0d1d2d3d4d5d6d7...]" (0xAAAA actualise @ adresse en cours)
         ; ---------
          exec_command_type_s_read:
C:000511 df44      	rcall		print_command_ok			; Commande reconnue
         
         	; Recuperation de l'adresse du 1st byte a lire
C:000512 91b0 011e 	lds		REG_X_MSB, G_TEST_VALUE_MSB
C:000514 91a0 011f 	lds		REG_X_LSB, G_TEST_VALUE_LSB
         
C:000516 23bb      	tst		REG_X_MSB
C:000517 f431      	brne		exec_command_type_s_read_cont_d
C:000518 23aa      	tst		REG_X_LSB
C:000519 f421      	brne		exec_command_type_s_read_cont_d
         
C:00051a e0b0      	ldi		REG_X_MSB, (SRAM_START / 256)
C:00051b e6a0      	ldi		REG_X_LSB, (SRAM_START % 256)
         
         	; Dump de toute la SRAM
         	; TODO: Calcul @ 'SRAM_START' et 'RAMEND'
C:00051c e210      	ldi		REG_TEMP_R17, 32
C:00051d c001      	rjmp		exec_command_type_s_read_loop_0
         
          exec_command_type_s_read_cont_d:
         	; Dump sur 8 x 16 bytes
         	; TODO: Get 'G_TEST_VALUE_MSB_MORE:G_TEST_VALUE_LSB_MORE'
C:00051e e018      	ldi		REG_TEMP_R17, 8
         
          exec_command_type_s_read_loop_0:
         	; Impression de 'X' ("[0xHHHH] ")
C:00051f d1cc      	rcall		print_2_bytes_hexa
         
         	; Impression du dump ("[0x....]")
C:000520 e0fe      	ldi		REG_Z_MSB, ((text_hexa_value << 1) / 256)
C:000521 e4ee      	ldi		REG_Z_LSB, ((text_hexa_value << 1) % 256)
C:000522 de61      	rcall		push_text_in_fifo_tx
         
C:000523 e120      	ldi		REG_TEMP_R18, 16
         
          exec_command_type_s_read_loop_1:
         	; Valeur de la SRAM indexee par 'REG_X_MSB:REG_X_LSB'
C:000524 910d      	ld			REG_TEMP_R16, X+
C:000525 d192      	rcall		convert_and_put_fifo_tx
         
         	; Test limite 'RAMEND'
         	; => On suppose qu'au depart 'X <= RAMEND'
C:000526 30b2      	cpi		REG_X_MSB, ((RAMEND + 1) / 256)
C:000527 f421      	brne		exec_command_type_s_read_more2
C:000528 36a0      	cpi		REG_X_LSB, ((RAMEND + 1) % 256)
C:000529 f411      	brne		exec_command_type_s_read_more2
         
         	; Astuce pour gagner du code de presentation ;-)
C:00052a e021      	ldi		REG_TEMP_R18, 1
C:00052b e011      	ldi		REG_TEMP_R17, 1
         
          exec_command_type_s_read_more2:
C:00052c 952a      	dec		REG_TEMP_R18
C:00052d f7b1      	brne		exec_command_type_s_read_loop_1
         
C:00052e e0fe      	ldi		REG_Z_MSB, ((text_hexa_value_lf_end << 1) / 256)
C:00052f e5e4      	ldi		REG_Z_LSB, ((text_hexa_value_lf_end << 1) % 256)
C:000530 de53      	rcall		push_text_in_fifo_tx
         
C:000531 951a      	dec		REG_TEMP_R17
C:000532 f761      	brne		exec_command_type_s_read_loop_0
         
C:000533 9508      	ret
         ; ---------
         
         ; ---------
         ; Execution de la commande 'S'
         ; => Ecriture de plusieurs bytes dans la SRAM: "<SAAAA+BB+CC+DD..." avec:
         ;    - 0xAAAA: l'adresse du 1st byte a ecrire
         ;    - 0xBB:   la valeur 1st du byte a ecrire
         ;    - 0xCC:   la valeur 2nd du byte a ecrire
         ;    ...
         ;
         ; Reponse: "[NN>SAAAA]"
         ; ---------
          exec_command_type_s_write:
C:000534 df21      	rcall		print_command_ok			; Commande reconnue
         
         	; Prise du nombre de mots passes en arguments
C:000535 91a0 0124 	lds		REG_X_LSB, G_TEST_VALUES_IDX_WRK
C:000537 95a6      	lsr		REG_X_LSB									; REG_X_LSB /= 2 pour nbr de bytes a ecrire
         
C:000538 2f2a      	mov		REG_TEMP_R18, REG_X_LSB
         	; Fin: Prise du nombre de mots passes en arguments
         
         	; Recuperation de l'adresse du 1st byte a ecrire
C:000539 91b0 011e 	lds		REG_X_MSB, G_TEST_VALUE_MSB
C:00053b 91a0 011f 	lds		REG_X_LSB, G_TEST_VALUE_LSB
         
         	; Test de 'REG_X_MSB:REG_X_LSB' dans la plage [SRAM_START, ..., 'G_SRAM_END_OF_USE'[
         	; => Adresse 'G_SRAM_END_OF_USE' exclue de la plage ;-)
C:00053d e600      	ldi		REG_TEMP_R16, low(SRAM_START)
C:00053e 17a0      	cp			REG_X_LSB, REG_TEMP_R16
C:00053f e000      	ldi		REG_TEMP_R16, high(SRAM_START)
C:000540 07b0      	cpc		REG_X_MSB, REG_TEMP_R16
C:000541 f090      	brlo		exec_command_type_s_write_out_of_range		; Saut si X <= 'Adresse du 1er byte de la SRAM'
         
C:000542 e700      	ldi		REG_TEMP_R16, low(G_SRAM_END_OF_USE)
C:000543 17a0      	cp			REG_X_LSB, REG_TEMP_R16
C:000544 e001      	ldi		REG_TEMP_R16, high(G_SRAM_END_OF_USE)
C:000545 07b0      	cpc		REG_X_MSB, REG_TEMP_R16
C:000546 f468      	brsh		exec_command_type_s_write_out_of_range		; Saut si X > 'Adresse du dernier byte utilise de la SRAM'
         
C:000547 df0e      	rcall		print_command_ok			; Commande reconnue
         
         	; Lecture des 'REG_TEMP_R18' mots de la SRAM dont seule la partie LSB sera ecrite
C:000548 2f12      	mov		REG_TEMP_R17, REG_TEMP_R18
C:000549 e0d1      	ldi		REG_Y_MSB, high(G_TEST_VALUES_ZONE)
C:00054a e2c6      	ldi		REG_Y_LSB, low(G_TEST_VALUES_ZONE)
         
          exec_command_type_s_write_loop:
C:00054b 94f8      	cli
         
C:00054c 8108      	ld			REG_TEMP_R16, Y
C:00054d 930c      	st			X, REG_TEMP_R16
         
C:00054e 9611      	adiw		REG_X_LSB, 1			; Adresse SRAM suivante
C:00054f 9622      	adiw		REG_Y_LSB, 2			; Saut au prochain mot
C:000550 951a      	dec		REG_TEMP_R17
C:000551 f7c9      	brne		exec_command_type_s_write_loop
         
C:000552 9478      	sei
         
C:000553 c001      	rjmp		exec_command_type_s_write_end
         
          exec_command_type_s_write_out_of_range:
C:000554 df06      	rcall		print_command_ko			; Commande non executee
         
          exec_command_type_s_write_end:
C:000555 9508      	ret
         ; ---------
         
         ; ---------
         ; Execution de la commande 'e'
         ; => Dump de l'EEPROM: "<eAAAA-BBBB" avec:
         ;    - 0xAAAA: l'adresse du 1st byte a lire (si 0xAAAA == 0x0000 => Debut a l'adresse 0 de l'EEPROM
         ;    - 0xBBBB: le nombre de blocs de 16 bytes
         ;    - La lecture et l'emission sont effectuees 8 bytes par 8 bytes
         ;      avec une limitation des adresses dans la plage [0, ..., EEPROMEND]
         ;
         ; Reponse: "[NN>eAAAA]"
         ;          "[0xAAAA] [0xd0d1d2d3d4d5d6d7...]" (0xAAAA actualise @ adresse en cours)
         ; ---------
          exec_command_type_e_read:
C:000556 deff      	rcall		print_command_ok			; Commande reconnue
         
         	; Recuperation de l'adresse du 1st byte a lire
C:000557 91b0 011e 	lds		REG_X_MSB, G_TEST_VALUE_MSB
C:000559 91a0 011f 	lds		REG_X_LSB, G_TEST_VALUE_LSB
         
C:00055b 23bb      	tst		REG_X_MSB
C:00055c f421      	brne		exec_command_type_e_read_cont_d
C:00055d 23aa      	tst		REG_X_LSB
C:00055e f411      	brne		exec_command_type_e_read_cont_d
         
         	; Dump de toute l'EEPROM
         	; TODO: Calcul @ 'EEPROMEND'
C:00055f e210      	ldi		REG_TEMP_R17, 32
C:000560 c001      	rjmp		exec_command_type_e_read_loop_0
         
          exec_command_type_e_read_cont_d:
         	; Dump sur 8 x 16 bytes
         	; TODO: Get 'G_TEST_VALUE_MSB_MORE:G_TEST_VALUE_LSB_MORE'
C:000561 e018      	ldi		REG_TEMP_R17, 8
         
          exec_command_type_e_read_loop_0:
         	; Impression de 'X' ("[0xHHHH] ")
C:000562 d189      	rcall		print_2_bytes_hexa
         
         	; Impression du dump ("[0x....]")
C:000563 e0fe      	ldi		REG_Z_MSB, ((text_hexa_value << 1) / 256)
C:000564 e4ee      	ldi		REG_Z_LSB, ((text_hexa_value << 1) % 256)
C:000565 de1e      	rcall		push_text_in_fifo_tx
         
C:000566 e120      	ldi		REG_TEMP_R18, 16
         
          exec_command_type_e_read_loop_1:
         	; Valeur de l'EEPROM indexee par 'REG_X_MSB:REG_X_LSB'
C:000567 de5d      	rcall		eeprom_read_byte
C:000568 d14f      	rcall		convert_and_put_fifo_tx
         
C:000569 9611      	adiw		REG_X_LSB, 1
         
         	; Test limite 'EEPROMEND'
         	; => On suppose qu'au depart 'X <= EEPROMEND'
C:00056a 30b2      	cpi		REG_X_MSB, ((EEPROMEND + 1) / 256)
C:00056b f421      	brne		exec_command_type_e_read_more2
C:00056c 30a0      	cpi		REG_X_LSB, ((EEPROMEND + 1) % 256)
C:00056d f411      	brne		exec_command_type_e_read_more2
         
         	; Astuce pour gagner du code de presentation ;-)
C:00056e e021      	ldi		REG_TEMP_R18, 1
C:00056f e011      	ldi		REG_TEMP_R17, 1
         
          exec_command_type_e_read_more2:
C:000570 952a      	dec		REG_TEMP_R18
C:000571 f7a9      	brne		exec_command_type_e_read_loop_1
         
C:000572 e0fe      	ldi		REG_Z_MSB, ((text_hexa_value_lf_end << 1) / 256)
C:000573 e5e4      	ldi		REG_Z_LSB, ((text_hexa_value_lf_end << 1) % 256)
C:000574 de0f      	rcall		push_text_in_fifo_tx
         
C:000575 951a      	dec		REG_TEMP_R17
C:000576 f759      	brne		exec_command_type_e_read_loop_0
         
C:000577 9508      	ret
         ; ---------
         
         ; ---------
         ; Execution de la commande 'E'
         ; => Ecriture d'une suite de N bytes dans l'EEPROM (N dans [1, 2, ...])
         ;    - 0xAAAA:    l'adresse du byte a ecrire dans l'EEPROM
         ;
         ; Reponse: "[NN>EAAAA]" (Adresse du byte a ecrire)
         ; ---------
          exec_command_type_e_write:
         	; Prise du nombre de mots passes en arguments
C:000578 91a0 0124 	lds		REG_X_LSB, G_TEST_VALUES_IDX_WRK
C:00057a 95a6      	lsr		REG_X_LSB									; REG_X_LSB /= 2 pour nbr de bytes a ecrire
         
C:00057b 2f2a      	mov		REG_TEMP_R18, REG_X_LSB
         	; Fin: Prise du nombre de mots passes en arguments
         
         	; Recuperation de l'adresse du 1st byte a ecrire
C:00057c 91b0 011e 	lds		REG_X_MSB, G_TEST_VALUE_MSB
C:00057e 91a0 011f 	lds		REG_X_LSB, G_TEST_VALUE_LSB
         
         	; Test de 'REG_X_MSB:REG_X_LSB' dans la plage [0, ..., EEPROMEND] @ 'REG_TEMP_R18'
C:000580 e001      	ldi		REG_TEMP_R16, low(EEPROMEND + 2)
C:000581 e012      	ldi		REG_TEMP_R17, high(EEPROMEND + 2)
C:000582 1b02      	sub		REG_TEMP_R16, REG_TEMP_R18
C:000583 4010      	sbci		REG_TEMP_R17, 0					; Soustraction 16 bits (report de la Carry)
         
C:000584 17a0      	cp			REG_X_LSB, REG_TEMP_R16		
C:000585 07b1      	cpc		REG_X_MSB, REG_TEMP_R17		
C:000586 f502      	brpl		exec_command_type_e_write_out_of_range
         	; Fin: Test de 'REG_X_MSB:REG_X_LSB' dans la plage [0, ..., EEPROMEND] @ 'REG_TEMP_R18'
         
C:000587 dece      	rcall		print_command_ok			; Commande reconnue
         
         	; Lecture des 'REG_TEMP_R18' mots de la SRAM dont seule la partie LSB sera ecrite
C:000588 2f12      	mov		REG_TEMP_R17, REG_TEMP_R18
C:000589 e0d1      	ldi		REG_Y_MSB, high(G_TEST_VALUES_ZONE)
C:00058a e2c6      	ldi		REG_Y_LSB, low(G_TEST_VALUES_ZONE)
         
         	; Clear error
C:00058b 9100 011c 	lds		REG_TEMP_R16, G_TEST_FLAGS
C:00058d 7b0f      	cbr		REG_TEMP_R16, FLG_TEST_EEPROM_ERROR_MSK
C:00058e 9300 011c 	sts		G_TEST_FLAGS, REG_TEMP_R16
         
          exec_command_type_e_write_loop:
C:000590 8108      	ld			REG_TEMP_R16, Y
C:000591 de3a      	rcall		eeprom_write_byte
         
         	; Verification de l'ecriture
C:000592 2f20      	mov		REG_TEMP_R18, REG_TEMP_R16		; Save data writed
C:000593 2700      	clr		REG_TEMP_R16						; Raz before read eeprom @ 'X'
C:000594 de30      	rcall		eeprom_read_byte	
         
C:000595 1302      	cpse		REG_TEMP_R16, REG_TEMP_R18
C:000596 c005      	rjmp		exec_command_type_e_write_ko
         	; Fin: Verification de l'ecriture
         
C:000597 9611      	adiw		REG_X_LSB, 1			; Adresse EEPROM suivante
C:000598 9622      	adiw		REG_Y_LSB, 2			; Saut au prochain mot
C:000599 951a      	dec		REG_TEMP_R17
C:00059a f7a9      	brne		exec_command_type_e_write_loop
         
C:00059b c00c      	rjmp		exec_command_type_e_write_end
         
          exec_command_type_e_write_ko:
C:00059c e0f8      	ldi      REG_Z_MSB, ((text_eeprom_error << 1) / 256)
C:00059d e1ea      	ldi      REG_Z_LSB, ((text_eeprom_error << 1) % 256)
C:00059e dde5      	rcall    push_text_in_fifo_tx
C:00059f d14c      	rcall		print_2_bytes_hexa
C:0005a0 d132      	rcall    print_line_feed
         
C:0005a1 9100 011c 	lds		REG_TEMP_R16, G_TEST_FLAGS
C:0005a3 6400      	sbr		REG_TEMP_R16, FLG_TEST_EEPROM_ERROR_MSK
C:0005a4 9300 011c 	sts		G_TEST_FLAGS, REG_TEMP_R16
C:0005a6 c001      	rjmp		exec_command_type_e_write_end
         
          exec_command_type_e_write_out_of_range:
C:0005a7 deb3      	rcall		print_command_ko			; Commande non executee
         
          exec_command_type_e_write_end:
C:0005a8 9508      	ret
         ; ---------
         
         ; ---------
         ; Execution de la commande 'f'
         ; => Lecture des fuses
         ; ---------
          exec_command_type_f_min:
C:0005a9 deac      	rcall		print_command_ok			; Commande reconnue
         
         ; Definition du bit 'RSIG' car non attribue dans 'tn85def.inc'
          .equ	RSIG = 5		; Read Device Signature Imprint Table
         
         	; Signature...
C:0005aa e201      	ldi		REG_TEMP_R16, (1 << RSIG) | (1 << SPMEN)
C:0005ab bf07      	out		SPMCSR, REG_TEMP_R16
         
C:0005ac e0f0      	ldi		REG_Z_MSB, 0x00
C:0005ad e0e0      	ldi		REG_Z_LSB, 0x00
C:0005ae 91a4      	lpm		REG_X_LSB, Z
C:0005af d12d      	rcall		print_1_byte_hexa
         
C:0005b0 e201      	ldi		REG_TEMP_R16, (1 << RSIG) | (1 << SPMEN)
C:0005b1 bf07      	out		SPMCSR, REG_TEMP_R16
         
C:0005b2 e0f0      	ldi		REG_Z_MSB, 0x00
C:0005b3 e0e2      	ldi		REG_Z_LSB, 0x02
C:0005b4 91a4      	lpm		REG_X_LSB, Z
C:0005b5 d127      	rcall		print_1_byte_hexa
         
C:0005b6 e201      	ldi		REG_TEMP_R16, (1 << RSIG) | (1 << SPMEN)
C:0005b7 bf07      	out		SPMCSR, REG_TEMP_R16
         
C:0005b8 e0f0      	ldi		REG_Z_MSB, 0x00
C:0005b9 e0e4      	ldi		REG_Z_LSB, 0x04
C:0005ba 91a4      	lpm		REG_X_LSB, Z
C:0005bb d121      	rcall		print_1_byte_hexa
         
C:0005bc d116      	rcall		print_line_feed
         	; Fin: Signature...
         
         	; Read Fuse Low Byte
C:0005bd e009      	ldi		REG_TEMP_R16, (1 << RFLB) | (1 << SELFPRGEN)
C:0005be bf07      	out		SPMCSR, REG_TEMP_R16
         
C:0005bf e0f0      	ldi		REG_Z_MSB, 0x00
C:0005c0 e0e0      	ldi		REG_Z_LSB, 0x00
C:0005c1 91a4      	lpm		REG_X_LSB, Z
C:0005c2 d11a      	rcall		print_1_byte_hexa
         
         	; Read Lock bits
C:0005c3 e009      	ldi		REG_TEMP_R16, (1 << RFLB) | (1 << SELFPRGEN)
C:0005c4 bf07      	out		SPMCSR, REG_TEMP_R16
         
C:0005c5 e0f0      	ldi		REG_Z_MSB, 0x00
C:0005c6 e0e1      	ldi		REG_Z_LSB, 0x01
C:0005c7 91a4      	lpm		REG_X_LSB, Z
C:0005c8 d114      	rcall		print_1_byte_hexa
         
         	; Read Read Fuse Extended Byte
C:0005c9 e009      	ldi		REG_TEMP_R16, (1 << RFLB) | (1 << SELFPRGEN)
C:0005ca bf07      	out		SPMCSR, REG_TEMP_R16
         
C:0005cb e0f0      	ldi		REG_Z_MSB, 0x00
C:0005cc e0e2      	ldi		REG_Z_LSB, 0x02
C:0005cd 91a4      	lpm		REG_X_LSB, Z
C:0005ce d10e      	rcall		print_1_byte_hexa
         
         	; Read Fuse High Byte
C:0005cf e009      	ldi		REG_TEMP_R16, (1 << RFLB) | (1 << SELFPRGEN)
C:0005d0 bf07      	out		SPMCSR, REG_TEMP_R16
         
C:0005d1 e0f0      	ldi		REG_Z_MSB, 0x00
C:0005d2 e0e3      	ldi		REG_Z_LSB, 0x03
C:0005d3 91a4      	lpm		REG_X_LSB, Z
C:0005d4 d108      	rcall		print_1_byte_hexa
         
C:0005d5 d0fd      	rcall		print_line_feed
         
C:0005d6 9468      	set													; Commande reconnue
C:0005d7 9508      	ret
         ; ---------
         
         ; ---------
         ; Execution de la commande 'p'
         ; => Dump de la memoire programme: "<pAAAA-BBBB" avec:
         ;    - 0xAAAA: l'adresse du 1st word a lire
         ;    - 0xBBBB: le nombre de blocs de 16 bytes
         ;    - La lecture et l'emission sont effectuees 8 bytes par 8 bytes
         ;
         ; Reponse: "[NN>pAAAA-BBBB]"
         ;          "[0xAAAA] [0xd0d1d2d3d4d5d6d7...]" (0xAAAA actualise @ adresse en cours)
         ; ---------
          exec_command_type_p_read:
C:0005d8 de7d      	rcall		print_command_ok			; Commande reconnue
         
         	; Recuperation de l'adresse du 1st byte a lire
C:0005d9 91b0 011e 	lds		REG_X_MSB, G_TEST_VALUE_MSB
C:0005db 91a0 011f 	lds		REG_X_LSB, G_TEST_VALUE_LSB
         
         	; Adresse sur des mots
C:0005dd 0faa      	lsl		REG_X_LSB
C:0005de 1fbb      	rol		REG_X_MSB
         
C:0005df e018      	ldi		REG_TEMP_R17, 8
         
          exec_command_type_p_read_loop_0:
         	; Impression de 'X' ("[0xHHHH] ")
         	; Remarque: Division par 2 car dump de word ;-)
C:0005e0 93bf      	push		REG_X_MSB
C:0005e1 93af      	push		REG_X_LSB
         
C:0005e2 95b6      	lsr		REG_X_MSB
C:0005e3 95a7      	ror		REG_X_LSB
C:0005e4 d107      	rcall		print_2_bytes_hexa
         
C:0005e5 91af      	pop		REG_X_LSB
C:0005e6 91bf      	pop		REG_X_MSB
         
         	; Impression du dump ("[0x....]")
C:0005e7 e0fe      	ldi		REG_Z_MSB, ((text_hexa_value << 1) / 256)
C:0005e8 e4ee      	ldi		REG_Z_LSB, ((text_hexa_value << 1) % 256)
C:0005e9 dd9a      	rcall		push_text_in_fifo_tx
         
C:0005ea e120      	ldi		REG_TEMP_R18, 16
         
          exec_command_type_p_read_loop_1:
         	; Valeur de la memoire programme indexee par 'REG_X_MSB:REG_X_LSB'
C:0005eb 01fd      	movw		REG_Z_LSB, REG_X_LSB
C:0005ec 9611      	adiw		REG_X_LSB, 1						; Preparation prochain byte
         
C:0005ed 9104      	lpm		REG_TEMP_R16, Z
C:0005ee d0c9      	rcall		convert_and_put_fifo_tx
         
C:0005ef 952a      	dec		REG_TEMP_R18
C:0005f0 f7d1      	brne		exec_command_type_p_read_loop_1
         
C:0005f1 e0fe      	ldi		REG_Z_MSB, ((text_hexa_value_lf_end << 1) / 256)
C:0005f2 e5e4      	ldi		REG_Z_LSB, ((text_hexa_value_lf_end << 1) % 256)
C:0005f3 dd90      	rcall		push_text_in_fifo_tx
         
C:0005f4 951a      	dec		REG_TEMP_R17
C:0005f5 f751      	brne		exec_command_type_p_read_loop_0
         
C:0005f6 9508      	ret
         ; ---------
         
         ; ---------
         ; Execution de la commande 'x'
         ; => Execution d'une methode
         ; ---------
          exec_command_type_x:
C:0005f7 de5e      	rcall		print_command_ok			; Commande reconnue
         
         	; Recuperation de l'adresse d'execution
C:0005f8 91f0 011e 	lds		REG_Z_MSB, G_TEST_VALUE_MSB
C:0005fa 91e0 011f 	lds		REG_Z_LSB, G_TEST_VALUE_LSB
         
         	; Si execution du 'Reset' (adresse 0x0000)
         	; => Reinitialisation de 'SPH:SPL' a 'RAMEND'
C:0005fc 23ff      	tst		REG_Z_MSB
C:0005fd f431      	brne		exec_command_type_x_more
         
C:0005fe 23ee      	tst		REG_Z_LSB
C:0005ff f421      	brne		exec_command_type_x_more
         
C:000600 e002      	ldi		REG_TEMP_R16, high(RAMEND)
C:000601 bf0e      	out		SPH, REG_TEMP_R16
         
C:000602 e50f      	ldi		REG_TEMP_R16, low(RAMEND)
C:000603 bf0d      	out		SPL, REG_TEMP_R16
         	; Fin: Si execution du 'Reset' (adresse 0x0000)
         
         	; Saut a un programme dont l'adresse est passe en argument
         	; avec d'eventuels parametres apres 'CHAR_COMMAND_PLUS'
         	; => Remarque: Le 'ret' en fin de programme fera retourner apres
         	;              l'instruction 'rcall exec_command'
          exec_command_type_x_more:
C:000604 9409      	ijmp
         ; ---------
         
         ; ---------
         ; Conversion ASCII -> Decimal-16 bits
         ;
         ; Usage:
         ;		 rcall	char_to_dec_incremental		; 'REG_TEMP_R16' in ['0,', '1', ..., '9', 'A', ..., 'F'
         ;
         ; Registres utilises (sauvegarde/restaures):
         ;    REG_TEMP_R16 -> Caractere a convertir et a ajouter apres x10
         ;    REG_TEMP_R17 -> Working register
         ;    
         ; Warning: Pas de test du 'char' passe en argument dans la plage ['0,', '1', ..., '9']
         ;
         ; Retour ajoute a 'G_TEST_VALUE_DEC_MSB:G_TEST_VALUE_DEC_LSB' par decalage et sans raz
         ; => Raz a la charge de l'interpretation de la valeur
         ; ---------
          char_to_dec_incremental:
C:000605 93bf      	push		REG_X_MSB
C:000606 93af      	push		REG_X_LSB
C:000607 93df      	push		REG_Y_MSB
C:000608 93cf      	push		REG_Y_LSB
C:000609 930f      	push		REG_TEMP_R16
C:00060a 931f      	push		REG_TEMP_R17
         
C:00060b 91a0 0123 	lds		REG_X_LSB, G_TEST_VALUE_DEC_LSB	; Reprise valeur -> X
C:00060d 91b0 0122 	lds		REG_X_MSB, G_TEST_VALUE_DEC_MSB
         
         	; Multiplication par 10 = 2 x 5
C:00060f 0faa      	lsl		REG_X_LSB
C:000610 1fbb      	rol		REG_X_MSB							; X = 2X
C:000611 01ed      	movw		REG_Y_LSB, REG_X_LSB				; Y = 2X
         
         	; REG_TEMP_R17 = 4: 1st pass: X = 2X + 2X = 4X
         	; REG_TEMP_R17 = 3: 2nd pass: X = 4X + 2X = 6X
         	; REG_TEMP_R17 = 2: 3rd pass: X = 6X + 2X = 8X
         	; REG_TEMP_R17 = 1: 4th pass: X = 8X + 2X = 10X => Fin
         
C:000612 e014      	ldi		REG_TEMP_R17, 4
         
          char_to_dec_incremental_loop:
C:000613 0fac      	add		REG_X_LSB, REG_Y_LSB				; X += 2X
C:000614 1fbd      	adc		REG_X_MSB, REG_Y_MSB
C:000615 951a      	dec		REG_TEMP_R17
C:000616 f7e1      	brne		char_to_dec_incremental_loop
         
         	; Conversion et addition
C:000617 5300      	subi		REG_TEMP_R16, '0'
C:000618 0fa0      	add		REG_X_LSB, REG_TEMP_R16			; X += REG_TEMP_R16
C:000619 1fb1      	adc		REG_X_MSB, REG_TEMP_R17			; X += 0 + C
         
C:00061a 93a0 0123 	sts		G_TEST_VALUE_DEC_LSB, REG_X_LSB
C:00061c 93b0 0122 	sts		G_TEST_VALUE_DEC_MSB, REG_X_MSB
         
C:00061e 911f      	pop		REG_TEMP_R17
C:00061f 910f      	pop		REG_TEMP_R16
C:000620 91cf      	pop		REG_Y_LSB
C:000621 91df      	pop		REG_Y_MSB
C:000622 91af      	pop		REG_X_LSB
C:000623 91bf      	pop		REG_X_MSB
C:000624 9508      	ret
         ; ---------
         
         ; ---------
         ; Conversion ASCII -> Hexa-16 bits
         ;
         ; Usage:
         ;		 rcall	char_to_hex_incremental	; 'REG_R2' in ['0,', '1', ..., '9', 'A', ..., 'F'
         ;
         ; Registres utilises (sauvegarde/restaures):
         ;    REG_TEMP_R16 -> Caractere a convertir et a ajouter apres x16
         ;    REG_TEMP_R17 -> Working register
         ;    
         ; Warning: Pas de test du 'char' passe en argument dans la plage ['0,', '1', ..., '9', 'A', ..., 'F']
         ;
         ; Retour ajoute a 'G_TEST_VALUE_MSB:G_TEST_VALUE_LSB'
         ; ---------
          char_to_hex_incremental:
C:000625 930f      	push		REG_TEMP_R16
C:000626 931f      	push		REG_TEMP_R17
         
         	; Discrimination...
C:000627 9100 011c 	lds		REG_TEMP_R16, G_TEST_FLAGS
C:000629 fd02      	sbrc		REG_TEMP_R16, FLG_TEST_COMMAND_MORE_IDX
C:00062a c005      	rjmp		char_to_hex_incremental_more
         
C:00062b 91a0 011f 	lds		REG_X_LSB, G_TEST_VALUE_LSB			; Reprise valeur -> X
C:00062d 91b0 011e 	lds		REG_X_MSB, G_TEST_VALUE_MSB
C:00062f c004      	rjmp		char_to_hex_incremental_cont_d
         
          char_to_hex_incremental_more:
C:000630 91a0 0121 	lds		REG_X_LSB, G_TEST_VALUE_LSB_MORE		; Reprise valeur -> X
C:000632 91b0 0120 	lds		REG_X_MSB, G_TEST_VALUE_MSB_MORE
         	; Fin: Discrimination...
         
          char_to_hex_incremental_cont_d:
C:000634 2d02      	mov		REG_TEMP_R16, REG_R2				; Recuperation valeur a concatener
         
         	; REG_TEMP_R17 = 4: 1st pass: X = 2X
         	; REG_TEMP_R17 = 3: 2nd pass: X = 4X
         	; REG_TEMP_R17 = 2: 3rd pass: X = 8X
         	; REG_TEMP_R17 = 1: 4th pass: X = 16X => Fin
         
C:000635 e014      	ldi		REG_TEMP_R17, 4
         
          char_to_hex_incremental_loop:
C:000636 0faa      	lsl		REG_X_LSB				; X *= 2
C:000637 1fbb      	rol		REG_X_MSB
C:000638 951a      	dec		REG_TEMP_R17
C:000639 f7e1      	brne		char_to_hex_incremental_loop
         
         	; Conversion ['0', ... , '9'] = [0x30, ... , 0x39] -> [0x0, ..., 0x9]
         	;            ['A', ... , 'F'] = [0x41, ... , 0x46] -> [0xa, ..., 0xf]
         	;            ['a', ... , 'f'] = [0x61, ... , 0x66] -> [0xa, ..., 0xf]
         	;
C:00063a fd06      	sbrc		REG_TEMP_R16, IDX_BIT6			; ['0', ... , '9'] ?
C:00063b c002      	rjmp		char_to_hex_incremental_a_f	; Non
         
          char_to_hex_incremental_0_9:					; Oui
C:00063c 5300      	subi		REG_TEMP_R16, '0'
C:00063d c002      	rjmp		char_to_hex_incremental_add
         
          char_to_hex_incremental_a_f:
C:00063e 7d0f      	cbr		REG_TEMP_R16, MSK_BIT5			; Lowercase -> Uppercase ('a' (0x61) -> 'A' (0x41))
C:00063f 5307      	subi		REG_TEMP_R16, ('A' - 0xa)		; 'A' -> 0xa, ..., 'F' -> 0xf
         
          char_to_hex_incremental_add:
C:000640 700f      	andi		REG_TEMP_R16, 0x0f				; Filtre Bits<3,0> (precaution ;-)
C:000641 2ba0      	or			REG_X_LSB, REG_TEMP_R16			; X |= REG_TEMP_R16
         
         	; Discrimination...
C:000642 9100 011c 	lds		REG_TEMP_R16, G_TEST_FLAGS
C:000644 fd02      	sbrc		REG_TEMP_R16, FLG_TEST_COMMAND_MORE_IDX
C:000645 c005      	rjmp		char_to_hex_incremental_more_2
         
C:000646 93a0 011f 	sts		G_TEST_VALUE_LSB, REG_X_LSB
C:000648 93b0 011e 	sts		G_TEST_VALUE_MSB, REG_X_MSB
C:00064a c004      	rjmp		char_to_hex_incremental_end
         
          char_to_hex_incremental_more_2:
C:00064b 93a0 0121 	sts		G_TEST_VALUE_LSB_MORE, REG_X_LSB
C:00064d 93b0 0120 	sts		G_TEST_VALUE_MSB_MORE, REG_X_MSB
         	; Fin: Discrimination...
         
          char_to_hex_incremental_end:
         
C:00064f 911f      	pop		REG_TEMP_R17
C:000650 910f      	pop		REG_TEMP_R16
C:000651 9508      	ret
         ; ---------
         
         ; ---------
         ; Raz de 'G_TEST_VALUES_ZONE'
         ; ---------
          raz_value_into_zone:
C:000652 93df      	push		REG_Y_MSB
C:000653 93cf      	push		REG_Y_LSB
C:000654 930f      	push		REG_TEMP_R16
C:000655 931f      	push		REG_TEMP_R17
         
C:000656 2700      	clr		REG_TEMP_R16
C:000657 9300 0124 	sts		G_TEST_VALUES_IDX_WRK, REG_TEMP_R16
         
C:000659 e0d1      	ldi		REG_Y_MSB, high(G_TEST_VALUES_ZONE)
C:00065a e2c6      	ldi		REG_Y_LSB, low(G_TEST_VALUES_ZONE)
         
C:00065b e200      	ldi		REG_TEMP_R16, 32
C:00065c 2711      	clr		REG_TEMP_R17
         
          raz_value_into_zone_loop:
C:00065d 9319      	st			Y+, REG_TEMP_R17
C:00065e 9319      	st			Y+, REG_TEMP_R17
         
C:00065f 950a      	dec		REG_TEMP_R16
C:000660 f7e1      	brne		raz_value_into_zone_loop
         
C:000661 911f      	pop		REG_TEMP_R17
C:000662 910f      	pop		REG_TEMP_R16
C:000663 91cf      	pop		REG_Y_LSB
C:000664 91df      	pop		REG_Y_MSB
         
C:000665 9508      	ret
         ; ---------
         
         ; Recopie de 'G_TEST_VALUE_MSB_MORE:G_TEST_VALUE_LSB_MORE' a 'G_TEST_VALUES_ZONE'
         ; ---------
          add_value_into_zone:
C:000666 93bf      	push		REG_X_MSB
C:000667 93af      	push		REG_X_LSB
C:000668 93df      	push		REG_Y_MSB
C:000669 93cf      	push		REG_Y_LSB
C:00066a 930f      	push		REG_TEMP_R16
C:00066b 931f      	push		REG_TEMP_R17
         
C:00066c 9100 0124 	lds		REG_TEMP_R16, G_TEST_VALUES_IDX_WRK
C:00066e e0d1      	ldi		REG_Y_MSB, high(G_TEST_VALUES_ZONE)
C:00066f e2c6      	ldi		REG_Y_LSB, low(G_TEST_VALUES_ZONE)
C:000670 2711      	clr		REG_TEMP_R17
C:000671 0fc0      	add		REG_Y_LSB, REG_TEMP_R16
C:000672 1fd1      	adc		REG_Y_MSB, REG_TEMP_R17
         
C:000673 91b0 0120 	lds		REG_X_MSB, G_TEST_VALUE_MSB_MORE
C:000675 91a0 0121 	lds		REG_X_LSB, G_TEST_VALUE_LSB_MORE
         
C:000677 83a8      	std		Y+0, REG_X_LSB			; LSB en tete
C:000678 83b9      	std		Y+1, REG_X_MSB
         
C:000679 9503      	inc		REG_TEMP_R16			; Next word
C:00067a 9503      	inc		REG_TEMP_R16
C:00067b 9300 0124 	sts		G_TEST_VALUES_IDX_WRK, REG_TEMP_R16
         
         	; Raz donnee
C:00067d 2700      	clr		REG_TEMP_R16
C:00067e 9300 0120 	sts		G_TEST_VALUE_MSB_MORE, REG_TEMP_R16
C:000680 9300 0121 	sts		G_TEST_VALUE_LSB_MORE, REG_TEMP_R16
         
C:000682 911f      	pop		REG_TEMP_R17
C:000683 910f      	pop		REG_TEMP_R16
C:000684 91cf      	pop		REG_Y_LSB
C:000685 91df      	pop		REG_Y_MSB
C:000686 91af      	pop		REG_X_LSB
C:000687 91bf      	pop		REG_X_MSB
         
C:000688 9508      	ret
         ; ---------
         
          text_crc8_maxim_label:
          .db	"[CRC8-MAXIM ", CHAR_NULL, CHAR_NULL
C:000689 5B435243382D4D4158494D200000
         
         ; End of file
         
          
          #endif
         
          .include		"ATtiny85_uOS_Print.asm"
         ; "$Id: ATtiny85_uOS_Print.asm,v 1.13 2025/12/08 13:24:43 administrateur Exp $"
         
          .include		"ATtiny85_uOS_Print.h"
         ; "$Id: ATtiny85_uOS_Print.h,v 1.2 2025/12/01 17:36:27 administrateur Exp $
         
          #define  CHAR_LF					0x0A		; Line Feed ('\n')
          #define  CHAR_CR					0x0D		; Carriage Return ('\r')
          #define  CHAR_NULL				0x00		; '\0'
         
          .dseg
D:000166    G_HEADER_TYPE_PLATINE:		.byte		1		; Type de la platine lu de l'EEPROM
D:000167    G_HEADER_INDEX_PLATINE:		.byte		1		; Index de la platine lu de l'EEPROM
         
         ; End of file
         
          
         
          .cseg
         ; ---------
         ; Allumage fugitif Led RED Externe si erreur
         ; => L'effacement des 2 'FLG_0_UART_RX_BYTE_START_ERROR' et 'FLG_0_UART_RX_BYTE_STOP_ERROR'
         ;    est effectue sur la reception d'un nouveau caratere sans erreur ;-)
         ;    => L'allumage peut durer au dela de la valeur d'initialisation du timer 'TIMER_ERROR'
         ;       et donc ne pas presenter d'autres erreurs a definir
         ;       => Choix: Effacement sur time-out de 'TIMER_CONNECT'
         ;
         ; => L'effacement des 2 'FLG_1_UART_FIFO_RX_FULL' et 'FLG_1_UART_FIFO_TX_FULL'
         ;    est effectue des lors que la FIFO/Rx ou Tx n'est plus "vue" comme pleine
         ;    => Des carateres peuvent avoir ete perdus dans l'empilement dans la FIFO
         ;
          presentation_error:
C:000690 fd86      	sbrc		REG_FLAGS_0, FLG_0_UART_RX_BYTE_START_ERROR_IDX
C:000691 c00d      	rjmp		presentation_error_reinit
C:000692 fd87      	sbrc		REG_FLAGS_0, FLG_0_UART_RX_BYTE_STOP_ERROR_IDX
C:000693 c00b      	rjmp		presentation_error_reinit
C:000694 fd91      	sbrc		REG_FLAGS_1, FLG_1_UART_FIFO_RX_FULL_IDX
C:000695 c009      	rjmp		presentation_error_reinit
C:000696 fd95      	sbrc		REG_FLAGS_1, FLG_1_UART_FIFO_TX_FULL_IDX
C:000697 c007      	rjmp		presentation_error_reinit
         
          #ifndef USE_MINIMALIST
C:000698 9100 011c 	lds		REG_TEMP_R16, G_TEST_FLAGS			; Prise des flags 'G_TEST_FLAGS'
         
C:00069a fd04      	sbrc		REG_TEMP_R16, FLG_TEST_COMMAND_ERROR_IDX
C:00069b c003      	rjmp		presentation_error_reinit
         
C:00069c fd06      	sbrc		REG_TEMP_R16, FLG_TEST_EEPROM_ERROR_IDX
C:00069d c001      	rjmp		presentation_error_reinit
          #endif
         
C:00069e c010      	rjmp		presentation_error_rtn
         
          presentation_error_reinit:
         	; Reinitialisation timer 'TIMER_ERROR' tant que erreur(s) presente(s)
C:00069f e011      	ldi		REG_TEMP_R17, TIMER_ERROR
C:0006a0 ec28      	ldi		REG_TEMP_R18, (200 % 256)
C:0006a1 e030      	ldi		REG_TEMP_R19, (200 / 256)
C:0006a2 ea4a      	ldi		REG_TEMP_R20, low(exec_timer_error)
C:0006a3 e052      	ldi		REG_TEMP_R21, high(exec_timer_error)
C:0006a4 dbb9      	rcall		start_timer
         
          #ifndef USE_MINIMALIST
         	; Effacement de certaines erreurs non fugitives
C:0006a5 9100 011c 	lds		REG_TEMP_R16, G_TEST_FLAGS 
C:0006a7 7e0f      	cbr		REG_TEMP_R16, FLG_TEST_COMMAND_ERROR_MSK
C:0006a8 9300 011c 	sts		G_TEST_FLAGS, REG_TEMP_R16
          #endif
         
C:0006aa 94f8      	cli
C:0006ab   +  	setLedRedOn
C:0006ab 6890      sbr		REG_FLAGS_1, FLG_1_LED_RED_ON_MSK	

C:0006ac 7e7f      cbr		REG_PORTB_OUT, MSK_BIT_LED_RED
C:0006ad bb78      out		PORTB, REG_PORTB_OUT					

C:0006ae 9478      	sei
         
          presentation_error_rtn:
C:0006af 9508      	ret
         ; ---------
         
         ; ---------
         ; Conversion en minuscule si 'text_convert_hex_to_min_ascii_table' utilisee
         ; Conversion en majuscule si 'text_convert_hex_to_maj_ascii_table' utilisee
         ; ---------
          convert_nibble_to_ascii:
C:0006b0 700f      	andi		REG_TEMP_R16, 0x0f
C:0006b1 e0fe      	ldi		REG_Z_MSB, high(text_convert_hex_to_min_ascii_table << 1)
C:0006b2 e5ea      	ldi		REG_Z_LSB, low(text_convert_hex_to_min_ascii_table << 1)
C:0006b3 0fe0      	add		REG_Z_LSB, REG_TEMP_R16
C:0006b4 2700      	clr		REG_TEMP_R16
C:0006b5 1ff0      	adc		REG_Z_MSB, REG_TEMP_R16
C:0006b6 9104      	lpm		REG_TEMP_R16, Z
         
          convert_nibble_to_ascii_rtn:
C:0006b7 9508      	ret
         ; ---------
         
         ; ---------
         ; Mise dans la FIFO/Tx d'un byte converti en 2 hex-char
         ;
         ; Usage:
         ;      ldi		REG_TEMP_R16, <value>
         ;      rcall   convert_and_put_fifo_tx
         ; ---------
          convert_and_put_fifo_tx:
C:0006b8 930f      	push		REG_TEMP_R16		; Sauvegarde de la valeur a convertir et ecrire
         
C:0006b9 9502      	swap		REG_TEMP_R16		; Copie Bits<7-4> dans Bits<3-0>
C:0006ba dff5      	rcall		convert_nibble_to_ascii
C:0006bb dcd7      	rcall    push_1_char_in_fifo_tx
         
C:0006bc 910f      	pop		REG_TEMP_R16		; Reprise de la valeur a convertir et ecrire
         
C:0006bd dff2      	rcall		convert_nibble_to_ascii
C:0006be dcd4      	rcall    push_1_char_in_fifo_tx
         
C:0006bf 9508      	ret
         ; ---------
         
          presentation_connexion:
C:0006c0 ff90      	sbrs		REG_FLAGS_1, FLG_1_UART_FIFO_RX_NOT_EMPTY_IDX
C:0006c1 c00e      	rjmp		presentation_connexion_fifo_rx_empty
         
          presentation_connexion_fifo_rx_not_empty:
         	; FIFO/Rx non vide
         	; Test si 'Non Connecte' ?
         	; => Si Oui: Changement chenillard
C:0006c2 fd93      	sbrc		REG_FLAGS_1, FLG_1_CONNECTED_IDX
C:0006c3 c005      	rjmp		presentation_connexion_reinit_timer
         
         	; Changement chenillard
C:0006c4 ef0e      	ldi		REG_TEMP_R16, 0xFE
C:0006c5 9300 0064 	sts		G_CHENILLARD_MSB, REG_TEMP_R16
C:0006c7 9300 0065 	sts		G_CHENILLARD_LSB, REG_TEMP_R16
         
          presentation_connexion_reinit_timer:
         	; Reinitialisation timer 'TIMER_CONNECT' tant que FIFO/Rx non vide
C:0006c9 e010      	ldi		REG_TEMP_R17, TIMER_CONNECT
C:0006ca eb28      	ldi		REG_TEMP_R18, (3000 % 256)
C:0006cb e03b      	ldi		REG_TEMP_R19, (3000 / 256)
C:0006cc ea41      	ldi		REG_TEMP_R20, low(exec_timer_connect)
C:0006cd e052      	ldi		REG_TEMP_R21, high(exec_timer_connect)
C:0006ce db8f      	rcall		start_timer
         
         	; Passage en mode 'Connecte' pour une presentation Led GREEN --\__/-----
C:0006cf 6098      	sbr		REG_FLAGS_1, FLG_1_CONNECTED_MSK
         	;rjmp		presentation_connexion_rtn
         
          presentation_connexion_fifo_rx_empty:
         	; Passage en mode 'Non Connecte' a l'expiration du timer 'TIMER_CONNECT'
         
          presentation_connexion_rtn:
C:0006d0 9508      	ret
         ; ---------
         
         ; ---------
          uos_print_line_feed_skip:
          print_line_feed_skip:
C:0006d1 fd85      	sbrc		REG_FLAGS_0, FLG_0_PRINT_SKIP_IDX		; Pas de trace si 'FLG_0_PRINT_SKIP' affirme
C:0006d2 9508      	ret
         
          uos_print_line_feed:
          print_line_feed:
C:0006d3 93ff      	push		REG_Z_MSB
C:0006d4 93ef      	push		REG_Z_LSB
         
C:0006d5 e0fe      	ldi		REG_Z_MSB, ((text_line_feed << 1) / 256)
C:0006d6 e5e8      	ldi		REG_Z_LSB, ((text_line_feed << 1) % 256)
C:0006d7 dcac      	rcall		push_text_in_fifo_tx
         
C:0006d8 91ef      	pop		REG_Z_LSB
C:0006d9 91ff      	pop		REG_Z_MSB
C:0006da 9508      	ret
         ; ---------
         
         ; ---------
          uos_print_1_byte_hexa_skip:
          print_1_byte_hexa_skip:
C:0006db fd85      	sbrc		REG_FLAGS_0, FLG_0_PRINT_SKIP_IDX		; Pas de trace si 'FLG_0_PRINT_SKIP' affirme
C:0006dc 9508      	ret
         
          uos_print_1_byte_hexa:
          print_1_byte_hexa:
C:0006dd 93ff      	push		REG_Z_MSB
C:0006de 93ef      	push		REG_Z_LSB
         
         	; Emission en hexa du contenu de 'REG_X_LSB'
C:0006df e0fe      	ldi		REG_Z_MSB, ((text_hexa_value << 1) / 256)
C:0006e0 e4ee      	ldi		REG_Z_LSB, ((text_hexa_value << 1) % 256)
C:0006e1 dca2      	rcall		push_text_in_fifo_tx
         
C:0006e2 2f0a      	mov		REG_TEMP_R16, REG_X_LSB
C:0006e3 dfd4      	rcall		convert_and_put_fifo_tx
         
C:0006e4 e0fe      	ldi		REG_Z_MSB, ((text_hexa_value_end << 1) / 256)
C:0006e5 e5e2      	ldi		REG_Z_LSB, ((text_hexa_value_end << 1) % 256)
C:0006e6 dc9d      	rcall		push_text_in_fifo_tx
         
C:0006e7 91ef      	pop		REG_Z_LSB
C:0006e8 91ff      	pop		REG_Z_MSB
C:0006e9 9508      	ret
         ; ---------
         
         ; ---------
          uos_print_2_bytes_hexa_skip:
          print_2_bytes_hexa_skip:
C:0006ea fd85      	sbrc		REG_FLAGS_0, FLG_0_PRINT_SKIP_IDX		; Pas de trace si 'FLG_0_PRINT_SKIP' affirme
C:0006eb 9508      	ret
         
          uos_print_2_bytes_hexa:
          print_2_bytes_hexa:
C:0006ec 93ff      	push		REG_Z_MSB
C:0006ed 93ef      	push		REG_Z_LSB
         
         	; Emission en hexa du contenu de 'REG_X_MSB:REG_X_LSB'
C:0006ee e0fe      	ldi		REG_Z_MSB, ((text_hexa_value << 1) / 256)
C:0006ef e4ee      	ldi		REG_Z_LSB, ((text_hexa_value << 1) % 256)
C:0006f0 dc93      	rcall		push_text_in_fifo_tx
         
C:0006f1 2f0b      	mov		REG_TEMP_R16, REG_X_MSB
C:0006f2 dfc5      	rcall		convert_and_put_fifo_tx
         
C:0006f3 2f0a      	mov		REG_TEMP_R16, REG_X_LSB
C:0006f4 dfc3      	rcall		convert_and_put_fifo_tx
         
C:0006f5 e0fe      	ldi		REG_Z_MSB, ((text_hexa_value_end << 1) / 256)
C:0006f6 e5e2      	ldi		REG_Z_LSB, ((text_hexa_value_end << 1) % 256)
C:0006f7 dc8c      	rcall		push_text_in_fifo_tx
         
C:0006f8 91ef      	pop		REG_Z_LSB
C:0006f9 91ff      	pop		REG_Z_MSB
C:0006fa 9508      	ret
         ; ---------
         
         ; ---------
         ; Marquage traces
         ; ---------
          uos_print_mark_skip:
          print_mark_skip:
C:0006fb fd85      	sbrc		REG_FLAGS_0, FLG_0_PRINT_SKIP_IDX		; Pas de trace si 'FLG_0_PRINT_SKIP' affirme
C:0006fc 9508      	ret
         
          print_mark:
C:0006fd 930f      	push		REG_TEMP_R16
C:0006fe e003      	ldi		REG_TEMP_R16, 3
         
          print_mark_loop:
C:0006ff 930f      	push		REG_TEMP_R16
C:000700 3002      	cpi		REG_TEMP_R16, 2
C:000701 f411      	brne		print_mark_loop_a
C:000702 2f01      	mov		REG_TEMP_R16, REG_TEMP_R17
C:000703 c001      	rjmp		print_mark_loop_b
         
          print_mark_loop_a:
C:000704 e20d      	ldi		REG_TEMP_R16, '-'
         
          print_mark_loop_b:
C:000705 dc8d      	rcall		push_1_char_in_fifo_tx
C:000706 910f      	pop		REG_TEMP_R16
C:000707 950a      	dec		REG_TEMP_R16
C:000708 f7b1      	brne		print_mark_loop
         
C:000709 dfc9      	rcall		print_line_feed
C:00070a 6490      	sbr		REG_FLAGS_1, FLG_1_UART_FIFO_TX_TO_SEND_MSK	; Flush...
         
C:00070b 910f      	pop		REG_TEMP_R16
         
C:00070c 9508      	ret
         ; ---------
         
         ; ---------
         ; Print du registre X
         ; ---------
          uos_print_x_reg_skip:
          print_x_reg_skip:
C:00070d fd85      	sbrc		REG_FLAGS_0, FLG_0_PRINT_SKIP_IDX		; Pas de trace si 'FLG_0_PRINT_SKIP' affirme
C:00070e 9508      	ret
         
          uos_print_x_reg:
          print_x_reg:
C:00070f 93ff      	push		REG_Z_MSB
C:000710 93ef      	push		REG_Z_LSB
         
C:000711 dfda      	rcall		print_2_bytes_hexa
         
C:000712 91ef      	pop		REG_Z_LSB
C:000713 91ff      	pop		REG_Z_MSB
C:000714 9508      	ret
         ; ---------
         
         ; ---------
         ; Print du registre Y
         ; ---------
          uos_print_y_reg_skip:
          print_y_reg_skip:
C:000715 fd85      	sbrc		REG_FLAGS_0, FLG_0_PRINT_SKIP_IDX		; Pas de trace si 'FLG_0_PRINT_SKIP' affirme
C:000716 9508      	ret
         
          uos_print_y_reg:
          print_y_reg:
C:000717 93bf      	push		REG_X_MSB
C:000718 93af      	push		REG_X_LSB
         
C:000719 01de      	movw		REG_X_LSB, REG_Y_LSB
C:00071a dff4      	rcall		print_x_reg
         
C:00071b 91af      	pop		REG_X_LSB
C:00071c 91bf      	pop		REG_X_MSB
C:00071d 9508      	ret
         ; ---------
         
         ; ---------
         ; Print du registre Z
         ; ---------
          uos_print_z_reg_skip:
          print_z_reg_skip:
C:00071e fd85      	sbrc		REG_FLAGS_0, FLG_0_PRINT_SKIP_IDX		; Pas de trace si 'FLG_0_PRINT_SKIP' affirme
C:00071f 9508      	ret
         
          uos_print_z_reg:
          print_z_reg:
C:000720 93bf      	push		REG_X_MSB
C:000721 93af      	push		REG_X_LSB
         
C:000722 01df      	movw		REG_X_LSB, REG_Z_LSB
C:000723 dfeb      	rcall		print_x_reg
         
C:000724 91af      	pop		REG_X_LSB
C:000725 91bf      	pop		REG_X_MSB
C:000726 9508      	ret
         ; ---------
         
          text_hexa_value:
          .db	"[0x", CHAR_NULL
C:000727 5B307800
         
          text_hexa_value_end:
          .db	"]", CHAR_NULL
C:000729 5D00
         
          text_hexa_value_lf_end:
          .db	"]", CHAR_LF, CHAR_NULL, CHAR_NULL
C:00072A 5D0A0000
         
          text_line_feed:
          .db	CHAR_LF, CHAR_NULL
C:00072C 0A00
         
          #if 0		; Provision pour une conversion en majuscule
          #endif
         
          text_convert_hex_to_min_ascii_table:
          .db	"0123456789abcdef"
C:00072D 30313233343536373839616263646566
         
         ; End of file
         
          
         
          end_of_prg_uos:		; Adresse de fin de uOS
         
         ; Pas d'inclusion de 'ATtiny85_uOS_Test_Addons.asm' si un ADDON est defini
          #ifndef USE_ADDONS
         ; Test ADDON into uOS
          .include		"ATtiny85_uOS_Test_Addons.asm"
         ; "$Id: ATtiny85_uOS_Test_Addons.asm,v 1.5 2025/12/13 10:19:17 administrateur Exp $"
         
         ; Test d'addons dans uOS
         
          #define TIMER_UOS_TEST								6
         
          .dseg
D:000168    G_TEST_ADDON_CPT_BACKGROUND_3:		.byte		1
D:000169    G_TEST_ADDON_CPT_BACKGROUND_2:		.byte		1
D:00016a    G_TEST_ADDON_CPT_BACKGROUND_1:		.byte		1
D:00016b    G_TEST_ADDON_CPT_BACKGROUND_0:		.byte		1
         
D:00016c    G_TEST_ADDON_CPT_1_SEC_MSB:			.byte		1
D:00016d    G_TEST_ADDON_CPT_1_SEC_LSB:			.byte		1
         
D:00016e    G_TEST_ADDON_CPT_1_MS_MSB:				.byte		1
D:00016f    G_TEST_ADDON_CPT_1_MS_LSB:				.byte		1
         
          .cseg
         
         ; Definitions de la table de vecteurs de "prolongation" des 4 traitements:
         ; geres par uOS qui passe la main aux methodes specifiques a l'ADDON
         ; - #0: Initialisation materielle et logicielle (prolongation du 'setup' de uOS)
         ; - #1: Traitements en fond de tache
         ; - #2: Traitements toutes les 1 mS
         ; - #3: Traitements des nouvelles commandes non supportees par uOS
         ; - #4: Traitements associes a l'appui bouton avant ceux effectues par uOS
         ;
         ; => Toujours definir les 5 adresses avec un 'rjmp' ou un 'ret'
         ;    si pas de "prolongation" des traitements
         ;
         ; => Le nommage est libre et non utilise par uOS
         ;    => Seul l'adresse du traitement est impose dans l'ordre defini plus haut
         ; --------
          uos_test_setup:
C:000735 c004      	rjmp		uos_test_setup_contd
         
          uos_test_background:
C:000736 c00e      	rjmp		uos_test_background_contd
         
          uos_test_1_ms:
C:000737 c021      	rjmp		uos_test_1_ms_contd
         
          uos_test_commands:
C:000738 c058      	rjmp		uos_test_commands_contd
         
          uos_test_button:
C:000739 c061      	rjmp		uos_test_button_contd
         
         ; Fin: Definitions de la table de vecteurs de "prolongation" des 4 traitements:
         
         ; --------
         ; Prolongations des traitements
         ; --------
          uos_test_setup_contd:
C:00073a e0ff      	ldi      REG_Z_MSB, high(text_test_setup << 1)
C:00073b e5e6      	ldi      REG_Z_LSB, low(text_test_setup << 1)
C:00073c dc47      	rcall    push_text_in_fifo_tx
C:00073d 6490      	sbr		REG_FLAGS_1, FLG_1_UART_FIFO_TX_TO_SEND_MSK
         
         	; Initialisation timer 'TIMER_UOS_TEST'
C:00073e e016      	ldi		REG_TEMP_R17, TIMER_UOS_TEST
C:00073f e120      	ldi		REG_TEMP_R18, (10000 % 256)
C:000740 e237      	ldi		REG_TEMP_R19, (10000 / 256)
C:000741 ea40      	ldi		REG_TEMP_R20, low(uos_test_timer)
C:000742 e057      	ldi		REG_TEMP_R21, high(uos_test_timer)
C:000743 db1a      	rcall		start_timer
         
C:000744 9508      	ret
         ; --------
         
         ; --------
          uos_test_background_contd:
         	; Sommation sur 32 bits
C:000745 91b0 016a 	lds		REG_X_MSB, G_TEST_ADDON_CPT_BACKGROUND_1
C:000747 91a0 016b 	lds		REG_X_LSB, G_TEST_ADDON_CPT_BACKGROUND_0
C:000749 9611      	adiw		REG_X_LSB, 1
C:00074a 93b0 016a 	sts		G_TEST_ADDON_CPT_BACKGROUND_1, REG_X_MSB
C:00074c 93a0 016b 	sts		G_TEST_ADDON_CPT_BACKGROUND_0, REG_X_LSB
C:00074e f449      	brne		uos_test_background_more
         
C:00074f 91b0 0168 	lds		REG_X_MSB, G_TEST_ADDON_CPT_BACKGROUND_3
C:000751 91a0 0169 	lds		REG_X_LSB, G_TEST_ADDON_CPT_BACKGROUND_2
C:000753 9611      	adiw		REG_X_LSB, 1
C:000754 93b0 0168 	sts		G_TEST_ADDON_CPT_BACKGROUND_3, REG_X_MSB
C:000756 93a0 0169 	sts		G_TEST_ADDON_CPT_BACKGROUND_2, REG_X_LSB
         
          uos_test_background_more:
C:000758 9508      	ret
         ; --------
         
         ; --------
          uos_test_1_ms_contd:
C:000759 91b0 016e 	lds		REG_X_MSB, G_TEST_ADDON_CPT_1_MS_MSB
C:00075b 91a0 016f 	lds		REG_X_LSB, G_TEST_ADDON_CPT_1_MS_LSB
C:00075d 9611      	adiw		REG_X_LSB, 1
         
C:00075e 93bf      	push		REG_X_MSB		; Sauvegarde compteur avant test
C:00075f 93af      	push		REG_X_LSB
         
         	; Test si 1 Sec ecoulee...
C:000760 30b3      	cpi		REG_X_MSB, (1000 / 256)
C:000761 f541      	brne		uos_test_1_ms_end
C:000762 3ea8      	cpi		REG_X_LSB, (1000 % 256)
C:000763 f531      	brne		uos_test_1_ms_end
         
         	; 1 Sec ecoulee
C:000764 91b0 016c 	lds		REG_X_MSB, G_TEST_ADDON_CPT_1_SEC_MSB
C:000766 91a0 016d 	lds		REG_X_LSB, G_TEST_ADDON_CPT_1_SEC_LSB
C:000768 9611      	adiw		REG_X_LSB, 1
C:000769 93b0 016c 	sts		G_TEST_ADDON_CPT_1_SEC_MSB, REG_X_MSB
C:00076b 93a0 016d 	sts		G_TEST_ADDON_CPT_1_SEC_LSB, REG_X_LSB
         
         	; Trace du compteur de secondes
C:00076d dfa1      	rcall		print_x_reg
         
         	; Print du compteur sur 32 bits 'G_TEST_ADDON_CPT_BACKGROUND' sous la forme [xxxx][yyyy]
C:00076e 91b0 0168 	lds		REG_X_MSB, G_TEST_ADDON_CPT_BACKGROUND_3
C:000770 91a0 0169 	lds		REG_X_LSB, G_TEST_ADDON_CPT_BACKGROUND_2
C:000772 df9c      	rcall		print_x_reg
         
C:000773 91b0 016a 	lds		REG_X_MSB, G_TEST_ADDON_CPT_BACKGROUND_1
C:000775 91a0 016b 	lds		REG_X_LSB, G_TEST_ADDON_CPT_BACKGROUND_0
C:000777 df97      	rcall		print_x_reg
         
         	; Fin: Trace du compteur de secondes
         
         	; => Trace du texte "] uOS: Test 1 mS..."
C:000778 e0ff      	ldi      REG_Z_MSB, high(text_test_1_ms << 1)
C:000779 e6e8      	ldi      REG_Z_LSB, low(text_test_1_ms << 1)
C:00077a dc09      	rcall    push_text_in_fifo_tx
         
C:00077b 6490      	sbr		REG_FLAGS_1, FLG_1_UART_FIFO_TX_TO_SEND_MSK
         
C:00077c 91af      	pop		REG_X_LSB		; Restauration pile d'appel...
C:00077d 91bf      	pop		REG_X_MSB
         
C:00077e 27bb      	clr		REG_X_MSB		; ... et raz compteur ;-)
C:00077f 27aa      	clr		REG_X_LSB
         
         	; Raz du compteur de passage dans le fond tache
C:000780 2700      	clr		REG_TEMP_R16
C:000781 9300 0168 	sts		G_TEST_ADDON_CPT_BACKGROUND_3, REG_TEMP_R16
C:000783 9300 0169 	sts		G_TEST_ADDON_CPT_BACKGROUND_2, REG_TEMP_R16
C:000785 9300 016a 	sts		G_TEST_ADDON_CPT_BACKGROUND_1, REG_TEMP_R16
C:000787 9300 016b 	sts		G_TEST_ADDON_CPT_BACKGROUND_0, REG_TEMP_R16
         
C:000789 c002      	rjmp		uos_test_1_ms_save
         	; Fin: 1 Sec ecoulee
         
          uos_test_1_ms_end:
C:00078a 91af      	pop		REG_X_LSB		; Restauration compteur
C:00078b 91bf      	pop		REG_X_MSB
         
          uos_test_1_ms_save:
C:00078c 93b0 016e 	sts		G_TEST_ADDON_CPT_1_MS_MSB, REG_X_MSB
C:00078e 93a0 016f 	sts		G_TEST_ADDON_CPT_1_MS_LSB, REG_X_LSB
         
C:000790 9508      	ret
         ; --------
         
         ; --------
          uos_test_commands_contd:
C:000791 3704      	cpi      REG_TEMP_R16, 't'
C:000792 f431      	brne		uos_test_commands_contd_ko
         
C:000793 e0ff      	ldi      REG_Z_MSB, high(text_test_commands << 1)
C:000794 e8ea      	ldi      REG_Z_LSB, low(text_test_commands << 1)
C:000795 dbee      	rcall    push_text_in_fifo_tx
         
C:000796 dcbf      	rcall		uos_print_command_ok				; Commande reconnue
         
C:000797 6490      	sbr		REG_FLAGS_1, FLG_1_UART_FIFO_TX_TO_SEND_MSK
C:000798 c001      	rjmp		uos_test_commands_contd_end
         
          uos_test_commands_contd_ko:
C:000799 dcc1      	rcall		uos_print_command_ko				; Commande non reconnue
         
          uos_test_commands_contd_end:
C:00079a 9508      	ret
         ; --------
         
         ; --------
          uos_test_button_contd:
C:00079b e0ff      	ldi      REG_Z_MSB, high(text_test_button << 1)
C:00079c eae0      	ldi      REG_Z_LSB, low(text_test_button << 1)
C:00079d dbe6      	rcall    push_text_in_fifo_tx
C:00079e 6490      	sbr		REG_FLAGS_1, FLG_1_UART_FIFO_TX_TO_SEND_MSK
         
C:00079f 9508      	ret
         ; --------
         
         ; --------
          uos_test_timer:
C:0007a0 e0ff      	ldi      REG_Z_MSB, high(text_test_timer << 1)
C:0007a1 ebe2      	ldi      REG_Z_LSB, low(text_test_timer << 1)
C:0007a2 dbe1      	rcall    push_text_in_fifo_tx
C:0007a3 6490      	sbr		REG_FLAGS_1, FLG_1_UART_FIFO_TX_TO_SEND_MSK
         
         	; Reinitialisation timer 'TIMER_UOS_TEST'
C:0007a4 e016      	ldi		REG_TEMP_R17, TIMER_UOS_TEST
C:0007a5 e120      	ldi		REG_TEMP_R18, (10000 % 256)
C:0007a6 e237      	ldi		REG_TEMP_R19, (10000 / 256)
C:0007a7 ea40      	ldi		REG_TEMP_R20, low(uos_test_timer)
C:0007a8 e057      	ldi		REG_TEMP_R21, high(uos_test_timer)
C:0007a9 dab4      	rcall		start_timer
         
C:0007aa 9508      	ret
         ; --------
         
          text_test_setup:
          .db   "uOS: Test setup", CHAR_LF, CHAR_NULL, CHAR_NULL
C:0007AB 754F533A20546573742073657475700A0000
         
          text_test_1_ms:
          .db   "] uOS: Test 1 mS (1000 passages)", CHAR_LF, CHAR_NULL
C:0007B4 5D20754F533A20546573742031206D53202831303030207061737361676573290A00
         
         ; ie. "[12] uOS: Test command]
          text_test_commands:
          .db   "] uOS: Test command", CHAR_LF, CHAR_NULL, CHAR_NULL
C:0007C5 5D20754F533A205465737420636F6D6D616E640A0000
         
          text_test_button:
          .db   "uOS: Test button", CHAR_LF, CHAR_NULL
C:0007D0 754F533A205465737420627574746F6E0A00
         
          text_test_timer:
          .db   "uOS: Test timer (10 Sec.)", CHAR_LF, CHAR_NULL, CHAR_NULL
C:0007D9 754F533A20546573742074696D657220283130205365632E290A0000
         
         ; Fin: Definitions de la table de vecteurs de "prolongation" des traitements
         
         ; End of file
         
          
         
          .dseg
D:000170    G_SRAM_END_OF_USE:					.byte		1
          #endif
         ; Fin: Pas d'inclusion de 'ATtiny85_uOS_Test_Addons.asm' si un ADDON est defini
         
         ; End of file
         
Used memory blocks:
   code      :  Start = 0x0000, End = 0x0062, Length = 0x0063 (99 words), Overlap=N
   code      :  Start = 0x0063, End = 0x013F, Length = 0x00DD (221 words), Overlap=N
   code      :  Start = 0x0140, End = 0x0236, Length = 0x00F7 (247 words), Overlap=N
   code      :  Start = 0x0237, End = 0x02EC, Length = 0x00B6 (182 words), Overlap=N
   code      :  Start = 0x02ED, End = 0x03C4, Length = 0x00D8 (216 words), Overlap=N
   code      :  Start = 0x03C5, End = 0x0419, Length = 0x0055 (85 words), Overlap=N
   code      :  Start = 0x041A, End = 0x068F, Length = 0x0276 (630 words), Overlap=N
   code      :  Start = 0x0690, End = 0x0734, Length = 0x00A5 (165 words), Overlap=N
   code      :  Start = 0x0735, End = 0x07E6, Length = 0x00B2 (178 words), Overlap=N
   data      :  Start = 0x0060, End = 0x0067, Length = 0x0008 (8 bytes), Overlap=N
   data      :  Start = 0x0068, End = 0x0068, Length = 0x0001 (1 byte), Overlap=N
   data      :  Start = 0x0069, End = 0x00A8, Length = 0x0040 (64 bytes), Overlap=N
   data      :  Start = 0x00A9, End = 0x011B, Length = 0x0073 (115 bytes), Overlap=N
   data      :  Start = 0x011C, End = 0x0165, Length = 0x004A (74 bytes), Overlap=N
   data      :  Start = 0x0166, End = 0x0167, Length = 0x0002 (2 bytes), Overlap=N
   data      :  Start = 0x0168, End = 0x016F, Length = 0x0008 (8 bytes), Overlap=N
   data      :  Start = 0x0170, End = 0x0170, Length = 0x0001 (1 byte), Overlap=N


Segment usage:
   Code      :      2023 words (4046 bytes)
   Data      :       273 bytes
   EEPROM    :         0 bytes

Assembly completed with no errors.
