<stg><name>hls_object_green_classification_Pipeline_VITIS_LOOP_28_22</name>


<trans_list>

<trans id="42" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %reuse_addr_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %reuse_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %cur = alloca i32 1

]]></Node>
<StgValue><ssdm name="cur"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %parent, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:4 %rb_1_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %rb_1_reload

]]></Node>
<StgValue><ssdm name="rb_1_reload_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:5 %cur_10_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %cur_10

]]></Node>
<StgValue><ssdm name="cur_10_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i9 %cur_10_read, i9 %cur

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i16 0, i16 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln0 = br void %while.cond4.i24.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
while.cond4.i24.i:0 %cur_3 = load i9 %cur

]]></Node>
<StgValue><ssdm name="cur_3"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="9">
<![CDATA[
while.cond4.i24.i:2 %zext_ln28 = zext i9 %cur_3

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.cond4.i24.i:3 %parent_addr = getelementptr i16 %parent, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="parent_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="9">
<![CDATA[
while.cond4.i24.i:6 %parent_load = load i9 %parent_addr

]]></Node>
<StgValue><ssdm name="parent_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
while.cond4.i24.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
while.cond4.i24.i:4 %reuse_reg_load = load i16 %reuse_reg

]]></Node>
<StgValue><ssdm name="reuse_reg_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
while.cond4.i24.i:5 %reuse_addr_reg_load = load i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="reuse_addr_reg_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="9">
<![CDATA[
while.cond4.i24.i:6 %parent_load = load i9 %parent_addr

]]></Node>
<StgValue><ssdm name="parent_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.cond4.i24.i:7 %addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="addr_cmp"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
while.cond4.i24.i:8 %cur_4 = select i1 %addr_cmp, i16 %reuse_reg_load, i16 %parent_load

]]></Node>
<StgValue><ssdm name="cur_4"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="9" op_0_bw="16">
<![CDATA[
while.cond4.i24.i:9 %trunc_ln28 = trunc i16 %cur_4

]]></Node>
<StgValue><ssdm name="trunc_ln28"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
while.cond4.i24.i:10 %icmp_ln28 = icmp_eq  i16 %cur_4, i16 %rb_1_reload_read

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.cond4.i24.i:11 %br_ln28 = br i1 %icmp_ln28, void %while.body8.i31.i, void %_ZL7uf_findP7ap_uintILi16EES0_.exit32.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0">
<![CDATA[
_ZL7uf_findP7ap_uintILi16EES0_.exit32.i.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body8.i31.i:0 %specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22

]]></Node>
<StgValue><ssdm name="specloopname_ln28"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="16" op_1_bw="9" op_2_bw="0">
<![CDATA[
while.body8.i31.i:1 %store_ln30 = store i16 %rb_1_reload_read, i9 %parent_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body8.i31.i:2 %store_ln0 = store i16 %rb_1_reload_read, i16 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body8.i31.i:3 %store_ln28 = store i64 %zext_ln28, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body8.i31.i:4 %store_ln28 = store i9 %trunc_ln28, i9 %cur

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
while.body8.i31.i:5 %br_ln28 = br void %while.cond4.i24.i

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="46" name="cur_10" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="cur_10"/></StgValue>
</port>
<port id="47" name="rb_1_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="rb_1_reload"/></StgValue>
</port>
<port id="48" name="parent" dir="2" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="parent"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="50" from="StgValue_49" to="reuse_addr_reg" fromId="49" toId="6">
</dataflow>
<dataflow id="51" from="StgValue_49" to="reuse_reg" fromId="49" toId="7">
</dataflow>
<dataflow id="52" from="StgValue_49" to="cur" fromId="49" toId="8">
</dataflow>
<dataflow id="54" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="53" toId="9">
</dataflow>
<dataflow id="55" from="parent" to="specmemcore_ln0" fromId="48" toId="9">
</dataflow>
<dataflow id="57" from="StgValue_56" to="specmemcore_ln0" fromId="56" toId="9">
</dataflow>
<dataflow id="59" from="StgValue_58" to="specmemcore_ln0" fromId="58" toId="9">
</dataflow>
<dataflow id="61" from="StgValue_60" to="specmemcore_ln0" fromId="60" toId="9">
</dataflow>
<dataflow id="63" from="_ssdm_op_Read.ap_auto.i16" to="rb_1_reload_read" fromId="62" toId="10">
</dataflow>
<dataflow id="64" from="rb_1_reload" to="rb_1_reload_read" fromId="47" toId="10">
</dataflow>
<dataflow id="66" from="_ssdm_op_Read.ap_auto.i9" to="cur_10_read" fromId="65" toId="11">
</dataflow>
<dataflow id="67" from="cur_10" to="cur_10_read" fromId="46" toId="11">
</dataflow>
<dataflow id="68" from="cur_10_read" to="store_ln0" fromId="11" toId="12">
</dataflow>
<dataflow id="69" from="cur" to="store_ln0" fromId="8" toId="12">
</dataflow>
<dataflow id="71" from="StgValue_70" to="store_ln0" fromId="70" toId="13">
</dataflow>
<dataflow id="72" from="reuse_reg" to="store_ln0" fromId="7" toId="13">
</dataflow>
<dataflow id="73" from="StgValue_60" to="store_ln0" fromId="60" toId="14">
</dataflow>
<dataflow id="74" from="reuse_addr_reg" to="store_ln0" fromId="6" toId="14">
</dataflow>
<dataflow id="75" from="cur" to="cur_3" fromId="8" toId="16">
</dataflow>
<dataflow id="76" from="cur_3" to="zext_ln28" fromId="16" toId="17">
</dataflow>
<dataflow id="77" from="parent" to="parent_addr" fromId="48" toId="18">
</dataflow>
<dataflow id="79" from="StgValue_78" to="parent_addr" fromId="78" toId="18">
</dataflow>
<dataflow id="80" from="zext_ln28" to="parent_addr" fromId="17" toId="18">
</dataflow>
<dataflow id="81" from="parent_addr" to="parent_load" fromId="18" toId="19">
</dataflow>
<dataflow id="83" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="82" toId="20">
</dataflow>
<dataflow id="85" from="StgValue_84" to="specpipeline_ln0" fromId="84" toId="20">
</dataflow>
<dataflow id="87" from="StgValue_86" to="specpipeline_ln0" fromId="86" toId="20">
</dataflow>
<dataflow id="88" from="StgValue_49" to="specpipeline_ln0" fromId="49" toId="20">
</dataflow>
<dataflow id="89" from="StgValue_86" to="specpipeline_ln0" fromId="86" toId="20">
</dataflow>
<dataflow id="91" from="p_str" to="specpipeline_ln0" fromId="90" toId="20">
</dataflow>
<dataflow id="92" from="reuse_reg" to="reuse_reg_load" fromId="7" toId="21">
</dataflow>
<dataflow id="93" from="reuse_addr_reg" to="reuse_addr_reg_load" fromId="6" toId="22">
</dataflow>
<dataflow id="94" from="parent_addr" to="parent_load" fromId="18" toId="23">
</dataflow>
<dataflow id="95" from="reuse_addr_reg_load" to="addr_cmp" fromId="22" toId="24">
</dataflow>
<dataflow id="96" from="zext_ln28" to="addr_cmp" fromId="17" toId="24">
</dataflow>
<dataflow id="97" from="addr_cmp" to="cur_4" fromId="24" toId="25">
</dataflow>
<dataflow id="98" from="reuse_reg_load" to="cur_4" fromId="21" toId="25">
</dataflow>
<dataflow id="99" from="parent_load" to="cur_4" fromId="23" toId="25">
</dataflow>
<dataflow id="100" from="cur_4" to="trunc_ln28" fromId="25" toId="26">
</dataflow>
<dataflow id="101" from="cur_4" to="icmp_ln28" fromId="25" toId="27">
</dataflow>
<dataflow id="102" from="rb_1_reload_read" to="icmp_ln28" fromId="10" toId="27">
</dataflow>
<dataflow id="103" from="icmp_ln28" to="br_ln28" fromId="27" toId="28">
</dataflow>
<dataflow id="105" from="_ssdm_op_SpecLoopName" to="specloopname_ln28" fromId="104" toId="29">
</dataflow>
<dataflow id="107" from="empty_22" to="specloopname_ln28" fromId="106" toId="29">
</dataflow>
<dataflow id="108" from="rb_1_reload_read" to="store_ln30" fromId="10" toId="30">
</dataflow>
<dataflow id="109" from="parent_addr" to="store_ln30" fromId="18" toId="30">
</dataflow>
<dataflow id="110" from="rb_1_reload_read" to="store_ln0" fromId="10" toId="31">
</dataflow>
<dataflow id="111" from="reuse_reg" to="store_ln0" fromId="7" toId="31">
</dataflow>
<dataflow id="112" from="zext_ln28" to="store_ln28" fromId="17" toId="32">
</dataflow>
<dataflow id="113" from="reuse_addr_reg" to="store_ln28" fromId="6" toId="32">
</dataflow>
<dataflow id="114" from="trunc_ln28" to="store_ln28" fromId="26" toId="33">
</dataflow>
<dataflow id="115" from="cur" to="store_ln28" fromId="8" toId="33">
</dataflow>
<dataflow id="116" from="icmp_ln28" to="StgValue_3" fromId="27" toId="3">
</dataflow>
</dataflows>


</stg>
