{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1702111615191 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1702111615191 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 09 16:46:55 2023 " "Processing started: Sat Dec 09 16:46:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1702111615191 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1702111615191 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sig_CIC -c Sig_CIC " "Command: quartus_map --read_settings_files=on --write_settings_files=off Sig_CIC -c Sig_CIC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1702111615191 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1702111615351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_matlab_learning/cic_filter/fpga_design/sigcic/sim/tb_cic.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_matlab_learning/cic_filter/fpga_design/sigcic/sim/tb_cic.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_CIC " "Found entity 1: tb_CIC" {  } { { "../Sim/tb_CIC.v" "" { Text "D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/SigCIC/Sim/tb_CIC.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702111615377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702111615377 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SigCIC.v(17) " "Verilog HDL information at SigCIC.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "../Rtl/SigCIC.v" "" { Text "D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/SigCIC/Rtl/SigCIC.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1702111615379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_matlab_learning/cic_filter/fpga_design/sigcic/rtl/sigcic.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_matlab_learning/cic_filter/fpga_design/sigcic/rtl/sigcic.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sig_CIC " "Found entity 1: Sig_CIC" {  } { { "../Rtl/SigCIC.v" "" { Text "D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/SigCIC/Rtl/SigCIC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702111615379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702111615379 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Sig_CIC " "Elaborating entity \"Sig_CIC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1702111615396 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SigCIC.v(38) " "Verilog HDL assignment warning at SigCIC.v(38): truncated value with size 32 to match size of target (3)" {  } { { "../Rtl/SigCIC.v" "" { Text "D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/SigCIC/Rtl/SigCIC.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1702111615397 "|Sig_CIC"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1702111615658 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1702111615776 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702111615776 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "70 " "Implemented 70 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1702111615796 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1702111615796 ""} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Implemented 44 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1702111615796 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1702111615796 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/SigCIC/Quartus_Prj/output_files/Sig_CIC.map.smsg " "Generated suppressed messages file D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/SigCIC/Quartus_Prj/output_files/Sig_CIC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1702111615806 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4662 " "Peak virtual memory: 4662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1702111615812 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 09 16:46:55 2023 " "Processing ended: Sat Dec 09 16:46:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1702111615812 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1702111615812 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1702111615812 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1702111615812 ""}
