@W: CG532 :"C:\Users\Duncan\git\ForthCPU\bootROM\source\tb_rom_tmpl.v":15:4:15:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG204 :"C:\Users\Duncan\git\ForthCPU\bootROM\source\tb_rom_tmpl.v":15:4:15:10|Within an initial block, memory initialization statements of entire variable and nested loops are not recognized. Simulation mismatch may occur

