INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/AC Tecnologia/Documents/Projetos VHDL/Vivado 2017.4/TP4-2/TP4-2.srcs/sim_1/new/Farois_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Farois_tb
