<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
should_fail: 0
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p123_2.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p123_2.sv</a>
defines: 
time_elapsed: 2.752s
ram usage: 53968 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpanspqhmc/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p123_2.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p123_2.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p123_2.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p123_2.sv:1</a>: No timescale set for &#34;width_checker&#34;.

[INF:CP0300] Compilation...

[INF:CP0304] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p123_2.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p123_2.sv:1</a>: Compile interface &#34;work@width_checker&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0508] Nb Top level modules: 0.

[NTE:EL0509] Max instance depth: 0.

[NTE:EL0510] Nb instances: 0.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 4
+ cat /tmpfs/tmp/tmpanspqhmc/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_None
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpanspqhmc/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpanspqhmc/yosys-script&#39; --

1. Executing UHDM frontend.
design: (unnamed)
 |vpiName:unnamed
 |uhdmallPackages:
 \_package: builtin, parent:unnamed
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallInterfaces:
 \_interface: work@width_checker, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p123_2.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p123_2.sv</a>, line:1, parent:unnamed
   |vpiDefName:work@width_checker
   |vpiFullName:work@width_checker
   |vpiPort:
   \_port: (clk), line:2
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:2
         |vpiName:clk
         |vpiFullName:work@width_checker.clk
         |vpiNetType:36
   |vpiPort:
   \_port: (reset_n), line:2
     |vpiName:reset_n
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset_n), line:2
         |vpiName:reset_n
         |vpiFullName:work@width_checker.reset_n
   |vpiPort:
   \_port: (expr), line:2
     |vpiName:expr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (expr), line:2
         |vpiName:expr
         |vpiFullName:work@width_checker.expr
   |vpiNet:
   \_logic_net: (clk), line:2
   |vpiNet:
   \_logic_net: (reset_n), line:2
   |vpiNet:
   \_logic_net: (expr), line:2
Object: \unnamed of type 3000
Object: \work_width_checker of type 601
Object: \clk of type 36
Object: \reset_n of type 36
Object: \expr of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_width_checker&#39;.
Dumping AST before simplification:
    AST_INTERFACE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31ef640] str=&#39;\work_width_checker&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p123_2.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p123_2.sv:2</a>.0-2.0&gt; [0x32014a0] str=&#39;\clk&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p123_2.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p123_2.sv:2</a>.0-2.0&gt; [0x31fb360] str=&#39;\reset_n&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p123_2.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p123_2.sv:2</a>.0-2.0&gt; [0x3200ce0] str=&#39;\expr&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_INTERFACE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31ef640] str=&#39;\work_width_checker&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p123_2.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p123_2.sv:2</a>.0-2.0&gt; [0x32014a0] str=&#39;\clk&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p123_2.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p123_2.sv:2</a>.0-2.0&gt; [0x31fb360] str=&#39;\reset_n&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p123_2.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p123_2.sv:2</a>.0-2.0&gt; [0x3200ce0] str=&#39;\expr&#39; basic_prep range=[0:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).
ERROR: Module `\work_None&#39; not found!

</pre>
</body>