
---------- Begin Simulation Statistics ----------
final_tick                                10328436000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 131982                       # Simulator instruction rate (inst/s)
host_mem_usage                                 826012                       # Number of bytes of host memory used
host_op_rate                                   256869                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    29.76                       # Real time elapsed on the host
host_tick_rate                              347103676                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3927224                       # Number of instructions simulated
sim_ops                                       7643389                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010328                       # Number of seconds simulated
sim_ticks                                 10328436000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 1                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                 1                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.lookups                       1                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                         5                       # number of cc regfile reads
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts                 1                       # The number of times a branch was mispredicted
system.cpu.commit.branches                          1                       # Number of branches committed
system.cpu.commit.bw_lim_events                     0                       # number cycles where commit BW limit reached
system.cpu.commit.commitSquashedInsts              24                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                    3                       # Number of instructions committed
system.cpu.commit.committedOps                      8                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples           44                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.181818                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.946787                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0           42     95.45%     95.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1            0      0.00%     95.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2            1      2.27%     97.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3            0      0.00%     97.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4            0      0.00%     97.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5            0      0.00%     97.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6            1      2.27%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            6                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total           44                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                    1                       # Number of function calls committed.
system.cpu.commit.int_insts                         8                       # Number of committed integer instructions.
system.cpu.commit.loads                             0                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu                6     75.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite              2     25.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total                 8                       # Class of committed instruction
system.cpu.commit.refs                              2                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                           3                       # Number of Instructions Simulated
system.cpu.committedOps                             8                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              87.000000                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        87.000000                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       385092                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data       724847                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1109940                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data       125000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 61629.796132                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 63806.357291                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62777.122174                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data       123000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 59629.796132                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 62377.646650                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60666.884134                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       375527                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data       714245                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1089772                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data       125000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    589489000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data    676475000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1266089000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.024838                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.014627                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018170                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         9565                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data        10602                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20168                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data         4840                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4840                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       123000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    570359000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data    359420000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    929902000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.024838                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.007949                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013810                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data            1                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         9565                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data         5762                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15328                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       161386                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data       304446                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       465834                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data       130000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 59874.670185                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 72108.603667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65801.908224                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data       128000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 57874.670185                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 70205.188679                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63838.452787                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       159112                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data       302319                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         461432                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       130000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    136155000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data    153375000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    289660000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014090                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.006986                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009450                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         2274                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data         2127                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4402                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       128000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    131607000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data    148835000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    280570000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014090                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.006963                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009435                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            1                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         2274                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data         2120                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4395                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    23.718750                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           66                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                96                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs         2277                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           66                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data       546478                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data      1029293                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1575774                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data       127500                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 61292.676746                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 65193.652290                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63319.047619                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data       125500                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 59292.676746                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 64482.999239                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61373.624702                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data       534639                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data      1016564                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1551204                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data       255000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    725644000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data    829850000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1555749000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.021664                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.012367                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015592                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        11839                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data        12729                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          24570                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data         4847                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4847                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data       251000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    701966000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data    508255000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1210472000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.666667                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.021664                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.007658                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012516                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data            2                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        11839                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data         7882                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        19723                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       546478                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data      1029293                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1575774                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data       127500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 61292.676746                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 65193.652290                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63319.047619                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data       125500                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 59292.676746                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 64482.999239                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61373.624702                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data       534639                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data      1016564                       # number of overall hits
system.cpu.dcache.overall_hits::total         1551204                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data       255000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    725644000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data    829850000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1555749000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.021664                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.012367                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015592                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        11839                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data        12729                       # number of overall misses
system.cpu.dcache.overall_misses::total         24570                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data         4847                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4847                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data       251000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    701966000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data    508255000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1210472000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.666667                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.021664                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.007658                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012516                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data            2                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        11839                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data         7882                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        19723                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10328436000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                  18698                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          627                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          312                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             79.653483                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses          3171270                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.076356                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   649.397236                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   355.369431                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000075                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.634177                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.347040                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.981292                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10328436000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs             19722                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses           3171270                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1004.843024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1570926                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks         7911                       # number of writebacks
system.cpu.dcache.writebacks::total              7911                       # number of writebacks
system.cpu.decode.BlockedCycles                     2                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                     32                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                       39                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                         5                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                      3                       # Number of cycles decode is squashing
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             1                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10328436000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           5                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  10328436000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  10328436000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                           1                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                         5                       # Number of cache lines fetched
system.cpu.fetch.Cycles                             5                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                     3                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                             18                       # Number of instructions fetch has processed
system.cpu.fetch.PendingDrainCycles                 6                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu.fetch.SquashCycles                       5                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.003831                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles                 36                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.rate                        0.068966                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples                 49                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.653061                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.097131                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                       44     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                        0      0.00%     89.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                        1      2.04%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                        0      0.00%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                        0      0.00%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                        0      0.00%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                        1      2.04%     93.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                        0      0.00%     93.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                        3      6.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                   49                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                        56                       # number of floating regfile reads
system.cpu.icache.ReadReq_accesses::.cpu.inst            5                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2061239                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst       807696                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2868940                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        79400                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 43402.232327                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 26758.730597                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 27803.564500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        70250                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 41402.232327                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 26371.555611                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 27432.386413                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2056401                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst       735221                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2791622                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst       397000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    209980000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst   1939339000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2149716000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst            1                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.002347                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.089731                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.026950                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst            5                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4838                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst        72475                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         77318                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst         8603                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         8604                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst       281000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    200304000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst   1684404000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1884989000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.002347                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.079079                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.023951                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst            4                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         4838                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst        63872                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        68714                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     4.733333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                30                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs          142                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst            5                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      2061239                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst       807696                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2868940                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        79400                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 43402.232327                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 26758.730597                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 27803.564500                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        70250                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 41402.232327                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 26371.555611                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 27432.386413                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.switch_cpus.inst      2056401                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst       735221                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2791622                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst       397000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    209980000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst   1939339000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2149716000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.002347                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.089731                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.026950                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst            5                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4838                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst        72475                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          77318                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst         8603                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         8604                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst       281000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    200304000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst   1684404000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1884989000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.002347                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.079079                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.023951                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst            4                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         4838                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst        63872                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        68714                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst            5                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2061239                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst       807696                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2868940                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        79400                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 43402.232327                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 26758.730597                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 27803.564500                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        70250                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 41402.232327                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 26371.555611                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 27432.386413                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.switch_cpus.inst      2056401                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst       735221                       # number of overall hits
system.cpu.icache.overall_hits::total         2791622                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst       397000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    209980000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst   1939339000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2149716000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.002347                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.089731                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.026950                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst            5                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4838                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst        72475                       # number of overall misses
system.cpu.icache.overall_misses::total         77318                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst            1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst         8603                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         8604                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst       281000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    200304000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst   1684404000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1884989000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.002347                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.079079                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.023951                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst            4                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         4838                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst        63872                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        68714                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10328436000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                  68457                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs             41.627276                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses          5806593                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.042442                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   158.336859                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    96.445053                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000166                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.618503                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.376738                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995408                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10328436000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs             68713                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses           5806593                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           254.824354                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2860335                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks        68457                       # number of writebacks
system.cpu.icache.writebacks::total             68457                       # number of writebacks
system.cpu.idleCycles                             212                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                    1                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                        1                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.080460                       # Inst execution rate
system.cpu.iew.exec_refs                            7                       # number of memory reference insts executed
system.cpu.iew.exec_stores                          5                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                       2                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                     2                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                    8                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts                  32                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                     2                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 3                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                    21                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                      3                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                1                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads            2                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores            6                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect            1                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect              0                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                        18                       # num instructions consuming a value
system.cpu.iew.wb_count                            20                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.555556                       # average fanout of values written-back
system.cpu.iew.wb_producers                        10                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.076628                       # insts written-back per cycle
system.cpu.iew.wb_sent                             20                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                       77                       # number of integer regfile reads
system.cpu.int_regfile_writes                      14                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  10328436000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.011494                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.011494                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                    16     66.67%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                    2      8.33%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                   6     25.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                     24                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                     24                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads                 97                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses           20                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes                56                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                         32                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                        24                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsExamined              24                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined           28                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples            49                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.489796                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.308983                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                  41     83.67%     83.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                   1      2.04%     85.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                   4      8.16%     93.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                   0      0.00%     93.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                   1      2.04%     95.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   1      2.04%     97.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   1      2.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total              49                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.091954                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10328436000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           5                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             1                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  10328436000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  10328436000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                    2                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                   8                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                      11                       # number of misc regfile reads
system.cpu.numCycles                              261                       # number of cpu cycles simulated
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON         8066000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    10320370000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                       2                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                     5                       # Number of HB maps that are committed
system.cpu.rename.IdleCycles                       39                       # Number of cycles rename is idle
system.cpu.rename.RenameLookups                    78                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                     32                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands                  25                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                         5                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                      3                       # Number of cycles rename is squashing
system.cpu.rename.UndoneMaps                       20                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups               65                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.skidInsts                         0                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                           75                       # The number of ROB reads
system.cpu.rob.rob_writes                          68                       # The number of ROB writes
system.cpu.timesIdled                               2                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    65                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks          493                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           493                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 89377.718502                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 89377.718502                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   1171920645                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   1171920645                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        13112                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          13112                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         4838                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst        63866                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          68708                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst       113500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 121516.990291                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 125441.982068                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 123605.410936                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst        93500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 101516.990291                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 106361.496257                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 104080.067575                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus.inst         4014                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst        62918                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              66934                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst       227000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    100130000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst    118918999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    219275999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.500000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.170318                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.014844                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.025819                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          824                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          948                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1774                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.switch_cpus_1.inst           13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst       187000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     83650000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     99447999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    183284999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.500000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.170318                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.014640                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.025630                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          824                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          935                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1761                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data         2274                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus_1.data         2120                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4395                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data       125000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 109513.793103                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 147903.896104                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 127536.867764                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data       105000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 89513.793103                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 127903.896104                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 107536.867764                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         1404                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus_1.data         1350                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2754                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data       125000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus.data     95277000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data    113886000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     209288000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.382586                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.363208                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.373379                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data          870                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus_1.data          770                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1641                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data       105000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     77877000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data     98486000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    176468000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.382586                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.363208                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.373379                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          870                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data          770                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1641                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         9565                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data         5762                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         15328                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data       120000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 121872.705743                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 112444.166667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 117956.739920                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data       100000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 101872.705743                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 94231.239092                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 98783.988715                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         6187                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus_1.data         3362                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9549                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data       120000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    411686000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data    269866000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    681672000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.353163                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.416522                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.377022                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         3378                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus_1.data         2400                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5779                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.switch_cpus_1.data          108                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          108                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data       100000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    344126000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data    215978000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    560204000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.353163                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.397779                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.369977                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         3378                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data         2292                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5671                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks        68413                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        68413                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        68413                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            68413                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks         7911                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         7911                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks         7911                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             7911                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst         4838                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        11839                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.inst        63866                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data         7882                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                88431                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst       113500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data       122500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.inst 121516.990291                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 119341.572505                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 125441.982068                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 121057.413249                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 120756.580270                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst        93500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data       102500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 101516.990291                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 99341.572505                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 106361.496257                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 102698.889615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 101395.018076                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                    2                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.inst         4014                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data         7591                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.inst        62918                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data         4712                       # number of demand (read+write) hits
system.l2.demand_hits::total                    79237                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst       227000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data       245000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.inst    100130000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    506963000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.inst    118918999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data    383752000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1110235999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.500000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.170318                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.358814                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.014844                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.402182                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.103968                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          824                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         4248                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.inst          948                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data         3170                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9194                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.switch_cpus_1.inst           13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus_1.data          108                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 121                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst       187000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data       205000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     83650000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    422003000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     99447999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data    314464000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    919956999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.500000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.170318                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.358814                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.014640                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.388480                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.102600                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst             2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data             2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.inst          824                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         4248                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.inst          935                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data         3062                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9073                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         4838                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        11839                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst        63866                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data         7882                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               88431                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst       113500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data       122500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 121516.990291                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 119341.572505                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 125441.982068                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 121057.413249                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 120756.580270                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst        93500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data       102500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 89377.718502                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 101516.990291                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 99341.572505                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 106361.496257                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 102698.889615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94292.433807                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                   2                       # number of overall hits
system.l2.overall_hits::.switch_cpus.inst         4014                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data         7591                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.inst        62918                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data         4712                       # number of overall hits
system.l2.overall_hits::total                   79237                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst       227000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data       245000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    100130000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    506963000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst    118918999                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data    383752000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1110235999                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.500000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.170318                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.358814                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.014844                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.402182                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.103968                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          824                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         4248                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.inst          948                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data         3170                       # number of overall misses
system.l2.overall_misses::total                  9194                       # number of overall misses
system.l2.overall_mshr_hits::.switch_cpus_1.inst           13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus_1.data          108                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                121                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst       187000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data       205000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   1171920645                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     83650000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    422003000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     99447999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data    314464000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2091877644                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.500000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.170318                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.358814                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.014640                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.388480                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.250874                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        13112                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          824                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         4248                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          935                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data         3062                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            22185                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued            17744                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                   98                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified               17903                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   485                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  10328436000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED  10328436000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                          19116                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::0          126                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          475                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         1012                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          264                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          588                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1307                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          212                       # Occupied blocks per task id
system.l2.tags.avg_refs                      8.098096                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                  1427388                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks     115.663990                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.166818                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.556195                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  2217.096786                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   160.588130                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1035.119137                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst   102.419644                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data   279.101876                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.028238                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000041                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000136                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.541283                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.039206                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.252715                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.025005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.068140                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.954764                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1879                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2217                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.458740                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.541260                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  10328436000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     23212                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                   1427388                       # Number of tag accesses
system.l2.tags.tagsinuse                  3910.712575                       # Cycle average of tags in use
system.l2.tags.total_refs                      187973                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                      3226                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                3684                       # number of writebacks
system.l2.writebacks::total                      3684                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     399938.47                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                55327.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples      3684.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     13052.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       824.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      4237.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       935.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples      3029.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     36577.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       136.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    137.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       2.54                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        22.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     22.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      23.31                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         1.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst        12393                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      5105904                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst      5793714                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         10912010                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst             12393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             12393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     80975668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      5105904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     26322669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.inst      5793714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     18973637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             137196377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       22827851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            12393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            12393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     80975668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      5105904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     26322669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst      5793714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     18973637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            160024228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       22827851                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             22827851                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples         6333                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    259.688615                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   198.046806                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   219.983062                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1071     16.91%     16.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3349     52.88%     69.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          530      8.37%     78.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          620      9.79%     87.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          268      4.23%     92.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          104      1.64%     93.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          111      1.75%     95.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           54      0.85%     96.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          226      3.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         6333                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                1413184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 1417024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                    3840                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  234368                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys               235776                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        52736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        59840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        112704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher       836352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        52736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       271872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        59840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data       195968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1417024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       235776                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          235776                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher        13068                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          824                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         4248                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          935                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data         3062                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     41875.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     51000.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     58765.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     50122.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     47934.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     54876.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     51380.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher       835328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        52736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       271168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        59840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data       193856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 12392.970242542046                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 12392.970242542046                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 80876523.802829399705                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 5105903.739927322604                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 26254507.458825323731                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 5793713.588388406672                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 18769153.432329930365                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst        83750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data       102000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher    767947900                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     41301250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    203625057                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     51309753                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data    157327037                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks         3684                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  62006064.33                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks       234368                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 22691528.514094486833                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 228430341000                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds          208                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState               48500                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3486                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds          208                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher        13068                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          824                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         4248                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          935                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data         3062                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               22141                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3684                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3684                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    75.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              1885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                77                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              292                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.001841307750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10328436000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples          208                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     106.100962                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     75.473781                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    261.530675                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           167     80.29%     80.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           36     17.31%     97.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            3      1.44%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.48%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.48%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           208                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                    8453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6746                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     22141                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 22141                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       22141                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 75.98                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    16778                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                     60                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  110405000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   10328411000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              1221696747                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                    807677997                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples          208                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.605769                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.561769                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.258158                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               64     30.77%     30.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.96%     31.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              109     52.40%     84.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               24     11.54%     95.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      2.88%     98.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.96%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.48%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           208                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                     3684                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3684                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                       3684                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                71.06                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                    2618                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy            314333910                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 20077680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      2328878070                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            493.459291                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     82996500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     295620000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   1414046000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   3004882510                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     423761237                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   5107129753                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             43080960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 10641180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1153860960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy                71999760                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         698845680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        447258600                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             5096662710                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime           9526055013                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                7313220                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            346951590                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 25239900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2288205720                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            469.189591                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     34123500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     263380000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   2409445500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   2078161261                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     525390742                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   5017934997                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             23664000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 13392555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       797991840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy                85658580                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         622630320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        630275460                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             4845994665                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime           9505281508                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy               11802420                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        62251                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        62251                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  62251                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1652608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1652608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1652608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  10328436000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            55093750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          114998852                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             22141                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   22141    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               22141                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        17976                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         40113                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              20497                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3684                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14288                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1641                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1641                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         20500                       # Transaction distribution
system.switch_cpus.Branches                    300175                       # Number of branches fetched
system.switch_cpus.committedInsts             1572865                       # Number of instructions committed
system.switch_cpus.committedOps               2768905                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses              385092                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   709                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10328436000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses              161386                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    52                       # TLB misses on write requests
system.switch_cpus.idle_fraction             0.000781                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  10328436000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses             2061239                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   228                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction         0.999219                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                  6126166                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles       6121381.765974                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads      1760247                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes      1291193                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts       260508                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses          13104                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                 13104                       # number of float instructions
system.switch_cpus.num_fp_register_reads        11359                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes         6270                       # number of times the floating registers were written
system.switch_cpus.num_func_calls               25602                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles        4784.234026                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses       2747216                       # Number of integer alu accesses
system.switch_cpus.num_int_insts              2747216                       # number of integer instructions
system.switch_cpus.num_int_register_reads      5578514                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes      2343389                       # number of times the integer registers were written
system.switch_cpus.num_load_insts              384982                       # Number of load instructions
system.switch_cpus.num_mem_refs                546341                       # number of memory refs
system.switch_cpus.num_store_insts             161359                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass         19716      0.71%      0.71% # Class of executed instruction
system.switch_cpus.op_class::IntAlu           2172636     78.47%     79.18% # Class of executed instruction
system.switch_cpus.op_class::IntMult               58      0.00%     79.18% # Class of executed instruction
system.switch_cpus.op_class::IntDiv             25413      0.92%     80.10% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd             734      0.03%     80.12% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     80.12% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt            1440      0.05%     80.18% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     80.18% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     80.18% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     80.18% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     80.18% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     80.18% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd               20      0.00%     80.18% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     80.18% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu              966      0.03%     80.21% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     80.21% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt              724      0.03%     80.24% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc             802      0.03%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdShift             30      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv           25      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::MemRead           381331     13.77%     94.04% # Class of executed instruction
system.switch_cpus.op_class::MemWrite          156669      5.66%     99.70% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead         3651      0.13%     99.83% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite         4690      0.17%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total            2768905                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::OFF  10328436000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups      1336976                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect        28428                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect       177377                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted      1522758                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits       295643                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups      1336976                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses      1041333                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups       1522758                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS        130299                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted       130125                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads         3663783                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes        1835261                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts       177820                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches           600431                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events       234819                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls          567                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts      3955754                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts      2354356                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps      4874476                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples      3325618                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.465735                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.409398                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0      2001996     60.20%     60.20% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1       333259     10.02%     70.22% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2       216912      6.52%     76.74% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3       248827      7.48%     84.22% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4       129100      3.88%     88.11% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5        54158      1.63%     89.74% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6        50659      1.52%     91.26% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7        55888      1.68%     92.94% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8       234819      7.06%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total      3325618                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts           139072                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls        49928                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts         4761454                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads              515040                       # Number of loads committed
system.switch_cpus_1.commit.membars                62                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass        27911      0.57%      0.57% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu      3921578     80.45%     81.02% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult          107      0.00%     81.03% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv          868      0.02%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd         4268      0.09%     81.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     81.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt          832      0.02%     81.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     81.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     81.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     81.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     81.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     81.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            6      0.00%     81.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     81.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu        20050      0.41%     81.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     81.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt        26330      0.54%     82.10% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc        53288      1.09%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead       493962     10.13%     93.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite       302532      6.21%     99.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead        21078      0.43%     99.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite         1666      0.03%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total      4874476                       # Class of committed instruction
system.switch_cpus_1.commit.refs               819238                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts           2354356                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps             4874476                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.781466                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.781466                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles       606187                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts     10913746                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles        1594242                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles         1471244                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles       177923                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles       118358                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses            750787                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses                7043                       # TLB misses on read requests
system.switch_cpus_1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10328436000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.wrAccesses            410725                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses                3460                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches           1522758                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines          807696                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             2001775                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        73280                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts              5528519                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          485                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingQuiesceStallCycles          127                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus_1.fetch.PendingTrapStallCycles         3294                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles        355846                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.363062                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1784338                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       425942                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.318133                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      3967955                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.973684                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.593665                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        2168550     54.65%     54.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          89064      2.24%     56.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          58631      1.48%     58.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         123881      3.12%     61.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         112933      2.85%     64.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         103035      2.60%     66.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          78022      1.97%     68.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          84275      2.12%     71.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1149564     28.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      3967955                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads          264807                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes         133701                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                226249                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts       241900                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches         799209                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.680192                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs            1158120                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores           410091                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles        512615                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      1000873                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts        14810                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts        12551                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       576689                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts      8830022                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts       748029                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       405451                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts      7047070                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents         1552                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         7808                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       177923                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles         9935                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked           77                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads        19331                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses          390                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation          197                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads           94                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads       485833                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       272491                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents          197                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect       195288                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        46612                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers         7954893                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count             6910413                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.609653                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers         4849728                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.647610                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent              6967061                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads        9526194                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes       5548811                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.561336                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.561336                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass        86348      1.16%      1.16% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu      5961654     80.00%     81.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult          178      0.00%     81.16% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv         1056      0.01%     81.17% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd         4864      0.07%     81.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     81.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          944      0.01%     81.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     81.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     81.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     81.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     81.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     81.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd           10      0.00%     81.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     81.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu        29608      0.40%     81.65% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     81.65% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt        33320      0.45%     82.09% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc        60381      0.81%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     82.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead       782853     10.50%     93.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite       455050      6.11%     99.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead        34554      0.46%     99.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite         1701      0.02%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total      7452521                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses        181288                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads       360339                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses       167431                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes       272046                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt            127871                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.017158                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu        122717     95.97%     95.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     95.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     95.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     95.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     95.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     95.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     95.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     95.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     95.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     95.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     95.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     95.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     95.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu         2241      1.75%     97.72% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     97.72% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt          326      0.25%     97.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            2      0.00%     97.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     97.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     97.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     97.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     97.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     97.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     97.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     97.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     97.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     97.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     97.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     97.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     97.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     97.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     97.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     97.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     97.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     97.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     97.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     97.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     97.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     97.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     97.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     97.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     97.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     97.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     97.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     97.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     97.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     97.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead         1298      1.02%     98.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite          843      0.66%     99.65% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead          426      0.33%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite           18      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses      7312756                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads     18680744                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses      6742982                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes     12513655                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded          8787005                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued         7452521                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded        43017                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined      3955545                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        40215                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved        42450                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined      5464732                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples      3967955                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.878177                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.427336                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0      2067989     52.12%     52.12% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1       292779      7.38%     59.50% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2       304112      7.66%     67.16% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3       270352      6.81%     73.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4       244961      6.17%     80.15% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5       282387      7.12%     87.26% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6       262741      6.62%     93.89% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7       168835      4.25%     98.14% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8        73799      1.86%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total      3967955                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.776862                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.walker.pwrStateResidencyTicks::UNDEFINED  10328436000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.wrAccesses            808285                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                 829                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads        28310                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores        26739                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      1000873                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       576689                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads       2942949                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes          469                       # number of misc regfile writes
system.switch_cpus_1.numCycles                4194204                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.pwrStateResidencyTicks::OFF  10328436000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.rename.BlockCycles        562148                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps      5426210                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents        21663                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles        1685958                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents         2380                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents         3450                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups     24982152                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts     10232146                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands     10744000                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles         1482862                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents        18720                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles       177923                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles        52364                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps        5317790                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups       343877                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups     14662531                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles         6699                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts          551                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts          108765                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts          550                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads           11921029                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes          18321151                       # The number of ROB writes
system.switch_cpus_1.timesIdled                 25416                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       205878                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        58143                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                264021                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      8778496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1768512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10547008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  10328436000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          328340995                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         206142996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          59197968                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.snoopTraffic                    236160                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           126965                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.013791                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.116759                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 125216     98.62%     98.62% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1747      1.38%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             126965                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests           67                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        87164                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1678                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       175600                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1680                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                           38533                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp             84040                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        11595                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        68457                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           26219                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            19411                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4395                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4395                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         68714                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        15328                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
