Drill report for psx-sio.kicad_pcb
Created on 2024-07-09T18:08:35+1000

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'psx-sio.drl' contains
    plated through holes:
    =============================================================
    T1  0.200mm  0.0079"  (25 holes)
    T2  0.600mm  0.0236"  (4 holes)  (with 4 slots)
    T3  1.000mm  0.0394"  (8 holes)

    Total plated holes count 37


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================
    T4  0.650mm  0.0256"  (2 holes)

    Total unplated holes count 2
