Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Nov 30 16:30:09 2023
| Host         : def running 64-bit major release  (build 9200)
| Command      : report_clock_utilization -file whole_work_clock_utilization_routed.rpt
| Design       : whole_work
| Device       : 7a35t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions: Key Resource Utilization
6. Clock Regions : Global Clock Summary
7. Device Cell Placement Summary for Global Clock g0
8. Clock Region Cell Placement per Global Clock: Region X1Y0
9. Clock Region Cell Placement per Global Clock: Region X1Y1

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
| BUFGCTRL |    1 |        32 |   0 |            0 |      0 |
| BUFH     |    0 |        72 |   0 |            0 |      0 |
| BUFIO    |    0 |        20 |   0 |            0 |      0 |
| BUFMR    |    0 |        10 |   0 |            0 |      0 |
| BUFR     |    0 |        20 |   0 |            0 |      0 |
| MMCM     |    0 |         5 |   0 |            0 |      0 |
| PLL      |    0 |         5 |   0 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+---------------+--------------+-------------------+-------------+-----------------+--------------+-------+-----------------------+----------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site          | Clock Region | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin            | Net            |
+-----------+-----------+-----------------+------------+---------------+--------------+-------------------+-------------+-----------------+--------------+-------+-----------------------+----------------+
| g0        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y0 | n/a          |                 2 |          92 |               0 |              |       | clk0_IBUF_BUFG_inst/O | clk0_IBUF_BUFG |
+-----------+-----------+-----------------+------------+---------------+--------------+-------------------+-------------+-----------------+--------------+-------+-----------------------+----------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads


3. Global Clock Source Details
------------------------------

+-----------+-----------+-----------------+------------+-----------+--------------+-------------+-----------------+---------------------+--------------+------------------+-----------+
| Source Id | Global Id | Driver Type/Pin | Constraint | Site      | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin       | Net       |
+-----------+-----------+-----------------+------------+-----------+--------------+-------------+-----------------+---------------------+--------------+------------------+-----------+
| src0      | g0        | IBUF/O          | IOB_X0Y26  | IOB_X0Y26 | X0Y0         |           1 |               0 |                     |              | clk0_IBUF_inst/O | clk0_IBUF |
+-----------+-----------+-----------------+------------+-----------+--------------+-------------+-----------------+---------------------+--------------+------------------+-----------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads


4. Local Clock Details
----------------------

+----------+-----------------+------------+-------------------+--------------+-------------+-----------------+--------------+-------+-------------------------------------+-------------------------------------+
| Local Id | Driver Type/Pin | Constraint | Site/BEL          | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin                          | Net                                 |
+----------+-----------------+------------+-------------------+--------------+-------------+-----------------+--------------+-------+-------------------------------------+-------------------------------------+
| 0        | FDRE/Q          | None       | SLICE_X63Y52/AFF  | X1Y1         |          23 |               1 |              |       | nolabel_line43/divclk_reg/Q         | nolabel_line43/divclk               |
| 1        | FDRE/Q          | None       | SLICE_X64Y32/AFF  | X1Y0         |          15 |               0 |              |       | f1/clk_hand_reg/Q                   | f1/clk_hand                         |
| 2        | FDCE/Q          | None       | SLICE_X59Y46/B5FF | X1Y0         |           5 |               0 |              |       | f1/add_sim/count0/newclk_reg/Q      | f1/add_sim/count0/CLK               |
| 3        | FDCE/Q          | None       | SLICE_X60Y45/B5FF | X1Y0         |           5 |               0 |              |       | f1/add_sim/count1/newclk_reg/Q      | f1/add_sim/count1/CLK               |
| 4        | FDCE/Q          | None       | SLICE_X61Y46/B5FF | X1Y0         |           5 |               0 |              |       | f1/add_sim/count2/newclk_reg/Q      | f1/add_sim/count2/CLK               |
| 5        | FDCE/Q          | None       | SLICE_X59Y47/B5FF | X1Y0         |           5 |               0 |              |       | f1/add_sim/count3/newclk_reg/Q      | f1/add_sim/count3/CLK               |
| 6        | FDCE/Q          | None       | SLICE_X59Y48/B5FF | X1Y0         |           5 |               0 |              |       | f1/add_sim/count4/newclk_reg/Q      | f1/add_sim/count4/CLK               |
| 7        | FDCE/Q          | None       | SLICE_X61Y47/B5FF | X1Y0         |           5 |               0 |              |       | f1/add_sim/count5/newclk_reg/Q      | f1/add_sim/count5/CLK               |
| 8        | FDRE/Q          | None       | SLICE_X61Y45/AFF  | X1Y0         |           5 |               1 |              |       | f1/clk_2_reg/Q                      | f1/clk_2                            |
| 9        | FDRE/Q          | None       | SLICE_X60Y43/CFF  | X1Y0         |           5 |               1 |              |       | f1/clk_reg/Q                        | f1/clk_reg_n_0                      |
| 10       | FDCE/Q          | None       | SLICE_X62Y45/A5FF | X1Y0         |           5 |               0 |              |       | f1/km_price/count0/newclk_reg/Q     | f1/km_price/count0/CLK              |
| 11       | FDCE/Q          | None       | SLICE_X61Y44/A5FF | X1Y0         |           5 |               0 |              |       | f1/km_price/count1/newclk_reg/Q     | f1/km_price/count1/CLK              |
| 12       | FDCE/Q          | None       | SLICE_X62Y47/A5FF | X1Y0         |           5 |               0 |              |       | f1/km_price/count2/newclk_reg/Q     | f1/km_price/count2/CLK              |
| 13       | FDCE/Q          | None       | SLICE_X63Y48/A5FF | X1Y0         |           5 |               0 |              |       | f1/km_price/count3/newclk_reg/Q     | f1/km_price/count3/CLK              |
| 14       | FDCE/Q          | None       | SLICE_X62Y48/A5FF | X1Y0         |           5 |               0 |              |       | f1/km_price/count4/newclk_reg/Q     | f1/km_price/count4/CLK              |
| 15       | FDCE/Q          | None       | SLICE_X61Y50/A5FF | X1Y1         |           5 |               0 |              |       | f1/km_price/count5/newclk_reg/Q     | f1/km_price/count5/CLK              |
| 16       | FDCE/Q          | None       | SLICE_X64Y46/A5FF | X1Y0         |           5 |               0 |              |       | f1/total_people/count0/newclk_reg/Q | f1/total_people/count0/CLK          |
| 17       | FDCE/Q          | None       | SLICE_X63Y45/A5FF | X1Y0         |           5 |               0 |              |       | f1/total_people/count1/newclk_reg/Q | f1/total_people/count1/CLK          |
| 18       | FDCE/Q          | None       | SLICE_X63Y46/A5FF | X1Y0         |           5 |               0 |              |       | f1/total_people/count2/newclk_reg/Q | f1/total_people/count2/CLK          |
| 19       | FDCE/Q          | None       | SLICE_X64Y48/A5FF | X1Y0         |           5 |               0 |              |       | f1/total_people/count3/newclk_reg/Q | f1/total_people/count3/CLK          |
| 20       | FDCE/Q          | None       | SLICE_X65Y48/A5FF | X1Y0         |           5 |               0 |              |       | f1/total_people/count4/newclk_reg/Q | f1/total_people/count4/CLK          |
| 21       | FDCE/Q          | None       | SLICE_X63Y49/A5FF | X1Y0         |           5 |               0 |              |       | f1/total_people/count5/newclk_reg/Q | f1/total_people/count5/CLK          |
| 22       | FDCE/Q          | None       | SLICE_X58Y45/A5FF | X1Y0         |           5 |               0 |              |       | f1/total_price/count0/newclk_reg/Q  | f1/total_price/count0/CLK           |
| 23       | FDCE/Q          | None       | SLICE_X57Y44/A5FF | X1Y0         |           5 |               0 |              |       | f1/total_price/count1/newclk_reg/Q  | f1/total_price/count1/CLK           |
| 24       | FDCE/Q          | None       | SLICE_X55Y46/A5FF | X1Y0         |           5 |               0 |              |       | f1/total_price/count2/newclk_reg/Q  | f1/total_price/count2/CLK           |
| 25       | FDCE/Q          | None       | SLICE_X56Y47/A5FF | X1Y0         |           5 |               0 |              |       | f1/total_price/count3/newclk_reg/Q  | f1/total_price/count3/CLK           |
| 26       | FDCE/Q          | None       | SLICE_X55Y48/A5FF | X1Y0         |           5 |               0 |              |       | f1/total_price/count4/newclk_reg/Q  | f1/total_price/count4/CLK           |
| 27       | FDCE/Q          | None       | SLICE_X55Y49/A5FF | X1Y0         |           5 |               0 |              |       | f1/total_price/count5/newclk_reg/Q  | f1/total_price/count5/CLK           |
| 28       | FDCE/Q          | None       | SLICE_X59Y45/DFF  | X1Y0         |           5 |               0 |              |       | f1/wait_price/count0/newclk_reg/Q   | f1/wait_price/count0/CLK            |
| 29       | FDCE/Q          | None       | SLICE_X57Y45/BFF  | X1Y0         |           5 |               0 |              |       | f1/wait_price/count1/newclk_reg/Q   | f1/wait_price/count1/CLK            |
| 30       | FDCE/Q          | None       | SLICE_X56Y46/AFF  | X1Y0         |           5 |               0 |              |       | f1/wait_price/count2/newclk_reg/Q   | f1/wait_price/count2/CLK            |
| 31       | FDCE/Q          | None       | SLICE_X57Y46/CFF  | X1Y0         |           5 |               0 |              |       | f1/wait_price/count3/newclk_reg/Q   | f1/wait_price/count3/CLK            |
| 32       | FDCE/Q          | None       | SLICE_X56Y48/BFF  | X1Y0         |           5 |               0 |              |       | f1/wait_price/count4/newclk_reg/Q   | f1/wait_price/count4/CLK            |
| 33       | FDCE/Q          | None       | SLICE_X54Y48/A5FF | X1Y0         |           5 |               0 |              |       | f1/wait_price/count5/newclk_reg/Q   | f1/wait_price/count5/CLK            |
| 34       | FDCE/Q          | None       | SLICE_X61Y48/B5FF | X1Y0         |           4 |               0 |              |       | f1/add_sim/count6/newclk_reg/Q      | f1/add_sim/count6/newclk_reg_0      |
| 35       | FDCE/Q          | None       | SLICE_X62Y50/A5FF | X1Y1         |           4 |               0 |              |       | f1/km_price/count6/newclk_reg/Q     | f1/km_price/count6/newclk_reg_0     |
| 36       | FDCE/Q          | None       | SLICE_X64Y47/A5FF | X1Y0         |           4 |               0 |              |       | f1/total_people/count6/newclk_reg/Q | f1/total_people/count6/newclk_reg_0 |
| 37       | FDCE/Q          | None       | SLICE_X56Y49/A5FF | X1Y0         |           4 |               0 |              |       | f1/total_price/count6/newclk_reg/Q  | f1/total_price/count6/newclk_reg_0  |
| 38       | FDCE/Q          | None       | SLICE_X57Y48/CFF  | X1Y0         |           4 |               0 |              |       | f1/wait_price/count6/newclk_reg/Q   | f1/wait_price/count6/newclk_reg_0   |
+----------+-----------------+------------+-------------------+--------------+-------------+-----------------+--------------+-------+-------------------------------------+-------------------------------------+
* Local Clocks in this context represents only clocks driven by non-global buffers
** Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
*** Non-Clock Loads column represents cell count of non-clock pin loads


5. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  1200 |    0 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  253 |  1500 |   60 |   450 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  1200 |    0 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   57 |  1500 |   29 |   450 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  1800 |    0 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     4 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |   950 |    0 |   300 |    0 |    10 |    0 |     5 |    0 |    20 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y2 |  0 |  0 |
| Y1 |  0 |  0 |
| Y0 |  0 |  0 |
+----+----+----+


7. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net            |
+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+----------------+
| g0        | BUFG/O          | n/a               |       |             |               |          92 |        0 |              0 |        0 | clk0_IBUF_BUFG |
+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+-----+-----------------------+
|    | X0 | X1  | HORIZONTAL PROG DELAY |
+----+----+-----+-----------------------+
| Y2 |  0 |   0 |                     - |
| Y1 |  0 |  20 |                     0 |
| Y0 |  0 |  72 |                     0 |
+----+----+-----+-----------------------+


8. Clock Region Cell Placement per Global Clock: Region X1Y0
------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+----------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+----------------+
| g0        | n/a   | BUFG/O          | None       |          72 |               0 | 72 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | clk0_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+----------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


9. Clock Region Cell Placement per Global Clock: Region X1Y1
------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+----------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+----------------+
| g0        | n/a   | BUFG/O          | None       |          20 |               0 | 20 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | clk0_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+----------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y0 [get_cells clk0_IBUF_BUFG_inst]

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X0Y26 [get_ports clk0]

# Clock net "clk0_IBUF_BUFG" driven by instance "clk0_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_clk0_IBUF_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_clk0_IBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk0_IBUF_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_clk0_IBUF_BUFG}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup
