Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Nov  1 16:17:16 2021
| Host         : LAPTOP-7F5OQ7U4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325tl-ffg676
| Speed File   : -2L  PRODUCTION 1.09 2013-11-03
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (6827)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1158)
5. checking no_input_delay (15)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6827)
---------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: SW[12] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core/exp_unit/curState_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core/reg_EXE_MEM/mret_MEM_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core/reg_MEM_WB/exp_vector_WB_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core/reg_MEM_WB/exp_vector_WB_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core/reg_MEM_WB/exp_vector_WB_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core/reg_MEM_WB/exp_vector_WB_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core/reg_MEM_WB/isFlushed_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: rst_all_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[11]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[12]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[13]_rep/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[27]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[28]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[29]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[30]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[31]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[3]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[4]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[5]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[11]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[12]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[13]_rep/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[27]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[28]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[29]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[30]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[31]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[3]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[4]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[5]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[11]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[12]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[13]_rep/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[27]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[28]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[29]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[30]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[31]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[3]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[4]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[5]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[11]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[12]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[13]_rep/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[27]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[28]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[29]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[30]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[31]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[3]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[4]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[5]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[11]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[12]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[13]_rep/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[27]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[28]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[29]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[30]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[31]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[3]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[4]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[5]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1158)
---------------------------------------------------
 There are 1158 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.840    -1921.284                    379                 7421        0.072        0.000                      0                 7421        1.100        0.000                       0                  3141  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
CLK_200M_P  {0.000 2.500}        5.000           200.000         
  clkfbout  {0.000 2.500}        5.000           200.000         
  clkout0   {0.000 5.000}        10.000          100.000         
  clkout2   {0.000 20.000}       40.000          25.000          
  clkout3   {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_200M_P                                                                                                                                                      1.100        0.000                       0                     1  
  clkfbout                                                                                                                                                      3.214        0.000                       0                     3  
  clkout0           5.060        0.000                      0                   14        0.231        0.000                      0                   14        3.890        0.000                       0                   272  
  clkout2          32.838        0.000                      0                  298        0.072        0.000                      0                  298       19.095        0.000                       0                   162  
  clkout3          37.081        0.000                      0                 5178        0.166        0.000                      0                 5178       49.500        0.000                       0                  2703  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2       clkout0            -4.760     -606.014                    349                  594        0.416        0.000                      0                  594  
clkout3       clkout0            -9.840    -1724.849                    197                  197        1.843        0.000                      0                  197  
clkout0       clkout2             5.263        0.000                      0                   12        0.286        0.000                      0                   12  
clkout3       clkout2            15.472        0.000                      0                  135        0.264        0.000                      0                  135  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 43.167        0.000                      0                 1304        0.396        0.000                      0                 1304  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M_P
  To Clock:  CLK_200M_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_200M_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.214ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.786         5.000       3.214      BUFGCTRL_X0Y9    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.890ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.060ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 1.835ns (38.019%)  route 2.991ns (61.981%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.693ns = ( 8.307 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.592ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.504    -1.592    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X46Y235        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y235        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084    -0.508 f  vga/data_buf_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           1.118     0.610    vga/U12/number0[10]
    SLICE_X65Y238        LUT6 (Prop_lut6_I1_O)        0.189     0.799 f  vga/U12/ascii_code[6]_i_59/O
                         net (fo=1, routed)           0.000     0.799    vga/U12/ascii_code[6]_i_59_n_0
    SLICE_X65Y238        MUXF7 (Prop_muxf7_I1_O)      0.175     0.974 f  vga/U12/ascii_code_reg[6]_i_34/O
                         net (fo=4, routed)           0.869     1.844    vga/U12/number__0[2]
    SLICE_X60Y243        LUT4 (Prop_lut4_I2_O)        0.177     2.021 f  vga/U12/ascii_code[6]_i_16/O
                         net (fo=2, routed)           0.332     2.353    vga/U12/ascii_code[6]_i_16_n_0
    SLICE_X61Y244        LUT2 (Prop_lut2_I1_O)        0.070     2.423 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.346     2.770    vga/U12/ascii_code[5]_i_5_n_0
    SLICE_X59Y244        LUT6 (Prop_lut6_I3_O)        0.070     2.840 r  vga/U12/ascii_code[4]_i_2/O
                         net (fo=1, routed)           0.325     3.165    vga/U12/ascii_code[4]_i_2_n_0
    SLICE_X57Y245        LUT4 (Prop_lut4_I0_O)        0.070     3.235 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     3.235    vga/U12_n_177
    SLICE_X57Y245        FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.328     8.307    vga/CLK_OUT1
    SLICE_X57Y245        FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.002     8.305    
                         clock uncertainty           -0.066     8.239    
    SLICE_X57Y245        FDRE (Setup_fdre_C_D)        0.056     8.295    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          8.295    
                         arrival time                          -3.235    
  -------------------------------------------------------------------
                         slack                                  5.060    

Slack (MET) :             5.118ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.769ns  (logic 1.835ns (38.481%)  route 2.934ns (61.519%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.693ns = ( 8.307 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.592ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.504    -1.592    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X46Y235        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y235        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084    -0.508 f  vga/data_buf_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           1.118     0.610    vga/U12/number0[10]
    SLICE_X65Y238        LUT6 (Prop_lut6_I1_O)        0.189     0.799 f  vga/U12/ascii_code[6]_i_59/O
                         net (fo=1, routed)           0.000     0.799    vga/U12/ascii_code[6]_i_59_n_0
    SLICE_X65Y238        MUXF7 (Prop_muxf7_I1_O)      0.175     0.974 f  vga/U12/ascii_code_reg[6]_i_34/O
                         net (fo=4, routed)           0.869     1.844    vga/U12/number__0[2]
    SLICE_X60Y243        LUT4 (Prop_lut4_I2_O)        0.177     2.021 f  vga/U12/ascii_code[6]_i_16/O
                         net (fo=2, routed)           0.332     2.353    vga/U12/ascii_code[6]_i_16_n_0
    SLICE_X61Y244        LUT2 (Prop_lut2_I1_O)        0.070     2.423 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.275     2.698    vga/U12/ascii_code[5]_i_5_n_0
    SLICE_X60Y244        LUT6 (Prop_lut6_I2_O)        0.070     2.768 r  vga/U12/ascii_code[5]_i_2/O
                         net (fo=1, routed)           0.339     3.107    vga/U12/ascii_code[5]_i_2_n_0
    SLICE_X57Y244        LUT4 (Prop_lut4_I0_O)        0.070     3.177 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     3.177    vga/U12_n_176
    SLICE_X57Y244        FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.328     8.307    vga/CLK_OUT1
    SLICE_X57Y244        FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.002     8.305    
                         clock uncertainty           -0.066     8.239    
    SLICE_X57Y244        FDRE (Setup_fdre_C_D)        0.056     8.295    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          8.295    
                         arrival time                          -3.177    
  -------------------------------------------------------------------
                         slack                                  5.118    

Slack (MET) :             5.133ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.835ns  (logic 1.626ns (33.632%)  route 3.209ns (66.368%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.694ns = ( 8.306 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.673ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.423    -1.673    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X66Y231        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y231        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.083    -0.590 r  vga/data_buf_reg_0_3_0_5/RAMB_D1/O
                         net (fo=1, routed)           1.147     0.557    vga/U12/number0[3]
    SLICE_X62Y241        LUT6 (Prop_lut6_I5_O)        0.070     0.627 r  vga/U12/ascii_code[6]_i_61/O
                         net (fo=1, routed)           0.000     0.627    vga/U12/ascii_code[6]_i_61_n_0
    SLICE_X62Y241        MUXF7 (Prop_muxf7_I1_O)      0.158     0.785 r  vga/U12/ascii_code_reg[6]_i_35/O
                         net (fo=3, routed)           0.791     1.575    vga/U12/number__0[3]
    SLICE_X67Y239        LUT3 (Prop_lut3_I2_O)        0.175     1.750 f  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.815     2.566    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X59Y244        LUT6 (Prop_lut6_I1_O)        0.070     2.636 r  vga/U12/ascii_code[6]_i_6/O
                         net (fo=1, routed)           0.456     3.092    vga/U12/ascii_code[6]_i_6_n_0
    SLICE_X59Y245        LUT5 (Prop_lut5_I0_O)        0.070     3.162 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     3.162    vga/U12_n_175
    SLICE_X59Y245        FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.327     8.306    vga/CLK_OUT1
    SLICE_X59Y245        FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism             -0.002     8.304    
                         clock uncertainty           -0.066     8.238    
    SLICE_X59Y245        FDRE (Setup_fdre_C_D)        0.057     8.295    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          8.295    
                         arrival time                          -3.162    
  -------------------------------------------------------------------
                         slack                                  5.133    

Slack (MET) :             5.244ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 1.696ns (35.908%)  route 3.027ns (64.092%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.694ns = ( 8.306 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.673ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.423    -1.673    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X66Y231        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y231        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.083    -0.590 f  vga/data_buf_reg_0_3_0_5/RAMB_D1/O
                         net (fo=1, routed)           1.147     0.557    vga/U12/number0[3]
    SLICE_X62Y241        LUT6 (Prop_lut6_I5_O)        0.070     0.627 f  vga/U12/ascii_code[6]_i_61/O
                         net (fo=1, routed)           0.000     0.627    vga/U12/ascii_code[6]_i_61_n_0
    SLICE_X62Y241        MUXF7 (Prop_muxf7_I1_O)      0.158     0.785 f  vga/U12/ascii_code_reg[6]_i_35/O
                         net (fo=3, routed)           0.791     1.575    vga/U12/number__0[3]
    SLICE_X67Y239        LUT3 (Prop_lut3_I2_O)        0.175     1.750 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.519     2.269    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X60Y242        LUT5 (Prop_lut5_I4_O)        0.070     2.339 r  vga/U12/ascii_code[2]_i_5/O
                         net (fo=1, routed)           0.219     2.558    vga/U12/ascii_code[2]_i_5_n_0
    SLICE_X60Y242        LUT5 (Prop_lut5_I2_O)        0.070     2.628 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.352     2.980    vga/U12/ascii_code[2]_i_2_n_0
    SLICE_X59Y245        LUT4 (Prop_lut4_I0_O)        0.070     3.050 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     3.050    vga/U12_n_179
    SLICE_X59Y245        FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.327     8.306    vga/CLK_OUT1
    SLICE_X59Y245        FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism             -0.002     8.304    
                         clock uncertainty           -0.066     8.238    
    SLICE_X59Y245        FDRE (Setup_fdre_C_D)        0.056     8.294    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          8.294    
                         arrival time                          -3.050    
  -------------------------------------------------------------------
                         slack                                  5.244    

Slack (MET) :             5.396ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 1.696ns (36.743%)  route 2.920ns (63.257%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.695ns = ( 8.305 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.673ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.423    -1.673    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X66Y231        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y231        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.083    -0.590 f  vga/data_buf_reg_0_3_0_5/RAMB_D1/O
                         net (fo=1, routed)           1.147     0.557    vga/U12/number0[3]
    SLICE_X62Y241        LUT6 (Prop_lut6_I5_O)        0.070     0.627 f  vga/U12/ascii_code[6]_i_61/O
                         net (fo=1, routed)           0.000     0.627    vga/U12/ascii_code[6]_i_61_n_0
    SLICE_X62Y241        MUXF7 (Prop_muxf7_I1_O)      0.158     0.785 f  vga/U12/ascii_code_reg[6]_i_35/O
                         net (fo=3, routed)           0.791     1.575    vga/U12/number__0[3]
    SLICE_X67Y239        LUT3 (Prop_lut3_I2_O)        0.175     1.750 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.422     2.172    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X60Y243        LUT4 (Prop_lut4_I3_O)        0.070     2.242 r  vga/U12/ascii_code[1]_i_5/O
                         net (fo=1, routed)           0.305     2.547    vga/U12/ascii_code[1]_i_5_n_0
    SLICE_X59Y243        LUT5 (Prop_lut5_I2_O)        0.070     2.617 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.256     2.873    vga/U12/ascii_code[1]_i_2_n_0
    SLICE_X58Y243        LUT4 (Prop_lut4_I0_O)        0.070     2.943 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     2.943    vga/U12_n_180
    SLICE_X58Y243        FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.326     8.305    vga/CLK_OUT1
    SLICE_X58Y243        FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.002     8.303    
                         clock uncertainty           -0.066     8.237    
    SLICE_X58Y243        FDRE (Setup_fdre_C_D)        0.102     8.339    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          8.339    
                         arrival time                          -2.943    
  -------------------------------------------------------------------
                         slack                                  5.396    

Slack (MET) :             5.461ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 1.696ns (37.647%)  route 2.809ns (62.353%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.695ns = ( 8.305 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.673ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.423    -1.673    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X66Y231        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y231        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.083    -0.590 f  vga/data_buf_reg_0_3_0_5/RAMB_D1/O
                         net (fo=1, routed)           1.147     0.557    vga/U12/number0[3]
    SLICE_X62Y241        LUT6 (Prop_lut6_I5_O)        0.070     0.627 f  vga/U12/ascii_code[6]_i_61/O
                         net (fo=1, routed)           0.000     0.627    vga/U12/ascii_code[6]_i_61_n_0
    SLICE_X62Y241        MUXF7 (Prop_muxf7_I1_O)      0.158     0.785 f  vga/U12/ascii_code_reg[6]_i_35/O
                         net (fo=3, routed)           0.791     1.575    vga/U12/number__0[3]
    SLICE_X67Y239        LUT3 (Prop_lut3_I2_O)        0.175     1.750 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.519     2.269    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X60Y243        LUT6 (Prop_lut6_I5_O)        0.070     2.339 r  vga/U12/ascii_code[3]_i_5/O
                         net (fo=1, routed)           0.225     2.564    vga/U12/ascii_code[3]_i_5_n_0
    SLICE_X59Y243        LUT5 (Prop_lut5_I2_O)        0.070     2.634 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.128     2.762    vga/U12/ascii_code[3]_i_2_n_0
    SLICE_X59Y243        LUT4 (Prop_lut4_I0_O)        0.070     2.832 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     2.832    vga/U12_n_178
    SLICE_X59Y243        FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.326     8.305    vga/CLK_OUT1
    SLICE_X59Y243        FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.002     8.303    
                         clock uncertainty           -0.066     8.237    
    SLICE_X59Y243        FDRE (Setup_fdre_C_D)        0.056     8.293    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          8.293    
                         arrival time                          -2.832    
  -------------------------------------------------------------------
                         slack                                  5.461    

Slack (MET) :             5.979ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_12_17/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 1.712ns (43.036%)  route 2.266ns (56.964%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.700ns = ( 8.300 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.669ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.427    -1.669    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X66Y233        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y233        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084    -0.585 r  vga/data_buf_reg_0_3_12_17/RAMC/O
                         net (fo=1, routed)           1.226     0.641    vga/U12/number0[16]
    SLICE_X61Y243        LUT6 (Prop_lut6_I3_O)        0.189     0.830 r  vga/U12/ascii_code[0]_inv_i_14/O
                         net (fo=1, routed)           0.000     0.830    vga/U12/ascii_code[0]_inv_i_14_n_0
    SLICE_X61Y243        MUXF7 (Prop_muxf7_I1_O)      0.194     1.024 r  vga/U12/ascii_code_reg[0]_inv_i_5/O
                         net (fo=5, routed)           0.791     1.815    vga/U12/number__0[0]
    SLICE_X67Y239        LUT6 (Prop_lut6_I1_O)        0.175     1.990 f  vga/U12/ascii_code[0]_inv_i_2/O
                         net (fo=1, routed)           0.249     2.239    vga/U12/ascii_code[0]_inv_i_2_n_0
    SLICE_X71Y239        LUT5 (Prop_lut5_I0_O)        0.070     2.309 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     2.309    vga/U12_n_181
    SLICE_X71Y239        FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.321     8.300    vga/CLK_OUT1
    SLICE_X71Y239        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism             -0.002     8.298    
                         clock uncertainty           -0.066     8.232    
    SLICE_X71Y239        FDRE (Setup_fdre_C_D)        0.056     8.288    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          8.288    
                         arrival time                          -2.309    
  -------------------------------------------------------------------
                         slack                                  5.979    

Slack (MET) :             7.928ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.366ns  (logic 0.338ns (24.742%)  route 1.028ns (75.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns = ( 8.345 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.664ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.432    -1.664    vga/CLK_OUT1
    SLICE_X71Y239        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y239        FDRE (Prop_fdre_C_Q)         0.338    -1.326 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           1.028    -0.298    vga/FONT_8X16/ADDR[7]
    RAMB18_X2Y98         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.365     8.345    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y98         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.002     8.342    
                         clock uncertainty           -0.066     8.276    
    RAMB18_X2Y98         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.646     7.630    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.630    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  7.928    

Slack (MET) :             8.133ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.389ns (33.640%)  route 0.767ns (66.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns = ( 8.345 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.659ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.437    -1.659    vga/CLK_OUT1
    SLICE_X58Y243        FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y243        FDRE (Prop_fdre_C_Q)         0.389    -1.270 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.767    -0.503    vga/FONT_8X16/ADDR[8]
    RAMB18_X2Y98         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.365     8.345    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y98         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.002     8.342    
                         clock uncertainty           -0.066     8.276    
    RAMB18_X2Y98         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.646     7.630    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.630    
                         arrival time                           0.503    
  -------------------------------------------------------------------
                         slack                                  8.133    

Slack (MET) :             8.196ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.338ns (30.914%)  route 0.755ns (69.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns = ( 8.345 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.659ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.437    -1.659    vga/CLK_OUT1
    SLICE_X59Y243        FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y243        FDRE (Prop_fdre_C_Q)         0.338    -1.321 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.755    -0.566    vga/FONT_8X16/ADDR[10]
    RAMB18_X2Y98         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.365     8.345    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y98         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.002     8.342    
                         clock uncertainty           -0.066     8.276    
    RAMB18_X2Y98         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.646     7.630    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.630    
                         arrival time                           0.566    
  -------------------------------------------------------------------
                         slack                                  8.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.132ns (28.803%)  route 0.326ns (71.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.707    -0.794    vga/CLK_OUT1
    SLICE_X57Y244        FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y244        FDRE (Prop_fdre_C_Q)         0.132    -0.662 r  vga/ascii_code_reg[5]/Q
                         net (fo=1, routed)           0.326    -0.336    vga/FONT_8X16/ADDR[12]
    RAMB18_X2Y98         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.022    -0.957    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y98         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.231    -0.726    
    RAMB18_X2Y98         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.159    -0.567    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.132ns (25.905%)  route 0.378ns (74.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.707    -0.794    vga/CLK_OUT1
    SLICE_X57Y245        FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y245        FDRE (Prop_fdre_C_Q)         0.132    -0.662 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.378    -0.285    vga/FONT_8X16/ADDR[11]
    RAMB18_X2Y98         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.022    -0.957    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y98         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.231    -0.726    
    RAMB18_X2Y98         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.159    -0.567    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.132ns (25.742%)  route 0.381ns (74.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.707    -0.794    vga/CLK_OUT1
    SLICE_X59Y245        FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y245        FDRE (Prop_fdre_C_Q)         0.132    -0.662 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.381    -0.282    vga/FONT_8X16/ADDR[13]
    RAMB18_X2Y98         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.022    -0.957    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y98         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.231    -0.726    
    RAMB18_X2Y98         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.159    -0.567    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.132ns (25.581%)  route 0.384ns (74.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.707    -0.794    vga/CLK_OUT1
    SLICE_X59Y245        FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y245        FDRE (Prop_fdre_C_Q)         0.132    -0.662 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.384    -0.278    vga/FONT_8X16/ADDR[9]
    RAMB18_X2Y98         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.022    -0.957    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y98         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.231    -0.726    
    RAMB18_X2Y98         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.159    -0.567    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.132ns (25.367%)  route 0.388ns (74.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.707    -0.794    vga/CLK_OUT1
    SLICE_X59Y243        FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y243        FDRE (Prop_fdre_C_Q)         0.132    -0.662 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.388    -0.274    vga/FONT_8X16/ADDR[10]
    RAMB18_X2Y98         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.022    -0.957    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y98         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.231    -0.726    
    RAMB18_X2Y98         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.159    -0.567    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.149ns (27.677%)  route 0.389ns (72.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.707    -0.794    vga/CLK_OUT1
    SLICE_X58Y243        FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y243        FDRE (Prop_fdre_C_Q)         0.149    -0.645 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.389    -0.256    vga/FONT_8X16/ADDR[8]
    RAMB18_X2Y98         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.022    -0.957    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y98         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.231    -0.726    
    RAMB18_X2Y98         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.159    -0.567    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.132ns (19.698%)  route 0.538ns (80.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.701    -0.800    vga/CLK_OUT1
    SLICE_X71Y239        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y239        FDRE (Prop_fdre_C_Q)         0.132    -0.668 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.538    -0.130    vga/FONT_8X16/ADDR[7]
    RAMB18_X2Y98         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.022    -0.957    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y98         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.231    -0.726    
    RAMB18_X2Y98         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.159    -0.567    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 vga/strdata_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.347ns (41.519%)  route 0.489ns (58.481%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.997ns
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.706    -0.795    vga/CLK_OUT1
    SLICE_X65Y242        FDRE                                         r  vga/strdata_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y242        FDRE (Prop_fdre_C_Q)         0.132    -0.663 r  vga/strdata_reg[44]/Q
                         net (fo=1, routed)           0.066    -0.598    vga/U12/strdata[39]
    SLICE_X64Y242        LUT6 (Prop_lut6_I3_O)        0.035    -0.563 r  vga/U12/ascii_code[4]_i_10/O
                         net (fo=1, routed)           0.000    -0.563    vga/U12/ascii_code[4]_i_10_n_0
    SLICE_X64Y242        MUXF7 (Prop_muxf7_I1_O)      0.062    -0.501 r  vga/U12/ascii_code_reg[4]_i_4/O
                         net (fo=1, routed)           0.262    -0.239    vga/U12/ascii_code0[4]
    SLICE_X59Y244        LUT6 (Prop_lut6_I1_O)        0.083    -0.156 r  vga/U12/ascii_code[4]_i_2/O
                         net (fo=1, routed)           0.161     0.005    vga/U12/ascii_code[4]_i_2_n_0
    SLICE_X57Y245        LUT4 (Prop_lut4_I0_O)        0.035     0.040 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     0.040    vga/U12_n_177
    SLICE_X57Y245        FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.982    -0.997    vga/CLK_OUT1
    SLICE_X57Y245        FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism              0.231    -0.765    
    SLICE_X57Y245        FDRE (Hold_fdre_C_D)         0.102    -0.663    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 vga/strdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.363ns (41.271%)  route 0.517ns (58.729%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.004ns
    Source Clock Delay      (SCD):    -0.797ns
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.704    -0.797    vga/CLK_OUT1
    SLICE_X66Y242        FDRE                                         r  vga/strdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y242        FDRE (Prop_fdre_C_Q)         0.149    -0.648 f  vga/strdata_reg[0]/Q
                         net (fo=1, routed)           0.057    -0.591    vga/U12/strdata[0]
    SLICE_X67Y242        LUT6 (Prop_lut6_I5_O)        0.035    -0.556 f  vga/U12/ascii_code[0]_inv_i_15/O
                         net (fo=1, routed)           0.000    -0.556    vga/U12/ascii_code[0]_inv_i_15_n_0
    SLICE_X67Y242        MUXF7 (Prop_muxf7_I0_O)      0.061    -0.495 f  vga/U12/ascii_code_reg[0]_inv_i_6/O
                         net (fo=1, routed)           0.341    -0.154    vga/U12/ascii_code0[0]
    SLICE_X67Y239        LUT6 (Prop_lut6_I4_O)        0.083    -0.071 f  vga/U12/ascii_code[0]_inv_i_2/O
                         net (fo=1, routed)           0.118     0.047    vga/U12/ascii_code[0]_inv_i_2_n_0
    SLICE_X71Y239        LUT5 (Prop_lut5_I0_O)        0.035     0.082 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     0.082    vga/U12_n_181
    SLICE_X71Y239        FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.975    -1.004    vga/CLK_OUT1
    SLICE_X71Y239        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism              0.231    -0.772    
    SLICE_X71Y239        FDRE (Hold_fdre_C_D)         0.102    -0.670    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          0.670    
                         arrival time                           0.082    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 vga/strdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.346ns (38.442%)  route 0.554ns (61.558%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.998ns
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.705    -0.796    vga/CLK_OUT1
    SLICE_X64Y241        FDRE                                         r  vga/strdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y241        FDRE (Prop_fdre_C_Q)         0.132    -0.664 r  vga/strdata_reg[19]/Q
                         net (fo=1, routed)           0.095    -0.569    vga/U12/strdata[17]
    SLICE_X65Y241        LUT6 (Prop_lut6_I1_O)        0.035    -0.534 r  vga/U12/ascii_code[3]_i_10/O
                         net (fo=1, routed)           0.000    -0.534    vga/U12/ascii_code[3]_i_10_n_0
    SLICE_X65Y241        MUXF7 (Prop_muxf7_I0_O)      0.061    -0.473 r  vga/U12/ascii_code_reg[3]_i_4/O
                         net (fo=1, routed)           0.402    -0.071    vga/U12/ascii_code0[3]
    SLICE_X59Y243        LUT5 (Prop_lut5_I1_O)        0.083     0.012 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.057     0.069    vga/U12/ascii_code[3]_i_2_n_0
    SLICE_X59Y243        LUT4 (Prop_lut4_I0_O)        0.035     0.104 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     0.104    vga/U12_n_178
    SLICE_X59Y243        FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.981    -0.998    vga/CLK_OUT1
    SLICE_X59Y243        FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism              0.231    -0.766    
    SLICE_X59Y243        FDRE (Hold_fdre_C_D)         0.102    -0.664    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.768    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.685         10.000      7.315      RAMB18_X2Y98     vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.786         10.000      8.214      BUFGCTRL_X0Y1    CLK_GEN/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X71Y239    vga/ascii_code_reg[0]_inv/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X58Y243    vga/ascii_code_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X59Y245    vga/ascii_code_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X59Y243    vga/ascii_code_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y245    vga/ascii_code_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y244    vga/ascii_code_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X59Y245    vga/ascii_code_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X66Y233    vga/data_buf_reg_0_3_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X66Y233    vga/data_buf_reg_0_3_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X66Y233    vga/data_buf_reg_0_3_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X66Y233    vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X66Y233    vga/data_buf_reg_0_3_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X66Y233    vga/data_buf_reg_0_3_12_17/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.110         5.000       3.890      SLICE_X66Y233    vga/data_buf_reg_0_3_12_17/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.110         5.000       3.890      SLICE_X66Y233    vga/data_buf_reg_0_3_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X62Y232    vga/data_buf_reg_0_3_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X62Y232    vga/data_buf_reg_0_3_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X66Y233    vga/data_buf_reg_0_3_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X66Y233    vga/data_buf_reg_0_3_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X66Y233    vga/data_buf_reg_0_3_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X66Y233    vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X66Y233    vga/data_buf_reg_0_3_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X66Y233    vga/data_buf_reg_0_3_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.110         5.000       3.890      SLICE_X66Y233    vga/data_buf_reg_0_3_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.110         5.000       3.890      SLICE_X66Y233    vga/data_buf_reg_0_3_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X62Y232    vga/data_buf_reg_0_3_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X62Y232    vga/data_buf_reg_0_3_18_23/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       32.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.838ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.873ns  (logic 0.904ns (13.153%)  route 5.969ns (86.847%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 38.378 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.585ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.511    -1.585    vga/U12/CLK_OUT3
    SLICE_X45Y240        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y240        FDRE (Prop_fdre_C_Q)         0.338    -1.247 r  vga/U12/h_count_reg[3]/Q
                         net (fo=493, routed)         1.339     0.092    vga/U12/Q[1]
    SLICE_X47Y241        LUT6 (Prop_lut6_I1_O)        0.070     0.162 f  vga/U12/R[3]_i_21/O
                         net (fo=63, routed)          1.100     1.263    vga/U12/R[3]_i_21_n_0
    SLICE_X40Y250        LUT2 (Prop_lut2_I0_O)        0.082     1.345 r  vga/U12/ascii_code[6]_i_13/O
                         net (fo=3, routed)           1.337     2.682    vga/U12/ascii_code[6]_i_13_n_0
    SLICE_X52Y248        LUT6 (Prop_lut6_I3_O)        0.190     2.872 r  vga/U12/R[3]_i_18/O
                         net (fo=1, routed)           0.383     3.255    vga/U12/R[3]_i_18_n_0
    SLICE_X52Y248        LUT6 (Prop_lut6_I5_O)        0.070     3.325 r  vga/U12/R[3]_i_5/O
                         net (fo=2, routed)           0.524     3.849    vga/U12/p_36_in
    SLICE_X53Y247        LUT6 (Prop_lut6_I3_O)        0.070     3.919 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.638     4.557    vga/U12/dout1
    SLICE_X50Y246        LUT5 (Prop_lut5_I4_O)        0.084     4.641 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.647     5.288    vga/U12/G[3]_i_1_n_0
    SLICE_X48Y246        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.399    38.378    vga/U12/CLK_OUT3
    SLICE_X48Y246        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.002    38.376    
                         clock uncertainty           -0.081    38.295    
    SLICE_X48Y246        FDRE (Setup_fdre_C_D)       -0.168    38.127    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.127    
                         arrival time                          -5.288    
  -------------------------------------------------------------------
                         slack                                 32.838    

Slack (MET) :             32.850ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.878ns  (logic 0.904ns (13.143%)  route 5.974ns (86.857%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 38.378 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.585ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.511    -1.585    vga/U12/CLK_OUT3
    SLICE_X45Y240        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y240        FDRE (Prop_fdre_C_Q)         0.338    -1.247 r  vga/U12/h_count_reg[3]/Q
                         net (fo=493, routed)         1.339     0.092    vga/U12/Q[1]
    SLICE_X47Y241        LUT6 (Prop_lut6_I1_O)        0.070     0.162 f  vga/U12/R[3]_i_21/O
                         net (fo=63, routed)          1.100     1.263    vga/U12/R[3]_i_21_n_0
    SLICE_X40Y250        LUT2 (Prop_lut2_I0_O)        0.082     1.345 r  vga/U12/ascii_code[6]_i_13/O
                         net (fo=3, routed)           1.337     2.682    vga/U12/ascii_code[6]_i_13_n_0
    SLICE_X52Y248        LUT6 (Prop_lut6_I3_O)        0.190     2.872 r  vga/U12/R[3]_i_18/O
                         net (fo=1, routed)           0.383     3.255    vga/U12/R[3]_i_18_n_0
    SLICE_X52Y248        LUT6 (Prop_lut6_I5_O)        0.070     3.325 r  vga/U12/R[3]_i_5/O
                         net (fo=2, routed)           0.524     3.849    vga/U12/p_36_in
    SLICE_X53Y247        LUT6 (Prop_lut6_I3_O)        0.070     3.919 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.638     4.557    vga/U12/dout1
    SLICE_X50Y246        LUT5 (Prop_lut5_I4_O)        0.084     4.641 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.652     5.293    vga/U12/G[3]_i_1_n_0
    SLICE_X48Y246        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.399    38.378    vga/U12/CLK_OUT3
    SLICE_X48Y246        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.002    38.376    
                         clock uncertainty           -0.081    38.295    
    SLICE_X48Y246        FDRE (Setup_fdre_C_D)       -0.152    38.143    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         38.143    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                 32.850    

Slack (MET) :             33.048ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.760ns  (logic 0.890ns (13.166%)  route 5.870ns (86.834%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.693ns = ( 38.307 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.585ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.511    -1.585    vga/U12/CLK_OUT3
    SLICE_X45Y240        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y240        FDRE (Prop_fdre_C_Q)         0.338    -1.247 r  vga/U12/h_count_reg[3]/Q
                         net (fo=493, routed)         1.339     0.092    vga/U12/Q[1]
    SLICE_X47Y241        LUT6 (Prop_lut6_I1_O)        0.070     0.162 f  vga/U12/R[3]_i_21/O
                         net (fo=63, routed)          1.100     1.263    vga/U12/R[3]_i_21_n_0
    SLICE_X40Y250        LUT2 (Prop_lut2_I0_O)        0.082     1.345 r  vga/U12/ascii_code[6]_i_13/O
                         net (fo=3, routed)           1.337     2.682    vga/U12/ascii_code[6]_i_13_n_0
    SLICE_X52Y248        LUT6 (Prop_lut6_I3_O)        0.190     2.872 r  vga/U12/R[3]_i_18/O
                         net (fo=1, routed)           0.383     3.255    vga/U12/R[3]_i_18_n_0
    SLICE_X52Y248        LUT6 (Prop_lut6_I5_O)        0.070     3.325 r  vga/U12/R[3]_i_5/O
                         net (fo=2, routed)           0.524     3.849    vga/U12/p_36_in
    SLICE_X53Y247        LUT6 (Prop_lut6_I3_O)        0.070     3.919 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.638     4.557    vga/U12/dout1
    SLICE_X50Y246        LUT5 (Prop_lut5_I4_O)        0.070     4.627 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.548     5.175    vga/U12/B[2]_i_1_n_0
    SLICE_X50Y246        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.328    38.307    vga/U12/CLK_OUT3
    SLICE_X50Y246        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.002    38.305    
                         clock uncertainty           -0.081    38.224    
    SLICE_X50Y246        FDRE (Setup_fdre_C_D)       -0.001    38.223    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         38.223    
                         arrival time                          -5.175    
  -------------------------------------------------------------------
                         slack                                 33.048    

Slack (MET) :             33.075ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.615ns  (logic 0.902ns (13.636%)  route 5.713ns (86.364%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.693ns = ( 38.307 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.585ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.511    -1.585    vga/U12/CLK_OUT3
    SLICE_X45Y240        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y240        FDRE (Prop_fdre_C_Q)         0.338    -1.247 r  vga/U12/h_count_reg[3]/Q
                         net (fo=493, routed)         1.339     0.092    vga/U12/Q[1]
    SLICE_X47Y241        LUT6 (Prop_lut6_I1_O)        0.070     0.162 f  vga/U12/R[3]_i_21/O
                         net (fo=63, routed)          1.100     1.263    vga/U12/R[3]_i_21_n_0
    SLICE_X40Y250        LUT2 (Prop_lut2_I0_O)        0.082     1.345 r  vga/U12/ascii_code[6]_i_13/O
                         net (fo=3, routed)           1.337     2.682    vga/U12/ascii_code[6]_i_13_n_0
    SLICE_X52Y248        LUT6 (Prop_lut6_I3_O)        0.190     2.872 r  vga/U12/R[3]_i_18/O
                         net (fo=1, routed)           0.383     3.255    vga/U12/R[3]_i_18_n_0
    SLICE_X52Y248        LUT6 (Prop_lut6_I5_O)        0.070     3.325 r  vga/U12/R[3]_i_5/O
                         net (fo=2, routed)           0.524     3.849    vga/U12/p_36_in
    SLICE_X53Y247        LUT6 (Prop_lut6_I3_O)        0.070     3.919 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.633     4.552    vga/U12/dout1
    SLICE_X50Y246        LUT2 (Prop_lut2_I0_O)        0.082     4.634 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.396     5.030    vga/U12/R[3]_i_1_n_0
    SLICE_X50Y246        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.328    38.307    vga/U12/CLK_OUT3
    SLICE_X50Y246        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.002    38.305    
                         clock uncertainty           -0.081    38.224    
    SLICE_X50Y246        FDRE (Setup_fdre_C_D)       -0.119    38.105    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.105    
                         arrival time                          -5.030    
  -------------------------------------------------------------------
                         slack                                 33.075    

Slack (MET) :             33.207ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.482ns  (logic 0.902ns (13.915%)  route 5.580ns (86.085%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.693ns = ( 38.307 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.585ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.511    -1.585    vga/U12/CLK_OUT3
    SLICE_X45Y240        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y240        FDRE (Prop_fdre_C_Q)         0.338    -1.247 r  vga/U12/h_count_reg[3]/Q
                         net (fo=493, routed)         1.339     0.092    vga/U12/Q[1]
    SLICE_X47Y241        LUT6 (Prop_lut6_I1_O)        0.070     0.162 f  vga/U12/R[3]_i_21/O
                         net (fo=63, routed)          1.100     1.263    vga/U12/R[3]_i_21_n_0
    SLICE_X40Y250        LUT2 (Prop_lut2_I0_O)        0.082     1.345 r  vga/U12/ascii_code[6]_i_13/O
                         net (fo=3, routed)           1.337     2.682    vga/U12/ascii_code[6]_i_13_n_0
    SLICE_X52Y248        LUT6 (Prop_lut6_I3_O)        0.190     2.872 r  vga/U12/R[3]_i_18/O
                         net (fo=1, routed)           0.383     3.255    vga/U12/R[3]_i_18_n_0
    SLICE_X52Y248        LUT6 (Prop_lut6_I5_O)        0.070     3.325 r  vga/U12/R[3]_i_5/O
                         net (fo=2, routed)           0.524     3.849    vga/U12/p_36_in
    SLICE_X53Y247        LUT6 (Prop_lut6_I3_O)        0.070     3.919 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.633     4.552    vga/U12/dout1
    SLICE_X50Y246        LUT2 (Prop_lut2_I0_O)        0.082     4.634 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.263     4.897    vga/U12/R[3]_i_1_n_0
    SLICE_X50Y246        FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.328    38.307    vga/U12/CLK_OUT3
    SLICE_X50Y246        FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.002    38.305    
                         clock uncertainty           -0.081    38.224    
    SLICE_X50Y246        FDRE (Setup_fdre_C_D)       -0.119    38.105    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         38.105    
                         arrival time                          -4.897    
  -------------------------------------------------------------------
                         slack                                 33.207    

Slack (MET) :             33.423ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.454ns  (logic 0.614ns (9.514%)  route 5.840ns (90.486%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 38.378 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.585ns
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.511    -1.585    vga/U12/CLK_OUT3
    SLICE_X47Y246        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y246        FDRE (Prop_fdre_C_Q)         0.310    -1.275 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.704    -0.571    vga/U12/PRow[3]
    SLICE_X47Y246        LUT5 (Prop_lut5_I0_O)        0.164    -0.407 r  vga/U12/code_if[31]_i_5/O
                         net (fo=310, routed)         1.492     1.085    vga/U12/v_count_reg[3]_1
    SLICE_X33Y238        LUT6 (Prop_lut6_I0_O)        0.070     1.155 f  vga/U12/G[3]_i_3/O
                         net (fo=96, routed)          2.846     4.001    vga/U12/v_count_reg[8]_15
    SLICE_X50Y246        LUT4 (Prop_lut4_I3_O)        0.070     4.071 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.798     4.869    vga/U12/B[1]_i_1_n_0
    SLICE_X48Y246        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.399    38.378    vga/U12/CLK_OUT3
    SLICE_X48Y246        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism              0.009    38.387    
                         clock uncertainty           -0.081    38.306    
    SLICE_X48Y246        FDRE (Setup_fdre_C_D)       -0.014    38.292    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         38.292    
                         arrival time                          -4.869    
  -------------------------------------------------------------------
                         slack                                 33.423    

Slack (MET) :             33.427ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.450ns  (logic 0.614ns (9.519%)  route 5.836ns (90.481%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 38.378 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.585ns
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.511    -1.585    vga/U12/CLK_OUT3
    SLICE_X47Y246        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y246        FDRE (Prop_fdre_C_Q)         0.310    -1.275 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.704    -0.571    vga/U12/PRow[3]
    SLICE_X47Y246        LUT5 (Prop_lut5_I0_O)        0.164    -0.407 r  vga/U12/code_if[31]_i_5/O
                         net (fo=310, routed)         1.492     1.085    vga/U12/v_count_reg[3]_1
    SLICE_X33Y238        LUT6 (Prop_lut6_I0_O)        0.070     1.155 f  vga/U12/G[3]_i_3/O
                         net (fo=96, routed)          2.846     4.001    vga/U12/v_count_reg[8]_15
    SLICE_X50Y246        LUT4 (Prop_lut4_I3_O)        0.070     4.071 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.794     4.865    vga/U12/B[1]_i_1_n_0
    SLICE_X48Y246        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.399    38.378    vga/U12/CLK_OUT3
    SLICE_X48Y246        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism              0.009    38.387    
                         clock uncertainty           -0.081    38.306    
    SLICE_X48Y246        FDRE (Setup_fdre_C_D)       -0.013    38.293    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.293    
                         arrival time                          -4.865    
  -------------------------------------------------------------------
                         slack                                 33.427    

Slack (MET) :             33.699ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.059ns  (logic 0.623ns (10.282%)  route 5.436ns (89.718%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 38.378 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.585ns
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.511    -1.585    vga/U12/CLK_OUT3
    SLICE_X47Y246        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y246        FDRE (Prop_fdre_C_Q)         0.310    -1.275 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.704    -0.571    vga/U12/PRow[3]
    SLICE_X47Y246        LUT5 (Prop_lut5_I0_O)        0.164    -0.407 r  vga/U12/code_if[31]_i_5/O
                         net (fo=310, routed)         1.492     1.085    vga/U12/v_count_reg[3]_1
    SLICE_X33Y238        LUT6 (Prop_lut6_I0_O)        0.070     1.155 r  vga/U12/G[3]_i_3/O
                         net (fo=96, routed)          2.524     3.679    vga/U12/v_count_reg[8]_15
    SLICE_X50Y246        LUT4 (Prop_lut4_I2_O)        0.079     3.758 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.717     4.474    vga/U12/G[1]_i_1_n_0
    SLICE_X48Y246        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.399    38.378    vga/U12/CLK_OUT3
    SLICE_X48Y246        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.009    38.387    
                         clock uncertainty           -0.081    38.306    
    SLICE_X48Y246        FDRE (Setup_fdre_C_D)       -0.132    38.174    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.174    
                         arrival time                          -4.474    
  -------------------------------------------------------------------
                         slack                                 33.699    

Slack (MET) :             33.703ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.055ns  (logic 0.623ns (10.288%)  route 5.432ns (89.712%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 38.378 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.585ns
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.511    -1.585    vga/U12/CLK_OUT3
    SLICE_X47Y246        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y246        FDRE (Prop_fdre_C_Q)         0.310    -1.275 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.704    -0.571    vga/U12/PRow[3]
    SLICE_X47Y246        LUT5 (Prop_lut5_I0_O)        0.164    -0.407 r  vga/U12/code_if[31]_i_5/O
                         net (fo=310, routed)         1.492     1.085    vga/U12/v_count_reg[3]_1
    SLICE_X33Y238        LUT6 (Prop_lut6_I0_O)        0.070     1.155 r  vga/U12/G[3]_i_3/O
                         net (fo=96, routed)          2.524     3.679    vga/U12/v_count_reg[8]_15
    SLICE_X50Y246        LUT4 (Prop_lut4_I2_O)        0.079     3.758 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.713     4.470    vga/U12/G[1]_i_1_n_0
    SLICE_X48Y246        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.399    38.378    vga/U12/CLK_OUT3
    SLICE_X48Y246        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism              0.009    38.387    
                         clock uncertainty           -0.081    38.306    
    SLICE_X48Y246        FDRE (Setup_fdre_C_D)       -0.132    38.174    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         38.174    
                         arrival time                          -4.470    
  -------------------------------------------------------------------
                         slack                                 33.703    

Slack (MET) :             33.770ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.025ns  (logic 0.614ns (10.190%)  route 5.411ns (89.810%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.693ns = ( 38.307 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.585ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.511    -1.585    vga/U12/CLK_OUT3
    SLICE_X47Y246        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y246        FDRE (Prop_fdre_C_Q)         0.310    -1.275 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.704    -0.571    vga/U12/PRow[3]
    SLICE_X47Y246        LUT5 (Prop_lut5_I0_O)        0.164    -0.407 r  vga/U12/code_if[31]_i_5/O
                         net (fo=310, routed)         1.492     1.085    vga/U12/v_count_reg[3]_1
    SLICE_X33Y238        LUT6 (Prop_lut6_I0_O)        0.070     1.155 f  vga/U12/G[3]_i_3/O
                         net (fo=96, routed)          2.524     3.679    vga/U12/v_count_reg[8]_15
    SLICE_X50Y246        LUT4 (Prop_lut4_I1_O)        0.070     3.749 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.692     4.440    vga/U12/B[3]_i_1_n_0
    SLICE_X50Y246        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.328    38.307    vga/U12/CLK_OUT3
    SLICE_X50Y246        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.002    38.305    
                         clock uncertainty           -0.081    38.224    
    SLICE_X50Y246        FDRE (Setup_fdre_C_D)       -0.013    38.211    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         38.211    
                         arrival time                          -4.440    
  -------------------------------------------------------------------
                         slack                                 33.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.116ns (50.755%)  route 0.113ns (49.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.975ns
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    -0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.731    -0.771    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X63Y131        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y131        FDSE (Prop_fdse_C_Q)         0.116    -0.655 r  DISPLAY/P2S_SEG/buff_reg[23]/Q
                         net (fo=1, routed)           0.113    -0.543    DISPLAY/P2S_SEG/buff__0[23]
    SLICE_X62Y131        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.005    -0.975    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X62Y131        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.217    -0.758    
    SLICE_X62Y131        SRL16E (Hold_srl16e_CLK_D)
                                                      0.144    -0.614    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.543    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[47]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.116ns (51.030%)  route 0.111ns (48.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.976ns
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    -0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.731    -0.771    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X63Y131        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y131        FDSE (Prop_fdse_C_Q)         0.116    -0.655 r  DISPLAY/P2S_SEG/buff_reg[47]/Q
                         net (fo=1, routed)           0.111    -0.544    DISPLAY/P2S_SEG/buff__0[47]
    SLICE_X62Y130        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.003    -0.976    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X62Y130        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.218    -0.758    
    SLICE_X62Y130        SRL16E (Hold_srl16e_CLK_D)
                                                      0.136    -0.622    DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                          -0.544    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.116ns (51.028%)  route 0.111ns (48.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.975ns
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    -0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.731    -0.771    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X63Y131        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y131        FDSE (Prop_fdse_C_Q)         0.116    -0.655 r  DISPLAY/P2S_SEG/buff_reg[31]/Q
                         net (fo=1, routed)           0.111    -0.544    DISPLAY/P2S_SEG/buff__0[31]
    SLICE_X62Y131        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.005    -0.975    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X62Y131        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.217    -0.758    
    SLICE_X62Y131        SRL16E (Hold_srl16e_CLK_D)
                                                      0.136    -0.622    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                          -0.544    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/s_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.184ns (72.816%)  route 0.069ns (27.184%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.971ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    -0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.733    -0.769    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X66Y137        FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y137        FDRE (Prop_fdre_C_Q)         0.149    -0.620 f  DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/Q
                         net (fo=3, routed)           0.069    -0.551    DISPLAY/P2S_LED/FSM_onehot_state_reg_n_0_[3]
    SLICE_X67Y137        LUT4 (Prop_lut4_I0_O)        0.035    -0.516 r  DISPLAY/P2S_LED/s_clk_i_1__0/O
                         net (fo=1, routed)           0.000    -0.516    DISPLAY/P2S_LED/s_clk_i_1__0_n_0
    SLICE_X67Y137        FDRE                                         r  DISPLAY/P2S_LED/s_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.008    -0.971    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X67Y137        FDRE                                         r  DISPLAY/P2S_LED/s_clk_reg/C
                         clock pessimism              0.215    -0.756    
    SLICE_X67Y137        FDRE (Hold_fdre_C_D)         0.102    -0.654    DISPLAY/P2S_LED/s_clk_reg
  -------------------------------------------------------------------
                         required time                          0.654    
                         arrival time                          -0.516    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/FSM_onehot_btn_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.132ns (60.829%)  route 0.085ns (39.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.973ns
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    -0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.732    -0.770    BTN_SCAN/CLK_OUT3
    SLICE_X72Y137        FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137        FDRE (Prop_fdre_C_Q)         0.132    -0.638 r  BTN_SCAN/FSM_onehot_btn_x_reg[4]/Q
                         net (fo=6, routed)           0.085    -0.553    BTN_SCAN/FSM_onehot_btn_x_reg_n_0_[4]
    SLICE_X72Y137        FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.007    -0.973    BTN_SCAN/CLK_OUT3
    SLICE_X72Y137        FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[5]/C
                         clock pessimism              0.203    -0.770    
    SLICE_X72Y137        FDRE (Hold_fdre_C_D)         0.077    -0.693    BTN_SCAN/FSM_onehot_btn_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.693    
                         arrival time                          -0.553    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.132ns (37.389%)  route 0.221ns (62.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.976ns
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    -0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.732    -0.770    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X63Y132        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y132        FDSE (Prop_fdse_C_Q)         0.132    -0.638 r  DISPLAY/P2S_SEG/buff_reg[7]/Q
                         net (fo=1, routed)           0.221    -0.417    DISPLAY/P2S_SEG/buff__0[7]
    SLICE_X62Y130        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.003    -0.976    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X62Y130        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.218    -0.758    
    SLICE_X62Y130        SRL16E (Hold_srl16e_CLK_D)
                                                      0.189    -0.569    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.417    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.116ns (36.896%)  route 0.198ns (63.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.975ns
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    -0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.731    -0.771    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X63Y131        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y131        FDSE (Prop_fdse_C_Q)         0.116    -0.655 r  DISPLAY/P2S_SEG/buff_reg[15]/Q
                         net (fo=1, routed)           0.198    -0.457    DISPLAY/P2S_SEG/buff__0[15]
    SLICE_X62Y131        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.005    -0.975    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X62Y131        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.217    -0.758    
    SLICE_X62Y131        SRL16E (Hold_srl16e_CLK_D)
                                                      0.147    -0.611    DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.167ns (61.616%)  route 0.104ns (38.384%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.972ns
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    -0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.732    -0.770    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X69Y136        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y136        FDRE (Prop_fdre_C_Q)         0.132    -0.638 r  DISPLAY/P2S_LED/buff_reg[6]/Q
                         net (fo=1, routed)           0.104    -0.534    DISPLAY/P2S_LED/buff[6]
    SLICE_X68Y136        LUT5 (Prop_lut5_I0_O)        0.035    -0.499 r  DISPLAY/P2S_LED/buff[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.499    DISPLAY/P2S_LED/buff[7]_i_1_n_0
    SLICE_X68Y136        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.007    -0.972    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X68Y136        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[7]/C
                         clock pessimism              0.215    -0.757    
    SLICE_X68Y136        FDRE (Hold_fdre_C_D)         0.102    -0.655    DISPLAY/P2S_LED/buff_reg[7]
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.167ns (58.249%)  route 0.120ns (41.751%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.972ns
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    -0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.732    -0.770    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X67Y136        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y136        FDRE (Prop_fdre_C_Q)         0.132    -0.638 r  DISPLAY/P2S_LED/buff_reg[0]/Q
                         net (fo=1, routed)           0.120    -0.518    DISPLAY/P2S_LED/buff[0]
    SLICE_X68Y136        LUT5 (Prop_lut5_I0_O)        0.035    -0.483 r  DISPLAY/P2S_LED/buff[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.483    DISPLAY/P2S_LED/buff[1]_i_1_n_0
    SLICE_X68Y136        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.007    -0.972    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X68Y136        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[1]/C
                         clock pessimism              0.217    -0.755    
    SLICE_X68Y136        FDRE (Hold_fdre_C_D)         0.102    -0.653    DISPLAY/P2S_LED/buff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.132ns (53.372%)  route 0.115ns (46.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.972ns
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    -0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.732    -0.770    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X68Y136        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y136        FDRE (Prop_fdre_C_Q)         0.132    -0.638 r  DISPLAY/P2S_LED/buff_reg[7]/Q
                         net (fo=1, routed)           0.115    -0.523    DISPLAY/P2S_LED/buff[7]
    SLICE_X66Y136        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.007    -0.972    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X66Y136        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[8]/C
                         clock pessimism              0.217    -0.755    
    SLICE_X66Y136        FDRE (Hold_fdre_C_D)         0.061    -0.694    DISPLAY/P2S_LED/buff_reg[8]
  -------------------------------------------------------------------
                         required time                          0.694    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.786         40.000      38.214     BUFGCTRL_X0Y2    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X72Y137    BTN_SCAN/FSM_onehot_btn_x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X72Y137    BTN_SCAN/FSM_onehot_btn_x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X72Y137    BTN_SCAN/FSM_onehot_btn_x_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X72Y137    BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X72Y137    BTN_SCAN/FSM_onehot_btn_x_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X48Y246    vga/U12/G_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X48Y246    vga/U12/G_reg[1]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X48Y246    vga/U12/G_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X62Y130    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X62Y131    DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X62Y131    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X62Y131    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X62Y130    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X62Y130    DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X62Y130    DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X62Y130    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X62Y130    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X62Y130    DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X62Y130    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X62Y130    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X62Y131    DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X62Y131    DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X62Y131    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X62Y131    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X62Y131    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X62Y131    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X62Y130    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X62Y130    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       37.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.081ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[64][0]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.916ns  (logic 0.753ns (5.830%)  route 12.163ns (94.170%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.913ns = ( 50.913 - 50.000 ) 
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.425     1.187    core/reg_EXE_MEM/debug_clk
    SLICE_X51Y231        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y231        FDRE (Prop_fdre_C_Q)         0.338     1.525 f  core/reg_EXE_MEM/ALUO_MEM_reg[3]/Q
                         net (fo=651, routed)         4.796     6.321    core/data_ram/ALUO_MEM[3]
    SLICE_X69Y231        LUT2 (Prop_lut2_I0_O)        0.084     6.405 f  core/data_ram/i__i_1/O
                         net (fo=5, routed)           0.824     7.228    core/data_ram/i__i_1_n_0
    SLICE_X68Y216        LUT6 (Prop_lut6_I2_O)        0.191     7.419 f  core/data_ram/data[66][7]_i_3/O
                         net (fo=18, routed)          5.766    13.185    core/data_ram/data[66][7]_i_3_n_0
    SLICE_X38Y227        LUT6 (Prop_lut6_I1_O)        0.070    13.255 f  core/data_ram/data[64][0]_i_2/O
                         net (fo=1, routed)           0.778    14.033    core/data_ram/data[64][0]_i_2_n_0
    SLICE_X45Y226        LUT6 (Prop_lut6_I1_O)        0.070    14.103 r  core/data_ram/data[64][0]_i_1/O
                         net (fo=1, routed)           0.000    14.103    core/data_ram/data[64][0]_i_1_n_0
    SLICE_X45Y226        FDRE                                         r  core/data_ram/data_reg[64][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.383    50.913    core/data_ram/debug_clk
    SLICE_X45Y226        FDRE                                         r  core/data_ram/data_reg[64][0]/C  (IS_INVERTED)
                         clock pessimism              0.304    51.218    
                         clock uncertainty           -0.095    51.123    
    SLICE_X45Y226        FDRE (Setup_fdre_C_D)        0.061    51.184    core/data_ram/data_reg[64][0]
  -------------------------------------------------------------------
                         required time                         51.184    
                         arrival time                         -14.103    
  -------------------------------------------------------------------
                         slack                                 37.081    

Slack (MET) :             37.239ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[70][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        12.468ns  (logic 2.002ns (16.057%)  route 10.466ns (83.943%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.931ns = ( 100.931 - 100.000 ) 
    Source Clock Delay      (SCD):    1.194ns = ( 51.194 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    49.003    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    49.073 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.595    49.669    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.762 f  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.432    51.194    core/data_ram/debug_clk
    SLICE_X58Y236        FDRE                                         r  core/data_ram/data_reg[70][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y236        FDRE (Prop_fdre_C_Q)         0.393    51.587 r  core/data_ram/data_reg[70][7]/Q
                         net (fo=5, routed)           1.127    52.714    core/data_ram/data_reg[70]_56[7]
    SLICE_X49Y236        LUT6 (Prop_lut6_I1_O)        0.070    52.784 r  core/data_ram/i___223_i_8/O
                         net (fo=1, routed)           0.000    52.784    core/data_ram/i___223_i_8_n_0
    SLICE_X49Y236        MUXF7 (Prop_muxf7_I1_O)      0.194    52.978 r  core/data_ram/i___223_i_3/O
                         net (fo=2, routed)           0.000    52.978    core/data_ram/i___223_i_3_n_0
    SLICE_X49Y236        MUXF8 (Prop_muxf8_I0_O)      0.070    53.048 r  core/data_ram/i___223_i_1/O
                         net (fo=1, routed)           0.641    53.688    core/data_ram/i___223_i_1_n_0
    SLICE_X47Y241        LUT5 (Prop_lut5_I0_O)        0.183    53.871 r  core/data_ram/i___223/O
                         net (fo=3, routed)           0.690    54.561    core/data_ram/i___223_n_0
    SLICE_X42Y236        LUT6 (Prop_lut6_I5_O)        0.070    54.631 r  core/data_ram/MDR_WB[30]_i_6/O
                         net (fo=17, routed)          1.034    55.665    core/data_ram/MDR_WB[30]_i_6_n_0
    SLICE_X40Y216        LUT6 (Prop_lut6_I2_O)        0.070    55.735 r  core/data_ram/MDR_WB[16]_i_3/O
                         net (fo=3, routed)           0.525    56.260    core/reg_EXE_MEM/RAMout_MEM[11]
    SLICE_X36Y216        LUT6 (Prop_lut6_I1_O)        0.070    56.330 r  core/reg_EXE_MEM/A_EX[16]_i_2/O
                         net (fo=1, routed)           0.434    56.764    core/reg_EXE_MEM/A_EX[16]_i_2_n_0
    SLICE_X35Y215        LUT5 (Prop_lut5_I0_O)        0.070    56.834 r  core/reg_EXE_MEM/A_EX[16]_i_1/O
                         net (fo=6, routed)           0.737    57.571    core/reg_EXE_MEM/ALUO_MEM_reg[30]_2[11]
    SLICE_X38Y217        LUT4 (Prop_lut4_I3_O)        0.070    57.641 r  core/reg_EXE_MEM/Q[31]_i_43/O
                         net (fo=1, routed)           0.000    57.641    core/cmp_ID/Q_reg[31]_i_16_1[0]
    SLICE_X38Y217        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.390    58.031 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    58.031    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X38Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072    58.103 r  core/cmp_ID/Q_reg[31]_i_16/CO[3]
                         net (fo=3, routed)           0.825    58.928    core/reg_IF_ID/i_/Q[31]_i_4_0[0]
    SLICE_X36Y217        LUT6 (Prop_lut6_I2_O)        0.070    58.998 f  core/reg_IF_ID/Q[31]_i_13/O
                         net (fo=1, routed)           0.754    59.752    core/ctrl/Q_reg[0]
    SLICE_X29Y221        LUT6 (Prop_lut6_I2_O)        0.070    59.822 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          1.436    61.258    core/exp_unit/Branch_ctrl
    SLICE_X26Y235        LUT5 (Prop_lut5_I0_O)        0.070    61.328 f  core/exp_unit/IR_ID[28]_i_5/O
                         net (fo=28, routed)          0.515    61.843    core/reg_IF_ID/flush02_out
    SLICE_X32Y231        LUT2 (Prop_lut2_I1_O)        0.070    61.913 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.748    63.662    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X31Y217        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    98.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.913 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.529    99.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.530 r  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.401   100.931    core/reg_IF_ID/debug_clk
    SLICE_X31Y217        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[10]/C
                         clock pessimism              0.304   101.236    
                         clock uncertainty           -0.095   101.141    
    SLICE_X31Y217        FDCE (Setup_fdce_C_CE)      -0.240   100.901    core/reg_IF_ID/PCurrent_ID_reg[10]
  -------------------------------------------------------------------
                         required time                        100.901    
                         arrival time                         -63.662    
  -------------------------------------------------------------------
                         slack                                 37.239    

Slack (MET) :             37.239ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[70][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        12.468ns  (logic 2.002ns (16.057%)  route 10.466ns (83.943%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.931ns = ( 100.931 - 100.000 ) 
    Source Clock Delay      (SCD):    1.194ns = ( 51.194 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    49.003    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    49.073 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.595    49.669    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.762 f  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.432    51.194    core/data_ram/debug_clk
    SLICE_X58Y236        FDRE                                         r  core/data_ram/data_reg[70][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y236        FDRE (Prop_fdre_C_Q)         0.393    51.587 r  core/data_ram/data_reg[70][7]/Q
                         net (fo=5, routed)           1.127    52.714    core/data_ram/data_reg[70]_56[7]
    SLICE_X49Y236        LUT6 (Prop_lut6_I1_O)        0.070    52.784 r  core/data_ram/i___223_i_8/O
                         net (fo=1, routed)           0.000    52.784    core/data_ram/i___223_i_8_n_0
    SLICE_X49Y236        MUXF7 (Prop_muxf7_I1_O)      0.194    52.978 r  core/data_ram/i___223_i_3/O
                         net (fo=2, routed)           0.000    52.978    core/data_ram/i___223_i_3_n_0
    SLICE_X49Y236        MUXF8 (Prop_muxf8_I0_O)      0.070    53.048 r  core/data_ram/i___223_i_1/O
                         net (fo=1, routed)           0.641    53.688    core/data_ram/i___223_i_1_n_0
    SLICE_X47Y241        LUT5 (Prop_lut5_I0_O)        0.183    53.871 r  core/data_ram/i___223/O
                         net (fo=3, routed)           0.690    54.561    core/data_ram/i___223_n_0
    SLICE_X42Y236        LUT6 (Prop_lut6_I5_O)        0.070    54.631 r  core/data_ram/MDR_WB[30]_i_6/O
                         net (fo=17, routed)          1.034    55.665    core/data_ram/MDR_WB[30]_i_6_n_0
    SLICE_X40Y216        LUT6 (Prop_lut6_I2_O)        0.070    55.735 r  core/data_ram/MDR_WB[16]_i_3/O
                         net (fo=3, routed)           0.525    56.260    core/reg_EXE_MEM/RAMout_MEM[11]
    SLICE_X36Y216        LUT6 (Prop_lut6_I1_O)        0.070    56.330 r  core/reg_EXE_MEM/A_EX[16]_i_2/O
                         net (fo=1, routed)           0.434    56.764    core/reg_EXE_MEM/A_EX[16]_i_2_n_0
    SLICE_X35Y215        LUT5 (Prop_lut5_I0_O)        0.070    56.834 r  core/reg_EXE_MEM/A_EX[16]_i_1/O
                         net (fo=6, routed)           0.737    57.571    core/reg_EXE_MEM/ALUO_MEM_reg[30]_2[11]
    SLICE_X38Y217        LUT4 (Prop_lut4_I3_O)        0.070    57.641 r  core/reg_EXE_MEM/Q[31]_i_43/O
                         net (fo=1, routed)           0.000    57.641    core/cmp_ID/Q_reg[31]_i_16_1[0]
    SLICE_X38Y217        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.390    58.031 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    58.031    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X38Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072    58.103 r  core/cmp_ID/Q_reg[31]_i_16/CO[3]
                         net (fo=3, routed)           0.825    58.928    core/reg_IF_ID/i_/Q[31]_i_4_0[0]
    SLICE_X36Y217        LUT6 (Prop_lut6_I2_O)        0.070    58.998 f  core/reg_IF_ID/Q[31]_i_13/O
                         net (fo=1, routed)           0.754    59.752    core/ctrl/Q_reg[0]
    SLICE_X29Y221        LUT6 (Prop_lut6_I2_O)        0.070    59.822 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          1.436    61.258    core/exp_unit/Branch_ctrl
    SLICE_X26Y235        LUT5 (Prop_lut5_I0_O)        0.070    61.328 f  core/exp_unit/IR_ID[28]_i_5/O
                         net (fo=28, routed)          0.515    61.843    core/reg_IF_ID/flush02_out
    SLICE_X32Y231        LUT2 (Prop_lut2_I1_O)        0.070    61.913 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.748    63.662    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X31Y217        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    98.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.913 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.529    99.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.530 r  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.401   100.931    core/reg_IF_ID/debug_clk
    SLICE_X31Y217        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[11]/C
                         clock pessimism              0.304   101.236    
                         clock uncertainty           -0.095   101.141    
    SLICE_X31Y217        FDCE (Setup_fdce_C_CE)      -0.240   100.901    core/reg_IF_ID/PCurrent_ID_reg[11]
  -------------------------------------------------------------------
                         required time                        100.901    
                         arrival time                         -63.662    
  -------------------------------------------------------------------
                         slack                                 37.239    

Slack (MET) :             37.239ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[70][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        12.468ns  (logic 2.002ns (16.057%)  route 10.466ns (83.943%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.931ns = ( 100.931 - 100.000 ) 
    Source Clock Delay      (SCD):    1.194ns = ( 51.194 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    49.003    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    49.073 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.595    49.669    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.762 f  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.432    51.194    core/data_ram/debug_clk
    SLICE_X58Y236        FDRE                                         r  core/data_ram/data_reg[70][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y236        FDRE (Prop_fdre_C_Q)         0.393    51.587 r  core/data_ram/data_reg[70][7]/Q
                         net (fo=5, routed)           1.127    52.714    core/data_ram/data_reg[70]_56[7]
    SLICE_X49Y236        LUT6 (Prop_lut6_I1_O)        0.070    52.784 r  core/data_ram/i___223_i_8/O
                         net (fo=1, routed)           0.000    52.784    core/data_ram/i___223_i_8_n_0
    SLICE_X49Y236        MUXF7 (Prop_muxf7_I1_O)      0.194    52.978 r  core/data_ram/i___223_i_3/O
                         net (fo=2, routed)           0.000    52.978    core/data_ram/i___223_i_3_n_0
    SLICE_X49Y236        MUXF8 (Prop_muxf8_I0_O)      0.070    53.048 r  core/data_ram/i___223_i_1/O
                         net (fo=1, routed)           0.641    53.688    core/data_ram/i___223_i_1_n_0
    SLICE_X47Y241        LUT5 (Prop_lut5_I0_O)        0.183    53.871 r  core/data_ram/i___223/O
                         net (fo=3, routed)           0.690    54.561    core/data_ram/i___223_n_0
    SLICE_X42Y236        LUT6 (Prop_lut6_I5_O)        0.070    54.631 r  core/data_ram/MDR_WB[30]_i_6/O
                         net (fo=17, routed)          1.034    55.665    core/data_ram/MDR_WB[30]_i_6_n_0
    SLICE_X40Y216        LUT6 (Prop_lut6_I2_O)        0.070    55.735 r  core/data_ram/MDR_WB[16]_i_3/O
                         net (fo=3, routed)           0.525    56.260    core/reg_EXE_MEM/RAMout_MEM[11]
    SLICE_X36Y216        LUT6 (Prop_lut6_I1_O)        0.070    56.330 r  core/reg_EXE_MEM/A_EX[16]_i_2/O
                         net (fo=1, routed)           0.434    56.764    core/reg_EXE_MEM/A_EX[16]_i_2_n_0
    SLICE_X35Y215        LUT5 (Prop_lut5_I0_O)        0.070    56.834 r  core/reg_EXE_MEM/A_EX[16]_i_1/O
                         net (fo=6, routed)           0.737    57.571    core/reg_EXE_MEM/ALUO_MEM_reg[30]_2[11]
    SLICE_X38Y217        LUT4 (Prop_lut4_I3_O)        0.070    57.641 r  core/reg_EXE_MEM/Q[31]_i_43/O
                         net (fo=1, routed)           0.000    57.641    core/cmp_ID/Q_reg[31]_i_16_1[0]
    SLICE_X38Y217        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.390    58.031 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    58.031    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X38Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072    58.103 r  core/cmp_ID/Q_reg[31]_i_16/CO[3]
                         net (fo=3, routed)           0.825    58.928    core/reg_IF_ID/i_/Q[31]_i_4_0[0]
    SLICE_X36Y217        LUT6 (Prop_lut6_I2_O)        0.070    58.998 f  core/reg_IF_ID/Q[31]_i_13/O
                         net (fo=1, routed)           0.754    59.752    core/ctrl/Q_reg[0]
    SLICE_X29Y221        LUT6 (Prop_lut6_I2_O)        0.070    59.822 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          1.436    61.258    core/exp_unit/Branch_ctrl
    SLICE_X26Y235        LUT5 (Prop_lut5_I0_O)        0.070    61.328 f  core/exp_unit/IR_ID[28]_i_5/O
                         net (fo=28, routed)          0.515    61.843    core/reg_IF_ID/flush02_out
    SLICE_X32Y231        LUT2 (Prop_lut2_I1_O)        0.070    61.913 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.748    63.662    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X31Y217        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    98.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.913 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.529    99.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.530 r  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.401   100.931    core/reg_IF_ID/debug_clk
    SLICE_X31Y217        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[5]/C
                         clock pessimism              0.304   101.236    
                         clock uncertainty           -0.095   101.141    
    SLICE_X31Y217        FDCE (Setup_fdce_C_CE)      -0.240   100.901    core/reg_IF_ID/PCurrent_ID_reg[5]
  -------------------------------------------------------------------
                         required time                        100.901    
                         arrival time                         -63.662    
  -------------------------------------------------------------------
                         slack                                 37.239    

Slack (MET) :             37.239ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[70][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        12.468ns  (logic 2.002ns (16.057%)  route 10.466ns (83.943%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.931ns = ( 100.931 - 100.000 ) 
    Source Clock Delay      (SCD):    1.194ns = ( 51.194 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    49.003    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    49.073 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.595    49.669    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.762 f  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.432    51.194    core/data_ram/debug_clk
    SLICE_X58Y236        FDRE                                         r  core/data_ram/data_reg[70][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y236        FDRE (Prop_fdre_C_Q)         0.393    51.587 r  core/data_ram/data_reg[70][7]/Q
                         net (fo=5, routed)           1.127    52.714    core/data_ram/data_reg[70]_56[7]
    SLICE_X49Y236        LUT6 (Prop_lut6_I1_O)        0.070    52.784 r  core/data_ram/i___223_i_8/O
                         net (fo=1, routed)           0.000    52.784    core/data_ram/i___223_i_8_n_0
    SLICE_X49Y236        MUXF7 (Prop_muxf7_I1_O)      0.194    52.978 r  core/data_ram/i___223_i_3/O
                         net (fo=2, routed)           0.000    52.978    core/data_ram/i___223_i_3_n_0
    SLICE_X49Y236        MUXF8 (Prop_muxf8_I0_O)      0.070    53.048 r  core/data_ram/i___223_i_1/O
                         net (fo=1, routed)           0.641    53.688    core/data_ram/i___223_i_1_n_0
    SLICE_X47Y241        LUT5 (Prop_lut5_I0_O)        0.183    53.871 r  core/data_ram/i___223/O
                         net (fo=3, routed)           0.690    54.561    core/data_ram/i___223_n_0
    SLICE_X42Y236        LUT6 (Prop_lut6_I5_O)        0.070    54.631 r  core/data_ram/MDR_WB[30]_i_6/O
                         net (fo=17, routed)          1.034    55.665    core/data_ram/MDR_WB[30]_i_6_n_0
    SLICE_X40Y216        LUT6 (Prop_lut6_I2_O)        0.070    55.735 r  core/data_ram/MDR_WB[16]_i_3/O
                         net (fo=3, routed)           0.525    56.260    core/reg_EXE_MEM/RAMout_MEM[11]
    SLICE_X36Y216        LUT6 (Prop_lut6_I1_O)        0.070    56.330 r  core/reg_EXE_MEM/A_EX[16]_i_2/O
                         net (fo=1, routed)           0.434    56.764    core/reg_EXE_MEM/A_EX[16]_i_2_n_0
    SLICE_X35Y215        LUT5 (Prop_lut5_I0_O)        0.070    56.834 r  core/reg_EXE_MEM/A_EX[16]_i_1/O
                         net (fo=6, routed)           0.737    57.571    core/reg_EXE_MEM/ALUO_MEM_reg[30]_2[11]
    SLICE_X38Y217        LUT4 (Prop_lut4_I3_O)        0.070    57.641 r  core/reg_EXE_MEM/Q[31]_i_43/O
                         net (fo=1, routed)           0.000    57.641    core/cmp_ID/Q_reg[31]_i_16_1[0]
    SLICE_X38Y217        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.390    58.031 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    58.031    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X38Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072    58.103 r  core/cmp_ID/Q_reg[31]_i_16/CO[3]
                         net (fo=3, routed)           0.825    58.928    core/reg_IF_ID/i_/Q[31]_i_4_0[0]
    SLICE_X36Y217        LUT6 (Prop_lut6_I2_O)        0.070    58.998 f  core/reg_IF_ID/Q[31]_i_13/O
                         net (fo=1, routed)           0.754    59.752    core/ctrl/Q_reg[0]
    SLICE_X29Y221        LUT6 (Prop_lut6_I2_O)        0.070    59.822 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          1.436    61.258    core/exp_unit/Branch_ctrl
    SLICE_X26Y235        LUT5 (Prop_lut5_I0_O)        0.070    61.328 f  core/exp_unit/IR_ID[28]_i_5/O
                         net (fo=28, routed)          0.515    61.843    core/reg_IF_ID/flush02_out
    SLICE_X32Y231        LUT2 (Prop_lut2_I1_O)        0.070    61.913 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.748    63.662    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X31Y217        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    98.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.913 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.529    99.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.530 r  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.401   100.931    core/reg_IF_ID/debug_clk
    SLICE_X31Y217        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[7]/C
                         clock pessimism              0.304   101.236    
                         clock uncertainty           -0.095   101.141    
    SLICE_X31Y217        FDCE (Setup_fdce_C_CE)      -0.240   100.901    core/reg_IF_ID/PCurrent_ID_reg[7]
  -------------------------------------------------------------------
                         required time                        100.901    
                         arrival time                         -63.662    
  -------------------------------------------------------------------
                         slack                                 37.239    

Slack (MET) :             37.394ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[63][6]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.626ns  (logic 0.753ns (5.964%)  route 11.873ns (94.036%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.935ns = ( 50.935 - 50.000 ) 
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.425     1.187    core/reg_EXE_MEM/debug_clk
    SLICE_X51Y231        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y231        FDRE (Prop_fdre_C_Q)         0.338     1.525 r  core/reg_EXE_MEM/ALUO_MEM_reg[3]/Q
                         net (fo=651, routed)         4.796     6.321    core/data_ram/ALUO_MEM[3]
    SLICE_X69Y231        LUT2 (Prop_lut2_I0_O)        0.084     6.405 r  core/data_ram/i__i_1/O
                         net (fo=5, routed)           0.824     7.228    core/data_ram/i__i_1_n_0
    SLICE_X68Y216        LUT6 (Prop_lut6_I2_O)        0.191     7.419 r  core/data_ram/data[66][7]_i_3/O
                         net (fo=18, routed)          5.430    12.849    core/data_ram/data[66][7]_i_3_n_0
    SLICE_X36Y229        LUT4 (Prop_lut4_I2_O)        0.070    12.919 f  core/data_ram/data[63][6]_i_2/O
                         net (fo=1, routed)           0.823    13.743    core/data_ram/data[63][6]_i_2_n_0
    SLICE_X23Y231        LUT6 (Prop_lut6_I5_O)        0.070    13.813 r  core/data_ram/data[63][6]_i_1/O
                         net (fo=1, routed)           0.000    13.813    core/data_ram/data[63][6]_i_1_n_0
    SLICE_X23Y231        FDRE                                         r  core/data_ram/data_reg[63][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.405    50.935    core/data_ram/debug_clk
    SLICE_X23Y231        FDRE                                         r  core/data_ram/data_reg[63][6]/C  (IS_INVERTED)
                         clock pessimism              0.304    51.240    
                         clock uncertainty           -0.095    51.145    
    SLICE_X23Y231        FDRE (Setup_fdre_C_D)        0.062    51.207    core/data_ram/data_reg[63][6]
  -------------------------------------------------------------------
                         required time                         51.207    
                         arrival time                         -13.813    
  -------------------------------------------------------------------
                         slack                                 37.394    

Slack (MET) :             37.480ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[127][6]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.543ns  (logic 0.753ns (6.004%)  route 11.790ns (93.996%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.937ns = ( 50.937 - 50.000 ) 
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.425     1.187    core/reg_EXE_MEM/debug_clk
    SLICE_X51Y231        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y231        FDRE (Prop_fdre_C_Q)         0.338     1.525 r  core/reg_EXE_MEM/ALUO_MEM_reg[3]/Q
                         net (fo=651, routed)         4.796     6.321    core/data_ram/ALUO_MEM[3]
    SLICE_X69Y231        LUT2 (Prop_lut2_I0_O)        0.084     6.405 r  core/data_ram/i__i_1/O
                         net (fo=5, routed)           1.493     7.897    core/data_ram/i__i_1_n_0
    SLICE_X66Y214        LUT6 (Prop_lut6_I0_O)        0.191     8.088 r  core/data_ram/i_/O
                         net (fo=17, routed)          4.920    13.008    core/data_ram/i__n_0
    SLICE_X34Y237        LUT3 (Prop_lut3_I1_O)        0.070    13.078 r  core/data_ram/data[127][6]_i_2/O
                         net (fo=1, routed)           0.581    13.659    core/data_ram/data[127][6]_i_2_n_0
    SLICE_X25Y236        LUT6 (Prop_lut6_I5_O)        0.070    13.729 r  core/data_ram/data[127][6]_i_1/O
                         net (fo=1, routed)           0.000    13.729    core/data_ram/data[127][6]_i_1_n_0
    SLICE_X25Y236        FDRE                                         r  core/data_ram/data_reg[127][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.407    50.937    core/data_ram/debug_clk
    SLICE_X25Y236        FDRE                                         r  core/data_ram/data_reg[127][6]/C  (IS_INVERTED)
                         clock pessimism              0.304    51.242    
                         clock uncertainty           -0.095    51.147    
    SLICE_X25Y236        FDRE (Setup_fdre_C_D)        0.062    51.209    core/data_ram/data_reg[127][6]
  -------------------------------------------------------------------
                         required time                         51.209    
                         arrival time                         -13.729    
  -------------------------------------------------------------------
                         slack                                 37.480    

Slack (MET) :             37.509ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[70][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        12.197ns  (logic 2.002ns (16.414%)  route 10.195ns (83.586%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.930ns = ( 100.930 - 100.000 ) 
    Source Clock Delay      (SCD):    1.194ns = ( 51.194 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    49.003    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    49.073 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.595    49.669    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.762 f  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.432    51.194    core/data_ram/debug_clk
    SLICE_X58Y236        FDRE                                         r  core/data_ram/data_reg[70][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y236        FDRE (Prop_fdre_C_Q)         0.393    51.587 r  core/data_ram/data_reg[70][7]/Q
                         net (fo=5, routed)           1.127    52.714    core/data_ram/data_reg[70]_56[7]
    SLICE_X49Y236        LUT6 (Prop_lut6_I1_O)        0.070    52.784 r  core/data_ram/i___223_i_8/O
                         net (fo=1, routed)           0.000    52.784    core/data_ram/i___223_i_8_n_0
    SLICE_X49Y236        MUXF7 (Prop_muxf7_I1_O)      0.194    52.978 r  core/data_ram/i___223_i_3/O
                         net (fo=2, routed)           0.000    52.978    core/data_ram/i___223_i_3_n_0
    SLICE_X49Y236        MUXF8 (Prop_muxf8_I0_O)      0.070    53.048 r  core/data_ram/i___223_i_1/O
                         net (fo=1, routed)           0.641    53.688    core/data_ram/i___223_i_1_n_0
    SLICE_X47Y241        LUT5 (Prop_lut5_I0_O)        0.183    53.871 r  core/data_ram/i___223/O
                         net (fo=3, routed)           0.690    54.561    core/data_ram/i___223_n_0
    SLICE_X42Y236        LUT6 (Prop_lut6_I5_O)        0.070    54.631 r  core/data_ram/MDR_WB[30]_i_6/O
                         net (fo=17, routed)          1.034    55.665    core/data_ram/MDR_WB[30]_i_6_n_0
    SLICE_X40Y216        LUT6 (Prop_lut6_I2_O)        0.070    55.735 r  core/data_ram/MDR_WB[16]_i_3/O
                         net (fo=3, routed)           0.525    56.260    core/reg_EXE_MEM/RAMout_MEM[11]
    SLICE_X36Y216        LUT6 (Prop_lut6_I1_O)        0.070    56.330 r  core/reg_EXE_MEM/A_EX[16]_i_2/O
                         net (fo=1, routed)           0.434    56.764    core/reg_EXE_MEM/A_EX[16]_i_2_n_0
    SLICE_X35Y215        LUT5 (Prop_lut5_I0_O)        0.070    56.834 r  core/reg_EXE_MEM/A_EX[16]_i_1/O
                         net (fo=6, routed)           0.737    57.571    core/reg_EXE_MEM/ALUO_MEM_reg[30]_2[11]
    SLICE_X38Y217        LUT4 (Prop_lut4_I3_O)        0.070    57.641 r  core/reg_EXE_MEM/Q[31]_i_43/O
                         net (fo=1, routed)           0.000    57.641    core/cmp_ID/Q_reg[31]_i_16_1[0]
    SLICE_X38Y217        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.390    58.031 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    58.031    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X38Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072    58.103 r  core/cmp_ID/Q_reg[31]_i_16/CO[3]
                         net (fo=3, routed)           0.825    58.928    core/reg_IF_ID/i_/Q[31]_i_4_0[0]
    SLICE_X36Y217        LUT6 (Prop_lut6_I2_O)        0.070    58.998 f  core/reg_IF_ID/Q[31]_i_13/O
                         net (fo=1, routed)           0.754    59.752    core/ctrl/Q_reg[0]
    SLICE_X29Y221        LUT6 (Prop_lut6_I2_O)        0.070    59.822 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          1.436    61.258    core/exp_unit/Branch_ctrl
    SLICE_X26Y235        LUT5 (Prop_lut5_I0_O)        0.070    61.328 f  core/exp_unit/IR_ID[28]_i_5/O
                         net (fo=28, routed)          0.515    61.843    core/reg_IF_ID/flush02_out
    SLICE_X32Y231        LUT2 (Prop_lut2_I1_O)        0.070    61.913 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.477    63.391    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X31Y218        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    98.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.913 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.529    99.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.530 r  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.400   100.930    core/reg_IF_ID/debug_clk
    SLICE_X31Y218        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[14]/C
                         clock pessimism              0.304   101.235    
                         clock uncertainty           -0.095   101.140    
    SLICE_X31Y218        FDCE (Setup_fdce_C_CE)      -0.240   100.900    core/reg_IF_ID/PCurrent_ID_reg[14]
  -------------------------------------------------------------------
                         required time                        100.900    
                         arrival time                         -63.391    
  -------------------------------------------------------------------
                         slack                                 37.509    

Slack (MET) :             37.509ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[70][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        12.197ns  (logic 2.002ns (16.414%)  route 10.195ns (83.586%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.930ns = ( 100.930 - 100.000 ) 
    Source Clock Delay      (SCD):    1.194ns = ( 51.194 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    49.003    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    49.073 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.595    49.669    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.762 f  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.432    51.194    core/data_ram/debug_clk
    SLICE_X58Y236        FDRE                                         r  core/data_ram/data_reg[70][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y236        FDRE (Prop_fdre_C_Q)         0.393    51.587 r  core/data_ram/data_reg[70][7]/Q
                         net (fo=5, routed)           1.127    52.714    core/data_ram/data_reg[70]_56[7]
    SLICE_X49Y236        LUT6 (Prop_lut6_I1_O)        0.070    52.784 r  core/data_ram/i___223_i_8/O
                         net (fo=1, routed)           0.000    52.784    core/data_ram/i___223_i_8_n_0
    SLICE_X49Y236        MUXF7 (Prop_muxf7_I1_O)      0.194    52.978 r  core/data_ram/i___223_i_3/O
                         net (fo=2, routed)           0.000    52.978    core/data_ram/i___223_i_3_n_0
    SLICE_X49Y236        MUXF8 (Prop_muxf8_I0_O)      0.070    53.048 r  core/data_ram/i___223_i_1/O
                         net (fo=1, routed)           0.641    53.688    core/data_ram/i___223_i_1_n_0
    SLICE_X47Y241        LUT5 (Prop_lut5_I0_O)        0.183    53.871 r  core/data_ram/i___223/O
                         net (fo=3, routed)           0.690    54.561    core/data_ram/i___223_n_0
    SLICE_X42Y236        LUT6 (Prop_lut6_I5_O)        0.070    54.631 r  core/data_ram/MDR_WB[30]_i_6/O
                         net (fo=17, routed)          1.034    55.665    core/data_ram/MDR_WB[30]_i_6_n_0
    SLICE_X40Y216        LUT6 (Prop_lut6_I2_O)        0.070    55.735 r  core/data_ram/MDR_WB[16]_i_3/O
                         net (fo=3, routed)           0.525    56.260    core/reg_EXE_MEM/RAMout_MEM[11]
    SLICE_X36Y216        LUT6 (Prop_lut6_I1_O)        0.070    56.330 r  core/reg_EXE_MEM/A_EX[16]_i_2/O
                         net (fo=1, routed)           0.434    56.764    core/reg_EXE_MEM/A_EX[16]_i_2_n_0
    SLICE_X35Y215        LUT5 (Prop_lut5_I0_O)        0.070    56.834 r  core/reg_EXE_MEM/A_EX[16]_i_1/O
                         net (fo=6, routed)           0.737    57.571    core/reg_EXE_MEM/ALUO_MEM_reg[30]_2[11]
    SLICE_X38Y217        LUT4 (Prop_lut4_I3_O)        0.070    57.641 r  core/reg_EXE_MEM/Q[31]_i_43/O
                         net (fo=1, routed)           0.000    57.641    core/cmp_ID/Q_reg[31]_i_16_1[0]
    SLICE_X38Y217        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.390    58.031 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    58.031    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X38Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072    58.103 r  core/cmp_ID/Q_reg[31]_i_16/CO[3]
                         net (fo=3, routed)           0.825    58.928    core/reg_IF_ID/i_/Q[31]_i_4_0[0]
    SLICE_X36Y217        LUT6 (Prop_lut6_I2_O)        0.070    58.998 f  core/reg_IF_ID/Q[31]_i_13/O
                         net (fo=1, routed)           0.754    59.752    core/ctrl/Q_reg[0]
    SLICE_X29Y221        LUT6 (Prop_lut6_I2_O)        0.070    59.822 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          1.436    61.258    core/exp_unit/Branch_ctrl
    SLICE_X26Y235        LUT5 (Prop_lut5_I0_O)        0.070    61.328 f  core/exp_unit/IR_ID[28]_i_5/O
                         net (fo=28, routed)          0.515    61.843    core/reg_IF_ID/flush02_out
    SLICE_X32Y231        LUT2 (Prop_lut2_I1_O)        0.070    61.913 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.477    63.391    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X31Y218        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    98.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.913 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.529    99.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.530 r  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.400   100.930    core/reg_IF_ID/debug_clk
    SLICE_X31Y218        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[17]/C
                         clock pessimism              0.304   101.235    
                         clock uncertainty           -0.095   101.140    
    SLICE_X31Y218        FDCE (Setup_fdce_C_CE)      -0.240   100.900    core/reg_IF_ID/PCurrent_ID_reg[17]
  -------------------------------------------------------------------
                         required time                        100.900    
                         arrival time                         -63.391    
  -------------------------------------------------------------------
                         slack                                 37.509    

Slack (MET) :             37.509ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[70][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        12.197ns  (logic 2.002ns (16.414%)  route 10.195ns (83.586%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.930ns = ( 100.930 - 100.000 ) 
    Source Clock Delay      (SCD):    1.194ns = ( 51.194 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    49.003    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    49.073 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.595    49.669    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.762 f  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.432    51.194    core/data_ram/debug_clk
    SLICE_X58Y236        FDRE                                         r  core/data_ram/data_reg[70][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y236        FDRE (Prop_fdre_C_Q)         0.393    51.587 r  core/data_ram/data_reg[70][7]/Q
                         net (fo=5, routed)           1.127    52.714    core/data_ram/data_reg[70]_56[7]
    SLICE_X49Y236        LUT6 (Prop_lut6_I1_O)        0.070    52.784 r  core/data_ram/i___223_i_8/O
                         net (fo=1, routed)           0.000    52.784    core/data_ram/i___223_i_8_n_0
    SLICE_X49Y236        MUXF7 (Prop_muxf7_I1_O)      0.194    52.978 r  core/data_ram/i___223_i_3/O
                         net (fo=2, routed)           0.000    52.978    core/data_ram/i___223_i_3_n_0
    SLICE_X49Y236        MUXF8 (Prop_muxf8_I0_O)      0.070    53.048 r  core/data_ram/i___223_i_1/O
                         net (fo=1, routed)           0.641    53.688    core/data_ram/i___223_i_1_n_0
    SLICE_X47Y241        LUT5 (Prop_lut5_I0_O)        0.183    53.871 r  core/data_ram/i___223/O
                         net (fo=3, routed)           0.690    54.561    core/data_ram/i___223_n_0
    SLICE_X42Y236        LUT6 (Prop_lut6_I5_O)        0.070    54.631 r  core/data_ram/MDR_WB[30]_i_6/O
                         net (fo=17, routed)          1.034    55.665    core/data_ram/MDR_WB[30]_i_6_n_0
    SLICE_X40Y216        LUT6 (Prop_lut6_I2_O)        0.070    55.735 r  core/data_ram/MDR_WB[16]_i_3/O
                         net (fo=3, routed)           0.525    56.260    core/reg_EXE_MEM/RAMout_MEM[11]
    SLICE_X36Y216        LUT6 (Prop_lut6_I1_O)        0.070    56.330 r  core/reg_EXE_MEM/A_EX[16]_i_2/O
                         net (fo=1, routed)           0.434    56.764    core/reg_EXE_MEM/A_EX[16]_i_2_n_0
    SLICE_X35Y215        LUT5 (Prop_lut5_I0_O)        0.070    56.834 r  core/reg_EXE_MEM/A_EX[16]_i_1/O
                         net (fo=6, routed)           0.737    57.571    core/reg_EXE_MEM/ALUO_MEM_reg[30]_2[11]
    SLICE_X38Y217        LUT4 (Prop_lut4_I3_O)        0.070    57.641 r  core/reg_EXE_MEM/Q[31]_i_43/O
                         net (fo=1, routed)           0.000    57.641    core/cmp_ID/Q_reg[31]_i_16_1[0]
    SLICE_X38Y217        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.390    58.031 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    58.031    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X38Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072    58.103 r  core/cmp_ID/Q_reg[31]_i_16/CO[3]
                         net (fo=3, routed)           0.825    58.928    core/reg_IF_ID/i_/Q[31]_i_4_0[0]
    SLICE_X36Y217        LUT6 (Prop_lut6_I2_O)        0.070    58.998 f  core/reg_IF_ID/Q[31]_i_13/O
                         net (fo=1, routed)           0.754    59.752    core/ctrl/Q_reg[0]
    SLICE_X29Y221        LUT6 (Prop_lut6_I2_O)        0.070    59.822 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          1.436    61.258    core/exp_unit/Branch_ctrl
    SLICE_X26Y235        LUT5 (Prop_lut5_I0_O)        0.070    61.328 f  core/exp_unit/IR_ID[28]_i_5/O
                         net (fo=28, routed)          0.515    61.843    core/reg_IF_ID/flush02_out
    SLICE_X32Y231        LUT2 (Prop_lut2_I1_O)        0.070    61.913 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.477    63.391    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X31Y218        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    98.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.913 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.529    99.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.530 r  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.400   100.930    core/reg_IF_ID/debug_clk
    SLICE_X31Y218        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[8]/C
                         clock pessimism              0.304   101.235    
                         clock uncertainty           -0.095   101.140    
    SLICE_X31Y218        FDCE (Setup_fdce_C_CE)      -0.240   100.900    core/reg_IF_ID/PCurrent_ID_reg[8]
  -------------------------------------------------------------------
                         required time                        100.900    
                         arrival time                         -63.391    
  -------------------------------------------------------------------
                         slack                                 37.509    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/rs1_EX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/rs1_MEM_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.167ns (58.967%)  route 0.116ns (41.033%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.688ns
    Source Clock Delay      (SCD):    0.522ns
    Clock Pessimism Removal (CPR):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        0.759     0.522    core/reg_ID_EX/debug_clk
    SLICE_X29Y235        FDCE                                         r  core/reg_ID_EX/rs1_EX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y235        FDCE (Prop_fdce_C_Q)         0.132     0.654 r  core/reg_ID_EX/rs1_EX_reg[3]/Q
                         net (fo=1, routed)           0.116     0.770    core/exp_unit/Q[3]
    SLICE_X28Y236        LUT6 (Prop_lut6_I0_O)        0.035     0.805 r  core/exp_unit/rs1_MEM[3]_i_1/O
                         net (fo=1, routed)           0.000     0.805    core/reg_EXE_MEM/rs1_MEM_reg[3]_1
    SLICE_X28Y236        FDCE                                         r  core/reg_EXE_MEM/rs1_MEM_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.033     0.688    core/reg_EXE_MEM/debug_clk
    SLICE_X28Y236        FDCE                                         r  core/reg_EXE_MEM/rs1_MEM_reg[3]/C
                         clock pessimism             -0.151     0.537    
    SLICE_X28Y236        FDCE (Hold_fdce_C_D)         0.102     0.639    core/reg_EXE_MEM/rs1_MEM_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.805    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.132ns (52.489%)  route 0.119ns (47.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.689ns
    Source Clock Delay      (SCD):    0.523ns
    Clock Pessimism Removal (CPR):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        0.760     0.523    core/reg_EXE_MEM/debug_clk
    SLICE_X31Y212        FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y212        FDCE (Prop_fdce_C_Q)         0.132     0.655 r  core/reg_EXE_MEM/PCurrent_MEM_reg[3]/Q
                         net (fo=2, routed)           0.119     0.774    core/reg_MEM_WB/PC_MEM[3]
    SLICE_X31Y212        FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.033     0.689    core/reg_MEM_WB/debug_clk
    SLICE_X31Y212        FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[3]/C
                         clock pessimism             -0.166     0.523    
    SLICE_X31Y212        FDCE (Hold_fdce_C_D)         0.077     0.600    core/reg_MEM_WB/PCurrent_WB_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.600    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 core/REG_PC/Q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.132ns (50.798%)  route 0.128ns (49.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.686ns
    Source Clock Delay      (SCD):    0.520ns
    Clock Pessimism Removal (CPR):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        0.757     0.520    core/REG_PC/debug_clk
    SLICE_X26Y219        FDCE                                         r  core/REG_PC/Q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y219        FDCE (Prop_fdce_C_Q)         0.132     0.652 r  core/REG_PC/Q_reg[15]/Q
                         net (fo=4, routed)           0.128     0.780    core/reg_IF_ID/PCurrent_ID_reg[31]_2[15]
    SLICE_X27Y218        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.031     0.686    core/reg_IF_ID/debug_clk
    SLICE_X27Y218        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[15]/C
                         clock pessimism             -0.151     0.535    
    SLICE_X27Y218        FDCE (Hold_fdce_C_D)         0.070     0.605    core/reg_IF_ID/PCurrent_ID_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.605    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 rst_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.132ns (49.268%)  route 0.136ns (50.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.060ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.647    -0.854    clk_cpu
    SLICE_X73Y158        FDRE                                         r  rst_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y158        FDRE (Prop_fdre_C_Q)         0.132    -0.722 r  rst_count_reg[12]/Q
                         net (fo=2, routed)           0.136    -0.586    rst_count[12]
    SLICE_X72Y158        FDRE                                         r  rst_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.919    -1.060    clk_cpu
    SLICE_X72Y158        FDRE                                         r  rst_count_reg[13]/C
                         clock pessimism              0.219    -0.841    
    SLICE_X72Y158        FDRE (Hold_fdre_C_D)         0.075    -0.766    rst_count_reg[13]
  -------------------------------------------------------------------
                         required time                          0.766    
                         arrival time                          -0.586    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/isFlushed_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/RegWrite_MEM_reg/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.193ns (68.349%)  route 0.089ns (31.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.690ns
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        0.761     0.524    core/reg_ID_EX/debug_clk
    SLICE_X24Y235        FDCE                                         r  core/reg_ID_EX/isFlushed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y235        FDCE (Prop_fdce_C_Q)         0.116     0.640 f  core/reg_ID_EX/isFlushed_reg/Q
                         net (fo=42, routed)          0.089     0.729    core/exp_unit/isFlushed_EXE
    SLICE_X24Y235        LUT6 (Prop_lut6_I1_O)        0.077     0.806 r  core/exp_unit/RegWrite_MEM_i_1/O
                         net (fo=1, routed)           0.000     0.806    core/reg_EXE_MEM/RegWrite_MEM_reg_0
    SLICE_X24Y235        FDCE                                         r  core/reg_EXE_MEM/RegWrite_MEM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.035     0.690    core/reg_EXE_MEM/debug_clk
    SLICE_X24Y235        FDCE                                         r  core/reg_EXE_MEM/RegWrite_MEM_reg/C
                         clock pessimism             -0.166     0.524    
    SLICE_X24Y235        FDCE (Hold_fdce_C_D)         0.102     0.626    core/reg_EXE_MEM/RegWrite_MEM_reg
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 core/REG_PC/Q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.132ns (49.218%)  route 0.136ns (50.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.684ns
    Source Clock Delay      (SCD):    0.518ns
    Clock Pessimism Removal (CPR):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        0.755     0.518    core/REG_PC/debug_clk
    SLICE_X24Y221        FDCE                                         r  core/REG_PC/Q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y221        FDCE (Prop_fdce_C_Q)         0.132     0.650 r  core/REG_PC/Q_reg[13]/Q
                         net (fo=4, routed)           0.136     0.786    core/reg_IF_ID/PCurrent_ID_reg[31]_2[13]
    SLICE_X25Y220        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.029     0.684    core/reg_IF_ID/debug_clk
    SLICE_X25Y220        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[13]/C
                         clock pessimism             -0.151     0.533    
    SLICE_X25Y220        FDCE (Hold_fdce_C_D)         0.070     0.603    core/reg_IF_ID/PCurrent_ID_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.603    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 rst_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.132ns (51.006%)  route 0.127ns (48.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.059ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.648    -0.853    clk_cpu
    SLICE_X72Y157        FDRE                                         r  rst_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y157        FDRE (Prop_fdre_C_Q)         0.132    -0.721 r  rst_count_reg[8]/Q
                         net (fo=2, routed)           0.127    -0.595    rst_count[8]
    SLICE_X72Y157        FDRE                                         r  rst_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.920    -1.059    clk_cpu
    SLICE_X72Y157        FDRE                                         r  rst_count_reg[9]/C
                         clock pessimism              0.206    -0.853    
    SLICE_X72Y157        FDRE (Hold_fdre_C_D)         0.075    -0.778    rst_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.778    
                         arrival time                          -0.595    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.167ns (55.865%)  route 0.132ns (44.135%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.688ns
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        0.761     0.524    core/reg_EXE_MEM/debug_clk
    SLICE_X25Y215        FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y215        FDCE (Prop_fdce_C_Q)         0.132     0.656 r  core/reg_EXE_MEM/IR_MEM_reg[0]/Q
                         net (fo=2, routed)           0.132     0.788    core/exp_unit/inst_MEM[0]
    SLICE_X26Y216        LUT6 (Prop_lut6_I0_O)        0.035     0.823 r  core/exp_unit/IR_WB[0]_i_1/O
                         net (fo=1, routed)           0.000     0.823    core/reg_MEM_WB/p_0_in_0[0]
    SLICE_X26Y216        FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.033     0.688    core/reg_MEM_WB/debug_clk
    SLICE_X26Y216        FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[0]/C
                         clock pessimism             -0.151     0.537    
    SLICE_X26Y216        FDCE (Hold_fdce_C_D)         0.102     0.639    core/reg_MEM_WB/IR_WB_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.823    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/IR_EX_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.192ns (64.910%)  route 0.104ns (35.090%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.690ns
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        0.761     0.524    core/reg_ID_EX/debug_clk
    SLICE_X25Y213        FDCE                                         r  core/reg_ID_EX/IR_EX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y213        FDCE (Prop_fdce_C_Q)         0.116     0.640 r  core/reg_ID_EX/IR_EX_reg[2]/Q
                         net (fo=2, routed)           0.104     0.744    core/exp_unit/inst_EXE[2]
    SLICE_X25Y213        LUT6 (Prop_lut6_I0_O)        0.076     0.820 r  core/exp_unit/IR_MEM[2]_i_1/O
                         net (fo=1, routed)           0.000     0.820    core/reg_EXE_MEM/p_0_in[2]
    SLICE_X25Y213        FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.035     0.690    core/reg_EXE_MEM/debug_clk
    SLICE_X25Y213        FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[2]/C
                         clock pessimism             -0.166     0.524    
    SLICE_X25Y213        FDCE (Hold_fdce_C_D)         0.102     0.626    core/reg_EXE_MEM/IR_MEM_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 rst_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.116ns (47.211%)  route 0.130ns (52.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.059ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.648    -0.853    clk_cpu
    SLICE_X72Y157        FDRE                                         r  rst_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y157        FDRE (Prop_fdre_C_Q)         0.116    -0.737 r  rst_count_reg[9]/Q
                         net (fo=2, routed)           0.130    -0.608    rst_count[9]
    SLICE_X73Y157        FDRE                                         r  rst_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.920    -1.059    clk_cpu
    SLICE_X73Y157        FDRE                                         r  rst_count_reg[10]/C
                         clock pessimism              0.219    -0.840    
    SLICE_X73Y157        FDRE (Hold_fdre_C_D)         0.033    -0.807    rst_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.807    
                         arrival time                          -0.608    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.786         100.000     98.214     BUFGCTRL_X0Y8    CLK_GEN/clkout4_buf/I
Min Period        n/a     BUFG/I              n/a            1.786         100.000     98.214     BUFGCTRL_X0Y0    data_reg[126][7]_i_3/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X59Y223    core/data_ram/data_reg[34][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X46Y229    core/data_ram/data_reg[34][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X63Y231    core/data_ram/data_reg[34][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X62Y234    core/data_ram/data_reg[34][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X50Y218    core/data_ram/data_reg[34][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X24Y231    core/data_ram/data_reg[34][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X47Y235    core/data_ram/data_reg[34][7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X46Y229    core/data_ram/data_reg[34][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y234    core/data_ram/data_reg[34][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y218    core/data_ram/data_reg[34][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y235    core/data_ram/data_reg[34][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y230    core/data_ram/data_reg[35][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X51Y222    core/data_ram/data_reg[35][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y232    core/data_ram/data_reg[35][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X25Y237    core/data_ram/data_reg[35][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y234    core/data_ram/data_reg[35][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y237    core/data_ram/data_reg[36][2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X46Y241    core/exp_unit/csr/CSR_reg[0][27]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X33Y237    core/exp_unit/csr/CSR_reg[0][2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X33Y237    core/exp_unit/csr/CSR_reg[0][2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X32Y245    core/exp_unit/csr/CSR_reg[0][30]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X33Y237    core/exp_unit/csr/CSR_reg[0][3]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X33Y237    core/exp_unit/csr/CSR_reg[0][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X33Y237    core/exp_unit/csr/CSR_reg[0][5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X33Y237    core/exp_unit/csr/CSR_reg[0][5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X33Y237    core/exp_unit/csr/CSR_reg[0][6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X33Y237    core/exp_unit/csr/CSR_reg[0][6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout0

Setup :          349  Failing Endpoints,  Worst Slack       -4.760ns,  Total Violation     -606.014ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.760ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_if_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        9.269ns  (logic 0.830ns (8.954%)  route 8.439ns (91.046%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.618ns = ( 3.382 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.585ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.511    -1.585    vga/U12/CLK_OUT3
    SLICE_X45Y240        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y240        FDRE (Prop_fdre_C_Q)         0.338    -1.247 r  vga/U12/h_count_reg[3]/Q
                         net (fo=493, routed)         4.979     3.732    core/register/debug_addr[0]
    SLICE_X43Y220        LUT6 (Prop_lut6_I4_O)        0.070     3.802 r  core/register/data_buf_reg_0_3_6_11_i_82/O
                         net (fo=1, routed)           0.000     3.802    core/register/data_buf_reg_0_3_6_11_i_82_n_0
    SLICE_X43Y220        MUXF7 (Prop_muxf7_I1_O)      0.175     3.977 r  core/register/data_buf_reg_0_3_6_11_i_48/O
                         net (fo=1, routed)           1.178     5.156    core/register/data_buf_reg_0_3_6_11_i_48_n_0
    SLICE_X42Y240        LUT4 (Prop_lut4_I0_O)        0.177     5.333 r  core/register/data_buf_reg_0_3_6_11_i_16/O
                         net (fo=2, routed)           1.759     7.091    core/Debug_regs[11]
    SLICE_X25Y216        LUT3 (Prop_lut3_I1_O)        0.070     7.161 r  core/code_if[11]_i_1/O
                         net (fo=5, routed)           0.523     7.684    vga/D[11]
    SLICE_X25Y216        FDRE                                         r  vga/code_if_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     5.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     7.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246    -1.031 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     1.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     1.979 f  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.403     3.382    vga/CLK_OUT1
    SLICE_X25Y216        FDRE                                         r  vga/code_if_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.223     3.159    
                         clock uncertainty           -0.201     2.958    
    SLICE_X25Y216        FDRE (Setup_fdre_C_D)       -0.033     2.925    vga/code_if_reg[11]
  -------------------------------------------------------------------
                         required time                          2.925    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                 -4.760    

Slack (VIOLATED) :        -4.637ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_id_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        9.160ns  (logic 0.830ns (9.061%)  route 8.330ns (90.939%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.619ns = ( 3.381 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.585ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.511    -1.585    vga/U12/CLK_OUT3
    SLICE_X45Y240        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y240        FDRE (Prop_fdre_C_Q)         0.338    -1.247 r  vga/U12/h_count_reg[3]/Q
                         net (fo=493, routed)         4.979     3.732    core/register/debug_addr[0]
    SLICE_X43Y220        LUT6 (Prop_lut6_I4_O)        0.070     3.802 r  core/register/data_buf_reg_0_3_6_11_i_82/O
                         net (fo=1, routed)           0.000     3.802    core/register/data_buf_reg_0_3_6_11_i_82_n_0
    SLICE_X43Y220        MUXF7 (Prop_muxf7_I1_O)      0.175     3.977 r  core/register/data_buf_reg_0_3_6_11_i_48/O
                         net (fo=1, routed)           1.178     5.156    core/register/data_buf_reg_0_3_6_11_i_48_n_0
    SLICE_X42Y240        LUT4 (Prop_lut4_I0_O)        0.177     5.333 r  core/register/data_buf_reg_0_3_6_11_i_16/O
                         net (fo=2, routed)           1.759     7.091    core/Debug_regs[11]
    SLICE_X25Y216        LUT3 (Prop_lut3_I1_O)        0.070     7.161 r  core/code_if[11]_i_1/O
                         net (fo=5, routed)           0.414     7.575    vga/D[11]
    SLICE_X25Y217        FDRE                                         r  vga/code_id_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     5.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     7.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246    -1.031 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     1.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     1.979 f  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.402     3.381    vga/CLK_OUT1
    SLICE_X25Y217        FDRE                                         r  vga/code_id_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.223     3.158    
                         clock uncertainty           -0.201     2.957    
    SLICE_X25Y217        FDRE (Setup_fdre_C_D)       -0.019     2.938    vga/code_id_reg[11]
  -------------------------------------------------------------------
                         required time                          2.938    
                         arrival time                          -7.575    
  -------------------------------------------------------------------
                         slack                                 -4.637    

Slack (VIOLATED) :        -4.597ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_wb_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        9.107ns  (logic 0.830ns (9.114%)  route 8.277ns (90.886%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.618ns = ( 3.382 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.585ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.511    -1.585    vga/U12/CLK_OUT3
    SLICE_X45Y240        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y240        FDRE (Prop_fdre_C_Q)         0.338    -1.247 r  vga/U12/h_count_reg[3]/Q
                         net (fo=493, routed)         4.979     3.732    core/register/debug_addr[0]
    SLICE_X43Y220        LUT6 (Prop_lut6_I4_O)        0.070     3.802 r  core/register/data_buf_reg_0_3_6_11_i_82/O
                         net (fo=1, routed)           0.000     3.802    core/register/data_buf_reg_0_3_6_11_i_82_n_0
    SLICE_X43Y220        MUXF7 (Prop_muxf7_I1_O)      0.175     3.977 r  core/register/data_buf_reg_0_3_6_11_i_48/O
                         net (fo=1, routed)           1.178     5.156    core/register/data_buf_reg_0_3_6_11_i_48_n_0
    SLICE_X42Y240        LUT4 (Prop_lut4_I0_O)        0.177     5.333 r  core/register/data_buf_reg_0_3_6_11_i_16/O
                         net (fo=2, routed)           1.759     7.091    core/Debug_regs[11]
    SLICE_X25Y216        LUT3 (Prop_lut3_I1_O)        0.070     7.161 r  core/code_if[11]_i_1/O
                         net (fo=5, routed)           0.361     7.522    vga/D[11]
    SLICE_X27Y216        FDRE                                         r  vga/code_wb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     5.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     7.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246    -1.031 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     1.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     1.979 f  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.403     3.382    vga/CLK_OUT1
    SLICE_X27Y216        FDRE                                         r  vga/code_wb_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.223     3.159    
                         clock uncertainty           -0.201     2.958    
    SLICE_X27Y216        FDRE (Setup_fdre_C_D)       -0.033     2.925    vga/code_wb_reg[11]
  -------------------------------------------------------------------
                         required time                          2.925    
                         arrival time                          -7.522    
  -------------------------------------------------------------------
                         slack                                 -4.597    

Slack (VIOLATED) :        -4.487ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_exe_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        9.010ns  (logic 0.830ns (9.212%)  route 8.180ns (90.788%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.618ns = ( 3.382 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.585ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.511    -1.585    vga/U12/CLK_OUT3
    SLICE_X45Y240        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y240        FDRE (Prop_fdre_C_Q)         0.338    -1.247 r  vga/U12/h_count_reg[3]/Q
                         net (fo=493, routed)         4.979     3.732    core/register/debug_addr[0]
    SLICE_X43Y220        LUT6 (Prop_lut6_I4_O)        0.070     3.802 r  core/register/data_buf_reg_0_3_6_11_i_82/O
                         net (fo=1, routed)           0.000     3.802    core/register/data_buf_reg_0_3_6_11_i_82_n_0
    SLICE_X43Y220        MUXF7 (Prop_muxf7_I1_O)      0.175     3.977 r  core/register/data_buf_reg_0_3_6_11_i_48/O
                         net (fo=1, routed)           1.178     5.156    core/register/data_buf_reg_0_3_6_11_i_48_n_0
    SLICE_X42Y240        LUT4 (Prop_lut4_I0_O)        0.177     5.333 r  core/register/data_buf_reg_0_3_6_11_i_16/O
                         net (fo=2, routed)           1.759     7.091    core/Debug_regs[11]
    SLICE_X25Y216        LUT3 (Prop_lut3_I1_O)        0.070     7.161 r  core/code_if[11]_i_1/O
                         net (fo=5, routed)           0.264     7.425    vga/D[11]
    SLICE_X24Y216        FDRE                                         r  vga/code_exe_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     5.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     7.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246    -1.031 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     1.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     1.979 f  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.403     3.382    vga/CLK_OUT1
    SLICE_X24Y216        FDRE                                         r  vga/code_exe_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.223     3.159    
                         clock uncertainty           -0.201     2.958    
    SLICE_X24Y216        FDRE (Setup_fdre_C_D)       -0.019     2.939    vga/code_exe_reg[11]
  -------------------------------------------------------------------
                         required time                          2.939    
                         arrival time                          -7.425    
  -------------------------------------------------------------------
                         slack                                 -4.487    

Slack (VIOLATED) :        -4.479ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_mem_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        9.002ns  (logic 0.830ns (9.220%)  route 8.172ns (90.780%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.619ns = ( 3.381 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.585ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.511    -1.585    vga/U12/CLK_OUT3
    SLICE_X45Y240        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y240        FDRE (Prop_fdre_C_Q)         0.338    -1.247 r  vga/U12/h_count_reg[3]/Q
                         net (fo=493, routed)         4.979     3.732    core/register/debug_addr[0]
    SLICE_X43Y220        LUT6 (Prop_lut6_I4_O)        0.070     3.802 r  core/register/data_buf_reg_0_3_6_11_i_82/O
                         net (fo=1, routed)           0.000     3.802    core/register/data_buf_reg_0_3_6_11_i_82_n_0
    SLICE_X43Y220        MUXF7 (Prop_muxf7_I1_O)      0.175     3.977 r  core/register/data_buf_reg_0_3_6_11_i_48/O
                         net (fo=1, routed)           1.178     5.156    core/register/data_buf_reg_0_3_6_11_i_48_n_0
    SLICE_X42Y240        LUT4 (Prop_lut4_I0_O)        0.177     5.333 r  core/register/data_buf_reg_0_3_6_11_i_16/O
                         net (fo=2, routed)           1.759     7.091    core/Debug_regs[11]
    SLICE_X25Y216        LUT3 (Prop_lut3_I1_O)        0.070     7.161 r  core/code_if[11]_i_1/O
                         net (fo=5, routed)           0.256     7.417    vga/D[11]
    SLICE_X26Y217        FDRE                                         r  vga/code_mem_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     5.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     7.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246    -1.031 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     1.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     1.979 f  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.402     3.381    vga/CLK_OUT1
    SLICE_X26Y217        FDRE                                         r  vga/code_mem_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.223     3.158    
                         clock uncertainty           -0.201     2.957    
    SLICE_X26Y217        FDRE (Setup_fdre_C_D)       -0.019     2.938    vga/code_mem_reg[11]
  -------------------------------------------------------------------
                         required time                          2.938    
                         arrival time                          -7.417    
  -------------------------------------------------------------------
                         slack                                 -4.479    

Slack (VIOLATED) :        -3.667ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_if_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.188ns  (logic 0.972ns (11.870%)  route 7.216ns (88.130%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 3.377 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.585ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.511    -1.585    vga/U12/CLK_OUT3
    SLICE_X47Y246        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y246        FDRE (Prop_fdre_C_Q)         0.310    -1.275 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.704    -0.571    vga/U12/PRow[3]
    SLICE_X47Y246        LUT5 (Prop_lut5_I0_O)        0.164    -0.407 r  vga/U12/code_if[31]_i_5/O
                         net (fo=310, routed)         4.364     3.956    core/register/debug_addr[2]
    SLICE_X32Y233        MUXF7 (Prop_muxf7_S_O)       0.253     4.209 r  core/register/data_buf_reg_0_3_18_23_i_53/O
                         net (fo=1, routed)           0.556     4.766    core/register/data_buf_reg_0_3_18_23_i_53_n_0
    SLICE_X30Y235        LUT4 (Prop_lut4_I2_O)        0.175     4.941 r  core/register/data_buf_reg_0_3_18_23_i_20/O
                         net (fo=2, routed)           1.169     6.109    core/Debug_regs[22]
    SLICE_X27Y228        LUT3 (Prop_lut3_I1_O)        0.070     6.179 r  core/code_if[22]_i_1/O
                         net (fo=5, routed)           0.424     6.603    vga/D[22]
    SLICE_X29Y229        FDRE                                         r  vga/code_if_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     5.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     7.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246    -1.031 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     1.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     1.979 f  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.398     3.377    vga/CLK_OUT1
    SLICE_X29Y229        FDRE                                         r  vga/code_if_reg[22]/C  (IS_INVERTED)
                         clock pessimism             -0.223     3.154    
                         clock uncertainty           -0.201     2.953    
    SLICE_X29Y229        FDRE (Setup_fdre_C_D)       -0.016     2.937    vga/code_if_reg[22]
  -------------------------------------------------------------------
                         required time                          2.937    
                         arrival time                          -6.603    
  -------------------------------------------------------------------
                         slack                                 -3.667    

Slack (VIOLATED) :        -3.648ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_mem_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.154ns  (logic 0.972ns (11.921%)  route 7.182ns (88.079%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 3.378 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.585ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.511    -1.585    vga/U12/CLK_OUT3
    SLICE_X47Y246        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y246        FDRE (Prop_fdre_C_Q)         0.310    -1.275 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.704    -0.571    vga/U12/PRow[3]
    SLICE_X47Y246        LUT5 (Prop_lut5_I0_O)        0.164    -0.407 r  vga/U12/code_if[31]_i_5/O
                         net (fo=310, routed)         4.364     3.956    core/register/debug_addr[2]
    SLICE_X32Y233        MUXF7 (Prop_muxf7_S_O)       0.253     4.209 r  core/register/data_buf_reg_0_3_18_23_i_53/O
                         net (fo=1, routed)           0.556     4.766    core/register/data_buf_reg_0_3_18_23_i_53_n_0
    SLICE_X30Y235        LUT4 (Prop_lut4_I2_O)        0.175     4.941 r  core/register/data_buf_reg_0_3_18_23_i_20/O
                         net (fo=2, routed)           1.169     6.109    core/Debug_regs[22]
    SLICE_X27Y228        LUT3 (Prop_lut3_I1_O)        0.070     6.179 r  core/code_if[22]_i_1/O
                         net (fo=5, routed)           0.390     6.569    vga/D[22]
    SLICE_X26Y229        FDRE                                         r  vga/code_mem_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     5.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     7.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246    -1.031 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     1.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     1.979 f  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.399     3.378    vga/CLK_OUT1
    SLICE_X26Y229        FDRE                                         r  vga/code_mem_reg[22]/C  (IS_INVERTED)
                         clock pessimism             -0.223     3.155    
                         clock uncertainty           -0.201     2.954    
    SLICE_X26Y229        FDRE (Setup_fdre_C_D)       -0.033     2.921    vga/code_mem_reg[22]
  -------------------------------------------------------------------
                         required time                          2.921    
                         arrival time                          -6.569    
  -------------------------------------------------------------------
                         slack                                 -3.648    

Slack (VIOLATED) :        -3.621ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_wb_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.139ns  (logic 0.972ns (11.943%)  route 7.167ns (88.057%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.626ns = ( 3.374 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.585ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.511    -1.585    vga/U12/CLK_OUT3
    SLICE_X47Y246        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y246        FDRE (Prop_fdre_C_Q)         0.310    -1.275 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.704    -0.571    vga/U12/PRow[3]
    SLICE_X47Y246        LUT5 (Prop_lut5_I0_O)        0.164    -0.407 r  vga/U12/code_if[31]_i_5/O
                         net (fo=310, routed)         4.364     3.956    core/register/debug_addr[2]
    SLICE_X32Y233        MUXF7 (Prop_muxf7_S_O)       0.253     4.209 r  core/register/data_buf_reg_0_3_18_23_i_53/O
                         net (fo=1, routed)           0.556     4.766    core/register/data_buf_reg_0_3_18_23_i_53_n_0
    SLICE_X30Y235        LUT4 (Prop_lut4_I2_O)        0.175     4.941 r  core/register/data_buf_reg_0_3_18_23_i_20/O
                         net (fo=2, routed)           1.169     6.109    core/Debug_regs[22]
    SLICE_X27Y228        LUT3 (Prop_lut3_I1_O)        0.070     6.179 r  core/code_if[22]_i_1/O
                         net (fo=5, routed)           0.374     6.554    vga/D[22]
    SLICE_X28Y228        FDRE                                         r  vga/code_wb_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     5.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     7.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246    -1.031 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     1.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     1.979 f  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.395     3.374    vga/CLK_OUT1
    SLICE_X28Y228        FDRE                                         r  vga/code_wb_reg[22]/C  (IS_INVERTED)
                         clock pessimism             -0.223     3.151    
                         clock uncertainty           -0.201     2.950    
    SLICE_X28Y228        FDRE (Setup_fdre_C_D)       -0.017     2.933    vga/code_wb_reg[22]
  -------------------------------------------------------------------
                         required time                          2.933    
                         arrival time                          -6.554    
  -------------------------------------------------------------------
                         slack                                 -3.621    

Slack (VIOLATED) :        -3.614ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_if_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.142ns  (logic 0.948ns (11.643%)  route 7.194ns (88.357%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.617ns = ( 3.383 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.585ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.511    -1.585    vga/U12/CLK_OUT3
    SLICE_X47Y246        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y246        FDRE (Prop_fdre_C_Q)         0.310    -1.275 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.704    -0.571    vga/U12/PRow[3]
    SLICE_X47Y246        LUT5 (Prop_lut5_I0_O)        0.164    -0.407 r  vga/U12/code_if[31]_i_5/O
                         net (fo=310, routed)         4.190     3.783    core/register/debug_addr[2]
    SLICE_X30Y233        MUXF7 (Prop_muxf7_S_O)       0.227     4.010 r  core/register/data_buf_reg_0_3_6_11_i_21/O
                         net (fo=2, routed)           0.667     4.677    vga/U12/code_mem_reg[7]_1
    SLICE_X29Y234        LUT2 (Prop_lut2_I1_O)        0.177     4.854 r  vga/U12/code_if[7]_i_5/O
                         net (fo=1, routed)           1.211     6.065    core/code_mem_reg[7]_0
    SLICE_X29Y215        LUT6 (Prop_lut6_I4_O)        0.070     6.135 r  core/code_if[7]_i_1/O
                         net (fo=5, routed)           0.422     6.557    vga/D[7]
    SLICE_X26Y215        FDRE                                         r  vga/code_if_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     5.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     7.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246    -1.031 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     1.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     1.979 f  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.404     3.383    vga/CLK_OUT1
    SLICE_X26Y215        FDRE                                         r  vga/code_if_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.223     3.160    
                         clock uncertainty           -0.201     2.959    
    SLICE_X26Y215        FDRE (Setup_fdre_C_D)       -0.016     2.943    vga/code_if_reg[7]
  -------------------------------------------------------------------
                         required time                          2.943    
                         arrival time                          -6.557    
  -------------------------------------------------------------------
                         slack                                 -3.614    

Slack (VIOLATED) :        -3.600ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_id_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.109ns  (logic 0.948ns (11.690%)  route 7.161ns (88.310%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.618ns = ( 3.382 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.585ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.511    -1.585    vga/U12/CLK_OUT3
    SLICE_X47Y246        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y246        FDRE (Prop_fdre_C_Q)         0.310    -1.275 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.704    -0.571    vga/U12/PRow[3]
    SLICE_X47Y246        LUT5 (Prop_lut5_I0_O)        0.164    -0.407 r  vga/U12/code_if[31]_i_5/O
                         net (fo=310, routed)         4.190     3.783    core/register/debug_addr[2]
    SLICE_X30Y233        MUXF7 (Prop_muxf7_S_O)       0.227     4.010 r  core/register/data_buf_reg_0_3_6_11_i_21/O
                         net (fo=2, routed)           0.667     4.677    vga/U12/code_mem_reg[7]_1
    SLICE_X29Y234        LUT2 (Prop_lut2_I1_O)        0.177     4.854 r  vga/U12/code_if[7]_i_5/O
                         net (fo=1, routed)           1.211     6.065    core/code_mem_reg[7]_0
    SLICE_X29Y215        LUT6 (Prop_lut6_I4_O)        0.070     6.135 r  core/code_if[7]_i_1/O
                         net (fo=5, routed)           0.390     6.524    vga/D[7]
    SLICE_X29Y215        FDRE                                         r  vga/code_id_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     5.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     7.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246    -1.031 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     1.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     1.979 f  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.403     3.382    vga/CLK_OUT1
    SLICE_X29Y215        FDRE                                         r  vga/code_id_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.223     3.159    
                         clock uncertainty           -0.201     2.958    
    SLICE_X29Y215        FDRE (Setup_fdre_C_D)       -0.033     2.925    vga/code_id_reg[7]
  -------------------------------------------------------------------
                         required time                          2.925    
                         arrival time                          -6.524    
  -------------------------------------------------------------------
                         slack                                 -3.600    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.167ns (14.921%)  route 0.952ns (85.079%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.748    -0.753    vga/U12/CLK_OUT3
    SLICE_X47Y246        FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y246        FDRE (Prop_fdre_C_Q)         0.132    -0.621 r  vga/U12/v_count_reg[1]/Q
                         net (fo=16, routed)          0.451    -0.170    vga/U12/PRow[1]
    SLICE_X49Y246        LUT4 (Prop_lut4_I2_O)        0.035    -0.135 r  vga/U12/BRAM_PC_VGA_0_i_1/O
                         net (fo=1, routed)           0.501     0.366    vga/FONT_8X16/ADDR[6]
    RAMB18_X2Y98         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.022    -0.957    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y98         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.547    -0.411    
                         clock uncertainty            0.201    -0.209    
    RAMB18_X2Y98         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.159    -0.050    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.050    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.262ns (24.917%)  route 0.790ns (75.083%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.997ns
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.748    -0.753    vga/U12/CLK_OUT3
    SLICE_X48Y247        FDRE                                         r  vga/U12/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y247        FDRE (Prop_fdre_C_Q)         0.116    -0.637 r  vga/U12/v_count_reg[8]/Q
                         net (fo=10, routed)          0.192    -0.445    vga/U12/PRow[8]
    SLICE_X49Y247        LUT5 (Prop_lut5_I0_O)        0.076    -0.369 r  vga/U12/ascii_code[6]_i_10/O
                         net (fo=6, routed)           0.242    -0.127    vga/U12/ascii_code[6]_i_10_n_0
    SLICE_X51Y247        LUT6 (Prop_lut6_I0_O)        0.035    -0.092 f  vga/U12/ascii_code[6]_i_4/O
                         net (fo=9, routed)           0.355     0.263    vga/U12/ascii_code[6]_i_4_n_0
    SLICE_X57Y245        LUT4 (Prop_lut4_I2_O)        0.035     0.298 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     0.298    vga/U12_n_177
    SLICE_X57Y245        FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.982    -0.997    vga/CLK_OUT1
    SLICE_X57Y245        FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism              0.547    -0.450    
                         clock uncertainty            0.201    -0.249    
    SLICE_X57Y245        FDRE (Hold_fdre_C_D)         0.102    -0.147    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.116ns (9.903%)  route 1.055ns (90.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.749    -0.752    vga/U12/CLK_OUT3
    SLICE_X45Y240        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y240        FDRE (Prop_fdre_C_Q)         0.116    -0.636 r  vga/U12/h_count_reg[0]/Q
                         net (fo=30, routed)          1.055     0.419    vga/FONT_8X16/ADDR[0]
    RAMB18_X2Y98         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.022    -0.957    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y98         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.547    -0.411    
                         clock uncertainty            0.201    -0.209    
    RAMB18_X2Y98         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.118    -0.091    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.419    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.220ns  (logic 0.167ns (13.694%)  route 1.053ns (86.306%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.748    -0.753    vga/U12/CLK_OUT3
    SLICE_X48Y247        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y247        FDRE (Prop_fdre_C_Q)         0.132    -0.621 r  vga/U12/v_count_reg[0]/Q
                         net (fo=17, routed)          0.560    -0.062    vga/U12/PRow[0]
    SLICE_X49Y246        LUT3 (Prop_lut3_I2_O)        0.035    -0.027 r  vga/U12/BRAM_PC_VGA_0_i_2/O
                         net (fo=1, routed)           0.493     0.466    vga/FONT_8X16/ADDR[5]
    RAMB18_X2Y98         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.022    -0.957    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y98         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.547    -0.411    
                         clock uncertainty            0.201    -0.209    
    RAMB18_X2Y98         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.159    -0.050    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.050    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.166ns (14.142%)  route 1.008ns (85.858%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.749    -0.752    vga/U12/CLK_OUT3
    SLICE_X45Y240        FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y240        FDRE (Prop_fdre_C_Q)         0.132    -0.620 r  vga/U12/h_count_reg[1]/Q
                         net (fo=28, routed)          0.515    -0.105    vga/U12/h_count_reg_n_0_[1]
    SLICE_X44Y244        LUT2 (Prop_lut2_I1_O)        0.034    -0.071 r  vga/U12/BRAM_PC_VGA_0_i_6/O
                         net (fo=1, routed)           0.492     0.421    vga/FONT_8X16/ADDR[1]
    RAMB18_X2Y98         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.022    -0.957    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y98         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.547    -0.411    
                         clock uncertainty            0.201    -0.209    
    RAMB18_X2Y98         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.111    -0.098    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                           0.421    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.262ns (22.361%)  route 0.910ns (77.639%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.998ns
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.748    -0.753    vga/U12/CLK_OUT3
    SLICE_X48Y247        FDRE                                         r  vga/U12/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y247        FDRE (Prop_fdre_C_Q)         0.116    -0.637 r  vga/U12/v_count_reg[8]/Q
                         net (fo=10, routed)          0.192    -0.445    vga/U12/PRow[8]
    SLICE_X49Y247        LUT5 (Prop_lut5_I0_O)        0.076    -0.369 r  vga/U12/ascii_code[6]_i_10/O
                         net (fo=6, routed)           0.242    -0.127    vga/U12/ascii_code[6]_i_10_n_0
    SLICE_X51Y247        LUT6 (Prop_lut6_I0_O)        0.035    -0.092 f  vga/U12/ascii_code[6]_i_4/O
                         net (fo=9, routed)           0.475     0.383    vga/U12/ascii_code[6]_i_4_n_0
    SLICE_X59Y245        LUT4 (Prop_lut4_I2_O)        0.035     0.418 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     0.418    vga/U12_n_179
    SLICE_X59Y245        FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.981    -0.998    vga/CLK_OUT1
    SLICE_X59Y245        FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism              0.547    -0.451    
                         clock uncertainty            0.201    -0.250    
    SLICE_X59Y245        FDRE (Hold_fdre_C_D)         0.102    -0.148    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                           0.418    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.310ns (26.339%)  route 0.867ns (73.661%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.997ns
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.748    -0.753    vga/U12/CLK_OUT3
    SLICE_X48Y247        FDRE                                         r  vga/U12/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y247        FDRE (Prop_fdre_C_Q)         0.116    -0.637 f  vga/U12/v_count_reg[8]/Q
                         net (fo=10, routed)          0.192    -0.445    vga/U12/PRow[8]
    SLICE_X49Y247        LUT5 (Prop_lut5_I0_O)        0.076    -0.369 f  vga/U12/ascii_code[6]_i_9/O
                         net (fo=2, routed)           0.490     0.121    vga/U12/ascii_code[6]_i_9_n_0
    SLICE_X57Y246        LUT3 (Prop_lut3_I0_O)        0.083     0.204 r  vga/U12/ascii_code[6]_i_3/O
                         net (fo=9, routed)           0.185     0.389    vga/U12/ascii_code[6]_i_3_n_0
    SLICE_X57Y244        LUT4 (Prop_lut4_I1_O)        0.035     0.424 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     0.424    vga/U12_n_176
    SLICE_X57Y244        FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.982    -0.997    vga/CLK_OUT1
    SLICE_X57Y244        FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism              0.547    -0.450    
                         clock uncertainty            0.201    -0.249    
    SLICE_X57Y244        FDRE (Hold_fdre_C_D)         0.102    -0.147    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                           0.424    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.167ns (14.193%)  route 1.010ns (85.807%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.963ns
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.749    -0.752    vga/U12/CLK_OUT3
    SLICE_X45Y240        FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y240        FDRE (Prop_fdre_C_Q)         0.132    -0.620 f  vga/U12/h_count_reg[2]/Q
                         net (fo=26, routed)          0.490    -0.130    vga/U12/h_count_reg_n_0_[2]
    SLICE_X48Y243        LUT5 (Prop_lut5_I2_O)        0.035    -0.095 r  vga/U12/data_buf_reg_0_3_0_5_i_1/O
                         net (fo=48, routed)          0.519     0.424    vga/data_buf_reg_0_3_6_11/WE
    SLICE_X46Y235        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.016    -0.963    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X46Y235        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/CLK
                         clock pessimism              0.547    -0.416    
                         clock uncertainty            0.201    -0.215    
    SLICE_X46Y235        RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.063    -0.152    vga/data_buf_reg_0_3_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                           0.424    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.167ns (14.193%)  route 1.010ns (85.807%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.963ns
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.749    -0.752    vga/U12/CLK_OUT3
    SLICE_X45Y240        FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y240        FDRE (Prop_fdre_C_Q)         0.132    -0.620 f  vga/U12/h_count_reg[2]/Q
                         net (fo=26, routed)          0.490    -0.130    vga/U12/h_count_reg_n_0_[2]
    SLICE_X48Y243        LUT5 (Prop_lut5_I2_O)        0.035    -0.095 r  vga/U12/data_buf_reg_0_3_0_5_i_1/O
                         net (fo=48, routed)          0.519     0.424    vga/data_buf_reg_0_3_6_11/WE
    SLICE_X46Y235        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.016    -0.963    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X46Y235        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/CLK
                         clock pessimism              0.547    -0.416    
                         clock uncertainty            0.201    -0.215    
    SLICE_X46Y235        RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.063    -0.152    vga/data_buf_reg_0_3_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                           0.424    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.167ns (14.193%)  route 1.010ns (85.807%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.963ns
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.749    -0.752    vga/U12/CLK_OUT3
    SLICE_X45Y240        FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y240        FDRE (Prop_fdre_C_Q)         0.132    -0.620 f  vga/U12/h_count_reg[2]/Q
                         net (fo=26, routed)          0.490    -0.130    vga/U12/h_count_reg_n_0_[2]
    SLICE_X48Y243        LUT5 (Prop_lut5_I2_O)        0.035    -0.095 r  vga/U12/data_buf_reg_0_3_0_5_i_1/O
                         net (fo=48, routed)          0.519     0.424    vga/data_buf_reg_0_3_6_11/WE
    SLICE_X46Y235        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.016    -0.963    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X46Y235        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/CLK
                         clock pessimism              0.547    -0.416    
                         clock uncertainty            0.201    -0.215    
    SLICE_X46Y235        RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.063    -0.152    vga/data_buf_reg_0_3_6_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                           0.424    
  -------------------------------------------------------------------
                         slack                                  0.576    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :          197  Failing Endpoints,  Worst Slack       -9.840ns,  Total Violation    -1724.849ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.843ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.840ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_id_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.563ns  (logic 2.446ns (21.154%)  route 9.117ns (78.846%))
  Logic Levels:           18  (CARRY4=4 LUT4=1 LUT5=1 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 3.377 - 5.000 ) 
    Source Clock Delay      (SCD):    1.200ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.438     1.200    core/reg_EXE_MEM/debug_clk
    SLICE_X54Y243        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y243        FDRE (Prop_fdre_C_Q)         0.389     1.589 r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__0/Q
                         net (fo=123, routed)         1.648     3.237    core/data_ram/data_reg[73][5]_0
    SLICE_X68Y225        LUT6 (Prop_lut6_I2_O)        0.070     3.307 r  core/data_ram/MDR_WB[3]_i_57/O
                         net (fo=1, routed)           0.000     3.307    core/data_ram/MDR_WB[3]_i_57_n_0
    SLICE_X68Y225        MUXF7 (Prop_muxf7_I1_O)      0.175     3.482 r  core/data_ram/MDR_WB_reg[3]_i_28/O
                         net (fo=1, routed)           0.908     4.390    core/data_ram/MDR_WB_reg[3]_i_28_n_0
    SLICE_X56Y218        LUT6 (Prop_lut6_I0_O)        0.177     4.567 r  core/data_ram/MDR_WB[3]_i_15/O
                         net (fo=1, routed)           0.559     5.126    core/data_ram/MDR_WB[3]_i_15_n_0
    SLICE_X43Y218        LUT6 (Prop_lut6_I5_O)        0.070     5.196 r  core/data_ram/MDR_WB[3]_i_6/O
                         net (fo=1, routed)           0.665     5.861    core/data_ram/MDR_WB[3]_i_6_n_0
    SLICE_X41Y217        LUT6 (Prop_lut6_I1_O)        0.070     5.931 r  core/data_ram/MDR_WB[3]_i_3/O
                         net (fo=3, routed)           0.606     6.537    core/reg_EXE_MEM/RAMout_MEM[0]
    SLICE_X37Y215        LUT6 (Prop_lut6_I1_O)        0.070     6.607 r  core/reg_EXE_MEM/B_EX[3]_i_2/O
                         net (fo=1, routed)           0.452     7.058    core/reg_EXE_MEM/B_EX[3]_i_2_n_0
    SLICE_X37Y215        LUT5 (Prop_lut5_I0_O)        0.070     7.128 r  core/reg_EXE_MEM/B_EX[3]_i_1/O
                         net (fo=4, routed)           0.691     7.819    core/reg_EXE_MEM/ALUO_MEM_reg[30]_1[0]
    SLICE_X38Y215        LUT4 (Prop_lut4_I1_O)        0.070     7.889 r  core/reg_EXE_MEM/Q[31]_i_68/O
                         net (fo=1, routed)           0.000     7.889    core/cmp_ID/Q_reg[31]_i_35_0[1]
    SLICE_X38Y215        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.416     8.305 r  core/cmp_ID/Q_reg[31]_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.305    core/cmp_ID/Q_reg[31]_i_49_n_0
    SLICE_X38Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     8.377 r  core/cmp_ID/Q_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.377    core/cmp_ID/Q_reg[31]_i_35_n_0
    SLICE_X38Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     8.449 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.449    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X38Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     8.521 r  core/cmp_ID/Q_reg[31]_i_16/CO[3]
                         net (fo=3, routed)           0.825     9.347    core/reg_IF_ID/i_/Q[31]_i_4_0[0]
    SLICE_X36Y217        LUT6 (Prop_lut6_I2_O)        0.070     9.417 r  core/reg_IF_ID/Q[31]_i_13/O
                         net (fo=1, routed)           0.754    10.171    core/ctrl/Q_reg[0]
    SLICE_X29Y221        LUT6 (Prop_lut6_I2_O)        0.070    10.241 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          1.028    11.269    core/U1_3/Branch_ctrl
    SLICE_X27Y232        LUT6 (Prop_lut6_I1_O)        0.070    11.339 r  core/U1_3/data_buf_reg_0_3_24_29_i_86/O
                         net (fo=1, routed)           0.000    11.339    core/U1_3/data_buf_reg_0_3_24_29_i_86_n_0
    SLICE_X27Y232        MUXF7 (Prop_muxf7_I0_O)      0.190    11.529 r  core/U1_3/data_buf_reg_0_3_24_29_i_44/O
                         net (fo=1, routed)           0.000    11.529    core/U1_3/data_buf_reg_0_3_24_29_i_44_n_0
    SLICE_X27Y232        MUXF8 (Prop_muxf8_I0_O)      0.070    11.599 r  core/U1_3/data_buf_reg_0_3_24_29_i_17/O
                         net (fo=2, routed)           0.351    11.950    core/data_buf_reg_0_3_24_29_i_45
    SLICE_X28Y231        LUT6 (Prop_lut6_I1_O)        0.183    12.133 r  core/code_if[26]_i_1/O
                         net (fo=5, routed)           0.630    12.762    vga/D[26]
    SLICE_X28Y229        FDRE                                         r  vga/code_id_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     5.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     7.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246    -1.031 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     1.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     1.979 f  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.398     3.377    vga/CLK_OUT1
    SLICE_X28Y229        FDRE                                         r  vga/code_id_reg[26]/C  (IS_INVERTED)
                         clock pessimism             -0.223     3.154    
                         clock uncertainty           -0.215     2.940    
    SLICE_X28Y229        FDRE (Setup_fdre_C_D)       -0.017     2.923    vga/code_id_reg[26]
  -------------------------------------------------------------------
                         required time                          2.923    
                         arrival time                         -12.762    
  -------------------------------------------------------------------
                         slack                                 -9.840    

Slack (VIOLATED) :        -9.824ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_exe_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.531ns  (logic 2.446ns (21.212%)  route 9.085ns (78.788%))
  Logic Levels:           18  (CARRY4=4 LUT4=1 LUT5=1 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 3.377 - 5.000 ) 
    Source Clock Delay      (SCD):    1.200ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.438     1.200    core/reg_EXE_MEM/debug_clk
    SLICE_X54Y243        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y243        FDRE (Prop_fdre_C_Q)         0.389     1.589 r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__0/Q
                         net (fo=123, routed)         1.648     3.237    core/data_ram/data_reg[73][5]_0
    SLICE_X68Y225        LUT6 (Prop_lut6_I2_O)        0.070     3.307 r  core/data_ram/MDR_WB[3]_i_57/O
                         net (fo=1, routed)           0.000     3.307    core/data_ram/MDR_WB[3]_i_57_n_0
    SLICE_X68Y225        MUXF7 (Prop_muxf7_I1_O)      0.175     3.482 r  core/data_ram/MDR_WB_reg[3]_i_28/O
                         net (fo=1, routed)           0.908     4.390    core/data_ram/MDR_WB_reg[3]_i_28_n_0
    SLICE_X56Y218        LUT6 (Prop_lut6_I0_O)        0.177     4.567 r  core/data_ram/MDR_WB[3]_i_15/O
                         net (fo=1, routed)           0.559     5.126    core/data_ram/MDR_WB[3]_i_15_n_0
    SLICE_X43Y218        LUT6 (Prop_lut6_I5_O)        0.070     5.196 r  core/data_ram/MDR_WB[3]_i_6/O
                         net (fo=1, routed)           0.665     5.861    core/data_ram/MDR_WB[3]_i_6_n_0
    SLICE_X41Y217        LUT6 (Prop_lut6_I1_O)        0.070     5.931 r  core/data_ram/MDR_WB[3]_i_3/O
                         net (fo=3, routed)           0.606     6.537    core/reg_EXE_MEM/RAMout_MEM[0]
    SLICE_X37Y215        LUT6 (Prop_lut6_I1_O)        0.070     6.607 r  core/reg_EXE_MEM/B_EX[3]_i_2/O
                         net (fo=1, routed)           0.452     7.058    core/reg_EXE_MEM/B_EX[3]_i_2_n_0
    SLICE_X37Y215        LUT5 (Prop_lut5_I0_O)        0.070     7.128 r  core/reg_EXE_MEM/B_EX[3]_i_1/O
                         net (fo=4, routed)           0.691     7.819    core/reg_EXE_MEM/ALUO_MEM_reg[30]_1[0]
    SLICE_X38Y215        LUT4 (Prop_lut4_I1_O)        0.070     7.889 r  core/reg_EXE_MEM/Q[31]_i_68/O
                         net (fo=1, routed)           0.000     7.889    core/cmp_ID/Q_reg[31]_i_35_0[1]
    SLICE_X38Y215        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.416     8.305 r  core/cmp_ID/Q_reg[31]_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.305    core/cmp_ID/Q_reg[31]_i_49_n_0
    SLICE_X38Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     8.377 r  core/cmp_ID/Q_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.377    core/cmp_ID/Q_reg[31]_i_35_n_0
    SLICE_X38Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     8.449 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.449    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X38Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     8.521 r  core/cmp_ID/Q_reg[31]_i_16/CO[3]
                         net (fo=3, routed)           0.825     9.347    core/reg_IF_ID/i_/Q[31]_i_4_0[0]
    SLICE_X36Y217        LUT6 (Prop_lut6_I2_O)        0.070     9.417 r  core/reg_IF_ID/Q[31]_i_13/O
                         net (fo=1, routed)           0.754    10.171    core/ctrl/Q_reg[0]
    SLICE_X29Y221        LUT6 (Prop_lut6_I2_O)        0.070    10.241 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.734    10.975    core/U1_3/Branch_ctrl
    SLICE_X32Y227        LUT6 (Prop_lut6_I1_O)        0.070    11.045 r  core/U1_3/data_buf_reg_0_3_18_23_i_96/O
                         net (fo=1, routed)           0.000    11.045    core/U1_3/data_buf_reg_0_3_18_23_i_96_n_0
    SLICE_X32Y227        MUXF7 (Prop_muxf7_I0_O)      0.190    11.235 r  core/U1_3/data_buf_reg_0_3_18_23_i_48/O
                         net (fo=1, routed)           0.000    11.235    core/U1_3/data_buf_reg_0_3_18_23_i_48_n_0
    SLICE_X32Y227        MUXF8 (Prop_muxf8_I0_O)      0.070    11.305 r  core/U1_3/data_buf_reg_0_3_18_23_i_18/O
                         net (fo=2, routed)           0.457    11.762    core/data_buf_reg_0_3_18_23_i_49
    SLICE_X32Y231        LUT6 (Prop_lut6_I1_O)        0.183    11.945 r  core/code_if[23]_i_1/O
                         net (fo=5, routed)           0.786    12.731    vga/D[23]
    SLICE_X32Y231        FDRE                                         r  vga/code_exe_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     5.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     7.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246    -1.031 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     1.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     1.979 f  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.398     3.377    vga/CLK_OUT1
    SLICE_X32Y231        FDRE                                         r  vga/code_exe_reg[23]/C  (IS_INVERTED)
                         clock pessimism             -0.223     3.154    
                         clock uncertainty           -0.215     2.940    
    SLICE_X32Y231        FDRE (Setup_fdre_C_D)       -0.033     2.907    vga/code_exe_reg[23]
  -------------------------------------------------------------------
                         required time                          2.907    
                         arrival time                         -12.731    
  -------------------------------------------------------------------
                         slack                                 -9.824    

Slack (VIOLATED) :        -9.780ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_mem_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.486ns  (logic 2.446ns (21.296%)  route 9.040ns (78.704%))
  Logic Levels:           18  (CARRY4=4 LUT4=1 LUT5=1 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 3.376 - 5.000 ) 
    Source Clock Delay      (SCD):    1.200ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.438     1.200    core/reg_EXE_MEM/debug_clk
    SLICE_X54Y243        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y243        FDRE (Prop_fdre_C_Q)         0.389     1.589 r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__0/Q
                         net (fo=123, routed)         1.648     3.237    core/data_ram/data_reg[73][5]_0
    SLICE_X68Y225        LUT6 (Prop_lut6_I2_O)        0.070     3.307 r  core/data_ram/MDR_WB[3]_i_57/O
                         net (fo=1, routed)           0.000     3.307    core/data_ram/MDR_WB[3]_i_57_n_0
    SLICE_X68Y225        MUXF7 (Prop_muxf7_I1_O)      0.175     3.482 r  core/data_ram/MDR_WB_reg[3]_i_28/O
                         net (fo=1, routed)           0.908     4.390    core/data_ram/MDR_WB_reg[3]_i_28_n_0
    SLICE_X56Y218        LUT6 (Prop_lut6_I0_O)        0.177     4.567 r  core/data_ram/MDR_WB[3]_i_15/O
                         net (fo=1, routed)           0.559     5.126    core/data_ram/MDR_WB[3]_i_15_n_0
    SLICE_X43Y218        LUT6 (Prop_lut6_I5_O)        0.070     5.196 r  core/data_ram/MDR_WB[3]_i_6/O
                         net (fo=1, routed)           0.665     5.861    core/data_ram/MDR_WB[3]_i_6_n_0
    SLICE_X41Y217        LUT6 (Prop_lut6_I1_O)        0.070     5.931 r  core/data_ram/MDR_WB[3]_i_3/O
                         net (fo=3, routed)           0.606     6.537    core/reg_EXE_MEM/RAMout_MEM[0]
    SLICE_X37Y215        LUT6 (Prop_lut6_I1_O)        0.070     6.607 r  core/reg_EXE_MEM/B_EX[3]_i_2/O
                         net (fo=1, routed)           0.452     7.058    core/reg_EXE_MEM/B_EX[3]_i_2_n_0
    SLICE_X37Y215        LUT5 (Prop_lut5_I0_O)        0.070     7.128 r  core/reg_EXE_MEM/B_EX[3]_i_1/O
                         net (fo=4, routed)           0.691     7.819    core/reg_EXE_MEM/ALUO_MEM_reg[30]_1[0]
    SLICE_X38Y215        LUT4 (Prop_lut4_I1_O)        0.070     7.889 r  core/reg_EXE_MEM/Q[31]_i_68/O
                         net (fo=1, routed)           0.000     7.889    core/cmp_ID/Q_reg[31]_i_35_0[1]
    SLICE_X38Y215        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.416     8.305 r  core/cmp_ID/Q_reg[31]_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.305    core/cmp_ID/Q_reg[31]_i_49_n_0
    SLICE_X38Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     8.377 r  core/cmp_ID/Q_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.377    core/cmp_ID/Q_reg[31]_i_35_n_0
    SLICE_X38Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     8.449 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.449    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X38Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     8.521 r  core/cmp_ID/Q_reg[31]_i_16/CO[3]
                         net (fo=3, routed)           0.825     9.347    core/reg_IF_ID/i_/Q[31]_i_4_0[0]
    SLICE_X36Y217        LUT6 (Prop_lut6_I2_O)        0.070     9.417 r  core/reg_IF_ID/Q[31]_i_13/O
                         net (fo=1, routed)           0.754    10.171    core/ctrl/Q_reg[0]
    SLICE_X29Y221        LUT6 (Prop_lut6_I2_O)        0.070    10.241 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.948    11.189    core/U1_3/Branch_ctrl
    SLICE_X25Y224        LUT6 (Prop_lut6_I1_O)        0.070    11.259 r  core/U1_3/data_buf_reg_0_3_24_29_i_78/O
                         net (fo=1, routed)           0.000    11.259    core/U1_3/data_buf_reg_0_3_24_29_i_78_n_0
    SLICE_X25Y224        MUXF7 (Prop_muxf7_I0_O)      0.190    11.449 r  core/U1_3/data_buf_reg_0_3_24_29_i_38/O
                         net (fo=1, routed)           0.000    11.449    core/U1_3/data_buf_reg_0_3_24_29_i_38_n_0
    SLICE_X25Y224        MUXF8 (Prop_muxf8_I0_O)      0.070    11.519 r  core/U1_3/data_buf_reg_0_3_24_29_i_14/O
                         net (fo=2, routed)           0.508    12.027    core/data_buf_reg_0_3_24_29_i_39
    SLICE_X22Y223        LUT6 (Prop_lut6_I1_O)        0.183    12.210 r  core/code_if[27]_i_1/O
                         net (fo=5, routed)           0.475    12.685    vga/D[27]
    SLICE_X23Y223        FDRE                                         r  vga/code_mem_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     5.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     7.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246    -1.031 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     1.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     1.979 f  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.397     3.376    vga/CLK_OUT1
    SLICE_X23Y223        FDRE                                         r  vga/code_mem_reg[27]/C  (IS_INVERTED)
                         clock pessimism             -0.223     3.153    
                         clock uncertainty           -0.215     2.939    
    SLICE_X23Y223        FDRE (Setup_fdre_C_D)       -0.033     2.906    vga/code_mem_reg[27]
  -------------------------------------------------------------------
                         required time                          2.906    
                         arrival time                         -12.685    
  -------------------------------------------------------------------
                         slack                                 -9.780    

Slack (VIOLATED) :        -9.710ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_id_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.421ns  (logic 2.421ns (21.198%)  route 9.000ns (78.802%))
  Logic Levels:           18  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=2)
  Clock Path Skew:        -3.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.619ns = ( 3.381 - 5.000 ) 
    Source Clock Delay      (SCD):    1.200ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.438     1.200    core/reg_EXE_MEM/debug_clk
    SLICE_X54Y243        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y243        FDRE (Prop_fdre_C_Q)         0.389     1.589 r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__0/Q
                         net (fo=123, routed)         1.648     3.237    core/data_ram/data_reg[73][5]_0
    SLICE_X68Y225        LUT6 (Prop_lut6_I2_O)        0.070     3.307 r  core/data_ram/MDR_WB[3]_i_57/O
                         net (fo=1, routed)           0.000     3.307    core/data_ram/MDR_WB[3]_i_57_n_0
    SLICE_X68Y225        MUXF7 (Prop_muxf7_I1_O)      0.175     3.482 r  core/data_ram/MDR_WB_reg[3]_i_28/O
                         net (fo=1, routed)           0.908     4.390    core/data_ram/MDR_WB_reg[3]_i_28_n_0
    SLICE_X56Y218        LUT6 (Prop_lut6_I0_O)        0.177     4.567 r  core/data_ram/MDR_WB[3]_i_15/O
                         net (fo=1, routed)           0.559     5.126    core/data_ram/MDR_WB[3]_i_15_n_0
    SLICE_X43Y218        LUT6 (Prop_lut6_I5_O)        0.070     5.196 r  core/data_ram/MDR_WB[3]_i_6/O
                         net (fo=1, routed)           0.665     5.861    core/data_ram/MDR_WB[3]_i_6_n_0
    SLICE_X41Y217        LUT6 (Prop_lut6_I1_O)        0.070     5.931 r  core/data_ram/MDR_WB[3]_i_3/O
                         net (fo=3, routed)           0.606     6.537    core/reg_EXE_MEM/RAMout_MEM[0]
    SLICE_X37Y215        LUT6 (Prop_lut6_I1_O)        0.070     6.607 r  core/reg_EXE_MEM/B_EX[3]_i_2/O
                         net (fo=1, routed)           0.452     7.058    core/reg_EXE_MEM/B_EX[3]_i_2_n_0
    SLICE_X37Y215        LUT5 (Prop_lut5_I0_O)        0.070     7.128 r  core/reg_EXE_MEM/B_EX[3]_i_1/O
                         net (fo=4, routed)           0.691     7.819    core/reg_EXE_MEM/ALUO_MEM_reg[30]_1[0]
    SLICE_X38Y215        LUT4 (Prop_lut4_I1_O)        0.070     7.889 r  core/reg_EXE_MEM/Q[31]_i_68/O
                         net (fo=1, routed)           0.000     7.889    core/cmp_ID/Q_reg[31]_i_35_0[1]
    SLICE_X38Y215        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.416     8.305 r  core/cmp_ID/Q_reg[31]_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.305    core/cmp_ID/Q_reg[31]_i_49_n_0
    SLICE_X38Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     8.377 r  core/cmp_ID/Q_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.377    core/cmp_ID/Q_reg[31]_i_35_n_0
    SLICE_X38Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     8.449 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.449    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X38Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     8.521 r  core/cmp_ID/Q_reg[31]_i_16/CO[3]
                         net (fo=3, routed)           0.825     9.347    core/reg_IF_ID/i_/Q[31]_i_4_0[0]
    SLICE_X36Y217        LUT6 (Prop_lut6_I2_O)        0.070     9.417 r  core/reg_IF_ID/Q[31]_i_13/O
                         net (fo=1, routed)           0.754    10.171    core/ctrl/Q_reg[0]
    SLICE_X29Y221        LUT6 (Prop_lut6_I2_O)        0.070    10.241 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.605    10.846    core/U1_3/Branch_ctrl
    SLICE_X27Y217        LUT6 (Prop_lut6_I1_O)        0.070    10.916 r  core/U1_3/data_buf_reg_0_3_12_17_i_97/O
                         net (fo=1, routed)           0.000    10.916    core/U1_3/data_buf_reg_0_3_12_17_i_97_n_0
    SLICE_X27Y217        MUXF7 (Prop_muxf7_I0_O)      0.171    11.087 r  core/U1_3/data_buf_reg_0_3_12_17_i_44/O
                         net (fo=1, routed)           0.410    11.496    core/U1_3/data_buf_reg_0_3_12_17_i_44_n_0
    SLICE_X25Y218        LUT6 (Prop_lut6_I5_O)        0.177    11.673 r  core/U1_3/data_buf_reg_0_3_12_17_i_14/O
                         net (fo=2, routed)           0.463    12.136    core/Test_signal[12]
    SLICE_X25Y217        LUT3 (Prop_lut3_I0_O)        0.070    12.206 r  core/code_if[14]_i_1/O
                         net (fo=5, routed)           0.414    12.620    vga/D[14]
    SLICE_X25Y217        FDRE                                         r  vga/code_id_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     5.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     7.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246    -1.031 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     1.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     1.979 f  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.402     3.381    vga/CLK_OUT1
    SLICE_X25Y217        FDRE                                         r  vga/code_id_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.223     3.158    
                         clock uncertainty           -0.215     2.944    
    SLICE_X25Y217        FDRE (Setup_fdre_C_D)       -0.033     2.911    vga/code_id_reg[14]
  -------------------------------------------------------------------
                         required time                          2.911    
                         arrival time                         -12.620    
  -------------------------------------------------------------------
                         slack                                 -9.710    

Slack (VIOLATED) :        -9.702ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_if_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.425ns  (logic 2.446ns (21.409%)  route 8.979ns (78.591%))
  Logic Levels:           18  (CARRY4=4 LUT4=1 LUT5=1 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 3.377 - 5.000 ) 
    Source Clock Delay      (SCD):    1.200ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.438     1.200    core/reg_EXE_MEM/debug_clk
    SLICE_X54Y243        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y243        FDRE (Prop_fdre_C_Q)         0.389     1.589 r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__0/Q
                         net (fo=123, routed)         1.648     3.237    core/data_ram/data_reg[73][5]_0
    SLICE_X68Y225        LUT6 (Prop_lut6_I2_O)        0.070     3.307 r  core/data_ram/MDR_WB[3]_i_57/O
                         net (fo=1, routed)           0.000     3.307    core/data_ram/MDR_WB[3]_i_57_n_0
    SLICE_X68Y225        MUXF7 (Prop_muxf7_I1_O)      0.175     3.482 r  core/data_ram/MDR_WB_reg[3]_i_28/O
                         net (fo=1, routed)           0.908     4.390    core/data_ram/MDR_WB_reg[3]_i_28_n_0
    SLICE_X56Y218        LUT6 (Prop_lut6_I0_O)        0.177     4.567 r  core/data_ram/MDR_WB[3]_i_15/O
                         net (fo=1, routed)           0.559     5.126    core/data_ram/MDR_WB[3]_i_15_n_0
    SLICE_X43Y218        LUT6 (Prop_lut6_I5_O)        0.070     5.196 r  core/data_ram/MDR_WB[3]_i_6/O
                         net (fo=1, routed)           0.665     5.861    core/data_ram/MDR_WB[3]_i_6_n_0
    SLICE_X41Y217        LUT6 (Prop_lut6_I1_O)        0.070     5.931 r  core/data_ram/MDR_WB[3]_i_3/O
                         net (fo=3, routed)           0.606     6.537    core/reg_EXE_MEM/RAMout_MEM[0]
    SLICE_X37Y215        LUT6 (Prop_lut6_I1_O)        0.070     6.607 r  core/reg_EXE_MEM/B_EX[3]_i_2/O
                         net (fo=1, routed)           0.452     7.058    core/reg_EXE_MEM/B_EX[3]_i_2_n_0
    SLICE_X37Y215        LUT5 (Prop_lut5_I0_O)        0.070     7.128 r  core/reg_EXE_MEM/B_EX[3]_i_1/O
                         net (fo=4, routed)           0.691     7.819    core/reg_EXE_MEM/ALUO_MEM_reg[30]_1[0]
    SLICE_X38Y215        LUT4 (Prop_lut4_I1_O)        0.070     7.889 r  core/reg_EXE_MEM/Q[31]_i_68/O
                         net (fo=1, routed)           0.000     7.889    core/cmp_ID/Q_reg[31]_i_35_0[1]
    SLICE_X38Y215        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.416     8.305 r  core/cmp_ID/Q_reg[31]_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.305    core/cmp_ID/Q_reg[31]_i_49_n_0
    SLICE_X38Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     8.377 r  core/cmp_ID/Q_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.377    core/cmp_ID/Q_reg[31]_i_35_n_0
    SLICE_X38Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     8.449 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.449    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X38Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     8.521 r  core/cmp_ID/Q_reg[31]_i_16/CO[3]
                         net (fo=3, routed)           0.825     9.347    core/reg_IF_ID/i_/Q[31]_i_4_0[0]
    SLICE_X36Y217        LUT6 (Prop_lut6_I2_O)        0.070     9.417 r  core/reg_IF_ID/Q[31]_i_13/O
                         net (fo=1, routed)           0.754    10.171    core/ctrl/Q_reg[0]
    SLICE_X29Y221        LUT6 (Prop_lut6_I2_O)        0.070    10.241 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          1.028    11.269    core/U1_3/Branch_ctrl
    SLICE_X27Y232        LUT6 (Prop_lut6_I1_O)        0.070    11.339 r  core/U1_3/data_buf_reg_0_3_24_29_i_86/O
                         net (fo=1, routed)           0.000    11.339    core/U1_3/data_buf_reg_0_3_24_29_i_86_n_0
    SLICE_X27Y232        MUXF7 (Prop_muxf7_I0_O)      0.190    11.529 r  core/U1_3/data_buf_reg_0_3_24_29_i_44/O
                         net (fo=1, routed)           0.000    11.529    core/U1_3/data_buf_reg_0_3_24_29_i_44_n_0
    SLICE_X27Y232        MUXF8 (Prop_muxf8_I0_O)      0.070    11.599 r  core/U1_3/data_buf_reg_0_3_24_29_i_17/O
                         net (fo=2, routed)           0.351    11.950    core/data_buf_reg_0_3_24_29_i_45
    SLICE_X28Y231        LUT6 (Prop_lut6_I1_O)        0.183    12.133 r  core/code_if[26]_i_1/O
                         net (fo=5, routed)           0.492    12.625    vga/D[26]
    SLICE_X29Y229        FDRE                                         r  vga/code_if_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     5.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     7.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246    -1.031 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     1.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     1.979 f  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.398     3.377    vga/CLK_OUT1
    SLICE_X29Y229        FDRE                                         r  vga/code_if_reg[26]/C  (IS_INVERTED)
                         clock pessimism             -0.223     3.154    
                         clock uncertainty           -0.215     2.940    
    SLICE_X29Y229        FDRE (Setup_fdre_C_D)       -0.017     2.923    vga/code_if_reg[26]
  -------------------------------------------------------------------
                         required time                          2.923    
                         arrival time                         -12.625    
  -------------------------------------------------------------------
                         slack                                 -9.702    

Slack (VIOLATED) :        -9.699ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_wb_reg[13]_rep/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.391ns  (logic 2.421ns (21.254%)  route 8.970ns (78.746%))
  Logic Levels:           18  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=2)
  Clock Path Skew:        -3.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 3.372 - 5.000 ) 
    Source Clock Delay      (SCD):    1.200ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.438     1.200    core/reg_EXE_MEM/debug_clk
    SLICE_X54Y243        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y243        FDRE (Prop_fdre_C_Q)         0.389     1.589 r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__0/Q
                         net (fo=123, routed)         1.648     3.237    core/data_ram/data_reg[73][5]_0
    SLICE_X68Y225        LUT6 (Prop_lut6_I2_O)        0.070     3.307 r  core/data_ram/MDR_WB[3]_i_57/O
                         net (fo=1, routed)           0.000     3.307    core/data_ram/MDR_WB[3]_i_57_n_0
    SLICE_X68Y225        MUXF7 (Prop_muxf7_I1_O)      0.175     3.482 r  core/data_ram/MDR_WB_reg[3]_i_28/O
                         net (fo=1, routed)           0.908     4.390    core/data_ram/MDR_WB_reg[3]_i_28_n_0
    SLICE_X56Y218        LUT6 (Prop_lut6_I0_O)        0.177     4.567 r  core/data_ram/MDR_WB[3]_i_15/O
                         net (fo=1, routed)           0.559     5.126    core/data_ram/MDR_WB[3]_i_15_n_0
    SLICE_X43Y218        LUT6 (Prop_lut6_I5_O)        0.070     5.196 r  core/data_ram/MDR_WB[3]_i_6/O
                         net (fo=1, routed)           0.665     5.861    core/data_ram/MDR_WB[3]_i_6_n_0
    SLICE_X41Y217        LUT6 (Prop_lut6_I1_O)        0.070     5.931 r  core/data_ram/MDR_WB[3]_i_3/O
                         net (fo=3, routed)           0.606     6.537    core/reg_EXE_MEM/RAMout_MEM[0]
    SLICE_X37Y215        LUT6 (Prop_lut6_I1_O)        0.070     6.607 r  core/reg_EXE_MEM/B_EX[3]_i_2/O
                         net (fo=1, routed)           0.452     7.058    core/reg_EXE_MEM/B_EX[3]_i_2_n_0
    SLICE_X37Y215        LUT5 (Prop_lut5_I0_O)        0.070     7.128 r  core/reg_EXE_MEM/B_EX[3]_i_1/O
                         net (fo=4, routed)           0.691     7.819    core/reg_EXE_MEM/ALUO_MEM_reg[30]_1[0]
    SLICE_X38Y215        LUT4 (Prop_lut4_I1_O)        0.070     7.889 r  core/reg_EXE_MEM/Q[31]_i_68/O
                         net (fo=1, routed)           0.000     7.889    core/cmp_ID/Q_reg[31]_i_35_0[1]
    SLICE_X38Y215        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.416     8.305 r  core/cmp_ID/Q_reg[31]_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.305    core/cmp_ID/Q_reg[31]_i_49_n_0
    SLICE_X38Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     8.377 r  core/cmp_ID/Q_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.377    core/cmp_ID/Q_reg[31]_i_35_n_0
    SLICE_X38Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     8.449 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.449    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X38Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     8.521 r  core/cmp_ID/Q_reg[31]_i_16/CO[3]
                         net (fo=3, routed)           0.825     9.347    core/reg_IF_ID/i_/Q[31]_i_4_0[0]
    SLICE_X36Y217        LUT6 (Prop_lut6_I2_O)        0.070     9.417 r  core/reg_IF_ID/Q[31]_i_13/O
                         net (fo=1, routed)           0.754    10.171    core/ctrl/Q_reg[0]
    SLICE_X29Y221        LUT6 (Prop_lut6_I2_O)        0.070    10.241 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.954    11.195    core/U1_3/Branch_ctrl
    SLICE_X25Y225        LUT6 (Prop_lut6_I1_O)        0.070    11.265 r  core/U1_3/data_buf_reg_0_3_12_17_i_67/O
                         net (fo=1, routed)           0.000    11.265    core/U1_3/data_buf_reg_0_3_12_17_i_67_n_0
    SLICE_X25Y225        MUXF7 (Prop_muxf7_I0_O)      0.171    11.436 r  core/U1_3/data_buf_reg_0_3_12_17_i_26/O
                         net (fo=1, routed)           0.268    11.704    core/U1_3/data_buf_reg_0_3_12_17_i_26_n_0
    SLICE_X24Y225        LUT6 (Prop_lut6_I5_O)        0.177    11.881 r  core/U1_3/data_buf_reg_0_3_12_17_i_8/O
                         net (fo=2, routed)           0.241    12.123    core/Test_signal[11]
    SLICE_X25Y225        LUT3 (Prop_lut3_I0_O)        0.070    12.193 r  core/code_if[13]_i_1/O
                         net (fo=10, routed)          0.398    12.591    vga/D[13]
    SLICE_X24Y226        FDRE                                         r  vga/code_wb_reg[13]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     5.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     7.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246    -1.031 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     1.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     1.979 f  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.393     3.372    vga/CLK_OUT1
    SLICE_X24Y226        FDRE                                         r  vga/code_wb_reg[13]_rep/C  (IS_INVERTED)
                         clock pessimism             -0.223     3.149    
                         clock uncertainty           -0.215     2.935    
    SLICE_X24Y226        FDRE (Setup_fdre_C_D)       -0.043     2.892    vga/code_wb_reg[13]_rep
  -------------------------------------------------------------------
                         required time                          2.892    
                         arrival time                         -12.591    
  -------------------------------------------------------------------
                         slack                                 -9.699    

Slack (VIOLATED) :        -9.698ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_exe_reg[13]_rep/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.416ns  (logic 2.421ns (21.207%)  route 8.995ns (78.793%))
  Logic Levels:           18  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=2)
  Clock Path Skew:        -3.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.629ns = ( 3.371 - 5.000 ) 
    Source Clock Delay      (SCD):    1.200ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.438     1.200    core/reg_EXE_MEM/debug_clk
    SLICE_X54Y243        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y243        FDRE (Prop_fdre_C_Q)         0.389     1.589 r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__0/Q
                         net (fo=123, routed)         1.648     3.237    core/data_ram/data_reg[73][5]_0
    SLICE_X68Y225        LUT6 (Prop_lut6_I2_O)        0.070     3.307 r  core/data_ram/MDR_WB[3]_i_57/O
                         net (fo=1, routed)           0.000     3.307    core/data_ram/MDR_WB[3]_i_57_n_0
    SLICE_X68Y225        MUXF7 (Prop_muxf7_I1_O)      0.175     3.482 r  core/data_ram/MDR_WB_reg[3]_i_28/O
                         net (fo=1, routed)           0.908     4.390    core/data_ram/MDR_WB_reg[3]_i_28_n_0
    SLICE_X56Y218        LUT6 (Prop_lut6_I0_O)        0.177     4.567 r  core/data_ram/MDR_WB[3]_i_15/O
                         net (fo=1, routed)           0.559     5.126    core/data_ram/MDR_WB[3]_i_15_n_0
    SLICE_X43Y218        LUT6 (Prop_lut6_I5_O)        0.070     5.196 r  core/data_ram/MDR_WB[3]_i_6/O
                         net (fo=1, routed)           0.665     5.861    core/data_ram/MDR_WB[3]_i_6_n_0
    SLICE_X41Y217        LUT6 (Prop_lut6_I1_O)        0.070     5.931 r  core/data_ram/MDR_WB[3]_i_3/O
                         net (fo=3, routed)           0.606     6.537    core/reg_EXE_MEM/RAMout_MEM[0]
    SLICE_X37Y215        LUT6 (Prop_lut6_I1_O)        0.070     6.607 r  core/reg_EXE_MEM/B_EX[3]_i_2/O
                         net (fo=1, routed)           0.452     7.058    core/reg_EXE_MEM/B_EX[3]_i_2_n_0
    SLICE_X37Y215        LUT5 (Prop_lut5_I0_O)        0.070     7.128 r  core/reg_EXE_MEM/B_EX[3]_i_1/O
                         net (fo=4, routed)           0.691     7.819    core/reg_EXE_MEM/ALUO_MEM_reg[30]_1[0]
    SLICE_X38Y215        LUT4 (Prop_lut4_I1_O)        0.070     7.889 r  core/reg_EXE_MEM/Q[31]_i_68/O
                         net (fo=1, routed)           0.000     7.889    core/cmp_ID/Q_reg[31]_i_35_0[1]
    SLICE_X38Y215        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.416     8.305 r  core/cmp_ID/Q_reg[31]_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.305    core/cmp_ID/Q_reg[31]_i_49_n_0
    SLICE_X38Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     8.377 r  core/cmp_ID/Q_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.377    core/cmp_ID/Q_reg[31]_i_35_n_0
    SLICE_X38Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     8.449 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.449    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X38Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     8.521 r  core/cmp_ID/Q_reg[31]_i_16/CO[3]
                         net (fo=3, routed)           0.825     9.347    core/reg_IF_ID/i_/Q[31]_i_4_0[0]
    SLICE_X36Y217        LUT6 (Prop_lut6_I2_O)        0.070     9.417 r  core/reg_IF_ID/Q[31]_i_13/O
                         net (fo=1, routed)           0.754    10.171    core/ctrl/Q_reg[0]
    SLICE_X29Y221        LUT6 (Prop_lut6_I2_O)        0.070    10.241 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.954    11.195    core/U1_3/Branch_ctrl
    SLICE_X25Y225        LUT6 (Prop_lut6_I1_O)        0.070    11.265 r  core/U1_3/data_buf_reg_0_3_12_17_i_67/O
                         net (fo=1, routed)           0.000    11.265    core/U1_3/data_buf_reg_0_3_12_17_i_67_n_0
    SLICE_X25Y225        MUXF7 (Prop_muxf7_I0_O)      0.171    11.436 r  core/U1_3/data_buf_reg_0_3_12_17_i_26/O
                         net (fo=1, routed)           0.268    11.704    core/U1_3/data_buf_reg_0_3_12_17_i_26_n_0
    SLICE_X24Y225        LUT6 (Prop_lut6_I5_O)        0.177    11.881 r  core/U1_3/data_buf_reg_0_3_12_17_i_8/O
                         net (fo=2, routed)           0.241    12.123    core/Test_signal[11]
    SLICE_X25Y225        LUT3 (Prop_lut3_I0_O)        0.070    12.193 r  core/code_if[13]_i_1/O
                         net (fo=10, routed)          0.423    12.616    vga/D[13]
    SLICE_X24Y225        FDRE                                         r  vga/code_exe_reg[13]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     5.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     7.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246    -1.031 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     1.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     1.979 f  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.392     3.371    vga/CLK_OUT1
    SLICE_X24Y225        FDRE                                         r  vga/code_exe_reg[13]_rep/C  (IS_INVERTED)
                         clock pessimism             -0.223     3.148    
                         clock uncertainty           -0.215     2.934    
    SLICE_X24Y225        FDRE (Setup_fdre_C_D)       -0.016     2.918    vga/code_exe_reg[13]_rep
  -------------------------------------------------------------------
                         required time                          2.918    
                         arrival time                         -12.616    
  -------------------------------------------------------------------
                         slack                                 -9.698    

Slack (VIOLATED) :        -9.695ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_wb_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.391ns  (logic 2.421ns (21.254%)  route 8.970ns (78.746%))
  Logic Levels:           18  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=2)
  Clock Path Skew:        -3.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 3.372 - 5.000 ) 
    Source Clock Delay      (SCD):    1.200ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.438     1.200    core/reg_EXE_MEM/debug_clk
    SLICE_X54Y243        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y243        FDRE (Prop_fdre_C_Q)         0.389     1.589 r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__0/Q
                         net (fo=123, routed)         1.648     3.237    core/data_ram/data_reg[73][5]_0
    SLICE_X68Y225        LUT6 (Prop_lut6_I2_O)        0.070     3.307 r  core/data_ram/MDR_WB[3]_i_57/O
                         net (fo=1, routed)           0.000     3.307    core/data_ram/MDR_WB[3]_i_57_n_0
    SLICE_X68Y225        MUXF7 (Prop_muxf7_I1_O)      0.175     3.482 r  core/data_ram/MDR_WB_reg[3]_i_28/O
                         net (fo=1, routed)           0.908     4.390    core/data_ram/MDR_WB_reg[3]_i_28_n_0
    SLICE_X56Y218        LUT6 (Prop_lut6_I0_O)        0.177     4.567 r  core/data_ram/MDR_WB[3]_i_15/O
                         net (fo=1, routed)           0.559     5.126    core/data_ram/MDR_WB[3]_i_15_n_0
    SLICE_X43Y218        LUT6 (Prop_lut6_I5_O)        0.070     5.196 r  core/data_ram/MDR_WB[3]_i_6/O
                         net (fo=1, routed)           0.665     5.861    core/data_ram/MDR_WB[3]_i_6_n_0
    SLICE_X41Y217        LUT6 (Prop_lut6_I1_O)        0.070     5.931 r  core/data_ram/MDR_WB[3]_i_3/O
                         net (fo=3, routed)           0.606     6.537    core/reg_EXE_MEM/RAMout_MEM[0]
    SLICE_X37Y215        LUT6 (Prop_lut6_I1_O)        0.070     6.607 r  core/reg_EXE_MEM/B_EX[3]_i_2/O
                         net (fo=1, routed)           0.452     7.058    core/reg_EXE_MEM/B_EX[3]_i_2_n_0
    SLICE_X37Y215        LUT5 (Prop_lut5_I0_O)        0.070     7.128 r  core/reg_EXE_MEM/B_EX[3]_i_1/O
                         net (fo=4, routed)           0.691     7.819    core/reg_EXE_MEM/ALUO_MEM_reg[30]_1[0]
    SLICE_X38Y215        LUT4 (Prop_lut4_I1_O)        0.070     7.889 r  core/reg_EXE_MEM/Q[31]_i_68/O
                         net (fo=1, routed)           0.000     7.889    core/cmp_ID/Q_reg[31]_i_35_0[1]
    SLICE_X38Y215        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.416     8.305 r  core/cmp_ID/Q_reg[31]_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.305    core/cmp_ID/Q_reg[31]_i_49_n_0
    SLICE_X38Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     8.377 r  core/cmp_ID/Q_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.377    core/cmp_ID/Q_reg[31]_i_35_n_0
    SLICE_X38Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     8.449 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.449    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X38Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     8.521 r  core/cmp_ID/Q_reg[31]_i_16/CO[3]
                         net (fo=3, routed)           0.825     9.347    core/reg_IF_ID/i_/Q[31]_i_4_0[0]
    SLICE_X36Y217        LUT6 (Prop_lut6_I2_O)        0.070     9.417 r  core/reg_IF_ID/Q[31]_i_13/O
                         net (fo=1, routed)           0.754    10.171    core/ctrl/Q_reg[0]
    SLICE_X29Y221        LUT6 (Prop_lut6_I2_O)        0.070    10.241 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.954    11.195    core/U1_3/Branch_ctrl
    SLICE_X25Y225        LUT6 (Prop_lut6_I1_O)        0.070    11.265 r  core/U1_3/data_buf_reg_0_3_12_17_i_67/O
                         net (fo=1, routed)           0.000    11.265    core/U1_3/data_buf_reg_0_3_12_17_i_67_n_0
    SLICE_X25Y225        MUXF7 (Prop_muxf7_I0_O)      0.171    11.436 r  core/U1_3/data_buf_reg_0_3_12_17_i_26/O
                         net (fo=1, routed)           0.268    11.704    core/U1_3/data_buf_reg_0_3_12_17_i_26_n_0
    SLICE_X24Y225        LUT6 (Prop_lut6_I5_O)        0.177    11.881 r  core/U1_3/data_buf_reg_0_3_12_17_i_8/O
                         net (fo=2, routed)           0.241    12.123    core/Test_signal[11]
    SLICE_X25Y225        LUT3 (Prop_lut3_I0_O)        0.070    12.193 r  core/code_if[13]_i_1/O
                         net (fo=10, routed)          0.398    12.591    vga/D[13]
    SLICE_X24Y226        FDRE                                         r  vga/code_wb_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     5.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     7.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246    -1.031 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     1.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     1.979 f  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.393     3.372    vga/CLK_OUT1
    SLICE_X24Y226        FDRE                                         r  vga/code_wb_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.223     3.149    
                         clock uncertainty           -0.215     2.935    
    SLICE_X24Y226        FDRE (Setup_fdre_C_D)       -0.039     2.896    vga/code_wb_reg[13]
  -------------------------------------------------------------------
                         required time                          2.896    
                         arrival time                         -12.591    
  -------------------------------------------------------------------
                         slack                                 -9.695    

Slack (VIOLATED) :        -9.695ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_id_reg[28]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.420ns  (logic 2.446ns (21.419%)  route 8.974ns (78.581%))
  Logic Levels:           18  (CARRY4=4 LUT4=1 LUT5=1 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 3.376 - 5.000 ) 
    Source Clock Delay      (SCD):    1.200ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.438     1.200    core/reg_EXE_MEM/debug_clk
    SLICE_X54Y243        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y243        FDRE (Prop_fdre_C_Q)         0.389     1.589 r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__0/Q
                         net (fo=123, routed)         1.648     3.237    core/data_ram/data_reg[73][5]_0
    SLICE_X68Y225        LUT6 (Prop_lut6_I2_O)        0.070     3.307 r  core/data_ram/MDR_WB[3]_i_57/O
                         net (fo=1, routed)           0.000     3.307    core/data_ram/MDR_WB[3]_i_57_n_0
    SLICE_X68Y225        MUXF7 (Prop_muxf7_I1_O)      0.175     3.482 r  core/data_ram/MDR_WB_reg[3]_i_28/O
                         net (fo=1, routed)           0.908     4.390    core/data_ram/MDR_WB_reg[3]_i_28_n_0
    SLICE_X56Y218        LUT6 (Prop_lut6_I0_O)        0.177     4.567 r  core/data_ram/MDR_WB[3]_i_15/O
                         net (fo=1, routed)           0.559     5.126    core/data_ram/MDR_WB[3]_i_15_n_0
    SLICE_X43Y218        LUT6 (Prop_lut6_I5_O)        0.070     5.196 r  core/data_ram/MDR_WB[3]_i_6/O
                         net (fo=1, routed)           0.665     5.861    core/data_ram/MDR_WB[3]_i_6_n_0
    SLICE_X41Y217        LUT6 (Prop_lut6_I1_O)        0.070     5.931 r  core/data_ram/MDR_WB[3]_i_3/O
                         net (fo=3, routed)           0.606     6.537    core/reg_EXE_MEM/RAMout_MEM[0]
    SLICE_X37Y215        LUT6 (Prop_lut6_I1_O)        0.070     6.607 r  core/reg_EXE_MEM/B_EX[3]_i_2/O
                         net (fo=1, routed)           0.452     7.058    core/reg_EXE_MEM/B_EX[3]_i_2_n_0
    SLICE_X37Y215        LUT5 (Prop_lut5_I0_O)        0.070     7.128 r  core/reg_EXE_MEM/B_EX[3]_i_1/O
                         net (fo=4, routed)           0.691     7.819    core/reg_EXE_MEM/ALUO_MEM_reg[30]_1[0]
    SLICE_X38Y215        LUT4 (Prop_lut4_I1_O)        0.070     7.889 r  core/reg_EXE_MEM/Q[31]_i_68/O
                         net (fo=1, routed)           0.000     7.889    core/cmp_ID/Q_reg[31]_i_35_0[1]
    SLICE_X38Y215        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.416     8.305 r  core/cmp_ID/Q_reg[31]_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.305    core/cmp_ID/Q_reg[31]_i_49_n_0
    SLICE_X38Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     8.377 r  core/cmp_ID/Q_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.377    core/cmp_ID/Q_reg[31]_i_35_n_0
    SLICE_X38Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     8.449 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.449    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X38Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     8.521 r  core/cmp_ID/Q_reg[31]_i_16/CO[3]
                         net (fo=3, routed)           0.825     9.347    core/reg_IF_ID/i_/Q[31]_i_4_0[0]
    SLICE_X36Y217        LUT6 (Prop_lut6_I2_O)        0.070     9.417 r  core/reg_IF_ID/Q[31]_i_13/O
                         net (fo=1, routed)           0.754    10.171    core/ctrl/Q_reg[0]
    SLICE_X29Y221        LUT6 (Prop_lut6_I2_O)        0.070    10.241 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.525    10.766    core/U1_3/Branch_ctrl
    SLICE_X31Y228        LUT6 (Prop_lut6_I1_O)        0.070    10.836 r  core/U1_3/data_buf_reg_0_3_24_29_i_104/O
                         net (fo=1, routed)           0.000    10.836    core/U1_3/data_buf_reg_0_3_24_29_i_104_n_0
    SLICE_X31Y228        MUXF7 (Prop_muxf7_I0_O)      0.190    11.026 r  core/U1_3/data_buf_reg_0_3_24_29_i_56/O
                         net (fo=1, routed)           0.000    11.026    core/U1_3/data_buf_reg_0_3_24_29_i_56_n_0
    SLICE_X31Y228        MUXF8 (Prop_muxf8_I0_O)      0.070    11.096 r  core/U1_3/data_buf_reg_0_3_24_29_i_22/O
                         net (fo=2, routed)           0.613    11.709    core/data_buf_reg_0_3_24_29_i_57
    SLICE_X31Y234        LUT6 (Prop_lut6_I1_O)        0.183    11.892 r  core/code_if[28]_i_1/O
                         net (fo=5, routed)           0.728    12.619    vga/D[28]
    SLICE_X32Y230        FDRE                                         r  vga/code_id_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     5.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     7.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246    -1.031 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     1.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     1.979 f  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.397     3.376    vga/CLK_OUT1
    SLICE_X32Y230        FDRE                                         r  vga/code_id_reg[28]/C  (IS_INVERTED)
                         clock pessimism             -0.223     3.153    
                         clock uncertainty           -0.215     2.939    
    SLICE_X32Y230        FDRE (Setup_fdre_C_D)       -0.014     2.925    vga/code_id_reg[28]
  -------------------------------------------------------------------
                         required time                          2.925    
                         arrival time                         -12.619    
  -------------------------------------------------------------------
                         slack                                 -9.695    

Slack (VIOLATED) :        -9.689ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_wb_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.398ns  (logic 2.421ns (21.241%)  route 8.977ns (78.759%))
  Logic Levels:           18  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=2)
  Clock Path Skew:        -3.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 3.379 - 5.000 ) 
    Source Clock Delay      (SCD):    1.200ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.438     1.200    core/reg_EXE_MEM/debug_clk
    SLICE_X54Y243        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y243        FDRE (Prop_fdre_C_Q)         0.389     1.589 r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__0/Q
                         net (fo=123, routed)         1.648     3.237    core/data_ram/data_reg[73][5]_0
    SLICE_X68Y225        LUT6 (Prop_lut6_I2_O)        0.070     3.307 r  core/data_ram/MDR_WB[3]_i_57/O
                         net (fo=1, routed)           0.000     3.307    core/data_ram/MDR_WB[3]_i_57_n_0
    SLICE_X68Y225        MUXF7 (Prop_muxf7_I1_O)      0.175     3.482 r  core/data_ram/MDR_WB_reg[3]_i_28/O
                         net (fo=1, routed)           0.908     4.390    core/data_ram/MDR_WB_reg[3]_i_28_n_0
    SLICE_X56Y218        LUT6 (Prop_lut6_I0_O)        0.177     4.567 r  core/data_ram/MDR_WB[3]_i_15/O
                         net (fo=1, routed)           0.559     5.126    core/data_ram/MDR_WB[3]_i_15_n_0
    SLICE_X43Y218        LUT6 (Prop_lut6_I5_O)        0.070     5.196 r  core/data_ram/MDR_WB[3]_i_6/O
                         net (fo=1, routed)           0.665     5.861    core/data_ram/MDR_WB[3]_i_6_n_0
    SLICE_X41Y217        LUT6 (Prop_lut6_I1_O)        0.070     5.931 r  core/data_ram/MDR_WB[3]_i_3/O
                         net (fo=3, routed)           0.606     6.537    core/reg_EXE_MEM/RAMout_MEM[0]
    SLICE_X37Y215        LUT6 (Prop_lut6_I1_O)        0.070     6.607 r  core/reg_EXE_MEM/B_EX[3]_i_2/O
                         net (fo=1, routed)           0.452     7.058    core/reg_EXE_MEM/B_EX[3]_i_2_n_0
    SLICE_X37Y215        LUT5 (Prop_lut5_I0_O)        0.070     7.128 r  core/reg_EXE_MEM/B_EX[3]_i_1/O
                         net (fo=4, routed)           0.691     7.819    core/reg_EXE_MEM/ALUO_MEM_reg[30]_1[0]
    SLICE_X38Y215        LUT4 (Prop_lut4_I1_O)        0.070     7.889 r  core/reg_EXE_MEM/Q[31]_i_68/O
                         net (fo=1, routed)           0.000     7.889    core/cmp_ID/Q_reg[31]_i_35_0[1]
    SLICE_X38Y215        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.416     8.305 r  core/cmp_ID/Q_reg[31]_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.305    core/cmp_ID/Q_reg[31]_i_49_n_0
    SLICE_X38Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     8.377 r  core/cmp_ID/Q_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.377    core/cmp_ID/Q_reg[31]_i_35_n_0
    SLICE_X38Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     8.449 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.449    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X38Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     8.521 r  core/cmp_ID/Q_reg[31]_i_16/CO[3]
                         net (fo=3, routed)           0.825     9.347    core/reg_IF_ID/i_/Q[31]_i_4_0[0]
    SLICE_X36Y217        LUT6 (Prop_lut6_I2_O)        0.070     9.417 r  core/reg_IF_ID/Q[31]_i_13/O
                         net (fo=1, routed)           0.754    10.171    core/ctrl/Q_reg[0]
    SLICE_X29Y221        LUT6 (Prop_lut6_I2_O)        0.070    10.241 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.605    10.846    core/U1_3/Branch_ctrl
    SLICE_X27Y217        LUT6 (Prop_lut6_I1_O)        0.070    10.916 r  core/U1_3/data_buf_reg_0_3_12_17_i_97/O
                         net (fo=1, routed)           0.000    10.916    core/U1_3/data_buf_reg_0_3_12_17_i_97_n_0
    SLICE_X27Y217        MUXF7 (Prop_muxf7_I0_O)      0.171    11.087 r  core/U1_3/data_buf_reg_0_3_12_17_i_44/O
                         net (fo=1, routed)           0.410    11.496    core/U1_3/data_buf_reg_0_3_12_17_i_44_n_0
    SLICE_X25Y218        LUT6 (Prop_lut6_I5_O)        0.177    11.673 r  core/U1_3/data_buf_reg_0_3_12_17_i_14/O
                         net (fo=2, routed)           0.463    12.136    core/Test_signal[12]
    SLICE_X25Y217        LUT3 (Prop_lut3_I0_O)        0.070    12.206 r  core/code_if[14]_i_1/O
                         net (fo=5, routed)           0.391    12.597    vga/D[14]
    SLICE_X25Y219        FDRE                                         r  vga/code_wb_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     5.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     7.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246    -1.031 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     1.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     1.979 f  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.400     3.379    vga/CLK_OUT1
    SLICE_X25Y219        FDRE                                         r  vga/code_wb_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.223     3.156    
                         clock uncertainty           -0.215     2.942    
    SLICE_X25Y219        FDRE (Setup_fdre_C_D)       -0.033     2.909    vga/code_wb_reg[14]
  -------------------------------------------------------------------
                         required time                          2.909    
                         arrival time                         -12.597    
  -------------------------------------------------------------------
                         slack                                 -9.689    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.843ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.237ns (18.833%)  route 1.021ns (81.167%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.963ns
    Source Clock Delay      (SCD):    0.523ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        0.760     0.523    core/reg_EXE_MEM/debug_clk
    SLICE_X26Y216        FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y216        FDCE (Prop_fdce_C_Q)         0.132     0.655 r  core/reg_EXE_MEM/PCurrent_MEM_reg[11]/Q
                         net (fo=2, routed)           0.135     0.790    core/U1_3/PC_MEM[11]
    SLICE_X24Y216        LUT6 (Prop_lut6_I0_O)        0.035     0.825 r  core/U1_3/data_buf_reg_0_3_6_11_i_50/O
                         net (fo=1, routed)           0.199     1.023    core/U1_3/data_buf_reg_0_3_6_11_i_50_n_0
    SLICE_X27Y216        LUT6 (Prop_lut6_I0_O)        0.035     1.058 r  core/U1_3/data_buf_reg_0_3_6_11_i_17/O
                         net (fo=2, routed)           0.181     1.239    vga/U12/Test_signal[9]
    SLICE_X24Y218        LUT4 (Prop_lut4_I3_O)        0.035     1.274 r  vga/U12/data_buf_reg_0_3_6_11_i_5/O
                         net (fo=1, routed)           0.507     1.781    vga/data_buf_reg_0_3_6_11/DIC1
    SLICE_X46Y235        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.016    -0.963    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X46Y235        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/CLK
                         clock pessimism              0.547    -0.416    
                         clock uncertainty            0.215    -0.201    
    SLICE_X46Y235        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.140    -0.061    vga/data_buf_reg_0_3_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.061    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  1.843    

Slack (MET) :             1.877ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.311ns (24.716%)  route 0.947ns (75.284%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.006ns
    Source Clock Delay      (SCD):    0.518ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        0.755     0.518    core/reg_IF_ID/debug_clk
    SLICE_X30Y230        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y230        FDCE (Prop_fdce_C_Q)         0.132     0.650 r  core/reg_IF_ID/PCurrent_ID_reg[25]/Q
                         net (fo=4, routed)           0.163     0.813    core/U1_3/data_buf_reg_0_3_30_31_i_5_0[23]
    SLICE_X31Y230        LUT6 (Prop_lut6_I0_O)        0.035     0.848 r  core/U1_3/data_buf_reg_0_3_24_29_i_28/O
                         net (fo=1, routed)           0.000     0.848    core/U1_3/data_buf_reg_0_3_24_29_i_28_n_0
    SLICE_X31Y230        MUXF7 (Prop_muxf7_I0_O)      0.061     0.909 r  core/U1_3/data_buf_reg_0_3_24_29_i_9/O
                         net (fo=2, routed)           0.220     1.129    vga/U12/data_buf_reg_0_3_24_29_2
    SLICE_X34Y230        LUT6 (Prop_lut6_I5_O)        0.083     1.212 r  vga/U12/data_buf_reg_0_3_24_29_i_1/O
                         net (fo=1, routed)           0.564     1.776    vga/data_buf_reg_0_3_24_29/DIA1
    SLICE_X66Y234        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.974    -1.006    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X66Y234        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/CLK
                         clock pessimism              0.547    -0.459    
                         clock uncertainty            0.215    -0.244    
    SLICE_X66Y234        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.100    vga/data_buf_reg_0_3_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  1.877    

Slack (MET) :             1.985ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.237ns (16.761%)  route 1.177ns (83.239%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.934ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.963ns
    Source Clock Delay      (SCD):    0.518ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        0.755     0.518    core/reg_EXE_MEM/debug_clk
    SLICE_X27Y221        FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y221        FDCE (Prop_fdce_C_Q)         0.132     0.650 r  core/reg_EXE_MEM/PCurrent_MEM_reg[9]/Q
                         net (fo=2, routed)           0.230     0.880    core/U1_3/PC_MEM[9]
    SLICE_X25Y220        LUT6 (Prop_lut6_I0_O)        0.035     0.915 r  core/U1_3/data_buf_reg_0_3_6_11_i_34/O
                         net (fo=1, routed)           0.092     1.007    core/U1_3/data_buf_reg_0_3_6_11_i_34_n_0
    SLICE_X25Y220        LUT6 (Prop_lut6_I0_O)        0.035     1.042 r  core/U1_3/data_buf_reg_0_3_6_11_i_12/O
                         net (fo=2, routed)           0.378     1.420    vga/U12/Test_signal[7]
    SLICE_X25Y226        LUT4 (Prop_lut4_I3_O)        0.035     1.455 r  vga/U12/data_buf_reg_0_3_6_11_i_3/O
                         net (fo=1, routed)           0.477     1.932    vga/data_buf_reg_0_3_6_11/DIB1
    SLICE_X46Y235        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.016    -0.963    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X46Y235        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
                         clock pessimism              0.547    -0.416    
                         clock uncertainty            0.215    -0.201    
    SLICE_X46Y235        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.148    -0.053    vga/data_buf_reg_0_3_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.053    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  1.985    

Slack (MET) :             2.009ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 0.237ns (16.308%)  route 1.216ns (83.692%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.963ns
    Source Clock Delay      (SCD):    0.522ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        0.759     0.522    core/reg_IF_ID/debug_clk
    SLICE_X31Y213        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y213        FDCE (Prop_fdce_C_Q)         0.132     0.654 r  core/reg_IF_ID/PCurrent_ID_reg[6]/Q
                         net (fo=4, routed)           0.241     0.895    core/U1_3/data_buf_reg_0_3_30_31_i_5_0[6]
    SLICE_X24Y215        LUT6 (Prop_lut6_I0_O)        0.035     0.930 r  core/U1_3/data_buf_reg_0_3_6_11_i_29/O
                         net (fo=2, routed)           0.064     0.994    core/U1_3/data_buf_reg_0_3_6_11_i_29_n_0
    SLICE_X24Y215        LUT6 (Prop_lut6_I1_O)        0.035     1.029 r  core/U1_3/data_buf_reg_0_3_6_11_i_10/O
                         net (fo=1, routed)           0.367     1.396    vga/U12/Test_signal[5]
    SLICE_X25Y230        LUT4 (Prop_lut4_I3_O)        0.035     1.431 r  vga/U12/data_buf_reg_0_3_6_11_i_2/O
                         net (fo=1, routed)           0.544     1.975    vga/data_buf_reg_0_3_6_11/DIA0
    SLICE_X46Y235        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.016    -0.963    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X46Y235        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/CLK
                         clock pessimism              0.547    -0.416    
                         clock uncertainty            0.215    -0.201    
    SLICE_X46Y235        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.168    -0.033    vga/data_buf_reg_0_3_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.033    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  2.009    

Slack (MET) :             2.020ns  (arrival time - required time)
  Source:                 core/REG_PC/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.392ns  (logic 0.358ns (25.710%)  route 1.034ns (74.290%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.009ns
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        0.761     0.524    core/REG_PC/debug_clk
    SLICE_X29Y210        FDCE                                         r  core/REG_PC/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y210        FDCE (Prop_fdce_C_Q)         0.132     0.656 r  core/REG_PC/Q_reg[1]/Q
                         net (fo=4, routed)           0.207     0.863    core/U1_3/Q[1]
    SLICE_X29Y214        LUT6 (Prop_lut6_I2_O)        0.035     0.898 r  core/U1_3/data_buf_reg_0_3_0_5_i_88/O
                         net (fo=1, routed)           0.000     0.898    core/U1_3/data_buf_reg_0_3_0_5_i_88_n_0
    SLICE_X29Y214        MUXF7 (Prop_muxf7_I0_O)      0.073     0.971 r  core/U1_3/data_buf_reg_0_3_0_5_i_38/O
                         net (fo=2, routed)           0.119     1.090    core/U1_3/data_buf_reg_0_3_0_5_i_38_n_0
    SLICE_X29Y213        LUT6 (Prop_lut6_I5_O)        0.083     1.173 r  core/U1_3/data_buf_reg_0_3_0_5_i_13/O
                         net (fo=1, routed)           0.057     1.230    vga/U12/Test_signal[0]
    SLICE_X29Y213        LUT4 (Prop_lut4_I3_O)        0.035     1.265 r  vga/U12/data_buf_reg_0_3_0_5_i_2/O
                         net (fo=1, routed)           0.651     1.916    vga/data_buf_reg_0_3_0_5/DIA1
    SLICE_X66Y231        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.970    -1.009    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X66Y231        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism              0.547    -0.462    
                         clock uncertainty            0.215    -0.247    
    SLICE_X66Y231        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.103    vga/data_buf_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  2.020    

Slack (MET) :             2.059ns  (arrival time - required time)
  Source:                 core/register/register_reg[26][4]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        1.476ns  (logic 0.353ns (23.917%)  route 1.123ns (76.083%))
  Logic Levels:           4  (LUT4=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.009ns = ( 48.991 - 50.000 ) 
    Source Clock Delay      (SCD):    0.503ns = ( 50.503 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506    50.506 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618    51.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    47.117 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    48.457    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    48.498 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    49.384    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    49.419 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.302    49.721    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    49.762 f  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        0.740    50.503    core/register/debug_clk
    SLICE_X39Y224        FDCE                                         r  core/register/register_reg[26][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y224        FDCE (Prop_fdce_C_Q)         0.139    50.642 r  core/register/register_reg[26][4]/Q
                         net (fo=3, routed)           0.252    50.894    core/register/register_reg[26]_137[4]
    SLICE_X37Y231        LUT6 (Prop_lut6_I1_O)        0.035    50.929 r  core/register/data_buf_reg_0_3_0_5_i_114/O
                         net (fo=1, routed)           0.000    50.929    core/register/data_buf_reg_0_3_0_5_i_114_n_0
    SLICE_X37Y231        MUXF7 (Prop_muxf7_I0_O)      0.061    50.990 r  core/register/data_buf_reg_0_3_0_5_i_66/O
                         net (fo=2, routed)           0.246    51.236    core/register/v_count_reg[3]_3
    SLICE_X36Y231        LUT4 (Prop_lut4_I2_O)        0.083    51.319 r  core/register/data_buf_reg_0_3_0_5_i_24/O
                         net (fo=1, routed)           0.150    51.469    vga/U12/Debug_regs[4]
    SLICE_X36Y231        LUT4 (Prop_lut4_I2_O)        0.035    51.504 r  vga/U12/data_buf_reg_0_3_0_5_i_7/O
                         net (fo=1, routed)           0.475    51.979    vga/data_buf_reg_0_3_0_5/DIC0
    SLICE_X66Y231        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554    50.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656    51.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    46.571 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    47.978    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    48.021 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.970    48.991    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X66Y231        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/CLK
                         clock pessimism              0.547    49.538    
                         clock uncertainty            0.215    49.753    
    SLICE_X66Y231        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.167    49.920    vga/data_buf_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                        -49.920    
                         arrival time                          51.979    
  -------------------------------------------------------------------
                         slack                                  2.059    

Slack (MET) :             2.071ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/IR_ID_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.519ns  (logic 0.237ns (15.605%)  route 1.282ns (84.395%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.934ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.963ns
    Source Clock Delay      (SCD):    0.518ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        0.755     0.518    core/reg_IF_ID/debug_clk
    SLICE_X32Y216        FDCE                                         r  core/reg_IF_ID/IR_ID_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y216        FDCE (Prop_fdce_C_Q)         0.132     0.650 r  core/reg_IF_ID/IR_ID_reg[11]/Q
                         net (fo=6, routed)           0.437     1.087    core/U1_3/data_buf_reg_0_3_24_29_i_20_1[7]
    SLICE_X27Y214        LUT6 (Prop_lut6_I2_O)        0.035     1.122 r  core/U1_3/data_buf_reg_0_3_6_11_i_57/O
                         net (fo=2, routed)           0.055     1.177    core/U1_3/data_buf_reg_0_3_6_11_i_57_n_0
    SLICE_X27Y214        LUT6 (Prop_lut6_I1_O)        0.035     1.212 r  core/U1_3/data_buf_reg_0_3_6_11_i_19/O
                         net (fo=1, routed)           0.411     1.624    vga/U12/Test_signal[8]
    SLICE_X29Y234        LUT4 (Prop_lut4_I3_O)        0.035     1.659 r  vga/U12/data_buf_reg_0_3_6_11_i_6/O
                         net (fo=1, routed)           0.378     2.036    vga/data_buf_reg_0_3_6_11/DIC0
    SLICE_X46Y235        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.016    -0.963    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X46Y235        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
                         clock pessimism              0.547    -0.416    
                         clock uncertainty            0.215    -0.201    
    SLICE_X46Y235        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.167    -0.034    vga/data_buf_reg_0_3_6_11/RAMC
  -------------------------------------------------------------------
                         required time                          0.034    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  2.071    

Slack (MET) :             2.080ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/rd_MEM_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.525ns  (logic 0.237ns (15.539%)  route 1.288ns (84.461%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.963ns
    Source Clock Delay      (SCD):    0.522ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        0.759     0.522    core/reg_EXE_MEM/debug_clk
    SLICE_X29Y213        FDCE                                         r  core/reg_EXE_MEM/rd_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y213        FDCE (Prop_fdce_C_Q)         0.132     0.654 r  core/reg_EXE_MEM/rd_MEM_reg[1]/Q
                         net (fo=6, routed)           0.197     0.851    core/U1_3/rd_MEM[1]
    SLICE_X26Y214        LUT5 (Prop_lut5_I2_O)        0.035     0.886 r  core/U1_3/data_buf_reg_0_3_6_11_i_44/O
                         net (fo=1, routed)           0.303     1.188    core/U1_3/data_buf_reg_0_3_6_11_i_44_n_0
    SLICE_X28Y214        LUT6 (Prop_lut6_I0_O)        0.035     1.223 r  core/U1_3/data_buf_reg_0_3_6_11_i_15/O
                         net (fo=2, routed)           0.219     1.443    vga/U12/data_buf_reg_0_3_6_11_0
    SLICE_X29Y211        LUT6 (Prop_lut6_I5_O)        0.035     1.478 r  vga/U12/data_buf_reg_0_3_6_11_i_4/O
                         net (fo=1, routed)           0.569     2.047    vga/data_buf_reg_0_3_6_11/DIB0
    SLICE_X46Y235        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.016    -0.963    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X46Y235        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/CLK
                         clock pessimism              0.547    -0.416    
                         clock uncertainty            0.215    -0.201    
    SLICE_X46Y235        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.168    -0.033    vga/data_buf_reg_0_3_6_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.033    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  2.080    

Slack (MET) :             2.087ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 0.237ns (15.976%)  route 1.246ns (84.024%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.009ns
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        0.761     0.524    core/reg_EXE_MEM/debug_clk
    SLICE_X25Y213        FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y213        FDCE (Prop_fdce_C_Q)         0.132     0.656 r  core/reg_EXE_MEM/IR_MEM_reg[2]/Q
                         net (fo=3, routed)           0.243     0.899    core/U1_3/inst_MEM[2]
    SLICE_X28Y213        LUT6 (Prop_lut6_I2_O)        0.035     0.934 r  core/U1_3/data_buf_reg_0_3_0_5_i_55/O
                         net (fo=1, routed)           0.119     1.053    core/U1_3/data_buf_reg_0_3_0_5_i_55_n_0
    SLICE_X28Y213        LUT6 (Prop_lut6_I0_O)        0.035     1.088 r  core/U1_3/data_buf_reg_0_3_0_5_i_21/O
                         net (fo=1, routed)           0.252     1.340    vga/U12/Test_signal[1]
    SLICE_X29Y222        LUT4 (Prop_lut4_I3_O)        0.035     1.375 r  vga/U12/data_buf_reg_0_3_0_5_i_5/O
                         net (fo=1, routed)           0.632     2.007    vga/data_buf_reg_0_3_0_5/DIB0
    SLICE_X66Y231        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.970    -1.009    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X66Y231        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/CLK
                         clock pessimism              0.547    -0.462    
                         clock uncertainty            0.215    -0.247    
    SLICE_X66Y231        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.168    -0.079    vga/data_buf_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.079    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  2.087    

Slack (MET) :             2.096ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.469ns  (logic 0.312ns (21.243%)  route 1.157ns (78.757%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.007ns
    Source Clock Delay      (SCD):    0.522ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        0.759     0.522    core/reg_EXE_MEM/debug_clk
    SLICE_X30Y234        FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y234        FDCE (Prop_fdce_C_Q)         0.132     0.654 r  core/reg_EXE_MEM/IR_MEM_reg[23]/Q
                         net (fo=2, routed)           0.376     1.030    core/U1_3/inst_MEM[17]
    SLICE_X32Y231        LUT6 (Prop_lut6_I2_O)        0.035     1.065 r  core/U1_3/data_buf_reg_0_3_18_23_i_51/O
                         net (fo=1, routed)           0.000     1.065    core/U1_3/data_buf_reg_0_3_18_23_i_51_n_0
    SLICE_X32Y231        MUXF7 (Prop_muxf7_I1_O)      0.062     1.127 r  core/U1_3/data_buf_reg_0_3_18_23_i_19/O
                         net (fo=2, routed)           0.210     1.337    vga/U12/data_buf_reg_0_3_18_23_4
    SLICE_X33Y232        LUT6 (Prop_lut6_I5_O)        0.083     1.420 r  vga/U12/data_buf_reg_0_3_18_23_i_5/O
                         net (fo=1, routed)           0.570     1.990    vga/data_buf_reg_0_3_18_23/DIC1
    SLICE_X62Y232        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.972    -1.007    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X62Y232        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/CLK
                         clock pessimism              0.547    -0.460    
                         clock uncertainty            0.215    -0.245    
    SLICE_X62Y232        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.140    -0.105    vga/data_buf_reg_0_3_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  2.096    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        5.263ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.263ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.179ns  (logic 2.509ns (60.042%)  route 1.670ns (39.958%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 38.378 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.620ns = ( 28.380 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.476    28.380    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y98         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y98         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    30.813 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.953    31.766    vga/U12/DO[0]
    SLICE_X50Y246        LUT4 (Prop_lut4_I1_O)        0.076    31.842 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.717    32.559    vga/U12/G[1]_i_1_n_0
    SLICE_X48Y246        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.399    38.378    vga/U12/CLK_OUT3
    SLICE_X48Y246        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.223    38.155    
                         clock uncertainty           -0.201    37.954    
    SLICE_X48Y246        FDRE (Setup_fdre_C_D)       -0.132    37.822    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.822    
                         arrival time                         -32.559    
  -------------------------------------------------------------------
                         slack                                  5.263    

Slack (MET) :             5.267ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.175ns  (logic 2.509ns (60.097%)  route 1.666ns (39.903%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 38.378 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.620ns = ( 28.380 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.476    28.380    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y98         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y98         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    30.813 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.953    31.766    vga/U12/DO[0]
    SLICE_X50Y246        LUT4 (Prop_lut4_I1_O)        0.076    31.842 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.713    32.555    vga/U12/G[1]_i_1_n_0
    SLICE_X48Y246        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.399    38.378    vga/U12/CLK_OUT3
    SLICE_X48Y246        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.223    38.155    
                         clock uncertainty           -0.201    37.954    
    SLICE_X48Y246        FDRE (Setup_fdre_C_D)       -0.132    37.822    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.822    
                         arrival time                         -32.555    
  -------------------------------------------------------------------
                         slack                                  5.267    

Slack (MET) :             5.341ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.148ns  (logic 2.503ns (60.343%)  route 1.645ns (39.657%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.693ns = ( 38.307 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.620ns = ( 28.380 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.476    28.380    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y98         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y98         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    30.813 f  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.953    31.766    vga/U12/DO[0]
    SLICE_X50Y246        LUT4 (Prop_lut4_I0_O)        0.070    31.836 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.692    32.528    vga/U12/B[3]_i_1_n_0
    SLICE_X50Y246        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.328    38.307    vga/U12/CLK_OUT3
    SLICE_X50Y246        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.223    38.084    
                         clock uncertainty           -0.201    37.883    
    SLICE_X50Y246        FDRE (Setup_fdre_C_D)       -0.013    37.870    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.870    
                         arrival time                         -32.528    
  -------------------------------------------------------------------
                         slack                                  5.341    

Slack (MET) :             5.718ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.687ns  (logic 2.516ns (68.234%)  route 1.171ns (31.766%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 38.378 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.620ns = ( 28.380 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.476    28.380    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y98         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y98         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    30.813 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.524    31.338    vga/U12/DO[0]
    SLICE_X50Y246        LUT5 (Prop_lut5_I3_O)        0.083    31.421 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.647    32.068    vga/U12/G[3]_i_1_n_0
    SLICE_X48Y246        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.399    38.378    vga/U12/CLK_OUT3
    SLICE_X48Y246        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.223    38.155    
                         clock uncertainty           -0.201    37.954    
    SLICE_X48Y246        FDRE (Setup_fdre_C_D)       -0.168    37.786    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.786    
                         arrival time                         -32.068    
  -------------------------------------------------------------------
                         slack                                  5.718    

Slack (MET) :             5.729ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.692ns  (logic 2.516ns (68.145%)  route 1.176ns (31.855%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 38.378 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.620ns = ( 28.380 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.476    28.380    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y98         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y98         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    30.813 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.524    31.338    vga/U12/DO[0]
    SLICE_X50Y246        LUT5 (Prop_lut5_I3_O)        0.083    31.421 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.652    32.072    vga/U12/G[3]_i_1_n_0
    SLICE_X48Y246        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.399    38.378    vga/U12/CLK_OUT3
    SLICE_X48Y246        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.223    38.155    
                         clock uncertainty           -0.201    37.954    
    SLICE_X48Y246        FDRE (Setup_fdre_C_D)       -0.152    37.802    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.802    
                         arrival time                         -32.072    
  -------------------------------------------------------------------
                         slack                                  5.729    

Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.829ns  (logic 2.503ns (65.369%)  route 1.326ns (34.631%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 38.378 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.620ns = ( 28.380 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.476    28.380    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y98         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y98         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    30.813 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.528    31.342    vga/U12/DO[0]
    SLICE_X50Y246        LUT4 (Prop_lut4_I0_O)        0.070    31.412 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.798    32.209    vga/U12/B[1]_i_1_n_0
    SLICE_X48Y246        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.399    38.378    vga/U12/CLK_OUT3
    SLICE_X48Y246        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.223    38.155    
                         clock uncertainty           -0.201    37.954    
    SLICE_X48Y246        FDRE (Setup_fdre_C_D)       -0.014    37.940    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.940    
                         arrival time                         -32.209    
  -------------------------------------------------------------------
                         slack                                  5.730    

Slack (MET) :             5.735ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.826ns  (logic 2.503ns (65.428%)  route 1.323ns (34.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 38.378 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.620ns = ( 28.380 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.476    28.380    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y98         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y98         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    30.813 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.528    31.342    vga/U12/DO[0]
    SLICE_X50Y246        LUT4 (Prop_lut4_I0_O)        0.070    31.412 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.794    32.206    vga/U12/B[1]_i_1_n_0
    SLICE_X48Y246        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.399    38.378    vga/U12/CLK_OUT3
    SLICE_X48Y246        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.223    38.155    
                         clock uncertainty           -0.201    37.954    
    SLICE_X48Y246        FDRE (Setup_fdre_C_D)       -0.013    37.941    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.941    
                         arrival time                         -32.206    
  -------------------------------------------------------------------
                         slack                                  5.735    

Slack (MET) :             5.926ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.575ns  (logic 2.503ns (70.015%)  route 1.072ns (29.985%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.693ns = ( 38.307 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.620ns = ( 28.380 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.476    28.380    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y98         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y98         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    30.813 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.524    31.338    vga/U12/DO[0]
    SLICE_X50Y246        LUT5 (Prop_lut5_I3_O)        0.070    31.408 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.548    31.955    vga/U12/B[2]_i_1_n_0
    SLICE_X50Y246        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.328    38.307    vga/U12/CLK_OUT3
    SLICE_X50Y246        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.223    38.084    
                         clock uncertainty           -0.201    37.883    
    SLICE_X50Y246        FDRE (Setup_fdre_C_D)       -0.001    37.882    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.882    
                         arrival time                         -31.955    
  -------------------------------------------------------------------
                         slack                                  5.926    

Slack (MET) :             5.951ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.433ns  (logic 2.509ns (73.086%)  route 0.924ns (26.914%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.693ns = ( 38.307 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.620ns = ( 28.380 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.476    28.380    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y98         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y98         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    30.813 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.528    31.342    vga/U12/DO[0]
    SLICE_X50Y246        LUT2 (Prop_lut2_I1_O)        0.076    31.418 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.396    31.813    vga/U12/R[3]_i_1_n_0
    SLICE_X50Y246        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.328    38.307    vga/U12/CLK_OUT3
    SLICE_X50Y246        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.223    38.084    
                         clock uncertainty           -0.201    37.883    
    SLICE_X50Y246        FDRE (Setup_fdre_C_D)       -0.119    37.764    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.764    
                         arrival time                         -31.813    
  -------------------------------------------------------------------
                         slack                                  5.951    

Slack (MET) :             6.083ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.301ns  (logic 2.509ns (76.019%)  route 0.792ns (23.981%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.693ns = ( 38.307 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.620ns = ( 28.380 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.476    28.380    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y98         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y98         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    30.813 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.528    31.342    vga/U12/DO[0]
    SLICE_X50Y246        LUT2 (Prop_lut2_I1_O)        0.076    31.418 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.263    31.681    vga/U12/R[3]_i_1_n_0
    SLICE_X50Y246        FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.328    38.307    vga/U12/CLK_OUT3
    SLICE_X50Y246        FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.223    38.084    
                         clock uncertainty           -0.201    37.883    
    SLICE_X50Y246        FDRE (Setup_fdre_C_D)       -0.119    37.764    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.764    
                         arrival time                         -31.681    
  -------------------------------------------------------------------
                         slack                                  6.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.167ns (18.742%)  route 0.724ns (81.258%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.995ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.707    -0.794    vga/CLK_OUT1
    SLICE_X55Y245        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y245        FDRE (Prop_fdre_C_Q)         0.132    -0.662 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.450    -0.212    vga/U12/flag
    SLICE_X50Y246        LUT5 (Prop_lut5_I1_O)        0.035    -0.177 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.274     0.097    vga/U12/B[2]_i_1_n_0
    SLICE_X50Y246        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.985    -0.995    vga/U12/CLK_OUT3
    SLICE_X50Y246        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.547    -0.448    
                         clock uncertainty            0.201    -0.247    
    SLICE_X50Y246        FDRE (Hold_fdre_C_D)         0.057    -0.190    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.167ns (17.656%)  route 0.779ns (82.344%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.995ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.707    -0.794    vga/CLK_OUT1
    SLICE_X55Y245        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y245        FDRE (Prop_fdre_C_Q)         0.132    -0.662 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.387    -0.275    vga/U12/flag
    SLICE_X50Y246        LUT4 (Prop_lut4_I2_O)        0.035    -0.240 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.392     0.151    vga/U12/B[3]_i_1_n_0
    SLICE_X50Y246        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.985    -0.995    vga/U12/CLK_OUT3
    SLICE_X50Y246        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism              0.547    -0.448    
                         clock uncertainty            0.201    -0.247    
    SLICE_X50Y246        FDRE (Hold_fdre_C_D)         0.051    -0.196    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                           0.151    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.165ns (17.337%)  route 0.787ns (82.663%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.707    -0.794    vga/CLK_OUT1
    SLICE_X55Y245        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y245        FDRE (Prop_fdre_C_Q)         0.132    -0.662 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.387    -0.275    vga/U12/flag
    SLICE_X50Y246        LUT4 (Prop_lut4_I0_O)        0.033    -0.242 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.400     0.157    vga/U12/G[1]_i_1_n_0
    SLICE_X48Y246        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.022    -0.957    vga/U12/CLK_OUT3
    SLICE_X48Y246        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism              0.547    -0.410    
                         clock uncertainty            0.201    -0.209    
    SLICE_X48Y246        FDRE (Hold_fdre_C_D)         0.017    -0.192    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.165ns (17.321%)  route 0.788ns (82.679%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.707    -0.794    vga/CLK_OUT1
    SLICE_X55Y245        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y245        FDRE (Prop_fdre_C_Q)         0.132    -0.662 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.387    -0.275    vga/U12/flag
    SLICE_X50Y246        LUT4 (Prop_lut4_I0_O)        0.033    -0.242 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.401     0.158    vga/U12/G[1]_i_1_n_0
    SLICE_X48Y246        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.022    -0.957    vga/U12/CLK_OUT3
    SLICE_X48Y246        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.547    -0.410    
                         clock uncertainty            0.201    -0.209    
    SLICE_X48Y246        FDRE (Hold_fdre_C_D)         0.017    -0.192    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.167ns (16.119%)  route 0.869ns (83.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.707    -0.794    vga/CLK_OUT1
    SLICE_X55Y245        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y245        FDRE (Prop_fdre_C_Q)         0.132    -0.662 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.422    -0.241    vga/U12/flag
    SLICE_X50Y246        LUT4 (Prop_lut4_I1_O)        0.035    -0.206 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.447     0.242    vga/U12/B[1]_i_1_n_0
    SLICE_X48Y246        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.022    -0.957    vga/U12/CLK_OUT3
    SLICE_X48Y246        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism              0.547    -0.410    
                         clock uncertainty            0.201    -0.209    
    SLICE_X48Y246        FDRE (Hold_fdre_C_D)         0.067    -0.142    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.167ns (16.080%)  route 0.872ns (83.920%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.707    -0.794    vga/CLK_OUT1
    SLICE_X55Y245        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y245        FDRE (Prop_fdre_C_Q)         0.132    -0.662 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.422    -0.241    vga/U12/flag
    SLICE_X50Y246        LUT4 (Prop_lut4_I1_O)        0.035    -0.206 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.450     0.244    vga/U12/B[1]_i_1_n_0
    SLICE_X48Y246        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.022    -0.957    vga/U12/CLK_OUT3
    SLICE_X48Y246        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism              0.547    -0.410    
                         clock uncertainty            0.201    -0.209    
    SLICE_X48Y246        FDRE (Hold_fdre_C_D)         0.067    -0.142    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.169ns (16.947%)  route 0.828ns (83.053%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.707    -0.794    vga/CLK_OUT1
    SLICE_X55Y245        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y245        FDRE (Prop_fdre_C_Q)         0.132    -0.662 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.450    -0.212    vga/U12/flag
    SLICE_X50Y246        LUT5 (Prop_lut5_I0_O)        0.037    -0.175 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.378     0.203    vga/U12/G[3]_i_1_n_0
    SLICE_X48Y246        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.022    -0.957    vga/U12/CLK_OUT3
    SLICE_X48Y246        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.547    -0.410    
                         clock uncertainty            0.201    -0.209    
    SLICE_X48Y246        FDRE (Hold_fdre_C_D)         0.022    -0.187    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.203    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.169ns (17.029%)  route 0.823ns (82.971%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.707    -0.794    vga/CLK_OUT1
    SLICE_X55Y245        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y245        FDRE (Prop_fdre_C_Q)         0.132    -0.662 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.450    -0.212    vga/U12/flag
    SLICE_X50Y246        LUT5 (Prop_lut5_I0_O)        0.037    -0.175 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.373     0.198    vga/U12/G[3]_i_1_n_0
    SLICE_X48Y246        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.022    -0.957    vga/U12/CLK_OUT3
    SLICE_X48Y246        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.547    -0.410    
                         clock uncertainty            0.201    -0.209    
    SLICE_X48Y246        FDRE (Hold_fdre_C_D)         0.017    -0.192    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.746ns (68.902%)  route 0.337ns (31.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.747    -0.755    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y98         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y98         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.746    -0.009 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.337     0.328    vga/U12/DO[0]
    SLICE_X48Y246        FDRE                                         r  vga/U12/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.022    -0.957    vga/U12/CLK_OUT3
    SLICE_X48Y246        FDRE                                         r  vga/U12/R_reg[1]/C
                         clock pessimism              0.547    -0.410    
                         clock uncertainty            0.201    -0.209    
    SLICE_X48Y246        FDRE (Hold_fdre_C_D)         0.076    -0.133    vga/U12/R_reg[1]
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                           0.328    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.746ns (68.762%)  route 0.339ns (31.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.747    -0.755    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y98         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y98         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.746    -0.009 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.339     0.330    vga/U12/DO[0]
    SLICE_X48Y246        FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.022    -0.957    vga/U12/CLK_OUT3
    SLICE_X48Y246        FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/C
                         clock pessimism              0.547    -0.410    
                         clock uncertainty            0.201    -0.209    
    SLICE_X48Y246        FDRE (Hold_fdre_C_D)         0.077    -0.132    vga/U12/R_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.461    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       15.472ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.472ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.650ns  (logic 0.468ns (12.821%)  route 3.182ns (87.179%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 118.591 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.567ns = ( 98.433 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.529    98.433    clk_cpu
    SLICE_X70Y158        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y158        FDRE (Prop_fdre_C_Q)         0.389    98.822 f  rst_all_reg/Q
                         net (fo=1379, routed)        2.583   101.405    DISPLAY/P2S_SEG/rst_all
    SLICE_X62Y132        LUT2 (Prop_lut2_I0_O)        0.079   101.484 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.599   102.083    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X63Y130        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.612   118.591    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X63Y130        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[13]/C
                         clock pessimism             -0.223   118.368    
                         clock uncertainty           -0.215   118.153    
    SLICE_X63Y130        FDRE (Setup_fdre_C_R)       -0.598   117.555    DISPLAY/P2S_SEG/buff_reg[13]
  -------------------------------------------------------------------
                         required time                        117.555    
                         arrival time                        -102.083    
  -------------------------------------------------------------------
                         slack                                 15.472    

Slack (MET) :             15.472ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[37]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.650ns  (logic 0.468ns (12.821%)  route 3.182ns (87.179%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 118.591 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.567ns = ( 98.433 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.529    98.433    clk_cpu
    SLICE_X70Y158        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y158        FDRE (Prop_fdre_C_Q)         0.389    98.822 f  rst_all_reg/Q
                         net (fo=1379, routed)        2.583   101.405    DISPLAY/P2S_SEG/rst_all
    SLICE_X62Y132        LUT2 (Prop_lut2_I0_O)        0.079   101.484 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.599   102.083    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X63Y130        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[37]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.612   118.591    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X63Y130        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[37]/C
                         clock pessimism             -0.223   118.368    
                         clock uncertainty           -0.215   118.153    
    SLICE_X63Y130        FDRE (Setup_fdre_C_R)       -0.598   117.555    DISPLAY/P2S_SEG/buff_reg[37]
  -------------------------------------------------------------------
                         required time                        117.555    
                         arrival time                        -102.083    
  -------------------------------------------------------------------
                         slack                                 15.472    

Slack (MET) :             15.472ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[45]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.650ns  (logic 0.468ns (12.821%)  route 3.182ns (87.179%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 118.591 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.567ns = ( 98.433 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.529    98.433    clk_cpu
    SLICE_X70Y158        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y158        FDRE (Prop_fdre_C_Q)         0.389    98.822 f  rst_all_reg/Q
                         net (fo=1379, routed)        2.583   101.405    DISPLAY/P2S_SEG/rst_all
    SLICE_X62Y132        LUT2 (Prop_lut2_I0_O)        0.079   101.484 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.599   102.083    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X63Y130        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[45]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.612   118.591    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X63Y130        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[45]/C
                         clock pessimism             -0.223   118.368    
                         clock uncertainty           -0.215   118.153    
    SLICE_X63Y130        FDRE (Setup_fdre_C_R)       -0.598   117.555    DISPLAY/P2S_SEG/buff_reg[45]
  -------------------------------------------------------------------
                         required time                        117.555    
                         arrival time                        -102.083    
  -------------------------------------------------------------------
                         slack                                 15.472    

Slack (MET) :             15.472ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[53]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.650ns  (logic 0.468ns (12.821%)  route 3.182ns (87.179%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 118.591 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.567ns = ( 98.433 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.529    98.433    clk_cpu
    SLICE_X70Y158        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y158        FDRE (Prop_fdre_C_Q)         0.389    98.822 f  rst_all_reg/Q
                         net (fo=1379, routed)        2.583   101.405    DISPLAY/P2S_SEG/rst_all
    SLICE_X62Y132        LUT2 (Prop_lut2_I0_O)        0.079   101.484 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.599   102.083    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X63Y130        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[53]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.612   118.591    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X63Y130        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[53]/C
                         clock pessimism             -0.223   118.368    
                         clock uncertainty           -0.215   118.153    
    SLICE_X63Y130        FDRE (Setup_fdre_C_R)       -0.598   117.555    DISPLAY/P2S_SEG/buff_reg[53]
  -------------------------------------------------------------------
                         required time                        117.555    
                         arrival time                        -102.083    
  -------------------------------------------------------------------
                         slack                                 15.472    

Slack (MET) :             15.472ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[61]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.650ns  (logic 0.468ns (12.821%)  route 3.182ns (87.179%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 118.591 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.567ns = ( 98.433 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.529    98.433    clk_cpu
    SLICE_X70Y158        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y158        FDRE (Prop_fdre_C_Q)         0.389    98.822 f  rst_all_reg/Q
                         net (fo=1379, routed)        2.583   101.405    DISPLAY/P2S_SEG/rst_all
    SLICE_X62Y132        LUT2 (Prop_lut2_I0_O)        0.079   101.484 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.599   102.083    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X63Y130        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[61]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.612   118.591    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X63Y130        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[61]/C
                         clock pessimism             -0.223   118.368    
                         clock uncertainty           -0.215   118.153    
    SLICE_X63Y130        FDRE (Setup_fdre_C_R)       -0.598   117.555    DISPLAY/P2S_SEG/buff_reg[61]
  -------------------------------------------------------------------
                         required time                        117.555    
                         arrival time                        -102.083    
  -------------------------------------------------------------------
                         slack                                 15.472    

Slack (MET) :             15.561ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.564ns  (logic 0.468ns (13.132%)  route 3.096ns (86.868%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 118.593 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.567ns = ( 98.433 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.529    98.433    clk_cpu
    SLICE_X70Y158        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y158        FDRE (Prop_fdre_C_Q)         0.389    98.822 f  rst_all_reg/Q
                         net (fo=1379, routed)        2.583   101.405    DISPLAY/P2S_SEG/rst_all
    SLICE_X62Y132        LUT2 (Prop_lut2_I0_O)        0.079   101.484 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.512   101.997    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X61Y131        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.614   118.593    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X61Y131        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[21]/C
                         clock pessimism             -0.223   118.370    
                         clock uncertainty           -0.215   118.155    
    SLICE_X61Y131        FDRE (Setup_fdre_C_R)       -0.598   117.557    DISPLAY/P2S_SEG/buff_reg[21]
  -------------------------------------------------------------------
                         required time                        117.557    
                         arrival time                        -101.997    
  -------------------------------------------------------------------
                         slack                                 15.561    

Slack (MET) :             15.561ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.564ns  (logic 0.468ns (13.132%)  route 3.096ns (86.868%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 118.593 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.567ns = ( 98.433 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.529    98.433    clk_cpu
    SLICE_X70Y158        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y158        FDRE (Prop_fdre_C_Q)         0.389    98.822 f  rst_all_reg/Q
                         net (fo=1379, routed)        2.583   101.405    DISPLAY/P2S_SEG/rst_all
    SLICE_X62Y132        LUT2 (Prop_lut2_I0_O)        0.079   101.484 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.512   101.997    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X61Y131        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.614   118.593    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X61Y131        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[29]/C
                         clock pessimism             -0.223   118.370    
                         clock uncertainty           -0.215   118.155    
    SLICE_X61Y131        FDRE (Setup_fdre_C_R)       -0.598   117.557    DISPLAY/P2S_SEG/buff_reg[29]
  -------------------------------------------------------------------
                         required time                        117.557    
                         arrival time                        -101.997    
  -------------------------------------------------------------------
                         slack                                 15.561    

Slack (MET) :             15.575ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[64]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.550ns  (logic 0.468ns (13.181%)  route 3.082ns (86.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 118.594 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.567ns = ( 98.433 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.529    98.433    clk_cpu
    SLICE_X70Y158        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y158        FDRE (Prop_fdre_C_Q)         0.389    98.822 f  rst_all_reg/Q
                         net (fo=1379, routed)        2.583   101.405    DISPLAY/P2S_SEG/rst_all
    SLICE_X62Y132        LUT2 (Prop_lut2_I0_O)        0.079   101.484 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.499   101.983    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X61Y132        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[64]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.615   118.594    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X61Y132        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[64]/C
                         clock pessimism             -0.223   118.371    
                         clock uncertainty           -0.215   118.156    
    SLICE_X61Y132        FDRE (Setup_fdre_C_R)       -0.598   117.558    DISPLAY/P2S_SEG/buff_reg[64]
  -------------------------------------------------------------------
                         required time                        117.558    
                         arrival time                        -101.983    
  -------------------------------------------------------------------
                         slack                                 15.575    

Slack (MET) :             15.575ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg_r/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.550ns  (logic 0.468ns (13.181%)  route 3.082ns (86.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 118.594 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.567ns = ( 98.433 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.529    98.433    clk_cpu
    SLICE_X70Y158        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y158        FDRE (Prop_fdre_C_Q)         0.389    98.822 f  rst_all_reg/Q
                         net (fo=1379, routed)        2.583   101.405    DISPLAY/P2S_SEG/rst_all
    SLICE_X62Y132        LUT2 (Prop_lut2_I0_O)        0.079   101.484 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.499   101.983    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X61Y132        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.615   118.594    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X61Y132        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r/C
                         clock pessimism             -0.223   118.371    
                         clock uncertainty           -0.215   118.156    
    SLICE_X61Y132        FDRE (Setup_fdre_C_R)       -0.598   117.558    DISPLAY/P2S_SEG/buff_reg_r
  -------------------------------------------------------------------
                         required time                        117.558    
                         arrival time                        -101.983    
  -------------------------------------------------------------------
                         slack                                 15.575    

Slack (MET) :             15.575ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg_r_0/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.550ns  (logic 0.468ns (13.181%)  route 3.082ns (86.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 118.594 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.567ns = ( 98.433 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.529    98.433    clk_cpu
    SLICE_X70Y158        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y158        FDRE (Prop_fdre_C_Q)         0.389    98.822 f  rst_all_reg/Q
                         net (fo=1379, routed)        2.583   101.405    DISPLAY/P2S_SEG/rst_all
    SLICE_X62Y132        LUT2 (Prop_lut2_I0_O)        0.079   101.484 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.499   101.983    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X61Y132        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_0/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.615   118.594    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X61Y132        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_0/C
                         clock pessimism             -0.223   118.371    
                         clock uncertainty           -0.215   118.156    
    SLICE_X61Y132        FDRE (Setup_fdre_C_R)       -0.598   117.558    DISPLAY/P2S_SEG/buff_reg_r_0
  -------------------------------------------------------------------
                         required time                        117.558    
                         arrival time                        -101.983    
  -------------------------------------------------------------------
                         slack                                 15.575    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/data_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.149ns (16.268%)  route 0.767ns (83.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.969ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.647    -0.854    clk_cpu
    SLICE_X70Y158        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y158        FDRE (Prop_fdre_C_Q)         0.149    -0.705 r  rst_all_reg/Q
                         net (fo=1379, routed)        0.767     0.062    DISPLAY/P2S_LED/rst_all
    SLICE_X66Y138        FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.011    -0.969    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X66Y138        FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[0]/C
                         clock pessimism              0.547    -0.422    
                         clock uncertainty            0.215    -0.207    
    SLICE_X66Y138        FDRE (Hold_fdre_C_R)         0.005    -0.202    DISPLAY/P2S_LED/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/data_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.149ns (16.268%)  route 0.767ns (83.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.969ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.647    -0.854    clk_cpu
    SLICE_X70Y158        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y158        FDRE (Prop_fdre_C_Q)         0.149    -0.705 r  rst_all_reg/Q
                         net (fo=1379, routed)        0.767     0.062    DISPLAY/P2S_LED/rst_all
    SLICE_X66Y138        FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.011    -0.969    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X66Y138        FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[1]/C
                         clock pessimism              0.547    -0.422    
                         clock uncertainty            0.215    -0.207    
    SLICE_X66Y138        FDRE (Hold_fdre_C_R)         0.005    -0.202    DISPLAY/P2S_LED/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/data_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.149ns (16.268%)  route 0.767ns (83.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.969ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.647    -0.854    clk_cpu
    SLICE_X70Y158        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y158        FDRE (Prop_fdre_C_Q)         0.149    -0.705 r  rst_all_reg/Q
                         net (fo=1379, routed)        0.767     0.062    DISPLAY/P2S_LED/rst_all
    SLICE_X66Y138        FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.011    -0.969    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X66Y138        FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[2]/C
                         clock pessimism              0.547    -0.422    
                         clock uncertainty            0.215    -0.207    
    SLICE_X66Y138        FDRE (Hold_fdre_C_R)         0.005    -0.202    DISPLAY/P2S_LED/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/data_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.149ns (16.268%)  route 0.767ns (83.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.969ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.647    -0.854    clk_cpu
    SLICE_X70Y158        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y158        FDRE (Prop_fdre_C_Q)         0.149    -0.705 r  rst_all_reg/Q
                         net (fo=1379, routed)        0.767     0.062    DISPLAY/P2S_LED/rst_all
    SLICE_X66Y138        FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.011    -0.969    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X66Y138        FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[3]/C
                         clock pessimism              0.547    -0.422    
                         clock uncertainty            0.215    -0.207    
    SLICE_X66Y138        FDRE (Hold_fdre_C_R)         0.005    -0.202    DISPLAY/P2S_LED/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.149ns (16.268%)  route 0.767ns (83.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.969ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.647    -0.854    clk_cpu
    SLICE_X70Y158        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y158        FDRE (Prop_fdre_C_Q)         0.149    -0.705 r  rst_all_reg/Q
                         net (fo=1379, routed)        0.767     0.062    DISPLAY/P2S_LED/rst_all
    SLICE_X67Y138        FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.011    -0.969    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X67Y138        FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.547    -0.422    
                         clock uncertainty            0.215    -0.207    
    SLICE_X67Y138        FDRE (Hold_fdre_C_R)        -0.020    -0.227    DISPLAY/P2S_LED/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.149ns (15.326%)  route 0.823ns (84.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.971ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.647    -0.854    clk_cpu
    SLICE_X70Y158        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y158        FDRE (Prop_fdre_C_Q)         0.149    -0.705 r  rst_all_reg/Q
                         net (fo=1379, routed)        0.823     0.118    DISPLAY/P2S_LED/rst_all
    SLICE_X66Y137        FDSE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.008    -0.971    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X66Y137        FDSE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.547    -0.424    
                         clock uncertainty            0.215    -0.209    
    SLICE_X66Y137        FDSE (Hold_fdse_C_S)         0.005    -0.204    DISPLAY/P2S_LED/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.149ns (15.326%)  route 0.823ns (84.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.971ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.647    -0.854    clk_cpu
    SLICE_X70Y158        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y158        FDRE (Prop_fdre_C_Q)         0.149    -0.705 r  rst_all_reg/Q
                         net (fo=1379, routed)        0.823     0.118    DISPLAY/P2S_LED/rst_all
    SLICE_X66Y137        FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.008    -0.971    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X66Y137        FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.547    -0.424    
                         clock uncertainty            0.215    -0.209    
    SLICE_X66Y137        FDRE (Hold_fdre_C_R)         0.005    -0.204    DISPLAY/P2S_LED/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.149ns (15.326%)  route 0.823ns (84.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.971ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.647    -0.854    clk_cpu
    SLICE_X70Y158        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y158        FDRE (Prop_fdre_C_Q)         0.149    -0.705 r  rst_all_reg/Q
                         net (fo=1379, routed)        0.823     0.118    DISPLAY/P2S_LED/rst_all
    SLICE_X66Y137        FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.008    -0.971    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X66Y137        FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.547    -0.424    
                         clock uncertainty            0.215    -0.209    
    SLICE_X66Y137        FDRE (Hold_fdre_C_R)         0.005    -0.204    DISPLAY/P2S_LED/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.149ns (14.275%)  route 0.895ns (85.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.968ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.647    -0.854    clk_cpu
    SLICE_X70Y158        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y158        FDRE (Prop_fdre_C_Q)         0.149    -0.705 r  rst_all_reg/Q
                         net (fo=1379, routed)        0.895     0.189    DISPLAY/rst_all
    SLICE_X65Y138        FDRE                                         r  DISPLAY/clk_count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.012    -0.968    DISPLAY/CLK_OUT3
    SLICE_X65Y138        FDRE                                         r  DISPLAY/clk_count_reg[20]/C
                         clock pessimism              0.547    -0.421    
                         clock uncertainty            0.215    -0.206    
    SLICE_X65Y138        FDRE (Hold_fdre_C_R)        -0.020    -0.226    DISPLAY/clk_count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.149ns (14.275%)  route 0.895ns (85.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.968ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.647    -0.854    clk_cpu
    SLICE_X70Y158        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y158        FDRE (Prop_fdre_C_Q)         0.149    -0.705 r  rst_all_reg/Q
                         net (fo=1379, routed)        0.895     0.189    DISPLAY/rst_all
    SLICE_X65Y138        FDRE                                         r  DISPLAY/clk_count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.012    -0.968    DISPLAY/CLK_OUT3
    SLICE_X65Y138        FDRE                                         r  DISPLAY/clk_count_reg[21]/C
                         clock pessimism              0.547    -0.421    
                         clock uncertainty            0.215    -0.206    
    SLICE_X65Y138        FDRE (Hold_fdre_C_R)        -0.020    -0.226    DISPLAY/clk_count_reg[21]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.416    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       43.167ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.396ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.167ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[31][29]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.837ns  (logic 0.389ns (4.402%)  route 8.448ns (95.598%))
  Logic Levels:           0  
  Clock Path Skew:        2.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.930ns = ( 50.930 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.567ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.529    -1.567    clk_cpu
    SLICE_X70Y158        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y158        FDRE (Prop_fdre_C_Q)         0.389    -1.178 f  rst_all_reg/Q
                         net (fo=1379, routed)        8.448     7.270    core/register/rst_all
    SLICE_X34Y233        FDCE                                         f  core/register/register_reg[31][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.400    50.930    core/register/debug_clk
    SLICE_X34Y233        FDCE                                         r  core/register/register_reg[31][29]/C  (IS_INVERTED)
                         clock pessimism             -0.075    50.855    
                         clock uncertainty           -0.095    50.760    
    SLICE_X34Y233        FDCE (Recov_fdce_C_CLR)     -0.324    50.436    core/register/register_reg[31][29]
  -------------------------------------------------------------------
                         required time                         50.436    
                         arrival time                          -7.270    
  -------------------------------------------------------------------
                         slack                                 43.167    

Slack (MET) :             43.167ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[31][30]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.837ns  (logic 0.389ns (4.402%)  route 8.448ns (95.598%))
  Logic Levels:           0  
  Clock Path Skew:        2.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.930ns = ( 50.930 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.567ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.529    -1.567    clk_cpu
    SLICE_X70Y158        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y158        FDRE (Prop_fdre_C_Q)         0.389    -1.178 f  rst_all_reg/Q
                         net (fo=1379, routed)        8.448     7.270    core/register/rst_all
    SLICE_X34Y233        FDCE                                         f  core/register/register_reg[31][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.400    50.930    core/register/debug_clk
    SLICE_X34Y233        FDCE                                         r  core/register/register_reg[31][30]/C  (IS_INVERTED)
                         clock pessimism             -0.075    50.855    
                         clock uncertainty           -0.095    50.760    
    SLICE_X34Y233        FDCE (Recov_fdce_C_CLR)     -0.324    50.436    core/register/register_reg[31][30]
  -------------------------------------------------------------------
                         required time                         50.436    
                         arrival time                          -7.270    
  -------------------------------------------------------------------
                         slack                                 43.167    

Slack (MET) :             43.202ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[5][11]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.784ns  (logic 0.389ns (4.429%)  route 8.395ns (95.571%))
  Logic Levels:           0  
  Clock Path Skew:        2.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.912ns = ( 50.912 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.567ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.529    -1.567    clk_cpu
    SLICE_X70Y158        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y158        FDRE (Prop_fdre_C_Q)         0.389    -1.178 f  rst_all_reg/Q
                         net (fo=1379, routed)        8.395     7.217    core/register/rst_all
    SLICE_X44Y224        FDCE                                         f  core/register/register_reg[5][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.382    50.912    core/register/debug_clk
    SLICE_X44Y224        FDCE                                         r  core/register/register_reg[5][11]/C  (IS_INVERTED)
                         clock pessimism             -0.075    50.837    
                         clock uncertainty           -0.095    50.742    
    SLICE_X44Y224        FDCE (Recov_fdce_C_CLR)     -0.324    50.418    core/register/register_reg[5][11]
  -------------------------------------------------------------------
                         required time                         50.418    
                         arrival time                          -7.217    
  -------------------------------------------------------------------
                         slack                                 43.202    

Slack (MET) :             43.377ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[3][30]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.614ns  (logic 0.389ns (4.516%)  route 8.225ns (95.484%))
  Logic Levels:           0  
  Clock Path Skew:        2.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.918ns = ( 50.918 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.567ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.529    -1.567    clk_cpu
    SLICE_X70Y158        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y158        FDRE (Prop_fdre_C_Q)         0.389    -1.178 f  rst_all_reg/Q
                         net (fo=1379, routed)        8.225     7.047    core/register/rst_all
    SLICE_X41Y228        FDCE                                         f  core/register/register_reg[3][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.388    50.918    core/register/debug_clk
    SLICE_X41Y228        FDCE                                         r  core/register/register_reg[3][30]/C  (IS_INVERTED)
                         clock pessimism             -0.075    50.843    
                         clock uncertainty           -0.095    50.748    
    SLICE_X41Y228        FDCE (Recov_fdce_C_CLR)     -0.324    50.424    core/register/register_reg[3][30]
  -------------------------------------------------------------------
                         required time                         50.424    
                         arrival time                          -7.047    
  -------------------------------------------------------------------
                         slack                                 43.377    

Slack (MET) :             43.422ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[30][25]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.572ns  (logic 0.389ns (4.538%)  route 8.183ns (95.462%))
  Logic Levels:           0  
  Clock Path Skew:        2.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.920ns = ( 50.920 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.567ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.529    -1.567    clk_cpu
    SLICE_X70Y158        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y158        FDRE (Prop_fdre_C_Q)         0.389    -1.178 f  rst_all_reg/Q
                         net (fo=1379, routed)        8.183     7.005    core/register/rst_all
    SLICE_X36Y228        FDCE                                         f  core/register/register_reg[30][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.390    50.920    core/register/debug_clk
    SLICE_X36Y228        FDCE                                         r  core/register/register_reg[30][25]/C  (IS_INVERTED)
                         clock pessimism             -0.075    50.845    
                         clock uncertainty           -0.095    50.750    
    SLICE_X36Y228        FDCE (Recov_fdce_C_CLR)     -0.324    50.426    core/register/register_reg[30][25]
  -------------------------------------------------------------------
                         required time                         50.426    
                         arrival time                          -7.005    
  -------------------------------------------------------------------
                         slack                                 43.422    

Slack (MET) :             43.422ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[30][27]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.572ns  (logic 0.389ns (4.538%)  route 8.183ns (95.462%))
  Logic Levels:           0  
  Clock Path Skew:        2.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.920ns = ( 50.920 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.567ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.529    -1.567    clk_cpu
    SLICE_X70Y158        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y158        FDRE (Prop_fdre_C_Q)         0.389    -1.178 f  rst_all_reg/Q
                         net (fo=1379, routed)        8.183     7.005    core/register/rst_all
    SLICE_X36Y228        FDCE                                         f  core/register/register_reg[30][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.390    50.920    core/register/debug_clk
    SLICE_X36Y228        FDCE                                         r  core/register/register_reg[30][27]/C  (IS_INVERTED)
                         clock pessimism             -0.075    50.845    
                         clock uncertainty           -0.095    50.750    
    SLICE_X36Y228        FDCE (Recov_fdce_C_CLR)     -0.324    50.426    core/register/register_reg[30][27]
  -------------------------------------------------------------------
                         required time                         50.426    
                         arrival time                          -7.005    
  -------------------------------------------------------------------
                         slack                                 43.422    

Slack (MET) :             43.422ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[30][28]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.572ns  (logic 0.389ns (4.538%)  route 8.183ns (95.462%))
  Logic Levels:           0  
  Clock Path Skew:        2.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.920ns = ( 50.920 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.567ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.529    -1.567    clk_cpu
    SLICE_X70Y158        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y158        FDRE (Prop_fdre_C_Q)         0.389    -1.178 f  rst_all_reg/Q
                         net (fo=1379, routed)        8.183     7.005    core/register/rst_all
    SLICE_X36Y228        FDCE                                         f  core/register/register_reg[30][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.390    50.920    core/register/debug_clk
    SLICE_X36Y228        FDCE                                         r  core/register/register_reg[30][28]/C  (IS_INVERTED)
                         clock pessimism             -0.075    50.845    
                         clock uncertainty           -0.095    50.750    
    SLICE_X36Y228        FDCE (Recov_fdce_C_CLR)     -0.324    50.426    core/register/register_reg[30][28]
  -------------------------------------------------------------------
                         required time                         50.426    
                         arrival time                          -7.005    
  -------------------------------------------------------------------
                         slack                                 43.422    

Slack (MET) :             43.424ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[31][12]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.569ns  (logic 0.389ns (4.540%)  route 8.180ns (95.460%))
  Logic Levels:           0  
  Clock Path Skew:        2.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.920ns = ( 50.920 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.567ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.529    -1.567    clk_cpu
    SLICE_X70Y158        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y158        FDRE (Prop_fdre_C_Q)         0.389    -1.178 f  rst_all_reg/Q
                         net (fo=1379, routed)        8.180     7.002    core/register/rst_all
    SLICE_X37Y228        FDCE                                         f  core/register/register_reg[31][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.390    50.920    core/register/debug_clk
    SLICE_X37Y228        FDCE                                         r  core/register/register_reg[31][12]/C  (IS_INVERTED)
                         clock pessimism             -0.075    50.845    
                         clock uncertainty           -0.095    50.750    
    SLICE_X37Y228        FDCE (Recov_fdce_C_CLR)     -0.324    50.426    core/register/register_reg[31][12]
  -------------------------------------------------------------------
                         required time                         50.426    
                         arrival time                          -7.002    
  -------------------------------------------------------------------
                         slack                                 43.424    

Slack (MET) :             43.424ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[31][15]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.569ns  (logic 0.389ns (4.540%)  route 8.180ns (95.460%))
  Logic Levels:           0  
  Clock Path Skew:        2.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.920ns = ( 50.920 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.567ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.529    -1.567    clk_cpu
    SLICE_X70Y158        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y158        FDRE (Prop_fdre_C_Q)         0.389    -1.178 f  rst_all_reg/Q
                         net (fo=1379, routed)        8.180     7.002    core/register/rst_all
    SLICE_X37Y228        FDCE                                         f  core/register/register_reg[31][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.390    50.920    core/register/debug_clk
    SLICE_X37Y228        FDCE                                         r  core/register/register_reg[31][15]/C  (IS_INVERTED)
                         clock pessimism             -0.075    50.845    
                         clock uncertainty           -0.095    50.750    
    SLICE_X37Y228        FDCE (Recov_fdce_C_CLR)     -0.324    50.426    core/register/register_reg[31][15]
  -------------------------------------------------------------------
                         required time                         50.426    
                         arrival time                          -7.002    
  -------------------------------------------------------------------
                         slack                                 43.424    

Slack (MET) :             43.424ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[31][25]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.569ns  (logic 0.389ns (4.540%)  route 8.180ns (95.460%))
  Logic Levels:           0  
  Clock Path Skew:        2.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.920ns = ( 50.920 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.567ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.529    -1.567    clk_cpu
    SLICE_X70Y158        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y158        FDRE (Prop_fdre_C_Q)         0.389    -1.178 f  rst_all_reg/Q
                         net (fo=1379, routed)        8.180     7.002    core/register/rst_all
    SLICE_X37Y228        FDCE                                         f  core/register/register_reg[31][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.390    50.920    core/register/debug_clk
    SLICE_X37Y228        FDCE                                         r  core/register/register_reg[31][25]/C  (IS_INVERTED)
                         clock pessimism             -0.075    50.845    
                         clock uncertainty           -0.095    50.750    
    SLICE_X37Y228        FDCE (Recov_fdce_C_CLR)     -0.324    50.426    core/register/register_reg[31][25]
  -------------------------------------------------------------------
                         required time                         50.426    
                         arrival time                          -7.002    
  -------------------------------------------------------------------
                         slack                                 43.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[0]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 0.149ns (6.426%)  route 2.170ns (93.574%))
  Logic Levels:           0  
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.676ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.647    -0.854    clk_cpu
    SLICE_X70Y158        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y158        FDRE (Prop_fdre_C_Q)         0.149    -0.705 f  rst_all_reg/Q
                         net (fo=1379, routed)        2.170     1.464    core/reg_ID_EX/rst_all
    SLICE_X48Y209        FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.021     0.676    core/reg_ID_EX/debug_clk
    SLICE_X48Y209        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[0]/C
                         clock pessimism              0.477     1.153    
    SLICE_X48Y209        FDCE (Remov_fdce_C_CLR)     -0.085     1.068    core/reg_ID_EX/PCurrent_EX_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[3]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 0.149ns (6.426%)  route 2.170ns (93.574%))
  Logic Levels:           0  
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.676ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.647    -0.854    clk_cpu
    SLICE_X70Y158        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y158        FDRE (Prop_fdre_C_Q)         0.149    -0.705 f  rst_all_reg/Q
                         net (fo=1379, routed)        2.170     1.464    core/reg_ID_EX/rst_all
    SLICE_X48Y209        FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.021     0.676    core/reg_ID_EX/debug_clk
    SLICE_X48Y209        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[3]/C
                         clock pessimism              0.477     1.153    
    SLICE_X48Y209        FDCE (Remov_fdce_C_CLR)     -0.085     1.068    core/reg_ID_EX/PCurrent_EX_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[6]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 0.149ns (6.426%)  route 2.170ns (93.574%))
  Logic Levels:           0  
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.676ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.647    -0.854    clk_cpu
    SLICE_X70Y158        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y158        FDRE (Prop_fdre_C_Q)         0.149    -0.705 f  rst_all_reg/Q
                         net (fo=1379, routed)        2.170     1.464    core/reg_ID_EX/rst_all
    SLICE_X48Y209        FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.021     0.676    core/reg_ID_EX/debug_clk
    SLICE_X48Y209        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[6]/C
                         clock pessimism              0.477     1.153    
    SLICE_X48Y209        FDCE (Remov_fdce_C_CLR)     -0.085     1.068    core/reg_ID_EX/PCurrent_EX_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[9]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 0.149ns (6.409%)  route 2.176ns (93.591%))
  Logic Levels:           0  
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.677ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.647    -0.854    clk_cpu
    SLICE_X70Y158        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y158        FDRE (Prop_fdre_C_Q)         0.149    -0.705 f  rst_all_reg/Q
                         net (fo=1379, routed)        2.176     1.470    core/reg_ID_EX/rst_all
    SLICE_X47Y207        FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.021     0.677    core/reg_ID_EX/debug_clk
    SLICE_X47Y207        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[9]/C
                         clock pessimism              0.477     1.154    
    SLICE_X47Y207        FDCE (Remov_fdce_C_CLR)     -0.085     1.069    core/reg_ID_EX/PCurrent_EX_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[26]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.149ns (6.232%)  route 2.242ns (93.768%))
  Logic Levels:           0  
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.676ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.647    -0.854    clk_cpu
    SLICE_X70Y158        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y158        FDRE (Prop_fdre_C_Q)         0.149    -0.705 f  rst_all_reg/Q
                         net (fo=1379, routed)        2.242     1.537    core/reg_ID_EX/rst_all
    SLICE_X42Y212        FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.021     0.676    core/reg_ID_EX/debug_clk
    SLICE_X42Y212        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[26]/C
                         clock pessimism              0.477     1.153    
    SLICE_X42Y212        FDCE (Remov_fdce_C_CLR)     -0.065     1.088    core/reg_ID_EX/PCurrent_EX_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[11]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.149ns (6.262%)  route 2.230ns (93.738%))
  Logic Levels:           0  
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.675ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.647    -0.854    clk_cpu
    SLICE_X70Y158        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y158        FDRE (Prop_fdre_C_Q)         0.149    -0.705 f  rst_all_reg/Q
                         net (fo=1379, routed)        2.230     1.525    core/reg_ID_EX/rst_all
    SLICE_X48Y210        FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.020     0.675    core/reg_ID_EX/debug_clk
    SLICE_X48Y210        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[11]/C
                         clock pessimism              0.477     1.152    
    SLICE_X48Y210        FDCE (Remov_fdce_C_CLR)     -0.085     1.067    core/reg_ID_EX/PCurrent_EX_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[14]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.149ns (6.262%)  route 2.230ns (93.738%))
  Logic Levels:           0  
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.675ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.647    -0.854    clk_cpu
    SLICE_X70Y158        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y158        FDRE (Prop_fdre_C_Q)         0.149    -0.705 f  rst_all_reg/Q
                         net (fo=1379, routed)        2.230     1.525    core/reg_ID_EX/rst_all
    SLICE_X48Y210        FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.020     0.675    core/reg_ID_EX/debug_clk
    SLICE_X48Y210        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[14]/C
                         clock pessimism              0.477     1.152    
    SLICE_X48Y210        FDCE (Remov_fdce_C_CLR)     -0.085     1.067    core/reg_ID_EX/PCurrent_EX_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[15]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.149ns (6.262%)  route 2.230ns (93.738%))
  Logic Levels:           0  
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.675ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.647    -0.854    clk_cpu
    SLICE_X70Y158        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y158        FDRE (Prop_fdre_C_Q)         0.149    -0.705 f  rst_all_reg/Q
                         net (fo=1379, routed)        2.230     1.525    core/reg_ID_EX/rst_all
    SLICE_X48Y210        FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.020     0.675    core/reg_ID_EX/debug_clk
    SLICE_X48Y210        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[15]/C
                         clock pessimism              0.477     1.152    
    SLICE_X48Y210        FDCE (Remov_fdce_C_CLR)     -0.085     1.067    core/reg_ID_EX/PCurrent_EX_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[5]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.149ns (6.262%)  route 2.230ns (93.738%))
  Logic Levels:           0  
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.675ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.647    -0.854    clk_cpu
    SLICE_X70Y158        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y158        FDRE (Prop_fdre_C_Q)         0.149    -0.705 f  rst_all_reg/Q
                         net (fo=1379, routed)        2.230     1.525    core/reg_ID_EX/rst_all
    SLICE_X48Y210        FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.020     0.675    core/reg_ID_EX/debug_clk
    SLICE_X48Y210        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[5]/C
                         clock pessimism              0.477     1.152    
    SLICE_X48Y210        FDCE (Remov_fdce_C_CLR)     -0.085     1.067    core/reg_ID_EX/PCurrent_EX_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[8]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.149ns (6.262%)  route 2.230ns (93.738%))
  Logic Levels:           0  
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.675ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.647    -0.854    clk_cpu
    SLICE_X70Y158        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y158        FDRE (Prop_fdre_C_Q)         0.149    -0.705 f  rst_all_reg/Q
                         net (fo=1379, routed)        2.230     1.525    core/reg_ID_EX/rst_all
    SLICE_X48Y210        FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2683, routed)        1.020     0.675    core/reg_ID_EX/debug_clk
    SLICE_X48Y210        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[8]/C
                         clock pessimism              0.477     1.152    
    SLICE_X48Y210        FDCE (Remov_fdce_C_CLR)     -0.085     1.067    core/reg_ID_EX/PCurrent_EX_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.457    





