\hypertarget{struct_r_c_c___clk_init_type_def}{}\doxysection{Referencia de la Estructura R\+C\+C\+\_\+\+Clk\+Init\+Type\+Def}
\label{struct_r_c_c___clk_init_type_def}\index{RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}}


R\+CC System, A\+HB and A\+PB busses clock configuration structure definition.  




{\ttfamily \#include $<$stm32f4xx\+\_\+hal\+\_\+rcc.\+h$>$}

\doxysubsection*{Campos de datos}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_afe92b105bff8e698233c286bb3018384}{Clock\+Type}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a02b70c23b593a55814d887f483ea0871}{S\+Y\+S\+C\+L\+K\+Source}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a082c91ea9f270509aca7ae6ec42c2a54}{A\+H\+B\+C\+L\+K\+Divider}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a994aca51c40decfc340e045da1a6ca19}{A\+P\+B1\+C\+L\+K\+Divider}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a9bbc30e9f4ddf462bc1fa6ea273eb4db}{A\+P\+B2\+C\+L\+K\+Divider}}
\end{DoxyCompactItemize}


\doxysubsection{Descripción detallada}
R\+CC System, A\+HB and A\+PB busses clock configuration structure definition. 

\doxysubsection{Documentación de los campos}
\mbox{\Hypertarget{struct_r_c_c___clk_init_type_def_a082c91ea9f270509aca7ae6ec42c2a54}\label{struct_r_c_c___clk_init_type_def_a082c91ea9f270509aca7ae6ec42c2a54}} 
\index{RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}!AHBCLKDivider@{AHBCLKDivider}}
\index{AHBCLKDivider@{AHBCLKDivider}!RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}}
\doxysubsubsection{\texorpdfstring{AHBCLKDivider}{AHBCLKDivider}}
{\footnotesize\ttfamily uint32\+\_\+t A\+H\+B\+C\+L\+K\+Divider}

The A\+HB clock (H\+C\+LK) divider. This clock is derived from the system clock (S\+Y\+S\+C\+LK). This parameter can be a value of \mbox{\hyperlink{group___r_c_c___a_h_b___clock___source}{A\+HB Clock Source}} ~\newline
 \mbox{\Hypertarget{struct_r_c_c___clk_init_type_def_a994aca51c40decfc340e045da1a6ca19}\label{struct_r_c_c___clk_init_type_def_a994aca51c40decfc340e045da1a6ca19}} 
\index{RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}!APB1CLKDivider@{APB1CLKDivider}}
\index{APB1CLKDivider@{APB1CLKDivider}!RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}}
\doxysubsubsection{\texorpdfstring{APB1CLKDivider}{APB1CLKDivider}}
{\footnotesize\ttfamily uint32\+\_\+t A\+P\+B1\+C\+L\+K\+Divider}

The A\+P\+B1 clock (P\+C\+L\+K1) divider. This clock is derived from the A\+HB clock (H\+C\+LK). This parameter can be a value of \mbox{\hyperlink{group___r_c_c___a_p_b1___a_p_b2___clock___source}{A\+P\+B1/\+A\+P\+B2 Clock Source}} \mbox{\Hypertarget{struct_r_c_c___clk_init_type_def_a9bbc30e9f4ddf462bc1fa6ea273eb4db}\label{struct_r_c_c___clk_init_type_def_a9bbc30e9f4ddf462bc1fa6ea273eb4db}} 
\index{RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}!APB2CLKDivider@{APB2CLKDivider}}
\index{APB2CLKDivider@{APB2CLKDivider}!RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}}
\doxysubsubsection{\texorpdfstring{APB2CLKDivider}{APB2CLKDivider}}
{\footnotesize\ttfamily uint32\+\_\+t A\+P\+B2\+C\+L\+K\+Divider}

The A\+P\+B2 clock (P\+C\+L\+K2) divider. This clock is derived from the A\+HB clock (H\+C\+LK). This parameter can be a value of \mbox{\hyperlink{group___r_c_c___a_p_b1___a_p_b2___clock___source}{A\+P\+B1/\+A\+P\+B2 Clock Source}} \mbox{\Hypertarget{struct_r_c_c___clk_init_type_def_afe92b105bff8e698233c286bb3018384}\label{struct_r_c_c___clk_init_type_def_afe92b105bff8e698233c286bb3018384}} 
\index{RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}!ClockType@{ClockType}}
\index{ClockType@{ClockType}!RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}}
\doxysubsubsection{\texorpdfstring{ClockType}{ClockType}}
{\footnotesize\ttfamily uint32\+\_\+t Clock\+Type}

The clock to be configured. This parameter can be a value of \mbox{\hyperlink{group___r_c_c___system___clock___type}{System Clock Type}} ~\newline
 \mbox{\Hypertarget{struct_r_c_c___clk_init_type_def_a02b70c23b593a55814d887f483ea0871}\label{struct_r_c_c___clk_init_type_def_a02b70c23b593a55814d887f483ea0871}} 
\index{RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}!SYSCLKSource@{SYSCLKSource}}
\index{SYSCLKSource@{SYSCLKSource}!RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}}
\doxysubsubsection{\texorpdfstring{SYSCLKSource}{SYSCLKSource}}
{\footnotesize\ttfamily uint32\+\_\+t S\+Y\+S\+C\+L\+K\+Source}

The clock source (S\+Y\+S\+C\+L\+KS) used as system clock. This parameter can be a value of \mbox{\hyperlink{group___r_c_c___system___clock___source}{System Clock Source}} ~\newline
 

La documentación para esta estructura fue generada a partir del siguiente fichero\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__rcc_8h}{stm32f4xx\+\_\+hal\+\_\+rcc.\+h}}\end{DoxyCompactItemize}
