<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<text>SmartTime Version 2021.2.0.11</text>
<text>Microsemi Corporation - Microsemi Libero Software Release v2021.2 (Version 2021.2.0.11)
Date: Tue Jan  4 12:42:01 2022 </text>
<table>
<header>
</header>
<row>
 <cell>Design</cell>
 <cell>TOP</cell>
</row>
<row>
 <cell>Family</cell>
 <cell>SmartFusion2</cell>
</row>
<row>
 <cell>Die</cell>
 <cell>M2S010</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>256 VF</cell>
</row>
<row>
 <cell>Temperature Range</cell>
 <cell>-40 - 100 C</cell>
</row>
<row>
 <cell>Voltage Range</cell>
 <cell>1.14 - 1.26 V</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>-1</cell>
</row>
</table>
<text></text>
<text></text>
<section>
<name>Coverage Summary</name>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>         1899</cell>
 <cell>           47</cell>
 <cell>         1946</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>          222</cell>
 <cell>          491</cell>
 <cell>          713</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>           23</cell>
 <cell>           23</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>         2121</cell>
 <cell>          561</cell>
 <cell>         2682</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>         1899</cell>
 <cell>           47</cell>
 <cell>         1946</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>          222</cell>
 <cell>          491</cell>
 <cell>          713</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>           23</cell>
 <cell>           23</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>         2121</cell>
 <cell>          561</cell>
 <cell>         2682</cell>
</row>
</table>
<section>
<name>Clock domain: </name>
<text>FlashFreeze_SB_0/CCC_0/GL0</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>         1894</cell>
 <cell>           44</cell>
 <cell>         1938</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>          207</cell>
 <cell>          489</cell>
 <cell>          696</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>           15</cell>
 <cell>           15</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>         2101</cell>
 <cell>          548</cell>
 <cell>         2649</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>         1894</cell>
 <cell>           44</cell>
 <cell>         1938</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>          207</cell>
 <cell>          489</cell>
 <cell>          696</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>           15</cell>
 <cell>           15</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>         2101</cell>
 <cell>          548</cell>
 <cell>         2649</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Max input delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>DATA_I[0]</item>
 <item>DATA_I[1]</item>
 <item>DATA_I[2]</item>
 <item>DATA_I[3]</item>
 <item>DATA_I[4]</item>
 <item>DATA_I[5]</item>
 <item>DATA_I[6]</item>
 <item>DATA_I[7]</item>
 <item>FF_Entry_SW</item>
 <item>H_REF_I</item>
 <item>PCLK_I</item>
 <item>RX</item>
 <item>V_SYNC_I</item>
</list>
<text></text>
<text> - Min input delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>DATA_I[0]</item>
 <item>DATA_I[1]</item>
 <item>DATA_I[2]</item>
 <item>DATA_I[3]</item>
 <item>DATA_I[4]</item>
 <item>DATA_I[5]</item>
 <item>DATA_I[6]</item>
 <item>DATA_I[7]</item>
 <item>FF_Entry_SW</item>
 <item>H_REF_I</item>
 <item>PCLK_I</item>
 <item>RX</item>
 <item>V_SYNC_I</item>
</list>
<text></text>
<text></text>
<text> - Max output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>CAM_PWDN_O</item>
 <item>INIT_DONE</item>
 <item>TX</item>
 <item>cs_o</item>
 <item>data_o[0]</item>
 <item>data_o[1]</item>
 <item>data_o[2]</item>
 <item>data_o[3]</item>
 <item>data_o[4]</item>
 <item>data_o[5]</item>
 <item>data_o[6]</item>
 <item>data_o[7]</item>
 <item>rd_o</item>
 <item>rs_o</item>
 <item>wr_o</item>
</list>
<text></text>
<text> - Min output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>CAM_PWDN_O</item>
 <item>INIT_DONE</item>
 <item>TX</item>
 <item>cs_o</item>
 <item>data_o[0]</item>
 <item>data_o[1]</item>
 <item>data_o[2]</item>
 <item>data_o[3]</item>
 <item>data_o[4]</item>
 <item>data_o[5]</item>
 <item>data_o[6]</item>
 <item>data_o[7]</item>
 <item>rd_o</item>
 <item>rs_o</item>
 <item>wr_o</item>
</list>
<text></text>
<text></text>
<text> - Setup unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>CAMERA_PWDN_GEN/cam_pwdn_o:D</item>
 <item>FlashFreeze_SB_0/FlashFreeze_SB_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MGPIO1A_F2H_GPIN</item>
 <item>UART_interface_0/COREUART_C0_0/COREUART_C0_0/CUARTO01/CUARTI1Il[2]:D</item>
 <item>line_write_read_0/LCD_FSM_0/s_v_sync_dly:D</item>
 <item>line_write_read_0/double_flop_0/s_data2[0]:EN</item>
 <item>line_write_read_0/double_flop_0/s_data2[1]:EN</item>
 <item>line_write_read_0/double_flop_0/s_data2[2]:EN</item>
 <item>line_write_read_0/double_flop_0/s_data2[3]:EN</item>
 <item>line_write_read_0/double_flop_0/s_data2[4]:EN</item>
 <item>line_write_read_0/double_flop_0/s_data2[5]:EN</item>
 <item>line_write_read_0/double_flop_0/s_data2[6]:EN</item>
 <item>line_write_read_0/double_flop_0/s_data2[7]:EN</item>
 <item>line_write_read_0/double_flop_0/s_data[0]:D</item>
 <item>line_write_read_0/double_flop_0/s_data[1]:D</item>
 <item>line_write_read_0/double_flop_0/s_data[2]:D</item>
 <item>line_write_read_0/double_flop_0/s_data[3]:D</item>
 <item>line_write_read_0/double_flop_0/s_data[4]:D</item>
 <item>line_write_read_0/double_flop_0/s_data[5]:D</item>
 <item>line_write_read_0/double_flop_0/s_data[6]:D</item>
 <item>line_write_read_0/double_flop_0/s_data[7]:D</item>
 <item>line_write_read_0/double_flop_0/s_href:D</item>
 <item>line_write_read_0/double_flop_0/s_pclk:D</item>
 <item>line_write_read_0/xy_display_1/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[0]:SLn</item>
 <item>line_write_read_0/xy_display_1/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[10]:SLn</item>
 <item>line_write_read_0/xy_display_1/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[11]:SLn</item>
 <item>line_write_read_0/xy_display_1/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[12]:SLn</item>
 <item>line_write_read_0/xy_display_1/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[13]:SLn</item>
 <item>line_write_read_0/xy_display_1/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[14]:SLn</item>
 <item>line_write_read_0/xy_display_1/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[15]:SLn</item>
 <item>line_write_read_0/xy_display_1/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[16]:SLn</item>
 <item>line_write_read_0/xy_display_1/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[17]:SLn</item>
 <item>line_write_read_0/xy_display_1/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[1]:SLn</item>
 <item>line_write_read_0/xy_display_1/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[2]:SLn</item>
 <item>line_write_read_0/xy_display_1/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[3]:SLn</item>
 <item>line_write_read_0/xy_display_1/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[4]:SLn</item>
 <item>line_write_read_0/xy_display_1/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[5]:SLn</item>
 <item>line_write_read_0/xy_display_1/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[6]:SLn</item>
 <item>line_write_read_0/xy_display_1/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[7]:SLn</item>
 <item>line_write_read_0/xy_display_1/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[8]:SLn</item>
 <item>line_write_read_0/xy_display_1/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[9]:SLn</item>
 <item>line_write_read_0/xy_display_1/COREFIFO_C0_0/COREFIFO_C0_0/genblk22.UI_ram_wrapper_1/U5_syncnonpipe/COREFIFO_C0_COREFIFO_C0_0_USRAM_top_R0C0/INST_RAM64x18_IP:A_ADDR_SRST_N</item>
 <item>line_write_read_0/xy_display_1/COREFIFO_C0_0/COREFIFO_C0_0/genblk22.UI_ram_wrapper_1/U5_syncnonpipe/COREFIFO_C0_COREFIFO_C0_0_USRAM_top_R0C0/INST_RAM64x18_IP:B_ADDR_SRST_N</item>
 <item>line_write_read_0/xy_display_1/COREFIFO_C0_0/COREFIFO_C0_0/re_set:SLn</item>
 <item>line_write_read_0/xy_display_1/ROW_PTR_0/s_v_sync_dly:D</item>
</list>
<text></text>
<text> - Recovery unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>FlashFreeze_SB_0/CORERESET_FF_0_0/CORERESET_FF_0_0/RESET_N_M2F_q1:ALn</item>
 <item>FlashFreeze_SB_0/CORERESET_FF_0_0/CORERESET_FF_0_0/RESET_N_M2F_q2:ALn</item>
 <item>led_blink_0/clkout:ALn</item>
 <item>led_blink_0/counter[0]:ALn</item>
 <item>led_blink_0/counter[10]:ALn</item>
 <item>led_blink_0/counter[11]:ALn</item>
 <item>led_blink_0/counter[12]:ALn</item>
 <item>led_blink_0/counter[13]:ALn</item>
 <item>led_blink_0/counter[14]:ALn</item>
 <item>led_blink_0/counter[15]:ALn</item>
 <item>led_blink_0/counter[16]:ALn</item>
 <item>led_blink_0/counter[17]:ALn</item>
 <item>led_blink_0/counter[18]:ALn</item>
 <item>led_blink_0/counter[19]:ALn</item>
 <item>led_blink_0/counter[1]:ALn</item>
 <item>led_blink_0/counter[20]:ALn</item>
 <item>led_blink_0/counter[21]:ALn</item>
 <item>led_blink_0/counter[22]:ALn</item>
 <item>led_blink_0/counter[23]:ALn</item>
 <item>led_blink_0/counter[24]:ALn</item>
 <item>led_blink_0/counter[25]:ALn</item>
 <item>led_blink_0/counter[26]:ALn</item>
 <item>led_blink_0/counter[2]:ALn</item>
 <item>led_blink_0/counter[3]:ALn</item>
 <item>led_blink_0/counter[4]:ALn</item>
 <item>led_blink_0/counter[5]:ALn</item>
 <item>led_blink_0/counter[6]:ALn</item>
 <item>led_blink_0/counter[7]:ALn</item>
 <item>led_blink_0/counter[8]:ALn</item>
 <item>led_blink_0/counter[9]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_bout[3]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_bout[4]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_bout[5]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_bout[6]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_bout[7]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_dvalid2:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_dvalid:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_gout[2]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_gout[3]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_gout[4]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_gout[5]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_gout[6]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_gout[7]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_ram_addr[0]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_ram_addr[1]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_ram_addr[2]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_ram_addr[3]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_ram_addr[4]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_ram_addr[5]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_ram_addr[6]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_ram_addr[7]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_ram_addr[8]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_ram_addr[9]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_ram_addr_dly[0]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_ram_addr_dly[1]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_ram_addr_dly[2]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_ram_addr_dly[3]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_ram_addr_dly[4]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_ram_addr_dly[5]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_ram_addr_dly[6]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_ram_addr_dly[7]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_ram_addr_dly[8]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_ram_addr_dly[9]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_rout[3]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_rout[4]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_rout[5]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_rout[6]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_rout[7]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_b[10]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_b[11]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_b[12]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_b[13]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_b[14]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_b[15]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_b[16]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_b[17]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_b[18]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_b[43]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_g[10]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_g[11]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_g[12]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_g[13]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_g[14]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_g[15]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_g[16]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_g[17]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_g[18]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_g[43]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_g[9]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_r[10]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_r[11]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_r[12]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_r[13]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_r[14]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_r[15]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_r[16]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_r[17]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_r[18]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_r[43]:ALn</item>
 <item>line_write_read_0/LCD_FSM_0/cs_o:ALn</item>
</list>
<text></text>
<text> - Hold unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>CAMERA_PWDN_GEN/cam_pwdn_o:D</item>
 <item>FlashFreeze_SB_0/FlashFreeze_SB_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MGPIO1A_F2H_GPIN</item>
 <item>UART_interface_0/COREUART_C0_0/COREUART_C0_0/CUARTO01/CUARTI1Il[2]:D</item>
 <item>line_write_read_0/LCD_FSM_0/s_v_sync_dly:D</item>
 <item>line_write_read_0/double_flop_0/s_data2[0]:EN</item>
 <item>line_write_read_0/double_flop_0/s_data2[1]:EN</item>
 <item>line_write_read_0/double_flop_0/s_data2[2]:EN</item>
 <item>line_write_read_0/double_flop_0/s_data2[3]:EN</item>
 <item>line_write_read_0/double_flop_0/s_data2[4]:EN</item>
 <item>line_write_read_0/double_flop_0/s_data2[5]:EN</item>
 <item>line_write_read_0/double_flop_0/s_data2[6]:EN</item>
 <item>line_write_read_0/double_flop_0/s_data2[7]:EN</item>
 <item>line_write_read_0/double_flop_0/s_data[0]:D</item>
 <item>line_write_read_0/double_flop_0/s_data[1]:D</item>
 <item>line_write_read_0/double_flop_0/s_data[2]:D</item>
 <item>line_write_read_0/double_flop_0/s_data[3]:D</item>
 <item>line_write_read_0/double_flop_0/s_data[4]:D</item>
 <item>line_write_read_0/double_flop_0/s_data[5]:D</item>
 <item>line_write_read_0/double_flop_0/s_data[6]:D</item>
 <item>line_write_read_0/double_flop_0/s_data[7]:D</item>
 <item>line_write_read_0/double_flop_0/s_href:D</item>
 <item>line_write_read_0/double_flop_0/s_pclk:D</item>
 <item>line_write_read_0/xy_display_1/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[0]:SLn</item>
 <item>line_write_read_0/xy_display_1/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[10]:SLn</item>
 <item>line_write_read_0/xy_display_1/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[11]:SLn</item>
 <item>line_write_read_0/xy_display_1/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[12]:SLn</item>
 <item>line_write_read_0/xy_display_1/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[13]:SLn</item>
 <item>line_write_read_0/xy_display_1/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[14]:SLn</item>
 <item>line_write_read_0/xy_display_1/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[15]:SLn</item>
 <item>line_write_read_0/xy_display_1/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[16]:SLn</item>
 <item>line_write_read_0/xy_display_1/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[17]:SLn</item>
 <item>line_write_read_0/xy_display_1/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[1]:SLn</item>
 <item>line_write_read_0/xy_display_1/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[2]:SLn</item>
 <item>line_write_read_0/xy_display_1/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[3]:SLn</item>
 <item>line_write_read_0/xy_display_1/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[4]:SLn</item>
 <item>line_write_read_0/xy_display_1/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[5]:SLn</item>
 <item>line_write_read_0/xy_display_1/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[6]:SLn</item>
 <item>line_write_read_0/xy_display_1/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[7]:SLn</item>
 <item>line_write_read_0/xy_display_1/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[8]:SLn</item>
 <item>line_write_read_0/xy_display_1/COREFIFO_C0_0/COREFIFO_C0_0/RDATA_r[9]:SLn</item>
 <item>line_write_read_0/xy_display_1/COREFIFO_C0_0/COREFIFO_C0_0/genblk22.UI_ram_wrapper_1/U5_syncnonpipe/COREFIFO_C0_COREFIFO_C0_0_USRAM_top_R0C0/INST_RAM64x18_IP:A_ADDR_SRST_N</item>
 <item>line_write_read_0/xy_display_1/COREFIFO_C0_0/COREFIFO_C0_0/genblk22.UI_ram_wrapper_1/U5_syncnonpipe/COREFIFO_C0_COREFIFO_C0_0_USRAM_top_R0C0/INST_RAM64x18_IP:B_ADDR_SRST_N</item>
 <item>line_write_read_0/xy_display_1/COREFIFO_C0_0/COREFIFO_C0_0/re_set:SLn</item>
 <item>line_write_read_0/xy_display_1/ROW_PTR_0/s_v_sync_dly:D</item>
</list>
<text></text>
<text> - Removal unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>FlashFreeze_SB_0/CORERESET_FF_0_0/CORERESET_FF_0_0/RESET_N_M2F_q1:ALn</item>
 <item>FlashFreeze_SB_0/CORERESET_FF_0_0/CORERESET_FF_0_0/RESET_N_M2F_q2:ALn</item>
 <item>led_blink_0/clkout:ALn</item>
 <item>led_blink_0/counter[0]:ALn</item>
 <item>led_blink_0/counter[10]:ALn</item>
 <item>led_blink_0/counter[11]:ALn</item>
 <item>led_blink_0/counter[12]:ALn</item>
 <item>led_blink_0/counter[13]:ALn</item>
 <item>led_blink_0/counter[14]:ALn</item>
 <item>led_blink_0/counter[15]:ALn</item>
 <item>led_blink_0/counter[16]:ALn</item>
 <item>led_blink_0/counter[17]:ALn</item>
 <item>led_blink_0/counter[18]:ALn</item>
 <item>led_blink_0/counter[19]:ALn</item>
 <item>led_blink_0/counter[1]:ALn</item>
 <item>led_blink_0/counter[20]:ALn</item>
 <item>led_blink_0/counter[21]:ALn</item>
 <item>led_blink_0/counter[22]:ALn</item>
 <item>led_blink_0/counter[23]:ALn</item>
 <item>led_blink_0/counter[24]:ALn</item>
 <item>led_blink_0/counter[25]:ALn</item>
 <item>led_blink_0/counter[26]:ALn</item>
 <item>led_blink_0/counter[2]:ALn</item>
 <item>led_blink_0/counter[3]:ALn</item>
 <item>led_blink_0/counter[4]:ALn</item>
 <item>led_blink_0/counter[5]:ALn</item>
 <item>led_blink_0/counter[6]:ALn</item>
 <item>led_blink_0/counter[7]:ALn</item>
 <item>led_blink_0/counter[8]:ALn</item>
 <item>led_blink_0/counter[9]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_bout[3]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_bout[4]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_bout[5]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_bout[6]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_bout[7]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_dvalid2:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_dvalid:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_gout[2]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_gout[3]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_gout[4]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_gout[5]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_gout[6]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_gout[7]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_ram_addr[0]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_ram_addr[1]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_ram_addr[2]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_ram_addr[3]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_ram_addr[4]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_ram_addr[5]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_ram_addr[6]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_ram_addr[7]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_ram_addr[8]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_ram_addr[9]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_ram_addr_dly[0]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_ram_addr_dly[1]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_ram_addr_dly[2]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_ram_addr_dly[3]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_ram_addr_dly[4]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_ram_addr_dly[5]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_ram_addr_dly[6]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_ram_addr_dly[7]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_ram_addr_dly[8]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_ram_addr_dly[9]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_rout[3]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_rout[4]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_rout[5]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_rout[6]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_rout[7]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_b[10]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_b[11]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_b[12]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_b[13]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_b[14]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_b[15]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_b[16]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_b[17]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_b[18]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_b[43]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_g[10]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_g[11]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_g[12]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_g[13]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_g[14]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_g[15]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_g[16]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_g[17]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_g[18]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_g[43]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_g[9]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_r[10]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_r[11]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_r[12]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_r[13]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_r[14]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_r[15]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_r[16]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_r[17]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_r[18]:ALn</item>
 <item>line_write_read_0/Image_Enhancement_0/s_term1_r[43]:ALn</item>
 <item>line_write_read_0/LCD_FSM_0/cs_o:ALn</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>FlashFreeze_SB_0/FlashFreeze_SB_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:I2C0_SCL_MGPIO31B_H2F_A</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            2</cell>
 <cell>            2</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            2</cell>
 <cell>            2</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            2</cell>
 <cell>            2</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            2</cell>
 <cell>            2</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Clock constraint is missing </text>
<text></text>
<text> - Max output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>SCL</item>
 <item>SDA</item>
</list>
<text></text>
<text> - Min output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>SCL</item>
 <item>SDA</item>
</list>
<text></text>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>FlashFreeze_SB_0/FlashFreeze_SB_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:I2C0_SCL_MGPIO31B_H2F_A</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            2</cell>
 <cell>            2</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            2</cell>
 <cell>            2</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            2</cell>
 <cell>            2</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            2</cell>
 <cell>            2</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Clock constraint is missing </text>
<text></text>
<text> - Max output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>SCL</item>
 <item>SDA</item>
</list>
<text></text>
<text> - Min output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>SCL</item>
 <item>SDA</item>
</list>
<text></text>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            5</cell>
 <cell>            0</cell>
 <cell>            5</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>           15</cell>
 <cell>            0</cell>
 <cell>           15</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>           20</cell>
 <cell>            1</cell>
 <cell>           21</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            5</cell>
 <cell>            0</cell>
 <cell>            5</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>           15</cell>
 <cell>            0</cell>
 <cell>           15</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>           20</cell>
 <cell>            1</cell>
 <cell>           21</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text></text>
<text> - Max output delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>XCLK</item>
</list>
<text></text>
<text> - Min output delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>XCLK</item>
</list>
<text></text>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>SCL</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Clock constraint is missing </text>
<text> - Max input delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>SDA</item>
</list>
<text></text>
<text> - Min input delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>SDA</item>
</list>
<text></text>
<text></text>
<text></text>
<text> - Setup unconstrained for the following pin:</text>
<text>   </text>
<list>
 <item>FlashFreeze_SB_0/FlashFreeze_SB_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:I2C0_SDA_F2H_SCP</item>
</list>
<text></text>
<text> - Hold unconstrained for the following pin:</text>
<text>   </text>
<list>
 <item>FlashFreeze_SB_0/FlashFreeze_SB_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:I2C0_SDA_F2H_SCP</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>led_blink_0/clkout:Q</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            2</cell>
 <cell>            2</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            2</cell>
 <cell>            2</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            2</cell>
 <cell>            2</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            6</cell>
 <cell>            6</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            2</cell>
 <cell>            2</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            2</cell>
 <cell>            2</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            2</cell>
 <cell>            2</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            6</cell>
 <cell>            6</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Clock constraint is missing </text>
<text></text>
<text> - Max output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>led[0]</item>
 <item>led[1]</item>
</list>
<text></text>
<text> - Min output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>led[0]</item>
 <item>led[1]</item>
</list>
<text></text>
<text></text>
<text> - Setup unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>led_blink_0/led[0]:D</item>
 <item>led_blink_0/led[1]:D</item>
</list>
<text></text>
<text> - Recovery unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>led_blink_0/led[0]:ALn</item>
 <item>led_blink_0/led[1]:ALn</item>
</list>
<text></text>
<text> - Hold unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>led_blink_0/led[0]:D</item>
 <item>led_blink_0/led[1]:D</item>
</list>
<text></text>
<text> - Removal unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>led_blink_0/led[0]:ALn</item>
 <item>led_blink_0/led[1]:ALn</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>FlashFreeze_SB_0/CCC_0/GL1</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
</table>
</section>
<section>
<name>Input to Output</name>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<separator/>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Max delay constraint missing on input port:</text>
<text>   </text>
<list>
 <item>Wake_On_Change_SW</item>
</list>
<text></text>
<text> - Min delay constraint missing on input port:</text>
<text>   </text>
<list>
 <item>Wake_On_Change_SW</item>
</list>
<text></text>
<text></text>
<text> - Max delay constraint missing on output port:</text>
<text>   </text>
<list>
 <item>SW_output</item>
</list>
<text></text>
<text> - Min delay constraint missing on output port:</text>
<text>   </text>
<list>
 <item>SW_output</item>
</list>
<text></text>
<text></text>
</section>
</section>
</section>
</doc>
