# Synopsys Constraint Checker(syntax only), version maplat, Build 1612R, built Dec  5 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Thu Jul 11 16:15:10 2019


##### DESIGN INFO #######################################################

Top View:                "top"
Constraint File(s):      "C:\Users\esi\Documents\workspace\icecube2\zipi8\constraints\timing.sdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                Requested     Requested     Clock        Clock                Clock
Clock                Frequency     Period        Type         Group                Load 
----------------------------------------------------------------------------------------
CLK_3P3_MHZ_main     3.3 MHz       303.030       declared     default_clkgroup     133  
========================================================================================
