{
    "TOSU": "— — — Top-of-Stack Upper Byte (TOS<20:16>)---0 0000",
    "TOSH": "Top-of-Stack High Byte (TOS<15:8>) 0000 0000",
    "TOSL": "Top-of-Stack Low Byte (TOS<7:0>) 0000 0000",
    "STKPTR": "STKFUL STKUNF — SP4 SP3 SP2 SP1 SP0 00-0 0000",
    "PCLATU": "— — — Holding Register for PC<20:16>---0 0000",
    "PCLATH": "Holding Register for PC<15:8> 0000 0000",
    "PCL": "PC Low Byte (PC<7:0>) 0000 0000",
    "TBLPTRU": "— — bit 21 Program Memory Table Pointer Upper Byte (TBLPTR<20:16>)--00 0000",
    "TBLPTRH": "Program Memory Table Pointer High Byte (TBLPTR<15:8>) 0000 0000",
    "TBLPTRL": "Program Memory Table Pointer Low Byte (TBLPTR<7:0>) 0000 0000",
    "TABLAT": "Program Memory Table Latch 0000 0000",
    "PRODH": "Product Register High Byte xxxx xxxx",
    "PRODL": "Product Register Low Byte xxxx xxxx",
    "INTCON": "GIE/GIEH PEIE/GIEL TMR0IE INT0IE RBIE TMR0IF INT0IF RBIF 0000 000x",
    "INTCON2": "RBPU INTEDG0 INTEDG1 INTEDG2 — TMR0IP — RBIP 1111 -1-1",
    "INTCON3": "INT2IP INT1IP — INT2IE INT1IE — INT2IF INT1IF 11-0 0-00",
    "INDF0": "Uses contents of FSR0 to address data memory – value of FSR0 not changed (not a physical register) N/A",
    "POSTINC0": "Uses contents of FSR0 to address data memory – value of FSR0 post-incremented (not a physical register) N/A",
    "POSTDEC0": "Uses contents of FSR0 to address data memory – value of FSR0 post-decremented (not a physical register) N/A",
    "PREINC0": "Uses contents of FSR0 to address data memory – value of FSR0 pre-incremented (not a physical register) N/A",
    "PLUSW0": "Uses contents of FSR0 to address data memory – value of FSR0 pre-incremented (not a physical register) – value of FSR0 offset by W N/A",
    "FSR0H": "— — — — Indirect Data Memory Address Pointer 0 High Byte---- 0000",
    "FSR0L": "Indirect Data Memory Address Pointer 0 Low Byte xxxx xxxx",
    "WREG": "Working Register xxxx xxxx",
    "INDF1": "Uses contents of FSR1 to address data memory – value of FSR1 not changed (not a physical register) N/A",
    "POSTINC1": "Uses contents of FSR1 to address data memory – value of FSR1 post-incremented (not a physical register) N/A",
    "POSTDEC1": "Uses contents of FSR1 to address data memory – value of FSR1 post-decremented (not a physical register) N/A",
    "PREINC1": "Uses contents of FSR1 to address data memory – value of FSR1 pre-incremented (not a physical register) N/A",
    "PLUSW1": "Uses contents of FSR1 to address data memory – value of FSR1 pre-incremented (not a physical register) – value of FSR1 offset by W N/A",
    "FSR1H": "— — — — Indirect Data Memory Address Pointer 1 High Byte---- 0000",
    "FSR1L": "Indirect Data Memory Address Pointer 1 Low Byte xxxx xxxx",
    "BSR": "— — — — Bank Select Register---- 0000",
    "INDF2": "Uses contents of FSR2 to address data memory – value of FSR2 not changed (not a physical register) N/A",
    "POSTINC2": "Uses contents of FSR2 to address data memory – value of FSR2 post-incremented (not a physical register) N/A",
    "POSTDEC2": "Uses contents of FSR2 to address data memory – value of FSR2 post-decremented (not a physical register) N/A",
    "PREINC2": "Uses contents of FSR2 to address data memory – value of FSR2 pre-incremented (not a physical register) N/A",
    "PLUSW2": "Uses contents of FSR2 to address data memory – value of FSR2 pre-incremented (not a physical register) – value of FSR2 offset by W N/A",
    "FSR2H": "— — — — Indirect Data Memory Address Pointer 2 High Byte---- 0000",
    "FSR2L": "Indirect Data Memory Address Pointer 2 Low Byte xxxx xxxx",
    "STATUS": "— — — N OV Z DC C---x xxxx",
    "TMR0H": "Timer0 Register High Byte 0000 0000",
    "TMR0L": "Timer0 Register Low Byte xxxx xxxx",
    "T0CON": "TMR0ON T08BIT T0CS T0SE PSA T0PS2 T0PS1 T0PS0 1111 1111",
    "OSCCON": "IDLEN IRCF2 IRCF1 IRCF0 OSTS IOFS SCS1 SCS0 0100 q000",
    "HLVDCON": "VDIRMAG — IRVST HLVDEN HLVDL3 HLVDL2 HLVDL1 HLVDL0 0-00 0101",
    "WDTCON": "— — — — — — — SWDTEN--- ---0",
    "RCON": "IPEN SBOREN(1) — RI TO PD POR BOR 0q-1 11q0",
    "TMR1H": "Timer1 Register High Byte xxxx xxxx",
    "TMR1L": "Timer1 Register Low Bytes xxxx xxxx",
    "T1CON": "RD16 T1RUN T1CKPS1 T1CKPS0 T1OSCEN T1SYNC TMR1CS TMR1ON 0000 0000",
    "TMR2": "Timer2 Register 0000 0000",
    "PR2": "Timer2 Period Register 1111 1111",
    "T2CON": "— T2OUTPS3 T2OUTPS2 T2OUTPS1 T2OUTPS0 TMR2ON T2CKPS1 T2CKPS0-000 0000",
    "SSPBUF": "MSSP Receive Buffer/Transmit Register xxxx xxxx",
    "SSPADD": "MSSP Address Register in I2C™ Slave Mode. MSSP Baud Rate Reload Register in I2C Master Mode. 0000 0000",
    "SSPSTAT": "SMP CKE D/A P S R/W UA BF 0000 0000",
    "SSPCON1": "WCOL SSPOV SSPEN CKP SSPM3 SSPM2 SSPM1 SSPM0 0000 0000",
    "SSPCON2": "GCEN ACKSTAT ACKDT ACKEN RCEN PEN RSEN SEN 0000 0000",
    "ADRESH": "A/D Result Register High Byte xxxx xxxx",
    "ADRESL": "A/D Result Register Low Byte xxxx xxxx",
    "ADCON0": "— — CHS3 CHS2 CHS1 CHS0 GO/DONE ADON--00 0000",
    "ADCON1": "— — VCFG1 VCFG0 PCFG3 PCFG2 PCFG1 PCFG0--00 0qqq",
    "ADCON2": "ADFM — ACQT2 ACQT1 ACQT0 ADCS2 ADCS1 ADCS0 0-00 0000",
    "CCPR1H": "Capture/Compare/PWM Register 1 High Byte xxxx xxxx",
    "CCPR1L": "Capture/Compare/PWM Register 1 Low Byte xxxx xxxx",
    "CCP1CON": "P1M1(2) P1M0(2) DC1B1 DC1B0 CCP1M3 CCP1M2 CCP1M1 CCP1M0 0000 0000",
    "CCPR2H": "Capture/Compare/PWM Register 2 High Byte xxxx xxxx",
    "CCPR2L": "Capture/Compare/PWM Register 2 Low Byte xxxx xxxx",
    "CCP2CON": "— — DC2B1 DC2B0 CCP2M3 CCP2M2 CCP2M1 CCP2M0--00 0000",
    "BAUDCON": "ABDOVF RCIDL RXDTP TXCKP BRG16 — WUE ABDEN 0100 0-00",
    "PWM1CON": "PRSEN PDC6(2) PDC5(2) PDC4(2) PDC3(2) PDC2(2) PDC1(2) PDC0(2) 0000 0000",
    "ECCP1AS": "ECCPASE ECCPAS2 ECCPAS1 ECCPAS0 PSSAC1 PSSAC0 PSSBD1(2) PSSBD0(2) 0000 0000",
    "CVRCON": "CVREN CVROE CVRR CVRSS CVR3 CVR2 CVR1 CVR0 0000 0000",
    "CMCON": "C2OUT C1OUT C2INV C1INV CIS CM2 CM1 CM0 0000 0111",
    "TMR3H": "Timer3 Register High Byte xxxx xxxx",
    "TMR3L": "Timer3 Register Low Byte xxxx xxxx",
    "T3CON": "RD16 T3CCP2 T3CKPS1 T3CKPS0 T3CCP1 T3SYNC TMR3CS TMR3ON",
    "SPBRGH": "EUSART Baud Rate Generator Register High Byte 0000 0000",
    "SPBRG": "EUSART Baud Rate Generator Register Low Byte 0000 0000",
    "RCREG": "EUSART Receive Register 0000 0000",
    "TXREG": "EUSART Transmit Register 0000 0000",
    "TXSTA": "CSRC TX9 TXEN SYNC SENDB BRGH TRMT TX9D 0000 0010",
    "RCSTA": "SPEN RX9 SREN CREN ADDEN FERR OERR RX9D 0000 000x",
    "EEADR": "EEPROM Address Register 0000 0000",
    "EEDATA": "EEPROM Data Register 0000 0000",
    "EECON2": "EEPROM Control Register 2 (not a physical register) 0000 0000",
    "EECON1": "EEPGD CFGS — FREE WRERR WREN WR RD xx-0 x000",
    "IPR2": "OSCFIP CMIP — EEIP BCLIP HLVDIP TMR3IP CCP2IP 11-1 1111",
    "PIR2": "OSCFIF CMIF — EEIF BCLIF HLVDIF TMR3IF CCP2IF 00-0 0000",
    "PIE2": "OSCFIE CMIE — EEIE BCLIE HLVDIE TMR3IE CCP2IE 00-0 0000",
    "IPR1": "PSPIP(2) ADIP RCIP TXIP SSPIP CCP1IP TMR2IP TMR1IP 1111 1111",
    "PIR1": "PSPIF(2) ADIF RCIF TXIF SSPIF CCP1IF TMR2IF TMR1IF 0000 0000",
    "PIE1": "PSPIE(2) ADIE RCIE TXIE SSPIE CCP1IE TMR2IE TMR1IE 0000 0000",
    "OSCTUNE": "INTSRC PLLEN(3) — TUN4 TUN3 TUN2 TUN1 TUN0 0q-0 0000",
    "TRISE": "(2) IBF OBF IBOV PSPMODE — TRISE2 TRISE1 TRISE0 0000 -111",
    "TRISD": "(2) PORTD Data Direction Register 1111 1111",
    "TRISC": "PORTC Data Direction Register 1111 1111",
    "TRISB": "PORTB Data Direction Register 1111 1111",
    "TRISA": "TRISA7(5) TRISA6(5) PORTA Data Direction Register 1111 1111",
    "LATE": "(2) — — — — — PORTE Data Latch Register (Read and Write to Data Latch)---- -xxx",
    "LATD": "(2) PORTD Data Latch Register (Read and Write to Data Latch) xxxx xxxx",
    "LATC": "PORTC Data Latch Register (Read and Write to Data Latch) xxxx xxxx",
    "LATB": "PORTB Data Latch Register (Read and Write to Data Latch) xxxx xxxx",
    "LATA": "LATA7(5) LATA6(5) PORTA Data Latch Register (Read and Write to Data Latch) xxxx xxxx",
    "PORTE": "— — — — RE3(4) RE2(2) RE1(2) RE0(2)---- xxxx",
    "PORTD": "(2) RD7 RD6 RD5 RD4 RD3 RD2 RD1 RD0 xxxx xxxx",
    "PORTC": "RC7 RC6 RC5 RC4 RC3 RC2 RC1 RC0 xxxx xxxx",
    "PORTB": "RB7 RB6 RB5 RB4 RB3 RB2 RB1 RB0 xxxx xxxx",
    "PORTA": "RA7(5) RA6(5) RA5 RA4 RA3 RA2 RA1 RA0 xx0x 0000"
}