// Seed: 1550523124
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input id_9;
  inout id_8;
  inout id_7;
  inout id_6;
  output id_5;
  output id_4;
  output id_3;
  output id_2;
  inout id_1;
  type_10 id_9 (
      .id_0(id_4 >= id_8),
      .id_1(id_7 + id_4 + 1'b0 - id_5),
      .id_2(id_3 < id_6),
      .id_3(id_1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout id_8;
  output id_7;
  output id_6;
  input id_5;
  input id_4;
  output id_3;
  input id_2;
  inout id_1;
  always @(negedge 1)
    if (1'b0) id_1 <= 1;
    else id_7 <= 1'b0;
  logic id_9;
  assign id_6 = id_4;
endmodule
