mmUVD_MP_SWAP_CNTL	,	V_33
ring	,	V_2
"ring test on %d succeeded in %d usecs\n"	,	L_7
amdgpu_ring_alloc	,	F_21
upper_32_bits	,	F_39
uvd_v4_2_resume	,	F_30
mmUVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL	,	V_17
uvd_v4_2_hw_init	,	F_17
PACKET0	,	F_23
state	,	V_122
mmUVD_CONTEXT_ID	,	V_60
uvd_v4_2_set_irq_funcs	,	F_8
mmUVD_RBC_RB_WPTR_CNTL	,	V_50
mmUVD_RBC_IB_BASE	,	V_73
uvd_v4_2_sw_init	,	F_9
mmUVD_SEMA_CNTL	,	V_20
size	,	V_76
mmUVD_SEMA_TIMEOUT_STATUS	,	V_19
adev	,	V_4
"UVD not responding, giving up!!!\n"	,	L_5
uvd_v4_2_set_powergating_state	,	F_58
mmUVD_LMI_CTRL2	,	V_43
mmUVD_PGFSM_CONFIG	,	V_133
amdgpu_ring_init	,	F_13
"IH: UVD TRAP\n"	,	L_9
mmUVD_RBC_RB_RPTR	,	V_5
cg_flags	,	V_99
RREG32	,	F_2
UVD_CGC_CTRL__CLK_GATE_DLY_TIMER__SHIFT	,	V_110
max_handles	,	V_86
amdgpu_interrupt_state	,	V_121
uvd_v4_2_set_dcm	,	F_33
ixUVD_LMI_CACHE_CTRL	,	V_42
RREG32_SMC	,	F_59
ixCURRENT_PG_STATUS	,	V_131
order_base_2	,	F_40
seq	,	V_57
AMDGPU_UVD_FIRMWARE_OFFSET	,	V_77
amd_powergating_state	,	V_126
"amdgpu: cp failed to lock ring %d (%d).\n"	,	L_6
uint32_t	,	T_1
irq	,	V_11
i	,	V_23
j	,	V_24
mmHDP_MEM_COHERENCY_FLUSH_CNTL	,	V_64
DRM_UDELAY	,	F_46
uvd_v4_2_early_init	,	F_6
r	,	V_9
UVD_SOFT_RESET__LMI_UMC_SOFT_RESET_MASK	,	V_46
orig	,	V_97
uvd_v4_2_set_interrupt_state	,	F_53
AMD_PG_STATE_GATE	,	V_127
REGS	,	V_107
WREG32_UVD_CTX	,	F_38
config	,	V_92
mdelay	,	F_34
AMDGPU_UVD_HEAP_SIZE	,	V_81
mmUVD_STATUS	,	V_21
source	,	V_120
mmUVD_RBC_RB_WPTR	,	V_6
mmUVD_CGC_CTRL	,	V_102
num_types	,	V_140
mmUVD_GPCOM_VCPU_CMD	,	V_63
UVD_CGC_GATE	,	V_106
mmUVD_MPC_SET_MUXB0	,	V_38
mmUVD_MPC_SET_MUXB1	,	V_39
mmUVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL	,	V_18
uvd_v4_2_irq_funcs	,	V_141
uvd_v4_2_stop	,	F_28
amdgpu_uvd_sw_init	,	F_11
uvd_v4_2_wait_for_idle	,	F_51
UVD_PGFSM_CONFIG__UVD_PGFSM_POWER_DOWN_MASK	,	V_135
ETIMEDOUT	,	V_118
DRM_ERROR	,	F_22
name	,	V_12
uvd_v4_2_suspend	,	F_29
idx	,	V_66
uvd_v4_2_is_idle	,	F_50
uvd_v4_2_ring_emit_fence	,	F_41
WREG32	,	F_5
gpu_addr	,	V_52
mmUVD_VCPU_CACHE_OFFSET0	,	V_79
mmUVD_RBC_IB_SIZE	,	V_74
uvd_v4_2_ring_emit_hdp_invalidate	,	F_44
fw	,	V_78
amdgpu_asic_set_uvd_clocks	,	F_19
mmUVD_VCPU_CACHE_OFFSET2	,	V_87
mmUVD_VCPU_CACHE_OFFSET1	,	V_82
mmUVD_RBC_RB_BASE	,	V_53
WREG32_FIELD	,	F_49
amdgpu_ring_write	,	F_24
UVD_SOFT_RESET__VCPU_SOFT_RESET_MASK	,	V_47
AMDGPU_UVD_STACK_SIZE	,	V_84
amdgpu_uvd_suspend	,	F_15
__BIG_ENDIAN	,	F_35
RREG32_UVD_CTX	,	F_37
mmUVD_UDEC_DBW_ADDR_CONFIG	,	V_95
DRM_DEBUG	,	F_55
UVD_CGC_CTRL__CLK_GATE_DLY_TIMER_MASK	,	V_109
uvd_v4_2_enable_mgcg	,	F_18
amdgpu_ring_commit	,	F_25
uint64_t	,	T_4
uvd_v4_2_ring_get_wptr	,	F_3
UVD_CGC_CTRL__CLK_OFF_DELAY__SHIFT	,	V_111
mmUVD_LMI_CTRL	,	V_34
uvd_v4_2_process_interrupt	,	F_54
mmSRBM_STATUS	,	V_116
mmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL	,	V_16
vm_id	,	V_71
tmp	,	V_13
"amdgpu: ring failed to lock UVD ring (%d).\n"	,	L_2
enable	,	V_96
mmUVD_VCPU_CACHE_SIZE1	,	V_83
ib	,	V_70
mmUVD_VCPU_CACHE_SIZE2	,	V_88
mmUVD_VCPU_CACHE_SIZE0	,	V_80
wptr	,	V_7
SRBM_SOFT_RESET__SOFT_RESET_UVD_MASK	,	V_29
mmUVD_LMI_EXT40_ADDR	,	V_51
handle	,	V_8
UVD_CGC_CTRL2__DYN_OCLK_RAMP_EN_MASK	,	V_112
UVD_CGC_CTRL2__DYN_RCLK_RAMP_EN_MASK	,	V_113
ctx_switch	,	V_72
mmUVD_CGC_GATE	,	V_27
pg_flags	,	V_128
mmUVD_MPC_SET_MUX	,	V_41
uvd_v4_2_set_clockgating_state	,	F_57
amdgpu_irq_add_id	,	F_10
uvd_v4_2_ring_set_wptr	,	F_4
DRM_INFO	,	F_26
status	,	V_48
uvd_v4_2_ring_funcs	,	V_139
usec_timeout	,	V_67
ring_size	,	V_54
flags	,	V_58
uvd_v4_2_set_ring_funcs	,	F_7
ixUVD_CGC_CTRL2	,	V_115
UVD_SOFT_RESET__LMI_SOFT_RESET_MASK	,	V_45
AMD_CG_SUPPORT_UVD_MGCG	,	V_100
amdgpu_ring_test_ring	,	F_20
mmHDP_DEBUG0	,	V_65
amdgpu_iv_entry	,	V_123
AMDGPU_GPU_PAGE_ALIGN	,	F_48
UVD_CGC_CTRL__CLK_OFF_DELAY_MASK	,	V_108
mmUVD_MPC_SET_ALU	,	V_40
amd_clockgating_state	,	V_125
mmUVD_LMI_STATUS	,	V_55
rb_bufsz	,	V_22
mmUVD_RBC_RB_CNTL	,	V_49
EINVAL	,	V_68
UVD_PGFSM_CONFIG__UVD_PGFSM_POWER_UP_MASK	,	V_137
mmUVD_MPC_SET_MUXA1	,	V_37
length_dw	,	V_75
sw_mode	,	V_104
gfx	,	V_91
uvd_v4_2_sw_fini	,	F_14
mmUVD_MPC_SET_MUXA0	,	V_36
mmUVD_SOFT_RESET	,	V_44
data	,	V_98
uvd_v4_2_ring_emit_ib	,	F_47
amdgpu_ring	,	V_1
"amdgpu: ring %d test failed (0x%08X)\n"	,	L_8
mp_swap_cntl	,	V_26
u32	,	T_2
uvd_v4_2_ring_emit_hdp_flush	,	F_43
AMD_PG_SUPPORT_UVD	,	V_129
uvd_v4_2_ring_test_ring	,	F_45
amdgpu_ib	,	V_69
AMDGPU_UVD_SESSION_SIZE	,	V_85
WREG32_P	,	F_32
uvd_v4_2_hw_fini	,	F_27
mmUVD_MASTINT_EN	,	V_31
uvd_v4_2_soft_reset	,	F_52
done	,	V_15
amdgpu_uvd_resume	,	F_12
entry	,	V_124
"UVD not responding, trying to reset the VCPU!!!\n"	,	L_4
gb_addr_config	,	V_93
mmUVD_UDEC_ADDR_CONFIG	,	V_90
mmUVD_UDEC_DB_ADDR_CONFIG	,	V_94
uvd_v4_2_mc_resume	,	F_36
uvd_v4_2_start	,	F_31
CURRENT_PG_STATUS__UVD_PG_STATUS_MASK	,	V_132
tmp2	,	V_105
amdgpu_irq_src	,	V_119
mmUVD_LMI_ADDR_EXT	,	V_89
UVD_PGFSM_CONFIG__UVD_PGFSM_FSM_ADDR_MASK	,	V_134
mmSRBM_SOFT_RESET	,	V_28
amdgpu_uvd_sw_fini	,	F_16
"UVD initialized successfully.\n"	,	L_3
uvd_v4_2_ring_get_rptr	,	F_1
mmUVD_MPC_CNTL	,	V_35
SRBM_STATUS__UVD_BUSY_MASK	,	V_117
ready	,	V_14
"uvd"	,	L_1
UVD_CGC_CTRL2__GATER_DIV_ID__SHIFT	,	V_114
addr	,	V_56
amdgpu_dpm	,	V_130
mmUVD_LMI_SWAP_CNTL	,	V_32
amdgpu_device	,	V_3
uvd	,	V_10
mmUVD_GPCOM_VCPU_DATA1	,	V_62
mmUVD_GPCOM_VCPU_DATA0	,	V_61
WARN_ON	,	F_42
UVD_PGFSM_CONFIG__UVD_PGFSM_P1_SELECT_MASK	,	V_136
u64	,	T_3
ixUVD_CGC_MEM_CTRL	,	V_101
mmUVD_VCPU_CNTL	,	V_30
funcs	,	V_138
amdgpu_fence_process	,	F_56
lmi_swap_cntl	,	V_25
AMDGPU_FENCE_FLAG_64BIT	,	V_59
UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK	,	V_103
