#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Fri Apr 17 12:09:01 2015
# Process ID: 9464
# Log file: C:/Users/Clay/Desktop/proj6all/projdivider/vivado.log
# Journal file: C:/Users/Clay/Desktop/proj6all/projdivider\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 638.254 ; gain = 105.281
remove_files C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.srcs/sources_1/new/adder.v
file delete -force C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.srcs/sources_1/new/adder.v
remove_files C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.srcs/sources_1/new/cmp.v
file delete -force C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.srcs/sources_1/new/cmp.v
remove_files C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.srcs/sources_1/new/clktop.v
file delete -force C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.srcs/sources_1/new/clktop.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.srcs/sources_1/new/sum.v w ]
add_files C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.srcs/sources_1/new/sum.v
close [ open C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.srcs/sources_1/new/clk_wait.v w ]
add_files C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.srcs/sources_1/new/clk_wait.v
update_compile_order -fileset sources_1
remove_files C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.srcs/sources_1/new/clk_wait.v
file delete -force C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.srcs/sources_1/new/clk_wait.v
close [ open C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.srcs/sources_1/new/clk_wait.v w ]
add_files C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.srcs/sources_1/new/clk_wait.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.srcs/sources_1/new/clk_wait.v" into library work [C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.srcs/sources_1/new/clk_wait.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.srcs/sources_1/new/clkcounter.v" into library work [C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.srcs/sources_1/new/clkcounter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.srcs/sources_1/new/sum.v" into library work [C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.srcs/sources_1/new/sum.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.srcs/sources_1/new/top.v" into library work [C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.srcs/sources_1/new/top.v:1]
[Fri Apr 17 16:19:49 2015] Launched synth_1...
Run output will be captured here: C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.srcs/sources_1/new/clk_wait.v" into library work [C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.srcs/sources_1/new/clk_wait.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.srcs/sources_1/new/clkcounter.v" into library work [C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.srcs/sources_1/new/clkcounter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.srcs/sources_1/new/sum.v" into library work [C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.srcs/sources_1/new/sum.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.srcs/sources_1/new/top.v" into library work [C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.srcs/sources_1/new/top.v:1]
[Fri Apr 17 16:20:18 2015] Launched synth_1...
Run output will be captured here: C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.runs/synth_1/runme.log
launch_runs impl_1
[Fri Apr 17 16:20:45 2015] Launched impl_1...
Run output will be captured here: C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.runs/impl_1/runme.log
add_files -fileset constrs_1 -norecurse C:/Users/Clay/Downloads/Nexys4_Master_xdc/Nexys4_Master.xdc
import_files -fileset constrs_1 C:/Users/Clay/Downloads/Nexys4_Master_xdc/Nexys4_Master.xdc
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.srcs/sources_1/new/clk_wait.v" into library work [C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.srcs/sources_1/new/clk_wait.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.srcs/sources_1/new/clkcounter.v" into library work [C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.srcs/sources_1/new/clkcounter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.srcs/sources_1/new/sum.v" into library work [C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.srcs/sources_1/new/sum.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.srcs/sources_1/new/top.v" into library work [C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.srcs/sources_1/new/top.v:1]
[Fri Apr 17 16:28:42 2015] Launched synth_1...
Run output will be captured here: C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1
[Fri Apr 17 16:29:27 2015] Launched synth_1...
Run output will be captured here: C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.runs/synth_1/runme.log
[Fri Apr 17 16:29:27 2015] Launched impl_1...
Run output will be captured here: C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri Apr 17 16:31:41 2015] Launched synth_1...
Run output will be captured here: C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.runs/synth_1/runme.log
[Fri Apr 17 16:31:41 2015] Launched impl_1...
Run output will be captured here: C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.runs/impl_1/runme.log
open_hw
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2014.4
  **** Build date : Nov 18 2014-18:09:44
    ** Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application


****** Xilinx hw_server v2014.4
  **** Build date : Nov 18 2014-18:09:44
    ** Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application


current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210274592486A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210274592486A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274592486A
set_property PROGRAM.FILE {C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-32] Done pin status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Clay/Desktop/proj6all/projdivider/projdivider.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-32] Done pin status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 17 17:31:36 2015...
