#! /opt/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-498-g52d049b51)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x555557161600 .scope module, "tb_ramDmaCi" "tb_ramDmaCi" 2 3;
 .timescale 0 0;
v0x5555571d5150_0 .net "EXITci_addressDataOut", 31 0, L_0x5555571e6ee0;  1 drivers
v0x5555571d5260_0 .net "EXITci_beginTransactionOut", 0 0, L_0x5555571e6ff0;  1 drivers
v0x5555571d5330_0 .net "EXITci_burstSizeOut", 7 0, v0x5555571d25b0_0;  1 drivers
v0x5555571d5430_0 .net "EXITci_byteEnablesOut", 3 0, v0x5555571d29d0_0;  1 drivers
v0x5555571d5500_0 .net "EXITci_dataValidOut", 0 0, L_0x5555571e70b0;  1 drivers
v0x5555571d55a0_0 .net "EXITci_exitTransactionOut", 0 0, L_0x5555571ad4d0;  1 drivers
v0x5555571d5670_0 .net "EXITci_readNotWriteOut", 0 0, v0x5555571d33b0_0;  1 drivers
v0x5555571d5740_0 .net "EXITci_requestTransaction", 0 0, L_0x5555571e7560;  1 drivers
v0x5555571d5810_0 .var "block_output", 31 0;
v0x5555571d58b0_0 .var "clock", 0 0;
v0x5555571d5950_0 .net "data_out", 31 0, v0x5555571d35d0_0;  1 drivers
v0x5555571d59f0_0 .net "done", 0 0, L_0x5555571b3ed0;  1 drivers
v0x5555571d5ac0_0 .var "reset", 0 0;
v0x5555571d5b90_0 .var "s_addressDataIn", 31 0;
v0x5555571d5c60_0 .var "s_busErrorIn", 0 0;
v0x5555571d5d30_0 .var "s_busyIn", 0 0;
v0x5555571d5e00_0 .var "s_ciN", 7 0;
v0x5555571d5ed0_0 .var "s_dataValidIn", 0 0;
v0x5555571d5fa0_0 .var "s_endTransactionIn", 0 0;
v0x5555571d6070_0 .var "s_start", 0 0;
v0x5555571d6140_0 .var "s_transactionGranted", 0 0;
v0x5555571d6210_0 .var "s_valueA", 31 0;
v0x5555571d62e0_0 .var "s_valueB", 31 0;
E_0x55555719c850 .event negedge, v0x5555571b4390_0;
E_0x55555719ce10 .event negedge, v0x5555571d3510_0;
S_0x555557162ef0 .scope module, "DUT" "ramDmaCi" 2 46, 3 1 0, S_0x555557161600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "start";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "valueA";
    .port_info 4 /INPUT 32 "valueB";
    .port_info 5 /INPUT 8 "ciN";
    .port_info 6 /OUTPUT 1 "requestTransaction";
    .port_info 7 /INPUT 1 "transactionGranted";
    .port_info 8 /INPUT 32 "addressDataIn";
    .port_info 9 /INPUT 1 "endTransactionIn";
    .port_info 10 /INPUT 1 "dataValidIn";
    .port_info 11 /INPUT 1 "busErrorIn";
    .port_info 12 /INPUT 1 "busyIn";
    .port_info 13 /OUTPUT 32 "addressDataOut";
    .port_info 14 /OUTPUT 4 "byteEnablesOut";
    .port_info 15 /OUTPUT 8 "burstSizeOut";
    .port_info 16 /OUTPUT 1 "readNotWriteOut";
    .port_info 17 /OUTPUT 1 "beginTransactionOut";
    .port_info 18 /OUTPUT 1 "endTransactionOut";
    .port_info 19 /OUTPUT 1 "dataValidOut";
    .port_info 20 /OUTPUT 1 "done";
    .port_info 21 /OUTPUT 32 "result";
P_0x555557177640 .param/l "ERROR" 1 3 44, C4<1011>;
P_0x555557177680 .param/l "FINISH_WRITE" 1 3 42, C4<1001>;
P_0x5555571776c0 .param/l "FINISH_WRITE_2" 1 3 43, C4<1010>;
P_0x555557177700 .param/l "IDLE" 1 3 33, C4<0000>;
P_0x555557177740 .param/l "INIT_BURST_R" 1 3 37, C4<0100>;
P_0x555557177780 .param/l "INIT_BURST_W" 1 3 40, C4<0111>;
P_0x5555571777c0 .param/l "INIT_R" 1 3 34, C4<0001>;
P_0x555557177800 .param/l "INIT_W" 1 3 35, C4<0010>;
P_0x555557177840 .param/l "READ" 1 3 38, C4<0101>;
P_0x555557177880 .param/l "REQUEST_BUS_R" 1 3 36, C4<0011>;
P_0x5555571778c0 .param/l "REQUEST_BUS_W" 1 3 39, C4<0110>;
P_0x555557177900 .param/l "WRITE" 1 3 41, C4<1000>;
P_0x555557177940 .param/l "customId" 0 3 1, C4<00001111>;
L_0x5555571b3b10 .functor AND 1, L_0x5555571d63d0, v0x5555571d6070_0, C4<1>, C4<1>;
L_0x5555571b3ed0 .functor BUFZ 1, v0x5555571d2fd0_0, C4<0>, C4<0>, C4<0>;
L_0x5555571b4280 .functor NOT 1, v0x5555571d58b0_0, C4<0>, C4<0>, C4<0>;
L_0x5555571b4640 .functor AND 1, L_0x5555571d6630, L_0x5555571e69a0, C4<1>, C4<1>;
L_0x5555571b49f0 .functor AND 1, L_0x5555571b4640, L_0x5555571b3b10, C4<1>, C4<1>;
L_0x5555571a4230 .functor AND 1, L_0x5555571e6c80, v0x5555571d3bb0_0, C4<1>, C4<1>;
L_0x5555571ad4d0 .functor BUFZ 1, v0x5555571d41f0_0, C4<0>, C4<0>, C4<0>;
L_0x5555571e6ee0 .functor BUFZ 32, v0x5555571d3d10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5555571e6ff0 .functor BUFZ 1, v0x5555571d36b0_0, C4<0>, C4<0>, C4<0>;
L_0x5555571e70b0 .functor BUFZ 1, v0x5555571d3eb0_0, C4<0>, C4<0>, C4<0>;
L_0x5555571e7450 .functor OR 1, L_0x5555571e71d0, L_0x5555571e7360, C4<0>, C4<0>;
L_0x5555571e7880 .functor BUFZ 9, v0x5555571d42b0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x5555571e7940 .functor BUFZ 32, v0x5555571d3a10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fb477d34018 .functor BUFT 1, C4<00001111>, C4<0>, C4<0>, C4<0>;
v0x5555571d1370_0 .net/2u *"_ivl_0", 7 0, L_0x7fb477d34018;  1 drivers
v0x5555571d1470_0 .net *"_ivl_11", 0 0, L_0x5555571d6630;  1 drivers
v0x5555571d1550_0 .net *"_ivl_13", 21 0, L_0x5555571d6720;  1 drivers
v0x5555571d1610_0 .net *"_ivl_14", 31 0, L_0x5555571d67c0;  1 drivers
L_0x7fb477d34060 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x5555571d16f0_0 .net *"_ivl_17", 9 0, L_0x7fb477d34060;  1 drivers
L_0x7fb477d340a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555571d17d0_0 .net/2u *"_ivl_18", 31 0, L_0x7fb477d340a8;  1 drivers
v0x5555571d18b0_0 .net *"_ivl_2", 0 0, L_0x5555571d63d0;  1 drivers
v0x5555571d1970_0 .net *"_ivl_20", 0 0, L_0x5555571e69a0;  1 drivers
v0x5555571d1a30_0 .net *"_ivl_23", 0 0, L_0x5555571b4640;  1 drivers
L_0x7fb477d340f0 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x5555571d1af0_0 .net/2u *"_ivl_26", 3 0, L_0x7fb477d340f0;  1 drivers
v0x5555571d1bd0_0 .net *"_ivl_28", 0 0, L_0x5555571e6c80;  1 drivers
L_0x7fb477d34138 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x5555571d1c90_0 .net/2u *"_ivl_42", 3 0, L_0x7fb477d34138;  1 drivers
v0x5555571d1d70_0 .net *"_ivl_44", 0 0, L_0x5555571e71d0;  1 drivers
L_0x7fb477d34180 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x5555571d1e30_0 .net/2u *"_ivl_46", 3 0, L_0x7fb477d34180;  1 drivers
v0x5555571d1f10_0 .net *"_ivl_48", 0 0, L_0x5555571e7360;  1 drivers
v0x5555571d1fd0_0 .net *"_ivl_51", 0 0, L_0x5555571e7450;  1 drivers
L_0x7fb477d341c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555571d2090_0 .net/2u *"_ivl_52", 0 0, L_0x7fb477d341c8;  1 drivers
L_0x7fb477d34210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555571d2170_0 .net/2u *"_ivl_54", 0 0, L_0x7fb477d34210;  1 drivers
v0x5555571d2250_0 .net "addressDataIn", 31 0, v0x5555571d5b90_0;  1 drivers
v0x5555571d2330_0 .net "addressDataOut", 31 0, L_0x5555571e6ee0;  alias, 1 drivers
v0x5555571d2410_0 .net "beginTransactionOut", 0 0, L_0x5555571e6ff0;  alias, 1 drivers
v0x5555571d24d0_0 .var "block_size", 9 0;
v0x5555571d25b0_0 .var "burstSizeOut", 7 0;
v0x5555571d2690_0 .var "burst_size", 7 0;
v0x5555571d2770_0 .net "busErrorIn", 0 0, v0x5555571d5c60_0;  1 drivers
v0x5555571d2830_0 .var "bus_start_address", 31 0;
v0x5555571d2910_0 .net "busyIn", 0 0, v0x5555571d5d30_0;  1 drivers
v0x5555571d29d0_0 .var "byteEnablesOut", 3 0;
v0x5555571d2ab0_0 .net "ciN", 7 0, v0x5555571d5e00_0;  1 drivers
v0x5555571d2b90_0 .net "clock", 0 0, v0x5555571d58b0_0;  1 drivers
v0x5555571d2c30_0 .var "control_reg", 1 0;
v0x5555571d2cf0_0 .net "dataValidIn", 0 0, v0x5555571d5ed0_0;  1 drivers
v0x5555571d2db0_0 .net "dataValidOut", 0 0, L_0x5555571e70b0;  alias, 1 drivers
v0x5555571d2e70_0 .net "dataoutB", 31 0, v0x5555571d0eb0_0;  1 drivers
v0x5555571d2f30_0 .net "done", 0 0, L_0x5555571b3ed0;  alias, 1 drivers
v0x5555571d2fd0_0 .var "done_int", 0 0;
v0x5555571d3090_0 .net "endTransactionIn", 0 0, v0x5555571d5fa0_0;  1 drivers
v0x5555571d3150_0 .net "endTransactionOut", 0 0, L_0x5555571ad4d0;  alias, 1 drivers
v0x5555571d3210_0 .var "memory_start_address", 8 0;
v0x5555571d32f0_0 .net "partial", 31 0, v0x5555571ad620_0;  1 drivers
v0x5555571d33b0_0 .var "readNotWriteOut", 0 0;
v0x5555571d3450_0 .net "requestTransaction", 0 0, L_0x5555571e7560;  alias, 1 drivers
v0x5555571d3510_0 .net "reset", 0 0, v0x5555571d5ac0_0;  1 drivers
v0x5555571d35d0_0 .var "result", 31 0;
v0x5555571d36b0_0 .var "s_beginTransactionOutReg", 0 0;
v0x5555571d3770_0 .var "s_blockCountReg", 9 0;
v0x5555571d3850_0 .var "s_burstCountReg", 7 0;
v0x5555571d3930_0 .var "s_busAddressReg", 31 0;
v0x5555571d3a10_0 .var "s_busDataInReg", 31 0;
v0x5555571d3af0_0 .net "s_busDataInReg_input", 31 0, L_0x5555571e7940;  1 drivers
v0x5555571d3bb0_0 .var "s_busDataInValidReg", 0 0;
v0x5555571d3c50_0 .net "s_busDataInValidReg_input", 0 0, v0x5555571d3bb0_0;  1 drivers
v0x5555571d3d10_0 .var "s_busDataOutReg", 31 0;
v0x5555571d3df0_0 .var "s_busyReg", 0 0;
v0x5555571d3eb0_0 .var "s_dataValidOutReg", 0 0;
v0x5555571d3f70_0 .var "s_dmaState", 3 0;
v0x5555571d4050_0 .var "s_dmaStateNext", 3 0;
v0x5555571d4130_0 .var "s_endTransactionInReg", 0 0;
v0x5555571d41f0_0 .var "s_endTransactionOutReg", 0 0;
v0x5555571d42b0_0 .var "s_memoryAddressReg", 8 0;
v0x5555571d4390_0 .net "s_memoryAddressReg_input", 8 0, L_0x5555571e7880;  1 drivers
v0x5555571d4450_0 .var "s_reading", 0 0;
v0x5555571d44f0_0 .net "s_startCi", 0 0, L_0x5555571b3b10;  1 drivers
v0x5555571d45b0_0 .var "s_startTransactionReg", 0 0;
v0x5555571d4670_0 .net "start", 0 0, v0x5555571d6070_0;  1 drivers
v0x5555571d4b40_0 .var "status_reg", 1 0;
v0x5555571d4c20_0 .net "transactionGranted", 0 0, v0x5555571d6140_0;  1 drivers
v0x5555571d4ce0_0 .net "valueA", 31 0, v0x5555571d6210_0;  1 drivers
v0x5555571d4dc0_0 .net "valueB", 31 0, v0x5555571d62e0_0;  1 drivers
E_0x55555719b040/0 .event anyedge, v0x5555571d3f70_0, v0x5555571d2c30_0, v0x5555571d4c20_0, v0x5555571d2770_0;
E_0x55555719b040/1 .event anyedge, v0x5555571d3090_0, v0x5555571d4130_0, v0x5555571d3770_0, v0x5555571d3850_0;
E_0x55555719b040 .event/or E_0x55555719b040/0, E_0x55555719b040/1;
L_0x5555571d63d0 .cmp/eq 8, v0x5555571d5e00_0, L_0x7fb477d34018;
L_0x5555571d6630 .part v0x5555571d6210_0, 9, 1;
L_0x5555571d6720 .part v0x5555571d6210_0, 10, 22;
L_0x5555571d67c0 .concat [ 22 10 0 0], L_0x5555571d6720, L_0x7fb477d34060;
L_0x5555571e69a0 .cmp/eq 32, L_0x5555571d67c0, L_0x7fb477d340a8;
L_0x5555571e6c80 .cmp/eq 4, v0x5555571d3f70_0, L_0x7fb477d340f0;
L_0x5555571e6e40 .part v0x5555571d6210_0, 0, 9;
L_0x5555571e71d0 .cmp/eq 4, v0x5555571d3f70_0, L_0x7fb477d34138;
L_0x5555571e7360 .cmp/eq 4, v0x5555571d3f70_0, L_0x7fb477d34180;
L_0x5555571e7560 .functor MUXZ 1, L_0x7fb477d34210, L_0x7fb477d341c8, L_0x5555571e7450, C4<>;
S_0x555557168780 .scope module, "myDmaMemory" "dmaMemory" 3 70, 4 1 0, S_0x555557162ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clockA";
    .port_info 1 /INPUT 1 "clockB";
    .port_info 2 /INPUT 1 "writeEnableA";
    .port_info 3 /INPUT 1 "writeEnableB";
    .port_info 4 /INPUT 9 "addressA";
    .port_info 5 /INPUT 9 "addressB";
    .port_info 6 /INPUT 32 "dataInA";
    .port_info 7 /INPUT 32 "dataInB";
    .port_info 8 /OUTPUT 32 "dataOutA";
    .port_info 9 /OUTPUT 32 "dataOutB";
v0x5555571b3c20_0 .net "addressA", 8 0, L_0x5555571e6e40;  1 drivers
v0x5555571b4020_0 .net "addressB", 8 0, L_0x5555571e7880;  alias, 1 drivers
v0x5555571b4390_0 .net "clockA", 0 0, v0x5555571d58b0_0;  alias, 1 drivers
v0x5555571b4790_0 .net "clockB", 0 0, L_0x5555571b4280;  1 drivers
v0x5555571b4b00_0 .net "dataInA", 31 0, v0x5555571d62e0_0;  alias, 1 drivers
v0x5555571a4340_0 .net "dataInB", 31 0, L_0x5555571e7940;  alias, 1 drivers
v0x5555571ad620_0 .var "dataOutA", 31 0;
v0x5555571d0eb0_0 .var "dataOutB", 31 0;
v0x5555571d0f90 .array "ram", 0 511, 31 0;
v0x5555571d1050_0 .net "writeEnableA", 0 0, L_0x5555571b49f0;  1 drivers
v0x5555571d1110_0 .net "writeEnableB", 0 0, L_0x5555571a4230;  1 drivers
E_0x55555719b2a0 .event posedge, v0x5555571b4790_0;
E_0x555557154c20 .event posedge, v0x5555571b4390_0;
    .scope S_0x555557168780;
T_0 ;
    %wait E_0x555557154c20;
    %load/vec4 v0x5555571d1050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x5555571b4b00_0;
    %load/vec4 v0x5555571b3c20_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555571d0f90, 0, 4;
    %load/vec4 v0x5555571b4b00_0;
    %assign/vec4 v0x5555571ad620_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5555571b3c20_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x5555571d0f90, 4;
    %assign/vec4 v0x5555571ad620_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x555557168780;
T_1 ;
    %wait E_0x55555719b2a0;
    %load/vec4 v0x5555571d1110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x5555571a4340_0;
    %load/vec4 v0x5555571b4020_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555571d0f90, 0, 4;
    %load/vec4 v0x5555571a4340_0;
    %assign/vec4 v0x5555571d0eb0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5555571b4020_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x5555571d0f90, 4;
    %assign/vec4 v0x5555571d0eb0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x555557162ef0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555571d4450_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555571d2830_0, 0, 32;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5555571d3210_0, 0, 9;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5555571d24d0_0, 0, 10;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555571d2690_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555571d4b40_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555571d2c30_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5555571d3f70_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5555571d4050_0, 0, 4;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5555571d3770_0, 0, 10;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555571d3850_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555571d45b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555571d3bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555571d36b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555571d4130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555571d3df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555571d3eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555571d41f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555571d3d10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555571d3a10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555571d3930_0, 0, 32;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5555571d42b0_0, 0, 9;
    %end;
    .thread T_2;
    .scope S_0x555557162ef0;
T_3 ;
    %wait E_0x555557154c20;
    %load/vec4 v0x5555571d44f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x5555571d4ce0_0;
    %parti/s 1, 9, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x5555571d4ce0_0;
    %parti/s 3, 10, 5;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555571d2c30_0, 0;
    %jmp T_3.10;
T_3.4 ;
    %load/vec4 v0x5555571d4dc0_0;
    %assign/vec4 v0x5555571d2830_0, 0;
    %jmp T_3.10;
T_3.5 ;
    %load/vec4 v0x5555571d4dc0_0;
    %parti/s 9, 0, 2;
    %assign/vec4 v0x5555571d3210_0, 0;
    %jmp T_3.10;
T_3.6 ;
    %load/vec4 v0x5555571d4dc0_0;
    %parti/s 10, 0, 2;
    %assign/vec4 v0x5555571d24d0_0, 0;
    %jmp T_3.10;
T_3.7 ;
    %load/vec4 v0x5555571d4dc0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x5555571d2690_0, 0;
    %jmp T_3.10;
T_3.8 ;
    %load/vec4 v0x5555571d4dc0_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x5555571d2c30_0, 0;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555571d2fd0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555571d4450_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555571d2c30_0, 0;
T_3.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555571d35d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5555571d4450_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.11, 4;
    %load/vec4 v0x5555571d4ce0_0;
    %parti/s 3, 10, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %jmp T_3.19;
T_3.13 ;
    %load/vec4 v0x5555571d32f0_0;
    %assign/vec4 v0x5555571d35d0_0, 0;
    %jmp T_3.19;
T_3.14 ;
    %load/vec4 v0x5555571d2830_0;
    %assign/vec4 v0x5555571d35d0_0, 0;
    %jmp T_3.19;
T_3.15 ;
    %load/vec4 v0x5555571d3210_0;
    %pad/u 32;
    %assign/vec4 v0x5555571d35d0_0, 0;
    %jmp T_3.19;
T_3.16 ;
    %load/vec4 v0x5555571d24d0_0;
    %pad/u 32;
    %assign/vec4 v0x5555571d35d0_0, 0;
    %jmp T_3.19;
T_3.17 ;
    %load/vec4 v0x5555571d2690_0;
    %pad/u 32;
    %assign/vec4 v0x5555571d35d0_0, 0;
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v0x5555571d4b40_0;
    %pad/u 32;
    %assign/vec4 v0x5555571d35d0_0, 0;
    %jmp T_3.19;
T_3.19 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555571d2fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555571d4450_0, 0;
    %jmp T_3.12;
T_3.11 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555571d35d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555571d2fd0_0, 0;
T_3.12 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555571d2c30_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x555557162ef0;
T_4 ;
    %wait E_0x55555719b040;
    %load/vec4 v0x5555571d3f70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5555571d4050_0, 0;
    %jmp T_4.13;
T_4.0 ;
    %load/vec4 v0x5555571d2c30_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_4.14, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_4.15, 8;
T_4.14 ; End of true expr.
    %load/vec4 v0x5555571d2c30_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_4.16, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_4.17, 9;
T_4.16 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_4.17, 9;
 ; End of false expr.
    %blend;
T_4.17;
    %jmp/0 T_4.15, 8;
 ; End of false expr.
    %blend;
T_4.15;
    %assign/vec4 v0x5555571d4050_0, 0;
    %jmp T_4.13;
T_4.1 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5555571d4050_0, 0;
    %jmp T_4.13;
T_4.2 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x5555571d4050_0, 0;
    %jmp T_4.13;
T_4.3 ;
    %load/vec4 v0x5555571d4c20_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.18, 8;
    %pushi/vec4 4, 0, 4;
    %jmp/1 T_4.19, 8;
T_4.18 ; End of true expr.
    %pushi/vec4 3, 0, 4;
    %jmp/0 T_4.19, 8;
 ; End of false expr.
    %blend;
T_4.19;
    %assign/vec4 v0x5555571d4050_0, 0;
    %jmp T_4.13;
T_4.4 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x5555571d4050_0, 0;
    %jmp T_4.13;
T_4.5 ;
    %load/vec4 v0x5555571d2770_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_4.22, 4;
    %load/vec4 v0x5555571d3090_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.22;
    %flag_set/vec4 8;
    %jmp/0 T_4.20, 8;
    %pushi/vec4 11, 0, 4;
    %jmp/1 T_4.21, 8;
T_4.20 ; End of true expr.
    %load/vec4 v0x5555571d2770_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 9, 4;
    %jmp/0 T_4.23, 9;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_4.24, 9;
T_4.23 ; End of true expr.
    %load/vec4 v0x5555571d4130_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 10, 4;
    %jmp/0 T_4.25, 10;
    %load/vec4 v0x5555571d3770_0;
    %cmpi/e 0, 0, 10;
    %flag_mov 11, 4;
    %jmp/0 T_4.27, 11;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_4.28, 11;
T_4.27 ; End of true expr.
    %pushi/vec4 3, 0, 4;
    %jmp/0 T_4.28, 11;
 ; End of false expr.
    %blend;
T_4.28;
    %jmp/1 T_4.26, 10;
T_4.25 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_4.26, 10;
 ; End of false expr.
    %blend;
T_4.26;
    %jmp/0 T_4.24, 9;
 ; End of false expr.
    %blend;
T_4.24;
    %jmp/0 T_4.21, 8;
 ; End of false expr.
    %blend;
T_4.21;
    %assign/vec4 v0x5555571d4050_0, 0;
    %jmp T_4.13;
T_4.6 ;
    %load/vec4 v0x5555571d4c20_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.29, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_4.30, 8;
T_4.29 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_4.30, 8;
 ; End of false expr.
    %blend;
T_4.30;
    %assign/vec4 v0x5555571d4050_0, 0;
    %jmp T_4.13;
T_4.7 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x5555571d4050_0, 0;
    %jmp T_4.13;
T_4.8 ;
    %load/vec4 v0x5555571d2770_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_4.33, 4;
    %load/vec4 v0x5555571d3090_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.33;
    %flag_set/vec4 8;
    %jmp/0 T_4.31, 8;
    %pushi/vec4 11, 0, 4;
    %jmp/1 T_4.32, 8;
T_4.31 ; End of true expr.
    %load/vec4 v0x5555571d2770_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 9, 4;
    %jmp/0 T_4.34, 9;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_4.35, 9;
T_4.34 ; End of true expr.
    %load/vec4 v0x5555571d3850_0;
    %cmpi/e 1, 0, 8;
    %flag_mov 10, 4;
    %jmp/0 T_4.36, 10;
    %pushi/vec4 9, 0, 4;
    %jmp/1 T_4.37, 10;
T_4.36 ; End of true expr.
    %pushi/vec4 8, 0, 4;
    %jmp/0 T_4.37, 10;
 ; End of false expr.
    %blend;
T_4.37;
    %jmp/0 T_4.35, 9;
 ; End of false expr.
    %blend;
T_4.35;
    %jmp/0 T_4.32, 8;
 ; End of false expr.
    %blend;
T_4.32;
    %assign/vec4 v0x5555571d4050_0, 0;
    %jmp T_4.13;
T_4.9 ;
    %load/vec4 v0x5555571d3770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.38, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_4.39, 8;
T_4.38 ; End of true expr.
    %pushi/vec4 10, 0, 4;
    %jmp/0 T_4.39, 8;
 ; End of false expr.
    %blend;
T_4.39;
    %assign/vec4 v0x5555571d4050_0, 0;
    %jmp T_4.13;
T_4.10 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x5555571d4050_0, 0;
    %jmp T_4.13;
T_4.11 ;
    %load/vec4 v0x5555571d4130_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.40, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_4.41, 8;
T_4.40 ; End of true expr.
    %pushi/vec4 11, 0, 4;
    %jmp/0 T_4.41, 8;
 ; End of false expr.
    %blend;
T_4.41;
    %assign/vec4 v0x5555571d4050_0, 0;
    %jmp T_4.13;
T_4.13 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x555557162ef0;
T_5 ;
    %wait E_0x555557154c20;
    %load/vec4 v0x5555571d3510_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %load/vec4 v0x5555571d4050_0;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %assign/vec4 v0x5555571d3f70_0, 0;
    %load/vec4 v0x5555571d3f70_0;
    %cmpi/e 1, 0, 4;
    %jmp/1 T_5.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5555571d3f70_0;
    %cmpi/e 2, 0, 4;
    %flag_or 4, 8;
T_5.4;
    %flag_mov 8, 4;
    %jmp/0 T_5.2, 8;
    %load/vec4 v0x5555571d3210_0;
    %jmp/1 T_5.3, 8;
T_5.2 ; End of true expr.
    %load/vec4 v0x5555571d3f70_0;
    %cmpi/e 5, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_5.8, 4;
    %load/vec4 v0x5555571d3bb0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.8;
    %flag_set/vec4 9;
    %jmp/1 T_5.7, 9;
    %load/vec4 v0x5555571d3f70_0;
    %cmpi/e 8, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_5.9, 4;
    %load/vec4 v0x5555571d2910_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.9;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_5.7;
    %jmp/0 T_5.5, 9;
    %load/vec4 v0x5555571d42b0_0;
    %addi 1, 0, 9;
    %jmp/1 T_5.6, 9;
T_5.5 ; End of true expr.
    %load/vec4 v0x5555571d42b0_0;
    %jmp/0 T_5.6, 9;
 ; End of false expr.
    %blend;
T_5.6;
    %jmp/0 T_5.3, 8;
 ; End of false expr.
    %blend;
T_5.3;
    %assign/vec4 v0x5555571d42b0_0, 0;
    %load/vec4 v0x5555571d3f70_0;
    %cmpi/e 1, 0, 4;
    %jmp/1 T_5.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5555571d3f70_0;
    %cmpi/e 2, 0, 4;
    %flag_or 4, 8;
T_5.12;
    %flag_mov 8, 4;
    %jmp/0 T_5.10, 8;
    %load/vec4 v0x5555571d2830_0;
    %jmp/1 T_5.11, 8;
T_5.10 ; End of true expr.
    %load/vec4 v0x5555571d3f70_0;
    %cmpi/e 5, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_5.16, 4;
    %load/vec4 v0x5555571d3bb0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.16;
    %flag_set/vec4 9;
    %jmp/1 T_5.15, 9;
    %load/vec4 v0x5555571d3f70_0;
    %cmpi/e 8, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_5.17, 4;
    %load/vec4 v0x5555571d2910_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.17;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_5.15;
    %jmp/0 T_5.13, 9;
    %load/vec4 v0x5555571d3930_0;
    %addi 4, 0, 32;
    %jmp/1 T_5.14, 9;
T_5.13 ; End of true expr.
    %load/vec4 v0x5555571d3930_0;
    %jmp/0 T_5.14, 9;
 ; End of false expr.
    %blend;
T_5.14;
    %jmp/0 T_5.11, 8;
 ; End of false expr.
    %blend;
T_5.11;
    %assign/vec4 v0x5555571d3930_0, 0;
    %load/vec4 v0x5555571d3f70_0;
    %cmpi/e 1, 0, 4;
    %jmp/1 T_5.20, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5555571d3f70_0;
    %cmpi/e 2, 0, 4;
    %flag_or 4, 8;
T_5.20;
    %flag_mov 8, 4;
    %jmp/0 T_5.18, 8;
    %load/vec4 v0x5555571d24d0_0;
    %jmp/1 T_5.19, 8;
T_5.18 ; End of true expr.
    %load/vec4 v0x5555571d3f70_0;
    %cmpi/e 5, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_5.24, 4;
    %load/vec4 v0x5555571d3bb0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.24;
    %flag_set/vec4 9;
    %jmp/1 T_5.23, 9;
    %load/vec4 v0x5555571d3f70_0;
    %cmpi/e 8, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_5.25, 4;
    %load/vec4 v0x5555571d2910_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.25;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_5.23;
    %jmp/0 T_5.21, 9;
    %load/vec4 v0x5555571d3770_0;
    %subi 1, 0, 10;
    %jmp/1 T_5.22, 9;
T_5.21 ; End of true expr.
    %load/vec4 v0x5555571d3770_0;
    %jmp/0 T_5.22, 9;
 ; End of false expr.
    %blend;
T_5.22;
    %jmp/0 T_5.19, 8;
 ; End of false expr.
    %blend;
T_5.19;
    %assign/vec4 v0x5555571d3770_0, 0;
    %load/vec4 v0x5555571d3090_0;
    %load/vec4 v0x5555571d3510_0;
    %inv;
    %and;
    %assign/vec4 v0x5555571d4130_0, 0;
    %load/vec4 v0x5555571d2cf0_0;
    %assign/vec4 v0x5555571d3bb0_0, 0;
    %load/vec4 v0x5555571d2250_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5555571d2250_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555571d2250_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555571d2250_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5555571d3a10_0, 0;
    %load/vec4 v0x5555571d2910_0;
    %assign/vec4 v0x5555571d3df0_0, 0;
    %load/vec4 v0x5555571d3f70_0;
    %cmpi/e 4, 0, 4;
    %jmp/1 T_5.28, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5555571d3f70_0;
    %cmpi/e 7, 0, 4;
    %flag_or 4, 8;
T_5.28;
    %flag_mov 8, 4;
    %jmp/0 T_5.26, 8;
    %load/vec4 v0x5555571d3930_0;
    %jmp/1 T_5.27, 8;
T_5.26 ; End of true expr.
    %load/vec4 v0x5555571d3f70_0;
    %cmpi/e 8, 0, 4;
    %flag_mov 9, 4;
    %jmp/0 T_5.29, 9;
    %load/vec4 v0x5555571d2e70_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5555571d2e70_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555571d2e70_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555571d2e70_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_5.30, 9;
T_5.29 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.30, 9;
 ; End of false expr.
    %blend;
T_5.30;
    %jmp/0 T_5.27, 8;
 ; End of false expr.
    %blend;
T_5.27;
    %assign/vec4 v0x5555571d3d10_0, 0;
    %load/vec4 v0x5555571d3f70_0;
    %cmpi/e 4, 0, 4;
    %jmp/1 T_5.33, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5555571d3f70_0;
    %cmpi/e 7, 0, 4;
    %flag_or 4, 8;
T_5.33;
    %flag_mov 8, 4;
    %jmp/0 T_5.31, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.32, 8;
T_5.31 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_5.32, 8;
 ; End of false expr.
    %blend;
T_5.32;
    %assign/vec4 v0x5555571d36b0_0, 0;
    %load/vec4 v0x5555571d3f70_0;
    %cmpi/e 4, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_5.34, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.35, 8;
T_5.34 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_5.35, 8;
 ; End of false expr.
    %blend;
T_5.35;
    %assign/vec4 v0x5555571d33b0_0, 0;
    %load/vec4 v0x5555571d3f70_0;
    %cmpi/e 4, 0, 4;
    %jmp/1 T_5.38, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5555571d3f70_0;
    %cmpi/e 7, 0, 4;
    %flag_or 4, 8;
T_5.38;
    %flag_mov 8, 4;
    %jmp/0 T_5.36, 8;
    %load/vec4 v0x5555571d2690_0;
    %pad/u 32;
    %load/vec4 v0x5555571d3770_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/u;
    %flag_mov 9, 5;
    %jmp/0 T_5.39, 9;
    %load/vec4 v0x5555571d2690_0;
    %pad/u 10;
    %jmp/1 T_5.40, 9;
T_5.39 ; End of true expr.
    %load/vec4 v0x5555571d3770_0;
    %subi 1, 0, 10;
    %jmp/0 T_5.40, 9;
 ; End of false expr.
    %blend;
T_5.40;
    %jmp/1 T_5.37, 8;
T_5.36 ; End of true expr.
    %pushi/vec4 0, 0, 10;
    %jmp/0 T_5.37, 8;
 ; End of false expr.
    %blend;
T_5.37;
    %pad/u 8;
    %assign/vec4 v0x5555571d25b0_0, 0;
    %load/vec4 v0x5555571d3f70_0;
    %cmpi/e 0, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_5.41, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_5.42, 8;
T_5.41 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_5.42, 8;
 ; End of false expr.
    %blend;
T_5.42;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555571d4b40_0, 4, 5;
    %load/vec4 v0x5555571d3f70_0;
    %cmpi/e 11, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_5.43, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.44, 8;
T_5.43 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_5.44, 8;
 ; End of false expr.
    %blend;
T_5.44;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555571d4b40_0, 4, 5;
    %load/vec4 v0x5555571d3f70_0;
    %cmpi/e 8, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_5.45, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.46, 8;
T_5.45 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_5.46, 8;
 ; End of false expr.
    %blend;
T_5.46;
    %assign/vec4 v0x5555571d3eb0_0, 0;
    %load/vec4 v0x5555571d3f70_0;
    %cmpi/e 6, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_5.47, 8;
    %load/vec4 v0x5555571d2690_0;
    %pad/u 32;
    %load/vec4 v0x5555571d3770_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/u;
    %flag_mov 9, 5;
    %jmp/0 T_5.49, 9;
    %load/vec4 v0x5555571d2690_0;
    %pad/u 10;
    %jmp/1 T_5.50, 9;
T_5.49 ; End of true expr.
    %load/vec4 v0x5555571d3770_0;
    %subi 1, 0, 10;
    %jmp/0 T_5.50, 9;
 ; End of false expr.
    %blend;
T_5.50;
    %jmp/1 T_5.48, 8;
T_5.47 ; End of true expr.
    %load/vec4 v0x5555571d3f70_0;
    %cmpi/e 8, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_5.53, 4;
    %load/vec4 v0x5555571d2910_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.53;
    %flag_set/vec4 9;
    %jmp/0 T_5.51, 9;
    %load/vec4 v0x5555571d3850_0;
    %pad/u 10;
    %subi 1, 0, 10;
    %jmp/1 T_5.52, 9;
T_5.51 ; End of true expr.
    %load/vec4 v0x5555571d3850_0;
    %pad/u 10;
    %jmp/0 T_5.52, 9;
 ; End of false expr.
    %blend;
T_5.52;
    %jmp/0 T_5.48, 8;
 ; End of false expr.
    %blend;
T_5.48;
    %pad/u 8;
    %assign/vec4 v0x5555571d3850_0, 0;
    %load/vec4 v0x5555571d3f70_0;
    %cmpi/e 9, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_5.54, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.55, 8;
T_5.54 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_5.55, 8;
 ; End of false expr.
    %blend;
T_5.55;
    %assign/vec4 v0x5555571d41f0_0, 0;
    %load/vec4 v0x5555571d3f70_0;
    %cmpi/e 4, 0, 4;
    %jmp/1 T_5.58, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5555571d3f70_0;
    %cmpi/e 7, 0, 4;
    %flag_or 4, 8;
T_5.58;
    %flag_mov 8, 4;
    %jmp/0 T_5.56, 8;
    %pushi/vec4 15, 0, 4;
    %jmp/1 T_5.57, 8;
T_5.56 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_5.57, 8;
 ; End of false expr.
    %blend;
T_5.57;
    %assign/vec4 v0x5555571d29d0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x555557161600;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555571d58b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555571d5ac0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555571d6210_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555571d62e0_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555571d5e00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555571d6070_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555571d5810_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555571d6140_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555571d5b90_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555571d5fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555571d5c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555571d5ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555571d5d30_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x555557161600;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555571d5ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555571d58b0_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_7.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v0x5555571d58b0_0;
    %inv;
    %store/vec4 v0x5555571d58b0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555571d5ac0_0, 0, 1;
T_7.2 ;
    %delay 5, 0;
    %load/vec4 v0x5555571d58b0_0;
    %inv;
    %store/vec4 v0x5555571d58b0_0, 0, 1;
    %jmp T_7.2;
T_7.3 ;
    %end;
    .thread T_7;
    .scope S_0x555557161600;
T_8 ;
    %vpi_call 2 39 "$dumpfile", "OUTPUT.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x555557162ef0 {0 0 0};
    %vpi_call 2 41 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x555557161600 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x555557161600;
T_9 ;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x5555571d5e00_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555571d6210_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555571d6210_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555571d6070_0, 0, 1;
    %wait E_0x55555719ce10;
    %pushi/vec4 2, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555719c850;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %pushi/vec4 55, 0, 32;
    %store/vec4 v0x5555571d62e0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555571d6210_0, 4, 3;
    %wait E_0x55555719c850;
    %pushi/vec4 66, 0, 32;
    %store/vec4 v0x5555571d62e0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555571d6210_0, 4, 3;
    %wait E_0x55555719c850;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x5555571d62e0_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555571d6210_0, 4, 3;
    %wait E_0x55555719c850;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x5555571d62e0_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555571d6210_0, 4, 3;
    %pushi/vec4 2, 0, 32;
T_9.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.3, 5;
    %jmp/1 T_9.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555719c850;
    %jmp T_9.2;
T_9.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555571d5c60_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x5555571d62e0_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555571d6210_0, 4, 3;
    %wait E_0x55555719c850;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555571d6210_0, 4, 3;
    %pushi/vec4 2, 0, 32;
T_9.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.5, 5;
    %jmp/1 T_9.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555719c850;
    %jmp T_9.4;
T_9.5 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 32;
T_9.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.7, 5;
    %jmp/1 T_9.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555719c850;
    %jmp T_9.6;
T_9.7 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555571d6140_0, 0, 1;
    %wait E_0x55555719c850;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555571d6140_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_9.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.9, 5;
    %jmp/1 T_9.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555719c850;
    %jmp T_9.8;
T_9.9 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555571d5d30_0, 0, 1;
    %wait E_0x55555719c850;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555571d5d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555571d6140_0, 0, 1;
    %wait E_0x55555719c850;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555571d6140_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_9.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.11, 5;
    %jmp/1 T_9.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555719c850;
    %jmp T_9.10;
T_9.11 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555571d6140_0, 0, 1;
    %wait E_0x55555719c850;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555571d6140_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_9.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.13, 5;
    %jmp/1 T_9.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555719c850;
    %jmp T_9.12;
T_9.13 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555571d6140_0, 0, 1;
    %wait E_0x55555719c850;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555571d6140_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_9.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.15, 5;
    %jmp/1 T_9.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555719c850;
    %jmp T_9.14;
T_9.15 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb_ramDmaCi_write.v";
    "ramDmaCi.v";
    "memory.v";
