#Build: Fabric Compiler 2020.2-Lite, Build 59895, Jul 24 10:50 2020
#Install: D:\pango\PDS_2020.2-Lite\bin
#Application name: pds
#OS: Windows 10 10.0.22000
#Hostname: LAPTOP-3DR578RQ
Generated by Fabric Compiler (version 2020.2-Lite build 59895) at Mon Jul 17 00:57:02 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 38)]: Syntax error near else
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 44)]: Syntax error near else
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 49)]: Syntax error near always
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 68)]: Syntax error near end
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 85)]: Syntax error near always
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 158)]: Syntax error near reg
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 171)]: Syntax error near always
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 184)]: Syntax error near reg
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 197)]: Syntax error near always
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 208)]: Syntax error near reg
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 211)]: Syntax error near parameter
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 211)]: Syntax error near ,
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 211)]: Syntax error near ,
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 215)]: Syntax error near reg
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 257)]: Syntax error near always
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 266)]: Syntax error near always
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 279)]: Syntax error near reg
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 282)]: Syntax error near parameter
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 282)]: Syntax error near ,
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 282)]: Syntax error near ,
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 286)]: Syntax error near reg
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 328)]: Syntax error near always
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 338)]: Syntax error near always
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 351)]: Syntax error near endmodule
E: Parsing ERROR.


Process "Compile" started.
Current time: Mon Jul 17 00:57:31 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0001: Analyzing file D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0002: Analyzing module smart_car (library work)
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 38)]: Syntax error near else
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 44)]: Syntax error near else
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 49)]: Syntax error near always
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 68)]: Syntax error near end
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 85)]: Syntax error near always
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 158)]: Syntax error near reg
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 171)]: Syntax error near always
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 184)]: Syntax error near reg
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 197)]: Syntax error near always
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 208)]: Syntax error near reg
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 211)]: Syntax error near parameter
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 211)]: Syntax error near ,
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 211)]: Syntax error near ,
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 215)]: Syntax error near reg
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 257)]: Syntax error near always
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 266)]: Syntax error near always
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 279)]: Syntax error near reg
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 282)]: Syntax error near parameter
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 282)]: Syntax error near ,
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 282)]: Syntax error near ,
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 286)]: Syntax error near reg
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 328)]: Syntax error near always
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 338)]: Syntax error near always
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 351)]: Syntax error near endmodule
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v successfully.
Program Error Out.
Compiling architecture definition.
Compiling architecture definition.
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 38)]: Syntax error near else
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 69)]: Syntax error near end
E: Parsing ERROR.
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 38)]: Syntax error near else
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 69)]: Syntax error near end
E: Parsing ERROR.
I: Flow-6004: Design file modified: "D:/VERILOG/smart_car/prj/source/rtl/smart_car.v". 


Process "Compile" started.
Current time: Mon Jul 17 00:58:22 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0001: Analyzing file D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0002: Analyzing module smart_car (library work)
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 38)]: Syntax error near else
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 69)]: Syntax error near end
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v successfully.
Program Error Out.
Compiling architecture definition.
Compiling architecture definition.
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 49)]: Syntax error near end
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 70)]: Syntax error near end
E: Parsing ERROR.
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 49)]: Syntax error near end
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 70)]: Syntax error near end
E: Parsing ERROR.
I: Flow-6004: Design file modified: "D:/VERILOG/smart_car/prj/source/rtl/smart_car.v". 


Process "Compile" started.
Current time: Mon Jul 17 00:58:55 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0001: Analyzing file D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0002: Analyzing module smart_car (library work)
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 49)]: Syntax error near end
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 70)]: Syntax error near end
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v successfully.
Program Error Out.
Compiling architecture definition.
Compiling architecture definition.
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 69)]: Syntax error near end
E: Parsing ERROR.
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 69)]: Syntax error near end
E: Parsing ERROR.
I: Flow-6004: Design file modified: "D:/VERILOG/smart_car/prj/source/rtl/smart_car.v". 


Process "Compile" started.
Current time: Mon Jul 17 00:59:33 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0001: Analyzing file D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0002: Analyzing module smart_car (library work)
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 69)]: Syntax error near end
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v successfully.
Program Error Out.
Compiling architecture definition.
Compiling architecture definition.
I: Flow-6004: Design file modified: "D:/VERILOG/smart_car/prj/source/rtl/smart_car.v". 


Process "Compile" started.
Current time: Mon Jul 17 01:00:00 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0001: Analyzing file D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0002: Analyzing module smart_car (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v successfully.
 0.001438s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "smart_car" is set as top module.
Executing : rtl-elaborate successfully.
 0.007880s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.005488s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (284.7%)
Start rtl-infer.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 286)]: Latch is generated for signal next_state_b, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 28)]: Latch is generated for signal reg_rgb, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 215)]: Latch is generated for signal next_state_a, possible missing assignment in an if or case statement.
Executing : rtl-infer successfully.
 0.052546s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (89.2%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.002936s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.016722s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (93.4%)
Start FSM inference.
Executing : FSM inference successfully.
 0.002637s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start sdm2adm.
Executing : sdm2adm successfully.
 0.029830s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (104.8%)
Saving design to DB.
Action compile: Real time elapsed is 3.000 sec
Action compile: CPU time elapsed is 2.781 sec
Current time: Mon Jul 17 01:00:03 2023
Action compile: Peak memory pool usage is 112,656,384 bytes
Process "Compile" done.
Compiling architecture definition.
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 75)]: Syntax error near end
E: Parsing ERROR.
I: Flow-6004: Design file modified: "D:/VERILOG/smart_car/prj/source/rtl/smart_car.v". 
Compiling architecture definition.
I: Flow-6004: Design file modified: "D:/VERILOG/smart_car/prj/source/rtl/smart_car.v". 


Process "Compile" started.
Current time: Mon Jul 17 01:08:46 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0001: Analyzing file D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0002: Analyzing module smart_car (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v successfully.
 0.001312s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "smart_car" is set as top module.
Executing : rtl-elaborate successfully.
 0.008119s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.006116s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (255.5%)
Start rtl-infer.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 292)]: Latch is generated for signal next_state_b, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 28)]: Latch is generated for signal reg_rgb, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 221)]: Latch is generated for signal next_state_a, possible missing assignment in an if or case statement.
Executing : rtl-infer successfully.
 0.056194s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (83.4%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.003250s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (480.7%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.018268s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (85.5%)
Start FSM inference.
Executing : FSM inference successfully.
 0.002939s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start sdm2adm.
I: Constant propagation done on N413 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 0.034997s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (89.3%)
Saving design to DB.
Action compile: Real time elapsed is 3.000 sec
Action compile: CPU time elapsed is 2.688 sec
Current time: Mon Jul 17 01:08:49 2023
Action compile: Peak memory pool usage is 113,180,672 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Jul 17 01:08:56 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351568

Generated by Fabric Compiler ( version 2020.2-Lite <build 59895> ) at Mon Jul 17 01:08:59 2023


Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/source/source/smart_car.fdc(line number: 68)] | Port a has been placed at location C8, whose type is share pin.
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/source/source/smart_car.fdc(line number: 72)] | Port b has been placed at location E8, whose type is share pin.
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/source/source/smart_car.fdc(line number: 88)] | Port echo_en_n has been placed at location D8, whose type is share pin.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk_Inferred [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name sys_clk_Inferred [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins N417:Z
Executing : get_pins N417:Z successfully.
Executing : create_clock -name N417/Z_Inferred [get_pins N417:Z] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name N417/Z_Inferred [get_pins N417:Z] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins N405:Z
Executing : get_pins N405:Z successfully.
Executing : create_clock -name N405/Z_Inferred [get_pins N405:Z] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name N405/Z_Inferred [get_pins N405:Z] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group sys_clk_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group sys_clk_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group N417/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group N417/Z_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group N405/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group N405/Z_Inferred successfully.
Start pre-mapping.
Executing : pre-mapping successfully.
 0.043918s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (106.7%)
Start mod-gen.
I: Constant propagation done on N14_bc0 (bmsREDAND).
I: Constant propagation done on N45_sum4 (bmsREDXOR).
I: Constant propagation done on N45_ab4 (bmsREDAND).
I: Constant propagation done on N45_ac4 (bmsREDAND).
I: Constant propagation done on N45_sum5 (bmsREDXOR).
I: Constant propagation done on N14_sum0 (bmsREDXOR).
I: Constant propagation done on N14_ab0 (bmsREDAND).
I: Constant propagation done on N45_ac2 (bmsREDAND).
I: Constant propagation done on N45_maj0 (bmsREDXOR).
I: Constant propagation done on N45_ab0 (bmsREDAND).
Executing : mod-gen successfully.
 0.072293s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (108.1%)
Start logic-optimization.
Executing : logic-optimization successfully.
 1.295451s wall, 1.281250s user + 0.015625s system = 1.296875s CPU (100.1%)
Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully.
 0.033924s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (92.1%)
Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully.
 1.442286s wall, 1.421875s user + 0.015625s system = 1.437500s CPU (99.7%)
Start tech-optimization.
Executing : tech-optimization successfully.
 0.070887s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (110.2%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.000066s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 0.000272s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

Cell Usage:
GTP_DFF_C                    47 uses
GTP_DFF_CE                  123 uses
GTP_DFF_E                     4 uses
GTP_DLATCH                    4 uses
GTP_DLATCH_C                  1 use
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                      2 uses
GTP_LUT2                    100 uses
GTP_LUT3                      7 uses
GTP_LUT4                     24 uses
GTP_LUT5                     55 uses
GTP_LUT5CARRY               113 uses
GTP_LUT5M                     1 use
GTP_MUX2LUT6                  5 uses

I/O ports: 26
GTP_INBUF                  11 uses
GTP_OUTBUF                 15 uses

Mapping Summary:
Total LUTs: 302 of 17536 (1.72%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 302
Total Registers: 174 of 26304 (0.66%)
Total Latches: 5

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 26 of 240 (10.83%)


Number of unique control sets : 15
  CLK(nt_sys_clk), C(N373)                         : 1
  CLK(nt_sys_clk), C(~nt_sys_rst_n)                : 46
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N235)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N242)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N244)      : 24
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N361)      : 6
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N366)      : 5
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N381)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N388)      : 2
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N395)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N402)      : 2
  CLK(nt_sys_clk), CE(~nt_echo_en_n)               : 4
  G(N373), C(N372)                                 : 1
  G(N405)                                          : 2
  G(N417)                                          : 2


Number of DFF:CE Signals : 10
  N235(from GTP_LUT2:Z)                            : 21
  N242(from GTP_LUT2:Z)                            : 21
  N244(from GTP_LUT3:Z)                            : 24
  N361(from GTP_LUT4:Z)                            : 6
  N366(from GTP_LUT5:Z)                            : 5
  N381(from GTP_LUT4:Z)                            : 21
  N388(from GTP_LUT4:Z)                            : 2
  N395(from GTP_LUT4:Z)                            : 21
  N402(from GTP_LUT4:Z)                            : 2
  ~nt_echo_en_n(from GTP_INV:Z)                    : 4

Number of DFF:CLK Signals : 1
  nt_sys_clk(from GTP_INBUF:O)                     : 174

Number of DFF:CP Signals : 2
  N373(from GTP_LUT5:Z)                            : 1
  ~nt_sys_rst_n(from GTP_INV:Z)                    : 169

Number of DLATCH:CP Signals : 1
  N372(from GTP_LUT5:Z)                            : 1

Number of DLATCH:G Signals : 3
  N373(from GTP_LUT5:Z)                            : 1
  N405(from GTP_LUT2:Z)                            : 2
  N417(from GTP_LUT2:Z)                            : 2

Design 'smart_car' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to smart_car_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
C: STA-3011: Clock pin 'next_state_a[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_a[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'pwm_ab_cp/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'l1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_ab' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rgb_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'trig' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_en_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'en_ab' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred         1000.000     {0 500}        Declared               174           0  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               sys_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred             1.000 MHz     282.087 MHz       1000.000          3.545        996.455
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           996.455       0.000              0            290
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.881       0.000              0            290
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.465       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.864       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.279       0.000              0            174
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : counter_t[0]/CLK (GTP_DFF_C)
Endpoint    : counter_t[1]/D (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_t[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_t[0]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.619       4.710         counter_t[0]     
                                                                                   N122_mux4_7/I4 (GTP_LUT5)
                                   td                    0.283       4.993 r       N122_mux4_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       5.458         _N821            
                                                                                   N122_mux9_4/I4 (GTP_LUT5)
                                   td                    0.174       5.632 f       N122_mux9_4/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       6.112         _N791            
                                                                                   N122_mux20_6/I4 (GTP_LUT5)
                                   td                    0.239       6.351 f       N122_mux20_6/Z (GTP_LUT5)
                                   net (fanout=20)       0.714       7.065         _N795            
                                                                                   N375[1]/I1 (GTP_LUT2)
                                   td                    0.164       7.229 r       N375[1]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       7.229         _N1064           
                                                                           r       counter_t[1]/D (GTP_DFF_C)

 Data arrival time                                                   7.229         Logic Levels: 4  
                                                                                   Logic: 1.185ns(34.219%), Route: 2.278ns(65.781%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555    1003.766         nt_sys_clk       
                                                                           r       counter_t[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.032    1003.684                          

 Data required time                                               1003.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.684                          
 Data arrival time                                                  -7.229                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.455                          
====================================================================================================

====================================================================================================

Startpoint  : counter_t[0]/CLK (GTP_DFF_C)
Endpoint    : counter_t[15]/D (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_t[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_t[0]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.619       4.710         counter_t[0]     
                                                                                   N122_mux4_7/I4 (GTP_LUT5)
                                   td                    0.283       4.993 r       N122_mux4_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       5.458         _N821            
                                                                                   N122_mux9_4/I4 (GTP_LUT5)
                                   td                    0.174       5.632 f       N122_mux9_4/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       6.112         _N791            
                                                                                   N122_mux20_6/I4 (GTP_LUT5)
                                   td                    0.239       6.351 f       N122_mux20_6/Z (GTP_LUT5)
                                   net (fanout=20)       0.714       7.065         _N795            
                                                                                   N375[15]/I1 (GTP_LUT2)
                                   td                    0.164       7.229 r       N375[15]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       7.229         _N1034           
                                                                           r       counter_t[15]/D (GTP_DFF_C)

 Data arrival time                                                   7.229         Logic Levels: 4  
                                                                                   Logic: 1.185ns(34.219%), Route: 2.278ns(65.781%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555    1003.766         nt_sys_clk       
                                                                           r       counter_t[15]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.032    1003.684                          

 Data required time                                               1003.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.684                          
 Data arrival time                                                  -7.229                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.455                          
====================================================================================================

====================================================================================================

Startpoint  : counter_t[0]/CLK (GTP_DFF_C)
Endpoint    : counter_t[14]/D (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_t[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_t[0]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.619       4.710         counter_t[0]     
                                                                                   N122_mux4_7/I4 (GTP_LUT5)
                                   td                    0.283       4.993 r       N122_mux4_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       5.458         _N821            
                                                                                   N122_mux9_4/I4 (GTP_LUT5)
                                   td                    0.174       5.632 f       N122_mux9_4/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       6.112         _N791            
                                                                                   N122_mux20_6/I4 (GTP_LUT5)
                                   td                    0.239       6.351 f       N122_mux20_6/Z (GTP_LUT5)
                                   net (fanout=20)       0.714       7.065         _N795            
                                                                                   N375[14]/I1 (GTP_LUT2)
                                   td                    0.164       7.229 r       N375[14]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       7.229         _N1081           
                                                                           r       counter_t[14]/D (GTP_DFF_C)

 Data arrival time                                                   7.229         Logic Levels: 4  
                                                                                   Logic: 1.185ns(34.219%), Route: 2.278ns(65.781%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555    1003.766         nt_sys_clk       
                                                                           r       counter_t[14]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.032    1003.684                          

 Data required time                                               1003.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.684                          
 Data arrival time                                                  -7.229                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.455                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_a[14]/CLK (GTP_DFF_CE)
Endpoint    : dis_reg_a[14]/D (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_e_a[14]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       counter_e_a[14]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.680         counter_e_a[14]  
                                                                           f       dis_reg_a[14]/D (GTP_DFF_CE)

 Data arrival time                                                   4.680         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.683%), Route: 0.597ns(65.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       dis_reg_a[14]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : nr_b/CLK (GTP_DFF_E)
Endpoint    : nr_b_led/D (GTP_DFF_E)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       nr_b/CLK (GTP_DFF_E)

                                   tco                   0.317       4.083 f       nr_b/Q (GTP_DFF_E)
                                   net (fanout=2)        0.597       4.680         nt_nr_b          
                                                                           f       nr_b_led/D (GTP_DFF_E)

 Data arrival time                                                   4.680         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.683%), Route: 0.597ns(65.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       nr_b_led/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_a[1]/CLK (GTP_DFF_CE)
Endpoint    : dis_reg_a[1]/D (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_e_a[1]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       counter_e_a[1]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.680         counter_e_a[1]   
                                                                           f       dis_reg_a[1]/D (GTP_DFF_CE)

 Data arrival time                                                   4.680         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.683%), Route: 0.597ns(65.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       dis_reg_a[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[4]/CLK (GTP_DFF_C)
Endpoint    : pwm_ab_sel/C (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[4]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[4]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.630       4.721         counter_p[4]     
                                                                                   N67_mux4_5/I0 (GTP_LUT5)
                                   td                    0.282       5.003 r       N67_mux4_5/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       5.483         _N817            
                                                                                   N117_mux8/I4 (GTP_LUT5)
                                   td                    0.174       5.657 f       N117_mux8/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.122         _N784            
                                                                                   N117_mux12/I4 (GTP_LUT5)
                                   td                    0.174       6.296 f       N117_mux12/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.761         _N860            
                                                                                   N117_mux18_2/I4 (GTP_LUT5)
                                   td                    0.174       6.935 f       N117_mux18_2/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       7.415         _N1552           
                                                                                   N373/I0 (GTP_LUT5)
                                   td                    0.164       7.579 r       N373/Z (GTP_LUT5)
                                   net (fanout=2)        0.395       7.974         N373             
                                                                           r       pwm_ab_sel/C (GTP_DFF_C)

 Data arrival time                                                   7.974         Logic Levels: 5  
                                                                                   Logic: 1.293ns(30.727%), Route: 2.915ns(69.273%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555    1003.766         nt_sys_clk       
                                                                           r       pwm_ab_sel/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Recovery time                                          -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -7.974                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.465                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[17]/CLK (GTP_DFF_C)
Endpoint    : pwm_ab_sel/C (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[17]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       counter_p[17]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.651       4.734         counter_p[17]    
                                                                                   N373/I1 (GTP_LUT5)
                                   td                    0.290       5.024 f       N373/Z (GTP_LUT5)
                                   net (fanout=2)        0.395       5.419         N373             
                                                                           f       pwm_ab_sel/C (GTP_DFF_C)

 Data arrival time                                                   5.419         Logic Levels: 1  
                                                                                   Logic: 0.607ns(36.721%), Route: 1.046ns(63.279%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       pwm_ab_sel/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Removal time                                           -0.211       3.555                          

 Data required time                                                  3.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.555                          
 Data arrival time                                                  -5.419                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.864                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/CLK (GTP_DFF_C)
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[7]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[7]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.651       4.742         counter_p[7]     
                                                                                   N85_mux6_2/I4 (GTP_LUT5)
                                   td                    0.283       5.025 r       N85_mux6_2/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       5.490         _N1495           
                                                                                   N85_mux8/I4 (GTP_LUT5)
                                   td                    0.174       5.664 f       N85_mux8/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.129         _N773            
                                                                                   N85_mux12/I4 (GTP_LUT5)
                                   td                    0.174       6.303 f       N85_mux12/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.768         _N919            
                                                                                   N85_mux16/I4 (GTP_LUT5)
                                   td                    0.174       6.942 f       N85_mux16/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       7.422         _N851            
                                                                                   N90/I3 (GTP_LUT4)
                                   td                    0.174       7.596 f       N90/Z (GTP_LUT4) 
                                   net (fanout=1)        0.749       8.345         nt_pwm2          
                                                                                   pwm2_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.754 f       pwm2_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.754         pwm2             
 pwm2                                                                      f       pwm2 (port)      

 Data arrival time                                                  10.754         Logic Levels: 6  
                                                                                   Logic: 3.713ns(53.134%), Route: 3.275ns(46.866%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[5]/CLK (GTP_DFF_C)
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[5]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[5]/Q (GTP_DFF_C)
                                   net (fanout=6)        0.640       4.731         counter_p[5]     
                                                                                   N75_mux3/I0 (GTP_LUT4)
                                   td                    0.260       4.991 f       N75_mux3/Z (GTP_LUT4)
                                   net (fanout=2)        0.480       5.471         _N818            
                                                                                   N96_mux7_7/I4 (GTP_LUT5)
                                   td                    0.174       5.645 f       N96_mux7_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.110         _N855            
                                                                                   N96_mux13_2/I4 (GTP_LUT5)
                                   td                    0.174       6.284 f       N96_mux13_2/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.749         _N1472           
                                                                                   N96_mux16/I3 (GTP_LUT4)
                                   td                    0.174       6.923 f       N96_mux16/Z (GTP_LUT4)
                                   net (fanout=2)        0.480       7.403         _N854            
                                                                                   N111_6/I4 (GTP_LUT5)
                                   td                    0.174       7.577 f       N111_6/Z (GTP_LUT5)
                                   net (fanout=1)        0.749       8.326         _N1009           
                                                                                   pwm4_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.735 f       pwm4_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.735         pwm4             
 pwm4                                                                      f       pwm4 (port)      

 Data arrival time                                                  10.735         Logic Levels: 6  
                                                                                   Logic: 3.690ns(52.949%), Route: 3.279ns(47.051%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/CLK (GTP_DFF_C)
Endpoint    : pwm3 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[7]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[7]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.651       4.742         counter_p[7]     
                                                                                   N85_mux6_2/I4 (GTP_LUT5)
                                   td                    0.283       5.025 r       N85_mux6_2/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       5.490         _N1495           
                                                                                   N85_mux8/I4 (GTP_LUT5)
                                   td                    0.174       5.664 f       N85_mux8/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.129         _N773            
                                                                                   N85_mux12/I4 (GTP_LUT5)
                                   td                    0.174       6.303 f       N85_mux12/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.768         _N919            
                                                                                   N85_mux16/I4 (GTP_LUT5)
                                   td                    0.174       6.942 f       N85_mux16/Z (GTP_LUT5)
                                   net (fanout=2)        0.000       6.942         _N851            
                                                                                   N98/I1 (GTP_MUX2LUT6)
                                   td                    0.000       6.942 f       N98/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.749       7.691         nt_pwm3          
                                                                                   pwm3_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.100 f       pwm3_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.100         pwm3             
 pwm3                                                                      f       pwm3 (port)      

 Data arrival time                                                  10.100         Logic Levels: 6  
                                                                                   Logic: 3.539ns(55.873%), Route: 2.795ns(44.127%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 echo_a                                                  0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.000       0.000         echo_a           
                                                                                   echo_a_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       echo_a_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.175       2.386         nt_echo_a        
                                                                           r       echo_a1/D (GTP_DFF_C)

 Data arrival time                                                   2.386         Logic Levels: 1  
                                                                                   Logic: 1.211ns(50.754%), Route: 1.175ns(49.246%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 echo_b                                                  0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.000       0.000         echo_b           
                                                                                   echo_b_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       echo_b_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.175       2.386         nt_echo_b        
                                                                           r       echo_b1/D (GTP_DFF_C)

 Data arrival time                                                   2.386         Logic Levels: 1  
                                                                                   Logic: 1.211ns(50.754%), Route: 1.175ns(49.246%)
====================================================================================================

====================================================================================================

Startpoint  : echo_en_n (port)
Endpoint    : nr_b/CE (GTP_DFF_E)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 echo_en_n                                               0.000       0.000 r       echo_en_n (port) 
                                   net (fanout=1)        0.000       0.000         echo_en_n        
                                                                                   echo_en_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       echo_en_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_echo_en_n     
                                                                                   N175/I (GTP_INV) 
                                   td                    0.000       1.211 f       N175/Z (GTP_INV) 
                                   net (fanout=4)        1.398       2.609         N175             
                                                                           f       nr_b/CE (GTP_DFF_E)

 Data arrival time                                                   2.609         Logic Levels: 2  
                                                                                   Logic: 1.211ns(46.416%), Route: 1.398ns(53.584%)
====================================================================================================

====================================================================================================
Action synthesize: Real time elapsed is 8.000 sec
Action synthesize: CPU time elapsed is 7.750 sec
Current time: Mon Jul 17 01:09:04 2023
Action synthesize: Peak memory pool usage is 236,093,440 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Mon Jul 17 01:09:06 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file D:/VERILOG/smart_car/prj/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351568

Flattening design 'smart_car'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_sys_clk in design, driver pin O(instance sys_clk_ibuf) -> load pin CLK(instance counter_e_a[0]).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.140625 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
|      Logic Utilization|      Used|      Available|      Utilization(%)
+-------------------------------------------------------------------------+
|                    APM|         0|             30|                    0
|                IOCKDLY|         0|             24|                    0
|                     FF|       174|          26304|                    1
|                    LUT|       307|          17536|                    2
|        Distributed RAM|         0|           4440|                    0
|                    DLL|         0|              6|                    0
|                   DQSL|         0|             18|                    0
|                    DRM|         0|             48|                    0
|               FUSECODE|         0|              1|                    0
|                     IO|        26|            240|                   11
|                IOCKDIV|         0|             12|                    0
|               IOCKGATE|         0|             12|                    0
|                   IPAL|         0|              1|                    0
|                    PLL|         0|              6|                    0
|                   RCKB|         0|             24|                    0
|              SCANCHAIN|         0|              4|                    0
|                  START|         0|              1|                    0
|                   USCM|         1|             20|                    5
|                  HMEMC|         0|              2|                    0
|                    OSC|         0|              1|                    0
|                    ADC|         0|              1|                    0
|                CRYSTAL|         0|              6|                    0
|                  FLSIF|         0|              1|                    0
|                 RESCAL|         0|              6|                    0
|                   UDID|         0|              1|                    0
+-------------------------------------------------------------------------+

Design 'smart_car' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/VERILOG/smart_car/prj/device_map/flow_led.pcf has been covered.
Action dev_map: Real time elapsed is 7.000 sec
Action dev_map: CPU time elapsed is 5.875 sec
Current time: Mon Jul 17 01:09:13 2023
Action dev_map: Peak memory pool usage is 220,459,008 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Mon Jul 17 01:09:13 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file D:/VERILOG/smart_car/prj/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f D:/VERILOG/smart_car/prj/device_map/flow_led.pcf
Executing : def_port l1 -LOC D4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l1 -LOC D4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port l2 -LOC C6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l2 -LOC C6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port l3 -LOC A5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l3 -LOC A5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port l4 -LOC D6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l4 -LOC D6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_a -LOC F8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_a -LOC F8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_a_led -LOC F3 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_a_led -LOC F3 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_b -LOC E6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_b -LOC E6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_b_led -LOC J6 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_b_led -LOC J6 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm1 -LOC R13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm1 -LOC R13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm2 -LOC B6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm2 -LOC B6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm3 -LOC B7 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm3 -LOC B7 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm4 -LOC A8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm4 -LOC A8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm_ab -LOC P13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm_ab -LOC P13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port rgb_p -LOC V16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port rgb_p -LOC V16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port trig -LOC E7 -IOSTANDARD LVTTL33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port trig -LOC E7 -IOSTANDARD LVTTL33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port a -LOC C8 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/device_map/flow_led.pcf(line number: 18)] | Port a has been placed at location C8, whose type is share pin.
Executing : def_port a -LOC C8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port b -LOC E8 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/device_map/flow_led.pcf(line number: 19)] | Port b has been placed at location E8, whose type is share pin.
Executing : def_port b -LOC E8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port echo_a -LOC F7 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port echo_a -LOC F7 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port echo_b -LOC E5 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port echo_b -LOC E5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port echo_en_n -LOC D8 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/device_map/flow_led.pcf(line number: 22)] | Port echo_en_n has been placed at location D8, whose type is share pin.
Executing : def_port echo_en_n -LOC D8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port en_ab -LOC T13 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port en_ab -LOC T13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port p1 -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port p1 -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port p2 -LOC R17 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port p2 -LOC R17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port p3 -LOC R18 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port p3 -LOC R18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port sys_clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP
Executing : def_port sys_clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP successfully.
Executing : def_port sys_rst_n -LOC G5 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -BUS_KEEPER PULLUP
Executing : def_port sys_rst_n -LOC G5 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -BUS_KEEPER PULLUP successfully.
Executing : apply_constraint -f D:/VERILOG/smart_car/prj/device_map/flow_led.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 467485


Placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Pre global placement takes 1.75 sec.
Run super clustering :
	Initial slack 993510.
	1 iterations finished.
	Final slack 993510.
Super clustering done.
Design Utilization : 2%.
Global placement takes 0.17 sec.
Wirelength after global placement is 2563.
Placed fixed group with base inst a_ibuf/opit_1 on IOL_7_362.
Placed fixed group with base inst b_ibuf/opit_1 on IOL_7_366.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed group with base inst echo_a_ibuf/opit_1 on IOL_7_294.
Placed fixed group with base inst echo_b_ibuf/opit_1 on IOL_7_326.
Placed fixed group with base inst echo_en_n_ibuf/opit_1 on IOL_7_361.
Placed fixed group with base inst en_ab_ibuf/opit_1 on IOL_151_13.
Placed fixed group with base inst l1_obuf/opit_1 on IOL_7_333.
Placed fixed group with base inst l2_obuf/opit_1 on IOL_7_358.
Placed fixed group with base inst l3_obuf/opit_1 on IOL_7_297.
Placed fixed group with base inst l4_obuf/opit_1 on IOL_7_357.
Placed fixed group with base inst nr_a_led_obuf/opit_1 on IOL_7_229.
Placed fixed group with base inst nr_a_obuf/opit_1 on IOL_7_293.
Placed fixed group with base inst nr_b_led_obuf/opit_1 on IOL_7_226.
Placed fixed group with base inst nr_b_obuf/opit_1 on IOL_7_325.
Placed fixed group with base inst p1_ibuf/opit_1 on IOL_151_114.
Placed fixed group with base inst p2_ibuf/opit_1 on IOL_151_50.
Placed fixed group with base inst p3_ibuf/opit_1 on IOL_151_49.
Placed fixed group with base inst pwm1_obuf/opit_1 on IOL_151_14.
Placed fixed group with base inst pwm2_obuf/opit_1 on IOL_7_322.
Placed fixed group with base inst pwm3_obuf/opit_1 on IOL_7_330.
Placed fixed group with base inst pwm4_obuf/opit_1 on IOL_7_349.
Placed fixed group with base inst pwm_ab_obuf/opit_1 on IOL_151_10.
Placed fixed group with base inst rgb_p_obuf/opit_1 on IOL_151_22.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst sys_rst_n_ibuf/opit_1 on IOL_7_241.
Placed fixed group with base inst trig_obuf/opit_1 on IOL_7_365.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_2_144.
Placed fixed instance BKCL_auto_2 on BKCL_154_20.
Wirelength after Macro cell placement is 2563.
Macro cell placement takes 0.00 sec.
Run super clustering :
	Initial slack 993510.
	1 iterations finished.
	Final slack 993510.
Super clustering done.
Design Utilization : 2%.
Wirelength after post global placement is 2563.
Post global placement takes 0.20 sec.
Wirelength after legalization is 2859.
Legalization takes 0.08 sec.
Worst slack before Replication Place is 996803.
Wirelength after replication placement is 2859.
Legalized cost 996803.000000.
The detailed placement ends at 10th iteration.
Wirelength after detailed placement is 2640.
Timing-driven detailed placement takes 0.58 sec.
Placement done.
Total placement takes 3.00 sec.
Finished placement. (CPU time elapsed 0h:00m:03s)

Routing started.
Building routing graph takes 1.84 sec.
Worst slack is 997445.
Processing design graph takes 0.16 sec.
Total memory for routing:
	47.038555 M.
Total nets for routing : 508.
Global Routing step 1 takes 0.00 sec.
Global Routing step 2 takes 0.00 sec.
Global Routing step 3 takes 0.00 sec.
Global Routing step 1 takes 0.00 sec.
Global Routing step 2 takes 0.02 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 0 at the end of iteration 1.
Global Routing step 3 takes 0.08 sec.
Global routing takes 0.11 sec.
Total 537 subnets.
    forward max bucket size 83 , backward 26.
        Unrouted nets 317 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.062500 sec.
    forward max bucket size 22 , backward 33.
        Unrouted nets 223 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.062500 sec.
    forward max bucket size 22 , backward 50.
        Unrouted nets 137 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.046875 sec.
    forward max bucket size 20 , backward 42.
        Unrouted nets 130 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.015625 sec.
    forward max bucket size 22 , backward 50.
        Unrouted nets 86 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 20 , backward 53.
        Unrouted nets 54 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 18 , backward 83.
        Unrouted nets 18 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 42.
        Unrouted nets 4 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 64.
        Unrouted nets 4 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 67.
        Unrouted nets 0 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
Detailed routing takes 0.23 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.23 sec.
Cleanup routing takes 0.06 sec.
Routing done.
Total routing takes 2.91 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
|         Logic Utilization|      Used|      Available|      Utilization(%)
+----------------------------------------------------------------------------+
|                Use of ADC|         0|              1|                    0
|                Use of APM|         0|             30|                    0
|               Use of BKCL|         3|              6|                   50
|               Use of CLMA|       109|           3274|                    3
|                        FF|       137|          19644|                    1
|                       LUT|       263|          13096|                    2
|              LUT-FF pairs|        68|          13096|                    1
|               Use of CLMS|        31|           1110|                    3
|                        FF|        37|           6660|                    1
|                       LUT|        53|           4440|                    1
|              LUT-FF pairs|        31|           4440|                    1
|           Distributed RAM|         0|           4440|                    0
|            Use of CRYSTAL|         0|              6|                    0
|                Use of DRM|         0|             48|                    0
|              Use of FLSIF|         0|              1|                    0
|           Use of FUSECODE|         0|              1|                    0
|            Use of HARD0N1|         0|           2745|                    0
|              Use of HMEMC|         0|              2|                    0
|                 Use of IO|        26|            240|                   11
|                      IOBD|        14|            120|                   12
|                      IOBR|         1|              6|                   17
|                      IOBS|        11|            114|                   10
|                       DLL|         0|              6|                    0
|                      DQSL|         0|             18|                    0
|            Use of IOCKDIV|         0|             12|                    0
|            Use of IOCKDLY|         0|             24|                    0
|           Use of IOCKGATE|         0|             12|                    0
|      Use of IOCKGMUX_TEST|         0|             12|                    0
|                Use of IOL|        26|            240|                   11
|               Use of IPAL|         0|              1|                    0
|           Use of MFG_TEST|         0|              1|                    0
|                Use of OSC|         0|              1|                    0
|                Use of PLL|         0|              6|                    0
|       Use of PREGMUX_TEST|         0|              6|                    0
|               Use of RCKB|         0|             24|                    0
|       Use of RCKBMUX_TEST|         0|             12|                    0
|             Use of RESCAL|         0|              6|                    0
|          Use of SCANCHAIN|         0|              4|                    0
|              Use of START|         1|              1|                  100
|               Use of UDID|         0|              1|                    0
|               Use of USCM|         1|             20|                    5
|       Use of USCMMUX_TEST|         0|             20|                    0
|       Use of VCKBMUX_TEST|         0|             12|                    0
+----------------------------------------------------------------------------+

I: critical_path_diff_worst_slack: 0 ps. (place 60000 ps, route 60000 ps)
I: critical_path_diff_same_rate: 0.00%. (route 0, same 0)
Finished routing. (CPU time elapsed 0h:00m:06s)
Design 'smart_car' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 13.000 sec
Action pnr: CPU time elapsed is 12.422 sec
Current time: Mon Jul 17 01:09:26 2023
Action pnr: Peak memory pool usage is 424,411,136 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:07s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Mon Jul 17 01:09:28 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 467485

Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
C: STA-3011: Clock pin 'next_state_a[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_a[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'pwm_ab_cp/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'l1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_ab' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rgb_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'trig' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_en_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'en_ab' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.2-Lite <build 59895>)
| Date         : Mon Jul 17 01:09:35 2023
| Design       : smart_car
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred         1000.000     {0 500}        Declared               162           0  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               sys_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred             1.000 MHz     297.265 MHz       1000.000          3.364        996.636
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           996.636       0.000              0            435
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.305       0.000              0            435
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           994.471       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.532       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.291       0.000              0            162
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           997.272       0.000              0            435
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.293       0.000              0            435
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.530       0.000              0              1
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.399       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.609       0.000              0            162
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : counter_t[19]/opit_0_inv_L5Q/CLK
Endpoint    : counter_t[14]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.760
  Launch Clock Delay      :  4.406
  Clock Pessimism Removal :  0.601

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.842       4.406         ntclkbufg_0      
 CLMS_38_273/CLK                                                           r       counter_t[19]/opit_0_inv_L5Q/CLK

 CLMS_38_273/Q0                    tco                   0.261       4.667 r       counter_t[19]/opit_0_inv_L5Q/Q
                                   net (fanout=6)        0.594       5.261         counter_t[19]    
 CLMA_42_264/Y2                    td                    0.384       5.645 r       N122_mux20_3/gateop_perm/Z
                                   net (fanout=1)        0.261       5.906         _N1582           
 CLMA_42_264/Y0                    td                    0.164       6.070 r       N122_mux20_5/gateop_perm/Z
                                   net (fanout=2)        0.587       6.657         _N1584           
 CLMS_38_261/Y0                    td                    0.164       6.821 r       N122_mux20_6/gateop/Z
                                   net (fanout=20)       0.615       7.436         _N795            
 CLMA_42_264/D1                                                            r       counter_t[14]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   7.436         Logic Levels: 3  
                                                                                   Logic: 0.973ns(32.112%), Route: 2.057ns(67.888%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N2              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.568    1003.760         ntclkbufg_0      
 CLMA_42_264/CLK                                                           r       counter_t[14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.601    1004.361                          
 clock uncertainty                                      -0.050    1004.311                          

 Setup time                                             -0.239    1004.072                          

 Data required time                                               1004.072                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.072                          
 Data arrival time                                                  -7.436                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.636                          
====================================================================================================

====================================================================================================

Startpoint  : counter_t[19]/opit_0_inv_L5Q/CLK
Endpoint    : counter_t[3]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.770
  Launch Clock Delay      :  4.406
  Clock Pessimism Removal :  0.601

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.842       4.406         ntclkbufg_0      
 CLMS_38_273/CLK                                                           r       counter_t[19]/opit_0_inv_L5Q/CLK

 CLMS_38_273/Q0                    tco                   0.261       4.667 r       counter_t[19]/opit_0_inv_L5Q/Q
                                   net (fanout=6)        0.594       5.261         counter_t[19]    
 CLMA_42_264/Y2                    td                    0.384       5.645 r       N122_mux20_3/gateop_perm/Z
                                   net (fanout=1)        0.261       5.906         _N1582           
 CLMA_42_264/Y0                    td                    0.164       6.070 r       N122_mux20_5/gateop_perm/Z
                                   net (fanout=2)        0.587       6.657         _N1584           
 CLMS_38_261/Y0                    td                    0.164       6.821 r       N122_mux20_6/gateop/Z
                                   net (fanout=20)       0.602       7.423         _N795            
 CLMA_42_256/C1                                                            r       counter_t[3]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   7.423         Logic Levels: 3  
                                                                                   Logic: 0.973ns(32.251%), Route: 2.044ns(67.749%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N2              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.578    1003.770         ntclkbufg_0      
 CLMA_42_256/CLK                                                           r       counter_t[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.601    1004.371                          
 clock uncertainty                                      -0.050    1004.321                          

 Setup time                                             -0.251    1004.070                          

 Data required time                                               1004.070                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.070                          
 Data arrival time                                                  -7.423                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.647                          
====================================================================================================

====================================================================================================

Startpoint  : counter_t[19]/opit_0_inv_L5Q/CLK
Endpoint    : counter_t[2]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.770
  Launch Clock Delay      :  4.406
  Clock Pessimism Removal :  0.601

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.842       4.406         ntclkbufg_0      
 CLMS_38_273/CLK                                                           r       counter_t[19]/opit_0_inv_L5Q/CLK

 CLMS_38_273/Q0                    tco                   0.261       4.667 r       counter_t[19]/opit_0_inv_L5Q/Q
                                   net (fanout=6)        0.594       5.261         counter_t[19]    
 CLMA_42_264/Y2                    td                    0.384       5.645 r       N122_mux20_3/gateop_perm/Z
                                   net (fanout=1)        0.261       5.906         _N1582           
 CLMA_42_264/Y0                    td                    0.164       6.070 r       N122_mux20_5/gateop_perm/Z
                                   net (fanout=2)        0.587       6.657         _N1584           
 CLMS_38_261/Y0                    td                    0.164       6.821 r       N122_mux20_6/gateop/Z
                                   net (fanout=20)       0.602       7.423         _N795            
 CLMA_42_256/D1                                                            r       counter_t[2]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   7.423         Logic Levels: 3  
                                                                                   Logic: 0.973ns(32.251%), Route: 2.044ns(67.749%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N2              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.578    1003.770         ntclkbufg_0      
 CLMA_42_256/CLK                                                           r       counter_t[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.601    1004.371                          
 clock uncertainty                                      -0.050    1004.321                          

 Setup time                                             -0.239    1004.082                          

 Data required time                                               1004.082                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.082                          
 Data arrival time                                                  -7.423                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.659                          
====================================================================================================

====================================================================================================

Startpoint  : curr_state_b[0]/opit_0_inv/CLK
Endpoint    : counter_e_b[3]/opit_0_inv_L5Q/L0
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.302  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.436
  Launch Clock Delay      :  3.762
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.570       3.762         ntclkbufg_0      
 CLMA_38_240/CLK                                                           r       curr_state_b[0]/opit_0_inv/CLK

 CLMA_38_240/Q0                    tco                   0.223       3.985 f       curr_state_b[0]/opit_0_inv/Q
                                   net (fanout=27)       0.259       4.244         curr_state_b[0]  
 CLMS_38_249/D0                                                            f       counter_e_b[3]/opit_0_inv_L5Q/L0

 Data arrival time                                                   4.244         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.266%), Route: 0.259ns(53.734%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.872       4.436         ntclkbufg_0      
 CLMS_38_249/CLK                                                           r       counter_e_b[3]/opit_0_inv_L5Q/CLK
 clock pessimism                                        -0.372       4.064                          
 clock uncertainty                                       0.000       4.064                          

 Hold time                                              -0.125       3.939                          

 Data required time                                                  3.939                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.939                          
 Data arrival time                                                  -4.244                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.305                          
====================================================================================================

====================================================================================================

Startpoint  : curr_state_b[0]/opit_0_inv/CLK
Endpoint    : counter_e_b[1]/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.302  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.436
  Launch Clock Delay      :  3.762
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.570       3.762         ntclkbufg_0      
 CLMA_38_240/CLK                                                           r       curr_state_b[0]/opit_0_inv/CLK

 CLMA_38_240/Q0                    tco                   0.223       3.985 f       curr_state_b[0]/opit_0_inv/Q
                                   net (fanout=27)       0.259       4.244         curr_state_b[0]  
 CLMS_38_249/B0                                                            f       counter_e_b[1]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   4.244         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.266%), Route: 0.259ns(53.734%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.872       4.436         ntclkbufg_0      
 CLMS_38_249/CLK                                                           r       counter_e_b[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.372       4.064                          
 clock uncertainty                                       0.000       4.064                          

 Hold time                                              -0.127       3.937                          

 Data required time                                                  3.937                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.937                          
 Data arrival time                                                  -4.244                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.307                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[8]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.408
  Launch Clock Delay      :  3.758
  Clock Pessimism Removal :  -0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.566       3.758         ntclkbufg_0      
 CLMA_30_233/CLK                                                           r       counter_e_b[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_233/Q1                    tco                   0.224       3.982 r       counter_e_b[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.139       4.121         counter_e_b[8]   
 CLMA_30_232/M3                                                            r       dis_reg_b[8]/opit_0_inv/D

 Data arrival time                                                   4.121         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.708%), Route: 0.139ns(38.292%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.844       4.408         ntclkbufg_0      
 CLMA_30_232/CLK                                                           r       dis_reg_b[8]/opit_0_inv/CLK
 clock pessimism                                        -0.617       3.791                          
 clock uncertainty                                       0.000       3.791                          

 Hold time                                              -0.012       3.779                          

 Data required time                                                  3.779                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.779                          
 Data arrival time                                                  -4.121                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.741
  Launch Clock Delay      :  4.361
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.797       4.361         ntclkbufg_0      
 CLMA_58_192/CLK                                                           r       counter_p[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_192/Q0                    tco                   0.261       4.622 r       counter_p[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.452       5.074         counter_p[3]     
 CLMA_58_188/Y1                    td                    0.382       5.456 r       N67_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.594       6.050         _N817            
 CLMS_54_181/Y0                    td                    0.387       6.437 r       N117_mux8/gateop_perm/Z
                                   net (fanout=1)        0.600       7.037         _N784            
 CLMS_54_181/Y1                    td                    0.382       7.419 r       N117_mux12/gateop_perm/Z
                                   net (fanout=1)        0.627       8.046         _N860            
 CLMS_66_177/Y0                    td                    0.282       8.328 r       N117_mux18_2/gateop_perm/Z
                                   net (fanout=2)        0.446       8.774         _N1552           
 CLMA_70_168/Y0                    td                    0.164       8.938 r       N373/gateop_perm/Z
                                   net (fanout=2)        0.603       9.541         N373             
 CLMA_82_165/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   9.541         Logic Levels: 5  
                                                                                   Logic: 1.858ns(35.869%), Route: 3.322ns(64.131%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N2              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.549    1003.741         ntclkbufg_0      
 CLMA_82_165/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                         0.598    1004.339                          
 clock uncertainty                                      -0.050    1004.289                          

 Recovery time                                          -0.277    1004.012                          

 Data required time                                               1004.012                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.012                          
 Data arrival time                                                  -9.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.471                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[15]/opit_0_inv_L5Q/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.391
  Launch Clock Delay      :  3.722
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.530       3.722         ntclkbufg_0      
 CLMA_66_196/CLK                                                           r       counter_p[15]/opit_0_inv_L5Q/CLK

 CLMA_66_196/Q1                    tco                   0.223       3.945 f       counter_p[15]/opit_0_inv_L5Q/Q
                                   net (fanout=8)        0.233       4.178         counter_p[15]    
 CLMS_66_177/Y0                    td                    0.152       4.330 f       N117_mux18_2/gateop_perm/Z
                                   net (fanout=2)        0.217       4.547         _N1552           
 CLMA_70_168/Y0                    td                    0.152       4.699 f       N373/gateop_perm/Z
                                   net (fanout=2)        0.415       5.114         N373             
 CLMA_82_165/RS                                                            f       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   5.114         Logic Levels: 2  
                                                                                   Logic: 0.527ns(37.859%), Route: 0.865ns(62.141%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.827       4.391         ntclkbufg_0      
 CLMA_82_165/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                        -0.598       3.793                          
 clock uncertainty                                       0.000       3.793                          

 Removal time                                           -0.211       3.582                          

 Data required time                                                  3.582                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.582                          
 Data arrival time                                                  -5.114                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.532                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.799       4.363         ntclkbufg_0      
 CLMA_54_196/CLK                                                           r       counter_p[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_196/Q0                    tco                   0.261       4.624 r       counter_p[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.611       5.235         counter_p[7]     
 CLMS_54_181/Y3                    td                    0.377       5.612 r       N78_mux4/gateop_perm/Z
                                   net (fanout=2)        0.573       6.185         _N823            
 CLMA_58_173/Y0                    td                    0.383       6.568 r       N101_mux10/gateop_perm/Z
                                   net (fanout=1)        0.652       7.220         _N925            
 CLMA_66_172/Y3                    td                    0.377       7.597 r       N101_mux16/gateop_perm/Z
                                   net (fanout=1)        0.261       7.858         _N857            
 CLMS_66_173/Y0                    td                    0.351       8.209 f       N111_6/gateop_perm/Z
                                   net (fanout=1)        2.726      10.935         _N1009           
 IOL_7_349/DO                      td                    0.122      11.057 f       pwm4_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.057         pwm4_obuf/ntO    
 IOBS_0_349/PAD                    td                    2.788      13.845 f       pwm4_obuf/opit_0/O
                                   net (fanout=1)        0.092      13.937         pwm4             
 A8                                                                        f       pwm4 (port)      

 Data arrival time                                                  13.937         Logic Levels: 6  
                                                                                   Logic: 4.659ns(48.663%), Route: 4.915ns(51.337%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.797       4.361         ntclkbufg_0      
 CLMA_58_192/CLK                                                           r       counter_p[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_192/Q0                    tco                   0.261       4.622 r       counter_p[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.422       5.044         counter_p[3]     
 CLMS_54_189/Y2                    td                    0.384       5.428 r       N85_mux6_2/gateop_perm/Z
                                   net (fanout=1)        0.417       5.845         _N1495           
 CLMA_58_192/Y2                    td                    0.389       6.234 r       N85_mux8/gateop_perm/Z
                                   net (fanout=1)        0.261       6.495         _N773            
 CLMA_58_192/Y3                    td                    0.169       6.664 r       N85_mux12/gateop_perm/Z
                                   net (fanout=1)        0.618       7.282         _N919            
 CLMS_66_181/Y1                    td                    0.169       7.451 r       N98_muxf6_perm/Y1
                                   net (fanout=1)        0.425       7.876         _N851            
 CLMA_66_172/Y2                    td                    0.348       8.224 f       N90/gateop_perm/Z
                                   net (fanout=1)        2.700      10.924         nt_pwm2          
 IOL_7_322/DO                      td                    0.122      11.046 f       pwm2_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.046         pwm2_obuf/ntO    
 IOBD_0_322/PAD                    td                    2.788      13.834 f       pwm2_obuf/opit_0/O
                                   net (fanout=1)        0.097      13.931         pwm2             
 B6                                                                        f       pwm2 (port)      

 Data arrival time                                                  13.931         Logic Levels: 7  
                                                                                   Logic: 4.630ns(48.380%), Route: 4.940ns(51.620%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[10]/opit_0_inv_L5Q/CLK
Endpoint    : pwm1 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.813       4.377         ntclkbufg_0      
 CLMA_66_200/CLK                                                           r       counter_p[10]/opit_0_inv_L5Q/CLK

 CLMA_66_200/Q3                    tco                   0.261       4.638 r       counter_p[10]/opit_0_inv_L5Q/Q
                                   net (fanout=7)        0.828       5.466         counter_p[10]    
 CLMS_54_181/Y2                    td                    0.389       5.855 r       N117_mux7_2/gateop_perm/Z
                                   net (fanout=1)        0.575       6.430         _N1296           
 CLMA_58_169/Y0                    td                    0.387       6.817 r       N78_mux11/gateop_perm/Z
                                   net (fanout=1)        0.615       7.432         _N916            
 CLMA_66_172/Y6AB                  td                    0.171       7.603 f       N80_muxf6_perm/Z 
                                   net (fanout=1)        2.939      10.542         nt_pwm1          
 IOL_151_14/DO                     td                    0.122      10.664 f       pwm1_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.664         pwm1_obuf/ntO    
 IOBD_152_14/PAD                   td                    2.788      13.452 f       pwm1_obuf/opit_0/O
                                   net (fanout=1)        0.047      13.499         pwm1             
 R13                                                                       f       pwm1 (port)      

 Data arrival time                                                  13.499         Logic Levels: 5  
                                                                                   Logic: 4.118ns(45.144%), Route: 5.004ns(54.856%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E5                                                      0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.036       0.036         echo_b           
 IOBD_0_326/DIN                    td                    0.935       0.971 r       echo_b_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.971         echo_b_ibuf/ntD  
 IOL_7_326/RX_DATA_DD              td                    0.094       1.065 r       echo_b_ibuf/opit_1/OUT
                                   net (fanout=1)        1.065       2.130         nt_echo_b        
 CLMA_30_249/M0                                                            r       echo_b1/opit_0_inv/D

 Data arrival time                                                   2.130         Logic Levels: 2  
                                                                                   Logic: 1.029ns(48.310%), Route: 1.101ns(51.690%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F7                                                      0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.055       0.055         echo_a           
 IOBD_0_294/DIN                    td                    0.935       0.990 r       echo_a_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.990         echo_a_ibuf/ntD  
 IOL_7_294/RX_DATA_DD              td                    0.094       1.084 r       echo_a_ibuf/opit_1/OUT
                                   net (fanout=1)        1.136       2.220         nt_echo_a        
 CLMA_42_233/M0                                                            r       echo_a1/opit_0_inv/D

 Data arrival time                                                   2.220         Logic Levels: 2  
                                                                                   Logic: 1.029ns(46.351%), Route: 1.191ns(53.649%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : echo_b2/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.824       1.866 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.866         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.094       1.960 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=78)       0.538       2.498         nt_sys_rst_n     
 CLMA_30_249/RS                                                            r       echo_b2/opit_0_inv/RS

 Data arrival time                                                   2.498         Logic Levels: 2  
                                                                                   Logic: 1.918ns(76.781%), Route: 0.580ns(23.219%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : counter_t[19]/opit_0_inv_L5Q/CLK
Endpoint    : counter_t[3]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.126
  Launch Clock Delay      :  3.570
  Clock Pessimism Removal :  0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.503       3.570         ntclkbufg_0      
 CLMS_38_273/CLK                                                           r       counter_t[19]/opit_0_inv_L5Q/CLK

 CLMS_38_273/Q0                    tco                   0.209       3.779 r       counter_t[19]/opit_0_inv_L5Q/Q
                                   net (fanout=6)        0.487       4.266         counter_t[19]    
 CLMA_42_264/Y2                    td                    0.308       4.574 r       N122_mux20_3/gateop_perm/Z
                                   net (fanout=1)        0.240       4.814         _N1582           
 CLMA_42_264/Y0                    td                    0.131       4.945 r       N122_mux20_5/gateop_perm/Z
                                   net (fanout=2)        0.484       5.429         _N1584           
 CLMS_38_261/Y0                    td                    0.131       5.560 r       N122_mux20_6/gateop/Z
                                   net (fanout=20)       0.493       6.053         _N795            
 CLMA_42_256/C1                                                            r       counter_t[3]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.053         Logic Levels: 3  
                                                                                   Logic: 0.779ns(31.373%), Route: 1.704ns(68.627%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N2              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.317    1003.126         ntclkbufg_0      
 CLMA_42_256/CLK                                                           r       counter_t[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.399    1003.525                          
 clock uncertainty                                      -0.050    1003.475                          

 Setup time                                             -0.150    1003.325                          

 Data required time                                               1003.325                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.325                          
 Data arrival time                                                  -6.053                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.272                          
====================================================================================================

====================================================================================================

Startpoint  : counter_t[19]/opit_0_inv_L5Q/CLK
Endpoint    : counter_t[2]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.126
  Launch Clock Delay      :  3.570
  Clock Pessimism Removal :  0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.503       3.570         ntclkbufg_0      
 CLMS_38_273/CLK                                                           r       counter_t[19]/opit_0_inv_L5Q/CLK

 CLMS_38_273/Q0                    tco                   0.209       3.779 r       counter_t[19]/opit_0_inv_L5Q/Q
                                   net (fanout=6)        0.487       4.266         counter_t[19]    
 CLMA_42_264/Y2                    td                    0.308       4.574 r       N122_mux20_3/gateop_perm/Z
                                   net (fanout=1)        0.240       4.814         _N1582           
 CLMA_42_264/Y0                    td                    0.131       4.945 r       N122_mux20_5/gateop_perm/Z
                                   net (fanout=2)        0.484       5.429         _N1584           
 CLMS_38_261/Y0                    td                    0.131       5.560 r       N122_mux20_6/gateop/Z
                                   net (fanout=20)       0.493       6.053         _N795            
 CLMA_42_256/D1                                                            r       counter_t[2]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.053         Logic Levels: 3  
                                                                                   Logic: 0.779ns(31.373%), Route: 1.704ns(68.627%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N2              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.317    1003.126         ntclkbufg_0      
 CLMA_42_256/CLK                                                           r       counter_t[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.399    1003.525                          
 clock uncertainty                                      -0.050    1003.475                          

 Setup time                                             -0.143    1003.332                          

 Data required time                                               1003.332                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.332                          
 Data arrival time                                                  -6.053                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.279                          
====================================================================================================

====================================================================================================

Startpoint  : counter_t[19]/opit_0_inv_L5Q/CLK
Endpoint    : counter_t[14]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.117
  Launch Clock Delay      :  3.570
  Clock Pessimism Removal :  0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.503       3.570         ntclkbufg_0      
 CLMS_38_273/CLK                                                           r       counter_t[19]/opit_0_inv_L5Q/CLK

 CLMS_38_273/Q0                    tco                   0.209       3.779 r       counter_t[19]/opit_0_inv_L5Q/Q
                                   net (fanout=6)        0.487       4.266         counter_t[19]    
 CLMA_42_264/Y2                    td                    0.308       4.574 r       N122_mux20_3/gateop_perm/Z
                                   net (fanout=1)        0.240       4.814         _N1582           
 CLMA_42_264/Y0                    td                    0.131       4.945 r       N122_mux20_5/gateop_perm/Z
                                   net (fanout=2)        0.484       5.429         _N1584           
 CLMS_38_261/Y0                    td                    0.131       5.560 r       N122_mux20_6/gateop/Z
                                   net (fanout=20)       0.475       6.035         _N795            
 CLMA_42_264/D1                                                            r       counter_t[14]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.035         Logic Levels: 3  
                                                                                   Logic: 0.779ns(31.602%), Route: 1.686ns(68.398%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N2              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.308    1003.117         ntclkbufg_0      
 CLMA_42_264/CLK                                                           r       counter_t[14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.399    1003.516                          
 clock uncertainty                                      -0.050    1003.466                          

 Setup time                                             -0.143    1003.323                          

 Data required time                                               1003.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.323                          
 Data arrival time                                                  -6.035                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.288                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[8]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.565
  Launch Clock Delay      :  3.110
  Clock Pessimism Removal :  -0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.301       3.110         ntclkbufg_0      
 CLMA_30_233/CLK                                                           r       counter_e_b[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_233/Q1                    tco                   0.198       3.308 r       counter_e_b[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.141       3.449         counter_e_b[8]   
 CLMA_30_232/M3                                                            r       dis_reg_b[8]/opit_0_inv/D

 Data arrival time                                                   3.449         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.407%), Route: 0.141ns(41.593%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.498       3.565         ntclkbufg_0      
 CLMA_30_232/CLK                                                           r       dis_reg_b[8]/opit_0_inv/CLK
 clock pessimism                                        -0.406       3.159                          
 clock uncertainty                                       0.000       3.159                          

 Hold time                                              -0.003       3.156                          

 Data required time                                                  3.156                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.156                          
 Data arrival time                                                  -3.449                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.293                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_a[8]/opit_0_inv_L5Q/CLK
Endpoint    : dis_reg_a[8]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.544
  Launch Clock Delay      :  3.090
  Clock Pessimism Removal :  -0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.281       3.090         ntclkbufg_0      
 CLMS_38_221/CLK                                                           r       counter_e_a[8]/opit_0_inv_L5Q/CLK

 CLMS_38_221/Q0                    tco                   0.198       3.288 r       counter_e_a[8]/opit_0_inv_L5Q/Q
                                   net (fanout=2)        0.142       3.430         counter_e_a[8]   
 CLMA_38_220/M2                                                            r       dis_reg_a[8]/opit_0_inv/D

 Data arrival time                                                   3.430         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.235%), Route: 0.142ns(41.765%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.477       3.544         ntclkbufg_0      
 CLMA_38_220/CLK                                                           r       dis_reg_a[8]/opit_0_inv/CLK
 clock pessimism                                        -0.406       3.138                          
 clock uncertainty                                       0.000       3.138                          

 Hold time                                              -0.003       3.135                          

 Data required time                                                  3.135                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.135                          
 Data arrival time                                                  -3.430                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.295                          
====================================================================================================

====================================================================================================

Startpoint  : curr_state_b[0]/opit_0_inv/CLK
Endpoint    : counter_e_b[3]/opit_0_inv_L5Q/L0
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.226  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.597
  Launch Clock Delay      :  3.113
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.304       3.113         ntclkbufg_0      
 CLMA_38_240/CLK                                                           r       curr_state_b[0]/opit_0_inv/CLK

 CLMA_38_240/Q0                    tco                   0.197       3.310 f       curr_state_b[0]/opit_0_inv/Q
                                   net (fanout=27)       0.250       3.560         curr_state_b[0]  
 CLMS_38_249/D0                                                            f       counter_e_b[3]/opit_0_inv_L5Q/L0

 Data arrival time                                                   3.560         Logic Levels: 0  
                                                                                   Logic: 0.197ns(44.072%), Route: 0.250ns(55.928%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.530       3.597         ntclkbufg_0      
 CLMS_38_249/CLK                                                           r       counter_e_b[3]/opit_0_inv_L5Q/CLK
 clock pessimism                                        -0.258       3.339                          
 clock uncertainty                                       0.000       3.339                          

 Hold time                                              -0.081       3.258                          

 Data required time                                                  3.258                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.258                          
 Data arrival time                                                  -3.560                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.302                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  3.522
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.455       3.522         ntclkbufg_0      
 CLMA_58_192/CLK                                                           r       counter_p[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_192/Q0                    tco                   0.209       3.731 r       counter_p[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.382       4.113         counter_p[3]     
 CLMA_58_188/Y1                    td                    0.307       4.420 r       N67_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.487       4.907         _N817            
 CLMS_54_181/Y0                    td                    0.310       5.217 r       N117_mux8/gateop_perm/Z
                                   net (fanout=1)        0.464       5.681         _N784            
 CLMS_54_181/Y1                    td                    0.307       5.988 r       N117_mux12/gateop_perm/Z
                                   net (fanout=1)        0.510       6.498         _N860            
 CLMS_66_177/Y0                    td                    0.226       6.724 r       N117_mux18_2/gateop_perm/Z
                                   net (fanout=2)        0.353       7.077         _N1552           
 CLMA_70_168/Y0                    td                    0.131       7.208 r       N373/gateop_perm/Z
                                   net (fanout=2)        0.484       7.692         N373             
 CLMA_82_165/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   7.692         Logic Levels: 5  
                                                                                   Logic: 1.490ns(35.731%), Route: 2.680ns(64.269%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N2              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.290    1003.099         ntclkbufg_0      
 CLMA_82_165/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                         0.396    1003.495                          
 clock uncertainty                                      -0.050    1003.445                          

 Recovery time                                          -0.223    1003.222                          

 Data required time                                               1003.222                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.222                          
 Data arrival time                                                  -7.692                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.530                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[15]/opit_0_inv_L5Q/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.078  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.553
  Launch Clock Delay      :  3.079
  Clock Pessimism Removal :  -0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.270       3.079         ntclkbufg_0      
 CLMA_66_196/CLK                                                           r       counter_p[15]/opit_0_inv_L5Q/CLK

 CLMA_66_196/Q1                    tco                   0.197       3.276 f       counter_p[15]/opit_0_inv_L5Q/Q
                                   net (fanout=8)        0.221       3.497         counter_p[15]    
 CLMS_66_177/Y0                    td                    0.134       3.631 f       N117_mux18_2/gateop_perm/Z
                                   net (fanout=2)        0.208       3.839         _N1552           
 CLMA_70_168/Y0                    td                    0.134       3.973 f       N373/gateop_perm/Z
                                   net (fanout=2)        0.397       4.370         N373             
 CLMA_82_165/RS                                                            f       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   4.370         Logic Levels: 2  
                                                                                   Logic: 0.465ns(36.019%), Route: 0.826ns(63.981%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.486       3.553         ntclkbufg_0      
 CLMA_82_165/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                        -0.396       3.157                          
 clock uncertainty                                       0.000       3.157                          

 Removal time                                           -0.186       2.971                          

 Data required time                                                  2.971                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.971                          
 Data arrival time                                                  -4.370                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.399                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.455       3.522         ntclkbufg_0      
 CLMA_58_192/CLK                                                           r       counter_p[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_192/Q0                    tco                   0.209       3.731 r       counter_p[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.362       4.093         counter_p[3]     
 CLMS_54_189/Y2                    td                    0.308       4.401 r       N85_mux6_2/gateop_perm/Z
                                   net (fanout=1)        0.355       4.756         _N1495           
 CLMA_58_192/Y2                    td                    0.312       5.068 r       N85_mux8/gateop_perm/Z
                                   net (fanout=1)        0.240       5.308         _N773            
 CLMA_58_192/Y3                    td                    0.135       5.443 r       N85_mux12/gateop_perm/Z
                                   net (fanout=1)        0.503       5.946         _N919            
 CLMS_66_181/Y1                    td                    0.135       6.081 r       N98_muxf6_perm/Y1
                                   net (fanout=1)        0.362       6.443         _N851            
 CLMA_66_172/Y2                    td                    0.279       6.722 f       N90/gateop_perm/Z
                                   net (fanout=1)        2.641       9.363         nt_pwm2          
 IOL_7_322/DO                      td                    0.081       9.444 f       pwm2_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.444         pwm2_obuf/ntO    
 IOBD_0_322/PAD                    td                    2.049      11.493 f       pwm2_obuf/opit_0/O
                                   net (fanout=1)        0.097      11.590         pwm2             
 B6                                                                        f       pwm2 (port)      

 Data arrival time                                                  11.590         Logic Levels: 7  
                                                                                   Logic: 3.508ns(43.480%), Route: 4.560ns(56.520%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.457       3.524         ntclkbufg_0      
 CLMA_54_196/CLK                                                           r       counter_p[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_196/Q0                    tco                   0.209       3.733 r       counter_p[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.474       4.207         counter_p[7]     
 CLMS_54_181/Y3                    td                    0.302       4.509 r       N78_mux4/gateop_perm/Z
                                   net (fanout=2)        0.447       4.956         _N823            
 CLMA_58_173/Y0                    td                    0.308       5.264 r       N101_mux10/gateop_perm/Z
                                   net (fanout=1)        0.526       5.790         _N925            
 CLMA_66_172/Y3                    td                    0.302       6.092 r       N101_mux16/gateop_perm/Z
                                   net (fanout=1)        0.240       6.332         _N857            
 CLMS_66_173/Y0                    td                    0.281       6.613 f       N111_6/gateop_perm/Z
                                   net (fanout=1)        2.508       9.121         _N1009           
 IOL_7_349/DO                      td                    0.081       9.202 f       pwm4_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.202         pwm4_obuf/ntO    
 IOBS_0_349/PAD                    td                    2.049      11.251 f       pwm4_obuf/opit_0/O
                                   net (fanout=1)        0.092      11.343         pwm4             
 A8                                                                        f       pwm4 (port)      

 Data arrival time                                                  11.343         Logic Levels: 6  
                                                                                   Logic: 3.532ns(45.172%), Route: 4.287ns(54.828%)
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : rgb_p (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.471       3.538         ntclkbufg_0      
 CLMA_50_213/CLK                                                           r       counter_rgb[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_213/Q0                    tco                   0.209       3.747 r       counter_rgb[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.370       4.117         counter_rgb[4]   
 CLMS_46_209/Y3                    td                    0.135       4.252 r       N5_mux5_1/gateop_perm/Z
                                   net (fanout=1)        0.362       4.614         _N1283           
 CLMA_54_208/Y6CD                  td                    0.316       4.930 r       N414_0_muxf6_perm/Z
                                   net (fanout=1)        0.531       5.461         _N1010           
 CLMA_66_208/Y0                    td                    0.297       5.758 f       N413/gateop/F    
                                   net (fanout=1)        3.246       9.004         _N0              
 IOL_151_22/DO                     td                    0.081       9.085 f       rgb_p_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.085         rgb_p_obuf/ntO   
 IOBD_152_22/PAD                   td                    2.049      11.134 f       rgb_p_obuf/opit_0/O
                                   net (fanout=1)        0.060      11.194         rgb_p            
 V16                                                                       f       rgb_p (port)     

 Data arrival time                                                  11.194         Logic Levels: 5  
                                                                                   Logic: 3.087ns(40.321%), Route: 4.569ns(59.679%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E5                                                      0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.036       0.036         echo_b           
 IOBD_0_326/DIN                    td                    0.781       0.817 r       echo_b_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.817         echo_b_ibuf/ntD  
 IOL_7_326/RX_DATA_DD              td                    0.071       0.888 r       echo_b_ibuf/opit_1/OUT
                                   net (fanout=1)        0.879       1.767         nt_echo_b        
 CLMA_30_249/M0                                                            r       echo_b1/opit_0_inv/D

 Data arrival time                                                   1.767         Logic Levels: 2  
                                                                                   Logic: 0.852ns(48.217%), Route: 0.915ns(51.783%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F7                                                      0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.055       0.055         echo_a           
 IOBD_0_294/DIN                    td                    0.781       0.836 r       echo_a_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.836         echo_a_ibuf/ntD  
 IOL_7_294/RX_DATA_DD              td                    0.071       0.907 r       echo_a_ibuf/opit_1/OUT
                                   net (fanout=1)        0.937       1.844         nt_echo_a        
 CLMA_42_233/M0                                                            r       echo_a1/opit_0_inv/D

 Data arrival time                                                   1.844         Logic Levels: 2  
                                                                                   Logic: 0.852ns(46.204%), Route: 0.992ns(53.796%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : dis_reg_b[6]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.477       1.519 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.519         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.071       1.590 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=78)       0.501       2.091         nt_sys_rst_n     
 CLMS_26_229/RS                                                            f       dis_reg_b[6]/opit_0_inv/RS

 Data arrival time                                                   2.091         Logic Levels: 2  
                                                                                   Logic: 1.548ns(74.032%), Route: 0.543ns(25.968%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 7.000 sec
Action report_timing: CPU time elapsed is 6.188 sec
Current time: Mon Jul 17 01:09:35 2023
Action report_timing: Peak memory pool usage is 324,050,944 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Mon Jul 17 01:09:37 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.328125 sec.
Generating architecture configuration.
The bitstream file is "D:/VERILOG/smart_car/prj/generate_bitstream/smart_car.sbit"
Generate programming file takes 10.625000 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 16.000 sec
Action gen_bit_stream: CPU time elapsed is 15.906 sec
Current time: Mon Jul 17 01:09:54 2023
Action gen_bit_stream: Peak memory pool usage is 341,106,688 bytes
Process "Generate Bitstream" done.
Compiling architecture definition.
Compiling architecture definition.
I: Flow-6004: Design file modified: "D:/VERILOG/smart_car/prj/source/rtl/smart_car.v". 


Process "Compile" started.
Current time: Mon Jul 17 01:23:18 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0001: Analyzing file D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0002: Analyzing module smart_car (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v successfully.
 0.001376s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "smart_car" is set as top module.
Executing : rtl-elaborate successfully.
 0.007899s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (197.8%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.005772s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-infer.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 296)]: Latch is generated for signal next_state_b, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 28)]: Latch is generated for signal reg_rgb, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 225)]: Latch is generated for signal next_state_a, possible missing assignment in an if or case statement.
Executing : rtl-infer successfully.
 0.050713s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (92.4%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.003126s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.017501s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (178.6%)
Start FSM inference.
Executing : FSM inference successfully.
 0.002896s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start sdm2adm.
I: Constant propagation done on N54 (bmsWIDEMUX).
I: Constant propagation done on N55 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 0.034624s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (90.3%)
Saving design to DB.
Action compile: Real time elapsed is 3.000 sec
Action compile: CPU time elapsed is 2.813 sec
Current time: Mon Jul 17 01:23:21 2023
Action compile: Peak memory pool usage is 112,308,224 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Jul 17 01:23:21 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351568

Generated by Fabric Compiler ( version 2020.2-Lite <build 59895> ) at Mon Jul 17 01:23:25 2023


Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/source/source/smart_car.fdc(line number: 68)] | Port a has been placed at location C8, whose type is share pin.
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/source/source/smart_car.fdc(line number: 72)] | Port b has been placed at location E8, whose type is share pin.
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/source/source/smart_car.fdc(line number: 88)] | Port echo_en_n has been placed at location D8, whose type is share pin.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk_Inferred [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name sys_clk_Inferred [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins N338:Z
Executing : get_pins N338:Z successfully.
Executing : create_clock -name N338/Z_Inferred [get_pins N338:Z] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name N338/Z_Inferred [get_pins N338:Z] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins N335:Z
Executing : get_pins N335:Z successfully.
Executing : create_clock -name N335/Z_Inferred [get_pins N335:Z] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name N335/Z_Inferred [get_pins N335:Z] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group sys_clk_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group sys_clk_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group N338/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group N338/Z_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group N335/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group N335/Z_Inferred successfully.
Start pre-mapping.
Executing : pre-mapping successfully.
 0.042169s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (111.2%)
Start mod-gen.
I: Constant propagation done on N16_bc0 (bmsREDAND).
I: Constant propagation done on N44_sum4 (bmsREDXOR).
I: Constant propagation done on N44_ab4 (bmsREDAND).
I: Constant propagation done on N44_ac4 (bmsREDAND).
I: Constant propagation done on N44_sum5 (bmsREDXOR).
I: Constant propagation done on N16_sum0 (bmsREDXOR).
I: Constant propagation done on N16_ab0 (bmsREDAND).
I: Constant propagation done on N44_ac2 (bmsREDAND).
I: Constant propagation done on N44_maj0 (bmsREDXOR).
I: Constant propagation done on N44_ab0 (bmsREDAND).
Executing : mod-gen successfully.
 0.070006s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (89.3%)
Start logic-optimization.
Executing : logic-optimization successfully.
 1.111257s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (101.2%)
Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully.
 0.033065s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (94.5%)
Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully.
 1.467739s wall, 1.437500s user + 0.031250s system = 1.468750s CPU (100.1%)
Start tech-optimization.
Executing : tech-optimization successfully.
 0.080929s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (96.5%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.000067s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 0.000271s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

Cell Usage:
GTP_DFF_C                    53 uses
GTP_DFF_CE                  117 uses
GTP_DFF_E                     4 uses
GTP_DLATCH                    4 uses
GTP_DLATCH_C                  1 use
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                      2 uses
GTP_LUT2                     77 uses
GTP_LUT3                      9 uses
GTP_LUT4                     42 uses
GTP_LUT5                     53 uses
GTP_LUT5CARRY               113 uses
GTP_MUX2LUT6                  4 uses

I/O ports: 26
GTP_INBUF                  11 uses
GTP_OUTBUF                 15 uses

Mapping Summary:
Total LUTs: 296 of 17536 (1.69%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 296
Total Registers: 174 of 26304 (0.66%)
Total Latches: 5

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 26 of 240 (10.83%)


Number of unique control sets : 14
  CLK(nt_sys_clk), C(N303)                         : 1
  CLK(nt_sys_clk), C(~nt_sys_rst_n)                : 52
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N226)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N231)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N293)      : 24
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N296)      : 5
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N311)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N318)      : 2
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N325)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N332)      : 2
  CLK(nt_sys_clk), CE(~nt_echo_en_n)               : 4
  G(N303), C(N302)                                 : 1
  G(N335)                                          : 2
  G(N338)                                          : 2


Number of DFF:CE Signals : 9
  N226(from GTP_LUT2:Z)                            : 21
  N231(from GTP_LUT2:Z)                            : 21
  N293(from GTP_LUT4:Z)                            : 24
  N296(from GTP_LUT5:Z)                            : 5
  N311(from GTP_LUT4:Z)                            : 21
  N318(from GTP_LUT4:Z)                            : 2
  N325(from GTP_LUT4:Z)                            : 21
  N332(from GTP_LUT4:Z)                            : 2
  ~nt_echo_en_n(from GTP_INV:Z)                    : 4

Number of DFF:CLK Signals : 1
  nt_sys_clk(from GTP_INBUF:O)                     : 174

Number of DFF:CP Signals : 2
  N303(from GTP_LUT5:Z)                            : 1
  ~nt_sys_rst_n(from GTP_INV:Z)                    : 169

Number of DLATCH:CP Signals : 1
  N302(from GTP_LUT5:Z)                            : 1

Number of DLATCH:G Signals : 3
  N303(from GTP_LUT5:Z)                            : 1
  N335(from GTP_LUT2:Z)                            : 2
  N338(from GTP_LUT2:Z)                            : 2

Design 'smart_car' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to smart_car_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
C: STA-3011: Clock pin 'next_state_a[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_a[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'pwm_ab_cp/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'l1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_ab' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rgb_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'trig' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_en_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'en_ab' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred         1000.000     {0 500}        Declared               174           0  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               sys_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred             1.000 MHz     241.313 MHz       1000.000          4.144        995.856
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.856       0.000              0            284
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.881       0.000              0            284
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           996.104       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.876       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.279       0.000              0            174
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : counter_rgb_t[20]/CLK (GTP_DFF_CE)
Endpoint    : counter_rgb_t[16]/CE (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_rgb_t[20]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       counter_rgb_t[20]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.688         counter_rgb_t[20]
                                                                                   N11_mux22_13/I0 (GTP_LUT3)
                                   td                    0.231       4.919 f       N11_mux22_13/Z (GTP_LUT3)
                                   net (fanout=1)        0.465       5.384         _N1488           
                                                                                   N11_mux22_15/I4 (GTP_LUT5)
                                   td                    0.174       5.558 f       N11_mux22_15/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.023         _N1490           
                                                                                   N11_mux22_16/I3 (GTP_LUT4)
                                   td                    0.174       6.197 f       N11_mux22_16/Z (GTP_LUT4)
                                   net (fanout=2)        0.480       6.677         _N1277           
                                                                                   N293/I3 (GTP_LUT4)
                                   td                    0.164       6.841 r       N293/Z (GTP_LUT4)
                                   net (fanout=24)       0.742       7.583         N293             
                                                                           r       counter_rgb_t[16]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.583         Logic Levels: 4  
                                                                                   Logic: 1.068ns(27.980%), Route: 2.749ns(72.020%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555    1003.766         nt_sys_clk       
                                                                           r       counter_rgb_t[16]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -7.583                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.856                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[20]/CLK (GTP_DFF_CE)
Endpoint    : counter_rgb_t[0]/CE (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_rgb_t[20]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       counter_rgb_t[20]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.688         counter_rgb_t[20]
                                                                                   N11_mux22_13/I0 (GTP_LUT3)
                                   td                    0.231       4.919 f       N11_mux22_13/Z (GTP_LUT3)
                                   net (fanout=1)        0.465       5.384         _N1488           
                                                                                   N11_mux22_15/I4 (GTP_LUT5)
                                   td                    0.174       5.558 f       N11_mux22_15/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.023         _N1490           
                                                                                   N11_mux22_16/I3 (GTP_LUT4)
                                   td                    0.174       6.197 f       N11_mux22_16/Z (GTP_LUT4)
                                   net (fanout=2)        0.480       6.677         _N1277           
                                                                                   N293/I3 (GTP_LUT4)
                                   td                    0.164       6.841 r       N293/Z (GTP_LUT4)
                                   net (fanout=24)       0.742       7.583         N293             
                                                                           r       counter_rgb_t[0]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.583         Logic Levels: 4  
                                                                                   Logic: 1.068ns(27.980%), Route: 2.749ns(72.020%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555    1003.766         nt_sys_clk       
                                                                           r       counter_rgb_t[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -7.583                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.856                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[20]/CLK (GTP_DFF_CE)
Endpoint    : counter_rgb_t[1]/CE (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_rgb_t[20]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       counter_rgb_t[20]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.688         counter_rgb_t[20]
                                                                                   N11_mux22_13/I0 (GTP_LUT3)
                                   td                    0.231       4.919 f       N11_mux22_13/Z (GTP_LUT3)
                                   net (fanout=1)        0.465       5.384         _N1488           
                                                                                   N11_mux22_15/I4 (GTP_LUT5)
                                   td                    0.174       5.558 f       N11_mux22_15/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.023         _N1490           
                                                                                   N11_mux22_16/I3 (GTP_LUT4)
                                   td                    0.174       6.197 f       N11_mux22_16/Z (GTP_LUT4)
                                   net (fanout=2)        0.480       6.677         _N1277           
                                                                                   N293/I3 (GTP_LUT4)
                                   td                    0.164       6.841 r       N293/Z (GTP_LUT4)
                                   net (fanout=24)       0.742       7.583         N293             
                                                                           r       counter_rgb_t[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.583         Logic Levels: 4  
                                                                                   Logic: 1.068ns(27.980%), Route: 2.749ns(72.020%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555    1003.766         nt_sys_clk       
                                                                           r       counter_rgb_t[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -7.583                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.856                          
====================================================================================================

====================================================================================================

Startpoint  : nr_b/CLK (GTP_DFF_E)
Endpoint    : nr_b_led/D (GTP_DFF_E)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       nr_b/CLK (GTP_DFF_E)

                                   tco                   0.317       4.083 f       nr_b/Q (GTP_DFF_E)
                                   net (fanout=2)        0.597       4.680         nt_nr_b          
                                                                           f       nr_b_led/D (GTP_DFF_E)

 Data arrival time                                                   4.680         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.683%), Route: 0.597ns(65.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       nr_b_led/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[16]/CLK (GTP_DFF_CE)
Endpoint    : dis_reg_b[16]/D (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_e_b[16]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       counter_e_b[16]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.680         counter_e_b[16]  
                                                                           f       dis_reg_b[16]/D (GTP_DFF_CE)

 Data arrival time                                                   4.680         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.683%), Route: 0.597ns(65.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       dis_reg_b[16]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[15]/CLK (GTP_DFF_CE)
Endpoint    : dis_reg_b[15]/D (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_e_b[15]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       counter_e_b[15]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.680         counter_e_b[15]  
                                                                           f       dis_reg_b[15]/D (GTP_DFF_CE)

 Data arrival time                                                   4.680         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.683%), Route: 0.597ns(65.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       dis_reg_b[15]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[4]/CLK (GTP_DFF_C)
Endpoint    : pwm_ab_sel/C (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[4]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[4]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.630       4.721         counter_p[4]     
                                                                                   N58_mux4_5/I0 (GTP_LUT5)
                                   td                    0.282       5.003 r       N58_mux4_5/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       5.483         _N817            
                                                                                   N108_mux7_5/I3 (GTP_LUT4)
                                   td                    0.174       5.657 f       N108_mux7_5/Z (GTP_LUT4)
                                   net (fanout=1)        0.465       6.122         _N1005           
                                                                                   N108_mux14/I4 (GTP_LUT5)
                                   td                    0.174       6.296 f       N108_mux14/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       6.776         _N929            
                                                                                   N303/I4 (GTP_LUT5)
                                   td                    0.164       6.940 r       N303/Z (GTP_LUT5)
                                   net (fanout=2)        0.395       7.335         N303             
                                                                           r       pwm_ab_sel/C (GTP_DFF_C)

 Data arrival time                                                   7.335         Logic Levels: 4  
                                                                                   Logic: 1.119ns(31.353%), Route: 2.450ns(68.647%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555    1003.766         nt_sys_clk       
                                                                           r       pwm_ab_sel/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Recovery time                                          -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -7.335                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.104                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[15]/CLK (GTP_DFF_C)
Endpoint    : pwm_ab_sel/C (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[15]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       counter_p[15]/Q (GTP_DFF_C)
                                   net (fanout=9)        0.672       4.755         counter_p[15]    
                                                                                   N303/I3 (GTP_LUT5)
                                   td                    0.281       5.036 f       N303/Z (GTP_LUT5)
                                   net (fanout=2)        0.395       5.431         N303             
                                                                           f       pwm_ab_sel/C (GTP_DFF_C)

 Data arrival time                                                   5.431         Logic Levels: 1  
                                                                                   Logic: 0.598ns(35.916%), Route: 1.067ns(64.084%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       pwm_ab_sel/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Removal time                                           -0.211       3.555                          

 Data required time                                                  3.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.555                          
 Data arrival time                                                  -5.431                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.876                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/CLK (GTP_DFF_C)
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[7]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[7]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.651       4.742         counter_p[7]     
                                                                                   N76_mux6_4/I4 (GTP_LUT5)
                                   td                    0.283       5.025 r       N76_mux6_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       5.490         _N1469           
                                                                                   N76_mux8/I4 (GTP_LUT5)
                                   td                    0.174       5.664 f       N76_mux8/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.129         _N773            
                                                                                   N76_mux12/I4 (GTP_LUT5)
                                   td                    0.174       6.303 f       N76_mux12/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.768         _N920            
                                                                                   N76_mux16/I4 (GTP_LUT5)
                                   td                    0.174       6.942 f       N76_mux16/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       7.422         _N851            
                                                                                   N81/I3 (GTP_LUT4)
                                   td                    0.174       7.596 f       N81/Z (GTP_LUT4) 
                                   net (fanout=1)        0.749       8.345         nt_pwm2          
                                                                                   pwm2_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.754 f       pwm2_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.754         pwm2             
 pwm2                                                                      f       pwm2 (port)      

 Data arrival time                                                  10.754         Logic Levels: 6  
                                                                                   Logic: 3.713ns(53.134%), Route: 3.275ns(46.866%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[5]/CLK (GTP_DFF_C)
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[5]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[5]/Q (GTP_DFF_C)
                                   net (fanout=6)        0.640       4.731         counter_p[5]     
                                                                                   N66_mux3/I0 (GTP_LUT4)
                                   td                    0.260       4.991 f       N66_mux3/Z (GTP_LUT4)
                                   net (fanout=2)        0.480       5.471         _N818            
                                                                                   N87_mux7_7/I4 (GTP_LUT5)
                                   td                    0.174       5.645 f       N87_mux7_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.110         _N855            
                                                                                   N87_mux13_6/I4 (GTP_LUT5)
                                   td                    0.174       6.284 f       N87_mux13_6/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.749         _N1455           
                                                                                   N87_mux16/I3 (GTP_LUT4)
                                   td                    0.174       6.923 f       N87_mux16/Z (GTP_LUT4)
                                   net (fanout=2)        0.480       7.403         _N854            
                                                                                   N102_6/I4 (GTP_LUT5)
                                   td                    0.174       7.577 f       N102_6/Z (GTP_LUT5)
                                   net (fanout=1)        0.749       8.326         _N1010           
                                                                                   pwm4_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.735 f       pwm4_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.735         pwm4             
 pwm4                                                                      f       pwm4 (port)      

 Data arrival time                                                  10.735         Logic Levels: 6  
                                                                                   Logic: 3.690ns(52.949%), Route: 3.279ns(47.051%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/CLK (GTP_DFF_C)
Endpoint    : pwm3 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[7]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[7]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.651       4.742         counter_p[7]     
                                                                                   N76_mux6_4/I4 (GTP_LUT5)
                                   td                    0.283       5.025 r       N76_mux6_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       5.490         _N1469           
                                                                                   N76_mux8/I4 (GTP_LUT5)
                                   td                    0.174       5.664 f       N76_mux8/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.129         _N773            
                                                                                   N76_mux12/I4 (GTP_LUT5)
                                   td                    0.174       6.303 f       N76_mux12/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.768         _N920            
                                                                                   N76_mux16/I4 (GTP_LUT5)
                                   td                    0.174       6.942 f       N76_mux16/Z (GTP_LUT5)
                                   net (fanout=2)        0.000       6.942         _N851            
                                                                                   N89/I1 (GTP_MUX2LUT6)
                                   td                    0.000       6.942 f       N89/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.749       7.691         nt_pwm3          
                                                                                   pwm3_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.100 f       pwm3_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.100         pwm3             
 pwm3                                                                      f       pwm3 (port)      

 Data arrival time                                                  10.100         Logic Levels: 6  
                                                                                   Logic: 3.539ns(55.873%), Route: 2.795ns(44.127%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 echo_a                                                  0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.000       0.000         echo_a           
                                                                                   echo_a_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       echo_a_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.175       2.386         nt_echo_a        
                                                                           r       echo_a1/D (GTP_DFF_C)

 Data arrival time                                                   2.386         Logic Levels: 1  
                                                                                   Logic: 1.211ns(50.754%), Route: 1.175ns(49.246%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 echo_b                                                  0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.000       0.000         echo_b           
                                                                                   echo_b_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       echo_b_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.175       2.386         nt_echo_b        
                                                                           r       echo_b1/D (GTP_DFF_C)

 Data arrival time                                                   2.386         Logic Levels: 1  
                                                                                   Logic: 1.211ns(50.754%), Route: 1.175ns(49.246%)
====================================================================================================

====================================================================================================

Startpoint  : echo_en_n (port)
Endpoint    : nr_b/CE (GTP_DFF_E)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 echo_en_n                                               0.000       0.000 r       echo_en_n (port) 
                                   net (fanout=1)        0.000       0.000         echo_en_n        
                                                                                   echo_en_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       echo_en_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_echo_en_n     
                                                                                   N166/I (GTP_INV) 
                                   td                    0.000       1.211 f       N166/Z (GTP_INV) 
                                   net (fanout=4)        1.398       2.609         N166             
                                                                           f       nr_b/CE (GTP_DFF_E)

 Data arrival time                                                   2.609         Logic Levels: 2  
                                                                                   Logic: 1.211ns(46.416%), Route: 1.398ns(53.584%)
====================================================================================================

====================================================================================================
Action synthesize: Real time elapsed is 7.000 sec
Action synthesize: CPU time elapsed is 7.531 sec
Current time: Mon Jul 17 01:23:29 2023
Action synthesize: Peak memory pool usage is 235,823,104 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Mon Jul 17 01:23:31 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file D:/VERILOG/smart_car/prj/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351568

Flattening design 'smart_car'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_sys_clk in design, driver pin O(instance sys_clk_ibuf) -> load pin CLK(instance counter_e_a[0]).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.125000 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
|      Logic Utilization|      Used|      Available|      Utilization(%)
+-------------------------------------------------------------------------+
|                    APM|         0|             30|                    0
|                IOCKDLY|         0|             24|                    0
|                     FF|       174|          26304|                    1
|                    LUT|       301|          17536|                    2
|        Distributed RAM|         0|           4440|                    0
|                    DLL|         0|              6|                    0
|                   DQSL|         0|             18|                    0
|                    DRM|         0|             48|                    0
|               FUSECODE|         0|              1|                    0
|                     IO|        26|            240|                   11
|                IOCKDIV|         0|             12|                    0
|               IOCKGATE|         0|             12|                    0
|                   IPAL|         0|              1|                    0
|                    PLL|         0|              6|                    0
|                   RCKB|         0|             24|                    0
|              SCANCHAIN|         0|              4|                    0
|                  START|         0|              1|                    0
|                   USCM|         1|             20|                    5
|                  HMEMC|         0|              2|                    0
|                    OSC|         0|              1|                    0
|                    ADC|         0|              1|                    0
|                CRYSTAL|         0|              6|                    0
|                  FLSIF|         0|              1|                    0
|                 RESCAL|         0|              6|                    0
|                   UDID|         0|              1|                    0
+-------------------------------------------------------------------------+

Design 'smart_car' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/VERILOG/smart_car/prj/device_map/flow_led.pcf has been covered.
Action dev_map: Real time elapsed is 7.000 sec
Action dev_map: CPU time elapsed is 5.781 sec
Current time: Mon Jul 17 01:23:38 2023
Action dev_map: Peak memory pool usage is 220,954,624 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Mon Jul 17 01:23:38 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file D:/VERILOG/smart_car/prj/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f D:/VERILOG/smart_car/prj/device_map/flow_led.pcf
Executing : def_port l1 -LOC D4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l1 -LOC D4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port l2 -LOC C6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l2 -LOC C6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port l3 -LOC A5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l3 -LOC A5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port l4 -LOC D6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l4 -LOC D6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_a -LOC F8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_a -LOC F8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_a_led -LOC F3 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_a_led -LOC F3 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_b -LOC E6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_b -LOC E6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_b_led -LOC J6 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_b_led -LOC J6 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm1 -LOC R13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm1 -LOC R13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm2 -LOC B6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm2 -LOC B6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm3 -LOC B7 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm3 -LOC B7 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm4 -LOC A8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm4 -LOC A8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm_ab -LOC P13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm_ab -LOC P13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port rgb_p -LOC V16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port rgb_p -LOC V16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port trig -LOC E7 -IOSTANDARD LVTTL33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port trig -LOC E7 -IOSTANDARD LVTTL33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port a -LOC C8 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/device_map/flow_led.pcf(line number: 18)] | Port a has been placed at location C8, whose type is share pin.
Executing : def_port a -LOC C8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port b -LOC E8 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/device_map/flow_led.pcf(line number: 19)] | Port b has been placed at location E8, whose type is share pin.
Executing : def_port b -LOC E8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port echo_a -LOC F7 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port echo_a -LOC F7 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port echo_b -LOC E5 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port echo_b -LOC E5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port echo_en_n -LOC D8 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/device_map/flow_led.pcf(line number: 22)] | Port echo_en_n has been placed at location D8, whose type is share pin.
Executing : def_port echo_en_n -LOC D8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port en_ab -LOC T13 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port en_ab -LOC T13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port p1 -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port p1 -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port p2 -LOC R17 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port p2 -LOC R17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port p3 -LOC R18 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port p3 -LOC R18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port sys_clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP
Executing : def_port sys_clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP successfully.
Executing : def_port sys_rst_n -LOC G5 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -BUS_KEEPER PULLUP
Executing : def_port sys_rst_n -LOC G5 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -BUS_KEEPER PULLUP successfully.
Executing : apply_constraint -f D:/VERILOG/smart_car/prj/device_map/flow_led.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 467485


Placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Pre global placement takes 1.78 sec.
Run super clustering :
	Initial slack 992141.
	1 iterations finished.
	Final slack 992141.
Super clustering done.
Design Utilization : 2%.
Global placement takes 0.20 sec.
Wirelength after global placement is 2471.
Placed fixed group with base inst a_ibuf/opit_1 on IOL_7_362.
Placed fixed group with base inst b_ibuf/opit_1 on IOL_7_366.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed group with base inst echo_a_ibuf/opit_1 on IOL_7_294.
Placed fixed group with base inst echo_b_ibuf/opit_1 on IOL_7_326.
Placed fixed group with base inst echo_en_n_ibuf/opit_1 on IOL_7_361.
Placed fixed group with base inst en_ab_ibuf/opit_1 on IOL_151_13.
Placed fixed group with base inst l1_obuf/opit_1 on IOL_7_333.
Placed fixed group with base inst l2_obuf/opit_1 on IOL_7_358.
Placed fixed group with base inst l3_obuf/opit_1 on IOL_7_297.
Placed fixed group with base inst l4_obuf/opit_1 on IOL_7_357.
Placed fixed group with base inst nr_a_led_obuf/opit_1 on IOL_7_229.
Placed fixed group with base inst nr_a_obuf/opit_1 on IOL_7_293.
Placed fixed group with base inst nr_b_led_obuf/opit_1 on IOL_7_226.
Placed fixed group with base inst nr_b_obuf/opit_1 on IOL_7_325.
Placed fixed group with base inst p1_ibuf/opit_1 on IOL_151_114.
Placed fixed group with base inst p2_ibuf/opit_1 on IOL_151_50.
Placed fixed group with base inst p3_ibuf/opit_1 on IOL_151_49.
Placed fixed group with base inst pwm1_obuf/opit_1 on IOL_151_14.
Placed fixed group with base inst pwm2_obuf/opit_1 on IOL_7_322.
Placed fixed group with base inst pwm3_obuf/opit_1 on IOL_7_330.
Placed fixed group with base inst pwm4_obuf/opit_1 on IOL_7_349.
Placed fixed group with base inst pwm_ab_obuf/opit_1 on IOL_151_10.
Placed fixed group with base inst rgb_p_obuf/opit_1 on IOL_151_22.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst sys_rst_n_ibuf/opit_1 on IOL_7_241.
Placed fixed group with base inst trig_obuf/opit_1 on IOL_7_365.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_2_144.
Placed fixed instance BKCL_auto_2 on BKCL_154_20.
Wirelength after Macro cell placement is 2471.
Macro cell placement takes 0.00 sec.
Run super clustering :
	Initial slack 992141.
	1 iterations finished.
	Final slack 992141.
Super clustering done.
Design Utilization : 2%.
Wirelength after post global placement is 2471.
Post global placement takes 0.22 sec.
Wirelength after legalization is 2634.
Legalization takes 0.06 sec.
Worst slack before Replication Place is 995721.
Wirelength after replication placement is 2634.
Legalized cost 995721.000000.
The detailed placement ends at 10th iteration.
Wirelength after detailed placement is 2505.
Timing-driven detailed placement takes 0.58 sec.
Placement done.
Total placement takes 3.05 sec.
Finished placement. (CPU time elapsed 0h:00m:03s)

Routing started.
Building routing graph takes 1.80 sec.
Worst slack is 997152.
Processing design graph takes 0.16 sec.
Total memory for routing:
	47.036053 M.
Total nets for routing : 500.
Global Routing step 1 takes 0.00 sec.
Global Routing step 2 takes 0.00 sec.
Global Routing step 3 takes 0.00 sec.
Global Routing step 1 takes 0.00 sec.
Global Routing step 2 takes 0.02 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 takes 0.09 sec.
Global routing takes 0.11 sec.
Total 529 subnets.
    forward max bucket size 83 , backward 14.
        Unrouted nets 325 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.078125 sec.
    forward max bucket size 28 , backward 27.
        Unrouted nets 221 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.046875 sec.
    forward max bucket size 22 , backward 28.
        Unrouted nets 171 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.031250 sec.
    forward max bucket size 20 , backward 24.
        Unrouted nets 108 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.015625 sec.
    forward max bucket size 21 , backward 56.
        Unrouted nets 76 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 20 , backward 48.
        Unrouted nets 47 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 20 , backward 56.
        Unrouted nets 21 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 31.
        Unrouted nets 6 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 22.
        Unrouted nets 3 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 16.
        Unrouted nets 0 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
Detailed routing takes 0.20 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.25 sec.
Cleanup routing takes 0.06 sec.
Routing done.
Total routing takes 2.83 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
|         Logic Utilization|      Used|      Available|      Utilization(%)
+----------------------------------------------------------------------------+
|                Use of ADC|         0|              1|                    0
|                Use of APM|         0|             30|                    0
|               Use of BKCL|         3|              6|                   50
|               Use of CLMA|        94|           3274|                    3
|                        FF|       146|          19644|                    1
|                       LUT|       260|          13096|                    2
|              LUT-FF pairs|        90|          13096|                    1
|               Use of CLMS|        28|           1110|                    3
|                        FF|        28|           6660|                    1
|                       LUT|        51|           4440|                    1
|              LUT-FF pairs|         9|           4440|                    1
|           Distributed RAM|         0|           4440|                    0
|            Use of CRYSTAL|         0|              6|                    0
|                Use of DRM|         0|             48|                    0
|              Use of FLSIF|         0|              1|                    0
|           Use of FUSECODE|         0|              1|                    0
|            Use of HARD0N1|         0|           2745|                    0
|              Use of HMEMC|         0|              2|                    0
|                 Use of IO|        26|            240|                   11
|                      IOBD|        14|            120|                   12
|                      IOBR|         1|              6|                   17
|                      IOBS|        11|            114|                   10
|                       DLL|         0|              6|                    0
|                      DQSL|         0|             18|                    0
|            Use of IOCKDIV|         0|             12|                    0
|            Use of IOCKDLY|         0|             24|                    0
|           Use of IOCKGATE|         0|             12|                    0
|      Use of IOCKGMUX_TEST|         0|             12|                    0
|                Use of IOL|        26|            240|                   11
|               Use of IPAL|         0|              1|                    0
|           Use of MFG_TEST|         0|              1|                    0
|                Use of OSC|         0|              1|                    0
|                Use of PLL|         0|              6|                    0
|       Use of PREGMUX_TEST|         0|              6|                    0
|               Use of RCKB|         0|             24|                    0
|       Use of RCKBMUX_TEST|         0|             12|                    0
|             Use of RESCAL|         0|              6|                    0
|          Use of SCANCHAIN|         0|              4|                    0
|              Use of START|         1|              1|                  100
|               Use of UDID|         0|              1|                    0
|               Use of USCM|         1|             20|                    5
|       Use of USCMMUX_TEST|         0|             20|                    0
|       Use of VCKBMUX_TEST|         0|             12|                    0
+----------------------------------------------------------------------------+

I: critical_path_diff_worst_slack: 0 ps. (place 60000 ps, route 60000 ps)
I: critical_path_diff_same_rate: 0.00%. (route 0, same 0)
Finished routing. (CPU time elapsed 0h:00m:06s)
Design 'smart_car' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 13.000 sec
Action pnr: CPU time elapsed is 12.266 sec
Current time: Mon Jul 17 01:23:51 2023
Action pnr: Peak memory pool usage is 423,329,792 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:06s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Mon Jul 17 01:23:53 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 467485

Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
C: STA-3011: Clock pin 'next_state_a[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_a[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'pwm_ab_cp/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'l1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_ab' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rgb_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'trig' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_en_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'en_ab' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.2-Lite <build 59895>)
| Date         : Mon Jul 17 01:24:00 2023
| Design       : smart_car
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred         1000.000     {0 500}        Declared               162           0  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               sys_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred             1.000 MHz     266.312 MHz       1000.000          3.755        996.245
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           996.245       0.000              0            467
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.182       0.000              0            467
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           996.049       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.262       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.291       0.000              0            162
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           996.966       0.000              0            467
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.219       0.000              0            467
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           996.737       0.000              0              1
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.165       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.609       0.000              0            162
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : counter_p[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_p[5]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.706
  Launch Clock Delay      :  4.356
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.792       4.356         ntclkbufg_0      
 CLMA_58_180/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_180/Q2                    tco                   0.261       4.617 r       counter_p[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.416       5.033         counter_p[1]     
 CLMA_58_177/Y0                    td                    0.387       5.420 r       N58_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.500       5.920         _N817            
 CLMA_58_188/Y0                    td                    0.164       6.084 r       N58_mux9/gateop_perm/Z
                                   net (fanout=1)        0.628       6.712         _N761            
 CLMA_58_189/Y0                    td                    0.164       6.876 r       N58_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.260       7.136         _N844            
 CLMA_58_189/Y1                    td                    0.169       7.305 r       N58_mux19_7/gateop/Z
                                   net (fanout=20)       0.472       7.777         _N909            
 CLMA_58_181/C1                                                            r       counter_p[5]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   7.777         Logic Levels: 4  
                                                                                   Logic: 1.145ns(33.470%), Route: 2.276ns(66.530%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.514    1003.706         ntclkbufg_0      
 CLMA_58_181/CLK                                                           r       counter_p[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.617    1004.323                          
 clock uncertainty                                      -0.050    1004.273                          

 Setup time                                             -0.251    1004.022                          

 Data required time                                               1004.022                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.022                          
 Data arrival time                                                  -7.777                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.245                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_p[6]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.706
  Launch Clock Delay      :  4.356
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.792       4.356         ntclkbufg_0      
 CLMA_58_180/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_180/Q2                    tco                   0.261       4.617 r       counter_p[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.416       5.033         counter_p[1]     
 CLMA_58_177/Y0                    td                    0.387       5.420 r       N58_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.500       5.920         _N817            
 CLMA_58_188/Y0                    td                    0.164       6.084 r       N58_mux9/gateop_perm/Z
                                   net (fanout=1)        0.628       6.712         _N761            
 CLMA_58_189/Y0                    td                    0.164       6.876 r       N58_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.260       7.136         _N844            
 CLMA_58_189/Y1                    td                    0.169       7.305 r       N58_mux19_7/gateop/Z
                                   net (fanout=20)       0.472       7.777         _N909            
 CLMA_58_181/A1                                                            r       counter_p[6]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   7.777         Logic Levels: 4  
                                                                                   Logic: 1.145ns(33.470%), Route: 2.276ns(66.530%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.514    1003.706         ntclkbufg_0      
 CLMA_58_181/CLK                                                           r       counter_p[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.617    1004.323                          
 clock uncertainty                                      -0.050    1004.273                          

 Setup time                                             -0.248    1004.025                          

 Data required time                                               1004.025                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.025                          
 Data arrival time                                                  -7.777                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.248                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_p[15]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.711
  Launch Clock Delay      :  4.356
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.792       4.356         ntclkbufg_0      
 CLMA_58_180/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_180/Q2                    tco                   0.261       4.617 r       counter_p[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.416       5.033         counter_p[1]     
 CLMA_58_177/Y0                    td                    0.387       5.420 r       N58_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.500       5.920         _N817            
 CLMA_58_188/Y0                    td                    0.164       6.084 r       N58_mux9/gateop_perm/Z
                                   net (fanout=1)        0.628       6.712         _N761            
 CLMA_58_189/Y0                    td                    0.164       6.876 r       N58_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.260       7.136         _N844            
 CLMA_58_189/Y1                    td                    0.169       7.305 r       N58_mux19_7/gateop/Z
                                   net (fanout=20)       0.438       7.743         _N909            
 CLMA_58_193/A1                                                            r       counter_p[15]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   7.743         Logic Levels: 4  
                                                                                   Logic: 1.145ns(33.806%), Route: 2.242ns(66.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.519    1003.711         ntclkbufg_0      
 CLMA_58_193/CLK                                                           r       counter_p[15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.598    1004.309                          
 clock uncertainty                                      -0.050    1004.259                          

 Setup time                                             -0.248    1004.011                          

 Data required time                                               1004.011                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.011                          
 Data arrival time                                                  -7.743                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.268                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[10]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[10]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.267  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.417
  Launch Clock Delay      :  3.778
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.586       3.778         ntclkbufg_0      
 CLMA_38_252/CLK                                                           r       counter_e_b[10]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_252/Q1                    tco                   0.223       4.001 f       counter_e_b[10]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.259       4.260         counter_e_b[10]  
 CLMA_38_244/AD                                                            f       dis_reg_b[10]/opit_0_inv/D

 Data arrival time                                                   4.260         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.266%), Route: 0.259ns(53.734%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.853       4.417         ntclkbufg_0      
 CLMA_38_244/CLK                                                           r       dis_reg_b[10]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.045                          
 clock uncertainty                                       0.000       4.045                          

 Hold time                                               0.033       4.078                          

 Data required time                                                  4.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.078                          
 Data arrival time                                                  -4.260                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.182                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[11]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[11]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.267  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.417
  Launch Clock Delay      :  3.778
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.586       3.778         ntclkbufg_0      
 CLMA_38_252/CLK                                                           r       counter_e_b[11]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_252/Q2                    tco                   0.223       4.001 f       counter_e_b[11]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.259       4.260         counter_e_b[11]  
 CLMA_38_244/CD                                                            f       dis_reg_b[11]/opit_0_inv/D

 Data arrival time                                                   4.260         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.266%), Route: 0.259ns(53.734%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.853       4.417         ntclkbufg_0      
 CLMA_38_244/CLK                                                           r       dis_reg_b[11]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.045                          
 clock uncertainty                                       0.000       4.045                          

 Hold time                                               0.033       4.078                          

 Data required time                                                  4.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.078                          
 Data arrival time                                                  -4.260                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.182                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[8]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.262  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.417
  Launch Clock Delay      :  3.783
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.591       3.783         ntclkbufg_0      
 CLMA_38_248/CLK                                                           r       counter_e_b[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_248/Q1                    tco                   0.223       4.006 f       counter_e_b[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.236       4.242         counter_e_b[8]   
 CLMA_38_244/M3                                                            f       dis_reg_b[8]/opit_0_inv/D

 Data arrival time                                                   4.242         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.584%), Route: 0.236ns(51.416%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.853       4.417         ntclkbufg_0      
 CLMA_38_244/CLK                                                           r       dis_reg_b[8]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.045                          
 clock uncertainty                                       0.000       4.045                          

 Hold time                                              -0.016       4.029                          

 Data required time                                                  4.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.029                          
 Data arrival time                                                  -4.242                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.213                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.720
  Launch Clock Delay      :  4.356
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.792       4.356         ntclkbufg_0      
 CLMA_58_180/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_180/Q2                    tco                   0.261       4.617 r       counter_p[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.416       5.033         counter_p[1]     
 CLMA_58_177/Y0                    td                    0.387       5.420 r       N58_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.476       5.896         _N817            
 CLMA_66_176/Y1                    td                    0.209       6.105 r       N108_mux7_5/gateop_perm/Z
                                   net (fanout=1)        0.441       6.546         _N1005           
 CLMA_70_180/Y1                    td                    0.377       6.923 r       N108_mux14/gateop_perm/Z
                                   net (fanout=2)        0.423       7.346         _N929            
 CLMA_70_176/Y1                    td                    0.377       7.723 r       N303/gateop_perm/Z
                                   net (fanout=2)        0.219       7.942         N303             
 CLMA_70_176/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   7.942         Logic Levels: 4  
                                                                                   Logic: 1.611ns(44.925%), Route: 1.975ns(55.075%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.528    1003.720         ntclkbufg_0      
 CLMA_70_176/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                         0.598    1004.318                          
 clock uncertainty                                      -0.050    1004.268                          

 Recovery time                                          -0.277    1003.991                          

 Data required time                                               1003.991                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.991                          
 Data arrival time                                                  -7.942                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.049                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.061  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.370
  Launch Clock Delay      :  3.711
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.519       3.711         ntclkbufg_0      
 CLMA_58_193/CLK                                                           r       counter_p[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_193/Q0                    tco                   0.223       3.934 f       counter_p[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.503       4.437         counter_p[15]    
 CLMA_70_176/Y1                    td                    0.226       4.663 f       N303/gateop_perm/Z
                                   net (fanout=2)        0.160       4.823         N303             
 CLMA_70_176/RS                                                            f       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   4.823         Logic Levels: 1  
                                                                                   Logic: 0.449ns(40.378%), Route: 0.663ns(59.622%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.806       4.370         ntclkbufg_0      
 CLMA_70_176/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                        -0.598       3.772                          
 clock uncertainty                                       0.000       3.772                          

 Removal time                                           -0.211       3.561                          

 Data required time                                                  3.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.561                          
 Data arrival time                                                  -4.823                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.262                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.792       4.356         ntclkbufg_0      
 CLMA_58_181/CLK                                                           r       counter_p[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_181/Q1                    tco                   0.261       4.617 r       counter_p[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.634       5.251         counter_p[4]     
 CLMA_58_192/Y1                    td                    0.377       5.628 r       N66_mux3/gateop_perm/Z
                                   net (fanout=2)        0.422       6.050         _N818            
 CLMA_58_196/Y0                    td                    0.387       6.437 r       N87_mux7_7/gateop_perm/Z
                                   net (fanout=1)        0.660       7.097         _N855            
 CLMS_66_197/Y0                    td                    0.383       7.480 r       N87_mux13_6/gateop_perm/Z
                                   net (fanout=1)        0.417       7.897         _N1455           
 CLMA_70_200/Y0                    td                    0.214       8.111 r       N89_muxf6_perm/Y0
                                   net (fanout=1)        0.438       8.549         _N854            
 CLMA_70_189/Y3                    td                    0.271       8.820 f       N102_6/gateop_perm/Z
                                   net (fanout=1)        2.583      11.403         _N1010           
 IOL_7_349/DO                      td                    0.122      11.525 f       pwm4_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.525         pwm4_obuf/ntO    
 IOBS_0_349/PAD                    td                    2.788      14.313 f       pwm4_obuf/opit_0/O
                                   net (fanout=1)        0.092      14.405         pwm4             
 A8                                                                        f       pwm4 (port)      

 Data arrival time                                                  14.405         Logic Levels: 7  
                                                                                   Logic: 4.803ns(47.796%), Route: 5.246ns(52.204%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.792       4.356         ntclkbufg_0      
 CLMA_58_181/CLK                                                           r       counter_p[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_181/Q1                    tco                   0.261       4.617 r       counter_p[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.634       5.251         counter_p[4]     
 CLMA_58_193/Y2                    td                    0.389       5.640 r       N76_mux6_4/gateop_perm/Z
                                   net (fanout=1)        0.260       5.900         _N1469           
 CLMA_58_193/Y1                    td                    0.169       6.069 r       N76_mux8/gateop_perm/Z
                                   net (fanout=1)        0.425       6.494         _N773            
 CLMA_58_200/Y0                    td                    0.383       6.877 r       N76_mux12/gateop_perm/Z
                                   net (fanout=1)        0.795       7.672         _N920            
 CLMA_70_200/Y1                    td                    0.382       8.054 r       N89_muxf6_perm/Y1
                                   net (fanout=1)        0.425       8.479         _N851            
 CLMA_70_193/Y0                    td                    0.281       8.760 f       N81/gateop_perm/Z
                                   net (fanout=1)        2.299      11.059         nt_pwm2          
 IOL_7_322/DO                      td                    0.122      11.181 f       pwm2_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.181         pwm2_obuf/ntO    
 IOBD_0_322/PAD                    td                    2.788      13.969 f       pwm2_obuf/opit_0/O
                                   net (fanout=1)        0.097      14.066         pwm2             
 B6                                                                        f       pwm2 (port)      

 Data arrival time                                                  14.066         Logic Levels: 7  
                                                                                   Logic: 4.775ns(49.176%), Route: 4.935ns(50.824%)
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : rgb_p (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.824       4.388         ntclkbufg_0      
 CLMS_54_217/CLK                                                           r       counter_rgb[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_54_217/Q0                    tco                   0.261       4.649 r       counter_rgb[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.589       5.238         counter_rgb[4]   
 CLMA_58_208/Y2                    td                    0.284       5.522 r       N51_mux4_3/gateop_perm/Z
                                   net (fanout=1)        0.420       5.942         _N904            
 CLMA_54_208/Y1                    td                    0.377       6.319 r       N53/gateop_perm/Z
                                   net (fanout=1)        0.829       7.148         N53              
 CLMS_66_217/Y2                    td                    0.241       7.389 f       N55/gateop_perm/Z
                                   net (fanout=1)        3.401      10.790         _N1              
 IOL_151_22/DO                     td                    0.122      10.912 f       rgb_p_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.912         rgb_p_obuf/ntO   
 IOBD_152_22/PAD                   td                    2.788      13.700 f       rgb_p_obuf/opit_0/O
                                   net (fanout=1)        0.060      13.760         rgb_p            
 V16                                                                       f       rgb_p (port)     

 Data arrival time                                                  13.760         Logic Levels: 5  
                                                                                   Logic: 4.073ns(43.459%), Route: 5.299ns(56.541%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F7                                                      0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.055       0.055         echo_a           
 IOBD_0_294/DIN                    td                    0.935       0.990 r       echo_a_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.990         echo_a_ibuf/ntD  
 IOL_7_294/RX_DATA_DD              td                    0.094       1.084 r       echo_a_ibuf/opit_1/OUT
                                   net (fanout=1)        1.002       2.086         nt_echo_a        
 CLMA_38_236/M0                                                            r       echo_a1/opit_0_inv/D

 Data arrival time                                                   2.086         Logic Levels: 2  
                                                                                   Logic: 1.029ns(49.329%), Route: 1.057ns(50.671%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E5                                                      0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.036       0.036         echo_b           
 IOBD_0_326/DIN                    td                    0.935       0.971 r       echo_b_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.971         echo_b_ibuf/ntD  
 IOL_7_326/RX_DATA_DD              td                    0.094       1.065 r       echo_b_ibuf/opit_1/OUT
                                   net (fanout=1)        1.031       2.096         nt_echo_b        
 CLMA_38_264/M0                                                            r       echo_b1/opit_0_inv/D

 Data arrival time                                                   2.096         Logic Levels: 2  
                                                                                   Logic: 1.029ns(49.094%), Route: 1.067ns(50.906%)
====================================================================================================

====================================================================================================

Startpoint  : echo_en_n (port)
Endpoint    : nr_b/opit_0_inv_L6Q_perm/CE
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 D8                                                      0.000       0.000 r       echo_en_n (port) 
                                   net (fanout=1)        0.088       0.088         echo_en_n        
 IOBS_0_361/DIN                    td                    0.935       1.023 r       echo_en_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.023         echo_en_n_ibuf/ntD
 IOL_7_361/RX_DATA_DD              td                    0.094       1.117 r       echo_en_n_ibuf/opit_1/OUT
                                   net (fanout=4)        1.233       2.350         nt_echo_en_n     
 CLMA_30_257/CE                                                            r       nr_b/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   2.350         Logic Levels: 2  
                                                                                   Logic: 1.029ns(43.787%), Route: 1.321ns(56.213%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : counter_p[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_p[5]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.063
  Launch Clock Delay      :  3.518
  Clock Pessimism Removal :  0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.451       3.518         ntclkbufg_0      
 CLMA_58_180/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_180/Q2                    tco                   0.209       3.727 r       counter_p[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.354       4.081         counter_p[1]     
 CLMA_58_177/Y0                    td                    0.310       4.391 r       N58_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.393       4.784         _N817            
 CLMA_58_188/Y0                    td                    0.131       4.915 r       N58_mux9/gateop_perm/Z
                                   net (fanout=1)        0.485       5.400         _N761            
 CLMA_58_189/Y0                    td                    0.131       5.531 r       N58_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.239       5.770         _N844            
 CLMA_58_189/Y1                    td                    0.135       5.905 r       N58_mux19_7/gateop/Z
                                   net (fanout=20)       0.398       6.303         _N909            
 CLMA_58_181/C1                                                            r       counter_p[5]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.303         Logic Levels: 4  
                                                                                   Logic: 0.916ns(32.890%), Route: 1.869ns(67.110%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.254    1003.063         ntclkbufg_0      
 CLMA_58_181/CLK                                                           r       counter_p[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.406    1003.469                          
 clock uncertainty                                      -0.050    1003.419                          

 Setup time                                             -0.150    1003.269                          

 Data required time                                               1003.269                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.269                          
 Data arrival time                                                  -6.303                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.966                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_p[6]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.063
  Launch Clock Delay      :  3.518
  Clock Pessimism Removal :  0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.451       3.518         ntclkbufg_0      
 CLMA_58_180/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_180/Q2                    tco                   0.209       3.727 r       counter_p[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.354       4.081         counter_p[1]     
 CLMA_58_177/Y0                    td                    0.310       4.391 r       N58_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.393       4.784         _N817            
 CLMA_58_188/Y0                    td                    0.131       4.915 r       N58_mux9/gateop_perm/Z
                                   net (fanout=1)        0.485       5.400         _N761            
 CLMA_58_189/Y0                    td                    0.131       5.531 r       N58_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.239       5.770         _N844            
 CLMA_58_189/Y1                    td                    0.135       5.905 r       N58_mux19_7/gateop/Z
                                   net (fanout=20)       0.398       6.303         _N909            
 CLMA_58_181/A1                                                            r       counter_p[6]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.303         Logic Levels: 4  
                                                                                   Logic: 0.916ns(32.890%), Route: 1.869ns(67.110%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.254    1003.063         ntclkbufg_0      
 CLMA_58_181/CLK                                                           r       counter_p[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.406    1003.469                          
 clock uncertainty                                      -0.050    1003.419                          

 Setup time                                             -0.149    1003.270                          

 Data required time                                               1003.270                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.270                          
 Data arrival time                                                  -6.303                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.967                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_p[15]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.068
  Launch Clock Delay      :  3.518
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.451       3.518         ntclkbufg_0      
 CLMA_58_180/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_180/Q2                    tco                   0.209       3.727 r       counter_p[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.354       4.081         counter_p[1]     
 CLMA_58_177/Y0                    td                    0.310       4.391 r       N58_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.393       4.784         _N817            
 CLMA_58_188/Y0                    td                    0.131       4.915 r       N58_mux9/gateop_perm/Z
                                   net (fanout=1)        0.485       5.400         _N761            
 CLMA_58_189/Y0                    td                    0.131       5.531 r       N58_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.239       5.770         _N844            
 CLMA_58_189/Y1                    td                    0.135       5.905 r       N58_mux19_7/gateop/Z
                                   net (fanout=20)       0.377       6.282         _N909            
 CLMA_58_193/A1                                                            r       counter_p[15]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.282         Logic Levels: 4  
                                                                                   Logic: 0.916ns(33.140%), Route: 1.848ns(66.860%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.259    1003.068         ntclkbufg_0      
 CLMA_58_193/CLK                                                           r       counter_p[15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.396    1003.464                          
 clock uncertainty                                      -0.050    1003.414                          

 Setup time                                             -0.149    1003.265                          

 Data required time                                               1003.265                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.265                          
 Data arrival time                                                  -6.282                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.983                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_a[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_a[5]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.544
  Launch Clock Delay      :  3.080
  Clock Pessimism Removal :  -0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.271       3.080         ntclkbufg_0      
 CLMA_38_212/CLK                                                           r       counter_e_a[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_212/Q0                    tco                   0.197       3.277 f       counter_e_a[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.108       3.385         counter_e_a[5]   
 CLMS_38_221/AD                                                            f       dis_reg_a[5]/opit_0_inv/D

 Data arrival time                                                   3.385         Logic Levels: 0  
                                                                                   Logic: 0.197ns(64.590%), Route: 0.108ns(35.410%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.477       3.544         ntclkbufg_0      
 CLMS_38_221/CLK                                                           r       dis_reg_a[5]/opit_0_inv/CLK
 clock pessimism                                        -0.406       3.138                          
 clock uncertainty                                       0.000       3.138                          

 Hold time                                               0.028       3.166                          

 Data required time                                                  3.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.166                          
 Data arrival time                                                  -3.385                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.219                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[10]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[10]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.180  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.572
  Launch Clock Delay      :  3.134
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.325       3.134         ntclkbufg_0      
 CLMA_38_252/CLK                                                           r       counter_e_b[10]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_252/Q1                    tco                   0.197       3.331 f       counter_e_b[10]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.247       3.578         counter_e_b[10]  
 CLMA_38_244/AD                                                            f       dis_reg_b[10]/opit_0_inv/D

 Data arrival time                                                   3.578         Logic Levels: 0  
                                                                                   Logic: 0.197ns(44.369%), Route: 0.247ns(55.631%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.505       3.572         ntclkbufg_0      
 CLMA_38_244/CLK                                                           r       dis_reg_b[10]/opit_0_inv/CLK
 clock pessimism                                        -0.258       3.314                          
 clock uncertainty                                       0.000       3.314                          

 Hold time                                               0.028       3.342                          

 Data required time                                                  3.342                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.342                          
 Data arrival time                                                  -3.578                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.236                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[11]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[11]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.180  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.572
  Launch Clock Delay      :  3.134
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.325       3.134         ntclkbufg_0      
 CLMA_38_252/CLK                                                           r       counter_e_b[11]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_252/Q2                    tco                   0.197       3.331 f       counter_e_b[11]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.247       3.578         counter_e_b[11]  
 CLMA_38_244/CD                                                            f       dis_reg_b[11]/opit_0_inv/D

 Data arrival time                                                   3.578         Logic Levels: 0  
                                                                                   Logic: 0.197ns(44.369%), Route: 0.247ns(55.631%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.505       3.572         ntclkbufg_0      
 CLMA_38_244/CLK                                                           r       dis_reg_b[11]/opit_0_inv/CLK
 clock pessimism                                        -0.258       3.314                          
 clock uncertainty                                       0.000       3.314                          

 Hold time                                               0.027       3.341                          

 Data required time                                                  3.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.341                          
 Data arrival time                                                  -3.578                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.237                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.078
  Launch Clock Delay      :  3.518
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.451       3.518         ntclkbufg_0      
 CLMA_58_180/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_180/Q2                    tco                   0.209       3.727 r       counter_p[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.354       4.081         counter_p[1]     
 CLMA_58_177/Y0                    td                    0.310       4.391 r       N58_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.400       4.791         _N817            
 CLMA_66_176/Y1                    td                    0.167       4.958 r       N108_mux7_5/gateop_perm/Z
                                   net (fanout=1)        0.343       5.301         _N1005           
 CLMA_70_180/Y1                    td                    0.302       5.603 r       N108_mux14/gateop_perm/Z
                                   net (fanout=2)        0.357       5.960         _N929            
 CLMA_70_176/Y1                    td                    0.302       6.262 r       N303/gateop_perm/Z
                                   net (fanout=2)        0.202       6.464         N303             
 CLMA_70_176/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   6.464         Logic Levels: 4  
                                                                                   Logic: 1.290ns(43.788%), Route: 1.656ns(56.212%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.269    1003.078         ntclkbufg_0      
 CLMA_70_176/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                         0.396    1003.474                          
 clock uncertainty                                      -0.050    1003.424                          

 Recovery time                                          -0.223    1003.201                          

 Data required time                                               1003.201                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.201                          
 Data arrival time                                                  -6.464                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.737                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.533
  Launch Clock Delay      :  3.068
  Clock Pessimism Removal :  -0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.259       3.068         ntclkbufg_0      
 CLMA_58_193/CLK                                                           r       counter_p[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_193/Q0                    tco                   0.197       3.265 f       counter_p[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.499       3.764         counter_p[15]    
 CLMA_70_176/Y1                    td                    0.200       3.964 f       N303/gateop_perm/Z
                                   net (fanout=2)        0.152       4.116         N303             
 CLMA_70_176/RS                                                            f       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   4.116         Logic Levels: 1  
                                                                                   Logic: 0.397ns(37.882%), Route: 0.651ns(62.118%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.466       3.533         ntclkbufg_0      
 CLMA_70_176/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                        -0.396       3.137                          
 clock uncertainty                                       0.000       3.137                          

 Removal time                                           -0.186       2.951                          

 Data required time                                                  2.951                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.951                          
 Data arrival time                                                  -4.116                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.165                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.451       3.518         ntclkbufg_0      
 CLMA_58_181/CLK                                                           r       counter_p[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_181/Q1                    tco                   0.209       3.727 r       counter_p[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.517       4.244         counter_p[4]     
 CLMA_58_192/Y1                    td                    0.302       4.546 r       N66_mux3/gateop_perm/Z
                                   net (fanout=2)        0.357       4.903         _N818            
 CLMA_58_196/Y0                    td                    0.310       5.213 r       N87_mux7_7/gateop_perm/Z
                                   net (fanout=1)        0.530       5.743         _N855            
 CLMS_66_197/Y0                    td                    0.308       6.051 r       N87_mux13_6/gateop_perm/Z
                                   net (fanout=1)        0.355       6.406         _N1455           
 CLMA_70_200/Y0                    td                    0.171       6.577 r       N89_muxf6_perm/Y0
                                   net (fanout=1)        0.342       6.919         _N854            
 CLMA_70_189/Y3                    td                    0.217       7.136 f       N102_6/gateop_perm/Z
                                   net (fanout=1)        2.379       9.515         _N1010           
 IOL_7_349/DO                      td                    0.081       9.596 f       pwm4_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.596         pwm4_obuf/ntO    
 IOBS_0_349/PAD                    td                    2.049      11.645 f       pwm4_obuf/opit_0/O
                                   net (fanout=1)        0.092      11.737         pwm4             
 A8                                                                        f       pwm4 (port)      

 Data arrival time                                                  11.737         Logic Levels: 7  
                                                                                   Logic: 3.647ns(44.373%), Route: 4.572ns(55.627%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.451       3.518         ntclkbufg_0      
 CLMA_58_181/CLK                                                           r       counter_p[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_181/Q1                    tco                   0.209       3.727 r       counter_p[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.517       4.244         counter_p[4]     
 CLMA_58_193/Y2                    td                    0.312       4.556 r       N76_mux6_4/gateop_perm/Z
                                   net (fanout=1)        0.239       4.795         _N1469           
 CLMA_58_193/Y1                    td                    0.135       4.930 r       N76_mux8/gateop_perm/Z
                                   net (fanout=1)        0.362       5.292         _N773            
 CLMA_58_200/Y0                    td                    0.308       5.600 r       N76_mux12/gateop_perm/Z
                                   net (fanout=1)        0.632       6.232         _N920            
 CLMA_70_200/Y1                    td                    0.307       6.539 r       N89_muxf6_perm/Y1
                                   net (fanout=1)        0.362       6.901         _N851            
 CLMA_70_193/Y0                    td                    0.225       7.126 f       N81/gateop_perm/Z
                                   net (fanout=1)        2.141       9.267         nt_pwm2          
 IOL_7_322/DO                      td                    0.081       9.348 f       pwm2_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.348         pwm2_obuf/ntO    
 IOBD_0_322/PAD                    td                    2.049      11.397 f       pwm2_obuf/opit_0/O
                                   net (fanout=1)        0.097      11.494         pwm2             
 B6                                                                        f       pwm2 (port)      

 Data arrival time                                                  11.494         Logic Levels: 7  
                                                                                   Logic: 3.626ns(45.461%), Route: 4.350ns(54.539%)
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : rgb_p (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.480       3.547         ntclkbufg_0      
 CLMS_54_217/CLK                                                           r       counter_rgb[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_54_217/Q0                    tco                   0.209       3.756 r       counter_rgb[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.484       4.240         counter_rgb[4]   
 CLMA_58_208/Y2                    td                    0.227       4.467 r       N51_mux4_3/gateop_perm/Z
                                   net (fanout=1)        0.355       4.822         _N904            
 CLMA_54_208/Y1                    td                    0.302       5.124 r       N53/gateop_perm/Z
                                   net (fanout=1)        0.609       5.733         N53              
 CLMS_66_217/Y2                    td                    0.193       5.926 f       N55/gateop_perm/Z
                                   net (fanout=1)        3.270       9.196         _N1              
 IOL_151_22/DO                     td                    0.081       9.277 f       rgb_p_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.277         rgb_p_obuf/ntO   
 IOBD_152_22/PAD                   td                    2.049      11.326 f       rgb_p_obuf/opit_0/O
                                   net (fanout=1)        0.060      11.386         rgb_p            
 V16                                                                       f       rgb_p (port)     

 Data arrival time                                                  11.386         Logic Levels: 5  
                                                                                   Logic: 3.061ns(39.048%), Route: 4.778ns(60.952%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F7                                                      0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.055       0.055         echo_a           
 IOBD_0_294/DIN                    td                    0.781       0.836 r       echo_a_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.836         echo_a_ibuf/ntD  
 IOL_7_294/RX_DATA_DD              td                    0.071       0.907 r       echo_a_ibuf/opit_1/OUT
                                   net (fanout=1)        0.815       1.722         nt_echo_a        
 CLMA_38_236/M0                                                            r       echo_a1/opit_0_inv/D

 Data arrival time                                                   1.722         Logic Levels: 2  
                                                                                   Logic: 0.852ns(49.477%), Route: 0.870ns(50.523%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E5                                                      0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.036       0.036         echo_b           
 IOBD_0_326/DIN                    td                    0.781       0.817 r       echo_b_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.817         echo_b_ibuf/ntD  
 IOL_7_326/RX_DATA_DD              td                    0.071       0.888 r       echo_b_ibuf/opit_1/OUT
                                   net (fanout=1)        0.838       1.726         nt_echo_b        
 CLMA_38_264/M0                                                            r       echo_b1/opit_0_inv/D

 Data arrival time                                                   1.726         Logic Levels: 2  
                                                                                   Logic: 0.852ns(49.363%), Route: 0.874ns(50.637%)
====================================================================================================

====================================================================================================

Startpoint  : echo_en_n (port)
Endpoint    : nr_b/opit_0_inv_L6Q_perm/CE
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 D8                                                      0.000       0.000 r       echo_en_n (port) 
                                   net (fanout=1)        0.088       0.088         echo_en_n        
 IOBS_0_361/DIN                    td                    0.781       0.869 r       echo_en_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.869         echo_en_n_ibuf/ntD
 IOL_7_361/RX_DATA_DD              td                    0.071       0.940 r       echo_en_n_ibuf/opit_1/OUT
                                   net (fanout=4)        1.008       1.948         nt_echo_en_n     
 CLMA_30_257/CE                                                            r       nr_b/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   1.948         Logic Levels: 2  
                                                                                   Logic: 0.852ns(43.737%), Route: 1.096ns(56.263%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 6.000 sec
Action report_timing: CPU time elapsed is 6.328 sec
Current time: Mon Jul 17 01:24:00 2023
Action report_timing: Peak memory pool usage is 323,813,376 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Mon Jul 17 01:24:03 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.312500 sec.
Generating architecture configuration.
The bitstream file is "D:/VERILOG/smart_car/prj/generate_bitstream/smart_car.sbit"
Generate programming file takes 10.484375 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 16.000 sec
Action gen_bit_stream: CPU time elapsed is 15.984 sec
Current time: Mon Jul 17 01:24:19 2023
Action gen_bit_stream: Peak memory pool usage is 341,016,576 bytes
Process "Generate Bitstream" done.
Process exit normally.
Process exit normally.
Process exit normally.
Compiling architecture definition.
I: Flow-6004: Design file modified: "D:/VERILOG/smart_car/prj/source/rtl/smart_car.v". 


Process "Compile" started.
Current time: Mon Jul 17 01:32:30 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0001: Analyzing file D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0002: Analyzing module smart_car (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v successfully.
 0.001313s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "smart_car" is set as top module.
Executing : rtl-elaborate successfully.
 0.008063s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.005999s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (260.5%)
Start rtl-infer.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 295)]: Latch is generated for signal next_state_b, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 28)]: Latch is generated for signal reg_rgb, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 224)]: Latch is generated for signal next_state_a, possible missing assignment in an if or case statement.
Executing : rtl-infer successfully.
 0.051097s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (91.7%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.003113s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.017523s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.2%)
Start FSM inference.
Executing : FSM inference successfully.
 0.002786s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start sdm2adm.
I: Constant propagation done on N54 (bmsWIDEMUX).
I: Constant propagation done on N55 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 0.034893s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (134.3%)
Saving design to DB.
Action compile: Real time elapsed is 3.000 sec
Action compile: CPU time elapsed is 2.766 sec
Current time: Mon Jul 17 01:32:33 2023
Action compile: Peak memory pool usage is 112,881,664 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Jul 17 01:32:34 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351568

Generated by Fabric Compiler ( version 2020.2-Lite <build 59895> ) at Mon Jul 17 01:32:37 2023


Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/source/source/smart_car.fdc(line number: 68)] | Port a has been placed at location C8, whose type is share pin.
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/source/source/smart_car.fdc(line number: 72)] | Port b has been placed at location E8, whose type is share pin.
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/source/source/smart_car.fdc(line number: 88)] | Port echo_en_n has been placed at location D8, whose type is share pin.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk_Inferred [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name sys_clk_Inferred [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins N338:Z
Executing : get_pins N338:Z successfully.
Executing : create_clock -name N338/Z_Inferred [get_pins N338:Z] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name N338/Z_Inferred [get_pins N338:Z] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins N335:Z
Executing : get_pins N335:Z successfully.
Executing : create_clock -name N335/Z_Inferred [get_pins N335:Z] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name N335/Z_Inferred [get_pins N335:Z] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group sys_clk_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group sys_clk_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group N338/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group N338/Z_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group N335/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group N335/Z_Inferred successfully.
Start pre-mapping.
Executing : pre-mapping successfully.
 0.042402s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (110.5%)
Start mod-gen.
I: Constant propagation done on N16_bc0 (bmsREDAND).
I: Constant propagation done on N44_sum4 (bmsREDXOR).
I: Constant propagation done on N44_ab4 (bmsREDAND).
I: Constant propagation done on N44_ac4 (bmsREDAND).
I: Constant propagation done on N44_sum5 (bmsREDXOR).
I: Constant propagation done on N16_sum0 (bmsREDXOR).
I: Constant propagation done on N16_ab0 (bmsREDAND).
I: Constant propagation done on N44_ac2 (bmsREDAND).
I: Constant propagation done on N44_maj0 (bmsREDXOR).
I: Constant propagation done on N44_ab0 (bmsREDAND).
Executing : mod-gen successfully.
 0.070197s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (111.3%)
Start logic-optimization.
Executing : logic-optimization successfully.
 1.156378s wall, 1.140625s user + 0.015625s system = 1.156250s CPU (100.0%)
Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully.
 0.034381s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (90.9%)
Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully.
 1.490586s wall, 1.484375s user + 0.000000s system = 1.484375s CPU (99.6%)
Start tech-optimization.
Executing : tech-optimization successfully.
 0.081904s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (95.4%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.000068s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 0.000262s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

Cell Usage:
GTP_DFF_C                    53 uses
GTP_DFF_CE                  117 uses
GTP_DFF_E                     4 uses
GTP_DLATCH                    4 uses
GTP_DLATCH_C                  1 use
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                      2 uses
GTP_LUT2                     77 uses
GTP_LUT3                      9 uses
GTP_LUT4                     42 uses
GTP_LUT5                     53 uses
GTP_LUT5CARRY               113 uses
GTP_MUX2LUT6                  4 uses

I/O ports: 26
GTP_INBUF                  11 uses
GTP_OUTBUF                 15 uses

Mapping Summary:
Total LUTs: 296 of 17536 (1.69%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 296
Total Registers: 174 of 26304 (0.66%)
Total Latches: 5

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 26 of 240 (10.83%)


Number of unique control sets : 14
  CLK(nt_sys_clk), C(N303)                         : 1
  CLK(nt_sys_clk), C(~nt_sys_rst_n)                : 52
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N226)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N231)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N293)      : 24
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N296)      : 5
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N311)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N318)      : 2
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N325)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N332)      : 2
  CLK(nt_sys_clk), CE(~nt_echo_en_n)               : 4
  G(N303), C(N302)                                 : 1
  G(N335)                                          : 2
  G(N338)                                          : 2


Number of DFF:CE Signals : 9
  N226(from GTP_LUT2:Z)                            : 21
  N231(from GTP_LUT2:Z)                            : 21
  N293(from GTP_LUT4:Z)                            : 24
  N296(from GTP_LUT5:Z)                            : 5
  N311(from GTP_LUT4:Z)                            : 21
  N318(from GTP_LUT4:Z)                            : 2
  N325(from GTP_LUT4:Z)                            : 21
  N332(from GTP_LUT4:Z)                            : 2
  ~nt_echo_en_n(from GTP_INV:Z)                    : 4

Number of DFF:CLK Signals : 1
  nt_sys_clk(from GTP_INBUF:O)                     : 174

Number of DFF:CP Signals : 2
  N303(from GTP_LUT5:Z)                            : 1
  ~nt_sys_rst_n(from GTP_INV:Z)                    : 169

Number of DLATCH:CP Signals : 1
  N302(from GTP_LUT5:Z)                            : 1

Number of DLATCH:G Signals : 3
  N303(from GTP_LUT5:Z)                            : 1
  N335(from GTP_LUT2:Z)                            : 2
  N338(from GTP_LUT2:Z)                            : 2

Design 'smart_car' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to smart_car_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
C: STA-3011: Clock pin 'next_state_a[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_a[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'pwm_ab_cp/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'l1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_ab' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rgb_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'trig' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_en_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'en_ab' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred         1000.000     {0 500}        Declared               174           0  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               sys_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred             1.000 MHz     241.313 MHz       1000.000          4.144        995.856
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.856       0.000              0            284
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.881       0.000              0            284
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           996.104       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.876       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.279       0.000              0            174
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : counter_rgb_t[20]/CLK (GTP_DFF_CE)
Endpoint    : counter_rgb_t[16]/CE (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_rgb_t[20]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       counter_rgb_t[20]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.688         counter_rgb_t[20]
                                                                                   N11_mux22_13/I0 (GTP_LUT3)
                                   td                    0.231       4.919 f       N11_mux22_13/Z (GTP_LUT3)
                                   net (fanout=1)        0.465       5.384         _N1488           
                                                                                   N11_mux22_15/I4 (GTP_LUT5)
                                   td                    0.174       5.558 f       N11_mux22_15/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.023         _N1490           
                                                                                   N11_mux22_16/I3 (GTP_LUT4)
                                   td                    0.174       6.197 f       N11_mux22_16/Z (GTP_LUT4)
                                   net (fanout=2)        0.480       6.677         _N1277           
                                                                                   N293/I3 (GTP_LUT4)
                                   td                    0.164       6.841 r       N293/Z (GTP_LUT4)
                                   net (fanout=24)       0.742       7.583         N293             
                                                                           r       counter_rgb_t[16]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.583         Logic Levels: 4  
                                                                                   Logic: 1.068ns(27.980%), Route: 2.749ns(72.020%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555    1003.766         nt_sys_clk       
                                                                           r       counter_rgb_t[16]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -7.583                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.856                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[20]/CLK (GTP_DFF_CE)
Endpoint    : counter_rgb_t[0]/CE (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_rgb_t[20]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       counter_rgb_t[20]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.688         counter_rgb_t[20]
                                                                                   N11_mux22_13/I0 (GTP_LUT3)
                                   td                    0.231       4.919 f       N11_mux22_13/Z (GTP_LUT3)
                                   net (fanout=1)        0.465       5.384         _N1488           
                                                                                   N11_mux22_15/I4 (GTP_LUT5)
                                   td                    0.174       5.558 f       N11_mux22_15/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.023         _N1490           
                                                                                   N11_mux22_16/I3 (GTP_LUT4)
                                   td                    0.174       6.197 f       N11_mux22_16/Z (GTP_LUT4)
                                   net (fanout=2)        0.480       6.677         _N1277           
                                                                                   N293/I3 (GTP_LUT4)
                                   td                    0.164       6.841 r       N293/Z (GTP_LUT4)
                                   net (fanout=24)       0.742       7.583         N293             
                                                                           r       counter_rgb_t[0]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.583         Logic Levels: 4  
                                                                                   Logic: 1.068ns(27.980%), Route: 2.749ns(72.020%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555    1003.766         nt_sys_clk       
                                                                           r       counter_rgb_t[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -7.583                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.856                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[20]/CLK (GTP_DFF_CE)
Endpoint    : counter_rgb_t[1]/CE (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_rgb_t[20]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       counter_rgb_t[20]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.688         counter_rgb_t[20]
                                                                                   N11_mux22_13/I0 (GTP_LUT3)
                                   td                    0.231       4.919 f       N11_mux22_13/Z (GTP_LUT3)
                                   net (fanout=1)        0.465       5.384         _N1488           
                                                                                   N11_mux22_15/I4 (GTP_LUT5)
                                   td                    0.174       5.558 f       N11_mux22_15/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.023         _N1490           
                                                                                   N11_mux22_16/I3 (GTP_LUT4)
                                   td                    0.174       6.197 f       N11_mux22_16/Z (GTP_LUT4)
                                   net (fanout=2)        0.480       6.677         _N1277           
                                                                                   N293/I3 (GTP_LUT4)
                                   td                    0.164       6.841 r       N293/Z (GTP_LUT4)
                                   net (fanout=24)       0.742       7.583         N293             
                                                                           r       counter_rgb_t[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.583         Logic Levels: 4  
                                                                                   Logic: 1.068ns(27.980%), Route: 2.749ns(72.020%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555    1003.766         nt_sys_clk       
                                                                           r       counter_rgb_t[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -7.583                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.856                          
====================================================================================================

====================================================================================================

Startpoint  : nr_b/CLK (GTP_DFF_E)
Endpoint    : nr_b_led/D (GTP_DFF_E)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       nr_b/CLK (GTP_DFF_E)

                                   tco                   0.317       4.083 f       nr_b/Q (GTP_DFF_E)
                                   net (fanout=2)        0.597       4.680         nt_nr_b          
                                                                           f       nr_b_led/D (GTP_DFF_E)

 Data arrival time                                                   4.680         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.683%), Route: 0.597ns(65.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       nr_b_led/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[16]/CLK (GTP_DFF_CE)
Endpoint    : dis_reg_b[16]/D (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_e_b[16]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       counter_e_b[16]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.680         counter_e_b[16]  
                                                                           f       dis_reg_b[16]/D (GTP_DFF_CE)

 Data arrival time                                                   4.680         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.683%), Route: 0.597ns(65.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       dis_reg_b[16]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[15]/CLK (GTP_DFF_CE)
Endpoint    : dis_reg_b[15]/D (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_e_b[15]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       counter_e_b[15]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.680         counter_e_b[15]  
                                                                           f       dis_reg_b[15]/D (GTP_DFF_CE)

 Data arrival time                                                   4.680         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.683%), Route: 0.597ns(65.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       dis_reg_b[15]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[4]/CLK (GTP_DFF_C)
Endpoint    : pwm_ab_sel/C (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[4]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[4]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.630       4.721         counter_p[4]     
                                                                                   N58_mux4_5/I0 (GTP_LUT5)
                                   td                    0.282       5.003 r       N58_mux4_5/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       5.483         _N817            
                                                                                   N108_mux7_5/I3 (GTP_LUT4)
                                   td                    0.174       5.657 f       N108_mux7_5/Z (GTP_LUT4)
                                   net (fanout=1)        0.465       6.122         _N1005           
                                                                                   N108_mux14/I4 (GTP_LUT5)
                                   td                    0.174       6.296 f       N108_mux14/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       6.776         _N929            
                                                                                   N303/I4 (GTP_LUT5)
                                   td                    0.164       6.940 r       N303/Z (GTP_LUT5)
                                   net (fanout=2)        0.395       7.335         N303             
                                                                           r       pwm_ab_sel/C (GTP_DFF_C)

 Data arrival time                                                   7.335         Logic Levels: 4  
                                                                                   Logic: 1.119ns(31.353%), Route: 2.450ns(68.647%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555    1003.766         nt_sys_clk       
                                                                           r       pwm_ab_sel/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Recovery time                                          -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -7.335                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.104                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[15]/CLK (GTP_DFF_C)
Endpoint    : pwm_ab_sel/C (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[15]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       counter_p[15]/Q (GTP_DFF_C)
                                   net (fanout=9)        0.672       4.755         counter_p[15]    
                                                                                   N303/I3 (GTP_LUT5)
                                   td                    0.281       5.036 f       N303/Z (GTP_LUT5)
                                   net (fanout=2)        0.395       5.431         N303             
                                                                           f       pwm_ab_sel/C (GTP_DFF_C)

 Data arrival time                                                   5.431         Logic Levels: 1  
                                                                                   Logic: 0.598ns(35.916%), Route: 1.067ns(64.084%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       pwm_ab_sel/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Removal time                                           -0.211       3.555                          

 Data required time                                                  3.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.555                          
 Data arrival time                                                  -5.431                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.876                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/CLK (GTP_DFF_C)
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[7]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[7]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.651       4.742         counter_p[7]     
                                                                                   N76_mux6_4/I4 (GTP_LUT5)
                                   td                    0.283       5.025 r       N76_mux6_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       5.490         _N1469           
                                                                                   N76_mux8/I4 (GTP_LUT5)
                                   td                    0.174       5.664 f       N76_mux8/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.129         _N773            
                                                                                   N76_mux12/I4 (GTP_LUT5)
                                   td                    0.174       6.303 f       N76_mux12/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.768         _N920            
                                                                                   N76_mux16/I4 (GTP_LUT5)
                                   td                    0.174       6.942 f       N76_mux16/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       7.422         _N851            
                                                                                   N81/I3 (GTP_LUT4)
                                   td                    0.174       7.596 f       N81/Z (GTP_LUT4) 
                                   net (fanout=1)        0.749       8.345         nt_pwm2          
                                                                                   pwm2_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.754 f       pwm2_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.754         pwm2             
 pwm2                                                                      f       pwm2 (port)      

 Data arrival time                                                  10.754         Logic Levels: 6  
                                                                                   Logic: 3.713ns(53.134%), Route: 3.275ns(46.866%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[5]/CLK (GTP_DFF_C)
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[5]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[5]/Q (GTP_DFF_C)
                                   net (fanout=6)        0.640       4.731         counter_p[5]     
                                                                                   N66_mux3/I0 (GTP_LUT4)
                                   td                    0.260       4.991 f       N66_mux3/Z (GTP_LUT4)
                                   net (fanout=2)        0.480       5.471         _N818            
                                                                                   N87_mux7_7/I4 (GTP_LUT5)
                                   td                    0.174       5.645 f       N87_mux7_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.110         _N855            
                                                                                   N87_mux13_6/I4 (GTP_LUT5)
                                   td                    0.174       6.284 f       N87_mux13_6/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.749         _N1455           
                                                                                   N87_mux16/I3 (GTP_LUT4)
                                   td                    0.174       6.923 f       N87_mux16/Z (GTP_LUT4)
                                   net (fanout=2)        0.480       7.403         _N854            
                                                                                   N102_6/I4 (GTP_LUT5)
                                   td                    0.174       7.577 f       N102_6/Z (GTP_LUT5)
                                   net (fanout=1)        0.749       8.326         _N1010           
                                                                                   pwm4_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.735 f       pwm4_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.735         pwm4             
 pwm4                                                                      f       pwm4 (port)      

 Data arrival time                                                  10.735         Logic Levels: 6  
                                                                                   Logic: 3.690ns(52.949%), Route: 3.279ns(47.051%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/CLK (GTP_DFF_C)
Endpoint    : pwm3 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[7]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[7]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.651       4.742         counter_p[7]     
                                                                                   N76_mux6_4/I4 (GTP_LUT5)
                                   td                    0.283       5.025 r       N76_mux6_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       5.490         _N1469           
                                                                                   N76_mux8/I4 (GTP_LUT5)
                                   td                    0.174       5.664 f       N76_mux8/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.129         _N773            
                                                                                   N76_mux12/I4 (GTP_LUT5)
                                   td                    0.174       6.303 f       N76_mux12/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.768         _N920            
                                                                                   N76_mux16/I4 (GTP_LUT5)
                                   td                    0.174       6.942 f       N76_mux16/Z (GTP_LUT5)
                                   net (fanout=2)        0.000       6.942         _N851            
                                                                                   N89/I1 (GTP_MUX2LUT6)
                                   td                    0.000       6.942 f       N89/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.749       7.691         nt_pwm3          
                                                                                   pwm3_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.100 f       pwm3_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.100         pwm3             
 pwm3                                                                      f       pwm3 (port)      

 Data arrival time                                                  10.100         Logic Levels: 6  
                                                                                   Logic: 3.539ns(55.873%), Route: 2.795ns(44.127%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 echo_a                                                  0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.000       0.000         echo_a           
                                                                                   echo_a_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       echo_a_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.175       2.386         nt_echo_a        
                                                                           r       echo_a1/D (GTP_DFF_C)

 Data arrival time                                                   2.386         Logic Levels: 1  
                                                                                   Logic: 1.211ns(50.754%), Route: 1.175ns(49.246%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 echo_b                                                  0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.000       0.000         echo_b           
                                                                                   echo_b_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       echo_b_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.175       2.386         nt_echo_b        
                                                                           r       echo_b1/D (GTP_DFF_C)

 Data arrival time                                                   2.386         Logic Levels: 1  
                                                                                   Logic: 1.211ns(50.754%), Route: 1.175ns(49.246%)
====================================================================================================

====================================================================================================

Startpoint  : echo_en_n (port)
Endpoint    : nr_b/CE (GTP_DFF_E)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 echo_en_n                                               0.000       0.000 r       echo_en_n (port) 
                                   net (fanout=1)        0.000       0.000         echo_en_n        
                                                                                   echo_en_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       echo_en_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_echo_en_n     
                                                                                   N166/I (GTP_INV) 
                                   td                    0.000       1.211 f       N166/Z (GTP_INV) 
                                   net (fanout=4)        1.398       2.609         N166             
                                                                           f       nr_b/CE (GTP_DFF_E)

 Data arrival time                                                   2.609         Logic Levels: 2  
                                                                                   Logic: 1.211ns(46.416%), Route: 1.398ns(53.584%)
====================================================================================================

====================================================================================================
Action synthesize: Real time elapsed is 8.000 sec
Action synthesize: CPU time elapsed is 7.484 sec
Current time: Mon Jul 17 01:32:42 2023
Action synthesize: Peak memory pool usage is 235,671,552 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Mon Jul 17 01:32:44 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file D:/VERILOG/smart_car/prj/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351568

Flattening design 'smart_car'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_sys_clk in design, driver pin O(instance sys_clk_ibuf) -> load pin CLK(instance counter_e_a[0]).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.140625 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
|      Logic Utilization|      Used|      Available|      Utilization(%)
+-------------------------------------------------------------------------+
|                    APM|         0|             30|                    0
|                IOCKDLY|         0|             24|                    0
|                     FF|       174|          26304|                    1
|                    LUT|       301|          17536|                    2
|        Distributed RAM|         0|           4440|                    0
|                    DLL|         0|              6|                    0
|                   DQSL|         0|             18|                    0
|                    DRM|         0|             48|                    0
|               FUSECODE|         0|              1|                    0
|                     IO|        26|            240|                   11
|                IOCKDIV|         0|             12|                    0
|               IOCKGATE|         0|             12|                    0
|                   IPAL|         0|              1|                    0
|                    PLL|         0|              6|                    0
|                   RCKB|         0|             24|                    0
|              SCANCHAIN|         0|              4|                    0
|                  START|         0|              1|                    0
|                   USCM|         1|             20|                    5
|                  HMEMC|         0|              2|                    0
|                    OSC|         0|              1|                    0
|                    ADC|         0|              1|                    0
|                CRYSTAL|         0|              6|                    0
|                  FLSIF|         0|              1|                    0
|                 RESCAL|         0|              6|                    0
|                   UDID|         0|              1|                    0
+-------------------------------------------------------------------------+

Design 'smart_car' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/VERILOG/smart_car/prj/device_map/flow_led.pcf has been covered.
Action dev_map: Real time elapsed is 6.000 sec
Action dev_map: CPU time elapsed is 5.875 sec
Current time: Mon Jul 17 01:32:50 2023
Action dev_map: Peak memory pool usage is 221,032,448 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Mon Jul 17 01:32:51 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file D:/VERILOG/smart_car/prj/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f D:/VERILOG/smart_car/prj/device_map/flow_led.pcf
Executing : def_port l1 -LOC D4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l1 -LOC D4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port l2 -LOC C6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l2 -LOC C6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port l3 -LOC A5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l3 -LOC A5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port l4 -LOC D6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l4 -LOC D6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_a -LOC F8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_a -LOC F8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_a_led -LOC F3 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_a_led -LOC F3 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_b -LOC E6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_b -LOC E6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_b_led -LOC J6 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_b_led -LOC J6 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm1 -LOC R13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm1 -LOC R13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm2 -LOC B6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm2 -LOC B6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm3 -LOC B7 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm3 -LOC B7 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm4 -LOC A8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm4 -LOC A8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm_ab -LOC P13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm_ab -LOC P13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port rgb_p -LOC V16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port rgb_p -LOC V16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port trig -LOC E7 -IOSTANDARD LVTTL33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port trig -LOC E7 -IOSTANDARD LVTTL33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port a -LOC C8 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/device_map/flow_led.pcf(line number: 18)] | Port a has been placed at location C8, whose type is share pin.
Executing : def_port a -LOC C8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port b -LOC E8 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/device_map/flow_led.pcf(line number: 19)] | Port b has been placed at location E8, whose type is share pin.
Executing : def_port b -LOC E8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port echo_a -LOC F7 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port echo_a -LOC F7 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port echo_b -LOC E5 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port echo_b -LOC E5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port echo_en_n -LOC D8 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/device_map/flow_led.pcf(line number: 22)] | Port echo_en_n has been placed at location D8, whose type is share pin.
Executing : def_port echo_en_n -LOC D8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port en_ab -LOC T13 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port en_ab -LOC T13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port p1 -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port p1 -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port p2 -LOC R17 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port p2 -LOC R17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port p3 -LOC R18 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port p3 -LOC R18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port sys_clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP
Executing : def_port sys_clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP successfully.
Executing : def_port sys_rst_n -LOC G5 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -BUS_KEEPER PULLUP
Executing : def_port sys_rst_n -LOC G5 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -BUS_KEEPER PULLUP successfully.
Executing : apply_constraint -f D:/VERILOG/smart_car/prj/device_map/flow_led.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 467485


Placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Pre global placement takes 1.78 sec.
Run super clustering :
	Initial slack 992141.
	1 iterations finished.
	Final slack 992141.
Super clustering done.
Design Utilization : 2%.
Global placement takes 0.20 sec.
Wirelength after global placement is 2471.
Placed fixed group with base inst a_ibuf/opit_1 on IOL_7_362.
Placed fixed group with base inst b_ibuf/opit_1 on IOL_7_366.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed group with base inst echo_a_ibuf/opit_1 on IOL_7_294.
Placed fixed group with base inst echo_b_ibuf/opit_1 on IOL_7_326.
Placed fixed group with base inst echo_en_n_ibuf/opit_1 on IOL_7_361.
Placed fixed group with base inst en_ab_ibuf/opit_1 on IOL_151_13.
Placed fixed group with base inst l1_obuf/opit_1 on IOL_7_333.
Placed fixed group with base inst l2_obuf/opit_1 on IOL_7_358.
Placed fixed group with base inst l3_obuf/opit_1 on IOL_7_297.
Placed fixed group with base inst l4_obuf/opit_1 on IOL_7_357.
Placed fixed group with base inst nr_a_led_obuf/opit_1 on IOL_7_229.
Placed fixed group with base inst nr_a_obuf/opit_1 on IOL_7_293.
Placed fixed group with base inst nr_b_led_obuf/opit_1 on IOL_7_226.
Placed fixed group with base inst nr_b_obuf/opit_1 on IOL_7_325.
Placed fixed group with base inst p1_ibuf/opit_1 on IOL_151_114.
Placed fixed group with base inst p2_ibuf/opit_1 on IOL_151_50.
Placed fixed group with base inst p3_ibuf/opit_1 on IOL_151_49.
Placed fixed group with base inst pwm1_obuf/opit_1 on IOL_151_14.
Placed fixed group with base inst pwm2_obuf/opit_1 on IOL_7_322.
Placed fixed group with base inst pwm3_obuf/opit_1 on IOL_7_330.
Placed fixed group with base inst pwm4_obuf/opit_1 on IOL_7_349.
Placed fixed group with base inst pwm_ab_obuf/opit_1 on IOL_151_10.
Placed fixed group with base inst rgb_p_obuf/opit_1 on IOL_151_22.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst sys_rst_n_ibuf/opit_1 on IOL_7_241.
Placed fixed group with base inst trig_obuf/opit_1 on IOL_7_365.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_2_144.
Placed fixed instance BKCL_auto_2 on BKCL_154_20.
Wirelength after Macro cell placement is 2471.
Macro cell placement takes 0.00 sec.
Run super clustering :
	Initial slack 992141.
	1 iterations finished.
	Final slack 992141.
Super clustering done.
Design Utilization : 2%.
Wirelength after post global placement is 2471.
Post global placement takes 0.27 sec.
Wirelength after legalization is 2634.
Legalization takes 0.06 sec.
Worst slack before Replication Place is 995721.
Wirelength after replication placement is 2634.
Legalized cost 995721.000000.
The detailed placement ends at 10th iteration.
Wirelength after detailed placement is 2505.
Timing-driven detailed placement takes 0.59 sec.
Placement done.
Total placement takes 3.09 sec.
Finished placement. (CPU time elapsed 0h:00m:03s)

Routing started.
Building routing graph takes 1.77 sec.
Worst slack is 997152.
Processing design graph takes 0.16 sec.
Total memory for routing:
	47.036053 M.
Total nets for routing : 500.
Global Routing step 1 takes 0.00 sec.
Global Routing step 2 takes 0.00 sec.
Global Routing step 3 takes 0.00 sec.
Global Routing step 1 takes 0.02 sec.
Global Routing step 2 takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 takes 0.09 sec.
Global routing takes 0.11 sec.
Total 529 subnets.
    forward max bucket size 83 , backward 14.
        Unrouted nets 325 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.078125 sec.
    forward max bucket size 28 , backward 27.
        Unrouted nets 221 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.046875 sec.
    forward max bucket size 22 , backward 28.
        Unrouted nets 171 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.031250 sec.
    forward max bucket size 20 , backward 24.
        Unrouted nets 108 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.031250 sec.
    forward max bucket size 21 , backward 56.
        Unrouted nets 76 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 20 , backward 48.
        Unrouted nets 47 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 56.
        Unrouted nets 21 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 15 , backward 31.
        Unrouted nets 6 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 22.
        Unrouted nets 3 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 16.
        Unrouted nets 0 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
Detailed routing takes 0.23 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.25 sec.
Cleanup routing takes 0.06 sec.
Routing done.
Total routing takes 2.83 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
|         Logic Utilization|      Used|      Available|      Utilization(%)
+----------------------------------------------------------------------------+
|                Use of ADC|         0|              1|                    0
|                Use of APM|         0|             30|                    0
|               Use of BKCL|         3|              6|                   50
|               Use of CLMA|        94|           3274|                    3
|                        FF|       146|          19644|                    1
|                       LUT|       260|          13096|                    2
|              LUT-FF pairs|        90|          13096|                    1
|               Use of CLMS|        28|           1110|                    3
|                        FF|        28|           6660|                    1
|                       LUT|        51|           4440|                    1
|              LUT-FF pairs|         9|           4440|                    1
|           Distributed RAM|         0|           4440|                    0
|            Use of CRYSTAL|         0|              6|                    0
|                Use of DRM|         0|             48|                    0
|              Use of FLSIF|         0|              1|                    0
|           Use of FUSECODE|         0|              1|                    0
|            Use of HARD0N1|         0|           2745|                    0
|              Use of HMEMC|         0|              2|                    0
|                 Use of IO|        26|            240|                   11
|                      IOBD|        14|            120|                   12
|                      IOBR|         1|              6|                   17
|                      IOBS|        11|            114|                   10
|                       DLL|         0|              6|                    0
|                      DQSL|         0|             18|                    0
|            Use of IOCKDIV|         0|             12|                    0
|            Use of IOCKDLY|         0|             24|                    0
|           Use of IOCKGATE|         0|             12|                    0
|      Use of IOCKGMUX_TEST|         0|             12|                    0
|                Use of IOL|        26|            240|                   11
|               Use of IPAL|         0|              1|                    0
|           Use of MFG_TEST|         0|              1|                    0
|                Use of OSC|         0|              1|                    0
|                Use of PLL|         0|              6|                    0
|       Use of PREGMUX_TEST|         0|              6|                    0
|               Use of RCKB|         0|             24|                    0
|       Use of RCKBMUX_TEST|         0|             12|                    0
|             Use of RESCAL|         0|              6|                    0
|          Use of SCANCHAIN|         0|              4|                    0
|              Use of START|         1|              1|                  100
|               Use of UDID|         0|              1|                    0
|               Use of USCM|         1|             20|                    5
|       Use of USCMMUX_TEST|         0|             20|                    0
|       Use of VCKBMUX_TEST|         0|             12|                    0
+----------------------------------------------------------------------------+

I: critical_path_diff_worst_slack: 0 ps. (place 60000 ps, route 60000 ps)
I: critical_path_diff_same_rate: 0.00%. (route 0, same 0)
Finished routing. (CPU time elapsed 0h:00m:06s)
Design 'smart_car' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 13.000 sec
Action pnr: CPU time elapsed is 12.359 sec
Current time: Mon Jul 17 01:33:04 2023
Action pnr: Peak memory pool usage is 424,329,216 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:07s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Mon Jul 17 01:33:06 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 467485

Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
C: STA-3011: Clock pin 'next_state_a[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_a[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'pwm_ab_cp/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'l1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_ab' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rgb_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'trig' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_en_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'en_ab' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.2-Lite <build 59895>)
| Date         : Mon Jul 17 01:33:13 2023
| Design       : smart_car
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred         1000.000     {0 500}        Declared               162           0  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               sys_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred             1.000 MHz     266.312 MHz       1000.000          3.755        996.245
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           996.245       0.000              0            467
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.182       0.000              0            467
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           996.049       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.262       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.291       0.000              0            162
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           996.966       0.000              0            467
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.219       0.000              0            467
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           996.737       0.000              0              1
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.165       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.609       0.000              0            162
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : counter_p[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_p[5]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.706
  Launch Clock Delay      :  4.356
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.792       4.356         ntclkbufg_0      
 CLMA_58_180/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_180/Q2                    tco                   0.261       4.617 r       counter_p[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.416       5.033         counter_p[1]     
 CLMA_58_177/Y0                    td                    0.387       5.420 r       N58_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.500       5.920         _N817            
 CLMA_58_188/Y0                    td                    0.164       6.084 r       N58_mux9/gateop_perm/Z
                                   net (fanout=1)        0.628       6.712         _N761            
 CLMA_58_189/Y0                    td                    0.164       6.876 r       N58_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.260       7.136         _N844            
 CLMA_58_189/Y1                    td                    0.169       7.305 r       N58_mux19_7/gateop/Z
                                   net (fanout=20)       0.472       7.777         _N909            
 CLMA_58_181/C1                                                            r       counter_p[5]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   7.777         Logic Levels: 4  
                                                                                   Logic: 1.145ns(33.470%), Route: 2.276ns(66.530%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.514    1003.706         ntclkbufg_0      
 CLMA_58_181/CLK                                                           r       counter_p[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.617    1004.323                          
 clock uncertainty                                      -0.050    1004.273                          

 Setup time                                             -0.251    1004.022                          

 Data required time                                               1004.022                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.022                          
 Data arrival time                                                  -7.777                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.245                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_p[6]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.706
  Launch Clock Delay      :  4.356
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.792       4.356         ntclkbufg_0      
 CLMA_58_180/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_180/Q2                    tco                   0.261       4.617 r       counter_p[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.416       5.033         counter_p[1]     
 CLMA_58_177/Y0                    td                    0.387       5.420 r       N58_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.500       5.920         _N817            
 CLMA_58_188/Y0                    td                    0.164       6.084 r       N58_mux9/gateop_perm/Z
                                   net (fanout=1)        0.628       6.712         _N761            
 CLMA_58_189/Y0                    td                    0.164       6.876 r       N58_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.260       7.136         _N844            
 CLMA_58_189/Y1                    td                    0.169       7.305 r       N58_mux19_7/gateop/Z
                                   net (fanout=20)       0.472       7.777         _N909            
 CLMA_58_181/A1                                                            r       counter_p[6]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   7.777         Logic Levels: 4  
                                                                                   Logic: 1.145ns(33.470%), Route: 2.276ns(66.530%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.514    1003.706         ntclkbufg_0      
 CLMA_58_181/CLK                                                           r       counter_p[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.617    1004.323                          
 clock uncertainty                                      -0.050    1004.273                          

 Setup time                                             -0.248    1004.025                          

 Data required time                                               1004.025                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.025                          
 Data arrival time                                                  -7.777                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.248                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_p[15]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.711
  Launch Clock Delay      :  4.356
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.792       4.356         ntclkbufg_0      
 CLMA_58_180/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_180/Q2                    tco                   0.261       4.617 r       counter_p[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.416       5.033         counter_p[1]     
 CLMA_58_177/Y0                    td                    0.387       5.420 r       N58_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.500       5.920         _N817            
 CLMA_58_188/Y0                    td                    0.164       6.084 r       N58_mux9/gateop_perm/Z
                                   net (fanout=1)        0.628       6.712         _N761            
 CLMA_58_189/Y0                    td                    0.164       6.876 r       N58_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.260       7.136         _N844            
 CLMA_58_189/Y1                    td                    0.169       7.305 r       N58_mux19_7/gateop/Z
                                   net (fanout=20)       0.438       7.743         _N909            
 CLMA_58_193/A1                                                            r       counter_p[15]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   7.743         Logic Levels: 4  
                                                                                   Logic: 1.145ns(33.806%), Route: 2.242ns(66.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.519    1003.711         ntclkbufg_0      
 CLMA_58_193/CLK                                                           r       counter_p[15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.598    1004.309                          
 clock uncertainty                                      -0.050    1004.259                          

 Setup time                                             -0.248    1004.011                          

 Data required time                                               1004.011                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.011                          
 Data arrival time                                                  -7.743                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.268                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[10]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[10]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.267  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.417
  Launch Clock Delay      :  3.778
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.586       3.778         ntclkbufg_0      
 CLMA_38_252/CLK                                                           r       counter_e_b[10]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_252/Q1                    tco                   0.223       4.001 f       counter_e_b[10]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.259       4.260         counter_e_b[10]  
 CLMA_38_244/AD                                                            f       dis_reg_b[10]/opit_0_inv/D

 Data arrival time                                                   4.260         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.266%), Route: 0.259ns(53.734%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.853       4.417         ntclkbufg_0      
 CLMA_38_244/CLK                                                           r       dis_reg_b[10]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.045                          
 clock uncertainty                                       0.000       4.045                          

 Hold time                                               0.033       4.078                          

 Data required time                                                  4.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.078                          
 Data arrival time                                                  -4.260                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.182                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[11]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[11]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.267  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.417
  Launch Clock Delay      :  3.778
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.586       3.778         ntclkbufg_0      
 CLMA_38_252/CLK                                                           r       counter_e_b[11]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_252/Q2                    tco                   0.223       4.001 f       counter_e_b[11]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.259       4.260         counter_e_b[11]  
 CLMA_38_244/CD                                                            f       dis_reg_b[11]/opit_0_inv/D

 Data arrival time                                                   4.260         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.266%), Route: 0.259ns(53.734%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.853       4.417         ntclkbufg_0      
 CLMA_38_244/CLK                                                           r       dis_reg_b[11]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.045                          
 clock uncertainty                                       0.000       4.045                          

 Hold time                                               0.033       4.078                          

 Data required time                                                  4.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.078                          
 Data arrival time                                                  -4.260                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.182                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[8]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.262  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.417
  Launch Clock Delay      :  3.783
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.591       3.783         ntclkbufg_0      
 CLMA_38_248/CLK                                                           r       counter_e_b[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_248/Q1                    tco                   0.223       4.006 f       counter_e_b[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.236       4.242         counter_e_b[8]   
 CLMA_38_244/M3                                                            f       dis_reg_b[8]/opit_0_inv/D

 Data arrival time                                                   4.242         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.584%), Route: 0.236ns(51.416%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.853       4.417         ntclkbufg_0      
 CLMA_38_244/CLK                                                           r       dis_reg_b[8]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.045                          
 clock uncertainty                                       0.000       4.045                          

 Hold time                                              -0.016       4.029                          

 Data required time                                                  4.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.029                          
 Data arrival time                                                  -4.242                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.213                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.720
  Launch Clock Delay      :  4.356
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.792       4.356         ntclkbufg_0      
 CLMA_58_180/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_180/Q2                    tco                   0.261       4.617 r       counter_p[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.416       5.033         counter_p[1]     
 CLMA_58_177/Y0                    td                    0.387       5.420 r       N58_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.476       5.896         _N817            
 CLMA_66_176/Y1                    td                    0.209       6.105 r       N108_mux7_5/gateop_perm/Z
                                   net (fanout=1)        0.441       6.546         _N1005           
 CLMA_70_180/Y1                    td                    0.377       6.923 r       N108_mux14/gateop_perm/Z
                                   net (fanout=2)        0.423       7.346         _N929            
 CLMA_70_176/Y1                    td                    0.377       7.723 r       N303/gateop_perm/Z
                                   net (fanout=2)        0.219       7.942         N303             
 CLMA_70_176/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   7.942         Logic Levels: 4  
                                                                                   Logic: 1.611ns(44.925%), Route: 1.975ns(55.075%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.528    1003.720         ntclkbufg_0      
 CLMA_70_176/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                         0.598    1004.318                          
 clock uncertainty                                      -0.050    1004.268                          

 Recovery time                                          -0.277    1003.991                          

 Data required time                                               1003.991                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.991                          
 Data arrival time                                                  -7.942                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.049                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.061  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.370
  Launch Clock Delay      :  3.711
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.519       3.711         ntclkbufg_0      
 CLMA_58_193/CLK                                                           r       counter_p[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_193/Q0                    tco                   0.223       3.934 f       counter_p[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.503       4.437         counter_p[15]    
 CLMA_70_176/Y1                    td                    0.226       4.663 f       N303/gateop_perm/Z
                                   net (fanout=2)        0.160       4.823         N303             
 CLMA_70_176/RS                                                            f       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   4.823         Logic Levels: 1  
                                                                                   Logic: 0.449ns(40.378%), Route: 0.663ns(59.622%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.806       4.370         ntclkbufg_0      
 CLMA_70_176/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                        -0.598       3.772                          
 clock uncertainty                                       0.000       3.772                          

 Removal time                                           -0.211       3.561                          

 Data required time                                                  3.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.561                          
 Data arrival time                                                  -4.823                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.262                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.792       4.356         ntclkbufg_0      
 CLMA_58_181/CLK                                                           r       counter_p[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_181/Q1                    tco                   0.261       4.617 r       counter_p[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.634       5.251         counter_p[4]     
 CLMA_58_192/Y1                    td                    0.377       5.628 r       N66_mux3/gateop_perm/Z
                                   net (fanout=2)        0.422       6.050         _N818            
 CLMA_58_196/Y0                    td                    0.387       6.437 r       N87_mux7_7/gateop_perm/Z
                                   net (fanout=1)        0.660       7.097         _N855            
 CLMS_66_197/Y0                    td                    0.383       7.480 r       N87_mux13_6/gateop_perm/Z
                                   net (fanout=1)        0.417       7.897         _N1455           
 CLMA_70_200/Y0                    td                    0.214       8.111 r       N89_muxf6_perm/Y0
                                   net (fanout=1)        0.438       8.549         _N854            
 CLMA_70_189/Y3                    td                    0.271       8.820 f       N102_6/gateop_perm/Z
                                   net (fanout=1)        2.583      11.403         _N1010           
 IOL_7_349/DO                      td                    0.122      11.525 f       pwm4_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.525         pwm4_obuf/ntO    
 IOBS_0_349/PAD                    td                    2.788      14.313 f       pwm4_obuf/opit_0/O
                                   net (fanout=1)        0.092      14.405         pwm4             
 A8                                                                        f       pwm4 (port)      

 Data arrival time                                                  14.405         Logic Levels: 7  
                                                                                   Logic: 4.803ns(47.796%), Route: 5.246ns(52.204%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.792       4.356         ntclkbufg_0      
 CLMA_58_181/CLK                                                           r       counter_p[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_181/Q1                    tco                   0.261       4.617 r       counter_p[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.634       5.251         counter_p[4]     
 CLMA_58_193/Y2                    td                    0.389       5.640 r       N76_mux6_4/gateop_perm/Z
                                   net (fanout=1)        0.260       5.900         _N1469           
 CLMA_58_193/Y1                    td                    0.169       6.069 r       N76_mux8/gateop_perm/Z
                                   net (fanout=1)        0.425       6.494         _N773            
 CLMA_58_200/Y0                    td                    0.383       6.877 r       N76_mux12/gateop_perm/Z
                                   net (fanout=1)        0.795       7.672         _N920            
 CLMA_70_200/Y1                    td                    0.382       8.054 r       N89_muxf6_perm/Y1
                                   net (fanout=1)        0.425       8.479         _N851            
 CLMA_70_193/Y0                    td                    0.281       8.760 f       N81/gateop_perm/Z
                                   net (fanout=1)        2.299      11.059         nt_pwm2          
 IOL_7_322/DO                      td                    0.122      11.181 f       pwm2_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.181         pwm2_obuf/ntO    
 IOBD_0_322/PAD                    td                    2.788      13.969 f       pwm2_obuf/opit_0/O
                                   net (fanout=1)        0.097      14.066         pwm2             
 B6                                                                        f       pwm2 (port)      

 Data arrival time                                                  14.066         Logic Levels: 7  
                                                                                   Logic: 4.775ns(49.176%), Route: 4.935ns(50.824%)
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : rgb_p (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.824       4.388         ntclkbufg_0      
 CLMS_54_217/CLK                                                           r       counter_rgb[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_54_217/Q0                    tco                   0.261       4.649 r       counter_rgb[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.589       5.238         counter_rgb[4]   
 CLMA_58_208/Y2                    td                    0.284       5.522 r       N51_mux4_3/gateop_perm/Z
                                   net (fanout=1)        0.420       5.942         _N904            
 CLMA_54_208/Y1                    td                    0.377       6.319 r       N53/gateop_perm/Z
                                   net (fanout=1)        0.829       7.148         N53              
 CLMS_66_217/Y2                    td                    0.241       7.389 f       N55/gateop_perm/Z
                                   net (fanout=1)        3.401      10.790         _N1              
 IOL_151_22/DO                     td                    0.122      10.912 f       rgb_p_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.912         rgb_p_obuf/ntO   
 IOBD_152_22/PAD                   td                    2.788      13.700 f       rgb_p_obuf/opit_0/O
                                   net (fanout=1)        0.060      13.760         rgb_p            
 V16                                                                       f       rgb_p (port)     

 Data arrival time                                                  13.760         Logic Levels: 5  
                                                                                   Logic: 4.073ns(43.459%), Route: 5.299ns(56.541%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F7                                                      0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.055       0.055         echo_a           
 IOBD_0_294/DIN                    td                    0.935       0.990 r       echo_a_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.990         echo_a_ibuf/ntD  
 IOL_7_294/RX_DATA_DD              td                    0.094       1.084 r       echo_a_ibuf/opit_1/OUT
                                   net (fanout=1)        1.002       2.086         nt_echo_a        
 CLMA_38_236/M0                                                            r       echo_a1/opit_0_inv/D

 Data arrival time                                                   2.086         Logic Levels: 2  
                                                                                   Logic: 1.029ns(49.329%), Route: 1.057ns(50.671%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E5                                                      0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.036       0.036         echo_b           
 IOBD_0_326/DIN                    td                    0.935       0.971 r       echo_b_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.971         echo_b_ibuf/ntD  
 IOL_7_326/RX_DATA_DD              td                    0.094       1.065 r       echo_b_ibuf/opit_1/OUT
                                   net (fanout=1)        1.031       2.096         nt_echo_b        
 CLMA_38_264/M0                                                            r       echo_b1/opit_0_inv/D

 Data arrival time                                                   2.096         Logic Levels: 2  
                                                                                   Logic: 1.029ns(49.094%), Route: 1.067ns(50.906%)
====================================================================================================

====================================================================================================

Startpoint  : echo_en_n (port)
Endpoint    : nr_b/opit_0_inv_L6Q_perm/CE
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 D8                                                      0.000       0.000 r       echo_en_n (port) 
                                   net (fanout=1)        0.088       0.088         echo_en_n        
 IOBS_0_361/DIN                    td                    0.935       1.023 r       echo_en_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.023         echo_en_n_ibuf/ntD
 IOL_7_361/RX_DATA_DD              td                    0.094       1.117 r       echo_en_n_ibuf/opit_1/OUT
                                   net (fanout=4)        1.233       2.350         nt_echo_en_n     
 CLMA_30_257/CE                                                            r       nr_b/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   2.350         Logic Levels: 2  
                                                                                   Logic: 1.029ns(43.787%), Route: 1.321ns(56.213%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : counter_p[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_p[5]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.063
  Launch Clock Delay      :  3.518
  Clock Pessimism Removal :  0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.451       3.518         ntclkbufg_0      
 CLMA_58_180/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_180/Q2                    tco                   0.209       3.727 r       counter_p[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.354       4.081         counter_p[1]     
 CLMA_58_177/Y0                    td                    0.310       4.391 r       N58_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.393       4.784         _N817            
 CLMA_58_188/Y0                    td                    0.131       4.915 r       N58_mux9/gateop_perm/Z
                                   net (fanout=1)        0.485       5.400         _N761            
 CLMA_58_189/Y0                    td                    0.131       5.531 r       N58_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.239       5.770         _N844            
 CLMA_58_189/Y1                    td                    0.135       5.905 r       N58_mux19_7/gateop/Z
                                   net (fanout=20)       0.398       6.303         _N909            
 CLMA_58_181/C1                                                            r       counter_p[5]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.303         Logic Levels: 4  
                                                                                   Logic: 0.916ns(32.890%), Route: 1.869ns(67.110%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.254    1003.063         ntclkbufg_0      
 CLMA_58_181/CLK                                                           r       counter_p[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.406    1003.469                          
 clock uncertainty                                      -0.050    1003.419                          

 Setup time                                             -0.150    1003.269                          

 Data required time                                               1003.269                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.269                          
 Data arrival time                                                  -6.303                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.966                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_p[6]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.063
  Launch Clock Delay      :  3.518
  Clock Pessimism Removal :  0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.451       3.518         ntclkbufg_0      
 CLMA_58_180/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_180/Q2                    tco                   0.209       3.727 r       counter_p[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.354       4.081         counter_p[1]     
 CLMA_58_177/Y0                    td                    0.310       4.391 r       N58_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.393       4.784         _N817            
 CLMA_58_188/Y0                    td                    0.131       4.915 r       N58_mux9/gateop_perm/Z
                                   net (fanout=1)        0.485       5.400         _N761            
 CLMA_58_189/Y0                    td                    0.131       5.531 r       N58_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.239       5.770         _N844            
 CLMA_58_189/Y1                    td                    0.135       5.905 r       N58_mux19_7/gateop/Z
                                   net (fanout=20)       0.398       6.303         _N909            
 CLMA_58_181/A1                                                            r       counter_p[6]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.303         Logic Levels: 4  
                                                                                   Logic: 0.916ns(32.890%), Route: 1.869ns(67.110%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.254    1003.063         ntclkbufg_0      
 CLMA_58_181/CLK                                                           r       counter_p[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.406    1003.469                          
 clock uncertainty                                      -0.050    1003.419                          

 Setup time                                             -0.149    1003.270                          

 Data required time                                               1003.270                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.270                          
 Data arrival time                                                  -6.303                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.967                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_p[15]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.068
  Launch Clock Delay      :  3.518
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.451       3.518         ntclkbufg_0      
 CLMA_58_180/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_180/Q2                    tco                   0.209       3.727 r       counter_p[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.354       4.081         counter_p[1]     
 CLMA_58_177/Y0                    td                    0.310       4.391 r       N58_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.393       4.784         _N817            
 CLMA_58_188/Y0                    td                    0.131       4.915 r       N58_mux9/gateop_perm/Z
                                   net (fanout=1)        0.485       5.400         _N761            
 CLMA_58_189/Y0                    td                    0.131       5.531 r       N58_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.239       5.770         _N844            
 CLMA_58_189/Y1                    td                    0.135       5.905 r       N58_mux19_7/gateop/Z
                                   net (fanout=20)       0.377       6.282         _N909            
 CLMA_58_193/A1                                                            r       counter_p[15]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.282         Logic Levels: 4  
                                                                                   Logic: 0.916ns(33.140%), Route: 1.848ns(66.860%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.259    1003.068         ntclkbufg_0      
 CLMA_58_193/CLK                                                           r       counter_p[15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.396    1003.464                          
 clock uncertainty                                      -0.050    1003.414                          

 Setup time                                             -0.149    1003.265                          

 Data required time                                               1003.265                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.265                          
 Data arrival time                                                  -6.282                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.983                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_a[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_a[5]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.544
  Launch Clock Delay      :  3.080
  Clock Pessimism Removal :  -0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.271       3.080         ntclkbufg_0      
 CLMA_38_212/CLK                                                           r       counter_e_a[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_212/Q0                    tco                   0.197       3.277 f       counter_e_a[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.108       3.385         counter_e_a[5]   
 CLMS_38_221/AD                                                            f       dis_reg_a[5]/opit_0_inv/D

 Data arrival time                                                   3.385         Logic Levels: 0  
                                                                                   Logic: 0.197ns(64.590%), Route: 0.108ns(35.410%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.477       3.544         ntclkbufg_0      
 CLMS_38_221/CLK                                                           r       dis_reg_a[5]/opit_0_inv/CLK
 clock pessimism                                        -0.406       3.138                          
 clock uncertainty                                       0.000       3.138                          

 Hold time                                               0.028       3.166                          

 Data required time                                                  3.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.166                          
 Data arrival time                                                  -3.385                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.219                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[10]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[10]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.180  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.572
  Launch Clock Delay      :  3.134
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.325       3.134         ntclkbufg_0      
 CLMA_38_252/CLK                                                           r       counter_e_b[10]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_252/Q1                    tco                   0.197       3.331 f       counter_e_b[10]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.247       3.578         counter_e_b[10]  
 CLMA_38_244/AD                                                            f       dis_reg_b[10]/opit_0_inv/D

 Data arrival time                                                   3.578         Logic Levels: 0  
                                                                                   Logic: 0.197ns(44.369%), Route: 0.247ns(55.631%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.505       3.572         ntclkbufg_0      
 CLMA_38_244/CLK                                                           r       dis_reg_b[10]/opit_0_inv/CLK
 clock pessimism                                        -0.258       3.314                          
 clock uncertainty                                       0.000       3.314                          

 Hold time                                               0.028       3.342                          

 Data required time                                                  3.342                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.342                          
 Data arrival time                                                  -3.578                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.236                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[11]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[11]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.180  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.572
  Launch Clock Delay      :  3.134
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.325       3.134         ntclkbufg_0      
 CLMA_38_252/CLK                                                           r       counter_e_b[11]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_252/Q2                    tco                   0.197       3.331 f       counter_e_b[11]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.247       3.578         counter_e_b[11]  
 CLMA_38_244/CD                                                            f       dis_reg_b[11]/opit_0_inv/D

 Data arrival time                                                   3.578         Logic Levels: 0  
                                                                                   Logic: 0.197ns(44.369%), Route: 0.247ns(55.631%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.505       3.572         ntclkbufg_0      
 CLMA_38_244/CLK                                                           r       dis_reg_b[11]/opit_0_inv/CLK
 clock pessimism                                        -0.258       3.314                          
 clock uncertainty                                       0.000       3.314                          

 Hold time                                               0.027       3.341                          

 Data required time                                                  3.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.341                          
 Data arrival time                                                  -3.578                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.237                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.078
  Launch Clock Delay      :  3.518
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.451       3.518         ntclkbufg_0      
 CLMA_58_180/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_180/Q2                    tco                   0.209       3.727 r       counter_p[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.354       4.081         counter_p[1]     
 CLMA_58_177/Y0                    td                    0.310       4.391 r       N58_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.400       4.791         _N817            
 CLMA_66_176/Y1                    td                    0.167       4.958 r       N108_mux7_5/gateop_perm/Z
                                   net (fanout=1)        0.343       5.301         _N1005           
 CLMA_70_180/Y1                    td                    0.302       5.603 r       N108_mux14/gateop_perm/Z
                                   net (fanout=2)        0.357       5.960         _N929            
 CLMA_70_176/Y1                    td                    0.302       6.262 r       N303/gateop_perm/Z
                                   net (fanout=2)        0.202       6.464         N303             
 CLMA_70_176/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   6.464         Logic Levels: 4  
                                                                                   Logic: 1.290ns(43.788%), Route: 1.656ns(56.212%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.269    1003.078         ntclkbufg_0      
 CLMA_70_176/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                         0.396    1003.474                          
 clock uncertainty                                      -0.050    1003.424                          

 Recovery time                                          -0.223    1003.201                          

 Data required time                                               1003.201                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.201                          
 Data arrival time                                                  -6.464                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.737                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.533
  Launch Clock Delay      :  3.068
  Clock Pessimism Removal :  -0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.259       3.068         ntclkbufg_0      
 CLMA_58_193/CLK                                                           r       counter_p[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_193/Q0                    tco                   0.197       3.265 f       counter_p[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.499       3.764         counter_p[15]    
 CLMA_70_176/Y1                    td                    0.200       3.964 f       N303/gateop_perm/Z
                                   net (fanout=2)        0.152       4.116         N303             
 CLMA_70_176/RS                                                            f       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   4.116         Logic Levels: 1  
                                                                                   Logic: 0.397ns(37.882%), Route: 0.651ns(62.118%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.466       3.533         ntclkbufg_0      
 CLMA_70_176/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                        -0.396       3.137                          
 clock uncertainty                                       0.000       3.137                          

 Removal time                                           -0.186       2.951                          

 Data required time                                                  2.951                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.951                          
 Data arrival time                                                  -4.116                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.165                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.451       3.518         ntclkbufg_0      
 CLMA_58_181/CLK                                                           r       counter_p[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_181/Q1                    tco                   0.209       3.727 r       counter_p[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.517       4.244         counter_p[4]     
 CLMA_58_192/Y1                    td                    0.302       4.546 r       N66_mux3/gateop_perm/Z
                                   net (fanout=2)        0.357       4.903         _N818            
 CLMA_58_196/Y0                    td                    0.310       5.213 r       N87_mux7_7/gateop_perm/Z
                                   net (fanout=1)        0.530       5.743         _N855            
 CLMS_66_197/Y0                    td                    0.308       6.051 r       N87_mux13_6/gateop_perm/Z
                                   net (fanout=1)        0.355       6.406         _N1455           
 CLMA_70_200/Y0                    td                    0.171       6.577 r       N89_muxf6_perm/Y0
                                   net (fanout=1)        0.342       6.919         _N854            
 CLMA_70_189/Y3                    td                    0.217       7.136 f       N102_6/gateop_perm/Z
                                   net (fanout=1)        2.379       9.515         _N1010           
 IOL_7_349/DO                      td                    0.081       9.596 f       pwm4_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.596         pwm4_obuf/ntO    
 IOBS_0_349/PAD                    td                    2.049      11.645 f       pwm4_obuf/opit_0/O
                                   net (fanout=1)        0.092      11.737         pwm4             
 A8                                                                        f       pwm4 (port)      

 Data arrival time                                                  11.737         Logic Levels: 7  
                                                                                   Logic: 3.647ns(44.373%), Route: 4.572ns(55.627%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.451       3.518         ntclkbufg_0      
 CLMA_58_181/CLK                                                           r       counter_p[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_181/Q1                    tco                   0.209       3.727 r       counter_p[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.517       4.244         counter_p[4]     
 CLMA_58_193/Y2                    td                    0.312       4.556 r       N76_mux6_4/gateop_perm/Z
                                   net (fanout=1)        0.239       4.795         _N1469           
 CLMA_58_193/Y1                    td                    0.135       4.930 r       N76_mux8/gateop_perm/Z
                                   net (fanout=1)        0.362       5.292         _N773            
 CLMA_58_200/Y0                    td                    0.308       5.600 r       N76_mux12/gateop_perm/Z
                                   net (fanout=1)        0.632       6.232         _N920            
 CLMA_70_200/Y1                    td                    0.307       6.539 r       N89_muxf6_perm/Y1
                                   net (fanout=1)        0.362       6.901         _N851            
 CLMA_70_193/Y0                    td                    0.225       7.126 f       N81/gateop_perm/Z
                                   net (fanout=1)        2.141       9.267         nt_pwm2          
 IOL_7_322/DO                      td                    0.081       9.348 f       pwm2_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.348         pwm2_obuf/ntO    
 IOBD_0_322/PAD                    td                    2.049      11.397 f       pwm2_obuf/opit_0/O
                                   net (fanout=1)        0.097      11.494         pwm2             
 B6                                                                        f       pwm2 (port)      

 Data arrival time                                                  11.494         Logic Levels: 7  
                                                                                   Logic: 3.626ns(45.461%), Route: 4.350ns(54.539%)
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : rgb_p (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.480       3.547         ntclkbufg_0      
 CLMS_54_217/CLK                                                           r       counter_rgb[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_54_217/Q0                    tco                   0.209       3.756 r       counter_rgb[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.484       4.240         counter_rgb[4]   
 CLMA_58_208/Y2                    td                    0.227       4.467 r       N51_mux4_3/gateop_perm/Z
                                   net (fanout=1)        0.355       4.822         _N904            
 CLMA_54_208/Y1                    td                    0.302       5.124 r       N53/gateop_perm/Z
                                   net (fanout=1)        0.609       5.733         N53              
 CLMS_66_217/Y2                    td                    0.193       5.926 f       N55/gateop_perm/Z
                                   net (fanout=1)        3.270       9.196         _N1              
 IOL_151_22/DO                     td                    0.081       9.277 f       rgb_p_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.277         rgb_p_obuf/ntO   
 IOBD_152_22/PAD                   td                    2.049      11.326 f       rgb_p_obuf/opit_0/O
                                   net (fanout=1)        0.060      11.386         rgb_p            
 V16                                                                       f       rgb_p (port)     

 Data arrival time                                                  11.386         Logic Levels: 5  
                                                                                   Logic: 3.061ns(39.048%), Route: 4.778ns(60.952%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F7                                                      0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.055       0.055         echo_a           
 IOBD_0_294/DIN                    td                    0.781       0.836 r       echo_a_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.836         echo_a_ibuf/ntD  
 IOL_7_294/RX_DATA_DD              td                    0.071       0.907 r       echo_a_ibuf/opit_1/OUT
                                   net (fanout=1)        0.815       1.722         nt_echo_a        
 CLMA_38_236/M0                                                            r       echo_a1/opit_0_inv/D

 Data arrival time                                                   1.722         Logic Levels: 2  
                                                                                   Logic: 0.852ns(49.477%), Route: 0.870ns(50.523%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E5                                                      0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.036       0.036         echo_b           
 IOBD_0_326/DIN                    td                    0.781       0.817 r       echo_b_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.817         echo_b_ibuf/ntD  
 IOL_7_326/RX_DATA_DD              td                    0.071       0.888 r       echo_b_ibuf/opit_1/OUT
                                   net (fanout=1)        0.838       1.726         nt_echo_b        
 CLMA_38_264/M0                                                            r       echo_b1/opit_0_inv/D

 Data arrival time                                                   1.726         Logic Levels: 2  
                                                                                   Logic: 0.852ns(49.363%), Route: 0.874ns(50.637%)
====================================================================================================

====================================================================================================

Startpoint  : echo_en_n (port)
Endpoint    : nr_b/opit_0_inv_L6Q_perm/CE
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 D8                                                      0.000       0.000 r       echo_en_n (port) 
                                   net (fanout=1)        0.088       0.088         echo_en_n        
 IOBS_0_361/DIN                    td                    0.781       0.869 r       echo_en_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.869         echo_en_n_ibuf/ntD
 IOL_7_361/RX_DATA_DD              td                    0.071       0.940 r       echo_en_n_ibuf/opit_1/OUT
                                   net (fanout=4)        1.008       1.948         nt_echo_en_n     
 CLMA_30_257/CE                                                            r       nr_b/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   1.948         Logic Levels: 2  
                                                                                   Logic: 0.852ns(43.737%), Route: 1.096ns(56.263%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 7.000 sec
Action report_timing: CPU time elapsed is 6.359 sec
Current time: Mon Jul 17 01:33:13 2023
Action report_timing: Peak memory pool usage is 323,342,336 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Mon Jul 17 01:33:15 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.312500 sec.
Generating architecture configuration.
The bitstream file is "D:/VERILOG/smart_car/prj/generate_bitstream/smart_car.sbit"
Generate programming file takes 10.406250 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 16.000 sec
Action gen_bit_stream: CPU time elapsed is 15.750 sec
Current time: Mon Jul 17 01:33:31 2023
Action gen_bit_stream: Peak memory pool usage is 341,213,184 bytes
Process "Generate Bitstream" done.
Compiling architecture definition.
Compiling architecture definition.
I: Flow-6004: Design file modified: "D:/VERILOG/smart_car/prj/source/rtl/smart_car.v". 


Process "Compile" started.
Current time: Mon Jul 17 01:39:08 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0001: Analyzing file D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0002: Analyzing module smart_car (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v successfully.
 0.001417s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "smart_car" is set as top module.
Executing : rtl-elaborate successfully.
 0.008176s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.005567s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (280.7%)
Start rtl-infer.
E: Sdm-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 31)]: Logic for i does not match a standard flip-flop.
Program Error Out.
Compiling architecture definition.
Compiling architecture definition.
I: Flow-6004: Design file modified: "D:/VERILOG/smart_car/prj/source/rtl/smart_car.v". 


Process "Compile" started.
Current time: Mon Jul 17 01:40:33 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0001: Analyzing file D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0002: Analyzing module smart_car (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v successfully.
 0.001361s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "smart_car" is set as top module.
Executing : rtl-elaborate successfully.
 0.008051s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (194.1%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.005562s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-infer.
E: Sdm-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 31)]: Logic for i does not match a standard flip-flop.
Program Error Out.


Process "Compile" started.
Current time: Mon Jul 17 01:40:55 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0001: Analyzing file D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0002: Analyzing module smart_car (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v successfully.
 0.001410s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "smart_car" is set as top module.
Executing : rtl-elaborate successfully.
 0.007887s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.005495s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (284.4%)
Start rtl-infer.
E: Sdm-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 31)]: Logic for i does not match a standard flip-flop.
Program Error Out.
Compiling architecture definition.
I: Flow-6004: Design file modified: "D:/VERILOG/smart_car/prj/source/rtl/smart_car.v". 


Process "Compile" started.
Current time: Mon Jul 17 01:41:17 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0001: Analyzing file D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0002: Analyzing module smart_car (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v successfully.
 0.001320s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "smart_car" is set as top module.
Executing : rtl-elaborate successfully.
 0.007910s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.005612s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (278.4%)
Start rtl-infer.
E: Sdm-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 31)]: Logic for i does not match a standard flip-flop.
Program Error Out.
Compiling architecture definition.
Compiling architecture definition.
I: Flow-6004: Design file modified: "D:/VERILOG/smart_car/prj/source/rtl/smart_car.v". 


Process "Compile" started.
Current time: Mon Jul 17 01:41:57 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0001: Analyzing file D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0002: Analyzing module smart_car (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v successfully.
 0.001344s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "smart_car" is set as top module.
Executing : rtl-elaborate successfully.
 0.007954s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (196.4%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.005654s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-infer.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 295)]: Latch is generated for signal next_state_b, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 28)]: Latch is generated for signal reg_rgb, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 224)]: Latch is generated for signal next_state_a, possible missing assignment in an if or case statement.
Executing : rtl-infer successfully.
 0.049214s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (95.2%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.002949s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (529.9%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.015614s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (100.1%)
Start FSM inference.
Executing : FSM inference successfully.
 0.002636s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start sdm2adm.
I: Constant propagation done on N52 (bmsWIDEMUX).
I: Constant propagation done on N53 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 0.029758s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (105.0%)
Saving design to DB.
Action compile: Real time elapsed is 3.000 sec
Action compile: CPU time elapsed is 2.766 sec
Current time: Mon Jul 17 01:42:00 2023
Action compile: Peak memory pool usage is 112,181,248 bytes
Process "Compile" done.
Compiling architecture definition.
Compiling architecture definition.
I: Flow-6004: Design file modified: "D:/VERILOG/smart_car/prj/source/rtl/smart_car.v". 


Process "Compile" started.
Current time: Mon Jul 17 01:42:39 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0001: Analyzing file D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0002: Analyzing module smart_car (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v successfully.
 0.001445s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "smart_car" is set as top module.
Executing : rtl-elaborate successfully.
 0.007742s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (201.8%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.005733s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-infer.
W: Sdm-2005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 28)]: No value assigned under clock for signal reg_rgb, possible generate latch.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 28)]: Latch is generated for signal reg_rgb, possible missing assignment in an if or case statement.
E: Sdm-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 17)]: Logic for rgb_p does not match a standard flip-flop.
Program Error Out.
Compiling architecture definition.
Compiling architecture definition.
I: Flow-6004: Design file modified: "D:/VERILOG/smart_car/prj/source/rtl/smart_car.v". 


Process "Compile" started.
Current time: Mon Jul 17 01:43:09 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0001: Analyzing file D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0002: Analyzing module smart_car (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v successfully.
 0.001430s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "smart_car" is set as top module.
Executing : rtl-elaborate successfully.
 0.008172s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.005677s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-infer.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 295)]: Latch is generated for signal next_state_b, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 28)]: Latch is generated for signal reg_rgb, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 224)]: Latch is generated for signal next_state_a, possible missing assignment in an if or case statement.
Executing : rtl-infer successfully.
 0.050076s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (93.6%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.002930s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.015750s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (99.2%)
Start FSM inference.
Executing : FSM inference successfully.
 0.002626s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start sdm2adm.
I: Constant propagation done on N52 (bmsWIDEMUX).
I: Constant propagation done on N53 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 0.030720s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (101.7%)
Saving design to DB.
Action compile: Real time elapsed is 3.000 sec
Action compile: CPU time elapsed is 2.719 sec
Current time: Mon Jul 17 01:43:13 2023
Action compile: Peak memory pool usage is 112,488,448 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Jul 17 01:43:21 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351568

Generated by Fabric Compiler ( version 2020.2-Lite <build 59895> ) at Mon Jul 17 01:43:24 2023


Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/source/source/smart_car.fdc(line number: 68)] | Port a has been placed at location C8, whose type is share pin.
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/source/source/smart_car.fdc(line number: 72)] | Port b has been placed at location E8, whose type is share pin.
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/source/source/smart_car.fdc(line number: 88)] | Port echo_en_n has been placed at location D8, whose type is share pin.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk_Inferred [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name sys_clk_Inferred [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins N311:Z
Executing : get_pins N311:Z successfully.
Executing : create_clock -name N311/Z_Inferred [get_pins N311:Z] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name N311/Z_Inferred [get_pins N311:Z] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins N308:Z
Executing : get_pins N308:Z successfully.
Executing : create_clock -name N308/Z_Inferred [get_pins N308:Z] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name N308/Z_Inferred [get_pins N308:Z] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group sys_clk_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group sys_clk_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group N311/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group N311/Z_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group N308/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group N308/Z_Inferred successfully.
Start pre-mapping.
Executing : pre-mapping successfully.
 0.034274s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (91.2%)
Start mod-gen.
I: Constant propagation done on N16_bc0 (bmsREDAND).
I: Constant propagation done on N42_sum2 (bmsREDXOR).
I: Constant propagation done on N42_ab2 (bmsREDAND).
I: Constant propagation done on N42_ac2 (bmsREDAND).
I: Constant propagation done on N42_sum4 (bmsREDXOR).
I: Constant propagation done on N16_sum0 (bmsREDXOR).
I: Constant propagation done on N16_ab0 (bmsREDAND).
I: Constant propagation done on N42_ac1 (bmsREDAND).
I: Constant propagation done on N42_maj0 (bmsREDXOR).
I: Constant propagation done on N42_ab0 (bmsREDAND).
Executing : mod-gen successfully.
 0.064875s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (96.3%)
Start logic-optimization.
Executing : logic-optimization successfully.
 1.117175s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (100.7%)
Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully.
 0.033646s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (92.9%)
Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully.
 1.515443s wall, 1.500000s user + 0.015625s system = 1.515625s CPU (100.0%)
Start tech-optimization.
Executing : tech-optimization successfully.
 0.081849s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (95.5%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.000063s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 0.000260s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

Cell Usage:
GTP_DFF_C                    53 uses
GTP_DFF_CE                  117 uses
GTP_DFF_E                     4 uses
GTP_DLATCH                    4 uses
GTP_DLATCH_C                  1 use
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                      2 uses
GTP_LUT2                     77 uses
GTP_LUT3                      9 uses
GTP_LUT4                     43 uses
GTP_LUT5                     53 uses
GTP_LUT5CARRY               113 uses
GTP_MUX2LUT6                  4 uses

I/O ports: 26
GTP_INBUF                  11 uses
GTP_OUTBUF                 15 uses

Mapping Summary:
Total LUTs: 297 of 17536 (1.69%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 297
Total Registers: 174 of 26304 (0.66%)
Total Latches: 5

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 26 of 240 (10.83%)


Number of unique control sets : 14
  CLK(nt_sys_clk), C(N276)                         : 1
  CLK(nt_sys_clk), C(~nt_sys_rst_n)                : 52
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N224)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N229)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N266)      : 24
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N269)      : 5
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N284)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N291)      : 2
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N298)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N305)      : 2
  CLK(nt_sys_clk), CE(~nt_echo_en_n)               : 4
  G(N276), C(N275)                                 : 1
  G(N308)                                          : 2
  G(N311)                                          : 2


Number of DFF:CE Signals : 9
  N224(from GTP_LUT2:Z)                            : 21
  N229(from GTP_LUT2:Z)                            : 21
  N266(from GTP_LUT5:Z)                            : 24
  N269(from GTP_LUT5:Z)                            : 5
  N284(from GTP_LUT4:Z)                            : 21
  N291(from GTP_LUT4:Z)                            : 2
  N298(from GTP_LUT4:Z)                            : 21
  N305(from GTP_LUT4:Z)                            : 2
  ~nt_echo_en_n(from GTP_INV:Z)                    : 4

Number of DFF:CLK Signals : 1
  nt_sys_clk(from GTP_INBUF:O)                     : 174

Number of DFF:CP Signals : 2
  N276(from GTP_LUT5:Z)                            : 1
  ~nt_sys_rst_n(from GTP_INV:Z)                    : 169

Number of DLATCH:CP Signals : 1
  N275(from GTP_LUT5:Z)                            : 1

Number of DLATCH:G Signals : 3
  N276(from GTP_LUT5:Z)                            : 1
  N308(from GTP_LUT2:Z)                            : 2
  N311(from GTP_LUT2:Z)                            : 2

Design 'smart_car' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to smart_car_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
C: STA-3011: Clock pin 'next_state_a[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_a[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'pwm_ab_cp/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'l1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_ab' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rgb_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'trig' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_en_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'en_ab' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred         1000.000     {0 500}        Declared               174           0  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               sys_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred             1.000 MHz     240.269 MHz       1000.000          4.162        995.838
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.838       0.000              0            284
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.881       0.000              0            284
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           996.104       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.876       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.279       0.000              0            174
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : counter_p[8]/CLK (GTP_DFF_C)
Endpoint    : counter_p[9]/D (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[8]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[8]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.651       4.742         counter_p[8]     
                                                                                   N106_mux7_1/I2 (GTP_LUT3)
                                   td                    0.229       4.971 f       N106_mux7_1/Z (GTP_LUT3)
                                   net (fanout=2)        0.480       5.451         _N1310           
                                                                                   N56_mux9/I0 (GTP_LUT4)
                                   td                    0.239       5.690 f       N56_mux9/Z (GTP_LUT4)
                                   net (fanout=1)        0.465       6.155         _N804            
                                                                                   N56_mux13_3/I4 (GTP_LUT5)
                                   td                    0.174       6.329 f       N56_mux13_3/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.794         _N886            
                                                                                   N56_mux19_7/I4 (GTP_LUT5)
                                   td                    0.174       6.968 f       N56_mux19_7/Z (GTP_LUT5)
                                   net (fanout=20)       0.714       7.682         _N963            
                                                                                   N272[9]/I1 (GTP_LUT2)
                                   td                    0.164       7.846 r       N272[9]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       7.846         _N1082           
                                                                           r       counter_p[9]/D (GTP_DFF_C)

 Data arrival time                                                   7.846         Logic Levels: 5  
                                                                                   Logic: 1.305ns(31.985%), Route: 2.775ns(68.015%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555    1003.766         nt_sys_clk       
                                                                           r       counter_p[9]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.032    1003.684                          

 Data required time                                               1003.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.684                          
 Data arrival time                                                  -7.846                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.838                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[8]/CLK (GTP_DFF_C)
Endpoint    : counter_p[0]/D (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[8]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[8]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.651       4.742         counter_p[8]     
                                                                                   N106_mux7_1/I2 (GTP_LUT3)
                                   td                    0.229       4.971 f       N106_mux7_1/Z (GTP_LUT3)
                                   net (fanout=2)        0.480       5.451         _N1310           
                                                                                   N56_mux9/I0 (GTP_LUT4)
                                   td                    0.239       5.690 f       N56_mux9/Z (GTP_LUT4)
                                   net (fanout=1)        0.465       6.155         _N804            
                                                                                   N56_mux13_3/I4 (GTP_LUT5)
                                   td                    0.174       6.329 f       N56_mux13_3/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.794         _N886            
                                                                                   N56_mux19_7/I4 (GTP_LUT5)
                                   td                    0.174       6.968 f       N56_mux19_7/Z (GTP_LUT5)
                                   net (fanout=20)       0.714       7.682         _N963            
                                                                                   N272[0]/I1 (GTP_LUT2)
                                   td                    0.164       7.846 r       N272[0]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       7.846         _N1141           
                                                                           r       counter_p[0]/D (GTP_DFF_C)

 Data arrival time                                                   7.846         Logic Levels: 5  
                                                                                   Logic: 1.305ns(31.985%), Route: 2.775ns(68.015%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555    1003.766         nt_sys_clk       
                                                                           r       counter_p[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.032    1003.684                          

 Data required time                                               1003.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.684                          
 Data arrival time                                                  -7.846                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.838                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[8]/CLK (GTP_DFF_C)
Endpoint    : counter_p[1]/D (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[8]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[8]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.651       4.742         counter_p[8]     
                                                                                   N106_mux7_1/I2 (GTP_LUT3)
                                   td                    0.229       4.971 f       N106_mux7_1/Z (GTP_LUT3)
                                   net (fanout=2)        0.480       5.451         _N1310           
                                                                                   N56_mux9/I0 (GTP_LUT4)
                                   td                    0.239       5.690 f       N56_mux9/Z (GTP_LUT4)
                                   net (fanout=1)        0.465       6.155         _N804            
                                                                                   N56_mux13_3/I4 (GTP_LUT5)
                                   td                    0.174       6.329 f       N56_mux13_3/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.794         _N886            
                                                                                   N56_mux19_7/I4 (GTP_LUT5)
                                   td                    0.174       6.968 f       N56_mux19_7/Z (GTP_LUT5)
                                   net (fanout=20)       0.714       7.682         _N963            
                                                                                   N272[1]/I1 (GTP_LUT2)
                                   td                    0.164       7.846 r       N272[1]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       7.846         _N1081           
                                                                           r       counter_p[1]/D (GTP_DFF_C)

 Data arrival time                                                   7.846         Logic Levels: 5  
                                                                                   Logic: 1.305ns(31.985%), Route: 2.775ns(68.015%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555    1003.766         nt_sys_clk       
                                                                           r       counter_p[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.032    1003.684                          

 Data required time                                               1003.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.684                          
 Data arrival time                                                  -7.846                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.838                          
====================================================================================================

====================================================================================================

Startpoint  : nr_b/CLK (GTP_DFF_E)
Endpoint    : nr_b_led/D (GTP_DFF_E)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       nr_b/CLK (GTP_DFF_E)

                                   tco                   0.317       4.083 f       nr_b/Q (GTP_DFF_E)
                                   net (fanout=2)        0.597       4.680         nt_nr_b          
                                                                           f       nr_b_led/D (GTP_DFF_E)

 Data arrival time                                                   4.680         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.683%), Route: 0.597ns(65.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       nr_b_led/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[16]/CLK (GTP_DFF_CE)
Endpoint    : dis_reg_b[16]/D (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_e_b[16]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       counter_e_b[16]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.680         counter_e_b[16]  
                                                                           f       dis_reg_b[16]/D (GTP_DFF_CE)

 Data arrival time                                                   4.680         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.683%), Route: 0.597ns(65.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       dis_reg_b[16]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[15]/CLK (GTP_DFF_CE)
Endpoint    : dis_reg_b[15]/D (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_e_b[15]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       counter_e_b[15]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.680         counter_e_b[15]  
                                                                           f       dis_reg_b[15]/D (GTP_DFF_CE)

 Data arrival time                                                   4.680         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.683%), Route: 0.597ns(65.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       dis_reg_b[15]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[4]/CLK (GTP_DFF_C)
Endpoint    : pwm_ab_sel/C (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[4]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[4]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.630       4.721         counter_p[4]     
                                                                                   N56_mux4_5/I0 (GTP_LUT5)
                                   td                    0.282       5.003 r       N56_mux4_5/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       5.483         _N860            
                                                                                   N106_mux7_7/I3 (GTP_LUT4)
                                   td                    0.174       5.657 f       N106_mux7_7/Z (GTP_LUT4)
                                   net (fanout=1)        0.465       6.122         _N937            
                                                                                   N106_mux14/I4 (GTP_LUT5)
                                   td                    0.174       6.296 f       N106_mux14/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       6.776         _N981            
                                                                                   N276/I4 (GTP_LUT5)
                                   td                    0.164       6.940 r       N276/Z (GTP_LUT5)
                                   net (fanout=2)        0.395       7.335         N276             
                                                                           r       pwm_ab_sel/C (GTP_DFF_C)

 Data arrival time                                                   7.335         Logic Levels: 4  
                                                                                   Logic: 1.119ns(31.353%), Route: 2.450ns(68.647%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555    1003.766         nt_sys_clk       
                                                                           r       pwm_ab_sel/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Recovery time                                          -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -7.335                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.104                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[15]/CLK (GTP_DFF_C)
Endpoint    : pwm_ab_sel/C (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[15]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       counter_p[15]/Q (GTP_DFF_C)
                                   net (fanout=9)        0.672       4.755         counter_p[15]    
                                                                                   N276/I3 (GTP_LUT5)
                                   td                    0.281       5.036 f       N276/Z (GTP_LUT5)
                                   net (fanout=2)        0.395       5.431         N276             
                                                                           f       pwm_ab_sel/C (GTP_DFF_C)

 Data arrival time                                                   5.431         Logic Levels: 1  
                                                                                   Logic: 0.598ns(35.916%), Route: 1.067ns(64.084%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       pwm_ab_sel/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Removal time                                           -0.211       3.555                          

 Data required time                                                  3.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.555                          
 Data arrival time                                                  -5.431                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.876                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[5]/CLK (GTP_DFF_C)
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[5]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[5]/Q (GTP_DFF_C)
                                   net (fanout=6)        0.640       4.731         counter_p[5]     
                                                                                   N64_mux3/I0 (GTP_LUT4)
                                   td                    0.259       4.990 f       N64_mux3/Z (GTP_LUT4)
                                   net (fanout=2)        0.480       5.470         _N861            
                                                                                   N85_mux7_8/I4 (GTP_LUT5)
                                   td                    0.174       5.644 f       N85_mux7_8/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.109         _N898            
                                                                                   N85_mux13_3/I4 (GTP_LUT5)
                                   td                    0.174       6.283 f       N85_mux13_3/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.748         _N1522           
                                                                                   N85_mux16/I3 (GTP_LUT4)
                                   td                    0.174       6.922 f       N85_mux16/Z (GTP_LUT4)
                                   net (fanout=2)        0.480       7.402         _N897            
                                                                                   N100_6/I4 (GTP_LUT5)
                                   td                    0.174       7.576 f       N100_6/Z (GTP_LUT5)
                                   net (fanout=1)        0.749       8.325         _N1068           
                                                                                   pwm4_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.734 f       pwm4_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.734         pwm4             
 pwm4                                                                      f       pwm4 (port)      

 Data arrival time                                                  10.734         Logic Levels: 6  
                                                                                   Logic: 3.689ns(52.942%), Route: 3.279ns(47.058%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[8]/CLK (GTP_DFF_C)
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[8]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[8]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.651       4.742         counter_p[8]     
                                                                                   N106_mux7_1/I2 (GTP_LUT3)
                                   td                    0.229       4.971 f       N106_mux7_1/Z (GTP_LUT3)
                                   net (fanout=2)        0.480       5.451         _N1310           
                                                                                   N74_mux6_5/I4 (GTP_LUT5)
                                   td                    0.174       5.625 f       N74_mux6_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.090         _N936            
                                                                                   N74_mux10_6/I4 (GTP_LUT5)
                                   td                    0.174       6.264 f       N74_mux10_6/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.729         _N1039           
                                                                                   N74_mux16/I4 (GTP_LUT5)
                                   td                    0.174       6.903 f       N74_mux16/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       7.383         _N894            
                                                                                   N79/I3 (GTP_LUT4)
                                   td                    0.174       7.557 f       N79/Z (GTP_LUT4) 
                                   net (fanout=1)        0.749       8.306         nt_pwm2          
                                                                                   pwm2_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.715 f       pwm2_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.715         pwm2             
 pwm2                                                                      f       pwm2 (port)      

 Data arrival time                                                  10.715         Logic Levels: 6  
                                                                                   Logic: 3.659ns(52.655%), Route: 3.290ns(47.345%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[5]/CLK (GTP_DFF_C)
Endpoint    : pwm3 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[5]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[5]/Q (GTP_DFF_C)
                                   net (fanout=6)        0.640       4.731         counter_p[5]     
                                                                                   N64_mux3/I0 (GTP_LUT4)
                                   td                    0.259       4.990 f       N64_mux3/Z (GTP_LUT4)
                                   net (fanout=2)        0.480       5.470         _N861            
                                                                                   N85_mux7_8/I4 (GTP_LUT5)
                                   td                    0.174       5.644 f       N85_mux7_8/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.109         _N898            
                                                                                   N85_mux13_3/I4 (GTP_LUT5)
                                   td                    0.174       6.283 f       N85_mux13_3/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.748         _N1522           
                                                                                   N85_mux16/I3 (GTP_LUT4)
                                   td                    0.174       6.922 f       N85_mux16/Z (GTP_LUT4)
                                   net (fanout=2)        0.000       6.922         _N897            
                                                                                   N87/I0 (GTP_MUX2LUT6)
                                   td                    0.000       6.922 f       N87/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.749       7.671         nt_pwm3          
                                                                                   pwm3_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.080 f       pwm3_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.080         pwm3             
 pwm3                                                                      f       pwm3 (port)      

 Data arrival time                                                  10.080         Logic Levels: 6  
                                                                                   Logic: 3.515ns(55.670%), Route: 2.799ns(44.330%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 echo_a                                                  0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.000       0.000         echo_a           
                                                                                   echo_a_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       echo_a_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.175       2.386         nt_echo_a        
                                                                           r       echo_a1/D (GTP_DFF_C)

 Data arrival time                                                   2.386         Logic Levels: 1  
                                                                                   Logic: 1.211ns(50.754%), Route: 1.175ns(49.246%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 echo_b                                                  0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.000       0.000         echo_b           
                                                                                   echo_b_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       echo_b_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.175       2.386         nt_echo_b        
                                                                           r       echo_b1/D (GTP_DFF_C)

 Data arrival time                                                   2.386         Logic Levels: 1  
                                                                                   Logic: 1.211ns(50.754%), Route: 1.175ns(49.246%)
====================================================================================================

====================================================================================================

Startpoint  : echo_en_n (port)
Endpoint    : nr_b/CE (GTP_DFF_E)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 echo_en_n                                               0.000       0.000 r       echo_en_n (port) 
                                   net (fanout=1)        0.000       0.000         echo_en_n        
                                                                                   echo_en_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       echo_en_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_echo_en_n     
                                                                                   N164/I (GTP_INV) 
                                   td                    0.000       1.211 f       N164/Z (GTP_INV) 
                                   net (fanout=4)        1.398       2.609         N164             
                                                                           f       nr_b/CE (GTP_DFF_E)

 Data arrival time                                                   2.609         Logic Levels: 2  
                                                                                   Logic: 1.211ns(46.416%), Route: 1.398ns(53.584%)
====================================================================================================

====================================================================================================
Action synthesize: Real time elapsed is 8.000 sec
Action synthesize: CPU time elapsed is 7.563 sec
Current time: Mon Jul 17 01:43:29 2023
Action synthesize: Peak memory pool usage is 235,900,928 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Mon Jul 17 01:43:31 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file D:/VERILOG/smart_car/prj/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351568

Flattening design 'smart_car'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_sys_clk in design, driver pin O(instance sys_clk_ibuf) -> load pin CLK(instance counter_e_a[0]).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.125000 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
|      Logic Utilization|      Used|      Available|      Utilization(%)
+-------------------------------------------------------------------------+
|                    APM|         0|             30|                    0
|                IOCKDLY|         0|             24|                    0
|                     FF|       174|          26304|                    1
|                    LUT|       302|          17536|                    2
|        Distributed RAM|         0|           4440|                    0
|                    DLL|         0|              6|                    0
|                   DQSL|         0|             18|                    0
|                    DRM|         0|             48|                    0
|               FUSECODE|         0|              1|                    0
|                     IO|        26|            240|                   11
|                IOCKDIV|         0|             12|                    0
|               IOCKGATE|         0|             12|                    0
|                   IPAL|         0|              1|                    0
|                    PLL|         0|              6|                    0
|                   RCKB|         0|             24|                    0
|              SCANCHAIN|         0|              4|                    0
|                  START|         0|              1|                    0
|                   USCM|         1|             20|                    5
|                  HMEMC|         0|              2|                    0
|                    OSC|         0|              1|                    0
|                    ADC|         0|              1|                    0
|                CRYSTAL|         0|              6|                    0
|                  FLSIF|         0|              1|                    0
|                 RESCAL|         0|              6|                    0
|                   UDID|         0|              1|                    0
+-------------------------------------------------------------------------+

Design 'smart_car' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/VERILOG/smart_car/prj/device_map/flow_led.pcf has been covered.
Action dev_map: Real time elapsed is 6.000 sec
Action dev_map: CPU time elapsed is 5.766 sec
Current time: Mon Jul 17 01:43:37 2023
Action dev_map: Peak memory pool usage is 220,721,152 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Mon Jul 17 01:43:38 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file D:/VERILOG/smart_car/prj/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f D:/VERILOG/smart_car/prj/device_map/flow_led.pcf
Executing : def_port l1 -LOC D4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l1 -LOC D4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port l2 -LOC C6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l2 -LOC C6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port l3 -LOC A5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l3 -LOC A5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port l4 -LOC D6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l4 -LOC D6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_a -LOC F8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_a -LOC F8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_a_led -LOC F3 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_a_led -LOC F3 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_b -LOC E6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_b -LOC E6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_b_led -LOC J6 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_b_led -LOC J6 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm1 -LOC R13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm1 -LOC R13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm2 -LOC B6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm2 -LOC B6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm3 -LOC B7 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm3 -LOC B7 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm4 -LOC A8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm4 -LOC A8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm_ab -LOC P13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm_ab -LOC P13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port rgb_p -LOC V16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port rgb_p -LOC V16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port trig -LOC E7 -IOSTANDARD LVTTL33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port trig -LOC E7 -IOSTANDARD LVTTL33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port a -LOC C8 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/device_map/flow_led.pcf(line number: 18)] | Port a has been placed at location C8, whose type is share pin.
Executing : def_port a -LOC C8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port b -LOC E8 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/device_map/flow_led.pcf(line number: 19)] | Port b has been placed at location E8, whose type is share pin.
Executing : def_port b -LOC E8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port echo_a -LOC F7 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port echo_a -LOC F7 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port echo_b -LOC E5 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port echo_b -LOC E5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port echo_en_n -LOC D8 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/device_map/flow_led.pcf(line number: 22)] | Port echo_en_n has been placed at location D8, whose type is share pin.
Executing : def_port echo_en_n -LOC D8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port en_ab -LOC T13 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port en_ab -LOC T13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port p1 -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port p1 -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port p2 -LOC R17 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port p2 -LOC R17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port p3 -LOC R18 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port p3 -LOC R18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port sys_clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP
Executing : def_port sys_clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP successfully.
Executing : def_port sys_rst_n -LOC G5 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -BUS_KEEPER PULLUP
Executing : def_port sys_rst_n -LOC G5 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -BUS_KEEPER PULLUP successfully.
Executing : apply_constraint -f D:/VERILOG/smart_car/prj/device_map/flow_led.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 467485


Placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Pre global placement takes 1.80 sec.
Run super clustering :
	Initial slack 992365.
	1 iterations finished.
	Final slack 992365.
Super clustering done.
Design Utilization : 2%.
Global placement takes 0.19 sec.
Wirelength after global placement is 2621.
Placed fixed group with base inst a_ibuf/opit_1 on IOL_7_362.
Placed fixed group with base inst b_ibuf/opit_1 on IOL_7_366.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed group with base inst echo_a_ibuf/opit_1 on IOL_7_294.
Placed fixed group with base inst echo_b_ibuf/opit_1 on IOL_7_326.
Placed fixed group with base inst echo_en_n_ibuf/opit_1 on IOL_7_361.
Placed fixed group with base inst en_ab_ibuf/opit_1 on IOL_151_13.
Placed fixed group with base inst l1_obuf/opit_1 on IOL_7_333.
Placed fixed group with base inst l2_obuf/opit_1 on IOL_7_358.
Placed fixed group with base inst l3_obuf/opit_1 on IOL_7_297.
Placed fixed group with base inst l4_obuf/opit_1 on IOL_7_357.
Placed fixed group with base inst nr_a_led_obuf/opit_1 on IOL_7_229.
Placed fixed group with base inst nr_a_obuf/opit_1 on IOL_7_293.
Placed fixed group with base inst nr_b_led_obuf/opit_1 on IOL_7_226.
Placed fixed group with base inst nr_b_obuf/opit_1 on IOL_7_325.
Placed fixed group with base inst p1_ibuf/opit_1 on IOL_151_114.
Placed fixed group with base inst p2_ibuf/opit_1 on IOL_151_50.
Placed fixed group with base inst p3_ibuf/opit_1 on IOL_151_49.
Placed fixed group with base inst pwm1_obuf/opit_1 on IOL_151_14.
Placed fixed group with base inst pwm2_obuf/opit_1 on IOL_7_322.
Placed fixed group with base inst pwm3_obuf/opit_1 on IOL_7_330.
Placed fixed group with base inst pwm4_obuf/opit_1 on IOL_7_349.
Placed fixed group with base inst pwm_ab_obuf/opit_1 on IOL_151_10.
Placed fixed group with base inst rgb_p_obuf/opit_1 on IOL_151_22.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst sys_rst_n_ibuf/opit_1 on IOL_7_241.
Placed fixed group with base inst trig_obuf/opit_1 on IOL_7_365.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_2_144.
Placed fixed instance BKCL_auto_2 on BKCL_154_20.
Wirelength after Macro cell placement is 2621.
Macro cell placement takes 0.00 sec.
Run super clustering :
	Initial slack 992365.
	1 iterations finished.
	Final slack 992365.
Super clustering done.
Design Utilization : 2%.
Wirelength after post global placement is 2621.
Post global placement takes 0.25 sec.
Wirelength after legalization is 2884.
Legalization takes 0.06 sec.
Worst slack before Replication Place is 996446.
Wirelength after replication placement is 2884.
Legalized cost 996446.000000.
The detailed placement ends at 10th iteration.
Wirelength after detailed placement is 2739.
Timing-driven detailed placement takes 0.63 sec.
Placement done.
Total placement takes 3.13 sec.
Finished placement. (CPU time elapsed 0h:00m:03s)

Routing started.
Building routing graph takes 1.73 sec.
Worst slack is 997184.
Processing design graph takes 0.17 sec.
Total memory for routing:
	47.037361 M.
Total nets for routing : 505.
Global Routing step 1 takes 0.00 sec.
Global Routing step 2 takes 0.00 sec.
Global Routing step 3 takes 0.00 sec.
Global Routing step 1 takes 0.00 sec.
Global Routing step 2 takes 0.02 sec.
Unrouted nets 8 at the end of iteration 0.
Unrouted nets 0 at the end of iteration 1.
Global Routing step 3 takes 0.16 sec.
Global routing takes 0.17 sec.
Total 532 subnets.
    forward max bucket size 83 , backward 42.
        Unrouted nets 310 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.078125 sec.
    forward max bucket size 22 , backward 32.
        Unrouted nets 226 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.062500 sec.
    forward max bucket size 34 , backward 32.
        Unrouted nets 158 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.031250 sec.
    forward max bucket size 19 , backward 34.
        Unrouted nets 118 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.031250 sec.
    forward max bucket size 21 , backward 50.
        Unrouted nets 83 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 23 , backward 183.
        Unrouted nets 51 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 131.
        Unrouted nets 36 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 55.
        Unrouted nets 12 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.015625 sec.
    forward max bucket size 18 , backward 56.
        Unrouted nets 2 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 34.
        Unrouted nets 0 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
Detailed routing takes 0.25 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.28 sec.
Cleanup routing takes 0.06 sec.
Routing done.
Total routing takes 2.92 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
|         Logic Utilization|      Used|      Available|      Utilization(%)
+----------------------------------------------------------------------------+
|                Use of ADC|         0|              1|                    0
|                Use of APM|         0|             30|                    0
|               Use of BKCL|         3|              6|                   50
|               Use of CLMA|        96|           3274|                    3
|                        FF|       124|          19644|                    1
|                       LUT|       258|          13096|                    2
|              LUT-FF pairs|        83|          13096|                    1
|               Use of CLMS|        32|           1110|                    3
|                        FF|        50|           6660|                    1
|                       LUT|        55|           4440|                    1
|              LUT-FF pairs|        16|           4440|                    1
|           Distributed RAM|         0|           4440|                    0
|            Use of CRYSTAL|         0|              6|                    0
|                Use of DRM|         0|             48|                    0
|              Use of FLSIF|         0|              1|                    0
|           Use of FUSECODE|         0|              1|                    0
|            Use of HARD0N1|         0|           2745|                    0
|              Use of HMEMC|         0|              2|                    0
|                 Use of IO|        26|            240|                   11
|                      IOBD|        14|            120|                   12
|                      IOBR|         1|              6|                   17
|                      IOBS|        11|            114|                   10
|                       DLL|         0|              6|                    0
|                      DQSL|         0|             18|                    0
|            Use of IOCKDIV|         0|             12|                    0
|            Use of IOCKDLY|         0|             24|                    0
|           Use of IOCKGATE|         0|             12|                    0
|      Use of IOCKGMUX_TEST|         0|             12|                    0
|                Use of IOL|        26|            240|                   11
|               Use of IPAL|         0|              1|                    0
|           Use of MFG_TEST|         0|              1|                    0
|                Use of OSC|         0|              1|                    0
|                Use of PLL|         0|              6|                    0
|       Use of PREGMUX_TEST|         0|              6|                    0
|               Use of RCKB|         0|             24|                    0
|       Use of RCKBMUX_TEST|         0|             12|                    0
|             Use of RESCAL|         0|              6|                    0
|          Use of SCANCHAIN|         0|              4|                    0
|              Use of START|         1|              1|                  100
|               Use of UDID|         0|              1|                    0
|               Use of USCM|         1|             20|                    5
|       Use of USCMMUX_TEST|         0|             20|                    0
|       Use of VCKBMUX_TEST|         0|             12|                    0
+----------------------------------------------------------------------------+

I: critical_path_diff_worst_slack: 0 ps. (place 60000 ps, route 60000 ps)
I: critical_path_diff_same_rate: 0.00%. (route 0, same 0)
Finished routing. (CPU time elapsed 0h:00m:07s)
Design 'smart_car' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 13.000 sec
Action pnr: CPU time elapsed is 12.625 sec
Current time: Mon Jul 17 01:43:51 2023
Action pnr: Peak memory pool usage is 424,525,824 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:07s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Mon Jul 17 01:43:53 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 467485

Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
C: STA-3011: Clock pin 'next_state_a[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_a[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'pwm_ab_cp/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'l1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_ab' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rgb_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'trig' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_en_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'en_ab' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.2-Lite <build 59895>)
| Date         : Mon Jul 17 01:44:00 2023
| Design       : smart_car
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred         1000.000     {0 500}        Declared               162           0  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               sys_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred             1.000 MHz     245.098 MHz       1000.000          4.080        995.920
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.920       0.000              0            467
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.117       0.000              0            467
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.259       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.147       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.291       0.000              0            162
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           996.704       0.000              0            467
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.176       0.000              0            467
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           996.162       0.000              0              1
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.036       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.609       0.000              0            162
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : counter_p[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_p[19]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.711
  Launch Clock Delay      :  4.367
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.803       4.367         ntclkbufg_0      
 CLMS_66_193/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_193/Q1                    tco                   0.261       4.628 r       counter_p[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.513       5.141         counter_p[1]     
 CLMA_58_188/Y0                    td                    0.383       5.524 r       N56_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.480       6.004         _N860            
 CLMA_66_188/Y2                    td                    0.284       6.288 r       N56_mux9/gateop_perm/Z
                                   net (fanout=1)        0.332       6.620         _N804            
 CLMS_66_193/Y2                    td                    0.384       7.004 r       N56_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.260       7.264         _N886            
 CLMS_66_193/Y0                    td                    0.164       7.428 r       N56_mux19_7/gateop/Z
                                   net (fanout=20)       0.672       8.100         _N963            
 CLMA_58_192/D1                                                            r       counter_p[19]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   8.100         Logic Levels: 4  
                                                                                   Logic: 1.476ns(39.539%), Route: 2.257ns(60.461%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.519    1003.711         ntclkbufg_0      
 CLMA_58_192/CLK                                                           r       counter_p[19]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.598    1004.309                          
 clock uncertainty                                      -0.050    1004.259                          

 Setup time                                             -0.239    1004.020                          

 Data required time                                               1004.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.020                          
 Data arrival time                                                  -8.100                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.920                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_p[17]/opit_0_inv_L5Q_perm/L3
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.057  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.712
  Launch Clock Delay      :  4.367
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.803       4.367         ntclkbufg_0      
 CLMS_66_193/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_193/Q1                    tco                   0.261       4.628 r       counter_p[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.513       5.141         counter_p[1]     
 CLMA_58_188/Y0                    td                    0.383       5.524 r       N56_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.480       6.004         _N860            
 CLMA_66_188/Y2                    td                    0.284       6.288 r       N56_mux9/gateop_perm/Z
                                   net (fanout=1)        0.332       6.620         _N804            
 CLMS_66_193/Y2                    td                    0.384       7.004 r       N56_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.260       7.264         _N886            
 CLMS_66_193/Y0                    td                    0.164       7.428 r       N56_mux19_7/gateop/Z
                                   net (fanout=20)       0.511       7.939         _N963            
 CLMS_66_181/B3                                                            r       counter_p[17]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   7.939         Logic Levels: 4  
                                                                                   Logic: 1.476ns(41.321%), Route: 2.096ns(58.679%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.520    1003.712         ntclkbufg_0      
 CLMS_66_181/CLK                                                           r       counter_p[17]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.598    1004.310                          
 clock uncertainty                                      -0.050    1004.260                          

 Setup time                                             -0.341    1003.919                          

 Data required time                                               1003.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.919                          
 Data arrival time                                                  -7.939                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.980                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_p[10]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.722
  Launch Clock Delay      :  4.367
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.803       4.367         ntclkbufg_0      
 CLMS_66_193/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_193/Q1                    tco                   0.261       4.628 r       counter_p[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.513       5.141         counter_p[1]     
 CLMA_58_188/Y0                    td                    0.383       5.524 r       N56_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.480       6.004         _N860            
 CLMA_66_188/Y2                    td                    0.284       6.288 r       N56_mux9/gateop_perm/Z
                                   net (fanout=1)        0.332       6.620         _N804            
 CLMS_66_193/Y2                    td                    0.384       7.004 r       N56_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.260       7.264         _N886            
 CLMS_66_193/Y0                    td                    0.164       7.428 r       N56_mux19_7/gateop/Z
                                   net (fanout=20)       0.474       7.902         _N963            
 CLMA_66_196/A1                                                            r       counter_p[10]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   7.902         Logic Levels: 4  
                                                                                   Logic: 1.476ns(41.754%), Route: 2.059ns(58.246%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.530    1003.722         ntclkbufg_0      
 CLMA_66_196/CLK                                                           r       counter_p[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.617    1004.339                          
 clock uncertainty                                      -0.050    1004.289                          

 Setup time                                             -0.248    1004.041                          

 Data required time                                               1004.041                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.041                          
 Data arrival time                                                  -7.902                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.139                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[10]/opit_0_inv_L5Q/CLK
Endpoint    : dis_reg_b[10]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.262  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.417
  Launch Clock Delay      :  3.783
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.591       3.783         ntclkbufg_0      
 CLMA_38_248/CLK                                                           r       counter_e_b[10]/opit_0_inv_L5Q/CLK

 CLMA_38_248/Q0                    tco                   0.223       4.006 f       counter_e_b[10]/opit_0_inv_L5Q/Q
                                   net (fanout=2)        0.189       4.195         counter_e_b[10]  
 CLMS_38_245/AD                                                            f       dis_reg_b[10]/opit_0_inv/D

 Data arrival time                                                   4.195         Logic Levels: 0  
                                                                                   Logic: 0.223ns(54.126%), Route: 0.189ns(45.874%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.853       4.417         ntclkbufg_0      
 CLMS_38_245/CLK                                                           r       dis_reg_b[10]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.045                          
 clock uncertainty                                       0.000       4.045                          

 Hold time                                               0.033       4.078                          

 Data required time                                                  4.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.078                          
 Data arrival time                                                  -4.195                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.117                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[6]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.292  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.431
  Launch Clock Delay      :  3.767
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.575       3.767         ntclkbufg_0      
 CLMA_38_244/CLK                                                           r       counter_e_b[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_244/Q2                    tco                   0.223       3.990 f       counter_e_b[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.259       4.249         counter_e_b[6]   
 CLMS_38_253/AD                                                            f       dis_reg_b[6]/opit_0_inv/D

 Data arrival time                                                   4.249         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.266%), Route: 0.259ns(53.734%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.867       4.431         ntclkbufg_0      
 CLMS_38_253/CLK                                                           r       dis_reg_b[6]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.059                          
 clock uncertainty                                       0.000       4.059                          

 Hold time                                               0.033       4.092                          

 Data required time                                                  4.092                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.092                          
 Data arrival time                                                  -4.249                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.157                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[7]/opit_0_inv_L5Q/CLK
Endpoint    : dis_reg_b[7]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.292  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.431
  Launch Clock Delay      :  3.767
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.575       3.767         ntclkbufg_0      
 CLMA_38_244/CLK                                                           r       counter_e_b[7]/opit_0_inv_L5Q/CLK

 CLMA_38_244/Q1                    tco                   0.223       3.990 f       counter_e_b[7]/opit_0_inv_L5Q/Q
                                   net (fanout=2)        0.253       4.243         counter_e_b[7]   
 CLMS_38_253/M3                                                            f       dis_reg_b[7]/opit_0_inv/D

 Data arrival time                                                   4.243         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.849%), Route: 0.253ns(53.151%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.867       4.431         ntclkbufg_0      
 CLMS_38_253/CLK                                                           r       dis_reg_b[7]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.059                          
 clock uncertainty                                       0.000       4.059                          

 Hold time                                              -0.016       4.043                          

 Data required time                                                  4.043                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.043                          
 Data arrival time                                                  -4.243                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.200                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.720
  Launch Clock Delay      :  4.367
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.803       4.367         ntclkbufg_0      
 CLMS_66_193/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_193/Q1                    tco                   0.261       4.628 r       counter_p[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.513       5.141         counter_p[1]     
 CLMA_58_188/Y0                    td                    0.383       5.524 r       N56_mux4_5/gateop_perm/Z
                                   net (fanout=2)        1.017       6.541         _N860            
 CLMA_66_180/Y1                    td                    0.209       6.750 r       N106_mux7_7/gateop_perm/Z
                                   net (fanout=1)        0.425       7.175         _N937            
 CLMA_66_172/Y1                    td                    0.382       7.557 r       N106_mux14/gateop_perm/Z
                                   net (fanout=2)        0.575       8.132         _N981            
 CLMA_70_180/Y0                    td                    0.214       8.346 r       N276/gateop_perm/Z
                                   net (fanout=2)        0.386       8.732         N276             
 CLMA_70_176/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   8.732         Logic Levels: 4  
                                                                                   Logic: 1.449ns(33.196%), Route: 2.916ns(66.804%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.528    1003.720         ntclkbufg_0      
 CLMA_70_176/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                         0.598    1004.318                          
 clock uncertainty                                      -0.050    1004.268                          

 Recovery time                                          -0.277    1003.991                          

 Data required time                                               1003.991                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.991                          
 Data arrival time                                                  -8.732                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.259                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[15]/opit_0_inv_L5Q/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.060  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.370
  Launch Clock Delay      :  3.712
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.520       3.712         ntclkbufg_0      
 CLMS_66_189/CLK                                                           r       counter_p[15]/opit_0_inv_L5Q/CLK

 CLMS_66_189/Q0                    tco                   0.223       3.935 f       counter_p[15]/opit_0_inv_L5Q/Q
                                   net (fanout=9)        0.202       4.137         counter_p[15]    
 CLMA_70_180/Y0                    td                    0.314       4.451 f       N276/gateop_perm/Z
                                   net (fanout=2)        0.257       4.708         N276             
 CLMA_70_176/RS                                                            f       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   4.708         Logic Levels: 1  
                                                                                   Logic: 0.537ns(53.916%), Route: 0.459ns(46.084%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.806       4.370         ntclkbufg_0      
 CLMA_70_176/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                        -0.598       3.772                          
 clock uncertainty                                       0.000       3.772                          

 Removal time                                           -0.211       3.561                          

 Data required time                                                  3.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.561                          
 Data arrival time                                                  -4.708                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.147                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.798       4.362         ntclkbufg_0      
 CLMA_66_188/CLK                                                           r       counter_p[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_188/Q0                    tco                   0.261       4.623 r       counter_p[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.840       5.463         counter_p[7]     
 CLMA_58_172/Y2                    td                    0.389       5.852 r       N67_mux4/gateop_perm/Z
                                   net (fanout=2)        0.263       6.115         _N851            
 CLMA_58_172/Y1                    td                    0.382       6.497 r       N90_mux10/gateop_perm/Z
                                   net (fanout=1)        0.614       7.111         _N939            
 CLMA_66_180/Y2                    td                    0.384       7.495 r       N90_mux16/gateop_perm/Z
                                   net (fanout=1)        1.004       8.499         _N900            
 CLMA_66_172/Y0                    td                    0.351       8.850 f       N100_6/gateop_perm/Z
                                   net (fanout=1)        2.726      11.576         _N1068           
 IOL_7_349/DO                      td                    0.122      11.698 f       pwm4_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.698         pwm4_obuf/ntO    
 IOBS_0_349/PAD                    td                    2.788      14.486 f       pwm4_obuf/opit_0/O
                                   net (fanout=1)        0.092      14.578         pwm4             
 A8                                                                        f       pwm4 (port)      

 Data arrival time                                                  14.578         Logic Levels: 6  
                                                                                   Logic: 4.677ns(45.781%), Route: 5.539ns(54.219%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.798       4.362         ntclkbufg_0      
 CLMA_66_188/CLK                                                           r       counter_p[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_188/Q0                    tco                   0.261       4.623 r       counter_p[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.840       5.463         counter_p[7]     
 CLMA_58_172/Y2                    td                    0.389       5.852 r       N67_mux4/gateop_perm/Z
                                   net (fanout=2)        0.568       6.420         _N851            
 CLMA_58_181/Y1                    td                    0.382       6.802 r       N67_mux11_6/gateop_perm/Z
                                   net (fanout=1)        0.482       7.284         _N971            
 CLMA_66_176/Y1                    td                    0.382       7.666 r       N69_muxf6_perm/Y1
                                   net (fanout=1)        0.634       8.300         _N890            
 CLMA_66_192/Y3                    td                    0.179       8.479 f       N79/gateop_perm/Z
                                   net (fanout=1)        2.530      11.009         nt_pwm2          
 IOL_7_322/DO                      td                    0.122      11.131 f       pwm2_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.131         pwm2_obuf/ntO    
 IOBD_0_322/PAD                    td                    2.788      13.919 f       pwm2_obuf/opit_0/O
                                   net (fanout=1)        0.097      14.016         pwm2             
 B6                                                                        f       pwm2 (port)      

 Data arrival time                                                  14.016         Logic Levels: 6  
                                                                                   Logic: 4.503ns(46.644%), Route: 5.151ns(53.356%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm1 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.798       4.362         ntclkbufg_0      
 CLMA_66_188/CLK                                                           r       counter_p[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_188/Q0                    tco                   0.261       4.623 r       counter_p[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.840       5.463         counter_p[7]     
 CLMA_58_172/Y2                    td                    0.389       5.852 r       N67_mux4/gateop_perm/Z
                                   net (fanout=2)        0.568       6.420         _N851            
 CLMA_58_181/Y1                    td                    0.382       6.802 r       N67_mux11_6/gateop_perm/Z
                                   net (fanout=1)        0.482       7.284         _N971            
 CLMA_66_176/Y6AB                  td                    0.352       7.636 f       N69_muxf6_perm/Z 
                                   net (fanout=1)        3.284      10.920         nt_pwm1          
 IOL_151_14/DO                     td                    0.122      11.042 f       pwm1_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.042         pwm1_obuf/ntO    
 IOBD_152_14/PAD                   td                    2.788      13.830 f       pwm1_obuf/opit_0/O
                                   net (fanout=1)        0.047      13.877         pwm1             
 R13                                                                       f       pwm1 (port)      

 Data arrival time                                                  13.877         Logic Levels: 5  
                                                                                   Logic: 4.294ns(45.129%), Route: 5.221ns(54.871%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F7                                                      0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.055       0.055         echo_a           
 IOBD_0_294/DIN                    td                    0.935       0.990 r       echo_a_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.990         echo_a_ibuf/ntD  
 IOL_7_294/RX_DATA_DD              td                    0.094       1.084 r       echo_a_ibuf/opit_1/OUT
                                   net (fanout=1)        0.921       2.005         nt_echo_a        
 CLMA_30_233/M2                                                            r       echo_a1/opit_0_inv/D

 Data arrival time                                                   2.005         Logic Levels: 2  
                                                                                   Logic: 1.029ns(51.322%), Route: 0.976ns(48.678%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E5                                                      0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.036       0.036         echo_b           
 IOBD_0_326/DIN                    td                    0.935       0.971 r       echo_b_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.971         echo_b_ibuf/ntD  
 IOL_7_326/RX_DATA_DD              td                    0.094       1.065 r       echo_b_ibuf/opit_1/OUT
                                   net (fanout=1)        0.986       2.051         nt_echo_b        
 CLMA_30_256/M2                                                            r       echo_b1/opit_0_inv/D

 Data arrival time                                                   2.051         Logic Levels: 2  
                                                                                   Logic: 1.029ns(50.171%), Route: 1.022ns(49.829%)
====================================================================================================

====================================================================================================

Startpoint  : echo_en_n (port)
Endpoint    : nr_b_led/opit_0_inv/CE
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 D8                                                      0.000       0.000 r       echo_en_n (port) 
                                   net (fanout=1)        0.088       0.088         echo_en_n        
 IOBS_0_361/DIN                    td                    0.935       1.023 r       echo_en_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.023         echo_en_n_ibuf/ntD
 IOL_7_361/RX_DATA_DD              td                    0.094       1.117 r       echo_en_n_ibuf/opit_1/OUT
                                   net (fanout=4)        1.265       2.382         nt_echo_en_n     
 CLMS_10_233/CE                                                            r       nr_b_led/opit_0_inv/CE

 Data arrival time                                                   2.382         Logic Levels: 2  
                                                                                   Logic: 1.029ns(43.199%), Route: 1.353ns(56.801%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : counter_p[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_p[19]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.065  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.068
  Launch Clock Delay      :  3.529
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.462       3.529         ntclkbufg_0      
 CLMS_66_193/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_193/Q1                    tco                   0.209       3.738 r       counter_p[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.401       4.139         counter_p[1]     
 CLMA_58_188/Y0                    td                    0.308       4.447 r       N56_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.403       4.850         _N860            
 CLMA_66_188/Y2                    td                    0.227       5.077 r       N56_mux9/gateop_perm/Z
                                   net (fanout=1)        0.269       5.346         _N804            
 CLMS_66_193/Y2                    td                    0.308       5.654 r       N56_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.239       5.893         _N886            
 CLMS_66_193/Y0                    td                    0.131       6.024 r       N56_mux19_7/gateop/Z
                                   net (fanout=20)       0.543       6.567         _N963            
 CLMA_58_192/D1                                                            r       counter_p[19]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.567         Logic Levels: 4  
                                                                                   Logic: 1.183ns(38.940%), Route: 1.855ns(61.060%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.259    1003.068         ntclkbufg_0      
 CLMA_58_192/CLK                                                           r       counter_p[19]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.396    1003.464                          
 clock uncertainty                                      -0.050    1003.414                          

 Setup time                                             -0.143    1003.271                          

 Data required time                                               1003.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.271                          
 Data arrival time                                                  -6.567                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.704                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_p[17]/opit_0_inv_L5Q_perm/L3
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.070
  Launch Clock Delay      :  3.529
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.462       3.529         ntclkbufg_0      
 CLMS_66_193/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_193/Q1                    tco                   0.209       3.738 r       counter_p[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.401       4.139         counter_p[1]     
 CLMA_58_188/Y0                    td                    0.308       4.447 r       N56_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.403       4.850         _N860            
 CLMA_66_188/Y2                    td                    0.227       5.077 r       N56_mux9/gateop_perm/Z
                                   net (fanout=1)        0.269       5.346         _N804            
 CLMS_66_193/Y2                    td                    0.308       5.654 r       N56_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.239       5.893         _N886            
 CLMS_66_193/Y0                    td                    0.131       6.024 r       N56_mux19_7/gateop/Z
                                   net (fanout=20)       0.402       6.426         _N963            
 CLMS_66_181/B3                                                            r       counter_p[17]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   6.426         Logic Levels: 4  
                                                                                   Logic: 1.183ns(40.835%), Route: 1.714ns(59.165%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.261    1003.070         ntclkbufg_0      
 CLMS_66_181/CLK                                                           r       counter_p[17]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.396    1003.466                          
 clock uncertainty                                      -0.050    1003.416                          

 Setup time                                             -0.217    1003.199                          

 Data required time                                               1003.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.199                          
 Data arrival time                                                  -6.426                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.773                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_p[9]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.079
  Launch Clock Delay      :  3.529
  Clock Pessimism Removal :  0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.462       3.529         ntclkbufg_0      
 CLMS_66_193/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_193/Q1                    tco                   0.209       3.738 r       counter_p[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.401       4.139         counter_p[1]     
 CLMA_58_188/Y0                    td                    0.308       4.447 r       N56_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.403       4.850         _N860            
 CLMA_66_188/Y2                    td                    0.227       5.077 r       N56_mux9/gateop_perm/Z
                                   net (fanout=1)        0.269       5.346         _N804            
 CLMS_66_193/Y2                    td                    0.308       5.654 r       N56_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.239       5.893         _N886            
 CLMS_66_193/Y0                    td                    0.131       6.024 r       N56_mux19_7/gateop/Z
                                   net (fanout=20)       0.402       6.426         _N963            
 CLMS_66_197/A1                                                            r       counter_p[9]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.426         Logic Levels: 4  
                                                                                   Logic: 1.183ns(40.835%), Route: 1.714ns(59.165%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.270    1003.079         ntclkbufg_0      
 CLMS_66_197/CLK                                                           r       counter_p[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.406    1003.485                          
 clock uncertainty                                      -0.050    1003.435                          

 Setup time                                             -0.149    1003.286                          

 Data required time                                               1003.286                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.286                          
 Data arrival time                                                  -6.426                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.860                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[10]/opit_0_inv_L5Q/CLK
Endpoint    : dis_reg_b[10]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.175  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.572
  Launch Clock Delay      :  3.139
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.330       3.139         ntclkbufg_0      
 CLMA_38_248/CLK                                                           r       counter_e_b[10]/opit_0_inv_L5Q/CLK

 CLMA_38_248/Q0                    tco                   0.197       3.336 f       counter_e_b[10]/opit_0_inv_L5Q/Q
                                   net (fanout=2)        0.182       3.518         counter_e_b[10]  
 CLMS_38_245/AD                                                            f       dis_reg_b[10]/opit_0_inv/D

 Data arrival time                                                   3.518         Logic Levels: 0  
                                                                                   Logic: 0.197ns(51.979%), Route: 0.182ns(48.021%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.505       3.572         ntclkbufg_0      
 CLMS_38_245/CLK                                                           r       dis_reg_b[10]/opit_0_inv/CLK
 clock pessimism                                        -0.258       3.314                          
 clock uncertainty                                       0.000       3.314                          

 Hold time                                               0.028       3.342                          

 Data required time                                                  3.342                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.342                          
 Data arrival time                                                  -3.518                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.176                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[6]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.218  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.593
  Launch Clock Delay      :  3.117
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.308       3.117         ntclkbufg_0      
 CLMA_38_244/CLK                                                           r       counter_e_b[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_244/Q2                    tco                   0.197       3.314 f       counter_e_b[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.247       3.561         counter_e_b[6]   
 CLMS_38_253/AD                                                            f       dis_reg_b[6]/opit_0_inv/D

 Data arrival time                                                   3.561         Logic Levels: 0  
                                                                                   Logic: 0.197ns(44.369%), Route: 0.247ns(55.631%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.526       3.593         ntclkbufg_0      
 CLMS_38_253/CLK                                                           r       dis_reg_b[6]/opit_0_inv/CLK
 clock pessimism                                        -0.258       3.335                          
 clock uncertainty                                       0.000       3.335                          

 Hold time                                               0.028       3.363                          

 Data required time                                                  3.363                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.363                          
 Data arrival time                                                  -3.561                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.198                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[7]/opit_0_inv_L5Q/CLK
Endpoint    : dis_reg_b[7]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.218  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.593
  Launch Clock Delay      :  3.117
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.308       3.117         ntclkbufg_0      
 CLMA_38_244/CLK                                                           r       counter_e_b[7]/opit_0_inv_L5Q/CLK

 CLMA_38_244/Q1                    tco                   0.198       3.315 r       counter_e_b[7]/opit_0_inv_L5Q/Q
                                   net (fanout=2)        0.244       3.559         counter_e_b[7]   
 CLMS_38_253/M3                                                            r       dis_reg_b[7]/opit_0_inv/D

 Data arrival time                                                   3.559         Logic Levels: 0  
                                                                                   Logic: 0.198ns(44.796%), Route: 0.244ns(55.204%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.526       3.593         ntclkbufg_0      
 CLMS_38_253/CLK                                                           r       dis_reg_b[7]/opit_0_inv/CLK
 clock pessimism                                        -0.258       3.335                          
 clock uncertainty                                       0.000       3.335                          

 Hold time                                              -0.003       3.332                          

 Data required time                                                  3.332                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.332                          
 Data arrival time                                                  -3.559                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.227                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.078
  Launch Clock Delay      :  3.529
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.462       3.529         ntclkbufg_0      
 CLMS_66_193/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_193/Q1                    tco                   0.209       3.738 r       counter_p[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.401       4.139         counter_p[1]     
 CLMA_58_188/Y0                    td                    0.308       4.447 r       N56_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.796       5.243         _N860            
 CLMA_66_180/Y1                    td                    0.167       5.410 r       N106_mux7_7/gateop_perm/Z
                                   net (fanout=1)        0.362       5.772         _N937            
 CLMA_66_172/Y1                    td                    0.307       6.079 r       N106_mux14/gateop_perm/Z
                                   net (fanout=2)        0.470       6.549         _N981            
 CLMA_70_180/Y0                    td                    0.171       6.720 r       N276/gateop_perm/Z
                                   net (fanout=2)        0.319       7.039         N276             
 CLMA_70_176/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   7.039         Logic Levels: 4  
                                                                                   Logic: 1.162ns(33.105%), Route: 2.348ns(66.895%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.269    1003.078         ntclkbufg_0      
 CLMA_70_176/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                         0.396    1003.474                          
 clock uncertainty                                      -0.050    1003.424                          

 Recovery time                                          -0.223    1003.201                          

 Data required time                                               1003.201                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.201                          
 Data arrival time                                                  -7.039                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.162                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[15]/opit_0_inv_L5Q/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.533
  Launch Clock Delay      :  3.070
  Clock Pessimism Removal :  -0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.261       3.070         ntclkbufg_0      
 CLMS_66_189/CLK                                                           r       counter_p[15]/opit_0_inv_L5Q/CLK

 CLMS_66_189/Q0                    tco                   0.197       3.267 f       counter_p[15]/opit_0_inv_L5Q/Q
                                   net (fanout=9)        0.196       3.463         counter_p[15]    
 CLMA_70_180/Y0                    td                    0.278       3.741 f       N276/gateop_perm/Z
                                   net (fanout=2)        0.246       3.987         N276             
 CLMA_70_176/RS                                                            f       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   3.987         Logic Levels: 1  
                                                                                   Logic: 0.475ns(51.799%), Route: 0.442ns(48.201%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.466       3.533         ntclkbufg_0      
 CLMA_70_176/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                        -0.396       3.137                          
 clock uncertainty                                       0.000       3.137                          

 Removal time                                           -0.186       2.951                          

 Data required time                                                  2.951                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.951                          
 Data arrival time                                                  -3.987                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.036                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.458       3.525         ntclkbufg_0      
 CLMA_66_188/CLK                                                           r       counter_p[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_188/Q0                    tco                   0.209       3.734 r       counter_p[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.669       4.403         counter_p[7]     
 CLMA_58_172/Y2                    td                    0.312       4.715 r       N67_mux4/gateop_perm/Z
                                   net (fanout=2)        0.242       4.957         _N851            
 CLMA_58_172/Y1                    td                    0.307       5.264 r       N90_mux10/gateop_perm/Z
                                   net (fanout=1)        0.500       5.764         _N939            
 CLMA_66_180/Y2                    td                    0.308       6.072 r       N90_mux16/gateop_perm/Z
                                   net (fanout=1)        0.787       6.859         _N900            
 CLMA_66_172/Y0                    td                    0.281       7.140 f       N100_6/gateop_perm/Z
                                   net (fanout=1)        2.509       9.649         _N1068           
 IOL_7_349/DO                      td                    0.081       9.730 f       pwm4_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.730         pwm4_obuf/ntO    
 IOBS_0_349/PAD                    td                    2.049      11.779 f       pwm4_obuf/opit_0/O
                                   net (fanout=1)        0.092      11.871         pwm4             
 A8                                                                        f       pwm4 (port)      

 Data arrival time                                                  11.871         Logic Levels: 6  
                                                                                   Logic: 3.547ns(42.499%), Route: 4.799ns(57.501%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.458       3.525         ntclkbufg_0      
 CLMA_66_188/CLK                                                           r       counter_p[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_188/Q0                    tco                   0.209       3.734 r       counter_p[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.669       4.403         counter_p[7]     
 CLMA_58_172/Y2                    td                    0.312       4.715 r       N67_mux4/gateop_perm/Z
                                   net (fanout=2)        0.466       5.181         _N851            
 CLMA_58_181/Y1                    td                    0.307       5.488 r       N67_mux11_6/gateop_perm/Z
                                   net (fanout=1)        0.377       5.865         _N971            
 CLMA_66_176/Y1                    td                    0.307       6.172 r       N69_muxf6_perm/Y1
                                   net (fanout=1)        0.481       6.653         _N890            
 CLMA_66_192/Y3                    td                    0.143       6.796 f       N79/gateop_perm/Z
                                   net (fanout=1)        2.486       9.282         nt_pwm2          
 IOL_7_322/DO                      td                    0.081       9.363 f       pwm2_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.363         pwm2_obuf/ntO    
 IOBD_0_322/PAD                    td                    2.049      11.412 f       pwm2_obuf/opit_0/O
                                   net (fanout=1)        0.097      11.509         pwm2             
 B6                                                                        f       pwm2 (port)      

 Data arrival time                                                  11.509         Logic Levels: 6  
                                                                                   Logic: 3.408ns(42.685%), Route: 4.576ns(57.315%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm1 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.458       3.525         ntclkbufg_0      
 CLMA_66_188/CLK                                                           r       counter_p[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_188/Q0                    tco                   0.209       3.734 r       counter_p[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.669       4.403         counter_p[7]     
 CLMA_58_172/Y2                    td                    0.312       4.715 r       N67_mux4/gateop_perm/Z
                                   net (fanout=2)        0.466       5.181         _N851            
 CLMA_58_181/Y1                    td                    0.307       5.488 r       N67_mux11_6/gateop_perm/Z
                                   net (fanout=1)        0.377       5.865         _N971            
 CLMA_66_176/Y6AB                  td                    0.282       6.147 f       N69_muxf6_perm/Z 
                                   net (fanout=1)        3.164       9.311         nt_pwm1          
 IOL_151_14/DO                     td                    0.081       9.392 f       pwm1_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.392         pwm1_obuf/ntO    
 IOBD_152_14/PAD                   td                    2.049      11.441 f       pwm1_obuf/opit_0/O
                                   net (fanout=1)        0.047      11.488         pwm1             
 R13                                                                       f       pwm1 (port)      

 Data arrival time                                                  11.488         Logic Levels: 5  
                                                                                   Logic: 3.240ns(40.688%), Route: 4.723ns(59.312%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F7                                                      0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.055       0.055         echo_a           
 IOBD_0_294/DIN                    td                    0.781       0.836 r       echo_a_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.836         echo_a_ibuf/ntD  
 IOL_7_294/RX_DATA_DD              td                    0.071       0.907 r       echo_a_ibuf/opit_1/OUT
                                   net (fanout=1)        0.765       1.672         nt_echo_a        
 CLMA_30_233/M2                                                            r       echo_a1/opit_0_inv/D

 Data arrival time                                                   1.672         Logic Levels: 2  
                                                                                   Logic: 0.852ns(50.957%), Route: 0.820ns(49.043%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E5                                                      0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.036       0.036         echo_b           
 IOBD_0_326/DIN                    td                    0.781       0.817 r       echo_b_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.817         echo_b_ibuf/ntD  
 IOL_7_326/RX_DATA_DD              td                    0.071       0.888 r       echo_b_ibuf/opit_1/OUT
                                   net (fanout=1)        0.804       1.692         nt_echo_b        
 CLMA_30_256/M2                                                            r       echo_b1/opit_0_inv/D

 Data arrival time                                                   1.692         Logic Levels: 2  
                                                                                   Logic: 0.852ns(50.355%), Route: 0.840ns(49.645%)
====================================================================================================

====================================================================================================

Startpoint  : echo_en_n (port)
Endpoint    : nr_b_led/opit_0_inv/CE
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 D8                                                      0.000       0.000 r       echo_en_n (port) 
                                   net (fanout=1)        0.088       0.088         echo_en_n        
 IOBS_0_361/DIN                    td                    0.781       0.869 r       echo_en_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.869         echo_en_n_ibuf/ntD
 IOL_7_361/RX_DATA_DD              td                    0.071       0.940 r       echo_en_n_ibuf/opit_1/OUT
                                   net (fanout=4)        1.020       1.960         nt_echo_en_n     
 CLMS_10_233/CE                                                            r       nr_b_led/opit_0_inv/CE

 Data arrival time                                                   1.960         Logic Levels: 2  
                                                                                   Logic: 0.852ns(43.469%), Route: 1.108ns(56.531%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 7.000 sec
Action report_timing: CPU time elapsed is 6.453 sec
Current time: Mon Jul 17 01:44:00 2023
Action report_timing: Peak memory pool usage is 324,014,080 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Mon Jul 17 01:44:02 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.312500 sec.
Generating architecture configuration.
The bitstream file is "D:/VERILOG/smart_car/prj/generate_bitstream/smart_car.sbit"
Generate programming file takes 10.734375 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 17.000 sec
Action gen_bit_stream: CPU time elapsed is 16.203 sec
Current time: Mon Jul 17 01:44:19 2023
Action gen_bit_stream: Peak memory pool usage is 340,582,400 bytes
Process "Generate Bitstream" done.
Process exit normally.
Process exit normally.
Compiling architecture definition.
I: Flow-6004: Design file modified: "D:/VERILOG/smart_car/prj/source/rtl/smart_car.v". 


Process "Generate Bitstream" started.
Current time: Mon Jul 17 01:53:49 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.328125 sec.
Generating architecture configuration.
E: Flow-0127: Process exits abnormally.


Process "Generate Bitstream" started.
Current time: Mon Jul 17 01:53:59 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.312500 sec.
Generating architecture configuration.
The bitstream file is "D:/VERILOG/smart_car/prj/generate_bitstream/smart_car.sbit"
Generate programming file takes 10.718750 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 17.000 sec
Action gen_bit_stream: CPU time elapsed is 16.125 sec
Current time: Mon Jul 17 01:54:16 2023
Action gen_bit_stream: Peak memory pool usage is 340,230,144 bytes
Process "Generate Bitstream" done.


Process "Compile" started.
Current time: Mon Jul 17 01:54:37 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0001: Analyzing file D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0002: Analyzing module smart_car (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v successfully.
 0.001446s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "smart_car" is set as top module.
Executing : rtl-elaborate successfully.
 0.007883s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (198.2%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.005709s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-infer.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 295)]: Latch is generated for signal next_state_b, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 28)]: Latch is generated for signal reg_rgb, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 224)]: Latch is generated for signal next_state_a, possible missing assignment in an if or case statement.
Executing : rtl-infer successfully.
 0.049649s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (94.4%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.002954s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (528.9%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.016046s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (97.4%)
Start FSM inference.
Executing : FSM inference successfully.
 0.002587s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start sdm2adm.
I: Constant propagation done on N52 (bmsWIDEMUX).
I: Constant propagation done on N53 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 0.030157s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (103.6%)
Saving design to DB.
Action compile: Real time elapsed is 3.000 sec
Action compile: CPU time elapsed is 2.766 sec
Current time: Mon Jul 17 01:54:40 2023
Action compile: Peak memory pool usage is 112,340,992 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Jul 17 01:54:40 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351568

Generated by Fabric Compiler ( version 2020.2-Lite <build 59895> ) at Mon Jul 17 01:54:43 2023


Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/source/source/smart_car.fdc(line number: 68)] | Port a has been placed at location C8, whose type is share pin.
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/source/source/smart_car.fdc(line number: 72)] | Port b has been placed at location E8, whose type is share pin.
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/source/source/smart_car.fdc(line number: 88)] | Port echo_en_n has been placed at location D8, whose type is share pin.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk_Inferred [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name sys_clk_Inferred [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins N313:Z
Executing : get_pins N313:Z successfully.
Executing : create_clock -name N313/Z_Inferred [get_pins N313:Z] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name N313/Z_Inferred [get_pins N313:Z] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins N310:Z
Executing : get_pins N310:Z successfully.
Executing : create_clock -name N310/Z_Inferred [get_pins N310:Z] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name N310/Z_Inferred [get_pins N310:Z] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group sys_clk_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group sys_clk_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group N313/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group N313/Z_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group N310/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group N310/Z_Inferred successfully.
Start pre-mapping.
Executing : pre-mapping successfully.
 0.035178s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (133.3%)
Start mod-gen.
I: Constant propagation done on N16_bc0 (bmsREDAND).
I: Constant propagation done on N42_sum2 (bmsREDXOR).
I: Constant propagation done on N42_ab2 (bmsREDAND).
I: Constant propagation done on N42_ac2 (bmsREDAND).
I: Constant propagation done on N42_sum4 (bmsREDXOR).
I: Constant propagation done on N16_sum0 (bmsREDXOR).
I: Constant propagation done on N16_ab0 (bmsREDAND).
I: Constant propagation done on N42_ac1 (bmsREDAND).
I: Constant propagation done on N42_maj0 (bmsREDXOR).
I: Constant propagation done on N42_ab0 (bmsREDAND).
Executing : mod-gen successfully.
 0.064212s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (97.3%)
Start logic-optimization.
Executing : logic-optimization successfully.
 1.140746s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (100.0%)
Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully.
 0.034066s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (91.7%)
Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully.
 1.566183s wall, 1.562500s user + 0.000000s system = 1.562500s CPU (99.8%)
Start tech-optimization.
Executing : tech-optimization successfully.
 0.083198s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (112.7%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.000064s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 0.000283s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

Cell Usage:
GTP_DFF_C                    53 uses
GTP_DFF_CE                  117 uses
GTP_DFF_E                     4 uses
GTP_DLATCH                    4 uses
GTP_DLATCH_C                  1 use
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                      1 use
GTP_LUT2                     80 uses
GTP_LUT3                      8 uses
GTP_LUT4                     42 uses
GTP_LUT5                     55 uses
GTP_LUT5CARRY               113 uses
GTP_MUX2LUT6                  5 uses

I/O ports: 26
GTP_INBUF                  11 uses
GTP_OUTBUF                 15 uses

Mapping Summary:
Total LUTs: 299 of 17536 (1.71%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 299
Total Registers: 174 of 26304 (0.66%)
Total Latches: 5

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 26 of 240 (10.83%)


Number of unique control sets : 14
  CLK(nt_sys_clk), C(N278)                         : 1
  CLK(nt_sys_clk), C(~nt_sys_rst_n)                : 52
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N224)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N229)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N268)      : 24
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N271)      : 5
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N286)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N293)      : 2
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N300)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N307)      : 2
  CLK(nt_sys_clk), CE(~nt_echo_en_n)               : 4
  G(N278), C(N277)                                 : 1
  G(N310)                                          : 2
  G(N313)                                          : 2


Number of DFF:CE Signals : 9
  N224(from GTP_LUT2:Z)                            : 21
  N229(from GTP_LUT2:Z)                            : 21
  N268(from GTP_LUT5:Z)                            : 24
  N271(from GTP_LUT5:Z)                            : 5
  N286(from GTP_LUT4:Z)                            : 21
  N293(from GTP_LUT4:Z)                            : 2
  N300(from GTP_LUT4:Z)                            : 21
  N307(from GTP_LUT4:Z)                            : 2
  ~nt_echo_en_n(from GTP_INV:Z)                    : 4

Number of DFF:CLK Signals : 1
  nt_sys_clk(from GTP_INBUF:O)                     : 174

Number of DFF:CP Signals : 2
  N278(from GTP_LUT5:Z)                            : 1
  ~nt_sys_rst_n(from GTP_INV:Z)                    : 169

Number of DLATCH:CP Signals : 1
  N277(from GTP_LUT5:Z)                            : 1

Number of DLATCH:G Signals : 3
  N278(from GTP_LUT5:Z)                            : 1
  N310(from GTP_LUT2:Z)                            : 2
  N313(from GTP_LUT2:Z)                            : 2

Design 'smart_car' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to smart_car_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
C: STA-3011: Clock pin 'next_state_a[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_a[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'pwm_ab_cp/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'l1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_ab' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rgb_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'trig' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_en_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'en_ab' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred         1000.000     {0 500}        Declared               174           0  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               sys_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred             1.000 MHz     242.189 MHz       1000.000          4.129        995.871
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.871       0.000              0            284
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.881       0.000              0            284
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           996.104       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.876       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.279       0.000              0            174
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : counter_p[4]/CLK (GTP_DFF_C)
Endpoint    : counter_p[9]/D (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[4]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[4]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.630       4.721         counter_p[4]     
                                                                                   N56_mux4_5/I0 (GTP_LUT5)
                                   td                    0.282       5.003 r       N56_mux4_5/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       5.483         _N860            
                                                                                   N56_mux9/I4 (GTP_LUT5)
                                   td                    0.174       5.657 f       N56_mux9/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.122         _N804            
                                                                                   N56_mux13_3/I4 (GTP_LUT5)
                                   td                    0.174       6.296 f       N56_mux13_3/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.761         _N886            
                                                                                   N56_mux19_7/I4 (GTP_LUT5)
                                   td                    0.174       6.935 f       N56_mux19_7/Z (GTP_LUT5)
                                   net (fanout=20)       0.714       7.649         _N963            
                                                                                   N274[9]/I1 (GTP_LUT2)
                                   td                    0.164       7.813 r       N274[9]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       7.813         _N1082           
                                                                           r       counter_p[9]/D (GTP_DFF_C)

 Data arrival time                                                   7.813         Logic Levels: 5  
                                                                                   Logic: 1.293ns(31.950%), Route: 2.754ns(68.050%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555    1003.766         nt_sys_clk       
                                                                           r       counter_p[9]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.032    1003.684                          

 Data required time                                               1003.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.684                          
 Data arrival time                                                  -7.813                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.871                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[4]/CLK (GTP_DFF_C)
Endpoint    : counter_p[0]/D (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[4]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[4]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.630       4.721         counter_p[4]     
                                                                                   N56_mux4_5/I0 (GTP_LUT5)
                                   td                    0.282       5.003 r       N56_mux4_5/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       5.483         _N860            
                                                                                   N56_mux9/I4 (GTP_LUT5)
                                   td                    0.174       5.657 f       N56_mux9/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.122         _N804            
                                                                                   N56_mux13_3/I4 (GTP_LUT5)
                                   td                    0.174       6.296 f       N56_mux13_3/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.761         _N886            
                                                                                   N56_mux19_7/I4 (GTP_LUT5)
                                   td                    0.174       6.935 f       N56_mux19_7/Z (GTP_LUT5)
                                   net (fanout=20)       0.714       7.649         _N963            
                                                                                   N274[0]/I1 (GTP_LUT2)
                                   td                    0.164       7.813 r       N274[0]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       7.813         _N1141           
                                                                           r       counter_p[0]/D (GTP_DFF_C)

 Data arrival time                                                   7.813         Logic Levels: 5  
                                                                                   Logic: 1.293ns(31.950%), Route: 2.754ns(68.050%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555    1003.766         nt_sys_clk       
                                                                           r       counter_p[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.032    1003.684                          

 Data required time                                               1003.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.684                          
 Data arrival time                                                  -7.813                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.871                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[4]/CLK (GTP_DFF_C)
Endpoint    : counter_p[1]/D (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[4]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[4]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.630       4.721         counter_p[4]     
                                                                                   N56_mux4_5/I0 (GTP_LUT5)
                                   td                    0.282       5.003 r       N56_mux4_5/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       5.483         _N860            
                                                                                   N56_mux9/I4 (GTP_LUT5)
                                   td                    0.174       5.657 f       N56_mux9/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.122         _N804            
                                                                                   N56_mux13_3/I4 (GTP_LUT5)
                                   td                    0.174       6.296 f       N56_mux13_3/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.761         _N886            
                                                                                   N56_mux19_7/I4 (GTP_LUT5)
                                   td                    0.174       6.935 f       N56_mux19_7/Z (GTP_LUT5)
                                   net (fanout=20)       0.714       7.649         _N963            
                                                                                   N274[1]/I1 (GTP_LUT2)
                                   td                    0.164       7.813 r       N274[1]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       7.813         _N1081           
                                                                           r       counter_p[1]/D (GTP_DFF_C)

 Data arrival time                                                   7.813         Logic Levels: 5  
                                                                                   Logic: 1.293ns(31.950%), Route: 2.754ns(68.050%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555    1003.766         nt_sys_clk       
                                                                           r       counter_p[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.032    1003.684                          

 Data required time                                               1003.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.684                          
 Data arrival time                                                  -7.813                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.871                          
====================================================================================================

====================================================================================================

Startpoint  : nr_b/CLK (GTP_DFF_E)
Endpoint    : nr_b_led/D (GTP_DFF_E)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       nr_b/CLK (GTP_DFF_E)

                                   tco                   0.317       4.083 f       nr_b/Q (GTP_DFF_E)
                                   net (fanout=2)        0.597       4.680         nt_nr_b          
                                                                           f       nr_b_led/D (GTP_DFF_E)

 Data arrival time                                                   4.680         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.683%), Route: 0.597ns(65.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       nr_b_led/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[16]/CLK (GTP_DFF_CE)
Endpoint    : dis_reg_b[16]/D (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_e_b[16]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       counter_e_b[16]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.680         counter_e_b[16]  
                                                                           f       dis_reg_b[16]/D (GTP_DFF_CE)

 Data arrival time                                                   4.680         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.683%), Route: 0.597ns(65.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       dis_reg_b[16]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[15]/CLK (GTP_DFF_CE)
Endpoint    : dis_reg_b[15]/D (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_e_b[15]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       counter_e_b[15]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.680         counter_e_b[15]  
                                                                           f       dis_reg_b[15]/D (GTP_DFF_CE)

 Data arrival time                                                   4.680         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.683%), Route: 0.597ns(65.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       dis_reg_b[15]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[4]/CLK (GTP_DFF_C)
Endpoint    : pwm_ab_sel/C (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[4]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[4]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.630       4.721         counter_p[4]     
                                                                                   N56_mux4_5/I0 (GTP_LUT5)
                                   td                    0.282       5.003 r       N56_mux4_5/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       5.483         _N860            
                                                                                   N106_mux7_5/I3 (GTP_LUT4)
                                   td                    0.174       5.657 f       N106_mux7_5/Z (GTP_LUT4)
                                   net (fanout=1)        0.465       6.122         _N937            
                                                                                   N106_mux14/I4 (GTP_LUT5)
                                   td                    0.174       6.296 f       N106_mux14/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       6.776         _N981            
                                                                                   N278/I4 (GTP_LUT5)
                                   td                    0.164       6.940 r       N278/Z (GTP_LUT5)
                                   net (fanout=2)        0.395       7.335         N278             
                                                                           r       pwm_ab_sel/C (GTP_DFF_C)

 Data arrival time                                                   7.335         Logic Levels: 4  
                                                                                   Logic: 1.119ns(31.353%), Route: 2.450ns(68.647%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555    1003.766         nt_sys_clk       
                                                                           r       pwm_ab_sel/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Recovery time                                          -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -7.335                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.104                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[15]/CLK (GTP_DFF_C)
Endpoint    : pwm_ab_sel/C (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[15]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       counter_p[15]/Q (GTP_DFF_C)
                                   net (fanout=9)        0.672       4.755         counter_p[15]    
                                                                                   N278/I3 (GTP_LUT5)
                                   td                    0.281       5.036 f       N278/Z (GTP_LUT5)
                                   net (fanout=2)        0.395       5.431         N278             
                                                                           f       pwm_ab_sel/C (GTP_DFF_C)

 Data arrival time                                                   5.431         Logic Levels: 1  
                                                                                   Logic: 0.598ns(35.916%), Route: 1.067ns(64.084%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       pwm_ab_sel/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Removal time                                           -0.211       3.555                          

 Data required time                                                  3.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.555                          
 Data arrival time                                                  -5.431                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.876                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/CLK (GTP_DFF_C)
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[7]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[7]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.651       4.742         counter_p[7]     
                                                                                   N74_mux6_4/I4 (GTP_LUT5)
                                   td                    0.283       5.025 r       N74_mux6_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       5.490         _N1557           
                                                                                   N74_mux8/I4 (GTP_LUT5)
                                   td                    0.174       5.664 f       N74_mux8/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.129         _N954            
                                                                                   N74_mux12/I4 (GTP_LUT5)
                                   td                    0.174       6.303 f       N74_mux12/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.768         _N973            
                                                                                   N74_mux16/I4 (GTP_LUT5)
                                   td                    0.174       6.942 f       N74_mux16/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       7.422         _N894            
                                                                                   N79/I3 (GTP_LUT4)
                                   td                    0.174       7.596 f       N79/Z (GTP_LUT4) 
                                   net (fanout=1)        0.749       8.345         nt_pwm2          
                                                                                   pwm2_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.754 f       pwm2_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.754         pwm2             
 pwm2                                                                      f       pwm2 (port)      

 Data arrival time                                                  10.754         Logic Levels: 6  
                                                                                   Logic: 3.713ns(53.134%), Route: 3.275ns(46.866%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[5]/CLK (GTP_DFF_C)
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[5]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[5]/Q (GTP_DFF_C)
                                   net (fanout=6)        0.640       4.731         counter_p[5]     
                                                                                   N64_mux3/I0 (GTP_LUT4)
                                   td                    0.260       4.991 f       N64_mux3/Z (GTP_LUT4)
                                   net (fanout=2)        0.480       5.471         _N861            
                                                                                   N85_mux7_7/I4 (GTP_LUT5)
                                   td                    0.174       5.645 f       N85_mux7_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.110         _N898            
                                                                                   N85_mux13_3/I4 (GTP_LUT5)
                                   td                    0.174       6.284 f       N85_mux13_3/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.749         _N1567           
                                                                                   N85_mux16/I3 (GTP_LUT4)
                                   td                    0.174       6.923 f       N85_mux16/Z (GTP_LUT4)
                                   net (fanout=2)        0.480       7.403         _N897            
                                                                                   N100_6/I4 (GTP_LUT5)
                                   td                    0.174       7.577 f       N100_6/Z (GTP_LUT5)
                                   net (fanout=1)        0.749       8.326         _N1068           
                                                                                   pwm4_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.735 f       pwm4_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.735         pwm4             
 pwm4                                                                      f       pwm4 (port)      

 Data arrival time                                                  10.735         Logic Levels: 6  
                                                                                   Logic: 3.690ns(52.949%), Route: 3.279ns(47.051%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/CLK (GTP_DFF_C)
Endpoint    : pwm3 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=174)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[7]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[7]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.651       4.742         counter_p[7]     
                                                                                   N74_mux6_4/I4 (GTP_LUT5)
                                   td                    0.283       5.025 r       N74_mux6_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       5.490         _N1557           
                                                                                   N74_mux8/I4 (GTP_LUT5)
                                   td                    0.174       5.664 f       N74_mux8/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.129         _N954            
                                                                                   N74_mux12/I4 (GTP_LUT5)
                                   td                    0.174       6.303 f       N74_mux12/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.768         _N973            
                                                                                   N74_mux16/I4 (GTP_LUT5)
                                   td                    0.174       6.942 f       N74_mux16/Z (GTP_LUT5)
                                   net (fanout=2)        0.000       6.942         _N894            
                                                                                   N87/I1 (GTP_MUX2LUT6)
                                   td                    0.000       6.942 f       N87/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.749       7.691         nt_pwm3          
                                                                                   pwm3_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.100 f       pwm3_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.100         pwm3             
 pwm3                                                                      f       pwm3 (port)      

 Data arrival time                                                  10.100         Logic Levels: 6  
                                                                                   Logic: 3.539ns(55.873%), Route: 2.795ns(44.127%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 echo_a                                                  0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.000       0.000         echo_a           
                                                                                   echo_a_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       echo_a_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.175       2.386         nt_echo_a        
                                                                           r       echo_a1/D (GTP_DFF_C)

 Data arrival time                                                   2.386         Logic Levels: 1  
                                                                                   Logic: 1.211ns(50.754%), Route: 1.175ns(49.246%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 echo_b                                                  0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.000       0.000         echo_b           
                                                                                   echo_b_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       echo_b_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.175       2.386         nt_echo_b        
                                                                           r       echo_b1/D (GTP_DFF_C)

 Data arrival time                                                   2.386         Logic Levels: 1  
                                                                                   Logic: 1.211ns(50.754%), Route: 1.175ns(49.246%)
====================================================================================================

====================================================================================================

Startpoint  : echo_en_n (port)
Endpoint    : nr_b/CE (GTP_DFF_E)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 echo_en_n                                               0.000       0.000 r       echo_en_n (port) 
                                   net (fanout=1)        0.000       0.000         echo_en_n        
                                                                                   echo_en_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       echo_en_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_echo_en_n     
                                                                                   N164/I (GTP_INV) 
                                   td                    0.000       1.211 f       N164/Z (GTP_INV) 
                                   net (fanout=4)        1.398       2.609         N164             
                                                                           f       nr_b/CE (GTP_DFF_E)

 Data arrival time                                                   2.609         Logic Levels: 2  
                                                                                   Logic: 1.211ns(46.416%), Route: 1.398ns(53.584%)
====================================================================================================

====================================================================================================
Action synthesize: Real time elapsed is 8.000 sec
Action synthesize: CPU time elapsed is 7.594 sec
Current time: Mon Jul 17 01:54:48 2023
Action synthesize: Peak memory pool usage is 235,786,240 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Mon Jul 17 01:54:50 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file D:/VERILOG/smart_car/prj/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351568

Flattening design 'smart_car'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_sys_clk in design, driver pin O(instance sys_clk_ibuf) -> load pin CLK(instance counter_e_a[0]).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.125000 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
|      Logic Utilization|      Used|      Available|      Utilization(%)
+-------------------------------------------------------------------------+
|                    APM|         0|             30|                    0
|                IOCKDLY|         0|             24|                    0
|                     FF|       174|          26304|                    1
|                    LUT|       304|          17536|                    2
|        Distributed RAM|         0|           4440|                    0
|                    DLL|         0|              6|                    0
|                   DQSL|         0|             18|                    0
|                    DRM|         0|             48|                    0
|               FUSECODE|         0|              1|                    0
|                     IO|        26|            240|                   11
|                IOCKDIV|         0|             12|                    0
|               IOCKGATE|         0|             12|                    0
|                   IPAL|         0|              1|                    0
|                    PLL|         0|              6|                    0
|                   RCKB|         0|             24|                    0
|              SCANCHAIN|         0|              4|                    0
|                  START|         0|              1|                    0
|                   USCM|         1|             20|                    5
|                  HMEMC|         0|              2|                    0
|                    OSC|         0|              1|                    0
|                    ADC|         0|              1|                    0
|                CRYSTAL|         0|              6|                    0
|                  FLSIF|         0|              1|                    0
|                 RESCAL|         0|              6|                    0
|                   UDID|         0|              1|                    0
+-------------------------------------------------------------------------+

Design 'smart_car' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/VERILOG/smart_car/prj/device_map/flow_led.pcf has been covered.
Action dev_map: Real time elapsed is 6.000 sec
Action dev_map: CPU time elapsed is 5.828 sec
Current time: Mon Jul 17 01:54:56 2023
Action dev_map: Peak memory pool usage is 221,011,968 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Mon Jul 17 01:54:57 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file D:/VERILOG/smart_car/prj/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f D:/VERILOG/smart_car/prj/device_map/flow_led.pcf
Executing : def_port l1 -LOC D4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l1 -LOC D4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port l2 -LOC C6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l2 -LOC C6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port l3 -LOC A5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l3 -LOC A5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port l4 -LOC D6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l4 -LOC D6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_a -LOC F8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_a -LOC F8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_a_led -LOC F3 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_a_led -LOC F3 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_b -LOC E6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_b -LOC E6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_b_led -LOC J6 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_b_led -LOC J6 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm1 -LOC R13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm1 -LOC R13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm2 -LOC B6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm2 -LOC B6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm3 -LOC B7 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm3 -LOC B7 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm4 -LOC A8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm4 -LOC A8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm_ab -LOC P13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm_ab -LOC P13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port rgb_p -LOC V16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port rgb_p -LOC V16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port trig -LOC E7 -IOSTANDARD LVTTL33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port trig -LOC E7 -IOSTANDARD LVTTL33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port a -LOC C8 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/device_map/flow_led.pcf(line number: 18)] | Port a has been placed at location C8, whose type is share pin.
Executing : def_port a -LOC C8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port b -LOC E8 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/device_map/flow_led.pcf(line number: 19)] | Port b has been placed at location E8, whose type is share pin.
Executing : def_port b -LOC E8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port echo_a -LOC F7 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port echo_a -LOC F7 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port echo_b -LOC E5 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port echo_b -LOC E5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port echo_en_n -LOC D8 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/device_map/flow_led.pcf(line number: 22)] | Port echo_en_n has been placed at location D8, whose type is share pin.
Executing : def_port echo_en_n -LOC D8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port en_ab -LOC T13 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port en_ab -LOC T13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port p1 -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port p1 -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port p2 -LOC R17 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port p2 -LOC R17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port p3 -LOC R18 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port p3 -LOC R18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port sys_clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP
Executing : def_port sys_clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP successfully.
Executing : def_port sys_rst_n -LOC G5 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -BUS_KEEPER PULLUP
Executing : def_port sys_rst_n -LOC G5 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -BUS_KEEPER PULLUP successfully.
Executing : apply_constraint -f D:/VERILOG/smart_car/prj/device_map/flow_led.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 467485


Placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Pre global placement takes 1.80 sec.
Run super clustering :
	Initial slack 992563.
	1 iterations finished.
	Final slack 992563.
Super clustering done.
Design Utilization : 2%.
Global placement takes 0.20 sec.
Wirelength after global placement is 2395.
Placed fixed group with base inst a_ibuf/opit_1 on IOL_7_362.
Placed fixed group with base inst b_ibuf/opit_1 on IOL_7_366.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed group with base inst echo_a_ibuf/opit_1 on IOL_7_294.
Placed fixed group with base inst echo_b_ibuf/opit_1 on IOL_7_326.
Placed fixed group with base inst echo_en_n_ibuf/opit_1 on IOL_7_361.
Placed fixed group with base inst en_ab_ibuf/opit_1 on IOL_151_13.
Placed fixed group with base inst l1_obuf/opit_1 on IOL_7_333.
Placed fixed group with base inst l2_obuf/opit_1 on IOL_7_358.
Placed fixed group with base inst l3_obuf/opit_1 on IOL_7_297.
Placed fixed group with base inst l4_obuf/opit_1 on IOL_7_357.
Placed fixed group with base inst nr_a_led_obuf/opit_1 on IOL_7_229.
Placed fixed group with base inst nr_a_obuf/opit_1 on IOL_7_293.
Placed fixed group with base inst nr_b_led_obuf/opit_1 on IOL_7_226.
Placed fixed group with base inst nr_b_obuf/opit_1 on IOL_7_325.
Placed fixed group with base inst p1_ibuf/opit_1 on IOL_151_114.
Placed fixed group with base inst p2_ibuf/opit_1 on IOL_151_50.
Placed fixed group with base inst p3_ibuf/opit_1 on IOL_151_49.
Placed fixed group with base inst pwm1_obuf/opit_1 on IOL_151_14.
Placed fixed group with base inst pwm2_obuf/opit_1 on IOL_7_322.
Placed fixed group with base inst pwm3_obuf/opit_1 on IOL_7_330.
Placed fixed group with base inst pwm4_obuf/opit_1 on IOL_7_349.
Placed fixed group with base inst pwm_ab_obuf/opit_1 on IOL_151_10.
Placed fixed group with base inst rgb_p_obuf/opit_1 on IOL_151_22.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst sys_rst_n_ibuf/opit_1 on IOL_7_241.
Placed fixed group with base inst trig_obuf/opit_1 on IOL_7_365.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_2_144.
Placed fixed instance BKCL_auto_2 on BKCL_154_20.
Wirelength after Macro cell placement is 2395.
Macro cell placement takes 0.00 sec.
Run super clustering :
	Initial slack 992563.
	1 iterations finished.
	Final slack 992563.
Super clustering done.
Design Utilization : 2%.
Wirelength after post global placement is 2395.
Post global placement takes 0.25 sec.
Wirelength after legalization is 2643.
Legalization takes 0.06 sec.
Worst slack before Replication Place is 996741.
Wirelength after replication placement is 2643.
Legalized cost 996741.000000.
The detailed placement ends at 10th iteration.
Wirelength after detailed placement is 2665.
Timing-driven detailed placement takes 0.61 sec.
Placement done.
Total placement takes 3.13 sec.
Finished placement. (CPU time elapsed 0h:00m:03s)

Routing started.
Building routing graph takes 1.73 sec.
Worst slack is 997269.
Processing design graph takes 0.17 sec.
Total memory for routing:
	47.036434 M.
Total nets for routing : 488.
Global Routing step 1 takes 0.00 sec.
Global Routing step 2 takes 0.00 sec.
Global Routing step 3 takes 0.00 sec.
Global Routing step 1 takes 0.00 sec.
Global Routing step 2 takes 0.00 sec.
Unrouted nets 6 at the end of iteration 0.
Unrouted nets 0 at the end of iteration 1.
Global Routing step 3 takes 0.13 sec.
Global routing takes 0.13 sec.
Total 517 subnets.
    forward max bucket size 83 , backward 22.
        Unrouted nets 331 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.078125 sec.
    forward max bucket size 23 , backward 41.
        Unrouted nets 220 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.062500 sec.
    forward max bucket size 54 , backward 37.
        Unrouted nets 186 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.031250 sec.
    forward max bucket size 28 , backward 31.
        Unrouted nets 122 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.031250 sec.
    forward max bucket size 21 , backward 34.
        Unrouted nets 79 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 23 , backward 50.
        Unrouted nets 48 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 46.
        Unrouted nets 26 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 16 , backward 42.
        Unrouted nets 20 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 49.
        Unrouted nets 10 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 28.
        Unrouted nets 2 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 2.
        Unrouted nets 0 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
Detailed routing takes 0.25 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.27 sec.
Cleanup routing takes 0.06 sec.
Routing done.
Total routing takes 2.86 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
|         Logic Utilization|      Used|      Available|      Utilization(%)
+----------------------------------------------------------------------------+
|                Use of ADC|         0|              1|                    0
|                Use of APM|         0|             30|                    0
|               Use of BKCL|         3|              6|                   50
|               Use of CLMA|        94|           3274|                    3
|                        FF|       141|          19644|                    1
|                       LUT|       236|          13096|                    2
|              LUT-FF pairs|        77|          13096|                    1
|               Use of CLMS|        35|           1110|                    3
|                        FF|        33|           6660|                    1
|                       LUT|        77|           4440|                    2
|              LUT-FF pairs|        22|           4440|                    1
|           Distributed RAM|         0|           4440|                    0
|            Use of CRYSTAL|         0|              6|                    0
|                Use of DRM|         0|             48|                    0
|              Use of FLSIF|         0|              1|                    0
|           Use of FUSECODE|         0|              1|                    0
|            Use of HARD0N1|         0|           2745|                    0
|              Use of HMEMC|         0|              2|                    0
|                 Use of IO|        26|            240|                   11
|                      IOBD|        14|            120|                   12
|                      IOBR|         1|              6|                   17
|                      IOBS|        11|            114|                   10
|                       DLL|         0|              6|                    0
|                      DQSL|         0|             18|                    0
|            Use of IOCKDIV|         0|             12|                    0
|            Use of IOCKDLY|         0|             24|                    0
|           Use of IOCKGATE|         0|             12|                    0
|      Use of IOCKGMUX_TEST|         0|             12|                    0
|                Use of IOL|        26|            240|                   11
|               Use of IPAL|         0|              1|                    0
|           Use of MFG_TEST|         0|              1|                    0
|                Use of OSC|         0|              1|                    0
|                Use of PLL|         0|              6|                    0
|       Use of PREGMUX_TEST|         0|              6|                    0
|               Use of RCKB|         0|             24|                    0
|       Use of RCKBMUX_TEST|         0|             12|                    0
|             Use of RESCAL|         0|              6|                    0
|          Use of SCANCHAIN|         0|              4|                    0
|              Use of START|         1|              1|                  100
|               Use of UDID|         0|              1|                    0
|               Use of USCM|         1|             20|                    5
|       Use of USCMMUX_TEST|         0|             20|                    0
|       Use of VCKBMUX_TEST|         0|             12|                    0
+----------------------------------------------------------------------------+

I: critical_path_diff_worst_slack: 0 ps. (place 60000 ps, route 60000 ps)
I: critical_path_diff_same_rate: 0.00%. (route 0, same 0)
Finished routing. (CPU time elapsed 0h:00m:07s)
Design 'smart_car' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 13.000 sec
Action pnr: CPU time elapsed is 12.438 sec
Current time: Mon Jul 17 01:55:10 2023
Action pnr: Peak memory pool usage is 424,554,496 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:07s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Mon Jul 17 01:55:12 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 467485

Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
C: STA-3011: Clock pin 'next_state_a[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_a[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'pwm_ab_cp/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'l1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_ab' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rgb_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'trig' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_en_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'en_ab' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.2-Lite <build 59895>)
| Date         : Mon Jul 17 01:55:19 2023
| Design       : smart_car
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred         1000.000     {0 500}        Declared               162           0  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               sys_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred             1.000 MHz     275.634 MHz       1000.000          3.628        996.372
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           996.372       0.000              0            471
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.212       0.000              0            471
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.641       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.436       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.291       0.000              0            162
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           997.016       0.000              0            471
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.266       0.000              0            471
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           996.427       0.000              0              1
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.347       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.609       0.000              0            162
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : counter_p[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_p[19]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.736
  Launch Clock Delay      :  4.361
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.797       4.361         ntclkbufg_0      
 CLMA_58_177/CLK                                                           r       counter_p[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_177/Q1                    tco                   0.261       4.622 r       counter_p[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.428       5.050         counter_p[2]     
 CLMA_58_180/Y2                    td                    0.384       5.434 r       N56_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.450       5.884         _N860            
 CLMA_58_188/Y2                    td                    0.284       6.168 r       N56_mux9/gateop_perm/Z
                                   net (fanout=1)        0.261       6.429         _N804            
 CLMA_58_189/Y0                    td                    0.164       6.593 r       N56_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.260       6.853         _N886            
 CLMA_58_189/Y1                    td                    0.276       7.129 r       N56_mux19_7/gateop_perm/Z
                                   net (fanout=20)       0.650       7.779         _N963            
 CLMA_58_212/B4                                                            r       counter_p[19]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.779         Logic Levels: 4  
                                                                                   Logic: 1.369ns(40.053%), Route: 2.049ns(59.947%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.544    1003.736         ntclkbufg_0      
 CLMA_58_212/CLK                                                           r       counter_p[19]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.598    1004.334                          
 clock uncertainty                                      -0.050    1004.284                          

 Setup time                                             -0.133    1004.151                          

 Data required time                                               1004.151                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.151                          
 Data arrival time                                                  -7.779                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.372                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_p[16]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.721
  Launch Clock Delay      :  4.361
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.797       4.361         ntclkbufg_0      
 CLMA_58_177/CLK                                                           r       counter_p[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_177/Q1                    tco                   0.261       4.622 r       counter_p[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.428       5.050         counter_p[2]     
 CLMA_58_180/Y2                    td                    0.384       5.434 r       N56_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.450       5.884         _N860            
 CLMA_58_188/Y2                    td                    0.284       6.168 r       N56_mux9/gateop_perm/Z
                                   net (fanout=1)        0.261       6.429         _N804            
 CLMA_58_189/Y0                    td                    0.164       6.593 r       N56_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.260       6.853         _N886            
 CLMA_58_189/Y1                    td                    0.276       7.129 r       N56_mux19_7/gateop_perm/Z
                                   net (fanout=20)       0.616       7.745         _N963            
 CLMA_58_201/A4                                                            r       counter_p[16]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.745         Logic Levels: 4  
                                                                                   Logic: 1.369ns(40.455%), Route: 2.015ns(59.545%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.529    1003.721         ntclkbufg_0      
 CLMA_58_201/CLK                                                           r       counter_p[16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.598    1004.319                          
 clock uncertainty                                      -0.050    1004.269                          

 Setup time                                             -0.130    1004.139                          

 Data required time                                               1004.139                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.139                          
 Data arrival time                                                  -7.745                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.394                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_p[1]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.060  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.703
  Launch Clock Delay      :  4.361
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.797       4.361         ntclkbufg_0      
 CLMA_58_177/CLK                                                           r       counter_p[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_177/Q1                    tco                   0.261       4.622 r       counter_p[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.428       5.050         counter_p[2]     
 CLMA_58_180/Y2                    td                    0.384       5.434 r       N56_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.450       5.884         _N860            
 CLMA_58_188/Y2                    td                    0.284       6.168 r       N56_mux9/gateop_perm/Z
                                   net (fanout=1)        0.261       6.429         _N804            
 CLMA_58_189/Y0                    td                    0.164       6.593 r       N56_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.260       6.853         _N886            
 CLMA_58_189/Y1                    td                    0.276       7.129 r       N56_mux19_7/gateop_perm/Z
                                   net (fanout=20)       0.444       7.573         _N963            
 CLMA_54_188/C1                                                            r       counter_p[1]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   7.573         Logic Levels: 4  
                                                                                   Logic: 1.369ns(42.621%), Route: 1.843ns(57.379%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.511    1003.703         ntclkbufg_0      
 CLMA_54_188/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.598    1004.301                          
 clock uncertainty                                      -0.050    1004.251                          

 Setup time                                             -0.251    1004.000                          

 Data required time                                               1004.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.000                          
 Data arrival time                                                  -7.573                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.427                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[1]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.262  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.417
  Launch Clock Delay      :  3.783
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.591       3.783         ntclkbufg_0      
 CLMS_38_249/CLK                                                           r       counter_e_b[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_38_249/Q1                    tco                   0.223       4.006 f       counter_e_b[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.235       4.241         counter_e_b[1]   
 CLMA_38_244/M1                                                            f       dis_reg_b[1]/opit_0_inv/D

 Data arrival time                                                   4.241         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.690%), Route: 0.235ns(51.310%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.853       4.417         ntclkbufg_0      
 CLMA_38_244/CLK                                                           r       dis_reg_b[1]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.045                          
 clock uncertainty                                       0.000       4.045                          

 Hold time                                              -0.016       4.029                          

 Data required time                                                  4.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.029                          
 Data arrival time                                                  -4.241                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.212                          
====================================================================================================

====================================================================================================

Startpoint  : curr_state_b[0]/opit_0_inv/CLK
Endpoint    : counter_e_b[1]/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.296  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.436
  Launch Clock Delay      :  3.768
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.576       3.768         ntclkbufg_0      
 CLMA_30_241/CLK                                                           r       curr_state_b[0]/opit_0_inv/CLK

 CLMA_30_241/Q1                    tco                   0.223       3.991 f       curr_state_b[0]/opit_0_inv/Q
                                   net (fanout=27)       0.252       4.243         curr_state_b[0]  
 CLMS_38_249/B0                                                            f       counter_e_b[1]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   4.243         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.947%), Route: 0.252ns(53.053%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.872       4.436         ntclkbufg_0      
 CLMS_38_249/CLK                                                           r       counter_e_b[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.372       4.064                          
 clock uncertainty                                       0.000       4.064                          

 Hold time                                              -0.127       3.937                          

 Data required time                                                  3.937                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.937                          
 Data arrival time                                                  -4.243                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.306                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_a[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_a[0]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.382
  Launch Clock Delay      :  3.732
  Clock Pessimism Removal :  -0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.540       3.732         ntclkbufg_0      
 CLMS_38_217/CLK                                                           r       counter_e_a[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_38_217/Q0                    tco                   0.224       3.956 r       counter_e_a[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.139       4.095         counter_e_a[0]   
 CLMA_38_216/M1                                                            r       dis_reg_a[0]/opit_0_inv/D

 Data arrival time                                                   4.095         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.708%), Route: 0.139ns(38.292%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.818       4.382         ntclkbufg_0      
 CLMA_38_216/CLK                                                           r       dis_reg_a[0]/opit_0_inv/CLK
 clock pessimism                                        -0.617       3.765                          
 clock uncertainty                                       0.000       3.765                          

 Hold time                                              -0.012       3.753                          

 Data required time                                                  3.753                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.753                          
 Data arrival time                                                  -4.095                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.722
  Launch Clock Delay      :  4.361
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.797       4.361         ntclkbufg_0      
 CLMA_58_177/CLK                                                           r       counter_p[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_177/Q1                    tco                   0.261       4.622 r       counter_p[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.428       5.050         counter_p[2]     
 CLMA_58_180/Y2                    td                    0.384       5.434 r       N56_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.650       6.084         _N860            
 CLMA_66_176/Y0                    td                    0.282       6.366 r       N106_mux7_5/gateop_perm/Z
                                   net (fanout=1)        0.331       6.697         _N937            
 CLMA_66_180/Y0                    td                    0.383       7.080 r       N106_mux14/gateop_perm/Z
                                   net (fanout=2)        0.263       7.343         _N981            
 CLMS_66_181/Y0                    td                    0.387       7.730 r       N278/gateop_perm/Z
                                   net (fanout=2)        0.622       8.352         N278             
 CLMA_66_172/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   8.352         Logic Levels: 4  
                                                                                   Logic: 1.697ns(42.521%), Route: 2.294ns(57.479%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.530    1003.722         ntclkbufg_0      
 CLMA_66_172/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                         0.598    1004.320                          
 clock uncertainty                                      -0.050    1004.270                          

 Recovery time                                          -0.277    1003.993                          

 Data required time                                               1003.993                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.993                          
 Data arrival time                                                  -8.352                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.641                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.372
  Launch Clock Delay      :  3.711
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.519       3.711         ntclkbufg_0      
 CLMA_58_192/CLK                                                           r       counter_p[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_192/Q3                    tco                   0.223       3.934 f       counter_p[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.390       4.324         counter_p[15]    
 CLMS_66_181/Y0                    td                    0.234       4.558 f       N278/gateop_perm/Z
                                   net (fanout=2)        0.441       4.999         N278             
 CLMA_66_172/RS                                                            f       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   4.999         Logic Levels: 1  
                                                                                   Logic: 0.457ns(35.481%), Route: 0.831ns(64.519%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.808       4.372         ntclkbufg_0      
 CLMA_66_172/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                        -0.598       3.774                          
 clock uncertainty                                       0.000       3.774                          

 Removal time                                           -0.211       3.563                          

 Data required time                                                  3.563                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.563                          
 Data arrival time                                                  -4.999                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.436                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.797       4.361         ntclkbufg_0      
 CLMA_58_192/CLK                                                           r       counter_p[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_192/Q1                    tco                   0.261       4.622 r       counter_p[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.858       5.480         counter_p[5]     
 CLMS_66_177/Y0                    td                    0.383       5.863 r       N74_mux6_4/gateop_perm/Z
                                   net (fanout=1)        0.669       6.532         _N1557           
 CLMS_66_197/Y0                    td                    0.387       6.919 r       N74_mux8/gateop_perm/Z
                                   net (fanout=1)        0.261       7.180         _N954            
 CLMS_66_197/Y2                    td                    0.384       7.564 r       N74_mux12/gateop_perm/Z
                                   net (fanout=1)        0.414       7.978         _N973            
 CLMS_66_201/Y1                    td                    0.377       8.355 r       N87_muxf6_perm/Y1
                                   net (fanout=1)        0.418       8.773         _N894            
 CLMA_70_197/Y0                    td                    0.351       9.124 f       N79/gateop_perm/Z
                                   net (fanout=1)        2.175      11.299         nt_pwm2          
 IOL_7_322/DO                      td                    0.122      11.421 f       pwm2_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.421         pwm2_obuf/ntO    
 IOBD_0_322/PAD                    td                    2.788      14.209 f       pwm2_obuf/opit_0/O
                                   net (fanout=1)        0.097      14.306         pwm2             
 B6                                                                        f       pwm2 (port)      

 Data arrival time                                                  14.306         Logic Levels: 7  
                                                                                   Logic: 5.053ns(50.809%), Route: 4.892ns(49.191%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.797       4.361         ntclkbufg_0      
 CLMA_58_192/CLK                                                           r       counter_p[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_192/Q1                    tco                   0.261       4.622 r       counter_p[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.621       5.243         counter_p[5]     
 CLMS_66_189/Y2                    td                    0.284       5.527 r       N64_mux3/gateop_perm/Z
                                   net (fanout=2)        0.262       5.789         _N861            
 CLMS_66_189/Y0                    td                    0.383       6.172 r       N85_mux7_7/gateop_perm/Z
                                   net (fanout=1)        0.638       6.810         _N898            
 CLMS_66_197/Y1                    td                    0.377       7.187 r       N85_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.415       7.602         _N1567           
 CLMS_66_201/Y0                    td                    0.164       7.766 r       N87_muxf6_perm/Y0
                                   net (fanout=1)        0.436       8.202         _N897            
 CLMA_70_193/Y1                    td                    0.230       8.432 f       N100_6/gateop_perm/Z
                                   net (fanout=1)        2.583      11.015         _N1068           
 IOL_7_349/DO                      td                    0.122      11.137 f       pwm4_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.137         pwm4_obuf/ntO    
 IOBS_0_349/PAD                    td                    2.788      13.925 f       pwm4_obuf/opit_0/O
                                   net (fanout=1)        0.092      14.017         pwm4             
 A8                                                                        f       pwm4 (port)      

 Data arrival time                                                  14.017         Logic Levels: 7  
                                                                                   Logic: 4.609ns(47.732%), Route: 5.047ns(52.268%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm3 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.797       4.361         ntclkbufg_0      
 CLMA_58_192/CLK                                                           r       counter_p[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_192/Q1                    tco                   0.261       4.622 r       counter_p[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.858       5.480         counter_p[5]     
 CLMS_66_177/Y0                    td                    0.383       5.863 r       N74_mux6_4/gateop_perm/Z
                                   net (fanout=1)        0.669       6.532         _N1557           
 CLMS_66_197/Y0                    td                    0.387       6.919 r       N74_mux8/gateop_perm/Z
                                   net (fanout=1)        0.261       7.180         _N954            
 CLMS_66_197/Y2                    td                    0.384       7.564 r       N74_mux12/gateop_perm/Z
                                   net (fanout=1)        0.414       7.978         _N973            
 CLMS_66_201/Y6AB                  td                    0.332       8.310 f       N87_muxf6_perm/Z 
                                   net (fanout=1)        2.362      10.672         nt_pwm3          
 IOL_7_330/DO                      td                    0.122      10.794 f       pwm3_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.794         pwm3_obuf/ntO    
 IOBD_0_330/PAD                    td                    2.788      13.582 f       pwm3_obuf/opit_0/O
                                   net (fanout=1)        0.095      13.677         pwm3             
 B7                                                                        f       pwm3 (port)      

 Data arrival time                                                  13.677         Logic Levels: 6  
                                                                                   Logic: 4.657ns(49.989%), Route: 4.659ns(50.011%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F7                                                      0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.055       0.055         echo_a           
 IOBD_0_294/DIN                    td                    0.935       0.990 r       echo_a_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.990         echo_a_ibuf/ntD  
 IOL_7_294/RX_DATA_DD              td                    0.094       1.084 r       echo_a_ibuf/opit_1/OUT
                                   net (fanout=1)        0.822       1.906         nt_echo_a        
 CLMA_30_236/M0                                                            r       echo_a1/opit_0_inv/D

 Data arrival time                                                   1.906         Logic Levels: 2  
                                                                                   Logic: 1.029ns(53.987%), Route: 0.877ns(46.013%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E5                                                      0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.036       0.036         echo_b           
 IOBD_0_326/DIN                    td                    0.935       0.971 r       echo_b_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.971         echo_b_ibuf/ntD  
 IOL_7_326/RX_DATA_DD              td                    0.094       1.065 r       echo_b_ibuf/opit_1/OUT
                                   net (fanout=1)        1.212       2.277         nt_echo_b        
 CLMA_30_244/M0                                                            r       echo_b1/opit_0_inv/D

 Data arrival time                                                   2.277         Logic Levels: 2  
                                                                                   Logic: 1.029ns(45.191%), Route: 1.248ns(54.809%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : dis_reg_a[17]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.824       1.866 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.866         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.094       1.960 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=90)       0.534       2.494         nt_sys_rst_n     
 CLMS_26_233/RS                                                            r       dis_reg_a[17]/opit_0_inv/RS

 Data arrival time                                                   2.494         Logic Levels: 2  
                                                                                   Logic: 1.918ns(76.905%), Route: 0.576ns(23.095%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : counter_p[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_p[16]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.077
  Launch Clock Delay      :  3.522
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.455       3.522         ntclkbufg_0      
 CLMA_58_177/CLK                                                           r       counter_p[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_177/Q1                    tco                   0.209       3.731 r       counter_p[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.358       4.089         counter_p[2]     
 CLMA_58_180/Y2                    td                    0.308       4.397 r       N56_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.378       4.775         _N860            
 CLMA_58_188/Y2                    td                    0.227       5.002 r       N56_mux9/gateop_perm/Z
                                   net (fanout=1)        0.240       5.242         _N804            
 CLMA_58_189/Y0                    td                    0.131       5.373 r       N56_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.239       5.612         _N886            
 CLMA_58_189/Y1                    td                    0.221       5.833 r       N56_mux19_7/gateop_perm/Z
                                   net (fanout=20)       0.503       6.336         _N963            
 CLMA_58_201/A4                                                            r       counter_p[16]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.336         Logic Levels: 4  
                                                                                   Logic: 1.096ns(38.948%), Route: 1.718ns(61.052%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.268    1003.077         ntclkbufg_0      
 CLMA_58_201/CLK                                                           r       counter_p[16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.396    1003.473                          
 clock uncertainty                                      -0.050    1003.423                          

 Setup time                                             -0.071    1003.352                          

 Data required time                                               1003.352                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.352                          
 Data arrival time                                                  -6.336                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.016                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_p[19]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.091
  Launch Clock Delay      :  3.522
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.455       3.522         ntclkbufg_0      
 CLMA_58_177/CLK                                                           r       counter_p[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_177/Q1                    tco                   0.209       3.731 r       counter_p[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.358       4.089         counter_p[2]     
 CLMA_58_180/Y2                    td                    0.308       4.397 r       N56_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.378       4.775         _N860            
 CLMA_58_188/Y2                    td                    0.227       5.002 r       N56_mux9/gateop_perm/Z
                                   net (fanout=1)        0.240       5.242         _N804            
 CLMA_58_189/Y0                    td                    0.131       5.373 r       N56_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.239       5.612         _N886            
 CLMA_58_189/Y1                    td                    0.221       5.833 r       N56_mux19_7/gateop_perm/Z
                                   net (fanout=20)       0.501       6.334         _N963            
 CLMA_58_212/B4                                                            r       counter_p[19]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.334         Logic Levels: 4  
                                                                                   Logic: 1.096ns(38.976%), Route: 1.716ns(61.024%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.282    1003.091         ntclkbufg_0      
 CLMA_58_212/CLK                                                           r       counter_p[19]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.396    1003.487                          
 clock uncertainty                                      -0.050    1003.437                          

 Setup time                                             -0.073    1003.364                          

 Data required time                                               1003.364                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.364                          
 Data arrival time                                                  -6.334                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.030                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_p[1]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.060
  Launch Clock Delay      :  3.522
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.455       3.522         ntclkbufg_0      
 CLMA_58_177/CLK                                                           r       counter_p[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_177/Q1                    tco                   0.209       3.731 r       counter_p[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.358       4.089         counter_p[2]     
 CLMA_58_180/Y2                    td                    0.308       4.397 r       N56_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.378       4.775         _N860            
 CLMA_58_188/Y2                    td                    0.227       5.002 r       N56_mux9/gateop_perm/Z
                                   net (fanout=1)        0.240       5.242         _N804            
 CLMA_58_189/Y0                    td                    0.131       5.373 r       N56_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.239       5.612         _N886            
 CLMA_58_189/Y1                    td                    0.221       5.833 r       N56_mux19_7/gateop_perm/Z
                                   net (fanout=20)       0.380       6.213         _N963            
 CLMA_54_188/C1                                                            r       counter_p[1]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.213         Logic Levels: 4  
                                                                                   Logic: 1.096ns(40.728%), Route: 1.595ns(59.272%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.251    1003.060         ntclkbufg_0      
 CLMA_54_188/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.396    1003.456                          
 clock uncertainty                                      -0.050    1003.406                          

 Setup time                                             -0.150    1003.256                          

 Data required time                                               1003.256                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.256                          
 Data arrival time                                                  -6.213                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.043                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[1]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.175  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.572
  Launch Clock Delay      :  3.139
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.330       3.139         ntclkbufg_0      
 CLMS_38_249/CLK                                                           r       counter_e_b[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_38_249/Q1                    tco                   0.198       3.337 r       counter_e_b[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.240       3.577         counter_e_b[1]   
 CLMA_38_244/M1                                                            r       dis_reg_b[1]/opit_0_inv/D

 Data arrival time                                                   3.577         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.205%), Route: 0.240ns(54.795%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.505       3.572         ntclkbufg_0      
 CLMA_38_244/CLK                                                           r       dis_reg_b[1]/opit_0_inv/CLK
 clock pessimism                                        -0.258       3.314                          
 clock uncertainty                                       0.000       3.314                          

 Hold time                                              -0.003       3.311                          

 Data required time                                                  3.311                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.311                          
 Data arrival time                                                  -3.577                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[18]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.590
  Launch Clock Delay      :  3.132
  Clock Pessimism Removal :  -0.409

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.323       3.132         ntclkbufg_0      
 CLMA_30_261/CLK                                                           r       counter_e_b[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_261/Q2                    tco                   0.198       3.330 r       counter_e_b[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.141       3.471         counter_e_b[18]  
 CLMA_30_260/M0                                                            r       dis_reg_b[18]/opit_0_inv/D

 Data arrival time                                                   3.471         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.407%), Route: 0.141ns(41.593%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.523       3.590         ntclkbufg_0      
 CLMA_30_260/CLK                                                           r       dis_reg_b[18]/opit_0_inv/CLK
 clock pessimism                                        -0.409       3.181                          
 clock uncertainty                                       0.000       3.181                          

 Hold time                                              -0.003       3.178                          

 Data required time                                                  3.178                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.178                          
 Data arrival time                                                  -3.471                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.293                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_a[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_a[0]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.540
  Launch Clock Delay      :  3.085
  Clock Pessimism Removal :  -0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.276       3.085         ntclkbufg_0      
 CLMS_38_217/CLK                                                           r       counter_e_a[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_38_217/Q0                    tco                   0.198       3.283 r       counter_e_a[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.141       3.424         counter_e_a[0]   
 CLMA_38_216/M1                                                            r       dis_reg_a[0]/opit_0_inv/D

 Data arrival time                                                   3.424         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.407%), Route: 0.141ns(41.593%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.473       3.540         ntclkbufg_0      
 CLMA_38_216/CLK                                                           r       dis_reg_a[0]/opit_0_inv/CLK
 clock pessimism                                        -0.406       3.134                          
 clock uncertainty                                       0.000       3.134                          

 Hold time                                              -0.003       3.131                          

 Data required time                                                  3.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.131                          
 Data arrival time                                                  -3.424                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.293                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.079
  Launch Clock Delay      :  3.522
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.455       3.522         ntclkbufg_0      
 CLMA_58_177/CLK                                                           r       counter_p[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_177/Q1                    tco                   0.209       3.731 r       counter_p[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.358       4.089         counter_p[2]     
 CLMA_58_180/Y2                    td                    0.308       4.397 r       N56_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.526       4.923         _N860            
 CLMA_66_176/Y0                    td                    0.226       5.149 r       N106_mux7_5/gateop_perm/Z
                                   net (fanout=1)        0.267       5.416         _N937            
 CLMA_66_180/Y0                    td                    0.308       5.724 r       N106_mux14/gateop_perm/Z
                                   net (fanout=2)        0.242       5.966         _N981            
 CLMS_66_181/Y0                    td                    0.310       6.276 r       N278/gateop_perm/Z
                                   net (fanout=2)        0.499       6.775         N278             
 CLMA_66_172/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   6.775         Logic Levels: 4  
                                                                                   Logic: 1.361ns(41.838%), Route: 1.892ns(58.162%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.270    1003.079         ntclkbufg_0      
 CLMA_66_172/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                         0.396    1003.475                          
 clock uncertainty                                      -0.050    1003.425                          

 Recovery time                                          -0.223    1003.202                          

 Data required time                                               1003.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.202                          
 Data arrival time                                                  -6.775                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.427                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.534
  Launch Clock Delay      :  3.068
  Clock Pessimism Removal :  -0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.259       3.068         ntclkbufg_0      
 CLMA_58_192/CLK                                                           r       counter_p[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_192/Q3                    tco                   0.197       3.265 f       counter_p[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.393       3.658         counter_p[15]    
 CLMS_66_181/Y0                    td                    0.200       3.858 r       N278/gateop_perm/Z
                                   net (fanout=2)        0.432       4.290         N278             
 CLMA_66_172/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   4.290         Logic Levels: 1  
                                                                                   Logic: 0.397ns(32.488%), Route: 0.825ns(67.512%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.467       3.534         ntclkbufg_0      
 CLMA_66_172/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                        -0.396       3.138                          
 clock uncertainty                                       0.000       3.138                          

 Removal time                                           -0.195       2.943                          

 Data required time                                                  2.943                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.943                          
 Data arrival time                                                  -4.290                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.347                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.455       3.522         ntclkbufg_0      
 CLMA_58_192/CLK                                                           r       counter_p[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_192/Q1                    tco                   0.209       3.731 r       counter_p[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.655       4.386         counter_p[5]     
 CLMS_66_177/Y0                    td                    0.308       4.694 r       N74_mux6_4/gateop_perm/Z
                                   net (fanout=1)        0.512       5.206         _N1557           
 CLMS_66_197/Y0                    td                    0.310       5.516 r       N74_mux8/gateop_perm/Z
                                   net (fanout=1)        0.240       5.756         _N954            
 CLMS_66_197/Y2                    td                    0.308       6.064 r       N74_mux12/gateop_perm/Z
                                   net (fanout=1)        0.351       6.415         _N973            
 CLMS_66_201/Y1                    td                    0.302       6.717 r       N87_muxf6_perm/Y1
                                   net (fanout=1)        0.356       7.073         _N894            
 CLMA_70_197/Y0                    td                    0.281       7.354 f       N79/gateop_perm/Z
                                   net (fanout=1)        2.022       9.376         nt_pwm2          
 IOL_7_322/DO                      td                    0.081       9.457 f       pwm2_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.457         pwm2_obuf/ntO    
 IOBD_0_322/PAD                    td                    2.049      11.506 f       pwm2_obuf/opit_0/O
                                   net (fanout=1)        0.097      11.603         pwm2             
 B6                                                                        f       pwm2 (port)      

 Data arrival time                                                  11.603         Logic Levels: 7  
                                                                                   Logic: 3.848ns(47.618%), Route: 4.233ns(52.382%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.455       3.522         ntclkbufg_0      
 CLMA_58_192/CLK                                                           r       counter_p[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_192/Q1                    tco                   0.209       3.731 r       counter_p[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.506       4.237         counter_p[5]     
 CLMS_66_189/Y2                    td                    0.227       4.464 r       N64_mux3/gateop_perm/Z
                                   net (fanout=2)        0.241       4.705         _N861            
 CLMS_66_189/Y0                    td                    0.308       5.013 r       N85_mux7_7/gateop_perm/Z
                                   net (fanout=1)        0.473       5.486         _N898            
 CLMS_66_197/Y1                    td                    0.302       5.788 r       N85_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.353       6.141         _N1567           
 CLMS_66_201/Y0                    td                    0.131       6.272 r       N87_muxf6_perm/Y0
                                   net (fanout=1)        0.345       6.617         _N897            
 CLMA_70_193/Y1                    td                    0.185       6.802 f       N100_6/gateop_perm/Z
                                   net (fanout=1)        2.379       9.181         _N1068           
 IOL_7_349/DO                      td                    0.081       9.262 f       pwm4_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.262         pwm4_obuf/ntO    
 IOBS_0_349/PAD                    td                    2.049      11.311 f       pwm4_obuf/opit_0/O
                                   net (fanout=1)        0.092      11.403         pwm4             
 A8                                                                        f       pwm4 (port)      

 Data arrival time                                                  11.403         Logic Levels: 7  
                                                                                   Logic: 3.492ns(44.309%), Route: 4.389ns(55.691%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm3 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.455       3.522         ntclkbufg_0      
 CLMA_58_192/CLK                                                           r       counter_p[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_192/Q1                    tco                   0.209       3.731 r       counter_p[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.655       4.386         counter_p[5]     
 CLMS_66_177/Y0                    td                    0.308       4.694 r       N74_mux6_4/gateop_perm/Z
                                   net (fanout=1)        0.512       5.206         _N1557           
 CLMS_66_197/Y0                    td                    0.310       5.516 r       N74_mux8/gateop_perm/Z
                                   net (fanout=1)        0.240       5.756         _N954            
 CLMS_66_197/Y2                    td                    0.308       6.064 r       N74_mux12/gateop_perm/Z
                                   net (fanout=1)        0.351       6.415         _N973            
 CLMS_66_201/Y6AB                  td                    0.266       6.681 f       N87_muxf6_perm/Z 
                                   net (fanout=1)        2.303       8.984         nt_pwm3          
 IOL_7_330/DO                      td                    0.081       9.065 f       pwm3_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.065         pwm3_obuf/ntO    
 IOBD_0_330/PAD                    td                    2.049      11.114 f       pwm3_obuf/opit_0/O
                                   net (fanout=1)        0.095      11.209         pwm3             
 B7                                                                        f       pwm3 (port)      

 Data arrival time                                                  11.209         Logic Levels: 6  
                                                                                   Logic: 3.531ns(45.935%), Route: 4.156ns(54.065%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F7                                                      0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.055       0.055         echo_a           
 IOBD_0_294/DIN                    td                    0.781       0.836 r       echo_a_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.836         echo_a_ibuf/ntD  
 IOL_7_294/RX_DATA_DD              td                    0.071       0.907 r       echo_a_ibuf/opit_1/OUT
                                   net (fanout=1)        0.671       1.578         nt_echo_a        
 CLMA_30_236/M0                                                            r       echo_a1/opit_0_inv/D

 Data arrival time                                                   1.578         Logic Levels: 2  
                                                                                   Logic: 0.852ns(53.992%), Route: 0.726ns(46.008%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E5                                                      0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.036       0.036         echo_b           
 IOBD_0_326/DIN                    td                    0.781       0.817 r       echo_b_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.817         echo_b_ibuf/ntD  
 IOL_7_326/RX_DATA_DD              td                    0.071       0.888 r       echo_b_ibuf/opit_1/OUT
                                   net (fanout=1)        1.069       1.957         nt_echo_b        
 CLMA_30_244/M0                                                            r       echo_b1/opit_0_inv/D

 Data arrival time                                                   1.957         Logic Levels: 2  
                                                                                   Logic: 0.852ns(43.536%), Route: 1.105ns(56.464%)
====================================================================================================

====================================================================================================

Startpoint  : echo_en_n (port)
Endpoint    : nr_a_led/opit_0_inv/CE
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 D8                                                      0.000       0.000 r       echo_en_n (port) 
                                   net (fanout=1)        0.088       0.088         echo_en_n        
 IOBS_0_361/DIN                    td                    0.781       0.869 r       echo_en_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.869         echo_en_n_ibuf/ntD
 IOL_7_361/RX_DATA_DD              td                    0.071       0.940 r       echo_en_n_ibuf/opit_1/OUT
                                   net (fanout=4)        1.118       2.058         nt_echo_en_n     
 CLMS_10_237/CE                                                            r       nr_a_led/opit_0_inv/CE

 Data arrival time                                                   2.058         Logic Levels: 2  
                                                                                   Logic: 0.852ns(41.399%), Route: 1.206ns(58.601%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 7.000 sec
Action report_timing: CPU time elapsed is 6.469 sec
Current time: Mon Jul 17 01:55:19 2023
Action report_timing: Peak memory pool usage is 323,436,544 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Mon Jul 17 01:55:21 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.328125 sec.
Generating architecture configuration.
The bitstream file is "D:/VERILOG/smart_car/prj/generate_bitstream/smart_car.sbit"
Generate programming file takes 10.625000 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 17.000 sec
Action gen_bit_stream: CPU time elapsed is 16.047 sec
Current time: Mon Jul 17 01:55:38 2023
Action gen_bit_stream: Peak memory pool usage is 340,602,880 bytes
Process "Generate Bitstream" done.
Process exit normally.
Process exit normally.
