# Hi, I'm Abderrahman Essaraoui ðŸ‘‹

ðŸ‡µðŸ‡¸ From the river to the sea, **Palestine will be free.**

---

Iâ€™m a passionate and driven **ASIC Design Engineer** with a strong interest in **Digital IC Design**, **Computer Architecture**, **AI Accelerators**, and **SoC Design**. Iâ€™m regularly trusted to deliver on the toughest challenges because I enjoy finding new approaches â€” and I never give up!

What I value most? **The people.** I love learning from experienced engineers and growing with a team that shares knowledge and builds great things together.

---
<p align="center">
    <a href= "https://www.linkedin.com/in/abderrahman-es-saraoui-2122a5205"><img src="https://img.shields.io/badge/linkedin-%230177B5?style=flat&logo=linkedin&logoColor=white"âˆ ></a>
    <a href= "mailto:essaraoui.abderrahman@gmail.com"><img src="https://img.shields.io/badge/gmail-%231FA1F1?style=flat&logo=gmail&logoColor=white"âˆ ></a>
 </p>
 
## ðŸ’¼ About Me

- ðŸ”­ Iâ€™m currently working as an **ASIC Design Engineer**
- ðŸ§  Focused on:  
  - RTL Design (Verilog / VHDL)  
  - Finite State Machines (FSMs) & Controller Design  
  - Static Timing Analysis (STA)  
  - UPF-based Power Management  
  - Logic and Physical Synthesis  
  - SoC Integration & Digital Architecture
- ðŸ’¬ Ask me about anything front-end: `ASIC Design`, `RTL`, `STA`, or `Computer Architecture`
- ðŸŒ± Always learning, improving, and exploring the latest in chip design
- ðŸ’Œ Open to new opportunities and collaborations â€” feel free to reach out!

---

Letâ€™s build the future â€” one gate at a time. âš¡
