AZX_DPLBASE_ENABLE,VAR_0
DPLBASE,VAR_1
SD_BDLPL,VAR_2
SD_BDLPU,VAR_3
SD_CBL,VAR_4
SD_CTL,VAR_5
SD_CTL_STREAM_TAG_MASK,VAR_6
SD_CTL_STREAM_TAG_SHIFT,VAR_7
SD_CTL_TRAFFIC_PRIO,VAR_8
SD_FIFOSIZE,VAR_9
SD_FORMAT,VAR_10
SD_INT_MASK,VAR_11
SD_LVI,VAR_12
frames_to_bytes,FUNC_0
snd_hdac_chip_readl,FUNC_1
snd_hdac_chip_writel,FUNC_2
snd_hdac_stream_clear,FUNC_3
snd_hdac_stream_readl,FUNC_4
snd_hdac_stream_readw,FUNC_5
snd_hdac_stream_updatel,FUNC_6
snd_hdac_stream_writel,FUNC_7
snd_hdac_stream_writew,FUNC_8
upper_32_bits,FUNC_9
snd_hdac_stream_setup,FUNC_10
azx_dev,VAR_13
bus,VAR_14
runtime,VAR_15
val,VAR_16
