{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1413688784920 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1413688784920 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 19 01:19:44 2014 " "Processing started: Sun Oct 19 01:19:44 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1413688784920 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1413688784920 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off register -c register " "Command: quartus_map --read_settings_files=on --write_settings_files=off register -c register" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1413688784920 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1413688786058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.bdf" "" { Schematic "G:/Sistemas Digitais/copiaReg/Registrador/register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413688786105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413688786105 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "register " "Elaborating entity \"register\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1413688786136 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst13 " "Primitive \"AND2\" of instance \"inst13\" not used" {  } { { "register.bdf" "" { Schematic "G:/Sistemas Digitais/copiaReg/Registrador/register.bdf" { { 1008 -40 8 1072 "inst13" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1413688786152 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst16 " "Primitive \"GND\" of instance \"inst16\" not used" {  } { { "register.bdf" "" { Schematic "G:/Sistemas Digitais/copiaReg/Registrador/register.bdf" { { 1072 -216 -184 1104 "inst16" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1413688786152 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst27 " "Primitive \"OR2\" of instance \"inst27\" not used" {  } { { "register.bdf" "" { Schematic "G:/Sistemas Digitais/copiaReg/Registrador/register.bdf" { { 832 48 96 896 "inst27" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1413688786152 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst28 " "Primitive \"GND\" of instance \"inst28\" not used" {  } { { "register.bdf" "" { Schematic "G:/Sistemas Digitais/copiaReg/Registrador/register.bdf" { { 992 -216 -184 1024 "inst28" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1413688786152 ""}
{ "Warning" "WSGN_SEARCH_FILE" "flipflopdsubida.bdf 1 1 " "Using design file flipflopdsubida.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 flipflopDsubida " "Found entity 1: flipflopDsubida" {  } { { "flipflopdsubida.bdf" "" { Schematic "G:/Sistemas Digitais/copiaReg/Registrador/flipflopdsubida.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413688786183 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1413688786183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflopDsubida flipflopDsubida:inst3 " "Elaborating entity \"flipflopDsubida\" for hierarchy \"flipflopDsubida:inst3\"" {  } { { "register.bdf" "inst3" { Schematic "G:/Sistemas Digitais/copiaReg/Registrador/register.bdf" { { 392 1360 1456 488 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413688786199 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux8.bdf 1 1 " "Using design file mux8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "mux8.bdf" "" { Schematic "G:/Sistemas Digitais/copiaReg/Registrador/mux8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413688786214 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1413688786214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 mux8:inst10 " "Elaborating entity \"mux8\" for hierarchy \"mux8:inst10\"" {  } { { "register.bdf" "inst10" { Schematic "G:/Sistemas Digitais/copiaReg/Registrador/register.bdf" { { 408 1216 1312 632 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413688786214 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux4.bdf 1 1 " "Using design file mux4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.bdf" "" { Schematic "G:/Sistemas Digitais/copiaReg/Registrador/mux4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413688786214 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1413688786214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux8:inst10\|mux4:inst2 " "Elaborating entity \"mux4\" for hierarchy \"mux8:inst10\|mux4:inst2\"" {  } { { "mux8.bdf" "inst2" { Schematic "G:/Sistemas Digitais/copiaReg/Registrador/mux8.bdf" { { 312 336 432 472 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413688786214 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bin_7seg.bdf 1 1 " "Using design file bin_7seg.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bin_7seg " "Found entity 1: bin_7seg" {  } { { "bin_7seg.bdf" "" { Schematic "G:/Sistemas Digitais/copiaReg/Registrador/bin_7seg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413688786246 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1413688786246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_7seg bin_7seg:inst18 " "Elaborating entity \"bin_7seg\" for hierarchy \"bin_7seg:inst18\"" {  } { { "register.bdf" "inst18" { Schematic "G:/Sistemas Digitais/copiaReg/Registrador/register.bdf" { { -144 1176 1272 16 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413688786246 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND4 17 " "Primitive \"AND4\" of instance \"17\" not used" {  } { { "bin_7seg.bdf" "" { Schematic "G:/Sistemas Digitais/copiaReg/Registrador/bin_7seg.bdf" { { 288 800 864 360 "17" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1413688786261 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1413688787400 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688787400 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "70 " "Implemented 70 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1413688787587 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1413688787587 ""} { "Info" "ICUT_CUT_TM_LCELLS" "49 " "Implemented 49 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1413688787587 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1413688787587 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "449 " "Peak virtual memory: 449 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1413688787665 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 19 01:19:47 2014 " "Processing ended: Sun Oct 19 01:19:47 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1413688787665 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1413688787665 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1413688787665 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1413688787665 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1413688788835 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1413688788835 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 19 01:19:48 2014 " "Processing started: Sun Oct 19 01:19:48 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1413688788835 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1413688788835 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off register -c register " "Command: quartus_fit --read_settings_files=off --write_settings_files=off register -c register" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1413688788835 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1413688788898 ""}
{ "Info" "0" "" "Project  = register" {  } {  } 0 0 "Project  = register" 0 0 "Fitter" 0 0 1413688788898 ""}
{ "Info" "0" "" "Revision = register" {  } {  } 0 0 "Revision = register" 0 0 "Fitter" 0 0 1413688788898 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1413688789022 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "register EP2C70F896C6 " "Selected device EP2C70F896C6 for design \"register\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1413688789038 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1413688789069 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1413688789069 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1413688789163 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1413688789163 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1413688790036 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Sistemas Digitais/copiaReg/Registrador/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1413688790052 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Sistemas Digitais/copiaReg/Registrador/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1413688790052 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Sistemas Digitais/copiaReg/Registrador/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1413688790052 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1413688790052 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "7 21 " "No exact pin location assignment(s) for 7 pins of 21 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A " "Pin A not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A } } } { "register.bdf" "" { Schematic "G:/Sistemas Digitais/copiaReg/Registrador/register.bdf" { { -120 1288 1464 -104 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Sistemas Digitais/copiaReg/Registrador/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1413688790192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B " "Pin B not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B } } } { "register.bdf" "" { Schematic "G:/Sistemas Digitais/copiaReg/Registrador/register.bdf" { { -104 1288 1464 -88 "B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Sistemas Digitais/copiaReg/Registrador/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1413688790192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C " "Pin C not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C } } } { "register.bdf" "" { Schematic "G:/Sistemas Digitais/copiaReg/Registrador/register.bdf" { { -88 1288 1464 -72 "C" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Sistemas Digitais/copiaReg/Registrador/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1413688790192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D " "Pin D not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { D } } } { "register.bdf" "" { Schematic "G:/Sistemas Digitais/copiaReg/Registrador/register.bdf" { { -72 1288 1464 -56 "D" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Sistemas Digitais/copiaReg/Registrador/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1413688790192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "E " "Pin E not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { E } } } { "register.bdf" "" { Schematic "G:/Sistemas Digitais/copiaReg/Registrador/register.bdf" { { -56 1288 1464 -40 "E" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { E } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Sistemas Digitais/copiaReg/Registrador/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1413688790192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F " "Pin F not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { F } } } { "register.bdf" "" { Schematic "G:/Sistemas Digitais/copiaReg/Registrador/register.bdf" { { -40 1288 1464 -24 "F" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Sistemas Digitais/copiaReg/Registrador/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1413688790192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "G " "Pin G not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { G } } } { "register.bdf" "" { Schematic "G:/Sistemas Digitais/copiaReg/Registrador/register.bdf" { { -24 1288 1464 -8 "G" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Sistemas Digitais/copiaReg/Registrador/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1413688790192 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1413688790192 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1413688790317 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "register.sdc " "Synopsys Design Constraints File file not found: 'register.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1413688790317 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1413688790317 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1413688790317 ""}
{ "Warning" "WSTA_SCC_LOOP" "19 " "Found combinational loop of 19 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst1~2\|combout " "Node \"inst\|inst1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst5~1\|datad " "Node \"inst\|inst5~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst5~1\|combout " "Node \"inst\|inst5~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst1~2\|datac " "Node \"inst\|inst1~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst5\|datac " "Node \"inst\|inst5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst5\|combout " "Node \"inst\|inst5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst5~1\|dataa " "Node \"inst\|inst5~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst4~0\|datac " "Node \"inst\|inst4~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst4~0\|combout " "Node \"inst\|inst4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst4~2\|datac " "Node \"inst\|inst4~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst4~2\|combout " "Node \"inst\|inst4~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst5\|datab " "Node \"inst\|inst5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst1~2\|datab " "Node \"inst\|inst1~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst1~1\|datab " "Node \"inst\|inst1~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst1~1\|combout " "Node \"inst\|inst1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst1~2\|datad " "Node \"inst\|inst1~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst5~2\|datab " "Node \"inst\|inst5~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst5~2\|combout " "Node \"inst\|inst5~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst5\|datad " "Node \"inst\|inst5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""}  } { { "flipflopdsubida.bdf" "" { Schematic "G:/Sistemas Digitais/copiaReg/Registrador/flipflopdsubida.bdf" { { 176 280 344 224 "inst1" "" } } } } { "flipflopdsubida.bdf" "" { Schematic "G:/Sistemas Digitais/copiaReg/Registrador/flipflopdsubida.bdf" { { 296 280 344 344 "inst5" "" } } } } { "flipflopdsubida.bdf" "" { Schematic "G:/Sistemas Digitais/copiaReg/Registrador/flipflopdsubida.bdf" { { 408 272 336 456 "inst4" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1413688790317 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "inst1\|inst1~1\|combout " "Node \"inst1\|inst1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst5~1\|datad " "Node \"inst1\|inst5~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst5~1\|combout " "Node \"inst1\|inst5~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst1~1\|datac " "Node \"inst1\|inst1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst5\|datab " "Node \"inst1\|inst5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst5\|combout " "Node \"inst1\|inst5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst4~0\|datad " "Node \"inst1\|inst4~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst4~0\|combout " "Node \"inst1\|inst4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst5~1\|datac " "Node \"inst1\|inst5~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst5~2\|dataa " "Node \"inst1\|inst5~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst5~2\|combout " "Node \"inst1\|inst5~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst1~1\|datad " "Node \"inst1\|inst1~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst5\|datac " "Node \"inst1\|inst5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst4~3\|datad " "Node \"inst1\|inst4~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst4~3\|combout " "Node \"inst1\|inst4~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst5~2\|datad " "Node \"inst1\|inst5~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""}  } { { "flipflopdsubida.bdf" "" { Schematic "G:/Sistemas Digitais/copiaReg/Registrador/flipflopdsubida.bdf" { { 176 280 344 224 "inst1" "" } } } } { "flipflopdsubida.bdf" "" { Schematic "G:/Sistemas Digitais/copiaReg/Registrador/flipflopdsubida.bdf" { { 296 280 344 344 "inst5" "" } } } } { "flipflopdsubida.bdf" "" { Schematic "G:/Sistemas Digitais/copiaReg/Registrador/flipflopdsubida.bdf" { { 408 272 336 456 "inst4" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1413688790317 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst5\|combout " "Node \"inst3\|inst5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst5\|dataa " "Node \"inst3\|inst5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst1~3\|dataa " "Node \"inst3\|inst1~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst1~3\|combout " "Node \"inst3\|inst1~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst1~3\|datab " "Node \"inst3\|inst1~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst5\|datab " "Node \"inst3\|inst5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""}  } { { "flipflopdsubida.bdf" "" { Schematic "G:/Sistemas Digitais/copiaReg/Registrador/flipflopdsubida.bdf" { { 296 280 344 344 "inst5" "" } } } } { "flipflopdsubida.bdf" "" { Schematic "G:/Sistemas Digitais/copiaReg/Registrador/flipflopdsubida.bdf" { { 176 280 344 224 "inst1" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1413688790317 ""}
{ "Warning" "WSTA_SCC_LOOP" "17 " "Found combinational loop of 17 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|inst1~3\|combout " "Node \"inst2\|inst1~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst5~3\|datad " "Node \"inst2\|inst5~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst5~3\|combout " "Node \"inst2\|inst5~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst1~3\|datac " "Node \"inst2\|inst1~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst5\|datac " "Node \"inst2\|inst5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst5\|combout " "Node \"inst2\|inst5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst5~3\|dataa " "Node \"inst2\|inst5~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst5~6\|datad " "Node \"inst2\|inst5~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst5~6\|combout " "Node \"inst2\|inst5~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst5\|datab " "Node \"inst2\|inst5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst1~3\|datab " "Node \"inst2\|inst1~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst1~4\|datac " "Node \"inst2\|inst1~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst1~4\|combout " "Node \"inst2\|inst1~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst1~3\|datad " "Node \"inst2\|inst1~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst5~4\|datac " "Node \"inst2\|inst5~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst5~4\|combout " "Node \"inst2\|inst5~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst5\|datad " "Node \"inst2\|inst5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688790317 ""}  } { { "flipflopdsubida.bdf" "" { Schematic "G:/Sistemas Digitais/copiaReg/Registrador/flipflopdsubida.bdf" { { 176 280 344 224 "inst1" "" } } } } { "flipflopdsubida.bdf" "" { Schematic "G:/Sistemas Digitais/copiaReg/Registrador/flipflopdsubida.bdf" { { 296 280 344 344 "inst5" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1413688790317 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1413688790317 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1413688790317 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1413688790317 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1413688790317 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1413688790317 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1413688790317 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1413688790317 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1413688790317 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1413688790317 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1413688790317 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1413688790317 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1413688790317 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1413688790317 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "7 unused 3.3V 0 7 0 " "Number of I/O pins in group: 7 (unused VREF, 3.3V VCCIO, 0 input, 7 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1413688790317 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1413688790317 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1413688790317 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 84 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  84 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 5 74 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 7 74 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 7 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 74 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1413688790317 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 4 68 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  68 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1413688790317 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1413688790317 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1413688790317 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1413688790333 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1413688792798 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1413688793016 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1413688793032 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1413688793328 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1413688793328 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1413688793375 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X11_Y12 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X11_Y12" {  } { { "loc" "" { Generic "G:/Sistemas Digitais/copiaReg/Registrador/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X11_Y12"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X11_Y12"} 0 0 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1413688794857 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1413688794857 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1413688795091 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1413688795091 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1413688795091 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1413688795091 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.14 " "Total time spent on timing analysis during the Fitter is 0.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1413688795106 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1413688795106 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "11 " "Found 11 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q0 0 " "Pin \"Q0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413688795106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q1 0 " "Pin \"Q1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413688795106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q2 0 " "Pin \"Q2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413688795106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q3 0 " "Pin \"Q3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413688795106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A 0 " "Pin \"A\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413688795106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B 0 " "Pin \"B\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413688795106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C 0 " "Pin \"C\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413688795106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D 0 " "Pin \"D\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413688795106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "E 0 " "Pin \"E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413688795106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F 0 " "Pin \"F\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413688795106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G 0 " "Pin \"G\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413688795106 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1413688795106 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1413688795294 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1413688795294 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1413688795481 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1413688796136 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1413688796276 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/Sistemas Digitais/copiaReg/Registrador/output_files/register.fit.smsg " "Generated suppressed messages file G:/Sistemas Digitais/copiaReg/Registrador/output_files/register.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1413688796666 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 70 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "760 " "Peak virtual memory: 760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1413688797899 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 19 01:19:57 2014 " "Processing ended: Sun Oct 19 01:19:57 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1413688797899 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1413688797899 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1413688797899 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1413688797899 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1413688799053 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1413688799053 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 19 01:19:58 2014 " "Processing started: Sun Oct 19 01:19:58 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1413688799053 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1413688799053 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off register -c register " "Command: quartus_asm --read_settings_files=off --write_settings_files=off register -c register" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1413688799053 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1413688802394 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1413688802846 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "426 " "Peak virtual memory: 426 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1413688805623 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 19 01:20:05 2014 " "Processing ended: Sun Oct 19 01:20:05 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1413688805623 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1413688805623 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1413688805623 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1413688805623 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1413688806621 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1413688807308 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1413688807308 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 19 01:20:06 2014 " "Processing started: Sun Oct 19 01:20:06 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1413688807308 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1413688807308 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta register -c register " "Command: quartus_sta register -c register" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1413688807308 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1413688807370 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1413688807932 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1413688807963 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1413688807963 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1413688808150 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "register.sdc " "Synopsys Design Constraints File file not found: 'register.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1413688808665 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1413688808665 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1413688808665 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "inst1\|inst1~1\|combout " "Node \"inst1\|inst1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst5~1\|datad " "Node \"inst1\|inst5~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst5~1\|combout " "Node \"inst1\|inst5~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst1~1\|datab " "Node \"inst1\|inst1~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst5\|datab " "Node \"inst1\|inst5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst5\|combout " "Node \"inst1\|inst5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst4~0\|datad " "Node \"inst1\|inst4~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst4~0\|combout " "Node \"inst1\|inst4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst5~1\|datab " "Node \"inst1\|inst5~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst4~3\|datab " "Node \"inst1\|inst4~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst4~3\|combout " "Node \"inst1\|inst4~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst5~2\|dataa " "Node \"inst1\|inst5~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst5~2\|combout " "Node \"inst1\|inst5~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst1~1\|datac " "Node \"inst1\|inst1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst5\|datac " "Node \"inst1\|inst5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst5~2\|datad " "Node \"inst1\|inst5~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""}  } { { "flipflopdsubida.bdf" "" { Schematic "G:/Sistemas Digitais/copiaReg/Registrador/flipflopdsubida.bdf" { { 176 280 344 224 "inst1" "" } } } } { "flipflopdsubida.bdf" "" { Schematic "G:/Sistemas Digitais/copiaReg/Registrador/flipflopdsubida.bdf" { { 296 280 344 344 "inst5" "" } } } } { "flipflopdsubida.bdf" "" { Schematic "G:/Sistemas Digitais/copiaReg/Registrador/flipflopdsubida.bdf" { { 408 272 336 456 "inst4" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1413688808665 ""}
{ "Warning" "WSTA_SCC_LOOP" "17 " "Found combinational loop of 17 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|inst5\|combout " "Node \"inst2\|inst5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst5~4\|datac " "Node \"inst2\|inst5~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst5~4\|combout " "Node \"inst2\|inst5~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst5\|dataa " "Node \"inst2\|inst5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst1~4\|datac " "Node \"inst2\|inst1~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst1~4\|combout " "Node \"inst2\|inst1~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst1~3\|dataa " "Node \"inst2\|inst1~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst1~3\|combout " "Node \"inst2\|inst1~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst5~3\|datab " "Node \"inst2\|inst5~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst5~3\|combout " "Node \"inst2\|inst5~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst1~3\|datab " "Node \"inst2\|inst1~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst5\|datab " "Node \"inst2\|inst5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst5~3\|datac " "Node \"inst2\|inst5~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst5~6\|datab " "Node \"inst2\|inst5~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst5~6\|combout " "Node \"inst2\|inst5~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst1~3\|datad " "Node \"inst2\|inst1~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst5\|datad " "Node \"inst2\|inst5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""}  } { { "flipflopdsubida.bdf" "" { Schematic "G:/Sistemas Digitais/copiaReg/Registrador/flipflopdsubida.bdf" { { 296 280 344 344 "inst5" "" } } } } { "flipflopdsubida.bdf" "" { Schematic "G:/Sistemas Digitais/copiaReg/Registrador/flipflopdsubida.bdf" { { 176 280 344 224 "inst1" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1413688808665 ""}
{ "Warning" "WSTA_SCC_LOOP" "19 " "Found combinational loop of 19 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst1~2\|combout " "Node \"inst\|inst1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst5~1\|dataa " "Node \"inst\|inst5~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst5~1\|combout " "Node \"inst\|inst5~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst1~2\|datab " "Node \"inst\|inst1~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst5\|datac " "Node \"inst\|inst5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst5\|combout " "Node \"inst\|inst5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst5~2\|datab " "Node \"inst\|inst5~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst5~2\|combout " "Node \"inst\|inst5~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst5\|dataa " "Node \"inst\|inst5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst4~0\|datad " "Node \"inst\|inst4~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst4~0\|combout " "Node \"inst\|inst4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst4~2\|datad " "Node \"inst\|inst4~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst4~2\|combout " "Node \"inst\|inst4~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst5\|datab " "Node \"inst\|inst5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst1~2\|dataa " "Node \"inst\|inst1~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst1~1\|datab " "Node \"inst\|inst1~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst1~1\|combout " "Node \"inst\|inst1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst1~2\|datac " "Node \"inst\|inst1~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst5~1\|datac " "Node \"inst\|inst5~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""}  } { { "flipflopdsubida.bdf" "" { Schematic "G:/Sistemas Digitais/copiaReg/Registrador/flipflopdsubida.bdf" { { 176 280 344 224 "inst1" "" } } } } { "flipflopdsubida.bdf" "" { Schematic "G:/Sistemas Digitais/copiaReg/Registrador/flipflopdsubida.bdf" { { 296 280 344 344 "inst5" "" } } } } { "flipflopdsubida.bdf" "" { Schematic "G:/Sistemas Digitais/copiaReg/Registrador/flipflopdsubida.bdf" { { 408 272 336 456 "inst4" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1413688808665 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|inst1~3\|combout " "Node \"inst3\|inst1~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst1~3\|datad " "Node \"inst3\|inst1~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst5\|datad " "Node \"inst3\|inst5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst5\|combout " "Node \"inst3\|inst5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst5\|dataa " "Node \"inst3\|inst5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst1~3\|dataa " "Node \"inst3\|inst1~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413688808665 ""}  } { { "flipflopdsubida.bdf" "" { Schematic "G:/Sistemas Digitais/copiaReg/Registrador/flipflopdsubida.bdf" { { 176 280 344 224 "inst1" "" } } } } { "flipflopdsubida.bdf" "" { Schematic "G:/Sistemas Digitais/copiaReg/Registrador/flipflopdsubida.bdf" { { 296 280 344 344 "inst5" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1413688808665 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1413688808665 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1413688808681 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1413688808759 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1413688808930 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1413688808930 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1413688809258 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1413688809429 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1413688809523 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1413688809679 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1413688809851 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1413688810022 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1413688810022 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1413688810022 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1413688810022 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1413688810022 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1413688810194 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1413688810381 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1413688810475 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1413688810631 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1413688810802 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1413688810974 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1413688811473 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1413688811473 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 67 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "397 " "Peak virtual memory: 397 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1413688812783 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 19 01:20:12 2014 " "Processing ended: Sun Oct 19 01:20:12 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1413688812783 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1413688812783 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1413688812783 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1413688812783 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 147 s " "Quartus II Full Compilation was successful. 0 errors, 147 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1413688813829 ""}
