	(primitive_def BITSLICE_TX 76 81
		(pin BS_RESET BS_RESET input)
		(pin CDATAIN0 CDATAIN0 input)
		(pin CDATAIN1 CDATAIN1 input)
		(pin CE_ODELAY CE_ODELAY input)
		(pin CE_OFD CE_OFD input)
		(pin CLK CLK input)
		(pin CNTVALUEIN0 CNTVALUEIN0 input)
		(pin CNTVALUEIN1 CNTVALUEIN1 input)
		(pin CNTVALUEIN2 CNTVALUEIN2 input)
		(pin CNTVALUEIN3 CNTVALUEIN3 input)
		(pin CNTVALUEIN4 CNTVALUEIN4 input)
		(pin CNTVALUEIN5 CNTVALUEIN5 input)
		(pin CNTVALUEIN6 CNTVALUEIN6 input)
		(pin CNTVALUEIN7 CNTVALUEIN7 input)
		(pin CNTVALUEIN8 CNTVALUEIN8 input)
		(pin CTL2BS_DYNAMIC_MODE_EN CTL2BS_DYNAMIC_MODE_EN input)
		(pin CTL2BS_TX_DDR_PHASE_SEL CTL2BS_TX_DDR_PHASE_SEL input)
		(pin CTRL_CE CTRL_CE input)
		(pin CTRL_CLK CTRL_CLK input)
		(pin CTRL_DLY0 CTRL_DLY0 input)
		(pin CTRL_DLY1 CTRL_DLY1 input)
		(pin CTRL_DLY2 CTRL_DLY2 input)
		(pin CTRL_DLY3 CTRL_DLY3 input)
		(pin CTRL_DLY4 CTRL_DLY4 input)
		(pin CTRL_DLY5 CTRL_DLY5 input)
		(pin CTRL_DLY6 CTRL_DLY6 input)
		(pin CTRL_DLY7 CTRL_DLY7 input)
		(pin CTRL_DLY8 CTRL_DLY8 input)
		(pin CTRL_INC CTRL_INC input)
		(pin CTRL_LD CTRL_LD input)
		(pin D0 D0 input)
		(pin D1 D1 input)
		(pin D2 D2 input)
		(pin D3 D3 input)
		(pin D4 D4 input)
		(pin D5 D5 input)
		(pin D6 D6 input)
		(pin D7 D7 input)
		(pin DDR_CLK DDR_CLK input)
		(pin DIV2_CLK DIV2_CLK input)
		(pin DIV4_CLK DIV4_CLK input)
		(pin EN_VTC EN_VTC input)
		(pin FORCE_OE_B FORCE_OE_B input)
		(pin INC INC input)
		(pin LD LD input)
		(pin REGRST_B REGRST_B input)
		(pin RST_B RST_B input)
		(pin TOGGLE_DIV2_SEL TOGGLE_DIV2_SEL input)
		(pin TX_MUX_360_N_SEL TX_MUX_360_N_SEL input)
		(pin TX_MUX_360_P_SEL TX_MUX_360_P_SEL input)
		(pin TX_MUX_720_P0_SEL TX_MUX_720_P0_SEL input)
		(pin TX_MUX_720_P1_SEL TX_MUX_720_P1_SEL input)
		(pin TX_MUX_720_P2_SEL TX_MUX_720_P2_SEL input)
		(pin TX_MUX_720_P3_SEL TX_MUX_720_P3_SEL input)
		(pin BS2CTL_CNTVALUEOUT0 BS2CTL_CNTVALUEOUT0 output)
		(pin BS2CTL_CNTVALUEOUT1 BS2CTL_CNTVALUEOUT1 output)
		(pin BS2CTL_CNTVALUEOUT2 BS2CTL_CNTVALUEOUT2 output)
		(pin BS2CTL_CNTVALUEOUT3 BS2CTL_CNTVALUEOUT3 output)
		(pin BS2CTL_CNTVALUEOUT4 BS2CTL_CNTVALUEOUT4 output)
		(pin BS2CTL_CNTVALUEOUT5 BS2CTL_CNTVALUEOUT5 output)
		(pin BS2CTL_CNTVALUEOUT6 BS2CTL_CNTVALUEOUT6 output)
		(pin BS2CTL_CNTVALUEOUT7 BS2CTL_CNTVALUEOUT7 output)
		(pin BS2CTL_CNTVALUEOUT8 BS2CTL_CNTVALUEOUT8 output)
		(pin BS2CTL_TX_DDR_PHASE_SEL BS2CTL_TX_DDR_PHASE_SEL output)
		(pin CDATAOUT CDATAOUT output)
		(pin CNTVALUEOUT0 CNTVALUEOUT0 output)
		(pin CNTVALUEOUT1 CNTVALUEOUT1 output)
		(pin CNTVALUEOUT2 CNTVALUEOUT2 output)
		(pin CNTVALUEOUT3 CNTVALUEOUT3 output)
		(pin CNTVALUEOUT4 CNTVALUEOUT4 output)
		(pin CNTVALUEOUT5 CNTVALUEOUT5 output)
		(pin CNTVALUEOUT6 CNTVALUEOUT6 output)
		(pin CNTVALUEOUT7 CNTVALUEOUT7 output)
		(pin CNTVALUEOUT8 CNTVALUEOUT8 output)
		(pin Q Q output)
		(pin VTC_READY VTC_READY output)
		(element BS_RESET 1
			(pin BS_RESET output)
			(conn BS_RESET BS_RESET ==> TRISTATE_TX_BITSLICE BIT_CTRL_IN22)
		)
		(element CDATAIN0 1
			(pin CDATAIN0 output)
			(conn CDATAIN0 CDATAIN0 ==> TRISTATE_TX_BITSLICE CDATAIN0)
		)
		(element CDATAIN1 1
			(pin CDATAIN1 output)
			(conn CDATAIN1 CDATAIN1 ==> TRISTATE_TX_BITSLICE CDATAIN1)
		)
		(element CE_ODELAY 1
			(pin CE_ODELAY output)
			(conn CE_ODELAY CE_ODELAY ==> TRISTATE_TX_BITSLICE CE)
		)
		(element CE_OFD 1
			(pin CE_OFD output)
			(conn CE_OFD CE_OFD ==> TRISTATE_TX_BITSLICE OFD_CE)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> XIPHY_ODELAY_CLK_OPTINV CLK)
		)
		(element CNTVALUEIN0 1
			(pin CNTVALUEIN0 output)
			(conn CNTVALUEIN0 CNTVALUEIN0 ==> TRISTATE_TX_BITSLICE CNTVALUEIN0)
		)
		(element CNTVALUEIN1 1
			(pin CNTVALUEIN1 output)
			(conn CNTVALUEIN1 CNTVALUEIN1 ==> TRISTATE_TX_BITSLICE CNTVALUEIN1)
		)
		(element CNTVALUEIN2 1
			(pin CNTVALUEIN2 output)
			(conn CNTVALUEIN2 CNTVALUEIN2 ==> TRISTATE_TX_BITSLICE CNTVALUEIN2)
		)
		(element CNTVALUEIN3 1
			(pin CNTVALUEIN3 output)
			(conn CNTVALUEIN3 CNTVALUEIN3 ==> TRISTATE_TX_BITSLICE CNTVALUEIN3)
		)
		(element CNTVALUEIN4 1
			(pin CNTVALUEIN4 output)
			(conn CNTVALUEIN4 CNTVALUEIN4 ==> TRISTATE_TX_BITSLICE CNTVALUEIN4)
		)
		(element CNTVALUEIN5 1
			(pin CNTVALUEIN5 output)
			(conn CNTVALUEIN5 CNTVALUEIN5 ==> TRISTATE_TX_BITSLICE CNTVALUEIN5)
		)
		(element CNTVALUEIN6 1
			(pin CNTVALUEIN6 output)
			(conn CNTVALUEIN6 CNTVALUEIN6 ==> TRISTATE_TX_BITSLICE CNTVALUEIN6)
		)
		(element CNTVALUEIN7 1
			(pin CNTVALUEIN7 output)
			(conn CNTVALUEIN7 CNTVALUEIN7 ==> TRISTATE_TX_BITSLICE CNTVALUEIN7)
		)
		(element CNTVALUEIN8 1
			(pin CNTVALUEIN8 output)
			(conn CNTVALUEIN8 CNTVALUEIN8 ==> TRISTATE_TX_BITSLICE CNTVALUEIN8)
		)
		(element CTL2BS_DYNAMIC_MODE_EN 1
			(pin CTL2BS_DYNAMIC_MODE_EN output)
			(conn CTL2BS_DYNAMIC_MODE_EN CTL2BS_DYNAMIC_MODE_EN ==> TRISTATE_TX_BITSLICE BIT_CTRL_IN14)
		)
		(element CTL2BS_TX_DDR_PHASE_SEL 1
			(pin CTL2BS_TX_DDR_PHASE_SEL output)
			(conn CTL2BS_TX_DDR_PHASE_SEL CTL2BS_TX_DDR_PHASE_SEL ==> TRISTATE_TX_BITSLICE BIT_CTRL_IN23)
		)
		(element CTRL_CE 1
			(pin CTRL_CE output)
			(conn CTRL_CE CTRL_CE ==> TRISTATE_TX_BITSLICE BIT_CTRL_IN13)
		)
		(element CTRL_CLK 1
			(pin CTRL_CLK output)
			(conn CTRL_CLK CTRL_CLK ==> TRISTATE_TX_BITSLICE BIT_CTRL_IN1)
		)
		(element CTRL_DLY0 1
			(pin CTRL_DLY0 output)
			(conn CTRL_DLY0 CTRL_DLY0 ==> TRISTATE_TX_BITSLICE BIT_CTRL_IN2)
		)
		(element CTRL_DLY1 1
			(pin CTRL_DLY1 output)
			(conn CTRL_DLY1 CTRL_DLY1 ==> TRISTATE_TX_BITSLICE BIT_CTRL_IN3)
		)
		(element CTRL_DLY2 1
			(pin CTRL_DLY2 output)
			(conn CTRL_DLY2 CTRL_DLY2 ==> TRISTATE_TX_BITSLICE BIT_CTRL_IN4)
		)
		(element CTRL_DLY3 1
			(pin CTRL_DLY3 output)
			(conn CTRL_DLY3 CTRL_DLY3 ==> TRISTATE_TX_BITSLICE BIT_CTRL_IN5)
		)
		(element CTRL_DLY4 1
			(pin CTRL_DLY4 output)
			(conn CTRL_DLY4 CTRL_DLY4 ==> TRISTATE_TX_BITSLICE BIT_CTRL_IN6)
		)
		(element CTRL_DLY5 1
			(pin CTRL_DLY5 output)
			(conn CTRL_DLY5 CTRL_DLY5 ==> TRISTATE_TX_BITSLICE BIT_CTRL_IN7)
		)
		(element CTRL_DLY6 1
			(pin CTRL_DLY6 output)
			(conn CTRL_DLY6 CTRL_DLY6 ==> TRISTATE_TX_BITSLICE BIT_CTRL_IN8)
		)
		(element CTRL_DLY7 1
			(pin CTRL_DLY7 output)
			(conn CTRL_DLY7 CTRL_DLY7 ==> TRISTATE_TX_BITSLICE BIT_CTRL_IN9)
		)
		(element CTRL_DLY8 1
			(pin CTRL_DLY8 output)
			(conn CTRL_DLY8 CTRL_DLY8 ==> TRISTATE_TX_BITSLICE BIT_CTRL_IN10)
		)
		(element CTRL_INC 1
			(pin CTRL_INC output)
			(conn CTRL_INC CTRL_INC ==> TRISTATE_TX_BITSLICE BIT_CTRL_IN12)
		)
		(element CTRL_LD 1
			(pin CTRL_LD output)
			(conn CTRL_LD CTRL_LD ==> TRISTATE_TX_BITSLICE BIT_CTRL_IN11)
		)
		(element D0 1
			(pin D0 output)
			(conn D0 D0 ==> TRISTATE_TX_BITSLICE BIT_CTRL_IN24)
		)
		(element D1 1
			(pin D1 output)
			(conn D1 D1 ==> TRISTATE_TX_BITSLICE BIT_CTRL_IN25)
		)
		(element D2 1
			(pin D2 output)
			(conn D2 D2 ==> TRISTATE_TX_BITSLICE BIT_CTRL_IN26)
		)
		(element D3 1
			(pin D3 output)
			(conn D3 D3 ==> TRISTATE_TX_BITSLICE BIT_CTRL_IN27)
		)
		(element D4 1
			(pin D4 output)
			(conn D4 D4 ==> TRISTATE_TX_BITSLICE BIT_CTRL_IN28)
		)
		(element D5 1
			(pin D5 output)
			(conn D5 D5 ==> TRISTATE_TX_BITSLICE BIT_CTRL_IN29)
		)
		(element D6 1
			(pin D6 output)
			(conn D6 D6 ==> TRISTATE_TX_BITSLICE BIT_CTRL_IN30)
		)
		(element D7 1
			(pin D7 output)
			(conn D7 D7 ==> TRISTATE_TX_BITSLICE BIT_CTRL_IN31)
		)
		(element DDR_CLK 1
			(pin DDR_CLK output)
			(conn DDR_CLK DDR_CLK ==> TRISTATE_TX_BITSLICE BIT_CTRL_IN0)
		)
		(element DIV2_CLK 1
			(pin DIV2_CLK output)
			(conn DIV2_CLK DIV2_CLK ==> TRISTATE_TX_BITSLICE BIT_CTRL_IN33)
		)
		(element DIV4_CLK 1
			(pin DIV4_CLK output)
			(conn DIV4_CLK DIV4_CLK ==> TRISTATE_TX_BITSLICE BIT_CTRL_IN34)
		)
		(element EN_VTC 1
			(pin EN_VTC output)
			(conn EN_VTC EN_VTC ==> TRISTATE_TX_BITSLICE EN_VTC)
		)
		(element FORCE_OE_B 1
			(pin FORCE_OE_B output)
			(conn FORCE_OE_B FORCE_OE_B ==> TRISTATE_TX_BITSLICE BIT_CTRL_IN32)
		)
		(element INC 1
			(pin INC output)
			(conn INC INC ==> TRISTATE_TX_BITSLICE INC)
		)
		(element LD 1
			(pin LD output)
			(conn LD LD ==> TRISTATE_TX_BITSLICE LOAD)
		)
		(element REGRST_B 1
			(pin REGRST_B output)
			(conn REGRST_B REGRST_B ==> XIPHY_ODELAY_RST_OPTINV CLK)
		)
		(element RST_B 1
			(pin RST_B output)
			(conn RST_B RST_B ==> XIPHY_OSERDES_RST_OPTINV CLK)
		)
		(element TOGGLE_DIV2_SEL 1
			(pin TOGGLE_DIV2_SEL output)
			(conn TOGGLE_DIV2_SEL TOGGLE_DIV2_SEL ==> TRISTATE_TX_BITSLICE BIT_CTRL_IN15)
		)
		(element TX_MUX_360_N_SEL 1
			(pin TX_MUX_360_N_SEL output)
			(conn TX_MUX_360_N_SEL TX_MUX_360_N_SEL ==> TRISTATE_TX_BITSLICE BIT_CTRL_IN20)
		)
		(element TX_MUX_360_P_SEL 1
			(pin TX_MUX_360_P_SEL output)
			(conn TX_MUX_360_P_SEL TX_MUX_360_P_SEL ==> TRISTATE_TX_BITSLICE BIT_CTRL_IN21)
		)
		(element TX_MUX_720_P0_SEL 1
			(pin TX_MUX_720_P0_SEL output)
			(conn TX_MUX_720_P0_SEL TX_MUX_720_P0_SEL ==> TRISTATE_TX_BITSLICE BIT_CTRL_IN19)
		)
		(element TX_MUX_720_P1_SEL 1
			(pin TX_MUX_720_P1_SEL output)
			(conn TX_MUX_720_P1_SEL TX_MUX_720_P1_SEL ==> TRISTATE_TX_BITSLICE BIT_CTRL_IN18)
		)
		(element TX_MUX_720_P2_SEL 1
			(pin TX_MUX_720_P2_SEL output)
			(conn TX_MUX_720_P2_SEL TX_MUX_720_P2_SEL ==> TRISTATE_TX_BITSLICE BIT_CTRL_IN17)
		)
		(element TX_MUX_720_P3_SEL 1
			(pin TX_MUX_720_P3_SEL output)
			(conn TX_MUX_720_P3_SEL TX_MUX_720_P3_SEL ==> TRISTATE_TX_BITSLICE BIT_CTRL_IN16)
		)
		(element BS2CTL_CNTVALUEOUT0 1
			(pin BS2CTL_CNTVALUEOUT0 input)
			(conn BS2CTL_CNTVALUEOUT0 BS2CTL_CNTVALUEOUT0 <== TRISTATE_TX_BITSLICE BIT_CTRL_OUT0)
		)
		(element BS2CTL_CNTVALUEOUT1 1
			(pin BS2CTL_CNTVALUEOUT1 input)
			(conn BS2CTL_CNTVALUEOUT1 BS2CTL_CNTVALUEOUT1 <== TRISTATE_TX_BITSLICE BIT_CTRL_OUT1)
		)
		(element BS2CTL_CNTVALUEOUT2 1
			(pin BS2CTL_CNTVALUEOUT2 input)
			(conn BS2CTL_CNTVALUEOUT2 BS2CTL_CNTVALUEOUT2 <== TRISTATE_TX_BITSLICE BIT_CTRL_OUT2)
		)
		(element BS2CTL_CNTVALUEOUT3 1
			(pin BS2CTL_CNTVALUEOUT3 input)
			(conn BS2CTL_CNTVALUEOUT3 BS2CTL_CNTVALUEOUT3 <== TRISTATE_TX_BITSLICE BIT_CTRL_OUT3)
		)
		(element BS2CTL_CNTVALUEOUT4 1
			(pin BS2CTL_CNTVALUEOUT4 input)
			(conn BS2CTL_CNTVALUEOUT4 BS2CTL_CNTVALUEOUT4 <== TRISTATE_TX_BITSLICE BIT_CTRL_OUT4)
		)
		(element BS2CTL_CNTVALUEOUT5 1
			(pin BS2CTL_CNTVALUEOUT5 input)
			(conn BS2CTL_CNTVALUEOUT5 BS2CTL_CNTVALUEOUT5 <== TRISTATE_TX_BITSLICE BIT_CTRL_OUT5)
		)
		(element BS2CTL_CNTVALUEOUT6 1
			(pin BS2CTL_CNTVALUEOUT6 input)
			(conn BS2CTL_CNTVALUEOUT6 BS2CTL_CNTVALUEOUT6 <== TRISTATE_TX_BITSLICE BIT_CTRL_OUT6)
		)
		(element BS2CTL_CNTVALUEOUT7 1
			(pin BS2CTL_CNTVALUEOUT7 input)
			(conn BS2CTL_CNTVALUEOUT7 BS2CTL_CNTVALUEOUT7 <== TRISTATE_TX_BITSLICE BIT_CTRL_OUT7)
		)
		(element BS2CTL_CNTVALUEOUT8 1
			(pin BS2CTL_CNTVALUEOUT8 input)
			(conn BS2CTL_CNTVALUEOUT8 BS2CTL_CNTVALUEOUT8 <== TRISTATE_TX_BITSLICE BIT_CTRL_OUT8)
		)
		(element BS2CTL_TX_DDR_PHASE_SEL 1
			(pin BS2CTL_TX_DDR_PHASE_SEL input)
			(conn BS2CTL_TX_DDR_PHASE_SEL BS2CTL_TX_DDR_PHASE_SEL <== TRISTATE_TX_BITSLICE BIT_CTRL_OUT10)
		)
		(element CDATAOUT 1
			(pin CDATAOUT input)
			(conn CDATAOUT CDATAOUT <== TRISTATE_TX_BITSLICE CDATAOUT)
		)
		(element CNTVALUEOUT0 1
			(pin CNTVALUEOUT0 input)
			(conn CNTVALUEOUT0 CNTVALUEOUT0 <== TRISTATE_TX_BITSLICE CNTVALUEOUT0)
		)
		(element CNTVALUEOUT1 1
			(pin CNTVALUEOUT1 input)
			(conn CNTVALUEOUT1 CNTVALUEOUT1 <== TRISTATE_TX_BITSLICE CNTVALUEOUT1)
		)
		(element CNTVALUEOUT2 1
			(pin CNTVALUEOUT2 input)
			(conn CNTVALUEOUT2 CNTVALUEOUT2 <== TRISTATE_TX_BITSLICE CNTVALUEOUT2)
		)
		(element CNTVALUEOUT3 1
			(pin CNTVALUEOUT3 input)
			(conn CNTVALUEOUT3 CNTVALUEOUT3 <== TRISTATE_TX_BITSLICE CNTVALUEOUT3)
		)
		(element CNTVALUEOUT4 1
			(pin CNTVALUEOUT4 input)
			(conn CNTVALUEOUT4 CNTVALUEOUT4 <== TRISTATE_TX_BITSLICE CNTVALUEOUT4)
		)
		(element CNTVALUEOUT5 1
			(pin CNTVALUEOUT5 input)
			(conn CNTVALUEOUT5 CNTVALUEOUT5 <== TRISTATE_TX_BITSLICE CNTVALUEOUT5)
		)
		(element CNTVALUEOUT6 1
			(pin CNTVALUEOUT6 input)
			(conn CNTVALUEOUT6 CNTVALUEOUT6 <== TRISTATE_TX_BITSLICE CNTVALUEOUT6)
		)
		(element CNTVALUEOUT7 1
			(pin CNTVALUEOUT7 input)
			(conn CNTVALUEOUT7 CNTVALUEOUT7 <== TRISTATE_TX_BITSLICE CNTVALUEOUT7)
		)
		(element CNTVALUEOUT8 1
			(pin CNTVALUEOUT8 input)
			(conn CNTVALUEOUT8 CNTVALUEOUT8 <== TRISTATE_TX_BITSLICE CNTVALUEOUT8)
		)
		(element Q 1
			(pin Q input)
			(conn Q Q <== TRISTATE_TX_BITSLICE TRI_OUT)
		)
		(element VTC_READY 1
			(pin VTC_READY input)
			(conn VTC_READY VTC_READY <== TRISTATE_TX_BITSLICE BIT_CTRL_OUT9)
		)
		(element XIPHY_ODELAY_CLK_OPTINV 2
			(pin CLK_B output)
			(pin CLK input)
			(cfg CLK)
			(conn XIPHY_ODELAY_CLK_OPTINV CLK <== CLK CLK)
			(conn XIPHY_ODELAY_CLK_OPTINV CLK_B ==> TRISTATE_TX_BITSLICE CLK)
		)
		(element XIPHY_ODELAY_RST_OPTINV 2
			(pin CLK_B output)
			(pin CLK input)
			(cfg CLK)
			(conn XIPHY_ODELAY_RST_OPTINV CLK <== REGRST_B REGRST_B)
			(conn XIPHY_ODELAY_RST_OPTINV CLK_B ==> TRISTATE_TX_BITSLICE RST_DLY)
		)
		(element XIPHY_OSERDES_RST_OPTINV 2
			(pin CLK_B output)
			(pin CLK input)
			(cfg CLK)
			(conn XIPHY_OSERDES_RST_OPTINV CLK <== RST_B RST_B)
			(conn XIPHY_OSERDES_RST_OPTINV CLK_B ==> TRISTATE_TX_BITSLICE RST)
		)
		(element TRISTATE_TX_BITSLICE 76 # BEL
			(pin BIT_CTRL_IN0 input)
			(pin BIT_CTRL_IN1 input)
			(pin BIT_CTRL_IN10 input)
			(pin BIT_CTRL_IN11 input)
			(pin BIT_CTRL_IN12 input)
			(pin BIT_CTRL_IN13 input)
			(pin BIT_CTRL_IN14 input)
			(pin BIT_CTRL_IN15 input)
			(pin BIT_CTRL_IN16 input)
			(pin BIT_CTRL_IN17 input)
			(pin BIT_CTRL_IN18 input)
			(pin BIT_CTRL_IN19 input)
			(pin BIT_CTRL_IN2 input)
			(pin BIT_CTRL_IN20 input)
			(pin BIT_CTRL_IN21 input)
			(pin BIT_CTRL_IN22 input)
			(pin BIT_CTRL_IN23 input)
			(pin BIT_CTRL_IN24 input)
			(pin BIT_CTRL_IN25 input)
			(pin BIT_CTRL_IN26 input)
			(pin BIT_CTRL_IN27 input)
			(pin BIT_CTRL_IN28 input)
			(pin BIT_CTRL_IN29 input)
			(pin BIT_CTRL_IN3 input)
			(pin BIT_CTRL_IN30 input)
			(pin BIT_CTRL_IN31 input)
			(pin BIT_CTRL_IN32 input)
			(pin BIT_CTRL_IN33 input)
			(pin BIT_CTRL_IN34 input)
			(pin BIT_CTRL_IN4 input)
			(pin BIT_CTRL_IN5 input)
			(pin BIT_CTRL_IN6 input)
			(pin BIT_CTRL_IN7 input)
			(pin BIT_CTRL_IN8 input)
			(pin BIT_CTRL_IN9 input)
			(pin CDATAIN0 input)
			(pin CDATAIN1 input)
			(pin CE input)
			(pin CLK input)
			(pin CNTVALUEIN0 input)
			(pin CNTVALUEIN1 input)
			(pin CNTVALUEIN2 input)
			(pin CNTVALUEIN3 input)
			(pin CNTVALUEIN4 input)
			(pin CNTVALUEIN5 input)
			(pin CNTVALUEIN6 input)
			(pin CNTVALUEIN7 input)
			(pin CNTVALUEIN8 input)
			(pin EN_VTC input)
			(pin INC input)
			(pin LOAD input)
			(pin OFD_CE input)
			(pin RST input)
			(pin RST_DLY input)
			(pin BIT_CTRL_OUT0 output)
			(pin BIT_CTRL_OUT1 output)
			(pin BIT_CTRL_OUT10 output)
			(pin BIT_CTRL_OUT2 output)
			(pin BIT_CTRL_OUT3 output)
			(pin BIT_CTRL_OUT4 output)
			(pin BIT_CTRL_OUT5 output)
			(pin BIT_CTRL_OUT6 output)
			(pin BIT_CTRL_OUT7 output)
			(pin BIT_CTRL_OUT8 output)
			(pin BIT_CTRL_OUT9 output)
			(pin CDATAOUT output)
			(pin CNTVALUEOUT0 output)
			(pin CNTVALUEOUT1 output)
			(pin CNTVALUEOUT2 output)
			(pin CNTVALUEOUT3 output)
			(pin CNTVALUEOUT4 output)
			(pin CNTVALUEOUT5 output)
			(pin CNTVALUEOUT6 output)
			(pin CNTVALUEOUT7 output)
			(pin CNTVALUEOUT8 output)
			(pin TRI_OUT output)
			(conn TRISTATE_TX_BITSLICE BIT_CTRL_IN0 <== DDR_CLK DDR_CLK)
			(conn TRISTATE_TX_BITSLICE BIT_CTRL_IN1 <== CTRL_CLK CTRL_CLK)
			(conn TRISTATE_TX_BITSLICE BIT_CTRL_IN10 <== CTRL_DLY8 CTRL_DLY8)
			(conn TRISTATE_TX_BITSLICE BIT_CTRL_IN11 <== CTRL_LD CTRL_LD)
			(conn TRISTATE_TX_BITSLICE BIT_CTRL_IN12 <== CTRL_INC CTRL_INC)
			(conn TRISTATE_TX_BITSLICE BIT_CTRL_IN13 <== CTRL_CE CTRL_CE)
			(conn TRISTATE_TX_BITSLICE BIT_CTRL_IN14 <== CTL2BS_DYNAMIC_MODE_EN CTL2BS_DYNAMIC_MODE_EN)
			(conn TRISTATE_TX_BITSLICE BIT_CTRL_IN15 <== TOGGLE_DIV2_SEL TOGGLE_DIV2_SEL)
			(conn TRISTATE_TX_BITSLICE BIT_CTRL_IN16 <== TX_MUX_720_P3_SEL TX_MUX_720_P3_SEL)
			(conn TRISTATE_TX_BITSLICE BIT_CTRL_IN17 <== TX_MUX_720_P2_SEL TX_MUX_720_P2_SEL)
			(conn TRISTATE_TX_BITSLICE BIT_CTRL_IN18 <== TX_MUX_720_P1_SEL TX_MUX_720_P1_SEL)
			(conn TRISTATE_TX_BITSLICE BIT_CTRL_IN19 <== TX_MUX_720_P0_SEL TX_MUX_720_P0_SEL)
			(conn TRISTATE_TX_BITSLICE BIT_CTRL_IN2 <== CTRL_DLY0 CTRL_DLY0)
			(conn TRISTATE_TX_BITSLICE BIT_CTRL_IN20 <== TX_MUX_360_N_SEL TX_MUX_360_N_SEL)
			(conn TRISTATE_TX_BITSLICE BIT_CTRL_IN21 <== TX_MUX_360_P_SEL TX_MUX_360_P_SEL)
			(conn TRISTATE_TX_BITSLICE BIT_CTRL_IN22 <== BS_RESET BS_RESET)
			(conn TRISTATE_TX_BITSLICE BIT_CTRL_IN23 <== CTL2BS_TX_DDR_PHASE_SEL CTL2BS_TX_DDR_PHASE_SEL)
			(conn TRISTATE_TX_BITSLICE BIT_CTRL_IN24 <== D0 D0)
			(conn TRISTATE_TX_BITSLICE BIT_CTRL_IN25 <== D1 D1)
			(conn TRISTATE_TX_BITSLICE BIT_CTRL_IN26 <== D2 D2)
			(conn TRISTATE_TX_BITSLICE BIT_CTRL_IN27 <== D3 D3)
			(conn TRISTATE_TX_BITSLICE BIT_CTRL_IN28 <== D4 D4)
			(conn TRISTATE_TX_BITSLICE BIT_CTRL_IN29 <== D5 D5)
			(conn TRISTATE_TX_BITSLICE BIT_CTRL_IN3 <== CTRL_DLY1 CTRL_DLY1)
			(conn TRISTATE_TX_BITSLICE BIT_CTRL_IN30 <== D6 D6)
			(conn TRISTATE_TX_BITSLICE BIT_CTRL_IN31 <== D7 D7)
			(conn TRISTATE_TX_BITSLICE BIT_CTRL_IN32 <== FORCE_OE_B FORCE_OE_B)
			(conn TRISTATE_TX_BITSLICE BIT_CTRL_IN33 <== DIV2_CLK DIV2_CLK)
			(conn TRISTATE_TX_BITSLICE BIT_CTRL_IN34 <== DIV4_CLK DIV4_CLK)
			(conn TRISTATE_TX_BITSLICE BIT_CTRL_IN4 <== CTRL_DLY2 CTRL_DLY2)
			(conn TRISTATE_TX_BITSLICE BIT_CTRL_IN5 <== CTRL_DLY3 CTRL_DLY3)
			(conn TRISTATE_TX_BITSLICE BIT_CTRL_IN6 <== CTRL_DLY4 CTRL_DLY4)
			(conn TRISTATE_TX_BITSLICE BIT_CTRL_IN7 <== CTRL_DLY5 CTRL_DLY5)
			(conn TRISTATE_TX_BITSLICE BIT_CTRL_IN8 <== CTRL_DLY6 CTRL_DLY6)
			(conn TRISTATE_TX_BITSLICE BIT_CTRL_IN9 <== CTRL_DLY7 CTRL_DLY7)
			(conn TRISTATE_TX_BITSLICE BIT_CTRL_OUT0 ==> BS2CTL_CNTVALUEOUT0 BS2CTL_CNTVALUEOUT0)
			(conn TRISTATE_TX_BITSLICE BIT_CTRL_OUT1 ==> BS2CTL_CNTVALUEOUT1 BS2CTL_CNTVALUEOUT1)
			(conn TRISTATE_TX_BITSLICE BIT_CTRL_OUT10 ==> BS2CTL_TX_DDR_PHASE_SEL BS2CTL_TX_DDR_PHASE_SEL)
			(conn TRISTATE_TX_BITSLICE BIT_CTRL_OUT2 ==> BS2CTL_CNTVALUEOUT2 BS2CTL_CNTVALUEOUT2)
			(conn TRISTATE_TX_BITSLICE BIT_CTRL_OUT3 ==> BS2CTL_CNTVALUEOUT3 BS2CTL_CNTVALUEOUT3)
			(conn TRISTATE_TX_BITSLICE BIT_CTRL_OUT4 ==> BS2CTL_CNTVALUEOUT4 BS2CTL_CNTVALUEOUT4)
			(conn TRISTATE_TX_BITSLICE BIT_CTRL_OUT5 ==> BS2CTL_CNTVALUEOUT5 BS2CTL_CNTVALUEOUT5)
			(conn TRISTATE_TX_BITSLICE BIT_CTRL_OUT6 ==> BS2CTL_CNTVALUEOUT6 BS2CTL_CNTVALUEOUT6)
			(conn TRISTATE_TX_BITSLICE BIT_CTRL_OUT7 ==> BS2CTL_CNTVALUEOUT7 BS2CTL_CNTVALUEOUT7)
			(conn TRISTATE_TX_BITSLICE BIT_CTRL_OUT8 ==> BS2CTL_CNTVALUEOUT8 BS2CTL_CNTVALUEOUT8)
			(conn TRISTATE_TX_BITSLICE BIT_CTRL_OUT9 ==> VTC_READY VTC_READY)
			(conn TRISTATE_TX_BITSLICE CDATAIN0 <== CDATAIN0 CDATAIN0)
			(conn TRISTATE_TX_BITSLICE CDATAIN1 <== CDATAIN1 CDATAIN1)
			(conn TRISTATE_TX_BITSLICE CDATAOUT ==> CDATAOUT CDATAOUT)
			(conn TRISTATE_TX_BITSLICE CE <== CE_ODELAY CE_ODELAY)
			(conn TRISTATE_TX_BITSLICE CLK <== XIPHY_ODELAY_CLK_OPTINV CLK_B)
			(conn TRISTATE_TX_BITSLICE CNTVALUEIN0 <== CNTVALUEIN0 CNTVALUEIN0)
			(conn TRISTATE_TX_BITSLICE CNTVALUEIN1 <== CNTVALUEIN1 CNTVALUEIN1)
			(conn TRISTATE_TX_BITSLICE CNTVALUEIN2 <== CNTVALUEIN2 CNTVALUEIN2)
			(conn TRISTATE_TX_BITSLICE CNTVALUEIN3 <== CNTVALUEIN3 CNTVALUEIN3)
			(conn TRISTATE_TX_BITSLICE CNTVALUEIN4 <== CNTVALUEIN4 CNTVALUEIN4)
			(conn TRISTATE_TX_BITSLICE CNTVALUEIN5 <== CNTVALUEIN5 CNTVALUEIN5)
			(conn TRISTATE_TX_BITSLICE CNTVALUEIN6 <== CNTVALUEIN6 CNTVALUEIN6)
			(conn TRISTATE_TX_BITSLICE CNTVALUEIN7 <== CNTVALUEIN7 CNTVALUEIN7)
			(conn TRISTATE_TX_BITSLICE CNTVALUEIN8 <== CNTVALUEIN8 CNTVALUEIN8)
			(conn TRISTATE_TX_BITSLICE CNTVALUEOUT0 ==> CNTVALUEOUT0 CNTVALUEOUT0)
			(conn TRISTATE_TX_BITSLICE CNTVALUEOUT1 ==> CNTVALUEOUT1 CNTVALUEOUT1)
			(conn TRISTATE_TX_BITSLICE CNTVALUEOUT2 ==> CNTVALUEOUT2 CNTVALUEOUT2)
			(conn TRISTATE_TX_BITSLICE CNTVALUEOUT3 ==> CNTVALUEOUT3 CNTVALUEOUT3)
			(conn TRISTATE_TX_BITSLICE CNTVALUEOUT4 ==> CNTVALUEOUT4 CNTVALUEOUT4)
			(conn TRISTATE_TX_BITSLICE CNTVALUEOUT5 ==> CNTVALUEOUT5 CNTVALUEOUT5)
			(conn TRISTATE_TX_BITSLICE CNTVALUEOUT6 ==> CNTVALUEOUT6 CNTVALUEOUT6)
			(conn TRISTATE_TX_BITSLICE CNTVALUEOUT7 ==> CNTVALUEOUT7 CNTVALUEOUT7)
			(conn TRISTATE_TX_BITSLICE CNTVALUEOUT8 ==> CNTVALUEOUT8 CNTVALUEOUT8)
			(conn TRISTATE_TX_BITSLICE EN_VTC <== EN_VTC EN_VTC)
			(conn TRISTATE_TX_BITSLICE INC <== INC INC)
			(conn TRISTATE_TX_BITSLICE LOAD <== LD LD)
			(conn TRISTATE_TX_BITSLICE OFD_CE <== CE_OFD CE_OFD)
			(conn TRISTATE_TX_BITSLICE RST <== XIPHY_OSERDES_RST_OPTINV CLK_B)
			(conn TRISTATE_TX_BITSLICE RST_DLY <== XIPHY_ODELAY_RST_OPTINV CLK_B)
			(conn TRISTATE_TX_BITSLICE TRI_OUT ==> Q Q)
		)
		(element _ROUTETHROUGH-D0-Q 2
			(pin D0 input)
			(pin Q output)
		)
	)