// Seed: 3988080819
module module_0 (
    input wor  id_0,
    input wire id_1,
    input wand id_2,
    input wand id_3,
    input tri  id_4
);
  supply1 id_6;
  id_7(
      .id_0(1), .id_1(1), .id_2(1 * 1 - 1), .id_3(1), .id_4(1), .id_5(id_0), .id_6(1)
  );
  assign id_6 = 1'b0;
endmodule
module module_1 (
    input  wor   id_0,
    input  tri   id_1,
    input  wire  id_2,
    output uwire id_3,
    input  wand  id_4,
    input  tri0  id_5,
    input  tri0  id_6,
    output tri1  id_7
);
  id_9(
      .id_0(id_2 * id_6 & id_1 & id_1 & id_3 & 1), .id_1(1)
  ); module_0(
      id_0, id_1, id_1, id_0, id_5
  );
  wire id_10, id_11;
endmodule
