;redcode
;assert 1
	SPL 0, <501
	CMP -207, <-137
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 721
	SUB <0, @2
	SLT 210, 70
	ADD 210, 70
	DJN -1, @-20
	SUB -30, 9
	JMN @72, #200
	SLT 721, 0
	SUB 12, @10
	SUB 12, @10
	SUB <0, @2
	JMP 4, -7
	CMP -227, <-137
	CMP -227, <-137
	CMP -227, <-137
	CMP <0, @2
	MOV <-127, 100
	MOV <-127, 100
	JMP -31, #-20
	ADD 913, 61
	MOV #300, 90
	SPL 0, <501
	MOV @21, 7
	SLT 210, 70
	SPL @0, #2
	JMZ 60, 0
	SUB 210, 70
	CMP <0, @2
	JMZ 60, 0
	SUB 0, 5
	CMP <0, @2
	ADD 210, 70
	CMP 12, @10
	SPL @0, #2
	DAT <300, #90
	CMP 12, @10
	MOV 1, <27
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	ADD 60, 0
	ADD <2, @0
	MOV -7, <-20
	MOV -1, <-20
	MOV -7, <-20
	CMP -207, <-137
