0.6
2018.2
Jun 14 2018
20:41:02
C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/synth/timing/xsim/SPI_slave_tbh2_time_synth.v,1557663918,verilog,,C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/SPI_slave_tbh2.v,,SPI_Slave;glbl,,,,,,,,
C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/SPI_slave_tbh2.v,1557652949,verilog,,,,SPI_slave_tbh2,,,,,,,,
