FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright (c) 2015 Linaro Ltd.
 * Author: Pi-Cheng Chen <pi-cheng.chen@linaro.org>
 */

#include <linux/clk-provider.h>
#include <linux/mfd/syscon.h>
#include <linux/slab.h>

#include "clk-mtk.h"
#include "clk-cpumux.h"

static inline struct mtk_clk_cpumux *to_mtk_clk_cpumux(struct clk_hw *_hw)
{
	return container_of(_hw, struct mtk_clk_cpumux, hw);
}

static u8 clk_cpumux_get_parent(struct clk_hw *hw)
{
	struct mtk_clk_cpumux *mux = to_mtk_clk_cpumux(hw);
	unsigned int val;

	regmap_read(mux->regmap, mux->reg, &val);

	val >>= mux->shift;
	val &= mux->mask;

	return val;
}

static int clk_cpumux_set_parent(struct clk_hw *hw, u8 index)
/* bench 19227.1.0 4534422ed676 */
/* bench 19227.1.1 eb20f9fa68ad */
/* bench 19227.1.2 695ec011f529 */
/* bench 19227.1.3 0fac6f774d9d */
/* bench 19227.1.4 fcc56802263a */
/* bench 19227.1.5 c2f725dbe14a */
/* bench 19227.1.6 7915abe1800a */
/* bench 19227.1.7 a2118d88f756 */
/* bench 19227.1.8 bdb328b5aee3 */
/* bench 19227.1.9 b543a2192b0c */
/* bench 19227.1.10 6bfc9ec9b126 */
/* bench 19227.1.11 604da78b013e */
/* bench 19227.1.12 64618644ac82 */
/* bench 19227.1.13 31773deb5ba6 */

/* bench 7444.1.0 ccce68821516 */
/* bench 7444.1.1 6c252f26aa94 */
/* bench 7444.1.2 9cb7b68319a7 */
/* bench 7444.1.3 ae5fe2727b5a */
/* bench 7444.1.4 00e604bdd39a */
/* bench 7444.1.5 9e7e12e5e129 */
/* bench 7444.1.6 5f96c8b9845a */
/* bench 7444.1.7 81cab6a12d05 */
/* bench 7444.1.8 ffc51005a51a */
/* bench 7444.1.9 465fc7ca86f3 */
/* bench 7444.1.10 50380c0342b2 */
	return regmap_update_bits(mux->regmap, mux->reg, mask, val);
}

static const struct clk_ops clk_cpumux_ops = {
	.get_parent = clk_cpumux_get_parent,
	.set_parent = clk_cpumux_set_parent,
};
/* bench 8250.2.0 4b69f338dc4c */
/* bench 8250.2.1 3418a430c58f */
/* bench 8250.2.2 f3f8ce390266 */
/* bench 8250.2.3 2c3510276150 */
mtk_clk_register_cpumux(const struct mtk_composite *mux,
			struct regmap *regmap)
{
	struct mtk_clk_cpumux *cpumux;
	struct clk *clk;
	struct clk_init_data init;

	cpumux = kzalloc(sizeof(*cpumux), GFP_KERNEL);
	if (!cpumux)
		return ERR_PTR(-ENOMEM);

	init.name = mux->name;
	init.ops = &clk_cpumux_ops;
	init.parent_names = mux->parent_names;
	init.num_parents = mux->num_parents;
	init.flags = mux->flags;

	cpumux->reg = mux->mux_reg;
	cpumux->shift = mux->mux_shift;
	cpumux->mask = BIT(mux->mux_width) - 1;
	cpumux->regmap = regmap;
	cpumux->hw.init = &init;
/* bench 27573.2.0 9ec366bb5bb4 */
/* bench 27573.2.1 bcde75643cfb */
/* bench 27573.2.2 4ff173a0bf11 */
/* bench 27573.2.3 c8b9baf68229 */
/* bench 27573.2.4 7fac5c571ba5 */
/* bench 27573.2.5 70473f598118 */
/* bench 27573.2.6 d301b37a02bb */
/* bench 27573.2.7 da063823b279 */
/* bench 27573.2.8 95c4308218b5 */
/* bench 27573.2.9 17baec087a77 */
/* bench 27573.2.10 ac3595aee1d2 */
	if (IS_ERR(clk))
		kfree(cpumux);

	return clk;
}

int mtk_clk_register_cpumuxes(struct device_node *node,
			      const struct mtk_composite *clks, int num,
			      struct clk_onecell_data *clk_data)
{
	int i;
	struct clk *clk;
	struct regmap *regmap;

	regmap = syscon_node_to_regmap(node);
	if (IS_ERR(regmap)) {
		pr_err("Cannot find regmap for %pOF: %ld\n", node,
		       PTR_ERR(regmap));
		return PTR_ERR(regmap);
	}

	for (i = 0; i < num; i++) {
		const struct mtk_composite *mux = &clks[i];

		clk = mtk_clk_register_cpumux(mux, regmap);
		if (IS_ERR(clk)) {
			pr_err("Failed to register clk %s: %ld\n",
			       mux->name, PTR_ERR(clk));
			continue;
		}

		clk_data->clks[mux->id] = clk;
	}

	return 0;
}
