<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<board schema_version="2.1" vendor="xilinx.com" name="vc709" display_name="Virtex-7 VC709 Evaluation Platform" url="www.xilinx.com/vc709" preset_file="preset.xml">
  <images>
    <image name="vc709_board.jpg" display_name="VC709 BOARD" sub_type="board">
      <description>VC709 Board File Image</description>
    </image>
  </images>
  <compatible_board_revisions>
    <revision id="0">1.0</revision>
  </compatible_board_revisions>
  <file_version>1.8</file_version>
  <description>Virtex-7 VC709 Evaluation Platform</description>
  <components>
    <component name="part0" display_name="Virtex-7 VC709 Evaluation Platform" type="fpga" part_name="xc7vx690tffg1761-2" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="www.xilinx.com/vc709">
      <description>FPGA part on the board</description>
      <interfaces>
        <interface mode="master" name="ddr3_sdram_socket_j1" type="xilinx.com:interface:ddrx_rtl:1.0" of_component="ddr3_sdram" preset_proc="ddr3_sdram_socket_j1_preset"> 
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="mig_7series" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CS_N" physical_port="ddr_memory_cs_n_j1" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="ddr_memory_cs_n_j1"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="ddr3_sdram_socket_j1_j3" type="xilinx.com:interface:ddrx_rtl:1.0" of_component="ddr3_sdram" preset_proc="ddr3_sdram_socket_j1_j3_preset"> 
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="mig_7series" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CS_N" physical_port="ddr_memory_cs_n_j1_j3_c1" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="ddr_memory_cs_n_j1"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="CAS_N" physical_port="ddr_memory_cas_n_j1_j3_c3" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="ddr_memory_cas_n_j1_j3_c3"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="ddr3_sdram_socket_j3" type="xilinx.com:interface:ddrx_rtl:1.0" of_component="ddr3_sdram" preset_proc="ddr3_sdram_socket_j3_preset"> 
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="mig_7series" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CAS_N" physical_port="ddr_memory_cas_n_j3" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="ddr_memory_cas_n_j1_j3_c3"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="dip_switches_8bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="dip_switches_8bits" preset_proc="dip_switches_8bits_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_I" physical_port="dip_switches_tri_i" dir="in" left="7" right="0"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="dip_switches_tri_i_0"/> 
                <pin_map port_index="1" component_pin="dip_switches_tri_i_1"/> 
                <pin_map port_index="2" component_pin="dip_switches_tri_i_2"/> 
                <pin_map port_index="3" component_pin="dip_switches_tri_i_3"/> 
                <pin_map port_index="4" component_pin="dip_switches_tri_i_4"/> 
                <pin_map port_index="5" component_pin="dip_switches_tri_i_5"/> 
                <pin_map port_index="6" component_pin="dip_switches_tri_i_6"/> 
                <pin_map port_index="7" component_pin="dip_switches_tri_i_7"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="iic_main" type="xilinx.com:interface:iic_rtl:1.0" of_component="iic_main">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="SDA_I" physical_port="iic_main_sda_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="iic_main_sda_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_O" physical_port="iic_main_sda_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="iic_main_sda_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_T" physical_port="iic_main_sda_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="iic_main_sda_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_I" physical_port="iic_main_scl_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="iic_main_scl_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_O" physical_port="iic_main_scl_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="iic_main_scl_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_T" physical_port="iic_main_scl_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="iic_main_scl_i"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="led_8bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="led_8bits" preset_proc="led_8bits_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="leds_8bits_tri_o" dir="out" left="7" right="0"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="leds_8bits_tri_o_0"/> 
                <pin_map port_index="1" component_pin="leds_8bits_tri_o_1"/> 
                <pin_map port_index="2" component_pin="leds_8bits_tri_o_2"/> 
                <pin_map port_index="3" component_pin="leds_8bits_tri_o_3"/> 
                <pin_map port_index="4" component_pin="leds_8bits_tri_o_4"/> 
                <pin_map port_index="5" component_pin="leds_8bits_tri_o_5"/> 
                <pin_map port_index="6" component_pin="leds_8bits_tri_o_6"/> 
                <pin_map port_index="7" component_pin="leds_8bits_tri_o_7"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="linear_flash" type="xilinx.com:interface:emc_rtl:1.0" of_component="linear_flash" preset_proc="emc_preset"> 
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_emc" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="ADDR" physical_port="linear_flash_addr" dir="out" left="26" right="1"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="linear_flash_addr_1"/> 
                <pin_map port_index="1" component_pin="linear_flash_addr_2"/> 
                <pin_map port_index="2" component_pin="linear_flash_addr_3"/> 
                <pin_map port_index="3" component_pin="linear_flash_addr_4"/> 
                <pin_map port_index="4" component_pin="linear_flash_addr_5"/> 
                <pin_map port_index="5" component_pin="linear_flash_addr_6"/> 
                <pin_map port_index="6" component_pin="linear_flash_addr_7"/> 
                <pin_map port_index="7" component_pin="linear_flash_addr_8"/> 
                <pin_map port_index="8" component_pin="linear_flash_addr_9"/> 
                <pin_map port_index="9" component_pin="linear_flash_addr_10"/> 
                <pin_map port_index="10" component_pin="linear_flash_addr_11"/> 
                <pin_map port_index="11" component_pin="linear_flash_addr_12"/> 
                <pin_map port_index="12" component_pin="linear_flash_addr_13"/> 
                <pin_map port_index="13" component_pin="linear_flash_addr_14"/> 
                <pin_map port_index="14" component_pin="linear_flash_addr_15"/> 
                <pin_map port_index="15" component_pin="linear_flash_addr_16"/> 
                <pin_map port_index="16" component_pin="linear_flash_addr_17"/> 
                <pin_map port_index="17" component_pin="linear_flash_addr_18"/> 
                <pin_map port_index="18" component_pin="linear_flash_addr_19"/> 
                <pin_map port_index="19" component_pin="linear_flash_addr_20"/> 
                <pin_map port_index="20" component_pin="linear_flash_addr_21"/> 
                <pin_map port_index="21" component_pin="linear_flash_addr_22"/> 
                <pin_map port_index="22" component_pin="linear_flash_addr_23"/> 
                <pin_map port_index="23" component_pin="linear_flash_addr_24"/> 
                <pin_map port_index="24" component_pin="linear_flash_addr_25"/> 
                <pin_map port_index="25" component_pin="linear_flash_addr_26"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="DQ_I" physical_port="linear_flash_dq_i" dir="in" left="15" right="0"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="linear_flash_dq_i_0"/> 
                <pin_map port_index="1" component_pin="linear_flash_dq_i_1"/> 
                <pin_map port_index="2" component_pin="linear_flash_dq_i_2"/> 
                <pin_map port_index="3" component_pin="linear_flash_dq_i_3"/> 
                <pin_map port_index="4" component_pin="linear_flash_dq_i_4"/> 
                <pin_map port_index="5" component_pin="linear_flash_dq_i_5"/> 
                <pin_map port_index="6" component_pin="linear_flash_dq_i_6"/> 
                <pin_map port_index="7" component_pin="linear_flash_dq_i_7"/> 
                <pin_map port_index="8" component_pin="linear_flash_dq_i_8"/> 
                <pin_map port_index="9" component_pin="linear_flash_dq_i_9"/> 
                <pin_map port_index="10" component_pin="linear_flash_dq_i_10"/> 
                <pin_map port_index="11" component_pin="linear_flash_dq_i_11"/> 
                <pin_map port_index="12" component_pin="linear_flash_dq_i_12"/> 
                <pin_map port_index="13" component_pin="linear_flash_dq_i_13"/> 
                <pin_map port_index="14" component_pin="linear_flash_dq_i_14"/> 
                <pin_map port_index="15" component_pin="linear_flash_dq_i_15"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="DQ_O" physical_port="linear_flash_dq_o" dir="out" left="15" right="0"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="linear_flash_dq_i_0"/> 
                <pin_map port_index="1" component_pin="linear_flash_dq_i_1"/> 
                <pin_map port_index="2" component_pin="linear_flash_dq_i_2"/> 
                <pin_map port_index="3" component_pin="linear_flash_dq_i_3"/> 
                <pin_map port_index="4" component_pin="linear_flash_dq_i_4"/> 
                <pin_map port_index="5" component_pin="linear_flash_dq_i_5"/> 
                <pin_map port_index="6" component_pin="linear_flash_dq_i_6"/> 
                <pin_map port_index="7" component_pin="linear_flash_dq_i_7"/> 
                <pin_map port_index="8" component_pin="linear_flash_dq_i_8"/> 
                <pin_map port_index="9" component_pin="linear_flash_dq_i_9"/> 
                <pin_map port_index="10" component_pin="linear_flash_dq_i_10"/> 
                <pin_map port_index="11" component_pin="linear_flash_dq_i_11"/> 
                <pin_map port_index="12" component_pin="linear_flash_dq_i_12"/> 
                <pin_map port_index="13" component_pin="linear_flash_dq_i_13"/> 
                <pin_map port_index="14" component_pin="linear_flash_dq_i_14"/> 
                <pin_map port_index="15" component_pin="linear_flash_dq_i_15"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="DQ_T" physical_port="linear_flash_dq_t" dir="out" left="15" right="0"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="linear_flash_dq_i_0"/> 
                <pin_map port_index="1" component_pin="linear_flash_dq_i_1"/> 
                <pin_map port_index="2" component_pin="linear_flash_dq_i_2"/> 
                <pin_map port_index="3" component_pin="linear_flash_dq_i_3"/> 
                <pin_map port_index="4" component_pin="linear_flash_dq_i_4"/> 
                <pin_map port_index="5" component_pin="linear_flash_dq_i_5"/> 
                <pin_map port_index="6" component_pin="linear_flash_dq_i_6"/> 
                <pin_map port_index="7" component_pin="linear_flash_dq_i_7"/> 
                <pin_map port_index="8" component_pin="linear_flash_dq_i_8"/> 
                <pin_map port_index="9" component_pin="linear_flash_dq_i_9"/> 
                <pin_map port_index="10" component_pin="linear_flash_dq_i_10"/> 
                <pin_map port_index="11" component_pin="linear_flash_dq_i_11"/> 
                <pin_map port_index="12" component_pin="linear_flash_dq_i_12"/> 
                <pin_map port_index="13" component_pin="linear_flash_dq_i_13"/> 
                <pin_map port_index="14" component_pin="linear_flash_dq_i_14"/> 
                <pin_map port_index="15" component_pin="linear_flash_dq_i_15"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="ADV_LDN" physical_port="linear_flash_adv_ldn" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="linear_flash_adv_ldn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="OEN" physical_port="linear_flash_oen" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="linear_flash_oen"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="WEN" physical_port="linear_flash_wen" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="linear_flash_wen"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="CE_N" physical_port="linear_flash_ce_n" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="linear_flash_ce_n"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
	<interface mode="master" name="pci_express_x1" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express" preset_proc="pciex1_preset">
	  <preferred_ips>
	    <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
	    <preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie3" order="1"/>
	  </preferred_ips>
	  <port_maps>
	    <port_map logical_port="txn" physical_port="pcie_tx0_n" dir="out">
	      <pin_maps>
		<pin_map port_index="0" component_pin="pcie_tx0_n"/> 
	      </pin_maps>
	    </port_map>
	    <port_map logical_port="rxn" physical_port="pcie_rx0_n" dir="in">
	      <pin_maps>
		<pin_map port_index="0" component_pin="pcie_rx0_n"/> 
	      </pin_maps>
	    </port_map>
	    <port_map logical_port="txp" physical_port="pcie_tx0_p" dir="out">
	      <pin_maps>
		<pin_map port_index="0" component_pin="pcie_tx0_p"/> 
	      </pin_maps>
	    </port_map>
	    <port_map logical_port="rxp" physical_port="pcie_rx0_p" dir="in">
	      <pin_maps>
		<pin_map port_index="0" component_pin="pcie_rx0_p"/> 
	      </pin_maps>
	    </port_map>
	  </port_maps>
	  <parameters>
	    <parameter name="block_location" value="X0Y1" />
	  </parameters>
	</interface>
		<interface mode="master" name="pci_express_x2" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express" preset_proc="pciex2_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie3" order="1"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="txn" physical_port="pcie_tx0_nx2" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_n"/>
				<pin_map port_index="1" component_pin="pcie_tx1_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxn" physical_port="pcie_rx0_nx2" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_n"/> 
				<pin_map port_index="1" component_pin="pcie_rx1_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="txp" physical_port="pcie_tx0_px2" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_p"/>
				<pin_map port_index="1" component_pin="pcie_tx1_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxp" physical_port="pcie_rx0_px2" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_p"/> 
				<pin_map port_index="1" component_pin="pcie_rx1_p"/>
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="block_location" value="X0Y1" />
          </parameters>
	</interface>
	<interface mode="master" name="pci_express_x4" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express" preset_proc="pciex4_preset">
	  <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie3" order="1"/>
	  </preferred_ips>
	  <port_maps>
	    <port_map logical_port="txn" physical_port="pcie_tx_nx4" dir="out" left="3" right="0">
	      <pin_maps>
		<pin_map port_index="0" component_pin="pcie_tx0_n"/>
		<pin_map port_index="1" component_pin="pcie_tx1_n"/>
		<pin_map port_index="2" component_pin="pcie_tx2_n"/>
		<pin_map port_index="3" component_pin="pcie_tx3_n"/>				
	      </pin_maps>
	    </port_map>
	    <port_map logical_port="rxn" physical_port="pcie_rx_nx4" dir="in" left="3" right="0">
	      <pin_maps>
		<pin_map port_index="0" component_pin="pcie_rx0_n"/> 
		<pin_map port_index="1" component_pin="pcie_rx1_n"/>
		<pin_map port_index="2" component_pin="pcie_rx2_n"/>
		<pin_map port_index="3" component_pin="pcie_rx3_n"/>
	      </pin_maps>
	    </port_map>
	    <port_map logical_port="txp" physical_port="pcie_tx_px4" dir="out" left="3" right="0">
	      <pin_maps>
		<pin_map port_index="0" component_pin="pcie_tx0_p"/>
		<pin_map port_index="1" component_pin="pcie_tx1_p"/>
		<pin_map port_index="2" component_pin="pcie_tx2_p"/>
		<pin_map port_index="3" component_pin="pcie_tx3_p"/>
	      </pin_maps>
	    </port_map>
	    <port_map logical_port="rxp" physical_port="pcie_rx_px4" dir="in" left="3" right="0">
	      <pin_maps>
		<pin_map port_index="0" component_pin="pcie_rx0_p"/> 
		<pin_map port_index="1" component_pin="pcie_rx1_p"/>
		<pin_map port_index="2" component_pin="pcie_rx2_p"/>
		<pin_map port_index="3" component_pin="pcie_rx3_p"/>
	      </pin_maps>
	    </port_map>
	  </port_maps>
	  <parameters>
	    <parameter name="block_location" value="X0Y1" />
	  </parameters>
	</interface>
	<interface mode="master" name="pci_express_x8" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express" preset_proc="pciex8_preset">
	  <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie3" order="1"/>
	  </preferred_ips>
	  <port_maps>
	    <port_map logical_port="txn" physical_port="pcie_tx_nx8" dir="out" left="7" right="0">
	      <pin_maps>
		<pin_map port_index="0" component_pin="pcie_tx0_n"/>
		<pin_map port_index="1" component_pin="pcie_tx1_n"/>
		<pin_map port_index="2" component_pin="pcie_tx2_n"/>
		<pin_map port_index="3" component_pin="pcie_tx3_n"/>
		<pin_map port_index="4" component_pin="pcie_tx4_n"/>
		<pin_map port_index="5" component_pin="pcie_tx5_n"/>
		<pin_map port_index="6" component_pin="pcie_tx6_n"/>
		<pin_map port_index="7" component_pin="pcie_tx7_n"/>
	      </pin_maps>
	    </port_map>
	    <port_map logical_port="rxn" physical_port="pcie_rx_nx8" dir="in" left="7" right="0">
	      <pin_maps>
		<pin_map port_index="0" component_pin="pcie_rx0_n"/>
		<pin_map port_index="1" component_pin="pcie_rx1_n"/>
		<pin_map port_index="2" component_pin="pcie_rx2_n"/>
		<pin_map port_index="3" component_pin="pcie_rx3_n"/>
		<pin_map port_index="4" component_pin="pcie_rx4_n"/>
		<pin_map port_index="5" component_pin="pcie_rx5_n"/>
		<pin_map port_index="6" component_pin="pcie_rx6_n"/>
		<pin_map port_index="7" component_pin="pcie_rx7_n"/>					
	      </pin_maps>
	    </port_map>
	    <port_map logical_port="txp" physical_port="pcie_tx_px8" dir="out" left="7" right="0">
	      <pin_maps>
		<pin_map port_index="0" component_pin="pcie_tx0_p"/> 
		<pin_map port_index="1" component_pin="pcie_tx1_p"/>
		<pin_map port_index="2" component_pin="pcie_tx2_p"/>
		<pin_map port_index="3" component_pin="pcie_tx3_p"/>
		<pin_map port_index="4" component_pin="pcie_tx4_p"/>
		<pin_map port_index="5" component_pin="pcie_tx5_p"/>
		<pin_map port_index="6" component_pin="pcie_tx6_p"/>
		<pin_map port_index="7" component_pin="pcie_tx7_p"/>	
	      </pin_maps>
	    </port_map>
	    <port_map logical_port="rxp" physical_port="pcie_rx_px8" dir="in" left="7" right="0">
	      <pin_maps>
		<pin_map port_index="0" component_pin="pcie_rx0_p"/>
		<pin_map port_index="1" component_pin="pcie_rx1_p"/>
		<pin_map port_index="2" component_pin="pcie_rx2_p"/>
		<pin_map port_index="3" component_pin="pcie_rx3_p"/>
		<pin_map port_index="4" component_pin="pcie_rx4_p"/>
		<pin_map port_index="5" component_pin="pcie_rx5_p"/>
		<pin_map port_index="6" component_pin="pcie_rx6_p"/>
		<pin_map port_index="7" component_pin="pcie_rx7_p"/>				
	      </pin_maps>
	    </port_map>
	  </port_maps>
	  <parameters>
	    <parameter name="block_location" value="X0Y1" />
	  </parameters>
	</interface>
        <interface mode="slave" name="pcie_perstn" type="xilinx.com:signal:reset_rtl:1.0" of_component="pci_express">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="RST" physical_port="pcie_perstn_rst" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_perstn_rst"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="rst_polarity" value="0" />
            <parameter name="type" value="PCIE_PERST" />
          </parameters>
        </interface>
        <interface mode="master" name="push_buttons_5bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="push_buttons_5bits" preset_proc="push_buttons_5bits_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_I" physical_port="push_buttons_5bits_tri_i" dir="in" left="4" right="0"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="push_buttons_5bits_tri_i_0"/> 
                <pin_map port_index="1" component_pin="push_buttons_5bits_tri_i_1"/> 
                <pin_map port_index="2" component_pin="push_buttons_5bits_tri_i_2"/> 
                <pin_map port_index="3" component_pin="push_buttons_5bits_tri_i_3"/> 
                <pin_map port_index="4" component_pin="push_buttons_5bits_tri_i_4"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="slave" name="reset" type="xilinx.com:signal:reset_rtl:1.0" of_component="reset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="proc_sys_reset" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="RST" physical_port="reset" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="reset"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="rst_polarity" value="1" />
          </parameters>
        </interface>
        <interface mode="master" name="rs232_uart" type="xilinx.com:interface:uart_rtl:1.0" of_component="rs232_uart" preset_proc="rs232_uart_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_uartlite" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TxD" physical_port="rs232_uart_txd" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="rs232_uart_txd"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RxD" physical_port="rs232_uart_rxd" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="rs232_uart_rxd"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="sfp1" type="xilinx.com:interface:sfp_rtl:1.0" of_component="phy_sfp1" preset_proc="sfp_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TXN" physical_port="sfp1_txn" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp1_txn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="TXP" physical_port="sfp1_txp" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp1_txp"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXN" physical_port="sfp1_rxn" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp1_rxn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXP" physical_port="sfp1_rxp" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp1_rxp"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="GTHE2_CHANNEL_X1Y12" />
          </parameters>
        </interface>
        <interface mode="master" name="sfp2" type="xilinx.com:interface:sfp_rtl:1.0" of_component="phy_sfp2" preset_proc="sfp_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TXN" physical_port="sfp2_txn" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp2_txn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="TXP" physical_port="sfp2_txp" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp2_txp"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXN" physical_port="sfp2_rxn" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp2_rxn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXP" physical_port="sfp2_rxp" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp2_rxp"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="GTHE2_CHANNEL_X1Y13" />
          </parameters>
        </interface>
        <interface mode="master" name="sfp3" type="xilinx.com:interface:sfp_rtl:1.0" of_component="phy_sfp3" preset_proc="sfp_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TXN" physical_port="sfp3_txn" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp3_txn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="TXP" physical_port="sfp3_txp" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp3_txp"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXN" physical_port="sfp3_rxn" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp3_rxn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXP" physical_port="sfp3_rxp" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp3_rxp"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="GTHE2_CHANNEL_X1Y14" />
          </parameters>
        </interface>
        <interface mode="master" name="sfp4" type="xilinx.com:interface:sfp_rtl:1.0" of_component="phy_sfp4" preset_proc="sfp_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TXN" physical_port="sfp4_txn" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp4_txn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="TXP" physical_port="sfp4_txp" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp4_txp"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXN" physical_port="sfp4_rxn" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp4_rxn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXP" physical_port="sfp4_rxp" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp4_rxp"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="GTHE2_CHANNEL_X1Y15" />
          </parameters>
        </interface>
        <interface mode="slave" name="sfp_mgt_clk" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="sfp_mgt_clk">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="sfp_mgt_clkp" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp_mgt_clkp"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="sfp_mgt_clkn" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp_mgt_clkn"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="type" value="ETH_MGT_CLK" />
            <parameter name="frequency" value="125000000" />
          </parameters>
          <enablement_dependencies>
            <parameters>
              <parameter name="SFP_MGT_CLK">true</parameter>
              <parameter name="SMA_MGT_CLK">false</parameter>
            </parameters>
          </enablement_dependencies>
        </interface>
        <interface mode="master" name="sfp_sgmii1" type="xilinx.com:interface:sgmii_rtl:1.0" of_component="phy_sfp1" preset_proc="sfp_sgmii_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TXN" physical_port="sfp_sgmii1_txn" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp1_txn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="TXP" physical_port="sfp_sgmii1_txp" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp1_txp"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXN" physical_port="sfp_sgmii1_rxn" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp1_rxn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXP" physical_port="sfp_sgmii1_rxp" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp1_rxp"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="GTHE2_CHANNEL_X1Y12" />
          </parameters>
        </interface>
        <interface mode="master" name="sfp_sgmii2" type="xilinx.com:interface:sgmii_rtl:1.0" of_component="phy_sfp2" preset_proc="sfp_sgmii_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TXN" physical_port="sfp_sgmii2_txn" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp2_txn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="TXP" physical_port="sfp_sgmii2_txp" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp2_txp"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXN" physical_port="sfp_sgmii2_rxn" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp2_rxn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXP" physical_port="sfp_sgmii2_rxp" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp2_rxp"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="GTHE2_CHANNEL_X1Y13" />
          </parameters>
        </interface>
        <interface mode="master" name="sfp_sgmii3" type="xilinx.com:interface:sgmii_rtl:1.0" of_component="phy_sfp3" preset_proc="sfp_sgmii_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TXN" physical_port="sfp_sgmii3_txn" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp3_txn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="TXP" physical_port="sfp_sgmii3_txp" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp3_txp"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXN" physical_port="sfp_sgmii3_rxn" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp3_rxn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXP" physical_port="sfp_sgmii3_rxp" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp3_rxp"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="GTHE2_CHANNEL_X1Y14" />
          </parameters>
        </interface>
        <interface mode="master" name="sfp_sgmii4" type="xilinx.com:interface:sgmii_rtl:1.0" of_component="phy_sfp4" preset_proc="sfp_sgmii_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TXN" physical_port="sfp_sgmii4_txn" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp4_txn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="TXP" physical_port="sfp_sgmii4_txp" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp4_txp"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXN" physical_port="sfp_sgmii4_rxn" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp4_rxn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXP" physical_port="sfp_sgmii4_rxp" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp4_rxp"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="GTHE2_CHANNEL_X1Y15" />
          </parameters>
        </interface>
        <interface mode="slave" name="sma_mgt_clk" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="sma_mgt_clk">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="sma_mgt_clkp" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sma_mgt_clkp"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="sma_mgt_clkn" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sma_mgt_clkn"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="type" value="ETH_MGT_CLK" />
            <parameter name="frequency" value="125000000" />
          </parameters>
          <enablement_dependencies>
            <parameters>
              <parameter name="SFP_MGT_CLK">false</parameter>
              <parameter name="SMA_MGT_CLK">true</parameter>
            </parameters>
          </enablement_dependencies>
        </interface>
	<interface mode="slave" name="pcie_refclk" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="pcie_refclk" preset_proc="pcie_refclk_preset">
	  <parameters>
	    <parameter name="frequency" value="100000000"/>
	  </parameters>
	  <preferred_ips>
	    <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
	  </preferred_ips>
	  <port_maps>
	    <port_map logical_port="CLK_P" physical_port="pcie_mgt_clkp" dir="in">
	      <pin_maps>
		<pin_map port_index="0" component_pin="pcie_mgt_clkp"/>
	      </pin_maps>
	    </port_map>
	    <port_map logical_port="CLK_N" physical_port="pcie_mgt_clkn" dir="in">
	      <pin_maps>
		<pin_map port_index="0" component_pin="pcie_mgt_clkn"/>
	      </pin_maps>
	    </port_map>
	  </port_maps>
	</interface>
        <interface mode="slave" name="sys_diff_clock" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="sys_diff_clock" preset_proc="sys_diff_clock_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="clk_p"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="clk_n"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="frequency" value="200000000" />
          </parameters>
        </interface>
        <interface mode="slave" name="sys_diff_clock_233" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="sys_diff_clock_233" preset_proc="sys_diff_clock_233_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="sys_clk_233_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sys_clk_233_p"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="sys_clk_233_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sys_clk_233_n"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="frequency" value="233000000" />
          </parameters>
        </interface>
      </interfaces>
    </component>
    <component name="ddr3_sdram" display_name="DDR3 SDRAM" type="chip" sub_type="ddr" major_group="External Memory" part_name="MT8KTF51264HZ-1G9E1" vendor="Micron" spec_url="www.micron.com/memory">
      <description>Two DDR3 SODIMM memories (4 GB each)</description>
      <parameters>
        <parameter name="ddr_type" value="ddr3"/>
        <parameter name="size" value="8GB"/>
      </parameters>
      <component_modes>
        <component_mode name="socket_j1" display_name="socket j1">
          <interfaces>
            <interface name="ddr3_sdram_socket_j1"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="mig_7series" order="0"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="socket_j1_j3" display_name="socket j1 and j3">
          <interfaces>
            <interface name="ddr3_sdram_socket_j1_j3"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="mig_7series" order="0"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="socket_j3" display_name="socket j3">
          <interfaces>
            <interface name="ddr3_sdram_socket_j3"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="mig_7series" order="0"/>
          </preferred_ips>
        </component_mode>
      </component_modes>
    </component>
    <component name="dip_switches_8bits" display_name="Dip switches" type="chip" sub_type="switch" major_group="General Purpose Input or Output" part_name="SDA08H1SBD" vendor="Mouser" spec_url="www.mouser.com">
      <description>DIP Switches 7 to 0</description>
    </component>
    <component name="iic_main" display_name="IIC" type="chip" sub_type="mux" major_group="Miscellaneous">
      <description>I2C</description>
    </component>
    <component name="led_8bits" display_name="LED" type="chip" sub_type="led" major_group="General Purpose Input or Output">
      <description>LEDs, 7 to 0, Active High</description>
    </component>
    <component name="linear_flash" display_name="Linear flash" type="chip" sub_type="memory_flash_bpi" major_group="External Memory" part_name="PC28F00AG18FE" vendor="Micron" spec_url="www.micron.com/memory">
      <description>128 MB of nonvolatile storage that can be used for configuration or software storage</description>
    </component>
    <component name="pci_express" display_name="PCI Express" type="chip" sub_type="chip" major_group="Miscellaneous">
      <description>PCI Express</description>
      <component_modes>
        <component_mode name="pci_express_x1" display_name="pci_express x1 ">
          <interfaces>
            <interface name="pci_express_x1"/>
            <interface name="pcie_perstn" optional="true"/>
            <interface name="pcie_refclk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie3" order="1"/>
          </preferred_ips>
        </component_mode>
		<component_mode name="pci_express_x2" display_name="pci_express x2 ">
          <interfaces>
            <interface name="pci_express_x2"/>
            <interface name="pcie_perstn" optional="true"/>
            <interface name="pcie_refclk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie3" order="1"/>
          </preferred_ips>
        </component_mode>
		<component_mode name="pci_express_x4" display_name="pci_express x4 ">
          <interfaces>
            <interface name="pci_express_x4"/>
            <interface name="pcie_perstn" optional="true"/>
            <interface name="pcie_refclk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie3" order="1"/>
          </preferred_ips>
        </component_mode>
		<component_mode name="pci_express_x8" display_name="pci_express x8 ">
          <interfaces>
            <interface name="pci_express_x8"/>
            <interface name="pcie_perstn" optional="true"/>
            <interface name="pcie_refclk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie3" order="1"/>
          </preferred_ips>
        </component_mode>
      </component_modes>
    </component>
    <component name="push_buttons_5bits" display_name="Push buttons" type="chip" sub_type="push_button" major_group="General Purpose Input or Output">
      <description>Push Buttons, C W E S N, Active High</description>
    </component>
    <component name="reset" display_name="FPGA Reset" type="chip" sub_type="system_reset" major_group="Reset">
      <description>CPU Reset Push Button, Active High</description>
    </component>
    <component name="rs232_uart" display_name="UART" type="chip" sub_type="uart" major_group="Miscellaneous">
      <description>USB-to-UART Bridge, which allows a connection to a host computer with a USB port </description>
    </component>
    <component name="phy_sfp1" display_name="PHY using SFP1" type="chip" sub_type="sfp" major_group="Ethernet Configurations">
      <description>Small Form-factor Pluggable connector</description>
      <component_modes>
        <component_mode name="sfp_with_sma_mgt_clock" display_name="sfp using sma_mgt_clock">
          <interfaces>
            <interface name="sfp1"/>
            <interface name="sma_mgt_clk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="sfp_with_sfp_mgt_clock" display_name="sfp using sfp_mgt_clock">
          <interfaces>
            <interface name="sfp1"/>
            <interface name="sfp_mgt_clk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="sfp_sgmii_with_sma_mgt_clock" display_name="sfp_sgmii using sma_mgt_clock">
          <interfaces>
            <interface name="sfp_sgmii1"/>
            <interface name="sma_mgt_clk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="sfp_sgmii_with_sfp_mgt_clock" display_name="sfp_sgmii using sfp_mgt_clock">
          <interfaces>
            <interface name="sfp_sgmii1"/>
            <interface name="sfp_mgt_clk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
      </component_modes>
    </component>
    <component name="phy_sfp2" display_name="PHY using SFP2" type="chip" sub_type="sfp" major_group="Ethernet Configurations">
      <description>Small Form-factor Pluggable connector</description>
      <component_modes>
        <component_mode name="sfp_with_sma_mgt_clock" display_name="sfp using sma_mgt_clock">
          <interfaces>
            <interface name="sfp2"/>
            <interface name="sma_mgt_clk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="sfp_with_sfp_mgt_clock" display_name="sfp using sfp_mgt_clock">
          <interfaces>
            <interface name="sfp2"/>
            <interface name="sfp_mgt_clk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="sfp_sgmii_with_sma_mgt_clock" display_name="sfp_sgmii using sma_mgt_clock">
          <interfaces>
            <interface name="sfp_sgmii2"/>
            <interface name="sma_mgt_clk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="sfp_sgmii_with_sfp_mgt_clock" display_name="sfp_sgmii using sfp_mgt_clock">
          <interfaces>
            <interface name="sfp_sgmii2"/>
            <interface name="sfp_mgt_clk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
      </component_modes>
    </component>
    <component name="phy_sfp3" display_name="PHY using SFP3" type="chip" sub_type="sfp" major_group="Ethernet Configurations">
      <description>Small Form-factor Pluggable connector</description>
      <component_modes>
        <component_mode name="sfp_with_sma_mgt_clock" display_name="sfp using sma_mgt_clock">
          <interfaces>
            <interface name="sfp3"/>
            <interface name="sma_mgt_clk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="sfp_with_sfp_mgt_clock" display_name="sfp using sfp_mgt_clock">
          <interfaces>
            <interface name="sfp3"/>
            <interface name="sfp_mgt_clk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="sfp_sgmii_with_sma_mgt_clock" display_name="sfp_sgmii using sma_mgt_clock">
          <interfaces>
            <interface name="sfp_sgmii3"/>
            <interface name="sma_mgt_clk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="sfp_sgmii_with_sfp_mgt_clock" display_name="sfp_sgmii using sfp_mgt_clock">
          <interfaces>
            <interface name="sfp_sgmii3"/>
            <interface name="sfp_mgt_clk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
      </component_modes>
    </component>
    <component name="phy_sfp4" display_name="PHY using SFP4" type="chip" sub_type="sfp" major_group="Ethernet Configurations">
      <description>Small Form-factor Pluggable connector</description>
      <component_modes>
        <component_mode name="sfp_with_sma_mgt_clock" display_name="sfp using sma_mgt_clock">
          <interfaces>
            <interface name="sfp4"/>
            <interface name="sma_mgt_clk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="sfp_with_sfp_mgt_clock" display_name="sfp using sfp_mgt_clock">
          <interfaces>
            <interface name="sfp4"/>
            <interface name="sfp_mgt_clk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="sfp_sgmii_with_sma_mgt_clock" display_name="sfp_sgmii using sma_mgt_clock">
          <interfaces>
            <interface name="sfp_sgmii4"/>
            <interface name="sma_mgt_clk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="sfp_sgmii_with_sfp_mgt_clock" display_name="sfp_sgmii using sfp_mgt_clock">
          <interfaces>
            <interface name="sfp_sgmii4"/>
            <interface name="sfp_mgt_clk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
      </component_modes>
    </component>
    <component name="sfp_mgt_clk" display_name="SFP MGT clock" type="chip" sub_type="mgt_clock" major_group="Clock Sources">
      <description>SFP MGT Clock 125 MHz</description>
    </component>
    <component name="sma_mgt_clk" display_name="SMA MGT clock" type="chip" sub_type="mgt_clock" major_group="Clock Sources">
      <description>SMA MGT Clock 125 MHz</description>
    </component>
    <component name="pcie_refclk" display_name="PCIe MGT reference Clock" type="chip" sub_type="mgt_clock" major_group="Clock Sources" part_name="pcie_8lane_edge" vendor="Clock" spec_url="">
      <description>Clock input from PCI Express edge connector</description>
      <parameters>
        <parameter name="frequency" value="100000000"/>
      </parameters>
    </component>
    <component name="sys_diff_clock" display_name="System differential clock" type="chip" sub_type="system_clock" major_group="Clock Sources">
      <description>2.5V LVDS differential 200 MHz oscillator used as system differential clock on the board</description>
    </component>
    <component name="sys_diff_clock_233" display_name="System differential clock 233MHz" type="chip" sub_type="system_clock" major_group="Clock Sources">
      <description>2.5V LVDS differential 233 MHz oscillator used as system differential clock on the board</description>
    </component>
  </components>
  <jtag_chains>
    <jtag_chain name="chain1">
      <position name="0" component="part0"/>
    </jtag_chain>
  </jtag_chains>
  <connections>
    <connection name="part0_dip_switches_8bits" component1="part0" component2="dip_switches_8bits">
      <connection_map name="part0_dip_switches_8bits_1" c1_st_index="4" c1_end_index="11" c2_st_index="0" c2_end_index="7"/>
    </connection>
    <connection name="part0_iic_main" component1="part0" component2="iic_main">
      <connection_map name="part0_iic_main_1" c1_st_index="12" c1_end_index="13" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_led_8bits" component1="part0" component2="led_8bits">
      <connection_map name="part0_led_8bits_1" c1_st_index="14" c1_end_index="21" c2_st_index="0" c2_end_index="7"/>
    </connection>
    <connection name="part0_linear_flash" component1="part0" component2="linear_flash">
      <connection_map name="part0_linear_flash_1" c1_st_index="22" c1_end_index="67" c2_st_index="0" c2_end_index="45"/>
    </connection>
    <connection name="part0_pcie_express" component1="part0" component2="pcie_express">
      <connection_map name="part0_pcie_express_1" c1_st_index="71" c1_end_index="102" c2_st_index="0" c2_end_index="31"/>
    </connection>
    <connection name="part0_pcie_perstn" component1="part0" component2="pcie_perstn">
      <connection_map name="part0_pcie_perstn_1" c1_st_index="70" c1_end_index="70" c2_st_index="0" c2_end_index="0"/>
    </connection>
    <connection name="part0_push_buttons_5bits" component1="part0" component2="push_buttons_5bits">
      <connection_map name="part0_push_buttons_5bits_1" c1_st_index="103" c1_end_index="107" c2_st_index="0" c2_end_index="4"/>
    </connection>
    <connection name="part0_reset" component1="part0" component2="reset">
      <connection_map name="part0_reset_1" c1_st_index="108" c1_end_index="108" c2_st_index="0" c2_end_index="0"/>
    </connection>
    <connection name="part0_rs232_uart" component1="part0" component2="rs232_uart">
      <connection_map name="part0_rs232_uart_1" c1_st_index="109" c1_end_index="110" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_phy_sfp1" component1="part0" component2="phy_sfp1">
      <connection_map name="part0_phy_sfp1_1" c1_st_index="111" c1_end_index="114" c2_st_index="0" c2_end_index="3"/>
    </connection>
    <connection name="part0_phy_sfp2" component1="part0" component2="phy_sfp2">
      <connection_map name="part0_phy_sfp2_1" c1_st_index="115" c1_end_index="118" c2_st_index="0" c2_end_index="3"/>
    </connection>
    <connection name="part0_phy_sfp3" component1="part0" component2="phy_sfp3">
      <connection_map name="part0_phy_sfp3_1" c1_st_index="119" c1_end_index="122" c2_st_index="0" c2_end_index="3"/>
    </connection>
    <connection name="part0_phy_sfp4" component1="part0" component2="phy_sfp4">
      <connection_map name="part0_phy_sfp4_1" c1_st_index="123" c1_end_index="126" c2_st_index="0" c2_end_index="3"/>
    </connection>
    <connection name="part0_sfp_mgt_clk" component1="part0" component2="sfp_mgt_clk">
      <connection_map name="part0_sfp_mgt_clk_1" c1_st_index="127" c1_end_index="128" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_sma_mgt_clk" component1="part0" component2="sma_mgt_clk">
      <connection_map name="part0_sma_mgt_clk_1" c1_st_index="129" c1_end_index="130" c2_st_index="0" c2_end_index="1"/>
    </connection>
       <connection name="part0_pcie_refclk" component1="part0" component2="pcie_refclk">
      <connection_map name="part0_pcie_refclk1" typical_delay="5" c1_st_index="68" c1_end_index="69" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_sys_diff_clock" component1="part0" component2="sys_diff_clock">
      <connection_map name="part0_sys_diff_clock_1" c1_st_index="0" c1_end_index="1" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_sys_diff_clock_233" component1="part0" component2="sys_diff_clock_233">
      <connection_map name="part0_sys_diff_clock_233_1" c1_st_index="131" c1_end_index="132" c2_st_index="0" c2_end_index="1"/>
    </connection>
  </connections>
<ip_associated_rules>
  <ip_associated_rule name="default">
    <ip vendor="xilinx.com" library="ip" name="axi_ethernet" version="*" ip_interface="mgt_clk">
      <associated_board_interfaces>
	<associated_board_interface name="sfp_mgt_clk" order="0"/> 
	<associated_board_interface name="sma_mgt_clk" order="1"/> 
      </associated_board_interfaces>
    </ip>
    <ip vendor="xilinx.com" library="ip" name="gig_ethernet_pcs_pma" version="*" ip_interface="gtrefclk_in">
      <associated_board_interfaces>
	<associated_board_interface name="sfp_mgt_clk" order="0"/> 
	<associated_board_interface name="sma_mgt_clk" order="1"/> 
      </associated_board_interfaces>
    </ip>
      <ip vendor="xilinx.com" library="ip" name="axi_pcie3" version="*" ip_interface="sys_rst_n">
	<associated_board_interfaces>
	  <associated_board_interface name="pcie_perstn" order="0"/> 
	</associated_board_interfaces>
      </ip>
      <ip vendor="xilinx.com" library="ip" name="xdma" version="*" ip_interface="sys_rst_n">
	<associated_board_interfaces>
	  <associated_board_interface name="pcie_perstn" order="0"/> 
	</associated_board_interfaces>
      </ip>
      <ip vendor="xilinx.com" library="ip" name="util_ds_buf" version="*" ip_interface="CLK_IN_D">
         <associated_board_interfaces>
            <associated_board_interface name="pcie_refclk" order="0"/> 
         </associated_board_interfaces>
      </ip>
  </ip_associated_rule>
</ip_associated_rules>

</board>
