// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module iperf_client_clock (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        timeInCycles_dout,
        timeInCycles_empty_n,
        timeInCycles_read,
        startSignalFifo_dout,
        startSignalFifo_empty_n,
        startSignalFifo_read,
        stopSignalFifo_din,
        stopSignalFifo_full_n,
        stopSignalFifo_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [63:0] timeInCycles_dout;
input   timeInCycles_empty_n;
output   timeInCycles_read;
input  [0:0] startSignalFifo_dout;
input   startSignalFifo_empty_n;
output   startSignalFifo_read;
output  [0:0] stopSignalFifo_din;
input   stopSignalFifo_full_n;
output   stopSignalFifo_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg timeInCycles_read;
reg startSignalFifo_read;
reg stopSignalFifo_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
wire   [0:0] sw_state_load_load_fu_76_p1;
wire   [0:0] tmp_i_nbreadreq_fu_54_p3;
reg    ap_predicate_op20_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] sw_state_load_reg_128;
reg   [0:0] icmp_ln1064_reg_135;
reg    ap_predicate_op32_write_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
reg   [0:0] sw_state;
reg   [47:0] time_V;
reg    timeInCycles_blk_n;
wire    ap_block_pp0_stage0;
reg    startSignalFifo_blk_n;
reg    stopSignalFifo_blk_n;
reg   [63:0] timeInCycles_read_reg_123;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln1064_fu_112_p2;
wire   [47:0] add_ln885_fu_96_p2;
reg    ap_block_pp0_stage0_01001;
wire   [63:0] zext_ln1064_fu_108_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_114;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 sw_state = 1'd0;
#0 time_V = 48'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_114)) begin
        if (((sw_state_load_load_fu_76_p1 == 1'd1) & (icmp_ln1064_fu_112_p2 == 1'd1))) begin
            sw_state <= 1'd0;
        end else if (((tmp_i_nbreadreq_fu_54_p3 == 1'd1) & (sw_state == 1'd0))) begin
            sw_state <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_114)) begin
        if ((sw_state_load_load_fu_76_p1 == 1'd1)) begin
            time_V <= add_ln885_fu_96_p2;
        end else if (((tmp_i_nbreadreq_fu_54_p3 == 1'd1) & (sw_state == 1'd0))) begin
            time_V <= 48'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sw_state_load_load_fu_76_p1 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1064_reg_135 <= icmp_ln1064_fu_112_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sw_state_load_reg_128 <= sw_state;
        timeInCycles_read_reg_123 <= timeInCycles_dout;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op20_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        startSignalFifo_blk_n = startSignalFifo_empty_n;
    end else begin
        startSignalFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op20_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        startSignalFifo_read = 1'b1;
    end else begin
        startSignalFifo_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op32_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        stopSignalFifo_blk_n = stopSignalFifo_full_n;
    end else begin
        stopSignalFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op32_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        stopSignalFifo_write = 1'b1;
    end else begin
        stopSignalFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        timeInCycles_blk_n = timeInCycles_empty_n;
    end else begin
        timeInCycles_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        timeInCycles_read = 1'b1;
    end else begin
        timeInCycles_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln885_fu_96_p2 = (time_V + 48'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op32_write_state3 == 1'b1) & (stopSignalFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op20_read_state2 == 1'b1) & (startSignalFifo_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | (timeInCycles_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op32_write_state3 == 1'b1) & (stopSignalFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op20_read_state2 == 1'b1) & (startSignalFifo_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | (timeInCycles_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_predicate_op32_write_state3 == 1'b1) & (stopSignalFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op20_read_state2 == 1'b1) & (startSignalFifo_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | (timeInCycles_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | (timeInCycles_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((ap_predicate_op20_read_state2 == 1'b1) & (startSignalFifo_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((ap_predicate_op32_write_state3 == 1'b1) & (stopSignalFifo_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_114 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

always @ (*) begin
    ap_predicate_op20_read_state2 = ((tmp_i_nbreadreq_fu_54_p3 == 1'd1) & (sw_state == 1'd0));
end

always @ (*) begin
    ap_predicate_op32_write_state3 = ((icmp_ln1064_reg_135 == 1'd1) & (sw_state_load_reg_128 == 1'd1));
end

assign icmp_ln1064_fu_112_p2 = ((zext_ln1064_fu_108_p1 == timeInCycles_read_reg_123) ? 1'b1 : 1'b0);

assign stopSignalFifo_din = 1'd1;

assign sw_state_load_load_fu_76_p1 = sw_state;

assign tmp_i_nbreadreq_fu_54_p3 = startSignalFifo_empty_n;

assign zext_ln1064_fu_108_p1 = add_ln885_fu_96_p2;

endmodule //iperf_client_clock
