// Seed: 3288931112
module module_0 (
    input tri1 id_0,
    input wand id_1
);
  wire id_3;
  assign module_2.type_16 = 0;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output wor id_0,
    input tri id_1,
    output tri1 id_2,
    input tri1 id_3,
    input supply1 id_4,
    output tri1 id_5
);
  uwire id_7 = 1, id_8;
  wire  id_9;
  module_0 modCall_1 (
      id_3,
      id_1
  );
endmodule
module module_2 (
    input uwire id_0,
    output supply0 id_1,
    input wire id_2,
    input tri0 id_3,
    input wand id_4,
    output wand id_5,
    input tri0 id_6,
    input uwire id_7
);
  event id_9 (
      .id_0(1),
      .id_1(id_6)
  );
  wire id_10 = 1;
  module_0 modCall_1 (
      id_6,
      id_0
  );
endmodule
