/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] _00_;
  wire [2:0] _01_;
  wire [14:0] _02_;
  wire [13:0] _03_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [6:0] celloutsig_0_23z;
  wire [14:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [11:0] celloutsig_0_31z;
  wire [32:0] celloutsig_0_32z;
  wire [2:0] celloutsig_0_34z;
  wire [17:0] celloutsig_0_35z;
  wire [3:0] celloutsig_0_36z;
  wire [6:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [15:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [30:0] celloutsig_1_5z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_38z = celloutsig_0_36z[3] ? celloutsig_0_14z[0] : celloutsig_0_12z;
  assign celloutsig_1_2z = in_data[156] ? celloutsig_1_0z : in_data[191];
  assign celloutsig_0_2z = celloutsig_0_0z ? celloutsig_0_0z : in_data[91];
  assign celloutsig_1_3z = celloutsig_1_0z | ~(celloutsig_1_0z);
  assign celloutsig_1_4z = celloutsig_1_3z | ~(celloutsig_1_0z);
  assign celloutsig_1_18z = celloutsig_1_9z[3] | ~(celloutsig_1_9z[0]);
  assign celloutsig_1_19z = celloutsig_1_1z | ~(celloutsig_1_2z);
  assign celloutsig_0_20z = celloutsig_0_4z | ~(celloutsig_0_18z[2]);
  assign celloutsig_0_27z = celloutsig_0_4z | ~(celloutsig_0_25z[4]);
  assign celloutsig_0_29z = celloutsig_0_8z | ~(celloutsig_0_2z);
  assign celloutsig_1_0z = in_data[122] | in_data[166];
  assign celloutsig_0_16z = celloutsig_0_0z ^ celloutsig_0_15z[0];
  assign celloutsig_0_0z = ~(in_data[3] ^ in_data[73]);
  assign celloutsig_1_1z = ~(celloutsig_1_0z ^ in_data[152]);
  assign celloutsig_1_5z = { in_data[134:113], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z } + { in_data[188:166], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_9z = { in_data[148], celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z } + { celloutsig_1_5z[27:24], celloutsig_1_0z };
  assign celloutsig_0_11z = _00_ + _01_;
  reg [14:0] _21_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _21_ <= 15'h0000;
    else _21_ <= { celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_4z };
  assign { _02_[14:3], _00_ } = _21_;
  reg [13:0] _22_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _22_ <= 14'h0000;
    else _22_ <= { in_data[12:0], celloutsig_0_0z };
  assign { _03_[13:6], _01_, _03_[2:0] } = _22_;
  assign celloutsig_0_14z = celloutsig_0_7z[5:1] / { 1'h1, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_0_3z = in_data[52:38] <= in_data[49:35];
  assign celloutsig_0_5z = { _03_[11:6], _01_ } <= { _03_[11:6], _01_[2], celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_13z = { _03_[7:6], _01_[2:1] } <= { celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_17z = { _02_[4:3], _00_, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_5z } <= { celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_16z };
  assign celloutsig_0_30z = { celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_20z } <= { celloutsig_0_11z[2:1], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_23z, celloutsig_0_23z };
  assign celloutsig_0_12z = in_data[72:53] < { _02_[9], celloutsig_0_2z, celloutsig_0_8z, _02_[14:3], _00_, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_19z = { in_data[82:76], celloutsig_0_5z, celloutsig_0_4z } < { celloutsig_0_7z[5:0], celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_39z = { celloutsig_0_23z[5:0], celloutsig_0_2z, celloutsig_0_30z, celloutsig_0_37z, celloutsig_0_29z } % { 1'h1, celloutsig_0_35z[16:8], celloutsig_0_6z, celloutsig_0_34z };
  assign celloutsig_0_21z = { _02_[9:6], celloutsig_0_19z } % { 1'h1, _03_[1], celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_32z = { celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_31z, celloutsig_0_13z, celloutsig_0_27z } % { 1'h1, celloutsig_0_21z[0], celloutsig_0_7z, celloutsig_0_25z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_22z };
  assign celloutsig_0_6z = celloutsig_0_3z ? { _01_[1:0], _03_[2] } : { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_9z = { celloutsig_0_7z[5:3], celloutsig_0_4z } != { _03_[13:11], celloutsig_0_8z };
  assign celloutsig_0_8z = { _03_[12:9], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_2z } !== in_data[15:4];
  assign celloutsig_0_15z = ~ celloutsig_0_14z[2:0];
  assign celloutsig_0_25z = ~ { celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_7z };
  assign celloutsig_1_8z = ~^ { celloutsig_1_5z[18:16], celloutsig_1_2z };
  assign celloutsig_0_4z = ^ { _03_[8:6], _01_, celloutsig_0_2z };
  assign celloutsig_0_22z = ^ { in_data[9:1], celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_2z };
  assign celloutsig_0_36z = { celloutsig_0_13z, celloutsig_0_6z } >> { celloutsig_0_35z[14:13], celloutsig_0_17z, celloutsig_0_29z };
  assign celloutsig_0_37z = { celloutsig_0_7z[4:0], celloutsig_0_9z, celloutsig_0_17z } >> { celloutsig_0_6z[2], celloutsig_0_16z, celloutsig_0_30z, celloutsig_0_8z, celloutsig_0_11z };
  assign celloutsig_0_35z = { celloutsig_0_32z[10:2], celloutsig_0_27z, celloutsig_0_11z, celloutsig_0_21z } >>> { celloutsig_0_3z, celloutsig_0_22z, _02_[14:3], _00_, celloutsig_0_9z };
  assign celloutsig_0_18z = { _03_[11:6], _01_[2:1] } >>> { _02_[10:4], celloutsig_0_9z };
  assign celloutsig_0_23z = { celloutsig_0_7z[4:0], celloutsig_0_4z, celloutsig_0_0z } - _02_[12:6];
  assign celloutsig_0_34z = celloutsig_0_32z[4:2] ~^ celloutsig_0_11z;
  assign celloutsig_0_7z = _03_[12:6] ~^ { celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_31z = { in_data[65:58], celloutsig_0_30z, celloutsig_0_11z } ~^ { celloutsig_0_7z[4:2], celloutsig_0_18z, celloutsig_0_12z };
  assign _02_[2:0] = _00_;
  assign _03_[5:3] = _01_;
  assign { out_data[128], out_data[96], out_data[32], out_data[15:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z };
endmodule
