

================================================================
== Synthesis Summary Report of 'array_copy'
================================================================
+ General Information: 
    * Date:           Sun Feb 18 18:05:50 2024
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        proj_array_copy
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtex7
    * Target device:  xc7v585t-ffg1761-2
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------+------+-------+---------+-----------+----------+---------+------+----------+------+---------+------------+------------+-----+
    |                 Modules                | Issue|       | Latency |  Latency  | Iteration|         | Trip |          |      |         |            |            |     |
    |                 & Loops                | Type | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF     |     LUT    | URAM|
    +----------------------------------------+------+-------+---------+-----------+----------+---------+------+----------+------+---------+------------+------------+-----+
    |+ array_copy                            |     -|   0.00|       77|  1.540e+03|         -|       78|     -|        no|     -|  6 (~0%)|  1391 (~0%)|  2110 (~0%)|    -|
    | + array_copy_Pipeline_VITIS_LOOP_35_1  |     -|   0.05|       27|    540.000|         -|       27|     -|        no|     -|        -|   159 (~0%)|    93 (~0%)|    -|
    |  o VITIS_LOOP_35_1                     |     -|  14.60|       25|    500.000|        11|        1|    16|       yes|     -|        -|           -|           -|    -|
    | + array_copy_Pipeline_VITIS_LOOP_49_2  |     -|   6.82|       18|    360.000|         -|       18|     -|        no|     -|  3 (~0%)|    13 (~0%)|    82 (~0%)|    -|
    |  o VITIS_LOOP_49_2                     |     -|  14.60|       16|    320.000|         2|        1|    16|       yes|     -|        -|           -|           -|    -|
    | + array_copy_Pipeline_VITIS_LOOP_54_3  |     -|   0.00|       22|    440.000|         -|       22|     -|        no|     -|        -|   145 (~0%)|   104 (~0%)|    -|
    |  o VITIS_LOOP_54_3                     |     -|  14.60|       20|    400.000|         6|        1|    16|       yes|     -|        -|           -|           -|    -|
    +----------------------------------------+------+-------+---------+-----------+----------+---------+------+----------+------+---------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 5             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+------------------+
| Interface     | Register | Offset | Width | Access | Description      |
+---------------+----------+--------+-------+--------+------------------+
| s_axi_control | y_1      | 0x10   | 32    | W      | Data signal of y |
| s_axi_control | y_2      | 0x14   | 32    | W      | Data signal of y |
+---------------+----------+--------+-------+--------+------------------+

* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| alpha     | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+
| Argument | Direction |
+----------+-----------+
| y        | out       |
| alpha    | in        |
+----------+-----------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+-------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                       |
+----------+---------------+-----------+----------+-------------------------------+
| y        | m_axi_gmem    | interface |          |                               |
| y        | s_axi_control | register  | offset   | name=y_1 offset=0x10 range=32 |
| y        | s_axi_control | register  | offset   | name=y_2 offset=0x14 range=32 |
| alpha    | alpha         | port      |          |                               |
+----------+---------------+-----------+----------+-------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+----------------------------------------+-----+--------+-------------------+------+--------+---------+
| Name                                   | DSP | Pragma | Variable          | Op   | Impl   | Latency |
+----------------------------------------+-----+--------+-------------------+------+--------+---------+
| + array_copy                           | 6   |        |                   |      |        |         |
|  + array_copy_Pipeline_VITIS_LOOP_35_1 | 0   |        |                   |      |        |         |
|    indvars_iv_next12_fu_88_p2          | -   |        | indvars_iv_next12 | add  | fabric | 0       |
|    fdiv_32ns_32ns_32_6_no_dsp_1_U2     | -   |        | div               | fdiv | fabric | 5       |
|  + array_copy_Pipeline_VITIS_LOOP_49_2 | 3   |        |                   |      |        |         |
|    indvars_iv_next9_fu_80_p2           | -   |        | indvars_iv_next9  | add  | fabric | 0       |
|    mul_32ns_32ns_59_1_1_U10            | 3   |        | empty_17          | mul  | auto   | 0       |
|  + array_copy_Pipeline_VITIS_LOOP_54_3 | 0   |        |                   |      |        |         |
|    indvars_iv_next_fu_111_p2           | -   |        | indvars_iv_next   | add  | fabric | 0       |
+----------------------------------------+-----+--------+-------------------+------+--------+---------+


================================================================
== Bind Storage Report
================================================================
+--------------------+------+------+--------+----------------+---------+------+---------+
| Name               | BRAM | URAM | Pragma | Variable       | Storage | Impl | Latency |
+--------------------+------+------+--------+----------------+---------+------+---------+
| + array_copy       | 0    | 0    |        |                |         |      |         |
|   ys_u5_27fixp_U   | -    | -    |        | ys_u5_27fixp   | ram_1p  | auto | 1       |
|   vla_u3_29fixp1_U | -    | -    |        | vla_u3_29fixp1 | ram_1p  | auto | 1       |
+--------------------+------+------+--------+----------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+---------------------------+-------------------------------------+
| Type      | Options                   | Location                            |
+-----------+---------------------------+-------------------------------------+
| interface | m_axi port = y depth = 16 | array_copy_taffo.c:26 in array_copy |
+-----------+---------------------------+-------------------------------------+


